
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (removal check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002019    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000042    0.000021    1.000021 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002079    0.049757    0.525050    1.525071 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.049757    0.000039    1.525110 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.010117    0.065145    0.122655    1.647765 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.065148    0.000501    1.648267 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.017319    0.084397    0.094851    1.743118 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.084417    0.001066    1.744184 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              1.744184   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.696367    0.109848    0.810192 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.250000    1.060192   clock uncertainty
                                  0.000000    1.060192   clock reconvergence pessimism
                                  0.478458    1.538650   library removal time
                                              1.538650   data required time
---------------------------------------------------------------------------------------------
                                              1.538650   data required time
                                             -1.744184   data arrival time
---------------------------------------------------------------------------------------------
                                              0.205534   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007146    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000164    0.000082    1.000082 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.162265    0.119856    0.174915    1.174997 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.121222    0.010390    1.185387 v _388_/B (sky130_fd_sc_hd__nand3_4)
     7    0.101654    0.288578    0.290787    1.476174 ^ _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.289670    0.014511    1.490685 ^ _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.341572    0.187645    0.159630    1.650315 v _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.209840    0.049009    1.699325 v i_sram.sram3/EN (CF_SRAM_1024x32)
                                              1.699325   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.448896    1.480679   library hold time
                                              1.480679   data required time
---------------------------------------------------------------------------------------------
                                              1.480679   data required time
                                             -1.699325   data arrival time
---------------------------------------------------------------------------------------------
                                              0.218646   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002254    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000051    0.000026    1.000026 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007782    0.079229    0.564856    1.564882 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.079229    0.000249    1.565131 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.285886    0.319223    1.884354 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.289264    0.025274    1.909628 v i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              1.909628   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.572544    1.637203   library hold time
                                              1.637203   data required time
---------------------------------------------------------------------------------------------
                                              1.637203   data required time
                                             -1.909628   data arrival time
---------------------------------------------------------------------------------------------
                                              0.272425   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002843    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000068    0.000034    1.000034 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007512    0.077684    0.563163    1.563197 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.077684    0.000232    1.563429 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.296253    0.323081    1.886510 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.299510    0.025188    1.911698 v i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              1.911698   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.569837    1.634497   library hold time
                                              1.634497   data required time
---------------------------------------------------------------------------------------------
                                              1.634497   data required time
                                             -1.911698   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277201   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002254    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000051    0.000026    1.000026 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007782    0.079229    0.564856    1.564882 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.079229    0.000249    1.565131 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.285886    0.319223    1.884354 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.288589    0.023063    1.907417 v i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              1.907417   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.572769    1.627301   library hold time
                                              1.627301   data required time
---------------------------------------------------------------------------------------------
                                              1.627301   data required time
                                             -1.907417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.280117   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002843    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000068    0.000034    1.000034 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007512    0.077684    0.563163    1.563197 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.077684    0.000232    1.563429 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.296253    0.323081    1.886510 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.298832    0.022835    1.909345 v i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              1.909345   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.570063    1.624595   library hold time
                                              1.624595   data required time
---------------------------------------------------------------------------------------------
                                              1.624595   data required time
                                             -1.909345   data arrival time
---------------------------------------------------------------------------------------------
                                              0.284750   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002883    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000077    0.000038    1.000038 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007210    0.075968    0.561256    1.561294 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.075968    0.000211    1.561505 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.301457    0.338580    1.900085 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.308968    0.037687    1.937772 v i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              1.937772   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.568211    1.650707   library hold time
                                              1.650707   data required time
---------------------------------------------------------------------------------------------
                                              1.650707   data required time
                                             -1.937772   data arrival time
---------------------------------------------------------------------------------------------
                                              0.287065   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002807    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000074    0.000037    1.000037 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076232    0.561552    1.561590 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.076232    0.000214    1.561803 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.300786    0.340692    1.902495 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.307924    0.036759    1.939255 v i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              1.939255   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.568374    1.650870   library hold time
                                              1.650870   data required time
---------------------------------------------------------------------------------------------
                                              1.650870   data required time
                                             -1.939255   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288384   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002433    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000058    0.000029    1.000029 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007124    0.075488    0.560708    1.560737 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075488    0.000207    1.560944 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.300504    0.311083    1.872028 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.316151    0.050948    1.922975 v i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              1.922975   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.567180    1.631840   library hold time
                                              1.631840   data required time
---------------------------------------------------------------------------------------------
                                              1.631840   data required time
                                             -1.922975   data arrival time
---------------------------------------------------------------------------------------------
                                              0.291136   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000078    0.000039    1.000039 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007135    0.075546    0.560783    1.560822 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075546    0.000207    1.561029 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.310405    0.331556    1.892585 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.315206    0.031156    1.923741 v i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              1.923741   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.567328    1.631987   library hold time
                                              1.631987   data required time
---------------------------------------------------------------------------------------------
                                              1.631987   data required time
                                             -1.923741   data arrival time
---------------------------------------------------------------------------------------------
                                              0.291754   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002443    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000058    0.000029    1.000029 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007122    0.075475    0.560693    1.560722 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075475    0.000207    1.560930 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.299382    0.311001    1.871930 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.316447    0.053118    1.925048 v i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              1.925048   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.567134    1.631793   library hold time
                                              1.631793   data required time
---------------------------------------------------------------------------------------------
                                              1.631793   data required time
                                             -1.925048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293255   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002183    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000049    0.000024    1.000024 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007006    0.074798    0.559992    1.560017 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.074798    0.000134    1.560151 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.327717    0.332707    1.892857 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.331825    0.030646    1.923503 v i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              1.923503   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.564727    1.629386   library hold time
                                              1.629386   data required time
---------------------------------------------------------------------------------------------
                                              1.629386   data required time
                                             -1.923503   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294117   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002883    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000077    0.000038    1.000038 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007210    0.075968    0.561256    1.561294 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.075968    0.000211    1.561505 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.301457    0.338580    1.900085 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.308707    0.037089    1.937174 v i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              1.937174   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.568294    1.642919   library hold time
                                              1.642919   data required time
---------------------------------------------------------------------------------------------
                                              1.642919   data required time
                                             -1.937174   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294255   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002807    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000074    0.000037    1.000037 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076232    0.561552    1.561590 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.076232    0.000214    1.561803 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.300786    0.340692    1.902495 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.307597    0.035981    1.938477 v i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              1.938477   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.568468    1.643093   library hold time
                                              1.643093   data required time
---------------------------------------------------------------------------------------------
                                              1.643093   data required time
                                             -1.938477   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295384   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000048    0.000024    1.000024 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006965    0.074572    0.559735    1.559759 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.074572    0.000133    1.559891 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.305343    0.308184    1.868075 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.326300    0.058274    1.926349 v i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              1.926349   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.565592    1.630251   library hold time
                                              1.630251   data required time
---------------------------------------------------------------------------------------------
                                              1.630251   data required time
                                             -1.926349   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296098   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002883    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000077    0.000038    1.000038 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007210    0.075968    0.561256    1.561294 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.075968    0.000211    1.561505 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.301457    0.338580    1.900085 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.306105    0.030413    1.930497 v i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              1.930497   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.568752    1.633412   library hold time
                                              1.633412   data required time
---------------------------------------------------------------------------------------------
                                              1.633412   data required time
                                             -1.930497   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297085   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002807    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000074    0.000037    1.000037 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076232    0.561552    1.561590 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.076232    0.000214    1.561803 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.300786    0.340692    1.902495 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.305063    0.029179    1.931674 v i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              1.931674   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.568915    1.633575   library hold time
                                              1.633575   data required time
---------------------------------------------------------------------------------------------
                                              1.633575   data required time
                                             -1.931674   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298099   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002433    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000058    0.000029    1.000029 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007124    0.075488    0.560708    1.560737 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075488    0.000207    1.560944 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.300504    0.311083    1.872028 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.314708    0.048875    1.920903 v i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              1.920903   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.567453    1.621985   library hold time
                                              1.621985   data required time
---------------------------------------------------------------------------------------------
                                              1.621985   data required time
                                             -1.920903   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298918   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002318    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000055    0.000027    1.000027 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007141    0.075581    0.560812    1.560839 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075581    0.000208    1.561047 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.312032    0.348832    1.909879 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.319431    0.038231    1.948110 v i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              1.948110   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.566573    1.649069   library hold time
                                              1.649069   data required time
---------------------------------------------------------------------------------------------
                                              1.649069   data required time
                                             -1.948110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299041   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002443    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000058    0.000029    1.000029 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007122    0.075475    0.560693    1.560722 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075475    0.000207    1.560930 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.299382    0.311001    1.871930 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.314560    0.050487    1.922417 v i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              1.922417   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.567476    1.622008   library hold time
                                              1.622008   data required time
---------------------------------------------------------------------------------------------
                                              1.622008   data required time
                                             -1.922417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300409   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000078    0.000039    1.000039 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007135    0.075546    0.560783    1.560822 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075546    0.000207    1.561029 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.310405    0.331556    1.892585 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.314758    0.029907    1.922492 v i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              1.922492   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.567445    1.621977   library hold time
                                              1.621977   data required time
---------------------------------------------------------------------------------------------
                                              1.621977   data required time
                                             -1.922492   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300515   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002629    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000066    0.000033    1.000033 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007529    0.077779    0.563273    1.563306 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077779    0.000228    1.563535 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.312871    0.346794    1.910328 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.320729    0.039561    1.949889 v i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              1.949889   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.566370    1.648866   library hold time
                                              1.648866   data required time
---------------------------------------------------------------------------------------------
                                              1.648866   data required time
                                             -1.949889   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301023   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002465    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000058    0.000029    1.000029 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007142    0.075584    0.560818    1.560847 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075584    0.000207    1.561054 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.306470    0.313228    1.874282 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.325801    0.057296    1.931579 v i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              1.931579   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.565670    1.630329   library hold time
                                              1.630329   data required time
---------------------------------------------------------------------------------------------
                                              1.630329   data required time
                                             -1.931579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301249   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.341737    0.111925    1.925010 v i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              1.925010   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.558507    1.623167   library hold time
                                              1.623167   data required time
---------------------------------------------------------------------------------------------
                                              1.623167   data required time
                                             -1.925010   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301844   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002883    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000077    0.000038    1.000038 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007210    0.075968    0.561256    1.561294 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.075968    0.000211    1.561505 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.301457    0.338580    1.900085 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.304658    0.025806    1.925891 v i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              1.925891   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.569026    1.623558   library hold time
                                              1.623558   data required time
---------------------------------------------------------------------------------------------
                                              1.623558   data required time
                                             -1.925891   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302333   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000058    0.000029    1.000029 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007122    0.075475    0.560693    1.560722 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075475    0.000207    1.560930 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.315593    0.323677    1.884607 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.328419    0.048363    1.932970 v i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              1.932970   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.565260    1.629920   library hold time
                                              1.629920   data required time
---------------------------------------------------------------------------------------------
                                              1.629920   data required time
                                             -1.932970   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303050   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002807    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000074    0.000037    1.000037 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076232    0.561552    1.561590 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.076232    0.000214    1.561803 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.300786    0.340692    1.902495 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.303753    0.024795    1.927290 v i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              1.927290   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.569167    1.623699   library hold time
                                              1.623699   data required time
---------------------------------------------------------------------------------------------
                                              1.623699   data required time
                                             -1.927290   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303591   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001896    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000039    0.000020    1.000020 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007300    0.076475    0.561809    1.561829 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076475    0.000217    1.562046 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.309824    0.316720    1.878766 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.327397    0.055023    1.933789 v i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              1.933789   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.565420    1.630080   library hold time
                                              1.630080   data required time
---------------------------------------------------------------------------------------------
                                              1.630080   data required time
                                             -1.933789   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303710   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002183    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000049    0.000024    1.000024 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007006    0.074798    0.559992    1.560017 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.074798    0.000134    1.560151 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.327717    0.332707    1.892857 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.331695    0.030253    1.923110 v i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              1.923110   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.564795    1.619326   library hold time
                                              1.619326   data required time
---------------------------------------------------------------------------------------------
                                              1.619326   data required time
                                             -1.923110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303784   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000048    0.000024    1.000024 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006965    0.074572    0.559735    1.559759 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.074572    0.000133    1.559891 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.305343    0.308184    1.868075 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.324724    0.056320    1.924395 v i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              1.924395   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.565885    1.620417   library hold time
                                              1.620417   data required time
---------------------------------------------------------------------------------------------
                                              1.620417   data required time
                                             -1.924395   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303978   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001894    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000039    0.000020    1.000020 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007305    0.076507    0.561845    1.561865 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076507    0.000217    1.562082 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.320492    0.329635    1.891717 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.329608    0.042230    1.933947 v i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              1.933947   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.565074    1.629734   library hold time
                                              1.629734   data required time
---------------------------------------------------------------------------------------------
                                              1.629734   data required time
                                             -1.933947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304214   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002318    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000055    0.000027    1.000027 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007141    0.075581    0.560812    1.560839 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075581    0.000208    1.561047 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.312032    0.348832    1.909879 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.318547    0.036066    1.945945 v i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              1.945945   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.566754    1.641379   library hold time
                                              1.641379   data required time
---------------------------------------------------------------------------------------------
                                              1.641379   data required time
                                             -1.945945   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304566   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002254    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000051    0.000026    1.000026 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007782    0.079229    0.564856    1.564882 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.079229    0.000249    1.565131 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.285886    0.319223    1.884354 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.289303    0.025391    1.909746 v i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              1.909746   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.572901    1.604684   library hold time
                                              1.604684   data required time
---------------------------------------------------------------------------------------------
                                              1.604684   data required time
                                             -1.909746   data arrival time
---------------------------------------------------------------------------------------------
                                              0.305062   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002254    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000051    0.000026    1.000026 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007782    0.079229    0.564856    1.564882 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.079229    0.000249    1.565131 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.285886    0.319223    1.884354 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.288257    0.021855    1.906210 v i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              1.906210   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.573188    1.600468   library hold time
                                              1.600468   data required time
---------------------------------------------------------------------------------------------
                                              1.600468   data required time
                                             -1.906210   data arrival time
---------------------------------------------------------------------------------------------
                                              0.305742   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002318    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000055    0.000027    1.000027 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007141    0.075581    0.560812    1.560839 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075581    0.000208    1.561047 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.312032    0.348832    1.909879 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.315763    0.028015    1.937894 v i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              1.937894   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.567241    1.631900   library hold time
                                              1.631900   data required time
---------------------------------------------------------------------------------------------
                                              1.631900   data required time
                                             -1.937894   data arrival time
---------------------------------------------------------------------------------------------
                                              0.305994   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.348441    0.117568    1.930654 v i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              1.930654   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.557656    1.622315   library hold time
                                              1.622315   data required time
---------------------------------------------------------------------------------------------
                                              1.622315   data required time
                                             -1.930654   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308339   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002429    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000059    0.000029    1.000029 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007156    0.075668    0.560911    1.560940 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075668    0.000209    1.561149 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.315213    0.352682    1.913831 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.318470    0.026390    1.940221 v i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              1.940221   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.566817    1.631477   library hold time
                                              1.631477   data required time
---------------------------------------------------------------------------------------------
                                              1.631477   data required time
                                             -1.940221   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308744   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001868    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000039    0.000020    1.000020 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007036    0.074970    0.560183    1.560202 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.074970    0.000136    1.560339 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.318134    0.344136    1.904475 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.324021    0.035095    1.939570 v i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              1.939570   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.565948    1.630608   library hold time
                                              1.630608   data required time
---------------------------------------------------------------------------------------------
                                              1.630608   data required time
                                             -1.939570   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308962   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002465    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000058    0.000029    1.000029 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007142    0.075584    0.560818    1.560847 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075584    0.000207    1.561054 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.306470    0.313228    1.874282 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.324323    0.055337    1.929619 v i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              1.929619   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.565948    1.620480   library hold time
                                              1.620480   data required time
---------------------------------------------------------------------------------------------
                                              1.620480   data required time
                                             -1.929619   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309139   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002433    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000058    0.000029    1.000029 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007124    0.075488    0.560708    1.560737 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075488    0.000207    1.560944 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.300504    0.311083    1.872028 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.308108    0.037758    1.909786 v i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              1.909786   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.568806    1.600589   library hold time
                                              1.600589   data required time
---------------------------------------------------------------------------------------------
                                              1.600589   data required time
                                             -1.909786   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309197   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.360117    0.126713    1.931394 v i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              1.931394   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.556173    1.620832   library hold time
                                              1.620832   data required time
---------------------------------------------------------------------------------------------
                                              1.620832   data required time
                                             -1.931394   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310562   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000058    0.000029    1.000029 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007122    0.075475    0.560693    1.560722 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075475    0.000207    1.560930 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.315593    0.323677    1.884607 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.327188    0.046333    1.930940 v i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              1.930940   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.565500    1.620032   library hold time
                                              1.620032   data required time
---------------------------------------------------------------------------------------------
                                              1.620032   data required time
                                             -1.930940   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310908   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.351766    0.120334    1.933419 v i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              1.933419   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.557234    1.621893   library hold time
                                              1.621893   data required time
---------------------------------------------------------------------------------------------
                                              1.621893   data required time
                                             -1.933419   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311527   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001896    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000039    0.000020    1.000020 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007300    0.076475    0.561809    1.561829 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076475    0.000217    1.562046 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.309824    0.316720    1.878766 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.325977    0.053045    1.931811 v i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              1.931811   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.565689    1.620221   library hold time
                                              1.620221   data required time
---------------------------------------------------------------------------------------------
                                              1.620221   data required time
                                             -1.931811   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311590   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002843    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000068    0.000034    1.000034 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007512    0.077684    0.563163    1.563197 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.077684    0.000232    1.563429 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.296253    0.323081    1.886510 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.300168    0.027208    1.913718 v i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              1.913718   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.570049    1.601832   library hold time
                                              1.601832   data required time
---------------------------------------------------------------------------------------------
                                              1.601832   data required time
                                             -1.913718   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311886   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001894    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000039    0.000020    1.000020 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007305    0.076507    0.561845    1.561865 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076507    0.000217    1.562082 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.320492    0.329635    1.891717 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.328542    0.040100    1.931817 v i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              1.931817   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.565288    1.619820   library hold time
                                              1.619820   data required time
---------------------------------------------------------------------------------------------
                                              1.619820   data required time
                                             -1.931817   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311998   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002843    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000068    0.000034    1.000034 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007512    0.077684    0.563163    1.563197 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.077684    0.000232    1.563429 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.296253    0.323081    1.886510 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.299061    0.023665    1.910175 v i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              1.910175   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.570334    1.597614   library hold time
                                              1.597614   data required time
---------------------------------------------------------------------------------------------
                                              1.597614   data required time
                                             -1.910175   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312561   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002617    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000065    0.000033    1.000033 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007150    0.075633    0.560874    1.560907 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075633    0.000209    1.561115 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.324899    0.359451    1.920567 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.332308    0.039075    1.959641 v i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              1.959641   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.564558    1.647054   library hold time
                                              1.647054   data required time
---------------------------------------------------------------------------------------------
                                              1.647054   data required time
                                             -1.959641   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312587   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002436    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000058    0.000029    1.000029 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007439    0.077269    0.562698    1.562727 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.077269    0.000227    1.562954 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.320510    0.325253    1.888207 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.336195    0.053434    1.941641 v i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              1.941641   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.564043    1.628703   library hold time
                                              1.628703   data required time
---------------------------------------------------------------------------------------------
                                              1.628703   data required time
                                             -1.941641   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312938   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002318    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000055    0.000027    1.000027 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007141    0.075581    0.560812    1.560839 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075581    0.000208    1.561047 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.312032    0.348832    1.909879 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.315127    0.025755    1.935634 v i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              1.935634   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.567387    1.621919   library hold time
                                              1.621919   data required time
---------------------------------------------------------------------------------------------
                                              1.621919   data required time
                                             -1.935634   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313715   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002629    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000066    0.000033    1.000033 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007529    0.077779    0.563273    1.563306 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077779    0.000228    1.563535 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.312871    0.346794    1.910328 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.318901    0.035020    1.945348 v i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              1.945348   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.566750    1.631409   library hold time
                                              1.631409   data required time
---------------------------------------------------------------------------------------------
                                              1.631409   data required time
                                             -1.945348   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313939   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002235    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000050    0.000025    1.000025 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007536    0.077816    0.563302    1.563327 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077816    0.000234    1.563562 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.313684    0.352929    1.916491 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.317857    0.029451    1.945941 v i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              1.945941   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.566913    1.631573   library hold time
                                              1.631573   data required time
---------------------------------------------------------------------------------------------
                                              1.631573   data required time
                                             -1.945941   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314369   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.355543    0.123449    1.936535 v i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              1.936535   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.556754    1.621413   library hold time
                                              1.621413   data required time
---------------------------------------------------------------------------------------------
                                              1.621413   data required time
                                             -1.936535   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315122   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002525    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000061    0.000031    1.000031 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007565    0.077980    0.563492    1.563522 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077980    0.000231    1.563753 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.327974    0.356726    1.920480 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.336306    0.041483    1.961963 v i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              1.961963   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.563932    1.646428   library hold time
                                              1.646428   data required time
---------------------------------------------------------------------------------------------
                                              1.646428   data required time
                                             -1.961963   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315535   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000048    0.000024    1.000024 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006965    0.074572    0.559735    1.559759 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.074572    0.000133    1.559891 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.305343    0.308184    1.868075 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.318005    0.047048    1.915124 v i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              1.915124   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.567257    1.599040   library hold time
                                              1.599040   data required time
---------------------------------------------------------------------------------------------
                                              1.599040   data required time
                                             -1.915124   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316083   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.366314    0.131573    1.936254 v i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              1.936254   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.555386    1.620045   library hold time
                                              1.620045   data required time
---------------------------------------------------------------------------------------------
                                              1.620045   data required time
                                             -1.936254   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316209   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002235    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000050    0.000025    1.000025 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007536    0.077816    0.563302    1.563327 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077816    0.000234    1.563562 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.313684    0.352929    1.916491 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.325486    0.047919    1.964409 v i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              1.964409   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.565626    1.648122   library hold time
                                              1.648122   data required time
---------------------------------------------------------------------------------------------
                                              1.648122   data required time
                                             -1.964409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316288   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002443    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000058    0.000029    1.000029 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007122    0.075475    0.560693    1.560722 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075475    0.000207    1.560930 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.299382    0.311001    1.871930 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.311087    0.045200    1.917130 v i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              1.917130   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.568340    1.600123   library hold time
                                              1.600123   data required time
---------------------------------------------------------------------------------------------
                                              1.600123   data required time
                                             -1.917130   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317008   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000078    0.000039    1.000039 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007657    0.078505    0.564083    1.564121 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.078505    0.000233    1.564355 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.320257    0.323163    1.887518 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.339051    0.057764    1.945282 v i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              1.945282   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.563596    1.628256   library hold time
                                              1.628256   data required time
---------------------------------------------------------------------------------------------
                                              1.628256   data required time
                                             -1.945282   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317027   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002429    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000059    0.000029    1.000029 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007156    0.075668    0.560911    1.560940 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075668    0.000209    1.561149 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.315213    0.352682    1.913831 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.318093    0.024941    1.938772 v i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              1.938772   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.566923    1.621455   library hold time
                                              1.621455   data required time
---------------------------------------------------------------------------------------------
                                              1.621455   data required time
                                             -1.938772   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317317   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002601    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000066    0.000033    1.000033 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007366    0.076852    0.562238    1.562271 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076852    0.000224    1.562495 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.323407    0.349306    1.911801 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.329320    0.035441    1.947242 v i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              1.947242   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.565119    1.629779   library hold time
                                              1.629779   data required time
---------------------------------------------------------------------------------------------
                                              1.629779   data required time
                                             -1.947242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317463   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.377637    0.141208    1.954293 v i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              1.954293   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.553854    1.636350   library hold time
                                              1.636350   data required time
---------------------------------------------------------------------------------------------
                                              1.636350   data required time
                                             -1.954293   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317943   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.377942    0.141448    1.954533 v i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              1.954533   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.553816    1.636312   library hold time
                                              1.636312   data required time
---------------------------------------------------------------------------------------------
                                              1.636312   data required time
                                             -1.954533   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318222   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.378201    0.141652    1.954737 v i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              1.954737   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.553783    1.636279   library hold time
                                              1.636279   data required time
---------------------------------------------------------------------------------------------
                                              1.636279   data required time
                                             -1.954737   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318458   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002429    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000059    0.000029    1.000029 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007156    0.075668    0.560911    1.560940 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075668    0.000209    1.561149 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.315213    0.352682    1.913831 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.329290    0.052274    1.966105 v i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              1.966105   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.565030    1.647526   library hold time
                                              1.647526   data required time
---------------------------------------------------------------------------------------------
                                              1.647526   data required time
                                             -1.966105   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318578   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002465    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000058    0.000029    1.000029 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007142    0.075584    0.560818    1.560847 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075584    0.000207    1.561054 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.306470    0.313228    1.874282 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.316741    0.043799    1.918081 v i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              1.918081   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.567455    1.599238   library hold time
                                              1.599238   data required time
---------------------------------------------------------------------------------------------
                                              1.599238   data required time
                                             -1.918081   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318843   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002617    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000065    0.000033    1.000033 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007150    0.075633    0.560874    1.560907 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075633    0.000209    1.561115 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.324899    0.359451    1.920567 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.331845    0.037923    1.958490 v i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              1.958490   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.564673    1.639298   library hold time
                                              1.639298   data required time
---------------------------------------------------------------------------------------------
                                              1.639298   data required time
                                             -1.958490   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319192   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.379251    0.142477    1.955563 v i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              1.955563   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.553649    1.636145   library hold time
                                              1.636145   data required time
---------------------------------------------------------------------------------------------
                                              1.636145   data required time
                                             -1.955563   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319417   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.360174    0.127236    1.940321 v i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              1.940321   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.556166    1.620825   library hold time
                                              1.620825   data required time
---------------------------------------------------------------------------------------------
                                              1.620825   data required time
                                             -1.940321   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319496   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002854    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000077    0.000038    1.000038 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561184    1.561222 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.075905    0.000210    1.561432 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.313334    0.313864    1.875296 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.342275    0.072205    1.947501 v i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              1.947501   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.563092    1.627751   library hold time
                                              1.627751   data required time
---------------------------------------------------------------------------------------------
                                              1.627751   data required time
                                             -1.947501   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319750   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.370454    0.134792    1.939473 v i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              1.939473   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.554860    1.619520   library hold time
                                              1.619520   data required time
---------------------------------------------------------------------------------------------
                                              1.619520   data required time
                                             -1.939473   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319954   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001868    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000039    0.000020    1.000020 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007036    0.074970    0.560183    1.560202 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.074970    0.000136    1.560339 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.318134    0.344136    1.904475 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.333532    0.054670    1.959144 v i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              1.959144   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.564409    1.639034   library hold time
                                              1.639034   data required time
---------------------------------------------------------------------------------------------
                                              1.639034   data required time
                                             -1.959144   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320111   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.380135    0.143171    1.956256 v i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              1.956256   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.553537    1.636033   library hold time
                                              1.636033   data required time
---------------------------------------------------------------------------------------------
                                              1.636033   data required time
                                             -1.956256   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320223   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002436    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000058    0.000029    1.000029 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007439    0.077269    0.562698    1.562727 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.077269    0.000227    1.562954 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.320510    0.325253    1.888207 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.334758    0.051268    1.939476 v i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              1.939476   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.564315    1.618847   library hold time
                                              1.618847   data required time
---------------------------------------------------------------------------------------------
                                              1.618847   data required time
                                             -1.939476   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320629   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002433    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000058    0.000029    1.000029 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007124    0.075488    0.560708    1.560737 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075488    0.000207    1.560944 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.300504    0.311083    1.872028 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.311814    0.044401    1.916429 v i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              1.916429   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.568237    1.595517   library hold time
                                              1.595517   data required time
---------------------------------------------------------------------------------------------
                                              1.595517   data required time
                                             -1.916429   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320912   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.380910    0.143778    1.956863 v i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              1.956863   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.553439    1.635935   library hold time
                                              1.635935   data required time
---------------------------------------------------------------------------------------------
                                              1.635935   data required time
                                             -1.956863   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320928   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002443    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000058    0.000029    1.000029 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007122    0.075475    0.560693    1.560722 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075475    0.000207    1.560930 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.299382    0.311001    1.871930 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.310902    0.044900    1.916830 v i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              1.916830   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.568380    1.595660   library hold time
                                              1.595660   data required time
---------------------------------------------------------------------------------------------
                                              1.595660   data required time
                                             -1.916830   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321170   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.381384    0.144149    1.957235 v i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              1.957235   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.553378    1.635874   library hold time
                                              1.635874   data required time
---------------------------------------------------------------------------------------------
                                              1.635874   data required time
                                             -1.957235   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321360   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001868    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000039    0.000020    1.000020 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007036    0.074970    0.560183    1.560202 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.074970    0.000136    1.560339 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.318134    0.344136    1.904475 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.324894    0.037363    1.941837 v i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              1.941837   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.565859    1.620391   library hold time
                                              1.620391   data required time
---------------------------------------------------------------------------------------------
                                              1.620391   data required time
                                             -1.941837   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321447   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.381554    0.144282    1.957368 v i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              1.957368   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.553357    1.635853   library hold time
                                              1.635853   data required time
---------------------------------------------------------------------------------------------
                                              1.635853   data required time
                                             -1.957368   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321515   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002854    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000077    0.000038    1.000038 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561184    1.561222 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.075905    0.000210    1.561432 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.313334    0.313864    1.875296 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.357199    0.089555    1.964851 v i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              1.964851   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.560662    1.643159   library hold time
                                              1.643159   data required time
---------------------------------------------------------------------------------------------
                                              1.643159   data required time
                                             -1.964851   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321692   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002525    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000061    0.000031    1.000031 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007565    0.077980    0.563492    1.563522 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077980    0.000231    1.563753 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.327974    0.356726    1.920480 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.335651    0.039972    1.960451 v i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              1.960451   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.564078    1.638702   library hold time
                                              1.638702   data required time
---------------------------------------------------------------------------------------------
                                              1.638702   data required time
                                             -1.960451   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321749   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002235    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000050    0.000025    1.000025 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007536    0.077816    0.563302    1.563327 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077816    0.000234    1.563562 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.313684    0.352929    1.916491 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.324478    0.045916    1.962407 v i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              1.962407   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.565826    1.640451   library hold time
                                              1.640451   data required time
---------------------------------------------------------------------------------------------
                                              1.640451   data required time
                                             -1.962407   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321956   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002235    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000050    0.000025    1.000025 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007536    0.077816    0.563302    1.563327 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077816    0.000234    1.563562 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.313684    0.352929    1.916491 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.317206    0.027241    1.943731 v i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              1.943731   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.567062    1.621594   library hold time
                                              1.621594   data required time
---------------------------------------------------------------------------------------------
                                              1.621594   data required time
                                             -1.943731   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322138   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002742    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000072    0.000036    1.000036 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007135    0.075546    0.560780    1.560816 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075546    0.000207    1.561023 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.333848    0.359126    1.920149 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.337970    0.030531    1.950680 v i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              1.950680   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.563765    1.628425   library hold time
                                              1.628425   data required time
---------------------------------------------------------------------------------------------
                                              1.628425   data required time
                                             -1.950680   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322255   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.363283    0.129752    1.942837 v i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              1.942837   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.555771    1.620430   library hold time
                                              1.620430   data required time
---------------------------------------------------------------------------------------------
                                              1.620430   data required time
                                             -1.942837   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322407   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002617    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000065    0.000033    1.000033 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007150    0.075633    0.560874    1.560907 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075633    0.000209    1.561115 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.324899    0.359451    1.920567 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.329583    0.031641    1.952208 v i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              1.952208   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.565078    1.629737   library hold time
                                              1.629737   data required time
---------------------------------------------------------------------------------------------
                                              1.629737   data required time
                                             -1.952208   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322470   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.363775    0.130152    1.943238 v i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              1.943238   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.555708    1.620368   library hold time
                                              1.620368   data required time
---------------------------------------------------------------------------------------------
                                              1.620368   data required time
                                             -1.943238   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322870   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002629    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000066    0.000033    1.000033 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007529    0.077779    0.563273    1.563306 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077779    0.000228    1.563535 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.312871    0.346794    1.910328 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.327350    0.052726    1.963055 v i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              1.963055   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.565377    1.640001   library hold time
                                              1.640001   data required time
---------------------------------------------------------------------------------------------
                                              1.640001   data required time
                                             -1.963055   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323054   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.374128    0.137618    1.942299 v i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              1.942299   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.554393    1.619053   library hold time
                                              1.619053   data required time
---------------------------------------------------------------------------------------------
                                              1.619053   data required time
                                             -1.942299   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323246   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.364252    0.130538    1.943624 v i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              1.943624   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.555648    1.620307   library hold time
                                              1.620307   data required time
---------------------------------------------------------------------------------------------
                                              1.620307   data required time
                                             -1.943624   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323317   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002429    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000059    0.000029    1.000029 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007156    0.075668    0.560911    1.560940 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075668    0.000209    1.561149 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.315213    0.352682    1.913831 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.328139    0.050171    1.964001 v i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              1.964001   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.565253    1.639878   library hold time
                                              1.639878   data required time
---------------------------------------------------------------------------------------------
                                              1.639878   data required time
                                             -1.964001   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324124   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002419    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000058    0.000029    1.000029 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007127    0.075501    0.560723    1.560752 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075501    0.000207    1.560959 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.332662    0.326315    1.887274 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.354144    0.062796    1.950070 v i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              1.950070   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.561234    1.625894   library hold time
                                              1.625894   data required time
---------------------------------------------------------------------------------------------
                                              1.625894   data required time
                                             -1.950070   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324176   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002525    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000061    0.000031    1.000031 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007565    0.077980    0.563492    1.563522 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077980    0.000231    1.563753 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.327974    0.356726    1.920480 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.333000    0.033052    1.953532 v i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              1.953532   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.564543    1.629203   library hold time
                                              1.629203   data required time
---------------------------------------------------------------------------------------------
                                              1.629203   data required time
                                             -1.953532   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324329   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000078    0.000039    1.000039 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007657    0.078505    0.564083    1.564121 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.078505    0.000233    1.564355 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.320257    0.323163    1.887518 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.337367    0.055450    1.942968 v i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              1.942968   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.563907    1.618439   library hold time
                                              1.618439   data required time
---------------------------------------------------------------------------------------------
                                              1.618439   data required time
                                             -1.942968   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324530   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002601    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000066    0.000033    1.000033 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007366    0.076852    0.562238    1.562271 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076852    0.000224    1.562495 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.323407    0.349306    1.911801 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.340855    0.058570    1.970371 v i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              1.970371   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.563220    1.645717   library hold time
                                              1.645717   data required time
---------------------------------------------------------------------------------------------
                                              1.645717   data required time
                                             -1.970371   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324655   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000058    0.000029    1.000029 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007122    0.075475    0.560693    1.560722 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075475    0.000207    1.560930 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.315593    0.323677    1.884607 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.323103    0.038693    1.923300 v i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              1.923300   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.566459    1.598242   library hold time
                                              1.598242   data required time
---------------------------------------------------------------------------------------------
                                              1.598242   data required time
                                             -1.923300   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325058   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002629    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000066    0.000033    1.000033 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007529    0.077779    0.563273    1.563306 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077779    0.000228    1.563535 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.312871    0.346794    1.910328 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.319289    0.036037    1.946366 v i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              1.946366   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.566736    1.621268   library hold time
                                              1.621268   data required time
---------------------------------------------------------------------------------------------
                                              1.621268   data required time
                                             -1.946366   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325098   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000048    0.000024    1.000024 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006965    0.074572    0.559735    1.559759 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.074572    0.000133    1.559891 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.305343    0.308184    1.868075 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.320859    0.051208    1.919283 v i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              1.919283   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.566821    1.594102   library hold time
                                              1.594102   data required time
---------------------------------------------------------------------------------------------
                                              1.594102   data required time
                                             -1.919283   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325181   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001868    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000039    0.000020    1.000020 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007036    0.074970    0.560183    1.560202 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.074970    0.000136    1.560339 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.318134    0.344136    1.904475 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.341462    0.066753    1.971228 v i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              1.971228   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.563125    1.645621   library hold time
                                              1.645621   data required time
---------------------------------------------------------------------------------------------
                                              1.645621   data required time
                                             -1.971228   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325607   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.377575    0.140276    1.944958 v i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              1.944958   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.553956    1.618615   library hold time
                                              1.618615   data required time
---------------------------------------------------------------------------------------------
                                              1.618615   data required time
                                             -1.944958   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326343   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002854    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000077    0.000038    1.000038 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561184    1.561222 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.075905    0.000210    1.561432 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.313334    0.313864    1.875296 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.340130    0.069526    1.944822 v i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              1.944822   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.563474    1.618006   library hold time
                                              1.618006   data required time
---------------------------------------------------------------------------------------------
                                              1.618006   data required time
                                             -1.944822   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326815   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002854    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000077    0.000038    1.000038 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561184    1.561222 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.075905    0.000210    1.561432 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.313334    0.313864    1.875296 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.355318    0.087471    1.962767 v i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              1.962767   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.561000    1.635624   library hold time
                                              1.635624   data required time
---------------------------------------------------------------------------------------------
                                              1.635624   data required time
                                             -1.962767   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327142   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000078    0.000039    1.000039 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007135    0.075546    0.560783    1.560822 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075546    0.000207    1.561029 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.310405    0.331556    1.892585 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.316390    0.034175    1.926760 v i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              1.926760   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.567510    1.599293   library hold time
                                              1.599293   data required time
---------------------------------------------------------------------------------------------
                                              1.599293   data required time
                                             -1.926760   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327467   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000078    0.000039    1.000039 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007135    0.075546    0.560783    1.560822 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075546    0.000207    1.561029 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.310405    0.331556    1.892585 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.314782    0.029976    1.922561 v i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              1.922561   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.567772    1.595053   library hold time
                                              1.595053   data required time
---------------------------------------------------------------------------------------------
                                              1.595053   data required time
                                             -1.922561   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327509   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002617    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000065    0.000033    1.000033 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007150    0.075633    0.560874    1.560907 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075633    0.000209    1.561115 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.324899    0.359451    1.920567 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.328346    0.027516    1.948082 v i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              1.948082   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.565319    1.619850   library hold time
                                              1.619850   data required time
---------------------------------------------------------------------------------------------
                                              1.619850   data required time
                                             -1.948082   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328232   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001896    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000039    0.000020    1.000020 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007300    0.076475    0.561809    1.561829 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076475    0.000217    1.562046 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.309824    0.316720    1.878766 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.322959    0.048568    1.927333 v i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              1.927333   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.566482    1.598265   library hold time
                                              1.598265   data required time
---------------------------------------------------------------------------------------------
                                              1.598265   data required time
                                             -1.927333   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329069   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002601    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000066    0.000033    1.000033 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007366    0.076852    0.562238    1.562271 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076852    0.000224    1.562495 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.323407    0.349306    1.911801 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.339031    0.055565    1.967366 v i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              1.967366   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.563549    1.638173   library hold time
                                              1.638173   data required time
---------------------------------------------------------------------------------------------
                                              1.638173   data required time
                                             -1.967366   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329193   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002807    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000074    0.000037    1.000037 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076232    0.561552    1.561590 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.076232    0.000214    1.561803 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.300786    0.340692    1.902495 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.304900    0.028676    1.931171 v i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              1.931171   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.569308    1.601091   library hold time
                                              1.601091   data required time
---------------------------------------------------------------------------------------------
                                              1.601091   data required time
                                             -1.931171   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330080   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002525    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000061    0.000031    1.000031 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007565    0.077980    0.563492    1.563522 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077980    0.000231    1.563753 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.327974    0.356726    1.920480 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.331745    0.029092    1.949572 v i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              1.949572   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.564787    1.619318   library hold time
                                              1.619318   data required time
---------------------------------------------------------------------------------------------
                                              1.619318   data required time
                                             -1.949572   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330253   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002465    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000058    0.000029    1.000029 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007142    0.075584    0.560818    1.560847 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075584    0.000207    1.561054 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.306470    0.313228    1.874282 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.320746    0.050256    1.924538 v i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              1.924538   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.566839    1.594119   library hold time
                                              1.594119   data required time
---------------------------------------------------------------------------------------------
                                              1.594119   data required time
                                             -1.924538   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330418   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001896    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000039    0.000020    1.000020 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007300    0.076475    0.561809    1.561829 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076475    0.000217    1.562046 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.309824    0.316720    1.878766 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.321457    0.046148    1.924914 v i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              1.924914   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.566728    1.594008   library hold time
                                              1.594008   data required time
---------------------------------------------------------------------------------------------
                                              1.594008   data required time
                                             -1.924914   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330906   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002883    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000077    0.000038    1.000038 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007210    0.075968    0.561256    1.561294 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.075968    0.000211    1.561505 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.301457    0.338580    1.900085 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.306577    0.031745    1.931829 v i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              1.931829   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.569046    1.600829   library hold time
                                              1.600829   data required time
---------------------------------------------------------------------------------------------
                                              1.600829   data required time
                                             -1.931829   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331001   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.383356    0.144696    1.949377 v i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              1.949377   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.553222    1.617881   library hold time
                                              1.617881   data required time
---------------------------------------------------------------------------------------------
                                              1.617881   data required time
                                             -1.949377   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331496   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002419    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000058    0.000029    1.000029 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007127    0.075501    0.560723    1.560752 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075501    0.000207    1.560959 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.332662    0.326315    1.887274 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.352284    0.060357    1.947631 v i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              1.947631   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.561572    1.616104   library hold time
                                              1.616104   data required time
---------------------------------------------------------------------------------------------
                                              1.616104   data required time
                                             -1.947631   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331527   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002807    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000074    0.000037    1.000037 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076232    0.561552    1.561590 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.076232    0.000214    1.561803 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.300786    0.340692    1.902495 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.304074    0.025951    1.928447 v i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              1.928447   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.569448    1.596729   library hold time
                                              1.596729   data required time
---------------------------------------------------------------------------------------------
                                              1.596729   data required time
                                             -1.928447   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331718   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002436    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000058    0.000029    1.000029 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007439    0.077269    0.562698    1.562727 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.077269    0.000227    1.562954 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.320510    0.325253    1.888207 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.329015    0.041332    1.929540 v i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              1.929540   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.565534    1.597317   library hold time
                                              1.597317   data required time
---------------------------------------------------------------------------------------------
                                              1.597317   data required time
                                             -1.929540   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332223   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002883    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000077    0.000038    1.000038 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007210    0.075968    0.561256    1.561294 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.075968    0.000211    1.561505 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.301457    0.338580    1.900085 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.305620    0.028969    1.929053 v i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              1.929053   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.569206    1.596487   library hold time
                                              1.596487   data required time
---------------------------------------------------------------------------------------------
                                              1.596487   data required time
                                             -1.929053   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332567   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001894    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000039    0.000020    1.000020 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007305    0.076507    0.561845    1.561865 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076507    0.000217    1.562082 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.320492    0.329635    1.891717 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.327826    0.038589    1.930306 v i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              1.930306   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.565720    1.597503   library hold time
                                              1.597503   data required time
---------------------------------------------------------------------------------------------
                                              1.597503   data required time
                                             -1.930306   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332803   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000058    0.000029    1.000029 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007122    0.075475    0.560693    1.560722 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075475    0.000207    1.560930 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.315593    0.323677    1.884607 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.325030    0.042504    1.927111 v i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              1.927111   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.566169    1.593449   library hold time
                                              1.593449   data required time
---------------------------------------------------------------------------------------------
                                              1.593449   data required time
                                             -1.927111   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333662   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002601    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000066    0.000033    1.000033 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007366    0.076852    0.562238    1.562271 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076852    0.000224    1.562495 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.323407    0.349306    1.911801 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.331689    0.041326    1.953127 v i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              1.953127   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.564795    1.619327   library hold time
                                              1.619327   data required time
---------------------------------------------------------------------------------------------
                                              1.619327   data required time
                                             -1.953127   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333799   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002742    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000072    0.000036    1.000036 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007135    0.075546    0.560780    1.560816 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075546    0.000207    1.561023 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.333848    0.359126    1.920149 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.350319    0.057994    1.978143 v i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              1.978143   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.561739    1.644235   library hold time
                                              1.644235   data required time
---------------------------------------------------------------------------------------------
                                              1.644235   data required time
                                             -1.978143   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333908   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001894    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000039    0.000020    1.000020 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007305    0.076507    0.561845    1.561865 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076507    0.000217    1.562082 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.320492    0.329635    1.891717 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.326578    0.035756    1.927473 v i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              1.927473   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.565926    1.593207   library hold time
                                              1.593207   data required time
---------------------------------------------------------------------------------------------
                                              1.593207   data required time
                                             -1.927473   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334266   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002742    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000072    0.000036    1.000036 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007135    0.075546    0.560780    1.560816 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075546    0.000207    1.561023 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.333848    0.359126    1.920149 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.338673    0.032800    1.952949 v i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              1.952949   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.563702    1.618234   library hold time
                                              1.618234   data required time
---------------------------------------------------------------------------------------------
                                              1.618234   data required time
                                             -1.952949   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334715   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001868    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000039    0.000020    1.000020 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007036    0.074970    0.560183    1.560202 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.074970    0.000136    1.560339 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.318134    0.344136    1.904475 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.336514    0.059482    1.963957 v i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              1.963957   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.564257    1.628163   library hold time
                                              1.628163   data required time
---------------------------------------------------------------------------------------------
                                              1.628163   data required time
                                             -1.963957   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335794   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.388674    0.148727    1.953408 v i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              1.953408   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.552546    1.617206   library hold time
                                              1.617206   data required time
---------------------------------------------------------------------------------------------
                                              1.617206   data required time
                                             -1.953408   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336203   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002183    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000049    0.000024    1.000024 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007006    0.074798    0.559992    1.560017 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.074798    0.000134    1.560151 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.327717    0.332707    1.892857 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.335797    0.040284    1.933141 v i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              1.933141   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.564473    1.596256   library hold time
                                              1.596256   data required time
---------------------------------------------------------------------------------------------
                                              1.596256   data required time
                                             -1.933141   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336886   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.410299    0.164829    1.969510 v i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              1.969510   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.549706    1.632202   library hold time
                                              1.632202   data required time
---------------------------------------------------------------------------------------------
                                              1.632202   data required time
                                             -1.969510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337308   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002624    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000066    0.000033    1.000033 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.075905    0.000210    1.561423 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.332173    0.346511    1.907934 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.348030    0.056630    1.964564 v i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              1.964564   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.562191    1.626850   library hold time
                                              1.626850   data required time
---------------------------------------------------------------------------------------------
                                              1.626850   data required time
                                             -1.964564   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337714   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002624    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000066    0.000033    1.000033 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.075905    0.000210    1.561423 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.280802    0.248374    1.809797 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.411121    0.145527    1.955324 v i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              1.955324   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.552317    1.616977   library hold time
                                              1.616977   data required time
---------------------------------------------------------------------------------------------
                                              1.616977   data required time
                                             -1.955324   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338347   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002429    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000059    0.000029    1.000029 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007156    0.075668    0.560911    1.560940 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075668    0.000209    1.561149 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.315213    0.352682    1.913831 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.330133    0.053765    1.967596 v i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              1.967596   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.565256    1.629162   library hold time
                                              1.629162   data required time
---------------------------------------------------------------------------------------------
                                              1.629162   data required time
                                             -1.967596   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338434   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001868    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000039    0.000020    1.000020 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007036    0.074970    0.560183    1.560202 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.074970    0.000136    1.560339 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.318134    0.344136    1.904475 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.335220    0.057441    1.961916 v i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              1.961916   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.564478    1.623477   library hold time
                                              1.623477   data required time
---------------------------------------------------------------------------------------------
                                              1.623477   data required time
                                             -1.961916   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338439   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.412016    0.166089    1.970770 v i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              1.970770   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.549488    1.631984   library hold time
                                              1.631984   data required time
---------------------------------------------------------------------------------------------
                                              1.631984   data required time
                                             -1.970770   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338786   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002183    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000049    0.000024    1.000024 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007006    0.074798    0.559992    1.560017 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.074798    0.000134    1.560151 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.327717    0.332707    1.892857 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.334730    0.038013    1.930870 v i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              1.930870   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.564650    1.591931   library hold time
                                              1.591931   data required time
---------------------------------------------------------------------------------------------
                                              1.591931   data required time
                                             -1.930870   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338939   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.391786    0.151072    1.955753 v i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              1.955753   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.552151    1.616810   library hold time
                                              1.616810   data required time
---------------------------------------------------------------------------------------------
                                              1.616810   data required time
                                             -1.955753   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338943   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000078    0.000039    1.000039 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007657    0.078505    0.564083    1.564121 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.078505    0.000233    1.564355 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.320257    0.323163    1.887518 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.332593    0.048249    1.935767 v i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              1.935767   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.564974    1.596757   library hold time
                                              1.596757   data required time
---------------------------------------------------------------------------------------------
                                              1.596757   data required time
                                             -1.935767   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339009   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002629    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000066    0.000033    1.000033 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007529    0.077779    0.563273    1.563306 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077779    0.000228    1.563535 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.312871    0.346794    1.910328 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.330436    0.057865    1.968194 v i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              1.968194   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.565208    1.629115   library hold time
                                              1.629115   data required time
---------------------------------------------------------------------------------------------
                                              1.629115   data required time
                                             -1.968194   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339079   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002742    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000072    0.000036    1.000036 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007135    0.075546    0.560780    1.560816 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075546    0.000207    1.561023 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.333848    0.359126    1.920149 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.348968    0.055672    1.975821 v i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              1.975821   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.561994    1.636618   library hold time
                                              1.636618   data required time
---------------------------------------------------------------------------------------------
                                              1.636618   data required time
                                             -1.975821   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339203   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.413539    0.167205    1.971886 v i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              1.971886   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.549295    1.631791   library hold time
                                              1.631791   data required time
---------------------------------------------------------------------------------------------
                                              1.631791   data required time
                                             -1.971886   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340095   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002235    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000050    0.000025    1.000025 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007536    0.077816    0.563302    1.563327 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077816    0.000234    1.563562 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.313684    0.352929    1.916491 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.328407    0.053314    1.969805 v i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              1.969805   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.565526    1.629432   library hold time
                                              1.629432   data required time
---------------------------------------------------------------------------------------------
                                              1.629432   data required time
                                             -1.969805   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340373   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002429    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000059    0.000029    1.000029 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007156    0.075668    0.560911    1.560940 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075668    0.000209    1.561149 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.315213    0.352682    1.913831 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.328943    0.051649    1.965480 v i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              1.965480   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.565461    1.624459   library hold time
                                              1.624459   data required time
---------------------------------------------------------------------------------------------
                                              1.624459   data required time
                                             -1.965480   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341021   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.414808    0.168133    1.972814 v i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              1.972814   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.549134    1.631630   library hold time
                                              1.631630   data required time
---------------------------------------------------------------------------------------------
                                              1.631630   data required time
                                             -1.972814   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341185   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002436    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000058    0.000029    1.000029 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007439    0.077269    0.562698    1.562727 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.077269    0.000227    1.562954 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.320510    0.325253    1.888207 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.331308    0.045605    1.933812 v i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              1.933812   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.565186    1.592466   library hold time
                                              1.592466   data required time
---------------------------------------------------------------------------------------------
                                              1.592466   data required time
                                             -1.933812   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341346   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002629    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000066    0.000033    1.000033 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007529    0.077779    0.563273    1.563306 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077779    0.000228    1.563535 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.312871    0.346794    1.910328 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.329199    0.055859    1.966187 v i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              1.966187   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.565421    1.624419   library hold time
                                              1.624419   data required time
---------------------------------------------------------------------------------------------
                                              1.624419   data required time
                                             -1.966187   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341768   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002242    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000052    0.000026    1.000026 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007721    0.078881    0.564474    1.564500 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078881    0.000247    1.564747 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.329605    0.346288    1.911035 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.346568    0.058188    1.969223 v i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              1.969223   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.562420    1.627079   library hold time
                                              1.627079   data required time
---------------------------------------------------------------------------------------------
                                              1.627079   data required time
                                             -1.969223   data arrival time
---------------------------------------------------------------------------------------------
                                              0.342144   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.416098    0.169075    1.973757 v i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              1.973757   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.548970    1.631466   library hold time
                                              1.631466   data required time
---------------------------------------------------------------------------------------------
                                              1.631466   data required time
                                             -1.973757   data arrival time
---------------------------------------------------------------------------------------------
                                              0.342291   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002318    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000055    0.000027    1.000027 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007141    0.075581    0.560812    1.560839 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075581    0.000208    1.561047 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.312032    0.348832    1.909879 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.317010    0.031909    1.941788 v i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              1.941788   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.567413    1.599196   library hold time
                                              1.599196   data required time
---------------------------------------------------------------------------------------------
                                              1.599196   data required time
                                             -1.941788   data arrival time
---------------------------------------------------------------------------------------------
                                              0.342592   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002419    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000058    0.000029    1.000029 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007127    0.075501    0.560723    1.560752 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075501    0.000207    1.560959 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.332662    0.326315    1.887274 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.345418    0.050272    1.937546 v i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              1.937546   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.562967    1.594750   library hold time
                                              1.594750   data required time
---------------------------------------------------------------------------------------------
                                              1.594750   data required time
                                             -1.937546   data arrival time
---------------------------------------------------------------------------------------------
                                              0.342795   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002624    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000066    0.000033    1.000033 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.075905    0.000210    1.561423 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.332173    0.346511    1.907934 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.362681    0.077298    1.985232 v i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              1.985232   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.559805    1.642301   library hold time
                                              1.642301   data required time
---------------------------------------------------------------------------------------------
                                              1.642301   data required time
                                             -1.985232   data arrival time
---------------------------------------------------------------------------------------------
                                              0.342931   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.416852    0.169626    1.974307 v i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              1.974307   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.548874    1.631370   library hold time
                                              1.631370   data required time
---------------------------------------------------------------------------------------------
                                              1.631370   data required time
                                             -1.974307   data arrival time
---------------------------------------------------------------------------------------------
                                              0.342937   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002235    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000050    0.000025    1.000025 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007536    0.077816    0.563302    1.563327 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077816    0.000234    1.563562 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.313684    0.352929    1.916491 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.327238    0.051219    1.967710 v i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              1.967710   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.565728    1.624726   library hold time
                                              1.624726   data required time
---------------------------------------------------------------------------------------------
                                              1.624726   data required time
                                             -1.967710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.342984   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.417411    0.170033    1.974714 v i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              1.974714   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.548803    1.631299   library hold time
                                              1.631299   data required time
---------------------------------------------------------------------------------------------
                                              1.631299   data required time
                                             -1.974714   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343415   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.417933    0.170413    1.975094 v i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              1.975094   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.548737    1.631233   library hold time
                                              1.631233   data required time
---------------------------------------------------------------------------------------------
                                              1.631233   data required time
                                             -1.975094   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343862   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002242    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000052    0.000026    1.000026 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007721    0.078881    0.564474    1.564500 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078881    0.000247    1.564747 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.329605    0.346288    1.911035 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.359294    0.075963    1.986998 v i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              1.986998   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.560335    1.642831   library hold time
                                              1.642831   data required time
---------------------------------------------------------------------------------------------
                                              1.642831   data required time
                                             -1.986998   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344167   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002854    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000077    0.000038    1.000038 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561184    1.561222 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.075905    0.000210    1.561432 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.313334    0.313864    1.875296 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.360903    0.093586    1.968882 v i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              1.968882   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.560440    1.624346   library hold time
                                              1.624346   data required time
---------------------------------------------------------------------------------------------
                                              1.624346   data required time
                                             -1.968882   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344535   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000078    0.000039    1.000039 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007657    0.078505    0.564083    1.564121 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.078505    0.000233    1.564355 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.320257    0.323163    1.887518 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.333264    0.049335    1.936853 v i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              1.936853   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.564880    1.592160   library hold time
                                              1.592160   data required time
---------------------------------------------------------------------------------------------
                                              1.592160   data required time
                                             -1.936853   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344693   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002318    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000055    0.000027    1.000027 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007141    0.075581    0.560812    1.560839 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075581    0.000208    1.561047 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.312032    0.348832    1.909879 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.316492    0.030363    1.940243 v i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              1.940243   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.567505    1.594785   library hold time
                                              1.594785   data required time
---------------------------------------------------------------------------------------------
                                              1.594785   data required time
                                             -1.940243   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345458   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002624    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000066    0.000033    1.000033 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.075905    0.000210    1.561423 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.332173    0.346511    1.907934 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.346836    0.054622    1.962557 v i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              1.962557   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.562425    1.616957   library hold time
                                              1.616957   data required time
---------------------------------------------------------------------------------------------
                                              1.616957   data required time
                                             -1.962557   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345600   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002624    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000066    0.000033    1.000033 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.075905    0.000210    1.561423 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.280802    0.248374    1.809797 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.408286    0.143397    1.953193 v i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              1.953193   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.552808    1.607340   library hold time
                                              1.607340   data required time
---------------------------------------------------------------------------------------------
                                              1.607340   data required time
                                             -1.953193   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345854   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002854    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000077    0.000038    1.000038 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561184    1.561222 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.075905    0.000210    1.561432 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.313334    0.313864    1.875296 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.358997    0.091523    1.966819 v i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              1.966819   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.560757    1.619756   library hold time
                                              1.619756   data required time
---------------------------------------------------------------------------------------------
                                              1.619756   data required time
                                             -1.966819   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347063   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002651    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000065    0.000032    1.000032 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007567    0.077992    0.563514    1.563546 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077992    0.000228    1.563774 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.297492    0.256281    1.820055 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.418634    0.142889    1.962944 v i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              1.962944   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.551142    1.615801   library hold time
                                              1.615801   data required time
---------------------------------------------------------------------------------------------
                                              1.615801   data required time
                                             -1.962944   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347143   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002624    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000066    0.000033    1.000033 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.075905    0.000210    1.561423 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.280802    0.248374    1.809797 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.385339    0.125878    1.935674 v i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              1.935674   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.556720    1.588503   library hold time
                                              1.588503   data required time
---------------------------------------------------------------------------------------------
                                              1.588503   data required time
                                             -1.935674   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347172   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002601    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000066    0.000033    1.000033 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007366    0.076852    0.562238    1.562271 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076852    0.000224    1.562495 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.323407    0.349306    1.911801 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.343505    0.062696    1.974497 v i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              1.974497   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.563163    1.627069   library hold time
                                              1.627069   data required time
---------------------------------------------------------------------------------------------
                                              1.627069   data required time
                                             -1.974497   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347428   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002624    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000066    0.000033    1.000033 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.075905    0.000210    1.561423 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.332173    0.346511    1.907934 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.360972    0.075131    1.983065 v i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              1.983065   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.560115    1.634740   library hold time
                                              1.634740   data required time
---------------------------------------------------------------------------------------------
                                              1.634740   data required time
                                             -1.983065   data arrival time
---------------------------------------------------------------------------------------------
                                              0.348326   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002235    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000050    0.000025    1.000025 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007536    0.077816    0.563302    1.563327 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077816    0.000234    1.563562 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.313684    0.352929    1.916491 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.318615    0.031809    1.948300 v i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              1.948300   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.567162    1.598945   library hold time
                                              1.598945   data required time
---------------------------------------------------------------------------------------------
                                              1.598945   data required time
                                             -1.948300   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349355   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002617    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000065    0.000033    1.000033 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007150    0.075633    0.560874    1.560907 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075633    0.000209    1.561115 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.324899    0.359451    1.920567 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.328080    0.026527    1.947094 v i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              1.947094   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.565681    1.597463   library hold time
                                              1.597463   data required time
---------------------------------------------------------------------------------------------
                                              1.597463   data required time
                                             -1.947094   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349630   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002242    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000052    0.000026    1.000026 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007721    0.078881    0.564474    1.564500 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078881    0.000247    1.564747 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.329605    0.346288    1.911035 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.357760    0.074008    1.985043 v i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              1.985043   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.560618    1.635242   library hold time
                                              1.635242   data required time
---------------------------------------------------------------------------------------------
                                              1.635242   data required time
                                             -1.985043   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349800   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002601    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000066    0.000033    1.000033 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007366    0.076852    0.562238    1.562271 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076852    0.000224    1.562495 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.323407    0.349306    1.911801 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.342125    0.060581    1.972382 v i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              1.972382   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.563398    1.622396   library hold time
                                              1.622396   data required time
---------------------------------------------------------------------------------------------
                                              1.622396   data required time
                                             -1.972382   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349986   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002242    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000052    0.000026    1.000026 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007721    0.078881    0.564474    1.564500 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078881    0.000247    1.564747 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.329605    0.346288    1.911035 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.345357    0.056223    1.967258 v i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              1.967258   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.562657    1.617188   library hold time
                                              1.617188   data required time
---------------------------------------------------------------------------------------------
                                              1.617188   data required time
                                             -1.967258   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350070   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002617    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000065    0.000033    1.000033 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007150    0.075633    0.560874    1.560907 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075633    0.000209    1.561115 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.324899    0.359451    1.920567 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.327337    0.023501    1.944068 v i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              1.944068   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.565808    1.593088   library hold time
                                              1.593088   data required time
---------------------------------------------------------------------------------------------
                                              1.593088   data required time
                                             -1.944068   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350980   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002419    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000058    0.000029    1.000029 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007127    0.075501    0.560723    1.560752 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075501    0.000207    1.560959 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.332662    0.326315    1.887274 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.347720    0.053885    1.941159 v i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              1.941159   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.562618    1.589898   library hold time
                                              1.589898   data required time
---------------------------------------------------------------------------------------------
                                              1.589898   data required time
                                             -1.941159   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351261   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002235    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000050    0.000025    1.000025 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007536    0.077816    0.563302    1.563327 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077816    0.000234    1.563562 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.313684    0.352929    1.916491 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.317923    0.029666    1.946157 v i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              1.946157   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.567281    1.594561   library hold time
                                              1.594561   data required time
---------------------------------------------------------------------------------------------
                                              1.594561   data required time
                                             -1.946157   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351596   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002624    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000066    0.000033    1.000033 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.075905    0.000210    1.561423 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.332173    0.346511    1.907934 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.339940    0.040993    1.948928 v i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              1.948928   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.563824    1.595608   library hold time
                                              1.595608   data required time
---------------------------------------------------------------------------------------------
                                              1.595608   data required time
                                             -1.948928   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353320   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002624    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000066    0.000033    1.000033 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.075905    0.000210    1.561423 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.332173    0.346511    1.907934 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.357575    0.070699    1.978633 v i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              1.978633   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.560961    1.624867   library hold time
                                              1.624867   data required time
---------------------------------------------------------------------------------------------
                                              1.624867   data required time
                                             -1.978633   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353766   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002429    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000059    0.000029    1.000029 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007156    0.075668    0.560911    1.560940 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075668    0.000209    1.561149 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.315213    0.352682    1.913831 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.322545    0.038372    1.952203 v i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              1.952203   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.566547    1.598330   library hold time
                                              1.598330   data required time
---------------------------------------------------------------------------------------------
                                              1.598330   data required time
                                             -1.952203   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353873   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002651    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000065    0.000032    1.000032 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007567    0.077992    0.563514    1.563546 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077992    0.000228    1.563774 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.297492    0.256281    1.820055 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.415620    0.140561    1.960616 v i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              1.960616   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.551660    1.606192   library hold time
                                              1.606192   data required time
---------------------------------------------------------------------------------------------
                                              1.606192   data required time
                                             -1.960616   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354423   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002525    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000061    0.000031    1.000031 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007565    0.077980    0.563492    1.563522 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077980    0.000231    1.563753 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.327974    0.356726    1.920480 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.332333    0.031024    1.951504 v i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              1.951504   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.565015    1.596798   library hold time
                                              1.596798   data required time
---------------------------------------------------------------------------------------------
                                              1.596798   data required time
                                             -1.951504   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354706   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002525    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000061    0.000031    1.000031 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007565    0.077980    0.563492    1.563522 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077980    0.000231    1.563753 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.327974    0.356726    1.920480 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.331268    0.027400    1.947880 v i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              1.947880   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.565192    1.592473   library hold time
                                              1.592473   data required time
---------------------------------------------------------------------------------------------
                                              1.592473   data required time
                                             -1.947880   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355407   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002807    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000074    0.000037    1.000037 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076232    0.561552    1.561590 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.076232    0.000214    1.561803 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.300786    0.340692    1.902495 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.337366    0.081059    1.983554 v i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              1.983554   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.564124    1.628030   library hold time
                                              1.628030   data required time
---------------------------------------------------------------------------------------------
                                              1.628030   data required time
                                             -1.983554   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355525   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002429    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000059    0.000029    1.000029 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007156    0.075668    0.560911    1.560940 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075668    0.000209    1.561149 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.315213    0.352682    1.913831 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.321601    0.035988    1.949819 v i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              1.949819   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.566705    1.593986   library hold time
                                              1.593986   data required time
---------------------------------------------------------------------------------------------
                                              1.593986   data required time
                                             -1.949819   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355834   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002242    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000052    0.000026    1.000026 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007721    0.078881    0.564474    1.564500 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078881    0.000247    1.564747 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.329605    0.346288    1.911035 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.337684    0.041544    1.952579 v i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              1.952579   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.564178    1.595960   library hold time
                                              1.595960   data required time
---------------------------------------------------------------------------------------------
                                              1.595960   data required time
                                             -1.952579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356618   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001868    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000039    0.000020    1.000020 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007036    0.074970    0.560183    1.560202 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.074970    0.000136    1.560339 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.318134    0.344136    1.904475 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.330479    0.049273    1.953748 v i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              1.953748   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.565305    1.597088   library hold time
                                              1.597088   data required time
---------------------------------------------------------------------------------------------
                                              1.597088   data required time
                                             -1.953748   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356660   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002624    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000066    0.000033    1.000033 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.075905    0.000210    1.561423 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.332173    0.346511    1.907934 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.356307    0.068987    1.976922 v i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              1.976922   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.561178    1.620177   library hold time
                                              1.620177   data required time
---------------------------------------------------------------------------------------------
                                              1.620177   data required time
                                             -1.976922   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356745   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002742    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000072    0.000036    1.000036 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007135    0.075546    0.560780    1.560816 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075546    0.000207    1.561023 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.333848    0.359126    1.920149 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.352947    0.062278    1.982427 v i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              1.982427   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.561686    1.625592   library hold time
                                              1.625592   data required time
---------------------------------------------------------------------------------------------
                                              1.625592   data required time
                                             -1.982427   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356835   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002242    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000052    0.000026    1.000026 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007721    0.078881    0.564474    1.564500 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078881    0.000247    1.564747 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.329605    0.346288    1.911035 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.355480    0.071040    1.982075 v i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              1.982075   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.561289    1.625195   library hold time
                                              1.625195   data required time
---------------------------------------------------------------------------------------------
                                              1.625195   data required time
                                             -1.982075   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356880   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002854    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000077    0.000038    1.000038 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561184    1.561222 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.075905    0.000210    1.561432 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.313334    0.313864    1.875296 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.346182    0.076949    1.952245 v i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              1.952245   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.562847    1.594630   library hold time
                                              1.594630   data required time
---------------------------------------------------------------------------------------------
                                              1.594630   data required time
                                             -1.952245   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357615   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001868    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000039    0.000020    1.000020 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007036    0.074970    0.560183    1.560202 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.074970    0.000136    1.560339 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.318134    0.344136    1.904475 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.329111    0.046654    1.951129 v i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              1.951129   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.565530    1.592810   library hold time
                                              1.592810   data required time
---------------------------------------------------------------------------------------------
                                              1.592810   data required time
                                             -1.951129   data arrival time
---------------------------------------------------------------------------------------------
                                              0.358319   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002807    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000074    0.000037    1.000037 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076232    0.561552    1.561590 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.076232    0.000214    1.561803 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.300786    0.340692    1.902495 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.335795    0.079233    1.981728 v i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              1.981728   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.564388    1.623387   library hold time
                                              1.623387   data required time
---------------------------------------------------------------------------------------------
                                              1.623387   data required time
                                             -1.981728   data arrival time
---------------------------------------------------------------------------------------------
                                              0.358341   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002742    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000072    0.000036    1.000036 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007135    0.075546    0.560780    1.560816 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075546    0.000207    1.561023 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.333848    0.359126    1.920149 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.351517    0.059983    1.980132 v i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              1.980132   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.561928    1.620926   library hold time
                                              1.620926   data required time
---------------------------------------------------------------------------------------------
                                              1.620926   data required time
                                             -1.980132   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359206   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002883    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000077    0.000038    1.000038 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007210    0.075968    0.561256    1.561294 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.075968    0.000211    1.561505 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.301457    0.338580    1.900085 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.343157    0.086432    1.986517 v i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              1.986517   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.563218    1.627124   library hold time
                                              1.627124   data required time
---------------------------------------------------------------------------------------------
                                              1.627124   data required time
                                             -1.986517   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359393   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002242    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000052    0.000026    1.000026 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007721    0.078881    0.564474    1.564500 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078881    0.000247    1.564747 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.329605    0.346288    1.911035 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.354047    0.069125    1.980160 v i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              1.980160   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.561532    1.620530   library hold time
                                              1.620530   data required time
---------------------------------------------------------------------------------------------
                                              1.620530   data required time
                                             -1.980160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359629   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002854    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000077    0.000038    1.000038 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561184    1.561222 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.075905    0.000210    1.561432 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.313334    0.313864    1.875296 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.344388    0.074791    1.950087 v i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              1.950087   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.563139    1.590419   library hold time
                                              1.590419   data required time
---------------------------------------------------------------------------------------------
                                              1.590419   data required time
                                             -1.950087   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359668   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002629    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000066    0.000033    1.000033 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007529    0.077779    0.563273    1.563306 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077779    0.000228    1.563535 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.312871    0.346794    1.910328 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.324519    0.047548    1.957876 v i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              1.957876   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.566238    1.598021   library hold time
                                              1.598021   data required time
---------------------------------------------------------------------------------------------
                                              1.598021   data required time
                                             -1.957876   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359855   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002629    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000066    0.000033    1.000033 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007529    0.077779    0.563273    1.563306 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077779    0.000228    1.563535 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.312871    0.346794    1.910328 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.323192    0.044917    1.955245 v i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              1.955245   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.566456    1.593737   library hold time
                                              1.593737   data required time
---------------------------------------------------------------------------------------------
                                              1.593737   data required time
                                             -1.955245   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361509   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002883    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000077    0.000038    1.000038 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007210    0.075968    0.561256    1.561294 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.075968    0.000211    1.561505 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.301457    0.338580    1.900085 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.341553    0.084655    1.984740 v i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              1.984740   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.563487    1.622486   library hold time
                                              1.622486   data required time
---------------------------------------------------------------------------------------------
                                              1.622486   data required time
                                             -1.984740   data arrival time
---------------------------------------------------------------------------------------------
                                              0.362254   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002254    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000051    0.000026    1.000026 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007782    0.079229    0.564856    1.564882 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.079229    0.000249    1.565131 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.285886    0.319223    1.884354 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.370881    0.119387    2.003742 v i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              2.003742   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.558521    1.641017   library hold time
                                              1.641017   data required time
---------------------------------------------------------------------------------------------
                                              1.641017   data required time
                                             -2.003742   data arrival time
---------------------------------------------------------------------------------------------
                                              0.362725   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002318    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000055    0.000027    1.000027 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007141    0.075581    0.560812    1.560839 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075581    0.000208    1.561047 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.312032    0.348832    1.909879 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.346007    0.079877    1.989757 v i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              1.989757   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.562772    1.626678   library hold time
                                              1.626678   data required time
---------------------------------------------------------------------------------------------
                                              1.626678   data required time
                                             -1.989757   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363079   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002624    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000066    0.000033    1.000033 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.075905    0.000210    1.561423 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.280802    0.248374    1.809797 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.398054    0.135649    1.945445 v i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              1.945445   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.554740    1.582021   library hold time
                                              1.582021   data required time
---------------------------------------------------------------------------------------------
                                              1.582021   data required time
                                             -1.945445   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363425   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.389499    0.049126    1.981048 v i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              1.981048   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.552441    1.617101   library hold time
                                              1.617101   data required time
---------------------------------------------------------------------------------------------
                                              1.617101   data required time
                                             -1.981048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363948   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002601    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000066    0.000033    1.000033 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007366    0.076852    0.562238    1.562271 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076852    0.000224    1.562495 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.323407    0.349306    1.911801 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.335286    0.048834    1.960635 v i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              1.960635   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.564553    1.596336   library hold time
                                              1.596336   data required time
---------------------------------------------------------------------------------------------
                                              1.596336   data required time
                                             -1.960635   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364299   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.390109    0.050424    1.982346 v i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              1.982346   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.552364    1.617023   library hold time
                                              1.617023   data required time
---------------------------------------------------------------------------------------------
                                              1.617023   data required time
                                             -1.982346   data arrival time
---------------------------------------------------------------------------------------------
                                              0.365323   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002318    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000055    0.000027    1.000027 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007141    0.075581    0.560812    1.560839 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075581    0.000208    1.561047 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.312032    0.348832    1.909879 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.344121    0.077578    1.987457 v i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              1.987457   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.563085    1.622084   library hold time
                                              1.622084   data required time
---------------------------------------------------------------------------------------------
                                              1.622084   data required time
                                             -1.987457   data arrival time
---------------------------------------------------------------------------------------------
                                              0.365373   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394179    0.058093    1.982601 v i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              1.982601   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.551847    1.616507   library hold time
                                              1.616507   data required time
---------------------------------------------------------------------------------------------
                                              1.616507   data required time
                                             -1.982601   data arrival time
---------------------------------------------------------------------------------------------
                                              0.366094   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.390647    0.051536    1.983458 v i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              1.983458   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.552296    1.616955   library hold time
                                              1.616955   data required time
---------------------------------------------------------------------------------------------
                                              1.616955   data required time
                                             -1.983458   data arrival time
---------------------------------------------------------------------------------------------
                                              0.366503   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002601    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000066    0.000033    1.000033 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007366    0.076852    0.562238    1.562271 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076852    0.000224    1.562495 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.323407    0.349306    1.911801 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.334290    0.046881    1.958682 v i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              1.958682   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.564719    1.592000   library hold time
                                              1.592000   data required time
---------------------------------------------------------------------------------------------
                                              1.592000   data required time
                                             -1.958682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.366682   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002624    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000066    0.000033    1.000033 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.075905    0.000210    1.561423 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.332173    0.346511    1.907934 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.343922    0.049366    1.957300 v i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              1.957300   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.563212    1.590492   library hold time
                                              1.590492   data required time
---------------------------------------------------------------------------------------------
                                              1.590492   data required time
                                             -1.957300   data arrival time
---------------------------------------------------------------------------------------------
                                              0.366808   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394912    0.059372    1.983879 v i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              1.983879   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.551754    1.616413   library hold time
                                              1.616413   data required time
---------------------------------------------------------------------------------------------
                                              1.616413   data required time
                                             -1.983879   data arrival time
---------------------------------------------------------------------------------------------
                                              0.367466   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.391165    0.052584    1.984506 v i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              1.984506   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.552230    1.616889   library hold time
                                              1.616889   data required time
---------------------------------------------------------------------------------------------
                                              1.616889   data required time
                                             -1.984506   data arrival time
---------------------------------------------------------------------------------------------
                                              0.367617   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002254    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000051    0.000026    1.000026 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007782    0.079229    0.564856    1.564882 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.079229    0.000249    1.565131 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.285886    0.319223    1.884354 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.368661    0.117464    2.001818 v i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              2.001818   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.558912    1.633536   library hold time
                                              1.633536   data required time
---------------------------------------------------------------------------------------------
                                              1.633536   data required time
                                             -2.001818   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368282   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.391530    0.053307    1.985229 v i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              1.985229   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.552183    1.616843   library hold time
                                              1.616843   data required time
---------------------------------------------------------------------------------------------
                                              1.616843   data required time
                                             -1.985229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368386   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.395635    0.060602    1.985109 v i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              1.985109   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.551662    1.616322   library hold time
                                              1.616322   data required time
---------------------------------------------------------------------------------------------
                                              1.616322   data required time
                                             -1.985109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368788   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.391828    0.053889    1.985811 v i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              1.985811   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.552146    1.616805   library hold time
                                              1.616805   data required time
---------------------------------------------------------------------------------------------
                                              1.616805   data required time
                                             -1.985811   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369006   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.392027    0.054274    1.986196 v i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              1.986196   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.552120    1.616780   library hold time
                                              1.616780   data required time
---------------------------------------------------------------------------------------------
                                              1.616780   data required time
                                             -1.986196   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369417   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002617    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000065    0.000033    1.000033 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007150    0.075633    0.560874    1.560907 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075633    0.000209    1.561115 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.324899    0.359451    1.920567 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.353148    0.074594    1.995160 v i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              1.995160   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.561654    1.625560   library hold time
                                              1.625560   data required time
---------------------------------------------------------------------------------------------
                                              1.625560   data required time
                                             -1.995160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369600   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.392127    0.054466    1.986388 v i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              1.986388   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.552108    1.616767   library hold time
                                              1.616767   data required time
---------------------------------------------------------------------------------------------
                                              1.616767   data required time
                                             -1.986388   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369621   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002651    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000065    0.000032    1.000032 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007567    0.077992    0.563514    1.563546 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077992    0.000228    1.563774 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.297492    0.256281    1.820055 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.403317    0.130956    1.951011 v i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              1.951011   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.553917    1.581197   library hold time
                                              1.581197   data required time
---------------------------------------------------------------------------------------------
                                              1.581197   data required time
                                             -1.951011   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369814   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002742    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000072    0.000036    1.000036 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007135    0.075546    0.560780    1.560816 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075546    0.000207    1.561023 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.333848    0.359126    1.920149 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.343386    0.044832    1.964981 v i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              1.964981   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.563285    1.595068   library hold time
                                              1.595068   data required time
---------------------------------------------------------------------------------------------
                                              1.595068   data required time
                                             -1.964981   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369913   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.396316    0.061736    1.986243 v i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              1.986243   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.551576    1.616235   library hold time
                                              1.616235   data required time
---------------------------------------------------------------------------------------------
                                              1.616235   data required time
                                             -1.986243   data arrival time
---------------------------------------------------------------------------------------------
                                              0.370008   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.396793    0.062518    1.987025 v i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              1.987025   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.551515    1.616174   library hold time
                                              1.616174   data required time
---------------------------------------------------------------------------------------------
                                              1.616174   data required time
                                             -1.987025   data arrival time
---------------------------------------------------------------------------------------------
                                              0.370851   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002242    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000052    0.000026    1.000026 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007721    0.078881    0.564474    1.564500 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078881    0.000247    1.564747 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.329605    0.346288    1.911035 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.342383    0.051074    1.962109 v i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              1.962109   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.563453    1.590733   library hold time
                                              1.590733   data required time
---------------------------------------------------------------------------------------------
                                              1.590733   data required time
                                             -1.962109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371376   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.397096    0.063010    1.987517 v i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              1.987517   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.551477    1.616136   library hold time
                                              1.616136   data required time
---------------------------------------------------------------------------------------------
                                              1.616136   data required time
                                             -1.987517   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371381   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002742    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000072    0.000036    1.000036 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007135    0.075546    0.560780    1.560816 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075546    0.000207    1.561023 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.333848    0.359126    1.920149 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.342179    0.042111    1.962260 v i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              1.962260   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.563485    1.590765   library hold time
                                              1.590765   data required time
---------------------------------------------------------------------------------------------
                                              1.590765   data required time
                                             -1.962260   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371495   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.397359    0.063433    1.987940 v i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              1.987940   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.551443    1.616103   library hold time
                                              1.616103   data required time
---------------------------------------------------------------------------------------------
                                              1.616103   data required time
                                             -1.987940   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371838   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.397439    0.063561    1.988068 v i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              1.988068   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.551433    1.616092   library hold time
                                              1.616092   data required time
---------------------------------------------------------------------------------------------
                                              1.616092   data required time
                                             -1.988068   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371976   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388736    0.047442    1.979364 v i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              1.979364   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.552585    1.607117   library hold time
                                              1.607117   data required time
---------------------------------------------------------------------------------------------
                                              1.607117   data required time
                                             -1.979364   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372246   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002617    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000065    0.000033    1.000033 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007150    0.075633    0.560874    1.560907 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075633    0.000209    1.561115 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.324899    0.359451    1.920567 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.352012    0.073067    1.993633 v i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              1.993633   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.561850    1.620849   library hold time
                                              1.620849   data required time
---------------------------------------------------------------------------------------------
                                              1.620849   data required time
                                             -1.993633   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372784   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.392527    0.055091    1.979598 v i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              1.979598   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.552104    1.606636   library hold time
                                              1.606636   data required time
---------------------------------------------------------------------------------------------
                                              1.606636   data required time
                                             -1.979598   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372963   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002651    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000065    0.000032    1.000032 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007567    0.077992    0.563514    1.563546 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077992    0.000228    1.563774 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.297492    0.256281    1.820055 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.411870    0.137650    1.957705 v i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              1.957705   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.552567    1.584350   library hold time
                                              1.584350   data required time
---------------------------------------------------------------------------------------------
                                              1.584350   data required time
                                             -1.957705   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373355   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000078    0.000039    1.000039 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007135    0.075546    0.560783    1.560822 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075546    0.000207    1.561029 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.310405    0.331556    1.892585 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.388894    0.119084    2.011669 v i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              2.011669   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.555702    1.638198   library hold time
                                              1.638198   data required time
---------------------------------------------------------------------------------------------
                                              1.638198   data required time
                                             -2.011669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373471   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002254    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000051    0.000026    1.000026 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007782    0.079229    0.564856    1.564882 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.079229    0.000249    1.565131 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.285886    0.319223    1.884354 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.364876    0.114160    1.998514 v i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              1.998514   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.559819    1.623725   library hold time
                                              1.623725   data required time
---------------------------------------------------------------------------------------------
                                              1.623725   data required time
                                             -1.998514   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374790   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.390276    0.050772    1.982694 v i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              1.982694   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.552390    1.606922   library hold time
                                              1.606922   data required time
---------------------------------------------------------------------------------------------
                                              1.606922   data required time
                                             -1.982694   data arrival time
---------------------------------------------------------------------------------------------
                                              0.375772   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002843    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000068    0.000034    1.000034 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007512    0.077684    0.563163    1.563197 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.077684    0.000232    1.563429 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.296253    0.323081    1.886510 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.389536    0.127527    2.014037 v i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              2.014037   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.555602    1.638098   library hold time
                                              1.638098   data required time
---------------------------------------------------------------------------------------------
                                              1.638098   data required time
                                             -2.014037   data arrival time
---------------------------------------------------------------------------------------------
                                              0.375939   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002254    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000051    0.000026    1.000026 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007782    0.079229    0.564856    1.564882 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.079229    0.000249    1.565131 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.285886    0.319223    1.884354 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.363268    0.112746    1.997101 v i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              1.997101   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.560089    1.619087   library hold time
                                              1.619087   data required time
---------------------------------------------------------------------------------------------
                                              1.619087   data required time
                                             -1.997101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378013   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000078    0.000039    1.000039 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007135    0.075546    0.560783    1.560822 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075546    0.000207    1.561029 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.310405    0.331556    1.892585 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.386127    0.116573    2.009158 v i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              2.009158   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.556178    1.630803   library hold time
                                              1.630803   data required time
---------------------------------------------------------------------------------------------
                                              1.630803   data required time
                                             -2.009158   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378355   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.395392    0.060191    1.984699 v i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              1.984699   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.551740    1.606272   library hold time
                                              1.606272   data required time
---------------------------------------------------------------------------------------------
                                              1.606272   data required time
                                             -1.984699   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378427   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.391823    0.053879    1.985801 v i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              1.985801   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.552193    1.606725   library hold time
                                              1.606725   data required time
---------------------------------------------------------------------------------------------
                                              1.606725   data required time
                                             -1.985801   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379076   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002843    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000068    0.000034    1.000034 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007512    0.077684    0.563163    1.563197 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.077684    0.000232    1.563429 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.296253    0.323081    1.886510 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.387283    0.125605    2.012115 v i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              2.012115   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.555997    1.630622   library hold time
                                              1.630622   data required time
---------------------------------------------------------------------------------------------
                                              1.630622   data required time
                                             -2.012115   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381493   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.397243    0.063247    1.987754 v i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              1.987754   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.551505    1.606037   library hold time
                                              1.606037   data required time
---------------------------------------------------------------------------------------------
                                              1.606037   data required time
                                             -1.987754   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381717   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.393359    0.056776    1.988698 v i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              1.988698   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.551998    1.606530   library hold time
                                              1.606530   data required time
---------------------------------------------------------------------------------------------
                                              1.606530   data required time
                                             -1.988698   data arrival time
---------------------------------------------------------------------------------------------
                                              0.382168   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.394863    0.059465    1.991387 v i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              1.991387   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.551807    1.606339   library hold time
                                              1.606339   data required time
---------------------------------------------------------------------------------------------
                                              1.606339   data required time
                                             -1.991387   data arrival time
---------------------------------------------------------------------------------------------
                                              0.385048   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.399404    0.066624    1.991132 v i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              1.991132   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.551231    1.605762   library hold time
                                              1.605762   data required time
---------------------------------------------------------------------------------------------
                                              1.605762   data required time
                                             -1.991132   data arrival time
---------------------------------------------------------------------------------------------
                                              0.385369   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002525    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000061    0.000031    1.000031 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007565    0.077980    0.563492    1.563522 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077980    0.000231    1.563753 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.327974    0.356726    1.920480 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.368771    0.089250    2.009730 v i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              2.009730   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.559209    1.623115   library hold time
                                              1.623115   data required time
---------------------------------------------------------------------------------------------
                                              1.623115   data required time
                                             -2.009730   data arrival time
---------------------------------------------------------------------------------------------
                                              0.386615   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002443    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000058    0.000029    1.000029 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007122    0.075475    0.560693    1.560722 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075475    0.000207    1.560930 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.299382    0.311001    1.871930 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.398906    0.133189    2.005119 v i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              2.005119   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.554493    1.618399   library hold time
                                              1.618399   data required time
---------------------------------------------------------------------------------------------
                                              1.618399   data required time
                                             -2.005119   data arrival time
---------------------------------------------------------------------------------------------
                                              0.386720   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002443    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000058    0.000029    1.000029 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007122    0.075475    0.560693    1.560722 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075475    0.000207    1.560930 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.299382    0.311001    1.871930 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.417791    0.148889    2.020820 v i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              2.020820   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.551180    1.633676   library hold time
                                              1.633676   data required time
---------------------------------------------------------------------------------------------
                                              1.633676   data required time
                                             -2.020820   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387144   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002843    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000068    0.000034    1.000034 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007512    0.077684    0.563163    1.563197 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.077684    0.000232    1.563429 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.296253    0.323081    1.886510 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.382948    0.121878    2.008388 v i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              2.008388   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.556990    1.620897   library hold time
                                              1.620897   data required time
---------------------------------------------------------------------------------------------
                                              1.620897   data required time
                                             -2.008388   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387492   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.396319    0.061949    1.993871 v i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              1.993871   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.551622    1.606154   library hold time
                                              1.606154   data required time
---------------------------------------------------------------------------------------------
                                              1.606154   data required time
                                             -1.993871   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387717   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002433    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000058    0.000029    1.000029 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007124    0.075488    0.560708    1.560737 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075488    0.000207    1.560944 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.300504    0.311083    1.872028 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.420476    0.149229    2.021256 v i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              2.021256   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.550760    1.633256   library hold time
                                              1.633256   data required time
---------------------------------------------------------------------------------------------
                                              1.633256   data required time
                                             -2.021256   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388000   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.401164    0.069250    1.993757 v i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              1.993757   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.551007    1.605539   library hold time
                                              1.605539   data required time
---------------------------------------------------------------------------------------------
                                              1.605539   data required time
                                             -1.993757   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388219   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002525    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000061    0.000031    1.000031 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007565    0.077980    0.563492    1.563522 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077980    0.000231    1.563753 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.327974    0.356726    1.920480 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.366962    0.087180    2.007660 v i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              2.007660   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.559511    1.618509   library hold time
                                              1.618509   data required time
---------------------------------------------------------------------------------------------
                                              1.618509   data required time
                                             -2.007660   data arrival time
---------------------------------------------------------------------------------------------
                                              0.389151   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.397801    0.064376    1.996298 v i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              1.996298   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.551434    1.605966   library hold time
                                              1.605966   data required time
---------------------------------------------------------------------------------------------
                                              1.605966   data required time
                                             -1.996298   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390332   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002465    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000058    0.000029    1.000029 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007142    0.075584    0.560818    1.560847 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075584    0.000207    1.561054 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.306470    0.313228    1.874282 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.404011    0.133739    2.008021 v i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              2.008021   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.553694    1.617600   library hold time
                                              1.617600   data required time
---------------------------------------------------------------------------------------------
                                              1.617600   data required time
                                             -2.008021   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390421   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.402620    0.071349    1.995856 v i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              1.995856   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.550822    1.605354   library hold time
                                              1.605354   data required time
---------------------------------------------------------------------------------------------
                                              1.605354   data required time
                                             -1.995856   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390502   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002465    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000058    0.000029    1.000029 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007142    0.075584    0.560818    1.560847 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075584    0.000207    1.561054 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.306470    0.313228    1.874282 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.422590    0.149312    2.023594 v i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              2.023594   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.550429    1.632925   library hold time
                                              1.632925   data required time
---------------------------------------------------------------------------------------------
                                              1.632925   data required time
                                             -2.023594   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390669   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002843    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000068    0.000034    1.000034 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007512    0.077684    0.563163    1.563197 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.077684    0.000232    1.563429 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.296253    0.323081    1.886510 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.381796    0.120882    2.007392 v i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              2.007392   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.557189    1.616188   library hold time
                                              1.616188   data required time
---------------------------------------------------------------------------------------------
                                              1.616188   data required time
                                             -2.007392   data arrival time
---------------------------------------------------------------------------------------------
                                              0.391205   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.399211    0.066602    1.998524 v i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              1.998524   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.551255    1.605787   library hold time
                                              1.605787   data required time
---------------------------------------------------------------------------------------------
                                              1.605787   data required time
                                             -1.998524   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392737   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002443    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000058    0.000029    1.000029 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007122    0.075475    0.560693    1.560722 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075475    0.000207    1.560930 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.299382    0.311001    1.871930 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.415515    0.147026    2.018956 v i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              2.018956   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.551579    1.626204   library hold time
                                              1.626204   data required time
---------------------------------------------------------------------------------------------
                                              1.626204   data required time
                                             -2.018956   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392752   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.404422    0.073864    1.998371 v i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              1.998371   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.550593    1.605125   library hold time
                                              1.605125   data required time
---------------------------------------------------------------------------------------------
                                              1.605125   data required time
                                             -1.998371   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393246   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002433    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000058    0.000029    1.000029 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007124    0.075488    0.560708    1.560737 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075488    0.000207    1.560944 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.300504    0.311083    1.872028 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.418170    0.147357    2.019384 v i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              2.019384   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.551163    1.625788   library hold time
                                              1.625788   data required time
---------------------------------------------------------------------------------------------
                                              1.625788   data required time
                                             -2.019384   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393597   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000058    0.000029    1.000029 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007122    0.075475    0.560693    1.560722 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075475    0.000207    1.560930 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.315593    0.323677    1.884607 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.424150    0.144289    2.028896 v i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              2.028896   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.550185    1.632681   library hold time
                                              1.632681   data required time
---------------------------------------------------------------------------------------------
                                              1.632681   data required time
                                             -2.028896   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396216   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002465    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000058    0.000029    1.000029 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007142    0.075584    0.560818    1.560847 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075584    0.000207    1.561054 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.306470    0.313228    1.874282 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.420328    0.147444    2.021726 v i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              2.021726   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.550826    1.625450   library hold time
                                              1.625450   data required time
---------------------------------------------------------------------------------------------
                                              1.625450   data required time
                                             -2.021726   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396275   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.406501    0.076665    2.001172 v i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              2.001172   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.550329    1.604861   library hold time
                                              1.604861   data required time
---------------------------------------------------------------------------------------------
                                              1.604861   data required time
                                             -2.001172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396311   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000078    0.000039    1.000039 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007135    0.075546    0.560783    1.560822 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075546    0.000207    1.561029 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.310405    0.331556    1.892585 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.394333    0.123965    2.016550 v i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              2.016550   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.555209    1.619115   library hold time
                                              1.619115   data required time
---------------------------------------------------------------------------------------------
                                              1.619115   data required time
                                             -2.016550   data arrival time
---------------------------------------------------------------------------------------------
                                              0.397435   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002586    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000065    0.000033    1.000033 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.075905    0.000210    1.561422 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.276231    0.232534    1.793956 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.492602    0.208085    2.002041 v i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              2.002041   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.539566    1.604225   library hold time
                                              1.604225   data required time
---------------------------------------------------------------------------------------------
                                              1.604225   data required time
                                             -2.002041   data arrival time
---------------------------------------------------------------------------------------------
                                              0.397816   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001894    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000039    0.000020    1.000020 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007305    0.076507    0.561845    1.561865 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076507    0.000217    1.562082 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.320492    0.329635    1.891717 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.421496    0.139452    2.031169 v i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              2.031169   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.550600    1.633096   library hold time
                                              1.633096   data required time
---------------------------------------------------------------------------------------------
                                              1.633096   data required time
                                             -2.031169   data arrival time
---------------------------------------------------------------------------------------------
                                              0.398073   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002586    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000065    0.000033    1.000033 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.075905    0.000210    1.561422 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.276231    0.232534    1.793956 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.514764    0.223330    2.017286 v i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              2.017286   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.536683    1.619179   library hold time
                                              1.619179   data required time
---------------------------------------------------------------------------------------------
                                              1.619179   data required time
                                             -2.017286   data arrival time
---------------------------------------------------------------------------------------------
                                              0.398107   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002586    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000065    0.000033    1.000033 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.075905    0.000210    1.561422 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.276231    0.232534    1.793956 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.494079    0.209105    2.003061 v i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              2.003061   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.539598    1.603505   library hold time
                                              1.603505   data required time
---------------------------------------------------------------------------------------------
                                              1.603505   data required time
                                             -2.003061   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399556   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001896    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000039    0.000020    1.000020 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007300    0.076475    0.561809    1.561829 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076475    0.000217    1.562046 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.309824    0.316720    1.878766 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.430323    0.152902    2.031668 v i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              2.031668   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.549219    1.631715   library hold time
                                              1.631715   data required time
---------------------------------------------------------------------------------------------
                                              1.631715   data required time
                                             -2.031668   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399953   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000078    0.000039    1.000039 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007135    0.075546    0.560783    1.560822 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075546    0.000207    1.561029 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.310405    0.331556    1.892585 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.392216    0.122073    2.014658 v i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              2.014658   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.555559    1.614557   library hold time
                                              1.614557   data required time
---------------------------------------------------------------------------------------------
                                              1.614557   data required time
                                             -2.014658   data arrival time
---------------------------------------------------------------------------------------------
                                              0.400101   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000048    0.000024    1.000024 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006965    0.074572    0.559735    1.559759 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.074572    0.000133    1.559891 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.305343    0.308184    1.868075 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.423027    0.147025    2.015100 v i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              2.015100   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.550718    1.614624   library hold time
                                              1.614624   data required time
---------------------------------------------------------------------------------------------
                                              1.614624   data required time
                                             -2.015100   data arrival time
---------------------------------------------------------------------------------------------
                                              0.400476   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002433    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000058    0.000029    1.000029 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007124    0.075488    0.560708    1.560737 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075488    0.000207    1.560944 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.300504    0.311083    1.872028 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.414741    0.144562    2.016590 v i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              2.016590   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.552015    1.615921   library hold time
                                              1.615921   data required time
---------------------------------------------------------------------------------------------
                                              1.615921   data required time
                                             -2.016590   data arrival time
---------------------------------------------------------------------------------------------
                                              0.400669   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001896    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000039    0.000020    1.000020 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007300    0.076475    0.561809    1.561829 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076475    0.000217    1.562046 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.309824    0.316720    1.878766 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.412746    0.138227    2.016992 v i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              2.016992   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.552327    1.616233   library hold time
                                              1.616233   data required time
---------------------------------------------------------------------------------------------
                                              1.616233   data required time
                                             -2.016992   data arrival time
---------------------------------------------------------------------------------------------
                                              0.400759   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002433    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000058    0.000029    1.000029 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007124    0.075488    0.560708    1.560737 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075488    0.000207    1.560944 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.300504    0.311083    1.872028 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.410484    0.141070    2.013097 v i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              2.013097   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.552700    1.611698   library hold time
                                              1.611698   data required time
---------------------------------------------------------------------------------------------
                                              1.611698   data required time
                                             -2.013097   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401399   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000058    0.000029    1.000029 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007122    0.075475    0.560693    1.560722 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075475    0.000207    1.560930 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.315593    0.323677    1.884607 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.421909    0.142401    2.027008 v i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              2.027008   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.550578    1.625203   library hold time
                                              1.625203   data required time
---------------------------------------------------------------------------------------------
                                              1.625203   data required time
                                             -2.027008   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401805   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002443    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000058    0.000029    1.000029 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007122    0.075475    0.560693    1.560722 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075475    0.000207    1.560930 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.299382    0.311001    1.871930 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.409959    0.142409    2.014339 v i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              2.014339   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.552782    1.611780   library hold time
                                              1.611780   data required time
---------------------------------------------------------------------------------------------
                                              1.611780   data required time
                                             -2.014339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.402559   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001894    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000039    0.000020    1.000020 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007305    0.076507    0.561845    1.561865 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076507    0.000217    1.562082 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.320492    0.329635    1.891717 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.419342    0.137599    2.029316 v i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              2.029316   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.550980    1.625605   library hold time
                                              1.625605   data required time
---------------------------------------------------------------------------------------------
                                              1.625605   data required time
                                             -2.029316   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403712   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002586    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000065    0.000033    1.000033 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.075905    0.000210    1.561422 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.276231    0.232534    1.793956 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.511999    0.221434    2.015390 v i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              2.015390   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.537031    1.611656   library hold time
                                              1.611656   data required time
---------------------------------------------------------------------------------------------
                                              1.611656   data required time
                                             -2.015390   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403734   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002183    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000049    0.000024    1.000024 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007006    0.074798    0.559992    1.560017 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.074798    0.000134    1.560151 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.327717    0.332707    1.892857 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.432730    0.142510    2.035367 v i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              2.035367   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.548842    1.631338   library hold time
                                              1.631338   data required time
---------------------------------------------------------------------------------------------
                                              1.631338   data required time
                                             -2.035367   data arrival time
---------------------------------------------------------------------------------------------
                                              0.404029   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000048    0.000024    1.000024 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006965    0.074572    0.559735    1.559759 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.074572    0.000133    1.559891 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.305343    0.308184    1.868075 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.446612    0.165827    2.033902 v i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              2.033902   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.546669    1.629166   library hold time
                                              1.629166   data required time
---------------------------------------------------------------------------------------------
                                              1.629166   data required time
                                             -2.033902   data arrival time
---------------------------------------------------------------------------------------------
                                              0.404737   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002586    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000065    0.000033    1.000033 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.075905    0.000210    1.561422 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.276231    0.232534    1.793956 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.489760    0.206120    2.000076 v i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              2.000076   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.540057    1.594589   library hold time
                                              1.594589   data required time
---------------------------------------------------------------------------------------------
                                              1.594589   data required time
                                             -2.000076   data arrival time
---------------------------------------------------------------------------------------------
                                              0.405486   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001896    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000039    0.000020    1.000020 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007300    0.076475    0.561809    1.561829 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076475    0.000217    1.562046 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.309824    0.316720    1.878766 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.428054    0.151039    2.029805 v i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              2.029805   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.549617    1.624241   library hold time
                                              1.624241   data required time
---------------------------------------------------------------------------------------------
                                              1.624241   data required time
                                             -2.029805   data arrival time
---------------------------------------------------------------------------------------------
                                              0.405564   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002465    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000058    0.000029    1.000029 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007142    0.075584    0.560818    1.560847 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075584    0.000207    1.561054 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.306470    0.313228    1.874282 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.414723    0.142773    2.017056 v i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              2.017056   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.552036    1.611035   library hold time
                                              1.611035   data required time
---------------------------------------------------------------------------------------------
                                              1.611035   data required time
                                             -2.017056   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406021   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002436    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000058    0.000029    1.000029 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007439    0.077269    0.562698    1.562727 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.077269    0.000227    1.562954 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.320510    0.325253    1.888207 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.433641    0.149264    2.037471 v i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              2.037471   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.548699    1.631195   library hold time
                                              1.631195   data required time
---------------------------------------------------------------------------------------------
                                              1.631195   data required time
                                             -2.037471   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406275   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002586    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000065    0.000033    1.000033 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.075905    0.000210    1.561422 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.276231    0.232534    1.793956 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.464987    0.188838    1.982794 v i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              1.982794   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.544255    1.576038   library hold time
                                              1.576038   data required time
---------------------------------------------------------------------------------------------
                                              1.576038   data required time
                                             -1.982794   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406756   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000058    0.000029    1.000029 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007122    0.075475    0.560693    1.560722 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075475    0.000207    1.560930 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.315593    0.323677    1.884607 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.418531    0.139541    2.024148 v i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              2.024148   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.551422    1.615328   library hold time
                                              1.615328   data required time
---------------------------------------------------------------------------------------------
                                              1.615328   data required time
                                             -2.024148   data arrival time
---------------------------------------------------------------------------------------------
                                              0.408820   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002183    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000049    0.000024    1.000024 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007006    0.074798    0.559992    1.560017 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.074798    0.000134    1.560151 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.327717    0.332707    1.892857 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.429758    0.139981    2.032838 v i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              2.032838   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.549350    1.623975   library hold time
                                              1.623975   data required time
---------------------------------------------------------------------------------------------
                                              1.623975   data required time
                                             -2.032838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.408863   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002444    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000058    0.000029    1.000029 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007122    0.075475    0.560693    1.560722 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075475    0.000207    1.560930 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.315593    0.323677    1.884607 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.414335    0.135962    2.020569 v i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              2.020569   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.552097    1.611096   library hold time
                                              1.611096   data required time
---------------------------------------------------------------------------------------------
                                              1.611096   data required time
                                             -2.020569   data arrival time
---------------------------------------------------------------------------------------------
                                              0.409473   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000048    0.000024    1.000024 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006965    0.074572    0.559735    1.559759 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.074572    0.000133    1.559891 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.305343    0.308184    1.868075 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.443814    0.163629    2.031704 v i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              2.031704   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.547150    1.621775   library hold time
                                              1.621775   data required time
---------------------------------------------------------------------------------------------
                                              1.621775   data required time
                                             -2.031704   data arrival time
---------------------------------------------------------------------------------------------
                                              0.409929   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001894    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000039    0.000020    1.000020 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007305    0.076507    0.561845    1.561865 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076507    0.000217    1.562082 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.320492    0.329635    1.891717 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.416076    0.134772    2.026489 v i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              2.026489   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.551806    1.615712   library hold time
                                              1.615712   data required time
---------------------------------------------------------------------------------------------
                                              1.615712   data required time
                                             -2.026489   data arrival time
---------------------------------------------------------------------------------------------
                                              0.410777   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002436    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000058    0.000029    1.000029 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007439    0.077269    0.562698    1.562727 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.077269    0.000227    1.562954 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.320510    0.325253    1.888207 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.431502    0.147384    2.035591 v i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              2.035591   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.549077    1.623702   library hold time
                                              1.623702   data required time
---------------------------------------------------------------------------------------------
                                              1.623702   data required time
                                             -2.035591   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411890   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001894    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000039    0.000020    1.000020 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007305    0.076507    0.561845    1.561865 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076507    0.000217    1.562082 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.320492    0.329635    1.891717 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.413177    0.132248    2.023965 v i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              2.023965   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.552278    1.611277   library hold time
                                              1.611277   data required time
---------------------------------------------------------------------------------------------
                                              1.611277   data required time
                                             -2.023965   data arrival time
---------------------------------------------------------------------------------------------
                                              0.412688   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002586    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000065    0.000033    1.000033 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.075905    0.000210    1.561422 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.276231    0.232534    1.793956 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.505085    0.216687    2.010643 v i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              2.010643   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.538129    1.597127   library hold time
                                              1.597127   data required time
---------------------------------------------------------------------------------------------
                                              1.597127   data required time
                                             -2.010643   data arrival time
---------------------------------------------------------------------------------------------
                                              0.413516   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001896    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000039    0.000020    1.000020 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007300    0.076475    0.561809    1.561829 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076475    0.000217    1.562046 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.309824    0.316720    1.878766 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.422417    0.146369    2.025135 v i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              2.025135   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.550832    1.609830   library hold time
                                              1.609830   data required time
---------------------------------------------------------------------------------------------
                                              1.609830   data required time
                                             -2.025135   data arrival time
---------------------------------------------------------------------------------------------
                                              0.415304   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000078    0.000039    1.000039 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007657    0.078505    0.564083    1.564121 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.078505    0.000233    1.564355 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.320257    0.323163    1.887518 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.427950    0.144100    2.031618 v i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              2.031618   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.549948    1.613854   library hold time
                                              1.613854   data required time
---------------------------------------------------------------------------------------------
                                              1.613854   data required time
                                             -2.031618   data arrival time
---------------------------------------------------------------------------------------------
                                              0.417764   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000078    0.000039    1.000039 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007657    0.078505    0.564083    1.564121 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.078505    0.000233    1.564355 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.320257    0.323163    1.887518 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.446658    0.159683    2.047201 v i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              2.047201   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.546662    1.629158   library hold time
                                              1.629158   data required time
---------------------------------------------------------------------------------------------
                                              1.629158   data required time
                                             -2.047201   data arrival time
---------------------------------------------------------------------------------------------
                                              0.418043   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000048    0.000024    1.000024 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006965    0.074572    0.559735    1.559759 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.074572    0.000133    1.559891 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.305343    0.308184    1.868075 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.436613    0.157932    2.026007 v i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              2.026007   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.548611    1.607609   library hold time
                                              1.607609   data required time
---------------------------------------------------------------------------------------------
                                              1.607609   data required time
                                             -2.026007   data arrival time
---------------------------------------------------------------------------------------------
                                              0.418398   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002436    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000058    0.000029    1.000029 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007439    0.077269    0.562698    1.562727 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.077269    0.000227    1.562954 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.320510    0.325253    1.888207 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.428146    0.144583    2.032790 v i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              2.032790   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.549917    1.613823   library hold time
                                              1.613823   data required time
---------------------------------------------------------------------------------------------
                                              1.613823   data required time
                                             -2.032790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.418968   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002436    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000058    0.000029    1.000029 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007439    0.077269    0.562698    1.562727 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.077269    0.000227    1.562954 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.320510    0.325253    1.888207 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.424018    0.141091    2.029298 v i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              2.029298   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.550582    1.609580   library hold time
                                              1.609580   data required time
---------------------------------------------------------------------------------------------
                                              1.609580   data required time
                                             -2.029298   data arrival time
---------------------------------------------------------------------------------------------
                                              0.419718   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002419    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000058    0.000029    1.000029 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007127    0.075501    0.560723    1.560752 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075501    0.000207    1.560959 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.332662    0.326315    1.887274 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.439773    0.146036    2.033309 v i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              2.033309   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.548097    1.612003   library hold time
                                              1.612003   data required time
---------------------------------------------------------------------------------------------
                                              1.612003   data required time
                                             -2.033309   data arrival time
---------------------------------------------------------------------------------------------
                                              0.421306   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002419    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000058    0.000029    1.000029 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007127    0.075501    0.560723    1.560752 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075501    0.000207    1.560959 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.332662    0.326315    1.887274 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.459282    0.162433    2.049707 v i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              2.049707   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.544687    1.627183   library hold time
                                              1.627183   data required time
---------------------------------------------------------------------------------------------
                                              1.627183   data required time
                                             -2.049707   data arrival time
---------------------------------------------------------------------------------------------
                                              0.422524   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002208    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000052    0.000026    1.000026 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007563    0.077974    0.563478    1.563504 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077974    0.000238    1.563742 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.274833    0.228044    1.791786 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.532488    0.230456    2.022242 v i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              2.022242   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.534819    1.599478   library hold time
                                              1.599478   data required time
---------------------------------------------------------------------------------------------
                                              1.599478   data required time
                                             -2.022242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.422764   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000078    0.000039    1.000039 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007657    0.078505    0.564083    1.564121 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.078505    0.000233    1.564355 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.320257    0.323163    1.887518 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.444387    0.157825    2.045343 v i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              2.045343   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.547061    1.621685   library hold time
                                              1.621685   data required time
---------------------------------------------------------------------------------------------
                                              1.621685   data required time
                                             -2.045343   data arrival time
---------------------------------------------------------------------------------------------
                                              0.423658   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002208    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000052    0.000026    1.000026 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007563    0.077974    0.563478    1.563504 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077974    0.000238    1.563742 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.274833    0.228044    1.791786 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.535570    0.232536    2.024321 v i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              2.024321   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.534742    1.598649   library hold time
                                              1.598649   data required time
---------------------------------------------------------------------------------------------
                                              1.598649   data required time
                                             -2.024321   data arrival time
---------------------------------------------------------------------------------------------
                                              0.425673   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002586    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000065    0.000033    1.000033 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.075905    0.000210    1.561422 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.276231    0.232534    1.793956 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.482443    0.201046    1.995002 v i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              1.995002   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.541533    1.568814   library hold time
                                              1.568814   data required time
---------------------------------------------------------------------------------------------
                                              1.568814   data required time
                                             -1.995002   data arrival time
---------------------------------------------------------------------------------------------
                                              0.426189   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002183    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000049    0.000024    1.000024 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007006    0.074798    0.559992    1.560017 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.074798    0.000134    1.560151 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.327717    0.332707    1.892857 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.438412    0.147307    2.040164 v i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              2.040164   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.548310    1.612216   library hold time
                                              1.612216   data required time
---------------------------------------------------------------------------------------------
                                              1.612216   data required time
                                             -2.040164   data arrival time
---------------------------------------------------------------------------------------------
                                              0.427947   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002419    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000058    0.000029    1.000029 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007127    0.075501    0.560723    1.560752 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075501    0.000207    1.560959 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.332662    0.326315    1.887274 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.456904    0.160471    2.047745 v i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              2.047745   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.545102    1.619726   library hold time
                                              1.619726   data required time
---------------------------------------------------------------------------------------------
                                              1.619726   data required time
                                             -2.047745   data arrival time
---------------------------------------------------------------------------------------------
                                              0.428019   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002183    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000049    0.000024    1.000024 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007006    0.074798    0.559992    1.560017 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.074798    0.000134    1.560151 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.327717    0.332707    1.892857 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.435463    0.144823    2.037680 v i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              2.037680   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.548791    1.607789   library hold time
                                              1.607789   data required time
---------------------------------------------------------------------------------------------
                                              1.607789   data required time
                                             -2.037680   data arrival time
---------------------------------------------------------------------------------------------
                                              0.429891   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002208    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000052    0.000026    1.000026 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007563    0.077974    0.563478    1.563504 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077974    0.000238    1.563742 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.274833    0.228044    1.791786 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.529619    0.228519    2.020305 v i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              2.020305   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.535183    1.589714   library hold time
                                              1.589714   data required time
---------------------------------------------------------------------------------------------
                                              1.589714   data required time
                                             -2.020305   data arrival time
---------------------------------------------------------------------------------------------
                                              0.430591   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002208    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000052    0.000026    1.000026 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007563    0.077974    0.563478    1.563504 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077974    0.000238    1.563742 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.274833    0.228044    1.791786 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.501908    0.209735    2.001521 v i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              2.001521   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.538564    1.570347   library hold time
                                              1.570347   data required time
---------------------------------------------------------------------------------------------
                                              1.570347   data required time
                                             -2.001521   data arrival time
---------------------------------------------------------------------------------------------
                                              0.431173   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122542    0.005987    1.534458 v _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              1.534458   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.696367    0.109848    0.810192 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.250000    1.060192   clock uncertainty
                                  0.000000    1.060192   clock reconvergence pessimism
                                  0.042266    1.102458   library hold time
                                              1.102458   data required time
---------------------------------------------------------------------------------------------
                                              1.102458   data required time
                                             -1.534458   data arrival time
---------------------------------------------------------------------------------------------
                                              0.432000   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002974    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000078    0.000039    1.000039 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007657    0.078505    0.564083    1.564121 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.078505    0.000233    1.564355 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.320257    0.323163    1.887518 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.438724    0.153153    2.040671 v i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              2.040671   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.548280    1.607279   library hold time
                                              1.607279   data required time
---------------------------------------------------------------------------------------------
                                              1.607279   data required time
                                             -2.040671   data arrival time
---------------------------------------------------------------------------------------------
                                              0.433393   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002624    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000066    0.000033    1.000033 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.075905    0.000210    1.561423 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.280802    0.248374    1.809797 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.546415    0.241225    2.051022 v i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              2.051022   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.533186    1.615682   library hold time
                                              1.615682   data required time
---------------------------------------------------------------------------------------------
                                              1.615682   data required time
                                             -2.051022   data arrival time
---------------------------------------------------------------------------------------------
                                              0.435340   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.447182    0.123349    2.055271 v i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              2.055271   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.545065    1.619690   library hold time
                                              1.619690   data required time
---------------------------------------------------------------------------------------------
                                              1.619690   data required time
                                             -2.055271   data arrival time
---------------------------------------------------------------------------------------------
                                              0.435582   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.448457    0.124647    2.056569 v i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              2.056569   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.544903    1.619528   library hold time
                                              1.619528   data required time
---------------------------------------------------------------------------------------------
                                              1.619528   data required time
                                             -2.056569   data arrival time
---------------------------------------------------------------------------------------------
                                              0.437041   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002419    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000058    0.000029    1.000029 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007127    0.075501    0.560723    1.560752 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075501    0.000207    1.560959 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.332662    0.326315    1.887274 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.450924    0.155491    2.042765 v i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              2.042765   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.546371    1.605369   library hold time
                                              1.605369   data required time
---------------------------------------------------------------------------------------------
                                              1.605369   data required time
                                             -2.042765   data arrival time
---------------------------------------------------------------------------------------------
                                              0.437396   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.449349    0.125551    2.057473 v i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              2.057473   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.544790    1.619414   library hold time
                                              1.619414   data required time
---------------------------------------------------------------------------------------------
                                              1.619414   data required time
                                             -2.057473   data arrival time
---------------------------------------------------------------------------------------------
                                              0.438059   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.450017    0.126227    2.058149 v i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              2.058149   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.544705    1.619329   library hold time
                                              1.619329   data required time
---------------------------------------------------------------------------------------------
                                              1.619329   data required time
                                             -2.058149   data arrival time
---------------------------------------------------------------------------------------------
                                              0.438819   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002208    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000052    0.000026    1.000026 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007563    0.077974    0.563478    1.563504 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077974    0.000238    1.563742 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.274833    0.228044    1.791786 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.547040    0.240260    2.032046 v i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              2.032046   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.533494    1.592493   library hold time
                                              1.592493   data required time
---------------------------------------------------------------------------------------------
                                              1.592493   data required time
                                             -2.032046   data arrival time
---------------------------------------------------------------------------------------------
                                              0.439554   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.450828    0.127044    2.058966 v i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              2.058966   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.544602    1.619227   library hold time
                                              1.619227   data required time
---------------------------------------------------------------------------------------------
                                              1.619227   data required time
                                             -2.058966   data arrival time
---------------------------------------------------------------------------------------------
                                              0.439740   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.458647    0.134004    2.058511 v i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              2.058511   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.543609    1.618234   library hold time
                                              1.618234   data required time
---------------------------------------------------------------------------------------------
                                              1.618234   data required time
                                             -2.058511   data arrival time
---------------------------------------------------------------------------------------------
                                              0.440278   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.451426    0.127646    2.059568 v i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              2.059568   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.544526    1.619151   library hold time
                                              1.619151   data required time
---------------------------------------------------------------------------------------------
                                              1.619151   data required time
                                             -2.059568   data arrival time
---------------------------------------------------------------------------------------------
                                              0.440417   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.451607    0.127828    2.059750 v i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              2.059750   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.544503    1.619128   library hold time
                                              1.619128   data required time
---------------------------------------------------------------------------------------------
                                              1.619128   data required time
                                             -2.059750   data arrival time
---------------------------------------------------------------------------------------------
                                              0.440623   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002624    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000066    0.000033    1.000033 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.075905    0.000210    1.561423 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.280802    0.248374    1.809797 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.543628    0.239342    2.049139 v i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              2.049139   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.533537    1.608162   library hold time
                                              1.608162   data required time
---------------------------------------------------------------------------------------------
                                              1.608162   data required time
                                             -2.049139   data arrival time
---------------------------------------------------------------------------------------------
                                              0.440977   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.460319    0.135635    2.060143 v i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              2.060143   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.543397    1.618021   library hold time
                                              1.618021   data required time
---------------------------------------------------------------------------------------------
                                              1.618021   data required time
                                             -2.060143   data arrival time
---------------------------------------------------------------------------------------------
                                              0.442121   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.461855    0.137125    2.061632 v i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              2.061632   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.543202    1.617826   library hold time
                                              1.617826   data required time
---------------------------------------------------------------------------------------------
                                              1.617826   data required time
                                             -2.061632   data arrival time
---------------------------------------------------------------------------------------------
                                              0.443806   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.462604    0.137849    2.062356 v i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              2.062356   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.543106    1.617731   library hold time
                                              1.617731   data required time
---------------------------------------------------------------------------------------------
                                              1.617731   data required time
                                             -2.062356   data arrival time
---------------------------------------------------------------------------------------------
                                              0.444626   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.463166    0.138392    2.062899 v i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              2.062899   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.543035    1.617660   library hold time
                                              1.617660   data required time
---------------------------------------------------------------------------------------------
                                              1.617660   data required time
                                             -2.062899   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445239   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.463539    0.138752    2.063259 v i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              2.063259   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.542988    1.617612   library hold time
                                              1.617612   data required time
---------------------------------------------------------------------------------------------
                                              1.617612   data required time
                                             -2.063259   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445647   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.463750    0.138954    2.063462 v i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              2.063462   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.542961    1.617585   library hold time
                                              1.617585   data required time
---------------------------------------------------------------------------------------------
                                              1.617585   data required time
                                             -2.063462   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445876   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002624    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000066    0.000033    1.000033 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.075905    0.000210    1.561423 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.280802    0.248374    1.809797 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.539464    0.236524    2.046321 v i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              2.046321   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.534312    1.598218   library hold time
                                              1.598218   data required time
---------------------------------------------------------------------------------------------
                                              1.598218   data required time
                                             -2.046321   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448102   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002624    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000066    0.000033    1.000033 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007198    0.075905    0.561179    1.561212 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.075905    0.000210    1.561423 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.280802    0.248374    1.809797 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.535692    0.233967    2.043763 v i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              2.043763   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.534748    1.593746   library hold time
                                              1.593746   data required time
---------------------------------------------------------------------------------------------
                                              1.593746   data required time
                                             -2.043763   data arrival time
---------------------------------------------------------------------------------------------
                                              0.450017   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002208    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000052    0.000026    1.000026 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007563    0.077974    0.563478    1.563504 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077974    0.000238    1.563742 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.274833    0.228044    1.791786 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.522335    0.223596    2.015382 v i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              2.015382   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.536319    1.563599   library hold time
                                              1.563599   data required time
---------------------------------------------------------------------------------------------
                                              1.563599   data required time
                                             -2.015382   data arrival time
---------------------------------------------------------------------------------------------
                                              0.451783   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002651    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000065    0.000032    1.000032 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007567    0.077992    0.563514    1.563546 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077992    0.000228    1.563774 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.297492    0.256281    1.820055 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.561527    0.245793    2.065848 v i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              2.065848   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.531516    1.614012   library hold time
                                              1.614012   data required time
---------------------------------------------------------------------------------------------
                                              1.614012   data required time
                                             -2.065848   data arrival time
---------------------------------------------------------------------------------------------
                                              0.451835   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002208    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000052    0.000026    1.000026 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007563    0.077974    0.563478    1.563504 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077974    0.000238    1.563742 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.274833    0.228044    1.791786 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.587360    0.267265    2.059051 v i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              2.059051   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.528705    1.603330   library hold time
                                              1.603330   data required time
---------------------------------------------------------------------------------------------
                                              1.603330   data required time
                                             -2.059051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.455721   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002651    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000065    0.000032    1.000032 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007567    0.077992    0.563514    1.563546 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077992    0.000228    1.563774 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.297492    0.256281    1.820055 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.558518    0.243739    2.063794 v i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              2.063794   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.531892    1.606516   library hold time
                                              1.606516   data required time
---------------------------------------------------------------------------------------------
                                              1.606516   data required time
                                             -2.063794   data arrival time
---------------------------------------------------------------------------------------------
                                              0.457277   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002208    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000052    0.000026    1.000026 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007563    0.077974    0.563478    1.563504 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077974    0.000238    1.563742 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.274833    0.228044    1.791786 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.602672    0.277462    2.069247 v i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              2.069247   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.526970    1.609467   library hold time
                                              1.609467   data required time
---------------------------------------------------------------------------------------------
                                              1.609467   data required time
                                             -2.069247   data arrival time
---------------------------------------------------------------------------------------------
                                              0.459781   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002651    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000065    0.000032    1.000032 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007567    0.077992    0.563514    1.563546 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077992    0.000228    1.563774 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.297492    0.256281    1.820055 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.556232    0.242176    2.062231 v i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              2.062231   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.532460    1.596366   library hold time
                                              1.596366   data required time
---------------------------------------------------------------------------------------------
                                              1.596366   data required time
                                             -2.062231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.465865   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002651    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000065    0.000032    1.000032 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007567    0.077992    0.563514    1.563546 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077992    0.000228    1.563774 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.297492    0.256281    1.820055 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.550586    0.238309    2.058364 v i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              2.058364   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.533102    1.592101   library hold time
                                              1.592101   data required time
---------------------------------------------------------------------------------------------
                                              1.592101   data required time
                                             -2.058364   data arrival time
---------------------------------------------------------------------------------------------
                                              0.466263   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007146    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000164    0.000082    1.000082 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.162265    0.119856    0.174915    1.174997 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.122925    0.015250    1.190247 v _390_/B (sky130_fd_sc_hd__nand2b_4)
    36    0.239786    0.689162    0.513424    1.703671 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.704275    0.081441    1.785112 ^ _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.210956    0.256753    0.284629    2.069741 v _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      0.257124    0.007892    2.077633 v i_sram.sram6/EN (CF_SRAM_1024x32)
                                              2.077633   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.450201    1.509199   library hold time
                                              1.509199   data required time
---------------------------------------------------------------------------------------------
                                              1.509199   data required time
                                             -2.077633   data arrival time
---------------------------------------------------------------------------------------------
                                              0.568434   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002869    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000077    0.000038    1.000038 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.075961    0.000211    1.561497 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.351172    0.366376    1.927873 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.357185    0.037385    1.965258 v i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              1.965258   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.326978    1.391638   library hold time
                                              1.391638   data required time
---------------------------------------------------------------------------------------------
                                              1.391638   data required time
                                             -1.965258   data arrival time
---------------------------------------------------------------------------------------------
                                              0.573620   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002905    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000080    0.000040    1.000040 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.076410    0.561751    1.561791 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076410    0.000214    1.562005 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.365101    0.370887    1.932893 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.370766    0.037317    1.970209 v i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              1.970209   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.327080    1.391740   library hold time
                                              1.391740   data required time
---------------------------------------------------------------------------------------------
                                              1.391740   data required time
                                             -1.970209   data arrival time
---------------------------------------------------------------------------------------------
                                              0.578470   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002869    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000077    0.000038    1.000038 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.075961    0.000211    1.561497 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.351172    0.366376    1.927873 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.369945    0.063332    1.991205 v i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              1.991205   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.326959    1.409456   library hold time
                                              1.409456   data required time
---------------------------------------------------------------------------------------------
                                              1.409456   data required time
                                             -1.991205   data arrival time
---------------------------------------------------------------------------------------------
                                              0.581749   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002869    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000077    0.000038    1.000038 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.075961    0.000211    1.561497 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.351172    0.366376    1.927873 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.356560    0.035572    1.963445 v i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              1.963445   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.327031    1.381563   library hold time
                                              1.381563   data required time
---------------------------------------------------------------------------------------------
                                              1.381563   data required time
                                             -1.963445   data arrival time
---------------------------------------------------------------------------------------------
                                              0.581882   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002851    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000077    0.000038    1.000038 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.075961    0.000211    1.561497 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.389279    0.360352    1.921849 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.400638    0.052059    1.973907 v i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              1.973907   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.327304    1.391964   library hold time
                                              1.391964   data required time
---------------------------------------------------------------------------------------------
                                              1.391964   data required time
                                             -1.973907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.581944   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002869    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000077    0.000038    1.000038 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.075961    0.000211    1.561497 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.351172    0.366376    1.927873 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.368454    0.060883    1.988756 v i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              1.988756   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.327001    1.401625   library hold time
                                              1.401625   data required time
---------------------------------------------------------------------------------------------
                                              1.401625   data required time
                                             -1.988756   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587131   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002851    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000077    0.000038    1.000038 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.075961    0.000211    1.561497 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.389279    0.360352    1.921849 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.398222    0.047225    1.969074 v i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              1.969074   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.327344    1.381876   library hold time
                                              1.381876   data required time
---------------------------------------------------------------------------------------------
                                              1.381876   data required time
                                             -1.969074   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587198   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002905    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000080    0.000040    1.000040 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.076410    0.561751    1.561791 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076410    0.000214    1.562005 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.365101    0.370887    1.932893 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.385832    0.067675    2.000568 v i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              2.000568   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.327079    1.409575   library hold time
                                              1.409575   data required time
---------------------------------------------------------------------------------------------
                                              1.409575   data required time
                                             -2.000568   data arrival time
---------------------------------------------------------------------------------------------
                                              0.590993   slack (MET)


Startpoint: wbs_adr_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002733    0.000000    0.000000    1.000000 ^ wbs_adr_i[14] (in)
                                                         wbs_adr_i[14] (net)
                      0.000060    0.000030    1.000030 ^ input6/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.064703    0.198238    0.223357    1.223387 ^ input6/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net6 (net)
                      0.199969    0.014896    1.238283 ^ _386_/A_N (sky130_fd_sc_hd__and3b_2)
     2    0.032023    0.100596    0.305025    1.543307 v _386_/X (sky130_fd_sc_hd__and3b_2)
                                                         _006_ (net)
                      0.100632    0.001773    1.545081 v _393_/B (sky130_fd_sc_hd__nand2_8)
    33    0.242183    0.396679    0.310846    1.855927 ^ _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.404398    0.044442    1.900369 ^ _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.222849    0.169077    0.171707    2.072076 v _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.177746    0.029997    2.102072 v i_sram.sram1/EN (CF_SRAM_1024x32)
                                              2.102072   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.453835    1.508367   library hold time
                                              1.508367   data required time
---------------------------------------------------------------------------------------------
                                              1.508367   data required time
                                             -2.102072   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593706   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002370    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000056    0.000028    1.000028 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007156    0.075668    0.560909    1.560937 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075668    0.000209    1.561146 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.341274    0.273370    1.834516 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.462083    0.152327    1.986843 v i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              1.986843   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.327765    1.392425   library hold time
                                              1.392425   data required time
---------------------------------------------------------------------------------------------
                                              1.392425   data required time
                                             -1.986843   data arrival time
---------------------------------------------------------------------------------------------
                                              0.594418   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002905    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000080    0.000040    1.000040 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.076410    0.561751    1.561791 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076410    0.000214    1.562005 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.365101    0.370887    1.932893 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.373442    0.044422    1.977314 v i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              1.977314   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.327158    1.381690   library hold time
                                              1.381690   data required time
---------------------------------------------------------------------------------------------
                                              1.381690   data required time
                                             -1.977314   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595624   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002905    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000080    0.000040    1.000040 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.076410    0.561751    1.561791 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076410    0.000214    1.562005 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.365101    0.370887    1.932893 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.384443    0.065487    1.998379 v i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              1.998379   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.327121    1.401745   library hold time
                                              1.401745   data required time
---------------------------------------------------------------------------------------------
                                              1.401745   data required time
                                             -1.998379   data arrival time
---------------------------------------------------------------------------------------------
                                              0.596634   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002370    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000056    0.000028    1.000028 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007156    0.075668    0.560909    1.560937 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075668    0.000209    1.561146 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.341274    0.273370    1.834516 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.454696    0.146392    1.980908 v i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              1.980908   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.327767    1.382299   library hold time
                                              1.382299   data required time
---------------------------------------------------------------------------------------------
                                              1.382299   data required time
                                             -1.980908   data arrival time
---------------------------------------------------------------------------------------------
                                              0.598609   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002291    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000054    0.000027    1.000027 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007614    0.078265    0.563796    1.563823 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.078265    0.000242    1.564066 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.394791    0.388199    1.952264 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.407609    0.056247    2.008511 v i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              2.008511   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.327242    1.409738   library hold time
                                              1.409738   data required time
---------------------------------------------------------------------------------------------
                                              1.409738   data required time
                                             -2.008511   data arrival time
---------------------------------------------------------------------------------------------
                                              0.598773   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002291    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000054    0.000027    1.000027 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007614    0.078265    0.563796    1.563823 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.078265    0.000242    1.564066 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.394791    0.388199    1.952264 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.406381    0.053743    2.006008 v i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              2.006008   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.327285    1.401910   library hold time
                                              1.401910   data required time
---------------------------------------------------------------------------------------------
                                              1.401910   data required time
                                             -2.006008   data arrival time
---------------------------------------------------------------------------------------------
                                              0.604098   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002859    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000077    0.000038    1.000038 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.075961    0.000211    1.561497 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.401353    0.391145    1.952642 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.408648    0.044067    1.996709 v i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              1.996709   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.327364    1.392024   library hold time
                                              1.392024   data required time
---------------------------------------------------------------------------------------------
                                              1.392024   data required time
                                             -1.996709   data arrival time
---------------------------------------------------------------------------------------------
                                              0.604685   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002869    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000077    0.000038    1.000038 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.075961    0.000211    1.561497 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.351172    0.366376    1.927873 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.373295    0.068531    1.996404 v i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              1.996404   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.327423    1.391329   library hold time
                                              1.391329   data required time
---------------------------------------------------------------------------------------------
                                              1.391329   data required time
                                             -1.996404   data arrival time
---------------------------------------------------------------------------------------------
                                              0.605076   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002869    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000077    0.000038    1.000038 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.075961    0.000211    1.561497 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.351172    0.366376    1.927873 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.371597    0.065944    1.993818 v i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              1.993818   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.327433    1.386431   library hold time
                                              1.386431   data required time
---------------------------------------------------------------------------------------------
                                              1.386431   data required time
                                             -1.993818   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607386   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002622    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000062    0.000031    1.000031 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007585    0.078100    0.563620    1.563651 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.078100    0.000235    1.563887 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.387586    0.389597    1.953483 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.396325    0.046736    2.000220 v i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              2.000220   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.327272    1.391931   library hold time
                                              1.391931   data required time
---------------------------------------------------------------------------------------------
                                              1.391931   data required time
                                             -2.000220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608288   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002920    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000078    0.000039    1.000039 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075991    0.561282    1.561321 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.075991    0.000211    1.561532 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.403910    0.394426    1.955957 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.411400    0.044680    2.000637 v i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              2.000637   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.327385    1.392044   library hold time
                                              1.392044   data required time
---------------------------------------------------------------------------------------------
                                              1.392044   data required time
                                             -2.000637   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608593   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002291    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000054    0.000027    1.000027 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007614    0.078265    0.563796    1.563823 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.078265    0.000242    1.564066 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.394791    0.388199    1.952264 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.403993    0.048459    2.000723 v i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              2.000723   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.327329    1.391989   library hold time
                                              1.391989   data required time
---------------------------------------------------------------------------------------------
                                              1.391989   data required time
                                             -2.000723   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608734   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002622    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000062    0.000031    1.000031 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007585    0.078100    0.563620    1.563651 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.078100    0.000235    1.563887 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.387586    0.389597    1.953483 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.406052    0.066221    2.019704 v i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              2.019704   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.327230    1.409726   library hold time
                                              1.409726   data required time
---------------------------------------------------------------------------------------------
                                              1.409726   data required time
                                             -2.019704   data arrival time
---------------------------------------------------------------------------------------------
                                              0.609978   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002851    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000077    0.000038    1.000038 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.075961    0.000211    1.561497 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.389279    0.360352    1.921849 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.399296    0.049450    1.971298 v i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              1.971298   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.327744    1.359527   library hold time
                                              1.359527   data required time
---------------------------------------------------------------------------------------------
                                              1.359527   data required time
                                             -1.971298   data arrival time
---------------------------------------------------------------------------------------------
                                              0.611771   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002851    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000077    0.000038    1.000038 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.075961    0.000211    1.561497 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.389279    0.360352    1.921849 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.397467    0.045577    1.967426 v i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              1.967426   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.327744    1.355024   library hold time
                                              1.355024   data required time
---------------------------------------------------------------------------------------------
                                              1.355024   data required time
                                             -1.967426   data arrival time
---------------------------------------------------------------------------------------------
                                              0.612402   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002622    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000062    0.000031    1.000031 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007585    0.078100    0.563620    1.563651 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.078100    0.000235    1.563887 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.387586    0.389597    1.953483 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.394462    0.041890    1.995373 v i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              1.995373   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.327316    1.381848   library hold time
                                              1.381848   data required time
---------------------------------------------------------------------------------------------
                                              1.381848   data required time
                                             -1.995373   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613526   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002291    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000054    0.000027    1.000027 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007614    0.078265    0.563796    1.563823 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.078265    0.000242    1.564066 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.394791    0.388199    1.952264 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.402143    0.043858    1.996122 v i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              1.996122   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.327373    1.381905   library hold time
                                              1.381905   data required time
---------------------------------------------------------------------------------------------
                                              1.381905   data required time
                                             -1.996122   data arrival time
---------------------------------------------------------------------------------------------
                                              0.614217   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002869    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000077    0.000038    1.000038 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.075961    0.000211    1.561497 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.351172    0.366376    1.927873 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.360520    0.045710    1.973583 v i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              1.973583   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.327453    1.359236   library hold time
                                              1.359236   data required time
---------------------------------------------------------------------------------------------
                                              1.359236   data required time
                                             -1.973583   data arrival time
---------------------------------------------------------------------------------------------
                                              0.614347   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002622    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000062    0.000031    1.000031 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007585    0.078100    0.563620    1.563651 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.078100    0.000235    1.563887 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.387586    0.389597    1.953483 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.404177    0.062945    2.016428 v i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              2.016428   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.327269    1.401893   library hold time
                                              1.401893   data required time
---------------------------------------------------------------------------------------------
                                              1.401893   data required time
                                             -2.016428   data arrival time
---------------------------------------------------------------------------------------------
                                              0.614535   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002905    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000080    0.000040    1.000040 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.076410    0.561751    1.561791 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076410    0.000214    1.562005 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.365101    0.370887    1.932893 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.390917    0.075179    2.008072 v i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              2.008072   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.327555    1.391461   library hold time
                                              1.391461   data required time
---------------------------------------------------------------------------------------------
                                              1.391461   data required time
                                             -2.008072   data arrival time
---------------------------------------------------------------------------------------------
                                              0.616611   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002869    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000077    0.000038    1.000038 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.075961    0.000211    1.561497 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.351172    0.366376    1.927873 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.359555    0.043485    1.971358 v i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              1.971358   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.327459    1.354739   library hold time
                                              1.354739   data required time
---------------------------------------------------------------------------------------------
                                              1.354739   data required time
                                             -1.971358   data arrival time
---------------------------------------------------------------------------------------------
                                              0.616619   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002859    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000077    0.000038    1.000038 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.075961    0.000211    1.561497 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.401353    0.391145    1.952642 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.424464    0.074889    2.027532 v i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              2.027532   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.327368    1.409864   library hold time
                                              1.409864   data required time
---------------------------------------------------------------------------------------------
                                              1.409864   data required time
                                             -2.027532   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617667   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002859    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000077    0.000038    1.000038 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.075961    0.000211    1.561497 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.401353    0.391145    1.952642 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.409921    0.047379    2.000021 v i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              2.000021   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.327432    1.381963   library hold time
                                              1.381963   data required time
---------------------------------------------------------------------------------------------
                                              1.381963   data required time
                                             -2.000021   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618058   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002920    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000078    0.000039    1.000039 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075991    0.561282    1.561321 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.075991    0.000211    1.561532 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.403910    0.394426    1.955957 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.425169    0.072278    2.028236 v i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              2.028236   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.327374    1.409870   library hold time
                                              1.409870   data required time
---------------------------------------------------------------------------------------------
                                              1.409870   data required time
                                             -2.028236   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618366   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002905    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000080    0.000040    1.000040 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.076410    0.561751    1.561791 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076410    0.000214    1.562005 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.365101    0.370887    1.932893 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.388858    0.072229    2.005121 v i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              2.005121   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.327562    1.386561   library hold time
                                              1.386561   data required time
---------------------------------------------------------------------------------------------
                                              1.386561   data required time
                                             -2.005121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618561   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002920    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000078    0.000039    1.000039 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075991    0.561282    1.561321 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.075991    0.000211    1.561532 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.403910    0.394426    1.955957 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.411570    0.045135    2.001092 v i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              2.001092   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.327444    1.381976   library hold time
                                              1.381976   data required time
---------------------------------------------------------------------------------------------
                                              1.381976   data required time
                                             -2.001092   data arrival time
---------------------------------------------------------------------------------------------
                                              0.619117   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002859    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000077    0.000038    1.000038 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.075961    0.000211    1.561497 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.401353    0.391145    1.952642 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.422280    0.071450    2.024092 v i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              2.024092   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.327405    1.402029   library hold time
                                              1.402029   data required time
---------------------------------------------------------------------------------------------
                                              1.402029   data required time
                                             -2.024092   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622063   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002920    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000078    0.000039    1.000039 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075991    0.561282    1.561321 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.075991    0.000211    1.561532 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.403910    0.394426    1.955957 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.423072    0.068814    2.024771 v i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              2.024771   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.327410    1.402035   library hold time
                                              1.402035   data required time
---------------------------------------------------------------------------------------------
                                              1.402035   data required time
                                             -2.024771   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622737   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001883    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000039    0.000020    1.000020 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007041    0.074999    0.560215    1.560235 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.074999    0.000137    1.560372 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.421072    0.411433    1.971805 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.436636    0.063852    2.035656 v i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              2.035656   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.327460    1.409956   library hold time
                                              1.409956   data required time
---------------------------------------------------------------------------------------------
                                              1.409956   data required time
                                             -2.035656   data arrival time
---------------------------------------------------------------------------------------------
                                              0.625701   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002370    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000056    0.000028    1.000028 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007156    0.075668    0.560909    1.560937 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075668    0.000209    1.561146 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.341274    0.273370    1.834516 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.461179    0.151604    1.986120 v i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              1.986120   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.328208    1.359991   library hold time
                                              1.359991   data required time
---------------------------------------------------------------------------------------------
                                              1.359991   data required time
                                             -1.986120   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626129   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002370    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000056    0.000028    1.000028 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007156    0.075668    0.560909    1.560937 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075668    0.000209    1.561146 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.341274    0.273370    1.834516 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.456632    0.147954    1.982470 v i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              1.982470   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.328187    1.355468   library hold time
                                              1.355468   data required time
---------------------------------------------------------------------------------------------
                                              1.355468   data required time
                                             -1.982470   data arrival time
---------------------------------------------------------------------------------------------
                                              0.627003   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002895    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000077    0.000038    1.000038 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075994    0.561283    1.561322 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.075994    0.000211    1.561533 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.416234    0.405498    1.967031 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.436264    0.071463    2.038494 v i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              2.038494   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.327457    1.409953   library hold time
                                              1.409953   data required time
---------------------------------------------------------------------------------------------
                                              1.409953   data required time
                                             -2.038494   data arrival time
---------------------------------------------------------------------------------------------
                                              0.628541   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002895    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000077    0.000038    1.000038 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075994    0.561283    1.561322 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.075994    0.000211    1.561533 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.416234    0.405498    1.967031 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.427463    0.054502    2.021533 v i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              2.021533   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.327505    1.392165   library hold time
                                              1.392165   data required time
---------------------------------------------------------------------------------------------
                                              1.392165   data required time
                                             -2.021533   data arrival time
---------------------------------------------------------------------------------------------
                                              0.629368   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002239    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000049    0.000025    1.000025 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002116    0.049920    0.525393    1.525418 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049920    0.000040    1.525458 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039462    0.088869    0.191956    1.717414 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088911    0.001805    1.719218 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.652116    0.416129    0.258637    1.977855 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.422871    0.044785    2.022640 ^ i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              2.022640   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.328127    1.392786   library hold time
                                              1.392786   data required time
---------------------------------------------------------------------------------------------
                                              1.392786   data required time
                                             -2.022640   data arrival time
---------------------------------------------------------------------------------------------
                                              0.629854   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002905    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000080    0.000040    1.000040 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.076410    0.561751    1.561791 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076410    0.000214    1.562005 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.365101    0.370887    1.932893 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.379339    0.056733    1.989625 v i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              1.989625   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.327594    1.359377   library hold time
                                              1.359377   data required time
---------------------------------------------------------------------------------------------
                                              1.359377   data required time
                                             -1.989625   data arrival time
---------------------------------------------------------------------------------------------
                                              0.630248   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002905    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000080    0.000040    1.000040 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.076410    0.561751    1.561791 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076410    0.000214    1.562005 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.365101    0.370887    1.932893 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.377360    0.052945    1.985838 v i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              1.985838   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.327593    1.354873   library hold time
                                              1.354873   data required time
---------------------------------------------------------------------------------------------
                                              1.354873   data required time
                                             -1.985838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.630965   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002895    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000077    0.000038    1.000038 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075994    0.561283    1.561322 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.075994    0.000211    1.561533 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.416234    0.405498    1.967031 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.434055    0.067609    2.034641 v i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              2.034641   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.327493    1.402117   library hold time
                                              1.402117   data required time
---------------------------------------------------------------------------------------------
                                              1.402117   data required time
                                             -2.034641   data arrival time
---------------------------------------------------------------------------------------------
                                              0.632523   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001883    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000039    0.000020    1.000020 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007041    0.074999    0.560215    1.560235 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.074999    0.000137    1.560372 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.421072    0.411433    1.971805 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.436275    0.063149    2.034954 v i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              2.034954   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.327509    1.402134   library hold time
                                              1.402134   data required time
---------------------------------------------------------------------------------------------
                                              1.402134   data required time
                                             -2.034954   data arrival time
---------------------------------------------------------------------------------------------
                                              0.632820   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002895    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000077    0.000038    1.000038 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075994    0.561283    1.561322 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.075994    0.000211    1.561533 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.416234    0.405498    1.967031 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.425163    0.049054    2.016086 v i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              2.016086   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.327546    1.382078   library hold time
                                              1.382078   data required time
---------------------------------------------------------------------------------------------
                                              1.382078   data required time
                                             -2.016086   data arrival time
---------------------------------------------------------------------------------------------
                                              0.634008   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001883    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000039    0.000020    1.000020 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007041    0.074999    0.560215    1.560235 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.074999    0.000137    1.560372 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.421072    0.411433    1.971805 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.432389    0.054989    2.026794 v i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              2.026794   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.327542    1.392202   library hold time
                                              1.392202   data required time
---------------------------------------------------------------------------------------------
                                              1.392202   data required time
                                             -2.026794   data arrival time
---------------------------------------------------------------------------------------------
                                              0.634592   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002622    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000062    0.000031    1.000031 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007585    0.078100    0.563620    1.563651 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.078100    0.000235    1.563887 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.387586    0.389597    1.953483 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.410063    0.072752    2.026235 v i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              2.026235   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.327698    1.391604   library hold time
                                              1.391604   data required time
---------------------------------------------------------------------------------------------
                                              1.391604   data required time
                                             -2.026235   data arrival time
---------------------------------------------------------------------------------------------
                                              0.634631   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002622    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000062    0.000031    1.000031 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007585    0.078100    0.563620    1.563651 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.078100    0.000235    1.563887 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.387586    0.389597    1.953483 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.408091    0.069614    2.023098 v i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              2.023098   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.327706    1.386705   library hold time
                                              1.386705   data required time
---------------------------------------------------------------------------------------------
                                              1.386705   data required time
                                             -2.023098   data arrival time
---------------------------------------------------------------------------------------------
                                              0.636393   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001883    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000039    0.000020    1.000020 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007041    0.074999    0.560215    1.560235 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.074999    0.000137    1.560372 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.421072    0.411433    1.971805 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.429323    0.047505    2.019310 v i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              2.019310   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.327577    1.382109   library hold time
                                              1.382109   data required time
---------------------------------------------------------------------------------------------
                                              1.382109   data required time
                                             -2.019310   data arrival time
---------------------------------------------------------------------------------------------
                                              0.637201   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148357    0.015782    1.225172 v _379_/A (sky130_fd_sc_hd__and3_4)
    11    0.172028    0.216054    0.321659    1.546831 v _379_/X (sky130_fd_sc_hd__and3_4)
                                                         _001_ (net)
                      0.233617    0.047085    1.593916 v _382_/A (sky130_fd_sc_hd__nand2_8)
    33    0.232303    0.382614    0.346287    1.940203 ^ _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.386823    0.033162    1.973366 ^ _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.221004    0.165131    0.167120    2.140485 v _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.175284    0.031993    2.172478 v i_sram.sram5/EN (CF_SRAM_1024x32)
                                              2.172478   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.455342    1.529966   library hold time
                                              1.529966   data required time
---------------------------------------------------------------------------------------------
                                              1.529966   data required time
                                             -2.172478   data arrival time
---------------------------------------------------------------------------------------------
                                              0.642512   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002622    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000062    0.000031    1.000031 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007585    0.078100    0.563620    1.563651 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.078100    0.000235    1.563887 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.387586    0.389597    1.953483 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.397446    0.049400    2.002883 v i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              2.002883   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.327730    1.359513   library hold time
                                              1.359513   data required time
---------------------------------------------------------------------------------------------
                                              1.359513   data required time
                                             -2.002883   data arrival time
---------------------------------------------------------------------------------------------
                                              0.643370   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002622    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000062    0.000031    1.000031 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007585    0.078100    0.563620    1.563651 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.078100    0.000235    1.563887 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.387586    0.389597    1.953483 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.395797    0.045423    1.998906 v i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              1.998906   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.327731    1.355011   library hold time
                                              1.355011   data required time
---------------------------------------------------------------------------------------------
                                              1.355011   data required time
                                             -1.998906   data arrival time
---------------------------------------------------------------------------------------------
                                              0.643895   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002239    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000049    0.000025    1.000025 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002116    0.049920    0.525393    1.525418 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049920    0.000040    1.525458 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039462    0.088869    0.191956    1.717414 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088911    0.001805    1.719218 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.652116    0.416129    0.258637    1.977855 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.439962    0.076661    2.054516 ^ i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              2.054516   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.327995    1.410491   library hold time
                                              1.410491   data required time
---------------------------------------------------------------------------------------------
                                              1.410491   data required time
                                             -2.054516   data arrival time
---------------------------------------------------------------------------------------------
                                              0.644025   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002859    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000077    0.000038    1.000038 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.075961    0.000211    1.561497 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.401353    0.391145    1.952642 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.430154    0.083221    2.035863 v i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              2.035863   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.327849    1.391755   library hold time
                                              1.391755   data required time
---------------------------------------------------------------------------------------------
                                              1.391755   data required time
                                             -2.035863   data arrival time
---------------------------------------------------------------------------------------------
                                              0.644108   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002920    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000078    0.000039    1.000039 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075991    0.561282    1.561321 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.075991    0.000211    1.561532 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.403910    0.394426    1.955957 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.430311    0.080164    2.036122 v i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              2.036122   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.327850    1.391756   library hold time
                                              1.391756   data required time
---------------------------------------------------------------------------------------------
                                              1.391756   data required time
                                             -2.036122   data arrival time
---------------------------------------------------------------------------------------------
                                              0.644365   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002859    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000077    0.000038    1.000038 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.075961    0.000211    1.561497 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.401353    0.391145    1.952642 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.427604    0.079587    2.032230 v i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              2.032230   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.327853    1.386851   library hold time
                                              1.386851   data required time
---------------------------------------------------------------------------------------------
                                              1.386851   data required time
                                             -2.032230   data arrival time
---------------------------------------------------------------------------------------------
                                              0.645378   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001883    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000039    0.000020    1.000020 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007041    0.074999    0.560215    1.560235 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.074999    0.000137    1.560372 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.421072    0.411433    1.971805 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.437484    0.065476    2.037281 v i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              2.037281   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.327904    1.391810   library hold time
                                              1.391810   data required time
---------------------------------------------------------------------------------------------
                                              1.391810   data required time
                                             -2.037281   data arrival time
---------------------------------------------------------------------------------------------
                                              0.645471   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002920    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000078    0.000039    1.000039 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075991    0.561282    1.561321 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.075991    0.000211    1.561532 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.403910    0.394426    1.955957 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.428022    0.076748    2.032706 v i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              2.032706   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.327856    1.386854   library hold time
                                              1.386854   data required time
---------------------------------------------------------------------------------------------
                                              1.386854   data required time
                                             -2.032706   data arrival time
---------------------------------------------------------------------------------------------
                                              0.645851   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001883    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000039    0.000020    1.000020 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007041    0.074999    0.560215    1.560235 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.074999    0.000137    1.560372 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.421072    0.411433    1.971805 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.435773    0.062157    2.033962 v i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              2.033962   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.327914    1.386912   library hold time
                                              1.386912   data required time
---------------------------------------------------------------------------------------------
                                              1.386912   data required time
                                             -2.033962   data arrival time
---------------------------------------------------------------------------------------------
                                              0.647049   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002291    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000054    0.000027    1.000027 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007614    0.078265    0.563796    1.563823 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.078265    0.000242    1.564066 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.394791    0.388199    1.952264 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.405461    0.051778    2.004042 v i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              2.004042   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.327804    1.355084   library hold time
                                              1.355084   data required time
---------------------------------------------------------------------------------------------
                                              1.355084   data required time
                                             -2.004042   data arrival time
---------------------------------------------------------------------------------------------
                                              0.648958   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002291    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000054    0.000027    1.000027 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007614    0.078265    0.563796    1.563823 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.078265    0.000242    1.564066 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.394791    0.388199    1.952264 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.408480    0.057954    2.010218 v i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              2.010218   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.327813    1.359596   library hold time
                                              1.359596   data required time
---------------------------------------------------------------------------------------------
                                              1.359596   data required time
                                             -2.010218   data arrival time
---------------------------------------------------------------------------------------------
                                              0.650622   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002859    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000077    0.000038    1.000038 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.075961    0.000211    1.561497 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.401353    0.391145    1.952642 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.415308    0.059158    2.011800 v i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              2.011800   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.327864    1.359647   library hold time
                                              1.359647   data required time
---------------------------------------------------------------------------------------------
                                              1.359647   data required time
                                             -2.011800   data arrival time
---------------------------------------------------------------------------------------------
                                              0.652153   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002895    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000077    0.000038    1.000038 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075994    0.561283    1.561322 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.075994    0.000211    1.561533 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.416234    0.405498    1.967031 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.439936    0.077460    2.044492 v i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              2.044492   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.327922    1.391828   library hold time
                                              1.391828   data required time
---------------------------------------------------------------------------------------------
                                              1.391828   data required time
                                             -2.044492   data arrival time
---------------------------------------------------------------------------------------------
                                              0.652663   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002859    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000077    0.000038    1.000038 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.075961    0.000211    1.561497 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.401353    0.391145    1.952642 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.413494    0.055497    2.008140 v i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              2.008140   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.327864    1.355144   library hold time
                                              1.355144   data required time
---------------------------------------------------------------------------------------------
                                              1.355144   data required time
                                             -2.008140   data arrival time
---------------------------------------------------------------------------------------------
                                              0.652996   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002895    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000077    0.000038    1.000038 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075994    0.561283    1.561322 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.075994    0.000211    1.561533 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.416234    0.405498    1.967031 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.437637    0.073760    2.040791 v i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              2.040791   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.327928    1.386927   library hold time
                                              1.386927   data required time
---------------------------------------------------------------------------------------------
                                              1.386927   data required time
                                             -2.040791   data arrival time
---------------------------------------------------------------------------------------------
                                              0.653865   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002920    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000078    0.000039    1.000039 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075991    0.561282    1.561321 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.075991    0.000211    1.561532 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.403910    0.394426    1.955957 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.417445    0.058519    2.014476 v i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              2.014476   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.327880    1.359663   library hold time
                                              1.359663   data required time
---------------------------------------------------------------------------------------------
                                              1.359663   data required time
                                             -2.014476   data arrival time
---------------------------------------------------------------------------------------------
                                              0.654813   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002920    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000078    0.000039    1.000039 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075991    0.561282    1.561321 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.075991    0.000211    1.561532 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.403910    0.394426    1.955957 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.415597    0.054698    2.010655 v i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              2.010655   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.327880    1.355160   library hold time
                                              1.355160   data required time
---------------------------------------------------------------------------------------------
                                              1.355160   data required time
                                             -2.010655   data arrival time
---------------------------------------------------------------------------------------------
                                              0.655495   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002895    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000077    0.000038    1.000038 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075994    0.561283    1.561322 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.075994    0.000211    1.561533 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.416234    0.405498    1.967031 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.423957    0.045909    2.012940 v i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              2.012940   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.327942    1.355223   library hold time
                                              1.355223   data required time
---------------------------------------------------------------------------------------------
                                              1.355223   data required time
                                             -2.012940   data arrival time
---------------------------------------------------------------------------------------------
                                              0.657718   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002895    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000077    0.000038    1.000038 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075994    0.561283    1.561322 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.075994    0.000211    1.561533 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.416234    0.405498    1.967031 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.425926    0.050933    2.017965 v i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              2.017965   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.327944    1.359727   library hold time
                                              1.359727   data required time
---------------------------------------------------------------------------------------------
                                              1.359727   data required time
                                             -2.017965   data arrival time
---------------------------------------------------------------------------------------------
                                              0.658238   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.344310    0.040004    2.277482 v i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              2.277482   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.558227    1.612759   library hold time
                                              1.612759   data required time
---------------------------------------------------------------------------------------------
                                              1.612759   data required time
                                             -2.277482   data arrival time
---------------------------------------------------------------------------------------------
                                              0.664723   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001883    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000039    0.000020    1.000020 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007041    0.074999    0.560215    1.560235 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.074999    0.000137    1.560372 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.421072    0.411433    1.971805 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.431543    0.053040    2.024844 v i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              2.024844   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.327986    1.359769   library hold time
                                              1.359769   data required time
---------------------------------------------------------------------------------------------
                                              1.359769   data required time
                                             -2.024844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.665075   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001883    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000039    0.000020    1.000020 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007041    0.074999    0.560215    1.560235 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.074999    0.000137    1.560372 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.421072    0.411433    1.971805 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.429944    0.049122    2.020926 v i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              2.020926   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.327987    1.355268   library hold time
                                              1.355268   data required time
---------------------------------------------------------------------------------------------
                                              1.355268   data required time
                                             -2.020926   data arrival time
---------------------------------------------------------------------------------------------
                                              0.665659   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.346197    0.044294    2.281772 v i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              2.281772   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.557988    1.612520   library hold time
                                              1.612520   data required time
---------------------------------------------------------------------------------------------
                                              1.612520   data required time
                                             -2.281772   data arrival time
---------------------------------------------------------------------------------------------
                                              0.669252   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002291    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000054    0.000027    1.000027 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007614    0.078265    0.563796    1.563823 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.078265    0.000242    1.564066 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.394791    0.388199    1.952264 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.449262    0.113215    2.065479 v i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              2.065479   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.327992    1.391898   library hold time
                                              1.391898   data required time
---------------------------------------------------------------------------------------------
                                              1.391898   data required time
                                             -2.065479   data arrival time
---------------------------------------------------------------------------------------------
                                              0.673581   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.348494    0.048892    2.286370 v i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              2.286370   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.557696    1.612228   library hold time
                                              1.612228   data required time
---------------------------------------------------------------------------------------------
                                              1.612228   data required time
                                             -2.286370   data arrival time
---------------------------------------------------------------------------------------------
                                              0.674142   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002291    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000054    0.000027    1.000027 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007614    0.078265    0.563796    1.563823 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.078265    0.000242    1.564066 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.394791    0.388199    1.952264 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.446471    0.110087    2.062351 v i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              2.062351   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.327994    1.386993   library hold time
                                              1.386993   data required time
---------------------------------------------------------------------------------------------
                                              1.386993   data required time
                                             -2.062351   data arrival time
---------------------------------------------------------------------------------------------
                                              0.675359   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002851    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000077    0.000038    1.000038 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.075961    0.000211    1.561497 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.389279    0.360352    1.921849 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.514708    0.170757    2.092606 v i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              2.092606   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.327926    1.410422   library hold time
                                              1.410422   data required time
---------------------------------------------------------------------------------------------
                                              1.410422   data required time
                                             -2.092606   data arrival time
---------------------------------------------------------------------------------------------
                                              0.682184   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002370    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000056    0.000028    1.000028 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007156    0.075668    0.560909    1.560937 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075668    0.000209    1.561146 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.341274    0.273370    1.834516 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.608931    0.261162    2.095677 v i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              2.095677   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.327869    1.410366   library hold time
                                              1.410366   data required time
---------------------------------------------------------------------------------------------
                                              1.410366   data required time
                                             -2.095677   data arrival time
---------------------------------------------------------------------------------------------
                                              0.685312   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002851    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000077    0.000038    1.000038 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.075961    0.000211    1.561497 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.389279    0.360352    1.921849 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.510235    0.166936    2.088785 v i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              2.088785   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.327981    1.402606   library hold time
                                              1.402606   data required time
---------------------------------------------------------------------------------------------
                                              1.402606   data required time
                                             -2.088785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.686179   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.356442    0.070763    2.299539 v i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              2.299539   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.556687    1.611218   library hold time
                                              1.611218   data required time
---------------------------------------------------------------------------------------------
                                              1.611218   data required time
                                             -2.299539   data arrival time
---------------------------------------------------------------------------------------------
                                              0.688320   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357064    0.071552    2.300328 v i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              2.300328   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.556608    1.611140   library hold time
                                              1.611140   data required time
---------------------------------------------------------------------------------------------
                                              1.611140   data required time
                                             -2.300328   data arrival time
---------------------------------------------------------------------------------------------
                                              0.689188   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357629    0.072264    2.301040 v i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              2.301040   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.556536    1.611068   library hold time
                                              1.611068   data required time
---------------------------------------------------------------------------------------------
                                              1.611068   data required time
                                             -2.301040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.689972   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002370    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000056    0.000028    1.000028 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007156    0.075668    0.560909    1.560937 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075668    0.000209    1.561146 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.341274    0.273370    1.834516 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.604984    0.258404    2.092920 v i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              2.092920   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.327924    1.402549   library hold time
                                              1.402549   data required time
---------------------------------------------------------------------------------------------
                                              1.402549   data required time
                                             -2.092920   data arrival time
---------------------------------------------------------------------------------------------
                                              0.690371   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002239    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000049    0.000025    1.000025 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002116    0.049920    0.525393    1.525418 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049920    0.000040    1.525458 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039462    0.088869    0.191956    1.717414 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088911    0.001805    1.719218 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.652116    0.416129    0.258637    1.977855 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.480252    0.124659    2.102515 ^ i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              2.102515   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.328007    1.402632   library hold time
                                              1.402632   data required time
---------------------------------------------------------------------------------------------
                                              1.402632   data required time
                                             -2.102515   data arrival time
---------------------------------------------------------------------------------------------
                                              0.699883   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002239    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000049    0.000025    1.000025 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002116    0.049920    0.525393    1.525418 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049920    0.000040    1.525458 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039462    0.088869    0.191956    1.717414 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088911    0.001805    1.719218 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.652116    0.416129    0.258637    1.977855 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.465305    0.108229    2.086084 ^ i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              2.086084   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.328142    1.382674   library hold time
                                              1.382674   data required time
---------------------------------------------------------------------------------------------
                                              1.382674   data required time
                                             -2.086084   data arrival time
---------------------------------------------------------------------------------------------
                                              0.703411   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002851    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000077    0.000038    1.000038 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.075961    0.000211    1.561497 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.389279    0.360352    1.921849 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.522430    0.177291    2.099140 v i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              2.099140   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.328359    1.392265   library hold time
                                              1.392265   data required time
---------------------------------------------------------------------------------------------
                                              1.392265   data required time
                                             -2.099140   data arrival time
---------------------------------------------------------------------------------------------
                                              0.706874   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002851    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000077    0.000038    1.000038 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.075961    0.000211    1.561497 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.389279    0.360352    1.921849 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.518038    0.173584    2.095433 v i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              2.095433   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.328385    1.387383   library hold time
                                              1.387383   data required time
---------------------------------------------------------------------------------------------
                                              1.387383   data required time
                                             -2.095433   data arrival time
---------------------------------------------------------------------------------------------
                                              0.708050   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002370    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000056    0.000028    1.000028 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007156    0.075668    0.560909    1.560937 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075668    0.000209    1.561146 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.341274    0.273370    1.834516 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.617672    0.267243    2.101759 v i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              2.101759   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.328302    1.392208   library hold time
                                              1.392208   data required time
---------------------------------------------------------------------------------------------
                                              1.392208   data required time
                                             -2.101759   data arrival time
---------------------------------------------------------------------------------------------
                                              0.709550   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002370    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000056    0.000028    1.000028 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007156    0.075668    0.560909    1.560937 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075668    0.000209    1.561146 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.341274    0.273370    1.834516 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.613829    0.264573    2.099089 v i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              2.099089   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.328327    1.387326   library hold time
                                              1.387326   data required time
---------------------------------------------------------------------------------------------
                                              1.387326   data required time
                                             -2.099089   data arrival time
---------------------------------------------------------------------------------------------
                                              0.711763   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002239    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000049    0.000025    1.000025 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002116    0.049920    0.525393    1.525418 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049920    0.000040    1.525458 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039462    0.088869    0.191956    1.717414 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088911    0.001805    1.719218 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.652116    0.416129    0.258637    1.977855 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.488398    0.133177    2.111032 ^ i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              2.111032   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.328384    1.392291   library hold time
                                              1.392291   data required time
---------------------------------------------------------------------------------------------
                                              1.392291   data required time
                                             -2.111032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.718741   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002239    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000049    0.000025    1.000025 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002116    0.049920    0.525393    1.525418 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049920    0.000040    1.525458 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039462    0.088869    0.191956    1.717414 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088911    0.001805    1.719218 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.652116    0.416129    0.258637    1.977855 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.485790    0.130479    2.108334 ^ i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              2.108334   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.328410    1.387408   library hold time
                                              1.387408   data required time
---------------------------------------------------------------------------------------------
                                              1.387408   data required time
                                             -2.108334   data arrival time
---------------------------------------------------------------------------------------------
                                              0.720925   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007807    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000179    0.000090    1.000090 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.164739    0.264317    0.233584    1.233673 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.265724    0.015657    1.249330 ^ _384_/B (sky130_fd_sc_hd__or3_4)
    33    0.280638    0.803086    0.668441    1.917771 ^ _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      0.807512    0.049778    1.967549 ^ _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.336635    0.292413    0.242403    2.209952 v _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.316894    0.065434    2.275385 v i_sram.sram4/EN (CF_SRAM_1024x32)
                                              2.275385   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.456005    1.538501   library hold time
                                              1.538501   data required time
---------------------------------------------------------------------------------------------
                                              1.538501   data required time
                                             -2.275385   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736884   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002239    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000049    0.000025    1.000025 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002116    0.049920    0.525393    1.525418 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049920    0.000040    1.525458 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039462    0.088869    0.191956    1.717414 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088911    0.001805    1.719218 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.652116    0.416129    0.258637    1.977855 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.476349    0.120478    2.098333 ^ i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              2.098333   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.328523    1.360306   library hold time
                                              1.360306   data required time
---------------------------------------------------------------------------------------------
                                              1.360306   data required time
                                             -2.098333   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738027   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002239    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000049    0.000025    1.000025 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002116    0.049920    0.525393    1.525418 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049920    0.000040    1.525458 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039462    0.088869    0.191956    1.717414 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088911    0.001805    1.719218 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.652116    0.416129    0.258637    1.977855 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.472986    0.116816    2.094671 ^ i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              2.094671   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.328540    1.355820   library hold time
                                              1.355820   data required time
---------------------------------------------------------------------------------------------
                                              1.355820   data required time
                                             -2.094671   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738851   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.373432    0.083586    2.321064 v i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              2.321064   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.554860    1.582140   library hold time
                                              1.582140   data required time
---------------------------------------------------------------------------------------------
                                              1.582140   data required time
                                             -2.321064   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738924   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.373777    0.083991    2.321470 v i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              2.321470   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.554816    1.582096   library hold time
                                              1.582096   data required time
---------------------------------------------------------------------------------------------
                                              1.582096   data required time
                                             -2.321470   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739373   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.374043    0.084304    2.321782 v i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              2.321782   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.554782    1.582062   library hold time
                                              1.582062   data required time
---------------------------------------------------------------------------------------------
                                              1.582062   data required time
                                             -2.321782   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739719   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.374315    0.084622    2.322100 v i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              2.322100   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.554748    1.582028   library hold time
                                              1.582028   data required time
---------------------------------------------------------------------------------------------
                                              1.582028   data required time
                                             -2.322100   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740072   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.374479    0.084813    2.322291 v i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              2.322291   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.554727    1.582007   library hold time
                                              1.582007   data required time
---------------------------------------------------------------------------------------------
                                              1.582007   data required time
                                             -2.322291   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740284   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.374592    0.084946    2.322424 v i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              2.322424   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.554713    1.581993   library hold time
                                              1.581993   data required time
---------------------------------------------------------------------------------------------
                                              1.581993   data required time
                                             -2.322424   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740431   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.374894    0.085298    2.322776 v i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              2.322776   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.554674    1.581954   library hold time
                                              1.581954   data required time
---------------------------------------------------------------------------------------------
                                              1.581954   data required time
                                             -2.322776   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740821   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.375060    0.085490    2.322968 v i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              2.322968   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.554653    1.581933   library hold time
                                              1.581933   data required time
---------------------------------------------------------------------------------------------
                                              1.581933   data required time
                                             -2.322968   data arrival time
---------------------------------------------------------------------------------------------
                                              0.741034   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.377527    0.095357    2.324133 v i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              2.324133   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.554340    1.581620   library hold time
                                              1.581620   data required time
---------------------------------------------------------------------------------------------
                                              1.581620   data required time
                                             -2.324133   data arrival time
---------------------------------------------------------------------------------------------
                                              0.742513   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.379224    0.097189    2.325965 v i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              2.325965   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.554124    1.581405   library hold time
                                              1.581405   data required time
---------------------------------------------------------------------------------------------
                                              1.581405   data required time
                                             -2.325965   data arrival time
---------------------------------------------------------------------------------------------
                                              0.744560   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.381232    0.099335    2.328111 v i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              2.328111   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.553869    1.581149   library hold time
                                              1.581149   data required time
---------------------------------------------------------------------------------------------
                                              1.581149   data required time
                                             -2.328111   data arrival time
---------------------------------------------------------------------------------------------
                                              0.746961   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.382072    0.100225    2.329001 v i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              2.329001   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.553763    1.581043   library hold time
                                              1.581043   data required time
---------------------------------------------------------------------------------------------
                                              1.581043   data required time
                                             -2.329001   data arrival time
---------------------------------------------------------------------------------------------
                                              0.747958   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.384236    0.095848    2.333326 v i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              2.333326   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.553477    1.585260   library hold time
                                              1.585260   data required time
---------------------------------------------------------------------------------------------
                                              1.585260   data required time
                                             -2.333326   data arrival time
---------------------------------------------------------------------------------------------
                                              0.748066   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.384575    0.096220    2.333699 v i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              2.333699   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.553434    1.585217   library hold time
                                              1.585217   data required time
---------------------------------------------------------------------------------------------
                                              1.585217   data required time
                                             -2.333699   data arrival time
---------------------------------------------------------------------------------------------
                                              0.748482   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.384701    0.096358    2.333836 v i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              2.333836   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.553418    1.585201   library hold time
                                              1.585201   data required time
---------------------------------------------------------------------------------------------
                                              1.585201   data required time
                                             -2.333836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.748635   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.386633    0.104990    2.333766 v i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              2.333766   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.553173    1.584956   library hold time
                                              1.584956   data required time
---------------------------------------------------------------------------------------------
                                              1.584956   data required time
                                             -2.333766   data arrival time
---------------------------------------------------------------------------------------------
                                              0.748810   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.382885    0.101082    2.329858 v i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              2.329858   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.553659    1.580940   library hold time
                                              1.580940   data required time
---------------------------------------------------------------------------------------------
                                              1.580940   data required time
                                             -2.329858   data arrival time
---------------------------------------------------------------------------------------------
                                              0.748919   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.384986    0.096669    2.334147 v i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              2.334147   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.553382    1.585165   library hold time
                                              1.585165   data required time
---------------------------------------------------------------------------------------------
                                              1.585165   data required time
                                             -2.334147   data arrival time
---------------------------------------------------------------------------------------------
                                              0.748982   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.383445    0.101670    2.330446 v i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              2.330446   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.553588    1.580869   library hold time
                                              1.580869   data required time
---------------------------------------------------------------------------------------------
                                              1.580869   data required time
                                             -2.330446   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749578   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.385643    0.097387    2.334865 v i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              2.334865   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.553298    1.585081   library hold time
                                              1.585081   data required time
---------------------------------------------------------------------------------------------
                                              1.585081   data required time
                                             -2.334865   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749783   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007146    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000164    0.000082    1.000082 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.162265    0.119856    0.174915    1.174997 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.122367    0.013853    1.188850 v _423_/B (sky130_fd_sc_hd__and3_4)
     2    0.037587    0.068574    0.243766    1.432616 v _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.069494    0.006091    1.438707 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.066194    0.324003    0.819822    2.258529 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.324118    0.005730    2.264259 v i_sram.sram7/EN (CF_SRAM_1024x32)
                                              2.264259   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.450489    1.514395   library hold time
                                              1.514395   data required time
---------------------------------------------------------------------------------------------
                                              1.514395   data required time
                                             -2.264259   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749865   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.387827    0.106220    2.334996 v i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              2.334996   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.553021    1.584804   library hold time
                                              1.584804   data required time
---------------------------------------------------------------------------------------------
                                              1.584804   data required time
                                             -2.334996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750192   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.384028    0.102282    2.331058 v i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              2.331058   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.553514    1.580794   library hold time
                                              1.580794   data required time
---------------------------------------------------------------------------------------------
                                              1.580794   data required time
                                             -2.331058   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750263   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.386216    0.098010    2.335488 v i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              2.335488   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.553226    1.585009   library hold time
                                              1.585009   data required time
---------------------------------------------------------------------------------------------
                                              1.585009   data required time
                                             -2.335488   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750479   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.384328    0.102596    2.331372 v i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              2.331372   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.553476    1.580756   library hold time
                                              1.580756   data required time
---------------------------------------------------------------------------------------------
                                              1.580756   data required time
                                             -2.331372   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750616   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.386606    0.098433    2.335911 v i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              2.335911   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.553176    1.584959   library hold time
                                              1.584959   data required time
---------------------------------------------------------------------------------------------
                                              1.584959   data required time
                                             -2.335911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750952   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.386797    0.098640    2.336118 v i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              2.336118   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.553152    1.584935   library hold time
                                              1.584935   data required time
---------------------------------------------------------------------------------------------
                                              1.584935   data required time
                                             -2.336118   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751183   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.389019    0.107440    2.336215 v i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              2.336215   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.552870    1.584653   library hold time
                                              1.584653   data required time
---------------------------------------------------------------------------------------------
                                              1.584653   data required time
                                             -2.336215   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751563   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.389994    0.108433    2.337209 v i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              2.337209   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.552746    1.584529   library hold time
                                              1.584529   data required time
---------------------------------------------------------------------------------------------
                                              1.584529   data required time
                                             -2.337209   data arrival time
---------------------------------------------------------------------------------------------
                                              0.752680   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.390768    0.109218    2.337994 v i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              2.337994   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.552647    1.584430   library hold time
                                              1.584430   data required time
---------------------------------------------------------------------------------------------
                                              1.584430   data required time
                                             -2.337994   data arrival time
---------------------------------------------------------------------------------------------
                                              0.753564   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.391338    0.109795    2.338571 v i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              2.338571   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.552575    1.584358   library hold time
                                              1.584358   data required time
---------------------------------------------------------------------------------------------
                                              1.584358   data required time
                                             -2.338571   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754213   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.391721    0.110181    2.338956 v i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              2.338956   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.552526    1.584309   library hold time
                                              1.584309   data required time
---------------------------------------------------------------------------------------------
                                              1.584309   data required time
                                             -2.338956   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754647   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.391915    0.110377    2.339153 v i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              2.339153   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.552502    1.584285   library hold time
                                              1.584285   data required time
---------------------------------------------------------------------------------------------
                                              1.584285   data required time
                                             -2.339153   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754868   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007807    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000179    0.000090    1.000090 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.164739    0.264317    0.233584    1.233673 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.264838    0.009707    1.243380 ^ _395_/B (sky130_fd_sc_hd__or3_4)
    33    0.301230    0.858487    0.725224    1.968604 ^ _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      0.862738    0.049803    2.018407 ^ _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.270666    0.258287    0.217857    2.236264 v _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.272170    0.047024    2.283289 v i_sram.sram0/EN (CF_SRAM_1024x32)
                                              2.283289   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.699031    0.114315    0.814659 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.064659   clock uncertainty
                                  0.000000    1.064659   clock reconvergence pessimism
                                  0.454560    1.519220   library hold time
                                              1.519220   data required time
---------------------------------------------------------------------------------------------
                                              1.519220   data required time
                                             -2.283289   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764069   slack (MET)


Startpoint: wbs_adr_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002733    0.000000    0.000000    1.000000 ^ wbs_adr_i[14] (in)
                                                         wbs_adr_i[14] (net)
                      0.000060    0.000030    1.000030 ^ input6/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.064703    0.198238    0.223357    1.223387 ^ input6/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net6 (net)
                      0.199851    0.014397    1.237784 ^ _387_/A_N (sky130_fd_sc_hd__nand2b_1)
     2    0.015239    0.162880    0.219416    1.457200 ^ _387_/Y (sky130_fd_sc_hd__nand2b_1)
                                                         _007_ (net)
                      0.162888    0.000910    1.458110 ^ _391_/A (sky130_fd_sc_hd__or2_4)
    33    0.223120    0.660848    0.559665    2.017775 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      0.661939    0.022692    2.040467 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.253078    0.221301    0.184542    2.225009 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.264357    0.074346    2.299355 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              2.299355   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.448730    1.476010   library hold time
                                              1.476010   data required time
---------------------------------------------------------------------------------------------
                                              1.476010   data required time
                                             -2.299355   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823345   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388803    0.047592    1.979514 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.274654    0.459752    2.439266 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.279968    0.030730    2.469996 v i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              2.469996   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.568842    1.596122   library hold time
                                              1.596122   data required time
---------------------------------------------------------------------------------------------
                                              1.596122   data required time
                                             -2.469996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.873874   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388803    0.047592    1.979514 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.274654    0.459752    2.439266 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.280888    0.033080    2.472346 v i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              2.472346   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.568628    1.595908   library hold time
                                              1.595908   data required time
---------------------------------------------------------------------------------------------
                                              1.595908   data required time
                                             -2.472346   data arrival time
---------------------------------------------------------------------------------------------
                                              0.876438   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394022    0.057817    1.982324 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.277025    0.460425    2.442749 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.282447    0.031193    2.473942 v i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              2.473942   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.568265    1.595546   library hold time
                                              1.595546   data required time
---------------------------------------------------------------------------------------------
                                              1.595546   data required time
                                             -2.473942   data arrival time
---------------------------------------------------------------------------------------------
                                              0.878396   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388803    0.047592    1.979514 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.274654    0.459752    2.439266 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.281640    0.034875    2.474142 v i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              2.474142   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.568453    1.595733   library hold time
                                              1.595733   data required time
---------------------------------------------------------------------------------------------
                                              1.595733   data required time
                                             -2.474142   data arrival time
---------------------------------------------------------------------------------------------
                                              0.878408   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388803    0.047592    1.979514 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.274654    0.459752    2.439266 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.282557    0.036940    2.476206 v i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              2.476206   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.568240    1.595520   library hold time
                                              1.595520   data required time
---------------------------------------------------------------------------------------------
                                              1.595520   data required time
                                             -2.476206   data arrival time
---------------------------------------------------------------------------------------------
                                              0.880686   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388803    0.047592    1.979514 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.274654    0.459752    2.439266 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.282873    0.037626    2.476892 v i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              2.476892   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.568166    1.595447   library hold time
                                              1.595447   data required time
---------------------------------------------------------------------------------------------
                                              1.595447   data required time
                                             -2.476892   data arrival time
---------------------------------------------------------------------------------------------
                                              0.881445   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394022    0.057817    1.982324 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.277025    0.460425    2.442749 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.283679    0.034269    2.477018 v i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              2.477018   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.567979    1.595259   library hold time
                                              1.595259   data required time
---------------------------------------------------------------------------------------------
                                              1.595259   data required time
                                             -2.477018   data arrival time
---------------------------------------------------------------------------------------------
                                              0.881758   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388803    0.047592    1.979514 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.274654    0.459752    2.439266 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.283158    0.038233    2.477499 v i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              2.477499   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.568100    1.595380   library hold time
                                              1.595380   data required time
---------------------------------------------------------------------------------------------
                                              1.595380   data required time
                                             -2.477499   data arrival time
---------------------------------------------------------------------------------------------
                                              0.882119   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388803    0.047592    1.979514 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.274654    0.459752    2.439266 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.283349    0.038633    2.477899 v i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              2.477899   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.568056    1.595336   library hold time
                                              1.595336   data required time
---------------------------------------------------------------------------------------------
                                              1.595336   data required time
                                             -2.477899   data arrival time
---------------------------------------------------------------------------------------------
                                              0.882563   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388803    0.047592    1.979514 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.274654    0.459752    2.439266 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.283448    0.038840    2.478106 v i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              2.478106   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.568033    1.595313   library hold time
                                              1.595313   data required time
---------------------------------------------------------------------------------------------
                                              1.595313   data required time
                                             -2.478106   data arrival time
---------------------------------------------------------------------------------------------
                                              0.882793   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388803    0.047592    1.979514 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.274654    0.459752    2.439266 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.285991    0.043808    2.483074 v i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              2.483074   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.567431    1.599214   library hold time
                                              1.599214   data required time
---------------------------------------------------------------------------------------------
                                              1.599214   data required time
                                             -2.483074   data arrival time
---------------------------------------------------------------------------------------------
                                              0.883860   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388803    0.047592    1.979514 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.274654    0.459752    2.439266 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.286028    0.043876    2.483142 v i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              2.483142   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.567422    1.599205   library hold time
                                              1.599205   data required time
---------------------------------------------------------------------------------------------
                                              1.599205   data required time
                                             -2.483142   data arrival time
---------------------------------------------------------------------------------------------
                                              0.883937   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388803    0.047592    1.979514 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.274654    0.459752    2.439266 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.286343    0.044453    2.483719 v i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              2.483719   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.567349    1.599132   library hold time
                                              1.599132   data required time
---------------------------------------------------------------------------------------------
                                              1.599132   data required time
                                             -2.483719   data arrival time
---------------------------------------------------------------------------------------------
                                              0.884587   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388803    0.047592    1.979514 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.274654    0.459752    2.439266 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.286439    0.044629    2.483895 v i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              2.483895   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.567327    1.599110   library hold time
                                              1.599110   data required time
---------------------------------------------------------------------------------------------
                                              1.599110   data required time
                                             -2.483895   data arrival time
---------------------------------------------------------------------------------------------
                                              0.884785   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394022    0.057817    1.982324 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.277025    0.460425    2.442749 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.285114    0.037508    2.480258 v i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              2.480258   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.567646    1.594926   library hold time
                                              1.594926   data required time
---------------------------------------------------------------------------------------------
                                              1.594926   data required time
                                             -2.480258   data arrival time
---------------------------------------------------------------------------------------------
                                              0.885332   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388803    0.047592    1.979514 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.274654    0.459752    2.439266 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.286780    0.045241    2.484508 v i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              2.484508   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.567248    1.599031   library hold time
                                              1.599031   data required time
---------------------------------------------------------------------------------------------
                                              1.599031   data required time
                                             -2.484508   data arrival time
---------------------------------------------------------------------------------------------
                                              0.885477   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388803    0.047592    1.979514 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.274654    0.459752    2.439266 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.287131    0.045867    2.485133 v i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              2.485133   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.567166    1.598949   library hold time
                                              1.598949   data required time
---------------------------------------------------------------------------------------------
                                              1.598949   data required time
                                             -2.485133   data arrival time
---------------------------------------------------------------------------------------------
                                              0.886184   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388803    0.047592    1.979514 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.274654    0.459752    2.439266 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.287376    0.046297    2.485564 v i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              2.485564   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.567109    1.598892   library hold time
                                              1.598892   data required time
---------------------------------------------------------------------------------------------
                                              1.598892   data required time
                                             -2.485564   data arrival time
---------------------------------------------------------------------------------------------
                                              0.886672   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394022    0.057817    1.982324 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.277025    0.460425    2.442749 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.285740    0.038835    2.481584 v i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              2.481584   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.567500    1.594780   library hold time
                                              1.594780   data required time
---------------------------------------------------------------------------------------------
                                              1.594780   data required time
                                             -2.481584   data arrival time
---------------------------------------------------------------------------------------------
                                              0.886804   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.388803    0.047592    1.979514 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.274654    0.459752    2.439266 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.287485    0.046487    2.485754 v i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              2.485754   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.567084    1.598867   library hold time
                                              1.598867   data required time
---------------------------------------------------------------------------------------------
                                              1.598867   data required time
                                             -2.485754   data arrival time
---------------------------------------------------------------------------------------------
                                              0.886887   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394022    0.057817    1.982324 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.277025    0.460425    2.442749 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.286177    0.039732    2.482481 v i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              2.482481   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.567398    1.594679   library hold time
                                              1.594679   data required time
---------------------------------------------------------------------------------------------
                                              1.594679   data required time
                                             -2.482481   data arrival time
---------------------------------------------------------------------------------------------
                                              0.887802   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394022    0.057817    1.982324 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.277025    0.460425    2.442749 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.286473    0.040329    2.483078 v i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              2.483078   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.567330    1.594610   library hold time
                                              1.594610   data required time
---------------------------------------------------------------------------------------------
                                              1.594610   data required time
                                             -2.483078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.888468   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394022    0.057817    1.982324 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.277025    0.460425    2.442749 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.286697    0.040774    2.483523 v i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              2.483523   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.567278    1.594558   library hold time
                                              1.594558   data required time
---------------------------------------------------------------------------------------------
                                              1.594558   data required time
                                             -2.483523   data arrival time
---------------------------------------------------------------------------------------------
                                              0.888965   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394022    0.057817    1.982324 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.277025    0.460425    2.442749 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.286794    0.040967    2.483716 v i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              2.483716   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.651779    0.057069    0.777280 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027280   clock uncertainty
                                  0.000000    1.027280   clock reconvergence pessimism
                                  0.567255    1.594535   library hold time
                                              1.594535   data required time
---------------------------------------------------------------------------------------------
                                              1.594535   data required time
                                             -2.483716   data arrival time
---------------------------------------------------------------------------------------------
                                              0.889181   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394022    0.057817    1.982324 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.277025    0.460425    2.442749 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.290198    0.047201    2.489950 v i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              2.489950   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.566453    1.598236   library hold time
                                              1.598236   data required time
---------------------------------------------------------------------------------------------
                                              1.598236   data required time
                                             -2.489950   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891714   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394022    0.057817    1.982324 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.277025    0.460425    2.442749 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.290314    0.047399    2.490148 v i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              2.490148   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.566426    1.598209   library hold time
                                              1.598209   data required time
---------------------------------------------------------------------------------------------
                                              1.598209   data required time
                                             -2.490148   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891939   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394022    0.057817    1.982324 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.277025    0.460425    2.442749 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.290326    0.047420    2.490169 v i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              2.490169   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.566423    1.598206   library hold time
                                              1.598206   data required time
---------------------------------------------------------------------------------------------
                                              1.598206   data required time
                                             -2.490169   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891963   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394022    0.057817    1.982324 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.277025    0.460425    2.442749 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.291170    0.048840    2.491589 v i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              2.491589   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.566227    1.598010   library hold time
                                              1.598010   data required time
---------------------------------------------------------------------------------------------
                                              1.598010   data required time
                                             -2.491589   data arrival time
---------------------------------------------------------------------------------------------
                                              0.893578   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394022    0.057817    1.982324 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.277025    0.460425    2.442749 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.292067    0.050309    2.493058 v i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              2.493058   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.566019    1.597802   library hold time
                                              1.597802   data required time
---------------------------------------------------------------------------------------------
                                              1.597802   data required time
                                             -2.493058   data arrival time
---------------------------------------------------------------------------------------------
                                              0.895256   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394022    0.057817    1.982324 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.277025    0.460425    2.442749 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.292406    0.050853    2.493602 v i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              2.493602   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.565940    1.597723   library hold time
                                              1.597723   data required time
---------------------------------------------------------------------------------------------
                                              1.597723   data required time
                                             -2.493602   data arrival time
---------------------------------------------------------------------------------------------
                                              0.895879   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394022    0.057817    1.982324 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.277025    0.460425    2.442749 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.292659    0.051256    2.494005 v i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              2.494005   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.565881    1.597664   library hold time
                                              1.597664   data required time
---------------------------------------------------------------------------------------------
                                              1.597664   data required time
                                             -2.494005   data arrival time
---------------------------------------------------------------------------------------------
                                              0.896340   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.394022    0.057817    1.982324 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.277025    0.460425    2.442749 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.292753    0.051406    2.494155 v i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              2.494155   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.653125    0.061572    0.781783 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031783   clock uncertainty
                                  0.000000    1.031783   clock reconvergence pessimism
                                  0.565859    1.597642   library hold time
                                              1.597642   data required time
---------------------------------------------------------------------------------------------
                                              1.597642   data required time
                                             -2.494155   data arrival time
---------------------------------------------------------------------------------------------
                                              0.896512   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.409062    0.012884    2.643054 v i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              2.643054   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.549906    1.624531   library hold time
                                              1.624531   data required time
---------------------------------------------------------------------------------------------
                                              1.624531   data required time
                                             -2.643054   data arrival time
---------------------------------------------------------------------------------------------
                                              1.018524   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.398327    0.013284    2.646275 v i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              2.646275   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.551269    1.625894   library hold time
                                              1.625894   data required time
---------------------------------------------------------------------------------------------
                                              1.625894   data required time
                                             -2.646275   data arrival time
---------------------------------------------------------------------------------------------
                                              1.020381   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.410470    0.023630    2.653800 v i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              2.653800   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.549684    1.632181   library hold time
                                              1.632181   data required time
---------------------------------------------------------------------------------------------
                                              1.632181   data required time
                                             -2.653800   data arrival time
---------------------------------------------------------------------------------------------
                                              1.021620   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.410714    0.024971    2.655142 v i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              2.655142   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.549653    1.632150   library hold time
                                              1.632150   data required time
---------------------------------------------------------------------------------------------
                                              1.632150   data required time
                                             -2.655142   data arrival time
---------------------------------------------------------------------------------------------
                                              1.022992   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.399929    0.024598    2.657589 v i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              2.657589   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.551023    1.633519   library hold time
                                              1.633519   data required time
---------------------------------------------------------------------------------------------
                                              1.633519   data required time
                                             -2.657589   data arrival time
---------------------------------------------------------------------------------------------
                                              1.024070   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.410936    0.026119    2.656290 v i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              2.656290   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.549625    1.632121   library hold time
                                              1.632121   data required time
---------------------------------------------------------------------------------------------
                                              1.632121   data required time
                                             -2.656290   data arrival time
---------------------------------------------------------------------------------------------
                                              1.024169   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.411140    0.027127    2.657297 v i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              2.657297   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.549599    1.632095   library hold time
                                              1.632095   data required time
---------------------------------------------------------------------------------------------
                                              1.632095   data required time
                                             -2.657297   data arrival time
---------------------------------------------------------------------------------------------
                                              1.025202   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.400182    0.025881    2.658871 v i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              2.658871   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.550991    1.633487   library hold time
                                              1.633487   data required time
---------------------------------------------------------------------------------------------
                                              1.633487   data required time
                                             -2.658871   data arrival time
---------------------------------------------------------------------------------------------
                                              1.025384   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.411310    0.027930    2.658101 v i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              2.658101   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.549578    1.632074   library hold time
                                              1.632074   data required time
---------------------------------------------------------------------------------------------
                                              1.632074   data required time
                                             -2.658101   data arrival time
---------------------------------------------------------------------------------------------
                                              1.026027   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.400441    0.027121    2.660112 v i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              2.660112   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.550958    1.633454   library hold time
                                              1.633454   data required time
---------------------------------------------------------------------------------------------
                                              1.633454   data required time
                                             -2.660112   data arrival time
---------------------------------------------------------------------------------------------
                                              1.026657   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.411454    0.028593    2.658764 v i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              2.658764   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.549560    1.632056   library hold time
                                              1.632056   data required time
---------------------------------------------------------------------------------------------
                                              1.632056   data required time
                                             -2.658764   data arrival time
---------------------------------------------------------------------------------------------
                                              1.026708   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.411559    0.029066    2.659237 v i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              2.659237   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.549546    1.632042   library hold time
                                              1.632042   data required time
---------------------------------------------------------------------------------------------
                                              1.632042   data required time
                                             -2.659237   data arrival time
---------------------------------------------------------------------------------------------
                                              1.027195   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.411592    0.029214    2.659384 v i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              2.659384   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.549542    1.632038   library hold time
                                              1.632038   data required time
---------------------------------------------------------------------------------------------
                                              1.632038   data required time
                                             -2.659384   data arrival time
---------------------------------------------------------------------------------------------
                                              1.027346   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.400661    0.028127    2.661117 v i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              2.661117   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.550930    1.633426   library hold time
                                              1.633426   data required time
---------------------------------------------------------------------------------------------
                                              1.633426   data required time
                                             -2.661117   data arrival time
---------------------------------------------------------------------------------------------
                                              1.027691   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.400856    0.028986    2.661976 v i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              2.661976   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.550906    1.633402   library hold time
                                              1.633402   data required time
---------------------------------------------------------------------------------------------
                                              1.633402   data required time
                                             -2.661976   data arrival time
---------------------------------------------------------------------------------------------
                                              1.028574   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.400987    0.029549    2.662539 v i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              2.662539   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.550889    1.633385   library hold time
                                              1.633385   data required time
---------------------------------------------------------------------------------------------
                                              1.633385   data required time
                                             -2.662539   data arrival time
---------------------------------------------------------------------------------------------
                                              1.029154   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.401082    0.029948    2.662939 v i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              2.662939   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.550877    1.633373   library hold time
                                              1.633373   data required time
---------------------------------------------------------------------------------------------
                                              1.633373   data required time
                                             -2.662939   data arrival time
---------------------------------------------------------------------------------------------
                                              1.029566   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.401131    0.030151    2.663141 v i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              2.663141   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.710735    0.132152    0.832496 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.082496   clock uncertainty
                                  0.000000    1.082496   clock reconvergence pessimism
                                  0.550871    1.633367   library hold time
                                              1.633367   data required time
---------------------------------------------------------------------------------------------
                                              1.633367   data required time
                                             -2.663141   data arrival time
---------------------------------------------------------------------------------------------
                                              1.029775   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.401943    0.033324    2.666315 v i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              2.666315   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.551144    1.610142   library hold time
                                              1.610142   data required time
---------------------------------------------------------------------------------------------
                                              1.610142   data required time
                                             -2.666315   data arrival time
---------------------------------------------------------------------------------------------
                                              1.056172   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.413239    0.035689    2.665860 v i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              2.665860   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.549709    1.608707   library hold time
                                              1.608707   data required time
---------------------------------------------------------------------------------------------
                                              1.608707   data required time
                                             -2.665860   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057153   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.402718    0.036070    2.669061 v i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              2.669061   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.551045    1.610044   library hold time
                                              1.610044   data required time
---------------------------------------------------------------------------------------------
                                              1.610044   data required time
                                             -2.669061   data arrival time
---------------------------------------------------------------------------------------------
                                              1.059017   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.403099    0.037337    2.670328 v i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              2.670328   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.550997    1.609995   library hold time
                                              1.609995   data required time
---------------------------------------------------------------------------------------------
                                              1.609995   data required time
                                             -2.670328   data arrival time
---------------------------------------------------------------------------------------------
                                              1.060333   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.414394    0.039541    2.669712 v i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              2.669712   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.549562    1.608561   library hold time
                                              1.608561   data required time
---------------------------------------------------------------------------------------------
                                              1.608561   data required time
                                             -2.669712   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061151   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.403406    0.038328    2.671318 v i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              2.671318   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.550958    1.609956   library hold time
                                              1.609956   data required time
---------------------------------------------------------------------------------------------
                                              1.609956   data required time
                                             -2.671318   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061362   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.403658    0.039118    2.672109 v i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              2.672109   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.550926    1.609924   library hold time
                                              1.609924   data required time
---------------------------------------------------------------------------------------------
                                              1.609924   data required time
                                             -2.672109   data arrival time
---------------------------------------------------------------------------------------------
                                              1.062184   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.403860    0.039742    2.672732 v i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              2.672732   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.550900    1.609899   library hold time
                                              1.609899   data required time
---------------------------------------------------------------------------------------------
                                              1.609899   data required time
                                             -2.672732   data arrival time
---------------------------------------------------------------------------------------------
                                              1.062833   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.414958    0.041283    2.671454 v i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              2.671454   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.549491    1.608489   library hold time
                                              1.608489   data required time
---------------------------------------------------------------------------------------------
                                              1.608489   data required time
                                             -2.671454   data arrival time
---------------------------------------------------------------------------------------------
                                              1.062965   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.403989    0.040135    2.673125 v i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              2.673125   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.550884    1.609882   library hold time
                                              1.609882   data required time
---------------------------------------------------------------------------------------------
                                              1.609882   data required time
                                             -2.673125   data arrival time
---------------------------------------------------------------------------------------------
                                              1.063243   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.404055    0.040334    2.673324 v i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              2.673324   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.550875    1.609874   library hold time
                                              1.609874   data required time
---------------------------------------------------------------------------------------------
                                              1.609874   data required time
                                             -2.673324   data arrival time
---------------------------------------------------------------------------------------------
                                              1.063450   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.415597    0.043165    2.673336 v i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              2.673336   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.549410    1.608408   library hold time
                                              1.608408   data required time
---------------------------------------------------------------------------------------------
                                              1.608408   data required time
                                             -2.673336   data arrival time
---------------------------------------------------------------------------------------------
                                              1.064928   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.415858    0.043910    2.674081 v i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              2.674081   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.549376    1.608375   library hold time
                                              1.608375   data required time
---------------------------------------------------------------------------------------------
                                              1.608375   data required time
                                             -2.674081   data arrival time
---------------------------------------------------------------------------------------------
                                              1.065706   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.416074    0.044517    2.674688 v i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              2.674688   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.549349    1.608348   library hold time
                                              1.608348   data required time
---------------------------------------------------------------------------------------------
                                              1.608348   data required time
                                             -2.674688   data arrival time
---------------------------------------------------------------------------------------------
                                              1.066341   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.416217    0.044912    2.675082 v i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              2.675082   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.549331    1.608329   library hold time
                                              1.608329   data required time
---------------------------------------------------------------------------------------------
                                              1.608329   data required time
                                             -2.675082   data arrival time
---------------------------------------------------------------------------------------------
                                              1.066753   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.406968    0.048291    2.681281 v i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              2.681281   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.550487    1.614393   library hold time
                                              1.614393   data required time
---------------------------------------------------------------------------------------------
                                              1.614393   data required time
                                             -2.681281   data arrival time
---------------------------------------------------------------------------------------------
                                              1.066888   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.416291    0.045117    2.675288 v i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              2.675288   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.549321    1.608320   library hold time
                                              1.608320   data required time
---------------------------------------------------------------------------------------------
                                              1.608320   data required time
                                             -2.675288   data arrival time
---------------------------------------------------------------------------------------------
                                              1.066968   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.407060    0.048520    2.681510 v i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              2.681510   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.550475    1.614381   library hold time
                                              1.614381   data required time
---------------------------------------------------------------------------------------------
                                              1.614381   data required time
                                             -2.681510   data arrival time
---------------------------------------------------------------------------------------------
                                              1.067129   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.418298    0.050307    2.680478 v i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              2.680478   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.549048    1.612954   library hold time
                                              1.612954   data required time
---------------------------------------------------------------------------------------------
                                              1.612954   data required time
                                             -2.680478   data arrival time
---------------------------------------------------------------------------------------------
                                              1.067524   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.407501    0.049605    2.682595 v i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              2.682595   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.550419    1.614325   library hold time
                                              1.614325   data required time
---------------------------------------------------------------------------------------------
                                              1.614325   data required time
                                             -2.682595   data arrival time
---------------------------------------------------------------------------------------------
                                              1.068270   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.418957    0.051903    2.682074 v i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              2.682074   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.548964    1.612870   library hold time
                                              1.612870   data required time
---------------------------------------------------------------------------------------------
                                              1.612870   data required time
                                             -2.682074   data arrival time
---------------------------------------------------------------------------------------------
                                              1.069203   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.407957    0.050706    2.683696 v i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              2.683696   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.550361    1.614267   library hold time
                                              1.614267   data required time
---------------------------------------------------------------------------------------------
                                              1.614267   data required time
                                             -2.683696   data arrival time
---------------------------------------------------------------------------------------------
                                              1.069429   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.408276    0.051459    2.684449 v i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              2.684449   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.550321    1.614227   library hold time
                                              1.614227   data required time
---------------------------------------------------------------------------------------------
                                              1.614227   data required time
                                             -2.684449   data arrival time
---------------------------------------------------------------------------------------------
                                              1.070222   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.408526    0.052043    2.685033 v i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              2.685033   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.550289    1.614195   library hold time
                                              1.614195   data required time
---------------------------------------------------------------------------------------------
                                              1.614195   data required time
                                             -2.685033   data arrival time
---------------------------------------------------------------------------------------------
                                              1.070838   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.408692    0.052429    2.685419 v i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              2.685419   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.550268    1.614174   library hold time
                                              1.614174   data required time
---------------------------------------------------------------------------------------------
                                              1.614174   data required time
                                             -2.685419   data arrival time
---------------------------------------------------------------------------------------------
                                              1.071245   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.419834    0.053951    2.684122 v i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              2.684122   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.548853    1.612759   library hold time
                                              1.612759   data required time
---------------------------------------------------------------------------------------------
                                              1.612759   data required time
                                             -2.684122   data arrival time
---------------------------------------------------------------------------------------------
                                              1.071363   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002864    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000077    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075961    0.000211    1.561497 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631018    0.379823    0.363010    1.924507 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.457929    0.133302    2.057809 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.397720    0.575181    2.632990 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.408757    0.052577    2.685568 v i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              2.685568   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.550260    1.614166   library hold time
                                              1.614166   data required time
---------------------------------------------------------------------------------------------
                                              1.614166   data required time
                                             -2.685568   data arrival time
---------------------------------------------------------------------------------------------
                                              1.071402   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.420280    0.054963    2.685134 v i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              2.685134   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.548796    1.612702   library hold time
                                              1.612702   data required time
---------------------------------------------------------------------------------------------
                                              1.612702   data required time
                                             -2.685134   data arrival time
---------------------------------------------------------------------------------------------
                                              1.072432   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.420641    0.055771    2.685942 v i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              2.685942   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.548750    1.612656   library hold time
                                              1.612656   data required time
---------------------------------------------------------------------------------------------
                                              1.612656   data required time
                                             -2.685942   data arrival time
---------------------------------------------------------------------------------------------
                                              1.073286   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.420916    0.056377    2.686548 v i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              2.686548   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.548715    1.612622   library hold time
                                              1.612622   data required time
---------------------------------------------------------------------------------------------
                                              1.612622   data required time
                                             -2.686548   data arrival time
---------------------------------------------------------------------------------------------
                                              1.073926   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.421109    0.056799    2.686969 v i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              2.686969   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.548691    1.612597   library hold time
                                              1.612597   data required time
---------------------------------------------------------------------------------------------
                                              1.612597   data required time
                                             -2.686969   data arrival time
---------------------------------------------------------------------------------------------
                                              1.074372   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002861    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000077    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075961    0.000211    1.561497 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629368    0.379625    0.370425    1.931922 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.445910    0.122047    2.053969 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.408511    0.576201    2.630171 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.421206    0.057011    2.687182 v i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              2.687182   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.548679    1.612585   library hold time
                                              1.612585   data required time
---------------------------------------------------------------------------------------------
                                              1.612585   data required time
                                             -2.687182   data arrival time
---------------------------------------------------------------------------------------------
                                              1.074597   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.456119    0.022529    2.830649 v i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              2.830649   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.544028    1.598559   library hold time
                                              1.598559   data required time
---------------------------------------------------------------------------------------------
                                              1.598559   data required time
                                             -2.830649   data arrival time
---------------------------------------------------------------------------------------------
                                              1.232090   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.459269    0.039682    2.847802 v i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              2.847802   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.543628    1.598160   library hold time
                                              1.598160   data required time
---------------------------------------------------------------------------------------------
                                              1.598160   data required time
                                             -2.847802   data arrival time
---------------------------------------------------------------------------------------------
                                              1.249643   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.473513    0.025748    2.853376 v i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              2.853376   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.541819    1.596350   library hold time
                                              1.596350   data required time
---------------------------------------------------------------------------------------------
                                              1.596350   data required time
                                             -2.853376   data arrival time
---------------------------------------------------------------------------------------------
                                              1.257025   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.462337    0.049531    2.857652 v i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              2.857652   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.543238    1.597770   library hold time
                                              1.597770   data required time
---------------------------------------------------------------------------------------------
                                              1.597770   data required time
                                             -2.857652   data arrival time
---------------------------------------------------------------------------------------------
                                              1.259882   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.474726    0.033034    2.860662 v i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              2.860662   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.541665    1.596196   library hold time
                                              1.596196   data required time
---------------------------------------------------------------------------------------------
                                              1.596196   data required time
                                             -2.860662   data arrival time
---------------------------------------------------------------------------------------------
                                              1.264465   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.465445    0.057207    2.865328 v i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              2.865328   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.542843    1.597375   library hold time
                                              1.597375   data required time
---------------------------------------------------------------------------------------------
                                              1.597375   data required time
                                             -2.865328   data arrival time
---------------------------------------------------------------------------------------------
                                              1.267953   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.476084    0.039177    2.866805 v i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              2.866805   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.541492    1.596024   library hold time
                                              1.596024   data required time
---------------------------------------------------------------------------------------------
                                              1.596024   data required time
                                             -2.866805   data arrival time
---------------------------------------------------------------------------------------------
                                              1.270781   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.468404    0.063384    2.871504 v i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              2.871504   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.542468    1.596999   library hold time
                                              1.596999   data required time
---------------------------------------------------------------------------------------------
                                              1.596999   data required time
                                             -2.871504   data arrival time
---------------------------------------------------------------------------------------------
                                              1.274505   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.477983    0.045961    2.873589 v i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              2.873589   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.541251    1.595783   library hold time
                                              1.595783   data required time
---------------------------------------------------------------------------------------------
                                              1.595783   data required time
                                             -2.873589   data arrival time
---------------------------------------------------------------------------------------------
                                              1.277806   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.480472    0.053141    2.880769 v i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              2.880769   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.693151    0.104188    0.804532 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.054532   clock uncertainty
                                  0.000000    1.054532   clock reconvergence pessimism
                                  0.540935    1.595467   library hold time
                                              1.595467   data required time
---------------------------------------------------------------------------------------------
                                              1.595467   data required time
                                             -2.880769   data arrival time
---------------------------------------------------------------------------------------------
                                              1.285303   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.501515    0.110056    2.918176 v i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              2.918176   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.538229    1.612854   library hold time
                                              1.612854   data required time
---------------------------------------------------------------------------------------------
                                              1.612854   data required time
                                             -2.918176   data arrival time
---------------------------------------------------------------------------------------------
                                              1.305322   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.502771    0.111549    2.919670 v i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              2.919670   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.538123    1.612748   library hold time
                                              1.612748   data required time
---------------------------------------------------------------------------------------------
                                              1.612748   data required time
                                             -2.919670   data arrival time
---------------------------------------------------------------------------------------------
                                              1.306922   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.503774    0.112732    2.920853 v i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              2.920853   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.538039    1.612663   library hold time
                                              1.612663   data required time
---------------------------------------------------------------------------------------------
                                              1.612663   data required time
                                             -2.920853   data arrival time
---------------------------------------------------------------------------------------------
                                              1.308190   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.504855    0.114002    2.922122 v i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              2.922122   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.537947    1.612572   library hold time
                                              1.612572   data required time
---------------------------------------------------------------------------------------------
                                              1.612572   data required time
                                             -2.922122   data arrival time
---------------------------------------------------------------------------------------------
                                              1.309550   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.505478    0.114729    2.922850 v i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              2.922850   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.537895    1.612519   library hold time
                                              1.612519   data required time
---------------------------------------------------------------------------------------------
                                              1.612519   data required time
                                             -2.922850   data arrival time
---------------------------------------------------------------------------------------------
                                              1.310331   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.505972    0.115304    2.923424 v i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              2.923424   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.537853    1.612478   library hold time
                                              1.612478   data required time
---------------------------------------------------------------------------------------------
                                              1.612478   data required time
                                             -2.923424   data arrival time
---------------------------------------------------------------------------------------------
                                              1.310946   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.506310    0.115696    2.923817 v i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              2.923817   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.537825    1.612449   library hold time
                                              1.612449   data required time
---------------------------------------------------------------------------------------------
                                              1.612449   data required time
                                             -2.923817   data arrival time
---------------------------------------------------------------------------------------------
                                              1.311368   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.506460    0.115870    2.923991 v i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              2.923991   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.537812    1.612436   library hold time
                                              1.612436   data required time
---------------------------------------------------------------------------------------------
                                              1.612436   data required time
                                             -2.923991   data arrival time
---------------------------------------------------------------------------------------------
                                              1.311554   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.505784    0.096746    2.924374 v i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              2.924374   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.537869    1.612494   library hold time
                                              1.612494   data required time
---------------------------------------------------------------------------------------------
                                              1.612494   data required time
                                             -2.924374   data arrival time
---------------------------------------------------------------------------------------------
                                              1.311881   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.506756    0.098035    2.925663 v i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              2.925663   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.537787    1.612411   library hold time
                                              1.612411   data required time
---------------------------------------------------------------------------------------------
                                              1.612411   data required time
                                             -2.925663   data arrival time
---------------------------------------------------------------------------------------------
                                              1.313251   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.507627    0.099180    2.926808 v i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              2.926808   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.537713    1.612338   library hold time
                                              1.612338   data required time
---------------------------------------------------------------------------------------------
                                              1.612338   data required time
                                             -2.926808   data arrival time
---------------------------------------------------------------------------------------------
                                              1.314471   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.508358    0.100136    2.927764 v i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              2.927764   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.537652    1.612276   library hold time
                                              1.612276   data required time
---------------------------------------------------------------------------------------------
                                              1.612276   data required time
                                             -2.927764   data arrival time
---------------------------------------------------------------------------------------------
                                              1.315487   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.509141    0.101153    2.928781 v i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              2.928781   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.537586    1.612210   library hold time
                                              1.612210   data required time
---------------------------------------------------------------------------------------------
                                              1.612210   data required time
                                             -2.928781   data arrival time
---------------------------------------------------------------------------------------------
                                              1.316571   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.509580    0.101720    2.929348 v i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              2.929348   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.537549    1.612173   library hold time
                                              1.612173   data required time
---------------------------------------------------------------------------------------------
                                              1.612173   data required time
                                             -2.929348   data arrival time
---------------------------------------------------------------------------------------------
                                              1.317175   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.509816    0.102025    2.929653 v i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              2.929653   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.537529    1.612153   library hold time
                                              1.612153   data required time
---------------------------------------------------------------------------------------------
                                              1.612153   data required time
                                             -2.929653   data arrival time
---------------------------------------------------------------------------------------------
                                              1.317500   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.509967    0.102219    2.929847 v i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              2.929847   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.705364    0.124280    0.824624 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.074625   clock uncertainty
                                  0.000000    1.074625   clock reconvergence pessimism
                                  0.537516    1.612140   library hold time
                                              1.612140   data required time
---------------------------------------------------------------------------------------------
                                              1.612140   data required time
                                             -2.929847   data arrival time
---------------------------------------------------------------------------------------------
                                              1.317707   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.522611    0.133876    2.941996 v i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              2.941996   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.536782    1.595781   library hold time
                                              1.595781   data required time
---------------------------------------------------------------------------------------------
                                              1.595781   data required time
                                             -2.941996   data arrival time
---------------------------------------------------------------------------------------------
                                              1.346216   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.524016    0.135382    2.943503 v i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              2.943503   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.536664    1.595662   library hold time
                                              1.595662   data required time
---------------------------------------------------------------------------------------------
                                              1.595662   data required time
                                             -2.943503   data arrival time
---------------------------------------------------------------------------------------------
                                              1.347841   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.525146    0.136588    2.944709 v i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              2.944709   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.536568    1.595567   library hold time
                                              1.595567   data required time
---------------------------------------------------------------------------------------------
                                              1.595567   data required time
                                             -2.944709   data arrival time
---------------------------------------------------------------------------------------------
                                              1.349142   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.523250    0.118585    2.946213 v i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              2.946213   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.536728    1.595727   library hold time
                                              1.595727   data required time
---------------------------------------------------------------------------------------------
                                              1.595727   data required time
                                             -2.946213   data arrival time
---------------------------------------------------------------------------------------------
                                              1.350486   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.526763    0.138304    2.946424 v i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              2.946424   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.536432    1.595430   library hold time
                                              1.595430   data required time
---------------------------------------------------------------------------------------------
                                              1.595430   data required time
                                             -2.946424   data arrival time
---------------------------------------------------------------------------------------------
                                              1.350994   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.527909    0.139512    2.947633 v i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              2.947633   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.536335    1.595333   library hold time
                                              1.595333   data required time
---------------------------------------------------------------------------------------------
                                              1.595333   data required time
                                             -2.947633   data arrival time
---------------------------------------------------------------------------------------------
                                              1.352299   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.524942    0.120580    2.948208 v i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              2.948208   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.536585    1.595584   library hold time
                                              1.595584   data required time
---------------------------------------------------------------------------------------------
                                              1.595584   data required time
                                             -2.948208   data arrival time
---------------------------------------------------------------------------------------------
                                              1.352624   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.528459    0.140091    2.948211 v i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              2.948211   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.536288    1.595287   library hold time
                                              1.595287   data required time
---------------------------------------------------------------------------------------------
                                              1.595287   data required time
                                             -2.948211   data arrival time
---------------------------------------------------------------------------------------------
                                              1.352925   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.528825    0.140476    2.948596 v i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              2.948596   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.536258    1.595256   library hold time
                                              1.595256   data required time
---------------------------------------------------------------------------------------------
                                              1.595256   data required time
                                             -2.948596   data arrival time
---------------------------------------------------------------------------------------------
                                              1.353340   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.533237    0.145068    2.953188 v i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              2.953188   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.535867    1.599773   library hold time
                                              1.599773   data required time
---------------------------------------------------------------------------------------------
                                              1.599773   data required time
                                             -2.953188   data arrival time
---------------------------------------------------------------------------------------------
                                              1.353416   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.529012    0.140671    2.948792 v i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              2.948792   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.536242    1.595240   library hold time
                                              1.595240   data required time
---------------------------------------------------------------------------------------------
                                              1.595240   data required time
                                             -2.948792   data arrival time
---------------------------------------------------------------------------------------------
                                              1.353551   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.525917    0.121722    2.949350 v i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              2.949350   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.536503    1.595501   library hold time
                                              1.595501   data required time
---------------------------------------------------------------------------------------------
                                              1.595501   data required time
                                             -2.949350   data arrival time
---------------------------------------------------------------------------------------------
                                              1.353849   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.526734    0.122674    2.950302 v i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              2.950302   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.536434    1.595433   library hold time
                                              1.595433   data required time
---------------------------------------------------------------------------------------------
                                              1.595433   data required time
                                             -2.950302   data arrival time
---------------------------------------------------------------------------------------------
                                              1.354870   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.534610    0.146482    2.954603 v i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              2.954603   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.535751    1.599657   library hold time
                                              1.599657   data required time
---------------------------------------------------------------------------------------------
                                              1.599657   data required time
                                             -2.954603   data arrival time
---------------------------------------------------------------------------------------------
                                              1.354946   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.530972    0.127553    2.955181 v i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              2.955181   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.536058    1.599964   library hold time
                                              1.599964   data required time
---------------------------------------------------------------------------------------------
                                              1.599964   data required time
                                             -2.955181   data arrival time
---------------------------------------------------------------------------------------------
                                              1.355217   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.527389    0.123435    2.951063 v i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              2.951063   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.536379    1.595377   library hold time
                                              1.595377   data required time
---------------------------------------------------------------------------------------------
                                              1.595377   data required time
                                             -2.951063   data arrival time
---------------------------------------------------------------------------------------------
                                              1.355686   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.535703    0.147604    2.955725 v i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              2.955725   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.535658    1.599565   library hold time
                                              1.599565   data required time
---------------------------------------------------------------------------------------------
                                              1.599565   data required time
                                             -2.955725   data arrival time
---------------------------------------------------------------------------------------------
                                              1.356160   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.527881    0.124004    2.951632 v i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              2.951632   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.536337    1.595336   library hold time
                                              1.595336   data required time
---------------------------------------------------------------------------------------------
                                              1.595336   data required time
                                             -2.951632   data arrival time
---------------------------------------------------------------------------------------------
                                              1.356296   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.531932    0.128644    2.956272 v i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              2.956272   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.535977    1.599883   library hold time
                                              1.599883   data required time
---------------------------------------------------------------------------------------------
                                              1.599883   data required time
                                             -2.956272   data arrival time
---------------------------------------------------------------------------------------------
                                              1.356390   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.528208    0.124383    2.952010 v i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              2.952010   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.536310    1.595308   library hold time
                                              1.595308   data required time
---------------------------------------------------------------------------------------------
                                              1.595308   data required time
                                             -2.952010   data arrival time
---------------------------------------------------------------------------------------------
                                              1.356702   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.528375    0.124575    2.952203 v i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              2.952203   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.663700    0.088787    0.808998 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.058998   clock uncertainty
                                  0.000000    1.058998   clock reconvergence pessimism
                                  0.536296    1.595294   library hold time
                                              1.595294   data required time
---------------------------------------------------------------------------------------------
                                              1.595294   data required time
                                             -2.952203   data arrival time
---------------------------------------------------------------------------------------------
                                              1.356909   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.536937    0.148865    2.956985 v i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              2.956985   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.535554    1.599460   library hold time
                                              1.599460   data required time
---------------------------------------------------------------------------------------------
                                              1.599460   data required time
                                             -2.956985   data arrival time
---------------------------------------------------------------------------------------------
                                              1.357525   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.532970    0.129819    2.957447 v i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              2.957447   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.535889    1.599795   library hold time
                                              1.599795   data required time
---------------------------------------------------------------------------------------------
                                              1.599795   data required time
                                             -2.957447   data arrival time
---------------------------------------------------------------------------------------------
                                              1.357652   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.537645    0.149586    2.957707 v i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              2.957707   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.535495    1.599401   library hold time
                                              1.599401   data required time
---------------------------------------------------------------------------------------------
                                              1.599401   data required time
                                             -2.957707   data arrival time
---------------------------------------------------------------------------------------------
                                              1.358306   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.533838    0.130797    2.958425 v i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              2.958425   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.535816    1.599722   library hold time
                                              1.599722   data required time
---------------------------------------------------------------------------------------------
                                              1.599722   data required time
                                             -2.958425   data arrival time
---------------------------------------------------------------------------------------------
                                              1.358703   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.538143    0.150092    2.958212 v i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              2.958212   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.535452    1.599359   library hold time
                                              1.599359   data required time
---------------------------------------------------------------------------------------------
                                              1.599359   data required time
                                             -2.958212   data arrival time
---------------------------------------------------------------------------------------------
                                              1.358854   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.538505    0.150460    2.958580 v i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              2.958580   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.535422    1.599328   library hold time
                                              1.599328   data required time
---------------------------------------------------------------------------------------------
                                              1.599328   data required time
                                             -2.958580   data arrival time
---------------------------------------------------------------------------------------------
                                              1.359253   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002862    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000077    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.075993    0.561284    1.561322 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075993    0.000211    1.561533 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440776    0.260336    0.251553    1.813086 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.261270    0.016256    1.829342 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542710    0.329986    0.399434    2.228776 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357832    0.072520    2.301296 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.454864    0.506825    2.808120 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.538705    0.150662    2.958783 v i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              2.958783   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.535405    1.599311   library hold time
                                              1.599311   data required time
---------------------------------------------------------------------------------------------
                                              1.599311   data required time
                                             -2.958783   data arrival time
---------------------------------------------------------------------------------------------
                                              1.359472   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.534534    0.131579    2.959207 v i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              2.959207   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.535757    1.599663   library hold time
                                              1.599663   data required time
---------------------------------------------------------------------------------------------
                                              1.599663   data required time
                                             -2.959207   data arrival time
---------------------------------------------------------------------------------------------
                                              1.359544   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.535050    0.132157    2.959785 v i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              2.959785   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.535713    1.599620   library hold time
                                              1.599620   data required time
---------------------------------------------------------------------------------------------
                                              1.599620   data required time
                                             -2.959785   data arrival time
---------------------------------------------------------------------------------------------
                                              1.360165   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.535406    0.132554    2.960182 v i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              2.960182   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.535684    1.599590   library hold time
                                              1.599590   data required time
---------------------------------------------------------------------------------------------
                                              1.599590   data required time
                                             -2.960182   data arrival time
---------------------------------------------------------------------------------------------
                                              1.360592   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002834    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000076    0.000038    1.000038 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007209    0.075961    0.561248    1.561286 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075961    0.000211    1.561497 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446502    0.255802    0.243184    1.804681 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.256553    0.015141    1.819823 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554704    0.337358    0.417655    2.237478 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.356471    0.061940    2.299418 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.471822    0.528210    2.827628 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.535590    0.132759    2.960387 v i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              2.960387   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.120272    0.007835    0.194165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.640765    0.644236    0.526046    0.720211 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.666035    0.093695    0.813906 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.063906   clock uncertainty
                                  0.000000    1.063906   clock reconvergence pessimism
                                  0.535668    1.599574   library hold time
                                              1.599574   data required time
---------------------------------------------------------------------------------------------
                                              1.599574   data required time
                                             -2.960387   data arrival time
---------------------------------------------------------------------------------------------
                                              1.360813   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.119459    0.176640    0.186330 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.121304    0.011751    0.198080 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663669    0.666925    0.502264    0.700344 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.696367    0.109848    0.810192 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.020701    0.188455    0.581551    1.391743 ^ _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.188466    0.001593    1.393336 ^ output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000376    0.021647    0.089962    1.483298 ^ output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.021647    0.000004    1.483301 ^ wbs_ack_o (out)
                                              1.483301   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.483301   data arrival time
---------------------------------------------------------------------------------------------
                                              2.233301   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.298468    0.043747    1.957626 v _433_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.003561    0.034991    0.208252    2.165878 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.034991    0.000118    2.165995 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.001029    0.017642    0.073006    2.239001 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.017642    0.000015    2.239016 v wbs_dat_o[0] (out)
                                              2.239016   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.239016   data arrival time
---------------------------------------------------------------------------------------------
                                              2.989016   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.298306    0.043432    1.957310 v _553_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.054709    0.089857    0.310268    2.267578 v _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.095114    0.016565    2.284143 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000406    0.015020    0.095197    2.379340 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.015020    0.000004    2.379344 v wbs_dat_o[14] (out)
                                              2.379344   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.379344   data arrival time
---------------------------------------------------------------------------------------------
                                              3.129344   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.291415    0.026454    1.940332 v _631_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.071157    0.109541    0.320550    2.260883 v _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.117034    0.021944    2.282827 v output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000413    0.015433    0.104803    2.387630 v output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.015433    0.000004    2.387634 v wbs_dat_o[23] (out)
                                              2.387634   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.387634   data arrival time
---------------------------------------------------------------------------------------------
                                              3.137634   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.288775    0.014411    1.928289 v _605_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.087065    0.125914    0.342647    2.270936 v _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.126278    0.005893    2.276829 v output67/A (sky130_fd_sc_hd__buf_1)
     1    0.001014    0.018722    0.112439    2.389268 v output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.018722    0.000012    2.389281 v wbs_dat_o[20] (out)
                                              2.389281   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.389281   data arrival time
---------------------------------------------------------------------------------------------
                                              3.139281   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.298558    0.043922    1.957800 v _449_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.025626    0.127088    0.324325    2.282125 v _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.127123    0.002031    2.284156 v output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000813    0.017723    0.111345    2.395501 v output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.017723    0.000008    2.395509 v wbs_dat_o[2] (out)
                                              2.395509   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.395509   data arrival time
---------------------------------------------------------------------------------------------
                                              3.145509   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.298771    0.044334    1.958212 v _441_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.026171    0.129120    0.326103    2.284315 v _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.129171    0.002410    2.286725 v output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000781    0.017623    0.111774    2.398499 v output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.017623    0.000008    2.398507 v wbs_dat_o[1] (out)
                                              2.398507   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.398507   data arrival time
---------------------------------------------------------------------------------------------
                                              3.148507   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.290872    0.024546    1.938425 v _587_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.081384    0.123522    0.323635    2.262060 v _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.133155    0.026440    2.288499 v output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000406    0.015828    0.110470    2.398969 v output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.015828    0.000004    2.398973 v wbs_dat_o[18] (out)
                                              2.398973   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.398973   data arrival time
---------------------------------------------------------------------------------------------
                                              3.148973   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.291589    0.027032    1.940910 v _579_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.080880    0.122792    0.324231    2.265141 v _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.131742    0.025468    2.290609 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000493    0.016235    0.110618    2.401227 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.016235    0.000006    2.401233 v wbs_dat_o[17] (out)
                                              2.401233   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.401233   data arrival time
---------------------------------------------------------------------------------------------
                                              3.151233   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.293917    0.033713    1.947591 v _414_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.076086    0.115608    0.327201    2.274792 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.122074    0.021250    2.296042 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000368    0.015279    0.106693    2.402735 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.015279    0.000004    2.402739 v wbs_dat_o[30] (out)
                                              2.402739   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.402739   data arrival time
---------------------------------------------------------------------------------------------
                                              3.152739   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.291848    0.027866    1.941744 v _621_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.084425    0.124635    0.334315    2.276059 v _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.130382    0.020756    2.296815 v output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000407    0.015746    0.109609    2.406425 v output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.015746    0.000004    2.406429 v wbs_dat_o[22] (out)
                                              2.406429   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.406429   data arrival time
---------------------------------------------------------------------------------------------
                                              3.156429   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.298267    0.043355    1.957233 v _457_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.028094    0.137427    0.331507    2.288740 v _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.137538    0.003526    2.292266 v output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000886    0.018418    0.115138    2.407404 v output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.018418    0.000011    2.407415 v wbs_dat_o[3] (out)
                                              2.407415   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.407415   data arrival time
---------------------------------------------------------------------------------------------
                                              3.157414   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.290636    0.023660    1.937539 v _597_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.088270    0.131934    0.326340    2.263879 v _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.143947    0.030335    2.294214 v output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000495    0.016630    0.114457    2.408671 v output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.016630    0.000006    2.408677 v wbs_dat_o[19] (out)
                                              2.408677   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.408677   data arrival time
---------------------------------------------------------------------------------------------
                                              3.158677   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.298320    0.043458    1.957336 v _485_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.047778    0.121493    0.335386    2.292722 v _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.122632    0.009519    2.302241 v output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000394    0.015428    0.107093    2.409333 v output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.015428    0.000003    2.409337 v wbs_dat_o[6] (out)
                                              2.409337   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.409337   data arrival time
---------------------------------------------------------------------------------------------
                                              3.159337   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.294098    0.034172    1.948051 v _406_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.081915    0.122203    0.324098    2.272149 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.135097    0.030103    2.302251 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000461    0.016177    0.111453    2.413704 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.016177    0.000006    2.413710 v wbs_dat_o[29] (out)
                                              2.413710   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.413710   data arrival time
---------------------------------------------------------------------------------------------
                                              3.163710   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.298694    0.044185    1.958064 v _475_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.048198    0.122586    0.335776    2.293839 v _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.123852    0.010068    2.303908 v output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000793    0.017517    0.110173    2.414081 v output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.017517    0.000008    2.414089 v wbs_dat_o[5] (out)
                                              2.414089   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.414089   data arrival time
---------------------------------------------------------------------------------------------
                                              3.164089   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.296169    0.039016    1.952894 v _543_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.081166    0.121501    0.332289    2.285184 v _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.127249    0.020501    2.305685 v output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000457    0.015909    0.108969    2.414654 v output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.015909    0.000005    2.414658 v wbs_dat_o[13] (out)
                                              2.414658   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.414658   data arrival time
---------------------------------------------------------------------------------------------
                                              3.164658   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.289717    0.019750    1.933628 v _613_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.095506    0.140573    0.329229    2.262857 v _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.156419    0.035665    2.298522 v output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000498    0.017043    0.118394    2.416916 v output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.017043    0.000006    2.416922 v wbs_dat_o[21] (out)
                                              2.416922   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.416922   data arrival time
---------------------------------------------------------------------------------------------
                                              3.166921   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.298307    0.043433    1.957312 v _465_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.030850    0.149410    0.340427    2.297739 v _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.149657    0.004466    2.302205 v output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000852    0.018624    0.118743    2.420948 v output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.018624    0.000010    2.420958 v wbs_dat_o[4] (out)
                                              2.420958   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.420958   data arrival time
---------------------------------------------------------------------------------------------
                                              3.170958   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.297740    0.042307    1.956185 v _503_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.051225    0.129153    0.339411    2.295596 v _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.130799    0.011758    2.307354 v output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001169    0.019659    0.114934    2.422288 v output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.019659    0.000016    2.422305 v wbs_dat_o[8] (out)
                                              2.422305   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.422305   data arrival time
---------------------------------------------------------------------------------------------
                                              3.172305   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.293705    0.033169    1.947047 v _665_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.087793    0.130105    0.330817    2.277864 v _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.141684    0.029599    2.307463 v output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000829    0.018256    0.116056    2.423519 v output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.018256    0.000010    2.423530 v wbs_dat_o[27] (out)
                                              2.423530   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.423530   data arrival time
---------------------------------------------------------------------------------------------
                                              3.173530   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.294182    0.034384    1.948262 v _422_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.089684    0.132662    0.327493    2.275755 v _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.149615    0.035686    2.311441 v output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000428    0.016462    0.115769    2.427210 v output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.016462    0.000005    2.427215 v wbs_dat_o[31] (out)
                                              2.427215   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.427215   data arrival time
---------------------------------------------------------------------------------------------
                                              3.177215   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.292035    0.028451    1.942329 v _571_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.061412    0.150371    0.354709    2.297038 v _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.151918    0.012369    2.309407 v output62/A (sky130_fd_sc_hd__buf_1)
     1    0.000990    0.019394    0.120423    2.429830 v output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.019394    0.000012    2.429842 v wbs_dat_o[16] (out)
                                              2.429842   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.429842   data arrival time
---------------------------------------------------------------------------------------------
                                              3.179842   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.298487    0.043785    1.957664 v _495_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.055840    0.139274    0.346121    2.303785 v _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.141184    0.013168    2.316952 v output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000464    0.016383    0.113378    2.430331 v output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.016383    0.000005    2.430336 v wbs_dat_o[7] (out)
                                              2.430336   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.430336   data arrival time
---------------------------------------------------------------------------------------------
                                              3.180336   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.292129    0.028740    1.942618 v _641_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.096723    0.142100    0.330329    2.272947 v _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.158340    0.036279    2.309227 v output71/A (sky130_fd_sc_hd__buf_1)
     1    0.000900    0.019134    0.121826    2.431052 v output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.019134    0.000010    2.431062 v wbs_dat_o[24] (out)
                                              2.431062   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.431062   data arrival time
---------------------------------------------------------------------------------------------
                                              3.181062   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.292941    0.031111    1.944989 v _563_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.072223    0.177032    0.339974    2.284963 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.180925    0.021049    2.306012 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000416    0.017389    0.125481    2.431493 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.017389    0.000004    2.431497 v wbs_dat_o[15] (out)
                                              2.431497   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.431497   data arrival time
---------------------------------------------------------------------------------------------
                                              3.181496   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.292768    0.030622    1.944501 v _649_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.100192    0.146663    0.331406    2.275907 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.164375    0.038449    2.314356 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000480    0.017199    0.120758    2.435113 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.017199    0.000006    2.435119 v wbs_dat_o[25] (out)
                                              2.435119   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.435119   data arrival time
---------------------------------------------------------------------------------------------
                                              3.185119   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.293293    0.032075    1.945954 v _657_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.102093    0.148975    0.332385    2.278338 v _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.167664    0.039786    2.318124 v output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000391    0.016838    0.121153    2.439277 v output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.016838    0.000004    2.439281 v wbs_dat_o[26] (out)
                                              2.439281   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.439281   data arrival time
---------------------------------------------------------------------------------------------
                                              3.189281   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.297674    0.042174    1.956053 v _511_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.062229    0.153406    0.354355    2.310408 v _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.155975    0.015993    2.326401 v output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000433    0.016690    0.117796    2.444196 v output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.016690    0.000005    2.444201 v wbs_dat_o[9] (out)
                                              2.444201   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.444201   data arrival time
---------------------------------------------------------------------------------------------
                                              3.194201   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.296641    0.040035    1.953913 v _519_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.063860    0.157151    0.356001    2.309914 v _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.159810    0.016476    2.326390 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000445    0.016872    0.119078    2.445468 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.016872    0.000005    2.445473 v wbs_dat_o[10] (out)
                                              2.445473   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.445473   data arrival time
---------------------------------------------------------------------------------------------
                                              3.195473   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.296562    0.039867    1.953745 v _535_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.063682    0.157111    0.354324    2.308069 v _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.160644    0.018847    2.326916 v output58/A (sky130_fd_sc_hd__buf_1)
     1    0.001027    0.019851    0.123455    2.450371 v output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.019851    0.000013    2.450385 v wbs_dat_o[12] (out)
                                              2.450385   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.450385   data arrival time
---------------------------------------------------------------------------------------------
                                              3.200384   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.297450    0.041721    1.955599 v _527_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.065234    0.157886    0.364169    2.319768 v _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.159574    0.013208    2.332976 v output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000455    0.016919    0.119078    2.452055 v output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.016919    0.000004    2.452059 v wbs_dat_o[11] (out)
                                              2.452059   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.452059   data arrival time
---------------------------------------------------------------------------------------------
                                              3.202059   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002462    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071531    0.145675    0.209363    1.209390 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.148148    0.015180    1.224570 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045563    0.121999    0.303901    1.528471 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.122008    0.001442    1.529913 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.236869    0.287787    0.383965    1.913878 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.293456    0.032512    1.946390 v _673_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.111360    0.160530    0.334386    2.280777 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.185352    0.047574    2.328350 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000918    0.020066    0.130520    2.458870 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.020066    0.000012    2.458883 v wbs_dat_o[28] (out)
                                              2.458883   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.458883   data arrival time
---------------------------------------------------------------------------------------------
                                              3.208883   slack (MET)



