-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_ap_vld : IN STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (143 downto 0);
    y_0_V : OUT STD_LOGIC_VECTOR (8 downto 0);
    y_0_V_ap_vld : OUT STD_LOGIC;
    y_1_V : OUT STD_LOGIC_VECTOR (8 downto 0);
    y_1_V_ap_vld : OUT STD_LOGIC;
    y_2_V : OUT STD_LOGIC_VECTOR (8 downto 0);
    y_2_V_ap_vld : OUT STD_LOGIC;
    y_3_V : OUT STD_LOGIC_VECTOR (8 downto 0);
    y_3_V_ap_vld : OUT STD_LOGIC;
    y_4_V : OUT STD_LOGIC_VECTOR (8 downto 0);
    y_4_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.373000,HLS_SYN_LAT=12,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=51,HLS_SYN_FF=6970,HLS_SYN_LUT=26917,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv144_lc_1 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_86 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000110";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_30 : STD_LOGIC_VECTOR (11 downto 0) := "000000110000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv9_1FC : STD_LOGIC_VECTOR (8 downto 0) := "111111100";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv11_118 : STD_LOGIC_VECTOR (10 downto 0) := "00100011000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv12_18 : STD_LOGIC_VECTOR (11 downto 0) := "000000011000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_19 : STD_LOGIC_VECTOR (9 downto 0) := "0000011001";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv15_340 : STD_LOGIC_VECTOR (14 downto 0) := "000001101000000";
    constant ap_const_lv33_1F8000000 : STD_LOGIC_VECTOR (32 downto 0) := "111111000000000000000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv30_3F000000 : STD_LOGIC_VECTOR (29 downto 0) := "111111000000000000000000000000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv12_27 : STD_LOGIC_VECTOR (11 downto 0) := "000000100111";
    constant ap_const_lv12_16 : STD_LOGIC_VECTOR (11 downto 0) := "000000010110";
    constant ap_const_lv12_8 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_const_lv27_7E40000 : STD_LOGIC_VECTOR (26 downto 0) := "111111001000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_V_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_V_preg : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_V_in_sig : STD_LOGIC_VECTOR (143 downto 0);
    signal x_V_ap_vld_preg : STD_LOGIC := '0';
    signal x_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Val2_7_fu_288_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_7_reg_1259 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_1_fu_298_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_1_reg_1269 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_8_reg_1275 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_reg_1285 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_reg_1285_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_reg_1285_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_reg_1285_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_reg_1285_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_reg_1285_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_reg_1285_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_19_fu_340_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_19_reg_1303 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_8_reg_1318 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_21_fu_431_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_21_reg_1323 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_21_reg_1323_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_21_reg_1323_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_21_reg_1323_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_21_reg_1323_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_21_reg_1323_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_21_reg_1323_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_21_reg_1323_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_29_fu_462_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_29_reg_1333 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_29_reg_1333_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_29_reg_1333_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_29_reg_1333_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_29_reg_1333_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_29_reg_1333_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_29_reg_1333_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln_reg_1338 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_4_reg_1363 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_6_reg_1368 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_9_reg_1373 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_s_reg_1378 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_fu_714_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_reg_1383 : STD_LOGIC_VECTOR (9 downto 0);
    signal outcos_V_reg_1388 : STD_LOGIC_VECTOR (4 downto 0);
    signal outcos_V_9_reg_1393 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_13_fu_746_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_13_reg_1399 : STD_LOGIC_VECTOR (11 downto 0);
    signal outcos_V_3_reg_1405 : STD_LOGIC_VECTOR (4 downto 0);
    signal outcos_V_3_reg_1405_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_1_reg_1410 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1213_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_5_reg_1415 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_6_fu_820_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_6_reg_1420 : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_4_reg_1425 : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_4_reg_1425_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_5_reg_1430 : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_5_reg_1430_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_5_reg_1430_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal outcos_V_2_reg_1435 : STD_LOGIC_VECTOR (4 downto 0);
    signal outcos_V_2_reg_1435_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal outcos_V_2_reg_1435_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal outcos_V_2_reg_1435_pp0_iter11_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_15_fu_1221_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_15_reg_1440 : STD_LOGIC_VECTOR (24 downto 0);
    signal ret_V_16_fu_879_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_16_reg_1445 : STD_LOGIC_VECTOR (5 downto 0);
    signal outsin_V_8_reg_1450 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln708_1_reg_1455 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_1_reg_1455_pp0_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_1_reg_1455_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_12_fu_1227_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_12_reg_1460 : STD_LOGIC_VECTOR (23 downto 0);
    signal outsin_V_11_reg_1465 : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_11_reg_1465_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_11_reg_1465_pp0_iter11_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1192_3_fu_1233_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln1192_3_reg_1470 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_19_fu_1025_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_19_reg_1475 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_23_fu_1239_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_23_reg_1480 : STD_LOGIC_VECTOR (21 downto 0);
    signal outcos_V_5_reg_1485 : STD_LOGIC_VECTOR (4 downto 0);
    signal outcos_V_6_reg_1490 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1192_fu_1071_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln1192_reg_1495 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln708_7_reg_1500 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_7_reg_1500_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1192_6_fu_1245_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln1192_6_reg_1505 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_28_fu_1120_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_28_reg_1510 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1192_1_fu_1129_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln1192_1_reg_1515 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln708_10_reg_1520 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_203_in_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_203_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_203_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_203_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call60 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call60 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call60 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call60 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call60 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call60 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call60 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call60 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call60 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call60 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call60 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call60 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call60 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp20 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_208_in_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_208_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_208_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_208_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call66 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call66 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call66 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call66 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call66 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call66 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call66 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call66 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call66 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call66 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call66 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call66 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call66 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp22 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_213_in_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_213_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_213_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_213_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call84 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call84 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call84 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call84 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call84 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call84 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call84 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call84 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call84 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call84 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call84 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call84 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call84 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp24 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_218_in_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_218_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_218_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_218_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call146 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call146 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call146 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call146 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call146 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call146 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call146 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call146 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call146 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call146 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call146 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call146 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call146 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp32 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_223_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_223_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_223_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call17 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call17 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call17 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call17 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call17 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call17 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call17 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call17 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call17 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call17 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call17 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call17 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call17 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp41 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_228_in_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_228_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_228_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_228_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call20 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call20 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call20 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call20 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call20 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call20 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call20 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call20 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call20 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call20 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call20 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call20 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call20 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp43 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_233_in_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_233_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_233_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_233_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call48 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call48 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call48 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call48 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call48 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call48 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call48 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call48 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call48 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call48 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call48 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call48 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call48 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp58 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_238_in_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_238_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_238_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_238_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call72 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call72 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call72 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call72 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call72 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call72 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call72 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call72 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call72 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call72 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call72 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call72 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call72 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp62 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_243_in_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_243_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_243_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_243_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call79 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call79 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call79 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call79 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call79 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call79 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call79 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call79 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call79 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call79 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call79 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call79 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call79 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp65 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_248_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_248_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_248_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call96 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call96 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call96 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call96 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call96 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call96 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call96 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call96 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call96 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call96 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call96 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call96 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call96 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp67 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_253_in_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_253_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_253_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_253_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call101 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call101 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call101 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call101 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call101 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call101 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call101 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call101 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call101 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call101 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call101 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call101 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call101 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp69 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_258_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_258_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_258_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call183 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call183 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call183 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call183 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call183 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call183 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call183 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call183 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call183 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call183 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call183 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call183 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call183 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp94 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_263_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_263_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_263_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call33 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call33 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call33 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call33 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call33 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call33 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call33 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call33 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call33 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call33 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call33 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call33 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call33 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp106 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_268_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_268_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_268_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call120 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call120 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call120 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call120 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call120 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call120 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call120 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call120 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call120 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call120 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call120 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call120 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call120 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp115 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_273_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_273_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_273_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call167 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call167 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call167 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call167 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call167 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call167 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call167 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call167 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call167 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call167 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call167 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call167 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call167 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp117 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_278_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_278_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_278_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call193 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call193 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call193 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call193 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call193 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call193 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call193 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call193 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call193 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call193 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call193 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call193 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call193 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp119 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_283_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_283_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_283_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call206 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call206 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call206 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call206 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call206 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call206 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call206 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call206 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call206 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call206 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call206 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call206 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call206 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp120 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_5_fu_351_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1118_6_fu_369_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1192_5_fu_377_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1_fu_361_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_10_fu_381_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_29_fu_387_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1175_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_2_fu_425_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln703_1_fu_428_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_445_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_1_fu_452_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1118_fu_456_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_fu_442_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_1_fu_471_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_2_fu_468_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_3_fu_478_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_30_fu_482_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_1_fu_488_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_22_fu_494_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_fu_510_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_34_fu_527_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal rhs_V_2_fu_550_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_26_fu_553_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal lhs_V_3_fu_559_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_9_fu_563_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1184_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_7_fu_592_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln1118_8_fu_603_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_10_fu_610_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1192_12_fu_614_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1193_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1204_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_9_fu_652_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_12_fu_659_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1192_4_fu_589_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_39_fu_663_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_18_fu_669_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_34_fu_675_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_5_fu_691_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_33_fu_694_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln703_3_fu_704_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_24_fu_708_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln703_fu_732_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_11_fu_736_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_13_fu_746_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln1116_2_fu_742_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_13_fu_746_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_V_1_fu_770_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_8_fu_786_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_37_fu_802_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_36_fu_796_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_37_fu_802_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_35_fu_790_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal lhs_V_1_fu_808_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_37_fu_802_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln728_2_fu_816_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1118_fu_838_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_38_fu_843_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_5_fu_848_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_7_fu_855_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_28_fu_859_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln1192_fu_865_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1116_1_fu_799_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln1118_2_fu_893_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_4_fu_901_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_3_fu_911_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1118_2_fu_905_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_5_fu_919_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_fu_929_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_31_fu_923_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln700_fu_940_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln728_3_fu_936_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln700_fu_944_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_32_fu_957_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_fu_954_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_32_fu_957_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_32_fu_957_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal rhs_V_fu_963_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln700_1_fu_950_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln728_fu_971_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_23_fu_975_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_17_fu_1004_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_16_fu_1001_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_17_fu_1004_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_17_fu_1004_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_19_fu_1025_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_18_fu_1021_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_19_fu_1025_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_20_fu_1034_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln1116_6_fu_1031_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_20_fu_1034_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_22_fu_1043_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_21_fu_1040_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_22_fu_1043_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_20_fu_1034_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_22_fu_1043_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1192_fu_1071_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1192_fu_1071_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1192_4_fu_1080_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1192_4_fu_1080_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_31_fu_1085_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_25_fu_1104_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_24_fu_1101_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_25_fu_1104_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_25_fu_1104_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_28_fu_1120_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_27_fu_1117_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_28_fu_1120_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1192_1_fu_1129_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1192_7_fu_1137_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1192_7_fu_1137_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_35_fu_1142_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1251_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1175_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1175_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1184_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_7_fu_569_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1184_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1184_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1193_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1204_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1204_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1204_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1251_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to11 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component generic_sincos_9_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_V : IN STD_LOGIC_VECTOR (8 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_mac_muladd_7ns_9s_12ns_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component myproject_mac_mulsub_11s_11s_12ns_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component myproject_mac_muladd_6ns_9s_5ns_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component myproject_mac_mul_sub_5s_10s_8s_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component myproject_mul_mul_10s_15s_25_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component myproject_mul_mul_10s_14s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_10s_25s_33_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (24 downto 0);
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component myproject_mul_mul_10s_12s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mul_mul_10s_22s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component myproject_mac_muladd_5s_27s_22s_27_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (26 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;



begin
    grp_generic_sincos_9_6_s_fu_203 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_9_6_s_fu_203_in_V,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_203_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_203_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_203_ap_ce);

    grp_generic_sincos_9_6_s_fu_208 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_9_6_s_fu_208_in_V,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_208_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_208_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_208_ap_ce);

    grp_generic_sincos_9_6_s_fu_213 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_9_6_s_fu_213_in_V,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_213_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_213_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_213_ap_ce);

    grp_generic_sincos_9_6_s_fu_218 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_9_6_s_fu_218_in_V,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_218_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_218_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_218_ap_ce);

    grp_generic_sincos_9_6_s_fu_223 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_8_reg_1275,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_223_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_223_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_223_ap_ce);

    grp_generic_sincos_9_6_s_fu_228 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_9_6_s_fu_228_in_V,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_228_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_228_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_228_ap_ce);

    grp_generic_sincos_9_6_s_fu_233 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_9_6_s_fu_233_in_V,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_233_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_233_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_233_ap_ce);

    grp_generic_sincos_9_6_s_fu_238 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_9_6_s_fu_238_in_V,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_238_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_238_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_238_ap_ce);

    grp_generic_sincos_9_6_s_fu_243 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_9_6_s_fu_243_in_V,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_243_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_243_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_243_ap_ce);

    grp_generic_sincos_9_6_s_fu_248 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_7_reg_1259,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_248_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_248_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_248_ap_ce);

    grp_generic_sincos_9_6_s_fu_253 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_9_6_s_fu_253_in_V,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_253_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_253_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_253_ap_ce);

    grp_generic_sincos_9_6_s_fu_258 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_8_reg_1318,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_258_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_258_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_258_ap_ce);

    grp_generic_sincos_9_6_s_fu_263 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln_reg_1338,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_263_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_263_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_263_ap_ce);

    grp_generic_sincos_9_6_s_fu_268 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_4_reg_1363,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_268_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_268_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_268_ap_ce);

    grp_generic_sincos_9_6_s_fu_273 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_6_reg_1368,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_273_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_273_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_273_ap_ce);

    grp_generic_sincos_9_6_s_fu_278 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_9_reg_1373,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_278_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_278_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_278_ap_ce);

    grp_generic_sincos_9_6_s_fu_283 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_s_reg_1378,
        ap_return_0 => grp_generic_sincos_9_6_s_fu_283_ap_return_0,
        ap_return_1 => grp_generic_sincos_9_6_s_fu_283_ap_return_1,
        ap_ce => grp_generic_sincos_9_6_s_fu_283_ap_ce);

    myproject_mac_muladd_7ns_9s_12ns_12_1_1_U7 : component myproject_mac_muladd_7ns_9s_12ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 9,
        din2_WIDTH => 12,
        dout_WIDTH => 12)
    port map (
        din0 => grp_fu_1175_p0,
        din1 => p_Val2_7_fu_288_p4,
        din2 => grp_fu_1175_p2,
        dout => grp_fu_1175_p3);

    myproject_mac_mulsub_11s_11s_12ns_12_1_1_U8 : component myproject_mac_mulsub_11s_11s_12ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 12,
        dout_WIDTH => 12)
    port map (
        din0 => grp_fu_1184_p0,
        din1 => grp_fu_1184_p1,
        din2 => grp_fu_1184_p2,
        dout => grp_fu_1184_p3);

    myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1_U9 : component myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        din2_WIDTH => 9,
        din3_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => shl_ln1118_7_fu_592_p3,
        din1 => add_ln1192_12_fu_614_p2,
        din2 => p_Val2_7_reg_1259,
        din3 => grp_fu_1193_p3,
        dout => grp_fu_1193_p4);

    myproject_mac_muladd_6ns_9s_5ns_12_1_1_U10 : component myproject_mac_muladd_6ns_9s_5ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 9,
        din2_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => grp_fu_1204_p0,
        din1 => grp_fu_1204_p1,
        din2 => grp_fu_1204_p2,
        dout => grp_fu_1204_p3);

    myproject_mac_mul_sub_5s_10s_8s_14_1_1_U11 : component myproject_mac_mul_sub_5s_10s_8s_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 10,
        din2_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => outcos_V_reg_1388,
        din1 => ret_V_reg_1383,
        din2 => rhs_V_1_fu_770_p3,
        dout => grp_fu_1213_p3);

    myproject_mul_mul_10s_15s_25_1_1_U12 : component myproject_mul_mul_10s_15s_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 15,
        dout_WIDTH => 25)
    port map (
        din0 => r_V_37_fu_802_p2,
        din1 => add_ln1192_fu_865_p2,
        dout => r_V_15_fu_1221_p2);

    myproject_mul_mul_10s_14s_24_1_1_U13 : component myproject_mul_mul_10s_14s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 14,
        dout_WIDTH => 24)
    port map (
        din0 => ret_V_6_reg_1420,
        din1 => ret_V_5_reg_1415,
        dout => r_V_12_fu_1227_p2);

    myproject_mul_mul_10s_25s_33_1_1_U14 : component myproject_mul_mul_10s_25s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 25,
        dout_WIDTH => 33)
    port map (
        din0 => r_V_17_fu_1004_p2,
        din1 => r_V_15_reg_1440,
        dout => mul_ln1192_3_fu_1233_p2);

    myproject_mul_mul_10s_12s_22_1_1_U15 : component myproject_mul_mul_10s_12s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 12,
        dout_WIDTH => 22)
    port map (
        din0 => r_V_22_fu_1043_p2,
        din1 => r_V_20_fu_1034_p2,
        dout => r_V_23_fu_1239_p2);

    myproject_mul_mul_10s_22s_30_1_1_U16 : component myproject_mul_mul_10s_22s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 22,
        dout_WIDTH => 30)
    port map (
        din0 => r_V_25_fu_1104_p2,
        din1 => r_V_23_reg_1480,
        dout => mul_ln1192_6_fu_1245_p2);

    myproject_mac_muladd_5s_27s_22s_27_1_1_U17 : component myproject_mac_muladd_5s_27s_22s_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 27,
        din2_WIDTH => 22,
        dout_WIDTH => 27)
    port map (
        din0 => outcos_V_2_reg_1435_pp0_iter11_reg,
        din1 => mul_ln1192_1_reg_1515,
        din2 => grp_fu_1251_p2,
        dout => grp_fu_1251_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    x_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_ap_vld_preg <= x_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_preg <= ap_const_lv144_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_preg <= x_V;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                mul_ln1192_1_reg_1515 <= mul_ln1192_1_fu_1129_p2;
                mul_ln1192_3_reg_1470 <= mul_ln1192_3_fu_1233_p2;
                mul_ln1192_6_reg_1505 <= mul_ln1192_6_fu_1245_p2;
                mul_ln1192_reg_1495 <= mul_ln1192_fu_1071_p2;
                outcos_V_2_reg_1435 <= grp_generic_sincos_9_6_s_fu_223_ap_return_1;
                outcos_V_2_reg_1435_pp0_iter10_reg <= outcos_V_2_reg_1435_pp0_iter9_reg;
                outcos_V_2_reg_1435_pp0_iter11_reg <= outcos_V_2_reg_1435_pp0_iter10_reg;
                outcos_V_2_reg_1435_pp0_iter9_reg <= outcos_V_2_reg_1435;
                outcos_V_3_reg_1405 <= grp_generic_sincos_9_6_s_fu_218_ap_return_1;
                outcos_V_3_reg_1405_pp0_iter8_reg <= outcos_V_3_reg_1405;
                outcos_V_5_reg_1485 <= grp_generic_sincos_9_6_s_fu_278_ap_return_1;
                outcos_V_6_reg_1490 <= grp_generic_sincos_9_6_s_fu_283_ap_return_1;
                outcos_V_9_reg_1393 <= grp_generic_sincos_9_6_s_fu_213_ap_return_1;
                outcos_V_reg_1388 <= grp_generic_sincos_9_6_s_fu_208_ap_return_1;
                outsin_V_11_reg_1465 <= grp_generic_sincos_9_6_s_fu_268_ap_return_0;
                outsin_V_11_reg_1465_pp0_iter10_reg <= outsin_V_11_reg_1465;
                outsin_V_11_reg_1465_pp0_iter11_reg <= outsin_V_11_reg_1465_pp0_iter10_reg;
                outsin_V_1_reg_1410 <= grp_generic_sincos_9_6_s_fu_233_ap_return_0;
                outsin_V_4_reg_1425 <= grp_generic_sincos_9_6_s_fu_248_ap_return_0;
                outsin_V_4_reg_1425_pp0_iter9_reg <= outsin_V_4_reg_1425;
                outsin_V_5_reg_1430 <= grp_generic_sincos_9_6_s_fu_253_ap_return_0;
                outsin_V_5_reg_1430_pp0_iter10_reg <= outsin_V_5_reg_1430_pp0_iter9_reg;
                outsin_V_5_reg_1430_pp0_iter9_reg <= outsin_V_5_reg_1430;
                outsin_V_8_reg_1450 <= grp_generic_sincos_9_6_s_fu_258_ap_return_0;
                p_Val2_s_reg_1285_pp0_iter2_reg <= p_Val2_s_reg_1285_pp0_iter1_reg;
                p_Val2_s_reg_1285_pp0_iter3_reg <= p_Val2_s_reg_1285_pp0_iter2_reg;
                p_Val2_s_reg_1285_pp0_iter4_reg <= p_Val2_s_reg_1285_pp0_iter3_reg;
                p_Val2_s_reg_1285_pp0_iter5_reg <= p_Val2_s_reg_1285_pp0_iter4_reg;
                p_Val2_s_reg_1285_pp0_iter6_reg <= p_Val2_s_reg_1285_pp0_iter5_reg;
                r_V_12_reg_1460 <= r_V_12_fu_1227_p2;
                r_V_13_reg_1399 <= r_V_13_fu_746_p2;
                r_V_15_reg_1440 <= r_V_15_fu_1221_p2;
                r_V_19_reg_1475 <= r_V_19_fu_1025_p2;
                r_V_23_reg_1480 <= r_V_23_fu_1239_p2;
                r_V_28_reg_1510 <= r_V_28_fu_1120_p2;
                r_V_29_reg_1333_pp0_iter2_reg <= r_V_29_reg_1333;
                r_V_29_reg_1333_pp0_iter3_reg <= r_V_29_reg_1333_pp0_iter2_reg;
                r_V_29_reg_1333_pp0_iter4_reg <= r_V_29_reg_1333_pp0_iter3_reg;
                r_V_29_reg_1333_pp0_iter5_reg <= r_V_29_reg_1333_pp0_iter4_reg;
                r_V_29_reg_1333_pp0_iter6_reg <= r_V_29_reg_1333_pp0_iter5_reg;
                r_V_29_reg_1333_pp0_iter7_reg <= r_V_29_reg_1333_pp0_iter6_reg;
                ret_V_16_reg_1445 <= ret_V_16_fu_879_p2;
                ret_V_21_reg_1323_pp0_iter2_reg <= ret_V_21_reg_1323;
                ret_V_21_reg_1323_pp0_iter3_reg <= ret_V_21_reg_1323_pp0_iter2_reg;
                ret_V_21_reg_1323_pp0_iter4_reg <= ret_V_21_reg_1323_pp0_iter3_reg;
                ret_V_21_reg_1323_pp0_iter5_reg <= ret_V_21_reg_1323_pp0_iter4_reg;
                ret_V_21_reg_1323_pp0_iter6_reg <= ret_V_21_reg_1323_pp0_iter5_reg;
                ret_V_21_reg_1323_pp0_iter7_reg <= ret_V_21_reg_1323_pp0_iter6_reg;
                ret_V_21_reg_1323_pp0_iter8_reg <= ret_V_21_reg_1323_pp0_iter7_reg;
                ret_V_6_reg_1420 <= ret_V_6_fu_820_p2;
                ret_V_reg_1383 <= ret_V_fu_714_p2;
                trunc_ln708_10_reg_1520 <= ret_V_35_fu_1142_p2(29 downto 21);
                trunc_ln708_1_reg_1455 <= ret_V_23_fu_975_p2(14 downto 6);
                trunc_ln708_1_reg_1455_pp0_iter10_reg <= trunc_ln708_1_reg_1455;
                trunc_ln708_1_reg_1455_pp0_iter11_reg <= trunc_ln708_1_reg_1455_pp0_iter10_reg;
                trunc_ln708_7_reg_1500 <= ret_V_31_fu_1085_p2(32 downto 24);
                trunc_ln708_7_reg_1500_pp0_iter11_reg <= trunc_ln708_7_reg_1500;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_Val2_19_reg_1303 <= x_V_in_sig(35 downto 27);
                p_Val2_1_reg_1269 <= x_V_in_sig(44 downto 36);
                p_Val2_7_reg_1259 <= x_V_in_sig(134 downto 126);
                p_Val2_8_reg_1275 <= x_V_in_sig(26 downto 18);
                p_Val2_s_reg_1285 <= x_V_in_sig(143 downto 135);
                p_Val2_s_reg_1285_pp0_iter1_reg <= p_Val2_s_reg_1285;
                r_V_29_reg_1333 <= r_V_29_fu_462_p2;
                ret_V_21_reg_1323 <= ret_V_21_fu_431_p2;
                trunc_ln708_4_reg_1363 <= grp_fu_1184_p3(11 downto 3);
                trunc_ln708_6_reg_1368 <= grp_fu_1193_p4(14 downto 6);
                trunc_ln708_8_reg_1318 <= grp_fu_1175_p3(11 downto 3);
                trunc_ln708_9_reg_1373 <= grp_fu_1204_p3(11 downto 3);
                trunc_ln708_s_reg_1378 <= ret_V_34_fu_675_p2(11 downto 3);
                trunc_ln_reg_1338 <= ret_V_22_fu_494_p2(11 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                ret_V_5_reg_1415 <= grp_fu_1213_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1192_10_fu_381_p2 <= std_logic_vector(signed(sext_ln1192_5_fu_377_p1) + signed(shl_ln1_fu_361_p3));
    add_ln1192_12_fu_614_p2 <= std_logic_vector(unsigned(ap_const_lv11_118) + unsigned(sext_ln1118_10_fu_610_p1));
    add_ln1192_18_fu_669_p2 <= std_logic_vector(unsigned(r_V_39_fu_663_p2) + unsigned(r_V_34_fu_527_p2));
    add_ln1192_1_fu_488_p2 <= std_logic_vector(unsigned(r_V_30_fu_482_p2) + unsigned(r_V_29_fu_462_p2));
    add_ln1192_fu_865_p2 <= std_logic_vector(unsigned(ap_const_lv15_340) + unsigned(ret_V_28_fu_859_p2));
    add_ln700_fu_944_p2 <= std_logic_vector(signed(sext_ln700_fu_940_p1) + signed(sext_ln728_3_fu_936_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp106_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp106 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp115_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp115 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp117_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp117 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp119_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp119 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp120_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp120 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp20_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp20 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp22_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp22 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp24_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp24 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp32_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp32 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp41_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp41 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp43_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp43 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp58_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp58 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp62_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp62 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp65_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp65 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp67_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp67 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp69_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp69 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp94_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp94 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call146 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call183 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call146 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call183 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call146 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call183 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call146 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call183 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call101_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call101 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call120_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call120 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call146_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call146 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call167_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call167 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call17_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call17 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call183_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call183 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call193_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call193 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call20_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call20 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call206_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call206 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call33_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call33 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call48_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call48 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call60_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call60 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call66_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call66 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call72_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call72 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call79_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call79 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call84_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call84 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call96_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call96 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call146 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call183 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call146 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call183 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call146 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call183 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call146 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call183 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call146 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call183 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call146 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call183 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call146 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call183 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call146 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call167 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call183 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call206 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to11_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to11 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to11)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to11 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1175_p0 <= ap_const_lv12_27(7 - 1 downto 0);
    grp_fu_1175_p2 <= (p_Val2_19_fu_340_p4 & ap_const_lv3_0);
    grp_fu_1184_p0 <= sext_ln1118_7_fu_569_p1(11 - 1 downto 0);
    grp_fu_1184_p1 <= sext_ln1118_7_fu_569_p1(11 - 1 downto 0);
    grp_fu_1184_p2 <= (p_Val2_8_reg_1275 & ap_const_lv3_0);
    grp_fu_1193_p3 <= (p_Val2_19_reg_1303 & ap_const_lv6_0);
    grp_fu_1204_p0 <= ap_const_lv12_16(6 - 1 downto 0);
    grp_fu_1204_p1 <= sext_ln1192_4_fu_589_p1(9 - 1 downto 0);
    grp_fu_1204_p2 <= ap_const_lv12_8(5 - 1 downto 0);
    grp_fu_1251_p2 <= ap_const_lv27_7E40000(22 - 1 downto 0);

    grp_generic_sincos_9_6_s_fu_203_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_203_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_203_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_9_6_s_fu_203_in_V <= x_V_in_sig(9 - 1 downto 0);

    grp_generic_sincos_9_6_s_fu_208_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp22)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp22) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_208_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_208_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_9_6_s_fu_208_in_V <= std_logic_vector(signed(p_Val2_7_fu_288_p4) - signed(p_Val2_1_fu_298_p4));

    grp_generic_sincos_9_6_s_fu_213_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp24)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp24) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_213_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_213_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_9_6_s_fu_213_in_V <= x_V_in_sig(35 downto 27);

    grp_generic_sincos_9_6_s_fu_218_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp32)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp32) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_218_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_218_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_9_6_s_fu_218_in_V <= ret_V_29_fu_387_p2(11 downto 3);

    grp_generic_sincos_9_6_s_fu_223_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp41)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_223_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_223_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_228_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp43)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp43) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_228_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_228_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_9_6_s_fu_228_in_V <= std_logic_vector(signed(p_Val2_1_reg_1269) + signed(p_Val2_s_reg_1285));

    grp_generic_sincos_9_6_s_fu_233_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp58)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_233_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_233_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_9_6_s_fu_233_in_V <= std_logic_vector(unsigned(ap_const_lv9_2) + unsigned(sub_ln703_fu_510_p2));

    grp_generic_sincos_9_6_s_fu_238_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp62)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp62) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_238_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_238_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_9_6_s_fu_238_in_V <= std_logic_vector(signed(ap_const_lv9_1FC) + signed(p_Val2_8_reg_1275));

    grp_generic_sincos_9_6_s_fu_243_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp65)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp65) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_243_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_243_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_9_6_s_fu_243_in_V <= r_V_34_fu_527_p2(11 downto 3);

    grp_generic_sincos_9_6_s_fu_248_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp67)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp67) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_248_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_248_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_253_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp69)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp69) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_253_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_253_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_9_6_s_fu_253_in_V <= std_logic_vector(signed(ap_const_lv9_1FF) + signed(p_Val2_19_reg_1303));

    grp_generic_sincos_9_6_s_fu_258_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp94)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp94) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_258_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_258_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_263_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp106)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp106) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_263_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_263_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_268_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp115)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp115) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_268_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_268_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_273_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp117)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp117) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_273_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_273_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_278_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp119)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp119) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_278_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_278_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_283_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp120)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp120) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_283_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_283_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_1_fu_808_p3 <= (r_V_35_fu_790_p2 & ap_const_lv3_0);
        lhs_V_2_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_7_reg_1259),10));

        lhs_V_3_fu_559_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_26_fu_553_p2),11));

    lhs_V_5_fu_848_p3 <= (r_V_29_reg_1333_pp0_iter7_reg & ap_const_lv3_0);
    lhs_V_fu_929_p3 <= (ret_V_21_reg_1323_pp0_iter8_reg & ap_const_lv3_0);
    mul_ln1192_1_fu_1129_p0 <= outsin_V_5_reg_1430_pp0_iter10_reg;
    mul_ln1192_1_fu_1129_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_1_fu_1129_p0) * signed(mul_ln1192_reg_1495))), 27));
    mul_ln1192_4_fu_1080_p0 <= r_V_19_reg_1475;
    mul_ln1192_4_fu_1080_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_4_fu_1080_p0) * signed(mul_ln1192_3_reg_1470))), 33));
    mul_ln1192_7_fu_1137_p0 <= r_V_28_reg_1510;
    mul_ln1192_7_fu_1137_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_7_fu_1137_p0) * signed(mul_ln1192_6_reg_1505))), 30));
    mul_ln1192_fu_1071_p0 <= outsin_V_4_reg_1425_pp0_iter9_reg;
    mul_ln1192_fu_1071_p1 <= r_V_12_reg_1460;
    mul_ln1192_fu_1071_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_fu_1071_p0) * signed(mul_ln1192_fu_1071_p1))), 27));
    p_Val2_19_fu_340_p4 <= x_V_in_sig(35 downto 27);
    p_Val2_1_fu_298_p4 <= x_V_in_sig(44 downto 36);
    p_Val2_7_fu_288_p4 <= x_V_in_sig(134 downto 126);
    r_V_13_fu_746_p0 <= sext_ln1116_2_fu_742_p1(6 - 1 downto 0);
    r_V_13_fu_746_p1 <= sext_ln1116_2_fu_742_p1(6 - 1 downto 0);
    r_V_13_fu_746_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_13_fu_746_p0) * signed(r_V_13_fu_746_p1))), 12));
        r_V_16_fu_1001_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_3_reg_1405_pp0_iter8_reg),10));

    r_V_17_fu_1004_p0 <= r_V_16_fu_1001_p1(5 - 1 downto 0);
    r_V_17_fu_1004_p1 <= r_V_16_fu_1001_p1(5 - 1 downto 0);
    r_V_17_fu_1004_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_17_fu_1004_p0) * signed(r_V_17_fu_1004_p1))), 10));
        r_V_18_fu_1021_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_9_6_s_fu_273_ap_return_1),10));

    r_V_19_fu_1025_p0 <= r_V_18_fu_1021_p1(5 - 1 downto 0);
    r_V_19_fu_1025_p1 <= r_V_18_fu_1021_p1(5 - 1 downto 0);
    r_V_19_fu_1025_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_19_fu_1025_p0) * signed(r_V_19_fu_1025_p1))), 10));
    r_V_20_fu_1034_p0 <= sext_ln1116_6_fu_1031_p1(6 - 1 downto 0);
    r_V_20_fu_1034_p1 <= sext_ln1116_6_fu_1031_p1(6 - 1 downto 0);
    r_V_20_fu_1034_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_20_fu_1034_p0) * signed(r_V_20_fu_1034_p1))), 12));
        r_V_21_fu_1040_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_8_reg_1450),10));

    r_V_22_fu_1043_p0 <= r_V_21_fu_1040_p1(5 - 1 downto 0);
    r_V_22_fu_1043_p1 <= r_V_21_fu_1040_p1(5 - 1 downto 0);
    r_V_22_fu_1043_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_22_fu_1043_p0) * signed(r_V_22_fu_1043_p1))), 10));
        r_V_24_fu_1101_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_5_reg_1485),10));

    r_V_25_fu_1104_p0 <= r_V_24_fu_1101_p1(5 - 1 downto 0);
    r_V_25_fu_1104_p1 <= r_V_24_fu_1101_p1(5 - 1 downto 0);
    r_V_25_fu_1104_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_25_fu_1104_p0) * signed(r_V_25_fu_1104_p1))), 10));
        r_V_27_fu_1117_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_6_reg_1490),10));

    r_V_28_fu_1120_p0 <= r_V_27_fu_1117_p1(5 - 1 downto 0);
    r_V_28_fu_1120_p1 <= r_V_27_fu_1117_p1(5 - 1 downto 0);
    r_V_28_fu_1120_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_28_fu_1120_p0) * signed(r_V_28_fu_1120_p1))), 10));
    r_V_29_fu_462_p2 <= std_logic_vector(unsigned(sub_ln1118_fu_456_p2) - unsigned(sext_ln1118_fu_442_p1));
    r_V_30_fu_482_p2 <= std_logic_vector(signed(sext_ln1118_2_fu_468_p1) + signed(sext_ln1118_3_fu_478_p1));
    r_V_31_fu_923_p2 <= std_logic_vector(unsigned(sub_ln1118_2_fu_905_p2) - unsigned(sext_ln1118_5_fu_919_p1));
    r_V_32_fu_957_p0 <= r_V_fu_954_p1(5 - 1 downto 0);
    r_V_32_fu_957_p1 <= r_V_fu_954_p1(5 - 1 downto 0);
    r_V_32_fu_957_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_32_fu_957_p0) * signed(r_V_32_fu_957_p1))), 10));
    r_V_33_fu_694_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(r_V_5_fu_691_p1));
    r_V_34_fu_527_p2 <= std_logic_vector(signed(sext_ln1118_1_fu_452_p1) - signed(sext_ln1118_fu_442_p1));
    r_V_35_fu_790_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(r_V_8_fu_786_p1));
        r_V_36_fu_796_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_9_reg_1393),10));

    r_V_37_fu_802_p0 <= r_V_36_fu_796_p1(5 - 1 downto 0);
    r_V_37_fu_802_p1 <= r_V_36_fu_796_p1(5 - 1 downto 0);
    r_V_37_fu_802_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_37_fu_802_p0) * signed(r_V_37_fu_802_p1))), 10));
    r_V_38_fu_843_p2 <= std_logic_vector(unsigned(r_V_13_reg_1399) + unsigned(shl_ln1118_fu_838_p2));
    r_V_39_fu_663_p2 <= std_logic_vector(signed(sext_ln1118_12_fu_659_p1) - signed(sext_ln1192_4_fu_589_p1));
        r_V_5_fu_691_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_reg_1285_pp0_iter6_reg),10));

        r_V_8_fu_786_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_9_6_s_fu_243_ap_return_0),6));

        r_V_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_1_reg_1410),10));

    ret_V_11_fu_736_p2 <= std_logic_vector(unsigned(ap_const_lv6_3) + unsigned(sext_ln703_fu_732_p1));
    ret_V_16_fu_879_p2 <= std_logic_vector(unsigned(ap_const_lv6_3) + unsigned(sext_ln1116_1_fu_799_p1));
    ret_V_21_fu_431_p2 <= std_logic_vector(signed(lhs_V_2_fu_425_p1) - signed(sext_ln703_1_fu_428_p1));
    ret_V_22_fu_494_p2 <= std_logic_vector(unsigned(ap_const_lv12_30) + unsigned(add_ln1192_1_fu_488_p2));
    ret_V_23_fu_975_p2 <= std_logic_vector(signed(sext_ln700_1_fu_950_p1) + signed(sext_ln728_fu_971_p1));
    ret_V_24_fu_708_p2 <= std_logic_vector(unsigned(r_V_33_fu_694_p2) - unsigned(sext_ln703_3_fu_704_p1));
    ret_V_26_fu_553_p2 <= std_logic_vector(signed(lhs_V_2_fu_425_p1) - signed(rhs_V_2_fu_550_p1));
    ret_V_28_fu_859_p2 <= std_logic_vector(unsigned(lhs_V_5_fu_848_p3) - unsigned(sext_ln703_7_fu_855_p1));
    ret_V_29_fu_387_p2 <= std_logic_vector(unsigned(ap_const_lv12_30) + unsigned(add_ln1192_10_fu_381_p2));
    ret_V_31_fu_1085_p2 <= std_logic_vector(signed(ap_const_lv33_1F8000000) + signed(mul_ln1192_4_fu_1080_p2));
    ret_V_34_fu_675_p2 <= std_logic_vector(unsigned(ap_const_lv12_18) + unsigned(add_ln1192_18_fu_669_p2));
    ret_V_35_fu_1142_p2 <= std_logic_vector(signed(ap_const_lv30_3F000000) + signed(mul_ln1192_7_fu_1137_p2));
    ret_V_6_fu_820_p2 <= std_logic_vector(signed(r_V_37_fu_802_p2) + signed(sext_ln728_2_fu_816_p1));
    ret_V_9_fu_563_p2 <= std_logic_vector(unsigned(ap_const_lv11_5) + unsigned(lhs_V_3_fu_559_p1));
    ret_V_fu_714_p2 <= std_logic_vector(unsigned(ap_const_lv10_19) + unsigned(ret_V_24_fu_708_p2));
    rhs_V_1_fu_770_p3 <= (grp_generic_sincos_9_6_s_fu_238_ap_return_0 & ap_const_lv3_0);
        rhs_V_2_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_reg_1303),10));

    rhs_V_fu_963_p3 <= (r_V_32_fu_957_p2 & ap_const_lv3_0);
        sext_ln1116_1_fu_799_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_9_reg_1393),6));

        sext_ln1116_2_fu_742_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_11_fu_736_p2),12));

        sext_ln1116_6_fu_1031_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_16_reg_1445),12));

        sext_ln1118_10_fu_610_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_8_fu_603_p3),11));

        sext_ln1118_12_fu_659_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_9_fu_652_p3),12));

        sext_ln1118_1_fu_452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_445_p3),12));

        sext_ln1118_2_fu_468_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_8_reg_1275),12));

        sext_ln1118_3_fu_478_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_fu_471_p3),12));

        sext_ln1118_4_fu_901_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_2_fu_893_p3),12));

        sext_ln1118_5_fu_919_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_3_fu_911_p3),12));

        sext_ln1118_7_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_9_fu_563_p2),12));

        sext_ln1118_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_reg_1285),12));

        sext_ln1192_4_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_reg_1303),12));

        sext_ln1192_5_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_6_fu_369_p3),12));

        sext_ln700_1_fu_950_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln700_fu_944_p2),15));

        sext_ln700_fu_940_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_31_fu_923_p2),14));

        sext_ln703_1_fu_428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_reg_1269),10));

        sext_ln703_3_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_9_6_s_fu_203_ap_return_1),10));

        sext_ln703_7_fu_855_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_38_fu_843_p2),15));

        sext_ln703_fu_732_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_9_6_s_fu_213_ap_return_0),6));

        sext_ln728_2_fu_816_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_1_fu_808_p3),10));

        sext_ln728_3_fu_936_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_fu_929_p3),14));

        sext_ln728_fu_971_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_963_p3),15));

    shl_ln1118_1_fu_471_p3 <= (p_Val2_8_reg_1275 & ap_const_lv2_0);
    shl_ln1118_2_fu_893_p3 <= (grp_generic_sincos_9_6_s_fu_263_ap_return_0 & ap_const_lv6_0);
    shl_ln1118_3_fu_911_p3 <= (grp_generic_sincos_9_6_s_fu_263_ap_return_0 & ap_const_lv4_0);
    shl_ln1118_6_fu_369_p3 <= (p_Val2_19_fu_340_p4 & ap_const_lv1_0);
    shl_ln1118_7_fu_592_p3 <= (p_Val2_7_reg_1259 & ap_const_lv4_0);
    shl_ln1118_8_fu_603_p3 <= (p_Val2_7_reg_1259 & ap_const_lv1_0);
    shl_ln1118_9_fu_652_p3 <= (p_Val2_19_reg_1303 & ap_const_lv2_0);
    shl_ln1118_fu_838_p2 <= std_logic_vector(shift_left(unsigned(r_V_13_reg_1399),to_integer(unsigned('0' & ap_const_lv12_2(12-1 downto 0)))));
    shl_ln1_fu_361_p3 <= (tmp_5_fu_351_p4 & ap_const_lv4_0);
    shl_ln_fu_445_p3 <= (p_Val2_s_reg_1285 & ap_const_lv2_0);
    sub_ln1118_2_fu_905_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sext_ln1118_4_fu_901_p1));
    sub_ln1118_fu_456_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sext_ln1118_1_fu_452_p1));
    sub_ln703_fu_510_p2 <= std_logic_vector(unsigned(p_Val2_7_reg_1259) - unsigned(p_Val2_8_reg_1275));
    tmp_5_fu_351_p4 <= x_V_in_sig(34 downto 27);

    x_V_ap_vld_in_sig_assign_proc : process(x_V_ap_vld, x_V_ap_vld_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_ap_vld_in_sig <= x_V_ap_vld;
        else 
            x_V_ap_vld_in_sig <= x_V_ap_vld_preg;
        end if; 
    end process;


    x_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_V_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            x_V_blk_n <= x_V_ap_vld;
        else 
            x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_V_in_sig_assign_proc : process(x_V_ap_vld, x_V, x_V_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_in_sig <= x_V;
        else 
            x_V_in_sig <= x_V_preg;
        end if; 
    end process;

    y_0_V <= trunc_ln708_1_reg_1455_pp0_iter11_reg;

    y_0_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            y_0_V_ap_vld <= ap_const_logic_1;
        else 
            y_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_1_V <= grp_fu_1251_p3(26 downto 18);

    y_1_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            y_1_V_ap_vld <= ap_const_logic_1;
        else 
            y_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        y_2_V <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_11_reg_1465_pp0_iter11_reg),9));


    y_2_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            y_2_V_ap_vld <= ap_const_logic_1;
        else 
            y_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_3_V <= trunc_ln708_7_reg_1500_pp0_iter11_reg;

    y_3_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            y_3_V_ap_vld <= ap_const_logic_1;
        else 
            y_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_4_V <= trunc_ln708_10_reg_1520;

    y_4_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            y_4_V_ap_vld <= ap_const_logic_1;
        else 
            y_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
