[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS3808G01QDBVRQ1 production of TEXAS INSTRUMENTS from the text:1.2 V 3.3 V\nTPS3808G12 TPS3808G33 DSPSENSE VDDVDDSENSE VI/OVCORE\nGPIO\nGND GND GNDRESET MR\nCTCTRESET\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS3808G01-Q1 ,TPS3808G12-Q1 ,TPS3808G125-Q1 ,TPS3808G15-Q1\nTPS3808G18-Q1 ,TPS3808G30-Q1 ,TPS3808G33-Q1 ,TPS3808G50-Q1\nSBVS085J –JANUARY 2007 –REVISED JUNE 2017\nTPS3808Gxx-Q1 Low-Quiescent-Current Programmable-Delay Supervisory Circuit\n11Features\n1•Qualified forAutomotive Applications\n•Power-On Reset Generator With Adjustable Delay\nTime: 1.25 msto10s\n•Very Low Quiescent Current: 2.4μATypical\n•High Threshold Accuracy: 0.5% Typical\n•Fixed Threshold Voltages forStandard Voltage\nRails From 1.2Vto5VandAdjustable Voltage\nDown to0.4VAreAvailable\n•Manual Reset (MR) Input\n•Open-Drain RESET Output\n•Temperature Range: –40°Cto+125 °C\n•Small SOT-23 Package andWSON Package\n(TPS3808G01QDRVRQ1 only)\n2Applications\n•DSP orMicrocontroller Applications\n•FPGA andASIC Applications\n•Automotive Vision\n•Automotive Radar3Description\nThe TPS3808Gxx-Q1 microprocessor supervisory\ncircuits monitor system voltages from 0.4Vto5V,\nasserting anopen-drain RESET signal when the\nSENSE voltage drops below apreset threshold or\nwhen themanual reset (MR) pindrops toalogic low.\nThe RESET output remains low for the user-\nadjustable delay time after theSENSE voltage and\nMRreturn above their thresholds.\nThe TPS3808Gxx-Q1 device uses aprecision\nreference toachieve 0.5% threshold accuracy forVIT\n≤3.3V.The reset delay time canbesetto20msby\ndisconnecting theCTpin, 300 msbyconnecting the\nCTpintoVDDusing aresistor, orcan beuser-\nadjusted from 1.25 msto10sbyconnecting theCT\npintoanexternal capacitor. The TPS3808Gxx-Q1\nhasavery lowtypical quiescent current of2.4μA,so\nitiswell suited forbattery-powered applications. The\ndevice isavailable inasmall SOT-23 package (one\noption available inWSON) and isfully specified over\natemperature range of–40°Cto+125 °C(TJ).\nFor more information about TI\'s voltage supervisor\nportfolio, visit theSupervisor and Reset ICOverview\nPage page.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS3808Gxx-Q1SOT-23 (6) 2.90 mm×1.60 mm\nWSON (6) 2.00 mm×2.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application Schematic\n2TPS3808G01-Q1 ,TPS3808G12-Q1 ,TPS3808G125-Q1 ,TPS3808G15-Q1\nTPS3808G18-Q1 ,TPS3808G30-Q1 ,TPS3808G33-Q1 ,TPS3808G50-Q1\nSBVS085J –JANUARY 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TPS3808G01-Q1 TPS3808G12-Q1 TPS3808G125-Q1 TPS3808G15-Q1 TPS3808G18-Q1\nTPS3808G30-Q1 TPS3808G33-Q1 TPS3808G50-Q1Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 3\n6PinConfiguration andFunctions ......................... 3\n7Specifications ......................................................... 4\n7.1 Absolute Maximum Ratings ...................................... 4\n7.2 ESD Ratings .............................................................. 4\n7.3 Recommended Operating Conditions ....................... 4\n7.4 Thermal Information .................................................. 5\n7.5 Electrical Characteristics ........................................... 5\n7.6 Timing Requirements ................................................ 6\n7.7 Typical Characteristics .............................................. 7\n8Detailed Description .............................................. 8\n8.1 Overview ................................................................... 8\n8.2 Functional Block Diagrams ....................................... 88.3 Feature Description ................................................... 9\n8.4 Device Functional Modes ........................................ 11\n9Applications andImplementation ...................... 12\n9.1 Application Information ............................................ 12\n9.2 Typical Application .................................................. 12\n10Power Supply Recommendations ..................... 14\n11Layout ................................................................... 14\n11.1 Layout Guidelines ................................................. 14\n11.2 Layout Example .................................................... 14\n12Device andDocumentation Support ................. 15\n12.1 Related Links ........................................................ 15\n12.2 Receiving Notification ofDocumentation Updates 15\n12.3 Community Resources .......................................... 15\n12.4 Trademarks ........................................................... 15\n12.5 Electrostatic Discharge Caution ............................ 15\n12.6 Glossary ................................................................ 15\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 15\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision I(June 2015) toRevision J Page\n•Added column forWSON pins .............................................................................................................................................. 3\n•Changed unitforlastrowoftdrowinTiming Requirements from "ms"to"s"and"TYP"to"NOM "inmiddle unitcolumn ...6\nChanges from Revision H(June 2012) toRevision I Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\nChanges from Revision G(November, 2010) toRevision H Page\n•Changed ISENSE from µAtonA................................................................................................................................................ 5\nRESET\nGND\nMR1\n2\n36\n5\n4 CTSENSEVDD\nRESET\nGND\nMR6\n5\n4VDD\nSENSE\nCT1\n2\n3\n3TPS3808G01-Q1 ,TPS3808G12-Q1 ,TPS3808G125-Q1 ,TPS3808G15-Q1\nTPS3808G18-Q1 ,TPS3808G30-Q1 ,TPS3808G33-Q1 ,TPS3808G50-Q1\nwww.ti.com SBVS085J –JANUARY 2007 –REVISED JUNE 2017\nProduct Folder Links: TPS3808G01-Q1 TPS3808G12-Q1 TPS3808G125-Q1 TPS3808G15-Q1 TPS3808G18-Q1\nTPS3808G30-Q1 TPS3808G33-Q1 TPS3808G50-Q1Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated5Device Comparison Table\nORDERABLE PART NUMBER NOMINAL SUPPLY VOLTAGE THRESHOLD VOLTAGE (VIT)\nTPS3808G01QDRVRQ1\nAdjustable 0.405 V\nTPS3808G01QDBVRQ1\nTPS3808G12QDBVRQ1 1.2V 1.12 V\nTPS3808G125QDBVRQ1 1.25 V 1.16 V\nTPS3808G15QDBVRQ1 1.5V 1.4V\nTPS3808G18QDBVRQ1 1.8V 1.67 V\nTPS3808G30QDBVRQ1 3V 2.79 V\nTPS3808G33QDBVRQ1 3.3V 3.07 V\nTPS3808G50QDBVRQ1 5V 4.65 V\n6PinConfiguration andFunctions\nDBV Package\n6-Pin SOT-23\nTopViewDRV Package\n6-Pin WSON With Thermal Pad\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME SOT-23 WSON\nCT 4 3 IReset period programming pin.Connecting thispintoVDD through a40-kΩ\nto200-kΩresistor orleaving itopen results infixed delay times (see Electrical\nCharacteristics ).Connecting thispintoaground referenced capacitor ≥100\npFgives user-programmable delay time. See theSelecting theReset Delay\nTime formore information.\nGND 2 5 — Ground\nMR 3 4 IManual reset. Driving thispinlowasserts RESET. MRisinternally tiedtoVDD\nbya90-kΩpullup resistor.\nRESET 1 6 OReset. This isanopen-drain output thatisdriven toalowimpedance state\nwhen RESET isasserted (either theSENSE input islower than thethreshold\nvoltage (VIT)ortheMRpinissettoalogic low). RESET remains low\n(asserted) forthereset period after both SENSE isabove VITandMRissetto\nalogic high. Apullup resistor from 10kΩto1MΩmust beused onthispin\nandallows thereset pintoattain voltages higher than VDD.\nSENSE 5 2 IVoltage sense. This pinisconnected tothevoltage tobemonitored. Ifthe\nvoltage atthisterminal drops below thethreshold voltage (VIT),RESET is\nasserted.\nVDD 6 1 ISupply voltage. Itisgood analog design practice toplace a0.1-μFceramic\ncapacitor close tothispin.\nThermal Pad — Pad —Thermal pad; connect toground plan toenhance thermal performance ofthe\npackage.\n4TPS3808G01-Q1 ,TPS3808G12-Q1 ,TPS3808G125-Q1 ,TPS3808G15-Q1\nTPS3808G18-Q1 ,TPS3808G30-Q1 ,TPS3808G33-Q1 ,TPS3808G50-Q1\nSBVS085J –JANUARY 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TPS3808G01-Q1 TPS3808G12-Q1 TPS3808G125-Q1 TPS3808G15-Q1 TPS3808G18-Q1\nTPS3808G30-Q1 TPS3808G33-Q1 TPS3808G50-Q1Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under theElectric Characteristics is\nnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Due tothelowdissipated power inthisdevice, itisassumed thatTJ=TA.7Specifications\n7.1 Absolute Maximum Ratings\nover operating junction temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVDD Input voltage –0.3 7 V\nVCT CTvoltage –0.3 (VDD+0.3) V\nVMR,\nVRESET ,\nVSENSEMR, RESET, SENSE voltage –0.3 7 V\nIRESET RESET pincurrent 5 mA\nTJ Operating junction temperature(2)–40 150 °C\nTstg Storage temperature –65 150 °C\n(1) AEC Q100-002 indicates HBM stressing isdone inaccordance with theANSI/ESDA/JEDEC JS-001 specification.7.2 ESD Ratings\nVALUE UNIT\nTPS3808G125QDBVRQ1 INSOT-23 PACKAGE\nV(ESD)Electrostatic\ndischargeHuman body model (HBM), perAEC Q100-002(1)±2000\nV Charged device model (CDM), perAEC Q100-011 ±1000\nMachine Model (MM) ±50\nTPS3808GXX-Q1 INSOT-23 PACKAGE\nV(ESD)Electrostatic\ndischargeHuman body model (HBM), perAEC Q100-002(1)±2000\nV\nCharged device model (CDM), perAEC Q100-011 ±500\nTPS3808G01QDRVRQ1 INSON PACKAGE\nV(ESD)Electrostatic\ndischargeHuman body model (HBM), perAEC Q100-002(1)±2000\nV Charged device model (CDM), perAEC Q100-011 ±500\nMachine Model (MM) ±50\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVDDinput supply 1.8 6.5 V\nVSENSE SENSE pinvoltage 0 VDD V\nMRManual reset pinvoltage 0 VDD V\n5TPS3808G01-Q1 ,TPS3808G12-Q1 ,TPS3808G125-Q1 ,TPS3808G15-Q1\nTPS3808G18-Q1 ,TPS3808G30-Q1 ,TPS3808G33-Q1 ,TPS3808G50-Q1\nwww.ti.com SBVS085J –JANUARY 2007 –REVISED JUNE 2017\nProduct Folder Links: TPS3808G01-Q1 TPS3808G12-Q1 TPS3808G125-Q1 TPS3808G15-Q1 TPS3808G18-Q1\nTPS3808G30-Q1 TPS3808G33-Q1 TPS3808G50-Q1Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)TPS3808Gxx-Q1\nUNIT DBV (SOT-23) DRV (WSON)\n6PINS 6PINS\nRθJA Junction-to-ambient thermal resistance 180.9 178.1 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 117.8 95.6 °C/W\nRθJB Junction-to-board thermal resistance 27.8 135 °C/W\nψJT Junction-to-top characterization parameter 18.9 6.3 °C/W\nψJB Junction-to-board characterization parameter 27.3 136.6 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A 7.3 °C/W\n(1) Power-up reset voltage isthelowest supply voltage (VDD)atwhich RESET becomes active (trise(VDD)≥15μs/V).7.5 Electrical Characteristics\n1.8V≤VDD≤6.5V,RLRESET =100kΩ,CLRESET =50pF,over operating temperature range (TJ=–40°Cto+125 °C)(unless\notherwise noted), typical values atTJ=25°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVDD Input supply range 1.8 6.5 V\nIDD Supply current (into VDDpin)VDD=3.3V,RESET notasserted,\nMR, RESET, CTopen2.4 5\nμA\nVDD=6.5V,RESET notasserted,\nMR, RESET, CTopen2.7 6\nVOL Low-level output voltage1.3V≤VDD<1.8V,IOL=0.4mA 0.3\nV\n1.8V≤VDD≤6.5V,IOL=1mA 0.4\nPower-up reset voltage(1)VOL(max) =0.2V,IRESET =15μA 0.8 V\nVITNegative-going input\nthreshold accuracyTPS3808G01-Q1 –2% ±1% 2%\nVIT≤3.3V –1.5% ±0.5% 1.5%\n3.3V<VIT≤5V –2% ±1% 2%\nVIT≤3.3V\n–40°C<TJ<85°C–1.25% ±0.5% 1.25%\n3.3V<VIT≤5V –1.5% ±0.5% 1.5%\nVHYS Hysteresis onVITpinTPS3808G01-Q1 1.5 3\n%V IT –40°C<TJ<85°C 1 2\n1 2.5\nRMR MRinternal pullup resistance VSENSE =VIT 70 90 kΩ\nISENSE Input current atSENSE pinTPS3808G01-Q1 –25 25 nA\nVSENSE =6.5V 1.7 μA\nIOH RESET leakage current VRESET =6.5V,RESET notasserted 300 nA\nCIN Input capacitance, anypinCTpin VIN=0VtoVDD 5\npF\nOther pins VIN=0Vto6.5V 5\nVIL MRlogic lowinput 0 0.3VDD V\nVIH MRlogic high input 0.7VDD VDD V\nTime0.8V\n0.0V\nVIT+ VHYS\nVIT\n0.7VDD\n0.3VDDMRSENSERESETVDD\ntD tD tDtD= Reset Delay\n= Undeﬁned State\n6TPS3808G01-Q1 ,TPS3808G12-Q1 ,TPS3808G125-Q1 ,TPS3808G15-Q1\nTPS3808G18-Q1 ,TPS3808G30-Q1 ,TPS3808G33-Q1 ,TPS3808G50-Q1\nSBVS085J –JANUARY 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TPS3808G01-Q1 TPS3808G12-Q1 TPS3808G125-Q1 TPS3808G15-Q1 TPS3808G18-Q1\nTPS3808G30-Q1 TPS3808G33-Q1 TPS3808G50-Q1Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated7.6 Timing Requirements\nMIN NOM MAX UNIT\ntdRESET delay\ntimeCT=Open\nSee Figure 112 20 28\nms CT=VDD 180 300 420\nCT=100pF 0.75 1.25 1.75\nCT=180nF 0.7 1.2 1.7 s\ntpHLPropagation\ndelayMRtoRESET VIH=0.7VDD,VIL=0.3VDD 150 ns\nHigh-level to\nlow-level\nRESET delaySENSE to\nRESETVIH=1.05 VIT,VIL=0.95 VIT 20 μs\ntwMaximum\ntransient\ndurationSENSE VIH=1.05 VIT,VIL=0.95 VIT 20\nμs\nMR VIH=0.7VDD,VIL=0.3VDD 0.001\nFigure 1.MRandSENSE Reset Timing Diagram\n4.5\n4.0\n3.5\n3.0\n2.5\n2.0\n1.5\n1.0\n0.5\n0\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0VOLLow−Level RESET Voltage (V)VDD= 1.8V\nRESET Current (mA)\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.00.8\n0.7\n0.6\n0.5\n0.4\n0.3\n0.2\n0.1\n0VOLLow−Level RESET Voltage (V)\nRESET Current (mA)VDD= 3.3V\nVDD= 6.5 V\n10\n8\n6\n4\n2\n0\n10 30 50 70 90 110 130\nTemperature ( /c176C)−50 −30 −10−10−8−6−4−2\nNormalized RESETTimeout Period (%)\n1.0\n0.8\n0.6\n0.4\n0.2\n0\n10 30 50 70 90 110 130\nTemperature ( /c176C)−50 −30 −10−1.0−0.8−0.6−0.4−0.2\nNormalized VIT(%)\n7TPS3808G01-Q1 ,TPS3808G12-Q1 ,TPS3808G125-Q1 ,TPS3808G15-Q1\nTPS3808G18-Q1 ,TPS3808G30-Q1 ,TPS3808G33-Q1 ,TPS3808G50-Q1\nwww.ti.com SBVS085J –JANUARY 2007 –REVISED JUNE 2017\nProduct Folder Links: TPS3808G01-Q1 TPS3808G12-Q1 TPS3808G125-Q1 TPS3808G15-Q1 TPS3808G18-Q1\nTPS3808G30-Q1 TPS3808G33-Q1 TPS3808G50-Q1Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated7.7 Typical Characteristics\nAtTJ=25°C,VDD=3.3V,RLRESET =100kΩ,andCLRESET =50pF(unless otherwise noted)\nFigure 2.Normalized RESET Time-out Period vs\nTemperature (CT=Open, CT=VDD,CT=Any)Figure 3.Normalized Sense Threshold Voltage (VIT)vs\nTemperature\nFigure 4.Low-Level RESET Voltage vsRESET CurrentFigure 5.Low-Level RESET Voltage vsRESET Current\nReset\nLogic\nTimer\n+−90kVDDVDD\nGND0.4 V\nVREFSENSEMR\nCTRESET\nR1\nR2\nR1+ R2= 4 M /c87\nReset\nLogic\nTimer\n+−90kVDDVDD\nGND0.4 V\nVREFSENSEMR\nCTRESET\n8TPS3808G01-Q1 ,TPS3808G12-Q1 ,TPS3808G125-Q1 ,TPS3808G15-Q1\nTPS3808G18-Q1 ,TPS3808G30-Q1 ,TPS3808G33-Q1 ,TPS3808G50-Q1\nSBVS085J –JANUARY 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TPS3808G01-Q1 TPS3808G12-Q1 TPS3808G125-Q1 TPS3808G15-Q1 TPS3808G18-Q1\nTPS3808G30-Q1 TPS3808G33-Q1 TPS3808G50-Q1Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe TPS3808Gxx-Q1 devices arelow-current supervisory circuits used tomonitor system voltages ranging from\n0.4Vto5V.The devices assert anactive low, open-drain RESET signal when theSENSE voltage drops below\napreset threshold orwhen themanual reset (MR) pinisasserted toalogic low. The RESET output remains low\nfortheuser-adjustable delay time after theSENSE voltage and MRreturn above their thresholds. The devices\narealso designed tobeimmune toshort negative transients ontheSENSE pin.The reset delay time canbe\nconfigured byusing theCTpin.The delay canbeconfigured to20msbyleaving theCTpinfloating, itcanbe\nconfigured to300msbyconnecting theCTpintoVDDusing aresistor, orcanbeconfigured from 1.25 msto10s\nbyconnecting theCTpintoanexternal capacitor.\n8.2 Functional Block Diagrams\nFigure 6.Adjustable-Voltage Version\nFigure 7.Fixed-Voltage Version\n100\n10\n1\n0 5 10 15 20 30 35 45 25\nOverdrive (%VIT)50 40Transient Durationbelow VIT(/c109s)\nRESET OCCURS\nABOVE THE CURVE\nVDD\nVIT\nOverdrive \nVoltage\nTransient \nDuration\n9TPS3808G01-Q1 ,TPS3808G12-Q1 ,TPS3808G125-Q1 ,TPS3808G15-Q1\nTPS3808G18-Q1 ,TPS3808G30-Q1 ,TPS3808G33-Q1 ,TPS3808G50-Q1\nwww.ti.com SBVS085J –JANUARY 2007 –REVISED JUNE 2017\nProduct Folder Links: TPS3808G01-Q1 TPS3808G12-Q1 TPS3808G125-Q1 TPS3808G15-Q1 TPS3808G18-Q1\nTPS3808G30-Q1 TPS3808G33-Q1 TPS3808G50-Q1Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 Immunity toSENSE PinVoltage Transients\nThe TPS3808Gxx-Q1 isrelatively immune toshort negative transients ontheSENSE pin. Sensitivity to\ntransients isdependent onthreshold overdrive, asshown intheMaximum Transient Duration atSense vsSense\nThreshold Overdrive Voltage graph (Figure 9).This graph shows theduration that thetransient isbelow VIT\ncompared tothemagnitude ofthevoltage drop below VIT,oroverdrive voltage. The overdrive voltage is\nexpressed asapercentage oftheVITthreshold value. Any combination oftransient duration and overdrive\nvoltage thatliesabove thecurve results inRESET being asserted low. Any transient thatliesbelow thecurve is\nignored bythedevice.\nFigure 8.Threshold Overdrive Voltage\nFigure 9.Maximum Transient Duration atSense vsSense Threshold Overdrive Voltage\n8.3.2 SENSE Input\nThe SENSE input provides aterminal atwhich anysystem voltage canbemonitored. Ifthevoltage onthispin\ndrops below VIT,RESET isasserted low. The comparator has abuilt-in hysteresis toensure smooth RESET\nassertions and deassertions. Itisgood analog design practice toputa1-nF to10-nF bypass capacitor onthe\nSENSE input toreduce sensitivity totransients andlayout parasitics.\n3.3V\nTPS3808xxxVDDSENSE\nCT90k/c87\nG ND\n1.2V 3.3V\nTPS3808G12 TPS3808G33 DSPSENSE VDDVDDSENSE VI/OVCORE\nGPIO\nGND GND GNDRESET MR\nCTCTRESET\nVIN\nTPS3808G01VDD\nSENSE\nGNDRESETR1\nR2 1nFVIT′= (1 + )0.405R1\nR2VOUT\n10TPS3808G01-Q1 ,TPS3808G12-Q1 ,TPS3808G125-Q1 ,TPS3808G15-Q1\nTPS3808G18-Q1 ,TPS3808G30-Q1 ,TPS3808G33-Q1 ,TPS3808G50-Q1\nSBVS085J –JANUARY 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TPS3808G01-Q1 TPS3808G12-Q1 TPS3808G125-Q1 TPS3808G15-Q1 TPS3808G18-Q1\nTPS3808G30-Q1 TPS3808G33-Q1 TPS3808G50-Q1Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedFeature Description (continued)\nThe TPS3808G01-Q1 can beused tomonitor any voltage raildown to0.405 Vusing thecircuit shown in\nFigure 10.\nFigure 10.Using theTPS3808G01-Q1 toMonitor aUser-Defined Threshold Voltage\n8.3.3 Manual Reset (MR)Input\nThe manual reset (MR) input allows aprocessor orother logic circuits toinitiate areset. Alogic low(0.3 VDD)on\nMRcauses RESET toassert low. After MRreturns toalogic high and SENSE isabove itsreset threshold,\nRESET isdeasserted high after theuser-defined reset delay expires. MRisinternally tiedtoVDDusing a90-kΩ\nresistor, sothispincanbeleftunconnected ifMRisnotused.\nSee Figure 11forhow MRcanbeused tomonitor multiple system voltages. Ifthelogic signal driving MRdoes\nnotgofully toVDD,there willbesome additional current draw intoVDDasaresult oftheinternal pullup resistor on\nMR. Tominimize current draw, alogic-level FET canbeused asshown inFigure 12.\nFigure 11.Using MRtoMonitor Multiple System Voltages\nFigure 12.Using anExternal MOSFET toMinimize IDDWhen MRSignal Does NotGotoVDD\n3\nT DC (nF) t (s) 0.5 10 (s) 175/c45 /c233 /c249/c61 /c45 /c180 /c180/c235 /c251\nDelay (s) = C T(nF) + 0.5 x 10−3(s)\n20ms Delay 300ms Delay\n(c) (b) (a)1753.3V\nTPS3808G33VDDSENSE\nCTRESET3.3V\nTPS3808G33VDDSENSE\nCT\nCTRESET3.3V\nTPS3808G33VDDSENSE\nCT50k/c87\nRESET\n11TPS3808G01-Q1 ,TPS3808G12-Q1 ,TPS3808G125-Q1 ,TPS3808G15-Q1\nTPS3808G18-Q1 ,TPS3808G30-Q1 ,TPS3808G33-Q1 ,TPS3808G50-Q1\nwww.ti.com SBVS085J –JANUARY 2007 –REVISED JUNE 2017\nProduct Folder Links: TPS3808G01-Q1 TPS3808G12-Q1 TPS3808G125-Q1 TPS3808G15-Q1 TPS3808G18-Q1\nTPS3808G30-Q1 TPS3808G33-Q1 TPS3808G50-Q1Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedFeature Description (continued)\n8.3.4 Selecting theReset Delay Time\nThe TPS3808Gxx-Q1 device has three options forsetting theRESET delay time asshown inFigure 13.\nFigure 13(a)shows theconfiguration forafixed 300-ms typical delay time bytying CTtoVDD;aresistor from\n40kΩto200 kΩmust beused. Supply current isnotaffected bythechoice ofresistor. Figure 13(b)shows a\nfixed 20-ms delay time byleaving theCTpinopen. Figure 13(c)shows aground referenced capacitor connected\ntoCTforauser-defined program time from 1.25 msto10s.\nFigure 13.Configuration Used toSettheRESET Delay Time\nThe capacitor CTshould be≥100 pFnominal value fortheTPS3808Gxx-Q1 torecognize thecapacitor is\npresent. Use Equation 1tocalculate thecapacitor value foragiven delay time.\n(1)\nThe reset delay time isdetermined bythetime ittakes anon-chip precision 220-nA current source tocharge the\nexternal capacitor to1.23 V.When RESET asserts low, thecapacitor isdischarged. When theRESET conditions\narecleared, theinternal current source isenabled andbegins tocharge theexternal capacitor. When thevoltage\nonthiscapacitor reaches 1.23 V,RESET deasserts. Alow-leakage type capacitor such asaceramic should be\nused andthatstray capacitance around thispinmay cause errors inthereset delay time.\n8.4 Device Functional Modes\nWhenever MRpinissettoalogic high andtheSENSE input pinishigher than VIT,theopen-drain RESET signal\nisdeasserted high. IfMRpinissettoalogic lowortheSENSE input pinfalls lower than VIT,then RESET is\nasserted low. Table 1isatruth table thatdescribes these operating modes.\nTable 1.Truth Table\nMR SENSE >VIT RESET\nL 0 L\nL 1 L\nH 0 L\nH 1 H\nVDD\nTPS3808G01-Q1\nSENSE\nCT___\nMR\n_____\nRESET\nGNDProcessorVDD\nRESET3.3V\n50 lQ\x03\nGNDCTR1\nR2 1 nF\nVDD\nTPS3808G33-Q1\nSENSE\nCT___\nMR\n_____\nRESET\nGNDProcessorVDD\nRESET3.3V\n50 lQ\x03\nGNDCT\n12TPS3808G01-Q1 ,TPS3808G12-Q1 ,TPS3808G125-Q1 ,TPS3808G15-Q1\nTPS3808G18-Q1 ,TPS3808G30-Q1 ,TPS3808G33-Q1 ,TPS3808G50-Q1\nSBVS085J –JANUARY 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TPS3808G01-Q1 TPS3808G12-Q1 TPS3808G125-Q1 TPS3808G15-Q1 TPS3808G18-Q1\nTPS3808G30-Q1 TPS3808G33-Q1 TPS3808G50-Q1Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated9Applications andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe TPS3808Gxx-Q1 microprocessor supervisory product family isdesigned toassert aRESET signal when\neither theSENSE pinvoltage drops below VITorthemanual reset (MR) isdriven low. The RESET output\nremains asserted forauser-adjustable time after both themanual reset (MR) andSENSE voltages return above\ntherespective thresholds. Abroad range ofvoltage threshold and reset delay time adjustments areavailable,\nallowing these devices tobeused inavariety ofapplications. Reset threshold voltages canbefactory-set from\n0.82 Vto3.3Vorfrom 4.4Vto5V,while theTPS3808G01-Q1 canbesettoanyvoltage above 0.405 Vusing\nanexternal resistor divider. Two preset delay times arealso user-selectable: connecting theCTpintoVDDresults\nina300-ms reset delay, while leaving theCTpinopen yields a20-ms reset delay. Additionally, connecting a\ncapacitor between CTandGND allows thedesigner toselect anyreset delay period from 1.25 msto10s.\n9.2 Typical Application\nFigure 14.TPS3808G33-Q1 Typical Application\nFigure 15.TPS3808G01-Q1 Typical Application\n0 1 2 3 4 5 6 74.0\n3.5\n3.0\n2.5\n2.0\n1.5\n1.0\n0.5\n0−40ºC25ºC85ºC125ºC\nIDD( A)/c109\nVDD(V)\n100\n10\n1\n0.1\n0.01\n0.001\n0.0001 0.001 0.01 0.1\nCT(/c109F)10 1−40/c176C, 25 /c176C, 125 /c176C\nRESETTimeout (sec)\n13TPS3808G01-Q1 ,TPS3808G12-Q1 ,TPS3808G125-Q1 ,TPS3808G15-Q1\nTPS3808G18-Q1 ,TPS3808G30-Q1 ,TPS3808G33-Q1 ,TPS3808G50-Q1\nwww.ti.com SBVS085J –JANUARY 2007 –REVISED JUNE 2017\nProduct Folder Links: TPS3808G01-Q1 TPS3808G12-Q1 TPS3808G125-Q1 TPS3808G15-Q1 TPS3808G18-Q1\nTPS3808G30-Q1 TPS3808G33-Q1 TPS3808G50-Q1Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedTypical Application (continued)\n9.2.1 Design Requirements\nThe TPS3808Gxx-Q1 device must monitor a3.3-V input voltage, and drive anactive-low reset totheprocessor\nwhen theinput voltage drops below therecommended operating voltage oftheprocessor.\n9.2.2 Detailed Design Procedure\nTomonitor the3.3-V input voltage, TPS3808G33-Q1 isused and the3.3-V supply isconnected directly tothe\nSENSE pin.The open-drain RESET output isconnected toVDDthrough a50-kΩresistor. Toselect theoutput\ndelay ontheRESET pin,connect theCTpintoVDD,leftfloating, orconnect through acapacitor toGND. For\nmore details onselecting thisdelay, seeSelecting theReset Delay Time .\nWhen using TPS3808G01-Q1, select R1and R2resistor values toselect thethreshold voltage based onthe\nfollowing equation: VIT=(1+R1/R2)×0.405.\n9.2.3 Application Curves\nFigure 16.Supply Current vsSupply VoltageFigure 17.RESET Time-out Period vsCT\n2\n35\n4CTCVDD\nReset Output\nManual Reset\nSignalInput Supply\n1 6\n14TPS3808G01-Q1 ,TPS3808G12-Q1 ,TPS3808G125-Q1 ,TPS3808G15-Q1\nTPS3808G18-Q1 ,TPS3808G30-Q1 ,TPS3808G33-Q1 ,TPS3808G50-Q1\nSBVS085J –JANUARY 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TPS3808G01-Q1 TPS3808G12-Q1 TPS3808G125-Q1 TPS3808G15-Q1 TPS3808G18-Q1\nTPS3808G30-Q1 TPS3808G33-Q1 TPS3808G50-Q1Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated10Power Supply Recommendations\nThe TPS3808Gxx-Q1 devices aredesigned tooperate from aninput supply from 1.8Vto6.5V.TIrecommends\nplacing a0.1-µFcapacitor near theVDDpin.\n11Layout\n11.1 Layout Guidelines\nTIrecommends placing the0.1-µFdecoupling capacitor close totheVDDpin.The VDDtrace should beable to\ncarry 6µAwithout asignificant drop involtage.\n11.2 Layout Example\nFigure 18.Recommended Layout\n15TPS3808G01-Q1 ,TPS3808G12-Q1 ,TPS3808G125-Q1 ,TPS3808G15-Q1\nTPS3808G18-Q1 ,TPS3808G30-Q1 ,TPS3808G33-Q1 ,TPS3808G50-Q1\nwww.ti.com SBVS085J –JANUARY 2007 –REVISED JUNE 2017\nProduct Folder Links: TPS3808G01-Q1 TPS3808G12-Q1 TPS3808G125-Q1 TPS3808G15-Q1 TPS3808G18-Q1\nTPS3808G30-Q1 TPS3808G33-Q1 TPS3808G50-Q1Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 2.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nTPS3808G01-Q1 Click here Click here Click here Click here Click here\nTPS3808G12-Q1 Click here Click here Click here Click here Click here\nTPS3808G125-Q1 Click here Click here Click here Click here Click here\nTPS3808G15-Q1 Click here Click here Click here Click here Click here\nTPS3808G18-Q1 Click here Click here Click here Click here Click here\nTPS3808G30-Q1 Click here Click here Click here Click here Click here\nTPS3808G33-Q1 Click here Click here Click here Click here Click here\nTPS3808G50-Q1 Click here Click here Click here Click here Click here\n12.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS3808G01QDBVRQ1 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BAZ\nTPS3808G01QDRVRQ1 ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PSJQ\nTPS3808G125QDBVRQ1 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 QWZ\nTPS3808G12QDBVRQ1 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CEM\nTPS3808G15QDBVRQ1 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 OFV\nTPS3808G18QDBVRQ1 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 OBZ\nTPS3808G30QDBVRQ1 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVP\nTPS3808G33QDBVRQ1 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 AVQ\nTPS3808G50QDBVRQ1 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CEL\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS3808-Q1 :\n•Catalog: TPS3808\n•Enhanced Product: TPS3808-EP\n NOTE: Qualified Version Definitions:\n•Catalog - TI\'s standard catalog product\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS3808G01QDBVRQ1 SOT-23 DBV 63000 179.0 8.43.23.21.44.08.0 Q3\nTPS3808G01QDRVRQ1 WSON DRV 63000 180.0 8.42.32.31.154.08.0 Q2\nTPS3808G125QDBVRQ1 SOT-23 DBV 63000 179.0 8.43.23.21.44.08.0 Q3\nTPS3808G12QDBVRQ1 SOT-23 DBV 63000 179.0 8.43.23.21.44.08.0 Q3\nTPS3808G15QDBVRQ1 SOT-23 DBV 63000 179.0 8.43.23.21.44.08.0 Q3\nTPS3808G18QDBVRQ1 SOT-23 DBV 63000 179.0 8.43.23.21.44.08.0 Q3\nTPS3808G30QDBVRQ1 SOT-23 DBV 63000 179.0 8.43.23.21.44.08.0 Q3\nTPS3808G33QDBVRQ1 SOT-23 DBV 63000 179.0 8.43.23.21.44.08.0 Q3\nTPS3808G50QDBVRQ1 SOT-23 DBV 63000 179.0 8.43.23.21.44.08.0 Q3\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS3808G01QDBVRQ1 SOT-23 DBV 63000 200.0 183.0 25.0\nTPS3808G01QDRVRQ1 WSON DRV 63000 210.0 185.0 35.0\nTPS3808G125QDBVRQ1 SOT-23 DBV 63000 200.0 183.0 25.0\nTPS3808G12QDBVRQ1 SOT-23 DBV 63000 200.0 183.0 25.0\nTPS3808G15QDBVRQ1 SOT-23 DBV 63000 200.0 183.0 25.0\nTPS3808G18QDBVRQ1 SOT-23 DBV 63000 200.0 183.0 25.0\nTPS3808G30QDBVRQ1 SOT-23 DBV 63000 200.0 183.0 25.0\nTPS3808G33QDBVRQ1 SOT-23 DBV 63000 200.0 183.0 25.0\nTPS3808G50QDBVRQ1 SOT-23 DBV 63000 200.0 183.0 25.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2021\nPack Materials-Page 2\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.DRV 6 WSON - 0.8 mm max height\nPLASTIC SMALL OUTLINE - NO LEAD\n4206925/F\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.35\n0.251.6 0.1\n6X 0.30.22X\n1.310.1\n4X 0.650.80.7\n0.050.00B2.11.9 A\n2.11.9\n(0.2) TYPWSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n7\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(1)\n4X (0.65)\n(1.95)6X (0.3)6X (0.45)\n(1.6)\n(R0.05) TYP\n(0.2) VIA\nTYP(1.1)WSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018SYMM1\n346\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:25X7\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.3)6X (0.45)\n4X (0.65)\n(0.7)\n(1)\n(1.95)(R0.05) TYP(0.45)WSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD #7\n 88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:30XSYMM\n1\n346\nSYMMMETAL\n7\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.951.45 MAX\n0.150.00 TYP6X 0.500.25\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.5. Refernce JEDEC MO-178.0.2 C A B1\n3452INDEX AREAPIN 1\n6\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND6X (1.1)\n6X (0.6)\n(2.6)2X (0.95)\n(R0.05) TYP\n4214840/C   06/2021SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45 26\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)2X(0.95)6X (1.1)\n6X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45 26\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE\nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”\nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY\nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD\nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate\nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable\nstandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you\npermission to use these resources only for development of an application that uses the TI products described in the resource. Other\nreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party\nintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,\ncosts, losses, and liabilities arising out of your use of these resources.\nTI’s products are provided subject to TI’s Terms of Sale ( https:www.ti.com/legal/termsofsale.html ) or other applicable terms available either\non ti.com  or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s\napplicable warranties or warranty disclaimers for TI products. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS3808G01QDBVRQ1

#### Key Specifications:
- **Voltage Ratings:**
  - Input Supply Voltage (VDD): 1.8V to 6.5V
  - Threshold Voltage (VIT): Adjustable down to 0.405V
- **Current Ratings:**
  - Quiescent Current (IDD): 2.4 µA (typical at VDD = 3.3V)
- **Power Consumption:**
  - Very low quiescent current, making it suitable for battery-powered applications.
- **Operating Temperature Range:**
  - -40°C to +125°C
- **Package Type:**
  - SOT-23 (6 pins) and WSON (6 pins)
- **Special Features:**
  - Power-On Reset Generator with adjustable delay time (1.25 ms to 10 s)
  - High threshold accuracy (0.5% typical)
  - Manual Reset (MR) input
  - Open-Drain RESET output
  - Immunity to short negative transients on the SENSE pin
- **Moisture Sensitive Level (MSL):**
  - Level 1 (SOT-23), Level 2 (WSON) according to JEDEC J-STD-020E

#### Description:
The **TPS3808G01QDBVRQ1** is a low-quiescent-current programmable-delay supervisory circuit designed to monitor system voltages ranging from 0.4V to 5V. It asserts an open-drain RESET signal when the monitored voltage (SENSE) drops below a preset threshold or when the manual reset (MR) pin is driven low. The RESET output remains low for a user-adjustable delay time after both the SENSE voltage and MR return above their respective thresholds. This device is particularly suited for automotive applications due to its wide operating temperature range and low power consumption.

#### Typical Applications:
- **Microprocessor and DSP Applications:** The TPS3808G01QDBVRQ1 is commonly used in systems where microcontrollers or digital signal processors require a reset signal to ensure proper operation during power-up or voltage drops.
- **FPGA and ASIC Applications:** It can be utilized in field-programmable gate arrays (FPGAs) and application-specific integrated circuits (ASICs) to maintain stable operation.
- **Automotive Systems:** The device is qualified for automotive applications, making it suitable for automotive vision systems and radar applications.
- **Battery-Powered Devices:** Its low quiescent current makes it ideal for battery-operated devices, ensuring minimal power drain during operation.

This component is a versatile solution for voltage monitoring and reset generation in various electronic applications, particularly where reliability and low power consumption are critical.