set_property SRC_FILE_INFO {cfile:/1work/fpgaproc/test_mb_pmod_clp/test_mb_pmod_clp.srcs/constrs_1/imports/pf_base_mb_bm_min_given/Arty-A7-100-Master.xdc rfile:../../../test_mb_pmod_clp.srcs/constrs_1/imports/pf_base_mb_bm_min_given/Arty-A7-100-Master.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN E3    IOSTANDARD LVCMOS33 } [get_ports { sys_clock }]; #IO_L12P_T1_MRCC_35 Sch=gclk[100]
set_property src_info {type:XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN G6    IOSTANDARD LVCMOS33 } [get_ports { pwm0_0 }]; #IO_L19P_T3_35 Sch=led0_r
set_property src_info {type:XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN G3    IOSTANDARD LVCMOS33 } [get_ports { o_t0_out_0 }]; #IO_L20N_T3_35 Sch=led1_r
set_property src_info {type:XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN G13   IOSTANDARD LVCMOS33 } [get_ports { clp_db_tri_io[0] }]; #IO_0_15 Sch=ja[1] //db00
set_property src_info {type:XDC file:1 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN B11   IOSTANDARD LVCMOS33 } [get_ports { clp_db_tri_io[1] }]; #IO_L4P_T0_15 Sch=ja[2] //db01
set_property src_info {type:XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN A11   IOSTANDARD LVCMOS33 } [get_ports { clp_db_tri_io[2] }]; #IO_L4N_T0_15 Sch=ja[3] //db02
set_property src_info {type:XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN D12   IOSTANDARD LVCMOS33 } [get_ports { clp_db_tri_io[3] }]; #IO_L6P_T0_15 Sch=ja[4] //db03
set_property src_info {type:XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN D13   IOSTANDARD LVCMOS33 } [get_ports { clp_db_tri_io[4] }]; #IO_L6N_T0_VREF_15 Sch=ja[7] //db04 //nibble mode uses db04-db07
set_property src_info {type:XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN B18   IOSTANDARD LVCMOS33 } [get_ports { clp_db_tri_io[5] }]; #IO_L10P_T1_AD11P_15 Sch=ja[8] //db05
set_property src_info {type:XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN A18   IOSTANDARD LVCMOS33 } [get_ports { clp_db_tri_io[6] }]; #IO_L10N_T1_AD11N_15 Sch=ja[9] //db06
set_property src_info {type:XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN K16   IOSTANDARD LVCMOS33 } [get_ports { clp_db_tri_io[7] }]; #IO_25_15 Sch=ja[10] //db07
set_property src_info {type:XDC file:1 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN E2    IOSTANDARD LVCMOS33 } [get_ports { clp_cb_tri_o[0] }]; #IO_L14P_T2_SRCC_35 Sch=jd[7] //lcd_rs
set_property src_info {type:XDC file:1 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN D2    IOSTANDARD LVCMOS33 } [get_ports { clp_cb_tri_o[1] }]; #IO_L14N_T2_SRCC_35 Sch=jd[8] //lcd_rw
set_property src_info {type:XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN H2    IOSTANDARD LVCMOS33 } [get_ports { clp_cb_tri_o[2] }]; #IO_L15P_T2_DQS_35 Sch=jd[9] //lcd_e
