"f:\Data\ActiveHDL\DMA\DMA_design\src\dma.vhd" VHDL DMA_design 1 0 0
"f:\Data\ActiveHDL\DMA\DMA_design\src\dual_port_memory.vhd" VHDL DMA_design 2 0 0
"f:\Data\ActiveHDL\DMA\DMA_design\src\TestBench\dma_TB.vhd" VHDL DMA_design 1 0 0
. . 0 0 0