<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_master_full</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_CLK.ASSOCIATED_BUSIF">M_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_CLK.ASSOCIATED_RESET">m_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>tx_done_intr</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tx_done_intr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.TX_DONE_INTR.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_master_full_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d63c4610</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_master_full_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d63c4610</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3b7946fa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>tx_done_intr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_init_axi_txn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_txn_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi_awid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi_awuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_AWUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi_wuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi_bid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi_buser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_BUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi_arid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi_aruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_ARUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi_rid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axi_ruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_RUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
        <spirit:displayName>C M AXI TARGET SLAVE BASE ADDR</spirit:displayName>
        <spirit:description>Base address of targeted slave</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="3" spirit:bitStringLength="32">0x40000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_BURST_LEN</spirit:name>
        <spirit:displayName>C M AXI BURST LEN</spirit:displayName>
        <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C M AXI ID WIDTH</spirit:displayName>
        <spirit:description>Thread ID Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_ID_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_ID_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_ID_WIDTH&apos;))))" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH" spirit:order="7" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C M AXI AWUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_AWUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_AWUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_AWUSER_WIDTH&apos;))))" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C M AXI ARUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_ARUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_ARUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_ARUSER_WIDTH&apos;))))" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C M AXI WUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_WUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WUSER_WIDTH&apos;))))" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C M AXI RUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_RUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_RUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_RUSER_WIDTH&apos;))))" spirit:order="11" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C M AXI BUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Response Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_BUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_BUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_BUSER_WIDTH&apos;))))" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_CACHE_VAL</spirit:name>
        <spirit:displayName>C M Cache Val</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_CACHE_VAL" spirit:bitStringLength="4">&quot;0010&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_PROT_VAL</spirit:name>
        <spirit:displayName>C M Prot Val</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_PROT_VAL" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_85010fde</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/brom_vals.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/brom_vals_1/brom_vals.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_master_full_v1_0_M_AXI_inst/brom_vals_ip</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_master_full_v1_0_M_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_master_full_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_52b0e5d7</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/brom_vals.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/brom_vals_1/brom_vals.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_master_full_v1_0_M_AXI_inst/brom_vals_ip</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_master_full_v1_0_M_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_master_full_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_master_full_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3b7946fa</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>axi_master_full</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
      <spirit:displayName>C M AXI TARGET SLAVE BASE ADDR</spirit:displayName>
      <spirit:description>Base address of targeted slave</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="3" spirit:bitStringLength="32">0x40000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_BURST_LEN</spirit:name>
      <spirit:displayName>C M AXI BURST LEN</spirit:displayName>
      <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C M AXI ID WIDTH</spirit:displayName>
      <spirit:description>Thread ID Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_ID_WIDTH" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_ADDR_WIDTH" spirit:order="6">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="7">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C M AXI AWUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Write Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_AWUSER_WIDTH" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C M AXI ARUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Read Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_ARUSER_WIDTH" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C M AXI WUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Write Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_WUSER_WIDTH" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C M AXI RUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Read Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_RUSER_WIDTH" spirit:order="11" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C M AXI BUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Response Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_BUSER_WIDTH" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_master_full_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_CACHE_VAL</spirit:name>
      <spirit:displayName>C M Cache Val</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_CACHE_VAL" spirit:bitStringLength="4">&quot;0010&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_PROT_VAL</spirit:name>
      <spirit:displayName>C M Prot Val</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_PROT_VAL" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_master_full</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>45</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-06-09T15:17:36Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42e91488_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1009f615_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74a1e18d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6672e7d9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@143e937a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3aa17f93_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36d44c04_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c8b1d4b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fb76e28_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@646386e3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2eca4027_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f317528_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e80dcf0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6182c6df_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ae26470_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72e33242_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cabf5f4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@313c50bd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8b44001_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ebdd7ea_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b8d1ca7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71b2836d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f46b24e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ddf3ba8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@456582c8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ed8bcce_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@312fed8c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70006cb8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76ff7014_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17ffdba6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b77b057_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@700c826f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1668e833_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@711ce9b7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d0b868e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f4faf70_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ee477e3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56fa05a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8bfaf1c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e314368_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14c4fb24_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1feefc40_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32d3e5a8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@677c16f0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e6f33ce_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4621a0e8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6dfddc71_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ce580fb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@575935cc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7004a406_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a58a8e8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@187c6602_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ead53ab_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43b409e0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73473a47_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@695dcee8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c8a124b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38494ca_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3770e424_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f35a526_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fc0acc3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d5076c2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@122594f3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d73fa8b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21e9f364_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@539d6713_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2590d0e6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@331749f7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78241bf0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e6719e7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f9eba31_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24ac290b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a5d246a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c5a458a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21be57e9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c7a346f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45027723_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@177f7ba8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f35fc10_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19c5d0b2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20316261_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c5a2fe8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cd3f5c1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32f037b0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ef1b8e1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24065533_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c5ab0f9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75396df2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54eaa7fa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6121e95a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35d43fbb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ee0f7f6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d64828_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ea4e65e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1efb1476_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48e3255d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62495f1a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@404d710a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a8b4e06_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cac6792_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11c33683_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a6e1246_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a78b1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44245c67_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41358a30_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5310bc6c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6025cd93_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f7088cb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b8c372b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@193c2691_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@433d3219_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f7a0b5f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bafe17e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63bafe86_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3841a3bf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5210157d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cad0d9a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47a608b6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78891add_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bb0a401_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19216046_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@242f8a44_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1851b076_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@728d956_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68dc617c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11fcdf6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@784e1e42_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a741d14_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16e3e5f1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@429cf8e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50dc1f0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4700a66a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2563aa05_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b875ae_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a89cd30_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d404604_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fababa7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65d8ae67_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6eafed08_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21ca8886_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eb83065_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5385ba65_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6dfbf779_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d546b9a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36fea44a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4258ece6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5db2c13_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58293a3e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c177b37_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@770f1eeb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65e68edb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63203c70_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f686948_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d898178_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71357e0b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c84427d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b332b73_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2679130a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29b2635b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@121c97ef_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c792447_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d7a76ce_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41267073_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@773504ab_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ec3c91a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@412c082b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60a5296a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79358d1a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f401fe5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fb259a8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3709649d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e0a091f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f661858_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8a9b691_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43f7acf4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43bbcd32_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e4ae622_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b21709e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aaf4ab5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ce506f9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7301d7be_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52935988_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@250ff44d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20ebc114_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77dc53ec_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b827661_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@711ff6c4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@160a3489_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25d27fbe_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c69f848_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16548536_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1229f273_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@598b0b05_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@616b3f5b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@428635a6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e1876f5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51672e66_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77b0d81f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d8ccbe4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d2b86b6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@721b5ced_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12ebc5ea_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@701829e1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dae0bcb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49a71a1a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4863ab70_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56ddb2bc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fb16659_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3da5c4ea_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2825e961_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bbd10_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34230107_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1db83e50_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58dbec32_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d7b31fd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bfba847_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c43341d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bac4759_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fe3709b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ffae9d3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ed31f86_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3df55a14_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c773c2f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e9e43f5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@747337d0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d8e7acd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@610411a1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@90a3d6b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bb88164_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c75bf1b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f375654_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d0647aa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@401f8c2b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@744076b4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76b1684f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40337989_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@507a4998_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5405e845_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@194e16e3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40bac3da_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42da19dc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4897aef6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cbcc362_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@717f188f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ef622a9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@118b87c0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4579644b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40e7d6aa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d3376ac_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c84e8b1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ed95184_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@184fe67c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55c46ef8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56dc0274_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4da7271c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22409754_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2755fc6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41bf6e0f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@804ff07_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70e2057d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42da9ac7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10900c1a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5889a90b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b061ddc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66d59c31_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@746e64a1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f3b880d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@544a1b35_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fe7c9d2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4328d14f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50e6dd32_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1aaa07db_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6caf0ddc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16cf739_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4044595e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c109b1e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62d7ff0e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@da9f382_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@148ade6f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4086cf3e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a19e8bc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e372ead_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24ef585f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55d77bc4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c8690aa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49e96983_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fd74479_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59428746_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5910035c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d8bac45_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a55651_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7478b616_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c2a4d4d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33894432_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d2104a8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7547d278_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@336e2e14_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a63d425_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77fde30a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@619c1c3f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73d0af7c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9c45af3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45b66dff_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b003c9f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42cc2ad9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f9344a6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35dde387_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74ad16b4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@685ea61a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3069561c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31468b7d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c297a32_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4973d621_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7db17f86_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a9ae07_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d62cb92_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17a94d29_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78f673bf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7574c886_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c42be33_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5607d1d2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@524b9b2e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e73389c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fedefb2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f1f4043_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a05b1e6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@462d0ca7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71c510a5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b0eaaec_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@775dfc50_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31969ef9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76e7ac5e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f527644_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fb2daf2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ecf845f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f3e2486_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27632cbe_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53b75864_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7434a709_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@640396a9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6dcaf65c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ba31dc4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c2d6ece_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d8d793a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5603d615_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12543bd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1de1e018_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13768465_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29068389_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@108c6828_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2869d174_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@727c01c3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29cfebc1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b2cb480_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58dc94f7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76f8f84e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a71182a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@673f8c68_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37fbe9b6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a7611bb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f7b4bea_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cee5c9b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a6f6313_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ac14c47_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e28936f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ec73d76_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56095f3a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@da57b1b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3acbc6e3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bcbe522_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@784f4793_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bca2d0c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e8b2a78_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f3a4d3b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b9684a1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4299d04b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d4504aa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@391309e5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77443ea5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cc84025_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59b91b38_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54b6cf31_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@482b2bd2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@487b0945_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@798e4371_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@507b8c0d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19be2380_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@649f112e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71f5f05b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3461364b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c793d2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d360e7d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bfb57f5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53c468c8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b9fe60_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58251dda_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@341244fa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22950a78_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52520e4d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c616f7d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7820b005_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a343513_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@755995ea_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e88eee5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@728e0b33_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c7da844_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cd3f1b7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7728dc3a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34c2e4e4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21f9da86_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77f458b5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e06dd85_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@758a665d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52cc7f49_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@366823cf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32090c4c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@443210d9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b2e07e5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ffa1d3d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a3335d8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@353e9180_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@df58ea5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@871e86e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54e2f4ae_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@347468f9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55e9f419_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b24e3d2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1db6d16f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c1f3821_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d99ad4a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@339a2b4c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@653fdfda_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eec2c57_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bc7c58f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@543ae72_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6afe32d8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66f88851_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@525c4c24_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66344f64_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@325e4e87_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52b2d040_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@350d2486_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73ac3b25_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a582fe0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3673b9e0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d800fb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@660b3ac2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@242fe864_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b920ee9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5634894e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@382b0dc3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@774d6228_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e45665a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40d7f069_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50f5f878_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19513982_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e884965_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e313f89_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d9fd20a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c064be1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5978bd00_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f8876c3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39c8e32d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7793fe77_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@364f72ce_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60467663_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5aac6959_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5913af2f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@370f9b94_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26b0df57_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d630b75_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66d34464_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@451028cb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6579aa00_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ea8f0a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f02a2cd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b3de8a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42b02a63_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@648794cd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20b369cc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7df59b76_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60eb7fda_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@259e028b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@255e6912_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40c002d0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7347ed25_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c03d1cb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ebea518_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f9e7691_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3605aba_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c382378_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41383a76_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75898f48_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c4979d3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4717c271_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10f3bc93_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50a6abbe_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2343989c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32d9400d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e61e9b9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@728ba1f0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c151463_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@408b97ec_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41187184_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51a5c6b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46e36c67_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43e10ebb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f9064f1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61b2444b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@279af7a1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a6ed8a9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71f45ece_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cca488a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72d5c89b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43d76da3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c0c13c8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@786fbd98_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64557824_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40f4b5cb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@118878d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aed3a08_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c11c9c2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60954e32_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f291b2e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e1c2c24_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f05bede_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b2ff2a4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3db275a3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36ebc14d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3843a280_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62eed7f1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54ad312c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@536e306b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16cc0d02_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@414ac69c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f892a4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cdb8c8d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@348343f8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15db956b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d0ebdd1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d678e7b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@95bb232_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74ff50e7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2383faaa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24276ebb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e9b3d7c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20235640_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@692ce06e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66ef1aa8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@759d4a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1194453e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ca59a3a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d3cc282_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72d20d6b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@416b84c3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67c1cb32_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c421a83_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37dee517_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@631ddf51_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7446a0dc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a7895b6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f8c04e3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7140bfc6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39f2e5e2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24f45a5a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@714902b8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75b7134b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aeef428_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@536f0750_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@673ea2b2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@617b5943_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cc4f213_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37d3905f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49b5e817_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63db9fbe_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29a026df_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60568dbd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f05858a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@714e08b8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14c9f04d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5591c9b0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3167d5d2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3736dcbc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e2657a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31376b3c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5115830a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17d191cd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58307022_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44504476_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@554dff71_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36d35faa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cbb1bdd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/09_ext/axi_master_full_ex/axi_master_full_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0223a1e3"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="8dc41e8b"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8a2ac08d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="0daaf605"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="c0560d75"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="eb7ec6c3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
