--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml P2_8x1MUX.twx P2_8x1MUX.ncd -o P2_8x1MUX.twr P2_8x1MUX.pcf

Design file:              P2_8x1MUX.ncd
Physical constraint file: P2_8x1MUX.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Salida      |        10.899(R)|      SLOW  |         4.770(R)|      FAST  |clk_BUFGP         |   0.000|
disp<3>     |        10.751(R)|      SLOW  |         4.639(R)|      FAST  |clk_BUFGP         |   0.000|
disp<4>     |        10.476(R)|      SLOW  |         4.296(R)|      FAST  |clk_BUFGP         |   0.000|
disp<5>     |        10.381(R)|      SLOW  |         4.251(R)|      FAST  |clk_BUFGP         |   0.000|
disp<6>     |        10.387(R)|      SLOW  |         4.437(R)|      FAST  |clk_BUFGP         |   0.000|
disp<7>     |        10.441(R)|      SLOW  |         4.432(R)|      FAST  |clk_BUFGP         |   0.000|
disp<8>     |        10.880(R)|      SLOW  |         4.725(R)|      FAST  |clk_BUFGP         |   0.000|
disp<9>     |        10.554(R)|      SLOW  |         4.538(R)|      FAST  |clk_BUFGP         |   0.000|
disp<10>    |        11.053(R)|      SLOW  |         4.789(R)|      FAST  |clk_BUFGP         |   0.000|
disp<11>    |        11.044(R)|      SLOW  |         4.802(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.998|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Enable         |Salida         |    7.798|
Enable         |disp<3>        |    9.607|
Enable         |disp<4>        |    8.862|
Enable         |disp<5>        |    8.531|
Enable         |disp<6>        |    8.532|
Enable         |disp<7>        |    8.910|
Enable         |disp<8>        |    9.155|
Enable         |disp<9>        |    9.263|
Enable         |disp<10>       |    9.452|
Enable         |disp<11>       |    8.921|
Entrada<0>     |Salida         |    9.547|
Entrada<1>     |Salida         |    9.811|
Entrada<2>     |Salida         |    9.542|
Entrada<3>     |Salida         |    9.462|
Entrada<4>     |Salida         |    9.821|
Entrada<5>     |Salida         |   10.846|
Entrada<6>     |Salida         |   10.725|
Entrada<7>     |Salida         |   10.860|
Sel<0>         |Salida         |   10.998|
Sel<0>         |disp<4>        |    8.677|
Sel<0>         |disp<5>        |    8.377|
Sel<0>         |disp<6>        |    8.886|
Sel<0>         |disp<7>        |    9.070|
Sel<0>         |disp<8>        |    9.545|
Sel<0>         |disp<9>        |    9.052|
Sel<0>         |disp<10>       |    9.529|
Sel<0>         |disp<11>       |    9.348|
Sel<1>         |Salida         |   11.044|
Sel<1>         |disp<4>        |    8.482|
Sel<1>         |disp<5>        |    8.834|
Sel<1>         |disp<6>        |    9.049|
Sel<1>         |disp<7>        |    8.716|
Sel<1>         |disp<8>        |    8.977|
Sel<1>         |disp<9>        |    9.280|
Sel<1>         |disp<10>       |    9.511|
Sel<1>         |disp<11>       |    9.357|
Sel<2>         |Salida         |    9.996|
Sel<2>         |disp<4>        |    8.294|
Sel<2>         |disp<5>        |    8.448|
Sel<2>         |disp<6>        |    9.044|
Sel<2>         |disp<7>        |    8.850|
Sel<2>         |disp<8>        |    8.953|
Sel<2>         |disp<9>        |    8.699|
Sel<2>         |disp<10>       |    8.700|
Sel<2>         |disp<11>       |    8.634|
---------------+---------------+---------+


Analysis completed Thu Nov 12 05:52:13 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



