=====
SETUP
-3.682
16.366
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/n2497_s6
8.013
8.466
u_z80/u_cz80/n2656_s4
9.469
10.024
u_z80/n281_s17
10.693
11.248
u_z80/n281_s9
11.744
12.293
u_z80/n281_s6
12.465
12.836
u_z80/n281_s5
12.841
13.212
u_z80/d_Z_7_s
14.298
14.751
u_z80/ff_dinst_7_s0
16.366
=====
SETUP
-3.680
16.364
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/n2497_s6
8.013
8.466
u_z80/u_cz80/n2656_s4
9.469
10.024
u_z80/n281_s17
10.693
11.248
u_z80/n281_s9
11.744
12.293
u_z80/n281_s6
12.465
12.836
u_z80/n281_s5
12.841
13.212
u_z80/d_Z_0_s
14.369
14.740
u_z80/ff_dinst_0_s0
16.364
=====
SETUP
-3.671
16.355
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/n2497_s6
8.013
8.466
u_z80/u_cz80/n2656_s4
9.469
10.024
u_z80/n281_s17
10.693
11.248
u_z80/n281_s9
11.744
12.293
u_z80/n281_s6
12.465
12.836
u_z80/n281_s5
12.841
13.212
u_z80/d_Z_2_s
14.369
14.740
u_z80/ff_dinst_2_s0
16.355
=====
SETUP
-3.609
16.292
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/n2497_s6
8.013
8.466
u_z80/u_cz80/n2656_s4
9.469
10.024
u_z80/n281_s17
10.693
11.248
u_z80/n281_s9
11.744
12.293
u_z80/n281_s6
12.465
12.836
u_z80/n281_s5
12.841
13.212
u_z80/d_Z_2_s
14.369
14.740
u_z80/ff_di_reg_2_s0
16.292
=====
SETUP
-3.595
16.278
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/n2497_s6
8.013
8.466
u_z80/u_cz80/n2656_s4
9.469
10.024
u_z80/n281_s17
10.693
11.248
u_z80/n281_s9
11.744
12.293
u_z80/n281_s6
12.465
12.836
u_z80/n281_s5
12.841
13.212
u_z80/d_Z_0_s
14.369
14.740
u_z80/ff_di_reg_0_s0
16.278
=====
SETUP
-3.516
16.200
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/n2497_s6
8.013
8.466
u_z80/u_cz80/n2656_s4
9.469
10.024
u_z80/n281_s17
10.693
11.248
u_z80/n281_s9
11.744
12.293
u_z80/n281_s6
12.465
12.836
u_z80/n281_s5
12.841
13.212
u_z80/d_Z_7_s
14.298
14.751
u_z80/ff_di_reg_7_s0
16.200
=====
SETUP
-3.441
16.124
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/n2497_s6
8.013
8.466
u_z80/u_cz80/n2656_s4
9.469
10.024
u_z80/n281_s17
10.693
11.248
u_z80/n281_s9
11.744
12.293
u_z80/n281_s6
12.465
12.836
u_z80/n281_s5
12.841
13.212
u_z80/d_Z_1_s
14.217
14.772
u_z80/ff_di_reg_1_s0
16.124
=====
SETUP
-3.441
16.124
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/n2497_s6
8.013
8.466
u_z80/u_cz80/n2656_s4
9.469
10.024
u_z80/n281_s17
10.693
11.248
u_z80/n281_s9
11.744
12.293
u_z80/n281_s6
12.465
12.836
u_z80/n281_s5
12.841
13.212
u_z80/d_Z_1_s
14.217
14.772
u_z80/ff_dinst_1_s0
16.124
=====
SETUP
-3.423
16.107
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/n2497_s6
8.013
8.466
u_z80/u_cz80/n2656_s4
9.469
10.024
u_z80/n281_s17
10.693
11.248
u_z80/n281_s9
11.744
12.293
u_z80/n281_s6
12.465
12.836
u_z80/n281_s5
12.841
13.212
u_z80/d_Z_6_s
14.193
14.564
u_z80/ff_dinst_6_s0
16.107
=====
SETUP
-3.379
16.062
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/n2497_s6
8.013
8.466
u_z80/u_cz80/n2656_s4
9.469
10.024
u_z80/n281_s17
10.693
11.248
u_z80/n281_s9
11.744
12.293
u_z80/n281_s6
12.465
12.836
u_z80/n281_s5
12.841
13.212
u_z80/d_Z_6_s
14.193
14.564
u_z80/ff_di_reg_6_s0
16.062
=====
SETUP
-3.318
16.001
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/n2497_s6
8.013
8.466
u_z80/u_cz80/n2656_s4
9.469
10.024
u_z80/n281_s17
10.693
11.248
u_z80/n281_s9
11.744
12.293
u_z80/n281_s6
12.465
12.836
u_z80/n281_s5
12.841
13.212
u_z80/d_Z_4_s
14.121
14.676
u_z80/ff_di_reg_4_s0
16.001
=====
SETUP
-3.318
16.001
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/n2497_s6
8.013
8.466
u_z80/u_cz80/n2656_s4
9.469
10.024
u_z80/n281_s17
10.693
11.248
u_z80/n281_s9
11.744
12.293
u_z80/n281_s6
12.465
12.836
u_z80/n281_s5
12.841
13.212
u_z80/d_Z_4_s
14.121
14.676
u_z80/ff_dinst_4_s0
16.001
=====
SETUP
-2.543
21.011
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.132
13.503
u_uart/n96_s2
14.021
14.576
u_v9958/u_v9958_core/u_vdp_register/n68_s2
15.650
16.103
u_v9958/u_v9958_core/u_vdp_register/n1205_s4
16.684
17.239
u_v9958/u_v9958_core/u_vdp_register/n1227_s2
18.166
18.736
u_v9958/u_v9958_core/u_vdp_register/n1227_s1
18.737
19.254
u_v9958/u_v9958_core/u_vdp_register/vdp_vram_rd_req_s3
20.105
20.654
u_v9958/u_v9958_core/u_vdp_register/vdp_vram_rd_req_s1
21.011
=====
SETUP
-2.313
14.996
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/n2497_s6
8.013
8.466
u_z80/u_cz80/n2656_s4
9.469
10.024
u_z80/n281_s17
10.693
11.248
u_z80/n281_s9
11.744
12.293
u_z80/n281_s6
12.465
12.836
u_z80/n281_s5
12.841
13.212
u_z80/d_Z_5_s
13.656
14.027
u_z80/ff_dinst_5_s0
14.996
=====
SETUP
-2.183
14.867
12.683
u_z80/u_cz80/ir_6_s0
6.928
7.160
u_z80/u_cz80/n3422_s3
8.287
8.740
u_z80/u_cz80/n154_s23
9.665
10.220
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s26
10.882
11.452
u_z80/ff_iorq_n_i_s6
11.626
12.175
u_z80/ff_iorq_n_i_s4
12.347
12.809
u_z80/ff_iorq_n_i_s3
12.810
13.181
u_z80/ff_mreq_s3
13.594
14.143
u_z80/ff_mreq_s1
14.867
=====
SETUP
-2.150
14.833
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/n2497_s6
8.013
8.466
u_z80/u_cz80/n2656_s4
9.469
10.024
u_z80/n281_s17
10.693
11.248
u_z80/n281_s9
11.744
12.293
u_z80/n281_s6
12.465
12.836
u_z80/n281_s5
12.841
13.212
u_z80/d_Z_3_s
13.413
13.784
u_z80/ff_dinst_3_s0
14.833
=====
SETUP
-2.138
14.821
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/n2497_s6
8.013
8.466
u_z80/u_cz80/n2656_s4
9.469
10.024
u_z80/n281_s17
10.693
11.248
u_z80/n281_s9
11.744
12.293
u_z80/n281_s6
12.465
12.836
u_z80/n281_s5
12.841
13.212
u_z80/d_Z_5_s
13.656
14.027
u_z80/ff_di_reg_5_s0
14.821
=====
SETUP
-1.907
14.590
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/n2497_s6
8.013
8.466
u_z80/u_cz80/n2656_s4
9.469
10.024
u_z80/n281_s17
10.693
11.248
u_z80/n281_s9
11.744
12.293
u_z80/n281_s6
12.465
12.836
u_z80/n281_s5
12.841
13.212
u_z80/d_Z_3_s
13.413
13.784
u_z80/ff_di_reg_3_s0
14.590
=====
SETUP
-1.868
20.336
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.132
13.503
u_uart/n96_s2
14.021
14.576
u_v9958/u_v9958_core/u_vdp_register/n68_s2
15.650
16.103
u_v9958/u_v9958_core/u_vdp_register/n1205_s4
16.684
17.239
u_v9958/u_v9958_core/u_vdp_register/n1227_s2
18.166
18.736
u_v9958/u_v9958_core/u_vdp_register/n1227_s1
18.737
19.254
u_v9958/u_v9958_core/u_vdp_register/n878_s8
19.965
20.336
u_v9958/u_v9958_core/u_vdp_register/vdp_vram_addr_set_req_s5
20.336
=====
SETUP
-3.680
22.148
18.468
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/u_mcode/n87_s21
8.316
8.567
u_z80/u_cz80/u_mcode/n87_s16
8.567
8.670
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.308
9.761
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s11
10.333
10.704
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s5
10.708
11.079
u_z80/u_cz80/regaddra_1_s15
11.502
12.019
u_z80/u_cz80/n2064_s18
12.709
13.162
u_z80/u_cz80/n2064_s14
14.122
14.575
u_z80/u_cz80/regaddra_1_s22
14.826
15.197
u_z80/u_cz80/regaddra_2_s11
15.619
15.990
u_z80/u_cz80/regaddra_2_s9
16.144
16.395
u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1
17.131
17.648
u_z80/u_cz80/id16[1]_1_s
18.459
19.008
u_z80/u_cz80/id16[2]_1_s
19.008
19.043
u_z80/u_cz80/id16[3]_1_s
19.043
19.078
u_z80/u_cz80/id16[4]_1_s
19.078
19.114
u_z80/u_cz80/id16[5]_1_s
19.114
19.149
u_z80/u_cz80/id16[6]_1_s
19.149
19.184
u_z80/u_cz80/id16[7]_1_s
19.184
19.654
u_z80/u_cz80/regdil_7_s2
20.072
20.589
u_z80/u_cz80/regdil_7_s0
21.002
21.455
u_z80/u_cz80/u_regs/register_l_register_l_0_1_s0
22.148
=====
SETUP
-3.670
22.138
18.468
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/u_mcode/n87_s21
8.316
8.567
u_z80/u_cz80/u_mcode/n87_s16
8.567
8.670
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.308
9.761
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s11
10.333
10.704
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s5
10.708
11.079
u_z80/u_cz80/regaddra_1_s15
11.502
12.019
u_z80/u_cz80/n2064_s18
12.709
13.162
u_z80/u_cz80/n2064_s14
14.122
14.575
u_z80/u_cz80/regaddra_1_s22
14.826
15.197
u_z80/u_cz80/regaddra_2_s11
15.619
15.990
u_z80/u_cz80/regaddra_2_s9
16.144
16.395
u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1
17.131
17.648
u_z80/u_cz80/id16[1]_1_s
18.459
19.008
u_z80/u_cz80/id16[2]_1_s
19.008
19.043
u_z80/u_cz80/id16[3]_1_s
19.043
19.078
u_z80/u_cz80/id16[4]_1_s
19.078
19.114
u_z80/u_cz80/id16[5]_1_s
19.114
19.149
u_z80/u_cz80/id16[6]_1_s
19.149
19.184
u_z80/u_cz80/id16[7]_1_s
19.184
19.219
u_z80/u_cz80/id16[8]_1_s
19.219
19.254
u_z80/u_cz80/id16[9]_1_s
19.254
19.290
u_z80/u_cz80/id16[10]_1_s
19.290
19.325
u_z80/u_cz80/id16[11]_1_s
19.325
19.360
u_z80/u_cz80/id16[12]_1_s
19.360
19.395
u_z80/u_cz80/id16[13]_1_s
19.395
19.430
u_z80/u_cz80/id16[14]_1_s
19.430
19.466
u_z80/u_cz80/id16[15]_1_s
19.466
19.936
u_z80/u_cz80/regdih_7_s2
20.187
20.704
u_z80/u_cz80/regdih_7_s0
21.117
21.488
u_z80/u_cz80/u_regs/register_h_register_h_0_1_s0
22.138
=====
SETUP
-3.658
22.126
18.468
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/u_mcode/n87_s21
8.316
8.567
u_z80/u_cz80/u_mcode/n87_s16
8.567
8.670
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.308
9.761
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s11
10.333
10.704
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s5
10.708
11.079
u_z80/u_cz80/regaddra_1_s15
11.502
12.019
u_z80/u_cz80/n2064_s18
12.709
13.162
u_z80/u_cz80/n2064_s14
14.122
14.575
u_z80/u_cz80/regaddra_1_s22
14.826
15.197
u_z80/u_cz80/regaddra_2_s11
15.619
15.990
u_z80/u_cz80/regaddra_2_s9
16.144
16.395
u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1
17.131
17.648
u_z80/u_cz80/id16[1]_1_s
18.459
19.008
u_z80/u_cz80/id16[2]_1_s
19.008
19.043
u_z80/u_cz80/id16[3]_1_s
19.043
19.078
u_z80/u_cz80/id16[4]_1_s
19.078
19.114
u_z80/u_cz80/id16[5]_1_s
19.114
19.149
u_z80/u_cz80/id16[6]_1_s
19.149
19.184
u_z80/u_cz80/id16[7]_1_s
19.184
19.219
u_z80/u_cz80/id16[8]_1_s
19.219
19.254
u_z80/u_cz80/id16[9]_1_s
19.254
19.290
u_z80/u_cz80/id16[10]_1_s
19.290
19.325
u_z80/u_cz80/id16[11]_1_s
19.325
19.360
u_z80/u_cz80/id16[12]_1_s
19.360
19.395
u_z80/u_cz80/id16[13]_1_s
19.395
19.865
u_z80/u_cz80/regdih_5_s2
20.040
20.595
u_z80/u_cz80/regdih_5_s0
21.008
21.461
u_z80/u_cz80/u_regs/register_h_register_h_0_1_s0
22.126
=====
SETUP
-3.652
22.119
18.468
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/u_mcode/n87_s21
8.316
8.567
u_z80/u_cz80/u_mcode/n87_s16
8.567
8.670
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.308
9.761
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s11
10.333
10.704
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s5
10.708
11.079
u_z80/u_cz80/regaddra_1_s15
11.502
12.019
u_z80/u_cz80/n2064_s18
12.709
13.162
u_z80/u_cz80/n2064_s14
14.122
14.575
u_z80/u_cz80/regaddra_1_s22
14.826
15.197
u_z80/u_cz80/regaddra_2_s11
15.619
15.990
u_z80/u_cz80/regaddra_2_s9
16.144
16.395
u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1
17.131
17.648
u_z80/u_cz80/id16[1]_1_s
18.459
19.008
u_z80/u_cz80/id16[2]_1_s
19.008
19.043
u_z80/u_cz80/id16[3]_1_s
19.043
19.078
u_z80/u_cz80/id16[4]_1_s
19.078
19.114
u_z80/u_cz80/id16[5]_1_s
19.114
19.149
u_z80/u_cz80/id16[6]_1_s
19.149
19.184
u_z80/u_cz80/id16[7]_1_s
19.184
19.654
u_z80/u_cz80/regdil_7_s2
20.072
20.589
u_z80/u_cz80/regdil_7_s0
21.002
21.455
u_z80/u_cz80/u_regs/register_l_register_l_0_1_s1
22.119
=====
SETUP
-3.584
22.052
18.468
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/u_mcode/n87_s21
8.316
8.567
u_z80/u_cz80/u_mcode/n87_s16
8.567
8.670
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.308
9.761
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s11
10.333
10.704
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s5
10.708
11.079
u_z80/u_cz80/regaddra_1_s15
11.502
12.019
u_z80/u_cz80/n2064_s18
12.709
13.162
u_z80/u_cz80/n2064_s14
14.122
14.575
u_z80/u_cz80/regaddra_1_s22
14.826
15.197
u_z80/u_cz80/regaddra_2_s11
15.619
15.990
u_z80/u_cz80/regaddra_2_s9
16.144
16.395
u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1
17.131
17.648
u_z80/u_cz80/id16[1]_1_s
18.459
19.008
u_z80/u_cz80/id16[2]_1_s
19.008
19.043
u_z80/u_cz80/id16[3]_1_s
19.043
19.078
u_z80/u_cz80/id16[4]_1_s
19.078
19.548
u_z80/u_cz80/regdil_4_s2
19.966
20.419
u_z80/u_cz80/regdil_4_s0
20.832
21.387
u_z80/u_cz80/u_regs/register_l_register_l_0_1_s0
22.052
=====
SETUP
-3.562
22.029
18.467
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/u_mcode/n87_s21
8.316
8.567
u_z80/u_cz80/u_mcode/n87_s16
8.567
8.670
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.308
9.761
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s11
10.333
10.704
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s5
10.708
11.079
u_z80/u_cz80/regaddra_1_s15
11.502
12.019
u_z80/u_cz80/n2064_s18
12.709
13.162
u_z80/u_cz80/n2064_s14
14.122
14.575
u_z80/u_cz80/regaddra_1_s22
14.826
15.197
u_z80/u_cz80/regaddra_2_s11
15.619
15.990
u_z80/u_cz80/regaddra_2_s9
16.144
16.395
u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1
17.131
17.648
u_z80/u_cz80/id16[1]_1_s
18.459
19.008
u_z80/u_cz80/id16[2]_1_s
19.008
19.043
u_z80/u_cz80/id16[3]_1_s
19.043
19.513
u_z80/u_cz80/n2064_s10
20.174
20.627
u_z80/u_cz80/n2064_s3
21.040
21.411
u_z80/u_cz80/n2064_s0
21.658
22.029
u_z80/u_cz80/incdecz_s0
22.029
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.076
6.493
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.493
=====
HOLD
0.198
6.615
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.615
=====
HOLD
0.202
6.619
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.619
=====
HOLD
0.202
6.619
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.619
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_1_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_0_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
6.491
=====
HOLD
0.318
6.497
6.179
ff_delay_s1
6.168
6.370
ff_reset_n_s4
6.497
=====
HOLD
0.321
6.739
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_10_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.739
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.753
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.753
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.753
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.753
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.753
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.753
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.753
=====
HOLD
0.337
6.754
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.754
