// Seed: 408822059
module module_0 (
    output wor   id_0,
    output uwire id_1
);
  wire id_3;
  assign module_1.id_9 = 0;
  specify
    (id_4 => id_5) = (1, 1  : id_5  : 1);
    (id_6 => id_7) = (id_6  : id_3  : 1 - id_3);
    if (id_5 && 1'b0) (id_8 => id_9) = 1;
  endspecify
endmodule
module module_1 #(
    parameter id_8 = 32'd11,
    parameter id_9 = 32'd85
) (
    input wor id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wand id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wand id_6
);
  assign id_5 = id_4;
  defparam id_8.id_9 = ~id_0;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
