{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701789789342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701789789343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 09:23:09 2023 " "Processing started: Tue Dec  5 09:23:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701789789343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789789343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cartridge_FPGA -c Cartridge_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cartridge_FPGA -c Cartridge_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789789343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701789789505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701789789505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Cartridge_FPGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Cartridge_FPGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cartridge_FPGA-bdf_type " "Found design unit 1: Cartridge_FPGA-bdf_type" {  } { { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796430 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cartridge_FPGA " "Found entity 1: Cartridge_FPGA" {  } { { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789796430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oc_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oc_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oc_mem-rtl " "Found design unit 1: oc_mem-rtl" {  } { { "oc_mem.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/oc_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796430 ""} { "Info" "ISGN_ENTITY_NAME" "1 oc_mem " "Found entity 1: oc_mem" {  } { { "oc_mem.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/oc_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789796430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-Behavioral " "Found design unit 1: testbench-Behavioral" {  } { { "testbench.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796431 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789796431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_input-Behavioral " "Found design unit 1: spi_input-Behavioral" {  } { { "spi_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_input.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796432 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_input " "Found entity 1: spi_input" {  } { { "spi_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789796432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-Behavioral " "Found design unit 1: spi_slave-Behavioral" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796432 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789796432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nes_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nes_input-Behavioral " "Found design unit 1: nes_input-Behavioral" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796433 ""} { "Info" "ISGN_ENTITY_NAME" "1 nes_input " "Found entity 1: nes_input" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789796433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inout_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inout_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inout_mux-Behavioral " "Found design unit 1: inout_mux-Behavioral" {  } { { "inout_mux.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/inout_mux.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796433 ""} { "Info" "ISGN_ENTITY_NAME" "1 inout_mux " "Found entity 1: inout_mux" {  } { { "inout_mux.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/inout_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789796433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cart_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cart_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cart_pll-SYN " "Found design unit 1: cart_pll-SYN" {  } { { "cart_pll.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/cart_pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796434 ""} { "Info" "ISGN_ENTITY_NAME" "1 cart_pll " "Found entity 1: cart_pll" {  } { { "cart_pll.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/cart_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789796434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cartridge_FPGA " "Elaborating entity \"Cartridge_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701789796491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oc_mem oc_mem:b2v_cpu_mem " "Elaborating entity \"oc_mem\" for hierarchy \"oc_mem:b2v_cpu_mem\"" {  } { { "Cartridge_FPGA.vhd" "b2v_cpu_mem" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701789796507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inout_mux inout_mux:b2v_cpu_mux " "Elaborating entity \"inout_mux\" for hierarchy \"inout_mux:b2v_cpu_mux\"" {  } { { "Cartridge_FPGA.vhd" "b2v_cpu_mux" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701789796508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cart_pll cart_pll:b2v_inst12 " "Elaborating entity \"cart_pll\" for hierarchy \"cart_pll:b2v_inst12\"" {  } { { "Cartridge_FPGA.vhd" "b2v_inst12" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701789796514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cart_pll:b2v_inst12\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"cart_pll:b2v_inst12\|altpll:altpll_component\"" {  } { { "cart_pll.vhd" "altpll_component" { Text "/home/olie/Desktop/Cartridge_FPGA/cart_pll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701789796572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cart_pll:b2v_inst12\|altpll:altpll_component " "Elaborated megafunction instantiation \"cart_pll:b2v_inst12\|altpll:altpll_component\"" {  } { { "cart_pll.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/cart_pll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701789796573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cart_pll:b2v_inst12\|altpll:altpll_component " "Instantiated megafunction \"cart_pll:b2v_inst12\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=cart_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=cart_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796573 ""}  } { { "cart_pll.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/cart_pll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701789796573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cart_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/cart_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cart_pll_altpll " "Found entity 1: cart_pll_altpll" {  } { { "db/cart_pll_altpll.v" "" { Text "/home/olie/Desktop/Cartridge_FPGA/db/cart_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789796610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789796610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cart_pll_altpll cart_pll:b2v_inst12\|altpll:altpll_component\|cart_pll_altpll:auto_generated " "Elaborating entity \"cart_pll_altpll\" for hierarchy \"cart_pll:b2v_inst12\|altpll:altpll_component\|cart_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/olie/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701789796611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nes_input nes_input:b2v_nes_ctrl " "Elaborating entity \"nes_input\" for hierarchy \"nes_input:b2v_nes_ctrl\"" {  } { { "Cartridge_FPGA.vhd" "b2v_nes_ctrl" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701789796614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_input spi_input:b2v_spi_ctrl " "Elaborating entity \"spi_input\" for hierarchy \"spi_input:b2v_spi_ctrl\"" {  } { { "Cartridge_FPGA.vhd" "b2v_spi_ctrl" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701789796615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_input:b2v_spi_ctrl\|spi_slave:slave_i " "Elaborating entity \"spi_slave\" for hierarchy \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\"" {  } { { "spi_input.vhd" "slave_i" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_input.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701789796617 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ss_sync spi_slave.vhd(53) " "VHDL Process Statement warning at spi_slave.vhd(53): signal \"ss_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701789796618 "|Cartridge_FPGA|spi_input:b2v_spi_ctrl|spi_slave:slave_i"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sclk_sync_prev spi_slave.vhd(57) " "VHDL Process Statement warning at spi_slave.vhd(57): signal \"sclk_sync_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701789796618 "|Cartridge_FPGA|spi_input:b2v_spi_ctrl|spi_slave:slave_i"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sclk_sync spi_slave.vhd(57) " "VHDL Process Statement warning at spi_slave.vhd(57): signal \"sclk_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701789796618 "|Cartridge_FPGA|spi_input:b2v_spi_ctrl|spi_slave:slave_i"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ss_sync spi_slave.vhd(57) " "VHDL Process Statement warning at spi_slave.vhd(57): signal \"ss_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701789796618 "|Cartridge_FPGA|spi_input:b2v_spi_ctrl|spi_slave:slave_i"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift_reg_out spi_slave.vhd(63) " "VHDL Process Statement warning at spi_slave.vhd(63): signal \"shift_reg_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701789796618 "|Cartridge_FPGA|spi_input:b2v_spi_ctrl|spi_slave:slave_i"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift_reg_in spi_slave.vhd(64) " "VHDL Process Statement warning at spi_slave.vhd(64): signal \"shift_reg_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701789796618 "|Cartridge_FPGA|spi_input:b2v_spi_ctrl|spi_slave:slave_i"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift_reg_out spi_slave.vhd(65) " "VHDL Process Statement warning at spi_slave.vhd(65): signal \"shift_reg_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701789796618 "|Cartridge_FPGA|spi_input:b2v_spi_ctrl|spi_slave:slave_i"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "oc_mem:b2v_cpu_mem\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"oc_mem:b2v_cpu_mem\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Cartridge_FPGA.ram0_oc_mem_43f5ad09.hdl.mif " "Parameter INIT_FILE set to db/Cartridge_FPGA.ram0_oc_mem_43f5ad09.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "oc_mem:b2v_ppu_mem\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"oc_mem:b2v_ppu_mem\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Cartridge_FPGA.ram0_oc_mem_43f5ad09.hdl.mif " "Parameter INIT_FILE set to db/Cartridge_FPGA.ram0_oc_mem_43f5ad09.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701789796953 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701789796953 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701789796953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "oc_mem:b2v_cpu_mem\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"oc_mem:b2v_cpu_mem\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701789796994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oc_mem:b2v_cpu_mem\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"oc_mem:b2v_cpu_mem\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Cartridge_FPGA.ram0_oc_mem_43f5ad09.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Cartridge_FPGA.ram0_oc_mem_43f5ad09.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701789796994 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701789796994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hnd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hnd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hnd1 " "Found entity 1: altsyncram_hnd1" {  } { { "db/altsyncram_hnd1.tdf" "" { Text "/home/olie/Desktop/Cartridge_FPGA/db/altsyncram_hnd1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789797028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789797028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "/home/olie/Desktop/Cartridge_FPGA/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789797061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789797061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "/home/olie/Desktop/Cartridge_FPGA/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789797091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789797091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "/home/olie/Desktop/Cartridge_FPGA/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789797123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789797123 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nes_input:b2v_nes_ctrl\|cpu_data_in\[7\] inout_mux:b2v_cpu_mux\|data_mem_in\[7\] " "Converted the fan-out from the tri-state buffer \"nes_input:b2v_nes_ctrl\|cpu_data_in\[7\]\" to the node \"inout_mux:b2v_cpu_mux\|data_mem_in\[7\]\" into an OR gate" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701789797418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nes_input:b2v_nes_ctrl\|ppu_data_in\[7\] inout_mux:b2v_ppu_mux\|data_mem_in\[7\] " "Converted the fan-out from the tri-state buffer \"nes_input:b2v_nes_ctrl\|ppu_data_in\[7\]\" to the node \"inout_mux:b2v_ppu_mux\|data_mem_in\[7\]\" into an OR gate" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701789797418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nes_input:b2v_nes_ctrl\|cpu_data_in\[6\] inout_mux:b2v_cpu_mux\|data_mem_in\[6\] " "Converted the fan-out from the tri-state buffer \"nes_input:b2v_nes_ctrl\|cpu_data_in\[6\]\" to the node \"inout_mux:b2v_cpu_mux\|data_mem_in\[6\]\" into an OR gate" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701789797418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nes_input:b2v_nes_ctrl\|ppu_data_in\[6\] inout_mux:b2v_ppu_mux\|data_mem_in\[6\] " "Converted the fan-out from the tri-state buffer \"nes_input:b2v_nes_ctrl\|ppu_data_in\[6\]\" to the node \"inout_mux:b2v_ppu_mux\|data_mem_in\[6\]\" into an OR gate" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701789797418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nes_input:b2v_nes_ctrl\|cpu_data_in\[0\] inout_mux:b2v_cpu_mux\|data_mem_in\[0\] " "Converted the fan-out from the tri-state buffer \"nes_input:b2v_nes_ctrl\|cpu_data_in\[0\]\" to the node \"inout_mux:b2v_cpu_mux\|data_mem_in\[0\]\" into an OR gate" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701789797418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nes_input:b2v_nes_ctrl\|cpu_data_in\[1\] inout_mux:b2v_cpu_mux\|data_mem_in\[1\] " "Converted the fan-out from the tri-state buffer \"nes_input:b2v_nes_ctrl\|cpu_data_in\[1\]\" to the node \"inout_mux:b2v_cpu_mux\|data_mem_in\[1\]\" into an OR gate" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701789797418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nes_input:b2v_nes_ctrl\|cpu_data_in\[2\] inout_mux:b2v_cpu_mux\|data_mem_in\[2\] " "Converted the fan-out from the tri-state buffer \"nes_input:b2v_nes_ctrl\|cpu_data_in\[2\]\" to the node \"inout_mux:b2v_cpu_mux\|data_mem_in\[2\]\" into an OR gate" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701789797418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nes_input:b2v_nes_ctrl\|cpu_data_in\[3\] inout_mux:b2v_cpu_mux\|data_mem_in\[3\] " "Converted the fan-out from the tri-state buffer \"nes_input:b2v_nes_ctrl\|cpu_data_in\[3\]\" to the node \"inout_mux:b2v_cpu_mux\|data_mem_in\[3\]\" into an OR gate" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701789797418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nes_input:b2v_nes_ctrl\|cpu_data_in\[4\] inout_mux:b2v_cpu_mux\|data_mem_in\[4\] " "Converted the fan-out from the tri-state buffer \"nes_input:b2v_nes_ctrl\|cpu_data_in\[4\]\" to the node \"inout_mux:b2v_cpu_mux\|data_mem_in\[4\]\" into an OR gate" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701789797418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nes_input:b2v_nes_ctrl\|cpu_data_in\[5\] inout_mux:b2v_cpu_mux\|data_mem_in\[5\] " "Converted the fan-out from the tri-state buffer \"nes_input:b2v_nes_ctrl\|cpu_data_in\[5\]\" to the node \"inout_mux:b2v_cpu_mux\|data_mem_in\[5\]\" into an OR gate" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701789797418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nes_input:b2v_nes_ctrl\|ppu_data_in\[0\] inout_mux:b2v_ppu_mux\|data_mem_in\[0\] " "Converted the fan-out from the tri-state buffer \"nes_input:b2v_nes_ctrl\|ppu_data_in\[0\]\" to the node \"inout_mux:b2v_ppu_mux\|data_mem_in\[0\]\" into an OR gate" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701789797418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nes_input:b2v_nes_ctrl\|ppu_data_in\[1\] inout_mux:b2v_ppu_mux\|data_mem_in\[1\] " "Converted the fan-out from the tri-state buffer \"nes_input:b2v_nes_ctrl\|ppu_data_in\[1\]\" to the node \"inout_mux:b2v_ppu_mux\|data_mem_in\[1\]\" into an OR gate" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701789797418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nes_input:b2v_nes_ctrl\|ppu_data_in\[2\] inout_mux:b2v_ppu_mux\|data_mem_in\[2\] " "Converted the fan-out from the tri-state buffer \"nes_input:b2v_nes_ctrl\|ppu_data_in\[2\]\" to the node \"inout_mux:b2v_ppu_mux\|data_mem_in\[2\]\" into an OR gate" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701789797418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nes_input:b2v_nes_ctrl\|ppu_data_in\[3\] inout_mux:b2v_ppu_mux\|data_mem_in\[3\] " "Converted the fan-out from the tri-state buffer \"nes_input:b2v_nes_ctrl\|ppu_data_in\[3\]\" to the node \"inout_mux:b2v_ppu_mux\|data_mem_in\[3\]\" into an OR gate" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701789797418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nes_input:b2v_nes_ctrl\|ppu_data_in\[4\] inout_mux:b2v_ppu_mux\|data_mem_in\[4\] " "Converted the fan-out from the tri-state buffer \"nes_input:b2v_nes_ctrl\|ppu_data_in\[4\]\" to the node \"inout_mux:b2v_ppu_mux\|data_mem_in\[4\]\" into an OR gate" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701789797418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nes_input:b2v_nes_ctrl\|ppu_data_in\[5\] inout_mux:b2v_ppu_mux\|data_mem_in\[5\] " "Converted the fan-out from the tri-state buffer \"nes_input:b2v_nes_ctrl\|ppu_data_in\[5\]\" to the node \"inout_mux:b2v_ppu_mux\|data_mem_in\[5\]\" into an OR gate" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701789797418 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701789797418 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_input.vhd" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701789797420 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701789797420 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[23\] spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[23\]~_emulated spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[23\]~1 " "Register \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[23\]\" is converted into an equivalent circuit using register \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[23\]~_emulated\" and latch \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[23\]~1\"" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701789797421 "|Cartridge_FPGA|spi_input:b2v_spi_ctrl|spi_slave:slave_i|shift_reg_out[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[22\] spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[22\]~_emulated spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[22\]~5 " "Register \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[22\]\" is converted into an equivalent circuit using register \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[22\]~_emulated\" and latch \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[22\]~5\"" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701789797421 "|Cartridge_FPGA|spi_input:b2v_spi_ctrl|spi_slave:slave_i|shift_reg_out[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[21\] spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[21\]~_emulated spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[21\]~9 " "Register \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[21\]\" is converted into an equivalent circuit using register \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[21\]~_emulated\" and latch \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[21\]~9\"" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701789797421 "|Cartridge_FPGA|spi_input:b2v_spi_ctrl|spi_slave:slave_i|shift_reg_out[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[20\] spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[20\]~_emulated spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[20\]~13 " "Register \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[20\]\" is converted into an equivalent circuit using register \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[20\]~_emulated\" and latch \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[20\]~13\"" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701789797421 "|Cartridge_FPGA|spi_input:b2v_spi_ctrl|spi_slave:slave_i|shift_reg_out[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[19\] spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[19\]~_emulated spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[19\]~17 " "Register \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[19\]\" is converted into an equivalent circuit using register \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[19\]~_emulated\" and latch \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[19\]~17\"" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701789797421 "|Cartridge_FPGA|spi_input:b2v_spi_ctrl|spi_slave:slave_i|shift_reg_out[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[18\] spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[18\]~_emulated spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[18\]~21 " "Register \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[18\]\" is converted into an equivalent circuit using register \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[18\]~_emulated\" and latch \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[18\]~21\"" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701789797421 "|Cartridge_FPGA|spi_input:b2v_spi_ctrl|spi_slave:slave_i|shift_reg_out[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[17\] spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[17\]~_emulated spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[17\]~25 " "Register \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[17\]\" is converted into an equivalent circuit using register \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[17\]~_emulated\" and latch \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[17\]~25\"" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701789797421 "|Cartridge_FPGA|spi_input:b2v_spi_ctrl|spi_slave:slave_i|shift_reg_out[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[16\] spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[16\]~_emulated spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[16\]~29 " "Register \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[16\]\" is converted into an equivalent circuit using register \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[16\]~_emulated\" and latch \"spi_input:b2v_spi_ctrl\|spi_slave:slave_i\|shift_reg_out\[16\]~29\"" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701789797421 "|Cartridge_FPGA|spi_input:b2v_spi_ctrl|spi_slave:slave_i|shift_reg_out[16]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1701789797421 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "nes_input:b2v_nes_ctrl\|ppu_data_nes\[0\]~synth " "Node \"nes_input:b2v_nes_ctrl\|ppu_data_nes\[0\]~synth\"" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701789797484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nes_input:b2v_nes_ctrl\|ppu_data_nes\[1\]~synth " "Node \"nes_input:b2v_nes_ctrl\|ppu_data_nes\[1\]~synth\"" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701789797484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nes_input:b2v_nes_ctrl\|ppu_data_nes\[2\]~synth " "Node \"nes_input:b2v_nes_ctrl\|ppu_data_nes\[2\]~synth\"" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701789797484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nes_input:b2v_nes_ctrl\|ppu_data_nes\[3\]~synth " "Node \"nes_input:b2v_nes_ctrl\|ppu_data_nes\[3\]~synth\"" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701789797484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nes_input:b2v_nes_ctrl\|ppu_data_nes\[4\]~synth " "Node \"nes_input:b2v_nes_ctrl\|ppu_data_nes\[4\]~synth\"" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701789797484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nes_input:b2v_nes_ctrl\|ppu_data_nes\[5\]~synth " "Node \"nes_input:b2v_nes_ctrl\|ppu_data_nes\[5\]~synth\"" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701789797484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nes_input:b2v_nes_ctrl\|ppu_data_nes\[6\]~synth " "Node \"nes_input:b2v_nes_ctrl\|ppu_data_nes\[6\]~synth\"" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701789797484 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nes_input:b2v_nes_ctrl\|ppu_data_nes\[7\]~synth " "Node \"nes_input:b2v_nes_ctrl\|ppu_data_nes\[7\]~synth\"" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701789797484 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701789797484 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701789797574 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_input:b2v_spi_ctrl\|SS_sync High " "Register spi_input:b2v_spi_ctrl\|SS_sync will power up to High" {  } { { "spi_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_input.vhd" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701789797703 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_input:b2v_spi_ctrl\|SS_sync_prev High " "Register spi_input:b2v_spi_ctrl\|SS_sync_prev will power up to High" {  } { { "spi_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_input.vhd" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701789797703 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1701789797703 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701789797988 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_test 24 " "Ignored 24 assignments for entity \"system_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity system_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity system_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity system_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701789798019 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701789798019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701789798154 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701789798154 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m2 " "No output dependent on input pin \"m2\"" {  } { { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701789798253 "|Cartridge_FPGA|m2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "romsel " "No output dependent on input pin \"romsel\"" {  } { { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701789798253 "|Cartridge_FPGA|romsel"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701789798253 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "370 " "Implemented 370 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701789798254 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701789798254 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701789798254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "250 " "Implemented 250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701789798254 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701789798254 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701789798254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701789798254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701789798265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 09:23:18 2023 " "Processing ended: Tue Dec  5 09:23:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701789798265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701789798265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701789798265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789798265 ""}
