<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8325</identifier><datestamp>2013-12-16T05:28:45Z</datestamp><dc:title>Extraction of the top and sidewall mobility in FinFETs and the impact of fin-patterning processes and gate dielectrics on-mobility</dc:title><dc:creator>IYENGAR, VV</dc:creator><dc:creator>KOTTANTHARAYI, A</dc:creator><dc:creator>TRANJAN, FM</dc:creator><dc:creator>JURCZAK, M</dc:creator><dc:creator>DE MEYER, K</dc:creator><dc:subject>cmos</dc:subject><dc:subject>circuit model</dc:subject><dc:subject>finfet</dc:subject><dc:subject>high-kappa</dc:subject><dc:subject>hybrid orientation</dc:subject><dc:subject>mobility extraction</dc:subject><dc:subject>silicon-on-insulator (soi)</dc:subject><dc:description>In this paper, we propose a simple methodology for the extraction of the top and sidewall mobility in FinFET like triple-gate device architectures. The underlying assumptions are outlined and verified by simulations and experiments. Using this model, the top and sidewall mobility on both n- and p-channel FinFETs, fabricated with various fin-patterning processes and gate dielectrics, was extracted. It is shown that the choice of the hard mask and corner-rounding processes and the gate dielectric impacts the top and sidewall mobility differently. The proposed methodology provides a powerful tool for technologists to optimize the gate stack and fin-patterning processes. It also provides a simple model to capture the anisotropy of mobility in device and circuit simulators.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2011-08-01T03:16:43Z</dc:date><dc:date>2011-12-26T12:53:14Z</dc:date><dc:date>2011-12-27T05:40:29Z</dc:date><dc:date>2011-08-01T03:16:43Z</dc:date><dc:date>2011-12-26T12:53:14Z</dc:date><dc:date>2011-12-27T05:40:29Z</dc:date><dc:date>2007</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON ELECTRON DEVICES, 54(5), 1177-1184</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TED.2007.894937</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8325</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8325</dc:identifier><dc:language>en</dc:language></oai_dc:dc>