# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program VSD.

Welcome to my journey through the **SoC Tapeout Program VSD**!

This repository documents my **week-by-week progress** with tasks inside each week.

<div align="center">

> *"In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India's largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to build silicon and advance the nation's semiconductor ecosystem."*

</div>

<div align="center">

```
ğŸ“ RTL Design â†’ ğŸ”„ Synthesis â†’ ğŸ—ï¸ Physical Design â†’ ğŸ¯ Tapeout Ready
```

</div>

---
## ğŸ“… **Week 0 â€” Setup & Tools**

<details>
<summary><b>ğŸ› ï¸ Foundation Week: Environment Setup and Tool Installation</b></summary>

This week focuses on preparing the development environment with essential open-source EDA tools for the complete RTL-to-GDSII flow.

### ğŸ› ï¸ **Tasks Overview**

| Task | Description | Tools Installed | Status |
|------|-------------|----------------|---------|
| **Task 0** | ğŸ› ï¸ [Tools Installation](https://github.com/TheVoltageVikingRam/RTL2GDS_Alchemy/tree/main/Week0) | **Complete EDA Toolchain Setup** | âœ… Done |

### ğŸ“¦ **Tools Installed in Week 0 - Task 0**

#### **Core RTL Design & Synthesis Tools**

| Tool | Purpose | Verification |
|------|---------|--------------|
| ğŸ§  **Yosys** | RTL Synthesis & Logic Optimization | âœ… Verified |
| ğŸ“Ÿ **Iverilog** | Verilog Simulation & Compilation | âœ… Verified |
| ğŸ“Š **GTKWave** | Waveform Viewer & Analysis | âœ… Verified |
| âš¡ **Ngspice** | Analog & Mixed-Signal Simulation | âœ… Verified |
| ğŸ¨ **Magic VLSI** | Layout Design & DRC Verification | âœ… Verified |


### ğŸŒŸ **Key Learnings from Week 0**




## ğŸ¯ **Program Objectives & Scope**

| Aspect | Details |
|--------|---------|
| ğŸ“ **Learning Path** | Complete SoC Design: RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout |
| ğŸ› ï¸ **Tools Focus** | Open-Source EDA Ecosystem (Yosys, OpenLane, Magic, etc.) |
| ğŸ­ **Industry Relevance** | Real-world semiconductor design methodologies |
| ğŸ¤ **Collaboration** | Part of India's largest RISC-V tapeout initiative |
| ğŸ“ˆ **Scale** | 3500+ participants contributing to silicon advancement |
| ğŸ‡®ğŸ‡³ **National Impact** | Advancing India's semiconductor ecosystem |

</div>

---

## ğŸ™ **Acknowledgment**

<div align="center">

### ğŸ† **Program Leadership & Support**

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.




