{"result": {"query": ":facetid:toc:\"db/conf/IEEEpact/IEEEpact1996.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "179.73"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "35", "@dc": "35", "@oc": "35", "@id": "40529201", "text": ":facetid:toc:db/conf/IEEEpact/IEEEpact1996.bht"}}, "hits": {"@total": "35", "@computed": "35", "@sent": "35", "@first": "0", "hit": [{"@score": "1", "@id": "6318478", "info": {"authors": {"author": [{"@pid": "09/6203", "text": "David Abramson 0001"}, {"@pid": "s/RokSosic", "text": "Rok Sosic"}, {"@pid": "88/4025", "text": "Greg Watson"}]}, "title": "Implementation techniques for a parallel relative debugger.", "venue": "IEEE PACT", "pages": "218-226", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/AbramsonSW96", "doi": "10.1109/PACT.1996.552670", "ee": "https://doi.org/10.1109/PACT.1996.552670", "url": "https://dblp.org/rec/conf/IEEEpact/AbramsonSW96"}, "url": "URL#6318478"}, {"@score": "1", "@id": "6318479", "info": {"authors": {"author": [{"@pid": "19/3337", "text": "Mayez A. Al-Mouhamed"}, {"@pid": "b/LubomirBic", "text": "Lubomir F. Bic"}, {"@pid": "91/6114", "text": "Husam Abu-Haimed"}]}, "title": "A compiler transformation to improve memory access time in SIMD systems.", "venue": "IEEE PACT", "pages": "174-178", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/Al-MouhamedBA96", "doi": "10.1109/PACT.1996.552665", "ee": "https://doi.org/10.1109/PACT.1996.552665", "url": "https://dblp.org/rec/conf/IEEEpact/Al-MouhamedBA96"}, "url": "URL#6318479"}, {"@score": "1", "@id": "6318480", "info": {"authors": {"author": [{"@pid": "29/3509", "text": "Dmitry Arapov"}, {"@pid": "26/4298", "text": "Alexey Ya. Kalinov"}, {"@pid": "80/6837", "text": "Alexey L. Lastovetsky"}]}, "title": "Managing the computing space in the mpC compiler.", "venue": "IEEE PACT", "pages": "150-155", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/ArapovKL96", "doi": "10.1109/PACT.1996.552660", "ee": "https://doi.org/10.1109/PACT.1996.552660", "url": "https://dblp.org/rec/conf/IEEEpact/ArapovKL96"}, "url": "URL#6318480"}, {"@score": "1", "@id": "6318481", "info": {"authors": {"author": [{"@pid": "02/3578", "text": "Michael Bekerman"}, {"@pid": "01/1397", "text": "Avi Mendelson"}, {"@pid": "33/2598", "text": "Gad Sheaffer"}]}, "title": "Performance and hardware complexity tradeoffs in designing multithreaded architectures.", "venue": "IEEE PACT", "pages": "24-34", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/BekermanMS96", "doi": "10.1109/PACT.1996.552552", "ee": "https://doi.org/10.1109/PACT.1996.552552", "url": "https://dblp.org/rec/conf/IEEEpact/BekermanMS96"}, "url": "URL#6318481"}, {"@score": "1", "@id": "6318482", "info": {"authors": {"author": {"@pid": "64/4408", "text": "Steve Carr 0001"}}, "title": "Combining optimization for cache and instruction-level parallelism.", "venue": "IEEE PACT", "pages": "238-247", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/Carr96", "doi": "10.1109/PACT.1996.552672", "ee": "https://doi.org/10.1109/PACT.1996.552672", "url": "https://dblp.org/rec/conf/IEEEpact/Carr96"}, "url": "URL#6318482"}, {"@score": "1", "@id": "6318483", "info": {"authors": {"author": [{"@pid": "35/1962", "text": "Po-Yung Chang"}, {"@pid": "64/5625", "text": "Marius Evers"}, {"@pid": "p/YaleNPatt", "text": "Yale N. Patt"}]}, "title": "Improving branch prediction accuracy by reducing pattern history table interference.", "venue": "IEEE PACT", "pages": "48-57", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/ChangEP96", "doi": "10.1109/PACT.1996.554029", "ee": "https://doi.org/10.1109/PACT.1996.554029", "url": "https://dblp.org/rec/conf/IEEEpact/ChangEP96"}, "url": "URL#6318483"}, {"@score": "1", "@id": "6318484", "info": {"authors": {"author": [{"@pid": "56/6995", "text": "Sekhar Darbha"}, {"@pid": "08/6824", "text": "Santosh Pande"}]}, "title": "A robust compile time method for scheduling task parallelism on distributed memory machines.", "venue": "IEEE PACT", "pages": "156-162", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/DarbhaP96", "doi": "10.1109/PACT.1996.552662", "ee": "https://doi.org/10.1109/PACT.1996.552662", "url": "https://dblp.org/rec/conf/IEEEpact/DarbhaP96"}, "url": "URL#6318484"}, {"@score": "1", "@id": "6318485", "info": {"authors": {"author": [{"@pid": "d/AlainDarte", "text": "Alain Darte"}, {"@pid": "14/3872", "text": "Fr\u00e9d\u00e9ric Vivien"}]}, "title": "Optimal fine and medium grain parallelism detection in polyhedral reduced dependence graphs.", "venue": "IEEE PACT", "pages": "281-291", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/DarteV96", "doi": "10.1109/PACT.1996.552676", "ee": "https://doi.org/10.1109/PACT.1996.552676", "url": "https://dblp.org/rec/conf/IEEEpact/DarteV96"}, "url": "URL#6318485"}, {"@score": "1", "@id": "6318486", "info": {"authors": {"author": [{"@pid": "16/198", "text": "Claude G. Diderich"}, {"@pid": "81/5060", "text": "Marc Gengler"}]}, "title": "A heuristic approach for finding a solution to the constant-degree parallelism alignment problem.", "venue": "IEEE PACT", "pages": "127-132", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/DiderichG96", "doi": "10.1109/PACT.1996.552656", "ee": "https://doi.org/10.1109/PACT.1996.552656", "url": "https://dblp.org/rec/conf/IEEEpact/DiderichG96"}, "url": "URL#6318486"}, {"@score": "1", "@id": "6318487", "info": {"authors": {"author": [{"@pid": "30/6835", "text": "Alexander Goikhman"}, {"@pid": "27/4955", "text": "Jacob Katzenelson"}]}, "title": "Elastic-plastic flow simulation using the Supercomputer Toolkit.", "venue": "IEEE PACT", "pages": "144-149", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/GoikhmanK96", "doi": "10.1109/PACT.1996.552659", "ee": "https://doi.org/10.1109/PACT.1996.552659", "url": "https://dblp.org/rec/conf/IEEEpact/GoikhmanK96"}, "url": "URL#6318487"}, {"@score": "1", "@id": "6318488", "info": {"authors": {"author": [{"@pid": "h/LaurieJHendren", "text": "Laurie J. Hendren"}, {"@pid": "46/2724", "text": "Xinan Tang"}, {"@pid": "33/2685", "text": "Yingchun Zhu"}, {"@pid": "g/GuangRGao", "text": "Guang R. Gao"}, {"@pid": "22/6497", "text": "Xun Xue"}, {"@pid": "72/10917", "text": "Haiying Cai"}, {"@pid": "80/2894", "text": "Pierre Ouellet"}]}, "title": "Compiling C for the EARTH multithreaded architecture.", "venue": "IEEE PACT", "pages": "12-23", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/HendrenTZGXCO96", "doi": "10.1109/PACT.1996.552551", "ee": "https://doi.org/10.1109/PACT.1996.552551", "url": "https://dblp.org/rec/conf/IEEEpact/HendrenTZGXCO96"}, "url": "URL#6318488"}, {"@score": "1", "@id": "6318489", "info": {"authors": {"author": [{"@pid": "36/6608", "text": "S\u00e9bastien Hily"}, {"@pid": "08/6044", "text": "Andr\u00e9 Seznec"}]}, "title": "Branch prediction and simultaneous multithreading.", "venue": "IEEE PACT", "pages": "169-173", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/HilyS96", "doi": "10.1109/PACT.1996.552664", "ee": "https://doi.org/10.1109/PACT.1996.552664", "url": "https://dblp.org/rec/conf/IEEEpact/HilyS96"}, "url": "URL#6318489"}, {"@score": "1", "@id": "6318490", "info": {"authors": {"author": {"@pid": "18/1956", "text": "Lorenz Huelsbergen"}}, "title": "Dynamic parallelization of modifications to directed acyclic graphs.", "venue": "IEEE PACT", "pages": "186-197", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/Huelsbergen96", "doi": "10.1109/PACT.1996.554032", "ee": "https://doi.org/10.1109/PACT.1996.554032", "url": "https://dblp.org/rec/conf/IEEEpact/Huelsbergen96"}, "url": "URL#6318490"}, {"@score": "1", "@id": "6318491", "info": {"authors": {"author": [{"@pid": "77/5496", "text": "Stephen Jenks"}, {"@pid": "g/JeanLucGaudiot", "text": "Jean-Luc Gaudiot"}]}, "title": "Nomadic Threads: a migrating multithreaded approach to remote memory accesses in multiprocessors.", "venue": "IEEE PACT", "pages": "2-11", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/JenksG96", "doi": "10.1109/PACT.1996.554028", "ee": "https://doi.org/10.1109/PACT.1996.554028", "url": "https://dblp.org/rec/conf/IEEEpact/JenksG96"}, "url": "URL#6318491"}, {"@score": "1", "@id": "6318492", "info": {"authors": {"author": [{"@pid": "49/3368", "text": "St\u00e9phan Jourdan"}, {"@pid": "56/10917", "text": "Tse-Hao Hsing"}, {"@pid": "08/1612", "text": "Jared Stark"}, {"@pid": "p/YaleNPatt", "text": "Yale N. Patt"}]}, "title": "The effects of mispredicted-path execution on branch prediction structures.", "venue": "IEEE PACT", "pages": "58-67", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/JourdanHSP96", "doi": "10.1109/PACT.1996.552555", "ee": "https://doi.org/10.1109/PACT.1996.552555", "url": "https://dblp.org/rec/conf/IEEEpact/JourdanHSP96"}, "url": "URL#6318492"}, {"@score": "1", "@id": "6318493", "info": {"authors": {"author": [{"@pid": "k/DannyKrizanc", "text": "Danny Krizanc"}, {"@pid": "59/6689", "text": "Anton Saarimaki"}]}, "title": "Bulk Synchronous Parallel: practical experience with a model for parallel computing.", "venue": "IEEE PACT", "pages": "208-217", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/KrizancS96", "doi": "10.1109/PACT.1996.552669", "ee": "https://doi.org/10.1109/PACT.1996.552669", "url": "https://dblp.org/rec/conf/IEEEpact/KrizancS96"}, "url": "URL#6318493"}, {"@score": "1", "@id": "6318494", "info": {"authors": {"author": [{"@pid": "07/2274", "text": "Shigeru Kusakabe"}, {"@pid": "45/5109", "text": "Taku Nagai"}, {"@pid": "33/2776", "text": "Kentaro Inenaga"}, {"@pid": "a/MakotoAmamiya", "text": "Makoto Amamiya"}]}, "title": "Address generation of dataflow fine-grain parallel data-structures on a distributed-memory computer.", "venue": "IEEE PACT", "pages": "139-143", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/KusakabeNIA96", "doi": "10.1109/PACT.1996.552658", "ee": "https://doi.org/10.1109/PACT.1996.552658", "url": "https://dblp.org/rec/conf/IEEEpact/KusakabeNIA96"}, "url": "URL#6318494"}, {"@score": "1", "@id": "6318495", "info": {"authors": {"author": [{"@pid": "69/6398", "text": "Wen-Yen Lin"}, {"@pid": "g/JeanLucGaudiot", "text": "Jean-Luc Gaudiot"}]}, "title": "I-Structure Software Cache: a split-phase transaction runtime cache system.", "venue": "IEEE PACT", "pages": "122-126", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/LinG96", "doi": "10.1109/PACT.1996.552655", "ee": "https://doi.org/10.1109/PACT.1996.552655", "url": "https://dblp.org/rec/conf/IEEEpact/LinG96"}, "url": "URL#6318495"}, {"@score": "1", "@id": "6318496", "info": {"authors": {"author": [{"@pid": "55/159", "text": "Shin-Ming Liu"}, {"@pid": "79/3811", "text": "Raymond Lo"}, {"@pid": "46/2338", "text": "Fred C. Chow"}]}, "title": "Loop induction variable canonicalization in parallelizing compilers.", "venue": "IEEE PACT", "pages": "228-237", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/LiuLC96", "doi": "10.1109/PACT.1996.554033", "ee": "https://doi.org/10.1109/PACT.1996.554033", "url": "https://dblp.org/rec/conf/IEEEpact/LiuLC96"}, "url": "URL#6318496"}, {"@score": "1", "@id": "6318497", "info": {"authors": {"author": [{"@pid": "92/1611", "text": "Josep Llosa"}, {"@pid": "g/AntonioGonzalez1", "text": "Antonio Gonz\u00e1lez 0001"}, {"@pid": "62/6835", "text": "Eduard Ayguad\u00e9"}, {"@pid": "v/MateoValero", "text": "Mateo Valero"}]}, "title": "Swing module scheduling: a lifetime-sensitive approach.", "venue": "IEEE PACT", "pages": "80-86", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/LlosaGAV96", "doi": "10.1109/PACT.1996.554030", "ee": "https://doi.org/10.1109/PACT.1996.554030", "url": "https://dblp.org/rec/conf/IEEEpact/LlosaGAV96"}, "url": "URL#6318497"}, {"@score": "1", "@id": "6318498", "info": {"authors": {"author": [{"@pid": "31/11480", "text": "M. Loikkanen"}, {"@pid": "27/6919", "text": "Nader Bagherzadeh"}]}, "title": "A fine-grain multithreading superscalar architecture.", "venue": "IEEE PACT", "pages": "163-168", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/LoikkanenB96", "doi": "10.1109/PACT.1996.552663", "ee": "https://doi.org/10.1109/PACT.1996.552663", "url": "https://dblp.org/rec/conf/IEEEpact/LoikkanenB96"}, "url": "URL#6318498"}, {"@score": "1", "@id": "6318499", "info": {"authors": {"author": [{"@pid": "52/2708", "text": "Chris J. Newburn"}, {"@pid": "99/1477", "text": "John Paul Shen"}]}, "title": "Automatic partitioning of signal processing programs for symmetric multiprocessors.", "venue": "IEEE PACT", "pages": "269-280", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/NewburnS96", "doi": "10.1109/PACT.1996.552675", "ee": "https://doi.org/10.1109/PACT.1996.552675", "url": "https://dblp.org/rec/conf/IEEEpact/NewburnS96"}, "url": "URL#6318499"}, {"@score": "1", "@id": "6318500", "info": {"authors": {"author": [{"@pid": "47/787", "text": "Steven Novack"}, {"@pid": "n/AlexandruNicolau", "text": "Alexandru Nicolau"}]}, "title": "An efficient, global resource-directed approach to exploiting instruction-level parallelism.", "venue": "IEEE PACT", "pages": "87-96", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/NovackN96", "doi": "10.1109/PACT.1996.552637", "ee": "https://doi.org/10.1109/PACT.1996.552637", "url": "https://dblp.org/rec/conf/IEEEpact/NovackN96"}, "url": "URL#6318500"}, {"@score": "1", "@id": "6318501", "info": {"authors": {"author": [{"@pid": "07/521", "text": "Michael F. P. O&apos;Boyle"}, {"@pid": "n/ANisbet", "text": "Andy Nisbet"}, {"@pid": "29/4348", "text": "Rupert W. Ford"}]}, "title": "A compiler algorithm to reduce invalidation latency in virtual shared memory systems.", "venue": "IEEE PACT", "pages": "248-257", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/OBoyleNF96", "doi": "10.1109/PACT.1996.552673", "ee": "https://doi.org/10.1109/PACT.1996.552673", "url": "https://dblp.org/rec/conf/IEEEpact/OBoyleNF96"}, "url": "URL#6318501"}, {"@score": "1", "@id": "6318502", "info": {"authors": {"author": [{"@pid": "16/995", "text": "Kazuaki Okamoto"}, {"@pid": "56/2263", "text": "Shuichi Sakai"}, {"@pid": "52/224", "text": "Hiroshi Matsuoka"}, {"@pid": "93/2272", "text": "Takashi Yokota"}, {"@pid": "85/2803", "text": "Hideo Hirono"}]}, "title": "Multithread execution mechanisms on RICA-1 for massively parallel computation.", "venue": "IEEE PACT", "pages": "116-121", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/OkamotoSMYH96", "doi": "10.1109/PACT.1996.552653", "ee": "https://doi.org/10.1109/PACT.1996.552653", "url": "https://dblp.org/rec/conf/IEEEpact/OkamotoSMYH96"}, "url": "URL#6318502"}, {"@score": "1", "@id": "6318503", "info": {"authors": {"author": [{"@pid": "00/681", "text": "Daeyeon Park"}, {"@pid": "s/RafaelHSaavedra", "text": "Rafael H. Saavedra"}]}, "title": "Adaptive granularity: transparent integration of fine- and coarse-grain communication.", "venue": "IEEE PACT", "pages": "260-268", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/ParkS96", "doi": "10.1109/PACT.1996.554034", "ee": "https://doi.org/10.1109/PACT.1996.554034", "url": "https://dblp.org/rec/conf/IEEEpact/ParkS96"}, "url": "URL#6318503"}, {"@score": "1", "@id": "6318504", "info": {"authors": {"author": {"@pid": "96/3114", "text": "Marc Pouzet"}}, "title": "Using the parallel complexity of programs to improve compaction.", "venue": "IEEE PACT", "pages": "111-115", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/Pouzet96", "doi": "10.1109/PACT.1996.554031", "ee": "https://doi.org/10.1109/PACT.1996.554031", "url": "https://dblp.org/rec/conf/IEEEpact/Pouzet96"}, "url": "URL#6318504"}, {"@score": "1", "@id": "6318505", "info": {"authors": {"author": [{"@pid": "r/ThomasRauber", "text": "Thomas Rauber"}, {"@pid": "r/GudulaRunger", "text": "Gudula R\u00fcnger"}]}, "title": "The compiler TwoL for the design of parallel implementations.", "venue": "IEEE PACT", "pages": "292-301", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/RauberR96", "doi": "10.1109/PACT.1996.552677", "ee": "https://doi.org/10.1109/PACT.1996.552677", "url": "https://dblp.org/rec/conf/IEEEpact/RauberR96"}, "url": "URL#6318505"}, {"@score": "1", "@id": "6318506", "info": {"authors": {"author": [{"@pid": "s/RafaelHSaavedra", "text": "Rafael H. Saavedra"}, {"@pid": "00/681", "text": "Daeyeon Park"}]}, "title": "Improving the effectiveness of software prefetching with adaptive executions.", "venue": "IEEE PACT", "pages": "68-78", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/SaavedraP96", "doi": "10.1109/PACT.1996.552556", "ee": "https://doi.org/10.1109/PACT.1996.552556", "url": "https://dblp.org/rec/conf/IEEEpact/SaavedraP96"}, "url": "URL#6318506"}, {"@score": "1", "@id": "6318507", "info": {"authors": {"author": [{"@pid": "55/5051", "text": "Andrew Shaw"}, {"@pid": "a/Arvind", "text": "Arvind"}, {"@pid": "16/5533", "text": "R. Paul Johnson"}]}, "title": "Performance tuning scientific codes for dataflow execution.", "venue": "IEEE PACT", "pages": "198-207", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/ShawAJ96", "doi": "10.1109/PACT.1996.552668", "ee": "https://doi.org/10.1109/PACT.1996.552668", "url": "https://dblp.org/rec/conf/IEEEpact/ShawAJ96"}, "url": "URL#6318507"}, {"@score": "1", "@id": "6318508", "info": {"authors": {"author": [{"@pid": "09/5300", "text": "Andrew Sohn"}, {"@pid": "19/1089", "text": "Jui Ku"}, {"@pid": "11/3575", "text": "Yuetsu Kodama"}, {"@pid": "04/2564", "text": "Mitsuhisa Sato"}, {"@pid": "48/2662", "text": "Hirofumi Sakane"}, {"@pid": "56/3917", "text": "Hayato Yamana"}, {"@pid": "56/2263", "text": "Shuichi Sakai"}, {"@pid": "56/4660", "text": "Yoshinori Yamaguchi"}]}, "title": "Identifying the capability of overlapping computation with communication.", "venue": "IEEE PACT", "pages": "133-138", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/SohnKKSSYSY96", "doi": "10.1109/PACT.1996.552657", "ee": "https://doi.org/10.1109/PACT.1996.552657", "url": "https://dblp.org/rec/conf/IEEEpact/SohnKKSSYSY96"}, "url": "URL#6318508"}, {"@score": "1", "@id": "6318509", "info": {"authors": {"author": [{"@pid": "85/11479", "text": "P. Tinumalai"}, {"@pid": "21/6928", "text": "Boris Beylin"}, {"@pid": "21/2772-3", "text": "Krishna Subramanian 0003"}]}, "title": "The design of a modulo scheduler for a superscalar RISC processor.", "venue": "IEEE PACT", "pages": "97-109", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/TinumalaiBS96", "doi": "10.1109/PACT.1996.552642", "ee": "https://doi.org/10.1109/PACT.1996.552642", "url": "https://dblp.org/rec/conf/IEEEpact/TinumalaiBS96"}, "url": "URL#6318509"}, {"@score": "1", "@id": "6318510", "info": {"authors": {"author": [{"@pid": "59/238", "text": "Jenn-Yuan Tsai"}, {"@pid": "y/PenChungYew", "text": "Pen-Chung Yew"}]}, "title": "The superthreaded architecture: thread pipelining with run-time data dependence checking and control speculation.", "venue": "IEEE PACT", "pages": "35-46", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/TsaiY96", "doi": "10.1109/PACT.1996.552553", "ee": "https://doi.org/10.1109/PACT.1996.552553", "url": "https://dblp.org/rec/conf/IEEEpact/TsaiY96"}, "url": "URL#6318510"}, {"@score": "1", "@id": "6318511", "info": {"authors": {"author": [{"@pid": "77/5724", "text": "Steven Wallace"}, {"@pid": "27/6919", "text": "Nader Bagherzadeh"}]}, "title": "A scalable register file architecture for dynamically scheduled processors.", "venue": "IEEE PACT", "pages": "179-184", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/WallaceB96", "doi": "10.1109/PACT.1996.552666", "ee": "https://doi.org/10.1109/PACT.1996.552666", "url": "https://dblp.org/rec/conf/IEEEpact/WallaceB96"}, "url": "URL#6318511"}, {"@score": "1", "@id": "6344751", "info": {"title": "Proceedings of the Fifth International Conference on Parallel Architectures and Compilation Techniques, PACT&apos;96, Boston, MA, USA, October 20-23, 1996", "venue": "IEEE PACT", "publisher": "IEEE Computer Society", "year": "1996", "type": "Editorship", "key": "conf/IEEEpact/1996", "ee": "https://ieeexplore.ieee.org/xpl/conhome/4076/proceeding", "url": "https://dblp.org/rec/conf/IEEEpact/1996"}, "url": "URL#6344751"}]}}}