Info (10281): Verilog HDL Declaration information at lab8.sv(5): object "LEDR" differs only in case from object "ledr" in the same scope File: D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv Line: 5
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: D:/intelFPGA_lite/final/zt/Feppagia/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at characters.sv(487): object "DistX" differs only in case from object "distX" in the same scope File: D:/intelFPGA_lite/final/zt/Feppagia/characters.sv Line: 487
Info (10281): Verilog HDL Declaration information at characters.sv(487): object "DistY" differs only in case from object "distY" in the same scope File: D:/intelFPGA_lite/final/zt/Feppagia/characters.sv Line: 487
