# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 630 3.2e-05 1024 0.013 1070 458752 117.847 33.5727 756.522 1044.57 1952.77 1952.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 630 3.2e-05 1024 0.013 1070 460800 116.457 33.91 887.581 1038.35 2076.56 2076.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 630 3.2e-05 1024 0.013 1070 460800 117.276 33.6097 925.057 1044.85 2121.06 2121.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 630 3.2e-05 1024 0.013 1070 454656 117.333 33.4755 852.718 1038.53 2042.31 2042.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 630 3.2e-05 1024 0.013 1070 460800 118.176 33.7326 872.818 1047.43 2072.42 2072.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 630 3.2e-05 1024 0.013 1070 458752 116.674 33.5353 895.346 1039.34 2085.14 2085.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 630 3.2e-05 1024 0.013 1070 445440 118.039 34.2177 872.548 1030.31 2055.38 2055.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 630 3.2e-05 1024 0.013 1070 442368 119.133 33.5319 838.957 1033.05 2024.93 2025.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 630 3.2e-05 1024 0.013 1070 442368 116.711 33.2263 844.406 1022 2016.61 2016.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 630 3.2e-05 1024 0.013 1070 435200 119.896 34.4228 891.564 1031.26 2077.4 2077.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 630 3.2e-05 1024 0.013 1070 425984 117.727 33.5856 1019.86 1011.27 2182.7 2182.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 630 3.2e-05 1024 0.013 1065 462848 117.096 33.5651 760.71 1044.64 1956.27 1956.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 630 3.2e-05 1024 0.013 1065 460800 117.657 33.6482 767.987 1043.73 1963.27 1963.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 630 3.2e-05 1024 0.013 1065 460800 118.08 33.6451 760.454 1047.56 1959.99 1960.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 630 3.2e-05 1024 0.013 1065 458752 117.012 33.5544 777.373 1038.3 1966.5 1966.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 630 3.2e-05 1024 0.013 1065 458752 117.79 33.5836 779.756 1043.87 1975.25 1975.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 630 3.2e-05 1024 0.013 1065 451584 118.173 33.6364 888.59 1039.23 2079.89 2080.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 630 3.2e-05 1024 0.013 1065 460800 117.278 33.6109 886.574 1044.72 2082.44 2082.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 630 3.2e-05 1024 0.013 1065 454656 117.115 33.6219 931.904 1038.51 2121.41 2121.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 630 3.2e-05 1024 0.013 1065 460800 118.036 33.7328 936.975 1048.18 2137.19 2137.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 630 3.2e-05 1024 0.013 1065 458752 116.532 33.6143 938.954 1038.38 2127.74 2127.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 630 3.2e-05 1024 0.013 1065 445440 117.957 34.9314 894.066 1030.14 2077.35 2077.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 630 3.2e-05 1024 0.013 1065 442368 119.029 33.4691 850.842 1033.06 2036.66 2036.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 630 3.2e-05 1024 0.013 1065 442368 116.654 33.3107 997.798 1022.02 2170.04 2170.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 630 3.2e-05 1024 0.013 1065 435200 119.909 33.7549 985.27 1031.23 2170.42 2170.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 630 3.2e-05 1024 0.013 1065 425984 117.762 34.8593 875.951 1011.97 2040.8 2041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 630 3.2e-05 1024 0.013 1080 458752 117.81 33.7565 720.562 1044.54 1916.92 1917.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 630 3.2e-05 1024 0.013 1080 455680 118.694 33.6445 805.413 1044.82 2002.82 2003.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 630 3.2e-05 1024 0.013 1080 460800 118.044 33.6582 759.374 1046.48 1957.81 1957.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 630 3.2e-05 1024 0.013 1080 451584 118.334 33.9247 757.569 1039.18 1949.26 1949.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 630 3.2e-05 1024 0.013 1080 458752 117.638 34.8818 759.258 1043.8 1955.83 1956.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 630 3.2e-05 1024 0.013 1080 451584 118.148 35.3214 944.119 1038.33 2136.17 2136.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 630 3.2e-05 1024 0.013 1080 442368 119.644 33.5058 645.078 1038.44 1836.91 1837.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 630 3.2e-05 1024 0.013 1080 450560 119.365 33.6092 902.459 1044.79 2100.48 2100.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 630 3.2e-05 1024 0.013 1080 450560 119.283 34.4452 635.063 1044.59 1833.63 1833.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 630 3.2e-05 1024 0.013 1080 454656 117.192 33.5441 854.124 1039.23 2044.36 2044.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 630 3.2e-05 1024 0.013 1080 442368 116.635 34.6495 597.368 1021.91 1770.82 1771.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 630 3.2e-05 1024 0.013 1080 460800 118.045 33.7347 904.969 1047.26 2104.25 2104.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 630 3.2e-05 1024 0.013 1080 435200 119.94 33.5736 605.427 1030.29 1789.48 1789.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 630 3.2e-05 1024 0.013 1080 444416 119.416 33.5053 1115.91 1038.38 2307.47 2307.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 630 3.2e-05 1024 0.013 1080 430080 121.741 33.4828 703.961 1038.73 1898.16 1898.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 630 3.2e-05 1024 0.013 1080 445440 117.949 33.3988 1069.51 1029.92 2251.02 2251.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 630 3.2e-05 1024 0.013 1080 430080 120.586 33.5196 700.194 1030.47 1885.02 1885.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 630 3.2e-05 1024 0.013 1080 442368 118.998 35.3587 1027.84 1032.9 2215.35 2215.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 630 3.2e-05 1024 0.013 1080 425984 117.715 32.9236 668.119 1010.97 1829.98 1830.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 630 3.2e-05 1024 0.013 1080 442368 116.627 34.6071 896.021 1022.13 2069.64 2069.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 630 3.2e-05 1024 0.013 1080 393216 118.968 32.4824 565.03 989.491 1706.22 1706.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 630 3.2e-05 1024 0.013 1080 435200 119.902 35.112 923.651 1031.02 2109.93 2110.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 630 3.2e-05 1024 0.013 1080 409600 124.756 33.4284 623.579 1030.53 1812.55 1812.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 630 3.2e-05 1024 0.013 1080 458752 117.725 33.5686 712.047 1043.79 1907.38 1907.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 630 3.2e-05 1024 0.013 1080 455680 118.72 33.6775 750.971 1044.76 1948.4 1948.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 630 3.2e-05 1024 0.013 1080 460800 117.905 33.726 750.728 1046.52 1949.13 1949.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 630 3.2e-05 1024 0.013 1080 454656 117.199 34.1704 476.743 1038.15 1666.51 1666.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 630 3.2e-05 1024 0.013 1080 451584 118.145 33.5606 845.214 1039.19 2036.35 2036.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 630 3.2e-05 1024 0.013 1080 444416 119.433 33.5127 530.486 1039.39 1723.08 1723.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 630 3.2e-05 1024 0.013 1080 458752 117.596 33.5933 812.055 1044.58 2008.08 2008.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 630 3.2e-05 1024 0.013 1080 442368 119.084 33.5333 517.6 1033.67 1704.14 1704.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 630 3.2e-05 1024 0.013 1080 451584 118.133 33.7933 901.096 1038.48 2091.75 2091.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 630 3.2e-05 1024 0.013 1080 442368 119.678 33.5278 621.184 1038.61 1813.26 1813.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 630 3.2e-05 1024 0.013 1080 450560 119.359 33.6104 852.271 1044.48 2049.98 2050.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 630 3.2e-05 1024 0.013 1080 450560 119.284 33.7644 614.923 1043.69 1811.91 1812.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 630 3.2e-05 1024 0.013 1080 454656 117.129 33.4705 1112.11 1038.36 2301.32 2301.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 630 3.2e-05 1024 0.013 1080 442368 116.624 33.6251 689.12 1021.85 1861.48 1861.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 630 3.2e-05 1024 0.013 1080 460800 118.088 33.7285 1104.87 1048.15 2305.1 2305.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 630 3.2e-05 1024 0.013 1080 435200 119.893 33.5457 707.887 1030.36 1891.93 1892.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 630 3.2e-05 1024 0.013 1080 444416 119.436 33.6323 1040 1039.29 2232.61 2232.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 630 3.2e-05 1024 0.013 1080 430080 121.805 33.4605 669.676 1038.51 1863.69 1863.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 630 3.2e-05 1024 0.013 1080 445440 117.927 34.1873 1020.37 1030.19 2202.93 2203.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 630 3.2e-05 1024 0.013 1080 430080 120.589 33.4766 637.565 1030.31 1822.19 1822.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 630 3.2e-05 1024 0.013 1080 442368 119.031 33.9456 967.668 1033.06 2153.95 2154.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 630 3.2e-05 1024 0.013 1080 425984 117.693 34.447 625.794 1011.87 1790.06 1790.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 630 3.2e-05 1024 0.013 1075 462848 116.897 33.8104 811.82 1044.79 2007.56 2007.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 630 3.2e-05 1024 0.013 1075 460800 117.502 33.6484 728.825 1044.56 1924.78 1924.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 630 3.2e-05 1024 0.013 1075 460800 117.222 33.6069 471.443 1044.62 1667.14 1667.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 630 3.2e-05 1024 0.013 1075 460800 118.022 33.6495 775.42 1046.4 1973.75 1973.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 630 3.2e-05 1024 0.013 1075 454656 117.239 33.4756 492.961 1038.4 1682.32 1682.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 630 3.2e-05 1024 0.013 1075 458752 116.643 34.1064 823.833 1038.51 2013.35 2013.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 630 3.2e-05 1024 0.013 1075 458752 116.532 33.5545 525.061 1039.39 1714.79 1714.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 630 3.2e-05 1024 0.013 1075 458752 117.601 33.6323 852.468 1043.81 2047.76 2047.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 630 3.2e-05 1024 0.013 1075 442368 119.061 34.9211 536.261 1032.7 1723.2 1723.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 630 3.2e-05 1024 0.013 1075 451584 118.145 33.6145 897.61 1038.38 2088 2088.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 630 3.2e-05 1024 0.013 1075 442368 119.67 33.5039 634.864 1039.18 1827.47 1827.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 630 3.2e-05 1024 0.013 1075 460800 117.162 33.6138 891.2 1044.82 2087.05 2087.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 630 3.2e-05 1024 0.013 1075 450560 119.279 33.6056 616.583 1044.82 1814.54 1814.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 630 3.2e-05 1024 0.013 1075 454656 117.129 33.4903 1075.92 1038.35 2265.14 2265.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 630 3.2e-05 1024 0.013 1075 442368 116.585 33.7039 700.048 1022.75 1873.33 1873.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 630 3.2e-05 1024 0.013 1075 460800 118.001 33.8765 1086.89 1047.28 2286.31 2286.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 630 3.2e-05 1024 0.013 1075 435200 119.903 33.7265 689.837 1031.2 1874.92 1875.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 630 3.2e-05 1024 0.013 1075 458752 116.54 34.2399 1054.92 1038.38 2244.33 2244.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 630 3.2e-05 1024 0.013 1075 458752 116.383 33.8954 694.334 1039.28 1884.14 1884.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 630 3.2e-05 1024 0.013 1075 445440 117.957 33.6916 994.674 1030.19 2176.77 2176.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 630 3.2e-05 1024 0.013 1075 430080 120.602 34.3757 635.227 1030.48 1820.92 1821.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 630 3.2e-05 1024 0.013 1075 442368 119.025 35.4816 942.1 1033.82 2130.68 2130.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 630 3.2e-05 1024 0.013 1075 425984 117.721 33.0214 637.203 1011.97 1800.18 1800.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 630 3.2e-05 1024 0.013 1088 454656 118.593 33.5667 704.393 1044.78 1901.59 1901.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 630 3.2e-05 1024 0.013 1088 450560 119.449 33.6023 450.549 1043.83 1647.69 1647.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 630 3.2e-05 1024 0.013 1088 455680 118.791 33.7715 722.316 1043.79 1918.93 1919.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 630 3.2e-05 1024 0.013 1088 450560 119.562 33.62 459.316 1044.82 1657.58 1657.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 630 3.2e-05 1024 0.013 1088 454656 119.273 33.6671 778.399 1046.74 1978.33 1978.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 630 3.2e-05 1024 0.013 1088 442368 119.457 34.8345 490.877 1039.14 1684.56 1684.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 630 3.2e-05 1024 0.013 1088 451584 118.177 33.5466 768.413 1039.28 1959.68 1959.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 630 3.2e-05 1024 0.013 1088 444416 119.416 33.5751 481.225 1039.23 1673.7 1673.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 630 3.2e-05 1024 0.013 1088 451584 118.157 33.7859 403.064 1038.46 1593.72 1593.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 630 3.2e-05 1024 0.013 1088 450560 119.45 33.6094 761.761 1044.57 1959.65 1959.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 630 3.2e-05 1024 0.013 1088 442368 119.076 34.046 494.587 1032.92 1680.88 1681.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 630 3.2e-05 1024 0.013 1088 417792 121.412 33.3906 389.427 1021.83 1566.31 1566.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 630 3.2e-05 1024 0.013 1088 451584 118.129 33.5505 1114.19 1039.32 2305.44 2305.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 630 3.2e-05 1024 0.013 1088 442368 119.662 33.5769 684.979 1039.21 1877.68 1877.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 630 3.2e-05 1024 0.013 1088 442368 119.808 33.5278 569.618 1039.4 1762.61 1762.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 630 3.2e-05 1024 0.013 1088 450560 119.427 33.6203 1029.78 1043.85 2226.94 2227.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 630 3.2e-05 1024 0.013 1088 450560 119.249 33.8914 691.928 1044.08 1889.4 1889.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 630 3.2e-05 1024 0.013 1088 430080 120.647 33.493 554.108 1031.29 1739.8 1739.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 630 3.2e-05 1024 0.013 1088 442368 119.481 33.5039 964.886 1039.13 2157.26 2157.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 630 3.2e-05 1024 0.013 1088 417792 121.36 33.7008 590.96 1022.14 1768.41 1768.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 630 3.2e-05 1024 0.013 1088 442368 119.448 33.4569 546.03 1038.78 1737.97 1738.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 630 3.2e-05 1024 0.013 1088 448000 120.51 33.7305 960.765 1047.31 2162.57 2162.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 630 3.2e-05 1024 0.013 1088 435200 119.94 33.545 645.59 1030.27 1829.6 1829.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 630 3.2e-05 1024 0.013 1088 422400 122.307 34.4305 523.34 1030.42 1710.74 1710.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 630 3.2e-05 1024 0.013 1088 444416 119.427 33.5162 919.821 1039.38 2112.4 2112.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 630 3.2e-05 1024 0.013 1088 430080 121.733 33.6253 621.209 1048.51 1825.33 1825.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 630 3.2e-05 1024 0.013 1088 430080 121.993 33.5032 516.01 1039.68 1711.43 1711.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 630 3.2e-05 1024 0.013 1088 445440 117.931 33.751 895.161 1030.17 2077.27 2077.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 630 3.2e-05 1024 0.013 1088 430080 120.604 34.1448 629.395 1031.31 1815.7 1815.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 630 3.2e-05 1024 0.013 1088 414720 115.203 32.3584 501.577 990.314 1639.69 1639.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 630 3.2e-05 1024 0.013 1088 442368 118.977 34.4598 908.768 1032.86 2095.32 2095.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 630 3.2e-05 1024 0.013 1088 425984 117.721 32.7973 593.991 1012.07 1756.83 1757.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 630 3.2e-05 1024 0.013 1088 393216 119.026 32.3021 491.396 989.561 1632.54 1632.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 630 3.2e-05 1024 0.013 1080 442368 120.697 33.9784 701.126 1044.74 1900.79 1900.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 630 3.2e-05 1024 0.013 1080 442368 120.724 33.568 449.925 1043.98 1648.44 1648.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 630 3.2e-05 1024 0.013 1080 440320 121.239 33.6408 785.051 1044.51 1984.69 1984.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 630 3.2e-05 1024 0.013 1080 440320 121.057 34.2103 507.426 1043.86 1706.8 1707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 630 3.2e-05 1024 0.013 1080 430080 120.718 33.409 407.086 1030.34 1591.81 1592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 630 3.2e-05 1024 0.013 1080 442368 121.379 33.6494 735.071 1047.54 1937.9 1938.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 630 3.2e-05 1024 0.013 1080 430080 121.746 33.4766 468.752 1038.53 1662.76 1662.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 630 3.2e-05 1024 0.013 1080 423936 123.197 34.1406 381.357 1039.42 1578.36 1578.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 630 3.2e-05 1024 0.013 1080 437248 120.735 33.5585 1055.81 1039.19 2249.54 2249.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 630 3.2e-05 1024 0.013 1080 430080 121.93 33.581 650.462 1039.37 1845.59 1845.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 630 3.2e-05 1024 0.013 1080 430080 122.063 33.5566 529.012 1039.44 1724.33 1724.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 630 3.2e-05 1024 0.013 1080 442368 120.621 34.0141 987.956 1044.78 2187.62 2187.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 630 3.2e-05 1024 0.013 1080 425984 121.814 33.5501 595.411 1032.87 1783.9 1784.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 630 3.2e-05 1024 0.013 1080 417792 121.346 34.7834 474.456 1022.87 1653.71 1653.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 630 3.2e-05 1024 0.013 1080 433152 121.654 33.7756 992.745 1039.22 2187.64 2187.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 630 3.2e-05 1024 0.013 1080 423936 123.19 33.7415 631.943 1038.45 1827.58 1827.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 630 3.2e-05 1024 0.013 1080 414720 125.241 33.5831 543.743 1038.37 1741.19 1741.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 630 3.2e-05 1024 0.013 1080 405504 126.216 33.7966 473.237 1039.6 1673.11 1673.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 630 3.2e-05 1024 0.013 1080 440320 121.021 34.0849 943.551 1043.57 2142.48 2142.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 630 3.2e-05 1024 0.013 1080 430080 122.851 33.5749 626.72 1044.7 1828.09 1828.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 630 3.2e-05 1024 0.013 1080 430080 120.611 33.5109 526.962 1040.23 1721.57 1721.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 630 3.2e-05 1024 0.013 1080 409600 126.736 33.6255 484.395 1044.93 1689.94 1690.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 630 3.2e-05 1024 0.013 1080 430080 121.754 34.549 859.712 1038.36 2054.62 2054.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 630 3.2e-05 1024 0.013 1080 417792 121.363 33.4595 598.56 1022.17 1775.8 1775.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 630 3.2e-05 1024 0.013 1080 405504 126.226 33.4684 482.629 1039.48 1682.07 1682.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 630 3.2e-05 1024 0.013 1080 393216 118.995 32.2998 440.195 989.311 1581.06 1581.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 630 3.2e-05 1024 0.013 1080 435200 122.771 33.7316 910.513 1047.28 2114.56 2114.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 630 3.2e-05 1024 0.013 1080 409600 124.792 33.8251 585.991 1031.03 1775.89 1776.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 630 3.2e-05 1024 0.013 1080 422400 122.319 33.6108 521.346 1031.27 1708.8 1708.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 630 3.2e-05 1024 0.013 1080 409600 124.768 33.6273 466.095 1031.51 1656.24 1656.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 630 3.2e-05 1024 0.013 1104 438272 121.471 33.6015 749.89 1043.93 1949.16 1949.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 630 3.2e-05 1024 0.013 1104 434176 122.099 33.5726 483.477 1044.55 1683.96 1684.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 630 3.2e-05 1024 0.013 1104 430080 121.757 33.4844 396.462 1038.37 1590.33 1590.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 630 3.2e-05 1024 0.013 1104 440320 121.258 33.7201 734.525 1043.97 1933.74 1933.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 630 3.2e-05 1024 0.013 1104 440320 121.053 33.6186 482.518 1044.72 1682.16 1682.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 630 3.2e-05 1024 0.013 1104 430080 120.702 33.6198 386.801 1030.87 1572.24 1572.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 630 3.2e-05 1024 0.013 1104 442368 121.285 33.834 1047.09 1046.58 2249.03 2249.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 630 3.2e-05 1024 0.013 1104 430080 121.751 33.4705 636.597 1038.38 1830.44 1830.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 630 3.2e-05 1024 0.013 1104 423936 123.168 33.5411 507.077 1039.17 1703.21 1703.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 630 3.2e-05 1024 0.013 1104 417792 121.404 34.2948 422.192 1022.86 1601.01 1601.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 630 3.2e-05 1024 0.013 1104 437248 120.753 33.5577 955.94 1038.44 2148.94 2149.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 630 3.2e-05 1024 0.013 1104 430080 121.983 34.1343 592.858 1039.21 1788.44 1788.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 630 3.2e-05 1024 0.013 1104 430080 122.075 33.5428 486.016 1039.34 1681.23 1681.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 630 3.2e-05 1024 0.013 1104 430080 121.79 33.4664 438.086 1039.48 1633.07 1633.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 630 3.2e-05 1024 0.013 1104 434176 122.112 33.6379 908.038 1044.81 2108.85 2109.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 630 3.2e-05 1024 0.013 1104 425984 121.81 33.5251 574.808 1033.64 1764.04 1764.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 630 3.2e-05 1024 0.013 1104 417792 121.375 34.5495 463.695 1021.86 1641.73 1641.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 630 3.2e-05 1024 0.013 1104 393216 123.831 33.2756 385.218 1011.14 1553.73 1553.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 630 3.2e-05 1024 0.013 1104 433152 121.677 33.7314 882.185 1048.5 2086.34 2086.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 630 3.2e-05 1024 0.013 1104 423936 123.147 33.79 607.574 1039.2 1803.96 1804.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 630 3.2e-05 1024 0.013 1104 414720 125.23 34.3186 503.422 1038.37 1701.59 1701.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 630 3.2e-05 1024 0.013 1104 405504 126.243 33.4669 491.201 1039.5 1690.66 1690.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 630 3.2e-05 1024 0.013 1104 440320 121.069 33.6159 885.697 1044.84 2085.47 2085.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 630 3.2e-05 1024 0.013 1104 430080 122.861 33.6077 625.068 1043.94 1825.73 1825.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 630 3.2e-05 1024 0.013 1104 430080 120.625 34.7495 519.668 1030.3 1705.6 1705.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 630 3.2e-05 1024 0.013 1104 409600 126.737 33.7532 461.995 1045.03 1667.78 1667.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 630 3.2e-05 1024 0.013 1100 458752 117.425 33.5659 818.475 1044.76 2014.48 2014.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 630 3.2e-05 1024 0.013 1100 458752 117.511 33.5725 529.638 1043.7 1724.69 1724.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 630 3.2e-05 1024 0.013 1100 454656 117.157 34.271 431.428 1039.35 1622.45 1622.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 630 3.2e-05 1024 0.013 1100 460800 117.309 33.6458 776.523 1043.97 1971.7 1971.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 630 3.2e-05 1024 0.013 1100 460800 117.131 33.6113 499.022 1044.09 1694.11 1694.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 630 3.2e-05 1024 0.013 1100 445440 117.966 33.7627 403.866 1030.15 1586 1586.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 630 3.2e-05 1024 0.013 1100 450560 119.269 33.5983 350.997 1044.96 1549.07 1549.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 630 3.2e-05 1024 0.013 1100 460800 117.757 33.6571 1073.08 1046.52 2271.26 2271.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 630 3.2e-05 1024 0.013 1100 454656 117.078 33.5301 654.765 1039.33 1844.95 1845.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 630 3.2e-05 1024 0.013 1100 442368 119.69 34.519 519.851 1038.44 1712.76 1712.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 630 3.2e-05 1024 0.013 1100 442368 116.681 34.9617 443.1 1021.75 1616.74 1616.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 630 3.2e-05 1024 0.013 1100 451584 118.12 33.7101 968.192 1038.18 2158.45 2158.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 630 3.2e-05 1024 0.013 1100 444416 119.49 34.4458 602.647 1038.13 1794.97 1795.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 630 3.2e-05 1024 0.013 1100 451584 118.142 33.5366 500.402 1039.21 1691.53 1691.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 630 3.2e-05 1024 0.013 1100 430080 122.217 33.5524 429.145 1038.7 1623.86 1624.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 630 3.2e-05 1024 0.013 1100 458752 117.496 33.5692 957.434 1044.79 2153.55 2153.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 630 3.2e-05 1024 0.013 1100 442368 119.065 33.8566 596.644 1032.69 1782.52 1782.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 630 3.2e-05 1024 0.013 1100 442368 116.651 34.011 503.175 1022.03 1676.11 1676.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 630 3.2e-05 1024 0.013 1100 425984 117.773 32.9564 425.406 1011.86 1588.25 1588.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 630 3.2e-05 1024 0.013 1100 451584 118.112 33.5478 966.361 1038.34 2156.61 2156.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 630 3.2e-05 1024 0.013 1100 442368 119.684 33.5774 673.778 1038.42 1865.71 1865.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 630 3.2e-05 1024 0.013 1100 442368 119.768 33.5421 557.299 1039.47 1750.35 1750.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 630 3.2e-05 1024 0.013 1100 442368 119.482 33.4681 530.703 1039.47 1723.37 1723.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 630 3.2e-05 1024 0.013 1100 414720 115.224 32.3646 456.587 989.069 1593.51 1593.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 630 3.2e-05 1024 0.013 1100 460800 117.114 35.4699 957.806 1043.81 2154.45 2154.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 630 3.2e-05 1024 0.013 1100 450560 119.332 33.5648 647.447 1044.11 1844.71 1844.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 630 3.2e-05 1024 0.013 1100 430080 120.646 34.1179 523.372 1030.09 1708.47 1708.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 630 3.2e-05 1024 0.013 1100 450560 119.456 33.572 506.963 1044.12 1704.36 1704.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 630 3.2e-05 1024 0.013 1100 409600 124.751 33.8739 441.125 1030.7 1630.71 1630.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 630 3.2e-05 1024 0.013 1080 438272 121.547 33.5786 723.662 1044.77 1923.81 1924.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 630 3.2e-05 1024 0.013 1080 434176 122.134 33.5626 471.52 1043.82 1671.28 1671.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 630 3.2e-05 1024 0.013 1080 430080 121.801 33.4669 380.884 1038.5 1574.9 1575.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 630 3.2e-05 1024 0.013 1080 425984 121.784 33.5188 326.247 1033.77 1515.57 1515.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 630 3.2e-05 1024 0.013 1080 435200 122.147 33.6589 1007.65 1044.52 2208.24 2208.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 630 3.2e-05 1024 0.013 1080 430080 122.963 33.6086 617.092 1043.96 1817.88 1818.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 630 3.2e-05 1024 0.013 1080 414720 123.642 34.1345 485.224 1031.04 1674.3 1674.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 630 3.2e-05 1024 0.013 1080 430080 122.871 33.5708 427.183 1043.93 1627.81 1628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 630 3.2e-05 1024 0.013 1080 436224 122.344 33.8633 928.902 1046.51 2131.88 2132.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 630 3.2e-05 1024 0.013 1080 430080 121.754 33.5851 574.374 1038.38 1768.35 1768.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 630 3.2e-05 1024 0.013 1080 423936 123.156 35.0557 462.87 1039.16 1660.49 1660.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 630 3.2e-05 1024 0.013 1080 417792 123.711 35.8324 409.954 1022.98 1592.73 1592.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 630 3.2e-05 1024 0.013 1080 399360 126.284 34.5359 341.339 1030.19 1532.6 1532.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 630 3.2e-05 1024 0.013 1080 430080 122.087 33.6502 869.404 1038.34 2063.74 2063.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 630 3.2e-05 1024 0.013 1080 430080 121.921 33.5674 552.991 1038.4 1747.13 1747.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 630 3.2e-05 1024 0.013 1080 430080 122.053 33.5435 463.526 1038.47 1657.85 1658.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 630 3.2e-05 1024 0.013 1080 430080 121.806 33.4613 407.335 1038.52 1601.37 1601.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 630 3.2e-05 1024 0.013 1080 394240 123.439 32.7798 330.863 1009.78 1497.12 1497.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 630 3.2e-05 1024 0.013 1080 434176 122.119 33.5674 825.287 1044.79 2026.01 2026.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 630 3.2e-05 1024 0.013 1080 425984 121.803 34.0951 541.901 1032.83 1730.87 1731.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 630 3.2e-05 1024 0.013 1080 417792 121.386 33.13 441.272 1022.76 1618.8 1618.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 630 3.2e-05 1024 0.013 1080 393216 123.802 33.227 379.774 1012.08 1549.13 1549.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 630 3.2e-05 1024 0.013 1080 409600 126.809 33.5835 362.675 1045 1568.33 1568.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 630 3.2e-05 1024 0.013 1088 446464 119.878 33.5819 726.673 1043.75 1924.14 1924.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 630 3.2e-05 1024 0.013 1088 442368 120.649 33.5673 463.274 1043.83 1661.57 1661.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 630 3.2e-05 1024 0.013 1088 442368 119.51 33.4836 384.58 1039.24 1577.06 1577.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 630 3.2e-05 1024 0.013 1088 425984 121.819 33.9036 318.868 1032.92 1507.76 1507.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 630 3.2e-05 1024 0.013 1088 445440 120.228 34.2523 985.941 1044.79 2185.46 2185.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 630 3.2e-05 1024 0.013 1088 440320 121.034 33.6118 598.111 1044.82 1797.82 1798.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 630 3.2e-05 1024 0.013 1088 430080 120.714 33.9985 479.758 1031.12 1665.85 1666.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 630 3.2e-05 1024 0.013 1088 430080 122.842 33.8469 412.97 1044.82 1614.72 1614.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 630 3.2e-05 1024 0.013 1088 435200 119.955 33.4686 380.114 1030.03 1563.82 1564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 630 3.2e-05 1024 0.013 1088 448512 120.154 33.6743 920.37 1046.56 2121.02 2121.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 630 3.2e-05 1024 0.013 1088 442368 119.461 33.58 568.906 1038.33 1760.53 1760.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 630 3.2e-05 1024 0.013 1088 442368 119.704 33.5196 464.551 1039.2 1657.22 1657.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 630 3.2e-05 1024 0.013 1088 417792 121.376 33.9309 388.285 1022.01 1565.85 1566.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 630 3.2e-05 1024 0.013 1088 430080 120.898 34.2926 353.292 1030.27 1539 1539.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 630 3.2e-05 1024 0.013 1088 437248 120.773 33.6641 836.572 1039.19 2030.45 2030.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 630 3.2e-05 1024 0.013 1088 430080 121.96 33.6113 521.594 1039.14 1716.56 1716.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 630 3.2e-05 1024 0.013 1088 430080 122.059 33.5404 442.663 1038.6 1637.12 1637.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 630 3.2e-05 1024 0.013 1088 430080 121.818 33.9169 389.814 1039.43 1585.23 1585.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 630 3.2e-05 1024 0.013 1088 394240 123.454 32.7885 316.085 1009.9 1482.48 1482.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 630 3.2e-05 1024 0.013 1088 442368 120.577 33.7572 830.776 1043.57 2028.93 2029.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 630 3.2e-05 1024 0.013 1088 425984 121.84 34.8994 528.876 1033.89 1719.75 1719.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 630 3.2e-05 1024 0.013 1088 417792 121.387 33.5893 428.255 1022.77 1606.25 1606.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 630 3.2e-05 1024 0.013 1088 393216 123.819 34.0337 368.862 1012.09 1539.07 1539.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 630 3.2e-05 1024 0.013 1088 409600 126.751 33.5729 353.198 1044.14 1557.91 1558.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 630 3.2e-05 1024 0.013 1088 393216 119.015 32.295 319.332 989.478 1460.37 1460.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 630 3.2e-05 1024 0.013 1152 438272 122.54 33.721 1062.31 1046.5 2265.33 2265.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 630 3.2e-05 1024 0.013 1152 434176 121.922 33.7665 848.152 1044.57 2048.66 2048.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 630 3.2e-05 1024 0.013 1152 434176 122.132 33.5731 548.767 1044.83 1749.55 1749.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 630 3.2e-05 1024 0.013 1152 430080 121.805 33.4791 441.509 1038.33 1635.38 1635.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 630 3.2e-05 1024 0.013 1152 425984 121.822 33.4874 391.137 1032.91 1579.61 1579.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 630 3.2e-05 1024 0.013 1152 430080 122.92 33.614 362.591 1044.1 1563.48 1563.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 630 3.2e-05 1024 0.013 1152 417792 121.367 34.514 324.412 1022.16 1502.71 1502.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 630 3.2e-05 1024 0.013 1152 430080 121.813 33.5326 316.824 1038.34 1510.76 1510.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 630 3.2e-05 1024 0.013 1152 393216 123.805 32.8594 274.31 1011.1 1442.32 1442.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 630 3.2e-05 1024 0.013 1080 430080 121.795 33.528 274.738 1038.67 1468.99 1469.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 630 3.2e-05 1024 0.013 1088 430080 121.826 33.4644 267.572 1039.41 1462.52 1462.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 630 3.2e-05 1024 0.013 1100 430080 116.654 33.3728 277.175 1010.63 1438.08 1438.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 630 3.2e-05 1024 0.013 1104 394240 123.429 33.8249 252.862 1009.79 1420.15 1420.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 630 3.2e-05 1024 0.013 1088 442368 119.058 33.7432 319.561 1032.92 1505.53 1505.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 630 3.2e-05 1024 0.013 1088 368640 123.782 32.3052 407.737 990.275 1554.35 1554.54
