
*** Running vivado
    with args -log neuron.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source neuron.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source neuron.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 511.188 ; gain = 215.848
Command: link_design -top neuron -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 903.492 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc]
CRITICAL WARNING: [Common 17-161] Invalid option value '13.47ns' specified for 'period'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:2]
WARNING: [Vivado 12-584] No ports matched 'clk_o'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:3]
WARNING: [Vivado 12-646] clock 'input_clk' not found. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_ports clk_o]'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'reset_n'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:6]
WARNING: [Vivado 12-584] No ports matched '*_in*'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:6]
WARNING: [Vivado 12-646] clock 'input_clk' not found. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:6]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {reset_n *_in*}]'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led*'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:7]
WARNING: [Vivado 12-646] clock 'output_clk' not found. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock output_clk'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'reset_n'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:9]
WARNING: [Vivado 12-584] No ports matched '*_in*'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:9]
WARNING: [Vivado 12-646] clock 'input_clk' not found. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:9]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {reset_n *_in*}]'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led*'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:10]
WARNING: [Vivado 12-646] clock 'output_clk' not found. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:10]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock output_clk'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'reset_n'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:12]
WARNING: [Vivado 12-584] No ports matched '*_in*'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:12]
WARNING: [Vivado 12-646] clock 'input_clk' not found. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:12]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {reset_n *_in*}]'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led*'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:13]
WARNING: [Vivado 12-646] clock 'output_clk' not found. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock output_clk'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1507.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
6 Infos, 17 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 1507.176 ; gain = 995.988
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1519.035 ; gain = 11.859

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1522.098 ; gain = 3.062

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1873.672 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1873.672 ; gain = 0.000
Phase 1 Initialization | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1873.672 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 1873.672 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.332 . Memory (MB): peak = 1873.672 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.333 . Memory (MB): peak = 1873.672 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.433 . Memory (MB): peak = 1873.672 ; gain = 0.000
Retarget | Checksum: d3874b04
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.439 . Memory (MB): peak = 1873.672 ; gain = 0.000
Constant propagation | Checksum: d3874b04
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.484 . Memory (MB): peak = 1873.672 ; gain = 0.000
Sweep | Checksum: d3874b04
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.550 . Memory (MB): peak = 1873.672 ; gain = 0.000
BUFG optimization | Checksum: d3874b04
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.553 . Memory (MB): peak = 1873.672 ; gain = 0.000
Shift Register Optimization | Checksum: d3874b04
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.562 . Memory (MB): peak = 1873.672 ; gain = 0.000
Post Processing Netlist | Checksum: d3874b04
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.563 . Memory (MB): peak = 1873.672 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1873.672 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.579 . Memory (MB): peak = 1873.672 ; gain = 0.000
Phase 9 Finalization | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.579 . Memory (MB): peak = 1873.672 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.639 . Memory (MB): peak = 1873.672 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1873.672 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1873.672 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.672 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.672 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d3874b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.672 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 17 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1873.672 ; gain = 366.496
INFO: [runtcl-4] Executing : report_drc -file neuron_drc_opted.rpt -pb neuron_drc_opted.pb -rpx neuron_drc_opted.rpx
Command: report_drc -file neuron_drc_opted.rpt -pb neuron_drc_opted.pb -rpx neuron_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.runs/impl_1/neuron_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1877.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.runs/impl_1/neuron_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1878.918 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 52d5c80f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1878.918 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1878.918 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 145a707c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.918 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16bb8351c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.918 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16bb8351c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.918 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16bb8351c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.918 ; gain = 0.000

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1878.918 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.918 ; gain = 0.000
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 145a707c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.918 ; gain = 0.000
43 Infos, 17 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file neuron_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.378 . Memory (MB): peak = 1878.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file neuron_utilization_placed.rpt -pb neuron_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file neuron_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1878.918 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1878.918 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1878.918 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1878.918 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.365 . Memory (MB): peak = 1878.918 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1878.918 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1878.918 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.662 . Memory (MB): peak = 1878.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.runs/impl_1/neuron_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
WARNING: [Vivado_Tcl 4-1385] Design is not legally routed. Skipping post-route optimization
INFO: [Vivado_Tcl 4-1850] phys_opt_design is skipped because design is not fully routed, please run report_route_status to get more information.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 18 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1878.918 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1878.918 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1878.918 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1878.918 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1878.918 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1878.918 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1878.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.runs/impl_1/neuron_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f2d13fba ConstDB: 0 ShapeSum: 52d5c80f RouteDB: 0
Post Restoration Checksum: NetGraph: d56add7c | NumContArr: f7a6506 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26a3737bc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1954.355 ; gain = 68.852

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26a3737bc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1983.035 ; gain = 97.531

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26a3737bc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1983.035 ; gain = 97.531
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 253bc7da8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2024.941 ; gain = 139.438

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 253bc7da8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2024.941 ; gain = 139.438

Phase 3.2 Initial Net Routing
 Number of Nodes with overlaps = 0
Phase 3.2 Initial Net Routing | Checksum: 253bc7da8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2024.941 ; gain = 139.438
Phase 3 Initial Routing | Checksum: 253bc7da8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2024.941 ; gain = 139.438

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 253bc7da8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2024.941 ; gain = 139.438
Phase 4 Rip-up And Reroute | Checksum: 253bc7da8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2024.941 ; gain = 139.438

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 253bc7da8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2024.941 ; gain = 139.438

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 253bc7da8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2024.941 ; gain = 139.438
Phase 6 Post Hold Fix | Checksum: 253bc7da8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2024.941 ; gain = 139.438

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 253bc7da8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2024.941 ; gain = 139.438

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 253bc7da8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2024.941 ; gain = 139.438

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 253bc7da8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2024.941 ; gain = 139.438
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 21f69beb9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2024.941 ; gain = 139.438
Ending Routing Task | Checksum: 21f69beb9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2024.941 ; gain = 139.438

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 18 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2024.941 ; gain = 146.023
INFO: [runtcl-4] Executing : report_drc -file neuron_drc_routed.rpt -pb neuron_drc_routed.pb -rpx neuron_drc_routed.rpx
Command: report_drc -file neuron_drc_routed.rpt -pb neuron_drc_routed.pb -rpx neuron_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.runs/impl_1/neuron_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file neuron_methodology_drc_routed.rpt -pb neuron_methodology_drc_routed.pb -rpx neuron_methodology_drc_routed.rpx
Command: report_methodology -file neuron_methodology_drc_routed.rpt -pb neuron_methodology_drc_routed.pb -rpx neuron_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.runs/impl_1/neuron_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file neuron_power_routed.rpt -pb neuron_power_summary_routed.pb -rpx neuron_power_routed.rpx
Command: report_power -file neuron_power_routed.rpt -pb neuron_power_summary_routed.pb -rpx neuron_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 19 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file neuron_route_status.rpt -pb neuron_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file neuron_timing_summary_routed.rpt -pb neuron_timing_summary_routed.pb -rpx neuron_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file neuron_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file neuron_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file neuron_bus_skew_routed.rpt -pb neuron_bus_skew_routed.pb -rpx neuron_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2024.941 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.941 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.941 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2024.941 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.941 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2024.941 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2024.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.runs/impl_1/neuron_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 27 00:21:37 2023...
