// Seed: 214803118
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 (
    input  logic id_0,
    input  tri1  id_1,
    output logic id_2,
    input  uwire id_3,
    output tri0  id_4
);
  always $display(1, -1, id_1, (-1'd0 != id_0) ? 1'b0 : id_1, id_1);
  parameter id_6 = -1;
  wor id_7;
  function id_9(id_10);
    id_2 <= id_0;
    begin : LABEL_0
      disable id_11;
    end
  endfunction
  module_0 modCall_1 (id_10);
  assign id_8 = -1'b0 & 1 & id_10;
endmodule
