<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <name preferredWidth="221" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1936" height="1056" x="-8" y="-8" />
 <clocktable>
  <columns>
   <clockname preferredWidth="359" />
   <clocksource preferredWidth="358" />
   <frequency preferredWidth="339" />
  </columns>
 </clocktable>
 <generation
   testbench_system="NONE"
   simulation="NONE"
   path="F:/Qsys/qsys_sdram/qsys/hardware" />
 <hdlexample language="VERILOG" />
</preferences>
