
---------- Begin Simulation Statistics ----------
final_tick                               1528575155500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 513485                       # Simulator instruction rate (inst/s)
host_mem_usage                                 803540                       # Number of bytes of host memory used
host_op_rate                                   970426                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4089.70                       # Real time elapsed on the host
host_tick_rate                               73781343                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000004                       # Number of instructions simulated
sim_ops                                    3968750668                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.301743                       # Number of seconds simulated
sim_ticks                                301743372500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   478                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1067280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2134158                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8438242                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    201187766                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     87471332                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    108839338                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     21368006                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     229296181                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      13091574                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      5867022                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       931701844                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      564344666                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8442764                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        171743664                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    153152492                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls         6242                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    366988376                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1872566051                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    551783444                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.393661                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.338138                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    186198846     33.74%     33.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     59436171     10.77%     44.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     37566581      6.81%     51.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     41568249      7.53%     58.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     20508609      3.72%     62.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     26035215      4.72%     67.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     15359443      2.78%     70.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     11957838      2.17%     72.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    153152492     27.76%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    551783444                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        353215384                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9265651                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1600442763                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           238523106                       # Number of loads committed
system.switch_cpus_1.commit.membars               108                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      4148588      0.22%      0.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1289330596     68.85%     69.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1075496      0.06%     69.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      6341911      0.34%     69.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     43161488      2.30%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          112      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           98      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     37520476      2.00%     73.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       785328      0.04%     73.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      4519604      0.24%     74.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     20653471      1.10%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift           49      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     49302762      2.63%     77.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     35917538      1.92%     79.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1922135      0.10%     79.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     22831089      1.22%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    180281746      9.63%     90.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    107339072      5.73%     96.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     58241360      3.11%     99.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite      9193132      0.49%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1872566051                       # Class of committed instruction
system.switch_cpus_1.commit.refs            355055310                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1872566051                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.603487                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.603487                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    201303408                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2392729942                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       52640171                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       294510203                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8547641                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     46261758                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         266181987                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              606064                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         127659560                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              364812                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         229296181                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       180455002                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           576502438                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       316721                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          725                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1344224426                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.ItlbSquashes             1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_1.fetch.MiscStallCycles        10005                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       215001                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      17095282                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles             1805                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.379952                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     17985574                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    100562906                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.227430                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    603263189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.171778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.517312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      194001237     32.16%     32.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       33413158      5.54%     37.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       16609226      2.75%     40.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34967223      5.80%     46.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       28505027      4.73%     50.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       24036903      3.98%     54.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       21752812      3.61%     58.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       19395646      3.22%     61.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      230581957     38.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    603263189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       597070195                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      353392965                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                223556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     11475798                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      182947012                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.437868                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          394507534                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        127652051                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      91147097                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    287790365                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       142676                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       211082                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    141667233                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2245409277                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    266855483                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20323380                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2074707607                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       255524                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      1250436                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8547641                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1853869                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       206572                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     22937872                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        47197                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        19345                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         1477                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     49267256                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     25135025                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19345                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     10419435                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1056363                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2598903483                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2067327384                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.598726                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1556031962                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.425638                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2072914478                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2621281574                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1403574374                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.657037                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.657037                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      6989568      0.33%      0.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1438778738     68.68%     69.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1140709      0.05%     69.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      6624200      0.32%     69.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     51713891      2.47%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          949      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          170      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     43942463      2.10%     73.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       827285      0.04%     73.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      5440942      0.26%     74.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     23490429      1.12%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift          144      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     50540315      2.41%     77.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     36883581      1.76%     79.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1922252      0.09%     79.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     24345919      1.16%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    203152880      9.70%     90.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    119926344      5.72%     96.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     68045593      3.25%     99.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     11264622      0.54%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2095030994                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     396375726                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    790236017                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    391687544                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    517808146                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          53519030                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.025546                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      45514617     85.04%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       158050      0.30%     85.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp        36907      0.07%     85.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       596733      1.11%     86.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       149890      0.28%     86.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     86.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     86.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     86.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     86.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     86.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     86.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd        27140      0.05%     86.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     86.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     86.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       442997      0.83%     87.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult         4468      0.01%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     87.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      3178903      5.94%     93.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      2117324      3.96%     97.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       718631      1.34%     98.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       573370      1.07%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1745184730                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4066047874                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1675639840                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2100462045                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2244880378                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2095030994                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       528899                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    372843185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      9439691                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       522657                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    525496435                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    603263189                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.472831                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.973616                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    200814922     33.29%     33.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     20005580      3.32%     36.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     32109880      5.32%     41.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     41382045      6.86%     48.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     49498184      8.21%     56.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     57706223      9.57%     66.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     75114157     12.45%     79.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     63606858     10.54%     89.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     63025340     10.45%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    603263189                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.471544                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         180483173                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               28370                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     12027476                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5218808                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    287790365                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    141667233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     816004882                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           63                       # number of misc regfile writes
system.switch_cpus_1.numCycles              603486745                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     113296959                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2112960707                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     25614101                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       70405110                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     26200970                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2932166                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5708453158                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2339912652                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2615558235                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       322136812                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     25919477                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8547641                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     88847822                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      502597448                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    692865817                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3020125849                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        28838                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         3321                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       121813422                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         4069                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2636994514                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4531102786                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  6944                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          100                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2224749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6813                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4444431                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6814                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1181198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         1711                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2362155                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           1711                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             918490                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311543                       # Transaction distribution
system.membus.trans_dist::CleanEvict           755733                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            148391                       # Transaction distribution
system.membus.trans_dist::ReadExResp           148391                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        918490                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3201039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3201039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3201039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     88219136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     88219136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                88219136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1066882                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1066882    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1066882                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3643760500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5642575000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1528575155500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1528575155500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2009609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       805700                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       921329                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1679254                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5162                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5162                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210042                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210042                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        921362                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1088247                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2764020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3905191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6669211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    117930112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    110928640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              228858752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1186698                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23728768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3411478                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002028                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044989                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3404562     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6915      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3411478                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3578515500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1950045438                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1382052980                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       917692                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       120965                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1038657                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       917692                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       120965                       # number of overall hits
system.l2.overall_hits::total                 1038657                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         3637                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1177324                       # number of demand (read+write) misses
system.l2.demand_misses::total                1180961                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         3637                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1177324                       # number of overall misses
system.l2.overall_misses::total               1180961                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    299841000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  98441556000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      98741397000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    299841000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  98441556000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     98741397000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       921329                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1298289                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2219618                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       921329                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1298289                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2219618                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.003948                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.906827                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.532056                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.003948                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.906827                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.532056                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 82441.847677                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 83614.668519                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83611.056589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 82441.847677                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 83614.668519                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83611.056589                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              370728                       # number of writebacks
system.l2.writebacks::total                    370728                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus_1.inst         3636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1177324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1180960                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         3636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1177324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1180960                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    281651000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  92554936000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  92836587000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    281651000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  92554936000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  92836587000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.906827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.532056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.906827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.532056                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77461.771177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78614.668519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78611.118920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77461.771177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78614.668519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78611.118920                       # average overall mshr miss latency
system.l2.replacements                        1184954                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       434971                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           434971                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       434971                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       434971                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       921316                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           921316                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       921316                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       921316                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1338                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1338                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         5143                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5143                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 19                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         5162                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5162                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.003681                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.003681                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       340500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       340500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.003681                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 17921.052632                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17921.052632                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        26318                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26318                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       183724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              183724                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  14263025500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14263025500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       210042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.874701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.874701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 77632.892273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77632.892273                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       183724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         183724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13344405500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13344405500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.874701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.874701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72632.892273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72632.892273                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       917692                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             917692                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         3637                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3637                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    299841000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    299841000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       921329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         921329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.003948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 82441.847677                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82441.847677                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         3636                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3636                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    281651000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    281651000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.003946                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003946                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77461.771177                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77461.771177                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data        94647                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             94647                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       993600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          993600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  84178530500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  84178530500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      1088247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1088247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.913028                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.913028                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 84720.743257                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84720.743257                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       993600                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       993600                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  79210530500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  79210530500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.913028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.913028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 79720.743257                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79720.743257                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     6562462                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1189050                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.519080                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      71.051490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.379504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        17.593485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.103032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    63.769507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    63.733919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3878.369063                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.017347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.015569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.015560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.946867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2578                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36739978                       # Number of tag accesses
system.l2.tags.data_accesses                 36739978                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                   4443020                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           1184954                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                        4444378                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          614                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       113465                       # number of demand (read+write) hits
system.l3.demand_hits::total                   114079                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          614                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       113465                       # number of overall hits
system.l3.overall_hits::total                  114079                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         3022                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1063859                       # number of demand (read+write) misses
system.l3.demand_misses::total                1066881                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         3022                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1063859                       # number of overall misses
system.l3.overall_misses::total               1066881                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    253280000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  84289960000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      84543240000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    253280000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  84289960000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     84543240000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         3636                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1177324                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1180960                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         3636                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1177324                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1180960                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.831133                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.903625                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.903401                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.831133                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.903625                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.903401                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 83812.045003                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 79230.386734                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 79243.364536                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 83812.045003                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 79230.386734                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 79243.364536                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              311543                       # number of writebacks
system.l3.writebacks::total                    311543                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         3022                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1063859                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1066881                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         3022                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1063859                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1066881                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    223060000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  73651370000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  73874430000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    223060000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  73651370000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  73874430000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.831133                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.903625                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.903401                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.831133                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.903625                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.903401                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 73812.045003                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69230.386734                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 69243.364536                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 73812.045003                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69230.386734                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 69243.364536                       # average overall mshr miss latency
system.l3.replacements                        1067102                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       370728                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           370728                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       370728                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       370728                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         1884                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1884                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           18                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   18                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               19                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.052632                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.052632                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        18500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        18500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.052632                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        35333                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 35333                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       148391                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              148391                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  11869998000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   11869998000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       183724                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            183724                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.807684                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.807684                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 79991.360662                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 79991.360662                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       148391                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         148391                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  10386088000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10386088000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.807684                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.807684                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 69991.360662                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 69991.360662                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst          614                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data        78132                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             78746                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst         3022                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       915468                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          918490                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst    253280000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  72419962000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  72673242000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst         3636                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data       993600                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        997236                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.831133                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.921365                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.921036                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 83812.045003                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 79107.038149                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 79122.518481                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst         3022                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       915468                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       918490                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst    223060000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  63265282000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  63488342000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.831133                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.921365                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.921036                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 73812.045003                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 69107.038149                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 69122.518481                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2422848                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1099870                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.202849                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks       3.925547                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.816967                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      2287.035420                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  2001.056867                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   242.849385                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 28232.315815                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000120                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000025                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.069795                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.061067                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.007411                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.861582                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          629                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32088                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  38861582                       # Number of tag accesses
system.l3.tags.data_accesses                 38861582                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                   2360270                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims           1067102                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                        2362155                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            997236                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       682271                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1566007                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              19                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             19                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           183724                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          183724                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       997236                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3543134                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     99308032                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1067102                       # Total snoops (count)
system.tol3bus.snoopTraffic                  19938752                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2248081                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000761                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.027577                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2246370     99.92%     99.92% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1711      0.08%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2248081                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1551805500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1771449500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       193408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     68086976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           68280384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       193408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        193408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19938752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19938752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         3022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1063859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1066881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311543                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311543                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       640969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    225645307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             226286276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       640969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           640969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       66078508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             66078508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       66078508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       640969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    225645307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            292364784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    311542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      3022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1063673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.059654122500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18415                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18415                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2490543                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             293702                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1066881                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     311543                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1066881                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   311543                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             67525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             67137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             66937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             66790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             67612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             66679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             66390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             67024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             66075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            66865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            66471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            66725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            67109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19611                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10049118250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5333475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30049649500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9420.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28170.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   880639                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  238381                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1066881                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               311543                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  790366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  201504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   56947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       259193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    340.308697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.021467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.019067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       115657     44.62%     44.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        43012     16.59%     61.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16257      6.27%     67.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11047      4.26%     71.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9035      3.49%     75.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11362      4.38%     79.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4481      1.73%     81.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4464      1.72%     83.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43878     16.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       259193                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.924735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.300568                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1553.585438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        18404     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            7      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-118783            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18415                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.916535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.886506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.013076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9995     54.28%     54.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              171      0.93%     55.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8098     43.98%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              109      0.59%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               29      0.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18415                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               68268480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19937152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                68280384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19938752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       226.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        66.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    226.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     66.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  301705249000                       # Total gap between requests
system.mem_ctrls.avgGap                     218876.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       193408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     68075072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19937152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 640968.510418567690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 225605856.513053983450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 66073205.965774774551                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         3022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1063859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       311543                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     98723750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  29950925750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7238733790750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     32668.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     28153.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23235103.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            916547520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            487156560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3797030580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          808948620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23819143920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      71543397240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      55622383680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       156994608120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        520.291819                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 143760151000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10075780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 147907455250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            934090500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            496480875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3819171720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          817175340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23819143920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      72840437370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      54530139360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       157256639085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        521.160209                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 140904783000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10075780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 150762809500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1364815582                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    136413547                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    179500494                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1680729623                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1364815582                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    136413547                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    179500494                       # number of overall hits
system.cpu.icache.overall_hits::total      1680729623                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       821374                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        82616                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       954500                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1858490                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       821374                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        82616                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       954500                       # number of overall misses
system.cpu.icache.overall_misses::total       1858490                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    578504000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   6912448496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7490952496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    578504000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   6912448496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7490952496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1365636956                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    136496163                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    180454994                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1682588113                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1365636956                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    136496163                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    180454994                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1682588113                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000601                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000605                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.005289                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001105                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000601                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000605                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.005289                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001105                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst  7002.324005                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst  7241.957565                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4030.666022                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst  7002.324005                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst  7241.957565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4030.666022                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5536                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               110                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.327273                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1824807                       # number of writebacks
system.cpu.icache.writebacks::total           1824807                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        33138                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        33138                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        33138                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        33138                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        82616                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       921362                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1003978                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        82616                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       921362                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1003978                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    537196000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   6296737996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6833933996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    537196000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   6296737996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6833933996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.005106                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000597                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.005106                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000597                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  6502.324005                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst  6834.162898                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6806.856322                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  6502.324005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst  6834.162898                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6806.856322                       # average overall mshr miss latency
system.cpu.icache.replacements                1824807                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1364815582                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    136413547                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    179500494                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1680729623                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       821374                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        82616                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       954500                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1858490                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    578504000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   6912448496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7490952496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1365636956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    136496163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    180454994                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1682588113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000601                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000605                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.005289                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001105                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst  7002.324005                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst  7241.957565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4030.666022                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        33138                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        33138                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        82616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       921362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1003978                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    537196000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   6296737996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6833933996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.005106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  6502.324005                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst  6834.162898                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6806.856322                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.926573                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1682554975                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1825352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            921.770144                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   431.619307                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.996270                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    79.310996                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.843006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001946                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.154904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6732177804                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6732177804                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1682554975                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims      1825352                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1682588113                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    424433572                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     42551034                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    352426050                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        819410656                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    424433572                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     42551034                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    352608681                       # number of overall hits
system.cpu.dcache.overall_hits::total       819593287                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       341429                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        28116                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6654116                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7023661                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       341429                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        28116                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6654790                       # number of overall misses
system.cpu.dcache.overall_misses::total       7024335                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1137634000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 445324014551                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 446461648551                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1137634000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 445324014551                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 446461648551                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    424775001                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     42579150                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    359080166                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    826434317                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    424775001                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42579150                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    359263471                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    826617622                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000804                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000660                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.018531                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008499                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000804                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000660                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.018523                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008498                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 40462.156779                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 66924.594424                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63565.375457                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 40462.156779                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 66917.816272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63559.276223                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8696658                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5123                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            226347                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              39                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.421795                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   131.358974                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       762861                       # number of writebacks
system.cpu.dcache.writebacks::total            762861                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5351057                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5351057                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5351057                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5351057                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        28116                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1303059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1331175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        28116                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1303440                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1331556                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1123576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 100452648558                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 101576224558                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1123576000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 100474544558                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 101598120558                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000660                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.003629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001611                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000660                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.003628                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001611                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 39962.156779                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77089.869728                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76305.688251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 39962.156779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77084.134719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76300.298717                       # average overall mshr miss latency
system.cpu.dcache.replacements                1667317                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    237889541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     23800040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    236105788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       497795369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       189743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        15894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6434882                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6640519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    232799500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 430277259000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 430510058500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    238079284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     23815934                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    242540670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    504435888                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.026531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14647.005159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 66866.379057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64830.784838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5347016                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5347016                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        15894                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1087866                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1103760                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    224852500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  85790624500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  86015477000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14147.005159                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 78861.389638                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77929.510944                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    186544031                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     18750994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    116320262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      321615287                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       151686                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       219234                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       383142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    904834500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  15046755551                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15951590051                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    186695717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     18763216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    116539496                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    321998429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000651                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.001881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001190                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74033.259696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 68633.312128                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41633.624220                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4041                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4041                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       215193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       227415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    898723500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  14662024058                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15560747558                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000651                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.001847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000706                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73533.259696                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 68134.298318                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68424.455546                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data       182631                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        182631                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data          674                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          674                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data       183305                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       183305                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.003677                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003677                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data          381                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          381                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data     21896000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     21896000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.002079                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002079                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 57469.816273                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 57469.816273                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995870                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           821266335                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1667829                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            492.416390                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   389.400004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    24.667261                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    97.928605                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.760547                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.048178                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.191267                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3308138317                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3308138317                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         821266335                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims      1667829                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              826617622                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1528575155500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1135600018000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 392975137500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
