<table>
  <tr>
    <td>

<h1>Hello there!</h1>

I'm Pranav M — an open hardware and RISC-V enthusiast.  
I work on SoCs, CPUs, and microarchitecture usually in Bluespec, Verilog, and sometimes Rust.  
I've spent time with FPGAs and clean RTL, now building systems that boot real code.  
Always curious about how real chips work, straight from the ground up.

> open source all the way — always down to chat RISC-V, digital design, or fun side projects.

</td>
<td>
  
<img align="right" src="https://github-readme-stats.vercel.app/api?username=pranav0x0112&show_icons=true&hide_rank=false&theme=default" />

</td>
</tr>
</table>
