<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___s_p_i___interrupt__configuration__definition" xml:lang="en-US">
<title>SPI_Interrupt_configuration_definition</title>
<indexterm><primary>SPI_Interrupt_configuration_definition</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___s_p_i___interrupt__configuration__definition_1ga6f0778617fc5f58086e4e29cd3781f18">SPI_IT_TXE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___interrupt__configuration__definition_1ga6c6ea3686830c60d9363f97a5d1011cc">SPI_IT_RXNE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___s_p_i___interrupt__configuration__definition_1gace6a9377da7f18ea8b5c73163c2278d6">SPI_IT_ERR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___s_p_i___interrupt__configuration__definition_1gace6a9377da7f18ea8b5c73163c2278d6"/><section>
    <title>SPI_IT_ERR</title>
<indexterm><primary>SPI_IT_ERR</primary><secondary>SPI_Interrupt_configuration_definition</secondary></indexterm>
<indexterm><primary>SPI_Interrupt_configuration_definition</primary><secondary>SPI_IT_ERR</secondary></indexterm>
<para><computeroutput>#define SPI_IT_ERR   <link linkend="_group___peripheral___registers___bits___definition_1gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__spi_8h_source_1l00323">323</link> of file <link linkend="_stm32f4xx__hal__spi_8h_source">stm32f4xx_hal_spi.h</link>.</para>
</section>
<anchor xml:id="_group___s_p_i___interrupt__configuration__definition_1ga6c6ea3686830c60d9363f97a5d1011cc"/><section>
    <title>SPI_IT_RXNE</title>
<indexterm><primary>SPI_IT_RXNE</primary><secondary>SPI_Interrupt_configuration_definition</secondary></indexterm>
<indexterm><primary>SPI_Interrupt_configuration_definition</primary><secondary>SPI_IT_RXNE</secondary></indexterm>
<para><computeroutput>#define SPI_IT_RXNE   <link linkend="_group___peripheral___registers___bits___definition_1gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__spi_8h_source_1l00322">322</link> of file <link linkend="_stm32f4xx__hal__spi_8h_source">stm32f4xx_hal_spi.h</link>.</para>
</section>
<anchor xml:id="_group___s_p_i___interrupt__configuration__definition_1ga6f0778617fc5f58086e4e29cd3781f18"/><section>
    <title>SPI_IT_TXE</title>
<indexterm><primary>SPI_IT_TXE</primary><secondary>SPI_Interrupt_configuration_definition</secondary></indexterm>
<indexterm><primary>SPI_Interrupt_configuration_definition</primary><secondary>SPI_IT_TXE</secondary></indexterm>
<para><computeroutput>#define SPI_IT_TXE   <link linkend="_group___peripheral___registers___bits___definition_1ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__spi_8h_source_1l00321">321</link> of file <link linkend="_stm32f4xx__hal__spi_8h_source">stm32f4xx_hal_spi.h</link>.</para>
</section>
</section>
</section>
