
LIRK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008364  08000258  08000258  00001258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080085bc  080085bc  000095bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080085fc  080085fc  0000a018  2**0
                  CONTENTS
  4 .ARM          00000008  080085fc  080085fc  000095fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008604  08008604  0000a018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008604  08008604  00009604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008608  08008608  00009608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  0800860c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006230  20000018  08008624  0000a018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006248  08008624  0000a248  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000a018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017d9c  00000000  00000000  0000a04e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c63  00000000  00000000  00021dea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001368  00000000  00000000  00024a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f2b  00000000  00000000  00025db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000211de  00000000  00000000  00026ce3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018a15  00000000  00000000  00047ec1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf700  00000000  00000000  000608d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012ffd6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000527c  00000000  00000000  0013001c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00135298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	20000018 	.word	0x20000018
 8000274:	00000000 	.word	0x00000000
 8000278:	080085a4 	.word	0x080085a4

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	2000001c 	.word	0x2000001c
 8000294:	080085a4 	.word	0x080085a4

08000298 <__aeabi_uldivmod>:
 8000298:	b953      	cbnz	r3, 80002b0 <__aeabi_uldivmod+0x18>
 800029a:	b94a      	cbnz	r2, 80002b0 <__aeabi_uldivmod+0x18>
 800029c:	2900      	cmp	r1, #0
 800029e:	bf08      	it	eq
 80002a0:	2800      	cmpeq	r0, #0
 80002a2:	bf1c      	itt	ne
 80002a4:	f04f 31ff 	movne.w	r1, #4294967295
 80002a8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ac:	f000 b97e 	b.w	80005ac <__aeabi_idiv0>
 80002b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b8:	f000 f806 	bl	80002c8 <__udivmoddi4>
 80002bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c4:	b004      	add	sp, #16
 80002c6:	4770      	bx	lr

080002c8 <__udivmoddi4>:
 80002c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002cc:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ce:	460c      	mov	r4, r1
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d14d      	bne.n	8000370 <__udivmoddi4+0xa8>
 80002d4:	428a      	cmp	r2, r1
 80002d6:	460f      	mov	r7, r1
 80002d8:	4684      	mov	ip, r0
 80002da:	4696      	mov	lr, r2
 80002dc:	fab2 f382 	clz	r3, r2
 80002e0:	d960      	bls.n	80003a4 <__udivmoddi4+0xdc>
 80002e2:	b14b      	cbz	r3, 80002f8 <__udivmoddi4+0x30>
 80002e4:	fa02 fe03 	lsl.w	lr, r2, r3
 80002e8:	f1c3 0220 	rsb	r2, r3, #32
 80002ec:	409f      	lsls	r7, r3
 80002ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80002f2:	fa20 f202 	lsr.w	r2, r0, r2
 80002f6:	4317      	orrs	r7, r2
 80002f8:	ea4f 461e 	mov.w	r6, lr, lsr #16
 80002fc:	fa1f f48e 	uxth.w	r4, lr
 8000300:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000304:	fbb7 f1f6 	udiv	r1, r7, r6
 8000308:	fb06 7711 	mls	r7, r6, r1, r7
 800030c:	fb01 f004 	mul.w	r0, r1, r4
 8000310:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000314:	4290      	cmp	r0, r2
 8000316:	d908      	bls.n	800032a <__udivmoddi4+0x62>
 8000318:	eb1e 0202 	adds.w	r2, lr, r2
 800031c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x60>
 8000322:	4290      	cmp	r0, r2
 8000324:	f200 812d 	bhi.w	8000582 <__udivmoddi4+0x2ba>
 8000328:	4639      	mov	r1, r7
 800032a:	1a12      	subs	r2, r2, r0
 800032c:	fa1f fc8c 	uxth.w	ip, ip
 8000330:	fbb2 f0f6 	udiv	r0, r2, r6
 8000334:	fb06 2210 	mls	r2, r6, r0, r2
 8000338:	fb00 f404 	mul.w	r4, r0, r4
 800033c:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000340:	4564      	cmp	r4, ip
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x8e>
 8000344:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000348:	f100 32ff 	add.w	r2, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x8c>
 800034e:	4564      	cmp	r4, ip
 8000350:	f200 811a 	bhi.w	8000588 <__udivmoddi4+0x2c0>
 8000354:	4610      	mov	r0, r2
 8000356:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800035a:	ebac 0c04 	sub.w	ip, ip, r4
 800035e:	2100      	movs	r1, #0
 8000360:	b125      	cbz	r5, 800036c <__udivmoddi4+0xa4>
 8000362:	fa2c f303 	lsr.w	r3, ip, r3
 8000366:	2200      	movs	r2, #0
 8000368:	e9c5 3200 	strd	r3, r2, [r5]
 800036c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000370:	428b      	cmp	r3, r1
 8000372:	d905      	bls.n	8000380 <__udivmoddi4+0xb8>
 8000374:	b10d      	cbz	r5, 800037a <__udivmoddi4+0xb2>
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	2100      	movs	r1, #0
 800037c:	4608      	mov	r0, r1
 800037e:	e7f5      	b.n	800036c <__udivmoddi4+0xa4>
 8000380:	fab3 f183 	clz	r1, r3
 8000384:	2900      	cmp	r1, #0
 8000386:	d14d      	bne.n	8000424 <__udivmoddi4+0x15c>
 8000388:	42a3      	cmp	r3, r4
 800038a:	f0c0 80f2 	bcc.w	8000572 <__udivmoddi4+0x2aa>
 800038e:	4290      	cmp	r0, r2
 8000390:	f080 80ef 	bcs.w	8000572 <__udivmoddi4+0x2aa>
 8000394:	4606      	mov	r6, r0
 8000396:	4623      	mov	r3, r4
 8000398:	4608      	mov	r0, r1
 800039a:	2d00      	cmp	r5, #0
 800039c:	d0e6      	beq.n	800036c <__udivmoddi4+0xa4>
 800039e:	e9c5 6300 	strd	r6, r3, [r5]
 80003a2:	e7e3      	b.n	800036c <__udivmoddi4+0xa4>
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	f040 80a2 	bne.w	80004ee <__udivmoddi4+0x226>
 80003aa:	1a8a      	subs	r2, r1, r2
 80003ac:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80003b0:	fa1f f68e 	uxth.w	r6, lr
 80003b4:	2101      	movs	r1, #1
 80003b6:	fbb2 f4f7 	udiv	r4, r2, r7
 80003ba:	fb07 2014 	mls	r0, r7, r4, r2
 80003be:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80003c2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003c6:	fb06 f004 	mul.w	r0, r6, r4
 80003ca:	4290      	cmp	r0, r2
 80003cc:	d90f      	bls.n	80003ee <__udivmoddi4+0x126>
 80003ce:	eb1e 0202 	adds.w	r2, lr, r2
 80003d2:	f104 38ff 	add.w	r8, r4, #4294967295
 80003d6:	bf2c      	ite	cs
 80003d8:	f04f 0901 	movcs.w	r9, #1
 80003dc:	f04f 0900 	movcc.w	r9, #0
 80003e0:	4290      	cmp	r0, r2
 80003e2:	d903      	bls.n	80003ec <__udivmoddi4+0x124>
 80003e4:	f1b9 0f00 	cmp.w	r9, #0
 80003e8:	f000 80c8 	beq.w	800057c <__udivmoddi4+0x2b4>
 80003ec:	4644      	mov	r4, r8
 80003ee:	1a12      	subs	r2, r2, r0
 80003f0:	fa1f fc8c 	uxth.w	ip, ip
 80003f4:	fbb2 f0f7 	udiv	r0, r2, r7
 80003f8:	fb07 2210 	mls	r2, r7, r0, r2
 80003fc:	fb00 f606 	mul.w	r6, r0, r6
 8000400:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000404:	4566      	cmp	r6, ip
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x152>
 8000408:	eb1e 0c0c 	adds.w	ip, lr, ip
 800040c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000410:	d202      	bcs.n	8000418 <__udivmoddi4+0x150>
 8000412:	4566      	cmp	r6, ip
 8000414:	f200 80bb 	bhi.w	800058e <__udivmoddi4+0x2c6>
 8000418:	4610      	mov	r0, r2
 800041a:	ebac 0c06 	sub.w	ip, ip, r6
 800041e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000422:	e79d      	b.n	8000360 <__udivmoddi4+0x98>
 8000424:	f1c1 0620 	rsb	r6, r1, #32
 8000428:	408b      	lsls	r3, r1
 800042a:	fa04 fe01 	lsl.w	lr, r4, r1
 800042e:	fa22 f706 	lsr.w	r7, r2, r6
 8000432:	fa20 fc06 	lsr.w	ip, r0, r6
 8000436:	40f4      	lsrs	r4, r6
 8000438:	408a      	lsls	r2, r1
 800043a:	431f      	orrs	r7, r3
 800043c:	ea4e 030c 	orr.w	r3, lr, ip
 8000440:	fa00 fe01 	lsl.w	lr, r0, r1
 8000444:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000448:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800044c:	fa1f fc87 	uxth.w	ip, r7
 8000450:	fbb4 f0f8 	udiv	r0, r4, r8
 8000454:	fb08 4410 	mls	r4, r8, r0, r4
 8000458:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045c:	fb00 f90c 	mul.w	r9, r0, ip
 8000460:	45a1      	cmp	r9, r4
 8000462:	d90e      	bls.n	8000482 <__udivmoddi4+0x1ba>
 8000464:	193c      	adds	r4, r7, r4
 8000466:	f100 3aff 	add.w	sl, r0, #4294967295
 800046a:	bf2c      	ite	cs
 800046c:	f04f 0b01 	movcs.w	fp, #1
 8000470:	f04f 0b00 	movcc.w	fp, #0
 8000474:	45a1      	cmp	r9, r4
 8000476:	d903      	bls.n	8000480 <__udivmoddi4+0x1b8>
 8000478:	f1bb 0f00 	cmp.w	fp, #0
 800047c:	f000 8093 	beq.w	80005a6 <__udivmoddi4+0x2de>
 8000480:	4650      	mov	r0, sl
 8000482:	eba4 0409 	sub.w	r4, r4, r9
 8000486:	fa1f f983 	uxth.w	r9, r3
 800048a:	fbb4 f3f8 	udiv	r3, r4, r8
 800048e:	fb08 4413 	mls	r4, r8, r3, r4
 8000492:	fb03 fc0c 	mul.w	ip, r3, ip
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	45a4      	cmp	ip, r4
 800049c:	d906      	bls.n	80004ac <__udivmoddi4+0x1e4>
 800049e:	193c      	adds	r4, r7, r4
 80004a0:	f103 38ff 	add.w	r8, r3, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x1e2>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d87a      	bhi.n	80005a0 <__udivmoddi4+0x2d8>
 80004aa:	4643      	mov	r3, r8
 80004ac:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b0:	eba4 040c 	sub.w	r4, r4, ip
 80004b4:	fba0 9802 	umull	r9, r8, r0, r2
 80004b8:	4544      	cmp	r4, r8
 80004ba:	46cc      	mov	ip, r9
 80004bc:	4643      	mov	r3, r8
 80004be:	d302      	bcc.n	80004c6 <__udivmoddi4+0x1fe>
 80004c0:	d106      	bne.n	80004d0 <__udivmoddi4+0x208>
 80004c2:	45ce      	cmp	lr, r9
 80004c4:	d204      	bcs.n	80004d0 <__udivmoddi4+0x208>
 80004c6:	3801      	subs	r0, #1
 80004c8:	ebb9 0c02 	subs.w	ip, r9, r2
 80004cc:	eb68 0307 	sbc.w	r3, r8, r7
 80004d0:	b15d      	cbz	r5, 80004ea <__udivmoddi4+0x222>
 80004d2:	ebbe 020c 	subs.w	r2, lr, ip
 80004d6:	eb64 0403 	sbc.w	r4, r4, r3
 80004da:	fa04 f606 	lsl.w	r6, r4, r6
 80004de:	fa22 f301 	lsr.w	r3, r2, r1
 80004e2:	40cc      	lsrs	r4, r1
 80004e4:	431e      	orrs	r6, r3
 80004e6:	e9c5 6400 	strd	r6, r4, [r5]
 80004ea:	2100      	movs	r1, #0
 80004ec:	e73e      	b.n	800036c <__udivmoddi4+0xa4>
 80004ee:	fa02 fe03 	lsl.w	lr, r2, r3
 80004f2:	f1c3 0120 	rsb	r1, r3, #32
 80004f6:	fa04 f203 	lsl.w	r2, r4, r3
 80004fa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004fe:	40cc      	lsrs	r4, r1
 8000500:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000504:	fa20 f101 	lsr.w	r1, r0, r1
 8000508:	fa1f f68e 	uxth.w	r6, lr
 800050c:	fbb4 f0f7 	udiv	r0, r4, r7
 8000510:	430a      	orrs	r2, r1
 8000512:	fb07 4410 	mls	r4, r7, r0, r4
 8000516:	0c11      	lsrs	r1, r2, #16
 8000518:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800051c:	fb00 f406 	mul.w	r4, r0, r6
 8000520:	428c      	cmp	r4, r1
 8000522:	d90e      	bls.n	8000542 <__udivmoddi4+0x27a>
 8000524:	eb1e 0101 	adds.w	r1, lr, r1
 8000528:	f100 38ff 	add.w	r8, r0, #4294967295
 800052c:	bf2c      	ite	cs
 800052e:	f04f 0901 	movcs.w	r9, #1
 8000532:	f04f 0900 	movcc.w	r9, #0
 8000536:	428c      	cmp	r4, r1
 8000538:	d902      	bls.n	8000540 <__udivmoddi4+0x278>
 800053a:	f1b9 0f00 	cmp.w	r9, #0
 800053e:	d02c      	beq.n	800059a <__udivmoddi4+0x2d2>
 8000540:	4640      	mov	r0, r8
 8000542:	1b09      	subs	r1, r1, r4
 8000544:	b292      	uxth	r2, r2
 8000546:	fbb1 f4f7 	udiv	r4, r1, r7
 800054a:	fb07 1114 	mls	r1, r7, r4, r1
 800054e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000552:	fb04 f106 	mul.w	r1, r4, r6
 8000556:	4291      	cmp	r1, r2
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x2a2>
 800055a:	eb1e 0202 	adds.w	r2, lr, r2
 800055e:	f104 38ff 	add.w	r8, r4, #4294967295
 8000562:	d201      	bcs.n	8000568 <__udivmoddi4+0x2a0>
 8000564:	4291      	cmp	r1, r2
 8000566:	d815      	bhi.n	8000594 <__udivmoddi4+0x2cc>
 8000568:	4644      	mov	r4, r8
 800056a:	1a52      	subs	r2, r2, r1
 800056c:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000570:	e721      	b.n	80003b6 <__udivmoddi4+0xee>
 8000572:	1a86      	subs	r6, r0, r2
 8000574:	eb64 0303 	sbc.w	r3, r4, r3
 8000578:	2001      	movs	r0, #1
 800057a:	e70e      	b.n	800039a <__udivmoddi4+0xd2>
 800057c:	3c02      	subs	r4, #2
 800057e:	4472      	add	r2, lr
 8000580:	e735      	b.n	80003ee <__udivmoddi4+0x126>
 8000582:	3902      	subs	r1, #2
 8000584:	4472      	add	r2, lr
 8000586:	e6d0      	b.n	800032a <__udivmoddi4+0x62>
 8000588:	44f4      	add	ip, lr
 800058a:	3802      	subs	r0, #2
 800058c:	e6e3      	b.n	8000356 <__udivmoddi4+0x8e>
 800058e:	44f4      	add	ip, lr
 8000590:	3802      	subs	r0, #2
 8000592:	e742      	b.n	800041a <__udivmoddi4+0x152>
 8000594:	3c02      	subs	r4, #2
 8000596:	4472      	add	r2, lr
 8000598:	e7e7      	b.n	800056a <__udivmoddi4+0x2a2>
 800059a:	3802      	subs	r0, #2
 800059c:	4471      	add	r1, lr
 800059e:	e7d0      	b.n	8000542 <__udivmoddi4+0x27a>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	443c      	add	r4, r7
 80005a4:	e782      	b.n	80004ac <__udivmoddi4+0x1e4>
 80005a6:	3802      	subs	r0, #2
 80005a8:	443c      	add	r4, r7
 80005aa:	e76a      	b.n	8000482 <__udivmoddi4+0x1ba>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b4:	f000 fe72 	bl	800129c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b8:	f000 f812 	bl	80005e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005bc:	f000 f9ca 	bl	8000954 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 80005c0:	f000 f87e 	bl	80006c0 <MX_GPDMA1_Init>
  MX_GPDMA2_Init();
 80005c4:	f000 f89c 	bl	8000700 <MX_GPDMA2_Init>
  MX_ICACHE_Init();
 80005c8:	f000 f916 	bl	80007f8 <MX_ICACHE_Init>
  MX_USART1_UART_Init();
 80005cc:	f000 f976 	bl	80008bc <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80005d0:	f000 f926 	bl	8000820 <MX_TIM2_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	doWork();
 80005d4:	f000 fd42 	bl	800105c <doWork>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  work();
 80005d8:	f000 fd5c 	bl	8001094 <work>
 80005dc:	e7fc      	b.n	80005d8 <main+0x28>
	...

080005e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b09c      	sub	sp, #112	@ 0x70
 80005e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e6:	f107 0320 	add.w	r3, r7, #32
 80005ea:	2250      	movs	r2, #80	@ 0x50
 80005ec:	2100      	movs	r1, #0
 80005ee:	4618      	mov	r0, r3
 80005f0:	f007 ffac 	bl	800854c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f4:	f107 0308 	add.w	r3, r7, #8
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]
 8000602:	611a      	str	r2, [r3, #16]
 8000604:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000606:	4b2c      	ldr	r3, [pc, #176]	@ (80006b8 <SystemClock_Config+0xd8>)
 8000608:	691b      	ldr	r3, [r3, #16]
 800060a:	4a2b      	ldr	r2, [pc, #172]	@ (80006b8 <SystemClock_Config+0xd8>)
 800060c:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000610:	6113      	str	r3, [r2, #16]
 8000612:	4b29      	ldr	r3, [pc, #164]	@ (80006b8 <SystemClock_Config+0xd8>)
 8000614:	691b      	ldr	r3, [r3, #16]
 8000616:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800061a:	607b      	str	r3, [r7, #4]
 800061c:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800061e:	bf00      	nop
 8000620:	4b25      	ldr	r3, [pc, #148]	@ (80006b8 <SystemClock_Config+0xd8>)
 8000622:	695b      	ldr	r3, [r3, #20]
 8000624:	f003 0308 	and.w	r3, r3, #8
 8000628:	2b08      	cmp	r3, #8
 800062a:	d1f9      	bne.n	8000620 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800062c:	2301      	movs	r3, #1
 800062e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000630:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000634:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000636:	2302      	movs	r3, #2
 8000638:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 800063a:	2303      	movs	r3, #3
 800063c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 800063e:	2302      	movs	r3, #2
 8000640:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000642:	2328      	movs	r3, #40	@ 0x28
 8000644:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000646:	2302      	movs	r3, #2
 8000648:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800064a:	2302      	movs	r3, #2
 800064c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800064e:	2302      	movs	r3, #2
 8000650:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 8000652:	230c      	movs	r3, #12
 8000654:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8000656:	2300      	movs	r3, #0
 8000658:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065e:	f107 0320 	add.w	r3, r7, #32
 8000662:	4618      	mov	r0, r3
 8000664:	f002 f8ae 	bl	80027c4 <HAL_RCC_OscConfig>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800066e:	f000 fa1b 	bl	8000aa8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000672:	231f      	movs	r3, #31
 8000674:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000676:	2303      	movs	r3, #3
 8000678:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800067a:	2300      	movs	r3, #0
 800067c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800067e:	2300      	movs	r3, #0
 8000680:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000682:	2300      	movs	r3, #0
 8000684:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000686:	2300      	movs	r3, #0
 8000688:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800068a:	f107 0308 	add.w	r3, r7, #8
 800068e:	2105      	movs	r1, #5
 8000690:	4618      	mov	r0, r3
 8000692:	f002 fccf 	bl	8003034 <HAL_RCC_ClockConfig>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800069c:	f000 fa04 	bl	8000aa8 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 80006a0:	4b06      	ldr	r3, [pc, #24]	@ (80006bc <SystemClock_Config+0xdc>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80006a8:	4a04      	ldr	r2, [pc, #16]	@ (80006bc <SystemClock_Config+0xdc>)
 80006aa:	f043 0320 	orr.w	r3, r3, #32
 80006ae:	6013      	str	r3, [r2, #0]
}
 80006b0:	bf00      	nop
 80006b2:	3770      	adds	r7, #112	@ 0x70
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	44020800 	.word	0x44020800
 80006bc:	40022000 	.word	0x40022000

080006c0 <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 80006c6:	4b0d      	ldr	r3, [pc, #52]	@ (80006fc <MX_GPDMA1_Init+0x3c>)
 80006c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006cc:	4a0b      	ldr	r2, [pc, #44]	@ (80006fc <MX_GPDMA1_Init+0x3c>)
 80006ce:	f043 0301 	orr.w	r3, r3, #1
 80006d2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 80006d6:	4b09      	ldr	r3, [pc, #36]	@ (80006fc <MX_GPDMA1_Init+0x3c>)
 80006d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006dc:	f003 0301 	and.w	r3, r3, #1
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 80006e4:	2200      	movs	r2, #0
 80006e6:	2100      	movs	r1, #0
 80006e8:	201b      	movs	r0, #27
 80006ea:	f000 ff91 	bl	8001610 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 80006ee:	201b      	movs	r0, #27
 80006f0:	f000 ffa8 	bl	8001644 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 80006f4:	bf00      	nop
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	44020c00 	.word	0x44020c00

08000700 <MX_GPDMA2_Init>:
  * @brief GPDMA2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA2_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b084      	sub	sp, #16
 8000704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN GPDMA2_Init 0 */

  /* USER CODE END GPDMA2_Init 0 */

  DMA_TriggerConfTypeDef TriggerConfig = {0};
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA2_CLK_ENABLE();
 8000710:	4b36      	ldr	r3, [pc, #216]	@ (80007ec <MX_GPDMA2_Init+0xec>)
 8000712:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000716:	4a35      	ldr	r2, [pc, #212]	@ (80007ec <MX_GPDMA2_Init+0xec>)
 8000718:	f043 0302 	orr.w	r3, r3, #2
 800071c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8000720:	4b32      	ldr	r3, [pc, #200]	@ (80007ec <MX_GPDMA2_Init+0xec>)
 8000722:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000726:	f003 0302 	and.w	r3, r3, #2
 800072a:	603b      	str	r3, [r7, #0]
 800072c:	683b      	ldr	r3, [r7, #0]

  /* GPDMA2 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA2_Channel0_IRQn, 0, 0);
 800072e:	2200      	movs	r2, #0
 8000730:	2100      	movs	r1, #0
 8000732:	205a      	movs	r0, #90	@ 0x5a
 8000734:	f000 ff6c 	bl	8001610 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA2_Channel0_IRQn);
 8000738:	205a      	movs	r0, #90	@ 0x5a
 800073a:	f000 ff83 	bl	8001644 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN GPDMA2_Init 1 */

  /* USER CODE END GPDMA2_Init 1 */
  handle_GPDMA2_Channel0.Instance = GPDMA2_Channel0;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 8000740:	4a2c      	ldr	r2, [pc, #176]	@ (80007f4 <MX_GPDMA2_Init+0xf4>)
 8000742:	601a      	str	r2, [r3, #0]
  handle_GPDMA2_Channel0.Init.Request = DMA_REQUEST_SW;
 8000744:	4b2a      	ldr	r3, [pc, #168]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 8000746:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800074a:	605a      	str	r2, [r3, #4]
  handle_GPDMA2_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 800074c:	4b28      	ldr	r3, [pc, #160]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
  handle_GPDMA2_Channel0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8000752:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 8000754:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000758:	60da      	str	r2, [r3, #12]
  handle_GPDMA2_Channel0.Init.SrcInc = DMA_SINC_INCREMENTED;
 800075a:	4b25      	ldr	r3, [pc, #148]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 800075c:	2208      	movs	r2, #8
 800075e:	611a      	str	r2, [r3, #16]
  handle_GPDMA2_Channel0.Init.DestInc = DMA_DINC_FIXED;
 8000760:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 8000762:	2200      	movs	r2, #0
 8000764:	615a      	str	r2, [r3, #20]
  handle_GPDMA2_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_WORD;
 8000766:	4b22      	ldr	r3, [pc, #136]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 8000768:	2202      	movs	r2, #2
 800076a:	619a      	str	r2, [r3, #24]
  handle_GPDMA2_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;
 800076c:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 800076e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000772:	61da      	str	r2, [r3, #28]
  handle_GPDMA2_Channel0.Init.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 8000774:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 8000776:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800077a:	621a      	str	r2, [r3, #32]
  handle_GPDMA2_Channel0.Init.SrcBurstLength = 1;
 800077c:	4b1c      	ldr	r3, [pc, #112]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 800077e:	2201      	movs	r2, #1
 8000780:	625a      	str	r2, [r3, #36]	@ 0x24
  handle_GPDMA2_Channel0.Init.DestBurstLength = 1;
 8000782:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 8000784:	2201      	movs	r2, #1
 8000786:	629a      	str	r2, [r3, #40]	@ 0x28
  handle_GPDMA2_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT1|DMA_DEST_ALLOCATED_PORT1;
 8000788:	4b19      	ldr	r3, [pc, #100]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 800078a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800078e:	62da      	str	r2, [r3, #44]	@ 0x2c
  handle_GPDMA2_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000790:	4b17      	ldr	r3, [pc, #92]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 8000792:	2200      	movs	r2, #0
 8000794:	631a      	str	r2, [r3, #48]	@ 0x30
  handle_GPDMA2_Channel0.Init.Mode = DMA_NORMAL;
 8000796:	4b16      	ldr	r3, [pc, #88]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 8000798:	2200      	movs	r2, #0
 800079a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA_Init(&handle_GPDMA2_Channel0) != HAL_OK)
 800079c:	4814      	ldr	r0, [pc, #80]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 800079e:	f001 f80f 	bl	80017c0 <HAL_DMA_Init>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <MX_GPDMA2_Init+0xac>
  {
    Error_Handler();
 80007a8:	f000 f97e 	bl	8000aa8 <Error_Handler>
  }
  TriggerConfig.TriggerMode = DMA_TRIGM_SINGLE_BURST_TRANSFER;
 80007ac:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80007b0:	607b      	str	r3, [r7, #4]
  TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_RISING;
 80007b2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80007b6:	60bb      	str	r3, [r7, #8]
  TriggerConfig.TriggerSelection = GPDMA2_TRIGGER_TIM2_TRGO;
 80007b8:	2322      	movs	r3, #34	@ 0x22
 80007ba:	60fb      	str	r3, [r7, #12]
  if (HAL_DMAEx_ConfigTrigger(&handle_GPDMA2_Channel0, &TriggerConfig) != HAL_OK)
 80007bc:	1d3b      	adds	r3, r7, #4
 80007be:	4619      	mov	r1, r3
 80007c0:	480b      	ldr	r0, [pc, #44]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 80007c2:	f001 fdaf 	bl	8002324 <HAL_DMAEx_ConfigTrigger>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <MX_GPDMA2_Init+0xd0>
  {
    Error_Handler();
 80007cc:	f000 f96c 	bl	8000aa8 <Error_Handler>
  }
  if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA2_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 80007d0:	2110      	movs	r1, #16
 80007d2:	4807      	ldr	r0, [pc, #28]	@ (80007f0 <MX_GPDMA2_Init+0xf0>)
 80007d4:	f001 fb54 	bl	8001e80 <HAL_DMA_ConfigChannelAttributes>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_GPDMA2_Init+0xe2>
  {
    Error_Handler();
 80007de:	f000 f963 	bl	8000aa8 <Error_Handler>
  }
  /* USER CODE BEGIN GPDMA2_Init 2 */

  /* USER CODE END GPDMA2_Init 2 */

}
 80007e2:	bf00      	nop
 80007e4:	3710      	adds	r7, #16
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	44020c00 	.word	0x44020c00
 80007f0:	20000034 	.word	0x20000034
 80007f4:	40021050 	.word	0x40021050

080007f8 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80007fc:	2000      	movs	r0, #0
 80007fe:	f001 ff95 	bl	800272c <HAL_ICACHE_ConfigAssociativityMode>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000808:	f000 f94e 	bl	8000aa8 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 800080c:	f001 ffae 	bl	800276c <HAL_ICACHE_Enable>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000816:	f000 f947 	bl	8000aa8 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800081a:	bf00      	nop
 800081c:	bd80      	pop	{r7, pc}
	...

08000820 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b088      	sub	sp, #32
 8000824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000826:	f107 0310 	add.w	r3, r7, #16
 800082a:	2200      	movs	r2, #0
 800082c:	601a      	str	r2, [r3, #0]
 800082e:	605a      	str	r2, [r3, #4]
 8000830:	609a      	str	r2, [r3, #8]
 8000832:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000834:	1d3b      	adds	r3, r7, #4
 8000836:	2200      	movs	r2, #0
 8000838:	601a      	str	r2, [r3, #0]
 800083a:	605a      	str	r2, [r3, #4]
 800083c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800083e:	4b1e      	ldr	r3, [pc, #120]	@ (80008b8 <MX_TIM2_Init+0x98>)
 8000840:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000844:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000846:	4b1c      	ldr	r3, [pc, #112]	@ (80008b8 <MX_TIM2_Init+0x98>)
 8000848:	2200      	movs	r2, #0
 800084a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800084c:	4b1a      	ldr	r3, [pc, #104]	@ (80008b8 <MX_TIM2_Init+0x98>)
 800084e:	2200      	movs	r2, #0
 8000850:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8000852:	4b19      	ldr	r3, [pc, #100]	@ (80008b8 <MX_TIM2_Init+0x98>)
 8000854:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000858:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800085a:	4b17      	ldr	r3, [pc, #92]	@ (80008b8 <MX_TIM2_Init+0x98>)
 800085c:	2200      	movs	r2, #0
 800085e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000860:	4b15      	ldr	r3, [pc, #84]	@ (80008b8 <MX_TIM2_Init+0x98>)
 8000862:	2200      	movs	r2, #0
 8000864:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000866:	4814      	ldr	r0, [pc, #80]	@ (80008b8 <MX_TIM2_Init+0x98>)
 8000868:	f004 fff8 	bl	800585c <HAL_TIM_Base_Init>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000872:	f000 f919 	bl	8000aa8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000876:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800087a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800087c:	f107 0310 	add.w	r3, r7, #16
 8000880:	4619      	mov	r1, r3
 8000882:	480d      	ldr	r0, [pc, #52]	@ (80008b8 <MX_TIM2_Init+0x98>)
 8000884:	f005 f8fc 	bl	8005a80 <HAL_TIM_ConfigClockSource>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800088e:	f000 f90b 	bl	8000aa8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000892:	2320      	movs	r3, #32
 8000894:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000896:	2380      	movs	r3, #128	@ 0x80
 8000898:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800089a:	1d3b      	adds	r3, r7, #4
 800089c:	4619      	mov	r1, r3
 800089e:	4806      	ldr	r0, [pc, #24]	@ (80008b8 <MX_TIM2_Init+0x98>)
 80008a0:	f005 fbcc 	bl	800603c <HAL_TIMEx_MasterConfigSynchronization>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80008aa:	f000 f8fd 	bl	8000aa8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80008ae:	bf00      	nop
 80008b0:	3720      	adds	r7, #32
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	200000ac 	.word	0x200000ac

080008bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008c0:	4b22      	ldr	r3, [pc, #136]	@ (800094c <MX_USART1_UART_Init+0x90>)
 80008c2:	4a23      	ldr	r2, [pc, #140]	@ (8000950 <MX_USART1_UART_Init+0x94>)
 80008c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008c6:	4b21      	ldr	r3, [pc, #132]	@ (800094c <MX_USART1_UART_Init+0x90>)
 80008c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008ce:	4b1f      	ldr	r3, [pc, #124]	@ (800094c <MX_USART1_UART_Init+0x90>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008d4:	4b1d      	ldr	r3, [pc, #116]	@ (800094c <MX_USART1_UART_Init+0x90>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008da:	4b1c      	ldr	r3, [pc, #112]	@ (800094c <MX_USART1_UART_Init+0x90>)
 80008dc:	2200      	movs	r2, #0
 80008de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008e0:	4b1a      	ldr	r3, [pc, #104]	@ (800094c <MX_USART1_UART_Init+0x90>)
 80008e2:	220c      	movs	r2, #12
 80008e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008e6:	4b19      	ldr	r3, [pc, #100]	@ (800094c <MX_USART1_UART_Init+0x90>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008ec:	4b17      	ldr	r3, [pc, #92]	@ (800094c <MX_USART1_UART_Init+0x90>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008f2:	4b16      	ldr	r3, [pc, #88]	@ (800094c <MX_USART1_UART_Init+0x90>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008f8:	4b14      	ldr	r3, [pc, #80]	@ (800094c <MX_USART1_UART_Init+0x90>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008fe:	4b13      	ldr	r3, [pc, #76]	@ (800094c <MX_USART1_UART_Init+0x90>)
 8000900:	2200      	movs	r2, #0
 8000902:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000904:	4811      	ldr	r0, [pc, #68]	@ (800094c <MX_USART1_UART_Init+0x90>)
 8000906:	f005 fc01 	bl	800610c <HAL_UART_Init>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000910:	f000 f8ca 	bl	8000aa8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000914:	2100      	movs	r1, #0
 8000916:	480d      	ldr	r0, [pc, #52]	@ (800094c <MX_USART1_UART_Init+0x90>)
 8000918:	f007 fd4d 	bl	80083b6 <HAL_UARTEx_SetTxFifoThreshold>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000922:	f000 f8c1 	bl	8000aa8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000926:	2100      	movs	r1, #0
 8000928:	4808      	ldr	r0, [pc, #32]	@ (800094c <MX_USART1_UART_Init+0x90>)
 800092a:	f007 fd82 	bl	8008432 <HAL_UARTEx_SetRxFifoThreshold>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000934:	f000 f8b8 	bl	8000aa8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000938:	4804      	ldr	r0, [pc, #16]	@ (800094c <MX_USART1_UART_Init+0x90>)
 800093a:	f007 fd03 	bl	8008344 <HAL_UARTEx_DisableFifoMode>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000944:	f000 f8b0 	bl	8000aa8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000948:	bf00      	nop
 800094a:	bd80      	pop	{r7, pc}
 800094c:	20000170 	.word	0x20000170
 8000950:	40013800 	.word	0x40013800

08000954 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b08a      	sub	sp, #40	@ 0x28
 8000958:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095a:	f107 0314 	add.w	r3, r7, #20
 800095e:	2200      	movs	r2, #0
 8000960:	601a      	str	r2, [r3, #0]
 8000962:	605a      	str	r2, [r3, #4]
 8000964:	609a      	str	r2, [r3, #8]
 8000966:	60da      	str	r2, [r3, #12]
 8000968:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800096a:	4b4b      	ldr	r3, [pc, #300]	@ (8000a98 <MX_GPIO_Init+0x144>)
 800096c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000970:	4a49      	ldr	r2, [pc, #292]	@ (8000a98 <MX_GPIO_Init+0x144>)
 8000972:	f043 0304 	orr.w	r3, r3, #4
 8000976:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800097a:	4b47      	ldr	r3, [pc, #284]	@ (8000a98 <MX_GPIO_Init+0x144>)
 800097c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000980:	f003 0304 	and.w	r3, r3, #4
 8000984:	613b      	str	r3, [r7, #16]
 8000986:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000988:	4b43      	ldr	r3, [pc, #268]	@ (8000a98 <MX_GPIO_Init+0x144>)
 800098a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800098e:	4a42      	ldr	r2, [pc, #264]	@ (8000a98 <MX_GPIO_Init+0x144>)
 8000990:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000994:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000998:	4b3f      	ldr	r3, [pc, #252]	@ (8000a98 <MX_GPIO_Init+0x144>)
 800099a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800099e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a6:	4b3c      	ldr	r3, [pc, #240]	@ (8000a98 <MX_GPIO_Init+0x144>)
 80009a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009ac:	4a3a      	ldr	r2, [pc, #232]	@ (8000a98 <MX_GPIO_Init+0x144>)
 80009ae:	f043 0301 	orr.w	r3, r3, #1
 80009b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009b6:	4b38      	ldr	r3, [pc, #224]	@ (8000a98 <MX_GPIO_Init+0x144>)
 80009b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009bc:	f003 0301 	and.w	r3, r3, #1
 80009c0:	60bb      	str	r3, [r7, #8]
 80009c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c4:	4b34      	ldr	r3, [pc, #208]	@ (8000a98 <MX_GPIO_Init+0x144>)
 80009c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009ca:	4a33      	ldr	r2, [pc, #204]	@ (8000a98 <MX_GPIO_Init+0x144>)
 80009cc:	f043 0302 	orr.w	r3, r3, #2
 80009d0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009d4:	4b30      	ldr	r3, [pc, #192]	@ (8000a98 <MX_GPIO_Init+0x144>)
 80009d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009da:	f003 0302 	and.w	r3, r3, #2
 80009de:	607b      	str	r3, [r7, #4]
 80009e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, led1_Pin|led2_Pin, GPIO_PIN_RESET);
 80009e2:	2200      	movs	r2, #0
 80009e4:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 80009e8:	482c      	ldr	r0, [pc, #176]	@ (8000a9c <MX_GPIO_Init+0x148>)
 80009ea:	f001 fe6d 	bl	80026c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, out0_Pin|out1_Pin|out2_Pin|out3_Pin
 80009ee:	2200      	movs	r2, #0
 80009f0:	21ff      	movs	r1, #255	@ 0xff
 80009f2:	482b      	ldr	r0, [pc, #172]	@ (8000aa0 <MX_GPIO_Init+0x14c>)
 80009f4:	f001 fe68 	bl	80026c8 <HAL_GPIO_WritePin>
                          |out4_Pin|out5_Pin|out6_Pin|out7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, led_Pin|voltage5_Pin|voltage3_3_Pin, GPIO_PIN_RESET);
 80009f8:	2200      	movs	r2, #0
 80009fa:	f44f 6150 	mov.w	r1, #3328	@ 0xd00
 80009fe:	4829      	ldr	r0, [pc, #164]	@ (8000aa4 <MX_GPIO_Init+0x150>)
 8000a00:	f001 fe62 	bl	80026c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : led1_Pin led2_Pin */
  GPIO_InitStruct.Pin = led1_Pin|led2_Pin;
 8000a04:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000a08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a12:	2300      	movs	r3, #0
 8000a14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a16:	f107 0314 	add.w	r3, r7, #20
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	481f      	ldr	r0, [pc, #124]	@ (8000a9c <MX_GPIO_Init+0x148>)
 8000a1e:	f001 fce9 	bl	80023f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : keyStart_Pin */
  GPIO_InitStruct.Pin = keyStart_Pin;
 8000a22:	2308      	movs	r3, #8
 8000a24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a26:	2300      	movs	r3, #0
 8000a28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(keyStart_GPIO_Port, &GPIO_InitStruct);
 8000a2e:	f107 0314 	add.w	r3, r7, #20
 8000a32:	4619      	mov	r1, r3
 8000a34:	481b      	ldr	r0, [pc, #108]	@ (8000aa4 <MX_GPIO_Init+0x150>)
 8000a36:	f001 fcdd 	bl	80023f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : out0_Pin out1_Pin out2_Pin out3_Pin
                           out5_Pin out6_Pin out7_Pin */
  GPIO_InitStruct.Pin = out0_Pin|out1_Pin|out2_Pin|out3_Pin
 8000a3a:	23ef      	movs	r3, #239	@ 0xef
 8000a3c:	617b      	str	r3, [r7, #20]
                          |out5_Pin|out6_Pin|out7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a46:	2303      	movs	r3, #3
 8000a48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a4a:	f107 0314 	add.w	r3, r7, #20
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4813      	ldr	r0, [pc, #76]	@ (8000aa0 <MX_GPIO_Init+0x14c>)
 8000a52:	f001 fccf 	bl	80023f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : led_Pin voltage5_Pin voltage3_3_Pin */
  GPIO_InitStruct.Pin = led_Pin|voltage5_Pin|voltage3_3_Pin;
 8000a56:	f44f 6350 	mov.w	r3, #3328	@ 0xd00
 8000a5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a60:	2300      	movs	r3, #0
 8000a62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a64:	2300      	movs	r3, #0
 8000a66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a68:	f107 0314 	add.w	r3, r7, #20
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	480d      	ldr	r0, [pc, #52]	@ (8000aa4 <MX_GPIO_Init+0x150>)
 8000a70:	f001 fcc0 	bl	80023f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : out4_Pin */
  GPIO_InitStruct.Pin = out4_Pin;
 8000a74:	2310      	movs	r3, #16
 8000a76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a80:	2300      	movs	r3, #0
 8000a82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(out4_GPIO_Port, &GPIO_InitStruct);
 8000a84:	f107 0314 	add.w	r3, r7, #20
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4805      	ldr	r0, [pc, #20]	@ (8000aa0 <MX_GPIO_Init+0x14c>)
 8000a8c:	f001 fcb2 	bl	80023f4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a90:	bf00      	nop
 8000a92:	3728      	adds	r7, #40	@ 0x28
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	44020c00 	.word	0x44020c00
 8000a9c:	42020800 	.word	0x42020800
 8000aa0:	42020400 	.word	0x42020400
 8000aa4:	42020000 	.word	0x42020000

08000aa8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aac:	b672      	cpsid	i
}
 8000aae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ab0:	bf00      	nop
 8000ab2:	e7fd      	b.n	8000ab0 <Error_Handler+0x8>

08000ab4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab8:	bf00      	nop
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr
	...

08000ac4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b084      	sub	sp, #16
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ad4:	d153      	bne.n	8000b7e <HAL_TIM_Base_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ad6:	4b2c      	ldr	r3, [pc, #176]	@ (8000b88 <HAL_TIM_Base_MspInit+0xc4>)
 8000ad8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000adc:	4a2a      	ldr	r2, [pc, #168]	@ (8000b88 <HAL_TIM_Base_MspInit+0xc4>)
 8000ade:	f043 0301 	orr.w	r3, r3, #1
 8000ae2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000ae6:	4b28      	ldr	r3, [pc, #160]	@ (8000b88 <HAL_TIM_Base_MspInit+0xc4>)
 8000ae8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000aec:	f003 0301 	and.w	r3, r3, #1
 8000af0:	60fb      	str	r3, [r7, #12]
 8000af2:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* GPDMA1_REQUEST_TIM2_UP Init */
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8000af4:	4b25      	ldr	r3, [pc, #148]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000af6:	4a26      	ldr	r2, [pc, #152]	@ (8000b90 <HAL_TIM_Base_MspInit+0xcc>)
 8000af8:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_TIM2_UP;
 8000afa:	4b24      	ldr	r3, [pc, #144]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000afc:	224c      	movs	r2, #76	@ 0x4c
 8000afe:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000b00:	4b22      	ldr	r3, [pc, #136]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel0.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b06:	4b21      	ldr	r3, [pc, #132]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000b08:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b0c:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_INCREMENTED;
 8000b0e:	4b1f      	ldr	r3, [pc, #124]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000b10:	2208      	movs	r2, #8
 8000b12:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_FIXED;
 8000b14:	4b1d      	ldr	r3, [pc, #116]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_WORD;
 8000b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000b1c:	2202      	movs	r2, #2
 8000b1e:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;
 8000b20:	4b1a      	ldr	r3, [pc, #104]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000b22:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000b26:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel0.Init.Priority = DMA_HIGH_PRIORITY;
 8000b28:	4b18      	ldr	r3, [pc, #96]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000b2a:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000b2e:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8000b30:	4b16      	ldr	r3, [pc, #88]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000b32:	2201      	movs	r2, #1
 8000b34:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8000b36:	4b15      	ldr	r3, [pc, #84]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT1|DMA_DEST_ALLOCATED_PORT0;
 8000b3c:	4b13      	ldr	r3, [pc, #76]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000b3e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b42:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000b44:	4b11      	ldr	r3, [pc, #68]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 8000b4a:	4b10      	ldr	r3, [pc, #64]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8000b50:	480e      	ldr	r0, [pc, #56]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000b52:	f000 fe35 	bl	80017c0 <HAL_DMA_Init>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <HAL_TIM_Base_MspInit+0x9c>
    {
      Error_Handler();
 8000b5c:	f7ff ffa4 	bl	8000aa8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_UPDATE], handle_GPDMA1_Channel0);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	4a0a      	ldr	r2, [pc, #40]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000b64:	621a      	str	r2, [r3, #32]
 8000b66:	4a09      	ldr	r2, [pc, #36]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000b6c:	2110      	movs	r1, #16
 8000b6e:	4807      	ldr	r0, [pc, #28]	@ (8000b8c <HAL_TIM_Base_MspInit+0xc8>)
 8000b70:	f001 f986 	bl	8001e80 <HAL_DMA_ConfigChannelAttributes>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <HAL_TIM_Base_MspInit+0xba>
    {
      Error_Handler();
 8000b7a:	f7ff ff95 	bl	8000aa8 <Error_Handler>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000b7e:	bf00      	nop
 8000b80:	3710      	adds	r7, #16
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	44020c00 	.word	0x44020c00
 8000b8c:	200000f8 	.word	0x200000f8
 8000b90:	40020050 	.word	0x40020050

08000b94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b0ac      	sub	sp, #176	@ 0xb0
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bac:	f107 0310 	add.w	r3, r7, #16
 8000bb0:	2288      	movs	r2, #136	@ 0x88
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f007 fcc9 	bl	800854c <memset>
  if(huart->Instance==USART1)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4a2a      	ldr	r2, [pc, #168]	@ (8000c68 <HAL_UART_MspInit+0xd4>)
 8000bc0:	4293      	cmp	r3, r2
 8000bc2:	d14c      	bne.n	8000c5e <HAL_UART_MspInit+0xca>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000bc4:	f04f 0201 	mov.w	r2, #1
 8000bc8:	f04f 0300 	mov.w	r3, #0
 8000bcc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bd4:	f107 0310 	add.w	r3, r7, #16
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f002 fd6d 	bl	80036b8 <HAL_RCCEx_PeriphCLKConfig>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8000be4:	f7ff ff60 	bl	8000aa8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000be8:	4b20      	ldr	r3, [pc, #128]	@ (8000c6c <HAL_UART_MspInit+0xd8>)
 8000bea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000bee:	4a1f      	ldr	r2, [pc, #124]	@ (8000c6c <HAL_UART_MspInit+0xd8>)
 8000bf0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bf4:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000bf8:	4b1c      	ldr	r3, [pc, #112]	@ (8000c6c <HAL_UART_MspInit+0xd8>)
 8000bfa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000bfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c06:	4b19      	ldr	r3, [pc, #100]	@ (8000c6c <HAL_UART_MspInit+0xd8>)
 8000c08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c0c:	4a17      	ldr	r2, [pc, #92]	@ (8000c6c <HAL_UART_MspInit+0xd8>)
 8000c0e:	f043 0301 	orr.w	r3, r3, #1
 8000c12:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000c16:	4b15      	ldr	r3, [pc, #84]	@ (8000c6c <HAL_UART_MspInit+0xd8>)
 8000c18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c1c:	f003 0301 	and.w	r3, r3, #1
 8000c20:	60bb      	str	r3, [r7, #8]
 8000c22:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA1     ------> USART1_RX
    PA2     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000c24:	2306      	movs	r3, #6
 8000c26:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c36:	2300      	movs	r3, #0
 8000c38:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART1;
 8000c3c:	2308      	movs	r3, #8
 8000c3e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c42:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c46:	4619      	mov	r1, r3
 8000c48:	4809      	ldr	r0, [pc, #36]	@ (8000c70 <HAL_UART_MspInit+0xdc>)
 8000c4a:	f001 fbd3 	bl	80023f4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2100      	movs	r1, #0
 8000c52:	203a      	movs	r0, #58	@ 0x3a
 8000c54:	f000 fcdc 	bl	8001610 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000c58:	203a      	movs	r0, #58	@ 0x3a
 8000c5a:	f000 fcf3 	bl	8001644 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000c5e:	bf00      	nop
 8000c60:	37b0      	adds	r7, #176	@ 0xb0
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40013800 	.word	0x40013800
 8000c6c:	44020c00 	.word	0x44020c00
 8000c70:	42020000 	.word	0x42020000

08000c74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c78:	bf00      	nop
 8000c7a:	e7fd      	b.n	8000c78 <NMI_Handler+0x4>

08000c7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c80:	bf00      	nop
 8000c82:	e7fd      	b.n	8000c80 <HardFault_Handler+0x4>

08000c84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c88:	bf00      	nop
 8000c8a:	e7fd      	b.n	8000c88 <MemManage_Handler+0x4>

08000c8c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c90:	bf00      	nop
 8000c92:	e7fd      	b.n	8000c90 <BusFault_Handler+0x4>

08000c94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c98:	bf00      	nop
 8000c9a:	e7fd      	b.n	8000c98 <UsageFault_Handler+0x4>

08000c9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ca0:	bf00      	nop
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr

08000caa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000caa:	b480      	push	{r7}
 8000cac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cae:	bf00      	nop
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb6:	4770      	bx	lr

08000cb8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cbc:	bf00      	nop
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr

08000cc6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cc6:	b580      	push	{r7, lr}
 8000cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cca:	f000 fb85 	bl	80013d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cce:	bf00      	nop
 8000cd0:	bd80      	pop	{r7, pc}
	...

08000cd4 <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 8000cd8:	4802      	ldr	r0, [pc, #8]	@ (8000ce4 <GPDMA1_Channel0_IRQHandler+0x10>)
 8000cda:	f000 ff2c 	bl	8001b36 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 8000cde:	bf00      	nop
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	200000f8 	.word	0x200000f8

08000ce8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000cec:	4802      	ldr	r0, [pc, #8]	@ (8000cf8 <USART1_IRQHandler+0x10>)
 8000cee:	f005 fc0f 	bl	8006510 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20000170 	.word	0x20000170

08000cfc <GPDMA2_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA2 Channel 0 global interrupt.
  */
void GPDMA2_Channel0_IRQHandler(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA2_Channel0_IRQn 0 */

  /* USER CODE END GPDMA2_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA2_Channel0);
 8000d00:	4802      	ldr	r0, [pc, #8]	@ (8000d0c <GPDMA2_Channel0_IRQHandler+0x10>)
 8000d02:	f000 ff18 	bl	8001b36 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA2_Channel0_IRQn 1 */

  /* USER CODE END GPDMA2_Channel0_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20000034 	.word	0x20000034

08000d10 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d16:	4b30      	ldr	r3, [pc, #192]	@ (8000dd8 <SystemInit+0xc8>)
 8000d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d1c:	4a2e      	ldr	r2, [pc, #184]	@ (8000dd8 <SystemInit+0xc8>)
 8000d1e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d22:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000d26:	4b2d      	ldr	r3, [pc, #180]	@ (8000ddc <SystemInit+0xcc>)
 8000d28:	2201      	movs	r2, #1
 8000d2a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000d2c:	4b2b      	ldr	r3, [pc, #172]	@ (8000ddc <SystemInit+0xcc>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000d32:	4b2a      	ldr	r3, [pc, #168]	@ (8000ddc <SystemInit+0xcc>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000d38:	4b28      	ldr	r3, [pc, #160]	@ (8000ddc <SystemInit+0xcc>)
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	4927      	ldr	r1, [pc, #156]	@ (8000ddc <SystemInit+0xcc>)
 8000d3e:	4b28      	ldr	r3, [pc, #160]	@ (8000de0 <SystemInit+0xd0>)
 8000d40:	4013      	ands	r3, r2
 8000d42:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000d44:	4b25      	ldr	r3, [pc, #148]	@ (8000ddc <SystemInit+0xcc>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000d4a:	4b24      	ldr	r3, [pc, #144]	@ (8000ddc <SystemInit+0xcc>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000d50:	4b22      	ldr	r3, [pc, #136]	@ (8000ddc <SystemInit+0xcc>)
 8000d52:	4a24      	ldr	r2, [pc, #144]	@ (8000de4 <SystemInit+0xd4>)
 8000d54:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000d56:	4b21      	ldr	r3, [pc, #132]	@ (8000ddc <SystemInit+0xcc>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000d5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ddc <SystemInit+0xcc>)
 8000d5e:	4a21      	ldr	r2, [pc, #132]	@ (8000de4 <SystemInit+0xd4>)
 8000d60:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000d62:	4b1e      	ldr	r3, [pc, #120]	@ (8000ddc <SystemInit+0xcc>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000d68:	4b1c      	ldr	r3, [pc, #112]	@ (8000ddc <SystemInit+0xcc>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a1b      	ldr	r2, [pc, #108]	@ (8000ddc <SystemInit+0xcc>)
 8000d6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d72:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000d74:	4b19      	ldr	r3, [pc, #100]	@ (8000ddc <SystemInit+0xcc>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d7a:	4b17      	ldr	r3, [pc, #92]	@ (8000dd8 <SystemInit+0xc8>)
 8000d7c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000d80:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000d82:	4b19      	ldr	r3, [pc, #100]	@ (8000de8 <SystemInit+0xd8>)
 8000d84:	699b      	ldr	r3, [r3, #24]
 8000d86:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000d8a:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000d92:	d003      	beq.n	8000d9c <SystemInit+0x8c>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000d9a:	d117      	bne.n	8000dcc <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000d9c:	4b12      	ldr	r3, [pc, #72]	@ (8000de8 <SystemInit+0xd8>)
 8000d9e:	69db      	ldr	r3, [r3, #28]
 8000da0:	f003 0301 	and.w	r3, r3, #1
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d005      	beq.n	8000db4 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000da8:	4b0f      	ldr	r3, [pc, #60]	@ (8000de8 <SystemInit+0xd8>)
 8000daa:	4a10      	ldr	r2, [pc, #64]	@ (8000dec <SystemInit+0xdc>)
 8000dac:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000dae:	4b0e      	ldr	r3, [pc, #56]	@ (8000de8 <SystemInit+0xd8>)
 8000db0:	4a0f      	ldr	r2, [pc, #60]	@ (8000df0 <SystemInit+0xe0>)
 8000db2:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000db4:	4b0c      	ldr	r3, [pc, #48]	@ (8000de8 <SystemInit+0xd8>)
 8000db6:	69db      	ldr	r3, [r3, #28]
 8000db8:	4a0b      	ldr	r2, [pc, #44]	@ (8000de8 <SystemInit+0xd8>)
 8000dba:	f043 0302 	orr.w	r3, r3, #2
 8000dbe:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000dc0:	4b09      	ldr	r3, [pc, #36]	@ (8000de8 <SystemInit+0xd8>)
 8000dc2:	69db      	ldr	r3, [r3, #28]
 8000dc4:	4a08      	ldr	r2, [pc, #32]	@ (8000de8 <SystemInit+0xd8>)
 8000dc6:	f043 0301 	orr.w	r3, r3, #1
 8000dca:	61d3      	str	r3, [r2, #28]
  }
}
 8000dcc:	bf00      	nop
 8000dce:	370c      	adds	r7, #12
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr
 8000dd8:	e000ed00 	.word	0xe000ed00
 8000ddc:	44020c00 	.word	0x44020c00
 8000de0:	fae2eae3 	.word	0xfae2eae3
 8000de4:	01010280 	.word	0x01010280
 8000de8:	40022000 	.word	0x40022000
 8000dec:	08192a3b 	.word	0x08192a3b
 8000df0:	4c5d6e7f 	.word	0x4c5d6e7f

08000df4 <init_uart>:
uint32_t start_time = 0;  			   //   -
uint32_t lenght = 0;

//------------------------------  ---------------------------------------------//

void init_uart(void) {
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart1, rxBufUart, 4);     //   
 8000df8:	2204      	movs	r2, #4
 8000dfa:	4903      	ldr	r1, [pc, #12]	@ (8000e08 <init_uart+0x14>)
 8000dfc:	4803      	ldr	r0, [pc, #12]	@ (8000e0c <init_uart+0x18>)
 8000dfe:	f005 fa79 	bl	80062f4 <HAL_UART_Receive_IT>
}
 8000e02:	bf00      	nop
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	20006228 	.word	0x20006228
 8000e0c:	20000170 	.word	0x20000170

08000e10 <sendOk>:

void sendOk (void) {                                //  
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
	txBufUart [0] = 0xAA;
 8000e14:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <sendOk+0x20>)
 8000e16:	22aa      	movs	r2, #170	@ 0xaa
 8000e18:	701a      	strb	r2, [r3, #0]
	txBufUart [1] = 0xBB;
 8000e1a:	4b05      	ldr	r3, [pc, #20]	@ (8000e30 <sendOk+0x20>)
 8000e1c:	22bb      	movs	r2, #187	@ 0xbb
 8000e1e:	705a      	strb	r2, [r3, #1]
	HAL_UART_Transmit_IT(&huart1, txBufUart, 2);    //   
 8000e20:	2202      	movs	r2, #2
 8000e22:	4903      	ldr	r1, [pc, #12]	@ (8000e30 <sendOk+0x20>)
 8000e24:	4803      	ldr	r0, [pc, #12]	@ (8000e34 <sendOk+0x24>)
 8000e26:	f005 f9c1 	bl	80061ac <HAL_UART_Transmit_IT>
}
 8000e2a:	bf00      	nop
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	2000621c 	.word	0x2000621c
 8000e34:	20000170 	.word	0x20000170

08000e38 <parsingData>:

uint32_t parsingData (void) {                                                                     //  
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
	if (calbackOk) {                                                                              //   
 8000e3c:	4b49      	ldr	r3, [pc, #292]	@ (8000f64 <parsingData+0x12c>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	f000 808b 	beq.w	8000f5c <parsingData+0x124>
		calbackOk = false;																	      //  
 8000e46:	4b47      	ldr	r3, [pc, #284]	@ (8000f64 <parsingData+0x12c>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	701a      	strb	r2, [r3, #0]
		if (uartProcess == WAIT_DATA) {															  //    
 8000e4c:	4b46      	ldr	r3, [pc, #280]	@ (8000f68 <parsingData+0x130>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d175      	bne.n	8000f40 <parsingData+0x108>
			if (rxBufUart[0] == 0xAA ){                                                           //   
 8000e54:	4b45      	ldr	r3, [pc, #276]	@ (8000f6c <parsingData+0x134>)
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	2baa      	cmp	r3, #170	@ 0xaa
 8000e5a:	d16b      	bne.n	8000f34 <parsingData+0xfc>
				if (rxBufUart[1] == 0x55 || rxBufUart[1] == 0x56 || rxBufUart[1] == 0x33) {       //       
 8000e5c:	4b43      	ldr	r3, [pc, #268]	@ (8000f6c <parsingData+0x134>)
 8000e5e:	785b      	ldrb	r3, [r3, #1]
 8000e60:	2b55      	cmp	r3, #85	@ 0x55
 8000e62:	d007      	beq.n	8000e74 <parsingData+0x3c>
 8000e64:	4b41      	ldr	r3, [pc, #260]	@ (8000f6c <parsingData+0x134>)
 8000e66:	785b      	ldrb	r3, [r3, #1]
 8000e68:	2b56      	cmp	r3, #86	@ 0x56
 8000e6a:	d003      	beq.n	8000e74 <parsingData+0x3c>
 8000e6c:	4b3f      	ldr	r3, [pc, #252]	@ (8000f6c <parsingData+0x134>)
 8000e6e:	785b      	ldrb	r3, [r3, #1]
 8000e70:	2b33      	cmp	r3, #51	@ 0x33
 8000e72:	d121      	bne.n	8000eb8 <parsingData+0x80>
					timeoutStart = 0;                                                             //     ,      4 
 8000e74:	4b3e      	ldr	r3, [pc, #248]	@ (8000f70 <parsingData+0x138>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	701a      	strb	r2, [r3, #0]
					lenght = rxBufUart [2] << 8;                                                  //  
 8000e7a:	4b3c      	ldr	r3, [pc, #240]	@ (8000f6c <parsingData+0x134>)
 8000e7c:	789b      	ldrb	r3, [r3, #2]
 8000e7e:	021b      	lsls	r3, r3, #8
 8000e80:	4a3c      	ldr	r2, [pc, #240]	@ (8000f74 <parsingData+0x13c>)
 8000e82:	6013      	str	r3, [r2, #0]
					lenght |= rxBufUart [3];
 8000e84:	4b39      	ldr	r3, [pc, #228]	@ (8000f6c <parsingData+0x134>)
 8000e86:	78db      	ldrb	r3, [r3, #3]
 8000e88:	461a      	mov	r2, r3
 8000e8a:	4b3a      	ldr	r3, [pc, #232]	@ (8000f74 <parsingData+0x13c>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	4a38      	ldr	r2, [pc, #224]	@ (8000f74 <parsingData+0x13c>)
 8000e92:	6013      	str	r3, [r2, #0]
					if (lenght > BUF_SIZE) {                                                      //    
 8000e94:	4b37      	ldr	r3, [pc, #220]	@ (8000f74 <parsingData+0x13c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f243 020c 	movw	r2, #12300	@ 0x300c
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	d906      	bls.n	8000eae <parsingData+0x76>
						HAL_UART_Receive_IT(&huart1, rxBufUart, 4);                               //   
 8000ea0:	2204      	movs	r2, #4
 8000ea2:	4932      	ldr	r1, [pc, #200]	@ (8000f6c <parsingData+0x134>)
 8000ea4:	4834      	ldr	r0, [pc, #208]	@ (8000f78 <parsingData+0x140>)
 8000ea6:	f005 fa25 	bl	80062f4 <HAL_UART_Receive_IT>
						return ENTRY;                                                             // 
 8000eaa:	2300      	movs	r3, #0
 8000eac:	e057      	b.n	8000f5e <parsingData+0x126>
					}
					start_time = HAL_GetTick();                                                   //         
 8000eae:	f000 faa7 	bl	8001400 <HAL_GetTick>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	4a31      	ldr	r2, [pc, #196]	@ (8000f7c <parsingData+0x144>)
 8000eb6:	6013      	str	r3, [r2, #0]
				}
				switch (rxBufUart[1]) {                                                           //         
 8000eb8:	4b2c      	ldr	r3, [pc, #176]	@ (8000f6c <parsingData+0x134>)
 8000eba:	785b      	ldrb	r3, [r3, #1]
 8000ebc:	2b56      	cmp	r3, #86	@ 0x56
 8000ebe:	dc4d      	bgt.n	8000f5c <parsingData+0x124>
 8000ec0:	2b55      	cmp	r3, #85	@ 0x55
 8000ec2:	da04      	bge.n	8000ece <parsingData+0x96>
 8000ec4:	2b33      	cmp	r3, #51	@ 0x33
 8000ec6:	d01b      	beq.n	8000f00 <parsingData+0xc8>
 8000ec8:	2b44      	cmp	r3, #68	@ 0x44
 8000eca:	d02c      	beq.n	8000f26 <parsingData+0xee>
 8000ecc:	e046      	b.n	8000f5c <parsingData+0x124>
				case 0x55:
				case 0x56:
					HAL_UART_Receive_IT(&huart1, (uint8_t*) ptrBufTime, lenght - 4);              //      
 8000ece:	4b2c      	ldr	r3, [pc, #176]	@ (8000f80 <parsingData+0x148>)
 8000ed0:	6819      	ldr	r1, [r3, #0]
 8000ed2:	4b28      	ldr	r3, [pc, #160]	@ (8000f74 <parsingData+0x13c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	b29b      	uxth	r3, r3
 8000ed8:	3b04      	subs	r3, #4
 8000eda:	b29b      	uxth	r3, r3
 8000edc:	461a      	mov	r2, r3
 8000ede:	4826      	ldr	r0, [pc, #152]	@ (8000f78 <parsingData+0x140>)
 8000ee0:	f005 fa08 	bl	80062f4 <HAL_UART_Receive_IT>
					uartProcess = DATA_RECIVE;                                                    //    
 8000ee4:	4b20      	ldr	r3, [pc, #128]	@ (8000f68 <parsingData+0x130>)
 8000ee6:	2202      	movs	r2, #2
 8000ee8:	701a      	strb	r2, [r3, #0]
					outVoltage = (rxBufUart[1] == 0x55) ? VOLTAGE3_3 : VOLTAGE5;                  //        3,3  5
 8000eea:	4b20      	ldr	r3, [pc, #128]	@ (8000f6c <parsingData+0x134>)
 8000eec:	785b      	ldrb	r3, [r3, #1]
 8000eee:	2b55      	cmp	r3, #85	@ 0x55
 8000ef0:	d101      	bne.n	8000ef6 <parsingData+0xbe>
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	e000      	b.n	8000ef8 <parsingData+0xc0>
 8000ef6:	2202      	movs	r2, #2
 8000ef8:	4b22      	ldr	r3, [pc, #136]	@ (8000f84 <parsingData+0x14c>)
 8000efa:	701a      	strb	r2, [r3, #0]
					return DATA_RECIVE;
 8000efc:	2302      	movs	r3, #2
 8000efe:	e02e      	b.n	8000f5e <parsingData+0x126>
				break;
				case 0x33:
					HAL_UART_Receive_IT(&huart1, (uint8_t*) ptrbufGpio, lenght - 4);              //      
 8000f00:	4b21      	ldr	r3, [pc, #132]	@ (8000f88 <parsingData+0x150>)
 8000f02:	6819      	ldr	r1, [r3, #0]
 8000f04:	4b1b      	ldr	r3, [pc, #108]	@ (8000f74 <parsingData+0x13c>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	b29b      	uxth	r3, r3
 8000f0a:	3b04      	subs	r3, #4
 8000f0c:	b29b      	uxth	r3, r3
 8000f0e:	461a      	mov	r2, r3
 8000f10:	4819      	ldr	r0, [pc, #100]	@ (8000f78 <parsingData+0x140>)
 8000f12:	f005 f9ef 	bl	80062f4 <HAL_UART_Receive_IT>
					uartProcess = DATA_RECIVE;
 8000f16:	4b14      	ldr	r3, [pc, #80]	@ (8000f68 <parsingData+0x130>)
 8000f18:	2202      	movs	r2, #2
 8000f1a:	701a      	strb	r2, [r3, #0]
					dataNotEmpty = true;                                                          //       
 8000f1c:	4b1b      	ldr	r3, [pc, #108]	@ (8000f8c <parsingData+0x154>)
 8000f1e:	2201      	movs	r2, #1
 8000f20:	701a      	strb	r2, [r3, #0]
					return DATA_RECIVE;
 8000f22:	2302      	movs	r3, #2
 8000f24:	e01b      	b.n	8000f5e <parsingData+0x126>
				break;
				case 0x44:                                                                        //   
					HAL_UART_Receive_IT(&huart1, rxBufUart, 4);              				      //   
 8000f26:	2204      	movs	r2, #4
 8000f28:	4910      	ldr	r1, [pc, #64]	@ (8000f6c <parsingData+0x134>)
 8000f2a:	4813      	ldr	r0, [pc, #76]	@ (8000f78 <parsingData+0x140>)
 8000f2c:	f005 f9e2 	bl	80062f4 <HAL_UART_Receive_IT>
					return RECIVE_START;
 8000f30:	2304      	movs	r3, #4
 8000f32:	e014      	b.n	8000f5e <parsingData+0x126>
				break;
				}
			} else {
				HAL_UART_Receive_IT(&huart1, rxBufUart, 4);              						  //   
 8000f34:	2204      	movs	r2, #4
 8000f36:	490d      	ldr	r1, [pc, #52]	@ (8000f6c <parsingData+0x134>)
 8000f38:	480f      	ldr	r0, [pc, #60]	@ (8000f78 <parsingData+0x140>)
 8000f3a:	f005 f9db 	bl	80062f4 <HAL_UART_Receive_IT>
 8000f3e:	e00d      	b.n	8000f5c <parsingData+0x124>
			}
		} else if (uartProcess == DATA_RECIVE){                                                   //   
 8000f40:	4b09      	ldr	r3, [pc, #36]	@ (8000f68 <parsingData+0x130>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d109      	bne.n	8000f5c <parsingData+0x124>
			HAL_UART_Receive_IT(&huart1, rxBufUart, 4);              						      //   
 8000f48:	2204      	movs	r2, #4
 8000f4a:	4908      	ldr	r1, [pc, #32]	@ (8000f6c <parsingData+0x134>)
 8000f4c:	480a      	ldr	r0, [pc, #40]	@ (8000f78 <parsingData+0x140>)
 8000f4e:	f005 f9d1 	bl	80062f4 <HAL_UART_Receive_IT>
			uartProcess = WAIT_DATA;                                                              //    
 8000f52:	4b05      	ldr	r3, [pc, #20]	@ (8000f68 <parsingData+0x130>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	701a      	strb	r2, [r3, #0]
			return DATA_OK;
 8000f58:	2303      	movs	r3, #3
 8000f5a:	e000      	b.n	8000f5e <parsingData+0x126>
		}
	}
	return ENTRY;
 8000f5c:	2300      	movs	r3, #0
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20006232 	.word	0x20006232
 8000f68:	2000000c 	.word	0x2000000c
 8000f6c:	20006228 	.word	0x20006228
 8000f70:	20006233 	.word	0x20006233
 8000f74:	2000623c 	.word	0x2000623c
 8000f78:	20000170 	.word	0x20000170
 8000f7c:	20006238 	.word	0x20006238
 8000f80:	20000004 	.word	0x20000004
 8000f84:	20006235 	.word	0x20006235
 8000f88:	20000008 	.word	0x20000008
 8000f8c:	20006234 	.word	0x20006234

08000f90 <check_timeout>:

void check_timeout(void) {                                                             //   
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
	if (!timeoutStart && huart1.RxXferCount < 4 ) {                                    //    4       
 8000f94:	4b21      	ldr	r3, [pc, #132]	@ (800101c <check_timeout+0x8c>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d10d      	bne.n	8000fb8 <check_timeout+0x28>
 8000f9c:	4b20      	ldr	r3, [pc, #128]	@ (8001020 <check_timeout+0x90>)
 8000f9e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	2b03      	cmp	r3, #3
 8000fa6:	d807      	bhi.n	8000fb8 <check_timeout+0x28>
		start_time = HAL_GetTick();                                                    //  
 8000fa8:	f000 fa2a 	bl	8001400 <HAL_GetTick>
 8000fac:	4603      	mov	r3, r0
 8000fae:	4a1d      	ldr	r2, [pc, #116]	@ (8001024 <check_timeout+0x94>)
 8000fb0:	6013      	str	r3, [r2, #0]
		timeoutStart = true;                                                           //  
 8000fb2:	4b1a      	ldr	r3, [pc, #104]	@ (800101c <check_timeout+0x8c>)
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	701a      	strb	r2, [r3, #0]
	}
	if (timeoutStart && (HAL_GetTick() - start_time >= 5)) {                           // 5   115200   500 
 8000fb8:	4b18      	ldr	r3, [pc, #96]	@ (800101c <check_timeout+0x8c>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d012      	beq.n	8000fe6 <check_timeout+0x56>
 8000fc0:	f000 fa1e 	bl	8001400 <HAL_GetTick>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	4b17      	ldr	r3, [pc, #92]	@ (8001024 <check_timeout+0x94>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	2b04      	cmp	r3, #4
 8000fce:	d90a      	bls.n	8000fe6 <check_timeout+0x56>
		timeoutStart = false;                                                          //  
 8000fd0:	4b12      	ldr	r3, [pc, #72]	@ (800101c <check_timeout+0x8c>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	701a      	strb	r2, [r3, #0]
    	HAL_UART_AbortReceive_IT(&huart1);                                             //  
 8000fd6:	4812      	ldr	r0, [pc, #72]	@ (8001020 <check_timeout+0x90>)
 8000fd8:	f005 f9e6 	bl	80063a8 <HAL_UART_AbortReceive_IT>
        HAL_UART_Receive_IT(&huart1, rxBufUart, 4);   			                       //   
 8000fdc:	2204      	movs	r2, #4
 8000fde:	4912      	ldr	r1, [pc, #72]	@ (8001028 <check_timeout+0x98>)
 8000fe0:	480f      	ldr	r0, [pc, #60]	@ (8001020 <check_timeout+0x90>)
 8000fe2:	f005 f987 	bl	80062f4 <HAL_UART_Receive_IT>
	}
    if (uartProcess == DATA_RECIVE && (HAL_GetTick() - start_time >= TIMEOUT_MS)) {    //       
 8000fe6:	4b11      	ldr	r3, [pc, #68]	@ (800102c <check_timeout+0x9c>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d113      	bne.n	8001016 <check_timeout+0x86>
 8000fee:	f000 fa07 	bl	8001400 <HAL_GetTick>
 8000ff2:	4602      	mov	r2, r0
 8000ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8001024 <check_timeout+0x94>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000ffe:	d30a      	bcc.n	8001016 <check_timeout+0x86>
    	uartProcess = WAIT_DATA;                                                       //     4 
 8001000:	4b0a      	ldr	r3, [pc, #40]	@ (800102c <check_timeout+0x9c>)
 8001002:	2201      	movs	r2, #1
 8001004:	701a      	strb	r2, [r3, #0]
    	HAL_UART_AbortReceive_IT(&huart1);                                             //  
 8001006:	4806      	ldr	r0, [pc, #24]	@ (8001020 <check_timeout+0x90>)
 8001008:	f005 f9ce 	bl	80063a8 <HAL_UART_AbortReceive_IT>
        HAL_UART_Receive_IT(&huart1, rxBufUart, 4);   			                       //   
 800100c:	2204      	movs	r2, #4
 800100e:	4906      	ldr	r1, [pc, #24]	@ (8001028 <check_timeout+0x98>)
 8001010:	4803      	ldr	r0, [pc, #12]	@ (8001020 <check_timeout+0x90>)
 8001012:	f005 f96f 	bl	80062f4 <HAL_UART_Receive_IT>
    }
}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20006233 	.word	0x20006233
 8001020:	20000170 	.word	0x20000170
 8001024:	20006238 	.word	0x20006238
 8001028:	20006228 	.word	0x20006228
 800102c:	2000000c 	.word	0x2000000c

08001030 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a05      	ldr	r2, [pc, #20]	@ (8001054 <HAL_UART_RxCpltCallback+0x24>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d102      	bne.n	8001048 <HAL_UART_RxCpltCallback+0x18>
    	calbackOk = 1;                                                                 //    
 8001042:	4b05      	ldr	r3, [pc, #20]	@ (8001058 <HAL_UART_RxCpltCallback+0x28>)
 8001044:	2201      	movs	r2, #1
 8001046:	701a      	strb	r2, [r3, #0]
    }
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	40013800 	.word	0x40013800
 8001058:	20006232 	.word	0x20006232

0800105c <doWork>:
extern uint32_t *ptrBufTime;
extern uint32_t *ptrbufGpio;
//-----------------------     ----------------------------------//
uint32_t ledblinkTime = 0;
//------------------------------  ---------------------------------------------//
void doWork (void) {
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
	  init_uart();                                                                                        //  
 8001060:	f7ff fec8 	bl	8000df4 <init_uart>
	  HAL_DMA_RegisterCallback(&handle_GPDMA2_Channel0, HAL_DMA_XFER_CPLT_CB_ID, MyDMACpltCallback);      //  
 8001064:	4a07      	ldr	r2, [pc, #28]	@ (8001084 <doWork+0x28>)
 8001066:	2100      	movs	r1, #0
 8001068:	4807      	ldr	r0, [pc, #28]	@ (8001088 <doWork+0x2c>)
 800106a:	f000 fec5 	bl	8001df8 <HAL_DMA_RegisterCallback>
	  HAL_GPIO_WritePin(voltage3_3_GPIO_Port, voltage3_3_Pin, GPIO_PIN_SET);                              //   3.3
 800106e:	2201      	movs	r2, #1
 8001070:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001074:	4805      	ldr	r0, [pc, #20]	@ (800108c <doWork+0x30>)
 8001076:	f001 fb27 	bl	80026c8 <HAL_GPIO_WritePin>
	  outVoltage = VOLTAGE3_3;
 800107a:	4b05      	ldr	r3, [pc, #20]	@ (8001090 <doWork+0x34>)
 800107c:	2201      	movs	r2, #1
 800107e:	701a      	strb	r2, [r3, #0]
}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}
 8001084:	08001109 	.word	0x08001109
 8001088:	20000034 	.word	0x20000034
 800108c:	42020000 	.word	0x42020000
 8001090:	20006235 	.word	0x20006235

08001094 <work>:

void work (void) {
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
	  blinkLed();                                          //  
 8001098:	f000 f81a 	bl	80010d0 <blinkLed>
	  check_timeout ();                                    //  
 800109c:	f7ff ff78 	bl	8000f90 <check_timeout>
	  checkButton ();                                      //  
 80010a0:	f000 f8bc 	bl	800121c <checkButton>
	  switch (parsingData()) {                             //   
 80010a4:	f7ff fec8 	bl	8000e38 <parsingData>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b03      	cmp	r3, #3
 80010ac:	d002      	beq.n	80010b4 <work+0x20>
 80010ae:	2b04      	cmp	r3, #4
 80010b0:	d003      	beq.n	80010ba <work+0x26>
		 sendOk();                                         //   
		 HAL_Delay(500);                                   //    ,    ,        
		 startprogramm();                                  //   
	  break;
	  }
}
 80010b2:	e00b      	b.n	80010cc <work+0x38>
		 sendOk();
 80010b4:	f7ff feac 	bl	8000e10 <sendOk>
	  break;
 80010b8:	e008      	b.n	80010cc <work+0x38>
		 sendOk();                                         //   
 80010ba:	f7ff fea9 	bl	8000e10 <sendOk>
		 HAL_Delay(500);                                   //    ,    ,        
 80010be:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010c2:	f000 f9a9 	bl	8001418 <HAL_Delay>
		 startprogramm();                                  //   
 80010c6:	f000 f83d 	bl	8001144 <startprogramm>
	  break;
 80010ca:	bf00      	nop
}
 80010cc:	bf00      	nop
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <blinkLed>:

void blinkLed (void) {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
	if (HAL_GetTick() - ledblinkTime >= BLINK_TIME) {      //   
 80010d4:	f000 f994 	bl	8001400 <HAL_GetTick>
 80010d8:	4602      	mov	r2, r0
 80010da:	4b09      	ldr	r3, [pc, #36]	@ (8001100 <blinkLed+0x30>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80010e4:	d309      	bcc.n	80010fa <blinkLed+0x2a>
		HAL_GPIO_TogglePin(led1_GPIO_Port, led1_Pin);
 80010e6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010ea:	4806      	ldr	r0, [pc, #24]	@ (8001104 <blinkLed+0x34>)
 80010ec:	f001 fb04 	bl	80026f8 <HAL_GPIO_TogglePin>
		ledblinkTime = HAL_GetTick();
 80010f0:	f000 f986 	bl	8001400 <HAL_GetTick>
 80010f4:	4603      	mov	r3, r0
 80010f6:	4a02      	ldr	r2, [pc, #8]	@ (8001100 <blinkLed+0x30>)
 80010f8:	6013      	str	r3, [r2, #0]
	}
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	20006240 	.word	0x20006240
 8001104:	42020800 	.word	0x42020800

08001108 <MyDMACpltCallback>:

void MyDMACpltCallback(DMA_HandleTypeDef *hdma) {          					 //    DMA
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
	if (hdma->Instance == GPDMA2_Channel0) {
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a08      	ldr	r2, [pc, #32]	@ (8001138 <MyDMACpltCallback+0x30>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d10a      	bne.n	8001130 <MyDMACpltCallback+0x28>
		HAL_ResumeTick();                                  					 //  
 800111a:	f000 f9b1 	bl	8001480 <HAL_ResumeTick>
		HAL_TIM_Base_Stop_DMA(&htim2);                     					 //  ,      
 800111e:	4807      	ldr	r0, [pc, #28]	@ (800113c <MyDMACpltCallback+0x34>)
 8001120:	f004 fc7c 	bl	8005a1c <HAL_TIM_Base_Stop_DMA>
		HAL_GPIO_WritePin(led2_GPIO_Port, led2_Pin, GPIO_PIN_RESET);         //  
 8001124:	2200      	movs	r2, #0
 8001126:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800112a:	4805      	ldr	r0, [pc, #20]	@ (8001140 <MyDMACpltCallback+0x38>)
 800112c:	f001 facc 	bl	80026c8 <HAL_GPIO_WritePin>
	}
}
 8001130:	bf00      	nop
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	40021050 	.word	0x40021050
 800113c:	200000ac 	.word	0x200000ac
 8001140:	42020800 	.word	0x42020800

08001144 <startprogramm>:

void startprogramm (void) {
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
	uint32_t bsrrAddress = (uint32_t)&(GPIOB->BSRR);                                                          //          
 800114a:	4b2a      	ldr	r3, [pc, #168]	@ (80011f4 <startprogramm+0xb0>)
 800114c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(led2_GPIO_Port, led2_Pin, GPIO_PIN_SET);                                                //     
 800114e:	2201      	movs	r2, #1
 8001150:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001154:	4828      	ldr	r0, [pc, #160]	@ (80011f8 <startprogramm+0xb4>)
 8001156:	f001 fab7 	bl	80026c8 <HAL_GPIO_WritePin>
	if (outVoltage == VOLTAGE3_3) {
 800115a:	4b28      	ldr	r3, [pc, #160]	@ (80011fc <startprogramm+0xb8>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b01      	cmp	r3, #1
 8001160:	d10c      	bne.n	800117c <startprogramm+0x38>
		HAL_GPIO_WritePin(voltage5_GPIO_Port, voltage5_Pin, GPIO_PIN_RESET);                                  //  5
 8001162:	2200      	movs	r2, #0
 8001164:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001168:	4825      	ldr	r0, [pc, #148]	@ (8001200 <startprogramm+0xbc>)
 800116a:	f001 faad 	bl	80026c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(voltage3_3_GPIO_Port, voltage3_3_Pin, GPIO_PIN_SET);                                //  3.3
 800116e:	2201      	movs	r2, #1
 8001170:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001174:	4822      	ldr	r0, [pc, #136]	@ (8001200 <startprogramm+0xbc>)
 8001176:	f001 faa7 	bl	80026c8 <HAL_GPIO_WritePin>
 800117a:	e00f      	b.n	800119c <startprogramm+0x58>
	} else if (outVoltage == VOLTAGE5) {
 800117c:	4b1f      	ldr	r3, [pc, #124]	@ (80011fc <startprogramm+0xb8>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	2b02      	cmp	r3, #2
 8001182:	d10b      	bne.n	800119c <startprogramm+0x58>
		HAL_GPIO_WritePin(voltage3_3_GPIO_Port, voltage3_3_Pin, GPIO_PIN_RESET);                              //  3.3
 8001184:	2200      	movs	r2, #0
 8001186:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800118a:	481d      	ldr	r0, [pc, #116]	@ (8001200 <startprogramm+0xbc>)
 800118c:	f001 fa9c 	bl	80026c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(voltage5_GPIO_Port, voltage5_Pin, GPIO_PIN_SET);                                    //  5
 8001190:	2201      	movs	r2, #1
 8001192:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001196:	481a      	ldr	r0, [pc, #104]	@ (8001200 <startprogramm+0xbc>)
 8001198:	f001 fa96 	bl	80026c8 <HAL_GPIO_WritePin>
	}
	TIM2->ARR = *ptrBufTime;                                                                                  //     
 800119c:	4b19      	ldr	r3, [pc, #100]	@ (8001204 <startprogramm+0xc0>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
	GPIOB->BSRR = *ptrbufGpio;                                                                                //       
 80011a8:	4b17      	ldr	r3, [pc, #92]	@ (8001208 <startprogramm+0xc4>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a17      	ldr	r2, [pc, #92]	@ (800120c <startprogramm+0xc8>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	6193      	str	r3, [r2, #24]
	HAL_TIM_Base_Start_DMA(&htim2, ptrBufTime + 1, ((lenght - 4) - 8));                                       //      ! -8    4      4   gpio
 80011b2:	4b14      	ldr	r3, [pc, #80]	@ (8001204 <startprogramm+0xc0>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	1d19      	adds	r1, r3, #4
 80011b8:	4b15      	ldr	r3, [pc, #84]	@ (8001210 <startprogramm+0xcc>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	b29b      	uxth	r3, r3
 80011be:	3b0c      	subs	r3, #12
 80011c0:	b29b      	uxth	r3, r3
 80011c2:	461a      	mov	r2, r3
 80011c4:	4813      	ldr	r0, [pc, #76]	@ (8001214 <startprogramm+0xd0>)
 80011c6:	f004 fba1 	bl	800590c <HAL_TIM_Base_Start_DMA>
	HAL_DMA_Start_IT(&handle_GPDMA2_Channel0, (uint32_t)(ptrbufGpio + 1), bsrrAddress, ((lenght - 4) - 4));   //            1        4    4 
 80011ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001208 <startprogramm+0xc4>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	3304      	adds	r3, #4
 80011d0:	4619      	mov	r1, r3
 80011d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001210 <startprogramm+0xcc>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	3b08      	subs	r3, #8
 80011d8:	687a      	ldr	r2, [r7, #4]
 80011da:	480f      	ldr	r0, [pc, #60]	@ (8001218 <startprogramm+0xd4>)
 80011dc:	f000 fba6 	bl	800192c <HAL_DMA_Start_IT>
//  
	HAL_SuspendTick();                                                                                        //  
 80011e0:	f000 f93e 	bl	8001460 <HAL_SuspendTick>
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);                                         //       
 80011e4:	2101      	movs	r1, #1
 80011e6:	2000      	movs	r0, #0
 80011e8:	f001 fad0 	bl	800278c <HAL_PWR_EnterSLEEPMode>
}
 80011ec:	bf00      	nop
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	42020418 	.word	0x42020418
 80011f8:	42020800 	.word	0x42020800
 80011fc:	20006235 	.word	0x20006235
 8001200:	42020000 	.word	0x42020000
 8001204:	20000004 	.word	0x20000004
 8001208:	20000008 	.word	0x20000008
 800120c:	42020400 	.word	0x42020400
 8001210:	2000623c 	.word	0x2000623c
 8001214:	200000ac 	.word	0x200000ac
 8001218:	20000034 	.word	0x20000034

0800121c <checkButton>:

void checkButton (void) {
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
	if ((!HAL_GPIO_ReadPin(keyStart_GPIO_Port, keyStart_Pin)) &&  dataNotEmpty) {                             //       
 8001220:	2108      	movs	r1, #8
 8001222:	4807      	ldr	r0, [pc, #28]	@ (8001240 <checkButton+0x24>)
 8001224:	f001 fa38 	bl	8002698 <HAL_GPIO_ReadPin>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d105      	bne.n	800123a <checkButton+0x1e>
 800122e:	4b05      	ldr	r3, [pc, #20]	@ (8001244 <checkButton+0x28>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <checkButton+0x1e>
		 startprogramm();                                                                                     //   
 8001236:	f7ff ff85 	bl	8001144 <startprogramm>
	}
}
 800123a:	bf00      	nop
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	42020000 	.word	0x42020000
 8001244:	20006234 	.word	0x20006234

08001248 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001248:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001280 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800124c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800124e:	e003      	b.n	8001258 <LoopCopyDataInit>

08001250 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001250:	4b0c      	ldr	r3, [pc, #48]	@ (8001284 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001252:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001254:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001256:	3104      	adds	r1, #4

08001258 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001258:	480b      	ldr	r0, [pc, #44]	@ (8001288 <LoopForever+0xa>)
	ldr	r3, =_edata
 800125a:	4b0c      	ldr	r3, [pc, #48]	@ (800128c <LoopForever+0xe>)
	adds	r2, r0, r1
 800125c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800125e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001260:	d3f6      	bcc.n	8001250 <CopyDataInit>
	ldr	r2, =_sbss
 8001262:	4a0b      	ldr	r2, [pc, #44]	@ (8001290 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001264:	e002      	b.n	800126c <LoopFillZerobss>

08001266 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001266:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001268:	f842 3b04 	str.w	r3, [r2], #4

0800126c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800126c:	4b09      	ldr	r3, [pc, #36]	@ (8001294 <LoopForever+0x16>)
	cmp	r2, r3
 800126e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001270:	d3f9      	bcc.n	8001266 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001272:	f7ff fd4d 	bl	8000d10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001276:	f007 f971 	bl	800855c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800127a:	f7ff f999 	bl	80005b0 <main>

0800127e <LoopForever>:

LoopForever:
    b LoopForever
 800127e:	e7fe      	b.n	800127e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001280:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8001284:	0800860c 	.word	0x0800860c
	ldr	r0, =_sdata
 8001288:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800128c:	20000018 	.word	0x20000018
	ldr	r2, =_sbss
 8001290:	20000018 	.word	0x20000018
	ldr	r3, = _ebss
 8001294:	20006248 	.word	0x20006248

08001298 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001298:	e7fe      	b.n	8001298 <ADC1_IRQHandler>
	...

0800129c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012a0:	2003      	movs	r0, #3
 80012a2:	f000 f9aa 	bl	80015fa <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80012a6:	f002 f87d 	bl	80033a4 <HAL_RCC_GetSysClockFreq>
 80012aa:	4602      	mov	r2, r0
 80012ac:	4b0c      	ldr	r3, [pc, #48]	@ (80012e0 <HAL_Init+0x44>)
 80012ae:	6a1b      	ldr	r3, [r3, #32]
 80012b0:	f003 030f 	and.w	r3, r3, #15
 80012b4:	490b      	ldr	r1, [pc, #44]	@ (80012e4 <HAL_Init+0x48>)
 80012b6:	5ccb      	ldrb	r3, [r1, r3]
 80012b8:	fa22 f303 	lsr.w	r3, r2, r3
 80012bc:	4a0a      	ldr	r2, [pc, #40]	@ (80012e8 <HAL_Init+0x4c>)
 80012be:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80012c0:	2004      	movs	r0, #4
 80012c2:	f000 f9ef 	bl	80016a4 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012c6:	200f      	movs	r0, #15
 80012c8:	f000 f810 	bl	80012ec <HAL_InitTick>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e002      	b.n	80012dc <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80012d6:	f7ff fbed 	bl	8000ab4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012da:	2300      	movs	r3, #0
}
 80012dc:	4618      	mov	r0, r3
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	44020c00 	.word	0x44020c00
 80012e4:	080085bc 	.word	0x080085bc
 80012e8:	20000000 	.word	0x20000000

080012ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80012f4:	2300      	movs	r3, #0
 80012f6:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80012f8:	4b33      	ldr	r3, [pc, #204]	@ (80013c8 <HAL_InitTick+0xdc>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d101      	bne.n	8001304 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	e05c      	b.n	80013be <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001304:	4b31      	ldr	r3, [pc, #196]	@ (80013cc <HAL_InitTick+0xe0>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f003 0304 	and.w	r3, r3, #4
 800130c:	2b04      	cmp	r3, #4
 800130e:	d10c      	bne.n	800132a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001310:	4b2f      	ldr	r3, [pc, #188]	@ (80013d0 <HAL_InitTick+0xe4>)
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	4b2c      	ldr	r3, [pc, #176]	@ (80013c8 <HAL_InitTick+0xdc>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	4619      	mov	r1, r3
 800131a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800131e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001322:	fbb2 f3f3 	udiv	r3, r2, r3
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	e037      	b.n	800139a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800132a:	f000 fa13 	bl	8001754 <HAL_SYSTICK_GetCLKSourceConfig>
 800132e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	2b02      	cmp	r3, #2
 8001334:	d023      	beq.n	800137e <HAL_InitTick+0x92>
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	2b02      	cmp	r3, #2
 800133a:	d82d      	bhi.n	8001398 <HAL_InitTick+0xac>
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d003      	beq.n	800134a <HAL_InitTick+0x5e>
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	2b01      	cmp	r3, #1
 8001346:	d00d      	beq.n	8001364 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001348:	e026      	b.n	8001398 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800134a:	4b21      	ldr	r3, [pc, #132]	@ (80013d0 <HAL_InitTick+0xe4>)
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	4b1e      	ldr	r3, [pc, #120]	@ (80013c8 <HAL_InitTick+0xdc>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	4619      	mov	r1, r3
 8001354:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001358:	fbb3 f3f1 	udiv	r3, r3, r1
 800135c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001360:	60fb      	str	r3, [r7, #12]
        break;
 8001362:	e01a      	b.n	800139a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001364:	4b18      	ldr	r3, [pc, #96]	@ (80013c8 <HAL_InitTick+0xdc>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	461a      	mov	r2, r3
 800136a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800136e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001372:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001376:	fbb2 f3f3 	udiv	r3, r2, r3
 800137a:	60fb      	str	r3, [r7, #12]
        break;
 800137c:	e00d      	b.n	800139a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800137e:	4b12      	ldr	r3, [pc, #72]	@ (80013c8 <HAL_InitTick+0xdc>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	461a      	mov	r2, r3
 8001384:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001388:	fbb3 f3f2 	udiv	r3, r3, r2
 800138c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001390:	fbb2 f3f3 	udiv	r3, r2, r3
 8001394:	60fb      	str	r3, [r7, #12]
        break;
 8001396:	e000      	b.n	800139a <HAL_InitTick+0xae>
        break;
 8001398:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800139a:	68f8      	ldr	r0, [r7, #12]
 800139c:	f000 f960 	bl	8001660 <HAL_SYSTICK_Config>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e009      	b.n	80013be <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013aa:	2200      	movs	r2, #0
 80013ac:	6879      	ldr	r1, [r7, #4]
 80013ae:	f04f 30ff 	mov.w	r0, #4294967295
 80013b2:	f000 f92d 	bl	8001610 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80013b6:	4a07      	ldr	r2, [pc, #28]	@ (80013d4 <HAL_InitTick+0xe8>)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80013bc:	2300      	movs	r3, #0
}
 80013be:	4618      	mov	r0, r3
 80013c0:	3710      	adds	r7, #16
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	20000014 	.word	0x20000014
 80013cc:	e000e010 	.word	0xe000e010
 80013d0:	20000000 	.word	0x20000000
 80013d4:	20000010 	.word	0x20000010

080013d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013dc:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <HAL_IncTick+0x20>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	461a      	mov	r2, r3
 80013e2:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <HAL_IncTick+0x24>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4413      	add	r3, r2
 80013e8:	4a04      	ldr	r2, [pc, #16]	@ (80013fc <HAL_IncTick+0x24>)
 80013ea:	6013      	str	r3, [r2, #0]
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	20000014 	.word	0x20000014
 80013fc:	20006244 	.word	0x20006244

08001400 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  return uwTick;
 8001404:	4b03      	ldr	r3, [pc, #12]	@ (8001414 <HAL_GetTick+0x14>)
 8001406:	681b      	ldr	r3, [r3, #0]
}
 8001408:	4618      	mov	r0, r3
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	20006244 	.word	0x20006244

08001418 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001420:	f7ff ffee 	bl	8001400 <HAL_GetTick>
 8001424:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001430:	d005      	beq.n	800143e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001432:	4b0a      	ldr	r3, [pc, #40]	@ (800145c <HAL_Delay+0x44>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	461a      	mov	r2, r3
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	4413      	add	r3, r2
 800143c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800143e:	bf00      	nop
 8001440:	f7ff ffde 	bl	8001400 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	429a      	cmp	r2, r3
 800144e:	d8f7      	bhi.n	8001440 <HAL_Delay+0x28>
  {
  }
}
 8001450:	bf00      	nop
 8001452:	bf00      	nop
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20000014 	.word	0x20000014

08001460 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001464:	4b05      	ldr	r3, [pc, #20]	@ (800147c <HAL_SuspendTick+0x1c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a04      	ldr	r2, [pc, #16]	@ (800147c <HAL_SuspendTick+0x1c>)
 800146a:	f023 0302 	bic.w	r3, r3, #2
 800146e:	6013      	str	r3, [r2, #0]
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	e000e010 	.word	0xe000e010

08001480 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001484:	4b05      	ldr	r3, [pc, #20]	@ (800149c <HAL_ResumeTick+0x1c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a04      	ldr	r2, [pc, #16]	@ (800149c <HAL_ResumeTick+0x1c>)
 800148a:	f043 0302 	orr.w	r3, r3, #2
 800148e:	6013      	str	r3, [r2, #0]
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	e000e010 	.word	0xe000e010

080014a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	f003 0307 	and.w	r3, r3, #7
 80014ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014b0:	4b0c      	ldr	r3, [pc, #48]	@ (80014e4 <__NVIC_SetPriorityGrouping+0x44>)
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014b6:	68ba      	ldr	r2, [r7, #8]
 80014b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014bc:	4013      	ands	r3, r2
 80014be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014d2:	4a04      	ldr	r2, [pc, #16]	@ (80014e4 <__NVIC_SetPriorityGrouping+0x44>)
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	60d3      	str	r3, [r2, #12]
}
 80014d8:	bf00      	nop
 80014da:	3714      	adds	r7, #20
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	e000ed00 	.word	0xe000ed00

080014e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014ec:	4b04      	ldr	r3, [pc, #16]	@ (8001500 <__NVIC_GetPriorityGrouping+0x18>)
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	0a1b      	lsrs	r3, r3, #8
 80014f2:	f003 0307 	and.w	r3, r3, #7
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr
 8001500:	e000ed00 	.word	0xe000ed00

08001504 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800150e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001512:	2b00      	cmp	r3, #0
 8001514:	db0b      	blt.n	800152e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001516:	88fb      	ldrh	r3, [r7, #6]
 8001518:	f003 021f 	and.w	r2, r3, #31
 800151c:	4907      	ldr	r1, [pc, #28]	@ (800153c <__NVIC_EnableIRQ+0x38>)
 800151e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001522:	095b      	lsrs	r3, r3, #5
 8001524:	2001      	movs	r0, #1
 8001526:	fa00 f202 	lsl.w	r2, r0, r2
 800152a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800152e:	bf00      	nop
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	e000e100 	.word	0xe000e100

08001540 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	6039      	str	r1, [r7, #0]
 800154a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800154c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001550:	2b00      	cmp	r3, #0
 8001552:	db0a      	blt.n	800156a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	b2da      	uxtb	r2, r3
 8001558:	490c      	ldr	r1, [pc, #48]	@ (800158c <__NVIC_SetPriority+0x4c>)
 800155a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800155e:	0112      	lsls	r2, r2, #4
 8001560:	b2d2      	uxtb	r2, r2
 8001562:	440b      	add	r3, r1
 8001564:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001568:	e00a      	b.n	8001580 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	b2da      	uxtb	r2, r3
 800156e:	4908      	ldr	r1, [pc, #32]	@ (8001590 <__NVIC_SetPriority+0x50>)
 8001570:	88fb      	ldrh	r3, [r7, #6]
 8001572:	f003 030f 	and.w	r3, r3, #15
 8001576:	3b04      	subs	r3, #4
 8001578:	0112      	lsls	r2, r2, #4
 800157a:	b2d2      	uxtb	r2, r2
 800157c:	440b      	add	r3, r1
 800157e:	761a      	strb	r2, [r3, #24]
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	e000e100 	.word	0xe000e100
 8001590:	e000ed00 	.word	0xe000ed00

08001594 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001594:	b480      	push	{r7}
 8001596:	b089      	sub	sp, #36	@ 0x24
 8001598:	af00      	add	r7, sp, #0
 800159a:	60f8      	str	r0, [r7, #12]
 800159c:	60b9      	str	r1, [r7, #8]
 800159e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	f003 0307 	and.w	r3, r3, #7
 80015a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	f1c3 0307 	rsb	r3, r3, #7
 80015ae:	2b04      	cmp	r3, #4
 80015b0:	bf28      	it	cs
 80015b2:	2304      	movcs	r3, #4
 80015b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	3304      	adds	r3, #4
 80015ba:	2b06      	cmp	r3, #6
 80015bc:	d902      	bls.n	80015c4 <NVIC_EncodePriority+0x30>
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	3b03      	subs	r3, #3
 80015c2:	e000      	b.n	80015c6 <NVIC_EncodePriority+0x32>
 80015c4:	2300      	movs	r3, #0
 80015c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c8:	f04f 32ff 	mov.w	r2, #4294967295
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	fa02 f303 	lsl.w	r3, r2, r3
 80015d2:	43da      	mvns	r2, r3
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	401a      	ands	r2, r3
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015dc:	f04f 31ff 	mov.w	r1, #4294967295
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	fa01 f303 	lsl.w	r3, r1, r3
 80015e6:	43d9      	mvns	r1, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015ec:	4313      	orrs	r3, r2
         );
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3724      	adds	r7, #36	@ 0x24
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr

080015fa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b082      	sub	sp, #8
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f7ff ff4c 	bl	80014a0 <__NVIC_SetPriorityGrouping>
}
 8001608:	bf00      	nop
 800160a:	3708      	adds	r7, #8
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}

08001610 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
 800161c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800161e:	f7ff ff63 	bl	80014e8 <__NVIC_GetPriorityGrouping>
 8001622:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001624:	687a      	ldr	r2, [r7, #4]
 8001626:	68b9      	ldr	r1, [r7, #8]
 8001628:	6978      	ldr	r0, [r7, #20]
 800162a:	f7ff ffb3 	bl	8001594 <NVIC_EncodePriority>
 800162e:	4602      	mov	r2, r0
 8001630:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001634:	4611      	mov	r1, r2
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ff82 	bl	8001540 <__NVIC_SetPriority>
}
 800163c:	bf00      	nop
 800163e:	3718      	adds	r7, #24
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}

08001644 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800164e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001652:	4618      	mov	r0, r3
 8001654:	f7ff ff56 	bl	8001504 <__NVIC_EnableIRQ>
}
 8001658:	bf00      	nop
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}

08001660 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	3b01      	subs	r3, #1
 800166c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001670:	d301      	bcc.n	8001676 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8001672:	2301      	movs	r3, #1
 8001674:	e00d      	b.n	8001692 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001676:	4a0a      	ldr	r2, [pc, #40]	@ (80016a0 <HAL_SYSTICK_Config+0x40>)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	3b01      	subs	r3, #1
 800167c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800167e:	4b08      	ldr	r3, [pc, #32]	@ (80016a0 <HAL_SYSTICK_Config+0x40>)
 8001680:	2200      	movs	r2, #0
 8001682:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001684:	4b06      	ldr	r3, [pc, #24]	@ (80016a0 <HAL_SYSTICK_Config+0x40>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a05      	ldr	r2, [pc, #20]	@ (80016a0 <HAL_SYSTICK_Config+0x40>)
 800168a:	f043 0303 	orr.w	r3, r3, #3
 800168e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8001690:	2300      	movs	r3, #0
}
 8001692:	4618      	mov	r0, r3
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	e000e010 	.word	0xe000e010

080016a4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2b04      	cmp	r3, #4
 80016b0:	d844      	bhi.n	800173c <HAL_SYSTICK_CLKSourceConfig+0x98>
 80016b2:	a201      	add	r2, pc, #4	@ (adr r2, 80016b8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80016b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b8:	080016db 	.word	0x080016db
 80016bc:	080016f9 	.word	0x080016f9
 80016c0:	0800171b 	.word	0x0800171b
 80016c4:	0800173d 	.word	0x0800173d
 80016c8:	080016cd 	.word	0x080016cd
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80016cc:	4b1f      	ldr	r3, [pc, #124]	@ (800174c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a1e      	ldr	r2, [pc, #120]	@ (800174c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016d2:	f043 0304 	orr.w	r3, r3, #4
 80016d6:	6013      	str	r3, [r2, #0]
      break;
 80016d8:	e031      	b.n	800173e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80016da:	4b1c      	ldr	r3, [pc, #112]	@ (800174c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a1b      	ldr	r2, [pc, #108]	@ (800174c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016e0:	f023 0304 	bic.w	r3, r3, #4
 80016e4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80016e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001750 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80016e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80016ec:	4a18      	ldr	r2, [pc, #96]	@ (8001750 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80016ee:	f023 030c 	bic.w	r3, r3, #12
 80016f2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80016f6:	e022      	b.n	800173e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80016f8:	4b14      	ldr	r3, [pc, #80]	@ (800174c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a13      	ldr	r2, [pc, #76]	@ (800174c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016fe:	f023 0304 	bic.w	r3, r3, #4
 8001702:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8001704:	4b12      	ldr	r3, [pc, #72]	@ (8001750 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001706:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800170a:	f023 030c 	bic.w	r3, r3, #12
 800170e:	4a10      	ldr	r2, [pc, #64]	@ (8001750 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001710:	f043 0304 	orr.w	r3, r3, #4
 8001714:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001718:	e011      	b.n	800173e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800171a:	4b0c      	ldr	r3, [pc, #48]	@ (800174c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a0b      	ldr	r2, [pc, #44]	@ (800174c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001720:	f023 0304 	bic.w	r3, r3, #4
 8001724:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8001726:	4b0a      	ldr	r3, [pc, #40]	@ (8001750 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001728:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800172c:	f023 030c 	bic.w	r3, r3, #12
 8001730:	4a07      	ldr	r2, [pc, #28]	@ (8001750 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001732:	f043 0308 	orr.w	r3, r3, #8
 8001736:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800173a:	e000      	b.n	800173e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800173c:	bf00      	nop
  }
}
 800173e:	bf00      	nop
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	e000e010 	.word	0xe000e010
 8001750:	44020c00 	.word	0x44020c00

08001754 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800175a:	4b17      	ldr	r3, [pc, #92]	@ (80017b8 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 0304 	and.w	r3, r3, #4
 8001762:	2b00      	cmp	r3, #0
 8001764:	d002      	beq.n	800176c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8001766:	2304      	movs	r3, #4
 8001768:	607b      	str	r3, [r7, #4]
 800176a:	e01e      	b.n	80017aa <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 800176c:	4b13      	ldr	r3, [pc, #76]	@ (80017bc <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800176e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001772:	f003 030c 	and.w	r3, r3, #12
 8001776:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	2b08      	cmp	r3, #8
 800177c:	d00f      	beq.n	800179e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	2b08      	cmp	r3, #8
 8001782:	d80f      	bhi.n	80017a4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d003      	beq.n	8001792 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	2b04      	cmp	r3, #4
 800178e:	d003      	beq.n	8001798 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001790:	e008      	b.n	80017a4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001792:	2300      	movs	r3, #0
 8001794:	607b      	str	r3, [r7, #4]
        break;
 8001796:	e008      	b.n	80017aa <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001798:	2301      	movs	r3, #1
 800179a:	607b      	str	r3, [r7, #4]
        break;
 800179c:	e005      	b.n	80017aa <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800179e:	2302      	movs	r3, #2
 80017a0:	607b      	str	r3, [r7, #4]
        break;
 80017a2:	e002      	b.n	80017aa <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80017a4:	2300      	movs	r3, #0
 80017a6:	607b      	str	r3, [r7, #4]
        break;
 80017a8:	bf00      	nop
    }
  }
  return systick_source;
 80017aa:	687b      	ldr	r3, [r7, #4]
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	e000e010 	.word	0xe000e010
 80017bc:	44020c00 	.word	0x44020c00

080017c0 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 80017c8:	f7ff fe1a 	bl	8001400 <HAL_GetTick>
 80017cc:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d101      	bne.n	80017d8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e085      	b.n	80018e4 <HAL_DMA_Init+0x124>
  if (hdma->Init.Mode == DMA_PFCTRL)
  {
    assert_param(IS_DMA_PFREQ_INSTANCE(hdma->Instance));
  }
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a43      	ldr	r2, [pc, #268]	@ (80018ec <HAL_DMA_Init+0x12c>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d049      	beq.n	8001876 <HAL_DMA_Init+0xb6>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a42      	ldr	r2, [pc, #264]	@ (80018f0 <HAL_DMA_Init+0x130>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d044      	beq.n	8001876 <HAL_DMA_Init+0xb6>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a40      	ldr	r2, [pc, #256]	@ (80018f4 <HAL_DMA_Init+0x134>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d03f      	beq.n	8001876 <HAL_DMA_Init+0xb6>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a3f      	ldr	r2, [pc, #252]	@ (80018f8 <HAL_DMA_Init+0x138>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d03a      	beq.n	8001876 <HAL_DMA_Init+0xb6>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a3d      	ldr	r2, [pc, #244]	@ (80018fc <HAL_DMA_Init+0x13c>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d035      	beq.n	8001876 <HAL_DMA_Init+0xb6>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a3c      	ldr	r2, [pc, #240]	@ (8001900 <HAL_DMA_Init+0x140>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d030      	beq.n	8001876 <HAL_DMA_Init+0xb6>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a3a      	ldr	r2, [pc, #232]	@ (8001904 <HAL_DMA_Init+0x144>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d02b      	beq.n	8001876 <HAL_DMA_Init+0xb6>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a39      	ldr	r2, [pc, #228]	@ (8001908 <HAL_DMA_Init+0x148>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d026      	beq.n	8001876 <HAL_DMA_Init+0xb6>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a37      	ldr	r2, [pc, #220]	@ (800190c <HAL_DMA_Init+0x14c>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d021      	beq.n	8001876 <HAL_DMA_Init+0xb6>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a36      	ldr	r2, [pc, #216]	@ (8001910 <HAL_DMA_Init+0x150>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d01c      	beq.n	8001876 <HAL_DMA_Init+0xb6>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a34      	ldr	r2, [pc, #208]	@ (8001914 <HAL_DMA_Init+0x154>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d017      	beq.n	8001876 <HAL_DMA_Init+0xb6>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a33      	ldr	r2, [pc, #204]	@ (8001918 <HAL_DMA_Init+0x158>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d012      	beq.n	8001876 <HAL_DMA_Init+0xb6>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a31      	ldr	r2, [pc, #196]	@ (800191c <HAL_DMA_Init+0x15c>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d00d      	beq.n	8001876 <HAL_DMA_Init+0xb6>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a30      	ldr	r2, [pc, #192]	@ (8001920 <HAL_DMA_Init+0x160>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d008      	beq.n	8001876 <HAL_DMA_Init+0xb6>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a2e      	ldr	r2, [pc, #184]	@ (8001924 <HAL_DMA_Init+0x164>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d003      	beq.n	8001876 <HAL_DMA_Init+0xb6>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a2d      	ldr	r2, [pc, #180]	@ (8001928 <HAL_DMA_Init+0x168>)
 8001874:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2200      	movs	r2, #0
 800187a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2202      	movs	r2, #2
 8001882:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	695a      	ldr	r2, [r3, #20]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f042 0206 	orr.w	r2, r2, #6
 8001894:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8001896:	e00f      	b.n	80018b8 <HAL_DMA_Init+0xf8>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001898:	f7ff fdb2 	bl	8001400 <HAL_GetTick>
 800189c:	4602      	mov	r2, r0
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	2b05      	cmp	r3, #5
 80018a4:	d908      	bls.n	80018b8 <HAL_DMA_Init+0xf8>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2210      	movs	r2, #16
 80018aa:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2203      	movs	r2, #3
 80018b0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e015      	b.n	80018e4 <HAL_DMA_Init+0x124>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	695b      	ldr	r3, [r3, #20]
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d1e8      	bne.n	8001898 <HAL_DMA_Init+0xd8>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f000 fb3c 	bl	8001f44 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2200      	movs	r2, #0
 80018d8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2201      	movs	r2, #1
 80018de:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80018e2:	2300      	movs	r3, #0
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3710      	adds	r7, #16
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40020050 	.word	0x40020050
 80018f0:	400200d0 	.word	0x400200d0
 80018f4:	40020150 	.word	0x40020150
 80018f8:	400201d0 	.word	0x400201d0
 80018fc:	40020250 	.word	0x40020250
 8001900:	400202d0 	.word	0x400202d0
 8001904:	40020350 	.word	0x40020350
 8001908:	400203d0 	.word	0x400203d0
 800190c:	40021050 	.word	0x40021050
 8001910:	400210d0 	.word	0x400210d0
 8001914:	40021150 	.word	0x40021150
 8001918:	400211d0 	.word	0x400211d0
 800191c:	40021250 	.word	0x40021250
 8001920:	400212d0 	.word	0x400212d0
 8001924:	40021350 	.word	0x40021350
 8001928:	400213d0 	.word	0x400213d0

0800192c <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
 8001938:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d101      	bne.n	8001944 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	e04f      	b.n	80019e4 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800194a:	2b01      	cmp	r3, #1
 800194c:	d101      	bne.n	8001952 <HAL_DMA_Start_IT+0x26>
 800194e:	2302      	movs	r3, #2
 8001950:	e048      	b.n	80019e4 <HAL_DMA_Start_IT+0xb8>
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	2201      	movs	r2, #1
 8001956:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001960:	b2db      	uxtb	r3, r3
 8001962:	2b01      	cmp	r3, #1
 8001964:	d136      	bne.n	80019d4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	2202      	movs	r2, #2
 800196a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	2200      	movs	r2, #0
 8001972:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	68b9      	ldr	r1, [r7, #8]
 800197a:	68f8      	ldr	r0, [r7, #12]
 800197c:	f000 fabc 	bl	8001ef8 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	695a      	ldr	r2, [r3, #20]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 800198e:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001994:	2b00      	cmp	r3, #0
 8001996:	d007      	beq.n	80019a8 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	695a      	ldr	r2, [r3, #20]
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80019a6:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d007      	beq.n	80019c0 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	695a      	ldr	r2, [r3, #20]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80019be:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	695a      	ldr	r2, [r3, #20]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f042 0201 	orr.w	r2, r2, #1
 80019ce:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80019d0:	2300      	movs	r3, #0
 80019d2:	e007      	b.n	80019e4 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	2240      	movs	r2, #64	@ 0x40
 80019d8:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	2200      	movs	r2, #0
 80019de:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3710      	adds	r7, #16
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}

080019ec <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80019f4:	f7ff fd04 	bl	8001400 <HAL_GetTick>
 80019f8:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d101      	bne.n	8001a04 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e06b      	b.n	8001adc <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d008      	beq.n	8001a22 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2220      	movs	r2, #32
 8001a14:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e05c      	b.n	8001adc <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	695a      	ldr	r2, [r3, #20]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f042 0204 	orr.w	r2, r2, #4
 8001a30:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2205      	movs	r2, #5
 8001a36:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001a3a:	e020      	b.n	8001a7e <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001a3c:	f7ff fce0 	bl	8001400 <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	2b05      	cmp	r3, #5
 8001a48:	d919      	bls.n	8001a7e <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4e:	f043 0210 	orr.w	r2, r3, #16
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2203      	movs	r2, #3
 8001a5a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d003      	beq.n	8001a72 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a6e:	2201      	movs	r2, #1
 8001a70:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2200      	movs	r2, #0
 8001a76:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e02e      	b.n	8001adc <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	691b      	ldr	r3, [r3, #16]
 8001a84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d0d7      	beq.n	8001a3c <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	695a      	ldr	r2, [r3, #20]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f042 0202 	orr.w	r2, r2, #2
 8001a9a:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2204      	movs	r2, #4
 8001aa0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8001aac:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001aba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d007      	beq.n	8001ad2 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8001ada:	2300      	movs	r3, #0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d101      	bne.n	8001af6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e019      	b.n	8001b2a <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d004      	beq.n	8001b0c <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2220      	movs	r2, #32
 8001b06:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e00e      	b.n	8001b2a <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2204      	movs	r2, #4
 8001b10:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	695b      	ldr	r3, [r3, #20]
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	6812      	ldr	r2, [r2, #0]
 8001b1e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b22:	f043 0304 	orr.w	r3, r3, #4
 8001b26:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr

08001b36 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8001b36:	b580      	push	{r7, lr}
 8001b38:	b086      	sub	sp, #24
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001b46:	f023 030f 	bic.w	r3, r3, #15
 8001b4a:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b54:	3b50      	subs	r3, #80	@ 0x50
 8001b56:	09db      	lsrs	r3, r3, #7
 8001b58:	f003 031f 	and.w	r3, r3, #31
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b62:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	693a      	ldr	r2, [r7, #16]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	f000 813b 	beq.w	8001dec <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	691b      	ldr	r3, [r3, #16]
 8001b7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d011      	beq.n	8001ba8 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	695b      	ldr	r3, [r3, #20]
 8001b8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d00a      	beq.n	8001ba8 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b9a:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ba0:	f043 0201 	orr.w	r2, r3, #1
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	691b      	ldr	r3, [r3, #16]
 8001bae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d011      	beq.n	8001bda <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	695b      	ldr	r3, [r3, #20]
 8001bbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d00a      	beq.n	8001bda <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001bcc:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd2:	f043 0202 	orr.w	r2, r3, #2
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	691b      	ldr	r3, [r3, #16]
 8001be0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d011      	beq.n	8001c0c <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	695b      	ldr	r3, [r3, #20]
 8001bee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d00a      	beq.n	8001c0c <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001bfe:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c04:	f043 0204 	orr.w	r2, r3, #4
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	691b      	ldr	r3, [r3, #16]
 8001c12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d011      	beq.n	8001c3e <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	695b      	ldr	r3, [r3, #20]
 8001c20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d00a      	beq.n	8001c3e <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c30:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c36:	f043 0208 	orr.w	r2, r3, #8
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	691b      	ldr	r3, [r3, #16]
 8001c44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d013      	beq.n	8001c74 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	695b      	ldr	r3, [r3, #20]
 8001c52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d00c      	beq.n	8001c74 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c62:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d003      	beq.n	8001c74 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d04c      	beq.n	8001d1c <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	695b      	ldr	r3, [r3, #20]
 8001c88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d045      	beq.n	8001d1c <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c98:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	2b04      	cmp	r3, #4
 8001ca4:	d12e      	bne.n	8001d04 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	695a      	ldr	r2, [r3, #20]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001cb4:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	695a      	ldr	r2, [r3, #20]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f042 0202 	orr.w	r2, r2, #2
 8001cc4:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2201      	movs	r2, #1
 8001cca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001cd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d007      	beq.n	8001cea <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001cde:	2201      	movs	r2, #1
 8001ce0:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d07a      	beq.n	8001df0 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	4798      	blx	r3
        }

        return;
 8001d02:	e075      	b.n	8001df0 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2205      	movs	r2, #5
 8001d08:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d003      	beq.n	8001d1c <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	691b      	ldr	r3, [r3, #16]
 8001d22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d039      	beq.n	8001d9e <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	695b      	ldr	r3, [r3, #20]
 8001d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d032      	beq.n	8001d9e <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d012      	beq.n	8001d6a <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d116      	bne.n	8001d7c <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d111      	bne.n	8001d7c <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d64:	2201      	movs	r2, #1
 8001d66:	731a      	strb	r2, [r3, #12]
 8001d68:	e008      	b.n	8001d7c <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d103      	bne.n	8001d7c <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2201      	movs	r2, #1
 8001d78:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001d84:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d025      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	695a      	ldr	r2, [r3, #20]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f042 0202 	orr.w	r2, r2, #2
 8001db4:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2201      	movs	r2, #1
 8001dba:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d003      	beq.n	8001dd2 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dce:	2201      	movs	r2, #1
 8001dd0:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d007      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	4798      	blx	r3
 8001dea:	e002      	b.n	8001df2 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8001dec:	bf00      	nop
 8001dee:	e000      	b.n	8001df2 <HAL_DMA_IRQHandler+0x2bc>
        return;
 8001df0:	bf00      	nop
    }
  }
}
 8001df2:	3718      	adds	r7, #24
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <HAL_DMA_RegisterCallback>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *const hdma,
                                           HAL_DMA_CallbackIDTypeDef CallbackID,
                                           void (*const pCallback)(DMA_HandleTypeDef *const _hdma))
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b087      	sub	sp, #28
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	460b      	mov	r3, r1
 8001e02:	607a      	str	r2, [r7, #4]
 8001e04:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001e06:	2300      	movs	r3, #0
 8001e08:	75fb      	strb	r3, [r7, #23]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d101      	bne.n	8001e14 <HAL_DMA_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e02f      	b.n	8001e74 <HAL_DMA_RegisterCallback+0x7c>
  }

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d126      	bne.n	8001e6e <HAL_DMA_RegisterCallback+0x76>
  {
    /* Check callback ID */
    switch (CallbackID)
 8001e20:	7afb      	ldrb	r3, [r7, #11]
 8001e22:	2b04      	cmp	r3, #4
 8001e24:	d820      	bhi.n	8001e68 <HAL_DMA_RegisterCallback+0x70>
 8001e26:	a201      	add	r2, pc, #4	@ (adr r2, 8001e2c <HAL_DMA_RegisterCallback+0x34>)
 8001e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e2c:	08001e41 	.word	0x08001e41
 8001e30:	08001e49 	.word	0x08001e49
 8001e34:	08001e51 	.word	0x08001e51
 8001e38:	08001e59 	.word	0x08001e59
 8001e3c:	08001e61 	.word	0x08001e61
    {
      case HAL_DMA_XFER_CPLT_CB_ID:
      {
        /* Register transfer complete callback */
        hdma->XferCpltCallback = pCallback;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8001e46:	e014      	b.n	8001e72 <HAL_DMA_RegisterCallback+0x7a>
      }

      case HAL_DMA_XFER_HALFCPLT_CB_ID:
      {
        /* Register half transfer callback */
        hdma->XferHalfCpltCallback = pCallback;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8001e4e:	e010      	b.n	8001e72 <HAL_DMA_RegisterCallback+0x7a>
      }

      case HAL_DMA_XFER_ERROR_CB_ID:
      {
        /* Register transfer error callback */
        hdma->XferErrorCallback = pCallback;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8001e56:	e00c      	b.n	8001e72 <HAL_DMA_RegisterCallback+0x7a>
      }

      case HAL_DMA_XFER_ABORT_CB_ID:
      {
        /* Register abort callback */
        hdma->XferAbortCallback = pCallback;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8001e5e:	e008      	b.n	8001e72 <HAL_DMA_RegisterCallback+0x7a>
      }

      case HAL_DMA_XFER_SUSPEND_CB_ID:
      {
        /* Register suspend callback */
        hdma->XferSuspendCallback = pCallback;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8001e66:	e004      	b.n	8001e72 <HAL_DMA_RegisterCallback+0x7a>
      }

      default:
      {
        /* Update error status */
        status = HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	75fb      	strb	r3, [r7, #23]
        break;
 8001e6c:	e001      	b.n	8001e72 <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    /* Update error status */
    status =  HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001e72:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	371c      	adds	r7, #28
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d101      	bne.n	8001e94 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e02b      	b.n	8001eec <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001e9c:	f023 030f 	bic.w	r3, r3, #15
 8001ea0:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001eaa:	3b50      	subs	r3, #80	@ 0x50
 8001eac:	09db      	lsrs	r3, r3, #7
 8001eae:	f003 031f 	and.w	r3, r3, #31
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb8:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	f003 0310 	and.w	r3, r3, #16
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d012      	beq.n	8001eea <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	f003 0311 	and.w	r3, r3, #17
 8001eca:	2b11      	cmp	r3, #17
 8001ecc:	d106      	bne.n	8001edc <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	685a      	ldr	r2, [r3, #4]
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	431a      	orrs	r2, r3
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	e006      	b.n	8001eea <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	685a      	ldr	r2, [r3, #4]
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	43db      	mvns	r3, r3
 8001ee4:	401a      	ands	r2, r3
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8001eea:	2300      	movs	r3, #0
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3714      	adds	r7, #20
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b085      	sub	sp, #20
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	607a      	str	r2, [r7, #4]
 8001f04:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f0c:	0c1b      	lsrs	r3, r3, #16
 8001f0e:	041b      	lsls	r3, r3, #16
 8001f10:	683a      	ldr	r2, [r7, #0]
 8001f12:	b291      	uxth	r1, r2
 8001f14:	68fa      	ldr	r2, [r7, #12]
 8001f16:	6812      	ldr	r2, [r2, #0]
 8001f18:	430b      	orrs	r3, r1
 8001f1a:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8001f24:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	68ba      	ldr	r2, [r7, #8]
 8001f2c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001f36:	bf00      	nop
 8001f38:	3714      	adds	r7, #20
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
	...

08001f44 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6a1b      	ldr	r3, [r3, #32]
 8001f50:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	695b      	ldr	r3, [r3, #20]
 8001f58:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	68fa      	ldr	r2, [r7, #12]
 8001f62:	430a      	orrs	r2, r1
 8001f64:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	695a      	ldr	r2, [r3, #20]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	69db      	ldr	r3, [r3, #28]
 8001f6e:	431a      	orrs	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	691b      	ldr	r3, [r3, #16]
 8001f74:	431a      	orrs	r2, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	699b      	ldr	r3, [r3, #24]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a82      	ldr	r2, [pc, #520]	@ (800218c <DMA_Init+0x248>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d04a      	beq.n	800201e <DMA_Init+0xda>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a80      	ldr	r2, [pc, #512]	@ (8002190 <DMA_Init+0x24c>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d045      	beq.n	800201e <DMA_Init+0xda>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a7f      	ldr	r2, [pc, #508]	@ (8002194 <DMA_Init+0x250>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d040      	beq.n	800201e <DMA_Init+0xda>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a7d      	ldr	r2, [pc, #500]	@ (8002198 <DMA_Init+0x254>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d03b      	beq.n	800201e <DMA_Init+0xda>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a7c      	ldr	r2, [pc, #496]	@ (800219c <DMA_Init+0x258>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d036      	beq.n	800201e <DMA_Init+0xda>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a7a      	ldr	r2, [pc, #488]	@ (80021a0 <DMA_Init+0x25c>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d031      	beq.n	800201e <DMA_Init+0xda>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a79      	ldr	r2, [pc, #484]	@ (80021a4 <DMA_Init+0x260>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d02c      	beq.n	800201e <DMA_Init+0xda>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a77      	ldr	r2, [pc, #476]	@ (80021a8 <DMA_Init+0x264>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d027      	beq.n	800201e <DMA_Init+0xda>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a76      	ldr	r2, [pc, #472]	@ (80021ac <DMA_Init+0x268>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d022      	beq.n	800201e <DMA_Init+0xda>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a74      	ldr	r2, [pc, #464]	@ (80021b0 <DMA_Init+0x26c>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d01d      	beq.n	800201e <DMA_Init+0xda>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a73      	ldr	r2, [pc, #460]	@ (80021b4 <DMA_Init+0x270>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d018      	beq.n	800201e <DMA_Init+0xda>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a71      	ldr	r2, [pc, #452]	@ (80021b8 <DMA_Init+0x274>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d013      	beq.n	800201e <DMA_Init+0xda>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a70      	ldr	r2, [pc, #448]	@ (80021bc <DMA_Init+0x278>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d00e      	beq.n	800201e <DMA_Init+0xda>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a6e      	ldr	r2, [pc, #440]	@ (80021c0 <DMA_Init+0x27c>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d009      	beq.n	800201e <DMA_Init+0xda>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a6d      	ldr	r2, [pc, #436]	@ (80021c4 <DMA_Init+0x280>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d004      	beq.n	800201e <DMA_Init+0xda>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a6b      	ldr	r2, [pc, #428]	@ (80021c8 <DMA_Init+0x284>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d101      	bne.n	8002022 <DMA_Init+0xde>
 800201e:	2301      	movs	r3, #1
 8002020:	e000      	b.n	8002024 <DMA_Init+0xe0>
 8002022:	2300      	movs	r3, #0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d012      	beq.n	800204e <DMA_Init+0x10a>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002030:	3b01      	subs	r3, #1
 8002032:	051b      	lsls	r3, r3, #20
 8002034:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8002038:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800203e:	3b01      	subs	r3, #1
 8002040:	011b      	lsls	r3, r3, #4
 8002042:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8002046:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8002048:	68fa      	ldr	r2, [r7, #12]
 800204a:	4313      	orrs	r3, r2
 800204c:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Transfer Register 1 (CTR1) */
#if defined (DMA_CTR1_SSEC)
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
#else
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA_CTR1_SSEC */

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	689a      	ldr	r2, [r3, #8]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	b2db      	uxtb	r3, r3
 8002060:	431a      	orrs	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002066:	4313      	orrs	r3, r2
 8002068:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	68db      	ldr	r3, [r3, #12]
 800206e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002072:	d159      	bne.n	8002128 <DMA_Init+0x1e4>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a44      	ldr	r2, [pc, #272]	@ (800218c <DMA_Init+0x248>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d04a      	beq.n	8002114 <DMA_Init+0x1d0>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a43      	ldr	r2, [pc, #268]	@ (8002190 <DMA_Init+0x24c>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d045      	beq.n	8002114 <DMA_Init+0x1d0>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a41      	ldr	r2, [pc, #260]	@ (8002194 <DMA_Init+0x250>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d040      	beq.n	8002114 <DMA_Init+0x1d0>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a40      	ldr	r2, [pc, #256]	@ (8002198 <DMA_Init+0x254>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d03b      	beq.n	8002114 <DMA_Init+0x1d0>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a3e      	ldr	r2, [pc, #248]	@ (800219c <DMA_Init+0x258>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d036      	beq.n	8002114 <DMA_Init+0x1d0>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a3d      	ldr	r2, [pc, #244]	@ (80021a0 <DMA_Init+0x25c>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d031      	beq.n	8002114 <DMA_Init+0x1d0>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a3b      	ldr	r2, [pc, #236]	@ (80021a4 <DMA_Init+0x260>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d02c      	beq.n	8002114 <DMA_Init+0x1d0>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a3a      	ldr	r2, [pc, #232]	@ (80021a8 <DMA_Init+0x264>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d027      	beq.n	8002114 <DMA_Init+0x1d0>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a38      	ldr	r2, [pc, #224]	@ (80021ac <DMA_Init+0x268>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d022      	beq.n	8002114 <DMA_Init+0x1d0>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a37      	ldr	r2, [pc, #220]	@ (80021b0 <DMA_Init+0x26c>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d01d      	beq.n	8002114 <DMA_Init+0x1d0>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a35      	ldr	r2, [pc, #212]	@ (80021b4 <DMA_Init+0x270>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d018      	beq.n	8002114 <DMA_Init+0x1d0>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a34      	ldr	r2, [pc, #208]	@ (80021b8 <DMA_Init+0x274>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d013      	beq.n	8002114 <DMA_Init+0x1d0>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a32      	ldr	r2, [pc, #200]	@ (80021bc <DMA_Init+0x278>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d00e      	beq.n	8002114 <DMA_Init+0x1d0>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a31      	ldr	r2, [pc, #196]	@ (80021c0 <DMA_Init+0x27c>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d009      	beq.n	8002114 <DMA_Init+0x1d0>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a2f      	ldr	r2, [pc, #188]	@ (80021c4 <DMA_Init+0x280>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d004      	beq.n	8002114 <DMA_Init+0x1d0>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a2e      	ldr	r2, [pc, #184]	@ (80021c8 <DMA_Init+0x284>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d101      	bne.n	8002118 <DMA_Init+0x1d4>
 8002114:	2301      	movs	r3, #1
 8002116:	e000      	b.n	800211a <DMA_Init+0x1d6>
 8002118:	2300      	movs	r3, #0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d00d      	beq.n	800213a <DMA_Init+0x1f6>
    {
      tmpreg |= DMA_CTR2_DREQ;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002124:	60fb      	str	r3, [r7, #12]
 8002126:	e008      	b.n	800213a <DMA_Init+0x1f6>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002130:	d103      	bne.n	800213a <DMA_Init+0x1f6>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002138:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Set DMA channel operation mode */
  tmpreg |= hdma->Init.Mode;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	4313      	orrs	r3, r2
 8002142:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800214a:	4b20      	ldr	r3, [pc, #128]	@ (80021cc <DMA_Init+0x288>)
 800214c:	4013      	ands	r3, r2
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	6812      	ldr	r2, [r2, #0]
 8002152:	68f9      	ldr	r1, [r7, #12]
 8002154:	430b      	orrs	r3, r1
 8002156:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2200      	movs	r2, #0
 800215e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a0f      	ldr	r2, [pc, #60]	@ (80021a4 <DMA_Init+0x260>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d00e      	beq.n	8002188 <DMA_Init+0x244>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a0e      	ldr	r2, [pc, #56]	@ (80021a8 <DMA_Init+0x264>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d009      	beq.n	8002188 <DMA_Init+0x244>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a12      	ldr	r2, [pc, #72]	@ (80021c4 <DMA_Init+0x280>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d004      	beq.n	8002188 <DMA_Init+0x244>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a11      	ldr	r2, [pc, #68]	@ (80021c8 <DMA_Init+0x284>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d123      	bne.n	80021d0 <DMA_Init+0x28c>
 8002188:	2301      	movs	r3, #1
 800218a:	e022      	b.n	80021d2 <DMA_Init+0x28e>
 800218c:	40020050 	.word	0x40020050
 8002190:	400200d0 	.word	0x400200d0
 8002194:	40020150 	.word	0x40020150
 8002198:	400201d0 	.word	0x400201d0
 800219c:	40020250 	.word	0x40020250
 80021a0:	400202d0 	.word	0x400202d0
 80021a4:	40020350 	.word	0x40020350
 80021a8:	400203d0 	.word	0x400203d0
 80021ac:	40021050 	.word	0x40021050
 80021b0:	400210d0 	.word	0x400210d0
 80021b4:	40021150 	.word	0x40021150
 80021b8:	400211d0 	.word	0x400211d0
 80021bc:	40021250 	.word	0x40021250
 80021c0:	400212d0 	.word	0x400212d0
 80021c4:	40021350 	.word	0x40021350
 80021c8:	400213d0 	.word	0x400213d0
 80021cc:	3cc02100 	.word	0x3cc02100
 80021d0:	2300      	movs	r3, #0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d007      	beq.n	80021e6 <DMA_Init+0x2a2>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2200      	movs	r2, #0
 80021dc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2200      	movs	r2, #0
 80021e4:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2200      	movs	r2, #0
 80021ec:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80021ee:	bf00      	nop
 80021f0:	3714      	adds	r7, #20
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop

080021fc <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d003      	beq.n	8002212 <HAL_DMAEx_List_Start_IT+0x16>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800220e:	2b00      	cmp	r3, #0
 8002210:	d101      	bne.n	8002216 <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e082      	b.n	800231c <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800221c:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	695b      	ldr	r3, [r3, #20]
 8002224:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002228:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 800222a:	7dfb      	ldrb	r3, [r7, #23]
 800222c:	2b01      	cmp	r3, #1
 800222e:	d005      	beq.n	800223c <HAL_DMAEx_List_Start_IT+0x40>
 8002230:	7dfb      	ldrb	r3, [r7, #23]
 8002232:	2b02      	cmp	r3, #2
 8002234:	d16a      	bne.n	800230c <HAL_DMAEx_List_Start_IT+0x110>
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d067      	beq.n	800230c <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002242:	b2db      	uxtb	r3, r3
 8002244:	2b01      	cmp	r3, #1
 8002246:	d157      	bne.n	80022f8 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800224e:	2b01      	cmp	r3, #1
 8002250:	d101      	bne.n	8002256 <HAL_DMAEx_List_Start_IT+0x5a>
 8002252:	2302      	movs	r3, #2
 8002254:	e062      	b.n	800231c <HAL_DMAEx_List_Start_IT+0x120>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2201      	movs	r2, #1
 800225a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2202      	movs	r2, #2
 8002262:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800226a:	2202      	movs	r2, #2
 800226c:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002278:	2200      	movs	r2, #0
 800227a:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	695a      	ldr	r2, [r3, #20]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 800228a:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002290:	2b00      	cmp	r3, #0
 8002292:	d007      	beq.n	80022a4 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	695a      	ldr	r2, [r3, #20]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80022a2:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d007      	beq.n	80022bc <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	695a      	ldr	r2, [r3, #20]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80022ba:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f107 010c 	add.w	r1, r7, #12
 80022c6:	2200      	movs	r2, #0
 80022c8:	4618      	mov	r0, r3
 80022ca:	f000 f863 	bl	8002394 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4619      	mov	r1, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	0c0b      	lsrs	r3, r1, #16
 80022dc:	041b      	lsls	r3, r3, #16
 80022de:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	461a      	mov	r2, r3
 80022e8:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80022ec:	4013      	ands	r3, r2
 80022ee:	68f9      	ldr	r1, [r7, #12]
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	6812      	ldr	r2, [r2, #0]
 80022f4:	430b      	orrs	r3, r1
 80022f6:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	695a      	ldr	r2, [r3, #20]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f042 0201 	orr.w	r2, r2, #1
 8002306:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8002308:	2300      	movs	r3, #0
 800230a:	e007      	b.n	800231c <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2240      	movs	r2, #64	@ 0x40
 8002310:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
}
 800231c:	4618      	mov	r0, r3
 800231e:	3718      	adds	r7, #24
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}

08002324 <HAL_DMAEx_ConfigTrigger>:
  * @param  pConfigTrigger : Pointer to a DMA_TriggerConfTypeDef structure that contains the trigger configuration.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigTrigger(DMA_HandleTypeDef *const hdma,
                                          DMA_TriggerConfTypeDef const *const pConfigTrigger)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
  /* Check the DMA peripheral handle and trigger parameters */
  if ((hdma == NULL) || (pConfigTrigger == NULL))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d002      	beq.n	800233a <HAL_DMAEx_ConfigTrigger+0x16>
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d101      	bne.n	800233e <HAL_DMAEx_ConfigTrigger+0x1a>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e023      	b.n	8002386 <HAL_DMAEx_ConfigTrigger+0x62>
  assert_param(IS_DMA_TRIGGER_POLARITY(pConfigTrigger->TriggerPolarity));
  assert_param(IS_DMA_TRIGGER_MODE(pConfigTrigger->TriggerMode));
  assert_param(IS_DMA_TRIGGER_SELECTION(pConfigTrigger->TriggerSelection));

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002344:	b2db      	uxtb	r3, r3
 8002346:	2b01      	cmp	r3, #1
 8002348:	d115      	bne.n	8002376 <HAL_DMAEx_ConfigTrigger+0x52>
  {
    MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM),
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002350:	f023 734f 	bic.w	r3, r3, #54263808	@ 0x33c0000
 8002354:	f423 3370 	bic.w	r3, r3, #245760	@ 0x3c000
 8002358:	683a      	ldr	r2, [r7, #0]
 800235a:	6851      	ldr	r1, [r2, #4]
 800235c:	683a      	ldr	r2, [r7, #0]
 800235e:	6812      	ldr	r2, [r2, #0]
 8002360:	4311      	orrs	r1, r2
 8002362:	683a      	ldr	r2, [r7, #0]
 8002364:	6892      	ldr	r2, [r2, #8]
 8002366:	0412      	lsls	r2, r2, #16
 8002368:	4311      	orrs	r1, r2
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	6812      	ldr	r2, [r2, #0]
 800236e:	430b      	orrs	r3, r1
 8002370:	6453      	str	r3, [r2, #68]	@ 0x44
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8002372:	2300      	movs	r3, #0
 8002374:	e007      	b.n	8002386 <HAL_DMAEx_ConfigTrigger+0x62>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2240      	movs	r2, #64	@ 0x40
 800237a:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
}
 8002386:	4618      	mov	r0, r3
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
	...

08002394 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	60f8      	str	r0, [r7, #12]
 800239c:	60b9      	str	r1, [r7, #8]
 800239e:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	6a1b      	ldr	r3, [r3, #32]
 80023a4:	f003 0302 	and.w	r3, r3, #2
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d00c      	beq.n	80023c6 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d002      	beq.n	80023b8 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	4a0d      	ldr	r2, [pc, #52]	@ (80023ec <DMA_List_GetCLLRNodeInfo+0x58>)
 80023b6:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d00f      	beq.n	80023de <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2207      	movs	r2, #7
 80023c2:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 80023c4:	e00b      	b.n	80023de <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d002      	beq.n	80023d2 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	4a08      	ldr	r2, [pc, #32]	@ (80023f0 <DMA_List_GetCLLRNodeInfo+0x5c>)
 80023d0:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d002      	beq.n	80023de <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2205      	movs	r2, #5
 80023dc:	601a      	str	r2, [r3, #0]
}
 80023de:	bf00      	nop
 80023e0:	3714      	adds	r7, #20
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	fe010000 	.word	0xfe010000
 80023f0:	f8010000 	.word	0xf8010000

080023f4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b087      	sub	sp, #28
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80023fe:	2300      	movs	r3, #0
 8002400:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002402:	e136      	b.n	8002672 <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	2101      	movs	r1, #1
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	fa01 f303 	lsl.w	r3, r1, r3
 8002410:	4013      	ands	r3, r2
 8002412:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2b00      	cmp	r3, #0
 8002418:	f000 8128 	beq.w	800266c <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	2b02      	cmp	r3, #2
 8002422:	d003      	beq.n	800242c <HAL_GPIO_Init+0x38>
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	2b12      	cmp	r3, #18
 800242a:	d125      	bne.n	8002478 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	08da      	lsrs	r2, r3, #3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	3208      	adds	r2, #8
 8002434:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002438:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	f003 0307 	and.w	r3, r3, #7
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	220f      	movs	r2, #15
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	43db      	mvns	r3, r3
 800244a:	697a      	ldr	r2, [r7, #20]
 800244c:	4013      	ands	r3, r2
 800244e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	691b      	ldr	r3, [r3, #16]
 8002454:	f003 020f 	and.w	r2, r3, #15
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	697a      	ldr	r2, [r7, #20]
 8002466:	4313      	orrs	r3, r2
 8002468:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	08da      	lsrs	r2, r3, #3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	3208      	adds	r2, #8
 8002472:	6979      	ldr	r1, [r7, #20]
 8002474:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	2203      	movs	r2, #3
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	43db      	mvns	r3, r3
 800248a:	697a      	ldr	r2, [r7, #20]
 800248c:	4013      	ands	r3, r2
 800248e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f003 0203 	and.w	r2, r3, #3
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	697a      	ldr	r2, [r7, #20]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	697a      	ldr	r2, [r7, #20]
 80024aa:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d00b      	beq.n	80024cc <HAL_GPIO_Init+0xd8>
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d007      	beq.n	80024cc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80024c0:	2b11      	cmp	r3, #17
 80024c2:	d003      	beq.n	80024cc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	2b12      	cmp	r3, #18
 80024ca:	d130      	bne.n	800252e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	2203      	movs	r2, #3
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	43db      	mvns	r3, r3
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	4013      	ands	r3, r2
 80024e2:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	68da      	ldr	r2, [r3, #12]
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	fa02 f303 	lsl.w	r3, r2, r3
 80024f0:	697a      	ldr	r2, [r7, #20]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	697a      	ldr	r2, [r7, #20]
 80024fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002502:	2201      	movs	r2, #1
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	fa02 f303 	lsl.w	r3, r2, r3
 800250a:	43db      	mvns	r3, r3
 800250c:	697a      	ldr	r2, [r7, #20]
 800250e:	4013      	ands	r3, r2
 8002510:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	091b      	lsrs	r3, r3, #4
 8002518:	f003 0201 	and.w	r2, r3, #1
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	fa02 f303 	lsl.w	r3, r2, r3
 8002522:	697a      	ldr	r2, [r7, #20]
 8002524:	4313      	orrs	r3, r2
 8002526:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	697a      	ldr	r2, [r7, #20]
 800252c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	2b03      	cmp	r3, #3
 8002534:	d017      	beq.n	8002566 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	2203      	movs	r2, #3
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	43db      	mvns	r3, r3
 8002548:	697a      	ldr	r2, [r7, #20]
 800254a:	4013      	ands	r3, r2
 800254c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	689a      	ldr	r2, [r3, #8]
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	fa02 f303 	lsl.w	r3, r2, r3
 800255a:	697a      	ldr	r2, [r7, #20]
 800255c:	4313      	orrs	r3, r2
 800255e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d07c      	beq.n	800266c <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002572:	4a47      	ldr	r2, [pc, #284]	@ (8002690 <HAL_GPIO_Init+0x29c>)
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	089b      	lsrs	r3, r3, #2
 8002578:	3318      	adds	r3, #24
 800257a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800257e:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	f003 0303 	and.w	r3, r3, #3
 8002586:	00db      	lsls	r3, r3, #3
 8002588:	220f      	movs	r2, #15
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	43db      	mvns	r3, r3
 8002590:	697a      	ldr	r2, [r7, #20]
 8002592:	4013      	ands	r3, r2
 8002594:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	0a9a      	lsrs	r2, r3, #10
 800259a:	4b3e      	ldr	r3, [pc, #248]	@ (8002694 <HAL_GPIO_Init+0x2a0>)
 800259c:	4013      	ands	r3, r2
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	f002 0203 	and.w	r2, r2, #3
 80025a4:	00d2      	lsls	r2, r2, #3
 80025a6:	4093      	lsls	r3, r2
 80025a8:	697a      	ldr	r2, [r7, #20]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80025ae:	4938      	ldr	r1, [pc, #224]	@ (8002690 <HAL_GPIO_Init+0x29c>)
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	089b      	lsrs	r3, r3, #2
 80025b4:	3318      	adds	r3, #24
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80025bc:	4b34      	ldr	r3, [pc, #208]	@ (8002690 <HAL_GPIO_Init+0x29c>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	43db      	mvns	r3, r3
 80025c6:	697a      	ldr	r2, [r7, #20]
 80025c8:	4013      	ands	r3, r2
 80025ca:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d003      	beq.n	80025e0 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 80025d8:	697a      	ldr	r2, [r7, #20]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	4313      	orrs	r3, r2
 80025de:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80025e0:	4a2b      	ldr	r2, [pc, #172]	@ (8002690 <HAL_GPIO_Init+0x29c>)
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80025e6:	4b2a      	ldr	r3, [pc, #168]	@ (8002690 <HAL_GPIO_Init+0x29c>)
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	43db      	mvns	r3, r3
 80025f0:	697a      	ldr	r2, [r7, #20]
 80025f2:	4013      	ands	r3, r2
 80025f4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d003      	beq.n	800260a <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8002602:	697a      	ldr	r2, [r7, #20]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	4313      	orrs	r3, r2
 8002608:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800260a:	4a21      	ldr	r2, [pc, #132]	@ (8002690 <HAL_GPIO_Init+0x29c>)
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002610:	4b1f      	ldr	r3, [pc, #124]	@ (8002690 <HAL_GPIO_Init+0x29c>)
 8002612:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002616:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	43db      	mvns	r3, r3
 800261c:	697a      	ldr	r2, [r7, #20]
 800261e:	4013      	ands	r3, r2
 8002620:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d003      	beq.n	8002636 <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 800262e:	697a      	ldr	r2, [r7, #20]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	4313      	orrs	r3, r2
 8002634:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002636:	4a16      	ldr	r2, [pc, #88]	@ (8002690 <HAL_GPIO_Init+0x29c>)
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800263e:	4b14      	ldr	r3, [pc, #80]	@ (8002690 <HAL_GPIO_Init+0x29c>)
 8002640:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002644:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	43db      	mvns	r3, r3
 800264a:	697a      	ldr	r2, [r7, #20]
 800264c:	4013      	ands	r3, r2
 800264e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d003      	beq.n	8002664 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 800265c:	697a      	ldr	r2, [r7, #20]
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	4313      	orrs	r3, r2
 8002662:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002664:	4a0a      	ldr	r2, [pc, #40]	@ (8002690 <HAL_GPIO_Init+0x29c>)
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	3301      	adds	r3, #1
 8002670:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	fa22 f303 	lsr.w	r3, r2, r3
 800267c:	2b00      	cmp	r3, #0
 800267e:	f47f aec1 	bne.w	8002404 <HAL_GPIO_Init+0x10>
  }
}
 8002682:	bf00      	nop
 8002684:	bf00      	nop
 8002686:	371c      	adds	r7, #28
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr
 8002690:	44022000 	.word	0x44022000
 8002694:	002f7f7f 	.word	0x002f7f7f

08002698 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002698:	b480      	push	{r7}
 800269a:	b085      	sub	sp, #20
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	460b      	mov	r3, r1
 80026a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	691a      	ldr	r2, [r3, #16]
 80026a8:	887b      	ldrh	r3, [r7, #2]
 80026aa:	4013      	ands	r3, r2
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d002      	beq.n	80026b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026b0:	2301      	movs	r3, #1
 80026b2:	73fb      	strb	r3, [r7, #15]
 80026b4:	e001      	b.n	80026ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80026b6:	2300      	movs	r3, #0
 80026b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3714      	adds	r7, #20
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	460b      	mov	r3, r1
 80026d2:	807b      	strh	r3, [r7, #2]
 80026d4:	4613      	mov	r3, r2
 80026d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026d8:	787b      	ldrb	r3, [r7, #1]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d003      	beq.n	80026e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80026de:	887a      	ldrh	r2, [r7, #2]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80026e4:	e002      	b.n	80026ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80026e6:	887a      	ldrh	r2, [r7, #2]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80026ec:	bf00      	nop
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32H5 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b085      	sub	sp, #20
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	460b      	mov	r3, r1
 8002702:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	695b      	ldr	r3, [r3, #20]
 8002708:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800270a:	887a      	ldrh	r2, [r7, #2]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	4013      	ands	r3, r2
 8002710:	041a      	lsls	r2, r3, #16
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	43d9      	mvns	r1, r3
 8002716:	887b      	ldrh	r3, [r7, #2]
 8002718:	400b      	ands	r3, r1
 800271a:	431a      	orrs	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	619a      	str	r2, [r3, #24]
}
 8002720:	bf00      	nop
 8002722:	3714      	adds	r7, #20
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 800272c:	b480      	push	{r7}
 800272e:	b085      	sub	sp, #20
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002734:	2300      	movs	r3, #0
 8002736:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8002738:	4b0b      	ldr	r3, [pc, #44]	@ (8002768 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0301 	and.w	r3, r3, #1
 8002740:	2b00      	cmp	r3, #0
 8002742:	d002      	beq.n	800274a <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	73fb      	strb	r3, [r7, #15]
 8002748:	e007      	b.n	800275a <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 800274a:	4b07      	ldr	r3, [pc, #28]	@ (8002768 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f023 0204 	bic.w	r2, r3, #4
 8002752:	4905      	ldr	r1, [pc, #20]	@ (8002768 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4313      	orrs	r3, r2
 8002758:	600b      	str	r3, [r1, #0]
  }

  return status;
 800275a:	7bfb      	ldrb	r3, [r7, #15]
}
 800275c:	4618      	mov	r0, r3
 800275e:	3714      	adds	r7, #20
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr
 8002768:	40030400 	.word	0x40030400

0800276c <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8002770:	4b05      	ldr	r3, [pc, #20]	@ (8002788 <HAL_ICACHE_Enable+0x1c>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a04      	ldr	r2, [pc, #16]	@ (8002788 <HAL_ICACHE_Enable+0x1c>)
 8002776:	f043 0301 	orr.w	r3, r3, #1
 800277a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr
 8002788:	40030400 	.word	0x40030400

0800278c <HAL_PWR_EnterSLEEPMode>:
  * @note   When WFI entry is used, ticks interrupt must be disabled to avoid
  *         unexpected CPU wake up.
  * @retval None.
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	460b      	mov	r3, r1
 8002796:	70fb      	strb	r3, [r7, #3]

  /* Check the parameter */
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002798:	4b09      	ldr	r3, [pc, #36]	@ (80027c0 <HAL_PWR_EnterSLEEPMode+0x34>)
 800279a:	691b      	ldr	r3, [r3, #16]
 800279c:	4a08      	ldr	r2, [pc, #32]	@ (80027c0 <HAL_PWR_EnterSLEEPMode+0x34>)
 800279e:	f023 0304 	bic.w	r3, r3, #4
 80027a2:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry */
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80027a4:	78fb      	ldrb	r3, [r7, #3]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d101      	bne.n	80027ae <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Wait For Interrupt Request */
    __WFI();
 80027aa:	bf30      	wfi
    /* Wait For Event Request */
    __SEV();
    __WFE();
    __WFE();
  }
}
 80027ac:	e002      	b.n	80027b4 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 80027ae:	bf40      	sev
    __WFE();
 80027b0:	bf20      	wfe
    __WFE();
 80027b2:	bf20      	wfe
}
 80027b4:	bf00      	nop
 80027b6:	370c      	adds	r7, #12
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr
 80027c0:	e000ed00 	.word	0xe000ed00

080027c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b088      	sub	sp, #32
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d102      	bne.n	80027d8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	f000 bc28 	b.w	8003028 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027d8:	4b94      	ldr	r3, [pc, #592]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 80027da:	69db      	ldr	r3, [r3, #28]
 80027dc:	f003 0318 	and.w	r3, r3, #24
 80027e0:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80027e2:	4b92      	ldr	r3, [pc, #584]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 80027e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e6:	f003 0303 	and.w	r3, r3, #3
 80027ea:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0310 	and.w	r3, r3, #16
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d05b      	beq.n	80028b0 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	2b08      	cmp	r3, #8
 80027fc:	d005      	beq.n	800280a <HAL_RCC_OscConfig+0x46>
 80027fe:	69fb      	ldr	r3, [r7, #28]
 8002800:	2b18      	cmp	r3, #24
 8002802:	d114      	bne.n	800282e <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8002804:	69bb      	ldr	r3, [r7, #24]
 8002806:	2b02      	cmp	r3, #2
 8002808:	d111      	bne.n	800282e <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	69db      	ldr	r3, [r3, #28]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d102      	bne.n	8002818 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	f000 bc08 	b.w	8003028 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002818:	4b84      	ldr	r3, [pc, #528]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 800281a:	699b      	ldr	r3, [r3, #24]
 800281c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	041b      	lsls	r3, r3, #16
 8002826:	4981      	ldr	r1, [pc, #516]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002828:	4313      	orrs	r3, r2
 800282a:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800282c:	e040      	b.n	80028b0 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	69db      	ldr	r3, [r3, #28]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d023      	beq.n	800287e <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002836:	4b7d      	ldr	r3, [pc, #500]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a7c      	ldr	r2, [pc, #496]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 800283c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002840:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002842:	f7fe fddd 	bl	8001400 <HAL_GetTick>
 8002846:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002848:	e008      	b.n	800285c <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800284a:	f7fe fdd9 	bl	8001400 <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	2b02      	cmp	r3, #2
 8002856:	d901      	bls.n	800285c <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e3e5      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800285c:	4b73      	ldr	r3, [pc, #460]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002864:	2b00      	cmp	r3, #0
 8002866:	d0f0      	beq.n	800284a <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002868:	4b70      	ldr	r3, [pc, #448]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6a1b      	ldr	r3, [r3, #32]
 8002874:	041b      	lsls	r3, r3, #16
 8002876:	496d      	ldr	r1, [pc, #436]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002878:	4313      	orrs	r3, r2
 800287a:	618b      	str	r3, [r1, #24]
 800287c:	e018      	b.n	80028b0 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800287e:	4b6b      	ldr	r3, [pc, #428]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a6a      	ldr	r2, [pc, #424]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002884:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002888:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800288a:	f7fe fdb9 	bl	8001400 <HAL_GetTick>
 800288e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002890:	e008      	b.n	80028a4 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002892:	f7fe fdb5 	bl	8001400 <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	2b02      	cmp	r3, #2
 800289e:	d901      	bls.n	80028a4 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80028a0:	2303      	movs	r3, #3
 80028a2:	e3c1      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80028a4:	4b61      	ldr	r3, [pc, #388]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d1f0      	bne.n	8002892 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0301 	and.w	r3, r3, #1
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	f000 80a0 	beq.w	80029fe <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	2b10      	cmp	r3, #16
 80028c2:	d005      	beq.n	80028d0 <HAL_RCC_OscConfig+0x10c>
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	2b18      	cmp	r3, #24
 80028c8:	d109      	bne.n	80028de <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80028ca:	69bb      	ldr	r3, [r7, #24]
 80028cc:	2b03      	cmp	r3, #3
 80028ce:	d106      	bne.n	80028de <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f040 8092 	bne.w	80029fe <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e3a4      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028e6:	d106      	bne.n	80028f6 <HAL_RCC_OscConfig+0x132>
 80028e8:	4b50      	ldr	r3, [pc, #320]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a4f      	ldr	r2, [pc, #316]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 80028ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028f2:	6013      	str	r3, [r2, #0]
 80028f4:	e058      	b.n	80029a8 <HAL_RCC_OscConfig+0x1e4>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d112      	bne.n	8002924 <HAL_RCC_OscConfig+0x160>
 80028fe:	4b4b      	ldr	r3, [pc, #300]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a4a      	ldr	r2, [pc, #296]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002904:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002908:	6013      	str	r3, [r2, #0]
 800290a:	4b48      	ldr	r3, [pc, #288]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a47      	ldr	r2, [pc, #284]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002910:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002914:	6013      	str	r3, [r2, #0]
 8002916:	4b45      	ldr	r3, [pc, #276]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a44      	ldr	r2, [pc, #272]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 800291c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002920:	6013      	str	r3, [r2, #0]
 8002922:	e041      	b.n	80029a8 <HAL_RCC_OscConfig+0x1e4>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800292c:	d112      	bne.n	8002954 <HAL_RCC_OscConfig+0x190>
 800292e:	4b3f      	ldr	r3, [pc, #252]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a3e      	ldr	r2, [pc, #248]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002934:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002938:	6013      	str	r3, [r2, #0]
 800293a:	4b3c      	ldr	r3, [pc, #240]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a3b      	ldr	r2, [pc, #236]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002940:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002944:	6013      	str	r3, [r2, #0]
 8002946:	4b39      	ldr	r3, [pc, #228]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a38      	ldr	r2, [pc, #224]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 800294c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002950:	6013      	str	r3, [r2, #0]
 8002952:	e029      	b.n	80029a8 <HAL_RCC_OscConfig+0x1e4>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800295c:	d112      	bne.n	8002984 <HAL_RCC_OscConfig+0x1c0>
 800295e:	4b33      	ldr	r3, [pc, #204]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a32      	ldr	r2, [pc, #200]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002964:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002968:	6013      	str	r3, [r2, #0]
 800296a:	4b30      	ldr	r3, [pc, #192]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a2f      	ldr	r2, [pc, #188]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002970:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002974:	6013      	str	r3, [r2, #0]
 8002976:	4b2d      	ldr	r3, [pc, #180]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a2c      	ldr	r2, [pc, #176]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 800297c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002980:	6013      	str	r3, [r2, #0]
 8002982:	e011      	b.n	80029a8 <HAL_RCC_OscConfig+0x1e4>
 8002984:	4b29      	ldr	r3, [pc, #164]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a28      	ldr	r2, [pc, #160]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 800298a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800298e:	6013      	str	r3, [r2, #0]
 8002990:	4b26      	ldr	r3, [pc, #152]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a25      	ldr	r2, [pc, #148]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 8002996:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800299a:	6013      	str	r3, [r2, #0]
 800299c:	4b23      	ldr	r3, [pc, #140]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a22      	ldr	r2, [pc, #136]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 80029a2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80029a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d013      	beq.n	80029d8 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b0:	f7fe fd26 	bl	8001400 <HAL_GetTick>
 80029b4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029b6:	e008      	b.n	80029ca <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80029b8:	f7fe fd22 	bl	8001400 <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b64      	cmp	r3, #100	@ 0x64
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e32e      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ca:	4b18      	ldr	r3, [pc, #96]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d0f0      	beq.n	80029b8 <HAL_RCC_OscConfig+0x1f4>
 80029d6:	e012      	b.n	80029fe <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d8:	f7fe fd12 	bl	8001400 <HAL_GetTick>
 80029dc:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029de:	e008      	b.n	80029f2 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80029e0:	f7fe fd0e 	bl	8001400 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b64      	cmp	r3, #100	@ 0x64
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e31a      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029f2:	4b0e      	ldr	r3, [pc, #56]	@ (8002a2c <HAL_RCC_OscConfig+0x268>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1f0      	bne.n	80029e0 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0302 	and.w	r3, r3, #2
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	f000 809a 	beq.w	8002b40 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d005      	beq.n	8002a1e <HAL_RCC_OscConfig+0x25a>
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	2b18      	cmp	r3, #24
 8002a16:	d149      	bne.n	8002aac <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d146      	bne.n	8002aac <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d104      	bne.n	8002a30 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e2fe      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
 8002a2a:	bf00      	nop
 8002a2c:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d11c      	bne.n	8002a70 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8002a36:	4b9a      	ldr	r3, [pc, #616]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0218 	and.w	r2, r3, #24
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	691b      	ldr	r3, [r3, #16]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d014      	beq.n	8002a70 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002a46:	4b96      	ldr	r3, [pc, #600]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f023 0218 	bic.w	r2, r3, #24
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	4993      	ldr	r1, [pc, #588]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8002a58:	f000 fdd0 	bl	80035fc <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002a5c:	4b91      	ldr	r3, [pc, #580]	@ (8002ca4 <HAL_RCC_OscConfig+0x4e0>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7fe fc43 	bl	80012ec <HAL_InitTick>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d001      	beq.n	8002a70 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e2db      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a70:	f7fe fcc6 	bl	8001400 <HAL_GetTick>
 8002a74:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a76:	e008      	b.n	8002a8a <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002a78:	f7fe fcc2 	bl	8001400 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e2ce      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a8a:	4b85      	ldr	r3, [pc, #532]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d0f0      	beq.n	8002a78 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8002a96:	4b82      	ldr	r3, [pc, #520]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	041b      	lsls	r3, r3, #16
 8002aa4:	497e      	ldr	r1, [pc, #504]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002aaa:	e049      	b.n	8002b40 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d02c      	beq.n	8002b0e <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002ab4:	4b7a      	ldr	r3, [pc, #488]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f023 0218 	bic.w	r2, r3, #24
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	691b      	ldr	r3, [r3, #16]
 8002ac0:	4977      	ldr	r1, [pc, #476]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8002ac6:	4b76      	ldr	r3, [pc, #472]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a75      	ldr	r2, [pc, #468]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002acc:	f043 0301 	orr.w	r3, r3, #1
 8002ad0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad2:	f7fe fc95 	bl	8001400 <HAL_GetTick>
 8002ad6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ad8:	e008      	b.n	8002aec <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002ada:	f7fe fc91 	bl	8001400 <HAL_GetTick>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	2b02      	cmp	r3, #2
 8002ae6:	d901      	bls.n	8002aec <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e29d      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002aec:	4b6c      	ldr	r3, [pc, #432]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0302 	and.w	r3, r3, #2
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d0f0      	beq.n	8002ada <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8002af8:	4b69      	ldr	r3, [pc, #420]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	695b      	ldr	r3, [r3, #20]
 8002b04:	041b      	lsls	r3, r3, #16
 8002b06:	4966      	ldr	r1, [pc, #408]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	610b      	str	r3, [r1, #16]
 8002b0c:	e018      	b.n	8002b40 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b0e:	4b64      	ldr	r3, [pc, #400]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a63      	ldr	r2, [pc, #396]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002b14:	f023 0301 	bic.w	r3, r3, #1
 8002b18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b1a:	f7fe fc71 	bl	8001400 <HAL_GetTick>
 8002b1e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b20:	e008      	b.n	8002b34 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002b22:	f7fe fc6d 	bl	8001400 <HAL_GetTick>
 8002b26:	4602      	mov	r2, r0
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d901      	bls.n	8002b34 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002b30:	2303      	movs	r3, #3
 8002b32:	e279      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b34:	4b5a      	ldr	r3, [pc, #360]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d1f0      	bne.n	8002b22 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0308 	and.w	r3, r3, #8
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d03c      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	699b      	ldr	r3, [r3, #24]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d01c      	beq.n	8002b8e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b54:	4b52      	ldr	r3, [pc, #328]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002b56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b5a:	4a51      	ldr	r2, [pc, #324]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002b5c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002b60:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b64:	f7fe fc4c 	bl	8001400 <HAL_GetTick>
 8002b68:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002b6a:	e008      	b.n	8002b7e <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002b6c:	f7fe fc48 	bl	8001400 <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e254      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002b7e:	4b48      	ldr	r3, [pc, #288]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002b80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d0ef      	beq.n	8002b6c <HAL_RCC_OscConfig+0x3a8>
 8002b8c:	e01b      	b.n	8002bc6 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b8e:	4b44      	ldr	r3, [pc, #272]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002b90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b94:	4a42      	ldr	r2, [pc, #264]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002b96:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002b9a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b9e:	f7fe fc2f 	bl	8001400 <HAL_GetTick>
 8002ba2:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002ba4:	e008      	b.n	8002bb8 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002ba6:	f7fe fc2b 	bl	8001400 <HAL_GetTick>
 8002baa:	4602      	mov	r2, r0
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d901      	bls.n	8002bb8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	e237      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002bb8:	4b39      	ldr	r3, [pc, #228]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002bba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d1ef      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0304 	and.w	r3, r3, #4
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	f000 80d2 	beq.w	8002d78 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002bd4:	4b34      	ldr	r3, [pc, #208]	@ (8002ca8 <HAL_RCC_OscConfig+0x4e4>)
 8002bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd8:	f003 0301 	and.w	r3, r3, #1
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d118      	bne.n	8002c12 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8002be0:	4b31      	ldr	r3, [pc, #196]	@ (8002ca8 <HAL_RCC_OscConfig+0x4e4>)
 8002be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be4:	4a30      	ldr	r2, [pc, #192]	@ (8002ca8 <HAL_RCC_OscConfig+0x4e4>)
 8002be6:	f043 0301 	orr.w	r3, r3, #1
 8002bea:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bec:	f7fe fc08 	bl	8001400 <HAL_GetTick>
 8002bf0:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002bf2:	e008      	b.n	8002c06 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bf4:	f7fe fc04 	bl	8001400 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e210      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002c06:	4b28      	ldr	r3, [pc, #160]	@ (8002ca8 <HAL_RCC_OscConfig+0x4e4>)
 8002c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c0a:	f003 0301 	and.w	r3, r3, #1
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d0f0      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d108      	bne.n	8002c2c <HAL_RCC_OscConfig+0x468>
 8002c1a:	4b21      	ldr	r3, [pc, #132]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002c1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c20:	4a1f      	ldr	r2, [pc, #124]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002c22:	f043 0301 	orr.w	r3, r3, #1
 8002c26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c2a:	e074      	b.n	8002d16 <HAL_RCC_OscConfig+0x552>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d118      	bne.n	8002c66 <HAL_RCC_OscConfig+0x4a2>
 8002c34:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002c36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c3a:	4a19      	ldr	r2, [pc, #100]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002c3c:	f023 0301 	bic.w	r3, r3, #1
 8002c40:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c44:	4b16      	ldr	r3, [pc, #88]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002c46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c4a:	4a15      	ldr	r2, [pc, #84]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002c4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c50:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c54:	4b12      	ldr	r3, [pc, #72]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002c56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c5a:	4a11      	ldr	r2, [pc, #68]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002c5c:	f023 0304 	bic.w	r3, r3, #4
 8002c60:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c64:	e057      	b.n	8002d16 <HAL_RCC_OscConfig+0x552>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	2b05      	cmp	r3, #5
 8002c6c:	d11e      	bne.n	8002cac <HAL_RCC_OscConfig+0x4e8>
 8002c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002c70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c74:	4a0a      	ldr	r2, [pc, #40]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002c76:	f043 0304 	orr.w	r3, r3, #4
 8002c7a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c7e:	4b08      	ldr	r3, [pc, #32]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002c80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c84:	4a06      	ldr	r2, [pc, #24]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002c86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c8e:	4b04      	ldr	r3, [pc, #16]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002c90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c94:	4a02      	ldr	r2, [pc, #8]	@ (8002ca0 <HAL_RCC_OscConfig+0x4dc>)
 8002c96:	f043 0301 	orr.w	r3, r3, #1
 8002c9a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c9e:	e03a      	b.n	8002d16 <HAL_RCC_OscConfig+0x552>
 8002ca0:	44020c00 	.word	0x44020c00
 8002ca4:	20000010 	.word	0x20000010
 8002ca8:	44020800 	.word	0x44020800
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	2b85      	cmp	r3, #133	@ 0x85
 8002cb2:	d118      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x522>
 8002cb4:	4ba2      	ldr	r3, [pc, #648]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002cb6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002cba:	4aa1      	ldr	r2, [pc, #644]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002cbc:	f043 0304 	orr.w	r3, r3, #4
 8002cc0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002cc4:	4b9e      	ldr	r3, [pc, #632]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002cc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002cca:	4a9d      	ldr	r2, [pc, #628]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002ccc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cd0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002cd4:	4b9a      	ldr	r3, [pc, #616]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002cd6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002cda:	4a99      	ldr	r2, [pc, #612]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002cdc:	f043 0301 	orr.w	r3, r3, #1
 8002ce0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002ce4:	e017      	b.n	8002d16 <HAL_RCC_OscConfig+0x552>
 8002ce6:	4b96      	ldr	r3, [pc, #600]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002ce8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002cec:	4a94      	ldr	r2, [pc, #592]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002cee:	f023 0301 	bic.w	r3, r3, #1
 8002cf2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002cf6:	4b92      	ldr	r3, [pc, #584]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002cf8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002cfc:	4a90      	ldr	r2, [pc, #576]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002cfe:	f023 0304 	bic.w	r3, r3, #4
 8002d02:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002d06:	4b8e      	ldr	r3, [pc, #568]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002d08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d0c:	4a8c      	ldr	r2, [pc, #560]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002d0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d12:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d016      	beq.n	8002d4c <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d1e:	f7fe fb6f 	bl	8001400 <HAL_GetTick>
 8002d22:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d24:	e00a      	b.n	8002d3c <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d26:	f7fe fb6b 	bl	8001400 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d901      	bls.n	8002d3c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e175      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d3c:	4b80      	ldr	r3, [pc, #512]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002d3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d0ed      	beq.n	8002d26 <HAL_RCC_OscConfig+0x562>
 8002d4a:	e015      	b.n	8002d78 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d4c:	f7fe fb58 	bl	8001400 <HAL_GetTick>
 8002d50:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d52:	e00a      	b.n	8002d6a <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d54:	f7fe fb54 	bl	8001400 <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d901      	bls.n	8002d6a <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8002d66:	2303      	movs	r3, #3
 8002d68:	e15e      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d6a:	4b75      	ldr	r3, [pc, #468]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002d6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d70:	f003 0302 	and.w	r3, r3, #2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d1ed      	bne.n	8002d54 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0320 	and.w	r3, r3, #32
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d036      	beq.n	8002df2 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d019      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d8c:	4b6c      	ldr	r3, [pc, #432]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a6b      	ldr	r2, [pc, #428]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002d92:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d96:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d98:	f7fe fb32 	bl	8001400 <HAL_GetTick>
 8002d9c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002d9e:	e008      	b.n	8002db2 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002da0:	f7fe fb2e 	bl	8001400 <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	d901      	bls.n	8002db2 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e13a      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002db2:	4b63      	ldr	r3, [pc, #396]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d0f0      	beq.n	8002da0 <HAL_RCC_OscConfig+0x5dc>
 8002dbe:	e018      	b.n	8002df2 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002dc0:	4b5f      	ldr	r3, [pc, #380]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a5e      	ldr	r2, [pc, #376]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002dc6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002dca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dcc:	f7fe fb18 	bl	8001400 <HAL_GetTick>
 8002dd0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002dd2:	e008      	b.n	8002de6 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002dd4:	f7fe fb14 	bl	8001400 <HAL_GetTick>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d901      	bls.n	8002de6 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e120      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002de6:	4b56      	ldr	r3, [pc, #344]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d1f0      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	f000 8115 	beq.w	8003026 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	2b18      	cmp	r3, #24
 8002e00:	f000 80af 	beq.w	8002f62 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	f040 8086 	bne.w	8002f1a <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002e0e:	4b4c      	ldr	r3, [pc, #304]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a4b      	ldr	r2, [pc, #300]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002e14:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e1a:	f7fe faf1 	bl	8001400 <HAL_GetTick>
 8002e1e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002e20:	e008      	b.n	8002e34 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002e22:	f7fe faed 	bl	8001400 <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e0f9      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002e34:	4b42      	ldr	r3, [pc, #264]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d1f0      	bne.n	8002e22 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8002e40:	4b3f      	ldr	r3, [pc, #252]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e44:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002e48:	f023 0303 	bic.w	r3, r3, #3
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002e54:	0212      	lsls	r2, r2, #8
 8002e56:	430a      	orrs	r2, r1
 8002e58:	4939      	ldr	r1, [pc, #228]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	628b      	str	r3, [r1, #40]	@ 0x28
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e62:	3b01      	subs	r3, #1
 8002e64:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	025b      	lsls	r3, r3, #9
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	431a      	orrs	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	041b      	lsls	r3, r3, #16
 8002e7c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002e80:	431a      	orrs	r2, r3
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e86:	3b01      	subs	r3, #1
 8002e88:	061b      	lsls	r3, r3, #24
 8002e8a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002e8e:	492c      	ldr	r1, [pc, #176]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002e90:	4313      	orrs	r3, r2
 8002e92:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002e94:	4b2a      	ldr	r3, [pc, #168]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e98:	4a29      	ldr	r2, [pc, #164]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002e9a:	f023 0310 	bic.w	r3, r3, #16
 8002e9e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ea4:	4a26      	ldr	r2, [pc, #152]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002ea6:	00db      	lsls	r3, r3, #3
 8002ea8:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002eaa:	4b25      	ldr	r3, [pc, #148]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eae:	4a24      	ldr	r2, [pc, #144]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002eb0:	f043 0310 	orr.w	r3, r3, #16
 8002eb4:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8002eb6:	4b22      	ldr	r3, [pc, #136]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eba:	f023 020c 	bic.w	r2, r3, #12
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec2:	491f      	ldr	r1, [pc, #124]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8002ec8:	4b1d      	ldr	r3, [pc, #116]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ecc:	f023 0220 	bic.w	r2, r3, #32
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ed4:	491a      	ldr	r1, [pc, #104]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002eda:	4b19      	ldr	r3, [pc, #100]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ede:	4a18      	ldr	r2, [pc, #96]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ee4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8002ee6:	4b16      	ldr	r3, [pc, #88]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a15      	ldr	r2, [pc, #84]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002eec:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ef0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef2:	f7fe fa85 	bl	8001400 <HAL_GetTick>
 8002ef6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002ef8:	e008      	b.n	8002f0c <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002efa:	f7fe fa81 	bl	8001400 <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d901      	bls.n	8002f0c <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e08d      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d0f0      	beq.n	8002efa <HAL_RCC_OscConfig+0x736>
 8002f18:	e085      	b.n	8003026 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002f1a:	4b09      	ldr	r3, [pc, #36]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a08      	ldr	r2, [pc, #32]	@ (8002f40 <HAL_RCC_OscConfig+0x77c>)
 8002f20:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f26:	f7fe fa6b 	bl	8001400 <HAL_GetTick>
 8002f2a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002f2c:	e00a      	b.n	8002f44 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002f2e:	f7fe fa67 	bl	8001400 <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d903      	bls.n	8002f44 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e073      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
 8002f40:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002f44:	4b3a      	ldr	r3, [pc, #232]	@ (8003030 <HAL_RCC_OscConfig+0x86c>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d1ee      	bne.n	8002f2e <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002f50:	4b37      	ldr	r3, [pc, #220]	@ (8003030 <HAL_RCC_OscConfig+0x86c>)
 8002f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f54:	4a36      	ldr	r2, [pc, #216]	@ (8003030 <HAL_RCC_OscConfig+0x86c>)
 8002f56:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002f5a:	f023 0303 	bic.w	r3, r3, #3
 8002f5e:	6293      	str	r3, [r2, #40]	@ 0x28
 8002f60:	e061      	b.n	8003026 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002f62:	4b33      	ldr	r3, [pc, #204]	@ (8003030 <HAL_RCC_OscConfig+0x86c>)
 8002f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f66:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002f68:	4b31      	ldr	r3, [pc, #196]	@ (8003030 <HAL_RCC_OscConfig+0x86c>)
 8002f6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f6c:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d031      	beq.n	8002fda <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	f003 0203 	and.w	r2, r3, #3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d12a      	bne.n	8002fda <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	0a1b      	lsrs	r3, r3, #8
 8002f88:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d122      	bne.n	8002fda <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f9e:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d11a      	bne.n	8002fda <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	0a5b      	lsrs	r3, r3, #9
 8002fa8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fb0:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d111      	bne.n	8002fda <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	0c1b      	lsrs	r3, r3, #16
 8002fba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fc2:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d108      	bne.n	8002fda <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	0e1b      	lsrs	r3, r3, #24
 8002fcc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd4:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d001      	beq.n	8002fde <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e024      	b.n	8003028 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002fde:	4b14      	ldr	r3, [pc, #80]	@ (8003030 <HAL_RCC_OscConfig+0x86c>)
 8002fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe2:	08db      	lsrs	r3, r3, #3
 8002fe4:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d01a      	beq.n	8003026 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8003030 <HAL_RCC_OscConfig+0x86c>)
 8002ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff4:	4a0e      	ldr	r2, [pc, #56]	@ (8003030 <HAL_RCC_OscConfig+0x86c>)
 8002ff6:	f023 0310 	bic.w	r3, r3, #16
 8002ffa:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ffc:	f7fe fa00 	bl	8001400 <HAL_GetTick>
 8003000:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8003002:	bf00      	nop
 8003004:	f7fe f9fc 	bl	8001400 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	4293      	cmp	r3, r2
 800300e:	d0f9      	beq.n	8003004 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003014:	4a06      	ldr	r2, [pc, #24]	@ (8003030 <HAL_RCC_OscConfig+0x86c>)
 8003016:	00db      	lsls	r3, r3, #3
 8003018:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800301a:	4b05      	ldr	r3, [pc, #20]	@ (8003030 <HAL_RCC_OscConfig+0x86c>)
 800301c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800301e:	4a04      	ldr	r2, [pc, #16]	@ (8003030 <HAL_RCC_OscConfig+0x86c>)
 8003020:	f043 0310 	orr.w	r3, r3, #16
 8003024:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3720      	adds	r7, #32
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	44020c00 	.word	0x44020c00

08003034 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
 800303c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d101      	bne.n	8003048 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e19e      	b.n	8003386 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003048:	4b83      	ldr	r3, [pc, #524]	@ (8003258 <HAL_RCC_ClockConfig+0x224>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 030f 	and.w	r3, r3, #15
 8003050:	683a      	ldr	r2, [r7, #0]
 8003052:	429a      	cmp	r2, r3
 8003054:	d910      	bls.n	8003078 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003056:	4b80      	ldr	r3, [pc, #512]	@ (8003258 <HAL_RCC_ClockConfig+0x224>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f023 020f 	bic.w	r2, r3, #15
 800305e:	497e      	ldr	r1, [pc, #504]	@ (8003258 <HAL_RCC_ClockConfig+0x224>)
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	4313      	orrs	r3, r2
 8003064:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003066:	4b7c      	ldr	r3, [pc, #496]	@ (8003258 <HAL_RCC_ClockConfig+0x224>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 030f 	and.w	r3, r3, #15
 800306e:	683a      	ldr	r2, [r7, #0]
 8003070:	429a      	cmp	r2, r3
 8003072:	d001      	beq.n	8003078 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e186      	b.n	8003386 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0310 	and.w	r3, r3, #16
 8003080:	2b00      	cmp	r3, #0
 8003082:	d012      	beq.n	80030aa <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	695a      	ldr	r2, [r3, #20]
 8003088:	4b74      	ldr	r3, [pc, #464]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 800308a:	6a1b      	ldr	r3, [r3, #32]
 800308c:	0a1b      	lsrs	r3, r3, #8
 800308e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003092:	429a      	cmp	r2, r3
 8003094:	d909      	bls.n	80030aa <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003096:	4b71      	ldr	r3, [pc, #452]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	695b      	ldr	r3, [r3, #20]
 80030a2:	021b      	lsls	r3, r3, #8
 80030a4:	496d      	ldr	r1, [pc, #436]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 80030a6:	4313      	orrs	r3, r2
 80030a8:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0308 	and.w	r3, r3, #8
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d012      	beq.n	80030dc <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	691a      	ldr	r2, [r3, #16]
 80030ba:	4b68      	ldr	r3, [pc, #416]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 80030bc:	6a1b      	ldr	r3, [r3, #32]
 80030be:	091b      	lsrs	r3, r3, #4
 80030c0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d909      	bls.n	80030dc <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80030c8:	4b64      	ldr	r3, [pc, #400]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 80030ca:	6a1b      	ldr	r3, [r3, #32]
 80030cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	691b      	ldr	r3, [r3, #16]
 80030d4:	011b      	lsls	r3, r3, #4
 80030d6:	4961      	ldr	r1, [pc, #388]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0304 	and.w	r3, r3, #4
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d010      	beq.n	800310a <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	68da      	ldr	r2, [r3, #12]
 80030ec:	4b5b      	ldr	r3, [pc, #364]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 80030ee:	6a1b      	ldr	r3, [r3, #32]
 80030f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d908      	bls.n	800310a <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80030f8:	4b58      	ldr	r3, [pc, #352]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 80030fa:	6a1b      	ldr	r3, [r3, #32]
 80030fc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	4955      	ldr	r1, [pc, #340]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 8003106:	4313      	orrs	r3, r2
 8003108:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0302 	and.w	r3, r3, #2
 8003112:	2b00      	cmp	r3, #0
 8003114:	d010      	beq.n	8003138 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	689a      	ldr	r2, [r3, #8]
 800311a:	4b50      	ldr	r3, [pc, #320]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 800311c:	6a1b      	ldr	r3, [r3, #32]
 800311e:	f003 030f 	and.w	r3, r3, #15
 8003122:	429a      	cmp	r2, r3
 8003124:	d908      	bls.n	8003138 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003126:	4b4d      	ldr	r3, [pc, #308]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 8003128:	6a1b      	ldr	r3, [r3, #32]
 800312a:	f023 020f 	bic.w	r2, r3, #15
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	494a      	ldr	r1, [pc, #296]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 8003134:	4313      	orrs	r3, r2
 8003136:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b00      	cmp	r3, #0
 8003142:	f000 8093 	beq.w	800326c <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	2b03      	cmp	r3, #3
 800314c:	d107      	bne.n	800315e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800314e:	4b43      	ldr	r3, [pc, #268]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d121      	bne.n	800319e <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e113      	b.n	8003386 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	2b02      	cmp	r3, #2
 8003164:	d107      	bne.n	8003176 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003166:	4b3d      	ldr	r3, [pc, #244]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d115      	bne.n	800319e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e107      	b.n	8003386 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	2b01      	cmp	r3, #1
 800317c:	d107      	bne.n	800318e <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800317e:	4b37      	ldr	r3, [pc, #220]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003186:	2b00      	cmp	r3, #0
 8003188:	d109      	bne.n	800319e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e0fb      	b.n	8003386 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800318e:	4b33      	ldr	r3, [pc, #204]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d101      	bne.n	800319e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e0f3      	b.n	8003386 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800319e:	4b2f      	ldr	r3, [pc, #188]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 80031a0:	69db      	ldr	r3, [r3, #28]
 80031a2:	f023 0203 	bic.w	r2, r3, #3
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	492c      	ldr	r1, [pc, #176]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031b0:	f7fe f926 	bl	8001400 <HAL_GetTick>
 80031b4:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	2b03      	cmp	r3, #3
 80031bc:	d112      	bne.n	80031e4 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031be:	e00a      	b.n	80031d6 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80031c0:	f7fe f91e 	bl	8001400 <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e0d7      	b.n	8003386 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031d6:	4b21      	ldr	r3, [pc, #132]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 80031d8:	69db      	ldr	r3, [r3, #28]
 80031da:	f003 0318 	and.w	r3, r3, #24
 80031de:	2b18      	cmp	r3, #24
 80031e0:	d1ee      	bne.n	80031c0 <HAL_RCC_ClockConfig+0x18c>
 80031e2:	e043      	b.n	800326c <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	2b02      	cmp	r3, #2
 80031ea:	d112      	bne.n	8003212 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80031ec:	e00a      	b.n	8003204 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80031ee:	f7fe f907 	bl	8001400 <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d901      	bls.n	8003204 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e0c0      	b.n	8003386 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003204:	4b15      	ldr	r3, [pc, #84]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 8003206:	69db      	ldr	r3, [r3, #28]
 8003208:	f003 0318 	and.w	r3, r3, #24
 800320c:	2b10      	cmp	r3, #16
 800320e:	d1ee      	bne.n	80031ee <HAL_RCC_ClockConfig+0x1ba>
 8003210:	e02c      	b.n	800326c <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	2b01      	cmp	r3, #1
 8003218:	d122      	bne.n	8003260 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800321a:	e00a      	b.n	8003232 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800321c:	f7fe f8f0 	bl	8001400 <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	f241 3288 	movw	r2, #5000	@ 0x1388
 800322a:	4293      	cmp	r3, r2
 800322c:	d901      	bls.n	8003232 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e0a9      	b.n	8003386 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003232:	4b0a      	ldr	r3, [pc, #40]	@ (800325c <HAL_RCC_ClockConfig+0x228>)
 8003234:	69db      	ldr	r3, [r3, #28]
 8003236:	f003 0318 	and.w	r3, r3, #24
 800323a:	2b08      	cmp	r3, #8
 800323c:	d1ee      	bne.n	800321c <HAL_RCC_ClockConfig+0x1e8>
 800323e:	e015      	b.n	800326c <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003240:	f7fe f8de 	bl	8001400 <HAL_GetTick>
 8003244:	4602      	mov	r2, r0
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800324e:	4293      	cmp	r3, r2
 8003250:	d906      	bls.n	8003260 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e097      	b.n	8003386 <HAL_RCC_ClockConfig+0x352>
 8003256:	bf00      	nop
 8003258:	40022000 	.word	0x40022000
 800325c:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003260:	4b4b      	ldr	r3, [pc, #300]	@ (8003390 <HAL_RCC_ClockConfig+0x35c>)
 8003262:	69db      	ldr	r3, [r3, #28]
 8003264:	f003 0318 	and.w	r3, r3, #24
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1e9      	bne.n	8003240 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0302 	and.w	r3, r3, #2
 8003274:	2b00      	cmp	r3, #0
 8003276:	d010      	beq.n	800329a <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689a      	ldr	r2, [r3, #8]
 800327c:	4b44      	ldr	r3, [pc, #272]	@ (8003390 <HAL_RCC_ClockConfig+0x35c>)
 800327e:	6a1b      	ldr	r3, [r3, #32]
 8003280:	f003 030f 	and.w	r3, r3, #15
 8003284:	429a      	cmp	r2, r3
 8003286:	d208      	bcs.n	800329a <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003288:	4b41      	ldr	r3, [pc, #260]	@ (8003390 <HAL_RCC_ClockConfig+0x35c>)
 800328a:	6a1b      	ldr	r3, [r3, #32]
 800328c:	f023 020f 	bic.w	r2, r3, #15
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	493e      	ldr	r1, [pc, #248]	@ (8003390 <HAL_RCC_ClockConfig+0x35c>)
 8003296:	4313      	orrs	r3, r2
 8003298:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800329a:	4b3e      	ldr	r3, [pc, #248]	@ (8003394 <HAL_RCC_ClockConfig+0x360>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 030f 	and.w	r3, r3, #15
 80032a2:	683a      	ldr	r2, [r7, #0]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d210      	bcs.n	80032ca <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032a8:	4b3a      	ldr	r3, [pc, #232]	@ (8003394 <HAL_RCC_ClockConfig+0x360>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f023 020f 	bic.w	r2, r3, #15
 80032b0:	4938      	ldr	r1, [pc, #224]	@ (8003394 <HAL_RCC_ClockConfig+0x360>)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032b8:	4b36      	ldr	r3, [pc, #216]	@ (8003394 <HAL_RCC_ClockConfig+0x360>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 030f 	and.w	r3, r3, #15
 80032c0:	683a      	ldr	r2, [r7, #0]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d001      	beq.n	80032ca <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e05d      	b.n	8003386 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0304 	and.w	r3, r3, #4
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d010      	beq.n	80032f8 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	68da      	ldr	r2, [r3, #12]
 80032da:	4b2d      	ldr	r3, [pc, #180]	@ (8003390 <HAL_RCC_ClockConfig+0x35c>)
 80032dc:	6a1b      	ldr	r3, [r3, #32]
 80032de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d208      	bcs.n	80032f8 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80032e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003390 <HAL_RCC_ClockConfig+0x35c>)
 80032e8:	6a1b      	ldr	r3, [r3, #32]
 80032ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	4927      	ldr	r1, [pc, #156]	@ (8003390 <HAL_RCC_ClockConfig+0x35c>)
 80032f4:	4313      	orrs	r3, r2
 80032f6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0308 	and.w	r3, r3, #8
 8003300:	2b00      	cmp	r3, #0
 8003302:	d012      	beq.n	800332a <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	691a      	ldr	r2, [r3, #16]
 8003308:	4b21      	ldr	r3, [pc, #132]	@ (8003390 <HAL_RCC_ClockConfig+0x35c>)
 800330a:	6a1b      	ldr	r3, [r3, #32]
 800330c:	091b      	lsrs	r3, r3, #4
 800330e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003312:	429a      	cmp	r2, r3
 8003314:	d209      	bcs.n	800332a <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003316:	4b1e      	ldr	r3, [pc, #120]	@ (8003390 <HAL_RCC_ClockConfig+0x35c>)
 8003318:	6a1b      	ldr	r3, [r3, #32]
 800331a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	691b      	ldr	r3, [r3, #16]
 8003322:	011b      	lsls	r3, r3, #4
 8003324:	491a      	ldr	r1, [pc, #104]	@ (8003390 <HAL_RCC_ClockConfig+0x35c>)
 8003326:	4313      	orrs	r3, r2
 8003328:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0310 	and.w	r3, r3, #16
 8003332:	2b00      	cmp	r3, #0
 8003334:	d012      	beq.n	800335c <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	695a      	ldr	r2, [r3, #20]
 800333a:	4b15      	ldr	r3, [pc, #84]	@ (8003390 <HAL_RCC_ClockConfig+0x35c>)
 800333c:	6a1b      	ldr	r3, [r3, #32]
 800333e:	0a1b      	lsrs	r3, r3, #8
 8003340:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003344:	429a      	cmp	r2, r3
 8003346:	d209      	bcs.n	800335c <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003348:	4b11      	ldr	r3, [pc, #68]	@ (8003390 <HAL_RCC_ClockConfig+0x35c>)
 800334a:	6a1b      	ldr	r3, [r3, #32]
 800334c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	695b      	ldr	r3, [r3, #20]
 8003354:	021b      	lsls	r3, r3, #8
 8003356:	490e      	ldr	r1, [pc, #56]	@ (8003390 <HAL_RCC_ClockConfig+0x35c>)
 8003358:	4313      	orrs	r3, r2
 800335a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800335c:	f000 f822 	bl	80033a4 <HAL_RCC_GetSysClockFreq>
 8003360:	4602      	mov	r2, r0
 8003362:	4b0b      	ldr	r3, [pc, #44]	@ (8003390 <HAL_RCC_ClockConfig+0x35c>)
 8003364:	6a1b      	ldr	r3, [r3, #32]
 8003366:	f003 030f 	and.w	r3, r3, #15
 800336a:	490b      	ldr	r1, [pc, #44]	@ (8003398 <HAL_RCC_ClockConfig+0x364>)
 800336c:	5ccb      	ldrb	r3, [r1, r3]
 800336e:	fa22 f303 	lsr.w	r3, r2, r3
 8003372:	4a0a      	ldr	r2, [pc, #40]	@ (800339c <HAL_RCC_ClockConfig+0x368>)
 8003374:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003376:	4b0a      	ldr	r3, [pc, #40]	@ (80033a0 <HAL_RCC_ClockConfig+0x36c>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4618      	mov	r0, r3
 800337c:	f7fd ffb6 	bl	80012ec <HAL_InitTick>
 8003380:	4603      	mov	r3, r0
 8003382:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8003384:	7afb      	ldrb	r3, [r7, #11]
}
 8003386:	4618      	mov	r0, r3
 8003388:	3710      	adds	r7, #16
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	44020c00 	.word	0x44020c00
 8003394:	40022000 	.word	0x40022000
 8003398:	080085bc 	.word	0x080085bc
 800339c:	20000000 	.word	0x20000000
 80033a0:	20000010 	.word	0x20000010

080033a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b089      	sub	sp, #36	@ 0x24
 80033a8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80033aa:	4b8c      	ldr	r3, [pc, #560]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 80033ac:	69db      	ldr	r3, [r3, #28]
 80033ae:	f003 0318 	and.w	r3, r3, #24
 80033b2:	2b08      	cmp	r3, #8
 80033b4:	d102      	bne.n	80033bc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80033b6:	4b8a      	ldr	r3, [pc, #552]	@ (80035e0 <HAL_RCC_GetSysClockFreq+0x23c>)
 80033b8:	61fb      	str	r3, [r7, #28]
 80033ba:	e107      	b.n	80035cc <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80033bc:	4b87      	ldr	r3, [pc, #540]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 80033be:	69db      	ldr	r3, [r3, #28]
 80033c0:	f003 0318 	and.w	r3, r3, #24
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d112      	bne.n	80033ee <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80033c8:	4b84      	ldr	r3, [pc, #528]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0320 	and.w	r3, r3, #32
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d009      	beq.n	80033e8 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80033d4:	4b81      	ldr	r3, [pc, #516]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	08db      	lsrs	r3, r3, #3
 80033da:	f003 0303 	and.w	r3, r3, #3
 80033de:	4a81      	ldr	r2, [pc, #516]	@ (80035e4 <HAL_RCC_GetSysClockFreq+0x240>)
 80033e0:	fa22 f303 	lsr.w	r3, r2, r3
 80033e4:	61fb      	str	r3, [r7, #28]
 80033e6:	e0f1      	b.n	80035cc <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80033e8:	4b7e      	ldr	r3, [pc, #504]	@ (80035e4 <HAL_RCC_GetSysClockFreq+0x240>)
 80033ea:	61fb      	str	r3, [r7, #28]
 80033ec:	e0ee      	b.n	80035cc <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033ee:	4b7b      	ldr	r3, [pc, #492]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 80033f0:	69db      	ldr	r3, [r3, #28]
 80033f2:	f003 0318 	and.w	r3, r3, #24
 80033f6:	2b10      	cmp	r3, #16
 80033f8:	d102      	bne.n	8003400 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80033fa:	4b7b      	ldr	r3, [pc, #492]	@ (80035e8 <HAL_RCC_GetSysClockFreq+0x244>)
 80033fc:	61fb      	str	r3, [r7, #28]
 80033fe:	e0e5      	b.n	80035cc <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003400:	4b76      	ldr	r3, [pc, #472]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 8003402:	69db      	ldr	r3, [r3, #28]
 8003404:	f003 0318 	and.w	r3, r3, #24
 8003408:	2b18      	cmp	r3, #24
 800340a:	f040 80dd 	bne.w	80035c8 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800340e:	4b73      	ldr	r3, [pc, #460]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 8003410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003412:	f003 0303 	and.w	r3, r3, #3
 8003416:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8003418:	4b70      	ldr	r3, [pc, #448]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 800341a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800341c:	0a1b      	lsrs	r3, r3, #8
 800341e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003422:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003424:	4b6d      	ldr	r3, [pc, #436]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 8003426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003428:	091b      	lsrs	r3, r3, #4
 800342a:	f003 0301 	and.w	r3, r3, #1
 800342e:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8003430:	4b6a      	ldr	r3, [pc, #424]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 8003432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8003434:	08db      	lsrs	r3, r3, #3
 8003436:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800343a:	68fa      	ldr	r2, [r7, #12]
 800343c:	fb02 f303 	mul.w	r3, r2, r3
 8003440:	ee07 3a90 	vmov	s15, r3
 8003444:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003448:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	2b00      	cmp	r3, #0
 8003450:	f000 80b7 	beq.w	80035c2 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	2b01      	cmp	r3, #1
 8003458:	d003      	beq.n	8003462 <HAL_RCC_GetSysClockFreq+0xbe>
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	2b03      	cmp	r3, #3
 800345e:	d056      	beq.n	800350e <HAL_RCC_GetSysClockFreq+0x16a>
 8003460:	e077      	b.n	8003552 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003462:	4b5e      	ldr	r3, [pc, #376]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0320 	and.w	r3, r3, #32
 800346a:	2b00      	cmp	r3, #0
 800346c:	d02d      	beq.n	80034ca <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800346e:	4b5b      	ldr	r3, [pc, #364]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	08db      	lsrs	r3, r3, #3
 8003474:	f003 0303 	and.w	r3, r3, #3
 8003478:	4a5a      	ldr	r2, [pc, #360]	@ (80035e4 <HAL_RCC_GetSysClockFreq+0x240>)
 800347a:	fa22 f303 	lsr.w	r3, r2, r3
 800347e:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	ee07 3a90 	vmov	s15, r3
 8003486:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	ee07 3a90 	vmov	s15, r3
 8003490:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003494:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003498:	4b50      	ldr	r3, [pc, #320]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 800349a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800349c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034a0:	ee07 3a90 	vmov	s15, r3
 80034a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80034a8:	ed97 6a02 	vldr	s12, [r7, #8]
 80034ac:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80035ec <HAL_RCC_GetSysClockFreq+0x248>
 80034b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80034b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80034b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80034bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80034c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034c4:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 80034c8:	e065      	b.n	8003596 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	ee07 3a90 	vmov	s15, r3
 80034d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034d4:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80035f0 <HAL_RCC_GetSysClockFreq+0x24c>
 80034d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034dc:	4b3f      	ldr	r3, [pc, #252]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 80034de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034e4:	ee07 3a90 	vmov	s15, r3
 80034e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80034ec:	ed97 6a02 	vldr	s12, [r7, #8]
 80034f0:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80035ec <HAL_RCC_GetSysClockFreq+0x248>
 80034f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80034f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80034fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003500:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003504:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003508:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800350c:	e043      	b.n	8003596 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	ee07 3a90 	vmov	s15, r3
 8003514:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003518:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80035f4 <HAL_RCC_GetSysClockFreq+0x250>
 800351c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003520:	4b2e      	ldr	r3, [pc, #184]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 8003522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003524:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003528:	ee07 3a90 	vmov	s15, r3
 800352c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003530:	ed97 6a02 	vldr	s12, [r7, #8]
 8003534:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80035ec <HAL_RCC_GetSysClockFreq+0x248>
 8003538:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800353c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003540:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003544:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003548:	ee67 7a27 	vmul.f32	s15, s14, s15
 800354c:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8003550:	e021      	b.n	8003596 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	ee07 3a90 	vmov	s15, r3
 8003558:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800355c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80035f8 <HAL_RCC_GetSysClockFreq+0x254>
 8003560:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003564:	4b1d      	ldr	r3, [pc, #116]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 8003566:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003568:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800356c:	ee07 3a90 	vmov	s15, r3
 8003570:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003574:	ed97 6a02 	vldr	s12, [r7, #8]
 8003578:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80035ec <HAL_RCC_GetSysClockFreq+0x248>
 800357c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003580:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003584:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003588:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800358c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003590:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003594:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8003596:	4b11      	ldr	r3, [pc, #68]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x238>)
 8003598:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800359a:	0a5b      	lsrs	r3, r3, #9
 800359c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035a0:	3301      	adds	r3, #1
 80035a2:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	ee07 3a90 	vmov	s15, r3
 80035aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80035ae:	edd7 6a06 	vldr	s13, [r7, #24]
 80035b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80035ba:	ee17 3a90 	vmov	r3, s15
 80035be:	61fb      	str	r3, [r7, #28]
 80035c0:	e004      	b.n	80035cc <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80035c2:	2300      	movs	r3, #0
 80035c4:	61fb      	str	r3, [r7, #28]
 80035c6:	e001      	b.n	80035cc <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80035c8:	4b06      	ldr	r3, [pc, #24]	@ (80035e4 <HAL_RCC_GetSysClockFreq+0x240>)
 80035ca:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80035cc:	69fb      	ldr	r3, [r7, #28]
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3724      	adds	r7, #36	@ 0x24
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop
 80035dc:	44020c00 	.word	0x44020c00
 80035e0:	003d0900 	.word	0x003d0900
 80035e4:	03d09000 	.word	0x03d09000
 80035e8:	017d7840 	.word	0x017d7840
 80035ec:	46000000 	.word	0x46000000
 80035f0:	4c742400 	.word	0x4c742400
 80035f4:	4bbebc20 	.word	0x4bbebc20
 80035f8:	4a742400 	.word	0x4a742400

080035fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003600:	f7ff fed0 	bl	80033a4 <HAL_RCC_GetSysClockFreq>
 8003604:	4602      	mov	r2, r0
 8003606:	4b08      	ldr	r3, [pc, #32]	@ (8003628 <HAL_RCC_GetHCLKFreq+0x2c>)
 8003608:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800360a:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800360e:	4907      	ldr	r1, [pc, #28]	@ (800362c <HAL_RCC_GetHCLKFreq+0x30>)
 8003610:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8003612:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003616:	fa22 f303 	lsr.w	r3, r2, r3
 800361a:	4a05      	ldr	r2, [pc, #20]	@ (8003630 <HAL_RCC_GetHCLKFreq+0x34>)
 800361c:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800361e:	4b04      	ldr	r3, [pc, #16]	@ (8003630 <HAL_RCC_GetHCLKFreq+0x34>)
 8003620:	681b      	ldr	r3, [r3, #0]
}
 8003622:	4618      	mov	r0, r3
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	44020c00 	.word	0x44020c00
 800362c:	080085bc 	.word	0x080085bc
 8003630:	20000000 	.word	0x20000000

08003634 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8003638:	f7ff ffe0 	bl	80035fc <HAL_RCC_GetHCLKFreq>
 800363c:	4602      	mov	r2, r0
 800363e:	4b06      	ldr	r3, [pc, #24]	@ (8003658 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003640:	6a1b      	ldr	r3, [r3, #32]
 8003642:	091b      	lsrs	r3, r3, #4
 8003644:	f003 0307 	and.w	r3, r3, #7
 8003648:	4904      	ldr	r1, [pc, #16]	@ (800365c <HAL_RCC_GetPCLK1Freq+0x28>)
 800364a:	5ccb      	ldrb	r3, [r1, r3]
 800364c:	f003 031f 	and.w	r3, r3, #31
 8003650:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003654:	4618      	mov	r0, r3
 8003656:	bd80      	pop	{r7, pc}
 8003658:	44020c00 	.word	0x44020c00
 800365c:	080085cc 	.word	0x080085cc

08003660 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8003664:	f7ff ffca 	bl	80035fc <HAL_RCC_GetHCLKFreq>
 8003668:	4602      	mov	r2, r0
 800366a:	4b06      	ldr	r3, [pc, #24]	@ (8003684 <HAL_RCC_GetPCLK2Freq+0x24>)
 800366c:	6a1b      	ldr	r3, [r3, #32]
 800366e:	0a1b      	lsrs	r3, r3, #8
 8003670:	f003 0307 	and.w	r3, r3, #7
 8003674:	4904      	ldr	r1, [pc, #16]	@ (8003688 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003676:	5ccb      	ldrb	r3, [r1, r3]
 8003678:	f003 031f 	and.w	r3, r3, #31
 800367c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003680:	4618      	mov	r0, r3
 8003682:	bd80      	pop	{r7, pc}
 8003684:	44020c00 	.word	0x44020c00
 8003688:	080085cc 	.word	0x080085cc

0800368c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8003690:	f7ff ffb4 	bl	80035fc <HAL_RCC_GetHCLKFreq>
 8003694:	4602      	mov	r2, r0
 8003696:	4b06      	ldr	r3, [pc, #24]	@ (80036b0 <HAL_RCC_GetPCLK3Freq+0x24>)
 8003698:	6a1b      	ldr	r3, [r3, #32]
 800369a:	0b1b      	lsrs	r3, r3, #12
 800369c:	f003 0307 	and.w	r3, r3, #7
 80036a0:	4904      	ldr	r1, [pc, #16]	@ (80036b4 <HAL_RCC_GetPCLK3Freq+0x28>)
 80036a2:	5ccb      	ldrb	r3, [r1, r3]
 80036a4:	f003 031f 	and.w	r3, r3, #31
 80036a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	44020c00 	.word	0x44020c00
 80036b4:	080085cc 	.word	0x080085cc

080036b8 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80036b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036bc:	b0aa      	sub	sp, #168	@ 0xa8
 80036be:	af00      	add	r7, sp, #0
 80036c0:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80036c4:	2300      	movs	r3, #0
 80036c6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80036ca:	2300      	movs	r3, #0
 80036cc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80036d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d8:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80036dc:	2500      	movs	r5, #0
 80036de:	ea54 0305 	orrs.w	r3, r4, r5
 80036e2:	d00b      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80036e4:	4bb8      	ldr	r3, [pc, #736]	@ (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80036e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80036ea:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80036ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f4:	4ab4      	ldr	r2, [pc, #720]	@ (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80036f6:	430b      	orrs	r3, r1
 80036f8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003704:	f002 0801 	and.w	r8, r2, #1
 8003708:	f04f 0900 	mov.w	r9, #0
 800370c:	ea58 0309 	orrs.w	r3, r8, r9
 8003710:	d038      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8003712:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003716:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003718:	2b05      	cmp	r3, #5
 800371a:	d819      	bhi.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800371c:	a201      	add	r2, pc, #4	@ (adr r2, 8003724 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800371e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003722:	bf00      	nop
 8003724:	08003759 	.word	0x08003759
 8003728:	0800373d 	.word	0x0800373d
 800372c:	08003751 	.word	0x08003751
 8003730:	08003759 	.word	0x08003759
 8003734:	08003759 	.word	0x08003759
 8003738:	08003759 	.word	0x08003759
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800373c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003740:	3308      	adds	r3, #8
 8003742:	4618      	mov	r0, r3
 8003744:	f001 fff2 	bl	800572c <RCCEx_PLL2_Config>
 8003748:	4603      	mov	r3, r0
 800374a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 800374e:	e004      	b.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003756:	e000      	b.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8003758:	bf00      	nop
    }

    if (ret == HAL_OK)
 800375a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800375e:	2b00      	cmp	r3, #0
 8003760:	d10c      	bne.n	800377c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8003762:	4b99      	ldr	r3, [pc, #612]	@ (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003764:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003768:	f023 0107 	bic.w	r1, r3, #7
 800376c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003772:	4a95      	ldr	r2, [pc, #596]	@ (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003774:	430b      	orrs	r3, r1
 8003776:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800377a:	e003      	b.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800377c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003780:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003784:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800378c:	f002 0a02 	and.w	sl, r2, #2
 8003790:	f04f 0b00 	mov.w	fp, #0
 8003794:	ea5a 030b 	orrs.w	r3, sl, fp
 8003798:	d03c      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 800379a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800379e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037a0:	2b28      	cmp	r3, #40	@ 0x28
 80037a2:	d01b      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x124>
 80037a4:	2b28      	cmp	r3, #40	@ 0x28
 80037a6:	d815      	bhi.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80037a8:	2b20      	cmp	r3, #32
 80037aa:	d019      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x128>
 80037ac:	2b20      	cmp	r3, #32
 80037ae:	d811      	bhi.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80037b0:	2b18      	cmp	r3, #24
 80037b2:	d017      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 80037b4:	2b18      	cmp	r3, #24
 80037b6:	d80d      	bhi.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d015      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x130>
 80037bc:	2b08      	cmp	r3, #8
 80037be:	d109      	bne.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80037c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037c4:	3308      	adds	r3, #8
 80037c6:	4618      	mov	r0, r3
 80037c8:	f001 ffb0 	bl	800572c <RCCEx_PLL2_Config>
 80037cc:	4603      	mov	r3, r0
 80037ce:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 80037d2:	e00a      	b.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80037da:	e006      	b.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80037dc:	bf00      	nop
 80037de:	e004      	b.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80037e0:	bf00      	nop
 80037e2:	e002      	b.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80037e4:	bf00      	nop
 80037e6:	e000      	b.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80037e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037ea:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d10c      	bne.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80037f2:	4b75      	ldr	r3, [pc, #468]	@ (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80037f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80037f8:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80037fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003802:	4a71      	ldr	r2, [pc, #452]	@ (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003804:	430b      	orrs	r3, r1
 8003806:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800380a:	e003      	b.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800380c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003810:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003814:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800381c:	f002 0304 	and.w	r3, r2, #4
 8003820:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003824:	2300      	movs	r3, #0
 8003826:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800382a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800382e:	460b      	mov	r3, r1
 8003830:	4313      	orrs	r3, r2
 8003832:	d040      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8003834:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800383a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800383e:	d01e      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8003840:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003844:	d817      	bhi.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003846:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800384a:	d01a      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 800384c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003850:	d811      	bhi.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003852:	2bc0      	cmp	r3, #192	@ 0xc0
 8003854:	d017      	beq.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8003856:	2bc0      	cmp	r3, #192	@ 0xc0
 8003858:	d80d      	bhi.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 800385a:	2b00      	cmp	r3, #0
 800385c:	d015      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 800385e:	2b40      	cmp	r3, #64	@ 0x40
 8003860:	d109      	bne.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003862:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003866:	3308      	adds	r3, #8
 8003868:	4618      	mov	r0, r3
 800386a:	f001 ff5f 	bl	800572c <RCCEx_PLL2_Config>
 800386e:	4603      	mov	r3, r0
 8003870:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8003874:	e00a      	b.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800387c:	e006      	b.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800387e:	bf00      	nop
 8003880:	e004      	b.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003882:	bf00      	nop
 8003884:	e002      	b.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003886:	bf00      	nop
 8003888:	e000      	b.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800388a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800388c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003890:	2b00      	cmp	r3, #0
 8003892:	d10c      	bne.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8003894:	4b4c      	ldr	r3, [pc, #304]	@ (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003896:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800389a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800389e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038a4:	4a48      	ldr	r2, [pc, #288]	@ (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80038a6:	430b      	orrs	r3, r1
 80038a8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80038ac:	e003      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038ae:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80038b2:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80038b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038be:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80038c2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80038c6:	2300      	movs	r3, #0
 80038c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80038cc:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80038d0:	460b      	mov	r3, r1
 80038d2:	4313      	orrs	r3, r2
 80038d4:	d043      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 80038d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038dc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80038e0:	d021      	beq.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80038e2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80038e6:	d81a      	bhi.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x266>
 80038e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038ec:	d01d      	beq.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x272>
 80038ee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038f2:	d814      	bhi.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x266>
 80038f4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80038f8:	d019      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x276>
 80038fa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80038fe:	d80e      	bhi.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003900:	2b00      	cmp	r3, #0
 8003902:	d016      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8003904:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003908:	d109      	bne.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800390a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800390e:	3308      	adds	r3, #8
 8003910:	4618      	mov	r0, r3
 8003912:	f001 ff0b 	bl	800572c <RCCEx_PLL2_Config>
 8003916:	4603      	mov	r3, r0
 8003918:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800391c:	e00a      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003924:	e006      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003926:	bf00      	nop
 8003928:	e004      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 800392a:	bf00      	nop
 800392c:	e002      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 800392e:	bf00      	nop
 8003930:	e000      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003932:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003934:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003938:	2b00      	cmp	r3, #0
 800393a:	d10c      	bne.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800393c:	4b22      	ldr	r3, [pc, #136]	@ (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800393e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003942:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003946:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800394a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394c:	4a1e      	ldr	r2, [pc, #120]	@ (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800394e:	430b      	orrs	r3, r1
 8003950:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003954:	e003      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003956:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800395a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800395e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003966:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800396a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800396c:	2300      	movs	r3, #0
 800396e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003970:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003974:	460b      	mov	r3, r1
 8003976:	4313      	orrs	r3, r2
 8003978:	d03e      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800397a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800397e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003980:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003984:	d01b      	beq.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x306>
 8003986:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800398a:	d814      	bhi.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 800398c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003990:	d017      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8003992:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003996:	d80e      	bhi.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003998:	2b00      	cmp	r3, #0
 800399a:	d017      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x314>
 800399c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039a0:	d109      	bne.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80039a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039a6:	3308      	adds	r3, #8
 80039a8:	4618      	mov	r0, r3
 80039aa:	f001 febf 	bl	800572c <RCCEx_PLL2_Config>
 80039ae:	4603      	mov	r3, r0
 80039b0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 80039b4:	e00b      	b.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80039bc:	e007      	b.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 80039be:	bf00      	nop
 80039c0:	e005      	b.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 80039c2:	bf00      	nop
 80039c4:	e003      	b.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x316>
 80039c6:	bf00      	nop
 80039c8:	44020c00 	.word	0x44020c00
        break;
 80039cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039ce:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d10c      	bne.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80039d6:	4ba5      	ldr	r3, [pc, #660]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80039d8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80039dc:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80039e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e6:	4aa1      	ldr	r2, [pc, #644]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80039e8:	430b      	orrs	r3, r1
 80039ea:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80039ee:	e003      	b.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039f0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80039f4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80039f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a00:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003a04:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a06:	2300      	movs	r3, #0
 8003a08:	677b      	str	r3, [r7, #116]	@ 0x74
 8003a0a:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003a0e:	460b      	mov	r3, r1
 8003a10:	4313      	orrs	r3, r2
 8003a12:	d03b      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8003a14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a1a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003a1e:	d01b      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8003a20:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003a24:	d814      	bhi.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8003a26:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003a2a:	d017      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8003a2c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003a30:	d80e      	bhi.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d014      	beq.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8003a36:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a3a:	d109      	bne.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003a3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a40:	3308      	adds	r3, #8
 8003a42:	4618      	mov	r0, r3
 8003a44:	f001 fe72 	bl	800572c <RCCEx_PLL2_Config>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8003a4e:	e008      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003a56:	e004      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003a58:	bf00      	nop
 8003a5a:	e002      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003a5c:	bf00      	nop
 8003a5e:	e000      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003a60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a62:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d10c      	bne.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8003a6a:	4b80      	ldr	r3, [pc, #512]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003a6c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003a70:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8003a74:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a7a:	4a7c      	ldr	r2, [pc, #496]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003a7c:	430b      	orrs	r3, r1
 8003a7e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003a82:	e003      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a84:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a88:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8003a8c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a94:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003a98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003a9e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003aa2:	460b      	mov	r3, r1
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	d033      	beq.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8003aa8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ab2:	d015      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8003ab4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ab8:	d80e      	bhi.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d012      	beq.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8003abe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ac2:	d109      	bne.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003ac4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ac8:	3308      	adds	r3, #8
 8003aca:	4618      	mov	r0, r3
 8003acc:	f001 fe2e 	bl	800572c <RCCEx_PLL2_Config>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003ad6:	e006      	b.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003ade:	e002      	b.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8003ae0:	bf00      	nop
 8003ae2:	e000      	b.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8003ae4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ae6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d10c      	bne.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8003aee:	4b5f      	ldr	r3, [pc, #380]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003af0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003af4:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8003af8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003afe:	4a5b      	ldr	r2, [pc, #364]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b00:	430b      	orrs	r3, r1
 8003b02:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003b06:	e003      	b.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b08:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b0c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8003b10:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b18:	2100      	movs	r1, #0
 8003b1a:	6639      	str	r1, [r7, #96]	@ 0x60
 8003b1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b20:	667b      	str	r3, [r7, #100]	@ 0x64
 8003b22:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003b26:	460b      	mov	r3, r1
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	d033      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8003b2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b36:	d015      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8003b38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b3c:	d80e      	bhi.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d012      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003b42:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b46:	d109      	bne.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003b48:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b4c:	3308      	adds	r3, #8
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f001 fdec 	bl	800572c <RCCEx_PLL2_Config>
 8003b54:	4603      	mov	r3, r0
 8003b56:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8003b5a:	e006      	b.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003b62:	e002      	b.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003b64:	bf00      	nop
 8003b66:	e000      	b.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003b68:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003b6a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d10c      	bne.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8003b72:	4b3e      	ldr	r3, [pc, #248]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b74:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003b78:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003b7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b82:	4a3a      	ldr	r2, [pc, #232]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b84:	430b      	orrs	r3, r1
 8003b86:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003b8a:	e003      	b.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b8c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b90:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003b94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9c:	2100      	movs	r1, #0
 8003b9e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003ba0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ba4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003ba6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003baa:	460b      	mov	r3, r1
 8003bac:	4313      	orrs	r3, r2
 8003bae:	d00e      	beq.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003bb0:	4b2e      	ldr	r3, [pc, #184]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003bb2:	69db      	ldr	r3, [r3, #28]
 8003bb4:	4a2d      	ldr	r2, [pc, #180]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003bb6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003bba:	61d3      	str	r3, [r2, #28]
 8003bbc:	4b2b      	ldr	r3, [pc, #172]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003bbe:	69d9      	ldr	r1, [r3, #28]
 8003bc0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bc8:	4a28      	ldr	r2, [pc, #160]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003bca:	430b      	orrs	r3, r1
 8003bcc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003bce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003bda:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bdc:	2300      	movs	r3, #0
 8003bde:	657b      	str	r3, [r7, #84]	@ 0x54
 8003be0:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003be4:	460b      	mov	r3, r1
 8003be6:	4313      	orrs	r3, r2
 8003be8:	d046      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8003bea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003bf4:	d021      	beq.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x582>
 8003bf6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003bfa:	d81a      	bhi.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003bfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c00:	d01d      	beq.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x586>
 8003c02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c06:	d814      	bhi.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003c08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c0c:	d019      	beq.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8003c0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c12:	d80e      	bhi.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d016      	beq.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 8003c18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c1c:	d109      	bne.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c22:	3308      	adds	r3, #8
 8003c24:	4618      	mov	r0, r3
 8003c26:	f001 fd81 	bl	800572c <RCCEx_PLL2_Config>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003c30:	e00a      	b.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003c38:	e006      	b.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003c3a:	bf00      	nop
 8003c3c:	e004      	b.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003c3e:	bf00      	nop
 8003c40:	e002      	b.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003c42:	bf00      	nop
 8003c44:	e000      	b.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003c46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c48:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d10f      	bne.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003c50:	4b06      	ldr	r3, [pc, #24]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003c52:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003c56:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003c5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c60:	4a02      	ldr	r2, [pc, #8]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003c62:	430b      	orrs	r3, r1
 8003c64:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003c68:	e006      	b.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003c6a:	bf00      	nop
 8003c6c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c70:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c74:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003c78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c80:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003c84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c86:	2300      	movs	r3, #0
 8003c88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c8a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4313      	orrs	r3, r2
 8003c92:	d043      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8003c94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c9a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003c9e:	d021      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8003ca0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003ca4:	d81a      	bhi.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003ca6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003caa:	d01d      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x630>
 8003cac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003cb0:	d814      	bhi.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003cb2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003cb6:	d019      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x634>
 8003cb8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003cbc:	d80e      	bhi.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d016      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x638>
 8003cc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cc6:	d109      	bne.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003cc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ccc:	3308      	adds	r3, #8
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f001 fd2c 	bl	800572c <RCCEx_PLL2_Config>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8003cda:	e00a      	b.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003ce2:	e006      	b.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003ce4:	bf00      	nop
 8003ce6:	e004      	b.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003ce8:	bf00      	nop
 8003cea:	e002      	b.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003cec:	bf00      	nop
 8003cee:	e000      	b.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003cf0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cf2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d10c      	bne.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003cfa:	4bb6      	ldr	r3, [pc, #728]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003cfc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003d00:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003d04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d0a:	4ab2      	ldr	r2, [pc, #712]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d0c:	430b      	orrs	r3, r1
 8003d0e:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003d12:	e003      	b.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d14:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d18:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003d1c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d24:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003d28:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d2e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003d32:	460b      	mov	r3, r1
 8003d34:	4313      	orrs	r3, r2
 8003d36:	d030      	beq.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8003d38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d3e:	2b05      	cmp	r3, #5
 8003d40:	d80f      	bhi.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8003d42:	2b03      	cmp	r3, #3
 8003d44:	d211      	bcs.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d911      	bls.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d109      	bne.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003d4e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d52:	3308      	adds	r3, #8
 8003d54:	4618      	mov	r0, r3
 8003d56:	f001 fce9 	bl	800572c <RCCEx_PLL2_Config>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003d60:	e006      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003d68:	e002      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003d6a:	bf00      	nop
 8003d6c:	e000      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003d6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d70:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d10c      	bne.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003d78:	4b96      	ldr	r3, [pc, #600]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d7a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003d7e:	f023 0107 	bic.w	r1, r3, #7
 8003d82:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d88:	4a92      	ldr	r2, [pc, #584]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d8a:	430b      	orrs	r3, r1
 8003d8c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003d90:	e003      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d92:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d96:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003d9a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da2:	2100      	movs	r1, #0
 8003da4:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003da6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dac:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003db0:	460b      	mov	r3, r1
 8003db2:	4313      	orrs	r3, r2
 8003db4:	d022      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8003db6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003dba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d005      	beq.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x714>
 8003dc0:	2b08      	cmp	r3, #8
 8003dc2:	d005      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003dca:	e002      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003dcc:	bf00      	nop
 8003dce:	e000      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003dd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dd2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d10c      	bne.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8003dda:	4b7e      	ldr	r3, [pc, #504]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003ddc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003de0:	f023 0108 	bic.w	r1, r3, #8
 8003de4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003de8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003dea:	4a7a      	ldr	r2, [pc, #488]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003dec:	430b      	orrs	r3, r1
 8003dee:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003df2:	e003      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003df4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003df8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003dfc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e04:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003e08:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e0e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003e12:	460b      	mov	r3, r1
 8003e14:	4313      	orrs	r3, r2
 8003e16:	f000 80b0 	beq.w	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003e1a:	4b6f      	ldr	r3, [pc, #444]	@ (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1e:	4a6e      	ldr	r2, [pc, #440]	@ (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003e20:	f043 0301 	orr.w	r3, r3, #1
 8003e24:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e26:	f7fd faeb 	bl	8001400 <HAL_GetTick>
 8003e2a:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003e2e:	e00b      	b.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e30:	f7fd fae6 	bl	8001400 <HAL_GetTick>
 8003e34:	4602      	mov	r2, r0
 8003e36:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d903      	bls.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003e46:	e005      	b.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003e48:	4b63      	ldr	r3, [pc, #396]	@ (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e4c:	f003 0301 	and.w	r3, r3, #1
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0ed      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8003e54:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	f040 808a 	bne.w	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e5e:	4b5d      	ldr	r3, [pc, #372]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e68:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003e6c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d022      	beq.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x802>
 8003e74:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e7a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d01b      	beq.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003e82:	4b54      	ldr	r3, [pc, #336]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e8c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e90:	4b50      	ldr	r3, [pc, #320]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e96:	4a4f      	ldr	r2, [pc, #316]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e9c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ea0:	4b4c      	ldr	r3, [pc, #304]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003ea2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ea6:	4a4b      	ldr	r2, [pc, #300]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003ea8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003eb0:	4a48      	ldr	r2, [pc, #288]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003eb2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003eb6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003eba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003ebe:	f003 0301 	and.w	r3, r3, #1
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d019      	beq.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec6:	f7fd fa9b 	bl	8001400 <HAL_GetTick>
 8003eca:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ece:	e00d      	b.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ed0:	f7fd fa96 	bl	8001400 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d903      	bls.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 8003eea:	e006      	b.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003eec:	4b39      	ldr	r3, [pc, #228]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003eee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ef2:	f003 0302 	and.w	r3, r3, #2
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d0ea      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 8003efa:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d132      	bne.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003f02:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f06:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f10:	d10f      	bne.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8003f12:	4b30      	ldr	r3, [pc, #192]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003f14:	69db      	ldr	r3, [r3, #28]
 8003f16:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003f1a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f1e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f20:	091b      	lsrs	r3, r3, #4
 8003f22:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003f26:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003f2a:	4a2a      	ldr	r2, [pc, #168]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003f2c:	430b      	orrs	r3, r1
 8003f2e:	61d3      	str	r3, [r2, #28]
 8003f30:	e005      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x886>
 8003f32:	4b28      	ldr	r3, [pc, #160]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	4a27      	ldr	r2, [pc, #156]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003f38:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003f3c:	61d3      	str	r3, [r2, #28]
 8003f3e:	4b25      	ldr	r3, [pc, #148]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003f40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f44:	4a23      	ldr	r2, [pc, #140]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003f46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f4a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f4e:	4b21      	ldr	r3, [pc, #132]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003f50:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8003f54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f5e:	4a1d      	ldr	r2, [pc, #116]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003f60:	430b      	orrs	r3, r1
 8003f62:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f66:	e008      	b.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f68:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f6c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8003f70:	e003      	b.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f72:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f76:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003f7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f82:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003f86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f88:	2300      	movs	r3, #0
 8003f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f8c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003f90:	460b      	mov	r3, r1
 8003f92:	4313      	orrs	r3, r2
 8003f94:	d038      	beq.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003f96:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f9c:	2b30      	cmp	r3, #48	@ 0x30
 8003f9e:	d014      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x912>
 8003fa0:	2b30      	cmp	r3, #48	@ 0x30
 8003fa2:	d80e      	bhi.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003fa4:	2b20      	cmp	r3, #32
 8003fa6:	d012      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x916>
 8003fa8:	2b20      	cmp	r3, #32
 8003faa:	d80a      	bhi.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d015      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003fb0:	2b10      	cmp	r3, #16
 8003fb2:	d106      	bne.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fb4:	4b07      	ldr	r3, [pc, #28]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb8:	4a06      	ldr	r2, [pc, #24]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003fba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fbe:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003fc0:	e00d      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003fc8:	e009      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003fca:	bf00      	nop
 8003fcc:	e007      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003fce:	bf00      	nop
 8003fd0:	e005      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x926>
 8003fd2:	bf00      	nop
 8003fd4:	44020c00 	.word	0x44020c00
 8003fd8:	44020800 	.word	0x44020800
        break;
 8003fdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fde:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d10c      	bne.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003fe6:	4bb5      	ldr	r3, [pc, #724]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003fe8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003fec:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003ff0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ff4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ff6:	49b1      	ldr	r1, [pc, #708]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003ffe:	e003      	b.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004000:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004004:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8004008:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800400c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004010:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8004014:	623b      	str	r3, [r7, #32]
 8004016:	2300      	movs	r3, #0
 8004018:	627b      	str	r3, [r7, #36]	@ 0x24
 800401a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800401e:	460b      	mov	r3, r1
 8004020:	4313      	orrs	r3, r2
 8004022:	d03c      	beq.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8004024:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004028:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800402a:	2b04      	cmp	r3, #4
 800402c:	d81d      	bhi.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 800402e:	a201      	add	r2, pc, #4	@ (adr r2, 8004034 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8004030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004034:	08004049 	.word	0x08004049
 8004038:	08004057 	.word	0x08004057
 800403c:	0800406b 	.word	0x0800406b
 8004040:	08004073 	.word	0x08004073
 8004044:	08004073 	.word	0x08004073
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004048:	4b9c      	ldr	r3, [pc, #624]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800404a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800404c:	4a9b      	ldr	r2, [pc, #620]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800404e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004052:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004054:	e00e      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004056:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800405a:	3308      	adds	r3, #8
 800405c:	4618      	mov	r0, r3
 800405e:	f001 fb65 	bl	800572c <RCCEx_PLL2_Config>
 8004062:	4603      	mov	r3, r0
 8004064:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004068:	e004      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004070:	e000      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8004072:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004074:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004078:	2b00      	cmp	r3, #0
 800407a:	d10c      	bne.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800407c:	4b8f      	ldr	r3, [pc, #572]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800407e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004082:	f023 0207 	bic.w	r2, r3, #7
 8004086:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800408a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800408c:	498b      	ldr	r1, [pc, #556]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800408e:	4313      	orrs	r3, r2
 8004090:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004094:	e003      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004096:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800409a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800409e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040a6:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80040aa:	61bb      	str	r3, [r7, #24]
 80040ac:	2300      	movs	r3, #0
 80040ae:	61fb      	str	r3, [r7, #28]
 80040b0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80040b4:	460b      	mov	r3, r1
 80040b6:	4313      	orrs	r3, r2
 80040b8:	d03c      	beq.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 80040ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040c0:	2b20      	cmp	r3, #32
 80040c2:	d01f      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 80040c4:	2b20      	cmp	r3, #32
 80040c6:	d819      	bhi.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0xa44>
 80040c8:	2b18      	cmp	r3, #24
 80040ca:	d01d      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 80040cc:	2b18      	cmp	r3, #24
 80040ce:	d815      	bhi.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0xa44>
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d002      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0xa22>
 80040d4:	2b08      	cmp	r3, #8
 80040d6:	d007      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80040d8:	e010      	b.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040da:	4b78      	ldr	r3, [pc, #480]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80040dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040de:	4a77      	ldr	r2, [pc, #476]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80040e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040e4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80040e6:	e010      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80040e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040ec:	3308      	adds	r3, #8
 80040ee:	4618      	mov	r0, r3
 80040f0:	f001 fb1c 	bl	800572c <RCCEx_PLL2_Config>
 80040f4:	4603      	mov	r3, r0
 80040f6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80040fa:	e006      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004102:	e002      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8004104:	bf00      	nop
 8004106:	e000      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8004108:	bf00      	nop
    }

    if (ret == HAL_OK)
 800410a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d10c      	bne.n	800412c <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8004112:	4b6a      	ldr	r3, [pc, #424]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004114:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004118:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800411c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004120:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004122:	4966      	ldr	r1, [pc, #408]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004124:	4313      	orrs	r3, r2
 8004126:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800412a:	e003      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800412c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004130:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8004134:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800413c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004140:	613b      	str	r3, [r7, #16]
 8004142:	2300      	movs	r3, #0
 8004144:	617b      	str	r3, [r7, #20]
 8004146:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800414a:	460b      	mov	r3, r1
 800414c:	4313      	orrs	r3, r2
 800414e:	d03e      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8004150:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004154:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004156:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800415a:	d020      	beq.n	800419e <HAL_RCCEx_PeriphCLKConfig+0xae6>
 800415c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004160:	d819      	bhi.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8004162:	2bc0      	cmp	r3, #192	@ 0xc0
 8004164:	d01d      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8004166:	2bc0      	cmp	r3, #192	@ 0xc0
 8004168:	d815      	bhi.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0xade>
 800416a:	2b00      	cmp	r3, #0
 800416c:	d002      	beq.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 800416e:	2b40      	cmp	r3, #64	@ 0x40
 8004170:	d007      	beq.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8004172:	e010      	b.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004174:	4b51      	ldr	r3, [pc, #324]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004178:	4a50      	ldr	r2, [pc, #320]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800417a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800417e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004180:	e010      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004182:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004186:	3308      	adds	r3, #8
 8004188:	4618      	mov	r0, r3
 800418a:	f001 facf 	bl	800572c <RCCEx_PLL2_Config>
 800418e:	4603      	mov	r3, r0
 8004190:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004194:	e006      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800419c:	e002      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 800419e:	bf00      	nop
 80041a0:	e000      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 80041a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041a4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d10c      	bne.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80041ac:	4b43      	ldr	r3, [pc, #268]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80041ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041b2:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 80041b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041bc:	493f      	ldr	r1, [pc, #252]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80041be:	4313      	orrs	r3, r2
 80041c0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80041c4:	e003      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041c6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80041ca:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80041ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041d6:	2100      	movs	r1, #0
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	f003 0304 	and.w	r3, r3, #4
 80041de:	60fb      	str	r3, [r7, #12]
 80041e0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80041e4:	460b      	mov	r3, r1
 80041e6:	4313      	orrs	r3, r2
 80041e8:	d038      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80041ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041f4:	d00e      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 80041f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041fa:	d815      	bhi.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d017      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8004200:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004204:	d110      	bne.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004206:	4b2d      	ldr	r3, [pc, #180]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800420a:	4a2c      	ldr	r2, [pc, #176]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800420c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004210:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004212:	e00e      	b.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004214:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004218:	3308      	adds	r3, #8
 800421a:	4618      	mov	r0, r3
 800421c:	f001 fa86 	bl	800572c <RCCEx_PLL2_Config>
 8004220:	4603      	mov	r3, r0
 8004222:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004226:	e004      	b.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800422e:	e000      	b.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8004230:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004232:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004236:	2b00      	cmp	r3, #0
 8004238:	d10c      	bne.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800423a:	4b20      	ldr	r3, [pc, #128]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800423c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004240:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004244:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004248:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800424a:	491c      	ldr	r1, [pc, #112]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800424c:	4313      	orrs	r3, r2
 800424e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8004252:	e003      	b.n	800425c <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004254:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004258:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800425c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004264:	2100      	movs	r1, #0
 8004266:	6039      	str	r1, [r7, #0]
 8004268:	f003 0310 	and.w	r3, r3, #16
 800426c:	607b      	str	r3, [r7, #4]
 800426e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004272:	460b      	mov	r3, r1
 8004274:	4313      	orrs	r3, r2
 8004276:	d039      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8004278:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800427c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800427e:	2b30      	cmp	r3, #48	@ 0x30
 8004280:	d01e      	beq.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8004282:	2b30      	cmp	r3, #48	@ 0x30
 8004284:	d815      	bhi.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8004286:	2b10      	cmp	r3, #16
 8004288:	d002      	beq.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 800428a:	2b20      	cmp	r3, #32
 800428c:	d007      	beq.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 800428e:	e010      	b.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004290:	4b0a      	ldr	r3, [pc, #40]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004294:	4a09      	ldr	r2, [pc, #36]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004296:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800429a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 800429c:	e011      	b.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800429e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042a2:	3308      	adds	r3, #8
 80042a4:	4618      	mov	r0, r3
 80042a6:	f001 fa41 	bl	800572c <RCCEx_PLL2_Config>
 80042aa:	4603      	mov	r3, r0
 80042ac:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 80042b0:	e007      	b.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80042b8:	e003      	b.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 80042ba:	bf00      	nop
 80042bc:	44020c00 	.word	0x44020c00
        break;
 80042c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042c2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d10c      	bne.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80042ca:	4b0c      	ldr	r3, [pc, #48]	@ (80042fc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80042cc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80042d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80042d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042da:	4908      	ldr	r1, [pc, #32]	@ (80042fc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80042dc:	4313      	orrs	r3, r2
 80042de:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80042e2:	e003      	b.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042e4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80042e8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 80042ec:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	37a8      	adds	r7, #168	@ 0xa8
 80042f4:	46bd      	mov	sp, r7
 80042f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042fa:	bf00      	nop
 80042fc:	44020c00 	.word	0x44020c00

08004300 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8004300:	b480      	push	{r7}
 8004302:	b08b      	sub	sp, #44	@ 0x2c
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8004308:	4bae      	ldr	r3, [pc, #696]	@ (80045c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800430a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800430c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004310:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004312:	4bac      	ldr	r3, [pc, #688]	@ (80045c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004316:	f003 0303 	and.w	r3, r3, #3
 800431a:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800431c:	4ba9      	ldr	r3, [pc, #676]	@ (80045c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800431e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004320:	0a1b      	lsrs	r3, r3, #8
 8004322:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004326:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004328:	4ba6      	ldr	r3, [pc, #664]	@ (80045c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800432a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800432c:	091b      	lsrs	r3, r3, #4
 800432e:	f003 0301 	and.w	r3, r3, #1
 8004332:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004334:	4ba3      	ldr	r3, [pc, #652]	@ (80045c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004338:	08db      	lsrs	r3, r3, #3
 800433a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800433e:	697a      	ldr	r2, [r7, #20]
 8004340:	fb02 f303 	mul.w	r3, r2, r3
 8004344:	ee07 3a90 	vmov	s15, r3
 8004348:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800434c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8004350:	69bb      	ldr	r3, [r7, #24]
 8004352:	2b00      	cmp	r3, #0
 8004354:	f000 8126 	beq.w	80045a4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	2b03      	cmp	r3, #3
 800435c:	d053      	beq.n	8004406 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	2b03      	cmp	r3, #3
 8004362:	d86f      	bhi.n	8004444 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	2b01      	cmp	r3, #1
 8004368:	d003      	beq.n	8004372 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	2b02      	cmp	r3, #2
 800436e:	d02b      	beq.n	80043c8 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8004370:	e068      	b.n	8004444 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004372:	4b94      	ldr	r3, [pc, #592]	@ (80045c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	08db      	lsrs	r3, r3, #3
 8004378:	f003 0303 	and.w	r3, r3, #3
 800437c:	4a92      	ldr	r2, [pc, #584]	@ (80045c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800437e:	fa22 f303 	lsr.w	r3, r2, r3
 8004382:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	ee07 3a90 	vmov	s15, r3
 800438a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	ee07 3a90 	vmov	s15, r3
 8004394:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004398:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800439c:	6a3b      	ldr	r3, [r7, #32]
 800439e:	ee07 3a90 	vmov	s15, r3
 80043a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043a6:	ed97 6a04 	vldr	s12, [r7, #16]
 80043aa:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80045cc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80043ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043c2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80043c6:	e068      	b.n	800449a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	ee07 3a90 	vmov	s15, r3
 80043ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043d2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80045d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80043d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043da:	6a3b      	ldr	r3, [r7, #32]
 80043dc:	ee07 3a90 	vmov	s15, r3
 80043e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043e4:	ed97 6a04 	vldr	s12, [r7, #16]
 80043e8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80045cc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80043ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004400:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004404:	e049      	b.n	800449a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004406:	69bb      	ldr	r3, [r7, #24]
 8004408:	ee07 3a90 	vmov	s15, r3
 800440c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004410:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80045d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8004414:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004418:	6a3b      	ldr	r3, [r7, #32]
 800441a:	ee07 3a90 	vmov	s15, r3
 800441e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004422:	ed97 6a04 	vldr	s12, [r7, #16]
 8004426:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80045cc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800442a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800442e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004432:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004436:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800443a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800443e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004442:	e02a      	b.n	800449a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004444:	4b5f      	ldr	r3, [pc, #380]	@ (80045c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	08db      	lsrs	r3, r3, #3
 800444a:	f003 0303 	and.w	r3, r3, #3
 800444e:	4a5e      	ldr	r2, [pc, #376]	@ (80045c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8004450:	fa22 f303 	lsr.w	r3, r2, r3
 8004454:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	ee07 3a90 	vmov	s15, r3
 800445c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	ee07 3a90 	vmov	s15, r3
 8004466:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800446a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800446e:	6a3b      	ldr	r3, [r7, #32]
 8004470:	ee07 3a90 	vmov	s15, r3
 8004474:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004478:	ed97 6a04 	vldr	s12, [r7, #16]
 800447c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80045cc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004480:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004484:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004488:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800448c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004494:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004498:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800449a:	4b4a      	ldr	r3, [pc, #296]	@ (80045c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044a6:	d121      	bne.n	80044ec <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80044a8:	4b46      	ldr	r3, [pc, #280]	@ (80045c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80044aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d017      	beq.n	80044e4 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80044b4:	4b43      	ldr	r3, [pc, #268]	@ (80045c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80044b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044b8:	0a5b      	lsrs	r3, r3, #9
 80044ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044be:	ee07 3a90 	vmov	s15, r3
 80044c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80044c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80044ca:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80044ce:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80044d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044da:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	601a      	str	r2, [r3, #0]
 80044e2:	e006      	b.n	80044f2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	601a      	str	r2, [r3, #0]
 80044ea:	e002      	b.n	80044f2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80044f2:	4b34      	ldr	r3, [pc, #208]	@ (80045c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044fe:	d121      	bne.n	8004544 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8004500:	4b30      	ldr	r3, [pc, #192]	@ (80045c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004504:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004508:	2b00      	cmp	r3, #0
 800450a:	d017      	beq.n	800453c <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800450c:	4b2d      	ldr	r3, [pc, #180]	@ (80045c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800450e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004510:	0c1b      	lsrs	r3, r3, #16
 8004512:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004516:	ee07 3a90 	vmov	s15, r3
 800451a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800451e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004522:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8004526:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800452a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800452e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004532:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	605a      	str	r2, [r3, #4]
 800453a:	e006      	b.n	800454a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	605a      	str	r2, [r3, #4]
 8004542:	e002      	b.n	800454a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800454a:	4b1e      	ldr	r3, [pc, #120]	@ (80045c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004552:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004556:	d121      	bne.n	800459c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8004558:	4b1a      	ldr	r3, [pc, #104]	@ (80045c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800455a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800455c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d017      	beq.n	8004594 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004564:	4b17      	ldr	r3, [pc, #92]	@ (80045c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004566:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004568:	0e1b      	lsrs	r3, r3, #24
 800456a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800456e:	ee07 3a90 	vmov	s15, r3
 8004572:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8004576:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800457a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800457e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004582:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004586:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800458a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8004592:	e010      	b.n	80045b6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	609a      	str	r2, [r3, #8]
}
 800459a:	e00c      	b.n	80045b6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	609a      	str	r2, [r3, #8]
}
 80045a2:	e008      	b.n	80045b6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	609a      	str	r2, [r3, #8]
}
 80045b6:	bf00      	nop
 80045b8:	372c      	adds	r7, #44	@ 0x2c
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop
 80045c4:	44020c00 	.word	0x44020c00
 80045c8:	03d09000 	.word	0x03d09000
 80045cc:	46000000 	.word	0x46000000
 80045d0:	4a742400 	.word	0x4a742400
 80045d4:	4bbebc20 	.word	0x4bbebc20

080045d8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80045d8:	b480      	push	{r7}
 80045da:	b08b      	sub	sp, #44	@ 0x2c
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80045e0:	4bae      	ldr	r3, [pc, #696]	@ (800489c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80045e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045e8:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80045ea:	4bac      	ldr	r3, [pc, #688]	@ (800489c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80045ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ee:	f003 0303 	and.w	r3, r3, #3
 80045f2:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80045f4:	4ba9      	ldr	r3, [pc, #676]	@ (800489c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80045f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045f8:	0a1b      	lsrs	r3, r3, #8
 80045fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045fe:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8004600:	4ba6      	ldr	r3, [pc, #664]	@ (800489c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004604:	091b      	lsrs	r3, r3, #4
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800460c:	4ba3      	ldr	r3, [pc, #652]	@ (800489c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800460e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004610:	08db      	lsrs	r3, r3, #3
 8004612:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004616:	697a      	ldr	r2, [r7, #20]
 8004618:	fb02 f303 	mul.w	r3, r2, r3
 800461c:	ee07 3a90 	vmov	s15, r3
 8004620:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004624:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	2b00      	cmp	r3, #0
 800462c:	f000 8126 	beq.w	800487c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	2b03      	cmp	r3, #3
 8004634:	d053      	beq.n	80046de <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	2b03      	cmp	r3, #3
 800463a:	d86f      	bhi.n	800471c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	2b01      	cmp	r3, #1
 8004640:	d003      	beq.n	800464a <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	2b02      	cmp	r3, #2
 8004646:	d02b      	beq.n	80046a0 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8004648:	e068      	b.n	800471c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800464a:	4b94      	ldr	r3, [pc, #592]	@ (800489c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	08db      	lsrs	r3, r3, #3
 8004650:	f003 0303 	and.w	r3, r3, #3
 8004654:	4a92      	ldr	r2, [pc, #584]	@ (80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8004656:	fa22 f303 	lsr.w	r3, r2, r3
 800465a:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	ee07 3a90 	vmov	s15, r3
 8004662:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004666:	69bb      	ldr	r3, [r7, #24]
 8004668:	ee07 3a90 	vmov	s15, r3
 800466c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004670:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004674:	6a3b      	ldr	r3, [r7, #32]
 8004676:	ee07 3a90 	vmov	s15, r3
 800467a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800467e:	ed97 6a04 	vldr	s12, [r7, #16]
 8004682:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80048a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004686:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800468a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800468e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004692:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004696:	ee67 7a27 	vmul.f32	s15, s14, s15
 800469a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800469e:	e068      	b.n	8004772 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80046a0:	69bb      	ldr	r3, [r7, #24]
 80046a2:	ee07 3a90 	vmov	s15, r3
 80046a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046aa:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80048a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 80046ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046b2:	6a3b      	ldr	r3, [r7, #32]
 80046b4:	ee07 3a90 	vmov	s15, r3
 80046b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046bc:	ed97 6a04 	vldr	s12, [r7, #16]
 80046c0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80048a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80046c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046d8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80046dc:	e049      	b.n	8004772 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80046de:	69bb      	ldr	r3, [r7, #24]
 80046e0:	ee07 3a90 	vmov	s15, r3
 80046e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046e8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80048ac <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80046ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046f0:	6a3b      	ldr	r3, [r7, #32]
 80046f2:	ee07 3a90 	vmov	s15, r3
 80046f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046fa:	ed97 6a04 	vldr	s12, [r7, #16]
 80046fe:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80048a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004702:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004706:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800470a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800470e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004712:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004716:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800471a:	e02a      	b.n	8004772 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800471c:	4b5f      	ldr	r3, [pc, #380]	@ (800489c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	08db      	lsrs	r3, r3, #3
 8004722:	f003 0303 	and.w	r3, r3, #3
 8004726:	4a5e      	ldr	r2, [pc, #376]	@ (80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8004728:	fa22 f303 	lsr.w	r3, r2, r3
 800472c:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	ee07 3a90 	vmov	s15, r3
 8004734:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004738:	69bb      	ldr	r3, [r7, #24]
 800473a:	ee07 3a90 	vmov	s15, r3
 800473e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004742:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004746:	6a3b      	ldr	r3, [r7, #32]
 8004748:	ee07 3a90 	vmov	s15, r3
 800474c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004750:	ed97 6a04 	vldr	s12, [r7, #16]
 8004754:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80048a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004758:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800475c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004760:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004764:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004768:	ee67 7a27 	vmul.f32	s15, s14, s15
 800476c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004770:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004772:	4b4a      	ldr	r3, [pc, #296]	@ (800489c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800477a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800477e:	d121      	bne.n	80047c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8004780:	4b46      	ldr	r3, [pc, #280]	@ (800489c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004784:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004788:	2b00      	cmp	r3, #0
 800478a:	d017      	beq.n	80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800478c:	4b43      	ldr	r3, [pc, #268]	@ (800489c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800478e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004790:	0a5b      	lsrs	r3, r3, #9
 8004792:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004796:	ee07 3a90 	vmov	s15, r3
 800479a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800479e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80047a2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80047a6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80047aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80047ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047b2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	601a      	str	r2, [r3, #0]
 80047ba:	e006      	b.n	80047ca <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	601a      	str	r2, [r3, #0]
 80047c2:	e002      	b.n	80047ca <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80047ca:	4b34      	ldr	r3, [pc, #208]	@ (800489c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047d6:	d121      	bne.n	800481c <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80047d8:	4b30      	ldr	r3, [pc, #192]	@ (800489c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80047da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d017      	beq.n	8004814 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80047e4:	4b2d      	ldr	r3, [pc, #180]	@ (800489c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80047e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047e8:	0c1b      	lsrs	r3, r3, #16
 80047ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047ee:	ee07 3a90 	vmov	s15, r3
 80047f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80047f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80047fa:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80047fe:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004802:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004806:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800480a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	605a      	str	r2, [r3, #4]
 8004812:	e006      	b.n	8004822 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	605a      	str	r2, [r3, #4]
 800481a:	e002      	b.n	8004822 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004822:	4b1e      	ldr	r3, [pc, #120]	@ (800489c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800482a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800482e:	d121      	bne.n	8004874 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8004830:	4b1a      	ldr	r3, [pc, #104]	@ (800489c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004834:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d017      	beq.n	800486c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800483c:	4b17      	ldr	r3, [pc, #92]	@ (800489c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800483e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004840:	0e1b      	lsrs	r3, r3, #24
 8004842:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004846:	ee07 3a90 	vmov	s15, r3
 800484a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800484e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004852:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004856:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800485a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800485e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004862:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800486a:	e010      	b.n	800488e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	609a      	str	r2, [r3, #8]
}
 8004872:	e00c      	b.n	800488e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	609a      	str	r2, [r3, #8]
}
 800487a:	e008      	b.n	800488e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2200      	movs	r2, #0
 8004880:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2200      	movs	r2, #0
 8004886:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	609a      	str	r2, [r3, #8]
}
 800488e:	bf00      	nop
 8004890:	372c      	adds	r7, #44	@ 0x2c
 8004892:	46bd      	mov	sp, r7
 8004894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004898:	4770      	bx	lr
 800489a:	bf00      	nop
 800489c:	44020c00 	.word	0x44020c00
 80048a0:	03d09000 	.word	0x03d09000
 80048a4:	46000000 	.word	0x46000000
 80048a8:	4a742400 	.word	0x4a742400
 80048ac:	4bbebc20 	.word	0x4bbebc20

080048b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b08c      	sub	sp, #48	@ 0x30
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80048ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048be:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 80048c2:	430b      	orrs	r3, r1
 80048c4:	d14b      	bne.n	800495e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80048c6:	4bc4      	ldr	r3, [pc, #784]	@ (8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80048c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80048cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048d0:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80048d2:	4bc1      	ldr	r3, [pc, #772]	@ (8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80048d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80048d8:	f003 0302 	and.w	r3, r3, #2
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d108      	bne.n	80048f2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80048e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048e6:	d104      	bne.n	80048f2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80048e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048ee:	f000 bf14 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80048f2:	4bb9      	ldr	r3, [pc, #740]	@ (8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80048f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80048f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004900:	d108      	bne.n	8004914 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8004902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004904:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004908:	d104      	bne.n	8004914 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 800490a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800490e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004910:	f000 bf03 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8004914:	4bb0      	ldr	r3, [pc, #704]	@ (8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800491c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004920:	d119      	bne.n	8004956 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8004922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004924:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004928:	d115      	bne.n	8004956 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800492a:	4bab      	ldr	r3, [pc, #684]	@ (8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800492c:	69db      	ldr	r3, [r3, #28]
 800492e:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8004932:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004936:	d30a      	bcc.n	800494e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8004938:	4ba7      	ldr	r3, [pc, #668]	@ (8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800493a:	69db      	ldr	r3, [r3, #28]
 800493c:	0a1b      	lsrs	r3, r3, #8
 800493e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004942:	4aa6      	ldr	r2, [pc, #664]	@ (8004bdc <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8004944:	fbb2 f3f3 	udiv	r3, r2, r3
 8004948:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800494a:	f000 bee6 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 800494e:	2300      	movs	r3, #0
 8004950:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004952:	f000 bee2 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8004956:	2300      	movs	r3, #0
 8004958:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800495a:	f000 bede 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 800495e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004962:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 8004966:	ea52 0301 	orrs.w	r3, r2, r1
 800496a:	f000 838e 	beq.w	800508a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 800496e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004972:	2a01      	cmp	r2, #1
 8004974:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8004978:	f080 86cc 	bcs.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800497c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004980:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 8004984:	ea52 0301 	orrs.w	r3, r2, r1
 8004988:	f000 82aa 	beq.w	8004ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 800498c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004990:	2a01      	cmp	r2, #1
 8004992:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 8004996:	f080 86bd 	bcs.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800499a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800499e:	f1a3 0110 	sub.w	r1, r3, #16
 80049a2:	ea52 0301 	orrs.w	r3, r2, r1
 80049a6:	f000 8681 	beq.w	80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 80049aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049ae:	2a01      	cmp	r2, #1
 80049b0:	f173 0310 	sbcs.w	r3, r3, #16
 80049b4:	f080 86ae 	bcs.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80049b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049bc:	1f19      	subs	r1, r3, #4
 80049be:	ea52 0301 	orrs.w	r3, r2, r1
 80049c2:	f000 84b1 	beq.w	8005328 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 80049c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049ca:	2a01      	cmp	r2, #1
 80049cc:	f173 0304 	sbcs.w	r3, r3, #4
 80049d0:	f080 86a0 	bcs.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80049d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049d8:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 80049dc:	430b      	orrs	r3, r1
 80049de:	f000 85aa 	beq.w	8005536 <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 80049e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049e6:	497e      	ldr	r1, [pc, #504]	@ (8004be0 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 80049e8:	428a      	cmp	r2, r1
 80049ea:	f173 0300 	sbcs.w	r3, r3, #0
 80049ee:	f080 8691 	bcs.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80049f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049f6:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 80049fa:	430b      	orrs	r3, r1
 80049fc:	f000 8532 	beq.w	8005464 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8004a00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a04:	4977      	ldr	r1, [pc, #476]	@ (8004be4 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 8004a06:	428a      	cmp	r2, r1
 8004a08:	f173 0300 	sbcs.w	r3, r3, #0
 8004a0c:	f080 8682 	bcs.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004a10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a14:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8004a18:	430b      	orrs	r3, r1
 8004a1a:	f000 84bc 	beq.w	8005396 <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 8004a1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a22:	4971      	ldr	r1, [pc, #452]	@ (8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8004a24:	428a      	cmp	r2, r1
 8004a26:	f173 0300 	sbcs.w	r3, r3, #0
 8004a2a:	f080 8673 	bcs.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004a2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a32:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8004a36:	430b      	orrs	r3, r1
 8004a38:	f000 85f2 	beq.w	8005620 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 8004a3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a40:	496a      	ldr	r1, [pc, #424]	@ (8004bec <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 8004a42:	428a      	cmp	r2, r1
 8004a44:	f173 0300 	sbcs.w	r3, r3, #0
 8004a48:	f080 8664 	bcs.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004a4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a50:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8004a54:	430b      	orrs	r3, r1
 8004a56:	f000 81e5 	beq.w	8004e24 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8004a5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a5e:	4964      	ldr	r1, [pc, #400]	@ (8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8004a60:	428a      	cmp	r2, r1
 8004a62:	f173 0300 	sbcs.w	r3, r3, #0
 8004a66:	f080 8655 	bcs.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004a6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a6e:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8004a72:	430b      	orrs	r3, r1
 8004a74:	f000 83cc 	beq.w	8005210 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8004a78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a7c:	495d      	ldr	r1, [pc, #372]	@ (8004bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 8004a7e:	428a      	cmp	r2, r1
 8004a80:	f173 0300 	sbcs.w	r3, r3, #0
 8004a84:	f080 8646 	bcs.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004a88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a8c:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8004a90:	430b      	orrs	r3, r1
 8004a92:	f000 8331 	beq.w	80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8004a96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a9a:	4957      	ldr	r1, [pc, #348]	@ (8004bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 8004a9c:	428a      	cmp	r2, r1
 8004a9e:	f173 0300 	sbcs.w	r3, r3, #0
 8004aa2:	f080 8637 	bcs.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004aa6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004aaa:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8004aae:	430b      	orrs	r3, r1
 8004ab0:	f000 82bb 	beq.w	800502a <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8004ab4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ab8:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8004abc:	f173 0300 	sbcs.w	r3, r3, #0
 8004ac0:	f080 8628 	bcs.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004ac4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ac8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8004acc:	430b      	orrs	r3, r1
 8004ace:	f000 826d 	beq.w	8004fac <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8004ad2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ad6:	f244 0101 	movw	r1, #16385	@ 0x4001
 8004ada:	428a      	cmp	r2, r1
 8004adc:	f173 0300 	sbcs.w	r3, r3, #0
 8004ae0:	f080 8618 	bcs.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004ae4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ae8:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8004aec:	430b      	orrs	r3, r1
 8004aee:	f000 821e 	beq.w	8004f2e <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 8004af2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004af6:	f242 0101 	movw	r1, #8193	@ 0x2001
 8004afa:	428a      	cmp	r2, r1
 8004afc:	f173 0300 	sbcs.w	r3, r3, #0
 8004b00:	f080 8608 	bcs.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004b04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b08:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8004b0c:	430b      	orrs	r3, r1
 8004b0e:	f000 8137 	beq.w	8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8004b12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b16:	f241 0101 	movw	r1, #4097	@ 0x1001
 8004b1a:	428a      	cmp	r2, r1
 8004b1c:	f173 0300 	sbcs.w	r3, r3, #0
 8004b20:	f080 85f8 	bcs.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004b24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b28:	1f11      	subs	r1, r2, #4
 8004b2a:	430b      	orrs	r3, r1
 8004b2c:	f000 80d2 	beq.w	8004cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8004b30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b34:	2a05      	cmp	r2, #5
 8004b36:	f173 0300 	sbcs.w	r3, r3, #0
 8004b3a:	f080 85eb 	bcs.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004b3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b42:	1e51      	subs	r1, r2, #1
 8004b44:	430b      	orrs	r3, r1
 8004b46:	d006      	beq.n	8004b56 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8004b48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b4c:	1e91      	subs	r1, r2, #2
 8004b4e:	430b      	orrs	r3, r1
 8004b50:	d06c      	beq.n	8004c2c <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8004b52:	f000 bddf 	b.w	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004b56:	4b20      	ldr	r3, [pc, #128]	@ (8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004b58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004b5c:	f003 0307 	and.w	r3, r3, #7
 8004b60:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8004b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d104      	bne.n	8004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8004b68:	f7fe fd7a 	bl	8003660 <HAL_RCC_GetPCLK2Freq>
 8004b6c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004b6e:	f000 bdd4 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8004b72:	4b19      	ldr	r3, [pc, #100]	@ (8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b7e:	d10a      	bne.n	8004b96 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8004b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d107      	bne.n	8004b96 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b86:	f107 030c 	add.w	r3, r7, #12
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f7ff fd24 	bl	80045d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b94:	e048      	b.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8004b96:	4b10      	ldr	r3, [pc, #64]	@ (8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0302 	and.w	r3, r3, #2
 8004b9e:	2b02      	cmp	r3, #2
 8004ba0:	d10c      	bne.n	8004bbc <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8004ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ba4:	2b03      	cmp	r3, #3
 8004ba6:	d109      	bne.n	8004bbc <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	08db      	lsrs	r3, r3, #3
 8004bae:	f003 0303 	and.w	r3, r3, #3
 8004bb2:	4a12      	ldr	r2, [pc, #72]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8004bb4:	fa22 f303 	lsr.w	r3, r2, r3
 8004bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bba:	e035      	b.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8004bbc:	4b06      	ldr	r3, [pc, #24]	@ (8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bc8:	d11c      	bne.n	8004c04 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bcc:	2b04      	cmp	r3, #4
 8004bce:	d119      	bne.n	8004c04 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8004bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8004c00 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8004bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bd4:	e028      	b.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8004bd6:	bf00      	nop
 8004bd8:	44020c00 	.word	0x44020c00
 8004bdc:	017d7840 	.word	0x017d7840
 8004be0:	20000001 	.word	0x20000001
 8004be4:	10000001 	.word	0x10000001
 8004be8:	08000001 	.word	0x08000001
 8004bec:	04000001 	.word	0x04000001
 8004bf0:	00200001 	.word	0x00200001
 8004bf4:	00040001 	.word	0x00040001
 8004bf8:	00020001 	.word	0x00020001
 8004bfc:	03d09000 	.word	0x03d09000
 8004c00:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8004c04:	4b9f      	ldr	r3, [pc, #636]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d106      	bne.n	8004c20 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8004c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c14:	2b05      	cmp	r3, #5
 8004c16:	d103      	bne.n	8004c20 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 8004c18:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c1e:	e003      	b.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 8004c20:	2300      	movs	r3, #0
 8004c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004c24:	f000 bd79 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004c28:	f000 bd77 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004c2c:	4b95      	ldr	r3, [pc, #596]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c2e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004c32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004c36:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8004c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d104      	bne.n	8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004c3e:	f7fe fcf9 	bl	8003634 <HAL_RCC_GetPCLK1Freq>
 8004c42:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004c44:	f000 bd69 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8004c48:	4b8e      	ldr	r3, [pc, #568]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c54:	d10a      	bne.n	8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8004c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c58:	2b08      	cmp	r3, #8
 8004c5a:	d107      	bne.n	8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c5c:	f107 030c 	add.w	r3, r7, #12
 8004c60:	4618      	mov	r0, r3
 8004c62:	f7ff fcb9 	bl	80045d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c6a:	e031      	b.n	8004cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8004c6c:	4b85      	ldr	r3, [pc, #532]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0302 	and.w	r3, r3, #2
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	d10c      	bne.n	8004c92 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8004c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c7a:	2b18      	cmp	r3, #24
 8004c7c:	d109      	bne.n	8004c92 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004c7e:	4b81      	ldr	r3, [pc, #516]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	08db      	lsrs	r3, r3, #3
 8004c84:	f003 0303 	and.w	r3, r3, #3
 8004c88:	4a7f      	ldr	r2, [pc, #508]	@ (8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c90:	e01e      	b.n	8004cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8004c92:	4b7c      	ldr	r3, [pc, #496]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c9e:	d105      	bne.n	8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8004ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ca2:	2b20      	cmp	r3, #32
 8004ca4:	d102      	bne.n	8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8004ca6:	4b79      	ldr	r3, [pc, #484]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004ca8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004caa:	e011      	b.n	8004cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8004cac:	4b75      	ldr	r3, [pc, #468]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004cae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004cb2:	f003 0302 	and.w	r3, r3, #2
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d106      	bne.n	8004cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8004cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cbc:	2b28      	cmp	r3, #40	@ 0x28
 8004cbe:	d103      	bne.n	8004cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8004cc0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cc6:	e003      	b.n	8004cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004ccc:	f000 bd25 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004cd0:	f000 bd23 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004cd4:	4b6b      	ldr	r3, [pc, #428]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004cd6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004cda:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8004cde:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8004ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d104      	bne.n	8004cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004ce6:	f7fe fca5 	bl	8003634 <HAL_RCC_GetPCLK1Freq>
 8004cea:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8004cec:	f000 bd15 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8004cf0:	4b64      	ldr	r3, [pc, #400]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cf8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004cfc:	d10a      	bne.n	8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 8004cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d00:	2b40      	cmp	r3, #64	@ 0x40
 8004d02:	d107      	bne.n	8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d04:	f107 030c 	add.w	r3, r7, #12
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f7ff fc65 	bl	80045d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d12:	e033      	b.n	8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8004d14:	4b5b      	ldr	r3, [pc, #364]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 0302 	and.w	r3, r3, #2
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	d10c      	bne.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8004d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d22:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d24:	d109      	bne.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004d26:	4b57      	ldr	r3, [pc, #348]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	08db      	lsrs	r3, r3, #3
 8004d2c:	f003 0303 	and.w	r3, r3, #3
 8004d30:	4a55      	ldr	r2, [pc, #340]	@ (8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004d32:	fa22 f303 	lsr.w	r3, r2, r3
 8004d36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d38:	e020      	b.n	8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8004d3a:	4b52      	ldr	r3, [pc, #328]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d46:	d106      	bne.n	8004d56 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8004d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d4e:	d102      	bne.n	8004d56 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8004d50:	4b4e      	ldr	r3, [pc, #312]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d54:	e012      	b.n	8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8004d56:	4b4b      	ldr	r3, [pc, #300]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004d58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d5c:	f003 0302 	and.w	r3, r3, #2
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d107      	bne.n	8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8004d64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d66:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004d6a:	d103      	bne.n	8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 8004d6c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d72:	e003      	b.n	8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8004d74:	2300      	movs	r3, #0
 8004d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004d78:	f000 bccf 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004d7c:	f000 bccd 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004d80:	4b40      	ldr	r3, [pc, #256]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004d86:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8004d8a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8004d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d104      	bne.n	8004d9c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004d92:	f7fe fc7b 	bl	800368c <HAL_RCC_GetPCLK3Freq>
 8004d96:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004d98:	f000 bcbf 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8004d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004da2:	d108      	bne.n	8004db6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004da4:	f107 030c 	add.w	r3, r7, #12
 8004da8:	4618      	mov	r0, r3
 8004daa:	f7ff fc15 	bl	80045d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004db2:	f000 bcb2 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8004db6:	4b33      	ldr	r3, [pc, #204]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0302 	and.w	r3, r3, #2
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d10d      	bne.n	8004dde <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8004dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dc4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004dc8:	d109      	bne.n	8004dde <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004dca:	4b2e      	ldr	r3, [pc, #184]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	08db      	lsrs	r3, r3, #3
 8004dd0:	f003 0303 	and.w	r3, r3, #3
 8004dd4:	4a2c      	ldr	r2, [pc, #176]	@ (8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8004dda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ddc:	e020      	b.n	8004e20 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8004dde:	4b29      	ldr	r3, [pc, #164]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004de6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004dea:	d106      	bne.n	8004dfa <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8004dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004df2:	d102      	bne.n	8004dfa <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 8004df4:	4b25      	ldr	r3, [pc, #148]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004df8:	e012      	b.n	8004e20 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8004dfa:	4b22      	ldr	r3, [pc, #136]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004dfc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e00:	f003 0302 	and.w	r3, r3, #2
 8004e04:	2b02      	cmp	r3, #2
 8004e06:	d107      	bne.n	8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 8004e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e0a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004e0e:	d103      	bne.n	8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 8004e10:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e16:	e003      	b.n	8004e20 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004e1c:	f000 bc7d 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004e20:	f000 bc7b 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8004e24:	4b17      	ldr	r3, [pc, #92]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004e26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004e2a:	f003 0307 	and.w	r3, r3, #7
 8004e2e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8004e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d104      	bne.n	8004e40 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8004e36:	f7fe fbe1 	bl	80035fc <HAL_RCC_GetHCLKFreq>
 8004e3a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8004e3c:	f000 bc6d 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8004e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d104      	bne.n	8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004e46:	f7fe faad 	bl	80033a4 <HAL_RCC_GetSysClockFreq>
 8004e4a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 8004e4c:	f000 bc65 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8004e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d108      	bne.n	8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e56:	f107 030c 	add.w	r3, r7, #12
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f7ff fbbc 	bl	80045d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004e64:	f000 bc59 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8004e68:	4b06      	ldr	r3, [pc, #24]	@ (8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e74:	d10e      	bne.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8004e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e78:	2b03      	cmp	r3, #3
 8004e7a:	d10b      	bne.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 8004e7c:	4b04      	ldr	r3, [pc, #16]	@ (8004e90 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8004e7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e80:	e02c      	b.n	8004edc <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 8004e82:	bf00      	nop
 8004e84:	44020c00 	.word	0x44020c00
 8004e88:	03d09000 	.word	0x03d09000
 8004e8c:	003d0900 	.word	0x003d0900
 8004e90:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8004e94:	4b95      	ldr	r3, [pc, #596]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0302 	and.w	r3, r3, #2
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d10c      	bne.n	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8004ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ea2:	2b04      	cmp	r3, #4
 8004ea4:	d109      	bne.n	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004ea6:	4b91      	ldr	r3, [pc, #580]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	08db      	lsrs	r3, r3, #3
 8004eac:	f003 0303 	and.w	r3, r3, #3
 8004eb0:	4a8f      	ldr	r2, [pc, #572]	@ (80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8004eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004eb8:	e010      	b.n	8004edc <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8004eba:	4b8c      	ldr	r3, [pc, #560]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ec2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ec6:	d105      	bne.n	8004ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8004ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eca:	2b05      	cmp	r3, #5
 8004ecc:	d102      	bne.n	8004ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 8004ece:	4b89      	ldr	r3, [pc, #548]	@ (80050f4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ed2:	e003      	b.n	8004edc <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004ed8:	f000 bc1f 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004edc:	f000 bc1d 	b.w	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8004ee0:	4b82      	ldr	r3, [pc, #520]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004ee2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004ee6:	f003 0308 	and.w	r3, r3, #8
 8004eea:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8004eec:	4b7f      	ldr	r3, [pc, #508]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004eee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ef2:	f003 0302 	and.w	r3, r3, #2
 8004ef6:	2b02      	cmp	r3, #2
 8004ef8:	d106      	bne.n	8004f08 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8004efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d103      	bne.n	8004f08 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 8004f00:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f06:	e011      	b.n	8004f2c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8004f08:	4b78      	ldr	r3, [pc, #480]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f16:	d106      	bne.n	8004f26 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 8004f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f1a:	2b08      	cmp	r3, #8
 8004f1c:	d103      	bne.n	8004f26 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 8004f1e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f24:	e002      	b.n	8004f2c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8004f26:	2300      	movs	r3, #0
 8004f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8004f2a:	e3f6      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004f2c:	e3f5      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004f2e:	4b6f      	ldr	r3, [pc, #444]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f30:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f34:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f38:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d103      	bne.n	8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f40:	f7fe fb78 	bl	8003634 <HAL_RCC_GetPCLK1Freq>
 8004f44:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004f46:	e3e8      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8004f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f4e:	d107      	bne.n	8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f50:	f107 030c 	add.w	r3, r7, #12
 8004f54:	4618      	mov	r0, r3
 8004f56:	f7ff fb3f 	bl	80045d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f5e:	e3dc      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8004f60:	4b62      	ldr	r3, [pc, #392]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0302 	and.w	r3, r3, #2
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	d10d      	bne.n	8004f88 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8004f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f72:	d109      	bne.n	8004f88 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004f74:	4b5d      	ldr	r3, [pc, #372]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	08db      	lsrs	r3, r3, #3
 8004f7a:	f003 0303 	and.w	r3, r3, #3
 8004f7e:	4a5c      	ldr	r2, [pc, #368]	@ (80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004f80:	fa22 f303 	lsr.w	r3, r2, r3
 8004f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f86:	e010      	b.n	8004faa <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8004f88:	4b58      	ldr	r3, [pc, #352]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f94:	d106      	bne.n	8004fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8004f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f98:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f9c:	d102      	bne.n	8004fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 8004f9e:	4b55      	ldr	r3, [pc, #340]	@ (80050f4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fa2:	e002      	b.n	8004faa <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004fa8:	e3b7      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004faa:	e3b6      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004fac:	4b4f      	ldr	r3, [pc, #316]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004fae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004fb2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004fb6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8004fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d103      	bne.n	8004fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004fbe:	f7fe fb39 	bl	8003634 <HAL_RCC_GetPCLK1Freq>
 8004fc2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004fc4:	e3a9      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8004fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004fcc:	d107      	bne.n	8004fde <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004fce:	f107 030c 	add.w	r3, r7, #12
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7ff fb00 	bl	80045d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004fdc:	e39d      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8004fde:	4b43      	ldr	r3, [pc, #268]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	d10d      	bne.n	8005006 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8004fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fec:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004ff0:	d109      	bne.n	8005006 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004ff2:	4b3e      	ldr	r3, [pc, #248]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	08db      	lsrs	r3, r3, #3
 8004ff8:	f003 0303 	and.w	r3, r3, #3
 8004ffc:	4a3c      	ldr	r2, [pc, #240]	@ (80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8005002:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005004:	e010      	b.n	8005028 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8005006:	4b39      	ldr	r3, [pc, #228]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800500e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005012:	d106      	bne.n	8005022 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8005014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005016:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800501a:	d102      	bne.n	8005022 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 800501c:	4b35      	ldr	r3, [pc, #212]	@ (80050f4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800501e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005020:	e002      	b.n	8005028 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 8005022:	2300      	movs	r3, #0
 8005024:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005026:	e378      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005028:	e377      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800502a:	4b30      	ldr	r3, [pc, #192]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800502c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005030:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005034:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8005036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005038:	2b00      	cmp	r3, #0
 800503a:	d103      	bne.n	8005044 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800503c:	f7fe fafa 	bl	8003634 <HAL_RCC_GetPCLK1Freq>
 8005040:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8005042:	e36a      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8005044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005046:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800504a:	d107      	bne.n	800505c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800504c:	f107 030c 	add.w	r3, r7, #12
 8005050:	4618      	mov	r0, r3
 8005052:	f7ff fac1 	bl	80045d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800505a:	e35e      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800505c:	4b23      	ldr	r3, [pc, #140]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0302 	and.w	r3, r3, #2
 8005064:	2b02      	cmp	r3, #2
 8005066:	d10d      	bne.n	8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8005068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800506a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800506e:	d109      	bne.n	8005084 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005070:	4b1e      	ldr	r3, [pc, #120]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	08db      	lsrs	r3, r3, #3
 8005076:	f003 0303 	and.w	r3, r3, #3
 800507a:	4a1d      	ldr	r2, [pc, #116]	@ (80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800507c:	fa22 f303 	lsr.w	r3, r2, r3
 8005080:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005082:	e34a      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8005084:	2300      	movs	r3, #0
 8005086:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005088:	e347      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 800508a:	4b18      	ldr	r3, [pc, #96]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800508c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005090:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8005094:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8005096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005098:	2b00      	cmp	r3, #0
 800509a:	d103      	bne.n	80050a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800509c:	f7fe faf6 	bl	800368c <HAL_RCC_GetPCLK3Freq>
 80050a0:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 80050a2:	e33a      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 80050a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80050aa:	d107      	bne.n	80050bc <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80050ac:	f107 030c 	add.w	r3, r7, #12
 80050b0:	4618      	mov	r0, r3
 80050b2:	f7ff fa91 	bl	80045d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80050ba:	e32e      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 80050bc:	4b0b      	ldr	r3, [pc, #44]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0302 	and.w	r3, r3, #2
 80050c4:	2b02      	cmp	r3, #2
 80050c6:	d10d      	bne.n	80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 80050c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050ce:	d109      	bne.n	80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80050d0:	4b06      	ldr	r3, [pc, #24]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	08db      	lsrs	r3, r3, #3
 80050d6:	f003 0303 	and.w	r3, r3, #3
 80050da:	4a05      	ldr	r2, [pc, #20]	@ (80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80050dc:	fa22 f303 	lsr.w	r3, r2, r3
 80050e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80050e2:	e31a      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 80050e4:	2300      	movs	r3, #0
 80050e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80050e8:	e317      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80050ea:	bf00      	nop
 80050ec:	44020c00 	.word	0x44020c00
 80050f0:	03d09000 	.word	0x03d09000
 80050f4:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80050f8:	4b9b      	ldr	r3, [pc, #620]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80050fa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80050fe:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005102:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005106:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800510a:	d044      	beq.n	8005196 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800510c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800510e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005112:	d879      	bhi.n	8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8005114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005116:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800511a:	d02d      	beq.n	8005178 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800511c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800511e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005122:	d871      	bhi.n	8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8005124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005126:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800512a:	d017      	beq.n	800515c <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 800512c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800512e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005132:	d869      	bhi.n	8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8005134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005136:	2b00      	cmp	r3, #0
 8005138:	d004      	beq.n	8005144 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 800513a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800513c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005140:	d004      	beq.n	800514c <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 8005142:	e061      	b.n	8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x958>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8005144:	f7fe faa2 	bl	800368c <HAL_RCC_GetPCLK3Freq>
 8005148:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 800514a:	e060      	b.n	800520e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800514c:	f107 030c 	add.w	r3, r7, #12
 8005150:	4618      	mov	r0, r3
 8005152:	f7ff fa41 	bl	80045d8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800515a:	e058      	b.n	800520e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800515c:	4b82      	ldr	r3, [pc, #520]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800515e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b02      	cmp	r3, #2
 8005168:	d103      	bne.n	8005172 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 800516a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800516e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005170:	e04d      	b.n	800520e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8005172:	2300      	movs	r3, #0
 8005174:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005176:	e04a      	b.n	800520e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8005178:	4b7b      	ldr	r3, [pc, #492]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800517a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800517e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005182:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005186:	d103      	bne.n	8005190 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8005188:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800518c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 800518e:	e03e      	b.n	800520e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8005190:	2300      	movs	r3, #0
 8005192:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005194:	e03b      	b.n	800520e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005196:	4b74      	ldr	r3, [pc, #464]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005198:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800519c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80051a0:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80051a2:	4b71      	ldr	r3, [pc, #452]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f003 0302 	and.w	r3, r3, #2
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d10c      	bne.n	80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 80051ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d109      	bne.n	80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80051b4:	4b6c      	ldr	r3, [pc, #432]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	08db      	lsrs	r3, r3, #3
 80051ba:	f003 0303 	and.w	r3, r3, #3
 80051be:	4a6b      	ldr	r2, [pc, #428]	@ (800536c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 80051c0:	fa22 f303 	lsr.w	r3, r2, r3
 80051c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051c6:	e01e      	b.n	8005206 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80051c8:	4b67      	ldr	r3, [pc, #412]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051d4:	d106      	bne.n	80051e4 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 80051d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051dc:	d102      	bne.n	80051e4 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80051de:	4b64      	ldr	r3, [pc, #400]	@ (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80051e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051e2:	e010      	b.n	8005206 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80051e4:	4b60      	ldr	r3, [pc, #384]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051f0:	d106      	bne.n	8005200 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 80051f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80051f8:	d102      	bne.n	8005200 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80051fa:	4b5e      	ldr	r3, [pc, #376]	@ (8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80051fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051fe:	e002      	b.n	8005206 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005200:	2300      	movs	r3, #0
 8005202:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005204:	e003      	b.n	800520e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 8005206:	e002      	b.n	800520e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 8005208:	2300      	movs	r3, #0
 800520a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800520c:	bf00      	nop
          }
        }
        break;
 800520e:	e284      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005210:	4b55      	ldr	r3, [pc, #340]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005212:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005216:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800521a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800521c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800521e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005222:	d044      	beq.n	80052ae <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8005224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005226:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800522a:	d879      	bhi.n	8005320 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 800522c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800522e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005232:	d02d      	beq.n	8005290 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8005234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005236:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800523a:	d871      	bhi.n	8005320 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 800523c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800523e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005242:	d017      	beq.n	8005274 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8005244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005246:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800524a:	d869      	bhi.n	8005320 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 800524c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800524e:	2b00      	cmp	r3, #0
 8005250:	d004      	beq.n	800525c <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 8005252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005254:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005258:	d004      	beq.n	8005264 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 800525a:	e061      	b.n	8005320 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800525c:	f7fe f9ea 	bl	8003634 <HAL_RCC_GetPCLK1Freq>
 8005260:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8005262:	e060      	b.n	8005326 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005264:	f107 030c 	add.w	r3, r7, #12
 8005268:	4618      	mov	r0, r3
 800526a:	f7ff f9b5 	bl	80045d8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005272:	e058      	b.n	8005326 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005274:	4b3c      	ldr	r3, [pc, #240]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005276:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800527a:	f003 0302 	and.w	r3, r3, #2
 800527e:	2b02      	cmp	r3, #2
 8005280:	d103      	bne.n	800528a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 8005282:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005286:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005288:	e04d      	b.n	8005326 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 800528a:	2300      	movs	r3, #0
 800528c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800528e:	e04a      	b.n	8005326 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8005290:	4b35      	ldr	r3, [pc, #212]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005292:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005296:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800529a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800529e:	d103      	bne.n	80052a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 80052a0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80052a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80052a6:	e03e      	b.n	8005326 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 80052a8:	2300      	movs	r3, #0
 80052aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80052ac:	e03b      	b.n	8005326 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80052ae:	4b2e      	ldr	r3, [pc, #184]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80052b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052b4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80052b8:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80052ba:	4b2b      	ldr	r3, [pc, #172]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d10c      	bne.n	80052e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 80052c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d109      	bne.n	80052e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80052cc:	4b26      	ldr	r3, [pc, #152]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	08db      	lsrs	r3, r3, #3
 80052d2:	f003 0303 	and.w	r3, r3, #3
 80052d6:	4a25      	ldr	r2, [pc, #148]	@ (800536c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 80052d8:	fa22 f303 	lsr.w	r3, r2, r3
 80052dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052de:	e01e      	b.n	800531e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80052e0:	4b21      	ldr	r3, [pc, #132]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052ec:	d106      	bne.n	80052fc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 80052ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052f4:	d102      	bne.n	80052fc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80052f6:	4b1e      	ldr	r3, [pc, #120]	@ (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80052f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052fa:	e010      	b.n	800531e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80052fc:	4b1a      	ldr	r3, [pc, #104]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005304:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005308:	d106      	bne.n	8005318 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 800530a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005310:	d102      	bne.n	8005318 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005312:	4b18      	ldr	r3, [pc, #96]	@ (8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8005314:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005316:	e002      	b.n	800531e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005318:	2300      	movs	r3, #0
 800531a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 800531c:	e003      	b.n	8005326 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 800531e:	e002      	b.n	8005326 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 8005320:	2300      	movs	r3, #0
 8005322:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005324:	bf00      	nop
          }
        }
        break;
 8005326:	e1f8      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8005328:	4b0f      	ldr	r3, [pc, #60]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800532a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800532e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005332:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8005334:	4b0c      	ldr	r3, [pc, #48]	@ (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800533c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005340:	d105      	bne.n	800534e <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8005342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005344:	2b00      	cmp	r3, #0
 8005346:	d102      	bne.n	800534e <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8005348:	4b0a      	ldr	r3, [pc, #40]	@ (8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 800534a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800534c:	e1e5      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800534e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005350:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005354:	d110      	bne.n	8005378 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005356:	f107 0318 	add.w	r3, r7, #24
 800535a:	4618      	mov	r0, r3
 800535c:	f7fe ffd0 	bl	8004300 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005364:	e1d9      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005366:	bf00      	nop
 8005368:	44020c00 	.word	0x44020c00
 800536c:	03d09000 	.word	0x03d09000
 8005370:	003d0900 	.word	0x003d0900
 8005374:	017d7840 	.word	0x017d7840
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8005378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800537a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800537e:	d107      	bne.n	8005390 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005380:	f107 030c 	add.w	r3, r7, #12
 8005384:	4618      	mov	r0, r3
 8005386:	f7ff f927 	bl	80045d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800538e:	e1c4      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8005390:	2300      	movs	r3, #0
 8005392:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005394:	e1c1      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8005396:	4b9d      	ldr	r3, [pc, #628]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005398:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800539c:	f003 0307 	and.w	r3, r3, #7
 80053a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053a4:	2b04      	cmp	r3, #4
 80053a6:	d859      	bhi.n	800545c <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 80053a8:	a201      	add	r2, pc, #4	@ (adr r2, 80053b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80053aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ae:	bf00      	nop
 80053b0:	080053c5 	.word	0x080053c5
 80053b4:	080053d5 	.word	0x080053d5
 80053b8:	0800545d 	.word	0x0800545d
 80053bc:	080053e5 	.word	0x080053e5
 80053c0:	080053eb 	.word	0x080053eb
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80053c4:	f107 0318 	add.w	r3, r7, #24
 80053c8:	4618      	mov	r0, r3
 80053ca:	f7fe ff99 	bl	8004300 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80053ce:	69fb      	ldr	r3, [r7, #28]
 80053d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80053d2:	e046      	b.n	8005462 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80053d4:	f107 030c 	add.w	r3, r7, #12
 80053d8:	4618      	mov	r0, r3
 80053da:	f7ff f8fd 	bl	80045d8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80053e2:	e03e      	b.n	8005462 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80053e4:	4b8a      	ldr	r3, [pc, #552]	@ (8005610 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80053e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80053e8:	e03b      	b.n	8005462 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80053ea:	4b88      	ldr	r3, [pc, #544]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80053ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80053f0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80053f4:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80053f6:	4b85      	ldr	r3, [pc, #532]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 0302 	and.w	r3, r3, #2
 80053fe:	2b02      	cmp	r3, #2
 8005400:	d10c      	bne.n	800541c <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8005402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005404:	2b00      	cmp	r3, #0
 8005406:	d109      	bne.n	800541c <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005408:	4b80      	ldr	r3, [pc, #512]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	08db      	lsrs	r3, r3, #3
 800540e:	f003 0303 	and.w	r3, r3, #3
 8005412:	4a80      	ldr	r2, [pc, #512]	@ (8005614 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005414:	fa22 f303 	lsr.w	r3, r2, r3
 8005418:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800541a:	e01e      	b.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800541c:	4b7b      	ldr	r3, [pc, #492]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005424:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005428:	d106      	bne.n	8005438 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 800542a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005430:	d102      	bne.n	8005438 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005432:	4b79      	ldr	r3, [pc, #484]	@ (8005618 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8005434:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005436:	e010      	b.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005438:	4b74      	ldr	r3, [pc, #464]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005440:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005444:	d106      	bne.n	8005454 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8005446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005448:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800544c:	d102      	bne.n	8005454 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800544e:	4b73      	ldr	r3, [pc, #460]	@ (800561c <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8005450:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005452:	e002      	b.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005454:	2300      	movs	r3, #0
 8005456:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005458:	e003      	b.n	8005462 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 800545a:	e002      	b.n	8005462 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 800545c:	2300      	movs	r3, #0
 800545e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005460:	bf00      	nop
          }
        }
        break;
 8005462:	e15a      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8005464:	4b69      	ldr	r3, [pc, #420]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005466:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800546a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800546e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005472:	2b20      	cmp	r3, #32
 8005474:	d022      	beq.n	80054bc <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 8005476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005478:	2b20      	cmp	r3, #32
 800547a:	d858      	bhi.n	800552e <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 800547c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800547e:	2b18      	cmp	r3, #24
 8005480:	d019      	beq.n	80054b6 <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 8005482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005484:	2b18      	cmp	r3, #24
 8005486:	d852      	bhi.n	800552e <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8005488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800548a:	2b00      	cmp	r3, #0
 800548c:	d003      	beq.n	8005496 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 800548e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005490:	2b08      	cmp	r3, #8
 8005492:	d008      	beq.n	80054a6 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8005494:	e04b      	b.n	800552e <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005496:	f107 0318 	add.w	r3, r7, #24
 800549a:	4618      	mov	r0, r3
 800549c:	f7fe ff30 	bl	8004300 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80054a4:	e046      	b.n	8005534 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80054a6:	f107 030c 	add.w	r3, r7, #12
 80054aa:	4618      	mov	r0, r3
 80054ac:	f7ff f894 	bl	80045d8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80054b4:	e03e      	b.n	8005534 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80054b6:	4b56      	ldr	r3, [pc, #344]	@ (8005610 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80054b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80054ba:	e03b      	b.n	8005534 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80054bc:	4b53      	ldr	r3, [pc, #332]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80054be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054c2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80054c6:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80054c8:	4b50      	ldr	r3, [pc, #320]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 0302 	and.w	r3, r3, #2
 80054d0:	2b02      	cmp	r3, #2
 80054d2:	d10c      	bne.n	80054ee <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 80054d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d109      	bne.n	80054ee <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80054da:	4b4c      	ldr	r3, [pc, #304]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	08db      	lsrs	r3, r3, #3
 80054e0:	f003 0303 	and.w	r3, r3, #3
 80054e4:	4a4b      	ldr	r2, [pc, #300]	@ (8005614 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80054e6:	fa22 f303 	lsr.w	r3, r2, r3
 80054ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054ec:	e01e      	b.n	800552c <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80054ee:	4b47      	ldr	r3, [pc, #284]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054fa:	d106      	bne.n	800550a <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 80054fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005502:	d102      	bne.n	800550a <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005504:	4b44      	ldr	r3, [pc, #272]	@ (8005618 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8005506:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005508:	e010      	b.n	800552c <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800550a:	4b40      	ldr	r3, [pc, #256]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005512:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005516:	d106      	bne.n	8005526 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 8005518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800551a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800551e:	d102      	bne.n	8005526 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005520:	4b3e      	ldr	r3, [pc, #248]	@ (800561c <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8005522:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005524:	e002      	b.n	800552c <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005526:	2300      	movs	r3, #0
 8005528:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 800552a:	e003      	b.n	8005534 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 800552c:	e002      	b.n	8005534 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 800552e:	2300      	movs	r3, #0
 8005530:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005532:	bf00      	nop
          }
        }
        break;
 8005534:	e0f1      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8005536:	4b35      	ldr	r3, [pc, #212]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005538:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800553c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8005540:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005544:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005548:	d023      	beq.n	8005592 <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 800554a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800554c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005550:	d858      	bhi.n	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8005552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005554:	2bc0      	cmp	r3, #192	@ 0xc0
 8005556:	d019      	beq.n	800558c <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8005558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800555a:	2bc0      	cmp	r3, #192	@ 0xc0
 800555c:	d852      	bhi.n	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 800555e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005560:	2b00      	cmp	r3, #0
 8005562:	d003      	beq.n	800556c <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 8005564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005566:	2b40      	cmp	r3, #64	@ 0x40
 8005568:	d008      	beq.n	800557c <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 800556a:	e04b      	b.n	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800556c:	f107 0318 	add.w	r3, r7, #24
 8005570:	4618      	mov	r0, r3
 8005572:	f7fe fec5 	bl	8004300 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8005576:	69fb      	ldr	r3, [r7, #28]
 8005578:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800557a:	e046      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800557c:	f107 030c 	add.w	r3, r7, #12
 8005580:	4618      	mov	r0, r3
 8005582:	f7ff f829 	bl	80045d8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800558a:	e03e      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800558c:	4b20      	ldr	r3, [pc, #128]	@ (8005610 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800558e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005590:	e03b      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005592:	4b1e      	ldr	r3, [pc, #120]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005594:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005598:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800559c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800559e:	4b1b      	ldr	r3, [pc, #108]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 0302 	and.w	r3, r3, #2
 80055a6:	2b02      	cmp	r3, #2
 80055a8:	d10c      	bne.n	80055c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 80055aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d109      	bne.n	80055c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80055b0:	4b16      	ldr	r3, [pc, #88]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	08db      	lsrs	r3, r3, #3
 80055b6:	f003 0303 	and.w	r3, r3, #3
 80055ba:	4a16      	ldr	r2, [pc, #88]	@ (8005614 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80055bc:	fa22 f303 	lsr.w	r3, r2, r3
 80055c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055c2:	e01e      	b.n	8005602 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80055c4:	4b11      	ldr	r3, [pc, #68]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055d0:	d106      	bne.n	80055e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 80055d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055d8:	d102      	bne.n	80055e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80055da:	4b0f      	ldr	r3, [pc, #60]	@ (8005618 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80055dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055de:	e010      	b.n	8005602 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80055e0:	4b0a      	ldr	r3, [pc, #40]	@ (800560c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055ec:	d106      	bne.n	80055fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 80055ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80055f4:	d102      	bne.n	80055fc <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80055f6:	4b09      	ldr	r3, [pc, #36]	@ (800561c <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80055f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055fa:	e002      	b.n	8005602 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80055fc:	2300      	movs	r3, #0
 80055fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005600:	e003      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8005602:	e002      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 8005604:	2300      	movs	r3, #0
 8005606:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005608:	bf00      	nop
          }
        }
        break;
 800560a:	e086      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800560c:	44020c00 	.word	0x44020c00
 8005610:	00bb8000 	.word	0x00bb8000
 8005614:	03d09000 	.word	0x03d09000
 8005618:	003d0900 	.word	0x003d0900
 800561c:	017d7840 	.word	0x017d7840
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8005620:	4b40      	ldr	r3, [pc, #256]	@ (8005724 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005622:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005626:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800562a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800562c:	4b3d      	ldr	r3, [pc, #244]	@ (8005724 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005634:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005638:	d105      	bne.n	8005646 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 800563a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800563c:	2b00      	cmp	r3, #0
 800563e:	d102      	bne.n	8005646 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 8005640:	4b39      	ldr	r3, [pc, #228]	@ (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8005642:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005644:	e031      	b.n	80056aa <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8005646:	4b37      	ldr	r3, [pc, #220]	@ (8005724 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800564e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005652:	d10a      	bne.n	800566a <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8005654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005656:	2b10      	cmp	r3, #16
 8005658:	d107      	bne.n	800566a <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800565a:	f107 0318 	add.w	r3, r7, #24
 800565e:	4618      	mov	r0, r3
 8005660:	f7fe fe4e 	bl	8004300 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005668:	e01f      	b.n	80056aa <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800566a:	4b2e      	ldr	r3, [pc, #184]	@ (8005724 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800566c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005670:	f003 0302 	and.w	r3, r3, #2
 8005674:	2b02      	cmp	r3, #2
 8005676:	d106      	bne.n	8005686 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8005678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800567a:	2b20      	cmp	r3, #32
 800567c:	d103      	bne.n	8005686 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 800567e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005682:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005684:	e011      	b.n	80056aa <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8005686:	4b27      	ldr	r3, [pc, #156]	@ (8005724 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005688:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800568c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005690:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005694:	d106      	bne.n	80056a4 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 8005696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005698:	2b30      	cmp	r3, #48	@ 0x30
 800569a:	d103      	bne.n	80056a4 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 800569c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80056a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056a2:	e002      	b.n	80056aa <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 80056a4:	2300      	movs	r3, #0
 80056a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 80056a8:	e037      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80056aa:	e036      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 80056ac:	4b1d      	ldr	r3, [pc, #116]	@ (8005724 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80056ae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80056b2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80056b6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 80056b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ba:	2b10      	cmp	r3, #16
 80056bc:	d107      	bne.n	80056ce <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80056be:	f107 0318 	add.w	r3, r7, #24
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7fe fe1c 	bl	8004300 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80056c8:	69fb      	ldr	r3, [r7, #28]
 80056ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 80056cc:	e025      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 80056ce:	4b15      	ldr	r3, [pc, #84]	@ (8005724 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056da:	d10a      	bne.n	80056f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 80056dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056de:	2b20      	cmp	r3, #32
 80056e0:	d107      	bne.n	80056f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80056e2:	f107 030c 	add.w	r3, r7, #12
 80056e6:	4618      	mov	r0, r3
 80056e8:	f7fe ff76 	bl	80045d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056f0:	e00f      	b.n	8005712 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80056f2:	4b0c      	ldr	r3, [pc, #48]	@ (8005724 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056fe:	d105      	bne.n	800570c <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 8005700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005702:	2b30      	cmp	r3, #48	@ 0x30
 8005704:	d102      	bne.n	800570c <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 8005706:	4b08      	ldr	r3, [pc, #32]	@ (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8005708:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800570a:	e002      	b.n	8005712 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800570c:	2300      	movs	r3, #0
 800570e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 8005710:	e003      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005712:	e002      	b.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 8005714:	2300      	movs	r3, #0
 8005716:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005718:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800571a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800571c:	4618      	mov	r0, r3
 800571e:	3730      	adds	r7, #48	@ 0x30
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}
 8005724:	44020c00 	.word	0x44020c00
 8005728:	02dc6c00 	.word	0x02dc6c00

0800572c <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8005734:	4b48      	ldr	r3, [pc, #288]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a47      	ldr	r2, [pc, #284]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 800573a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800573e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005740:	f7fb fe5e 	bl	8001400 <HAL_GetTick>
 8005744:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005746:	e008      	b.n	800575a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005748:	f7fb fe5a 	bl	8001400 <HAL_GetTick>
 800574c:	4602      	mov	r2, r0
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	2b02      	cmp	r3, #2
 8005754:	d901      	bls.n	800575a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8005756:	2303      	movs	r3, #3
 8005758:	e07a      	b.n	8005850 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800575a:	4b3f      	ldr	r3, [pc, #252]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005762:	2b00      	cmp	r3, #0
 8005764:	d1f0      	bne.n	8005748 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8005766:	4b3c      	ldr	r3, [pc, #240]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 8005768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800576a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800576e:	f023 0303 	bic.w	r3, r3, #3
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	6811      	ldr	r1, [r2, #0]
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	6852      	ldr	r2, [r2, #4]
 800577a:	0212      	lsls	r2, r2, #8
 800577c:	430a      	orrs	r2, r1
 800577e:	4936      	ldr	r1, [pc, #216]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 8005780:	4313      	orrs	r3, r2
 8005782:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	3b01      	subs	r3, #1
 800578a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	3b01      	subs	r3, #1
 8005794:	025b      	lsls	r3, r3, #9
 8005796:	b29b      	uxth	r3, r3
 8005798:	431a      	orrs	r2, r3
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	3b01      	subs	r3, #1
 80057a0:	041b      	lsls	r3, r3, #16
 80057a2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80057a6:	431a      	orrs	r2, r3
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	695b      	ldr	r3, [r3, #20]
 80057ac:	3b01      	subs	r3, #1
 80057ae:	061b      	lsls	r3, r3, #24
 80057b0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80057b4:	4928      	ldr	r1, [pc, #160]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 80057b6:	4313      	orrs	r3, r2
 80057b8:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80057ba:	4b27      	ldr	r3, [pc, #156]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 80057bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057be:	f023 020c 	bic.w	r2, r3, #12
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	699b      	ldr	r3, [r3, #24]
 80057c6:	4924      	ldr	r1, [pc, #144]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 80057c8:	4313      	orrs	r3, r2
 80057ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 80057cc:	4b22      	ldr	r3, [pc, #136]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 80057ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d0:	f023 0220 	bic.w	r2, r3, #32
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	69db      	ldr	r3, [r3, #28]
 80057d8:	491f      	ldr	r1, [pc, #124]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 80057da:	4313      	orrs	r3, r2
 80057dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80057de:	4b1e      	ldr	r3, [pc, #120]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 80057e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e6:	491c      	ldr	r1, [pc, #112]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 80057e8:	4313      	orrs	r3, r2
 80057ea:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80057ec:	4b1a      	ldr	r3, [pc, #104]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 80057ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f0:	4a19      	ldr	r2, [pc, #100]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 80057f2:	f023 0310 	bic.w	r3, r3, #16
 80057f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80057f8:	4b17      	ldr	r3, [pc, #92]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 80057fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057fc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005800:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005804:	687a      	ldr	r2, [r7, #4]
 8005806:	6a12      	ldr	r2, [r2, #32]
 8005808:	00d2      	lsls	r2, r2, #3
 800580a:	4913      	ldr	r1, [pc, #76]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 800580c:	4313      	orrs	r3, r2
 800580e:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8005810:	4b11      	ldr	r3, [pc, #68]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 8005812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005814:	4a10      	ldr	r2, [pc, #64]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 8005816:	f043 0310 	orr.w	r3, r3, #16
 800581a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800581c:	4b0e      	ldr	r3, [pc, #56]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a0d      	ldr	r2, [pc, #52]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 8005822:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005826:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005828:	f7fb fdea 	bl	8001400 <HAL_GetTick>
 800582c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800582e:	e008      	b.n	8005842 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005830:	f7fb fde6 	bl	8001400 <HAL_GetTick>
 8005834:	4602      	mov	r2, r0
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	1ad3      	subs	r3, r2, r3
 800583a:	2b02      	cmp	r3, #2
 800583c:	d901      	bls.n	8005842 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	e006      	b.n	8005850 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005842:	4b05      	ldr	r3, [pc, #20]	@ (8005858 <RCCEx_PLL2_Config+0x12c>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800584a:	2b00      	cmp	r3, #0
 800584c:	d0f0      	beq.n	8005830 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800584e:	2300      	movs	r3, #0

}
 8005850:	4618      	mov	r0, r3
 8005852:	3710      	adds	r7, #16
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}
 8005858:	44020c00 	.word	0x44020c00

0800585c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d101      	bne.n	800586e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e049      	b.n	8005902 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005874:	b2db      	uxtb	r3, r3
 8005876:	2b00      	cmp	r3, #0
 8005878:	d106      	bne.n	8005888 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f7fb f91e 	bl	8000ac4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2202      	movs	r2, #2
 800588c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	3304      	adds	r3, #4
 8005898:	4619      	mov	r1, r3
 800589a:	4610      	mov	r0, r2
 800589c:	f000 facc 	bl	8005e38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2201      	movs	r2, #1
 80058cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2201      	movs	r2, #1
 80058e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2201      	movs	r2, #1
 80058f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2201      	movs	r2, #1
 80058fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	3708      	adds	r7, #8
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
	...

0800590c <HAL_TIM_Base_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, const uint32_t *pData, uint16_t Length)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b086      	sub	sp, #24
 8005910:	af00      	add	r7, sp, #0
 8005912:	60f8      	str	r0, [r7, #12]
 8005914:	60b9      	str	r1, [r7, #8]
 8005916:	4613      	mov	r3, r2
 8005918:	80fb      	strh	r3, [r7, #6]

  /* Check the parameters */
  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));

  /* Set the TIM state */
  if (htim->State == HAL_TIM_STATE_BUSY)
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005920:	b2db      	uxtb	r3, r3
 8005922:	2b02      	cmp	r3, #2
 8005924:	d101      	bne.n	800592a <HAL_TIM_Base_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 8005926:	2302      	movs	r3, #2
 8005928:	e067      	b.n	80059fa <HAL_TIM_Base_Start_DMA+0xee>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b01      	cmp	r3, #1
 8005934:	d125      	bne.n	8005982 <HAL_TIM_Base_Start_DMA+0x76>
  {
    if ((pData == NULL) || (Length == 0U))
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d002      	beq.n	8005942 <HAL_TIM_Base_Start_DMA+0x36>
 800593c:	88fb      	ldrh	r3, [r7, #6]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d101      	bne.n	8005946 <HAL_TIM_Base_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	e059      	b.n	80059fa <HAL_TIM_Base_Start_DMA+0xee>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2202      	movs	r2, #2
 800594a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  {
    return HAL_ERROR;
  }

  /* Set the DMA Period elapsed callbacks */
  htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	6a1b      	ldr	r3, [r3, #32]
 8005952:	4a2c      	ldr	r2, [pc, #176]	@ (8005a04 <HAL_TIM_Base_Start_DMA+0xf8>)
 8005954:	661a      	str	r2, [r3, #96]	@ 0x60
  htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	6a1b      	ldr	r3, [r3, #32]
 800595a:	4a2b      	ldr	r2, [pc, #172]	@ (8005a08 <HAL_TIM_Base_Start_DMA+0xfc>)
 800595c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Set the DMA error callback */
  htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6a1b      	ldr	r3, [r3, #32]
 8005962:	4a2a      	ldr	r2, [pc, #168]	@ (8005a0c <HAL_TIM_Base_Start_DMA+0x100>)
 8005964:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Enable the DMA channel */
  if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR,
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6a18      	ldr	r0, [r3, #32]
 800596a:	68b9      	ldr	r1, [r7, #8]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	332c      	adds	r3, #44	@ 0x2c
 8005972:	461a      	mov	r2, r3
 8005974:	88fb      	ldrh	r3, [r7, #6]
 8005976:	f000 f9a1 	bl	8005cbc <TIM_DMA_Start_IT>
 800597a:	4603      	mov	r3, r0
 800597c:	2b00      	cmp	r3, #0
 800597e:	d004      	beq.n	800598a <HAL_TIM_Base_Start_DMA+0x7e>
 8005980:	e001      	b.n	8005986 <HAL_TIM_Base_Start_DMA+0x7a>
    return HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	e039      	b.n	80059fa <HAL_TIM_Base_Start_DMA+0xee>
                       Length) != HAL_OK)
  {
    /* Return error status */
    return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e037      	b.n	80059fa <HAL_TIM_Base_Start_DMA+0xee>
  }

  /* Enable the TIM Update DMA request */
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	68da      	ldr	r2, [r3, #12]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005998:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a1c      	ldr	r2, [pc, #112]	@ (8005a10 <HAL_TIM_Base_Start_DMA+0x104>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d009      	beq.n	80059b8 <HAL_TIM_Base_Start_DMA+0xac>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059ac:	d004      	beq.n	80059b8 <HAL_TIM_Base_Start_DMA+0xac>
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a18      	ldr	r2, [pc, #96]	@ (8005a14 <HAL_TIM_Base_Start_DMA+0x108>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d115      	bne.n	80059e4 <HAL_TIM_Base_Start_DMA+0xd8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	689a      	ldr	r2, [r3, #8]
 80059be:	4b16      	ldr	r3, [pc, #88]	@ (8005a18 <HAL_TIM_Base_Start_DMA+0x10c>)
 80059c0:	4013      	ands	r3, r2
 80059c2:	617b      	str	r3, [r7, #20]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	2b06      	cmp	r3, #6
 80059c8:	d015      	beq.n	80059f6 <HAL_TIM_Base_Start_DMA+0xea>
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059d0:	d011      	beq.n	80059f6 <HAL_TIM_Base_Start_DMA+0xea>
    {
      __HAL_TIM_ENABLE(htim);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f042 0201 	orr.w	r2, r2, #1
 80059e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059e2:	e008      	b.n	80059f6 <HAL_TIM_Base_Start_DMA+0xea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f042 0201 	orr.w	r2, r2, #1
 80059f2:	601a      	str	r2, [r3, #0]
 80059f4:	e000      	b.n	80059f8 <HAL_TIM_Base_Start_DMA+0xec>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3718      	adds	r7, #24
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	08005e01 	.word	0x08005e01
 8005a08:	08005e1d 	.word	0x08005e1d
 8005a0c:	08005d6f 	.word	0x08005d6f
 8005a10:	40012c00 	.word	0x40012c00
 8005a14:	40000400 	.word	0x40000400
 8005a18:	00010007 	.word	0x00010007

08005a1c <HAL_TIM_Base_Stop_DMA>:
  * @brief  Stops the TIM Base generation in DMA mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b082      	sub	sp, #8
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));

  /* Disable the TIM Update DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68da      	ldr	r2, [r3, #12]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a32:	60da      	str	r2, [r3, #12]

  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6a1b      	ldr	r3, [r3, #32]
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f7fc f853 	bl	8001ae4 <HAL_DMA_Abort_IT>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	6a1a      	ldr	r2, [r3, #32]
 8005a44:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005a48:	4013      	ands	r3, r2
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d10f      	bne.n	8005a6e <HAL_TIM_Base_Stop_DMA+0x52>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	6a1a      	ldr	r2, [r3, #32]
 8005a54:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005a58:	4013      	ands	r3, r2
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d107      	bne.n	8005a6e <HAL_TIM_Base_Stop_DMA+0x52>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f022 0201 	bic.w	r2, r2, #1
 8005a6c:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3708      	adds	r7, #8
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d101      	bne.n	8005a9c <HAL_TIM_ConfigClockSource+0x1c>
 8005a98:	2302      	movs	r3, #2
 8005a9a:	e0fe      	b.n	8005c9a <HAL_TIM_ConfigClockSource+0x21a>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2202      	movs	r2, #2
 8005aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005aba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005abe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ac6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68ba      	ldr	r2, [r7, #8]
 8005ace:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005ad8:	f000 80c9 	beq.w	8005c6e <HAL_TIM_ConfigClockSource+0x1ee>
 8005adc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005ae0:	f200 80ce 	bhi.w	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005ae4:	4a6f      	ldr	r2, [pc, #444]	@ (8005ca4 <HAL_TIM_ConfigClockSource+0x224>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	f000 80c1 	beq.w	8005c6e <HAL_TIM_ConfigClockSource+0x1ee>
 8005aec:	4a6d      	ldr	r2, [pc, #436]	@ (8005ca4 <HAL_TIM_ConfigClockSource+0x224>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	f200 80c6 	bhi.w	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005af4:	4a6c      	ldr	r2, [pc, #432]	@ (8005ca8 <HAL_TIM_ConfigClockSource+0x228>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	f000 80b9 	beq.w	8005c6e <HAL_TIM_ConfigClockSource+0x1ee>
 8005afc:	4a6a      	ldr	r2, [pc, #424]	@ (8005ca8 <HAL_TIM_ConfigClockSource+0x228>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	f200 80be 	bhi.w	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005b04:	4a69      	ldr	r2, [pc, #420]	@ (8005cac <HAL_TIM_ConfigClockSource+0x22c>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	f000 80b1 	beq.w	8005c6e <HAL_TIM_ConfigClockSource+0x1ee>
 8005b0c:	4a67      	ldr	r2, [pc, #412]	@ (8005cac <HAL_TIM_ConfigClockSource+0x22c>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	f200 80b6 	bhi.w	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005b14:	4a66      	ldr	r2, [pc, #408]	@ (8005cb0 <HAL_TIM_ConfigClockSource+0x230>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	f000 80a9 	beq.w	8005c6e <HAL_TIM_ConfigClockSource+0x1ee>
 8005b1c:	4a64      	ldr	r2, [pc, #400]	@ (8005cb0 <HAL_TIM_ConfigClockSource+0x230>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	f200 80ae 	bhi.w	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005b24:	4a63      	ldr	r2, [pc, #396]	@ (8005cb4 <HAL_TIM_ConfigClockSource+0x234>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	f000 80a1 	beq.w	8005c6e <HAL_TIM_ConfigClockSource+0x1ee>
 8005b2c:	4a61      	ldr	r2, [pc, #388]	@ (8005cb4 <HAL_TIM_ConfigClockSource+0x234>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	f200 80a6 	bhi.w	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005b34:	4a60      	ldr	r2, [pc, #384]	@ (8005cb8 <HAL_TIM_ConfigClockSource+0x238>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	f000 8099 	beq.w	8005c6e <HAL_TIM_ConfigClockSource+0x1ee>
 8005b3c:	4a5e      	ldr	r2, [pc, #376]	@ (8005cb8 <HAL_TIM_ConfigClockSource+0x238>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	f200 809e 	bhi.w	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005b44:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005b48:	f000 8091 	beq.w	8005c6e <HAL_TIM_ConfigClockSource+0x1ee>
 8005b4c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005b50:	f200 8096 	bhi.w	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005b54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b58:	f000 8089 	beq.w	8005c6e <HAL_TIM_ConfigClockSource+0x1ee>
 8005b5c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b60:	f200 808e 	bhi.w	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005b64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b68:	d03e      	beq.n	8005be8 <HAL_TIM_ConfigClockSource+0x168>
 8005b6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b6e:	f200 8087 	bhi.w	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005b72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b76:	f000 8086 	beq.w	8005c86 <HAL_TIM_ConfigClockSource+0x206>
 8005b7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b7e:	d87f      	bhi.n	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005b80:	2b70      	cmp	r3, #112	@ 0x70
 8005b82:	d01a      	beq.n	8005bba <HAL_TIM_ConfigClockSource+0x13a>
 8005b84:	2b70      	cmp	r3, #112	@ 0x70
 8005b86:	d87b      	bhi.n	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005b88:	2b60      	cmp	r3, #96	@ 0x60
 8005b8a:	d050      	beq.n	8005c2e <HAL_TIM_ConfigClockSource+0x1ae>
 8005b8c:	2b60      	cmp	r3, #96	@ 0x60
 8005b8e:	d877      	bhi.n	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005b90:	2b50      	cmp	r3, #80	@ 0x50
 8005b92:	d03c      	beq.n	8005c0e <HAL_TIM_ConfigClockSource+0x18e>
 8005b94:	2b50      	cmp	r3, #80	@ 0x50
 8005b96:	d873      	bhi.n	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005b98:	2b40      	cmp	r3, #64	@ 0x40
 8005b9a:	d058      	beq.n	8005c4e <HAL_TIM_ConfigClockSource+0x1ce>
 8005b9c:	2b40      	cmp	r3, #64	@ 0x40
 8005b9e:	d86f      	bhi.n	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005ba0:	2b30      	cmp	r3, #48	@ 0x30
 8005ba2:	d064      	beq.n	8005c6e <HAL_TIM_ConfigClockSource+0x1ee>
 8005ba4:	2b30      	cmp	r3, #48	@ 0x30
 8005ba6:	d86b      	bhi.n	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005ba8:	2b20      	cmp	r3, #32
 8005baa:	d060      	beq.n	8005c6e <HAL_TIM_ConfigClockSource+0x1ee>
 8005bac:	2b20      	cmp	r3, #32
 8005bae:	d867      	bhi.n	8005c80 <HAL_TIM_ConfigClockSource+0x200>
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d05c      	beq.n	8005c6e <HAL_TIM_ConfigClockSource+0x1ee>
 8005bb4:	2b10      	cmp	r3, #16
 8005bb6:	d05a      	beq.n	8005c6e <HAL_TIM_ConfigClockSource+0x1ee>
 8005bb8:	e062      	b.n	8005c80 <HAL_TIM_ConfigClockSource+0x200>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005bca:	f000 fa17 	bl	8005ffc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005bdc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	68ba      	ldr	r2, [r7, #8]
 8005be4:	609a      	str	r2, [r3, #8]
      break;
 8005be6:	e04f      	b.n	8005c88 <HAL_TIM_ConfigClockSource+0x208>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005bf8:	f000 fa00 	bl	8005ffc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	689a      	ldr	r2, [r3, #8]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005c0a:	609a      	str	r2, [r3, #8]
      break;
 8005c0c:	e03c      	b.n	8005c88 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	f000 f972 	bl	8005f04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	2150      	movs	r1, #80	@ 0x50
 8005c26:	4618      	mov	r0, r3
 8005c28:	f000 f9cb 	bl	8005fc2 <TIM_ITRx_SetConfig>
      break;
 8005c2c:	e02c      	b.n	8005c88 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	f000 f991 	bl	8005f62 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	2160      	movs	r1, #96	@ 0x60
 8005c46:	4618      	mov	r0, r3
 8005c48:	f000 f9bb 	bl	8005fc2 <TIM_ITRx_SetConfig>
      break;
 8005c4c:	e01c      	b.n	8005c88 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	f000 f952 	bl	8005f04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2140      	movs	r1, #64	@ 0x40
 8005c66:	4618      	mov	r0, r3
 8005c68:	f000 f9ab 	bl	8005fc2 <TIM_ITRx_SetConfig>
      break;
 8005c6c:	e00c      	b.n	8005c88 <HAL_TIM_ConfigClockSource+0x208>
    case TIM_CLOCKSOURCE_ITR12:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4619      	mov	r1, r3
 8005c78:	4610      	mov	r0, r2
 8005c7a:	f000 f9a2 	bl	8005fc2 <TIM_ITRx_SetConfig>
      break;
 8005c7e:	e003      	b.n	8005c88 <HAL_TIM_ConfigClockSource+0x208>
    }

    default:
      status = HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
 8005c82:	73fb      	strb	r3, [r7, #15]
      break;
 8005c84:	e000      	b.n	8005c88 <HAL_TIM_ConfigClockSource+0x208>
      break;
 8005c86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2200      	movs	r2, #0
 8005c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3710      	adds	r7, #16
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	00100070 	.word	0x00100070
 8005ca8:	00100060 	.word	0x00100060
 8005cac:	00100050 	.word	0x00100050
 8005cb0:	00100040 	.word	0x00100040
 8005cb4:	00100030 	.word	0x00100030
 8005cb8:	00100020 	.word	0x00100020

08005cbc <TIM_DMA_Start_IT>:
  * @param  length   : The size of a source block transfer in byte.
  * @retval HAL status
  */
HAL_StatusTypeDef TIM_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t src, uint32_t dst,
                                   uint32_t length)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b086      	sub	sp, #24
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	60b9      	str	r1, [r7, #8]
 8005cc6:	607a      	str	r2, [r7, #4]
 8005cc8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status ;

  /* Enable the DMA channel */
  if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d020      	beq.n	8005d18 <TIM_DMA_Start_IT+0x5c>
  {
    if ((hdma->LinkedListQueue != 0U) && (hdma->LinkedListQueue->Head != 0U))
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d019      	beq.n	8005d12 <TIM_DMA_Start_IT+0x56>
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d014      	beq.n	8005d12 <TIM_DMA_Start_IT+0x56>
    {
      /* Enable the DMA channel */
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = length;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	683a      	ldr	r2, [r7, #0]
 8005cf0:	609a      	str	r2, [r3, #8]
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = src;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68ba      	ldr	r2, [r7, #8]
 8005cfa:	60da      	str	r2, [r3, #12]
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = dst;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	687a      	ldr	r2, [r7, #4]
 8005d04:	611a      	str	r2, [r3, #16]

      status = HAL_DMAEx_List_Start_IT(hdma);
 8005d06:	68f8      	ldr	r0, [r7, #12]
 8005d08:	f7fc fa78 	bl	80021fc <HAL_DMAEx_List_Start_IT>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	75fb      	strb	r3, [r7, #23]
 8005d10:	e00a      	b.n	8005d28 <TIM_DMA_Start_IT+0x6c>
    }
    else
    {
      status = HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	75fb      	strb	r3, [r7, #23]
 8005d16:	e007      	b.n	8005d28 <TIM_DMA_Start_IT+0x6c>
    }
  }
  else
  {
    status = HAL_DMA_Start_IT(hdma, src, dst, length);
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	687a      	ldr	r2, [r7, #4]
 8005d1c:	68b9      	ldr	r1, [r7, #8]
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f7fb fe04 	bl	800192c <HAL_DMA_Start_IT>
 8005d24:	4603      	mov	r3, r0
 8005d26:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005d28:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3718      	adds	r7, #24
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}

08005d32 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d32:	b480      	push	{r7}
 8005d34:	b083      	sub	sp, #12
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005d3a:	bf00      	nop
 8005d3c:	370c      	adds	r7, #12
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr

08005d46 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005d46:	b480      	push	{r7}
 8005d48:	b083      	sub	sp, #12
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8005d4e:	bf00      	nop
 8005d50:	370c      	adds	r7, #12
 8005d52:	46bd      	mov	sp, r7
 8005d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d58:	4770      	bx	lr

08005d5a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8005d5a:	b480      	push	{r7}
 8005d5c:	b083      	sub	sp, #12
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8005d62:	bf00      	nop
 8005d64:	370c      	adds	r7, #12
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr

08005d6e <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8005d6e:	b580      	push	{r7, lr}
 8005d70:	b084      	sub	sp, #16
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d7a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d80:	687a      	ldr	r2, [r7, #4]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d107      	bne.n	8005d96 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2201      	movs	r2, #1
 8005d8a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d94:	e02a      	b.n	8005dec <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d107      	bne.n	8005db0 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2202      	movs	r2, #2
 8005da4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2201      	movs	r2, #1
 8005daa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005dae:	e01d      	b.n	8005dec <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d107      	bne.n	8005dca <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2204      	movs	r2, #4
 8005dbe:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005dc8:	e010      	b.n	8005dec <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d107      	bne.n	8005de4 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2208      	movs	r2, #8
 8005dd8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005de2:	e003      	b.n	8005dec <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2201      	movs	r2, #1
 8005de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8005dec:	68f8      	ldr	r0, [r7, #12]
 8005dee:	f7ff ffb4 	bl	8005d5a <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2200      	movs	r2, #0
 8005df6:	771a      	strb	r2, [r3, #28]
}
 8005df8:	bf00      	nop
 8005dfa:	3710      	adds	r7, #16
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <TIM_DMAPeriodElapsedCplt>:
  * @brief  TIM DMA Period Elapse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b084      	sub	sp, #16
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e0c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PeriodElapsedCallback(htim);
#else
  HAL_TIM_PeriodElapsedCallback(htim);
 8005e0e:	68f8      	ldr	r0, [r7, #12]
 8005e10:	f7ff ff8f 	bl	8005d32 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 8005e14:	bf00      	nop
 8005e16:	3710      	adds	r7, #16
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}

08005e1c <TIM_DMAPeriodElapsedHalfCplt>:
  * @brief  TIM DMA Period Elapse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b084      	sub	sp, #16
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e28:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PeriodElapsedHalfCpltCallback(htim);
#else
  HAL_TIM_PeriodElapsedHalfCpltCallback(htim);
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f7ff ff8b 	bl	8005d46 <HAL_TIM_PeriodElapsedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 8005e30:	bf00      	nop
 8005e32:	3710      	adds	r7, #16
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}

08005e38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b085      	sub	sp, #20
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4a2c      	ldr	r2, [pc, #176]	@ (8005efc <TIM_Base_SetConfig+0xc4>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d007      	beq.n	8005e60 <TIM_Base_SetConfig+0x28>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e56:	d003      	beq.n	8005e60 <TIM_Base_SetConfig+0x28>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a29      	ldr	r2, [pc, #164]	@ (8005f00 <TIM_Base_SetConfig+0xc8>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d108      	bne.n	8005e72 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	68fa      	ldr	r2, [r7, #12]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a21      	ldr	r2, [pc, #132]	@ (8005efc <TIM_Base_SetConfig+0xc4>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d007      	beq.n	8005e8a <TIM_Base_SetConfig+0x52>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e80:	d003      	beq.n	8005e8a <TIM_Base_SetConfig+0x52>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a1e      	ldr	r2, [pc, #120]	@ (8005f00 <TIM_Base_SetConfig+0xc8>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d108      	bne.n	8005e9c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	68db      	ldr	r3, [r3, #12]
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	695b      	ldr	r3, [r3, #20]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	68fa      	ldr	r2, [r7, #12]
 8005eae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	689a      	ldr	r2, [r3, #8]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a0e      	ldr	r2, [pc, #56]	@ (8005efc <TIM_Base_SetConfig+0xc4>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d103      	bne.n	8005ed0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	691a      	ldr	r2, [r3, #16]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	f003 0301 	and.w	r3, r3, #1
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d105      	bne.n	8005eee <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	691b      	ldr	r3, [r3, #16]
 8005ee6:	f023 0201 	bic.w	r2, r3, #1
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	611a      	str	r2, [r3, #16]
  }
}
 8005eee:	bf00      	nop
 8005ef0:	3714      	adds	r7, #20
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr
 8005efa:	bf00      	nop
 8005efc:	40012c00 	.word	0x40012c00
 8005f00:	40000400 	.word	0x40000400

08005f04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b087      	sub	sp, #28
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	60f8      	str	r0, [r7, #12]
 8005f0c:	60b9      	str	r1, [r7, #8]
 8005f0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6a1b      	ldr	r3, [r3, #32]
 8005f14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	f023 0201 	bic.w	r2, r3, #1
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	699b      	ldr	r3, [r3, #24]
 8005f26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f28:	693b      	ldr	r3, [r7, #16]
 8005f2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	011b      	lsls	r3, r3, #4
 8005f34:	693a      	ldr	r2, [r7, #16]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	f023 030a 	bic.w	r3, r3, #10
 8005f40:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f42:	697a      	ldr	r2, [r7, #20]
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	693a      	ldr	r2, [r7, #16]
 8005f4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	697a      	ldr	r2, [r7, #20]
 8005f54:	621a      	str	r2, [r3, #32]
}
 8005f56:	bf00      	nop
 8005f58:	371c      	adds	r7, #28
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f60:	4770      	bx	lr

08005f62 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f62:	b480      	push	{r7}
 8005f64:	b087      	sub	sp, #28
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	60f8      	str	r0, [r7, #12]
 8005f6a:	60b9      	str	r1, [r7, #8]
 8005f6c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	6a1b      	ldr	r3, [r3, #32]
 8005f72:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6a1b      	ldr	r3, [r3, #32]
 8005f78:	f023 0210 	bic.w	r2, r3, #16
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	031b      	lsls	r3, r3, #12
 8005f92:	693a      	ldr	r2, [r7, #16]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005f9e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	011b      	lsls	r3, r3, #4
 8005fa4:	697a      	ldr	r2, [r7, #20]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	693a      	ldr	r2, [r7, #16]
 8005fae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	697a      	ldr	r2, [r7, #20]
 8005fb4:	621a      	str	r2, [r3, #32]
}
 8005fb6:	bf00      	nop
 8005fb8:	371c      	adds	r7, #28
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr

08005fc2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005fc2:	b480      	push	{r7}
 8005fc4:	b085      	sub	sp, #20
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	6078      	str	r0, [r7, #4]
 8005fca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005fd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fdc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005fde:	683a      	ldr	r2, [r7, #0]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	f043 0307 	orr.w	r3, r3, #7
 8005fe8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	68fa      	ldr	r2, [r7, #12]
 8005fee:	609a      	str	r2, [r3, #8]
}
 8005ff0:	bf00      	nop
 8005ff2:	3714      	adds	r7, #20
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b087      	sub	sp, #28
 8006000:	af00      	add	r7, sp, #0
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	60b9      	str	r1, [r7, #8]
 8006006:	607a      	str	r2, [r7, #4]
 8006008:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006016:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	021a      	lsls	r2, r3, #8
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	431a      	orrs	r2, r3
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	4313      	orrs	r3, r2
 8006024:	697a      	ldr	r2, [r7, #20]
 8006026:	4313      	orrs	r3, r2
 8006028:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	697a      	ldr	r2, [r7, #20]
 800602e:	609a      	str	r2, [r3, #8]
}
 8006030:	bf00      	nop
 8006032:	371c      	adds	r7, #28
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800603c:	b480      	push	{r7}
 800603e:	b085      	sub	sp, #20
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800604c:	2b01      	cmp	r3, #1
 800604e:	d101      	bne.n	8006054 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006050:	2302      	movs	r3, #2
 8006052:	e051      	b.n	80060f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2202      	movs	r2, #2
 8006060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a22      	ldr	r2, [pc, #136]	@ (8006104 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d108      	bne.n	8006090 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006084:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	68fa      	ldr	r2, [r7, #12]
 800608c:	4313      	orrs	r3, r2
 800608e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006096:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800609a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	68fa      	ldr	r2, [r7, #12]
 80060a2:	4313      	orrs	r3, r2
 80060a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a14      	ldr	r2, [pc, #80]	@ (8006104 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d009      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060c0:	d004      	beq.n	80060cc <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a10      	ldr	r2, [pc, #64]	@ (8006108 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d10c      	bne.n	80060e6 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060d2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	68ba      	ldr	r2, [r7, #8]
 80060da:	4313      	orrs	r3, r2
 80060dc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68ba      	ldr	r2, [r7, #8]
 80060e4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2201      	movs	r2, #1
 80060ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80060f6:	2300      	movs	r3, #0
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3714      	adds	r7, #20
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr
 8006104:	40012c00 	.word	0x40012c00
 8006108:	40000400 	.word	0x40000400

0800610c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d101      	bne.n	800611e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e042      	b.n	80061a4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006124:	2b00      	cmp	r3, #0
 8006126:	d106      	bne.n	8006136 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2200      	movs	r2, #0
 800612c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f7fa fd2f 	bl	8000b94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2224      	movs	r2, #36	@ 0x24
 800613a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f022 0201 	bic.w	r2, r2, #1
 800614c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006152:	2b00      	cmp	r3, #0
 8006154:	d002      	beq.n	800615c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f000 fe70 	bl	8006e3c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f000 fcef 	bl	8006b40 <UART_SetConfig>
 8006162:	4603      	mov	r3, r0
 8006164:	2b01      	cmp	r3, #1
 8006166:	d101      	bne.n	800616c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	e01b      	b.n	80061a4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	685a      	ldr	r2, [r3, #4]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800617a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	689a      	ldr	r2, [r3, #8]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800618a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f042 0201 	orr.w	r2, r2, #1
 800619a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	f000 feef 	bl	8006f80 <UART_CheckIdleState>
 80061a2:	4603      	mov	r3, r0
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3708      	adds	r7, #8
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}

080061ac <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b091      	sub	sp, #68	@ 0x44
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	60b9      	str	r1, [r7, #8]
 80061b6:	4613      	mov	r3, r2
 80061b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061c0:	2b20      	cmp	r3, #32
 80061c2:	f040 8088 	bne.w	80062d6 <HAL_UART_Transmit_IT+0x12a>
  {
    if ((pData == NULL) || (Size == 0U))
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d002      	beq.n	80061d2 <HAL_UART_Transmit_IT+0x26>
 80061cc:	88fb      	ldrh	r3, [r7, #6]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d101      	bne.n	80061d6 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e080      	b.n	80062d8 <HAL_UART_Transmit_IT+0x12c>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061e0:	2b80      	cmp	r3, #128	@ 0x80
 80061e2:	d107      	bne.n	80061f4 <HAL_UART_Transmit_IT+0x48>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	689a      	ldr	r2, [r3, #8]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80061f2:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->pTxBuffPtr  = pData;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	68ba      	ldr	r2, [r7, #8]
 80061f8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	88fa      	ldrh	r2, [r7, #6]
 80061fe:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	88fa      	ldrh	r2, [r7, #6]
 8006206:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	2200      	movs	r2, #0
 800620e:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2200      	movs	r2, #0
 8006214:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2221      	movs	r2, #33	@ 0x21
 800621c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006224:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006228:	d12a      	bne.n	8006280 <HAL_UART_Transmit_IT+0xd4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006232:	d107      	bne.n	8006244 <HAL_UART_Transmit_IT+0x98>
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	691b      	ldr	r3, [r3, #16]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d103      	bne.n	8006244 <HAL_UART_Transmit_IT+0x98>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	4a29      	ldr	r2, [pc, #164]	@ (80062e4 <HAL_UART_Transmit_IT+0x138>)
 8006240:	679a      	str	r2, [r3, #120]	@ 0x78
 8006242:	e002      	b.n	800624a <HAL_UART_Transmit_IT+0x9e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	4a28      	ldr	r2, [pc, #160]	@ (80062e8 <HAL_UART_Transmit_IT+0x13c>)
 8006248:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	3308      	adds	r3, #8
 8006250:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006254:	e853 3f00 	ldrex	r3, [r3]
 8006258:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800625a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800625c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006260:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	3308      	adds	r3, #8
 8006268:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800626a:	637a      	str	r2, [r7, #52]	@ 0x34
 800626c:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800626e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006270:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006272:	e841 2300 	strex	r3, r2, [r1]
 8006276:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800627a:	2b00      	cmp	r3, #0
 800627c:	d1e5      	bne.n	800624a <HAL_UART_Transmit_IT+0x9e>
 800627e:	e028      	b.n	80062d2 <HAL_UART_Transmit_IT+0x126>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006288:	d107      	bne.n	800629a <HAL_UART_Transmit_IT+0xee>
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	691b      	ldr	r3, [r3, #16]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d103      	bne.n	800629a <HAL_UART_Transmit_IT+0xee>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	4a15      	ldr	r2, [pc, #84]	@ (80062ec <HAL_UART_Transmit_IT+0x140>)
 8006296:	679a      	str	r2, [r3, #120]	@ 0x78
 8006298:	e002      	b.n	80062a0 <HAL_UART_Transmit_IT+0xf4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	4a14      	ldr	r2, [pc, #80]	@ (80062f0 <HAL_UART_Transmit_IT+0x144>)
 800629e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	e853 3f00 	ldrex	r3, [r3]
 80062ac:	613b      	str	r3, [r7, #16]
   return(result);
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	461a      	mov	r2, r3
 80062bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062be:	623b      	str	r3, [r7, #32]
 80062c0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c2:	69f9      	ldr	r1, [r7, #28]
 80062c4:	6a3a      	ldr	r2, [r7, #32]
 80062c6:	e841 2300 	strex	r3, r2, [r1]
 80062ca:	61bb      	str	r3, [r7, #24]
   return(result);
 80062cc:	69bb      	ldr	r3, [r7, #24]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d1e6      	bne.n	80062a0 <HAL_UART_Transmit_IT+0xf4>
    }

    return HAL_OK;
 80062d2:	2300      	movs	r3, #0
 80062d4:	e000      	b.n	80062d8 <HAL_UART_Transmit_IT+0x12c>
  }
  else
  {
    return HAL_BUSY;
 80062d6:	2302      	movs	r3, #2
  }
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3744      	adds	r7, #68	@ 0x44
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr
 80062e4:	08007789 	.word	0x08007789
 80062e8:	080076a9 	.word	0x080076a9
 80062ec:	080075e7 	.word	0x080075e7
 80062f0:	0800752f 	.word	0x0800752f

080062f4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b08a      	sub	sp, #40	@ 0x28
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	60f8      	str	r0, [r7, #12]
 80062fc:	60b9      	str	r1, [r7, #8]
 80062fe:	4613      	mov	r3, r2
 8006300:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006308:	2b20      	cmp	r3, #32
 800630a:	d146      	bne.n	800639a <HAL_UART_Receive_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d002      	beq.n	8006318 <HAL_UART_Receive_IT+0x24>
 8006312:	88fb      	ldrh	r3, [r7, #6]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d101      	bne.n	800631c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006318:	2301      	movs	r3, #1
 800631a:	e03f      	b.n	800639c <HAL_UART_Receive_IT+0xa8>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2200      	movs	r2, #0
 8006320:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800632c:	2b40      	cmp	r3, #64	@ 0x40
 800632e:	d107      	bne.n	8006340 <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	689a      	ldr	r2, [r3, #8]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800633e:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a17      	ldr	r2, [pc, #92]	@ (80063a4 <HAL_UART_Receive_IT+0xb0>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d01f      	beq.n	800638a <HAL_UART_Receive_IT+0x96>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006354:	2b00      	cmp	r3, #0
 8006356:	d018      	beq.n	800638a <HAL_UART_Receive_IT+0x96>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	e853 3f00 	ldrex	r3, [r3]
 8006364:	613b      	str	r3, [r7, #16]
   return(result);
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800636c:	627b      	str	r3, [r7, #36]	@ 0x24
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	461a      	mov	r2, r3
 8006374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006376:	623b      	str	r3, [r7, #32]
 8006378:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800637a:	69f9      	ldr	r1, [r7, #28]
 800637c:	6a3a      	ldr	r2, [r7, #32]
 800637e:	e841 2300 	strex	r3, r2, [r1]
 8006382:	61bb      	str	r3, [r7, #24]
   return(result);
 8006384:	69bb      	ldr	r3, [r7, #24]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d1e6      	bne.n	8006358 <HAL_UART_Receive_IT+0x64>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800638a:	88fb      	ldrh	r3, [r7, #6]
 800638c:	461a      	mov	r2, r3
 800638e:	68b9      	ldr	r1, [r7, #8]
 8006390:	68f8      	ldr	r0, [r7, #12]
 8006392:	f000 ff0d 	bl	80071b0 <UART_Start_Receive_IT>
 8006396:	4603      	mov	r3, r0
 8006398:	e000      	b.n	800639c <HAL_UART_Receive_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800639a:	2302      	movs	r3, #2
  }
}
 800639c:	4618      	mov	r0, r3
 800639e:	3728      	adds	r7, #40	@ 0x28
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}
 80063a4:	44002400 	.word	0x44002400

080063a8 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b094      	sub	sp, #80	@ 0x50
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063b8:	e853 3f00 	ldrex	r3, [r3]
 80063bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80063be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	461a      	mov	r2, r3
 80063cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80063d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80063d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80063d6:	e841 2300 	strex	r3, r2, [r1]
 80063da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80063dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d1e6      	bne.n	80063b0 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	3308      	adds	r3, #8
 80063e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ea:	6a3b      	ldr	r3, [r7, #32]
 80063ec:	e853 3f00 	ldrex	r3, [r3]
 80063f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80063f8:	f023 0301 	bic.w	r3, r3, #1
 80063fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	3308      	adds	r3, #8
 8006404:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006406:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006408:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800640a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800640c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800640e:	e841 2300 	strex	r3, r2, [r1]
 8006412:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006416:	2b00      	cmp	r3, #0
 8006418:	d1e3      	bne.n	80063e2 <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800641e:	2b01      	cmp	r3, #1
 8006420:	d118      	bne.n	8006454 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	e853 3f00 	ldrex	r3, [r3]
 800642e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	f023 0310 	bic.w	r3, r3, #16
 8006436:	647b      	str	r3, [r7, #68]	@ 0x44
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	461a      	mov	r2, r3
 800643e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006440:	61bb      	str	r3, [r7, #24]
 8006442:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006444:	6979      	ldr	r1, [r7, #20]
 8006446:	69ba      	ldr	r2, [r7, #24]
 8006448:	e841 2300 	strex	r3, r2, [r1]
 800644c:	613b      	str	r3, [r7, #16]
   return(result);
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d1e6      	bne.n	8006422 <HAL_UART_AbortReceive_IT+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800645e:	2b40      	cmp	r3, #64	@ 0x40
 8006460:	d13a      	bne.n	80064d8 <HAL_UART_AbortReceive_IT+0x130>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006468:	2b00      	cmp	r3, #0
 800646a:	d017      	beq.n	800649c <HAL_UART_AbortReceive_IT+0xf4>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006472:	4a26      	ldr	r2, [pc, #152]	@ (800650c <HAL_UART_AbortReceive_IT+0x164>)
 8006474:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800647c:	4618      	mov	r0, r3
 800647e:	f7fb fb31 	bl	8001ae4 <HAL_DMA_Abort_IT>
 8006482:	4603      	mov	r3, r0
 8006484:	2b00      	cmp	r3, #0
 8006486:	d03c      	beq.n	8006502 <HAL_UART_AbortReceive_IT+0x15a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800648e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006490:	687a      	ldr	r2, [r7, #4]
 8006492:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006496:	4610      	mov	r0, r2
 8006498:	4798      	blx	r3
 800649a:	e032      	b.n	8006502 <HAL_UART_AbortReceive_IT+0x15a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	220f      	movs	r2, #15
 80064b0:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	699a      	ldr	r2, [r3, #24]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f042 0208 	orr.w	r2, r2, #8
 80064c0:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2220      	movs	r2, #32
 80064c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 80064d0:	6878      	ldr	r0, [r7, #4]
 80064d2:	f000 fb1f 	bl	8006b14 <HAL_UART_AbortReceiveCpltCallback>
 80064d6:	e014      	b.n	8006502 <HAL_UART_AbortReceive_IT+0x15a>
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2200      	movs	r2, #0
 80064e4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	220f      	movs	r2, #15
 80064ec:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2220      	movs	r2, #32
 80064f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	f000 fb09 	bl	8006b14 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8006502:	2300      	movs	r3, #0
}
 8006504:	4618      	mov	r0, r3
 8006506:	3750      	adds	r7, #80	@ 0x50
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}
 800650c:	080074e5 	.word	0x080074e5

08006510 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b0ae      	sub	sp, #184	@ 0xb8
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	69db      	ldr	r3, [r3, #28]
 800651e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006536:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800653a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800653e:	4013      	ands	r3, r2
 8006540:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 8006544:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006548:	2b00      	cmp	r3, #0
 800654a:	d11b      	bne.n	8006584 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800654c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006550:	f003 0320 	and.w	r3, r3, #32
 8006554:	2b00      	cmp	r3, #0
 8006556:	d015      	beq.n	8006584 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006558:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800655c:	f003 0320 	and.w	r3, r3, #32
 8006560:	2b00      	cmp	r3, #0
 8006562:	d105      	bne.n	8006570 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006564:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006568:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800656c:	2b00      	cmp	r3, #0
 800656e:	d009      	beq.n	8006584 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006574:	2b00      	cmp	r3, #0
 8006576:	f000 82ac 	beq.w	8006ad2 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	4798      	blx	r3
      }
      return;
 8006582:	e2a6      	b.n	8006ad2 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006584:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006588:	2b00      	cmp	r3, #0
 800658a:	f000 80fd 	beq.w	8006788 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800658e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006592:	4b7a      	ldr	r3, [pc, #488]	@ (800677c <HAL_UART_IRQHandler+0x26c>)
 8006594:	4013      	ands	r3, r2
 8006596:	2b00      	cmp	r3, #0
 8006598:	d106      	bne.n	80065a8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800659a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800659e:	4b78      	ldr	r3, [pc, #480]	@ (8006780 <HAL_UART_IRQHandler+0x270>)
 80065a0:	4013      	ands	r3, r2
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	f000 80f0 	beq.w	8006788 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80065a8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80065ac:	f003 0301 	and.w	r3, r3, #1
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d011      	beq.n	80065d8 <HAL_UART_IRQHandler+0xc8>
 80065b4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80065b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d00b      	beq.n	80065d8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	2201      	movs	r2, #1
 80065c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065ce:	f043 0201 	orr.w	r2, r3, #1
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80065d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80065dc:	f003 0302 	and.w	r3, r3, #2
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d011      	beq.n	8006608 <HAL_UART_IRQHandler+0xf8>
 80065e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80065e8:	f003 0301 	and.w	r3, r3, #1
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d00b      	beq.n	8006608 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2202      	movs	r2, #2
 80065f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065fe:	f043 0204 	orr.w	r2, r3, #4
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006608:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800660c:	f003 0304 	and.w	r3, r3, #4
 8006610:	2b00      	cmp	r3, #0
 8006612:	d011      	beq.n	8006638 <HAL_UART_IRQHandler+0x128>
 8006614:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006618:	f003 0301 	and.w	r3, r3, #1
 800661c:	2b00      	cmp	r3, #0
 800661e:	d00b      	beq.n	8006638 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2204      	movs	r2, #4
 8006626:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800662e:	f043 0202 	orr.w	r2, r3, #2
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006638:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800663c:	f003 0308 	and.w	r3, r3, #8
 8006640:	2b00      	cmp	r3, #0
 8006642:	d017      	beq.n	8006674 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006644:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006648:	f003 0320 	and.w	r3, r3, #32
 800664c:	2b00      	cmp	r3, #0
 800664e:	d105      	bne.n	800665c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006650:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006654:	4b49      	ldr	r3, [pc, #292]	@ (800677c <HAL_UART_IRQHandler+0x26c>)
 8006656:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006658:	2b00      	cmp	r3, #0
 800665a:	d00b      	beq.n	8006674 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2208      	movs	r2, #8
 8006662:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800666a:	f043 0208 	orr.w	r2, r3, #8
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006674:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006678:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800667c:	2b00      	cmp	r3, #0
 800667e:	d012      	beq.n	80066a6 <HAL_UART_IRQHandler+0x196>
 8006680:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006684:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00c      	beq.n	80066a6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006694:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800669c:	f043 0220 	orr.w	r2, r3, #32
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	f000 8212 	beq.w	8006ad6 <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80066b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80066b6:	f003 0320 	and.w	r3, r3, #32
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d013      	beq.n	80066e6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80066be:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80066c2:	f003 0320 	and.w	r3, r3, #32
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d105      	bne.n	80066d6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80066ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d007      	beq.n	80066e6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d003      	beq.n	80066e6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066fa:	2b40      	cmp	r3, #64	@ 0x40
 80066fc:	d005      	beq.n	800670a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80066fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006702:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006706:	2b00      	cmp	r3, #0
 8006708:	d02e      	beq.n	8006768 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 fe72 	bl	80073f4 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	689b      	ldr	r3, [r3, #8]
 8006716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800671a:	2b40      	cmp	r3, #64	@ 0x40
 800671c:	d120      	bne.n	8006760 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006724:	2b00      	cmp	r3, #0
 8006726:	d017      	beq.n	8006758 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800672e:	4a15      	ldr	r2, [pc, #84]	@ (8006784 <HAL_UART_IRQHandler+0x274>)
 8006730:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006738:	4618      	mov	r0, r3
 800673a:	f7fb f9d3 	bl	8001ae4 <HAL_DMA_Abort_IT>
 800673e:	4603      	mov	r3, r0
 8006740:	2b00      	cmp	r3, #0
 8006742:	d019      	beq.n	8006778 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800674a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800674c:	687a      	ldr	r2, [r7, #4]
 800674e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006752:	4610      	mov	r0, r2
 8006754:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006756:	e00f      	b.n	8006778 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f000 f9d1 	bl	8006b00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800675e:	e00b      	b.n	8006778 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f000 f9cd 	bl	8006b00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006766:	e007      	b.n	8006778 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f000 f9c9 	bl	8006b00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006776:	e1ae      	b.n	8006ad6 <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006778:	bf00      	nop
    return;
 800677a:	e1ac      	b.n	8006ad6 <HAL_UART_IRQHandler+0x5c6>
 800677c:	10000001 	.word	0x10000001
 8006780:	04000120 	.word	0x04000120
 8006784:	080074c1 	.word	0x080074c1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800678c:	2b01      	cmp	r3, #1
 800678e:	f040 8142 	bne.w	8006a16 <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006792:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006796:	f003 0310 	and.w	r3, r3, #16
 800679a:	2b00      	cmp	r3, #0
 800679c:	f000 813b 	beq.w	8006a16 <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80067a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80067a4:	f003 0310 	and.w	r3, r3, #16
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	f000 8134 	beq.w	8006a16 <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	2210      	movs	r2, #16
 80067b4:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	689b      	ldr	r3, [r3, #8]
 80067bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067c0:	2b40      	cmp	r3, #64	@ 0x40
 80067c2:	f040 80aa 	bne.w	800691a <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067d0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 80067d4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80067d8:	2b00      	cmp	r3, #0
 80067da:	f000 8084 	beq.w	80068e6 <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80067e4:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80067e8:	429a      	cmp	r2, r3
 80067ea:	d27c      	bcs.n	80068e6 <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80067f2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067fe:	2b81      	cmp	r3, #129	@ 0x81
 8006800:	d060      	beq.n	80068c4 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006808:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800680a:	e853 3f00 	ldrex	r3, [r3]
 800680e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006810:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006812:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006816:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	461a      	mov	r2, r3
 8006820:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006824:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006828:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800682a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800682c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006830:	e841 2300 	strex	r3, r2, [r1]
 8006834:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006836:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006838:	2b00      	cmp	r3, #0
 800683a:	d1e2      	bne.n	8006802 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	3308      	adds	r3, #8
 8006842:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006844:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006846:	e853 3f00 	ldrex	r3, [r3]
 800684a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800684c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800684e:	f023 0301 	bic.w	r3, r3, #1
 8006852:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	3308      	adds	r3, #8
 800685c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8006860:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006862:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006864:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006866:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006868:	e841 2300 	strex	r3, r2, [r1]
 800686c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800686e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006870:	2b00      	cmp	r3, #0
 8006872:	d1e3      	bne.n	800683c <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2220      	movs	r2, #32
 8006878:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006888:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800688a:	e853 3f00 	ldrex	r3, [r3]
 800688e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006890:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006892:	f023 0310 	bic.w	r3, r3, #16
 8006896:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	461a      	mov	r2, r3
 80068a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80068a4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80068a6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80068aa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80068ac:	e841 2300 	strex	r3, r2, [r1]
 80068b0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80068b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1e4      	bne.n	8006882 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068be:	4618      	mov	r0, r3
 80068c0:	f7fb f894 	bl	80019ec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2202      	movs	r2, #2
 80068c8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	1ad3      	subs	r3, r2, r3
 80068da:	b29b      	uxth	r3, r3
 80068dc:	4619      	mov	r1, r3
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f000 f922 	bl	8006b28 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80068e4:	e0f9      	b.n	8006ada <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80068ec:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80068f0:	429a      	cmp	r2, r3
 80068f2:	f040 80f2 	bne.w	8006ada <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068fe:	2b81      	cmp	r3, #129	@ 0x81
 8006900:	f040 80eb 	bne.w	8006ada <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2202      	movs	r2, #2
 8006908:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006910:	4619      	mov	r1, r3
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 f908 	bl	8006b28 <HAL_UARTEx_RxEventCallback>
      return;
 8006918:	e0df      	b.n	8006ada <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006926:	b29b      	uxth	r3, r3
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006934:	b29b      	uxth	r3, r3
 8006936:	2b00      	cmp	r3, #0
 8006938:	f000 80d1 	beq.w	8006ade <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800693c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8006940:	2b00      	cmp	r3, #0
 8006942:	f000 80cc 	beq.w	8006ade <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800694c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800694e:	e853 3f00 	ldrex	r3, [r3]
 8006952:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006956:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800695a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	461a      	mov	r2, r3
 8006964:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006968:	647b      	str	r3, [r7, #68]	@ 0x44
 800696a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800696c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800696e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006970:	e841 2300 	strex	r3, r2, [r1]
 8006974:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006978:	2b00      	cmp	r3, #0
 800697a:	d1e4      	bne.n	8006946 <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	3308      	adds	r3, #8
 8006982:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006986:	e853 3f00 	ldrex	r3, [r3]
 800698a:	623b      	str	r3, [r7, #32]
   return(result);
 800698c:	6a3b      	ldr	r3, [r7, #32]
 800698e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006992:	f023 0301 	bic.w	r3, r3, #1
 8006996:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	3308      	adds	r3, #8
 80069a0:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80069a4:	633a      	str	r2, [r7, #48]	@ 0x30
 80069a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069ac:	e841 2300 	strex	r3, r2, [r1]
 80069b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d1e1      	bne.n	800697c <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2220      	movs	r2, #32
 80069bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2200      	movs	r2, #0
 80069c4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2200      	movs	r2, #0
 80069ca:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	e853 3f00 	ldrex	r3, [r3]
 80069d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	f023 0310 	bic.w	r3, r3, #16
 80069e0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	461a      	mov	r2, r3
 80069ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80069ee:	61fb      	str	r3, [r7, #28]
 80069f0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f2:	69b9      	ldr	r1, [r7, #24]
 80069f4:	69fa      	ldr	r2, [r7, #28]
 80069f6:	e841 2300 	strex	r3, r2, [r1]
 80069fa:	617b      	str	r3, [r7, #20]
   return(result);
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d1e4      	bne.n	80069cc <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2202      	movs	r2, #2
 8006a06:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006a08:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8006a0c:	4619      	mov	r1, r3
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f000 f88a 	bl	8006b28 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006a14:	e063      	b.n	8006ade <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006a16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006a1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d00e      	beq.n	8006a40 <HAL_UART_IRQHandler+0x530>
 8006a22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d008      	beq.n	8006a40 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006a36:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f001 fc65 	bl	8008308 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006a3e:	e051      	b.n	8006ae4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006a40:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006a44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d014      	beq.n	8006a76 <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006a4c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006a50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d105      	bne.n	8006a64 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006a58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a5c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d008      	beq.n	8006a76 <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d03a      	beq.n	8006ae2 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a70:	6878      	ldr	r0, [r7, #4]
 8006a72:	4798      	blx	r3
    }
    return;
 8006a74:	e035      	b.n	8006ae2 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006a76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d009      	beq.n	8006a96 <HAL_UART_IRQHandler+0x586>
 8006a82:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006a86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d003      	beq.n	8006a96 <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 feef 	bl	8007872 <UART_EndTransmit_IT>
    return;
 8006a94:	e026      	b.n	8006ae4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006a96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006a9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d009      	beq.n	8006ab6 <HAL_UART_IRQHandler+0x5a6>
 8006aa2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006aa6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d003      	beq.n	8006ab6 <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f001 fc3e 	bl	8008330 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006ab4:	e016      	b.n	8006ae4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006ab6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006aba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d010      	beq.n	8006ae4 <HAL_UART_IRQHandler+0x5d4>
 8006ac2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	da0c      	bge.n	8006ae4 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f001 fc26 	bl	800831c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006ad0:	e008      	b.n	8006ae4 <HAL_UART_IRQHandler+0x5d4>
      return;
 8006ad2:	bf00      	nop
 8006ad4:	e006      	b.n	8006ae4 <HAL_UART_IRQHandler+0x5d4>
    return;
 8006ad6:	bf00      	nop
 8006ad8:	e004      	b.n	8006ae4 <HAL_UART_IRQHandler+0x5d4>
      return;
 8006ada:	bf00      	nop
 8006adc:	e002      	b.n	8006ae4 <HAL_UART_IRQHandler+0x5d4>
      return;
 8006ade:	bf00      	nop
 8006ae0:	e000      	b.n	8006ae4 <HAL_UART_IRQHandler+0x5d4>
    return;
 8006ae2:	bf00      	nop
  }
}
 8006ae4:	37b8      	adds	r7, #184	@ 0xb8
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bd80      	pop	{r7, pc}
 8006aea:	bf00      	nop

08006aec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b083      	sub	sp, #12
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006af4:	bf00      	nop
 8006af6:	370c      	adds	r7, #12
 8006af8:	46bd      	mov	sp, r7
 8006afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afe:	4770      	bx	lr

08006b00 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b083      	sub	sp, #12
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006b08:	bf00      	nop
 8006b0a:	370c      	adds	r7, #12
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr

08006b14 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b083      	sub	sp, #12
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8006b1c:	bf00      	nop
 8006b1e:	370c      	adds	r7, #12
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr

08006b28 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	460b      	mov	r3, r1
 8006b32:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006b34:	bf00      	nop
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr

08006b40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b44:	b094      	sub	sp, #80	@ 0x50
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b52:	689a      	ldr	r2, [r3, #8]
 8006b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b56:	691b      	ldr	r3, [r3, #16]
 8006b58:	431a      	orrs	r2, r3
 8006b5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b5c:	695b      	ldr	r3, [r3, #20]
 8006b5e:	431a      	orrs	r2, r3
 8006b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b62:	69db      	ldr	r3, [r3, #28]
 8006b64:	4313      	orrs	r3, r2
 8006b66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	498a      	ldr	r1, [pc, #552]	@ (8006d98 <UART_SetConfig+0x258>)
 8006b70:	4019      	ands	r1, r3
 8006b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b74:	681a      	ldr	r2, [r3, #0]
 8006b76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b78:	430b      	orrs	r3, r1
 8006b7a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b88:	68d9      	ldr	r1, [r3, #12]
 8006b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	ea40 0301 	orr.w	r3, r0, r1
 8006b92:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b96:	699b      	ldr	r3, [r3, #24]
 8006b98:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b9c:	681a      	ldr	r2, [r3, #0]
 8006b9e:	4b7f      	ldr	r3, [pc, #508]	@ (8006d9c <UART_SetConfig+0x25c>)
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d004      	beq.n	8006bae <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ba6:	6a1a      	ldr	r2, [r3, #32]
 8006ba8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006baa:	4313      	orrs	r3, r2
 8006bac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8006bb8:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8006bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bc2:	430b      	orrs	r3, r1
 8006bc4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006bc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bcc:	f023 000f 	bic.w	r0, r3, #15
 8006bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bd2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	ea40 0301 	orr.w	r3, r0, r1
 8006bdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	4b6f      	ldr	r3, [pc, #444]	@ (8006da0 <UART_SetConfig+0x260>)
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d102      	bne.n	8006bee <UART_SetConfig+0xae>
 8006be8:	2301      	movs	r3, #1
 8006bea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bec:	e01a      	b.n	8006c24 <UART_SetConfig+0xe4>
 8006bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	4b6c      	ldr	r3, [pc, #432]	@ (8006da4 <UART_SetConfig+0x264>)
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d102      	bne.n	8006bfe <UART_SetConfig+0xbe>
 8006bf8:	2302      	movs	r3, #2
 8006bfa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bfc:	e012      	b.n	8006c24 <UART_SetConfig+0xe4>
 8006bfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	4b69      	ldr	r3, [pc, #420]	@ (8006da8 <UART_SetConfig+0x268>)
 8006c04:	429a      	cmp	r2, r3
 8006c06:	d102      	bne.n	8006c0e <UART_SetConfig+0xce>
 8006c08:	2304      	movs	r3, #4
 8006c0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c0c:	e00a      	b.n	8006c24 <UART_SetConfig+0xe4>
 8006c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	4b62      	ldr	r3, [pc, #392]	@ (8006d9c <UART_SetConfig+0x25c>)
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d103      	bne.n	8006c20 <UART_SetConfig+0xe0>
 8006c18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c1e:	e001      	b.n	8006c24 <UART_SetConfig+0xe4>
 8006c20:	2300      	movs	r3, #0
 8006c22:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	4b5c      	ldr	r3, [pc, #368]	@ (8006d9c <UART_SetConfig+0x25c>)
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	d171      	bne.n	8006d12 <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006c2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c30:	2200      	movs	r2, #0
 8006c32:	623b      	str	r3, [r7, #32]
 8006c34:	627a      	str	r2, [r7, #36]	@ 0x24
 8006c36:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006c3a:	f7fd fe39 	bl	80048b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8006c3e:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8006c40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	f000 80e2 	beq.w	8006e0c <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c4c:	4a57      	ldr	r2, [pc, #348]	@ (8006dac <UART_SetConfig+0x26c>)
 8006c4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c52:	461a      	mov	r2, r3
 8006c54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c56:	fbb3 f3f2 	udiv	r3, r3, r2
 8006c5a:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c5e:	685a      	ldr	r2, [r3, #4]
 8006c60:	4613      	mov	r3, r2
 8006c62:	005b      	lsls	r3, r3, #1
 8006c64:	4413      	add	r3, r2
 8006c66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d305      	bcc.n	8006c78 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006c72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006c74:	429a      	cmp	r2, r3
 8006c76:	d903      	bls.n	8006c80 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006c7e:	e0c5      	b.n	8006e0c <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c82:	2200      	movs	r2, #0
 8006c84:	61bb      	str	r3, [r7, #24]
 8006c86:	61fa      	str	r2, [r7, #28]
 8006c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c8c:	4a47      	ldr	r2, [pc, #284]	@ (8006dac <UART_SetConfig+0x26c>)
 8006c8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	2200      	movs	r2, #0
 8006c96:	613b      	str	r3, [r7, #16]
 8006c98:	617a      	str	r2, [r7, #20]
 8006c9a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006c9e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006ca2:	f7f9 faf9 	bl	8000298 <__aeabi_uldivmod>
 8006ca6:	4602      	mov	r2, r0
 8006ca8:	460b      	mov	r3, r1
 8006caa:	4610      	mov	r0, r2
 8006cac:	4619      	mov	r1, r3
 8006cae:	f04f 0200 	mov.w	r2, #0
 8006cb2:	f04f 0300 	mov.w	r3, #0
 8006cb6:	020b      	lsls	r3, r1, #8
 8006cb8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006cbc:	0202      	lsls	r2, r0, #8
 8006cbe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006cc0:	6849      	ldr	r1, [r1, #4]
 8006cc2:	0849      	lsrs	r1, r1, #1
 8006cc4:	2000      	movs	r0, #0
 8006cc6:	460c      	mov	r4, r1
 8006cc8:	4605      	mov	r5, r0
 8006cca:	eb12 0804 	adds.w	r8, r2, r4
 8006cce:	eb43 0905 	adc.w	r9, r3, r5
 8006cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	60bb      	str	r3, [r7, #8]
 8006cda:	60fa      	str	r2, [r7, #12]
 8006cdc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ce0:	4640      	mov	r0, r8
 8006ce2:	4649      	mov	r1, r9
 8006ce4:	f7f9 fad8 	bl	8000298 <__aeabi_uldivmod>
 8006ce8:	4602      	mov	r2, r0
 8006cea:	460b      	mov	r3, r1
 8006cec:	4613      	mov	r3, r2
 8006cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006cf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cf2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006cf6:	d308      	bcc.n	8006d0a <UART_SetConfig+0x1ca>
 8006cf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cfa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006cfe:	d204      	bcs.n	8006d0a <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 8006d00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006d06:	60da      	str	r2, [r3, #12]
 8006d08:	e080      	b.n	8006e0c <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006d10:	e07c      	b.n	8006e0c <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d14:	69db      	ldr	r3, [r3, #28]
 8006d16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d1a:	d149      	bne.n	8006db0 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006d1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d1e:	2200      	movs	r2, #0
 8006d20:	603b      	str	r3, [r7, #0]
 8006d22:	607a      	str	r2, [r7, #4]
 8006d24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d28:	f7fd fdc2 	bl	80048b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8006d2c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006d2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d06b      	beq.n	8006e0c <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d38:	4a1c      	ldr	r2, [pc, #112]	@ (8006dac <UART_SetConfig+0x26c>)
 8006d3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d3e:	461a      	mov	r2, r3
 8006d40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d42:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d46:	005a      	lsls	r2, r3, #1
 8006d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	085b      	lsrs	r3, r3, #1
 8006d4e:	441a      	add	r2, r3
 8006d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d5c:	2b0f      	cmp	r3, #15
 8006d5e:	d916      	bls.n	8006d8e <UART_SetConfig+0x24e>
 8006d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d66:	d212      	bcs.n	8006d8e <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006d68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	f023 030f 	bic.w	r3, r3, #15
 8006d70:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006d72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d74:	085b      	lsrs	r3, r3, #1
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	f003 0307 	and.w	r3, r3, #7
 8006d7c:	b29a      	uxth	r2, r3
 8006d7e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006d80:	4313      	orrs	r3, r2
 8006d82:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8006d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8006d8a:	60da      	str	r2, [r3, #12]
 8006d8c:	e03e      	b.n	8006e0c <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006d94:	e03a      	b.n	8006e0c <UART_SetConfig+0x2cc>
 8006d96:	bf00      	nop
 8006d98:	cfff69f3 	.word	0xcfff69f3
 8006d9c:	44002400 	.word	0x44002400
 8006da0:	40013800 	.word	0x40013800
 8006da4:	40004400 	.word	0x40004400
 8006da8:	40004800 	.word	0x40004800
 8006dac:	080085d4 	.word	0x080085d4
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006db0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006db2:	2200      	movs	r2, #0
 8006db4:	469a      	mov	sl, r3
 8006db6:	4693      	mov	fp, r2
 8006db8:	4650      	mov	r0, sl
 8006dba:	4659      	mov	r1, fp
 8006dbc:	f7fd fd78 	bl	80048b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8006dc0:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8006dc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d021      	beq.n	8006e0c <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dcc:	4a1a      	ldr	r2, [pc, #104]	@ (8006e38 <UART_SetConfig+0x2f8>)
 8006dce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dd6:	fbb3 f2f2 	udiv	r2, r3, r2
 8006dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	085b      	lsrs	r3, r3, #1
 8006de0:	441a      	add	r2, r3
 8006de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006dec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dee:	2b0f      	cmp	r3, #15
 8006df0:	d909      	bls.n	8006e06 <UART_SetConfig+0x2c6>
 8006df2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006df4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006df8:	d205      	bcs.n	8006e06 <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006dfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dfc:	b29a      	uxth	r2, r3
 8006dfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	60da      	str	r2, [r3, #12]
 8006e04:	e002      	b.n	8006e0c <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8006e06:	2301      	movs	r3, #1
 8006e08:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e16:	2201      	movs	r2, #1
 8006e18:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e1e:	2200      	movs	r2, #0
 8006e20:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e24:	2200      	movs	r2, #0
 8006e26:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006e28:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3750      	adds	r7, #80	@ 0x50
 8006e30:	46bd      	mov	sp, r7
 8006e32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e36:	bf00      	nop
 8006e38:	080085d4 	.word	0x080085d4

08006e3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b083      	sub	sp, #12
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e48:	f003 0308 	and.w	r3, r3, #8
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d00a      	beq.n	8006e66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	430a      	orrs	r2, r1
 8006e64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e6a:	f003 0301 	and.w	r3, r3, #1
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d00a      	beq.n	8006e88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	430a      	orrs	r2, r1
 8006e86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e8c:	f003 0302 	and.w	r3, r3, #2
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d00a      	beq.n	8006eaa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	685b      	ldr	r3, [r3, #4]
 8006e9a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	430a      	orrs	r2, r1
 8006ea8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eae:	f003 0304 	and.w	r3, r3, #4
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d00a      	beq.n	8006ecc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	430a      	orrs	r2, r1
 8006eca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ed0:	f003 0310 	and.w	r3, r3, #16
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d00a      	beq.n	8006eee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	430a      	orrs	r2, r1
 8006eec:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ef2:	f003 0320 	and.w	r3, r3, #32
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00a      	beq.n	8006f10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	430a      	orrs	r2, r1
 8006f0e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d01a      	beq.n	8006f52 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	430a      	orrs	r2, r1
 8006f30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f3a:	d10a      	bne.n	8006f52 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	430a      	orrs	r2, r1
 8006f50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d00a      	beq.n	8006f74 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	430a      	orrs	r2, r1
 8006f72:	605a      	str	r2, [r3, #4]
  }
}
 8006f74:	bf00      	nop
 8006f76:	370c      	adds	r7, #12
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr

08006f80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b098      	sub	sp, #96	@ 0x60
 8006f84:	af02      	add	r7, sp, #8
 8006f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006f90:	f7fa fa36 	bl	8001400 <HAL_GetTick>
 8006f94:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f003 0308 	and.w	r3, r3, #8
 8006fa0:	2b08      	cmp	r3, #8
 8006fa2:	d12f      	bne.n	8007004 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006fa4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006fa8:	9300      	str	r3, [sp, #0]
 8006faa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006fac:	2200      	movs	r2, #0
 8006fae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 f88e 	bl	80070d4 <UART_WaitOnFlagUntilTimeout>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d022      	beq.n	8007004 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fc6:	e853 3f00 	ldrex	r3, [r3]
 8006fca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006fcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006fd2:	653b      	str	r3, [r7, #80]	@ 0x50
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	461a      	mov	r2, r3
 8006fda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fdc:	647b      	str	r3, [r7, #68]	@ 0x44
 8006fde:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006fe2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006fe4:	e841 2300 	strex	r3, r2, [r1]
 8006fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006fea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d1e6      	bne.n	8006fbe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2220      	movs	r2, #32
 8006ff4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007000:	2303      	movs	r3, #3
 8007002:	e063      	b.n	80070cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f003 0304 	and.w	r3, r3, #4
 800700e:	2b04      	cmp	r3, #4
 8007010:	d149      	bne.n	80070a6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007012:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007016:	9300      	str	r3, [sp, #0]
 8007018:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800701a:	2200      	movs	r2, #0
 800701c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f000 f857 	bl	80070d4 <UART_WaitOnFlagUntilTimeout>
 8007026:	4603      	mov	r3, r0
 8007028:	2b00      	cmp	r3, #0
 800702a:	d03c      	beq.n	80070a6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007034:	e853 3f00 	ldrex	r3, [r3]
 8007038:	623b      	str	r3, [r7, #32]
   return(result);
 800703a:	6a3b      	ldr	r3, [r7, #32]
 800703c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007040:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	461a      	mov	r2, r3
 8007048:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800704a:	633b      	str	r3, [r7, #48]	@ 0x30
 800704c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800704e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007050:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007052:	e841 2300 	strex	r3, r2, [r1]
 8007056:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800705a:	2b00      	cmp	r3, #0
 800705c:	d1e6      	bne.n	800702c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	3308      	adds	r3, #8
 8007064:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	e853 3f00 	ldrex	r3, [r3]
 800706c:	60fb      	str	r3, [r7, #12]
   return(result);
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	f023 0301 	bic.w	r3, r3, #1
 8007074:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	3308      	adds	r3, #8
 800707c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800707e:	61fa      	str	r2, [r7, #28]
 8007080:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007082:	69b9      	ldr	r1, [r7, #24]
 8007084:	69fa      	ldr	r2, [r7, #28]
 8007086:	e841 2300 	strex	r3, r2, [r1]
 800708a:	617b      	str	r3, [r7, #20]
   return(result);
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d1e5      	bne.n	800705e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2220      	movs	r2, #32
 8007096:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80070a2:	2303      	movs	r3, #3
 80070a4:	e012      	b.n	80070cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2220      	movs	r2, #32
 80070aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2220      	movs	r2, #32
 80070b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2200      	movs	r2, #0
 80070ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2200      	movs	r2, #0
 80070c0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2200      	movs	r2, #0
 80070c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80070ca:	2300      	movs	r3, #0
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3758      	adds	r7, #88	@ 0x58
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd80      	pop	{r7, pc}

080070d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b084      	sub	sp, #16
 80070d8:	af00      	add	r7, sp, #0
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	60b9      	str	r1, [r7, #8]
 80070de:	603b      	str	r3, [r7, #0]
 80070e0:	4613      	mov	r3, r2
 80070e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070e4:	e04f      	b.n	8007186 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ec:	d04b      	beq.n	8007186 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070ee:	f7fa f987 	bl	8001400 <HAL_GetTick>
 80070f2:	4602      	mov	r2, r0
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	1ad3      	subs	r3, r2, r3
 80070f8:	69ba      	ldr	r2, [r7, #24]
 80070fa:	429a      	cmp	r2, r3
 80070fc:	d302      	bcc.n	8007104 <UART_WaitOnFlagUntilTimeout+0x30>
 80070fe:	69bb      	ldr	r3, [r7, #24]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d101      	bne.n	8007108 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007104:	2303      	movs	r3, #3
 8007106:	e04e      	b.n	80071a6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f003 0304 	and.w	r3, r3, #4
 8007112:	2b00      	cmp	r3, #0
 8007114:	d037      	beq.n	8007186 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	2b80      	cmp	r3, #128	@ 0x80
 800711a:	d034      	beq.n	8007186 <UART_WaitOnFlagUntilTimeout+0xb2>
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	2b40      	cmp	r3, #64	@ 0x40
 8007120:	d031      	beq.n	8007186 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	69db      	ldr	r3, [r3, #28]
 8007128:	f003 0308 	and.w	r3, r3, #8
 800712c:	2b08      	cmp	r3, #8
 800712e:	d110      	bne.n	8007152 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2208      	movs	r2, #8
 8007136:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007138:	68f8      	ldr	r0, [r7, #12]
 800713a:	f000 f95b 	bl	80073f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2208      	movs	r2, #8
 8007142:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2200      	movs	r2, #0
 800714a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	e029      	b.n	80071a6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	69db      	ldr	r3, [r3, #28]
 8007158:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800715c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007160:	d111      	bne.n	8007186 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800716a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800716c:	68f8      	ldr	r0, [r7, #12]
 800716e:	f000 f941 	bl	80073f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2220      	movs	r2, #32
 8007176:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2200      	movs	r2, #0
 800717e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007182:	2303      	movs	r3, #3
 8007184:	e00f      	b.n	80071a6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	69da      	ldr	r2, [r3, #28]
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	4013      	ands	r3, r2
 8007190:	68ba      	ldr	r2, [r7, #8]
 8007192:	429a      	cmp	r2, r3
 8007194:	bf0c      	ite	eq
 8007196:	2301      	moveq	r3, #1
 8007198:	2300      	movne	r3, #0
 800719a:	b2db      	uxtb	r3, r3
 800719c:	461a      	mov	r2, r3
 800719e:	79fb      	ldrb	r3, [r7, #7]
 80071a0:	429a      	cmp	r2, r3
 80071a2:	d0a0      	beq.n	80070e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3710      	adds	r7, #16
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}
	...

080071b0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b0a3      	sub	sp, #140	@ 0x8c
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	60f8      	str	r0, [r7, #12]
 80071b8:	60b9      	str	r1, [r7, #8]
 80071ba:	4613      	mov	r3, r2
 80071bc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	68ba      	ldr	r2, [r7, #8]
 80071c2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	88fa      	ldrh	r2, [r7, #6]
 80071c8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	88fa      	ldrh	r2, [r7, #6]
 80071d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2200      	movs	r2, #0
 80071d8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071e2:	d10e      	bne.n	8007202 <UART_Start_Receive_IT+0x52>
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	691b      	ldr	r3, [r3, #16]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d105      	bne.n	80071f8 <UART_Start_Receive_IT+0x48>
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80071f2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80071f6:	e02d      	b.n	8007254 <UART_Start_Receive_IT+0xa4>
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	22ff      	movs	r2, #255	@ 0xff
 80071fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007200:	e028      	b.n	8007254 <UART_Start_Receive_IT+0xa4>
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d10d      	bne.n	8007226 <UART_Start_Receive_IT+0x76>
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	691b      	ldr	r3, [r3, #16]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d104      	bne.n	800721c <UART_Start_Receive_IT+0x6c>
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	22ff      	movs	r2, #255	@ 0xff
 8007216:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800721a:	e01b      	b.n	8007254 <UART_Start_Receive_IT+0xa4>
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	227f      	movs	r2, #127	@ 0x7f
 8007220:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007224:	e016      	b.n	8007254 <UART_Start_Receive_IT+0xa4>
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800722e:	d10d      	bne.n	800724c <UART_Start_Receive_IT+0x9c>
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	691b      	ldr	r3, [r3, #16]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d104      	bne.n	8007242 <UART_Start_Receive_IT+0x92>
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	227f      	movs	r2, #127	@ 0x7f
 800723c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007240:	e008      	b.n	8007254 <UART_Start_Receive_IT+0xa4>
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	223f      	movs	r2, #63	@ 0x3f
 8007246:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800724a:	e003      	b.n	8007254 <UART_Start_Receive_IT+0xa4>
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2200      	movs	r2, #0
 8007250:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2200      	movs	r2, #0
 8007258:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2222      	movs	r2, #34	@ 0x22
 8007260:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	3308      	adds	r3, #8
 800726a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800726e:	e853 3f00 	ldrex	r3, [r3]
 8007272:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007274:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007276:	f043 0301 	orr.w	r3, r3, #1
 800727a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	3308      	adds	r3, #8
 8007284:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007288:	673a      	str	r2, [r7, #112]	@ 0x70
 800728a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800728c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800728e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007290:	e841 2300 	strex	r3, r2, [r1]
 8007294:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007296:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007298:	2b00      	cmp	r3, #0
 800729a:	d1e3      	bne.n	8007264 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072a4:	d14f      	bne.n	8007346 <UART_Start_Receive_IT+0x196>
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80072ac:	88fa      	ldrh	r2, [r7, #6]
 80072ae:	429a      	cmp	r2, r3
 80072b0:	d349      	bcc.n	8007346 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	689b      	ldr	r3, [r3, #8]
 80072b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072ba:	d107      	bne.n	80072cc <UART_Start_Receive_IT+0x11c>
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	691b      	ldr	r3, [r3, #16]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d103      	bne.n	80072cc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	4a47      	ldr	r2, [pc, #284]	@ (80073e4 <UART_Start_Receive_IT+0x234>)
 80072c8:	675a      	str	r2, [r3, #116]	@ 0x74
 80072ca:	e002      	b.n	80072d2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	4a46      	ldr	r2, [pc, #280]	@ (80073e8 <UART_Start_Receive_IT+0x238>)
 80072d0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	691b      	ldr	r3, [r3, #16]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d01a      	beq.n	8007310 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072e2:	e853 3f00 	ldrex	r3, [r3]
 80072e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80072e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072ee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	461a      	mov	r2, r3
 80072f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80072fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80072fe:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007300:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007302:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007304:	e841 2300 	strex	r3, r2, [r1]
 8007308:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800730a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800730c:	2b00      	cmp	r3, #0
 800730e:	d1e4      	bne.n	80072da <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	3308      	adds	r3, #8
 8007316:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007318:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800731a:	e853 3f00 	ldrex	r3, [r3]
 800731e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007322:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007326:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	3308      	adds	r3, #8
 800732e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007330:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007332:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007334:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007336:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007338:	e841 2300 	strex	r3, r2, [r1]
 800733c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800733e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007340:	2b00      	cmp	r3, #0
 8007342:	d1e5      	bne.n	8007310 <UART_Start_Receive_IT+0x160>
 8007344:	e046      	b.n	80073d4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800734e:	d107      	bne.n	8007360 <UART_Start_Receive_IT+0x1b0>
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	691b      	ldr	r3, [r3, #16]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d103      	bne.n	8007360 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	4a24      	ldr	r2, [pc, #144]	@ (80073ec <UART_Start_Receive_IT+0x23c>)
 800735c:	675a      	str	r2, [r3, #116]	@ 0x74
 800735e:	e002      	b.n	8007366 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	4a23      	ldr	r2, [pc, #140]	@ (80073f0 <UART_Start_Receive_IT+0x240>)
 8007364:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	691b      	ldr	r3, [r3, #16]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d019      	beq.n	80073a2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007376:	e853 3f00 	ldrex	r3, [r3]
 800737a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800737c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800737e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007382:	677b      	str	r3, [r7, #116]	@ 0x74
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	461a      	mov	r2, r3
 800738a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800738c:	637b      	str	r3, [r7, #52]	@ 0x34
 800738e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007390:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007392:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007394:	e841 2300 	strex	r3, r2, [r1]
 8007398:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800739a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800739c:	2b00      	cmp	r3, #0
 800739e:	d1e6      	bne.n	800736e <UART_Start_Receive_IT+0x1be>
 80073a0:	e018      	b.n	80073d4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	e853 3f00 	ldrex	r3, [r3]
 80073ae:	613b      	str	r3, [r7, #16]
   return(result);
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	f043 0320 	orr.w	r3, r3, #32
 80073b6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	461a      	mov	r2, r3
 80073be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80073c0:	623b      	str	r3, [r7, #32]
 80073c2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c4:	69f9      	ldr	r1, [r7, #28]
 80073c6:	6a3a      	ldr	r2, [r7, #32]
 80073c8:	e841 2300 	strex	r3, r2, [r1]
 80073cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80073ce:	69bb      	ldr	r3, [r7, #24]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d1e6      	bne.n	80073a2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80073d4:	2300      	movs	r3, #0
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	378c      	adds	r7, #140	@ 0x8c
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr
 80073e2:	bf00      	nop
 80073e4:	08007f9d 	.word	0x08007f9d
 80073e8:	08007c39 	.word	0x08007c39
 80073ec:	08007a81 	.word	0x08007a81
 80073f0:	080078c9 	.word	0x080078c9

080073f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b095      	sub	sp, #84	@ 0x54
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007404:	e853 3f00 	ldrex	r3, [r3]
 8007408:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800740a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800740c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007410:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	461a      	mov	r2, r3
 8007418:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800741a:	643b      	str	r3, [r7, #64]	@ 0x40
 800741c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800741e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007420:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007422:	e841 2300 	strex	r3, r2, [r1]
 8007426:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800742a:	2b00      	cmp	r3, #0
 800742c:	d1e6      	bne.n	80073fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	3308      	adds	r3, #8
 8007434:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007436:	6a3b      	ldr	r3, [r7, #32]
 8007438:	e853 3f00 	ldrex	r3, [r3]
 800743c:	61fb      	str	r3, [r7, #28]
   return(result);
 800743e:	69fb      	ldr	r3, [r7, #28]
 8007440:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007444:	f023 0301 	bic.w	r3, r3, #1
 8007448:	64bb      	str	r3, [r7, #72]	@ 0x48
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	3308      	adds	r3, #8
 8007450:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007452:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007454:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007456:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007458:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800745a:	e841 2300 	strex	r3, r2, [r1]
 800745e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007462:	2b00      	cmp	r3, #0
 8007464:	d1e3      	bne.n	800742e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800746a:	2b01      	cmp	r3, #1
 800746c:	d118      	bne.n	80074a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	e853 3f00 	ldrex	r3, [r3]
 800747a:	60bb      	str	r3, [r7, #8]
   return(result);
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	f023 0310 	bic.w	r3, r3, #16
 8007482:	647b      	str	r3, [r7, #68]	@ 0x44
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	461a      	mov	r2, r3
 800748a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800748c:	61bb      	str	r3, [r7, #24]
 800748e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007490:	6979      	ldr	r1, [r7, #20]
 8007492:	69ba      	ldr	r2, [r7, #24]
 8007494:	e841 2300 	strex	r3, r2, [r1]
 8007498:	613b      	str	r3, [r7, #16]
   return(result);
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d1e6      	bne.n	800746e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2220      	movs	r2, #32
 80074a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2200      	movs	r2, #0
 80074ac:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2200      	movs	r2, #0
 80074b2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80074b4:	bf00      	nop
 80074b6:	3754      	adds	r7, #84	@ 0x54
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr

080074c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b084      	sub	sp, #16
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2200      	movs	r2, #0
 80074d2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80074d6:	68f8      	ldr	r0, [r7, #12]
 80074d8:	f7ff fb12 	bl	8006b00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074dc:	bf00      	nop
 80074de:	3710      	adds	r7, #16
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b084      	sub	sp, #16
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074f0:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2200      	movs	r2, #0
 80074f6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	220f      	movs	r2, #15
 8007500:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	699a      	ldr	r2, [r3, #24]
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f042 0208 	orr.w	r2, r2, #8
 8007510:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2220      	movs	r2, #32
 8007516:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	2200      	movs	r2, #0
 800751e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8007520:	68f8      	ldr	r0, [r7, #12]
 8007522:	f7ff faf7 	bl	8006b14 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007526:	bf00      	nop
 8007528:	3710      	adds	r7, #16
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}

0800752e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800752e:	b480      	push	{r7}
 8007530:	b08f      	sub	sp, #60	@ 0x3c
 8007532:	af00      	add	r7, sp, #0
 8007534:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800753c:	2b21      	cmp	r3, #33	@ 0x21
 800753e:	d14c      	bne.n	80075da <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007546:	b29b      	uxth	r3, r3
 8007548:	2b00      	cmp	r3, #0
 800754a:	d132      	bne.n	80075b2 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007552:	6a3b      	ldr	r3, [r7, #32]
 8007554:	e853 3f00 	ldrex	r3, [r3]
 8007558:	61fb      	str	r3, [r7, #28]
   return(result);
 800755a:	69fb      	ldr	r3, [r7, #28]
 800755c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007560:	637b      	str	r3, [r7, #52]	@ 0x34
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	461a      	mov	r2, r3
 8007568:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800756a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800756c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800756e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007570:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007572:	e841 2300 	strex	r3, r2, [r1]
 8007576:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800757a:	2b00      	cmp	r3, #0
 800757c:	d1e6      	bne.n	800754c <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	e853 3f00 	ldrex	r3, [r3]
 800758a:	60bb      	str	r3, [r7, #8]
   return(result);
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007592:	633b      	str	r3, [r7, #48]	@ 0x30
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	461a      	mov	r2, r3
 800759a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800759c:	61bb      	str	r3, [r7, #24]
 800759e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a0:	6979      	ldr	r1, [r7, #20]
 80075a2:	69ba      	ldr	r2, [r7, #24]
 80075a4:	e841 2300 	strex	r3, r2, [r1]
 80075a8:	613b      	str	r3, [r7, #16]
   return(result);
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d1e6      	bne.n	800757e <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80075b0:	e013      	b.n	80075da <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075b6:	781a      	ldrb	r2, [r3, #0]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075c2:	1c5a      	adds	r2, r3, #1
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	3b01      	subs	r3, #1
 80075d2:	b29a      	uxth	r2, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 80075da:	bf00      	nop
 80075dc:	373c      	adds	r7, #60	@ 0x3c
 80075de:	46bd      	mov	sp, r7
 80075e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e4:	4770      	bx	lr

080075e6 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80075e6:	b480      	push	{r7}
 80075e8:	b091      	sub	sp, #68	@ 0x44
 80075ea:	af00      	add	r7, sp, #0
 80075ec:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075f4:	2b21      	cmp	r3, #33	@ 0x21
 80075f6:	d151      	bne.n	800769c <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80075fe:	b29b      	uxth	r3, r3
 8007600:	2b00      	cmp	r3, #0
 8007602:	d132      	bne.n	800766a <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800760a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800760c:	e853 3f00 	ldrex	r3, [r3]
 8007610:	623b      	str	r3, [r7, #32]
   return(result);
 8007612:	6a3b      	ldr	r3, [r7, #32]
 8007614:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007618:	63bb      	str	r3, [r7, #56]	@ 0x38
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	461a      	mov	r2, r3
 8007620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007622:	633b      	str	r3, [r7, #48]	@ 0x30
 8007624:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007626:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007628:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800762a:	e841 2300 	strex	r3, r2, [r1]
 800762e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007632:	2b00      	cmp	r3, #0
 8007634:	d1e6      	bne.n	8007604 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	e853 3f00 	ldrex	r3, [r3]
 8007642:	60fb      	str	r3, [r7, #12]
   return(result);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800764a:	637b      	str	r3, [r7, #52]	@ 0x34
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	461a      	mov	r2, r3
 8007652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007654:	61fb      	str	r3, [r7, #28]
 8007656:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007658:	69b9      	ldr	r1, [r7, #24]
 800765a:	69fa      	ldr	r2, [r7, #28]
 800765c:	e841 2300 	strex	r3, r2, [r1]
 8007660:	617b      	str	r3, [r7, #20]
   return(result);
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d1e6      	bne.n	8007636 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8007668:	e018      	b.n	800769c <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800766e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007670:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007672:	881b      	ldrh	r3, [r3, #0]
 8007674:	461a      	mov	r2, r3
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800767e:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007684:	1c9a      	adds	r2, r3, #2
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007690:	b29b      	uxth	r3, r3
 8007692:	3b01      	subs	r3, #1
 8007694:	b29a      	uxth	r2, r3
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800769c:	bf00      	nop
 800769e:	3744      	adds	r7, #68	@ 0x44
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr

080076a8 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b091      	sub	sp, #68	@ 0x44
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076b6:	2b21      	cmp	r3, #33	@ 0x21
 80076b8:	d160      	bne.n	800777c <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80076c0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80076c2:	e057      	b.n	8007774 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d133      	bne.n	8007738 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	3308      	adds	r3, #8
 80076d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076da:	e853 3f00 	ldrex	r3, [r3]
 80076de:	623b      	str	r3, [r7, #32]
   return(result);
 80076e0:	6a3b      	ldr	r3, [r7, #32]
 80076e2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80076e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	3308      	adds	r3, #8
 80076ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076f0:	633a      	str	r2, [r7, #48]	@ 0x30
 80076f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076f8:	e841 2300 	strex	r3, r2, [r1]
 80076fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007700:	2b00      	cmp	r3, #0
 8007702:	d1e5      	bne.n	80076d0 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	e853 3f00 	ldrex	r3, [r3]
 8007710:	60fb      	str	r3, [r7, #12]
   return(result);
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007718:	637b      	str	r3, [r7, #52]	@ 0x34
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	461a      	mov	r2, r3
 8007720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007722:	61fb      	str	r3, [r7, #28]
 8007724:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007726:	69b9      	ldr	r1, [r7, #24]
 8007728:	69fa      	ldr	r2, [r7, #28]
 800772a:	e841 2300 	strex	r3, r2, [r1]
 800772e:	617b      	str	r3, [r7, #20]
   return(result);
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d1e6      	bne.n	8007704 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8007736:	e021      	b.n	800777c <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	69db      	ldr	r3, [r3, #28]
 800773e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007742:	2b00      	cmp	r3, #0
 8007744:	d013      	beq.n	800776e <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800774a:	781a      	ldrb	r2, [r3, #0]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007756:	1c5a      	adds	r2, r3, #1
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007762:	b29b      	uxth	r3, r3
 8007764:	3b01      	subs	r3, #1
 8007766:	b29a      	uxth	r2, r3
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800776e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007770:	3b01      	subs	r3, #1
 8007772:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007774:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007776:	2b00      	cmp	r3, #0
 8007778:	d1a4      	bne.n	80076c4 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800777a:	e7ff      	b.n	800777c <UART_TxISR_8BIT_FIFOEN+0xd4>
 800777c:	bf00      	nop
 800777e:	3744      	adds	r7, #68	@ 0x44
 8007780:	46bd      	mov	sp, r7
 8007782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007786:	4770      	bx	lr

08007788 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007788:	b480      	push	{r7}
 800778a:	b091      	sub	sp, #68	@ 0x44
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007796:	2b21      	cmp	r3, #33	@ 0x21
 8007798:	d165      	bne.n	8007866 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80077a0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80077a2:	e05c      	b.n	800785e <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d133      	bne.n	8007818 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	3308      	adds	r3, #8
 80077b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b8:	6a3b      	ldr	r3, [r7, #32]
 80077ba:	e853 3f00 	ldrex	r3, [r3]
 80077be:	61fb      	str	r3, [r7, #28]
   return(result);
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80077c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	3308      	adds	r3, #8
 80077ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80077d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80077d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80077d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077d8:	e841 2300 	strex	r3, r2, [r1]
 80077dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80077de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d1e5      	bne.n	80077b0 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	e853 3f00 	ldrex	r3, [r3]
 80077f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	461a      	mov	r2, r3
 8007800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007802:	61bb      	str	r3, [r7, #24]
 8007804:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007806:	6979      	ldr	r1, [r7, #20]
 8007808:	69ba      	ldr	r2, [r7, #24]
 800780a:	e841 2300 	strex	r3, r2, [r1]
 800780e:	613b      	str	r3, [r7, #16]
   return(result);
 8007810:	693b      	ldr	r3, [r7, #16]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d1e6      	bne.n	80077e4 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8007816:	e026      	b.n	8007866 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	69db      	ldr	r3, [r3, #28]
 800781e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007822:	2b00      	cmp	r3, #0
 8007824:	d018      	beq.n	8007858 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800782a:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800782c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800782e:	881b      	ldrh	r3, [r3, #0]
 8007830:	461a      	mov	r2, r3
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800783a:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007840:	1c9a      	adds	r2, r3, #2
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800784c:	b29b      	uxth	r3, r3
 800784e:	3b01      	subs	r3, #1
 8007850:	b29a      	uxth	r2, r3
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8007858:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800785a:	3b01      	subs	r3, #1
 800785c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800785e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007860:	2b00      	cmp	r3, #0
 8007862:	d19f      	bne.n	80077a4 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8007864:	e7ff      	b.n	8007866 <UART_TxISR_16BIT_FIFOEN+0xde>
 8007866:	bf00      	nop
 8007868:	3744      	adds	r7, #68	@ 0x44
 800786a:	46bd      	mov	sp, r7
 800786c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007870:	4770      	bx	lr

08007872 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007872:	b580      	push	{r7, lr}
 8007874:	b088      	sub	sp, #32
 8007876:	af00      	add	r7, sp, #0
 8007878:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	e853 3f00 	ldrex	r3, [r3]
 8007886:	60bb      	str	r3, [r7, #8]
   return(result);
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800788e:	61fb      	str	r3, [r7, #28]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	461a      	mov	r2, r3
 8007896:	69fb      	ldr	r3, [r7, #28]
 8007898:	61bb      	str	r3, [r7, #24]
 800789a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800789c:	6979      	ldr	r1, [r7, #20]
 800789e:	69ba      	ldr	r2, [r7, #24]
 80078a0:	e841 2300 	strex	r3, r2, [r1]
 80078a4:	613b      	str	r3, [r7, #16]
   return(result);
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d1e6      	bne.n	800787a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2220      	movs	r2, #32
 80078b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2200      	movs	r2, #0
 80078b8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f7ff f916 	bl	8006aec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078c0:	bf00      	nop
 80078c2:	3720      	adds	r7, #32
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}

080078c8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b09c      	sub	sp, #112	@ 0x70
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80078d6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078e0:	2b22      	cmp	r3, #34	@ 0x22
 80078e2:	f040 80be 	bne.w	8007a62 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80078f0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80078f4:	b2d9      	uxtb	r1, r3
 80078f6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80078fa:	b2da      	uxtb	r2, r3
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007900:	400a      	ands	r2, r1
 8007902:	b2d2      	uxtb	r2, r2
 8007904:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800790a:	1c5a      	adds	r2, r3, #1
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007916:	b29b      	uxth	r3, r3
 8007918:	3b01      	subs	r3, #1
 800791a:	b29a      	uxth	r2, r3
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007928:	b29b      	uxth	r3, r3
 800792a:	2b00      	cmp	r3, #0
 800792c:	f040 80a1 	bne.w	8007a72 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007936:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007938:	e853 3f00 	ldrex	r3, [r3]
 800793c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800793e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007940:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007944:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	461a      	mov	r2, r3
 800794c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800794e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007950:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007952:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007954:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007956:	e841 2300 	strex	r3, r2, [r1]
 800795a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800795c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800795e:	2b00      	cmp	r3, #0
 8007960:	d1e6      	bne.n	8007930 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	3308      	adds	r3, #8
 8007968:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800796a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800796c:	e853 3f00 	ldrex	r3, [r3]
 8007970:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007974:	f023 0301 	bic.w	r3, r3, #1
 8007978:	667b      	str	r3, [r7, #100]	@ 0x64
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	3308      	adds	r3, #8
 8007980:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007982:	647a      	str	r2, [r7, #68]	@ 0x44
 8007984:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007986:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007988:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800798a:	e841 2300 	strex	r3, r2, [r1]
 800798e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007990:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007992:	2b00      	cmp	r3, #0
 8007994:	d1e5      	bne.n	8007962 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2220      	movs	r2, #32
 800799a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2200      	movs	r2, #0
 80079a2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2200      	movs	r2, #0
 80079a8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	4a33      	ldr	r2, [pc, #204]	@ (8007a7c <UART_RxISR_8BIT+0x1b4>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d01f      	beq.n	80079f4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d018      	beq.n	80079f4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ca:	e853 3f00 	ldrex	r3, [r3]
 80079ce:	623b      	str	r3, [r7, #32]
   return(result);
 80079d0:	6a3b      	ldr	r3, [r7, #32]
 80079d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80079d6:	663b      	str	r3, [r7, #96]	@ 0x60
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	461a      	mov	r2, r3
 80079de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80079e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80079e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079e8:	e841 2300 	strex	r3, r2, [r1]
 80079ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d1e6      	bne.n	80079c2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079f8:	2b01      	cmp	r3, #1
 80079fa:	d12e      	bne.n	8007a5a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2200      	movs	r2, #0
 8007a00:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	e853 3f00 	ldrex	r3, [r3]
 8007a0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f023 0310 	bic.w	r3, r3, #16
 8007a16:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a20:	61fb      	str	r3, [r7, #28]
 8007a22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a24:	69b9      	ldr	r1, [r7, #24]
 8007a26:	69fa      	ldr	r2, [r7, #28]
 8007a28:	e841 2300 	strex	r3, r2, [r1]
 8007a2c:	617b      	str	r3, [r7, #20]
   return(result);
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d1e6      	bne.n	8007a02 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	69db      	ldr	r3, [r3, #28]
 8007a3a:	f003 0310 	and.w	r3, r3, #16
 8007a3e:	2b10      	cmp	r3, #16
 8007a40:	d103      	bne.n	8007a4a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	2210      	movs	r2, #16
 8007a48:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007a50:	4619      	mov	r1, r3
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f7ff f868 	bl	8006b28 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007a58:	e00b      	b.n	8007a72 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f7f9 fae8 	bl	8001030 <HAL_UART_RxCpltCallback>
}
 8007a60:	e007      	b.n	8007a72 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	699a      	ldr	r2, [r3, #24]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f042 0208 	orr.w	r2, r2, #8
 8007a70:	619a      	str	r2, [r3, #24]
}
 8007a72:	bf00      	nop
 8007a74:	3770      	adds	r7, #112	@ 0x70
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}
 8007a7a:	bf00      	nop
 8007a7c:	44002400 	.word	0x44002400

08007a80 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b09c      	sub	sp, #112	@ 0x70
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007a8e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a98:	2b22      	cmp	r3, #34	@ 0x22
 8007a9a:	f040 80be 	bne.w	8007c1a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aa4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007aac:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007aae:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007ab2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007ab6:	4013      	ands	r3, r2
 8007ab8:	b29a      	uxth	r2, r3
 8007aba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007abc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ac2:	1c9a      	adds	r2, r3, #2
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	3b01      	subs	r3, #1
 8007ad2:	b29a      	uxth	r2, r3
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	f040 80a1 	bne.w	8007c2a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007af0:	e853 3f00 	ldrex	r3, [r3]
 8007af4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007af6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007af8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007afc:	667b      	str	r3, [r7, #100]	@ 0x64
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	461a      	mov	r2, r3
 8007b04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b06:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b08:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007b0c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007b0e:	e841 2300 	strex	r3, r2, [r1]
 8007b12:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007b14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d1e6      	bne.n	8007ae8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	3308      	adds	r3, #8
 8007b20:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b24:	e853 3f00 	ldrex	r3, [r3]
 8007b28:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2c:	f023 0301 	bic.w	r3, r3, #1
 8007b30:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	3308      	adds	r3, #8
 8007b38:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007b3a:	643a      	str	r2, [r7, #64]	@ 0x40
 8007b3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b3e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007b40:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b42:	e841 2300 	strex	r3, r2, [r1]
 8007b46:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d1e5      	bne.n	8007b1a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2220      	movs	r2, #32
 8007b52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a33      	ldr	r2, [pc, #204]	@ (8007c34 <UART_RxISR_16BIT+0x1b4>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d01f      	beq.n	8007bac <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d018      	beq.n	8007bac <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b80:	6a3b      	ldr	r3, [r7, #32]
 8007b82:	e853 3f00 	ldrex	r3, [r3]
 8007b86:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b88:	69fb      	ldr	r3, [r7, #28]
 8007b8a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007b8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	461a      	mov	r2, r3
 8007b96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b9a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ba0:	e841 2300 	strex	r3, r2, [r1]
 8007ba4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d1e6      	bne.n	8007b7a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d12e      	bne.n	8007c12 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	e853 3f00 	ldrex	r3, [r3]
 8007bc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	f023 0310 	bic.w	r3, r3, #16
 8007bce:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	461a      	mov	r2, r3
 8007bd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007bd8:	61bb      	str	r3, [r7, #24]
 8007bda:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bdc:	6979      	ldr	r1, [r7, #20]
 8007bde:	69ba      	ldr	r2, [r7, #24]
 8007be0:	e841 2300 	strex	r3, r2, [r1]
 8007be4:	613b      	str	r3, [r7, #16]
   return(result);
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d1e6      	bne.n	8007bba <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	69db      	ldr	r3, [r3, #28]
 8007bf2:	f003 0310 	and.w	r3, r3, #16
 8007bf6:	2b10      	cmp	r3, #16
 8007bf8:	d103      	bne.n	8007c02 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	2210      	movs	r2, #16
 8007c00:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007c08:	4619      	mov	r1, r3
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f7fe ff8c 	bl	8006b28 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007c10:	e00b      	b.n	8007c2a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f7f9 fa0c 	bl	8001030 <HAL_UART_RxCpltCallback>
}
 8007c18:	e007      	b.n	8007c2a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	699a      	ldr	r2, [r3, #24]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f042 0208 	orr.w	r2, r2, #8
 8007c28:	619a      	str	r2, [r3, #24]
}
 8007c2a:	bf00      	nop
 8007c2c:	3770      	adds	r7, #112	@ 0x70
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bd80      	pop	{r7, pc}
 8007c32:	bf00      	nop
 8007c34:	44002400 	.word	0x44002400

08007c38 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b0ac      	sub	sp, #176	@ 0xb0
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007c46:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	69db      	ldr	r3, [r3, #28]
 8007c50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	689b      	ldr	r3, [r3, #8]
 8007c64:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c6e:	2b22      	cmp	r3, #34	@ 0x22
 8007c70:	f040 8183 	bne.w	8007f7a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007c7a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007c7e:	e126      	b.n	8007ece <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c86:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007c8a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007c8e:	b2d9      	uxtb	r1, r3
 8007c90:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8007c94:	b2da      	uxtb	r2, r3
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c9a:	400a      	ands	r2, r1
 8007c9c:	b2d2      	uxtb	r2, r2
 8007c9e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ca4:	1c5a      	adds	r2, r3, #1
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007cb0:	b29b      	uxth	r3, r3
 8007cb2:	3b01      	subs	r3, #1
 8007cb4:	b29a      	uxth	r2, r3
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	69db      	ldr	r3, [r3, #28]
 8007cc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007cc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007cca:	f003 0307 	and.w	r3, r3, #7
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d053      	beq.n	8007d7a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007cd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007cd6:	f003 0301 	and.w	r3, r3, #1
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d011      	beq.n	8007d02 <UART_RxISR_8BIT_FIFOEN+0xca>
 8007cde:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007ce2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d00b      	beq.n	8007d02 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cf8:	f043 0201 	orr.w	r2, r3, #1
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d06:	f003 0302 	and.w	r3, r3, #2
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d011      	beq.n	8007d32 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007d0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007d12:	f003 0301 	and.w	r3, r3, #1
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d00b      	beq.n	8007d32 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	2202      	movs	r2, #2
 8007d20:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d28:	f043 0204 	orr.w	r2, r3, #4
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d36:	f003 0304 	and.w	r3, r3, #4
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d011      	beq.n	8007d62 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8007d3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007d42:	f003 0301 	and.w	r3, r3, #1
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d00b      	beq.n	8007d62 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	2204      	movs	r2, #4
 8007d50:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d58:	f043 0202 	orr.w	r2, r3, #2
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d006      	beq.n	8007d7a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f7fe fec7 	bl	8006b00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2200      	movs	r2, #0
 8007d76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d80:	b29b      	uxth	r3, r3
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	f040 80a3 	bne.w	8007ece <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d90:	e853 3f00 	ldrex	r3, [r3]
 8007d94:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8007d96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	461a      	mov	r2, r3
 8007da6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007daa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007dac:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dae:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8007db0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007db2:	e841 2300 	strex	r3, r2, [r1]
 8007db6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8007db8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d1e4      	bne.n	8007d88 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	3308      	adds	r3, #8
 8007dc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007dc8:	e853 3f00 	ldrex	r3, [r3]
 8007dcc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8007dce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007dd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007dd4:	f023 0301 	bic.w	r3, r3, #1
 8007dd8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	3308      	adds	r3, #8
 8007de2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007de6:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007de8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dea:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007dec:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007dee:	e841 2300 	strex	r3, r2, [r1]
 8007df2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007df4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d1e1      	bne.n	8007dbe <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2220      	movs	r2, #32
 8007dfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2200      	movs	r2, #0
 8007e06:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a60      	ldr	r2, [pc, #384]	@ (8007f94 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d021      	beq.n	8007e5c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d01a      	beq.n	8007e5c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e2e:	e853 3f00 	ldrex	r3, [r3]
 8007e32:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007e34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e36:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007e3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	461a      	mov	r2, r3
 8007e44:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007e48:	657b      	str	r3, [r7, #84]	@ 0x54
 8007e4a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e4c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007e4e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007e50:	e841 2300 	strex	r3, r2, [r1]
 8007e54:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007e56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d1e4      	bne.n	8007e26 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e60:	2b01      	cmp	r3, #1
 8007e62:	d130      	bne.n	8007ec6 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2200      	movs	r2, #0
 8007e68:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e72:	e853 3f00 	ldrex	r3, [r3]
 8007e76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7a:	f023 0310 	bic.w	r3, r3, #16
 8007e7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	461a      	mov	r2, r3
 8007e88:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007e8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e8e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e90:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007e92:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007e94:	e841 2300 	strex	r3, r2, [r1]
 8007e98:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d1e4      	bne.n	8007e6a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	69db      	ldr	r3, [r3, #28]
 8007ea6:	f003 0310 	and.w	r3, r3, #16
 8007eaa:	2b10      	cmp	r3, #16
 8007eac:	d103      	bne.n	8007eb6 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	2210      	movs	r2, #16
 8007eb4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007ebc:	4619      	mov	r1, r3
 8007ebe:	6878      	ldr	r0, [r7, #4]
 8007ec0:	f7fe fe32 	bl	8006b28 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007ec4:	e00e      	b.n	8007ee4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f7f9 f8b2 	bl	8001030 <HAL_UART_RxCpltCallback>
        break;
 8007ecc:	e00a      	b.n	8007ee4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007ece:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d006      	beq.n	8007ee4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8007ed6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007eda:	f003 0320 	and.w	r3, r3, #32
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	f47f aece 	bne.w	8007c80 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007eea:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007eee:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d049      	beq.n	8007f8a <UART_RxISR_8BIT_FIFOEN+0x352>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007efc:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d242      	bcs.n	8007f8a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	3308      	adds	r3, #8
 8007f0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f0c:	6a3b      	ldr	r3, [r7, #32]
 8007f0e:	e853 3f00 	ldrex	r3, [r3]
 8007f12:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f14:	69fb      	ldr	r3, [r7, #28]
 8007f16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	3308      	adds	r3, #8
 8007f24:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007f28:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f30:	e841 2300 	strex	r3, r2, [r1]
 8007f34:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d1e3      	bne.n	8007f04 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	4a16      	ldr	r2, [pc, #88]	@ (8007f98 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8007f40:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	e853 3f00 	ldrex	r3, [r3]
 8007f4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	f043 0320 	orr.w	r3, r3, #32
 8007f56:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	461a      	mov	r2, r3
 8007f60:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007f64:	61bb      	str	r3, [r7, #24]
 8007f66:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f68:	6979      	ldr	r1, [r7, #20]
 8007f6a:	69ba      	ldr	r2, [r7, #24]
 8007f6c:	e841 2300 	strex	r3, r2, [r1]
 8007f70:	613b      	str	r3, [r7, #16]
   return(result);
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d1e4      	bne.n	8007f42 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007f78:	e007      	b.n	8007f8a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	699a      	ldr	r2, [r3, #24]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f042 0208 	orr.w	r2, r2, #8
 8007f88:	619a      	str	r2, [r3, #24]
}
 8007f8a:	bf00      	nop
 8007f8c:	37b0      	adds	r7, #176	@ 0xb0
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}
 8007f92:	bf00      	nop
 8007f94:	44002400 	.word	0x44002400
 8007f98:	080078c9 	.word	0x080078c9

08007f9c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b0ae      	sub	sp, #184	@ 0xb8
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007faa:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	69db      	ldr	r3, [r3, #28]
 8007fb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	689b      	ldr	r3, [r3, #8]
 8007fc8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007fd2:	2b22      	cmp	r3, #34	@ 0x22
 8007fd4:	f040 8187 	bne.w	80082e6 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007fde:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007fe2:	e12a      	b.n	800823a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fea:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ff2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8007ff6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8007ffa:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8007ffe:	4013      	ands	r3, r2
 8008000:	b29a      	uxth	r2, r3
 8008002:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008006:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800800c:	1c9a      	adds	r2, r3, #2
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008018:	b29b      	uxth	r3, r3
 800801a:	3b01      	subs	r3, #1
 800801c:	b29a      	uxth	r2, r3
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	69db      	ldr	r3, [r3, #28]
 800802a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800802e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008032:	f003 0307 	and.w	r3, r3, #7
 8008036:	2b00      	cmp	r3, #0
 8008038:	d053      	beq.n	80080e2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800803a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800803e:	f003 0301 	and.w	r3, r3, #1
 8008042:	2b00      	cmp	r3, #0
 8008044:	d011      	beq.n	800806a <UART_RxISR_16BIT_FIFOEN+0xce>
 8008046:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800804a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800804e:	2b00      	cmp	r3, #0
 8008050:	d00b      	beq.n	800806a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	2201      	movs	r2, #1
 8008058:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008060:	f043 0201 	orr.w	r2, r3, #1
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800806a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800806e:	f003 0302 	and.w	r3, r3, #2
 8008072:	2b00      	cmp	r3, #0
 8008074:	d011      	beq.n	800809a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008076:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800807a:	f003 0301 	and.w	r3, r3, #1
 800807e:	2b00      	cmp	r3, #0
 8008080:	d00b      	beq.n	800809a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	2202      	movs	r2, #2
 8008088:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008090:	f043 0204 	orr.w	r2, r3, #4
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800809a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800809e:	f003 0304 	and.w	r3, r3, #4
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d011      	beq.n	80080ca <UART_RxISR_16BIT_FIFOEN+0x12e>
 80080a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80080aa:	f003 0301 	and.w	r3, r3, #1
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d00b      	beq.n	80080ca <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	2204      	movs	r2, #4
 80080b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080c0:	f043 0202 	orr.w	r2, r3, #2
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d006      	beq.n	80080e2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f7fe fd13 	bl	8006b00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2200      	movs	r2, #0
 80080de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80080e8:	b29b      	uxth	r3, r3
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	f040 80a5 	bne.w	800823a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80080f8:	e853 3f00 	ldrex	r3, [r3]
 80080fc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80080fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008100:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008104:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	461a      	mov	r2, r3
 800810e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008112:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008116:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008118:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800811a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800811e:	e841 2300 	strex	r3, r2, [r1]
 8008122:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008124:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008126:	2b00      	cmp	r3, #0
 8008128:	d1e2      	bne.n	80080f0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	3308      	adds	r3, #8
 8008130:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008132:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008134:	e853 3f00 	ldrex	r3, [r3]
 8008138:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800813a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800813c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008140:	f023 0301 	bic.w	r3, r3, #1
 8008144:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	3308      	adds	r3, #8
 800814e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008152:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008154:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008156:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008158:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800815a:	e841 2300 	strex	r3, r2, [r1]
 800815e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008160:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008162:	2b00      	cmp	r3, #0
 8008164:	d1e1      	bne.n	800812a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2220      	movs	r2, #32
 800816a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2200      	movs	r2, #0
 8008172:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2200      	movs	r2, #0
 8008178:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4a60      	ldr	r2, [pc, #384]	@ (8008300 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d021      	beq.n	80081c8 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800818e:	2b00      	cmp	r3, #0
 8008190:	d01a      	beq.n	80081c8 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008198:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800819a:	e853 3f00 	ldrex	r3, [r3]
 800819e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80081a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80081a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	461a      	mov	r2, r3
 80081b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80081b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80081b6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80081ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80081bc:	e841 2300 	strex	r3, r2, [r1]
 80081c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80081c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d1e4      	bne.n	8008192 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80081cc:	2b01      	cmp	r3, #1
 80081ce:	d130      	bne.n	8008232 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2200      	movs	r2, #0
 80081d4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081de:	e853 3f00 	ldrex	r3, [r3]
 80081e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80081e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081e6:	f023 0310 	bic.w	r3, r3, #16
 80081ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	461a      	mov	r2, r3
 80081f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80081f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80081fa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80081fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008200:	e841 2300 	strex	r3, r2, [r1]
 8008204:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008206:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008208:	2b00      	cmp	r3, #0
 800820a:	d1e4      	bne.n	80081d6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	69db      	ldr	r3, [r3, #28]
 8008212:	f003 0310 	and.w	r3, r3, #16
 8008216:	2b10      	cmp	r3, #16
 8008218:	d103      	bne.n	8008222 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	2210      	movs	r2, #16
 8008220:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008228:	4619      	mov	r1, r3
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f7fe fc7c 	bl	8006b28 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008230:	e00e      	b.n	8008250 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f7f8 fefc 	bl	8001030 <HAL_UART_RxCpltCallback>
        break;
 8008238:	e00a      	b.n	8008250 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800823a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800823e:	2b00      	cmp	r3, #0
 8008240:	d006      	beq.n	8008250 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8008242:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008246:	f003 0320 	and.w	r3, r3, #32
 800824a:	2b00      	cmp	r3, #0
 800824c:	f47f aeca 	bne.w	8007fe4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008256:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800825a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800825e:	2b00      	cmp	r3, #0
 8008260:	d049      	beq.n	80082f6 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008268:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800826c:	429a      	cmp	r2, r3
 800826e:	d242      	bcs.n	80082f6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	3308      	adds	r3, #8
 8008276:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800827a:	e853 3f00 	ldrex	r3, [r3]
 800827e:	623b      	str	r3, [r7, #32]
   return(result);
 8008280:	6a3b      	ldr	r3, [r7, #32]
 8008282:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008286:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	3308      	adds	r3, #8
 8008290:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008294:	633a      	str	r2, [r7, #48]	@ 0x30
 8008296:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008298:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800829a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800829c:	e841 2300 	strex	r3, r2, [r1]
 80082a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80082a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d1e3      	bne.n	8008270 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	4a16      	ldr	r2, [pc, #88]	@ (8008304 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80082ac:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	e853 3f00 	ldrex	r3, [r3]
 80082ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f043 0320 	orr.w	r3, r3, #32
 80082c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	461a      	mov	r2, r3
 80082cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80082d0:	61fb      	str	r3, [r7, #28]
 80082d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082d4:	69b9      	ldr	r1, [r7, #24]
 80082d6:	69fa      	ldr	r2, [r7, #28]
 80082d8:	e841 2300 	strex	r3, r2, [r1]
 80082dc:	617b      	str	r3, [r7, #20]
   return(result);
 80082de:	697b      	ldr	r3, [r7, #20]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d1e4      	bne.n	80082ae <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80082e4:	e007      	b.n	80082f6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	699a      	ldr	r2, [r3, #24]
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f042 0208 	orr.w	r2, r2, #8
 80082f4:	619a      	str	r2, [r3, #24]
}
 80082f6:	bf00      	nop
 80082f8:	37b8      	adds	r7, #184	@ 0xb8
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	44002400 	.word	0x44002400
 8008304:	08007a81 	.word	0x08007a81

08008308 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008308:	b480      	push	{r7}
 800830a:	b083      	sub	sp, #12
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008310:	bf00      	nop
 8008312:	370c      	adds	r7, #12
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr

0800831c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800831c:	b480      	push	{r7}
 800831e:	b083      	sub	sp, #12
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008324:	bf00      	nop
 8008326:	370c      	adds	r7, #12
 8008328:	46bd      	mov	sp, r7
 800832a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832e:	4770      	bx	lr

08008330 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008330:	b480      	push	{r7}
 8008332:	b083      	sub	sp, #12
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008338:	bf00      	nop
 800833a:	370c      	adds	r7, #12
 800833c:	46bd      	mov	sp, r7
 800833e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008342:	4770      	bx	lr

08008344 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008344:	b480      	push	{r7}
 8008346:	b085      	sub	sp, #20
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008352:	2b01      	cmp	r3, #1
 8008354:	d101      	bne.n	800835a <HAL_UARTEx_DisableFifoMode+0x16>
 8008356:	2302      	movs	r3, #2
 8008358:	e027      	b.n	80083aa <HAL_UARTEx_DisableFifoMode+0x66>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2201      	movs	r2, #1
 800835e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2224      	movs	r2, #36	@ 0x24
 8008366:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	681a      	ldr	r2, [r3, #0]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f022 0201 	bic.w	r2, r2, #1
 8008380:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008388:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	68fa      	ldr	r2, [r7, #12]
 8008396:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2220      	movs	r2, #32
 800839c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2200      	movs	r2, #0
 80083a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80083a8:	2300      	movs	r3, #0
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3714      	adds	r7, #20
 80083ae:	46bd      	mov	sp, r7
 80083b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b4:	4770      	bx	lr

080083b6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80083b6:	b580      	push	{r7, lr}
 80083b8:	b084      	sub	sp, #16
 80083ba:	af00      	add	r7, sp, #0
 80083bc:	6078      	str	r0, [r7, #4]
 80083be:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80083c6:	2b01      	cmp	r3, #1
 80083c8:	d101      	bne.n	80083ce <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80083ca:	2302      	movs	r3, #2
 80083cc:	e02d      	b.n	800842a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2201      	movs	r2, #1
 80083d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2224      	movs	r2, #36	@ 0x24
 80083da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	681a      	ldr	r2, [r3, #0]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f022 0201 	bic.w	r2, r2, #1
 80083f4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	689b      	ldr	r3, [r3, #8]
 80083fc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	683a      	ldr	r2, [r7, #0]
 8008406:	430a      	orrs	r2, r1
 8008408:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 f850 	bl	80084b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	68fa      	ldr	r2, [r7, #12]
 8008416:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2220      	movs	r2, #32
 800841c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2200      	movs	r2, #0
 8008424:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008428:	2300      	movs	r3, #0
}
 800842a:	4618      	mov	r0, r3
 800842c:	3710      	adds	r7, #16
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}

08008432 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008432:	b580      	push	{r7, lr}
 8008434:	b084      	sub	sp, #16
 8008436:	af00      	add	r7, sp, #0
 8008438:	6078      	str	r0, [r7, #4]
 800843a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008442:	2b01      	cmp	r3, #1
 8008444:	d101      	bne.n	800844a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008446:	2302      	movs	r3, #2
 8008448:	e02d      	b.n	80084a6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2201      	movs	r2, #1
 800844e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2224      	movs	r2, #36	@ 0x24
 8008456:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	681a      	ldr	r2, [r3, #0]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f022 0201 	bic.w	r2, r2, #1
 8008470:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	689b      	ldr	r3, [r3, #8]
 8008478:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	683a      	ldr	r2, [r7, #0]
 8008482:	430a      	orrs	r2, r1
 8008484:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f000 f812 	bl	80084b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	68fa      	ldr	r2, [r7, #12]
 8008492:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2220      	movs	r2, #32
 8008498:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2200      	movs	r2, #0
 80084a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80084a4:	2300      	movs	r3, #0
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	3710      	adds	r7, #16
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bd80      	pop	{r7, pc}
	...

080084b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b085      	sub	sp, #20
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d108      	bne.n	80084d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2201      	movs	r2, #1
 80084cc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80084d0:	e031      	b.n	8008536 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80084d2:	2308      	movs	r3, #8
 80084d4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80084d6:	2308      	movs	r3, #8
 80084d8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	689b      	ldr	r3, [r3, #8]
 80084e0:	0e5b      	lsrs	r3, r3, #25
 80084e2:	b2db      	uxtb	r3, r3
 80084e4:	f003 0307 	and.w	r3, r3, #7
 80084e8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	0f5b      	lsrs	r3, r3, #29
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	f003 0307 	and.w	r3, r3, #7
 80084f8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80084fa:	7bbb      	ldrb	r3, [r7, #14]
 80084fc:	7b3a      	ldrb	r2, [r7, #12]
 80084fe:	4911      	ldr	r1, [pc, #68]	@ (8008544 <UARTEx_SetNbDataToProcess+0x94>)
 8008500:	5c8a      	ldrb	r2, [r1, r2]
 8008502:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008506:	7b3a      	ldrb	r2, [r7, #12]
 8008508:	490f      	ldr	r1, [pc, #60]	@ (8008548 <UARTEx_SetNbDataToProcess+0x98>)
 800850a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800850c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008510:	b29a      	uxth	r2, r3
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008518:	7bfb      	ldrb	r3, [r7, #15]
 800851a:	7b7a      	ldrb	r2, [r7, #13]
 800851c:	4909      	ldr	r1, [pc, #36]	@ (8008544 <UARTEx_SetNbDataToProcess+0x94>)
 800851e:	5c8a      	ldrb	r2, [r1, r2]
 8008520:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008524:	7b7a      	ldrb	r2, [r7, #13]
 8008526:	4908      	ldr	r1, [pc, #32]	@ (8008548 <UARTEx_SetNbDataToProcess+0x98>)
 8008528:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800852a:	fb93 f3f2 	sdiv	r3, r3, r2
 800852e:	b29a      	uxth	r2, r3
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008536:	bf00      	nop
 8008538:	3714      	adds	r7, #20
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr
 8008542:	bf00      	nop
 8008544:	080085ec 	.word	0x080085ec
 8008548:	080085f4 	.word	0x080085f4

0800854c <memset>:
 800854c:	4402      	add	r2, r0
 800854e:	4603      	mov	r3, r0
 8008550:	4293      	cmp	r3, r2
 8008552:	d100      	bne.n	8008556 <memset+0xa>
 8008554:	4770      	bx	lr
 8008556:	f803 1b01 	strb.w	r1, [r3], #1
 800855a:	e7f9      	b.n	8008550 <memset+0x4>

0800855c <__libc_init_array>:
 800855c:	b570      	push	{r4, r5, r6, lr}
 800855e:	4d0d      	ldr	r5, [pc, #52]	@ (8008594 <__libc_init_array+0x38>)
 8008560:	2600      	movs	r6, #0
 8008562:	4c0d      	ldr	r4, [pc, #52]	@ (8008598 <__libc_init_array+0x3c>)
 8008564:	1b64      	subs	r4, r4, r5
 8008566:	10a4      	asrs	r4, r4, #2
 8008568:	42a6      	cmp	r6, r4
 800856a:	d109      	bne.n	8008580 <__libc_init_array+0x24>
 800856c:	4d0b      	ldr	r5, [pc, #44]	@ (800859c <__libc_init_array+0x40>)
 800856e:	2600      	movs	r6, #0
 8008570:	4c0b      	ldr	r4, [pc, #44]	@ (80085a0 <__libc_init_array+0x44>)
 8008572:	f000 f817 	bl	80085a4 <_init>
 8008576:	1b64      	subs	r4, r4, r5
 8008578:	10a4      	asrs	r4, r4, #2
 800857a:	42a6      	cmp	r6, r4
 800857c:	d105      	bne.n	800858a <__libc_init_array+0x2e>
 800857e:	bd70      	pop	{r4, r5, r6, pc}
 8008580:	f855 3b04 	ldr.w	r3, [r5], #4
 8008584:	3601      	adds	r6, #1
 8008586:	4798      	blx	r3
 8008588:	e7ee      	b.n	8008568 <__libc_init_array+0xc>
 800858a:	f855 3b04 	ldr.w	r3, [r5], #4
 800858e:	3601      	adds	r6, #1
 8008590:	4798      	blx	r3
 8008592:	e7f2      	b.n	800857a <__libc_init_array+0x1e>
 8008594:	08008604 	.word	0x08008604
 8008598:	08008604 	.word	0x08008604
 800859c:	08008604 	.word	0x08008604
 80085a0:	08008608 	.word	0x08008608

080085a4 <_init>:
 80085a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085a6:	bf00      	nop
 80085a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085aa:	bc08      	pop	{r3}
 80085ac:	469e      	mov	lr, r3
 80085ae:	4770      	bx	lr

080085b0 <_fini>:
 80085b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085b2:	bf00      	nop
 80085b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085b6:	bc08      	pop	{r3}
 80085b8:	469e      	mov	lr, r3
 80085ba:	4770      	bx	lr
