##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_4
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for SAKURA_SPIM_IntClock
		4.6::Critical Path Report for UART_DEBUG_IntClock
		4.7::Critical Path Report for UART_GPS_IntClock
		4.8::Critical Path Report for UART_VMON_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_4:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_VMON_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_DEBUG_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_GPS_IntClock:R)
		5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.6::Critical Path Report for (Clock_4:R vs. Clock_4:R)
		5.7::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.8::Critical Path Report for (UART_VMON_IntClock:R vs. UART_VMON_IntClock:R)
		5.9::Critical Path Report for (UART_DEBUG_IntClock:R vs. UART_DEBUG_IntClock:R)
		5.10::Critical Path Report for (SAKURA_SPIM_IntClock:R vs. SAKURA_SPIM_IntClock:R)
		5.11::Critical Path Report for (UART_GPS_IntClock:R vs. UART_GPS_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: Clock_1               | Frequency: 52.89 MHz  | Target: 0.20 MHz   | 
Clock: Clock_2               | Frequency: 48.79 MHz  | Target: 24.00 MHz  | 
Clock: Clock_3               | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_3(routed)       | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_4               | Frequency: 41.86 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK             | Frequency: 48.81 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyMASTER_CLK          | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 48.00 MHz  | 
Clock: SAKURA_SPIM_IntClock  | Frequency: 54.74 MHz  | Target: 0.60 MHz   | 
Clock: UART_DEBUG_IntClock   | Frequency: 56.96 MHz  | Target: 0.92 MHz   | 
Clock: UART_GPS_IntClock     | Frequency: 47.40 MHz  | Target: 0.08 MHz   | 
Clock: UART_VMON_IntClock    | Frequency: 47.70 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1               Clock_1               5e+006           4981093     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2               Clock_2               41666.7          21169       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4               Clock_4               1e+006           976108      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Clock_4               20833.3          347         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_DEBUG_IntClock   20833.3          7554        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_GPS_IntClock     20833.3          7793        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_VMON_IntClock    20833.3          7463        N/A              N/A         N/A              N/A         N/A              N/A         
SAKURA_SPIM_IntClock  SAKURA_SPIM_IntClock  1.66667e+006     1648400     N/A              N/A         N/A              N/A         N/A              N/A         
UART_DEBUG_IntClock   UART_DEBUG_IntClock   1.08333e+006     1065778     N/A              N/A         N/A              N/A         N/A              N/A         
UART_GPS_IntClock     UART_GPS_IntClock     1.30208e+007     12999736    N/A              N/A         N/A              N/A         N/A              N/A         
UART_VMON_IntClock    UART_VMON_IntClock    1.08333e+006     1062368     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase        
----------------------  ------------  ----------------------  
SAKURA_SPI_MISO(0)_PAD  18933         SAKURA_SPIM_IntClock:R  
SD_MISO(0)_PAD          16837         Clock_2:R               
SPI_MISO(0)_PAD         20033         Clock_1:R               


                       3.2::Clock to Out
                       -----------------

Port Name               Clock to Out  Clock Name:Phase        
----------------------  ------------  ----------------------  
DBG_Tx(0)_PAD           33181         UART_DEBUG_IntClock:R   
GPS_Tx(0)_PAD           30645         UART_GPS_IntClock:R     
SAKURA_SPI_MOSI(0)_PAD  38514         SAKURA_SPIM_IntClock:R  
SAKURA_SPI_SCLK(0)_PAD  37233         SAKURA_SPIM_IntClock:R  
SD_MOSI(0)_PAD          34431         Clock_2:R               
SD_SCLK(0)_PAD          24089         Clock_2:R               
SPI_MOSI(0)_PAD         23710         Clock_1:R               
SPI_SCLK(0)_PAD         24137         Clock_1:R               
VMON_Tx(0)_PAD          50721         UART_VMON_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 52.89 MHz | Target: 0.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_4
Path End       : \PERI_SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \PERI_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 4981093p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18407
-------------------------------------   ----- 
End-of-path arrival time (ps)           18407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_4   count7cell     1940   1940  4981093  RISE       1
\PERI_SPIM:BSPIM:load_rx_data\/main_0  macrocell26    4596   6536  4981093  RISE       1
\PERI_SPIM:BSPIM:load_rx_data\/q       macrocell26    3350   9886  4981093  RISE       1
\PERI_SPIM:BSPIM:TxStsReg\/status_3    statusicell7   8521  18407  4981093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:TxStsReg\/clock                           statusicell7        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 48.79 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SD_SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SD_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 21169p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17648
-------------------------------------   ----- 
End-of-path arrival time (ps)           17648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_3   count7cell       1940   1940  21169  RISE       1
\SD_SPIM:BSPIM:load_rx_data\/main_1  macrocell30      5755   7695  21169  RISE       1
\SD_SPIM:BSPIM:load_rx_data\/q       macrocell30      3350  11045  21169  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell11   6603  17648  21169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 41.86 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_957/q
Path End       : \Timer2:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Timer2:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976108p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19662
-------------------------------------   ----- 
End-of-path arrival time (ps)           19662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_957/q                                        macrocell128     1250   1250  976108  RISE       1
\Timer2:CounterUDB:count_enable\/main_1          macrocell46      6283   7533  976108  RISE       1
\Timer2:CounterUDB:count_enable\/q               macrocell46      3350  10883  976108  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell15   3649  14532  976108  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell15   5130  19662  976108  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/ci         datapathcell16      0  19662  976108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/clock                datapathcell16      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 48.81 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Timer1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 347p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -4230
-----------------------------------------------   ----- 
End-of-path required time (ps)                    16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16256
-------------------------------------   ----- 
End-of-path arrival time (ps)           16256
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer1_Reset:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer1_Reset:Sync:ctrl_reg\/control_0           controlcell4     2050   2050    347  RISE       1
\Timer1:CounterUDB:reload\/main_0                macrocell39      2811   4861    347  RISE       1
\Timer1:CounterUDB:reload\/q                     macrocell39      3350   8211    347  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell13   2915  11126    347  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell13   5130  16256    347  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell14      0  16256    347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/clock                datapathcell14      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SAKURA_SPIM_IntClock
**************************************************
Clock: SAKURA_SPIM_IntClock
Frequency: 54.74 MHz | Target: 0.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SAKURA_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 1648400p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17767
-------------------------------------   ----- 
End-of-path arrival time (ps)           17767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q           macrocell116    1250   1250  1648400  RISE       1
\SAKURA_SPIM:BSPIM:tx_status_0\/main_0  macrocell36     8623   9873  1648400  RISE       1
\SAKURA_SPIM:BSPIM:tx_status_0\/q       macrocell36     3350  13223  1648400  RISE       1
\SAKURA_SPIM:BSPIM:TxStsReg\/status_0   statusicell11   4544  17767  1648400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:TxStsReg\/clock                         statusicell11       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_DEBUG_IntClock
*************************************************
Clock: UART_DEBUG_IntClock
Frequency: 56.96 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065778p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11365
-------------------------------------   ----- 
End-of-path arrival time (ps)           11365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_1\/q                      macrocell50     1250   1250  1065778  RISE       1
\UART_DEBUG:BUART:counter_load_not\/main_0           macrocell3      4463   5713  1065778  RISE       1
\UART_DEBUG:BUART:counter_load_not\/q                macrocell3      3350   9063  1065778  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  11365  1065778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for UART_GPS_IntClock
***********************************************
Clock: UART_GPS_IntClock
Frequency: 47.40 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_GPS:BUART:sRX:RxBitCounter\/clock
Path slack     : 12999736p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13015473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15737
-------------------------------------   ----- 
End-of-path arrival time (ps)           15737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q     macrocell70   1250   1250  12999736  RISE       1
\UART_GPS:BUART:rx_counter_load\/main_0  macrocell14   8879  10129  12999736  RISE       1
\UART_GPS:BUART:rx_counter_load\/q       macrocell14   3350  13479  12999736  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/load   count7cell    2258  15737  12999736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.8::Critical Path Report for UART_VMON_IntClock
************************************************
Clock: UART_VMON_IntClock
Frequency: 47.70 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_VMON:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062368p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -5360
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15605
-------------------------------------   ----- 
End-of-path arrival time (ps)           15605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q     macrocell86   1250   1250  1062368  RISE       1
\UART_VMON:BUART:rx_counter_load\/main_0  macrocell22   8687   9937  1062368  RISE       1
\UART_VMON:BUART:rx_counter_load\/q       macrocell22   3350  13287  1062368  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/load   count7cell    2318  15605  1062368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_4:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Timer1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 347p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -4230
-----------------------------------------------   ----- 
End-of-path required time (ps)                    16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16256
-------------------------------------   ----- 
End-of-path arrival time (ps)           16256
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer1_Reset:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer1_Reset:Sync:ctrl_reg\/control_0           controlcell4     2050   2050    347  RISE       1
\Timer1:CounterUDB:reload\/main_0                macrocell39      2811   4861    347  RISE       1
\Timer1:CounterUDB:reload\/q                     macrocell39      3350   8211    347  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell13   2915  11126    347  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell13   5130  16256    347  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell14      0  16256    347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/clock                datapathcell14      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_VMON_IntClock:R)
********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VMON_Rx(0)_SYNC/out
Path End       : \UART_VMON:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_VMON:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7463p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_VMON_IntClock:R#2)   20833
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VMON_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
VMON_Rx(0)_SYNC/out                          synccell        1020   1020   7463  RISE       1
\UART_VMON:BUART:rx_postpoll\/main_2         macrocell23     2645   3665   7463  RISE       1
\UART_VMON:BUART:rx_postpoll\/q              macrocell23     3350   7015   7463  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2886   9900   7463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_DEBUG_IntClock:R)
*********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DBG_Rx(0)_SYNC/out
Path End       : \UART_DEBUG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_DEBUG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7554p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DEBUG_IntClock:R#2)   20833
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9809
-------------------------------------   ---- 
End-of-path arrival time (ps)           9809
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DBG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
DBG_Rx(0)_SYNC/out                            synccell        1020   1020   7554  RISE       1
\UART_DEBUG:BUART:rx_postpoll\/main_2         macrocell7      3122   4142   7554  RISE       1
\UART_DEBUG:BUART:rx_postpoll\/q              macrocell7      3350   7492   7554  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2317   9809   7554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_GPS_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)_SYNC/out
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7793p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_GPS_IntClock:R#2)   20833
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9570
-------------------------------------   ---- 
End-of-path arrival time (ps)           9570
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
GPS_Rx(0)_SYNC/out                          synccell        1020   1020   7793  RISE       1
\UART_GPS:BUART:rx_postpoll\/main_2         macrocell15     2899   3919   7793  RISE       1
\UART_GPS:BUART:rx_postpoll\/q              macrocell15     3350   7269   7793  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2302   9570   7793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SD_SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SD_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 21169p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17648
-------------------------------------   ----- 
End-of-path arrival time (ps)           17648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_3   count7cell       1940   1940  21169  RISE       1
\SD_SPIM:BSPIM:load_rx_data\/main_1  macrocell30      5755   7695  21169  RISE       1
\SD_SPIM:BSPIM:load_rx_data\/q       macrocell30      3350  11045  21169  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell11   6603  17648  21169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1


5.6::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_957/q
Path End       : \Timer2:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Timer2:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976108p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19662
-------------------------------------   ----- 
End-of-path arrival time (ps)           19662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_957/q                                        macrocell128     1250   1250  976108  RISE       1
\Timer2:CounterUDB:count_enable\/main_1          macrocell46      6283   7533  976108  RISE       1
\Timer2:CounterUDB:count_enable\/q               macrocell46      3350  10883  976108  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell15   3649  14532  976108  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell15   5130  19662  976108  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/ci         datapathcell16      0  19662  976108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/clock                datapathcell16      0      0  RISE       1


5.7::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_4
Path End       : \PERI_SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \PERI_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 4981093p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18407
-------------------------------------   ----- 
End-of-path arrival time (ps)           18407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_4   count7cell     1940   1940  4981093  RISE       1
\PERI_SPIM:BSPIM:load_rx_data\/main_0  macrocell26    4596   6536  4981093  RISE       1
\PERI_SPIM:BSPIM:load_rx_data\/q       macrocell26    3350   9886  4981093  RISE       1
\PERI_SPIM:BSPIM:TxStsReg\/status_3    statusicell7   8521  18407  4981093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:TxStsReg\/clock                           statusicell7        0      0  RISE       1


5.8::Critical Path Report for (UART_VMON_IntClock:R vs. UART_VMON_IntClock:R)
*****************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_VMON:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062368p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -5360
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15605
-------------------------------------   ----- 
End-of-path arrival time (ps)           15605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q     macrocell86   1250   1250  1062368  RISE       1
\UART_VMON:BUART:rx_counter_load\/main_0  macrocell22   8687   9937  1062368  RISE       1
\UART_VMON:BUART:rx_counter_load\/q       macrocell22   3350  13287  1062368  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/load   count7cell    2318  15605  1062368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1


5.9::Critical Path Report for (UART_DEBUG_IntClock:R vs. UART_DEBUG_IntClock:R)
*******************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065778p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11365
-------------------------------------   ----- 
End-of-path arrival time (ps)           11365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_1\/q                      macrocell50     1250   1250  1065778  RISE       1
\UART_DEBUG:BUART:counter_load_not\/main_0           macrocell3      4463   5713  1065778  RISE       1
\UART_DEBUG:BUART:counter_load_not\/q                macrocell3      3350   9063  1065778  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  11365  1065778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


5.10::Critical Path Report for (SAKURA_SPIM_IntClock:R vs. SAKURA_SPIM_IntClock:R)
**********************************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SAKURA_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 1648400p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17767
-------------------------------------   ----- 
End-of-path arrival time (ps)           17767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q           macrocell116    1250   1250  1648400  RISE       1
\SAKURA_SPIM:BSPIM:tx_status_0\/main_0  macrocell36     8623   9873  1648400  RISE       1
\SAKURA_SPIM:BSPIM:tx_status_0\/q       macrocell36     3350  13223  1648400  RISE       1
\SAKURA_SPIM:BSPIM:TxStsReg\/status_0   statusicell11   4544  17767  1648400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:TxStsReg\/clock                         statusicell11       0      0  RISE       1


5.11::Critical Path Report for (UART_GPS_IntClock:R vs. UART_GPS_IntClock:R)
****************************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_GPS:BUART:sRX:RxBitCounter\/clock
Path slack     : 12999736p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13015473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15737
-------------------------------------   ----- 
End-of-path arrival time (ps)           15737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q     macrocell70   1250   1250  12999736  RISE       1
\UART_GPS:BUART:rx_counter_load\/main_0  macrocell14   8879  10129  12999736  RISE       1
\UART_GPS:BUART:rx_counter_load\/q       macrocell14   3350  13479  12999736  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/load   count7cell    2258  15737  12999736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Timer1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 347p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -4230
-----------------------------------------------   ----- 
End-of-path required time (ps)                    16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16256
-------------------------------------   ----- 
End-of-path arrival time (ps)           16256
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer1_Reset:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer1_Reset:Sync:ctrl_reg\/control_0           controlcell4     2050   2050    347  RISE       1
\Timer1:CounterUDB:reload\/main_0                macrocell39      2811   4861    347  RISE       1
\Timer1:CounterUDB:reload\/q                     macrocell39      3350   8211    347  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell13   2915  11126    347  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell13   5130  16256    347  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell14      0  16256    347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/clock                datapathcell14      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer2:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Timer2:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 349p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -4230
-----------------------------------------------   ----- 
End-of-path required time (ps)                    16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16254
-------------------------------------   ----- 
End-of-path arrival time (ps)           16254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2_Reset:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer2_Reset:Sync:ctrl_reg\/control_0           controlcell3     2050   2050    349  RISE       1
\Timer2:CounterUDB:reload\/main_0                macrocell43      2811   4861    349  RISE       1
\Timer2:CounterUDB:reload\/q                     macrocell43      3350   8211    349  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell15   2913  11124    349  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell15   5130  16254    349  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/ci         datapathcell16      0  16254    349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/clock                datapathcell16      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer1:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Timer1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 2731p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -6060
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14773

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12043
-------------------------------------   ----- 
End-of-path arrival time (ps)           12043
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer1_Reset:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer1_Reset:Sync:ctrl_reg\/control_0           controlcell4     2050   2050    347  RISE       1
\Timer1:CounterUDB:reload\/main_0                macrocell39      2811   4861    347  RISE       1
\Timer1:CounterUDB:reload\/q                     macrocell39      3350   8211    347  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell14   3832  12043   2731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/clock                datapathcell14      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer2:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Timer2:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 2732p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -6060
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14773

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12041
-------------------------------------   ----- 
End-of-path arrival time (ps)           12041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2_Reset:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer2_Reset:Sync:ctrl_reg\/control_0           controlcell3     2050   2050    349  RISE       1
\Timer2:CounterUDB:reload\/main_0                macrocell43      2811   4861    349  RISE       1
\Timer2:CounterUDB:reload\/q                     macrocell43      3350   8211    349  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell16   3830  12041   2732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/clock                datapathcell16      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer1:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Timer1:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 3647p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -6060
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14773

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11126
-------------------------------------   ----- 
End-of-path arrival time (ps)           11126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer1_Reset:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer1_Reset:Sync:ctrl_reg\/control_0           controlcell4     2050   2050    347  RISE       1
\Timer1:CounterUDB:reload\/main_0                macrocell39      2811   4861    347  RISE       1
\Timer1:CounterUDB:reload\/q                     macrocell39      3350   8211    347  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell13   2915  11126   3647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer2:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Timer2:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 3649p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -6060
-----------------------------------------------   ----- 
End-of-path required time (ps)                    14773

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11124
-------------------------------------   ----- 
End-of-path arrival time (ps)           11124
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2_Reset:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer2_Reset:Sync:ctrl_reg\/control_0           controlcell3     2050   2050    349  RISE       1
\Timer2:CounterUDB:reload\/main_0                macrocell43      2811   4861    349  RISE       1
\Timer2:CounterUDB:reload\/q                     macrocell43      3350   8211    349  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell15   2913  11124   3649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/clock                datapathcell15      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VMON_Rx(0)_SYNC/out
Path End       : \UART_VMON:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_VMON:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7463p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_VMON_IntClock:R#2)   20833
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VMON_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
VMON_Rx(0)_SYNC/out                          synccell        1020   1020   7463  RISE       1
\UART_VMON:BUART:rx_postpoll\/main_2         macrocell23     2645   3665   7463  RISE       1
\UART_VMON:BUART:rx_postpoll\/q              macrocell23     3350   7015   7463  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2886   9900   7463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DBG_Rx(0)_SYNC/out
Path End       : \UART_DEBUG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_DEBUG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7554p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DEBUG_IntClock:R#2)   20833
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9809
-------------------------------------   ---- 
End-of-path arrival time (ps)           9809
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DBG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
DBG_Rx(0)_SYNC/out                            synccell        1020   1020   7554  RISE       1
\UART_DEBUG:BUART:rx_postpoll\/main_2         macrocell7      3122   4142   7554  RISE       1
\UART_DEBUG:BUART:rx_postpoll\/q              macrocell7      3350   7492   7554  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2317   9809   7554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)_SYNC/out
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7793p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_GPS_IntClock:R#2)   20833
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9570
-------------------------------------   ---- 
End-of-path arrival time (ps)           9570
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
GPS_Rx(0)_SYNC/out                          synccell        1020   1020   7793  RISE       1
\UART_GPS:BUART:rx_postpoll\/main_2         macrocell15     2899   3919   7793  RISE       1
\UART_GPS:BUART:rx_postpoll\/q              macrocell15     3350   7269   7793  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2302   9570   7793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DBG_Rx(0)_SYNC/out
Path End       : \UART_DEBUG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_DEBUG:BUART:rx_status_3\/clock_0
Path slack     : 12312p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DEBUG_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DBG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
DBG_Rx(0)_SYNC/out                     synccell      1020   1020   7554  RISE       1
\UART_DEBUG:BUART:rx_status_3\/main_7  macrocell63   3992   5012  12312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DBG_Rx(0)_SYNC/out
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 12453p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DEBUG_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DBG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
DBG_Rx(0)_SYNC/out                     synccell      1020   1020   7554  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_10  macrocell55   3850   4870  12453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DBG_Rx(0)_SYNC/out
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 12453p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DEBUG_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DBG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
DBG_Rx(0)_SYNC/out                    synccell      1020   1020   7554  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_9  macrocell58   3850   4870  12453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer2:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Timer2:CounterUDB:disable_run_i\/clock_0
Path slack     : 12462p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2_Reset:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer2_Reset:Sync:ctrl_reg\/control_0    controlcell3   2050   2050    349  RISE       1
\Timer2:CounterUDB:disable_run_i\/main_0  macrocell129   2811   4861  12462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:disable_run_i\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer1:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Timer1:CounterUDB:disable_run_i\/clock_0
Path slack     : 12462p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer1_Reset:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer1_Reset:Sync:ctrl_reg\/control_0    controlcell4   2050   2050    347  RISE       1
\Timer1:CounterUDB:disable_run_i\/main_0  macrocell124   2811   4861  12462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:disable_run_i\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)_SYNC/out
Path End       : \UART_GPS:BUART:rx_last\/main_0
Capture Clock  : \UART_GPS:BUART:rx_last\/clock_0
Path slack     : 12497p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_GPS_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
GPS_Rx(0)_SYNC/out               synccell      1020   1020   7793  RISE       1
\UART_GPS:BUART:rx_last\/main_0  macrocell80   3807   4827  12497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_last\/clock_0                           macrocell80         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VMON_Rx(0)_SYNC/out
Path End       : \UART_VMON:BUART:rx_state_2\/main_9
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 12792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_VMON_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VMON_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
VMON_Rx(0)_SYNC/out                  synccell      1020   1020   7463  RISE       1
\UART_VMON:BUART:rx_state_2\/main_9  macrocell90   3512   4532  12792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DBG_Rx(0)_SYNC/out
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13197p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DEBUG_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DBG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
DBG_Rx(0)_SYNC/out  synccell      1020   1020   7554  RISE       1
MODIN1_1/main_4     macrocell61   3106   4126  13197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DBG_Rx(0)_SYNC/out
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13197p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DEBUG_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DBG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
DBG_Rx(0)_SYNC/out  synccell      1020   1020   7554  RISE       1
MODIN1_0/main_3     macrocell62   3106   4126  13197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DBG_Rx(0)_SYNC/out
Path End       : \UART_DEBUG:BUART:rx_last\/main_0
Capture Clock  : \UART_DEBUG:BUART:rx_last\/clock_0
Path slack     : 13197p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DEBUG_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DBG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DBG_Rx(0)_SYNC/out                 synccell      1020   1020   7554  RISE       1
\UART_DEBUG:BUART:rx_last\/main_0  macrocell64   3106   4126  13197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_last\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)_SYNC/out
Path End       : \UART_GPS:BUART:rx_state_0\/main_10
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13222p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_GPS_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
GPS_Rx(0)_SYNC/out                   synccell      1020   1020   7793  RISE       1
\UART_GPS:BUART:rx_state_0\/main_10  macrocell71   3081   4101  13222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)_SYNC/out
Path End       : \UART_GPS:BUART:rx_state_2\/main_9
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13222p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_GPS_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
GPS_Rx(0)_SYNC/out                  synccell      1020   1020   7793  RISE       1
\UART_GPS:BUART:rx_state_2\/main_9  macrocell74   3081   4101  13222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)_SYNC/out
Path End       : \UART_GPS:BUART:rx_status_3\/main_7
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 13230p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_GPS_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
GPS_Rx(0)_SYNC/out                   synccell      1020   1020   7793  RISE       1
\UART_GPS:BUART:rx_status_3\/main_7  macrocell79   3073   4093  13230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)_SYNC/out
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13405p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_GPS_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3919
-------------------------------------   ---- 
End-of-path arrival time (ps)           3919
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
GPS_Rx(0)_SYNC/out  synccell      1020   1020   7793  RISE       1
MODIN5_1/main_4     macrocell77   2899   3919  13405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : GPS_Rx(0)_SYNC/out
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13405p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_GPS_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3919
-------------------------------------   ---- 
End-of-path arrival time (ps)           3919
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
GPS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
GPS_Rx(0)_SYNC/out  synccell      1020   1020   7793  RISE       1
MODIN5_0/main_3     macrocell78   2899   3919  13405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VMON_Rx(0)_SYNC/out
Path End       : \UART_VMON:BUART:pollcount_1\/main_4
Capture Clock  : \UART_VMON:BUART:pollcount_1\/clock_0
Path slack     : 13659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_VMON_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VMON_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
VMON_Rx(0)_SYNC/out                   synccell      1020   1020   7463  RISE       1
\UART_VMON:BUART:pollcount_1\/main_4  macrocell93   2645   3665  13659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_1\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VMON_Rx(0)_SYNC/out
Path End       : \UART_VMON:BUART:pollcount_0\/main_3
Capture Clock  : \UART_VMON:BUART:pollcount_0\/clock_0
Path slack     : 13659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_VMON_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VMON_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
VMON_Rx(0)_SYNC/out                   synccell      1020   1020   7463  RISE       1
\UART_VMON:BUART:pollcount_0\/main_3  macrocell94   2645   3665  13659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_0\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VMON_Rx(0)_SYNC/out
Path End       : \UART_VMON:BUART:rx_state_0\/main_10
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 13667p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_VMON_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3656
-------------------------------------   ---- 
End-of-path arrival time (ps)           3656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VMON_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
VMON_Rx(0)_SYNC/out                   synccell      1020   1020   7463  RISE       1
\UART_VMON:BUART:rx_state_0\/main_10  macrocell87   2636   3656  13667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VMON_Rx(0)_SYNC/out
Path End       : \UART_VMON:BUART:rx_status_3\/main_7
Capture Clock  : \UART_VMON:BUART:rx_status_3\/clock_0
Path slack     : 13667p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_VMON_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3656
-------------------------------------   ---- 
End-of-path arrival time (ps)           3656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VMON_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
VMON_Rx(0)_SYNC/out                   synccell      1020   1020   7463  RISE       1
\UART_VMON:BUART:rx_status_3\/main_7  macrocell95   2636   3656  13667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VMON_Rx(0)_SYNC/out
Path End       : \UART_VMON:BUART:rx_last\/main_0
Capture Clock  : \UART_VMON:BUART:rx_last\/clock_0
Path slack     : 13667p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_VMON_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3656
-------------------------------------   ---- 
End-of-path arrival time (ps)           3656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VMON_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
VMON_Rx(0)_SYNC/out               synccell      1020   1020   7463  RISE       1
\UART_VMON:BUART:rx_last\/main_0  macrocell96   2636   3656  13667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_last\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer2:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Timer2:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 15996p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Recovery time                                       0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2_Reset:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2_Reset:Sync:ctrl_reg\/control_0    controlcell3    2050   2050    349  RISE       1
\Timer2:CounterUDB:sSTSReg:stsreg\/reset  statusicell14   2787   4837  15996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sSTSReg:stsreg\/clock                   statusicell14       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1_Reset:Sync:ctrl_reg\/control_0
Path End       : \Timer1:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Timer1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 15997p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#48 vs. Clock_4:R#2)   20833
- Recovery time                                       0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer1_Reset:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer1_Reset:Sync:ctrl_reg\/control_0    controlcell4    2050   2050    347  RISE       1
\Timer1:CounterUDB:sSTSReg:stsreg\/reset  statusicell13   2786   4836  15997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sSTSReg:stsreg\/clock                   statusicell13       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SD_SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SD_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 21169p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17648
-------------------------------------   ----- 
End-of-path arrival time (ps)           17648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_3   count7cell       1940   1940  21169  RISE       1
\SD_SPIM:BSPIM:load_rx_data\/main_1  macrocell30      5755   7695  21169  RISE       1
\SD_SPIM:BSPIM:load_rx_data\/q       macrocell30      3350  11045  21169  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell11   6603  17648  21169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_SPIM:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SD_SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 21621p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16535
-------------------------------------   ----- 
End-of-path arrival time (ps)           16535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb          datapathcell11   5360   5360  21621  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg_split\/main_3  macrocell132     5518  10878  21621  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg_split\/q       macrocell132     3350  14228  21621  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg\/main_0        macrocell109     2308  16535  21621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg\/clock_0                       macrocell109        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_SPIM:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SD_SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22196p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15961
-------------------------------------   ----- 
End-of-path arrival time (ps)           15961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb            datapathcell11   5360   5360  21621  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell1       4949  10309  22196  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg_split_1\/q       macrocell1       3350  13659  22196  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg\/main_1          macrocell109     2302  15961  22196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_pre_reg\/clock_0                       macrocell109        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SD_SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SD_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 24543p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16623
-------------------------------------   ----- 
End-of-path arrival time (ps)           16623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_3   count7cell     1940   1940  21169  RISE       1
\SD_SPIM:BSPIM:load_rx_data\/main_1  macrocell30    5755   7695  21169  RISE       1
\SD_SPIM:BSPIM:load_rx_data\/q       macrocell30    3350  11045  21169  RISE       1
\SD_SPIM:BSPIM:TxStsReg\/status_3    statusicell9   5578  16623  24543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:TxStsReg\/clock                             statusicell9        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SD_SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SD_SPIM:BSPIM:RxStsReg\/clock
Path slack     : 26434p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14733
-------------------------------------   ----- 
End-of-path arrival time (ps)           14733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell11   3580   3580  26434  RISE       1
\SD_SPIM:BSPIM:rx_status_6\/main_5          macrocell34      4943   8523  26434  RISE       1
\SD_SPIM:BSPIM:rx_status_6\/q               macrocell34      3350  11873  26434  RISE       1
\SD_SPIM:BSPIM:RxStsReg\/status_6           statusicell10    2860  14733  26434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:RxStsReg\/clock                             statusicell10       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : \SD_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SD_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9057
-------------------------------------   ---- 
End-of-path arrival time (ps)           9057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q            macrocell106     1250   1250  25470  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell11   7807   9057  26600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SD_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26681p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8975
-------------------------------------   ---- 
End-of-path arrival time (ps)           8975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q            macrocell104     1250   1250  26612  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell11   7725   8975  26681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SD_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 27089p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q            macrocell105     1250   1250  26103  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell11   7317   8567  27089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD_SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 28172p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9984
-------------------------------------   ---- 
End-of-path arrival time (ps)           9984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  28172  RISE       1
\SD_SPIM:BSPIM:state_2\/main_8              macrocell104     6404   9984  28172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD_SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 28870p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9287
-------------------------------------   ---- 
End-of-path arrival time (ps)           9287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  28172  RISE       1
\SD_SPIM:BSPIM:state_1\/main_8              macrocell105     5707   9287  28870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD_SPIM:BSPIM:state_0\/main_8
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 28870p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9287
-------------------------------------   ---- 
End-of-path arrival time (ps)           9287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  28172  RISE       1
\SD_SPIM:BSPIM:state_0\/main_8              macrocell106     5707   9287  28870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : Net_103/main_2
Capture Clock  : Net_103/clock_0
Path slack     : 29108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9048
-------------------------------------   ---- 
End-of-path arrival time (ps)           9048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q  macrocell106   1250   1250  25470  RISE       1
Net_103/main_2             macrocell107   7798   9048  29108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_103/clock_0                                            macrocell107        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : Net_102/main_2
Capture Clock  : Net_102/clock_0
Path slack     : 29108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9048
-------------------------------------   ---- 
End-of-path arrival time (ps)           9048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q  macrocell106   1250   1250  25470  RISE       1
Net_102/main_2             macrocell114   7798   9048  29108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell114        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : \SD_SPIM:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SD_SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 29129p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9028
-------------------------------------   ---- 
End-of-path arrival time (ps)           9028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q           macrocell106   1250   1250  25470  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/main_2  macrocell108   7778   9028  29129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : Net_103/main_0
Capture Clock  : Net_103/clock_0
Path slack     : 29187p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8970
-------------------------------------   ---- 
End-of-path arrival time (ps)           8970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q  macrocell104   1250   1250  26612  RISE       1
Net_103/main_0             macrocell107   7720   8970  29187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_103/clock_0                                            macrocell107        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : Net_102/main_0
Capture Clock  : Net_102/clock_0
Path slack     : 29187p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8970
-------------------------------------   ---- 
End-of-path arrival time (ps)           8970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q  macrocell104   1250   1250  26612  RISE       1
Net_102/main_0             macrocell114   7720   8970  29187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell114        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SD_SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 29202p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8954
-------------------------------------   ---- 
End-of-path arrival time (ps)           8954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q           macrocell104   1250   1250  26612  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/main_0  macrocell108   7704   8954  29202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : Net_103/main_1
Capture Clock  : Net_103/clock_0
Path slack     : 29598p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q  macrocell105   1250   1250  26103  RISE       1
Net_103/main_1             macrocell107   7309   8559  29598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_103/clock_0                                            macrocell107        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : Net_102/main_1
Capture Clock  : Net_102/clock_0
Path slack     : 29598p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q  macrocell105   1250   1250  26103  RISE       1
Net_102/main_1             macrocell114   7309   8559  29598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell114        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SD_SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 29615p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8542
-------------------------------------   ---- 
End-of-path arrival time (ps)           8542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q           macrocell105   1250   1250  26103  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/main_1  macrocell108   7292   8542  29615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SD_SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 29902p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8255
-------------------------------------   ---- 
End-of-path arrival time (ps)           8255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  21169  RISE       1
\SD_SPIM:BSPIM:state_1\/main_4      macrocell105   6315   8255  29902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SD_SPIM:BSPIM:state_0\/main_4
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 29902p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8255
-------------------------------------   ---- 
End-of-path arrival time (ps)           8255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  21169  RISE       1
\SD_SPIM:BSPIM:state_0\/main_4      macrocell106   6315   8255  29902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SD_SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 30031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  21297  RISE       1
\SD_SPIM:BSPIM:state_1\/main_3      macrocell105   6185   8125  30031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SD_SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 30031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  21297  RISE       1
\SD_SPIM:BSPIM:state_0\/main_3      macrocell106   6185   8125  30031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : \SD_SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 30357p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q         macrocell106   1250   1250  25470  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_2  macrocell110   6550   7800  30357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : \SD_SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SD_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 30357p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q          macrocell106   1250   1250  25470  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/main_2  macrocell113   6550   7800  30357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SD_SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 30429p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7727
-------------------------------------   ---- 
End-of-path arrival time (ps)           7727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  22123  RISE       1
\SD_SPIM:BSPIM:state_1\/main_7      macrocell105   5787   7727  30429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SD_SPIM:BSPIM:state_0\/main_7
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 30429p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7727
-------------------------------------   ---- 
End-of-path arrival time (ps)           7727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  22123  RISE       1
\SD_SPIM:BSPIM:state_0\/main_7      macrocell106   5787   7727  30429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SD_SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 30462p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7695
-------------------------------------   ---- 
End-of-path arrival time (ps)           7695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  21169  RISE       1
\SD_SPIM:BSPIM:state_2\/main_4      macrocell104   5755   7695  30462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 30462p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7695
-------------------------------------   ---- 
End-of-path arrival time (ps)           7695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  21169  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_4     macrocell112   5755   7695  30462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_SPIM:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SD_SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 30470p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                            model name      delay     AT  slack  edge  Fanout
----------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb   datapathcell11   5360   5360  21621  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/main_3  macrocell108     2326   7686  30470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_SPIM:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SD_SPIM:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 30470p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:sR8:Dp:u0\/so_comb        datapathcell11   5360   5360  21621  RISE       1
\SD_SPIM:BSPIM:mosi_from_dp_reg\/main_0  macrocell111     2326   7686  30470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell111        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SD_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 30584p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10583
-------------------------------------   ----- 
End-of-path arrival time (ps)           10583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q           macrocell105   1250   1250  26103  RISE       1
\SD_SPIM:BSPIM:tx_status_0\/main_1  macrocell32    3660   4910  30584  RISE       1
\SD_SPIM:BSPIM:tx_status_0\/q       macrocell32    3350   8260  30584  RISE       1
\SD_SPIM:BSPIM:TxStsReg\/status_0   statusicell9   2323  10583  30584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:TxStsReg\/clock                             statusicell9        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SD_SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 30590p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  21297  RISE       1
\SD_SPIM:BSPIM:state_2\/main_3      macrocell104   5626   7566  30590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 30590p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  21297  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_3     macrocell112   5626   7566  30590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SD_SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 30835p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7322
-------------------------------------   ---- 
End-of-path arrival time (ps)           7322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  22239  RISE       1
\SD_SPIM:BSPIM:state_1\/main_5      macrocell105   5382   7322  30835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SD_SPIM:BSPIM:state_0\/main_5
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 30835p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7322
-------------------------------------   ---- 
End-of-path arrival time (ps)           7322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  22239  RISE       1
\SD_SPIM:BSPIM:state_0\/main_5      macrocell106   5382   7322  30835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 30847p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q         macrocell105   1250   1250  26103  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_1  macrocell110   6060   7310  30847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SD_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 30847p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q          macrocell105   1250   1250  26103  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/main_1  macrocell113   6060   7310  30847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 31354p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6802
-------------------------------------   ---- 
End-of-path arrival time (ps)           6802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q         macrocell104   1250   1250  26612  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_0  macrocell110   5552   6802  31354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SD_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 31354p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6802
-------------------------------------   ---- 
End-of-path arrival time (ps)           6802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q          macrocell104   1250   1250  26612  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/main_0  macrocell113   5552   6802  31354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SD_SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 31416p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6741
-------------------------------------   ---- 
End-of-path arrival time (ps)           6741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  22123  RISE       1
\SD_SPIM:BSPIM:state_2\/main_7      macrocell104   4801   6741  31416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 31416p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6741
-------------------------------------   ---- 
End-of-path arrival time (ps)           6741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  22123  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_7     macrocell112   4801   6741  31416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SD_SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 31532p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6625
-------------------------------------   ---- 
End-of-path arrival time (ps)           6625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  22239  RISE       1
\SD_SPIM:BSPIM:state_2\/main_5      macrocell104   4685   6625  31532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 31532p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6625
-------------------------------------   ---- 
End-of-path arrival time (ps)           6625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  22239  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_5     macrocell112   4685   6625  31532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SD_SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 31893p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  22609  RISE       1
\SD_SPIM:BSPIM:state_1\/main_6      macrocell105   4323   6263  31893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SD_SPIM:BSPIM:state_0\/main_6
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 31893p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  22609  RISE       1
\SD_SPIM:BSPIM:state_0\/main_6      macrocell106   4323   6263  31893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SD_SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 31902p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  22609  RISE       1
\SD_SPIM:BSPIM:state_2\/main_6      macrocell104   4314   6254  31902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 31902p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  22609  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_6     macrocell112   4314   6254  31902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102/q
Path End       : Net_102/main_3
Capture Clock  : Net_102/clock_0
Path slack     : 33154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell114        0      0  RISE       1

Data path
pin name        model name    delay     AT  slack  edge  Fanout
--------------  ------------  -----  -----  -----  ----  ------
Net_102/q       macrocell114   1250   1250  33154  RISE       1
Net_102/main_3  macrocell114   3752   5002  33154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell114        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 33247p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q       macrocell105   1250   1250  26103  RISE       1
\SD_SPIM:BSPIM:state_2\/main_1  macrocell104   3660   4910  33247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 33247p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q        macrocell105   1250   1250  26103  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_1  macrocell112   3660   4910  33247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:cnt_enable\/q
Path End       : \SD_SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SD_SPIM:BSPIM:BitCounter\/clock
Path slack     : 33577p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/clock_0                         macrocell113        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:cnt_enable\/q       macrocell113   1250   1250  33577  RISE       1
\SD_SPIM:BSPIM:BitCounter\/enable  count7cell     2780   4030  33577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 33822p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q       macrocell105   1250   1250  26103  RISE       1
\SD_SPIM:BSPIM:state_1\/main_1  macrocell105   3085   4335  33822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_1\/q
Path End       : \SD_SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 33822p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_1\/q       macrocell105   1250   1250  26103  RISE       1
\SD_SPIM:BSPIM:state_0\/main_1  macrocell106   3085   4335  33822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SD_SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 33896p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  21297  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_3    macrocell110   2320   4260  33896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SD_SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 33904p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  22123  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_7    macrocell110   2313   4253  33904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SD_SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 33909p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  22239  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_5    macrocell110   2307   4247  33909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SD_SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 33910p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  21169  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_4    macrocell110   2307   4247  33910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SD_SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 33915p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  22609  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_6    macrocell110   2302   4242  33915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : \SD_SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 34116p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q       macrocell106   1250   1250  25470  RISE       1
\SD_SPIM:BSPIM:state_1\/main_2  macrocell105   2790   4040  34116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : \SD_SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 34116p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q       macrocell106   1250   1250  25470  RISE       1
\SD_SPIM:BSPIM:state_0\/main_2  macrocell106   2790   4040  34116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:cnt_enable\/q
Path End       : \SD_SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SD_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 34127p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/clock_0                         macrocell113        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:cnt_enable\/q       macrocell113   1250   1250  33577  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/main_3  macrocell113   2780   4030  34127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:cnt_enable\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : \SD_SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 34127p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q       macrocell106   1250   1250  25470  RISE       1
\SD_SPIM:BSPIM:state_2\/main_2  macrocell104   2780   4030  34127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_0\/q
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 34127p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_0\/q        macrocell106   1250   1250  25470  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_2  macrocell112   2780   4030  34127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 34300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q       macrocell104   1250   1250  26612  RISE       1
\SD_SPIM:BSPIM:state_2\/main_0  macrocell104   2607   3857  34300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 34300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q        macrocell104   1250   1250  26612  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_0  macrocell112   2607   3857  34300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 34302p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q       macrocell104   1250   1250  26612  RISE       1
\SD_SPIM:BSPIM:state_1\/main_0  macrocell105   2605   3855  34302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:state_2\/q
Path End       : \SD_SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 34302p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:state_2\/q       macrocell104   1250   1250  26612  RISE       1
\SD_SPIM:BSPIM:state_0\/main_0  macrocell106   2605   3855  34302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:ld_ident\/q
Path End       : \SD_SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SD_SPIM:BSPIM:state_1\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:ld_ident\/q      macrocell112   1250   1250  27570  RISE       1
\SD_SPIM:BSPIM:state_1\/main_9  macrocell105   2601   3851  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_1\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:ld_ident\/q
Path End       : \SD_SPIM:BSPIM:state_0\/main_9
Capture Clock  : \SD_SPIM:BSPIM:state_0\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:ld_ident\/q      macrocell112   1250   1250  27570  RISE       1
\SD_SPIM:BSPIM:state_0\/main_9  macrocell106   2601   3851  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_0\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:ld_ident\/q
Path End       : \SD_SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SD_SPIM:BSPIM:state_2\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:ld_ident\/q      macrocell112   1250   1250  27570  RISE       1
\SD_SPIM:BSPIM:state_2\/main_9  macrocell104   2600   3850  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:state_2\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:ld_ident\/q
Path End       : \SD_SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SD_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:ld_ident\/q       macrocell112   1250   1250  27570  RISE       1
\SD_SPIM:BSPIM:ld_ident\/main_8  macrocell112   2600   3850  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:ld_ident\/clock_0                           macrocell112        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_103/q
Path End       : Net_103/main_3
Capture Clock  : Net_103/clock_0
Path slack     : 34321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_103/clock_0                                            macrocell107        0      0  RISE       1

Data path
pin name        model name    delay     AT  slack  edge  Fanout
--------------  ------------  -----  -----  -----  ----  ------
Net_103/q       macrocell107   1250   1250  34321  RISE       1
Net_103/main_3  macrocell107   2585   3835  34321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_103/clock_0                                            macrocell107        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:load_cond\/q
Path End       : \SD_SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SD_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 34596p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:load_cond\/q       macrocell110   1250   1250  34596  RISE       1
\SD_SPIM:BSPIM:load_cond\/main_8  macrocell110   2311   3561  34596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:load_cond\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:mosi_hs_reg\/q
Path End       : \SD_SPIM:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SD_SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:mosi_hs_reg\/q       macrocell108   1250   1250  34605  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/main_4  macrocell108   2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_SPIM:BSPIM:mosi_from_dp_reg\/q
Path End       : \SD_SPIM:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SD_SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD_SPIM:BSPIM:mosi_from_dp_reg\/q  macrocell111   1250   1250  34607  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/main_5  macrocell108   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_SPIM:BSPIM:mosi_hs_reg\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_957/q
Path End       : \Timer2:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Timer2:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 978492p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15448
-------------------------------------   ----- 
End-of-path arrival time (ps)           15448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_957/q                                        macrocell128     1250   1250  976108  RISE       1
\Timer2:CounterUDB:count_enable\/main_1          macrocell46      6283   7533  976108  RISE       1
\Timer2:CounterUDB:count_enable\/q               macrocell46      3350  10883  976108  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell16   4566  15448  978492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/clock                datapathcell16      0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_957/q
Path End       : \Timer1:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Timer1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 979234p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14706
-------------------------------------   ----- 
End-of-path arrival time (ps)           14706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_957/q                                        macrocell128     1250   1250  976108  RISE       1
\Timer1:CounterUDB:count_enable\/main_3          macrocell42      6283   7533  976850  RISE       1
\Timer1:CounterUDB:count_enable\/q               macrocell42      3350  10883  976850  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell14   3823  14706  979234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/clock                datapathcell14      0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_957/q
Path End       : \Timer2:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Timer2:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 979408p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14532
-------------------------------------   ----- 
End-of-path arrival time (ps)           14532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_957/q                                        macrocell128     1250   1250  976108  RISE       1
\Timer2:CounterUDB:count_enable\/main_1          macrocell46      6283   7533  976108  RISE       1
\Timer2:CounterUDB:count_enable\/q               macrocell46      3350  10883  976108  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell15   3649  14532  979408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/clock                datapathcell15      0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Timer1:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Timer1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 979743p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19757
-------------------------------------   ----- 
End-of-path arrival time (ps)           19757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell13   1600   1600  979743  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell14      0   1600  979743  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell14   2270   3870  979743  RISE       1
\Timer1:CounterUDB:status_0\/main_0             macrocell40      4367   8237  979743  RISE       1
\Timer1:CounterUDB:status_0\/q                  macrocell40      3350  11587  979743  RISE       1
\Timer1:CounterUDB:sSTSReg:stsreg\/status_0     statusicell13    8170  19757  979743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sSTSReg:stsreg\/clock                   statusicell13       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_957/q
Path End       : \Timer1:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Timer1:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 980150p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13790
-------------------------------------   ----- 
End-of-path arrival time (ps)           13790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_957/q                                        macrocell128     1250   1250  976108  RISE       1
\Timer1:CounterUDB:count_enable\/main_3          macrocell42      6283   7533  976850  RISE       1
\Timer1:CounterUDB:count_enable\/q               macrocell42      3350  10883  976850  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell13   2908  13790  980150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Timer2:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Timer2:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 983341p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16159
-------------------------------------   ----- 
End-of-path arrival time (ps)           16159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer2:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell15   1600   1600  983341  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell16      0   1600  983341  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell16   2270   3870  983341  RISE       1
\Timer2:CounterUDB:status_0\/main_0             macrocell44      2322   6192  983341  RISE       1
\Timer2:CounterUDB:status_0\/q                  macrocell44      3350   9542  983341  RISE       1
\Timer2:CounterUDB:sSTSReg:stsreg\/status_0     statusicell14    6617  16159  983341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sSTSReg:stsreg\/clock                   statusicell14       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer2:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Timer2:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985577p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13923
-------------------------------------   ----- 
End-of-path arrival time (ps)           13923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer2:CounterUDB:sC16:counterdp:u0\/z0       datapathcell15    760    760  976121  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell16      0    760  976121  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell16   2740   3500  976121  RISE       1
\Timer2:CounterUDB:underflow_status\/main_0    macrocell45      4756   8256  985577  RISE       1
\Timer2:CounterUDB:underflow_status\/q         macrocell45      3350  11606  985577  RISE       1
\Timer2:CounterUDB:sSTSReg:stsreg\/status_3    statusicell14    2317  13923  985577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sSTSReg:stsreg\/clock                   statusicell14       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer1:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Timer1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985593p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13907
-------------------------------------   ----- 
End-of-path arrival time (ps)           13907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13    760    760  976136  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0    760  976136  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2740   3500  976136  RISE       1
\Timer1:CounterUDB:underflow_status\/main_0    macrocell41      4739   8239  985593  RISE       1
\Timer1:CounterUDB:underflow_status\/q         macrocell41      3350  11589  985593  RISE       1
\Timer1:CounterUDB:sSTSReg:stsreg\/status_3    statusicell13    2318  13907  985593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sSTSReg:stsreg\/clock                   statusicell13       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_9\/main_11
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 985715p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10775
-------------------------------------   ----- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q                                  macrocell141   1250   1250  985715  RISE       1
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\/main_5  macrocell47    3922   5172  985715  RISE       1
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell47    3350   8522  985715  RISE       1
\FreqDiv_1:count_9\/main_11                            macrocell134   2253  10775  985715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_8\/main_11
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 985715p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10775
-------------------------------------   ----- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q                                  macrocell141   1250   1250  985715  RISE       1
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\/main_5  macrocell47    3922   5172  985715  RISE       1
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell47    3350   8522  985715  RISE       1
\FreqDiv_1:count_8\/main_11                            macrocell135   2253  10775  985715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer2:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Timer2:CounterUDB:disable_run_i\/clock_0
Path slack     : 988234p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer2:CounterUDB:sC16:counterdp:u0\/z0       datapathcell15    760    760  976121  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell16      0    760  976121  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell16   2740   3500  976121  RISE       1
\Timer2:CounterUDB:disable_run_i\/main_2       macrocell129     4756   8256  988234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:disable_run_i\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer2:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Timer2:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 988234p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer2:CounterUDB:sC16:counterdp:u0\/z0       datapathcell15    760    760  976121  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell16      0    760  976121  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell16   2740   3500  976121  RISE       1
\Timer2:CounterUDB:underflow_reg_i\/main_0     macrocell130     4756   8256  988234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:underflow_reg_i\/clock_0                macrocell130        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer1:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Timer1:CounterUDB:disable_run_i\/clock_0
Path slack     : 988251p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8239
-------------------------------------   ---- 
End-of-path arrival time (ps)           8239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13    760    760  976136  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0    760  976136  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2740   3500  976136  RISE       1
\Timer1:CounterUDB:disable_run_i\/main_2       macrocell124     4739   8239  988251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:disable_run_i\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer1:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Timer1:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 988251p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8239
-------------------------------------   ---- 
End-of-path arrival time (ps)           8239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13    760    760  976136  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0    760  976136  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2740   3500  976136  RISE       1
\Timer1:CounterUDB:underflow_reg_i\/main_0     macrocell125     4739   8239  988251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:underflow_reg_i\/clock_0                macrocell125        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Timer1:CounterUDB:prevCompare\/main_0
Capture Clock  : \Timer1:CounterUDB:prevCompare\/clock_0
Path slack     : 988253p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8237
-------------------------------------   ---- 
End-of-path arrival time (ps)           8237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell13   1600   1600  979743  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell14      0   1600  979743  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell14   2270   3870  979743  RISE       1
\Timer1:CounterUDB:prevCompare\/main_0          macrocell126     4367   8237  988253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:prevCompare\/clock_0                    macrocell126        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_957/q
Path End       : \Timer1:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Timer1:CounterUDB:count_stored_i\/clock_0
Path slack     : 988957p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_957/q                                  macrocell128   1250   1250  976108  RISE       1
\Timer1:CounterUDB:count_stored_i\/main_0  macrocell127   6283   7533  988957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:count_stored_i\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer1:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Timer1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989831p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9669
-------------------------------------   ---- 
End-of-path arrival time (ps)           9669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13    760    760  976136  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0    760  976136  RISE       1
\Timer1:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2740   3500  976136  RISE       1
\Timer1:CounterUDB:sSTSReg:stsreg\/status_1    statusicell13    6169   9669  989831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:sSTSReg:stsreg\/clock                   statusicell13       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Timer2:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Timer2:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989834p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9666
-------------------------------------   ---- 
End-of-path arrival time (ps)           9666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer2:CounterUDB:sC16:counterdp:u0\/z0       datapathcell15    760    760  976121  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell16      0    760  976121  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell16   2740   3500  976121  RISE       1
\Timer2:CounterUDB:sSTSReg:stsreg\/status_1    statusicell14    6166   9666  989834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sSTSReg:stsreg\/clock                   statusicell14       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Timer2:CounterUDB:prevCompare\/main_0
Capture Clock  : \Timer2:CounterUDB:prevCompare\/clock_0
Path slack     : 990298p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6192
-------------------------------------   ---- 
End-of-path arrival time (ps)           6192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u0\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer2:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell15   1600   1600  983341  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell16      0   1600  983341  RISE       1
\Timer2:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell16   2270   3870  983341  RISE       1
\Timer2:CounterUDB:prevCompare\/main_0          macrocell131     2322   6192  990298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:prevCompare\/clock_0                    macrocell131        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : Net_957/main_7
Capture Clock  : Net_957/clock_0
Path slack     : 990520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q  macrocell139   1250   1250  985935  RISE       1
Net_957/main_7         macrocell128   4720   5970  990520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_7\/main_6
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 990520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell139   1250   1250  985935  RISE       1
\FreqDiv_1:count_7\/main_6  macrocell136   4720   5970  990520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_6\/main_6
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 990520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell139   1250   1250  985935  RISE       1
\FreqDiv_1:count_6\/main_6  macrocell137   4720   5970  990520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_5\/main_6
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 990520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell139   1250   1250  985935  RISE       1
\FreqDiv_1:count_5\/main_6  macrocell138   4720   5970  990520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : Net_957/main_9
Capture Clock  : Net_957/clock_0
Path slack     : 990798p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q  macrocell141   1250   1250  985715  RISE       1
Net_957/main_9         macrocell128   4442   5692  990798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_7\/main_8
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 990798p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell141   1250   1250  985715  RISE       1
\FreqDiv_1:count_7\/main_8  macrocell136   4442   5692  990798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_6\/main_8
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 990798p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell141   1250   1250  985715  RISE       1
\FreqDiv_1:count_6\/main_8  macrocell137   4442   5692  990798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_5\/main_8
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 990798p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell141   1250   1250  985715  RISE       1
\FreqDiv_1:count_5\/main_8  macrocell138   4442   5692  990798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : Net_957/main_8
Capture Clock  : Net_957/clock_0
Path slack     : 990948p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q  macrocell140   1250   1250  985867  RISE       1
Net_957/main_8         macrocell128   4292   5542  990948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_7\/main_7
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 990948p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell140   1250   1250  985867  RISE       1
\FreqDiv_1:count_7\/main_7  macrocell136   4292   5542  990948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_6\/main_7
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 990948p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell140   1250   1250  985867  RISE       1
\FreqDiv_1:count_6\/main_7  macrocell137   4292   5542  990948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_5\/main_7
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 990948p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell140   1250   1250  985867  RISE       1
\FreqDiv_1:count_5\/main_7  macrocell138   4292   5542  990948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_4\/main_2
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 991318p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell141   1250   1250  985715  RISE       1
\FreqDiv_1:count_4\/main_2  macrocell139   3922   5172  991318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_4\/main_1
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 991471p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell140   1250   1250  985867  RISE       1
\FreqDiv_1:count_4\/main_1  macrocell139   3769   5019  991471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_9\/main_6
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 991529p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell139   1250   1250  985935  RISE       1
\FreqDiv_1:count_9\/main_6  macrocell134   3711   4961  991529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_8\/main_6
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 991529p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell139   1250   1250  985935  RISE       1
\FreqDiv_1:count_8\/main_6  macrocell135   3711   4961  991529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_3\/main_6
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 991529p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell139   1250   1250  985935  RISE       1
\FreqDiv_1:count_3\/main_6  macrocell140   3711   4961  991529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_9\/main_7
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 991852p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell140   1250   1250  985867  RISE       1
\FreqDiv_1:count_9\/main_7  macrocell134   3388   4638  991852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_8\/main_7
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 991852p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell140   1250   1250  985867  RISE       1
\FreqDiv_1:count_8\/main_7  macrocell135   3388   4638  991852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_3\/main_7
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 991852p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell140   1250   1250  985867  RISE       1
\FreqDiv_1:count_3\/main_7  macrocell140   3388   4638  991852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_9\/main_0
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 992067p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  992067  RISE       1
\FreqDiv_1:count_9\/main_0    macrocell134   3173   4423  992067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_8\/main_0
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 992067p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  992067  RISE       1
\FreqDiv_1:count_8\/main_0    macrocell135   3173   4423  992067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_3\/main_0
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 992067p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  992067  RISE       1
\FreqDiv_1:count_3\/main_0    macrocell140   3173   4423  992067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_4\/main_0
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 992071p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  992067  RISE       1
\FreqDiv_1:count_4\/main_0    macrocell139   3169   4419  992071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_2\/main_0
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 992071p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  992067  RISE       1
\FreqDiv_1:count_2\/main_0    macrocell141   3169   4419  992071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_1\/main_0
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 992071p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  992067  RISE       1
\FreqDiv_1:count_1\/main_0    macrocell142   3169   4419  992071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : Net_957/main_1
Capture Clock  : Net_957/clock_0
Path slack     : 992072p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  992067  RISE       1
Net_957/main_1                macrocell128   3168   4418  992072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_7\/main_0
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 992072p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  992067  RISE       1
\FreqDiv_1:count_7\/main_0    macrocell136   3168   4418  992072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_6\/main_0
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 992072p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  992067  RISE       1
\FreqDiv_1:count_6\/main_0    macrocell137   3168   4418  992072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_5\/main_0
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 992072p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  992067  RISE       1
\FreqDiv_1:count_5\/main_0    macrocell138   3168   4418  992072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 992073p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell133   1250   1250  992067  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell143   3167   4417  992073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_9\/main_8
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 992115p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell141   1250   1250  985715  RISE       1
\FreqDiv_1:count_9\/main_8  macrocell134   3125   4375  992115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_8\/main_8
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 992115p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell141   1250   1250  985715  RISE       1
\FreqDiv_1:count_8\/main_8  macrocell135   3125   4375  992115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_3\/main_8
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 992115p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell141   1250   1250  985715  RISE       1
\FreqDiv_1:count_3\/main_8  macrocell140   3125   4375  992115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : Net_957/main_5
Capture Clock  : Net_957/clock_0
Path slack     : 992218p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q  macrocell137   1250   1250  986619  RISE       1
Net_957/main_5         macrocell128   3022   4272  992218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_7\/main_4
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 992218p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell137   1250   1250  986619  RISE       1
\FreqDiv_1:count_7\/main_4  macrocell136   3022   4272  992218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_6\/main_4
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 992218p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell137   1250   1250  986619  RISE       1
\FreqDiv_1:count_6\/main_4  macrocell137   3022   4272  992218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_5\/main_4
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 992218p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell137   1250   1250  986619  RISE       1
\FreqDiv_1:count_5\/main_4  macrocell138   3022   4272  992218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_9\/main_3
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 992229p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell136   1250   1250  986637  RISE       1
\FreqDiv_1:count_9\/main_3  macrocell134   3011   4261  992229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_8\/main_3
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 992229p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell136   1250   1250  986637  RISE       1
\FreqDiv_1:count_8\/main_3  macrocell135   3011   4261  992229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_3\/main_3
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 992229p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell136   1250   1250  986637  RISE       1
\FreqDiv_1:count_3\/main_3  macrocell140   3011   4261  992229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_9\/main_10
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 992232p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q        macrocell143   1250   1250  986782  RISE       1
\FreqDiv_1:count_9\/main_10  macrocell134   3008   4258  992232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_8\/main_10
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 992232p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q        macrocell143   1250   1250  986782  RISE       1
\FreqDiv_1:count_8\/main_10  macrocell135   3008   4258  992232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_3\/main_10
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 992232p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q        macrocell143   1250   1250  986782  RISE       1
\FreqDiv_1:count_3\/main_10  macrocell140   3008   4258  992232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_957/main_11
Capture Clock  : Net_957/clock_0
Path slack     : 992236p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q  macrocell143   1250   1250  986782  RISE       1
Net_957/main_11        macrocell128   3004   4254  992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_7\/main_10
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 992236p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q        macrocell143   1250   1250  986782  RISE       1
\FreqDiv_1:count_7\/main_10  macrocell136   3004   4254  992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_6\/main_10
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 992236p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q        macrocell143   1250   1250  986782  RISE       1
\FreqDiv_1:count_6\/main_10  macrocell137   3004   4254  992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_5\/main_10
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 992236p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q        macrocell143   1250   1250  986782  RISE       1
\FreqDiv_1:count_5\/main_10  macrocell138   3004   4254  992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : Net_957/main_10
Capture Clock  : Net_957/clock_0
Path slack     : 992254p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q  macrocell142   1250   1250  986652  RISE       1
Net_957/main_10        macrocell128   2986   4236  992254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_7\/main_9
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 992254p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell142   1250   1250  986652  RISE       1
\FreqDiv_1:count_7\/main_9  macrocell136   2986   4236  992254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_6\/main_9
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 992254p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell142   1250   1250  986652  RISE       1
\FreqDiv_1:count_6\/main_9  macrocell137   2986   4236  992254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_5\/main_9
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 992254p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell142   1250   1250  986652  RISE       1
\FreqDiv_1:count_5\/main_9  macrocell138   2986   4236  992254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_4\/main_3
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 992256p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell142   1250   1250  986652  RISE       1
\FreqDiv_1:count_4\/main_3  macrocell139   2984   4234  992256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_2\/main_1
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 992256p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell142   1250   1250  986652  RISE       1
\FreqDiv_1:count_2\/main_1  macrocell141   2984   4234  992256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_9\/main_5
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 992276p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell138   1250   1250  986670  RISE       1
\FreqDiv_1:count_9\/main_5  macrocell134   2964   4214  992276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_8\/main_5
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 992276p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell138   1250   1250  986670  RISE       1
\FreqDiv_1:count_8\/main_5  macrocell135   2964   4214  992276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_3\/main_5
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 992276p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell138   1250   1250  986670  RISE       1
\FreqDiv_1:count_3\/main_5  macrocell140   2964   4214  992276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_9\/main_4
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 992368p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell137   1250   1250  986619  RISE       1
\FreqDiv_1:count_9\/main_4  macrocell134   2872   4122  992368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_8\/main_4
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 992368p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell137   1250   1250  986619  RISE       1
\FreqDiv_1:count_8\/main_4  macrocell135   2872   4122  992368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_3\/main_4
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 992368p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell137   1250   1250  986619  RISE       1
\FreqDiv_1:count_3\/main_4  macrocell140   2872   4122  992368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_9\/main_9
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 992377p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell142   1250   1250  986652  RISE       1
\FreqDiv_1:count_9\/main_9  macrocell134   2863   4113  992377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_8\/main_9
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 992377p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell142   1250   1250  986652  RISE       1
\FreqDiv_1:count_8\/main_9  macrocell135   2863   4113  992377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_3\/main_9
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 992377p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell142   1250   1250  986652  RISE       1
\FreqDiv_1:count_3\/main_9  macrocell140   2863   4113  992377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_4\/main_4
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 992385p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4105
-------------------------------------   ---- 
End-of-path arrival time (ps)           4105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell143   1250   1250  986782  RISE       1
\FreqDiv_1:count_4\/main_4  macrocell139   2855   4105  992385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell139        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_2\/main_2
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 992385p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4105
-------------------------------------   ---- 
End-of-path arrival time (ps)           4105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell143   1250   1250  986782  RISE       1
\FreqDiv_1:count_2\/main_2  macrocell141   2855   4105  992385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell141        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_1\/main_1
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 992385p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4105
-------------------------------------   ---- 
End-of-path arrival time (ps)           4105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell143        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell143   1250   1250  986782  RISE       1
\FreqDiv_1:count_1\/main_1  macrocell142   2855   4105  992385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell142        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : Net_957/main_4
Capture Clock  : Net_957/clock_0
Path slack     : 992394p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q  macrocell136   1250   1250  986637  RISE       1
Net_957/main_4         macrocell128   2846   4096  992394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_7\/main_3
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 992394p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell136   1250   1250  986637  RISE       1
\FreqDiv_1:count_7\/main_3  macrocell136   2846   4096  992394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_6\/main_3
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 992394p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell136   1250   1250  986637  RISE       1
\FreqDiv_1:count_6\/main_3  macrocell137   2846   4096  992394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_5\/main_3
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 992394p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell136   1250   1250  986637  RISE       1
\FreqDiv_1:count_5\/main_3  macrocell138   2846   4096  992394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : Net_957/main_6
Capture Clock  : Net_957/clock_0
Path slack     : 992398p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q  macrocell138   1250   1250  986670  RISE       1
Net_957/main_6         macrocell128   2842   4092  992398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_7\/main_5
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 992398p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell138   1250   1250  986670  RISE       1
\FreqDiv_1:count_7\/main_5  macrocell136   2842   4092  992398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_6\/main_5
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 992398p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell138   1250   1250  986670  RISE       1
\FreqDiv_1:count_6\/main_5  macrocell137   2842   4092  992398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_5\/main_5
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 992398p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell138   1250   1250  986670  RISE       1
\FreqDiv_1:count_5\/main_5  macrocell138   2842   4092  992398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:disable_run_i\/q
Path End       : \Timer1:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Timer1:CounterUDB:disable_run_i\/clock_0
Path slack     : 992464p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:disable_run_i\/clock_0                  macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:disable_run_i\/q       macrocell124   1250   1250  980367  RISE       1
\Timer1:CounterUDB:disable_run_i\/main_1  macrocell124   2776   4026  992464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:disable_run_i\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_957/q
Path End       : Net_957/main_0
Capture Clock  : Net_957/clock_0
Path slack     : 992697p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1

Data path
pin name        model name    delay     AT   slack  edge  Fanout
--------------  ------------  -----  -----  ------  ----  ------
Net_957/q       macrocell128   1250   1250  976108  RISE       1
Net_957/main_0  macrocell128   2543   3793  992697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_9\/main_2
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 992712p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell135   1250   1250  992712  RISE       1
\FreqDiv_1:count_9\/main_2  macrocell134   2528   3778  992712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_8\/main_2
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 992712p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell135   1250   1250  992712  RISE       1
\FreqDiv_1:count_8\/main_2  macrocell135   2528   3778  992712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_3\/main_2
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 992712p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell135   1250   1250  992712  RISE       1
\FreqDiv_1:count_3\/main_2  macrocell140   2528   3778  992712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : Net_957/main_3
Capture Clock  : Net_957/clock_0
Path slack     : 992714p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q  macrocell135   1250   1250  992712  RISE       1
Net_957/main_3         macrocell128   2526   3776  992714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_7\/main_2
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 992714p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell135   1250   1250  992712  RISE       1
\FreqDiv_1:count_7\/main_2  macrocell136   2526   3776  992714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_6\/main_2
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 992714p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell135   1250   1250  992712  RISE       1
\FreqDiv_1:count_6\/main_2  macrocell137   2526   3776  992714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_5\/main_2
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 992714p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell135   1250   1250  992712  RISE       1
\FreqDiv_1:count_5\/main_2  macrocell138   2526   3776  992714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_9\/main_1
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 992723p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_9\/q       macrocell134   1250   1250  992723  RISE       1
\FreqDiv_1:count_9\/main_1  macrocell134   2517   3767  992723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_8\/main_1
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 992723p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_9\/q       macrocell134   1250   1250  992723  RISE       1
\FreqDiv_1:count_8\/main_1  macrocell135   2517   3767  992723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell135        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_3\/main_1
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 992723p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_9\/q       macrocell134   1250   1250  992723  RISE       1
\FreqDiv_1:count_3\/main_1  macrocell140   2517   3767  992723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell140        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : Net_957/main_2
Capture Clock  : Net_957/clock_0
Path slack     : 992723p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_9\/q  macrocell134   1250   1250  992723  RISE       1
Net_957/main_2         macrocell128   2517   3767  992723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_957/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_7\/main_1
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 992723p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_9\/q       macrocell134   1250   1250  992723  RISE       1
\FreqDiv_1:count_7\/main_1  macrocell136   2517   3767  992723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell136        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_6\/main_1
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 992723p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_9\/q       macrocell134   1250   1250  992723  RISE       1
\FreqDiv_1:count_6\/main_1  macrocell137   2517   3767  992723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_5\/main_1
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 992723p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                                macrocell134        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\FreqDiv_1:count_9\/q       macrocell134   1250   1250  992723  RISE       1
\FreqDiv_1:count_5\/main_1  macrocell138   2517   3767  992723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell138        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:CounterUDB:underflow_reg_i\/q
Path End       : \Timer2:CounterUDB:disable_run_i\/main_3
Capture Clock  : \Timer2:CounterUDB:disable_run_i\/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:underflow_reg_i\/clock_0                macrocell130        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer2:CounterUDB:underflow_reg_i\/q     macrocell130   1250   1250  990273  RISE       1
\Timer2:CounterUDB:disable_run_i\/main_3  macrocell129   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:disable_run_i\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:CounterUDB:underflow_reg_i\/q
Path End       : \Timer1:CounterUDB:disable_run_i\/main_3
Capture Clock  : \Timer1:CounterUDB:disable_run_i\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:underflow_reg_i\/clock_0                macrocell125        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer1:CounterUDB:underflow_reg_i\/q     macrocell125   1250   1250  990287  RISE       1
\Timer1:CounterUDB:disable_run_i\/main_3  macrocell124   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:CounterUDB:disable_run_i\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:CounterUDB:disable_run_i\/q
Path End       : \Timer2:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Timer2:CounterUDB:disable_run_i\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:disable_run_i\/clock_0                  macrocell129        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer2:CounterUDB:disable_run_i\/q       macrocell129   1250   1250  979179  RISE       1
\Timer2:CounterUDB:disable_run_i\/main_1  macrocell129   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:CounterUDB:disable_run_i\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_VMON:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062368p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -5360
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15605
-------------------------------------   ----- 
End-of-path arrival time (ps)           15605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q     macrocell86   1250   1250  1062368  RISE       1
\UART_VMON:BUART:rx_counter_load\/main_0  macrocell22   8687   9937  1062368  RISE       1
\UART_VMON:BUART:rx_counter_load\/q       macrocell22   3350  13287  1062368  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/load   count7cell    2318  15605  1062368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065778p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11365
-------------------------------------   ----- 
End-of-path arrival time (ps)           11365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_1\/q                      macrocell50     1250   1250  1065778  RISE       1
\UART_DEBUG:BUART:counter_load_not\/main_0           macrocell3      4463   5713  1065778  RISE       1
\UART_DEBUG:BUART:counter_load_not\/q                macrocell3      3350   9063  1065778  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  11365  1065778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DEBUG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_DEBUG:BUART:sTX:TxSts\/clock
Path slack     : 1066351p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16483
-------------------------------------   ----- 
End-of-path arrival time (ps)           16483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1066351  RISE       1
\UART_DEBUG:BUART:tx_status_0\/main_3                 macrocell4      3257   6837  1066351  RISE       1
\UART_DEBUG:BUART:tx_status_0\/q                      macrocell4      3350  10187  1066351  RISE       1
\UART_DEBUG:BUART:sTX:TxSts\/status_0                 statusicell1    6296  16483  1066351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_2\/q
Path End       : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066353p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -6190
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10790
-------------------------------------   ----- 
End-of-path arrival time (ps)           10790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_2\/q                      macrocell84     1250   1250  1066353  RISE       1
\UART_VMON:BUART:counter_load_not\/main_3           macrocell19     3901   5151  1066353  RISE       1
\UART_VMON:BUART:counter_load_not\/q                macrocell19     3350   8501  1066353  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2289  10790  1066353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DEBUG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_DEBUG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067494p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10479
-------------------------------------   ----- 
End-of-path arrival time (ps)           10479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_ctrl_mark_last\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_ctrl_mark_last\/q     macrocell54   1250   1250  1067494  RISE       1
\UART_DEBUG:BUART:rx_counter_load\/main_0  macrocell6    3567   4817  1067494  RISE       1
\UART_DEBUG:BUART:rx_counter_load\/q       macrocell6    3350   8167  1067494  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/load   count7cell    2312  10479  1067494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_VMON:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_VMON:BUART:sTX:TxSts\/clock
Path slack     : 1068936p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13898
-------------------------------------   ----- 
End-of-path arrival time (ps)           13898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1068936  RISE       1
\UART_VMON:BUART:tx_status_0\/main_3                 macrocell20     4644   8224  1068936  RISE       1
\UART_VMON:BUART:tx_status_0\/q                      macrocell20     3350  11574  1068936  RISE       1
\UART_VMON:BUART:sTX:TxSts\/status_0                 statusicell5    2323  13898  1068936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:TxSts\/clock                          statusicell5        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:rx_state_0\/main_0
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1069389p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10434
-------------------------------------   ----- 
End-of-path arrival time (ps)           10434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q  macrocell86   1250   1250  1062368  RISE       1
\UART_VMON:BUART:rx_state_0\/main_0    macrocell87   9184  10434  1069389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_VMON:BUART:rx_load_fifo\/clock_0
Path slack     : 1069389p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10434
-------------------------------------   ----- 
End-of-path arrival time (ps)           10434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q  macrocell86   1250   1250  1062368  RISE       1
\UART_VMON:BUART:rx_load_fifo\/main_0  macrocell88   9184  10434  1069389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:rx_status_3\/main_0
Capture Clock  : \UART_VMON:BUART:rx_status_3\/clock_0
Path slack     : 1069389p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10434
-------------------------------------   ----- 
End-of-path arrival time (ps)           10434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q  macrocell86   1250   1250  1062368  RISE       1
\UART_VMON:BUART:rx_status_3\/main_0   macrocell95   9184  10434  1069389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_VMON:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069399p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7925
-------------------------------------   ---- 
End-of-path arrival time (ps)           7925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q         macrocell86     1250   1250  1062368  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   6675   7925  1069399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:rx_state_3\/main_0
Capture Clock  : \UART_VMON:BUART:rx_state_3\/clock_0
Path slack     : 1069887p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9937
-------------------------------------   ---- 
End-of-path arrival time (ps)           9937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q  macrocell86   1250   1250  1062368  RISE       1
\UART_VMON:BUART:rx_state_3\/main_0    macrocell89   8687   9937  1069887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:rx_state_2\/main_0
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1069887p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9937
-------------------------------------   ---- 
End-of-path arrival time (ps)           9937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q  macrocell86   1250   1250  1062368  RISE       1
\UART_VMON:BUART:rx_state_2\/main_0    macrocell90   8687   9937  1069887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_VMON:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_VMON:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1069887p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9937
-------------------------------------   ---- 
End-of-path arrival time (ps)           9937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_ctrl_mark_last\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_ctrl_mark_last\/q        macrocell86   1250   1250  1062368  RISE       1
\UART_VMON:BUART:rx_state_stop1_reg\/main_0  macrocell92   8687   9937  1069887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_stop1_reg\/clock_0               macrocell92         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_DEBUG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070716p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6608
-------------------------------------   ---- 
End-of-path arrival time (ps)           6608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_1\/q                macrocell50     1250   1250  1065778  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5358   6608  1070716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DEBUG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_DEBUG:BUART:sRX:RxSts\/clock
Path slack     : 1070764p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12069
-------------------------------------   ----- 
End-of-path arrival time (ps)           12069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070764  RISE       1
\UART_DEBUG:BUART:rx_status_4\/main_1                 macrocell8      2889   6469  1070764  RISE       1
\UART_DEBUG:BUART:rx_status_4\/q                      macrocell8      3350   9819  1070764  RISE       1
\UART_DEBUG:BUART:sRX:RxSts\/status_4                 statusicell2    2251  12069  1070764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_VMON:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_VMON:BUART:sRX:RxSts\/clock
Path slack     : 1070780p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12053
-------------------------------------   ----- 
End-of-path arrival time (ps)           12053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1070780  RISE       1
\UART_VMON:BUART:rx_status_4\/main_1                 macrocell24     2250   5830  1070780  RISE       1
\UART_VMON:BUART:rx_status_4\/q                      macrocell24     3350   9180  1070780  RISE       1
\UART_VMON:BUART:sRX:RxSts\/status_4                 statusicell6    2873  12053  1070780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_DEBUG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071096p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_0\/q                macrocell51     1250   1250  1066840  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4977   6227  1071096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DEBUG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_DEBUG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071593p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5730
-------------------------------------   ---- 
End-of-path arrival time (ps)           5730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_ctrl_mark_last\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_ctrl_mark_last\/q         macrocell54     1250   1250  1067494  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4480   5730  1071593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_VMON:BUART:tx_state_0\/main_3
Capture Clock  : \UART_VMON:BUART:tx_state_0\/clock_0
Path slack     : 1071599p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8224
-------------------------------------   ---- 
End-of-path arrival time (ps)           8224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1068936  RISE       1
\UART_VMON:BUART:tx_state_0\/main_3                  macrocell83     4644   8224  1071599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_2\/q
Path End       : \UART_VMON:BUART:rx_state_0\/main_4
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1072163p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7660
-------------------------------------   ---- 
End-of-path arrival time (ps)           7660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_2\/q       macrocell90   1250   1250  1065536  RISE       1
\UART_VMON:BUART:rx_state_0\/main_4  macrocell87   6410   7660  1072163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_2\/q
Path End       : \UART_VMON:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_VMON:BUART:rx_load_fifo\/clock_0
Path slack     : 1072163p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7660
-------------------------------------   ---- 
End-of-path arrival time (ps)           7660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_2\/q         macrocell90   1250   1250  1065536  RISE       1
\UART_VMON:BUART:rx_load_fifo\/main_4  macrocell88   6410   7660  1072163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_2\/q
Path End       : \UART_VMON:BUART:rx_status_3\/main_4
Capture Clock  : \UART_VMON:BUART:rx_status_3\/clock_0
Path slack     : 1072163p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7660
-------------------------------------   ---- 
End-of-path arrival time (ps)           7660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_2\/q        macrocell90   1250   1250  1065536  RISE       1
\UART_VMON:BUART:rx_status_3\/main_4  macrocell95   6410   7660  1072163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_0\/q
Path End       : \UART_DEBUG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_DEBUG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072382p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_0\/q                macrocell55     1250   1250  1068296  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3692   4942  1072382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_0\/q
Path End       : \UART_VMON:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_VMON:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072653p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_0\/q                macrocell83     1250   1250  1066843  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   3420   4670  1072653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_DEBUG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072760p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067331  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4373   4563  1072760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_1\/q
Path End       : \UART_VMON:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_VMON:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072843p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_1\/q                macrocell82     1250   1250  1067006  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   3230   4480  1072843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DEBUG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_DEBUG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072859p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_bitclk_enable\/q          macrocell59     1250   1250  1072859  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3215   4465  1072859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_DEBUG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_DEBUG:BUART:rx_status_3\/clock_0
Path slack     : 1072886p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6937
-------------------------------------   ---- 
End-of-path arrival time (ps)           6937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                             macrocell62   1250   1250  1068619  RISE       1
\UART_DEBUG:BUART:rx_status_3\/main_6  macrocell63   5687   6937  1072886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_bitclk_enable\/q
Path End       : \UART_VMON:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_VMON:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072891p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_bitclk_enable\/q          macrocell91     1250   1250  1072891  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   3183   4433  1072891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_0\/q
Path End       : \UART_VMON:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_VMON:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072897p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_0\/q                macrocell87     1250   1250  1067833  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   3176   4426  1072897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1072920p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           6904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                            macrocell62   1250   1250  1068619  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_6  macrocell55   5654   6904  1072920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DEBUG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 1072987p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1066351  RISE       1
\UART_DEBUG:BUART:tx_state_0\/main_3                  macrocell51     3257   6837  1072987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_2\/q
Path End       : \UART_VMON:BUART:rx_state_3\/main_4
Capture Clock  : \UART_VMON:BUART:rx_state_3\/clock_0
Path slack     : 1073055p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6769
-------------------------------------   ---- 
End-of-path arrival time (ps)           6769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_2\/q       macrocell90   1250   1250  1065536  RISE       1
\UART_VMON:BUART:rx_state_3\/main_4  macrocell89   5519   6769  1073055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_2\/q
Path End       : \UART_VMON:BUART:rx_state_2\/main_4
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1073055p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6769
-------------------------------------   ---- 
End-of-path arrival time (ps)           6769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_2\/q       macrocell90   1250   1250  1065536  RISE       1
\UART_VMON:BUART:rx_state_2\/main_4  macrocell90   5519   6769  1073055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_2\/q
Path End       : \UART_VMON:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_VMON:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073055p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6769
-------------------------------------   ---- 
End-of-path arrival time (ps)           6769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_2\/q               macrocell90   1250   1250  1065536  RISE       1
\UART_VMON:BUART:rx_state_stop1_reg\/main_3  macrocell92   5519   6769  1073055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_stop1_reg\/clock_0               macrocell92         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_DEBUG:BUART:txn\/main_3
Capture Clock  : \UART_DEBUG:BUART:txn\/clock_0
Path slack     : 1073141p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073141  RISE       1
\UART_DEBUG:BUART:txn\/main_3                macrocell49     2313   6683  1073141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:txn\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_VMON:BUART:txn\/main_3
Capture Clock  : \UART_VMON:BUART:txn\/clock_0
Path slack     : 1073142p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  1073142  RISE       1
\UART_VMON:BUART:txn\/main_3                macrocell81     2312   6682  1073142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:txn\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_DEBUG:BUART:txn\/main_1
Capture Clock  : \UART_DEBUG:BUART:txn\/clock_0
Path slack     : 1073218p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6606
-------------------------------------   ---- 
End-of-path arrival time (ps)           6606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_1\/q  macrocell50   1250   1250  1065778  RISE       1
\UART_DEBUG:BUART:txn\/main_1    macrocell49   5356   6606  1073218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:txn\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_DEBUG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 1073218p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6606
-------------------------------------   ---- 
End-of-path arrival time (ps)           6606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_1\/q       macrocell50   1250   1250  1065778  RISE       1
\UART_DEBUG:BUART:tx_state_1\/main_0  macrocell50   5356   6606  1073218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_DEBUG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 1073250p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_1\/q       macrocell50   1250   1250  1065778  RISE       1
\UART_DEBUG:BUART:tx_state_0\/main_0  macrocell51   5324   6574  1073250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_DEBUG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_DEBUG:BUART:rx_status_3\/clock_0
Path slack     : 1073411p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                             macrocell61   1250   1250  1069283  RISE       1
\UART_DEBUG:BUART:rx_status_3\/main_5  macrocell63   5162   6412  1073411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1073430p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                            macrocell61   1250   1250  1069283  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_5  macrocell55   5143   6393  1073430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DEBUG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_DEBUG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073873p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_bitclk_enable\/q   macrocell59   1250   1250  1072859  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/main_2  macrocell56   4700   5950  1073873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DEBUG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_DEBUG:BUART:rx_status_3\/clock_0
Path slack     : 1073873p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_bitclk_enable\/q  macrocell59   1250   1250  1072859  RISE       1
\UART_DEBUG:BUART:rx_status_3\/main_2  macrocell63   4700   5950  1073873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1073889p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_bitclk_enable\/q  macrocell59   1250   1250  1072859  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_2   macrocell55   4684   5934  1073889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DEBUG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_DEBUG:BUART:rx_state_3\/clock_0
Path slack     : 1073889p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_bitclk_enable\/q  macrocell59   1250   1250  1072859  RISE       1
\UART_DEBUG:BUART:rx_state_3\/main_2   macrocell57   4684   5934  1073889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1073889p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_bitclk_enable\/q  macrocell59   1250   1250  1072859  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_2   macrocell58   4684   5934  1073889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1074037p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5786
-------------------------------------   ---- 
End-of-path arrival time (ps)           5786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_ctrl_mark_last\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  1067494  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_0    macrocell55   4536   5786  1074037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DEBUG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_DEBUG:BUART:rx_state_3\/clock_0
Path slack     : 1074037p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5786
-------------------------------------   ---- 
End-of-path arrival time (ps)           5786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_ctrl_mark_last\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  1067494  RISE       1
\UART_DEBUG:BUART:rx_state_3\/main_0    macrocell57   4536   5786  1074037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1074037p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5786
-------------------------------------   ---- 
End-of-path arrival time (ps)           5786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_ctrl_mark_last\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  1067494  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_0    macrocell58   4536   5786  1074037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_2\/q
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1074052p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_2\/q       macrocell58   1250   1250  1067586  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_4  macrocell55   4521   5771  1074052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_2\/q
Path End       : \UART_DEBUG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_DEBUG:BUART:rx_state_3\/clock_0
Path slack     : 1074052p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_2\/q       macrocell58   1250   1250  1067586  RISE       1
\UART_DEBUG:BUART:rx_state_3\/main_4  macrocell57   4521   5771  1074052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_2\/q
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1074052p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_2\/q       macrocell58   1250   1250  1067586  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_4  macrocell58   4521   5771  1074052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_DEBUG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 1074110p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_1\/q       macrocell50   1250   1250  1065778  RISE       1
\UART_DEBUG:BUART:tx_state_2\/main_0  macrocell52   4463   5713  1074110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_DEBUG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_DEBUG:BUART:tx_bitclk\/clock_0
Path slack     : 1074110p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_1\/q      macrocell50   1250   1250  1065778  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/main_0  macrocell53   4463   5713  1074110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_2\/q
Path End       : \UART_VMON:BUART:tx_state_0\/main_4
Capture Clock  : \UART_VMON:BUART:tx_state_0\/clock_0
Path slack     : 1074111p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_2\/q       macrocell84   1250   1250  1066353  RISE       1
\UART_VMON:BUART:tx_state_0\/main_4  macrocell83   4463   5713  1074111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_2\/q
Path End       : \UART_VMON:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_VMON:BUART:tx_bitclk\/clock_0
Path slack     : 1074111p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_2\/q      macrocell84   1250   1250  1066353  RISE       1
\UART_VMON:BUART:tx_bitclk\/main_3  macrocell85   4463   5713  1074111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_bitclk\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_DEBUG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 1074165p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5658
-------------------------------------   ---- 
End-of-path arrival time (ps)           5658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_0\/q       macrocell51   1250   1250  1066840  RISE       1
\UART_DEBUG:BUART:tx_state_0\/main_1  macrocell51   4408   5658  1074165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_VMON:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_VMON:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1074248p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3075
-------------------------------------   ---- 
End-of-path arrival time (ps)           3075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1068420  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   2885   3075  1074248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_load_fifo\/q
Path End       : \UART_DEBUG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_DEBUG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074590p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_load_fifo\/q            macrocell56     1250   1250  1071684  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4364   5614  1074590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_DEBUG:BUART:txn\/main_2
Capture Clock  : \UART_DEBUG:BUART:txn\/clock_0
Path slack     : 1074597p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_0\/q  macrocell51   1250   1250  1066840  RISE       1
\UART_DEBUG:BUART:txn\/main_2    macrocell49   3976   5226  1074597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:txn\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_DEBUG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 1074597p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_0\/q       macrocell51   1250   1250  1066840  RISE       1
\UART_DEBUG:BUART:tx_state_1\/main_1  macrocell50   3976   5226  1074597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_VMON:BUART:rx_state_0\/main_7
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1074641p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074641  RISE       1
\UART_VMON:BUART:rx_state_0\/main_7         macrocell87   3242   5182  1074641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_VMON:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_VMON:BUART:rx_load_fifo\/clock_0
Path slack     : 1074641p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074641  RISE       1
\UART_VMON:BUART:rx_load_fifo\/main_7       macrocell88   3242   5182  1074641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_VMON:BUART:rx_state_0\/main_6
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1074660p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074660  RISE       1
\UART_VMON:BUART:rx_state_0\/main_6         macrocell87   3224   5164  1074660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_VMON:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_VMON:BUART:rx_load_fifo\/clock_0
Path slack     : 1074660p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074660  RISE       1
\UART_VMON:BUART:rx_load_fifo\/main_6       macrocell88   3224   5164  1074660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_VMON:BUART:rx_state_0\/main_5
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1074662p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074662  RISE       1
\UART_VMON:BUART:rx_state_0\/main_5         macrocell87   3221   5161  1074662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_VMON:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_VMON:BUART:rx_load_fifo\/clock_0
Path slack     : 1074662p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074662  RISE       1
\UART_VMON:BUART:rx_load_fifo\/main_5       macrocell88   3221   5161  1074662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_2\/q
Path End       : \UART_VMON:BUART:tx_state_1\/main_3
Capture Clock  : \UART_VMON:BUART:tx_state_1\/clock_0
Path slack     : 1074672p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_2\/q       macrocell84   1250   1250  1066353  RISE       1
\UART_VMON:BUART:tx_state_1\/main_3  macrocell82   3901   5151  1074672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_2\/q
Path End       : \UART_VMON:BUART:tx_state_2\/main_3
Capture Clock  : \UART_VMON:BUART:tx_state_2\/clock_0
Path slack     : 1074672p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_2\/q       macrocell84   1250   1250  1066353  RISE       1
\UART_VMON:BUART:tx_state_2\/main_3  macrocell84   3901   5151  1074672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DEBUG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 1074706p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067331  RISE       1
\UART_DEBUG:BUART:tx_state_1\/main_2               macrocell50     4927   5117  1074706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074803p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell62   1250   1250  1068619  RISE       1
MODIN1_1/main_3  macrocell61   3771   5021  1074803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074803p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell62   1250   1250  1068619  RISE       1
MODIN1_0/main_2  macrocell62   3771   5021  1074803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_VMON:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_VMON:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074948p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074948  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/main_2   macrocell91   2936   4876  1074948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_DEBUG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_DEBUG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074951p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074951  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/main_0   macrocell59   2932   4872  1074951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074951p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074951  RISE       1
MODIN1_1/main_0                              macrocell61   2932   4872  1074951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074951p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074951  RISE       1
MODIN1_0/main_0                              macrocell62   2932   4872  1074951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_VMON:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_VMON:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074953  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/main_0   macrocell91   2931   4871  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_VMON:BUART:pollcount_1\/main_0
Capture Clock  : \UART_VMON:BUART:pollcount_1\/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074953  RISE       1
\UART_VMON:BUART:pollcount_1\/main_0        macrocell93   2931   4871  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_1\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_VMON:BUART:pollcount_0\/main_0
Capture Clock  : \UART_VMON:BUART:pollcount_0\/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074953  RISE       1
\UART_VMON:BUART:pollcount_0\/main_0        macrocell94   2931   4871  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_0\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_VMON:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_VMON:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074955p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074955  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/main_1   macrocell91   2928   4868  1074955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_VMON:BUART:pollcount_1\/main_1
Capture Clock  : \UART_VMON:BUART:pollcount_1\/clock_0
Path slack     : 1074955p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074955  RISE       1
\UART_VMON:BUART:pollcount_1\/main_1        macrocell93   2928   4868  1074955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_1\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_VMON:BUART:pollcount_0\/main_1
Capture Clock  : \UART_VMON:BUART:pollcount_0\/clock_0
Path slack     : 1074955p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074955  RISE       1
\UART_VMON:BUART:pollcount_0\/main_1        macrocell94   2928   4868  1074955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_0\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_DEBUG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_DEBUG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074959p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074959  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/main_1   macrocell59   2924   4864  1074959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074959p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074959  RISE       1
MODIN1_1/main_1                              macrocell61   2924   4864  1074959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074959p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074959  RISE       1
MODIN1_0/main_1                              macrocell62   2924   4864  1074959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_DEBUG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_DEBUG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074962p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074962  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/main_2   macrocell59   2921   4861  1074962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_bitclk_enable\/clock_0                macrocell59         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DEBUG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_DEBUG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075006p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_ctrl_mark_last\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  1067494  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/main_0  macrocell56   3567   4817  1075006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DEBUG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_DEBUG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075006p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_ctrl_mark_last\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_ctrl_mark_last\/q        macrocell54   1250   1250  1067494  RISE       1
\UART_DEBUG:BUART:rx_state_stop1_reg\/main_0  macrocell60   3567   4817  1075006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_stop1_reg\/clock_0              macrocell60         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DEBUG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_DEBUG:BUART:rx_status_3\/clock_0
Path slack     : 1075006p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_ctrl_mark_last\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  1067494  RISE       1
\UART_DEBUG:BUART:rx_status_3\/main_0   macrocell63   3567   4817  1075006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1075084p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075084  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_8         macrocell55   2799   4739  1075084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DEBUG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_DEBUG:BUART:rx_state_3\/clock_0
Path slack     : 1075084p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075084  RISE       1
\UART_DEBUG:BUART:rx_state_3\/main_6         macrocell57   2799   4739  1075084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1075084p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075084  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_7         macrocell58   2799   4739  1075084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:txn\/q
Path End       : \UART_DEBUG:BUART:txn\/main_0
Capture Clock  : \UART_DEBUG:BUART:txn\/clock_0
Path slack     : 1075088p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:txn\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:txn\/q       macrocell49   1250   1250  1075088  RISE       1
\UART_DEBUG:BUART:txn\/main_0  macrocell49   3485   4735  1075088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:txn\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DEBUG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_DEBUG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075084  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/main_6       macrocell56   2795   4735  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_2\/q
Path End       : \UART_VMON:BUART:txn\/main_4
Capture Clock  : \UART_VMON:BUART:txn\/clock_0
Path slack     : 1075091p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_2\/q  macrocell84   1250   1250  1066353  RISE       1
\UART_VMON:BUART:txn\/main_4    macrocell81   3482   4732  1075091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:txn\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_2\/q
Path End       : \UART_DEBUG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_DEBUG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075098p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_2\/q         macrocell58   1250   1250  1067586  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/main_4  macrocell56   3475   4725  1075098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_2\/q
Path End       : \UART_DEBUG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_DEBUG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075098p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_2\/q               macrocell58   1250   1250  1067586  RISE       1
\UART_DEBUG:BUART:rx_state_stop1_reg\/main_3  macrocell60   3475   4725  1075098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_stop1_reg\/clock_0              macrocell60         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_2\/q
Path End       : \UART_DEBUG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_DEBUG:BUART:rx_status_3\/clock_0
Path slack     : 1075098p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_2\/q        macrocell58   1250   1250  1067586  RISE       1
\UART_DEBUG:BUART:rx_status_3\/main_4  macrocell63   3475   4725  1075098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_0\/q
Path End       : \UART_VMON:BUART:tx_state_1\/main_1
Capture Clock  : \UART_VMON:BUART:tx_state_1\/clock_0
Path slack     : 1075162p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_0\/q       macrocell83   1250   1250  1066843  RISE       1
\UART_VMON:BUART:tx_state_1\/main_1  macrocell82   3411   4661  1075162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_0\/q
Path End       : \UART_VMON:BUART:tx_state_2\/main_1
Capture Clock  : \UART_VMON:BUART:tx_state_2\/clock_0
Path slack     : 1075162p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_0\/q       macrocell83   1250   1250  1066843  RISE       1
\UART_VMON:BUART:tx_state_2\/main_1  macrocell84   3411   4661  1075162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_0\/q
Path End       : \UART_VMON:BUART:txn\/main_2
Capture Clock  : \UART_VMON:BUART:txn\/clock_0
Path slack     : 1075164p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_0\/q  macrocell83   1250   1250  1066843  RISE       1
\UART_VMON:BUART:txn\/main_2    macrocell81   3409   4659  1075164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:txn\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_DEBUG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 1075172p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_0\/q       macrocell51   1250   1250  1066840  RISE       1
\UART_DEBUG:BUART:tx_state_2\/main_1  macrocell52   3402   4652  1075172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_DEBUG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_DEBUG:BUART:tx_bitclk\/clock_0
Path slack     : 1075172p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_0\/q      macrocell51   1250   1250  1066840  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/main_1  macrocell53   3402   4652  1075172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:txn\/q
Path End       : \UART_VMON:BUART:txn\/main_0
Capture Clock  : \UART_VMON:BUART:txn\/clock_0
Path slack     : 1075182p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:txn\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:txn\/q       macrocell81   1250   1250  1075182  RISE       1
\UART_VMON:BUART:txn\/main_0  macrocell81   3392   4642  1075182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:txn\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1075253p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075253  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_9         macrocell55   2631   4571  1075253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DEBUG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_DEBUG:BUART:rx_state_3\/clock_0
Path slack     : 1075253p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075253  RISE       1
\UART_DEBUG:BUART:rx_state_3\/main_7         macrocell57   2631   4571  1075253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1075253p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075253  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_8         macrocell58   2631   4571  1075253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1075263p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075263  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_7         macrocell55   2620   4560  1075263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DEBUG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_DEBUG:BUART:rx_state_3\/clock_0
Path slack     : 1075263p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075263  RISE       1
\UART_DEBUG:BUART:rx_state_3\/main_5         macrocell57   2620   4560  1075263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1075263p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075263  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_6         macrocell58   2620   4560  1075263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DEBUG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_DEBUG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075253  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/main_7       macrocell56   2619   4559  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DEBUG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_DEBUG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075271p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075263  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/main_5       macrocell56   2612   4552  1075271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_bitclk\/q
Path End       : \UART_VMON:BUART:txn\/main_6
Capture Clock  : \UART_VMON:BUART:txn\/clock_0
Path slack     : 1075283p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_bitclk\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_bitclk\/q  macrocell85   1250   1250  1075283  RISE       1
\UART_VMON:BUART:txn\/main_6   macrocell81   3290   4540  1075283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:txn\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_bitclk\/q
Path End       : \UART_VMON:BUART:tx_state_1\/main_5
Capture Clock  : \UART_VMON:BUART:tx_state_1\/clock_0
Path slack     : 1075284p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_bitclk\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_bitclk\/q        macrocell85   1250   1250  1075283  RISE       1
\UART_VMON:BUART:tx_state_1\/main_5  macrocell82   3290   4540  1075284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_bitclk\/q
Path End       : \UART_VMON:BUART:tx_state_2\/main_5
Capture Clock  : \UART_VMON:BUART:tx_state_2\/clock_0
Path slack     : 1075284p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_bitclk\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_bitclk\/q        macrocell85   1250   1250  1075283  RISE       1
\UART_VMON:BUART:tx_state_2\/main_5  macrocell84   3290   4540  1075284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_bitclk\/q
Path End       : \UART_VMON:BUART:tx_state_0\/main_5
Capture Clock  : \UART_VMON:BUART:tx_state_0\/clock_0
Path slack     : 1075296p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_bitclk\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_bitclk\/q        macrocell85   1250   1250  1075283  RISE       1
\UART_VMON:BUART:tx_state_0\/main_5  macrocell83   3277   4527  1075296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_1\/q
Path End       : \UART_VMON:BUART:tx_state_1\/main_0
Capture Clock  : \UART_VMON:BUART:tx_state_1\/clock_0
Path slack     : 1075326p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_1\/q       macrocell82   1250   1250  1067006  RISE       1
\UART_VMON:BUART:tx_state_1\/main_0  macrocell82   3248   4498  1075326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_1\/q
Path End       : \UART_VMON:BUART:tx_state_2\/main_0
Capture Clock  : \UART_VMON:BUART:tx_state_2\/clock_0
Path slack     : 1075326p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_1\/q       macrocell82   1250   1250  1067006  RISE       1
\UART_VMON:BUART:tx_state_2\/main_0  macrocell84   3248   4498  1075326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_1\/q
Path End       : \UART_VMON:BUART:txn\/main_1
Capture Clock  : \UART_VMON:BUART:txn\/clock_0
Path slack     : 1075331p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_1\/q  macrocell82   1250   1250  1067006  RISE       1
\UART_VMON:BUART:txn\/main_1    macrocell81   3242   4492  1075331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:txn\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_bitclk_enable\/q
Path End       : \UART_VMON:BUART:rx_state_3\/main_2
Capture Clock  : \UART_VMON:BUART:rx_state_3\/clock_0
Path slack     : 1075344p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_bitclk_enable\/q  macrocell91   1250   1250  1072891  RISE       1
\UART_VMON:BUART:rx_state_3\/main_2   macrocell89   3229   4479  1075344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_bitclk_enable\/q
Path End       : \UART_VMON:BUART:rx_state_2\/main_2
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1075344p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_bitclk_enable\/q  macrocell91   1250   1250  1072891  RISE       1
\UART_VMON:BUART:rx_state_2\/main_2   macrocell90   3229   4479  1075344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_3\/q
Path End       : \UART_VMON:BUART:rx_state_0\/main_3
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1075345p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_3\/q       macrocell89   1250   1250  1068736  RISE       1
\UART_VMON:BUART:rx_state_0\/main_3  macrocell87   3228   4478  1075345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_3\/q
Path End       : \UART_VMON:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_VMON:BUART:rx_load_fifo\/clock_0
Path slack     : 1075345p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_3\/q         macrocell89   1250   1250  1068736  RISE       1
\UART_VMON:BUART:rx_load_fifo\/main_3  macrocell88   3228   4478  1075345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_3\/q
Path End       : \UART_VMON:BUART:rx_status_3\/main_3
Capture Clock  : \UART_VMON:BUART:rx_status_3\/clock_0
Path slack     : 1075345p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_3\/q        macrocell89   1250   1250  1068736  RISE       1
\UART_VMON:BUART:rx_status_3\/main_3  macrocell95   3228   4478  1075345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_1\/q
Path End       : \UART_VMON:BUART:tx_state_0\/main_0
Capture Clock  : \UART_VMON:BUART:tx_state_0\/clock_0
Path slack     : 1075349p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_1\/q       macrocell82   1250   1250  1067006  RISE       1
\UART_VMON:BUART:tx_state_0\/main_0  macrocell83   3224   4474  1075349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_1\/q
Path End       : \UART_VMON:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_VMON:BUART:tx_bitclk\/clock_0
Path slack     : 1075349p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_1\/q      macrocell82   1250   1250  1067006  RISE       1
\UART_VMON:BUART:tx_bitclk\/main_0  macrocell85   3224   4474  1075349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_bitclk\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_0\/q
Path End       : \UART_VMON:BUART:rx_state_3\/main_1
Capture Clock  : \UART_VMON:BUART:rx_state_3\/clock_0
Path slack     : 1075352p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_0\/q       macrocell87   1250   1250  1067833  RISE       1
\UART_VMON:BUART:rx_state_3\/main_1  macrocell89   3222   4472  1075352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_0\/q
Path End       : \UART_VMON:BUART:rx_state_2\/main_1
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1075352p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_0\/q       macrocell87   1250   1250  1067833  RISE       1
\UART_VMON:BUART:rx_state_2\/main_1  macrocell90   3222   4472  1075352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_0\/q
Path End       : \UART_VMON:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_VMON:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075352p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_0\/q               macrocell87   1250   1250  1067833  RISE       1
\UART_VMON:BUART:rx_state_stop1_reg\/main_1  macrocell92   3222   4472  1075352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_stop1_reg\/clock_0               macrocell92         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_0\/q
Path End       : \UART_VMON:BUART:tx_state_0\/main_1
Capture Clock  : \UART_VMON:BUART:tx_state_0\/clock_0
Path slack     : 1075454p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_0\/q       macrocell83   1250   1250  1066843  RISE       1
\UART_VMON:BUART:tx_state_0\/main_1  macrocell83   3119   4369  1075454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:tx_state_0\/q
Path End       : \UART_VMON:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_VMON:BUART:tx_bitclk\/clock_0
Path slack     : 1075454p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:tx_state_0\/q      macrocell83   1250   1250  1066843  RISE       1
\UART_VMON:BUART:tx_bitclk\/main_1  macrocell85   3119   4369  1075454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_bitclk\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075478p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell61         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell61   1250   1250  1069283  RISE       1
MODIN1_1/main_2  macrocell61   3095   4345  1075478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_DEBUG:BUART:txn\/main_4
Capture Clock  : \UART_DEBUG:BUART:txn\/clock_0
Path slack     : 1075510p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_2\/q  macrocell52   1250   1250  1067184  RISE       1
\UART_DEBUG:BUART:txn\/main_4    macrocell49   3064   4314  1075510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:txn\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_DEBUG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 1075510p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_2\/q       macrocell52   1250   1250  1067184  RISE       1
\UART_DEBUG:BUART:tx_state_1\/main_3  macrocell50   3064   4314  1075510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_DEBUG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 1075516p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_2\/q       macrocell52   1250   1250  1067184  RISE       1
\UART_DEBUG:BUART:tx_state_2\/main_3  macrocell52   3058   4308  1075516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_DEBUG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_DEBUG:BUART:tx_bitclk\/clock_0
Path slack     : 1075516p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_2\/q      macrocell52   1250   1250  1067184  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/main_3  macrocell53   3058   4308  1075516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_VMON:BUART:rx_state_3\/main_7
Capture Clock  : \UART_VMON:BUART:rx_state_3\/clock_0
Path slack     : 1075559p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074641  RISE       1
\UART_VMON:BUART:rx_state_3\/main_7         macrocell89   2324   4264  1075559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_VMON:BUART:rx_state_2\/main_7
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1075559p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074641  RISE       1
\UART_VMON:BUART:rx_state_2\/main_7         macrocell90   2324   4264  1075559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_VMON:BUART:rx_state_3\/main_6
Capture Clock  : \UART_VMON:BUART:rx_state_3\/clock_0
Path slack     : 1075578p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074660  RISE       1
\UART_VMON:BUART:rx_state_3\/main_6         macrocell89   2305   4245  1075578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_VMON:BUART:rx_state_2\/main_6
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1075578p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074660  RISE       1
\UART_VMON:BUART:rx_state_2\/main_6         macrocell90   2305   4245  1075578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_VMON:BUART:rx_state_3\/main_5
Capture Clock  : \UART_VMON:BUART:rx_state_3\/clock_0
Path slack     : 1075580p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074662  RISE       1
\UART_VMON:BUART:rx_state_3\/main_5         macrocell89   2303   4243  1075580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_VMON:BUART:rx_state_2\/main_5
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1075580p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074662  RISE       1
\UART_VMON:BUART:rx_state_2\/main_5         macrocell90   2303   4243  1075580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_DEBUG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 1075636p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_state_2\/q       macrocell52   1250   1250  1067184  RISE       1
\UART_DEBUG:BUART:tx_state_0\/main_4  macrocell51   2938   4188  1075636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_last\/q
Path End       : \UART_VMON:BUART:rx_state_2\/main_8
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1075650p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_last\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_last\/q          macrocell96   1250   1250  1075650  RISE       1
\UART_VMON:BUART:rx_state_2\/main_8  macrocell90   2923   4173  1075650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DEBUG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 1075663p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067331  RISE       1
\UART_DEBUG:BUART:tx_state_2\/main_2               macrocell52     3970   4160  1075663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DEBUG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_DEBUG:BUART:tx_bitclk\/clock_0
Path slack     : 1075663p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067331  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/main_2                macrocell53     3970   4160  1075663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_last\/q
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1075663p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_last\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_last\/q          macrocell64   1250   1250  1075663  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_5  macrocell58   2910   4160  1075663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_bitclk\/q
Path End       : \UART_DEBUG:BUART:txn\/main_6
Capture Clock  : \UART_DEBUG:BUART:txn\/clock_0
Path slack     : 1075691p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_bitclk\/q  macrocell53   1250   1250  1075691  RISE       1
\UART_DEBUG:BUART:txn\/main_6   macrocell49   2882   4132  1075691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:txn\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_bitclk\/q
Path End       : \UART_DEBUG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 1075691p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_bitclk\/q        macrocell53   1250   1250  1075691  RISE       1
\UART_DEBUG:BUART:tx_state_1\/main_5  macrocell50   2882   4132  1075691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_bitclk\/q
Path End       : \UART_DEBUG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 1075692p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_bitclk\/q        macrocell53   1250   1250  1075691  RISE       1
\UART_DEBUG:BUART:tx_state_0\/main_5  macrocell51   2881   4131  1075692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:tx_bitclk\/q
Path End       : \UART_DEBUG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 1075695p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_bitclk\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:tx_bitclk\/q        macrocell53   1250   1250  1075691  RISE       1
\UART_DEBUG:BUART:tx_state_2\/main_5  macrocell52   2878   4128  1075695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:pollcount_1\/q
Path End       : \UART_VMON:BUART:pollcount_1\/main_2
Capture Clock  : \UART_VMON:BUART:pollcount_1\/clock_0
Path slack     : 1075768p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_1\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:pollcount_1\/q       macrocell93   1250   1250  1069572  RISE       1
\UART_VMON:BUART:pollcount_1\/main_2  macrocell93   2806   4056  1075768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_1\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:pollcount_1\/q
Path End       : \UART_VMON:BUART:rx_state_0\/main_8
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_1\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:pollcount_1\/q      macrocell93   1250   1250  1069572  RISE       1
\UART_VMON:BUART:rx_state_0\/main_8  macrocell87   2787   4037  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:pollcount_1\/q
Path End       : \UART_VMON:BUART:rx_status_3\/main_5
Capture Clock  : \UART_VMON:BUART:rx_status_3\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_1\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:pollcount_1\/q       macrocell93   1250   1250  1069572  RISE       1
\UART_VMON:BUART:rx_status_3\/main_5  macrocell95   2787   4037  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_0\/q
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_0\/q       macrocell55   1250   1250  1068296  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_1  macrocell55   2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_0\/q
Path End       : \UART_DEBUG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_DEBUG:BUART:rx_state_3\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_0\/q       macrocell55   1250   1250  1068296  RISE       1
\UART_DEBUG:BUART:rx_state_3\/main_1  macrocell57   2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_0\/q
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_0\/q       macrocell55   1250   1250  1068296  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_1  macrocell58   2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_3\/q
Path End       : \UART_DEBUG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_DEBUG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_3\/q         macrocell57   1250   1250  1068287  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/main_3  macrocell56   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_3\/q
Path End       : \UART_DEBUG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_DEBUG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_3\/q               macrocell57   1250   1250  1068287  RISE       1
\UART_DEBUG:BUART:rx_state_stop1_reg\/main_2  macrocell60   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_stop1_reg\/clock_0              macrocell60         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_3\/q
Path End       : \UART_DEBUG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_DEBUG:BUART:rx_status_3\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_3\/q        macrocell57   1250   1250  1068287  RISE       1
\UART_DEBUG:BUART:rx_status_3\/main_3  macrocell63   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_3\/q
Path End       : \UART_DEBUG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_DEBUG:BUART:rx_state_0\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_3\/q       macrocell57   1250   1250  1068287  RISE       1
\UART_DEBUG:BUART:rx_state_0\/main_3  macrocell55   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_3\/q
Path End       : \UART_DEBUG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_DEBUG:BUART:rx_state_3\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_3\/q       macrocell57   1250   1250  1068287  RISE       1
\UART_DEBUG:BUART:rx_state_3\/main_3  macrocell57   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_3\/q
Path End       : \UART_DEBUG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_DEBUG:BUART:rx_state_2\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_3\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_3\/q       macrocell57   1250   1250  1068287  RISE       1
\UART_DEBUG:BUART:rx_state_2\/main_3  macrocell58   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_2\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_0\/q
Path End       : \UART_DEBUG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_DEBUG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075808p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_0\/q         macrocell55   1250   1250  1068296  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/main_1  macrocell56   2765   4015  1075808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_load_fifo\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_0\/q
Path End       : \UART_DEBUG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_DEBUG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075808p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_0\/q               macrocell55   1250   1250  1068296  RISE       1
\UART_DEBUG:BUART:rx_state_stop1_reg\/main_1  macrocell60   2765   4015  1075808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_stop1_reg\/clock_0              macrocell60         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_state_0\/q
Path End       : \UART_DEBUG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_DEBUG:BUART:rx_status_3\/clock_0
Path slack     : 1075808p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_state_0\/q        macrocell55   1250   1250  1068296  RISE       1
\UART_DEBUG:BUART:rx_status_3\/main_1  macrocell63   2765   4015  1075808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_load_fifo\/q
Path End       : \UART_VMON:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_VMON:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075908p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3130
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4295
-------------------------------------   ---- 
End-of-path arrival time (ps)           4295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_load_fifo\/q            macrocell88     1250   1250  1072303  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   3045   4295  1075908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:pollcount_0\/q
Path End       : \UART_VMON:BUART:rx_state_0\/main_9
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1075951p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_0\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:pollcount_0\/q      macrocell94   1250   1250  1069756  RISE       1
\UART_VMON:BUART:rx_state_0\/main_9  macrocell87   2622   3872  1075951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:pollcount_0\/q
Path End       : \UART_VMON:BUART:rx_status_3\/main_6
Capture Clock  : \UART_VMON:BUART:rx_status_3\/clock_0
Path slack     : 1075951p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_0\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:pollcount_0\/q       macrocell94   1250   1250  1069756  RISE       1
\UART_VMON:BUART:rx_status_3\/main_6  macrocell95   2622   3872  1075951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:pollcount_0\/q
Path End       : \UART_VMON:BUART:pollcount_1\/main_3
Capture Clock  : \UART_VMON:BUART:pollcount_1\/clock_0
Path slack     : 1075951p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_0\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:pollcount_0\/q       macrocell94   1250   1250  1069756  RISE       1
\UART_VMON:BUART:pollcount_1\/main_3  macrocell93   2622   3872  1075951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_1\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:pollcount_0\/q
Path End       : \UART_VMON:BUART:pollcount_0\/main_2
Capture Clock  : \UART_VMON:BUART:pollcount_0\/clock_0
Path slack     : 1075951p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_0\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:pollcount_0\/q       macrocell94   1250   1250  1069756  RISE       1
\UART_VMON:BUART:pollcount_0\/main_2  macrocell94   2622   3872  1075951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:pollcount_0\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DEBUG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 1076203p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3620
-------------------------------------   ---- 
End-of-path arrival time (ps)           3620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067331  RISE       1
\UART_DEBUG:BUART:tx_state_0\/main_2               macrocell51     3430   3620  1076203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_bitclk_enable\/q
Path End       : \UART_VMON:BUART:rx_state_0\/main_2
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1076255p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_bitclk_enable\/q  macrocell91   1250   1250  1072891  RISE       1
\UART_VMON:BUART:rx_state_0\/main_2   macrocell87   2319   3569  1076255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_bitclk_enable\/q
Path End       : \UART_VMON:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_VMON:BUART:rx_load_fifo\/clock_0
Path slack     : 1076255p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_bitclk_enable\/q   macrocell91   1250   1250  1072891  RISE       1
\UART_VMON:BUART:rx_load_fifo\/main_2  macrocell88   2319   3569  1076255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_bitclk_enable\/q
Path End       : \UART_VMON:BUART:rx_status_3\/main_2
Capture Clock  : \UART_VMON:BUART:rx_status_3\/clock_0
Path slack     : 1076255p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_bitclk_enable\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_bitclk_enable\/q  macrocell91   1250   1250  1072891  RISE       1
\UART_VMON:BUART:rx_status_3\/main_2  macrocell95   2319   3569  1076255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_3\/q
Path End       : \UART_VMON:BUART:rx_state_3\/main_3
Capture Clock  : \UART_VMON:BUART:rx_state_3\/clock_0
Path slack     : 1076255p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_3\/q       macrocell89   1250   1250  1068736  RISE       1
\UART_VMON:BUART:rx_state_3\/main_3  macrocell89   2319   3569  1076255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_3\/q
Path End       : \UART_VMON:BUART:rx_state_2\/main_3
Capture Clock  : \UART_VMON:BUART:rx_state_2\/clock_0
Path slack     : 1076255p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_3\/q       macrocell89   1250   1250  1068736  RISE       1
\UART_VMON:BUART:rx_state_2\/main_3  macrocell90   2319   3569  1076255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_2\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_3\/q
Path End       : \UART_VMON:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_VMON:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076255p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_3\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_3\/q               macrocell89   1250   1250  1068736  RISE       1
\UART_VMON:BUART:rx_state_stop1_reg\/main_2  macrocell92   2319   3569  1076255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_stop1_reg\/clock_0               macrocell92         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_0\/q
Path End       : \UART_VMON:BUART:rx_state_0\/main_1
Capture Clock  : \UART_VMON:BUART:rx_state_0\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_0\/q       macrocell87   1250   1250  1067833  RISE       1
\UART_VMON:BUART:rx_state_0\/main_1  macrocell87   2306   3556  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_0\/q
Path End       : \UART_VMON:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_VMON:BUART:rx_load_fifo\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_0\/q         macrocell87   1250   1250  1067833  RISE       1
\UART_VMON:BUART:rx_load_fifo\/main_1  macrocell88   2306   3556  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_load_fifo\/clock_0                     macrocell88         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_state_0\/q
Path End       : \UART_VMON:BUART:rx_status_3\/main_1
Capture Clock  : \UART_VMON:BUART:rx_status_3\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_state_0\/q        macrocell87   1250   1250  1067833  RISE       1
\UART_VMON:BUART:rx_status_3\/main_1  macrocell95   2306   3556  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:rx_status_3\/q
Path End       : \UART_DEBUG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_DEBUG:BUART:sRX:RxSts\/clock
Path slack     : 1076380p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6454
-------------------------------------   ---- 
End-of-path arrival time (ps)           6454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:rx_status_3\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:rx_status_3\/q       macrocell63    1250   1250  1076380  RISE       1
\UART_DEBUG:BUART:sRX:RxSts\/status_3  statusicell2   5204   6454  1076380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_VMON:BUART:tx_state_0\/main_2
Capture Clock  : \UART_VMON:BUART:tx_state_0\/clock_0
Path slack     : 1076735p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3088
-------------------------------------   ---- 
End-of-path arrival time (ps)           3088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1068420  RISE       1
\UART_VMON:BUART:tx_state_0\/main_2               macrocell83     2898   3088  1076735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_VMON:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_VMON:BUART:tx_bitclk\/clock_0
Path slack     : 1076735p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3088
-------------------------------------   ---- 
End-of-path arrival time (ps)           3088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1068420  RISE       1
\UART_VMON:BUART:tx_bitclk\/main_2                macrocell85     2898   3088  1076735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_bitclk\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_VMON:BUART:tx_state_1\/main_2
Capture Clock  : \UART_VMON:BUART:tx_state_1\/clock_0
Path slack     : 1076739p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3084
-------------------------------------   ---- 
End-of-path arrival time (ps)           3084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1068420  RISE       1
\UART_VMON:BUART:tx_state_1\/main_2               macrocell82     2894   3084  1076739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_VMON:BUART:tx_state_2\/main_2
Capture Clock  : \UART_VMON:BUART:tx_state_2\/clock_0
Path slack     : 1076739p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3084
-------------------------------------   ---- 
End-of-path arrival time (ps)           3084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1068420  RISE       1
\UART_VMON:BUART:tx_state_2\/main_2               macrocell84     2894   3084  1076739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DEBUG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 1076850p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2973
-------------------------------------   ---- 
End-of-path arrival time (ps)           2973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076850  RISE       1
\UART_DEBUG:BUART:tx_state_2\/main_4               macrocell52     2783   2973  1076850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_2\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DEBUG:BUART:txn\/main_5
Capture Clock  : \UART_DEBUG:BUART:txn\/clock_0
Path slack     : 1076852p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2972
-------------------------------------   ---- 
End-of-path arrival time (ps)           2972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076850  RISE       1
\UART_DEBUG:BUART:txn\/main_5                      macrocell49     2782   2972  1076852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:txn\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DEBUG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 1076852p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_DEBUG_IntClock:R#1 vs. UART_DEBUG_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2972
-------------------------------------   ---- 
End-of-path arrival time (ps)           2972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076850  RISE       1
\UART_DEBUG:BUART:tx_state_1\/main_4               macrocell50     2782   2972  1076852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_DEBUG:BUART:tx_state_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_VMON:BUART:txn\/main_5
Capture Clock  : \UART_VMON:BUART:txn\/clock_0
Path slack     : 1077006p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2817
-------------------------------------   ---- 
End-of-path arrival time (ps)           2817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1077006  RISE       1
\UART_VMON:BUART:txn\/main_5                      macrocell81     2627   2817  1077006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:txn\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_VMON:BUART:tx_state_1\/main_4
Capture Clock  : \UART_VMON:BUART:tx_state_1\/clock_0
Path slack     : 1077012p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2811
-------------------------------------   ---- 
End-of-path arrival time (ps)           2811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1077006  RISE       1
\UART_VMON:BUART:tx_state_1\/main_4               macrocell82     2621   2811  1077012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_1\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_VMON:BUART:tx_state_2\/main_4
Capture Clock  : \UART_VMON:BUART:tx_state_2\/clock_0
Path slack     : 1077012p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2811
-------------------------------------   ---- 
End-of-path arrival time (ps)           2811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1077006  RISE       1
\UART_VMON:BUART:tx_state_2\/main_4               macrocell84     2621   2811  1077012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:tx_state_2\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_VMON:BUART:rx_status_3\/q
Path End       : \UART_VMON:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_VMON:BUART:sRX:RxSts\/clock
Path slack     : 1079267p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_VMON_IntClock:R#1 vs. UART_VMON_IntClock:R#2)   1083333
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:rx_status_3\/clock_0                      macrocell95         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_VMON:BUART:rx_status_3\/q       macrocell95    1250   1250  1079267  RISE       1
\UART_VMON:BUART:sRX:RxSts\/status_3  statusicell6   2316   3566  1079267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_VMON:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SAKURA_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 1648400p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17767
-------------------------------------   ----- 
End-of-path arrival time (ps)           17767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q           macrocell116    1250   1250  1648400  RISE       1
\SAKURA_SPIM:BSPIM:tx_status_0\/main_0  macrocell36     8623   9873  1648400  RISE       1
\SAKURA_SPIM:BSPIM:tx_status_0\/q       macrocell36     3350  13223  1648400  RISE       1
\SAKURA_SPIM:BSPIM:TxStsReg\/status_0   statusicell11   4544  17767  1648400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:TxStsReg\/clock                         statusicell11       0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SAKURA_SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SAKURA_SPIM:BSPIM:RxStsReg\/clock
Path slack     : 1648687p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17480
-------------------------------------   ----- 
End-of-path arrival time (ps)           17480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell12   3580   3580  1648687  RISE       1
\SAKURA_SPIM:BSPIM:rx_status_6\/main_5          macrocell38      6030   9610  1648687  RISE       1
\SAKURA_SPIM:BSPIM:rx_status_6\/q               macrocell38      3350  12960  1648687  RISE       1
\SAKURA_SPIM:BSPIM:RxStsReg\/status_6           statusicell12    4519  17480  1648687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:RxStsReg\/clock                         statusicell12       0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1649766p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1660657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10891
-------------------------------------   ----- 
End-of-path arrival time (ps)           10891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q            macrocell116     1250   1250  1648400  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell12   9641  10891  1649766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1649996p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -2850
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13820
-------------------------------------   ----- 
End-of-path arrival time (ps)           13820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_3   count7cell       1940   1940  1649996  RISE       1
\SAKURA_SPIM:BSPIM:load_rx_data\/main_1  macrocell35      4588   6528  1649996  RISE       1
\SAKURA_SPIM:BSPIM:load_rx_data\/q       macrocell35      3350   9878  1649996  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell12   3943  13820  1649996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1651394p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1660657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q            macrocell118     1250   1250  1651394  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell12   8013   9263  1651394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : Net_186/main_0
Capture Clock  : Net_186/clock_0
Path slack     : 1651703p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11454
-------------------------------------   ----- 
End-of-path arrival time (ps)           11454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q  macrocell116   1250   1250  1648400  RISE       1
Net_186/main_0                 macrocell119  10204  11454  1651703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_186/clock_0                                            macrocell119        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : Net_185/main_0
Capture Clock  : Net_185/clock_0
Path slack     : 1651703p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11454
-------------------------------------   ----- 
End-of-path arrival time (ps)           11454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q  macrocell116   1250   1250  1648400  RISE       1
Net_185/main_0                 macrocell123  10204  11454  1651703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell123        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1652587p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1660657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8069
-------------------------------------   ---- 
End-of-path arrival time (ps)           8069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q            macrocell117     1250   1250  1652538  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell12   6819   8069  1652587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SAKURA_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1652668p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q          macrocell116   1250   1250  1648400  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/main_0  macrocell122   9239  10489  1652668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/clock_0                     macrocell122        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : Net_183/main_1
Capture Clock  : Net_183/clock_0
Path slack     : 1653284p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9873
-------------------------------------   ---- 
End-of-path arrival time (ps)           9873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q  macrocell116   1250   1250  1648400  RISE       1
Net_183/main_1                 macrocell115   8623   9873  1653284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : Net_186/main_2
Capture Clock  : Net_186/clock_0
Path slack     : 1653319p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9838
-------------------------------------   ---- 
End-of-path arrival time (ps)           9838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q  macrocell118   1250   1250  1651394  RISE       1
Net_186/main_2                 macrocell119   8588   9838  1653319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_186/clock_0                                            macrocell119        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : Net_185/main_2
Capture Clock  : Net_185/clock_0
Path slack     : 1653319p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9838
-------------------------------------   ---- 
End-of-path arrival time (ps)           9838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q  macrocell118   1250   1250  1651394  RISE       1
Net_185/main_2                 macrocell123   8588   9838  1653319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell123        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : \SAKURA_SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SAKURA_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1653345p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9812
-------------------------------------   ---- 
End-of-path arrival time (ps)           9812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q          macrocell118   1250   1250  1651394  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/main_2  macrocell122   8562   9812  1653345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/clock_0                     macrocell122        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SAKURA_SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SAKURA_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 1653983p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12184
-------------------------------------   ----- 
End-of-path arrival time (ps)           12184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_3   count7cell      1940   1940  1649996  RISE       1
\SAKURA_SPIM:BSPIM:load_rx_data\/main_1  macrocell35     4588   6528  1649996  RISE       1
\SAKURA_SPIM:BSPIM:load_rx_data\/q       macrocell35     3350   9878  1649996  RISE       1
\SAKURA_SPIM:BSPIM:TxStsReg\/status_3    statusicell11   2306  12184  1653983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:TxStsReg\/clock                         statusicell11       0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1654163p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8994
-------------------------------------   ---- 
End-of-path arrival time (ps)           8994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q         macrocell116   1250   1250  1648400  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_0  macrocell120   7744   8994  1654163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1654163p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8994
-------------------------------------   ---- 
End-of-path arrival time (ps)           8994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q        macrocell116   1250   1250  1648400  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_0  macrocell121   7744   8994  1654163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1654722p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8435
-------------------------------------   ---- 
End-of-path arrival time (ps)           8435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q       macrocell116   1250   1250  1648400  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_0  macrocell116   7185   8435  1654722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1654722p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8435
-------------------------------------   ---- 
End-of-path arrival time (ps)           8435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q       macrocell116   1250   1250  1648400  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_0  macrocell117   7185   8435  1654722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_2\/q
Path End       : \SAKURA_SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SAKURA_SPIM:BSPIM:state_0\/clock_0
Path slack     : 1654722p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8435
-------------------------------------   ---- 
End-of-path arrival time (ps)           8435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_2\/q       macrocell116   1250   1250  1648400  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/main_0  macrocell118   7185   8435  1654722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1654834p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8323
-------------------------------------   ---- 
End-of-path arrival time (ps)           8323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  1654834  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_8              macrocell116     4743   8323  1654834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1654834p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8323
-------------------------------------   ---- 
End-of-path arrival time (ps)           8323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  1654834  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_8              macrocell117     4743   8323  1654834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SAKURA_SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SAKURA_SPIM:BSPIM:state_0\/clock_0
Path slack     : 1654834p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8323
-------------------------------------   ---- 
End-of-path arrival time (ps)           8323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  1654834  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/main_3              macrocell118     4743   8323  1654834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_183/main_4
Capture Clock  : Net_183/clock_0
Path slack     : 1654902p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell12   5360   5360  1654902  RISE       1
Net_183/main_4                         macrocell115     2894   8254  1654902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : Net_186/main_1
Capture Clock  : Net_186/clock_0
Path slack     : 1655070p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q  macrocell117   1250   1250  1652538  RISE       1
Net_186/main_1                 macrocell119   6837   8087  1655070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_186/clock_0                                            macrocell119        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : Net_185/main_1
Capture Clock  : Net_185/clock_0
Path slack     : 1655070p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q  macrocell117   1250   1250  1652538  RISE       1
Net_185/main_1                 macrocell123   6837   8087  1655070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell123        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : \SAKURA_SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SAKURA_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1655079p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8077
-------------------------------------   ---- 
End-of-path arrival time (ps)           8077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q          macrocell117   1250   1250  1652538  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/main_1  macrocell122   6827   8077  1655079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/clock_0                     macrocell122        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1655120p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8037
-------------------------------------   ---- 
End-of-path arrival time (ps)           8037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  1649996  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_4      macrocell116   6097   8037  1655120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1655120p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8037
-------------------------------------   ---- 
End-of-path arrival time (ps)           8037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  1649996  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_4      macrocell117   6097   8037  1655120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1655543p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  1650262  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_7      macrocell116   5674   7614  1655543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1655543p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  1650262  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_7      macrocell117   5674   7614  1655543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1656629p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  1649996  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_4    macrocell120   4588   6528  1656629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_3
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1656629p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  1649996  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_4     macrocell121   4588   6528  1656629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:cnt_enable\/q
Path End       : \SAKURA_SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SAKURA_SPIM:BSPIM:BitCounter\/clock
Path slack     : 1656844p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -4060
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1662607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/clock_0                     macrocell122        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:cnt_enable\/q       macrocell122   1250   1250  1656844  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/enable  count7cell     4512   5762  1656844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1656895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  1650262  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_7    macrocell120   4322   6262  1656895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_0
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1656895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  1650262  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_7     macrocell121   4322   6262  1656895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : Net_183/main_2
Capture Clock  : Net_183/clock_0
Path slack     : 1657421p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q  macrocell117   1250   1250  1652538  RISE       1
Net_183/main_2                 macrocell115   4485   5735  1657421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1657722p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  1651210  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_6      macrocell116   3494   5434  1657722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1657722p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  1651210  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_6      macrocell117   3494   5434  1657722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : Net_183/main_3
Capture Clock  : Net_183/clock_0
Path slack     : 1657837p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q  macrocell118   1250   1250  1651394  RISE       1
Net_183/main_3                 macrocell115   4070   5320  1657837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1657843p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  1651210  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_6    macrocell120   3374   5314  1657843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_1
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1657843p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  1651210  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_6     macrocell121   3374   5314  1657843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1657855p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  1651222  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_3    macrocell120   3361   5301  1657855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1657855p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  1651222  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_3     macrocell121   3361   5301  1657855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1657864p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  1651231  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_5    macrocell120   3353   5293  1657864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1657864p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  1651231  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_5     macrocell121   3353   5293  1657864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1657870p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  1651222  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_3      macrocell116   3347   5287  1657870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_4
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1657870p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  1651222  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_3      macrocell117   3347   5287  1657870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1657876p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  1651231  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_5      macrocell116   3341   5281  1657876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_2
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1657876p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  1651231  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_5      macrocell117   3341   5281  1657876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1658080p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q         macrocell118   1250   1250  1651394  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_2  macrocell120   3827   5077  1658080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1658080p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q        macrocell118   1250   1250  1651394  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_2  macrocell121   3827   5077  1658080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1658080p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q       macrocell118   1250   1250  1651394  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_2  macrocell116   3827   5077  1658080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1658080p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q       macrocell118   1250   1250  1651394  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_2  macrocell117   3827   5077  1658080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_0\/q
Path End       : \SAKURA_SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SAKURA_SPIM:BSPIM:state_0\/clock_0
Path slack     : 1658080p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_0\/q       macrocell118   1250   1250  1651394  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/main_2  macrocell118   3827   5077  1658080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_183/q
Path End       : Net_183/main_0
Capture Clock  : Net_183/clock_0
Path slack     : 1658129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1

Data path
pin name        model name    delay     AT    slack  edge  Fanout
--------------  ------------  -----  -----  -------  ----  ------
Net_183/q       macrocell115   1250   1250  1658129  RISE       1
Net_183/main_0  macrocell115   3778   5028  1658129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:ld_ident\/q
Path End       : Net_183/main_10
Capture Clock  : Net_183/clock_0
Path slack     : 1658203p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:ld_ident\/q  macrocell121   1250   1250  1658203  RISE       1
Net_183/main_10                 macrocell115   3704   4954  1658203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_3
Path End       : Net_183/main_6
Capture Clock  : Net_183/clock_0
Path slack     : 1658552p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  1649996  RISE       1
Net_183/main_6                          macrocell115   2665   4605  1658552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_1
Path End       : Net_183/main_8
Capture Clock  : Net_183/clock_0
Path slack     : 1658581p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  1651210  RISE       1
Net_183/main_8                          macrocell115   2636   4576  1658581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:cnt_enable\/q
Path End       : \SAKURA_SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SAKURA_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1658746p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/clock_0                     macrocell122        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:cnt_enable\/q       macrocell122   1250   1250  1656844  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/main_3  macrocell122   3161   4411  1658746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:cnt_enable\/clock_0                     macrocell122        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_4
Path End       : Net_183/main_5
Capture Clock  : Net_183/clock_0
Path slack     : 1658885p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  1651222  RISE       1
Net_183/main_5                          macrocell115   2332   4272  1658885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_0
Path End       : Net_183/main_9
Capture Clock  : Net_183/clock_0
Path slack     : 1658891p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  1650262  RISE       1
Net_183/main_9                          macrocell115   2326   4266  1658891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:BitCounter\/count_2
Path End       : Net_183/main_7
Capture Clock  : Net_183/clock_0
Path slack     : 1658905p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  1651231  RISE       1
Net_183/main_7                          macrocell115   2312   4252  1658905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_183/clock_0                                            macrocell115        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:ld_ident\/q
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1659129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:ld_ident\/q      macrocell121   1250   1250  1658203  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_9  macrocell116   2777   4027  1659129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:ld_ident\/q
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1659129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:ld_ident\/q      macrocell121   1250   1250  1658203  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_9  macrocell117   2777   4027  1659129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:ld_ident\/q
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1659136p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:ld_ident\/q       macrocell121   1250   1250  1658203  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_8  macrocell121   2771   4021  1659136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1659307p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q         macrocell117   1250   1250  1652538  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_1  macrocell120   2599   3849  1659307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : \SAKURA_SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SAKURA_SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1659307p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q        macrocell117   1250   1250  1652538  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/main_1  macrocell121   2599   3849  1659307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:ld_ident\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : \SAKURA_SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SAKURA_SPIM:BSPIM:state_2\/clock_0
Path slack     : 1659310p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q       macrocell117   1250   1250  1652538  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/main_1  macrocell116   2597   3847  1659310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_2\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : \SAKURA_SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SAKURA_SPIM:BSPIM:state_1\/clock_0
Path slack     : 1659310p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q       macrocell117   1250   1250  1652538  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/main_1  macrocell117   2597   3847  1659310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:state_1\/q
Path End       : \SAKURA_SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SAKURA_SPIM:BSPIM:state_0\/clock_0
Path slack     : 1659310p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_1\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:state_1\/q       macrocell117   1250   1250  1652538  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/main_1  macrocell118   2597   3847  1659310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:state_0\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SAKURA_SPIM:BSPIM:load_cond\/q
Path End       : \SAKURA_SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SAKURA_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1659589p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SAKURA_SPIM:BSPIM:load_cond\/q       macrocell120   1250   1250  1659589  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/main_8  macrocell120   2318   3568  1659589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SAKURA_SPIM:BSPIM:load_cond\/clock_0                      macrocell120        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186/q
Path End       : Net_186/main_3
Capture Clock  : Net_186/clock_0
Path slack     : 1659607p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_186/clock_0                                            macrocell119        0      0  RISE       1

Data path
pin name        model name    delay     AT    slack  edge  Fanout
--------------  ------------  -----  -----  -------  ----  ------
Net_186/q       macrocell119   1250   1250  1659607  RISE       1
Net_186/main_3  macrocell119   2300   3550  1659607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_186/clock_0                                            macrocell119        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_185/q
Path End       : Net_185/main_3
Capture Clock  : Net_185/clock_0
Path slack     : 1659612p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SAKURA_SPIM_IntClock:R#1 vs. SAKURA_SPIM_IntClock:R#2)   1666667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell123        0      0  RISE       1

Data path
pin name        model name    delay     AT    slack  edge  Fanout
--------------  ------------  -----  -----  -------  ----  ------
Net_185/q       macrocell123   1250   1250  1659612  RISE       1
Net_185/main_3  macrocell123   2295   3545  1659612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_185/clock_0                                            macrocell123        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_4
Path End       : \PERI_SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \PERI_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 4981093p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18407
-------------------------------------   ----- 
End-of-path arrival time (ps)           18407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_4   count7cell     1940   1940  4981093  RISE       1
\PERI_SPIM:BSPIM:load_rx_data\/main_0  macrocell26    4596   6536  4981093  RISE       1
\PERI_SPIM:BSPIM:load_rx_data\/q       macrocell26    3350   9886  4981093  RISE       1
\PERI_SPIM:BSPIM:TxStsReg\/status_3    statusicell7   8521  18407  4981093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:TxStsReg\/clock                           statusicell7        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_4
Path End       : \PERI_SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \PERI_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4981588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -2850
--------------------------------------------   ------- 
End-of-path required time (ps)                 4997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15562
-------------------------------------   ----- 
End-of-path arrival time (ps)           15562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_4   count7cell       1940   1940  4981093  RISE       1
\PERI_SPIM:BSPIM:load_rx_data\/main_0  macrocell26      4596   6536  4981093  RISE       1
\PERI_SPIM:BSPIM:load_rx_data\/q       macrocell26      3350   9886  4981093  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell10   5676  15562  4981588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : \PERI_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \PERI_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4985215p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -8480
--------------------------------------------   ------- 
End-of-path required time (ps)                 4991520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q            macrocell98      1250   1250  4985215  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell10   5055   6305  4985215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : \PERI_SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \PERI_SPIM:BSPIM:TxStsReg\/clock
Path slack     : 4985913p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13587
-------------------------------------   ----- 
End-of-path arrival time (ps)           13587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q           macrocell98    1250   1250  4985215  RISE       1
\PERI_SPIM:BSPIM:tx_status_0\/main_0  macrocell27    5308   6558  4985913  RISE       1
\PERI_SPIM:BSPIM:tx_status_0\/q       macrocell27    3350   9908  4985913  RISE       1
\PERI_SPIM:BSPIM:TxStsReg\/status_0   statusicell7   3678  13587  4985913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:TxStsReg\/clock                           statusicell7        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \PERI_SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \PERI_SPIM:BSPIM:RxStsReg\/clock
Path slack     : 4986463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13037
-------------------------------------   ----- 
End-of-path arrival time (ps)           13037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell10   3580   3580  4986463  RISE       1
\PERI_SPIM:BSPIM:rx_status_6\/main_5          macrocell29      3801   7381  4986463  RISE       1
\PERI_SPIM:BSPIM:rx_status_6\/q               macrocell29      3350  10731  4986463  RISE       1
\PERI_SPIM:BSPIM:RxStsReg\/status_6           statusicell8     2306  13037  4986463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:RxStsReg\/clock                           statusicell8        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : \PERI_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \PERI_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4986838p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -8480
--------------------------------------------   ------- 
End-of-path required time (ps)                 4991520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q            macrocell99      1250   1250  4986395  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell10   3432   4682  4986838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : \PERI_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \PERI_SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4987187p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -8480
--------------------------------------------   ------- 
End-of-path required time (ps)                 4991520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q            macrocell100     1250   1250  4986621  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell10   3083   4333  4987187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_20/main_4
Capture Clock  : Net_20/clock_0
Path slack     : 4987441p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9049
-------------------------------------   ---- 
End-of-path arrival time (ps)           9049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                             model name      delay     AT    slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell10   5360   5360  4987441  RISE       1
Net_20/main_4                        macrocell97      3689   9049  4987441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell97         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : Net_89/main_0
Capture Clock  : Net_89/clock_0
Path slack     : 4988868p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7622
-------------------------------------   ---- 
End-of-path arrival time (ps)           7622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q  macrocell98    1250   1250  4985215  RISE       1
Net_89/main_0                macrocell101   6372   7622  4988868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell101        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4988868p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7622
-------------------------------------   ---- 
End-of-path arrival time (ps)           7622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q          macrocell98    1250   1250  4985215  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_0  macrocell103   6372   7622  4988868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:cnt_enable\/q
Path End       : \PERI_SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \PERI_SPIM:BSPIM:BitCounter\/clock
Path slack     : 4988877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -4060
--------------------------------------------   ------- 
End-of-path required time (ps)                 4995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7063
-------------------------------------   ---- 
End-of-path arrival time (ps)           7063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:cnt_enable\/q       macrocell103   1250   1250  4988877  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/enable  count7cell     5813   7063  4988877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \PERI_SPIM:BSPIM:state_2\/main_8
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4988946p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7544
-------------------------------------   ---- 
End-of-path arrival time (ps)           7544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  4988946  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_8              macrocell98      3964   7544  4988946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \PERI_SPIM:BSPIM:state_1\/main_8
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4988946p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7544
-------------------------------------   ---- 
End-of-path arrival time (ps)           7544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  4988946  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_8              macrocell99      3964   7544  4988946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \PERI_SPIM:BSPIM:state_0\/main_8
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4989385p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7105
-------------------------------------   ---- 
End-of-path arrival time (ps)           7105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:sR8:Dp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  4988946  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_8              macrocell100     3525   7105  4989385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_4
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4989394p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  4981093  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_3   macrocell103   5156   7096  4989394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : \PERI_SPIM:BSPIM:state_0\/main_0
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4989637p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q       macrocell98    1250   1250  4985215  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_0  macrocell100   5603   6853  4989637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4989637p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q         macrocell98    1250   1250  4985215  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_0  macrocell102   5603   6853  4989637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : Net_20/main_1
Capture Clock  : Net_20/clock_0
Path slack     : 4989932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q  macrocell98   1250   1250  4985215  RISE       1
Net_20/main_1                macrocell97   5308   6558  4989932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell97         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_3
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_4
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4989965p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6525
-------------------------------------   ---- 
End-of-path arrival time (ps)           6525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  4981123  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_4   macrocell103   4585   6525  4989965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_3
Path End       : \PERI_SPIM:BSPIM:state_0\/main_4
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4990014p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  4981123  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_4      macrocell100   4536   6476  4990014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_3
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4990014p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  4981123  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_4    macrocell102   4536   6476  4990014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:cnt_enable\/q
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_8
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4990187p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:cnt_enable\/q       macrocell103   1250   1250  4988877  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_8  macrocell103   5053   6303  4990187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : Net_20/main_2
Capture Clock  : Net_20/clock_0
Path slack     : 4990414p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q  macrocell99   1250   1250  4986395  RISE       1
Net_20/main_2                macrocell97   4826   6076  4990414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell97         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : Net_20/main_3
Capture Clock  : Net_20/clock_0
Path slack     : 4990639p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5851
-------------------------------------   ---- 
End-of-path arrival time (ps)           5851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  4986621  RISE       1
Net_20/main_3                macrocell97    4601   5851  4990639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell97         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_1
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_6
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4990700p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  4981848  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_6   macrocell103   3850   5790  4990700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_0
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_7
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4990832p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5658
-------------------------------------   ---- 
End-of-path arrival time (ps)           5658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  4981985  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_7   macrocell103   3718   5658  4990832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_2
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_5
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4990906p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  4982066  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_5   macrocell103   3644   5584  4990906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_3
Path End       : \PERI_SPIM:BSPIM:state_2\/main_4
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4990975p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  4981123  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_4      macrocell98   3575   5515  4990975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_3
Path End       : \PERI_SPIM:BSPIM:state_1\/main_4
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4990975p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  4981123  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_4      macrocell99   3575   5515  4990975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : Net_89/main_1
Capture Clock  : Net_89/clock_0
Path slack     : 4991014p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q  macrocell99    1250   1250  4986395  RISE       1
Net_89/main_1                macrocell101   4226   5476  4991014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell101        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4991014p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q          macrocell99    1250   1250  4986395  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_1  macrocell103   4226   5476  4991014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : Net_89/main_2
Capture Clock  : Net_89/clock_0
Path slack     : 4991245p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  4986621  RISE       1
Net_89/main_2                macrocell101   3995   5245  4991245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell101        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : \PERI_SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \PERI_SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 4991245p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q          macrocell100   1250   1250  4986621  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/main_2  macrocell103   3995   5245  4991245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:cnt_enable\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20/q
Path End       : Net_20/main_0
Capture Clock  : Net_20/clock_0
Path slack     : 4991460p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell97         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_20/q       macrocell97   1250   1250  4991460  RISE       1
Net_20/main_0  macrocell97   3780   5030  4991460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell97         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_0
Path End       : \PERI_SPIM:BSPIM:state_2\/main_7
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4991605p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  4981985  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_7      macrocell98   2945   4885  4991605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_0
Path End       : \PERI_SPIM:BSPIM:state_1\/main_7
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4991605p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  4981985  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_7      macrocell99   2945   4885  4991605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : Net_94/main_0
Capture Clock  : Net_94/clock_0
Path slack     : 4991607p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q  macrocell98   1250   1250  4985215  RISE       1
Net_94/main_0                macrocell48   3633   4883  4991607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_94/clock_0                                             macrocell48         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : \PERI_SPIM:BSPIM:state_2\/main_0
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4991607p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q       macrocell98   1250   1250  4985215  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_0  macrocell98   3633   4883  4991607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_2\/q
Path End       : \PERI_SPIM:BSPIM:state_1\/main_0
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4991607p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_2\/q       macrocell98   1250   1250  4985215  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_0  macrocell99   3633   4883  4991607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_0
Path End       : \PERI_SPIM:BSPIM:state_0\/main_7
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4991618p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  4981985  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_7      macrocell100   2932   4872  4991618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_0
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4991618p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  4981985  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_7    macrocell102   2932   4872  4991618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_4
Path End       : \PERI_SPIM:BSPIM:state_2\/main_3
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4991722p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  4981093  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_3      macrocell98   2828   4768  4991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_4
Path End       : \PERI_SPIM:BSPIM:state_1\/main_3
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4991722p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  4981093  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_3      macrocell99   2828   4768  4991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_4
Path End       : \PERI_SPIM:BSPIM:state_0\/main_3
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4991747p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  4981093  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_3      macrocell100   2803   4743  4991747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_4
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4991747p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  4981093  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_3    macrocell102   2803   4743  4991747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_1
Path End       : \PERI_SPIM:BSPIM:state_0\/main_6
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4991750p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  4981848  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_6      macrocell100   2800   4740  4991750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_1
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4991750p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  4981848  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_6    macrocell102   2800   4740  4991750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_1
Path End       : \PERI_SPIM:BSPIM:state_2\/main_6
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4991755p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  4981848  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_6      macrocell98   2795   4735  4991755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_1
Path End       : \PERI_SPIM:BSPIM:state_1\/main_6
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4991755p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  4981848  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_6      macrocell99   2795   4735  4991755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : Net_94/main_1
Capture Clock  : Net_94/clock_0
Path slack     : 4991818p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q  macrocell99   1250   1250  4986395  RISE       1
Net_94/main_1                macrocell48   3422   4672  4991818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_94/clock_0                                             macrocell48         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : \PERI_SPIM:BSPIM:state_2\/main_1
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4991818p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q       macrocell99   1250   1250  4986395  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_1  macrocell98   3422   4672  4991818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : \PERI_SPIM:BSPIM:state_1\/main_1
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4991818p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q       macrocell99   1250   1250  4986395  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_1  macrocell99   3422   4672  4991818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : \PERI_SPIM:BSPIM:state_0\/main_1
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4991931p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q       macrocell99    1250   1250  4986395  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_1  macrocell100   3309   4559  4991931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_1\/q
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4991931p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_1\/q         macrocell99    1250   1250  4986395  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_1  macrocell102   3309   4559  4991931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_2
Path End       : \PERI_SPIM:BSPIM:state_2\/main_5
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4991935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  4982066  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_5      macrocell98   2615   4555  4991935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_2
Path End       : \PERI_SPIM:BSPIM:state_1\/main_5
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4991935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  4982066  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_5      macrocell99   2615   4555  4991935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_2
Path End       : \PERI_SPIM:BSPIM:state_0\/main_5
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4991943p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  4982066  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_5      macrocell100   2607   4547  4991943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:BitCounter\/count_2
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4991943p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  4982066  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_5    macrocell102   2607   4547  4991943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : \PERI_SPIM:BSPIM:state_0\/main_2
Capture Clock  : \PERI_SPIM:BSPIM:state_0\/clock_0
Path slack     : 4992165p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  4986621  RISE       1
\PERI_SPIM:BSPIM:state_0\/main_2  macrocell100   3075   4325  4992165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4992165p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q         macrocell100   1250   1250  4986621  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_2  macrocell102   3075   4325  4992165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : Net_94/main_2
Capture Clock  : Net_94/clock_0
Path slack     : 4992314p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  4986621  RISE       1
Net_94/main_2                macrocell48    2926   4176  4992314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_94/clock_0                                             macrocell48         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : \PERI_SPIM:BSPIM:state_2\/main_2
Capture Clock  : \PERI_SPIM:BSPIM:state_2\/clock_0
Path slack     : 4992314p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  4986621  RISE       1
\PERI_SPIM:BSPIM:state_2\/main_2  macrocell98    2926   4176  4992314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_2\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:state_0\/q
Path End       : \PERI_SPIM:BSPIM:state_1\/main_2
Capture Clock  : \PERI_SPIM:BSPIM:state_1\/clock_0
Path slack     : 4992314p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_0\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  4986621  RISE       1
\PERI_SPIM:BSPIM:state_1\/main_2  macrocell99    2926   4176  4992314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:state_1\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PERI_SPIM:BSPIM:load_cond\/q
Path End       : \PERI_SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \PERI_SPIM:BSPIM:load_cond\/clock_0
Path slack     : 4992933p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\PERI_SPIM:BSPIM:load_cond\/q       macrocell102   1250   1250  4992933  RISE       1
\PERI_SPIM:BSPIM:load_cond\/main_8  macrocell102   2307   3557  4992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PERI_SPIM:BSPIM:load_cond\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_89/q
Path End       : Net_89/main_3
Capture Clock  : Net_89/clock_0
Path slack     : 4992945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell101        0      0  RISE       1

Data path
pin name       model name    delay     AT    slack  edge  Fanout
-------------  ------------  -----  -----  -------  ----  ------
Net_89/q       macrocell101   1250   1250  4992945  RISE       1
Net_89/main_3  macrocell101   2295   3545  4992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell101        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_GPS:BUART:sRX:RxBitCounter\/clock
Path slack     : 12999736p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13015473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15737
-------------------------------------   ----- 
End-of-path arrival time (ps)           15737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q     macrocell70   1250   1250  12999736  RISE       1
\UART_GPS:BUART:rx_counter_load\/main_0  macrocell14   8879  10129  12999736  RISE       1
\UART_GPS:BUART:rx_counter_load\/q       macrocell14   3350  13479  12999736  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/load   count7cell    2258  15737  12999736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13000215p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14428
-------------------------------------   ----- 
End-of-path arrival time (ps)           14428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_0\/q                      macrocell67     1250   1250  13000215  RISE       1
\UART_GPS:BUART:counter_load_not\/main_1           macrocell11     7519   8769  13000215  RISE       1
\UART_GPS:BUART:counter_load_not\/q                macrocell11     3350  12119  13000215  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2309  14428  13000215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_GPS:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_GPS:BUART:sTX:TxSts\/clock
Path slack     : 13000240p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13020333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20093
-------------------------------------   ----- 
End-of-path arrival time (ps)           20093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13000240  RISE       1
\UART_GPS:BUART:tx_status_0\/main_3                 macrocell12     7605  11185  13000240  RISE       1
\UART_GPS:BUART:tx_status_0\/q                      macrocell12     3350  14535  13000240  RISE       1
\UART_GPS:BUART:sTX:TxSts\/status_0                 statusicell3    5559  20093  13000240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13005399p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9425
-------------------------------------   ---- 
End-of-path arrival time (ps)           9425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q         macrocell70     1250   1250  12999736  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   8175   9425  13005399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_GPS:BUART:tx_state_0\/main_3
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 13006139p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11185
-------------------------------------   ----- 
End-of-path arrival time (ps)           11185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13000240  RISE       1
\UART_GPS:BUART:tx_state_0\/main_3                  macrocell67     7605  11185  13006139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_GPS:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13006190p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8633
-------------------------------------   ---- 
End-of-path arrival time (ps)           8633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_0\/q                macrocell67     1250   1250  13000215  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   7383   8633  13006190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_0
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13007187p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10137
-------------------------------------   ----- 
End-of-path arrival time (ps)           10137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q  macrocell70   1250   1250  12999736  RISE       1
\UART_GPS:BUART:rx_state_0\/main_0    macrocell71   8887  10137  13007187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_state_3\/main_0
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 13007187p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10137
-------------------------------------   ----- 
End-of-path arrival time (ps)           10137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q  macrocell70   1250   1250  12999736  RISE       1
\UART_GPS:BUART:rx_state_3\/main_0    macrocell73   8887  10137  13007187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_0
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13007187p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10137
-------------------------------------   ----- 
End-of-path arrival time (ps)           10137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q  macrocell70   1250   1250  12999736  RISE       1
\UART_GPS:BUART:rx_state_2\/main_0    macrocell74   8887  10137  13007187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13007194p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10129
-------------------------------------   ----- 
End-of-path arrival time (ps)           10129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q  macrocell70   1250   1250  12999736  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_0  macrocell72   8879  10129  13007194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_GPS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13007194p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10129
-------------------------------------   ----- 
End-of-path arrival time (ps)           10129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q        macrocell70   1250   1250  12999736  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/main_0  macrocell76   8879  10129  13007194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/clock_0                macrocell76         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_0
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 13007194p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10129
-------------------------------------   ----- 
End-of-path arrival time (ps)           10129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q  macrocell70   1250   1250  12999736  RISE       1
\UART_GPS:BUART:rx_status_3\/main_0   macrocell79   8879  10129  13007194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13007353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q                macrocell71     1250   1250  13004980  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   6220   7470  13007353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_GPS:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_GPS:BUART:sRX:RxSts\/clock
Path slack     : 13007558p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13020333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12775
-------------------------------------   ----- 
End-of-path arrival time (ps)           12775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13007558  RISE       1
\UART_GPS:BUART:rx_status_4\/main_1                 macrocell16     2906   6486  13007558  RISE       1
\UART_GPS:BUART:rx_status_4\/q                      macrocell16     3350   9836  13007558  RISE       1
\UART_GPS:BUART:sRX:RxSts\/status_4                 statusicell4    2939  12775  13007558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:tx_state_1\/main_1
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 13008554p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8769
-------------------------------------   ---- 
End-of-path arrival time (ps)           8769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_0\/q       macrocell67   1250   1250  13000215  RISE       1
\UART_GPS:BUART:tx_state_1\/main_1  macrocell66   7519   8769  13008554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:tx_state_2\/main_1
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 13008554p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8769
-------------------------------------   ---- 
End-of-path arrival time (ps)           8769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_0\/q       macrocell67   1250   1250  13000215  RISE       1
\UART_GPS:BUART:tx_state_2\/main_1  macrocell68   7519   8769  13008554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:txn\/main_2
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 13008567p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8756
-------------------------------------   ---- 
End-of-path arrival time (ps)           8756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_0\/q  macrocell67   1250   1250  13000215  RISE       1
\UART_GPS:BUART:txn\/main_2    macrocell65   7506   8756  13008567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell65         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13008843p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q   macrocell75   1250   1250  13008843  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_2  macrocell72   7231   8481  13008843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_2
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 13008843p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q  macrocell75   1250   1250  13008843  RISE       1
\UART_GPS:BUART:rx_status_3\/main_2  macrocell79   7231   8481  13008843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_2
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13008865p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8458
-------------------------------------   ---- 
End-of-path arrival time (ps)           8458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q  macrocell75   1250   1250  13008843  RISE       1
\UART_GPS:BUART:rx_state_0\/main_2   macrocell71   7208   8458  13008865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:rx_state_3\/main_2
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 13008865p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8458
-------------------------------------   ---- 
End-of-path arrival time (ps)           8458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q  macrocell75   1250   1250  13008843  RISE       1
\UART_GPS:BUART:rx_state_3\/main_2   macrocell73   7208   8458  13008865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_2
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13008865p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8458
-------------------------------------   ---- 
End-of-path arrival time (ps)           8458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q  macrocell75   1250   1250  13008843  RISE       1
\UART_GPS:BUART:rx_state_2\/main_2   macrocell74   7208   8458  13008865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:tx_state_0\/main_0
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 13008991p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_1\/q       macrocell66   1250   1250  13003092  RISE       1
\UART_GPS:BUART:tx_state_0\/main_0  macrocell67   7083   8333  13008991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_GPS:BUART:tx_bitclk\/clock_0
Path slack     : 13008991p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_1\/q      macrocell66   1250   1250  13003092  RISE       1
\UART_GPS:BUART:tx_bitclk\/main_0  macrocell69   7083   8333  13008991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_6
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13008996p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                          macrocell78   1250   1250  13007274  RISE       1
\UART_GPS:BUART:rx_state_0\/main_6  macrocell71   7078   8328  13008996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_6
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 13009006p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8317
-------------------------------------   ---- 
End-of-path arrival time (ps)           8317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                           macrocell78   1250   1250  13007274  RISE       1
\UART_GPS:BUART:rx_status_3\/main_6  macrocell79   7067   8317  13009006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_bitclk\/q
Path End       : \UART_GPS:BUART:txn\/main_6
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 13009017p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_bitclk\/q  macrocell69   1250   1250  13009017  RISE       1
\UART_GPS:BUART:txn\/main_6   macrocell65   7057   8307  13009017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell65         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_bitclk\/q
Path End       : \UART_GPS:BUART:tx_state_1\/main_5
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 13009025p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8299
-------------------------------------   ---- 
End-of-path arrival time (ps)           8299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_bitclk\/q        macrocell69   1250   1250  13009017  RISE       1
\UART_GPS:BUART:tx_state_1\/main_5  macrocell66   7049   8299  13009025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_bitclk\/q
Path End       : \UART_GPS:BUART:tx_state_2\/main_5
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 13009025p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8299
-------------------------------------   ---- 
End-of-path arrival time (ps)           8299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_bitclk\/q        macrocell69   1250   1250  13009017  RISE       1
\UART_GPS:BUART:tx_state_2\/main_5  macrocell68   7049   8299  13009025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_2\/q
Path End       : \UART_GPS:BUART:tx_state_0\/main_4
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 13009198p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8126
-------------------------------------   ---- 
End-of-path arrival time (ps)           8126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_2\/q       macrocell68   1250   1250  13003299  RISE       1
\UART_GPS:BUART:tx_state_0\/main_4  macrocell67   6876   8126  13009198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_2\/q
Path End       : \UART_GPS:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_GPS:BUART:tx_bitclk\/clock_0
Path slack     : 13009198p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8126
-------------------------------------   ---- 
End-of-path arrival time (ps)           8126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_2\/q      macrocell68   1250   1250  13003299  RISE       1
\UART_GPS:BUART:tx_bitclk\/main_3  macrocell69   6876   8126  13009198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_GPS:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13009832p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_1\/q                macrocell66     1250   1250  13003092  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3742   4992  13009832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_1
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13010149p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7174
-------------------------------------   ---- 
End-of-path arrival time (ps)           7174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q       macrocell71   1250   1250  13004980  RISE       1
\UART_GPS:BUART:rx_state_0\/main_1  macrocell71   5924   7174  13010149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_state_3\/main_1
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 13010149p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7174
-------------------------------------   ---- 
End-of-path arrival time (ps)           7174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q       macrocell71   1250   1250  13004980  RISE       1
\UART_GPS:BUART:rx_state_3\/main_1  macrocell73   5924   7174  13010149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_1
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13010149p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7174
-------------------------------------   ---- 
End-of-path arrival time (ps)           7174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q       macrocell71   1250   1250  13004980  RISE       1
\UART_GPS:BUART:rx_state_2\/main_1  macrocell74   5924   7174  13010149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GPS:BUART:tx_state_0\/main_2
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 13010249p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13004350  RISE       1
\UART_GPS:BUART:tx_state_0\/main_2               macrocell67     6885   7075  13010249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GPS:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_GPS:BUART:tx_bitclk\/clock_0
Path slack     : 13010249p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13004350  RISE       1
\UART_GPS:BUART:tx_bitclk\/main_2                macrocell69     6885   7075  13010249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_GPS:BUART:txn\/main_3
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 13010647p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  13010647  RISE       1
\UART_GPS:BUART:txn\/main_3                macrocell65     2306   6676  13010647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell65         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_5
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13010668p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                          macrocell77   1250   1250  13007275  RISE       1
\UART_GPS:BUART:rx_state_0\/main_5  macrocell71   5405   6655  13010668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_5
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 13010676p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6648
-------------------------------------   ---- 
End-of-path arrival time (ps)           6648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                           macrocell77   1250   1250  13007275  RISE       1
\UART_GPS:BUART:rx_status_3\/main_5  macrocell79   5398   6648  13010676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13010914p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3909
-------------------------------------   ---- 
End-of-path arrival time (ps)           3909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q          macrocell75     1250   1250  13008843  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   2659   3909  13010914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_GPS:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13011226p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3597
-------------------------------------   ---- 
End-of-path arrival time (ps)           3597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13004350  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3407   3597  13011226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_load_fifo\/q
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13011337p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017703

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_load_fifo\/q            macrocell72     1250   1250  13007733  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   5117   6367  13011337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_last\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_5
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13011685p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_last\/clock_0                           macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_last\/q          macrocell80   1250   1250  13011685  RISE       1
\UART_GPS:BUART:rx_state_2\/main_5  macrocell74   4389   5639  13011685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_GPS:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_GPS:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13011806p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13011806  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/main_1   macrocell75   3577   5517  13011806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13011806p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13011806  RISE       1
MODIN5_1/main_1                            macrocell77   3577   5517  13011806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13011806p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13011806  RISE       1
MODIN5_0/main_1                            macrocell78   3577   5517  13011806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_GPS:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_GPS:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13011809p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13011809  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/main_0   macrocell75   3575   5515  13011809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13011809p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13011809  RISE       1
MODIN5_1/main_0                            macrocell77   3575   5515  13011809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13011809p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13011809  RISE       1
MODIN5_0/main_0                            macrocell78   3575   5515  13011809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_GPS:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_GPS:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13011813p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13011813  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/main_2   macrocell75   3570   5510  13011813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:tx_state_1\/main_0
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 13011935p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_1\/q       macrocell66   1250   1250  13003092  RISE       1
\UART_GPS:BUART:tx_state_1\/main_0  macrocell66   4138   5388  13011935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:tx_state_2\/main_0
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 13011935p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_1\/q       macrocell66   1250   1250  13003092  RISE       1
\UART_GPS:BUART:tx_state_2\/main_0  macrocell68   4138   5388  13011935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_4
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13012081p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_2\/q       macrocell74   1250   1250  13005146  RISE       1
\UART_GPS:BUART:rx_state_0\/main_4  macrocell71   3992   5242  13012081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_state_3\/main_4
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 13012081p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_2\/q       macrocell74   1250   1250  13005146  RISE       1
\UART_GPS:BUART:rx_state_3\/main_4  macrocell73   3992   5242  13012081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_4
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13012081p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_2\/q       macrocell74   1250   1250  13005146  RISE       1
\UART_GPS:BUART:rx_state_2\/main_4  macrocell74   3992   5242  13012081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:txn\/main_1
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 13012341p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_1\/q  macrocell66   1250   1250  13003092  RISE       1
\UART_GPS:BUART:txn\/main_1    macrocell65   3732   4982  13012341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell65         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_2\/q
Path End       : \UART_GPS:BUART:tx_state_1\/main_3
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 13012380p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_2\/q       macrocell68   1250   1250  13003299  RISE       1
\UART_GPS:BUART:tx_state_1\/main_3  macrocell66   3694   4944  13012380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_2\/q
Path End       : \UART_GPS:BUART:tx_state_2\/main_3
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 13012380p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_2\/q       macrocell68   1250   1250  13003299  RISE       1
\UART_GPS:BUART:tx_state_2\/main_3  macrocell68   3694   4944  13012380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_2\/q
Path End       : \UART_GPS:BUART:txn\/main_4
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 13012382p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_2\/q  macrocell68   1250   1250  13003299  RISE       1
\UART_GPS:BUART:txn\/main_4    macrocell65   3692   4942  13012382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell65         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13012438p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q         macrocell71   1250   1250  13004980  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_1  macrocell72   3635   4885  13012438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_GPS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13012438p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q               macrocell71   1250   1250  13004980  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/main_1  macrocell76   3635   4885  13012438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/clock_0                macrocell76         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_1
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 13012438p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_0\/q        macrocell71   1250   1250  13004980  RISE       1
\UART_GPS:BUART:rx_status_3\/main_1  macrocell79   3635   4885  13012438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_status_3\/q
Path End       : \UART_GPS:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_GPS:BUART:sRX:RxSts\/clock
Path slack     : 13012449p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13020333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7885
-------------------------------------   ---- 
End-of-path arrival time (ps)           7885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_status_3\/q       macrocell79    1250   1250  13012449  RISE       1
\UART_GPS:BUART:sRX:RxSts\/status_3  statusicell4   6635   7885  13012449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13012604p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_2\/q         macrocell74   1250   1250  13005146  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_4  macrocell72   3469   4719  13012604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_GPS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13012604p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_2\/q               macrocell74   1250   1250  13005146  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/main_3  macrocell76   3469   4719  13012604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/clock_0                macrocell76         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_4
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 13012604p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_2\/q        macrocell74   1250   1250  13005146  RISE       1
\UART_GPS:BUART:rx_status_3\/main_4  macrocell79   3469   4719  13012604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_bitclk\/q
Path End       : \UART_GPS:BUART:tx_state_0\/main_5
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 13012643p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_bitclk\/q        macrocell69   1250   1250  13009017  RISE       1
\UART_GPS:BUART:tx_state_0\/main_5  macrocell67   3431   4681  13012643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GPS:BUART:rx_state_0\/main_7
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13012656p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13012656  RISE       1
\UART_GPS:BUART:rx_state_0\/main_7         macrocell71   2727   4667  13012656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GPS:BUART:rx_state_3\/main_5
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 13012656p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13012656  RISE       1
\UART_GPS:BUART:rx_state_3\/main_5         macrocell73   2727   4667  13012656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GPS:BUART:rx_state_2\/main_6
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13012656p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13012656  RISE       1
\UART_GPS:BUART:rx_state_2\/main_6         macrocell74   2727   4667  13012656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GPS:BUART:rx_state_0\/main_9
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13012659p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13012659  RISE       1
\UART_GPS:BUART:rx_state_0\/main_9         macrocell71   2725   4665  13012659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GPS:BUART:rx_state_3\/main_7
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 13012659p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13012659  RISE       1
\UART_GPS:BUART:rx_state_3\/main_7         macrocell73   2725   4665  13012659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GPS:BUART:rx_state_2\/main_8
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13012659p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13012659  RISE       1
\UART_GPS:BUART:rx_state_2\/main_8         macrocell74   2725   4665  13012659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GPS:BUART:rx_state_0\/main_8
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13012680p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13012680  RISE       1
\UART_GPS:BUART:rx_state_0\/main_8         macrocell71   2703   4643  13012680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GPS:BUART:rx_state_3\/main_6
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 13012680p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13012680  RISE       1
\UART_GPS:BUART:rx_state_3\/main_6         macrocell73   2703   4643  13012680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GPS:BUART:rx_state_2\/main_7
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13012680p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13012680  RISE       1
\UART_GPS:BUART:rx_state_2\/main_7         macrocell74   2703   4643  13012680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13012684p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13012659  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_7       macrocell72   2699   4639  13012684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13012691p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13012680  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_6       macrocell72   2692   4632  13012691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13012694p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13012656  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_5       macrocell72   2689   4629  13012694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:tx_state_0\/main_1
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 13012797p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_0\/q       macrocell67   1250   1250  13000215  RISE       1
\UART_GPS:BUART:tx_state_0\/main_1  macrocell67   3276   4526  13012797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_GPS:BUART:tx_bitclk\/clock_0
Path slack     : 13012797p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:tx_state_0\/q      macrocell67   1250   1250  13000215  RISE       1
\UART_GPS:BUART:tx_bitclk\/main_1  macrocell69   3276   4526  13012797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13012886p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell78   1250   1250  13007274  RISE       1
MODIN5_1/main_3  macrocell77   3187   4437  13012886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13012886p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell78   1250   1250  13007274  RISE       1
MODIN5_0/main_2  macrocell78   3187   4437  13012886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13012887p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell77         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell77   1250   1250  13007275  RISE       1
MODIN5_1/main_2  macrocell77   3186   4436  13012887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GPS:BUART:tx_state_1\/main_2
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 13013147p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13004350  RISE       1
\UART_GPS:BUART:tx_state_1\/main_2               macrocell66     3987   4177  13013147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GPS:BUART:tx_state_2\/main_2
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 13013147p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13004350  RISE       1
\UART_GPS:BUART:tx_state_2\/main_2               macrocell68     3987   4177  13013147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 13013542p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_3\/q         macrocell73   1250   1250  13006084  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_3  macrocell72   2532   3782  13013542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_GPS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13013542p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_3\/q               macrocell73   1250   1250  13006084  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/main_2  macrocell76   2532   3782  13013542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/clock_0                macrocell76         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_3
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 13013542p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_3\/q        macrocell73   1250   1250  13006084  RISE       1
\UART_GPS:BUART:rx_status_3\/main_3  macrocell79   2532   3782  13013542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_3
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 13013551p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_3\/q       macrocell73   1250   1250  13006084  RISE       1
\UART_GPS:BUART:rx_state_0\/main_3  macrocell71   2523   3773  13013551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_state_3\/main_3
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 13013551p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_3\/q       macrocell73   1250   1250  13006084  RISE       1
\UART_GPS:BUART:rx_state_3\/main_3  macrocell73   2523   3773  13013551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_3
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 13013551p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:rx_state_3\/q       macrocell73   1250   1250  13006084  RISE       1
\UART_GPS:BUART:rx_state_2\/main_3  macrocell74   2523   3773  13013551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:txn\/q
Path End       : \UART_GPS:BUART:txn\/main_0
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 13013786p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell65         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_GPS:BUART:txn\/q       macrocell65   1250   1250  13013786  RISE       1
\UART_GPS:BUART:txn\/main_0  macrocell65   2288   3538  13013786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell65         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_GPS:BUART:txn\/main_5
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 13014328p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2995
-------------------------------------   ---- 
End-of-path arrival time (ps)           2995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13014328  RISE       1
\UART_GPS:BUART:txn\/main_5                      macrocell65     2805   2995  13014328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell65         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_GPS:BUART:tx_state_1\/main_4
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 13014346p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2977
-------------------------------------   ---- 
End-of-path arrival time (ps)           2977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13014328  RISE       1
\UART_GPS:BUART:tx_state_1\/main_4               macrocell66     2787   2977  13014346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_GPS:BUART:tx_state_2\/main_4
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 13014346p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GPS_IntClock:R#1 vs. UART_GPS_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2977
-------------------------------------   ---- 
End-of-path arrival time (ps)           2977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13014328  RISE       1
\UART_GPS:BUART:tx_state_2\/main_4               macrocell68     2787   2977  13014346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell68         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

