<div id="pf1b1" class="pf w0 h0" data-page-no="1b1"><div class="pc pc1b1 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1b1.png"/><div class="t m0 x9 he y1c7 ff1 fs1 fc0 sc0 ls0 ws0">27.4.1<span class="_ _b"> </span>Flash Protection</div><div class="t m0 x9 hf y1c8 ff3 fs5 fc0 sc0 ls0 ws0">Individual regions within the flash memory can be protected from program and erase</div><div class="t m0 x9 hf y9de ff3 fs5 fc0 sc0 ls0 ws0">operations. Protection is controlled by the following registers:</div><div class="t m0 x33 hf ybd6 ff3 fs5 fc0 sc0 ls0 ws199">• FPROT<span class="ff4 ws1a6">n</span><span class="ws0"> — Four registers that protect 32 regions of the program flash memory as</span></div><div class="t m0 x117 hf y9e0 ff3 fs5 fc0 sc0 ls0 ws0">shown in the following figure</div><div class="c x10c y266a w47 hff"><div class="t m0 x83 h1a y266b ff2 fsb fc0 sc0 ls0 ws0">Program flash size / 32</div><div class="t m0 x83 h1a y266c ff2 fsb fc0 sc0 ls0 ws0">Program flash size / 32</div><div class="t m0 x83 h1a y266d ff2 fsb fc0 sc0 ls0 ws0">Program flash size / 32</div><div class="t m0 x83 h1a y266e ff2 fsb fc0 sc0 ls0 ws0">Program flash size / 32</div><div class="t m0 x83 h1a y266f ff2 fsb fc0 sc0 ls0 ws0">Program flash size / 32</div><div class="t m0 x83 h1a y2670 ff2 fsb fc0 sc0 ls0 ws0">Program flash size / 32</div><div class="t m0 x83 h1a y2671 ff2 fsb fc0 sc0 ls0 ws0">Program flash size / 32</div><div class="t m0 x42 h1a y2672 ff2 fsb fc0 sc0 ls0">FPROT3[PROT0]</div><div class="t m0 x9a h1a y2673 ff2 fsb fc0 sc0 ls0">0x0_0000</div><div class="t m0 x42 h1a y2674 ff2 fsb fc0 sc0 ls0">FPROT3[PROT1]</div><div class="t m0 x42 h1a y2675 ff2 fsb fc0 sc0 ls0">FPROT3[PROT2]</div><div class="t m0 x42 h1a y2676 ff2 fsb fc0 sc0 ls0">FPROT3[PROT3]</div><div class="t m0 x145 h1a y2677 ff2 fsb fc0 sc0 ls0">FPROT0[PROT29]</div><div class="t m0 x145 h1a y2678 ff2 fsb fc0 sc0 ls0">FPROT0[PROT31]</div><div class="t m0 x145 h1a y2679 ff2 fsb fc0 sc0 ls0">FPROT0[PROT30]</div><div class="t m0 xd1 h100 y267a ff1 fsb fc0 sc0 ls0 ws0">Program flash</div><div class="t m0 x35 h1a y267b ff2 fsb fc0 sc0 ls0 ws0">Last program flash address</div></div><div class="t m0 xdc h9 y267c ff1 fs2 fc0 sc0 ls0 ws0">Figure 27-24. Program flash protection</div><div class="t m0 x9 he y267d ff1 fs1 fc0 sc0 ls0 ws18f">27.4.2 Interrupts</div><div class="t m0 x9 hf y267e ff3 fs5 fc0 sc0 ls0 ws0">The flash memory module can generate interrupt requests to the MCU upon the</div><div class="t m0 x9 hf y267f ff3 fs5 fc0 sc0 ls0 ws0">occurrence of various flash events. These interrupt events and their associated status and</div><div class="t m0 x9 hf y2680 ff3 fs5 fc0 sc0 ls0 ws0">control bits are shown in the following table.</div><div class="t m0 x4a h9 y2681 ff1 fs2 fc0 sc0 ls0 ws0">Table 27-24.<span class="_ _1a"> </span>Flash Interrupt Sources</div><div class="t m0 x89 h10 y2682 ff1 fs4 fc0 sc0 ls0 ws0">Flash Event<span class="_ _1d9"> </span>Readable</div><div class="t m0 xe7 h10 y2683 ff1 fs4 fc0 sc0 ls0 ws0">Status Bit</div><div class="t m0 x141 h10 y2682 ff1 fs4 fc0 sc0 ls0">Interrupt</div><div class="t m0 x93 h10 y2683 ff1 fs4 fc0 sc0 ls0 ws0">Enable Bit</div><div class="t m0 x2c h7 y2684 ff2 fs4 fc0 sc0 ls0 ws0">Flash Command Complete<span class="_ _15a"> </span>FSTAT[CCIF]<span class="_ _97"> </span>FCNFG[CCIE]</div><div class="t m0 x2c h7 y2685 ff2 fs4 fc0 sc0 ls0 ws0">Flash Read Collision Error<span class="_ _ae"> </span>FSTAT[RDCOLERR]<span class="_ _47"> </span>FCNFG[RDCOLLIE]</div><div class="t m0 x150 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 27 Flash Memory Module (FTFA)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>433</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
