{"design__lint_errors__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3023, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0, "power__internal__total": 0.10711795091629028, "power__switching__total": 0.0830911248922348, "power__leakage__total": 6.733558848281973e-07, "power__total": 0.1902097463607788, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.399104, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.399104, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.585067, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.29476, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 9, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.253905, "clock__skew__worst_setup": -0.253905, "timing__hold__ws": 0.261777, "timing__setup__ws": -4.469224, "timing__hold__tns": 0.0, "timing__setup__tns": -1202.613708, "timing__hold__wns": 0.0, "timing__setup__wns": -4.469224, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 450, "timing__setup_r2r_vio__count": 447, "design__die__bbox": "0.0 0.0 322.16 340.08", "design__core__bbox": "6.72 15.68 315.28 321.44", "design__io": 106, "design__die__area": 109560, "design__core__area": 94345.3, "design__instance__area": 65087.7, "design__instance__count__stdcell": 3023, "design__instance__area__stdcell": 65087.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.689888, "design__instance__utilization__stdcell": 0.689888, "floorplan__design__io": 104, "design__io__hpwl": 18257818, "timing__drv__floating__nets": "0", "timing__drv__floating__pins": "0", "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 93294.4, "design__violations": 0, "design__instance__count__setup_buffer": 32, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violations__count": 0, "route__net": 2326, "route__net__special": 2, "route__drc_errors__iter:1": 1141, "route__wirelength__iter:1": 105595, "route__drc_errors__iter:2": 352, "route__wirelength__iter:2": 104569, "route__drc_errors__iter:3": 314, "route__wirelength__iter:3": 104226, "route__drc_errors__iter:4": 11, "route__wirelength__iter:4": 103973, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 103968, "route__drc_errors": 0, "route__wirelength": 103968, "route__vias": 15794, "route__vias__singlecut": 15794, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 635.27, "timing__unannotated_nets__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.708208, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.708208, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.6917, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.939768, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -397.940613, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.939768, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 150, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 149, "timing__unannotated_nets__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_nets_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.259242, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.259242, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.263288, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.667658, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.391193, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.391193, "timing__hold__ws__corner:min_tt_025C_5v00": 0.582832, "timing__setup__ws__corner:min_tt_025C_5v00": 2.529727, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_nets__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.69459, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.69459, "timing__hold__ws__corner:min_ss_125C_4v50": 0.747434, "timing__setup__ws__corner:min_ss_125C_4v50": -3.525161, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -359.057739, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.525161, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 150, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 149, "timing__unannotated_nets__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_nets_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.253905, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.253905, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.261777, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.749524, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.408527, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.408527, "timing__hold__ws__corner:max_tt_025C_5v00": 0.587741, "timing__setup__ws__corner:max_tt_025C_5v00": 1.981533, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_nets__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.724292, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.724292, "timing__hold__ws__corner:max_ss_125C_4v50": 0.628695, "timing__setup__ws__corner:max_ss_125C_4v50": -4.469224, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": -445.615356, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.469224, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 150, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 149, "timing__unannotated_nets__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_nets_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.26558, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.26558, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.265094, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.550139, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets__count": 0, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.95555, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.012346, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0444476, "ir__voltage__worst": 4.96, "ir__drop__avg": 0.0123, "ir__drop__worst": 0.0444, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_differences__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pins__count": 0}