
------------------------------------- Proof -------------------------------------

PRE	S0= PC[Out]=addr                                            Premise(F1)
	S1= ICache[addr]={0,rS,0,17}                                Premise(F3)
	S2= GPR[rS]=a                                               Premise(F4)

IF	S3= PC.Out=addr                                             PC-Out(S0)
	S4= PC.Out=>ICache.IEA                                      Premise(F9)
	S5= ICache.IEA=addr                                         Path(S3,S4)
	S6= ICache.Out={0,rS,0,17}                                  ICache-Search(S5,S1)
	S7= ICache.Out=>IR.In                                       Premise(F10)
	S8= IR.In={0,rS,0,17}                                       Path(S6,S7)
	S9= CtrlPC=0                                                Premise(F18)
	S10= CtrlPCInc=1                                            Premise(F19)
	S11= PC[Out]=addr+4                                         PC-Inc(S0,S9,S10)
	S12= CtrlIR=1                                               Premise(F22)
	S13= [IR]={0,rS,0,17}                                       IR-Write(S8,S12)
	S14= CtrlGPR=0                                              Premise(F26)
	S15= GPR[rS]=a                                              GPR-Hold(S2,S14)

ID	S16= IR.Out25_21=rS                                         IR-Out(S13)
	S17= IR.Out25_21=>GPR.RReg1                                 Premise(F44)
	S18= GPR.RReg1=rS                                           Path(S16,S17)
	S19= GPR.Rdata1=a                                           GPR-Read(S18,S15)
	S20= GPR.Rdata1=>Hi.In                                      Premise(F46)
	S21= Hi.In=a                                                Path(S19,S20)
	S22= CtrlPC=0                                               Premise(F52)
	S23= CtrlPCInc=0                                            Premise(F53)
	S24= PC[Out]=addr+4                                         PC-Hold(S11,S22,S23)
	S25= CtrlHi=1                                               Premise(F61)
	S26= [Hi]=a                                                 Hi-Write(S21,S25)

EX	S27= CtrlPC=0                                               Premise(F67)
	S28= CtrlPCInc=0                                            Premise(F68)
	S29= PC[Out]=addr+4                                         PC-Hold(S24,S27,S28)
	S30= CtrlHi=0                                               Premise(F76)
	S31= [Hi]=a                                                 Hi-Hold(S26,S30)

MEM	S32= CtrlPC=0                                               Premise(F82)
	S33= CtrlPCInc=0                                            Premise(F83)
	S34= PC[Out]=addr+4                                         PC-Hold(S29,S32,S33)
	S35= CtrlHi=0                                               Premise(F91)
	S36= [Hi]=a                                                 Hi-Hold(S31,S35)

MEM(DMMU1)	S37= CtrlPC=0                                               Premise(F97)
	S38= CtrlPCInc=0                                            Premise(F98)
	S39= PC[Out]=addr+4                                         PC-Hold(S34,S37,S38)
	S40= CtrlHi=0                                               Premise(F106)
	S41= [Hi]=a                                                 Hi-Hold(S36,S40)

MEM(DMMU2)	S42= CtrlPC=0                                               Premise(F112)
	S43= CtrlPCInc=0                                            Premise(F113)
	S44= PC[Out]=addr+4                                         PC-Hold(S39,S42,S43)
	S45= CtrlHi=0                                               Premise(F121)
	S46= [Hi]=a                                                 Hi-Hold(S41,S45)

WB	S47= CtrlPC=0                                               Premise(F127)
	S48= CtrlPCInc=0                                            Premise(F128)
	S49= PC[Out]=addr+4                                         PC-Hold(S44,S47,S48)
	S50= CtrlHi=0                                               Premise(F136)
	S51= [Hi]=a                                                 Hi-Hold(S46,S50)

POST	S49= PC[Out]=addr+4                                         PC-Hold(S44,S47,S48)
	S51= [Hi]=a                                                 Hi-Hold(S46,S50)

