
*** Running vivado
    with args -log cpu_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source cpu_top.tcl -notrace
Command: synth_design -top cpu_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14260 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 418.195 ; gain = 100.961
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu_top' [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-638] synthesizing module 'main_memory' [C:/FPGA/VLIW-BEAST/VLIW-BEAST.runs/synth_1/.Xil/Vivado-17508-LAPTOP-235DC34B/realtime/main_memory_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (1#1) [C:/FPGA/VLIW-BEAST/VLIW-BEAST.runs/synth_1/.Xil/Vivado-17508-LAPTOP-235DC34B/realtime/main_memory_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dispatcher' [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/dispatcher.v:23]
	Parameter MOV_LIT_REG bound to: 12'b000000000010 
	Parameter MOV_REG_MEM bound to: 12'b000000000001 
INFO: [Synth 8-256] done synthesizing module 'dispatcher' (2#1) [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/dispatcher.v:23]
INFO: [Synth 8-638] synthesizing module 'dispatcher_delayer' [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/dispatcher_delayer.v:23]
INFO: [Synth 8-256] done synthesizing module 'dispatcher_delayer' (3#1) [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/dispatcher_delayer.v:23]
INFO: [Synth 8-638] synthesizing module 'execution_core' [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/execution_core.v:23]
	Parameter MOV_LIT_REG_HEADER bound to: 12'b000000000010 
	Parameter MOV_REG_MEM_HEADER bound to: 12'b000000000001 
	Parameter SETLED_INSTR bound to: 16'b0000000000000001 
	Parameter MOV_REG_REG_HEADER bound to: 8'b00000001 
	Parameter ADD_SRC1_SRC2_DEST_HEADER bound to: 7'b0000001 
	Parameter XOR_SRC1_SRC2_DEST_HEADER bound to: 7'b0000010 
	Parameter AND_SRC1_SRC2_DEST_HEADER bound to: 7'b0000011 
	Parameter OR_SRC1_SRC2_DEST_HEADER bound to: 7'b0000100 
	Parameter SHL_LIT_REG_HEADER bound to: 7'b0000101 
	Parameter SHR_LIT_REG_HEADER bound to: 7'b0000110 
INFO: [Synth 8-638] synthesizing module 'bit_math_unit' [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/bit_math_unit.v:23]
	Parameter ADD bound to: 7'b0000001 
	Parameter XOR bound to: 7'b0000010 
	Parameter AND bound to: 7'b0000011 
	Parameter OR bound to: 7'b0000100 
	Parameter SHL_LIT bound to: 7'b0000101 
	Parameter SHR_LIT bound to: 7'b0000110 
INFO: [Synth 8-256] done synthesizing module 'bit_math_unit' (4#1) [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/bit_math_unit.v:23]
INFO: [Synth 8-256] done synthesizing module 'execution_core' (5#1) [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/execution_core.v:23]
INFO: [Synth 8-638] synthesizing module 'register_manager' [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/register_manager.v:23]
INFO: [Synth 8-638] synthesizing module 'register_value_chooser' [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/register_value_chooser.v:23]
INFO: [Synth 8-256] done synthesizing module 'register_value_chooser' (6#1) [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/register_value_chooser.v:23]
INFO: [Synth 8-256] done synthesizing module 'register_manager' (7#1) [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/register_manager.v:23]
INFO: [Synth 8-638] synthesizing module 'led_IO_manager' [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/led_IO_manager.v:23]
INFO: [Synth 8-256] done synthesizing module 'led_IO_manager' (8#1) [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/led_IO_manager.v:23]
INFO: [Synth 8-638] synthesizing module 'single_port_data_manager' [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/single_port_data_manager.v:23]
INFO: [Synth 8-256] done synthesizing module 'single_port_data_manager' (9#1) [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/single_port_data_manager.v:23]
INFO: [Synth 8-256] done synthesizing module 'cpu_top' (10#1) [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/cpu_top.v:23]
WARNING: [Synth 8-3331] design bit_math_unit has unconnected port enabled
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 471.219 ; gain = 153.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 471.219 ; gain = 153.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA/VLIW-BEAST/VLIW-BEAST.runs/synth_1/.Xil/Vivado-17508-LAPTOP-235DC34B/dcp1/main_memory_in_context.xdc] for cell 'main_program_ram'
Finished Parsing XDC File [C:/FPGA/VLIW-BEAST/VLIW-BEAST.runs/synth_1/.Xil/Vivado-17508-LAPTOP-235DC34B/dcp1/main_memory_in_context.xdc] for cell 'main_program_ram'
Parsing XDC File [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/constrs_1/imports/new/constraints.xdc]
Finished Parsing XDC File [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/constrs_1/imports/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 820.574 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'main_program_ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 822.137 ; gain = 504.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 822.137 ; gain = 504.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for main_program_ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 822.137 ; gain = 504.902
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "cache_addr_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_stall_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_stall_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element cache_addr_out_reg was removed.  [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/dispatcher.v:59]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/dispatcher_delayer.v:31]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/execution_core.v:57]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/execution_core.v:57]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/execution_core.v:57]
INFO: [Synth 8-5546] ROM "addr_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_write_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led_write_enable" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 822.137 ; gain = 504.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 4     
+---Registers : 
	              256 Bit    Registers := 4     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 12    
	               12 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 24    
	   3 Input    256 Bit        Muxes := 4     
	   8 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 14    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   3 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dispatcher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dispatcher_delayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module bit_math_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module execution_core 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
	   3 Input    256 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg_write_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led_write_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_write_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led_write_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_write_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led_write_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_write_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led_write_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element main_dispatcher/cache_addr_out_reg was removed.  [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/dispatcher.v:59]
WARNING: [Synth 8-6014] Unused sequential element initial_dispatcher_delayer/count_reg was removed.  [C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/dispatcher_delayer.v:31]
WARNING: [Synth 8-3331] design bit_math_unit has unconnected port enabled
INFO: [Synth 8-3886] merging instance 'main_dispatcher/count_stall_0_reg[0]' (FDRE) to 'main_dispatcher/count_stall_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/count_stall_0_reg[1]' (FDRE) to 'main_dispatcher/count_stall_0_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_dispatcher/count_stall_0_reg[2] )
INFO: [Synth 8-3886] merging instance 'main_dispatcher/count_stall_1_reg[0]' (FDRE) to 'main_dispatcher/count_stall_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/count_stall_1_reg[1]' (FDRE) to 'main_dispatcher/count_stall_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/count_stall_2_reg[0]' (FDRE) to 'main_dispatcher/count_stall_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/count_stall_2_reg[1]' (FDRE) to 'main_dispatcher/count_stall_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_3_reg[0]' (FDRE) to 'main_dispatcher/semi_word_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_3_reg[1]' (FDRE) to 'main_dispatcher/semi_word_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_3_reg[2]' (FDRE) to 'main_dispatcher/semi_word_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_3_reg[3]' (FDRE) to 'main_dispatcher/semi_word_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_3_reg[4]' (FDRE) to 'main_dispatcher/semi_word_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_3_reg[5]' (FDRE) to 'main_dispatcher/semi_word_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_3_reg[6]' (FDRE) to 'main_dispatcher/semi_word_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_3_reg[7]' (FDRE) to 'main_dispatcher/semi_word_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_3_reg[8]' (FDRE) to 'main_dispatcher/semi_word_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_3_reg[9]' (FDRE) to 'main_dispatcher/semi_word_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_3_reg[10]' (FDRE) to 'main_dispatcher/semi_word_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_3_reg[11]' (FDRE) to 'main_dispatcher/semi_word_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_3_reg[12]' (FDRE) to 'main_dispatcher/semi_word_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_3_reg[13]' (FDRE) to 'main_dispatcher/semi_word_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_3_reg[14]' (FDRE) to 'main_dispatcher/semi_word_3_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_dispatcher/semi_word_3_reg[15] )
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_1_reg[0]' (FDRE) to 'main_dispatcher/semi_word_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_1_reg[1]' (FDRE) to 'main_dispatcher/semi_word_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_1_reg[2]' (FDRE) to 'main_dispatcher/semi_word_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_1_reg[3]' (FDRE) to 'main_dispatcher/semi_word_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_1_reg[4]' (FDRE) to 'main_dispatcher/semi_word_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_1_reg[5]' (FDRE) to 'main_dispatcher/semi_word_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_1_reg[6]' (FDRE) to 'main_dispatcher/semi_word_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_1_reg[7]' (FDRE) to 'main_dispatcher/semi_word_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_1_reg[8]' (FDRE) to 'main_dispatcher/semi_word_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_1_reg[9]' (FDRE) to 'main_dispatcher/semi_word_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_1_reg[10]' (FDRE) to 'main_dispatcher/semi_word_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_1_reg[11]' (FDRE) to 'main_dispatcher/semi_word_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_1_reg[12]' (FDRE) to 'main_dispatcher/semi_word_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_1_reg[13]' (FDRE) to 'main_dispatcher/semi_word_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_dispatcher/semi_word_1_reg[14]' (FDRE) to 'main_dispatcher/semi_word_1_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_dispatcher/semi_word_1_reg[15] )
WARNING: [Synth 8-3332] Sequential element (main_dispatcher/count_stall_0_reg[2]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (main_dispatcher/count_stall_1_reg[2]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (main_dispatcher/count_stall_2_reg[2]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (main_dispatcher/semi_word_1_reg[15]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (main_dispatcher/semi_word_3_reg[15]) is unused and will be removed from module cpu_top.
INFO: [Synth 8-3886] merging instance 'execution_core_3/addr_out_reg[0]' (FDE) to 'execution_core_3/addr_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'execution_core_1/addr_out_reg[0]' (FDE) to 'execution_core_1/addr_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'execution_core_3/addr_out_reg[1]' (FDE) to 'execution_core_3/addr_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'execution_core_1/addr_out_reg[1]' (FDE) to 'execution_core_1/addr_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'execution_core_3/addr_out_reg[2]' (FDE) to 'execution_core_3/addr_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'execution_core_1/addr_out_reg[2]' (FDE) to 'execution_core_1/addr_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'execution_core_3/addr_out_reg[3]' (FDE) to 'execution_core_3/addr_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'execution_core_1/addr_out_reg[3]' (FDE) to 'execution_core_1/addr_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'execution_core_3/addr_out_reg[4]' (FDE) to 'execution_core_3/addr_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'execution_core_1/addr_out_reg[4]' (FDE) to 'execution_core_1/addr_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'execution_core_3/addr_out_reg[5]' (FDE) to 'execution_core_3/addr_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'execution_core_1/addr_out_reg[5]' (FDE) to 'execution_core_1/addr_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'execution_core_3/addr_out_reg[6]' (FDE) to 'execution_core_3/addr_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'execution_core_1/addr_out_reg[6]' (FDE) to 'execution_core_1/addr_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'execution_core_3/addr_out_reg[7]' (FDE) to 'execution_core_3/addr_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'execution_core_1/addr_out_reg[7]' (FDE) to 'execution_core_1/addr_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'execution_core_3/addr_out_reg[8]' (FDE) to 'execution_core_3/addr_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'execution_core_1/addr_out_reg[8]' (FDE) to 'execution_core_1/addr_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'execution_core_3/addr_out_reg[9]' (FDE) to 'execution_core_3/addr_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'execution_core_1/addr_out_reg[9]' (FDE) to 'execution_core_1/addr_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'execution_core_3/addr_out_reg[10]' (FDE) to 'execution_core_3/addr_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'execution_core_1/addr_out_reg[10]' (FDE) to 'execution_core_1/addr_out_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execution_core_3/\addr_out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execution_core_1/\addr_out_reg[11] )
WARNING: [Synth 8-3332] Sequential element (addr_out_reg[11]) is unused and will be removed from module execution_core__2.
WARNING: [Synth 8-3332] Sequential element (addr_out_reg[11]) is unused and will be removed from module execution_core.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 822.137 ; gain = 504.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 888.883 ; gain = 571.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 981.449 ; gain = 664.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (initial_dispatcher_delayer/count_reg[3]) is unused and will be removed from module cpu_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1141.645 ; gain = 824.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1141.645 ; gain = 824.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1141.645 ; gain = 824.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1141.645 ; gain = 824.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1141.645 ; gain = 824.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1141.645 ; gain = 824.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1141.645 ; gain = 824.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |main_memory   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |main_memory |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |    16|
|4     |LUT1        |     4|
|5     |LUT2        |   143|
|6     |LUT3        |   302|
|7     |LUT4        |   192|
|8     |LUT5        |  1579|
|9     |LUT6        |  2742|
|10    |MUXF7       |   316|
|11    |MUXF8       |    92|
|12    |FDRE        |  1678|
|13    |FDSE        |     1|
|14    |IBUF        |     1|
|15    |OBUF        |    16|
+------+------------+------+

Report Instance Areas: 
+------+----------------------------------+--------------------------+------+
|      |Instance                          |Module                    |Cells |
+------+----------------------------------+--------------------------+------+
|1     |top                               |                          |  7611|
|2     |  initial_dispatcher_delayer      |dispatcher_delayer        |     7|
|3     |  execution_core_0                |execution_core            |   334|
|4     |  execution_core_1                |execution_core_0          |   339|
|5     |  execution_core_2                |execution_core_1          |   330|
|6     |  execution_core_3                |execution_core_2          |   322|
|7     |  main_dispatcher                 |dispatcher                |  4949|
|8     |  main_register_manager           |register_manager          |   512|
|9     |    \register_value_choosers[0]   |register_value_chooser    |    32|
|10    |    \register_value_choosers[10]  |register_value_chooser_3  |    32|
|11    |    \register_value_choosers[11]  |register_value_chooser_4  |    32|
|12    |    \register_value_choosers[12]  |register_value_chooser_5  |    32|
|13    |    \register_value_choosers[13]  |register_value_chooser_6  |    32|
|14    |    \register_value_choosers[14]  |register_value_chooser_7  |    32|
|15    |    \register_value_choosers[15]  |register_value_chooser_8  |    32|
|16    |    \register_value_choosers[1]   |register_value_chooser_9  |    32|
|17    |    \register_value_choosers[2]   |register_value_chooser_10 |    32|
|18    |    \register_value_choosers[3]   |register_value_chooser_11 |    32|
|19    |    \register_value_choosers[4]   |register_value_chooser_12 |    32|
|20    |    \register_value_choosers[5]   |register_value_chooser_13 |    32|
|21    |    \register_value_choosers[6]   |register_value_chooser_14 |    32|
|22    |    \register_value_choosers[7]   |register_value_chooser_15 |    32|
|23    |    \register_value_choosers[8]   |register_value_chooser_16 |    32|
|24    |    \register_value_choosers[9]   |register_value_chooser_17 |    32|
+------+----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1141.645 ; gain = 824.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 1141.645 ; gain = 473.492
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1141.645 ; gain = 824.410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 425 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 1141.645 ; gain = 835.879
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/VLIW-BEAST/VLIW-BEAST.runs/synth_1/cpu_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_top_utilization_synth.rpt -pb cpu_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1141.645 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb  1 00:07:58 2019...
