INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bruno/Downloads/arq-tp2-lamberti-perez-main/instruction fetch/instruction fetch.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bruno/Downloads/arq-tp2-lamberti-perez-main/instruction fetch/instruction fetch.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bruno/Downloads/arq-tp2-lamberti-perez-main/instruction fetch/instruction fetch.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/bruno/Downloads/arq-tp2-lamberti-perez-main/instruction fetch/instruction fetch.srcs/sources_1/new/instruction_memory.v:41]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/bruno/Downloads/arq-tp2-lamberti-perez-main/instruction fetch/instruction fetch.srcs/sources_1/new/instruction_memory.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bruno/Downloads/arq-tp2-lamberti-perez-main/instruction fetch/instruction fetch.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bruno/Downloads/arq-tp2-lamberti-perez-main/instruction fetch/instruction fetch.srcs/sim_1/new/test_instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_instruction_fetch
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/bruno/Downloads/arq-tp2-lamberti-perez-main/instruction fetch/instruction fetch.srcs/sim_1/new/test_instruction_fetch.v:38]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/bruno/Downloads/arq-tp2-lamberti-perez-main/instruction fetch/instruction fetch.srcs/sim_1/new/test_instruction_fetch.v:67]
