Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct  6 16:48:40 2025
| Host         : Plup running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/SLOW_CLOCK_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.313        0.000                      0                  353        0.154        0.000                      0                  353        4.500        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.313        0.000                      0                  281        0.154        0.000                      0                  281        4.500        0.000                       0                   160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.835        0.000                      0                   72        0.482        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 ps2_mouse_inst/mouse_y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/mouse_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 1.842ns (38.690%)  route 2.919ns (61.310%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.564     5.085    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.518     5.603 f  ps2_mouse_inst/mouse_y_reg[10]/Q
                         net (fo=4, routed)           1.019     6.622    ps2_mouse_inst/mouse_y_reg_n_0_[10]
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     6.746 r  ps2_mouse_inst/mouse_y[11]_i_11/O
                         net (fo=1, routed)           0.412     7.158    ps2_mouse_inst/mouse_y[11]_i_11_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.282 f  ps2_mouse_inst/mouse_y[11]_i_9/O
                         net (fo=24, routed)          0.917     8.199    ps2_mouse_inst/mouse_y[11]_i_9_n_0
    SLICE_X9Y35          LUT2 (Prop_lut2_I1_O)        0.149     8.348 r  ps2_mouse_inst/mouse_y[7]_i_2/O
                         net (fo=1, routed)           0.571     8.919    ps2_mouse_inst/mouse_y[7]_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604     9.523 r  ps2_mouse_inst/mouse_y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.523    ps2_mouse_inst/mouse_y_reg[7]_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.846 r  ps2_mouse_inst/mouse_y_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.846    ps2_mouse_inst/mouse_y_reg[11]_i_1_n_6
    SLICE_X8Y36          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.445    14.786    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[9]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X8Y36          FDCE (Setup_fdce_C_D)        0.109    15.159    ps2_mouse_inst/mouse_y_reg[9]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 ps2_mouse_inst/mouse_y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/mouse_y_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.834ns (38.587%)  route 2.919ns (61.413%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.564     5.085    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.518     5.603 f  ps2_mouse_inst/mouse_y_reg[10]/Q
                         net (fo=4, routed)           1.019     6.622    ps2_mouse_inst/mouse_y_reg_n_0_[10]
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     6.746 r  ps2_mouse_inst/mouse_y[11]_i_11/O
                         net (fo=1, routed)           0.412     7.158    ps2_mouse_inst/mouse_y[11]_i_11_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.282 f  ps2_mouse_inst/mouse_y[11]_i_9/O
                         net (fo=24, routed)          0.917     8.199    ps2_mouse_inst/mouse_y[11]_i_9_n_0
    SLICE_X9Y35          LUT2 (Prop_lut2_I1_O)        0.149     8.348 r  ps2_mouse_inst/mouse_y[7]_i_2/O
                         net (fo=1, routed)           0.571     8.919    ps2_mouse_inst/mouse_y[7]_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604     9.523 r  ps2_mouse_inst/mouse_y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.523    ps2_mouse_inst/mouse_y_reg[7]_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.838 r  ps2_mouse_inst/mouse_y_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.838    ps2_mouse_inst/mouse_y_reg[11]_i_1_n_4
    SLICE_X8Y36          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.445    14.786    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[11]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X8Y36          FDCE (Setup_fdce_C_D)        0.109    15.159    ps2_mouse_inst/mouse_y_reg[11]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 ps2_mouse_inst/mouse_y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/mouse_y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.758ns (37.589%)  route 2.919ns (62.411%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.564     5.085    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.518     5.603 f  ps2_mouse_inst/mouse_y_reg[10]/Q
                         net (fo=4, routed)           1.019     6.622    ps2_mouse_inst/mouse_y_reg_n_0_[10]
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     6.746 r  ps2_mouse_inst/mouse_y[11]_i_11/O
                         net (fo=1, routed)           0.412     7.158    ps2_mouse_inst/mouse_y[11]_i_11_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.282 f  ps2_mouse_inst/mouse_y[11]_i_9/O
                         net (fo=24, routed)          0.917     8.199    ps2_mouse_inst/mouse_y[11]_i_9_n_0
    SLICE_X9Y35          LUT2 (Prop_lut2_I1_O)        0.149     8.348 r  ps2_mouse_inst/mouse_y[7]_i_2/O
                         net (fo=1, routed)           0.571     8.919    ps2_mouse_inst/mouse_y[7]_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604     9.523 r  ps2_mouse_inst/mouse_y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.523    ps2_mouse_inst/mouse_y_reg[7]_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.762 r  ps2_mouse_inst/mouse_y_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.762    ps2_mouse_inst/mouse_y_reg[11]_i_1_n_5
    SLICE_X8Y36          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.445    14.786    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[10]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X8Y36          FDCE (Setup_fdce_C_D)        0.109    15.159    ps2_mouse_inst/mouse_y_reg[10]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 ps2_mouse_inst/mouse_y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/mouse_y_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 1.738ns (37.321%)  route 2.919ns (62.679%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.564     5.085    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.518     5.603 f  ps2_mouse_inst/mouse_y_reg[10]/Q
                         net (fo=4, routed)           1.019     6.622    ps2_mouse_inst/mouse_y_reg_n_0_[10]
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     6.746 r  ps2_mouse_inst/mouse_y[11]_i_11/O
                         net (fo=1, routed)           0.412     7.158    ps2_mouse_inst/mouse_y[11]_i_11_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.282 f  ps2_mouse_inst/mouse_y[11]_i_9/O
                         net (fo=24, routed)          0.917     8.199    ps2_mouse_inst/mouse_y[11]_i_9_n_0
    SLICE_X9Y35          LUT2 (Prop_lut2_I1_O)        0.149     8.348 r  ps2_mouse_inst/mouse_y[7]_i_2/O
                         net (fo=1, routed)           0.571     8.919    ps2_mouse_inst/mouse_y[7]_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604     9.523 r  ps2_mouse_inst/mouse_y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.523    ps2_mouse_inst/mouse_y_reg[7]_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.742 r  ps2_mouse_inst/mouse_y_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.742    ps2_mouse_inst/mouse_y_reg[11]_i_1_n_7
    SLICE_X8Y36          FDPE                                         r  ps2_mouse_inst/mouse_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.445    14.786    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y36          FDPE                                         r  ps2_mouse_inst/mouse_y_reg[8]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X8Y36          FDPE (Setup_fdpe_C_D)        0.109    15.159    ps2_mouse_inst/mouse_y_reg[8]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 ps2_mouse_inst/mouse_y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/mouse_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.808ns (42.156%)  route 2.481ns (57.844%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.564     5.085    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.518     5.603 f  ps2_mouse_inst/mouse_y_reg[10]/Q
                         net (fo=4, routed)           1.019     6.622    ps2_mouse_inst/mouse_y_reg_n_0_[10]
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     6.746 r  ps2_mouse_inst/mouse_y[11]_i_11/O
                         net (fo=1, routed)           0.412     7.158    ps2_mouse_inst/mouse_y[11]_i_11_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.282 f  ps2_mouse_inst/mouse_y[11]_i_9/O
                         net (fo=24, routed)          0.536     7.818    ps2_mouse_inst/mouse_y[11]_i_9_n_0
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.124     7.942 r  ps2_mouse_inst/mouse_y[3]_i_2/O
                         net (fo=1, routed)           0.514     8.456    ps2_mouse_inst/mouse_y[3]_i_2_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.051 r  ps2_mouse_inst/mouse_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.051    ps2_mouse_inst/mouse_y_reg[3]_i_1_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.374 r  ps2_mouse_inst/mouse_y_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.374    ps2_mouse_inst/mouse_y_reg[7]_i_1_n_6
    SLICE_X8Y35          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.445    14.786    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[5]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X8Y35          FDCE (Setup_fdce_C_D)        0.109    15.134    ps2_mouse_inst/mouse_y_reg[5]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 ps2_mouse_inst/mouse_y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/mouse_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.800ns (42.048%)  route 2.481ns (57.952%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.564     5.085    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.518     5.603 f  ps2_mouse_inst/mouse_y_reg[10]/Q
                         net (fo=4, routed)           1.019     6.622    ps2_mouse_inst/mouse_y_reg_n_0_[10]
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     6.746 r  ps2_mouse_inst/mouse_y[11]_i_11/O
                         net (fo=1, routed)           0.412     7.158    ps2_mouse_inst/mouse_y[11]_i_11_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.282 f  ps2_mouse_inst/mouse_y[11]_i_9/O
                         net (fo=24, routed)          0.536     7.818    ps2_mouse_inst/mouse_y[11]_i_9_n_0
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.124     7.942 r  ps2_mouse_inst/mouse_y[3]_i_2/O
                         net (fo=1, routed)           0.514     8.456    ps2_mouse_inst/mouse_y[3]_i_2_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.051 r  ps2_mouse_inst/mouse_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.051    ps2_mouse_inst/mouse_y_reg[3]_i_1_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.366 r  ps2_mouse_inst/mouse_y_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.366    ps2_mouse_inst/mouse_y_reg[7]_i_1_n_4
    SLICE_X8Y35          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.445    14.786    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[7]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X8Y35          FDCE (Setup_fdce_C_D)        0.109    15.134    ps2_mouse_inst/mouse_y_reg[7]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 1.459ns (41.017%)  route 2.098ns (58.983%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.615     5.136    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.826     6.418    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[3]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.124     6.542 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.542    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry_i_3__0_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.075 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry__0_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.421 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry__1/CO[2]
                         net (fo=33, routed)          1.273     8.693    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/clear
    SLICE_X7Y32          FDRE                                         r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.509    14.850    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[28]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X7Y32          FDRE (Setup_fdre_C_R)       -0.615    14.473    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 1.459ns (41.017%)  route 2.098ns (58.983%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.615     5.136    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.826     6.418    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[3]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.124     6.542 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.542    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry_i_3__0_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.075 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry__0_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.421 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry__1/CO[2]
                         net (fo=33, routed)          1.273     8.693    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/clear
    SLICE_X7Y32          FDRE                                         r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.509    14.850    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[29]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X7Y32          FDRE (Setup_fdre_C_R)       -0.615    14.473    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 1.459ns (41.017%)  route 2.098ns (58.983%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.615     5.136    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.826     6.418    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[3]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.124     6.542 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.542    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry_i_3__0_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.075 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry__0_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.421 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry__1/CO[2]
                         net (fo=33, routed)          1.273     8.693    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/clear
    SLICE_X7Y32          FDRE                                         r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.509    14.850    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[30]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X7Y32          FDRE (Setup_fdre_C_R)       -0.615    14.473    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 1.459ns (41.017%)  route 2.098ns (58.983%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.615     5.136    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.826     6.418    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[3]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.124     6.542 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.542    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry_i_3__0_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.075 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry__0_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.421 r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT0_carry__1/CO[2]
                         net (fo=33, routed)          1.273     8.693    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/clear
    SLICE_X7Y32          FDRE                                         r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.509    14.850    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[31]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X7Y32          FDRE (Setup_fdre_C_R)       -0.615    14.473    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk1k/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ps2_mouse_inst/bit_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/bit_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.562     1.445    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X11Y36         FDCE                                         r  ps2_mouse_inst/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  ps2_mouse_inst/bit_count_reg[0]/Q
                         net (fo=13, routed)          0.101     1.687    ps2_mouse_inst/bit_count_reg_n_0_[0]
    SLICE_X10Y36         LUT5 (Prop_lut5_I1_O)        0.045     1.732 r  ps2_mouse_inst/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.732    ps2_mouse_inst/bit_count[1]
    SLICE_X10Y36         FDCE                                         r  ps2_mouse_inst/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.831     1.958    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  ps2_mouse_inst/bit_count_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X10Y36         FDCE (Hold_fdce_C_D)         0.120     1.578    ps2_mouse_inst/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 calculator_mode_module_inst/mouse_m_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator_mode_module_inst/sub_mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.559     1.442    calculator_mode_module_inst/clk_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  calculator_mode_module_inst/mouse_m_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  calculator_mode_module_inst/mouse_m_prev_reg/Q
                         net (fo=2, routed)           0.082     1.688    calculator_mode_module_inst/mouse_m_prev
    SLICE_X9Y31          LUT4 (Prop_lut4_I2_O)        0.048     1.736 r  calculator_mode_module_inst/sub_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.736    calculator_mode_module_inst/sub_mode[1]_i_1_n_0
    SLICE_X9Y31          FDCE                                         r  calculator_mode_module_inst/sub_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.827     1.954    calculator_mode_module_inst/clk_IBUF_BUFG
    SLICE_X9Y31          FDCE                                         r  calculator_mode_module_inst/sub_mode_reg[1]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X9Y31          FDCE (Hold_fdce_C_D)         0.107     1.562    calculator_mode_module_inst/sub_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ps2_mouse_inst/byte3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/mouse_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.562     1.445    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  ps2_mouse_inst/byte3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ps2_mouse_inst/byte3_reg[2]/Q
                         net (fo=4, routed)           0.077     1.663    ps2_mouse_inst/byte3[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.045     1.708 r  ps2_mouse_inst/mouse_y[3]_i_8/O
                         net (fo=1, routed)           0.000     1.708    ps2_mouse_inst/mouse_y[3]_i_8_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.773 r  ps2_mouse_inst/mouse_y_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.773    ps2_mouse_inst/mouse_y_reg[3]_i_1_n_5
    SLICE_X8Y34          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.830     1.957    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[2]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X8Y34          FDCE (Hold_fdce_C_D)         0.134     1.592    ps2_mouse_inst/mouse_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ps2_mouse_inst/byte1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/mouse_m_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.561     1.444    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  ps2_mouse_inst/byte1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ps2_mouse_inst/byte1_reg[2]/Q
                         net (fo=1, routed)           0.110     1.695    ps2_mouse_inst/byte1_reg_n_0_[2]
    SLICE_X8Y34          FDCE                                         r  ps2_mouse_inst/mouse_m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.830     1.957    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  ps2_mouse_inst/mouse_m_reg/C
                         clock pessimism             -0.498     1.459    
    SLICE_X8Y34          FDCE (Hold_fdce_C_D)         0.053     1.512    ps2_mouse_inst/mouse_m_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 calculator_mode_module_inst/mouse_m_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator_mode_module_inst/sub_mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.559     1.442    calculator_mode_module_inst/clk_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  calculator_mode_module_inst/mouse_m_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  calculator_mode_module_inst/mouse_m_prev_reg/Q
                         net (fo=2, routed)           0.082     1.688    calculator_mode_module_inst/mouse_m_prev
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.733 r  calculator_mode_module_inst/sub_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.733    calculator_mode_module_inst/sub_mode[0]_i_1_n_0
    SLICE_X9Y31          FDCE                                         r  calculator_mode_module_inst/sub_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.827     1.954    calculator_mode_module_inst/clk_IBUF_BUFG
    SLICE_X9Y31          FDCE                                         r  calculator_mode_module_inst/sub_mode_reg[0]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X9Y31          FDCE (Hold_fdce_C_D)         0.091     1.546    calculator_mode_module_inst/sub_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ps2_mouse_inst/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/byte3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.613%)  route 0.136ns (45.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.562     1.445    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  ps2_mouse_inst/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  ps2_mouse_inst/shift_reg_reg[8]/Q
                         net (fo=3, routed)           0.136     1.745    ps2_mouse_inst/shift_reg_reg_n_0_[8]
    SLICE_X9Y34          FDRE                                         r  ps2_mouse_inst/byte3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.830     1.957    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  ps2_mouse_inst/byte3_reg[7]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.071     1.550    ps2_mouse_inst/byte3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ps2_mouse_inst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/byte1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.621%)  route 0.136ns (45.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.562     1.445    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  ps2_mouse_inst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  ps2_mouse_inst/shift_reg_reg[1]/Q
                         net (fo=4, routed)           0.136     1.745    ps2_mouse_inst/shift_reg_reg_n_0_[1]
    SLICE_X9Y33          FDRE                                         r  ps2_mouse_inst/byte1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.829     1.956    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  ps2_mouse_inst/byte1_reg[0]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.070     1.548    ps2_mouse_inst/byte1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ps2_mouse_inst/byte3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/mouse_y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.938%)  route 0.103ns (29.062%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.562     1.445    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  ps2_mouse_inst/byte3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ps2_mouse_inst/byte3_reg[1]/Q
                         net (fo=5, routed)           0.103     1.689    ps2_mouse_inst/byte3[1]
    SLICE_X8Y34          LUT5 (Prop_lut5_I2_O)        0.045     1.734 r  ps2_mouse_inst/mouse_y[3]_i_9/O
                         net (fo=1, routed)           0.000     1.734    ps2_mouse_inst/mouse_y[3]_i_9_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.800 r  ps2_mouse_inst/mouse_y_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.800    ps2_mouse_inst/mouse_y_reg[3]_i_1_n_6
    SLICE_X8Y34          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.830     1.957    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[1]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X8Y34          FDCE (Hold_fdce_C_D)         0.134     1.592    ps2_mouse_inst/mouse_y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ps2_mouse_inst/byte3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/mouse_y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.287ns (78.772%)  route 0.077ns (21.228%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.562     1.445    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  ps2_mouse_inst/byte3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ps2_mouse_inst/byte3_reg[2]/Q
                         net (fo=4, routed)           0.077     1.663    ps2_mouse_inst/byte3[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.045     1.708 r  ps2_mouse_inst/mouse_y[3]_i_8/O
                         net (fo=1, routed)           0.000     1.708    ps2_mouse_inst/mouse_y[3]_i_8_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.809 r  ps2_mouse_inst/mouse_y_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    ps2_mouse_inst/mouse_y_reg[3]_i_1_n_4
    SLICE_X8Y34          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.830     1.957    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[3]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X8Y34          FDCE (Hold_fdce_C_D)         0.134     1.592    ps2_mouse_inst/mouse_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ps2_mouse_inst/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/byte3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.053%)  route 0.139ns (45.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.562     1.445    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  ps2_mouse_inst/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  ps2_mouse_inst/shift_reg_reg[7]/Q
                         net (fo=3, routed)           0.139     1.749    ps2_mouse_inst/shift_reg_reg_n_0_[7]
    SLICE_X11Y34         FDRE                                         r  ps2_mouse_inst/byte3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.830     1.957    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  ps2_mouse_inst/byte3_reg[6]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X11Y34         FDRE (Hold_fdre_C_D)         0.066     1.524    ps2_mouse_inst/byte3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y32    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y34    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y34    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y35    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y35    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y35    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y35    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y36    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y36    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y36   ps2_mouse_inst/bit_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   ps2_mouse_inst/bit_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y36   ps2_mouse_inst/bit_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y36   ps2_mouse_inst/bit_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    ps2_mouse_inst/byte3_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    ps2_mouse_inst/mouse_y_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    ps2_mouse_inst/mouse_y_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    ps2_mouse_inst/mouse_y_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    ps2_mouse_inst/mouse_y_reg[7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    ps2_mouse_inst/mouse_y_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk1k/COUNT_reg[19]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/mouse_m_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.518ns (18.998%)  route 2.209ns (81.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  reset_reg/Q
                         net (fo=90, routed)          2.209     7.814    ps2_mouse_inst/reset
    SLICE_X8Y34          FDCE                                         f  ps2_mouse_inst/mouse_m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.444    14.785    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  ps2_mouse_inst/mouse_m_reg/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y34          FDCE (Recov_fdce_C_CLR)     -0.361    14.649    ps2_mouse_inst/mouse_m_reg
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  6.835    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/mouse_y_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.518ns (18.998%)  route 2.209ns (81.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  reset_reg/Q
                         net (fo=90, routed)          2.209     7.814    ps2_mouse_inst/reset
    SLICE_X8Y34          FDCE                                         f  ps2_mouse_inst/mouse_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.444    14.785    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y34          FDCE (Recov_fdce_C_CLR)     -0.319    14.691    ps2_mouse_inst/mouse_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/mouse_y_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.518ns (18.998%)  route 2.209ns (81.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  reset_reg/Q
                         net (fo=90, routed)          2.209     7.814    ps2_mouse_inst/reset
    SLICE_X8Y34          FDCE                                         f  ps2_mouse_inst/mouse_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.444    14.785    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y34          FDCE (Recov_fdce_C_CLR)     -0.319    14.691    ps2_mouse_inst/mouse_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/mouse_y_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.518ns (18.998%)  route 2.209ns (81.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  reset_reg/Q
                         net (fo=90, routed)          2.209     7.814    ps2_mouse_inst/reset
    SLICE_X8Y34          FDCE                                         f  ps2_mouse_inst/mouse_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.444    14.785    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[2]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y34          FDCE (Recov_fdce_C_CLR)     -0.319    14.691    ps2_mouse_inst/mouse_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/mouse_y_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.518ns (18.998%)  route 2.209ns (81.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  reset_reg/Q
                         net (fo=90, routed)          2.209     7.814    ps2_mouse_inst/reset
    SLICE_X8Y34          FDCE                                         f  ps2_mouse_inst/mouse_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.444    14.785    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  ps2_mouse_inst/mouse_y_reg[3]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y34          FDCE (Recov_fdce_C_CLR)     -0.319    14.691    ps2_mouse_inst/mouse_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/number_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.518ns (19.792%)  route 2.099ns (80.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  reset_reg/Q
                         net (fo=90, routed)          2.099     7.705    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/reset
    SLICE_X6Y30          FDCE                                         f  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/number_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.506    14.847    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/number_reg[10]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y30          FDCE (Recov_fdce_C_CLR)     -0.319    14.753    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/number_reg[10]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/number_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.518ns (19.792%)  route 2.099ns (80.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  reset_reg/Q
                         net (fo=90, routed)          2.099     7.705    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/reset
    SLICE_X6Y30          FDCE                                         f  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/number_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.506    14.847    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/number_reg[11]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y30          FDCE (Recov_fdce_C_CLR)     -0.319    14.753    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/number_reg[11]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/number_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.518ns (19.792%)  route 2.099ns (80.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  reset_reg/Q
                         net (fo=90, routed)          2.099     7.705    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/reset
    SLICE_X6Y30          FDCE                                         f  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/number_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.506    14.847    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/number_reg[9]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y30          FDCE (Recov_fdce_C_CLR)     -0.319    14.753    calculator_mode_module_inst/input_calculator_number2/manual_input_number_inst/number_reg[9]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/number_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.518ns (21.590%)  route 1.881ns (78.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  reset_reg/Q
                         net (fo=90, routed)          1.881     7.487    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/reset
    SLICE_X3Y29          FDCE                                         f  calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/number_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.508    14.849    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/number_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDCE (Recov_fdce_C_CLR)     -0.405    14.669    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/number_reg[3]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.260ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/digit_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.518ns (22.289%)  route 1.806ns (77.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  reset_reg/Q
                         net (fo=90, routed)          1.806     7.411    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/reset
    SLICE_X4Y33          FDCE                                         f  calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/digit_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.510    14.851    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/digit_ptr_reg[0]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X4Y33          FDCE (Recov_fdce_C_CLR)     -0.405    14.671    calculator_mode_module_inst/input_calculator_number1/manual_input_number_inst/digit_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  7.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.518%)  route 0.285ns (63.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_reg/Q
                         net (fo=90, routed)          0.285     1.896    ps2_mouse_inst/reset
    SLICE_X8Y37          FDCE                                         f  ps2_mouse_inst/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y37          FDCE                                         r  ps2_mouse_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X8Y37          FDCE (Remov_fdce_C_CLR)     -0.067     1.414    ps2_mouse_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.518%)  route 0.285ns (63.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_reg/Q
                         net (fo=90, routed)          0.285     1.896    ps2_mouse_inst/reset
    SLICE_X8Y37          FDCE                                         f  ps2_mouse_inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y37          FDCE                                         r  ps2_mouse_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X8Y37          FDCE (Remov_fdce_C_CLR)     -0.067     1.414    ps2_mouse_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.518%)  route 0.285ns (63.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_reg/Q
                         net (fo=90, routed)          0.285     1.896    ps2_mouse_inst/reset
    SLICE_X8Y37          FDPE                                         f  ps2_mouse_inst/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X8Y37          FDPE                                         r  ps2_mouse_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X8Y37          FDPE (Remov_fdpe_C_PRE)     -0.071     1.410    ps2_mouse_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/bit_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.091%)  route 0.290ns (63.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_reg/Q
                         net (fo=90, routed)          0.290     1.902    ps2_mouse_inst/reset
    SLICE_X10Y36         FDCE                                         f  ps2_mouse_inst/bit_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.831     1.958    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  ps2_mouse_inst/bit_count_reg[1]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    ps2_mouse_inst/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/shift_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.518%)  route 0.285ns (63.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_reg/Q
                         net (fo=90, routed)          0.285     1.896    ps2_mouse_inst/reset
    SLICE_X9Y37          FDCE                                         f  ps2_mouse_inst/shift_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X9Y37          FDCE                                         r  ps2_mouse_inst/shift_reg_reg[2]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X9Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    ps2_mouse_inst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/shift_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.518%)  route 0.285ns (63.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_reg/Q
                         net (fo=90, routed)          0.285     1.896    ps2_mouse_inst/reset
    SLICE_X9Y37          FDCE                                         f  ps2_mouse_inst/shift_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X9Y37          FDCE                                         r  ps2_mouse_inst/shift_reg_reg[3]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X9Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    ps2_mouse_inst/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/shift_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.518%)  route 0.285ns (63.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_reg/Q
                         net (fo=90, routed)          0.285     1.896    ps2_mouse_inst/reset
    SLICE_X9Y37          FDCE                                         f  ps2_mouse_inst/shift_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X9Y37          FDCE                                         r  ps2_mouse_inst/shift_reg_reg[4]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X9Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    ps2_mouse_inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/shift_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.518%)  route 0.285ns (63.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_reg/Q
                         net (fo=90, routed)          0.285     1.896    ps2_mouse_inst/reset
    SLICE_X9Y37          FDCE                                         f  ps2_mouse_inst/shift_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X9Y37          FDCE                                         r  ps2_mouse_inst/shift_reg_reg[5]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X9Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    ps2_mouse_inst/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/shift_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.518%)  route 0.285ns (63.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_reg/Q
                         net (fo=90, routed)          0.285     1.896    ps2_mouse_inst/reset
    SLICE_X9Y37          FDCE                                         f  ps2_mouse_inst/shift_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X9Y37          FDCE                                         r  ps2_mouse_inst/shift_reg_reg[6]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X9Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    ps2_mouse_inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_mouse_inst/bit_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.091%)  route 0.290ns (63.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  reset_reg/Q
                         net (fo=90, routed)          0.290     1.902    ps2_mouse_inst/reset
    SLICE_X11Y36         FDCE                                         f  ps2_mouse_inst/bit_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.831     1.958    ps2_mouse_inst/clk_IBUF_BUFG
    SLICE_X11Y36         FDCE                                         r  ps2_mouse_inst/bit_count_reg[0]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X11Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    ps2_mouse_inst/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.513    





