{
	"author": ["Jovanka Ciric", "Gin Yee", "Carl Sechen"],
	"booktitle": "DATE",
	"crossref": "conf/date/2000",
	"dblpkey": "conf/date/CiricYS00",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.2000.840284",
	"pages": "277-282",
	"title": "Delay Minimization and Technology Mapping of Two-Level Structures and Implementation Using Clock-Delayed Domino Logic",
	"type": "inproceedings",
	"url": "db/conf/date/date2000.html#CiricYS00",
	"year": "2000"
}
