## This is a most popular repository list for Verilog sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 2815 | 708 | 66 | 2 months ago | [picorv32](https://github.com/YosysHQ/picorv32)/1 | PicoRV32 - A Size-Optimized RISC-V CPU |
| 2547 | 995 | 33 | 3 years ago | [e200_opensource](https://github.com/SI-RISCV/e200_opensource)/2 | Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2 |
| 1950 | 614 | 109 | 3 months ago | [verilog-ethernet](https://github.com/alexforencich/verilog-ethernet)/3 | Verilog Ethernet components for FPGA implementation |
| 1914 | 270 | 9 | 6 days ago | [darkriscv](https://github.com/darklife/darkriscv)/4 | opensouce RISC-V cpu core implemented in Verilog from scratch in one night! |
| 1819 | 561 | 24 | 2 years ago | [wujian100_open](https://github.com/T-head-Semi/wujian100_open)/5 | IC design and development should be fasterÔºåsimpler and more reliable |
| 1644 | 559 | 200 | 6 years ago | [hw](https://github.com/nvdla/hw)/6 | RTL, Cmodel, and testbench for NVDLA |
| 1509 | 378 | 94 | 5 months ago | [corundum](https://github.com/corundum/corundum)/7 | Open source FPGA-based NIC and platform for in-network compute |
| 1460 | 341 | 0 | 3 days ago | [basic_verilog](https://github.com/pConst/basic_verilog)/8 | Must-have verilog systemverilog modules |
| 1395 | 1470 | 52 | 16 hours ago | [hdl](https://github.com/analogdevicesinc/hdl)/9 | HDL libraries and projects |
| 1374 | 484 | 297 | 6 hours ago | [OpenROAD](https://github.com/The-OpenROAD-Project/OpenROAD)/10 | OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/ |
| 1309 | 410 | 51 | 1 year, 2 months ago | [verilog-axi](https://github.com/alexforencich/verilog-axi)/11 | Verilog AXI components for FPGA implementation |
| 1289 | 172 | 21 | 5 days ago | [serv](https://github.com/olofk/serv)/12 | SERV - The SErial RISC-V CPU |
| 1207 | 150 | 4 | 10 days ago | [zipcpu](https://github.com/ZipCPU/zipcpu)/13 | A small, light weight, RISC CPU soft core |
| 1119 | 318 | 12 | 1 year, 2 months ago | [e203_hbirdv2](https://github.com/riscv-mcu/e203_hbirdv2)/14 | The Ultra-Low Power RISC-V Core |
| 1115 | 209 | 14 | 2 years ago | [riscv](https://github.com/ultraembedded/riscv)/15 | RISC-V CPU Core (RV32IM) |
| 1108 | 278 | 30 | 23 days ago | [oh](https://github.com/aolofsson/oh)/16 | Verilog library for ASIC and FPGA designers |
| 1105 | 232 | 71 | 7 days ago | [vortex](https://github.com/vortexgpgpu/vortex)/17 | None |
| 1066 | 285 | 23 | 1 year, 27 days ago | [openc910](https://github.com/T-head-Semi/openc910)/18 | OpenXuantie - OpenC910 Core |
| 992 | 76 | 3 | 2 years ago | [amiga2000-gfxcard](https://github.com/mntmn/amiga2000-gfxcard)/19 | MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog |
| 972 | 264 | 28 | a month ago | [verilog-pcie](https://github.com/alexforencich/verilog-pcie)/20 | Verilog PCI express components |
| 969 | 232 | 10 | 6 years ago | [miaow](https://github.com/VerticalResearchGroup/miaow)/21 | An open source GPU based off of the AMD Southern Islands ISA. |
| 928 | 641 | 86 | 14 days ago | [uhd](https://github.com/EttusResearch/uhd)/22 | The USRP‚Ñ¢ Hardware Driver Repository |
| 879 | 436 | 9 | 5 years ago | [ODriveHardware](https://github.com/odriverobotics/ODriveHardware)/23 | High performance motor control |
| 785 | 134 | 19 | 2 years ago | [biriscv](https://github.com/ultraembedded/biriscv)/24 | 32-bit Superscalar RISC-V CPU |
| 764 | 129 | 32 | 30 days ago | [apio](https://github.com/FPGAwars/apio)/25 | :seedling: Open source ecosystem for open FPGA boards |
| 757 | 193 | 5 | 4 years ago | [open-fpga-verilog-tutorial](https://github.com/Obijuan/open-fpga-verilog-tutorial)/26 | Learn how to design digital systems and synthesize them into an FPGA using only opensource tools |
| 754 | 150 | 109 | 8 hours ago | [OpenFPGA](https://github.com/lnis-uofu/OpenFPGA)/27 | An Open-source FPGA IP Generator |
| 724 | 127 | 2 | 7 months ago | [USB_C_Industrial_Camera_FPGA_USB3](https://github.com/circuitvalley/USB_C_Industrial_Camera_FPGA_USB3)/28 | Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source. |
| 724 | 304 | 42 | 8 months ago | [riffa](https://github.com/KastnerRG/riffa)/29 | The RIFFA development repository |
| 695 | 149 | 3 | 2 years ago | [step_into_mips](https://github.com/lvyufeng/step_into_mips)/30 | ‰∏ÄÊ≠•‰∏ÄÊ≠•ÂÜôMIPS CPU |
| 666 | 141 | 8 | 4 days ago | [pcileech-fpga](https://github.com/ufrisk/pcileech-fpga)/31 | FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software |
| 648 | 171 | 0 | 5 months ago | [Verilog-Practice](https://github.com/xiaop1/Verilog-Practice)/32 | HDLBits website practices & solutions |
| 646 | 97 | 42 | 15 days ago | [microwatt](https://github.com/antonblanchard/microwatt)/33 | A tiny Open POWER ISA softcore written in VHDL 2008 |
| 645 | 199 | 3 | 2 years ago | [cores](https://github.com/ultraembedded/cores)/34 | Various HDL (Verilog) IP Cores |
| 639 | 219 | 7 | 6 months ago | [openwifi-hw](https://github.com/open-sdr/openwifi-hw)/35 | open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware |
| 589 | 100 | 2 | 5 months ago | [riscv_vhdl](https://github.com/sergeykhbr/riscv_vhdl)/36 | Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators |
| 570 | 101 | 5 | 4 years ago | [LeFlow](https://github.com/danielholanda/LeFlow)/37 | Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks |
| 557 | 96 | 24 | 2 years ago | [riscv-formal](https://github.com/SymbioticEDA/riscv-formal)/38 | RISC-V Formal Verification Framework |
| 549 | 187 | 1 | 6 years ago | [mips-cpu](https://github.com/jmahler/mips-cpu)/39 | MIPS CPU implemented in Verilog |
| 541 | 19 | 4 | 22 days ago | [z80-open-silicon](https://github.com/rejunity/z80-open-silicon)/40 | Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80. |
| 538 | 213 | 1 | 8 years ago | [FPGA-Imaging-Library](https://github.com/dtysky/FPGA-Imaging-Library)/41 | An open source library for image processing on FPGA. |
| 519 | 140 | 0 | 6 years ago | [verilog](https://github.com/seldridge/verilog)/42 | Repository for basic (and not so basic) Verilog blocks with high re-use potential |
| 516 | 144 | 55 | 1 year, 6 months ago | [OpenTimer](https://github.com/OpenTimer/OpenTimer)/43 | A High-performance Timing Analysis Tool for VLSI Systems |
| 488 | 81 | 8 | 8 months ago | [FPGA-USB-Device](https://github.com/WangXuan95/FPGA-USB-Device)/44 | An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. Âü∫‰∫éFPGAÁöÑUSB full-speed deviceÁ´ØÊéßÂà∂Âô®ÔºåÂèØÂÆûÁé∞USB‰∏≤Âè£„ÄÅUSBÊëÑÂÉèÂ§¥„ÄÅUSBÈü≥È¢ë„ÄÅUÁõò„ÄÅUSBÈîÆÁõòÁ≠âËÆæÂ§áÔºåÂè™ÈúÄË¶Å3‰∏™FPGAÊôÆÈÄöIOÔºåËÄå‰∏çÈúÄË¶ÅÈ¢ùÂ§ñÁöÑÊé•Âè£ËäØÁâá„ÄÇ |
| 484 | 95 | 1 | 1 year, 10 months ago | [32-Verilog-Mini-Projects](https://github.com/sudhamshu091/32-Verilog-Mini-Projects)/45 | Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 754 Addition Subtraction, Floating Point IEEE 754 Division, Floating Point IEEE 754 Multiplication, Fraction Multiplier, High Radix Multiplier, I2C and SPI Protocols, LFSR and CFSR, Logarithm Implementation, Mealy and Moore State Machine Implementation of Sequence Detector, Modified Booth Algorithm, Pipelined Multiplier, Restoring and Non Restoring Division, Sequential Multiplier, Shift and Add Binary Multiplier, Traffic Light Controller, Universal_Shift_Register, BCD Adder, Dual Address RAM and Dual Address ROM |
| 484 | 23 | 10 | 1 year, 5 months ago | [graphics-gremlin](https://github.com/schlae/graphics-gremlin)/46 | Open source retro ISA video card |
| 476 | 137 | 12 | 2 years ago | [fpu](https://github.com/dawsonjon/fpu)/47 | synthesiseable ieee 754 floating point library in verilog  |
| 475 | 145 | 33 | 8 months ago | [mor1kx](https://github.com/openrisc/mor1kx)/48 | mor1kx - an OpenRISC 1000 processor IP core |
| 472 | 160 | 7 | 10 months ago | [verilog-i2c](https://github.com/alexforencich/verilog-i2c)/49 | Verilog I2C interface for FPGA implementation |
| 461 | 106 | 3 | 5 years ago | [CNN-FPGA](https://github.com/QShen3/CNN-FPGA)/50 | ‰ΩøÁî®VerilogÂÆûÁé∞ÁöÑCNNÊ®°ÂùóÔºåÂèØ‰ª•Êñπ‰æøÁöÑÂú®FPGAÈ°πÁõÆ‰∏≠‰ΩøÁî® |
| 455 | 21 | 8 | 10 months ago | [vroom](https://github.com/MoonbaseOtago/vroom)/51 | VRoom! RISC-V CPU |
| 447 | 117 | 141 | 2 months ago | [CFU-Playground](https://github.com/google/CFU-Playground)/52 | Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM).    . . . . .   Online tutorial: https://google.github.io/CFU-Playground/   For reference docs, see the link below. |
| 447 | 32 | 71 | 1 year, 2 months ago | [ucr-eecs168-lab](https://github.com/sheldonucr/ucr-eecs168-lab)/53 | The lab schedules for EECS168 at UC Riverside |
| 446 | 56 | 5 | 1 year, 5 months ago | [VerilogBoy](https://github.com/zephray/VerilogBoy)/54 | A Pi emulating a GameBoy sounds cheap. What about an FPGA? |
| 446 | 146 | 6 | 8 months ago | [FPGA-FOC](https://github.com/WangXuan95/FPGA-FOC)/55 | FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. Âü∫‰∫éFPGAÁöÑFOCÊéßÂà∂Âô®ÔºåÁî®‰∫éÈ©±Âä®BLDC/PMSMÁîµÊú∫„ÄÇ |
| 442 | 94 | 5 | 4 months ago | [wb2axip](https://github.com/ZipCPU/wb2axip)/56 | Bus bridges and other odds and ends |
| 431 | 63 | 13 | 9 days ago | [apicula](https://github.com/YosysHQ/apicula)/57 | Project Apicula üêù: bitstream documentation for Gowin FPGAs |
| 427 | 45 | 1 | 1 year, 3 months ago | [vdatp](https://github.com/danfoisy/vdatp)/58 | Volumetric Display using an Acoustically Trapped Particle |
| 412 | 43 | 0 | a month ago | [RISC-V-Single-Cycle-CPU](https://github.com/T-K-233/RISC-V-Single-Cycle-CPU)/59 | A RISC-V 32bit single-cycle CPU written in Logisim |
| 386 | 128 | 18 | 6 years ago | [convolution_network_on_FPGA](https://github.com/hunterlew/convolution_network_on_FPGA)/60 | CNN acceleration on virtex-7 FPGA with verilog HDL |
| 381 | 120 | 10 | 1 year, 2 months ago | [verilog-uart](https://github.com/alexforencich/verilog-uart)/61 | Verilog UART |
| 379 | 24 | 41 | a month ago | [tillitis-key1](https://github.com/tillitis/tillitis-key1)/62 | Board designs, FPGA verilog, firmware for TKey, the flexible and open USB security key üîë |
| 367 | 99 | 1 | 4 years ago | [AccDNN](https://github.com/IBM/AccDNN)/63 | A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration. |
| 360 | 145 | 16 | 12 years ago | [netfpga](https://github.com/NetFPGA/netfpga)/64 | NetFPGA 1G infrastructure and gateware |
| 351 | 180 | 13 | 1 year, 4 months ago | [openofdm](https://github.com/jhshi/openofdm)/65 | Sythesizable, modular Verilog implementation of 802.11 OFDM decoder. |
| 339 | 95 | 7 | 4 months ago | [icesugar](https://github.com/wuxx/icesugar)/66 | iCESugar FPGA Board (base on iCE40UP5k) |
| 335 | 40 | 26 | 4 years ago | [spispy](https://github.com/osresearch/spispy)/67 | An open source SPI flash emulator and monitor |
| 333 | 107 | 7 | 5 years ago | [icezum](https://github.com/FPGAwars/icezum)/68 | :star2: IceZUM Alhambra: an Arduino-like Open FPGA electronic board |
| 333 | 123 | 0 | 4 years ago | [AMBA_AXI_AHB_APB](https://github.com/adki/AMBA_AXI_AHB_APB)/69 | AMBA bus lecture material |
| 316 | 77 | 1 | 3 years ago | [CNN-FPGA](https://github.com/omarelhedaby/CNN-FPGA)/70 | Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database |
| 315 | 92 | 2 | 1 year, 1 month ago | [verilog-6502](https://github.com/Arlet/verilog-6502)/71 | A Verilog HDL model of the MOS 6502 CPU |
| 312 | 119 | 0 | 1 year, 3 months ago | [aes](https://github.com/secworks/aes)/72 | Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys. |
| 311 | 77 | 1 | 2 years ago | [core_ddr3_controller](https://github.com/ultraembedded/core_ddr3_controller)/73 | A DDR3 memory controller in Verilog for various FPGAs |
| 303 | 17 | 33 | 1 year, 6 months ago | [Digital-IDE](https://github.com/Nitcloud/Digital-IDE)/74 | Âú®vscode‰∏äÁöÑÊï∞Â≠óËÆæËÆ°ÂºÄÂèëÊèí‰ª∂ |
| 302 | 88 | 3 | 3 days ago | [sha256](https://github.com/secworks/sha256)/75 | Hardware implementation of the SHA-256 cryptographic hash function |
| 302 | 61 | 1 | 6 years ago | [ridecore](https://github.com/ridecore/ridecore)/76 | RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL. |
| 298 | 46 | 16 | 2 years ago | [Piccolo](https://github.com/bluespec/Piccolo)/77 | RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT) |
| 298 | 64 | 2 | 6 years ago | [zet](https://github.com/marmolejo/zet)/78 | Open source implementation of a x86 processor |
| 298 | 9 | 38 | 15 days ago | [Digital-IDE](https://github.com/Digital-EDA/Digital-IDE)/79 | All in one vscode plugin for HDL development |
| 294 | 85 | 8 | 2 years ago | [HDL-Bits-Solutions](https://github.com/viduraakalanka/HDL-Bits-Solutions)/80 | This is a repository containing solutions to the problem statements given in HDL Bits website. |
| 293 | 87 | 11 | 1 year, 27 days ago | [openc906](https://github.com/T-head-Semi/openc906)/81 | OpenXuantie - OpenC906 Core |
| 288 | 88 | 16 | 1 year, 8 months ago | [Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA](https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA)/82 | Verilog Generator of Neural Net Digit Detector for FPGA |
| 288 | 91 | 1 | 7 years ago | [sdram-controller](https://github.com/stffrdhrn/sdram-controller)/83 | Verilog SDRAM memory controller  |
| 287 | 8 | 0 | 12 days ago | [Nuked-MD-FPGA](https://github.com/nukeykt/Nuked-MD-FPGA)/84 | Mega Drive/Genesis core written in Verilog |
| 284 | 71 | 7 | 1 year, 9 months ago | [nandland](https://github.com/nandland/nandland)/85 | All code found on nandland is here.  underconstruction.gif |
| 276 | 46 | 9 | 2 years ago | [Project-Zipline](https://github.com/opencomputeproject/Project-Zipline)/86 | Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm. |
| 276 | 126 | 8 | 10 years ago | [FPGA-Litecoin-Miner](https://github.com/kramble/FPGA-Litecoin-Miner)/87 | A litecoin scrypt miner implemented with FPGA on-chip memory.  |
| 273 | 57 | 3 | 2 years ago | [fpga_readings](https://github.com/lastweek/fpga_readings)/88 | Recipe for FPGA cooking |
| 272 | 263 | 111 | 5 hours ago | [OpenROAD-flow-scripts](https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts)/89 | OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/ |
| 270 | 31 | 4 | 1 year, 29 days ago | [fpga_pio](https://github.com/lawrie/fpga_pio)/90 | An attempt to recreate the RP2040 PIO in an FPGA |
| 268 | 56 | 4 | 1 year, 6 months ago | [ZYNQ-NVDLA](https://github.com/LeiWang1999/ZYNQ-NVDLA)/91 | NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA. |
| 263 | 58 | 21 | 6 days ago | [VeeRwolf](https://github.com/chipsalliance/VeeRwolf)/92 | FuseSoC-based SoC for VeeR EH1 and EL2 |
| 261 | 77 | 117 | 2 months ago | [f4pga-examples](https://github.com/chipsalliance/f4pga-examples)/93 | Example designs showing different ways to use F4PGA toolchains. |
| 257 | 48 | 0 | 4 months ago | [wbuart32](https://github.com/ZipCPU/wbuart32)/94 | A simple, basic, formally verified UART controller |
| 257 | 63 | 118 | a day ago | [caravel](https://github.com/efabless/caravel)/95 | Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space. |
| 254 | 62 | 4 | 4 years ago | [raven-picorv32](https://github.com/efabless/raven-picorv32)/96 | Silicon-validated SoC implementation of the PicoSoc/PicoRV32 |
| 253 | 64 | 22 | 11 years ago | [fpga_nes](https://github.com/brianbennett/fpga_nes)/97 | FPGA-based Nintendo Entertainment System Emulator |
| 252 | 61 | 2 | 1 year, 30 days ago | [FPGAandCNN](https://github.com/suisuisi/FPGAandCNN)/98 | Âü∫‰∫éFPGAÁöÑÊï∞Â≠óËØÜÂà´-ÂÆûÊó∂ËßÜÈ¢ëÂ§ÑÁêÜÁöÑÂÆöÁÇπÂç∑ÁßØÁ•ûÁªèÁΩëÁªúÂÆûÁé∞ |
| 249 | 199 | 0 | 2 years ago | [fpga](https://github.com/EttusResearch/fpga)/99 | The USRP‚Ñ¢ Hardware Driver FPGA Repository |
| 245 | 68 | 51 | 3 days ago | [ao486_MiSTer](https://github.com/MiSTer-devel/ao486_MiSTer)/100 | ao486 port for MiSTer |
| 243 | 28 | 6 | 2 years ago | [twitchcore](https://github.com/geohot/twitchcore)/101 | It's a core. Made on Twitch. |
| 242 | 11 | 8 | 1 year, 4 months ago | [Analogue_Pocket_Neogeo](https://github.com/Mazamars312/Analogue_Pocket_Neogeo)/102 | Analogue Pocket Neogeo Core compatible with openFPGA |
| 241 | 84 | 8 | 2 years ago | [SCALE-MAMBA](https://github.com/KULeuven-COSIC/SCALE-MAMBA)/103 | Repository for the SCALE-MAMBA MPC system |
| 236 | 44 | 2 | 9 months ago | [ice40-playground](https://github.com/smunaut/ice40-playground)/104 | Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker) |
| 231 | 43 | 6 | 2 years ago | [ice40_ultraplus_examples](https://github.com/damdoy/ice40_ultraplus_examples)/105 | Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation |
| 229 | 73 | 5 | 8 months ago | [FPGA-ftdi245fifo](https://github.com/WangXuan95/FPGA-ftdi245fifo)/106 | FPGA-based USB fast data transmission using FT232H/FT600 chip. ‰ΩøÁî®FT232H/FT600ËäØÁâáËøõË°åFPGA‰∏éÁîµËÑë‰πãÈó¥ÁöÑÈ´òÈÄüÊï∞ÊçÆ‰º†Ëæì„ÄÇ |
| 227 | 57 | 2 | 8 months ago | [FPGA-SDcard-Reader](https://github.com/WangXuan95/FPGA-SDcard-Reader)/107 | An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. Âü∫‰∫éFPGAÁöÑSDÂç°ËØªÂèñÂô®ÔºåÂèØ‰ª•‰ªéFAT16ÊàñFAT32Ê†ºÂºèÁöÑSDÂç°‰∏≠ËØªÂèñÊñá‰ª∂„ÄÇ |
| 227 | 51 | 2 | 3 months ago | [Colorlight-FPGA-Projects](https://github.com/wuxx/Colorlight-FPGA-Projects)/108 | current focus on Colorlight i5 and i9 & i9plus module |
| 221 | 32 | 1 | 5 years ago | [SimpleVOut](https://github.com/cliffordwolf/SimpleVOut)/109 | A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals |
| 219 | 110 | 4 | 10 years ago | [uvm_axi](https://github.com/funningboy/uvm_axi)/110 | uvm AXI BFM(bus functional model) |
| 216 | 39 | 7 | 5 years ago | [DisplayPort_Verilog](https://github.com/hamsternz/DisplayPort_Verilog)/111 | A Verilog implementation of DisplayPort protocol for FPGAs |
| 214 | 66 | 5 | 2 months ago | [neuralNetwork](https://github.com/vipinkmenon/neuralNetwork)/112 | None |
| 213 | 68 | 1 | a month ago | [async_fifo](https://github.com/dpretet/async_fifo)/113 | A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog |
| 212 | 98 | 9 | 1 year, 2 months ago | [xkISP](https://github.com/openasic-org/xkISP)/114 | xkISPÔºöXinkai ISP IP Core (HLS) |
| 207 | 70 | 4 | 1 year, 1 month ago | [xk265](https://github.com/openasic-org/xk265)/115 | xk265ÔºöHEVC/H.265 Video Encoder IP Core (RTL) |
| 204 | 37 | 2 | 4 years ago | [usbcorev](https://github.com/avakar/usbcorev)/116 | A full-speed device-side USB peripheral core written in Verilog. |
| 201 | 47 | 11 | 4 days ago | [livehd](https://github.com/masc-ucsc/livehd)/117 | Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation |
| 201 | 36 | 43 | 18 hours ago | [jtcores](https://github.com/jotego/jtcores)/118 | FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket |
| 201 | 75 | 0 | 4 years ago | [RePlAce](https://github.com/The-OpenROAD-Project/RePlAce)/119 | RePlAce global placement tool |
| 200 | 28 | 1 | 4 years ago | [display_controller](https://github.com/projf/display_controller)/120 | FPGA display controller with support for VGA, DVI, and HDMI. |
| 199 | 37 | 24 | a year ago | [MacroPlacement](https://github.com/TILOS-AI-Institute/MacroPlacement)/121 | Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source |
| 197 | 67 | 13 | 4 months ago | [libsystemctlm-soc](https://github.com/Xilinx/libsystemctlm-soc)/122 | SystemC/TLM-2.0 Co-simulation framework |
| 196 | 13 | 3 | 9 months ago | [minimax](https://github.com/gsmecher/minimax)/123 | Minimax: a Compressed-First, Microcoded RISC-V CPU |
| 191 | 38 | 7 | 3 years ago | [core_jpeg](https://github.com/ultraembedded/core_jpeg)/124 | High throughput JPEG decoder in Verilog for FPGA |
| 191 | 38 | 1 | 6 years ago | [RISC-V-CPU](https://github.com/Evensgn/RISC-V-CPU)/125 | RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL. |
| 187 | 11 | 1 | 5 years ago | [fpga-chip8](https://github.com/pwmarcz/fpga-chip8)/126 | CHIP-8 console on FPGA |
| 187 | 14 | 0 | 1 year, 10 months ago | [fpg1](https://github.com/hrvach/fpg1)/127 | FPGA implementation of DEC PDP-1 computer (1959) in Verilog, with CRT, Teletype and Console. |
| 186 | 35 | 7 | 5 years ago | [TinyFPGA-B-Series](https://github.com/tinyfpga/TinyFPGA-B-Series)/128 | Open source design files for the TinyFPGA B-Series boards.   |
| 184 | 5 | 27 | 4 days ago | [openfpga-GBC](https://github.com/budude2/openfpga-GBC)/129 | None |
| 184 | 45 | 0 | 2 years ago | [Single_instruction_cycle_OpenMIPS](https://github.com/zach0zhang/Single_instruction_cycle_OpenMIPS)/130 | ÈÄöËøáÂ≠¶‰π†„ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„ÄãÔºåÂ∞Ü‰π¶‰∏≠ÂÆûÁé∞ÁöÑÂÖºÂÆπMIPS32Êåá‰ª§ÈõÜÊû∂ÊûÑÁöÑÂ§ÑÁêÜÂô®‚Äî‚ÄîOpenMIPSÔºà‰∫îÁ∫ßÊµÅÊ∞¥Á∫øÁªìÊûÑÔºâÔºåÁÆÄÂåñÊàêÂçïÊåá‰ª§Âë®ÊúüÂÆûÁé∞ÁöÑÂ§ÑÁêÜÂô® |
| 183 | 66 | 23 | 10 months ago | [open-register-design-tool](https://github.com/Juniper/open-register-design-tool)/131 | Tool to generate register RTL, models, and docs using SystemRDL or JSpec input |
| 183 | 62 | 5 | 4 years ago | [Tang_E203_Mini](https://github.com/Lichee-Pi/Tang_E203_Mini)/132 | LicheeTang ËúÇÈ∏üE203 Core |
| 182 | 21 | 5 | a month ago | [amiga_replacement_project](https://github.com/nonarkitten/amiga_replacement_project)/133 | This is an attempt to make clean Verilog sources for each chip on the Amiga. |
| 181 | 20 | 0 | 9 years ago | [ez8](https://github.com/zhemao/ez8)/134 | The Easy 8-bit Processor |
| 181 | 62 | 1 | 3 years ago | [schoolMIPS](https://github.com/MIPSfpga/schoolMIPS)/135 | CPU microarchitecture, step by step |
| 180 | 29 | 5 | 2 years ago | [usb3_pipe](https://github.com/enjoy-digital/usb3_pipe)/136 | USB3 PIPE interface for Xilinx 7-Series |
| 179 | 58 | 4 | 10 years ago | [fpganes](https://github.com/strigeus/fpganes)/137 | NES in Verilog |
| 179 | 34 | 2 | 6 months ago | [FPGA-JPEG-LS-encoder](https://github.com/WangXuan95/FPGA-JPEG-LS-encoder)/138 | An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. Âü∫‰∫éFPGAÁöÑJPEG-LSÁºñÁ†ÅÂô®ÔºåÂèØÂÆûÁé∞È´òÂéãÁº©ÁéáÁöÑÊó†Êçü/ËøëÊó†ÊçüÂõæÂÉèÂéãÁº©„ÄÇ |
| 179 | 55 | 1 | 8 months ago | [FPGA-CAN](https://github.com/WangXuan95/FPGA-CAN)/139 | An FPGA-based lightweight CAN bus controller. Âü∫‰∫éFPGAÁöÑËΩªÈáèÁ∫ßCANÊÄªÁ∫øÊéßÂà∂Âô®„ÄÇ |
| 178 | 17 | 1 | 2 years ago | [fedar-f1-rv64im](https://github.com/eminfedar/fedar-f1-rv64im)/140 | 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog. |
| 178 | 56 | 2 | 9 months ago | [DetectHumanFaces](https://github.com/WalkerLau/DetectHumanFaces)/141 | Real time face detection based on Arm Cortex-M3 DesignStart and FPGA |
| 170 | 322 | 113 | 9 hours ago | [caravel_user_project](https://github.com/efabless/caravel_user_project)/142 | https://caravel-user-project.readthedocs.io |
| 167 | 77 | 3 | 7 years ago | [FPGA_Based_CNN](https://github.com/mtmd/FPGA_Based_CNN)/143 | FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform. |
| 166 | 20 | 12 | 2 months ago | [vicii-kawari](https://github.com/randyrossi/vicii-kawari)/144 | Commodore 64 VIC-II 6567/6569 Replacement Project |
| 165 | 35 | 4 | 2 years ago | [FPGA-peripherals](https://github.com/FPGAwars/FPGA-peripherals)/145 | :seedling: :snowflake: Collection of open-source peripherals in Verilog |
| 160 | 74 | 8 | 6 years ago | [Convolutional-Neural-Network](https://github.com/AniketBadhan/Convolutional-Neural-Network)/146 | Implementation of CNN using Verilog |
| 159 | 101 | 1 | 3 years ago | [Practical-UVM-Step-By-Step](https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step)/147 | This is the main repository for all the examples for the book Practical UVM |
| 159 | 55 | 4 | 3 days ago | [pcileech-wifi](https://github.com/ekknod/pcileech-wifi)/148 | pcileech-fpga with wireless card emulation |
| 158 | 28 | 0 | 7 years ago | [archexp](https://github.com/zhanghai/archexp)/149 | ÊµôÊ±üÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãÂÆûÈ™å |
| 158 | 17 | 3 | 6 months ago | [breaks](https://github.com/emu-russia/breaks)/150 | Nintendo Entertainment System (NES) / Famicom / Famiclones chip reversing |
| 157 | 21 | 0 | 2 days ago | [ASIC-Design-Roadmap](https://github.com/abdelazeem201/ASIC-Design-Roadmap)/151 | The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps ‚Äì moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges. |
| 157 | 63 | 67 | 2 months ago | [fomu-workshop](https://github.com/im-tomu/fomu-workshop)/152 | Support files for participating in a Fomu workshop |
| 156 | 74 | 1 | 8 years ago | [or1200](https://github.com/openrisc/or1200)/153 | OpenRISC 1200 implementation |
| 154 | 36 | 1 | 5 years ago | [NPU_on_FPGA](https://github.com/cxdzyq1110/NPU_on_FPGA)/154 | Âú®FPGA‰∏äÈù¢ÂÆûÁé∞‰∏Ä‰∏™NPUËÆ°ÁÆóÂçïÂÖÉ„ÄÇËÉΩÂ§üÊâßË°åÁü©ÈòµËøêÁÆóÔºàADD/ADDi/ADDs/MULT/MULTi/DOTÁ≠âÔºâ„ÄÅÂõæÂÉèÂ§ÑÁêÜËøêÁÆóÔºàCONV/POOLÁ≠âÔºâ„ÄÅÈùûÁ∫øÊÄßÊò†Â∞ÑÔºàRELU/TANH/SIGMÁ≠âÔºâ„ÄÇ |
| 153 | 13 | 14 | 3 months ago | [SiliconRE](https://github.com/furrtek/SiliconRE)/155 | Custom chips reverse-engineered from silicon |
| 152 | 67 | 8 | 2 years ago | [spi-slave](https://github.com/nandland/spi-slave)/156 | SPI Slave for FPGA in Verilog and VHDL |
| 152 | 25 | 6 | 1 year, 6 months ago | [icesugar-pro](https://github.com/wuxx/icesugar-pro)/157 | iCESugar series FPGA dev board |
| 151 | 55 | 1 | 6 years ago | [clacc](https://github.com/taoyilee/clacc)/158 | Deep Learning Accelerator (Convolution Neural Networks) |
| 150 | 15 | 0 | 1 year, 1 month ago | [vgasim](https://github.com/ZipCPU/vgasim)/159 | A Video display simulator |
| 150 | 21 | 6 | 2 years ago | [DreamcastHDMI](https://github.com/chriz2600/DreamcastHDMI)/160 | Dreamcast HDMI |
| 150 | 25 | 0 | 8 days ago | [sdspi](https://github.com/ZipCPU/sdspi)/161 | SD-Card controller, using either SPI, SDIO, or eMMC interfaces |
| 150 | 20 | 0 | 2 years ago | [Fuxi](https://github.com/MaxXSoft/Fuxi)/162 | Fuxi (‰ºèÁæ≤) is a 32-bit pipelined RISC-V processor written in Chisel3. |
| 150 | 40 | 3 | 1 year, 3 months ago | [iceGDROM](https://github.com/zeldin/iceGDROM)/163 | An FPGA based GDROM emulator for the Sega Dreamcast |
| 149 | 14 | 4 | 2 years ago | [icestation-32](https://github.com/dan-rodrigues/icestation-32)/164 | Compact FPGA game console |
| 149 | 19 | 0 | 6 years ago | [vm80a](https://github.com/1801BM1/vm80a)/165 | i8080 precise replica in Verilog, based on reverse engineering of real die |
| 149 | 28 | 1 | 3 years ago | [lpc_sniffer_tpm](https://github.com/denandz/lpc_sniffer_tpm)/166 | A low pin count sniffer for ICEStick - targeting TPM chips |
| 148 | 47 | 3 | 2 months ago | [cnn_hardware_acclerator_for_fpga](https://github.com/sumanth-kalluri/cnn_hardware_acclerator_for_fpga)/167 | This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs |
| 147 | 31 | 4 | 3 months ago | [Toooba](https://github.com/bluespec/Toooba)/168 | RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT |
| 147 | 53 | 1 | 11 years ago | [fft-dit-fpga](https://github.com/benreynwar/fft-dit-fpga)/169 | Verilog module for calculation of FFT. |
| 147 | 32 | 6 | 11 days ago | [iob-cache](https://github.com/IObundle/iob-cache)/170 | Verilog Configurable Cache |
| 147 | 10 | 0 | 2 months ago | [usb_cdc](https://github.com/ulixxe/usb_cdc)/171 | Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs |
| 147 | 41 | 0 | 10 years ago | [milkymist](https://github.com/m-labs/milkymist)/172 | SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU |
| 146 | 32 | 0 | 1 year, 1 month ago | [2021_Spring_NCTU_ICLAB](https://github.com/mirkat1206/2021_Spring_NCTU_ICLAB)/173 | NCTU 2021 Spring Integrated Circuit Design Laboratory |
| 146 | 22 | 3 | 5 months ago | [cpu11](https://github.com/1801BM1/cpu11)/174 | Revengineered ancient PDP-11 CPUs, originals and clones |
| 145 | 83 | 5 | 6 years ago | [Hardware-CNN](https://github.com/alan4186/Hardware-CNN)/175 | A convolutional neural network implemented in hardware (verilog) |
| 144 | 85 | 30 | 4 days ago | [iob-soc](https://github.com/IObundle/iob-soc)/176 | RISC-V System on Chip Template |
| 143 | 55 | 6 | 1 year, 21 days ago | [vsdflow](https://github.com/kunalg123/vsdflow)/177 | VSDFLOW  is  an  automated  solution  to  programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW  is  completely  build  using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic. |
| 143 | 37 | 1 | 17 days ago | [benchmarks](https://github.com/lsils/benchmarks)/178 | EPFL logic synthesis benchmarks |
| 143 | 76 | 6 | a month ago | [NeoGeo_MiSTer](https://github.com/MiSTer-devel/NeoGeo_MiSTer)/179 | NeoGeo for MiSTer |
| 142 | 41 | 1 | 6 years ago | [mriscv](https://github.com/onchipuis/mriscv)/180 | A 32-bit Microcontroller featuring a RISC-V core |
| 142 | 41 | 0 | 4 years ago | [R8051](https://github.com/risclite/R8051)/181 |  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core. |
| 142 | 32 | 2 | 4 years ago | [MIPS-pipeline-processor](https://github.com/mhyousefi/MIPS-pipeline-processor)/182 | A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding |
| 142 | 35 | 1 | 2 years ago | [introduction-to-fpga](https://github.com/ShawnHymel/introduction-to-fpga)/183 | None |
| 141 | 20 | 3 | 2 years ago | [CNN-Accelerator-VLSI](https://github.com/lirui-shanghaitech/CNN-Accelerator-VLSI)/184 | Convolutional accelerator kernel, target ASIC & FPGA |
| 140 | 29 | 4 | 1 year, 11 months ago | [MobileNet-in-FPGA](https://github.com/ZFTurbo/MobileNet-in-FPGA)/185 | Generator of verilog description for FPGA MobileNet implementation |
| 139 | 53 | 68 | a month ago | [Minimig-AGA_MiSTer](https://github.com/MiSTer-devel/Minimig-AGA_MiSTer)/186 | None |
| 139 | 11 | 3 | 10 months ago | [tekno-kizil](https://github.com/KASIRGA-KIZIL/tekno-kizil)/187 | KASIRGA - KIZIL Takƒ±mƒ± Teknofest 2023 √áip Tasarƒ±mƒ± - KIZIL ƒ∞≈ülemci Projesi |
| 137 | 26 | 1 | 2 years ago | [a2o](https://github.com/openpower-cores/a2o)/188 | None |
| 137 | 20 | 97 | 2 months ago | [synlig](https://github.com/chipsalliance/synlig)/189 | SystemVerilog support for Yosys |
| 137 | 45 | 1 | 3 years ago | [SM3_core](https://github.com/ljgibbslf/SM3_core)/190 | None |
| 136 | 13 | 0 | 18 days ago | [Caster](https://github.com/Modos-Labs/Caster)/191 | Open-source electrophoretics display controller. Mirror of https://gitlab.com/zephray/caster |
| 135 | 43 | 9 | 5 years ago | [ODIN](https://github.com/ChFrenkel/ODIN)/192 | ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation. |
| 135 | 134 | 25 | 2 years ago | [caravel_mpw-one](https://github.com/efabless/caravel_mpw-one)/193 | Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space. |
| 134 | 51 | 1 | 2 months ago | [cdbus](https://github.com/dukelec/cdbus)/194 | CDBUS (Controller Distributed Bus) Protocol and IP Core |
| 133 | 20 | 3 | 3 years ago | [panologic-g2](https://github.com/tomverbeure/panologic-g2)/195 | Pano Logic G2 Reverse Engineering Project |
| 133 | 37 | 2 | 2 years ago | [icebreaker-verilog-examples](https://github.com/icebreaker-fpga/icebreaker-verilog-examples)/196 | This repository contains small example designs that can be used with the open source icestorm flow. |
| 132 | 37 | 1 | 4 months ago | [dspfilters](https://github.com/ZipCPU/dspfilters)/197 | A collection of demonstration digital filters |
| 132 | 38 | 13 | 3 months ago | [corescore](https://github.com/olofk/corescore)/198 | CoreScore |
| 130 | 9 | 0 | 3 years ago | [riskow](https://github.com/racerxdl/riskow)/199 | Learning how to make a RISC-V  |
| 130 | 34 | 0 | 2 years ago | [CNN-On-FPGA](https://github.com/MasLiang/CNN-On-FPGA)/200 | FPGA |