Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 10 23:15:36 2024
| Host         : LAPTOP-C5LS8KIA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 89 register/latch pins with no clock driven by root clock pin: ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 223 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.165        0.000                      0                10346        0.055        0.000                      0                10346       -0.248       -1.260                       9                  3887  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
cam_pclk                  {0.000 6.944}        13.888          72.005          
clk_fpga_0                {0.000 3.333}        6.666           150.015         
sys_clk_50m               {0.000 10.000}       20.000          50.000          
  clk_hdmiX5_clk_wiz_0_1  {0.000 0.672}        1.345           743.750         
  clk_hdmi_clk_wiz_0_1    {0.000 3.361}        6.723           148.750         
  clk_sensor_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0_1    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cam_pclk                        9.668        0.000                      0                  291        0.121        0.000                      0                  291        6.090        0.000                       0                   156  
clk_fpga_0                      0.627        0.000                      0                 7713        0.055        0.000                      0                 7713        2.203        0.000                       0                  2672  
sys_clk_50m                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_hdmiX5_clk_wiz_0_1                                                                                                                                                   -0.248       -1.260                       9                    10  
  clk_hdmi_clk_wiz_0_1          0.165        0.000                      0                 1897        0.078        0.000                      0                 1897        2.507        0.000                       0                  1032  
  clk_sensor_clk_wiz_0_1       37.920        0.000                      0                   11        0.232        0.000                      0                   11       19.500        0.000                       0                    13  
  clkfbout_clk_wiz_0_1                                                                                                                                                     18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_fpga_0            clk_fpga_0                  3.578        0.000                      0                  348        0.393        0.000                      0                  348  
**async_default**     clk_hdmi_clk_wiz_0_1  clk_hdmi_clk_wiz_0_1        3.650        0.000                      0                   86        0.326        0.000                      0                   86  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk
  To Clock:  cam_pclk

Setup :            0  Failing Endpoints,  Worst Slack        9.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.668ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.824ns (21.358%)  route 3.034ns (78.642%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 18.919 - 13.888 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.395     5.524    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X32Y19         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.433     5.957 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/Q
                         net (fo=9, routed)           1.181     7.138    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg_n_0_[2]
    SLICE_X31Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.262 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/u_resize_fifo_i_1/O
                         net (fo=3, routed)           1.094     8.355    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.267     8.622 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=39, routed)          0.759     9.382    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/p_20_out
    RAMB36_X1Y1          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.388    15.276 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.206    17.482    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.559 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.359    18.919    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y1          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.553    19.472    
                         clock uncertainty           -0.035    19.437    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    19.050    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.050    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  9.668    

Slack (MET) :             9.771ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.824ns (21.938%)  route 2.932ns (78.062%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 18.920 - 13.888 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.395     5.524    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X32Y19         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.433     5.957 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/Q
                         net (fo=9, routed)           1.181     7.138    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg_n_0_[2]
    SLICE_X31Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.262 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/u_resize_fifo_i_1/O
                         net (fo=3, routed)           1.094     8.355    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.267     8.622 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=39, routed)          0.657     9.280    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/p_20_out
    RAMB36_X1Y0          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.388    15.276 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.206    17.482    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.559 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.360    18.920    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y0          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.553    19.473    
                         clock uncertainty           -0.035    19.438    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    19.051    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.051    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  9.771    

Slack (MET) :             9.884ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.824ns (22.864%)  route 2.780ns (77.136%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 18.850 - 13.888 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.395     5.524    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X32Y19         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.433     5.957 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/Q
                         net (fo=9, routed)           1.181     7.138    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg_n_0_[2]
    SLICE_X31Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.262 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/u_resize_fifo_i_1/O
                         net (fo=3, routed)           1.094     8.355    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.267     8.622 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=39, routed)          0.505     9.127    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/p_20_out
    RAMB36_X2Y0          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.388    15.276 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.206    17.482    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.559 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.290    18.850    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y0          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.584    19.434    
                         clock uncertainty           -0.035    19.399    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    19.012    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.012    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  9.884    

Slack (MET) :             9.939ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.824ns (21.902%)  route 2.938ns (78.098%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 18.875 - 13.888 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.395     5.524    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X32Y19         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.433     5.957 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/Q
                         net (fo=9, routed)           1.181     7.138    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg_n_0_[2]
    SLICE_X31Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.262 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/u_resize_fifo_i_1/O
                         net (fo=3, routed)           1.094     8.355    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.267     8.622 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=39, routed)          0.663     9.286    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X29Y3          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.388    15.276 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.206    17.482    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.559 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.316    18.875    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y3          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism              0.553    19.429    
                         clock uncertainty           -0.035    19.393    
    SLICE_X29Y3          FDRE (Setup_fdre_C_CE)      -0.168    19.225    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  9.939    

Slack (MET) :             9.939ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.824ns (21.902%)  route 2.938ns (78.098%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 18.875 - 13.888 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.395     5.524    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X32Y19         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.433     5.957 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/Q
                         net (fo=9, routed)           1.181     7.138    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg_n_0_[2]
    SLICE_X31Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.262 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/u_resize_fifo_i_1/O
                         net (fo=3, routed)           1.094     8.355    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.267     8.622 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=39, routed)          0.663     9.286    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X29Y3          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.388    15.276 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.206    17.482    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.559 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.316    18.875    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y3          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                         clock pessimism              0.553    19.429    
                         clock uncertainty           -0.035    19.393    
    SLICE_X29Y3          FDRE (Setup_fdre_C_CE)      -0.168    19.225    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  9.939    

Slack (MET) :             9.939ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.824ns (21.902%)  route 2.938ns (78.098%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 18.875 - 13.888 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.395     5.524    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X32Y19         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.433     5.957 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/Q
                         net (fo=9, routed)           1.181     7.138    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg_n_0_[2]
    SLICE_X31Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.262 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/u_resize_fifo_i_1/O
                         net (fo=3, routed)           1.094     8.355    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.267     8.622 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=39, routed)          0.663     9.286    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X29Y3          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.388    15.276 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.206    17.482    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.559 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.316    18.875    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y3          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                         clock pessimism              0.553    19.429    
                         clock uncertainty           -0.035    19.393    
    SLICE_X29Y3          FDRE (Setup_fdre_C_CE)      -0.168    19.225    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  9.939    

Slack (MET) :             9.939ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.824ns (21.902%)  route 2.938ns (78.098%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 18.875 - 13.888 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.395     5.524    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X32Y19         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.433     5.957 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/Q
                         net (fo=9, routed)           1.181     7.138    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg_n_0_[2]
    SLICE_X31Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.262 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/u_resize_fifo_i_1/O
                         net (fo=3, routed)           1.094     8.355    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.267     8.622 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=39, routed)          0.663     9.286    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X29Y3          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.388    15.276 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.206    17.482    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.559 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.316    18.875    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y3          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.553    19.429    
                         clock uncertainty           -0.035    19.393    
    SLICE_X29Y3          FDRE (Setup_fdre_C_CE)      -0.168    19.225    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  9.939    

Slack (MET) :             10.093ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.824ns (22.817%)  route 2.787ns (77.183%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 18.878 - 13.888 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.395     5.524    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X32Y19         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.433     5.957 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/Q
                         net (fo=9, routed)           1.181     7.138    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg_n_0_[2]
    SLICE_X31Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.262 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/u_resize_fifo_i_1/O
                         net (fo=3, routed)           1.094     8.355    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.267     8.622 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=39, routed)          0.512     9.135    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X27Y1          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.388    15.276 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.206    17.482    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.559 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.319    18.878    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y1          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.553    19.432    
                         clock uncertainty           -0.035    19.396    
    SLICE_X27Y1          FDRE (Setup_fdre_C_CE)      -0.168    19.228    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 10.093    

Slack (MET) :             10.093ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.824ns (22.817%)  route 2.787ns (77.183%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 18.878 - 13.888 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.395     5.524    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X32Y19         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.433     5.957 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/Q
                         net (fo=9, routed)           1.181     7.138    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg_n_0_[2]
    SLICE_X31Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.262 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/u_resize_fifo_i_1/O
                         net (fo=3, routed)           1.094     8.355    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.267     8.622 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=39, routed)          0.512     9.135    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X27Y1          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.388    15.276 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.206    17.482    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.559 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.319    18.878    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y1          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.553    19.432    
                         clock uncertainty           -0.035    19.396    
    SLICE_X27Y1          FDRE (Setup_fdre_C_CE)      -0.168    19.228    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 10.093    

Slack (MET) :             10.093ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.824ns (22.817%)  route 2.787ns (77.183%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 18.878 - 13.888 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.395     5.524    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X32Y19         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.433     5.957 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[2]/Q
                         net (fo=9, routed)           1.181     7.138    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg_n_0_[2]
    SLICE_X31Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.262 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/u_resize_fifo_i_1/O
                         net (fo=3, routed)           1.094     8.355    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.267     8.622 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=39, routed)          0.512     9.135    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X27Y1          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.388    15.276 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.206    17.482    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.559 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.319    18.878    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y1          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.553    19.432    
                         clock uncertainty           -0.035    19.396    
    SLICE_X27Y1          FDRE (Setup_fdre_C_CE)      -0.168    19.228    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 10.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.590     2.199    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y2          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDRE (Prop_fdre_C_Q)         0.141     2.340 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     2.395    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X25Y2          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.858     2.867    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y2          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.669     2.199    
    SLICE_X25Y2          FDRE (Hold_fdre_C_D)         0.075     2.274    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     2.172    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y1          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     2.313 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.368    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X33Y1          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.829     2.838    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y1          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.667     2.172    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.075     2.247    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.589%)  route 0.077ns (35.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.589     2.198    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y3          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141     2.339 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/Q
                         net (fo=3, routed)           0.077     2.416    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[8]
    SLICE_X27Y3          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.857     2.866    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y3          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.669     2.198    
    SLICE_X27Y3          FDRE (Hold_fdre_C_D)         0.075     2.273    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     2.172    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X32Y2          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.164     2.336 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     2.391    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X32Y2          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.829     2.838    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X32Y2          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.667     2.172    
    SLICE_X32Y2          FDRE (Hold_fdre_C_D)         0.064     2.236    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.590     2.199    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X26Y1          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y1          FDRE (Prop_fdre_C_Q)         0.164     2.363 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     2.418    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X26Y1          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.858     2.867    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X26Y1          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.669     2.199    
    SLICE_X26Y1          FDRE (Hold_fdre_C_D)         0.064     2.263    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.589     2.198    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X26Y4          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDRE (Prop_fdre_C_Q)         0.164     2.362 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     2.417    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X26Y4          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.857     2.866    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X26Y4          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.669     2.198    
    SLICE_X26Y4          FDRE (Hold_fdre_C_D)         0.064     2.262    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.590     2.199    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X26Y1          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y1          FDRE (Prop_fdre_C_Q)         0.164     2.363 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     2.418    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X26Y1          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.858     2.867    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X26Y1          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.669     2.199    
    SLICE_X26Y1          FDRE (Hold_fdre_C_D)         0.064     2.263    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.589     2.198    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X30Y0          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164     2.362 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.417    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X30Y0          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.857     2.866    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X30Y0          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.669     2.198    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.060     2.258    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.589     2.198    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X26Y4          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDRE (Prop_fdre_C_Q)         0.164     2.362 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     2.417    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X26Y4          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.857     2.866    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X26Y4          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.669     2.198    
    SLICE_X26Y4          FDRE (Hold_fdre_C_D)         0.060     2.258    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     2.172    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X32Y2          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.164     2.336 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     2.391    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X32Y2          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.829     2.838    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X32Y2          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.667     2.172    
    SLICE_X32Y2          FDRE (Hold_fdre_C_D)         0.060     2.232    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk
Waveform(ns):       { 0.000 6.944 }
Period(ns):         13.888
Sources:            { cmos_pclk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         13.888      11.718     RAMB36_X2Y0    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         13.888      11.718     RAMB36_X1Y1    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         13.888      11.718     RAMB36_X1Y0    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         13.888      12.296     BUFGCTRL_X0Y0  cmos_pclk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X31Y0    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X31Y0    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         13.888      12.888     SLICE_X31Y1    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X32Y1    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X33Y1    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X32Y1    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.944       6.090      SLICE_X38Y6    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.944       6.090      SLICE_X38Y6    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X31Y0    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X31Y0    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X31Y0    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X31Y0    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.944       6.444      SLICE_X31Y1    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.944       6.444      SLICE_X31Y1    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X32Y1    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X33Y1    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         6.944       6.090      SLICE_X38Y6    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.944       6.090      SLICE_X38Y6    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X40Y7    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_data_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X41Y8    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_data_r1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X41Y8    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_data_r1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X41Y8    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_data_r1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X40Y7    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_data_r1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X41Y8    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_data_r1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X40Y7    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_data_r2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X40Y8    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_data_r2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.114ns (20.621%)  route 4.288ns (79.379%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 8.988 - 6.666 ) 
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.406     2.485    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X41Y41         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.379     2.864 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/Q
                         net (fo=1, routed)           0.509     3.373    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1[2]
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.105     3.478 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rresp[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.674     4.151    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1_reg[2]_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.105     4.256 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.247     4.503    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11][2]
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.105     4.608 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.407     5.014    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.105     5.119 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=6, routed)           0.599     5.719    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X46Y42         LUT4 (Prop_lut4_I3_O)        0.105     5.824 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.391     6.215    u_design_1/uiFDMA_0/inst/M_AXI_RVALID
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.105     6.320 r  u_design_1/uiFDMA_0/inst/fdma_rvalid_INST_0/O
                         net (fo=28, routed)          0.438     6.758    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.105     6.863 r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=43, routed)          1.025     7.887    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y9          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.339     8.988    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y9          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.109     9.096    
                         clock uncertainty           -0.106     8.990    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476     8.514    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 1.114ns (20.696%)  route 4.269ns (79.304%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 8.988 - 6.666 ) 
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.406     2.485    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X41Y41         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.379     2.864 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/Q
                         net (fo=1, routed)           0.509     3.373    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1[2]
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.105     3.478 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rresp[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.674     4.151    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1_reg[2]_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.105     4.256 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.247     4.503    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11][2]
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.105     4.608 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.407     5.014    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.105     5.119 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=6, routed)           0.599     5.719    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X46Y42         LUT4 (Prop_lut4_I3_O)        0.105     5.824 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.391     6.215    u_design_1/uiFDMA_0/inst/M_AXI_RVALID
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.105     6.320 r  u_design_1/uiFDMA_0/inst/fdma_rvalid_INST_0/O
                         net (fo=28, routed)          0.438     6.758    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.105     6.863 r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=43, routed)          1.005     7.868    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y9          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.339     8.988    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y9          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.109     9.096    
                         clock uncertainty           -0.106     8.990    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476     8.514    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 1.114ns (20.696%)  route 4.269ns (79.304%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 8.988 - 6.666 ) 
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.406     2.485    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X41Y41         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.379     2.864 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/Q
                         net (fo=1, routed)           0.509     3.373    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1[2]
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.105     3.478 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rresp[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.674     4.151    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1_reg[2]_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.105     4.256 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.247     4.503    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11][2]
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.105     4.608 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.407     5.014    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.105     5.119 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=6, routed)           0.599     5.719    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X46Y42         LUT4 (Prop_lut4_I3_O)        0.105     5.824 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.391     6.215    u_design_1/uiFDMA_0/inst/M_AXI_RVALID
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.105     6.320 r  u_design_1/uiFDMA_0/inst/fdma_rvalid_INST_0/O
                         net (fo=28, routed)          0.438     6.758    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.105     6.863 r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=43, routed)          1.005     7.868    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y9          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.339     8.988    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y9          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.109     9.096    
                         clock uncertainty           -0.106     8.990    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.476     8.514    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 1.114ns (20.834%)  route 4.233ns (79.166%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 8.987 - 6.666 ) 
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.406     2.485    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X41Y41         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.379     2.864 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/Q
                         net (fo=1, routed)           0.509     3.373    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1[2]
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.105     3.478 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rresp[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.674     4.151    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1_reg[2]_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.105     4.256 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.247     4.503    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11][2]
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.105     4.608 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.407     5.014    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.105     5.119 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=6, routed)           0.599     5.719    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X46Y42         LUT4 (Prop_lut4_I3_O)        0.105     5.824 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.391     6.215    u_design_1/uiFDMA_0/inst/M_AXI_RVALID
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.105     6.320 r  u_design_1/uiFDMA_0/inst/fdma_rvalid_INST_0/O
                         net (fo=28, routed)          0.438     6.758    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.105     6.863 r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=43, routed)          0.969     7.832    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y8          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.338     8.987    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y8          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.109     9.095    
                         clock uncertainty           -0.106     8.989    
    RAMB36_X3Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476     8.513    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 1.114ns (20.834%)  route 4.233ns (79.166%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 8.987 - 6.666 ) 
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.406     2.485    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X41Y41         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.379     2.864 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/Q
                         net (fo=1, routed)           0.509     3.373    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1[2]
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.105     3.478 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rresp[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.674     4.151    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1_reg[2]_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.105     4.256 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.247     4.503    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11][2]
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.105     4.608 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.407     5.014    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.105     5.119 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=6, routed)           0.599     5.719    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X46Y42         LUT4 (Prop_lut4_I3_O)        0.105     5.824 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.391     6.215    u_design_1/uiFDMA_0/inst/M_AXI_RVALID
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.105     6.320 r  u_design_1/uiFDMA_0/inst/fdma_rvalid_INST_0/O
                         net (fo=28, routed)          0.438     6.758    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.105     6.863 r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=43, routed)          0.969     7.832    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y8          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.338     8.987    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y8          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.109     9.095    
                         clock uncertainty           -0.106     8.989    
    RAMB36_X3Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476     8.513    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 1.114ns (20.834%)  route 4.233ns (79.166%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 8.987 - 6.666 ) 
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.406     2.485    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X41Y41         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.379     2.864 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/Q
                         net (fo=1, routed)           0.509     3.373    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1[2]
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.105     3.478 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rresp[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.674     4.151    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1_reg[2]_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.105     4.256 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.247     4.503    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11][2]
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.105     4.608 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.407     5.014    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.105     5.119 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=6, routed)           0.599     5.719    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X46Y42         LUT4 (Prop_lut4_I3_O)        0.105     5.824 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.391     6.215    u_design_1/uiFDMA_0/inst/M_AXI_RVALID
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.105     6.320 r  u_design_1/uiFDMA_0/inst/fdma_rvalid_INST_0/O
                         net (fo=28, routed)          0.438     6.758    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.105     6.863 r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=43, routed)          0.969     7.832    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y8          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.338     8.987    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y8          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.109     9.095    
                         clock uncertainty           -0.106     8.989    
    RAMB36_X3Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.476     8.513    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.114ns (20.932%)  route 4.208ns (79.068%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 8.988 - 6.666 ) 
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.406     2.485    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X41Y41         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.379     2.864 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/Q
                         net (fo=1, routed)           0.509     3.373    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1[2]
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.105     3.478 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rresp[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.674     4.151    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1_reg[2]_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.105     4.256 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.247     4.503    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11][2]
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.105     4.608 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.407     5.014    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.105     5.119 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=6, routed)           0.599     5.719    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X46Y42         LUT4 (Prop_lut4_I3_O)        0.105     5.824 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.391     6.215    u_design_1/uiFDMA_0/inst/M_AXI_RVALID
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.105     6.320 r  u_design_1/uiFDMA_0/inst/fdma_rvalid_INST_0/O
                         net (fo=28, routed)          0.438     6.758    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.105     6.863 r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=43, routed)          0.944     7.807    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y9          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.339     8.988    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y9          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.109     9.096    
                         clock uncertainty           -0.106     8.990    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476     8.514    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.114ns (20.932%)  route 4.208ns (79.068%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 8.988 - 6.666 ) 
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.406     2.485    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X41Y41         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.379     2.864 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]/Q
                         net (fo=1, routed)           0.509     3.373    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/current_word_1[2]
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.105     3.478 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rresp[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.674     4.151    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1_reg[2]_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.105     4.256 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.247     4.503    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11][2]
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.105     4.608 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.407     5.014    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.105     5.119 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=6, routed)           0.599     5.719    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X46Y42         LUT4 (Prop_lut4_I3_O)        0.105     5.824 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.391     6.215    u_design_1/uiFDMA_0/inst/M_AXI_RVALID
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.105     6.320 r  u_design_1/uiFDMA_0/inst/fdma_rvalid_INST_0/O
                         net (fo=28, routed)          0.438     6.758    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.105     6.863 r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=43, routed)          0.944     7.807    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y9          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.339     8.988    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y9          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.109     9.096    
                         clock uncertainty           -0.106     8.990    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476     8.514    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.114ns (20.471%)  route 4.328ns (79.529%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 9.005 - 6.666 ) 
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.471     2.550    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_data_inst/out
    SLICE_X29Y38         FDSE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.379     2.929 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=20, routed)          0.926     3.855    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X28Y35         LUT4 (Prop_lut4_I2_O)        0.105     3.960 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[2]_i_2/O
                         net (fo=3, routed)           0.524     4.484    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[2]_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I5_O)        0.105     4.589 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[3]_i_3/O
                         net (fo=1, routed)           0.353     4.943    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[3]_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I5_O)        0.105     5.048 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[3]_i_1__0/O
                         net (fo=2, routed)           0.645     5.693    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[17][3]
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.105     5.798 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           0.477     6.275    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X20Y35         LUT5 (Prop_lut5_I4_O)        0.105     6.380 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.136     6.516    u_design_1/uiFDMA_0/inst/M_AXI_WREADY
    SLICE_X20Y35         LUT2 (Prop_lut2_I0_O)        0.105     6.621 r  u_design_1/uiFDMA_0/inst/fdma_wvalid_INST_0/O
                         net (fo=34, routed)          0.586     7.207    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X18Y29         LUT5 (Prop_lut5_I1_O)        0.105     7.312 r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_1/O
                         net (fo=2, routed)           0.680     7.992    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X1Y6          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.356     9.005    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y6          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
                         clock pessimism              0.193     9.198    
                         clock uncertainty           -0.106     9.092    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.705    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.114ns (19.723%)  route 4.534ns (80.277%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 8.964 - 6.666 ) 
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.471     2.550    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_data_inst/out
    SLICE_X29Y38         FDSE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.379     2.929 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=20, routed)          0.926     3.855    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X28Y35         LUT4 (Prop_lut4_I2_O)        0.105     3.960 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[2]_i_2/O
                         net (fo=3, routed)           0.524     4.484    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[2]_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I5_O)        0.105     4.589 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[3]_i_3/O
                         net (fo=1, routed)           0.353     4.943    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[3]_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I5_O)        0.105     5.048 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[3]_i_1__0/O
                         net (fo=2, routed)           0.645     5.693    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[17][3]
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.105     5.798 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           0.477     6.275    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X20Y35         LUT5 (Prop_lut5_I4_O)        0.105     6.380 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.136     6.516    u_design_1/uiFDMA_0/inst/M_AXI_WREADY
    SLICE_X20Y35         LUT2 (Prop_lut2_I0_O)        0.105     6.621 r  u_design_1/uiFDMA_0/inst/fdma_wvalid_INST_0/O
                         net (fo=34, routed)          0.641     7.262    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X19Y31         LUT3 (Prop_lut3_I2_O)        0.105     7.367 r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=128, routed)         0.832     8.198    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X8Y28          FDRE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.316     8.964    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X8Y28          FDRE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                         clock pessimism              0.193     9.157    
                         clock uncertainty           -0.106     9.051    
    SLICE_X8Y28          FDRE (Setup_fdre_C_CE)      -0.136     8.915    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  0.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.281%)  route 0.165ns (52.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.591     0.927    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X30Y49         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.148     1.075 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/Q
                         net (fo=1, routed)           0.165     1.240    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/D[23]
    SLICE_X26Y50         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.844     1.210    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/s_aclk
    SLICE_X26Y50         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[27]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.005     1.185    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.224%)  route 0.448ns (77.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.591     0.927    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X28Y47         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.128     1.055 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=82, routed)          0.448     1.502    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD0
    SLICE_X30Y52         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.845     1.211    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X30Y52         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.256     1.437    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.224%)  route 0.448ns (77.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.591     0.927    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X28Y47         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.128     1.055 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=82, routed)          0.448     1.502    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD0
    SLICE_X30Y52         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.845     1.211    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X30Y52         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA_D1/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.256     1.437    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.224%)  route 0.448ns (77.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.591     0.927    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X28Y47         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.128     1.055 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=82, routed)          0.448     1.502    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD0
    SLICE_X30Y52         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.845     1.211    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X30Y52         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.256     1.437    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.224%)  route 0.448ns (77.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.591     0.927    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X28Y47         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.128     1.055 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=82, routed)          0.448     1.502    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD0
    SLICE_X30Y52         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.845     1.211    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X30Y52         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.256     1.437    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.224%)  route 0.448ns (77.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.591     0.927    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X28Y47         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.128     1.055 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=82, routed)          0.448     1.502    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD0
    SLICE_X30Y52         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.845     1.211    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X30Y52         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.256     1.437    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.224%)  route 0.448ns (77.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.591     0.927    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X28Y47         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.128     1.055 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=82, routed)          0.448     1.502    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD0
    SLICE_X30Y52         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.845     1.211    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X30Y52         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC_D1/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.256     1.437    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.224%)  route 0.448ns (77.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.591     0.927    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X28Y47         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.128     1.055 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=82, routed)          0.448     1.502    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD0
    SLICE_X30Y52         RAMS32                                       r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.845     1.211    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X30Y52         RAMS32                                       r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y52         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.256     1.437    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.224%)  route 0.448ns (77.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.591     0.927    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X28Y47         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.128     1.055 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=82, routed)          0.448     1.502    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD0
    SLICE_X30Y52         RAMS32                                       r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.845     1.211    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X30Y52         RAMS32                                       r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD_D1/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y52         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.256     1.437    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.401%)  route 0.144ns (50.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.558     0.894    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y36         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.144     1.179    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X42Y35         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.824     1.190    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X42Y35         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.109    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         6.666       4.194      RAMB36_X2Y10  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         6.666       4.194      RAMB36_X2Y10  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         6.666       4.194      RAMB18_X0Y14  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         6.666       4.194      RAMB18_X0Y14  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         6.666       4.194      RAMB36_X0Y6   u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         6.666       4.194      RAMB36_X0Y6   u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         6.666       4.496      RAMB36_X3Y8   ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         6.666       4.496      RAMB36_X3Y9   ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.666       4.496      RAMB36_X1Y6   ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.666       4.496      RAMB36_X1Y5   ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         3.333       2.203      SLICE_X42Y43  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         3.333       2.203      SLICE_X42Y43  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         3.333       2.203      SLICE_X42Y43  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         3.333       2.203      SLICE_X42Y43  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         3.333       2.203      SLICE_X42Y43  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         3.333       2.203      SLICE_X42Y43  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         3.333       2.203      SLICE_X42Y43  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         3.333       2.203      SLICE_X42Y43  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         3.333       2.203      SLICE_X38Y42  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         3.333       2.203      SLICE_X38Y42  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.333       2.203      SLICE_X42Y43  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.333       2.203      SLICE_X42Y43  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.333       2.203      SLICE_X42Y43  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.333       2.203      SLICE_X42Y43  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.333       2.203      SLICE_X42Y43  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.333       2.203      SLICE_X42Y43  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         3.333       2.203      SLICE_X42Y43  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         3.333       2.203      SLICE_X42Y43  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.333       2.203      SLICE_X38Y42  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         3.333       2.203      SLICE_X38Y42  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_50m
  To Clock:  sys_clk_50m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_clk_50m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  hdmi_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  hdmi_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  hdmi_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  hdmi_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  hdmi_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  hdmi_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmiX5_clk_wiz_0_1
  To Clock:  clk_hdmiX5_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.248ns,  Total Violation       -1.260ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmiX5_clk_wiz_0_1
Waveform(ns):       { 0.000 0.672 }
Period(ns):         1.345
Sources:            { hdmi_clk/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.345       -0.248     BUFGCTRL_X0Y18   hdmi_clk/inst/clkout3_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.345       -0.126     OLOGIC_X1Y130    hdmi_out/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.345       -0.126     OLOGIC_X1Y129    hdmi_out/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.345       -0.126     OLOGIC_X1Y106    hdmi_out/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.345       -0.126     OLOGIC_X1Y105    hdmi_out/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.345       -0.126     OLOGIC_X1Y104    hdmi_out/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.345       -0.126     OLOGIC_X1Y103    hdmi_out/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.345       -0.126     OLOGIC_X1Y128    hdmi_out/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.345       -0.126     OLOGIC_X1Y127    hdmi_out/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         1.345       0.096      MMCME2_ADV_X1Y1  hdmi_clk/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       1.345       212.015    MMCME2_ADV_X1Y1  hdmi_clk/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_clk_wiz_0_1
  To Clock:  clk_hdmi_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/yScaleAmount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/coeff01_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 3.218ns (49.471%)  route 3.287ns (50.529%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.092ns = ( 5.630 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.409    -0.617    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X34Y6          FDCE                                         r  ikun_video_scale/u_video_scale/yScaleAmount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDCE (Prop_fdce_C_Q)         0.433    -0.184 r  ikun_video_scale/u_video_scale/yScaleAmount_reg[11]/Q
                         net (fo=20, routed)          0.884     0.700    ikun_video_scale/u_video_scale/yScaleAmount_reg_n_0_[11]
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.105     0.805 r  ikun_video_scale/u_video_scale/coeff01[8]_i_45/O
                         net (fo=16, routed)          0.412     1.217    ikun_video_scale/u_video_scale/coeff01[8]_i_45_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.105     1.322 r  ikun_video_scale/u_video_scale/coeff01[4]_i_30/O
                         net (fo=1, routed)           0.488     1.810    ikun_video_scale/u_video_scale/coeff01[4]_i_30_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     2.144 r  ikun_video_scale/u_video_scale/coeff01_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.144    ikun_video_scale/u_video_scale/coeff01_reg[4]_i_13_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     2.322 r  ikun_video_scale/u_video_scale/coeff01_reg[8]_i_18/O[0]
                         net (fo=2, routed)           0.669     2.992    ikun_video_scale_n_17
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.248     3.240 r  coeff01[4]_i_5/O
                         net (fo=2, routed)           0.361     3.600    coeff01[4]_i_5_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.267     3.867 r  coeff01[4]_i_9/O
                         net (fo=1, routed)           0.000     3.867    coeff01[4]_i_9_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.324 r  coeff01_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.324    coeff01_reg[4]_i_2_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.589 r  coeff01_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.473     5.062    ikun_video_scale/u_video_scale/coeff01_reg[8]_0[9]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.564     5.626 r  ikun_video_scale/u_video_scale/coeff01_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.626    ikun_video_scale/u_video_scale/coeff01_reg[4]_i_1_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.888 r  ikun_video_scale/u_video_scale/coeff01_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.888    ikun_video_scale/u_video_scale/coeff011[16]
    SLICE_X32Y11         FDCE                                         r  ikun_video_scale/u_video_scale/coeff01_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.251     5.630    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X32Y11         FDCE                                         r  ikun_video_scale/u_video_scale/coeff01_reg[8]/C
                         clock pessimism              0.414     6.044    
                         clock uncertainty           -0.091     5.953    
    SLICE_X32Y11         FDCE (Setup_fdce_C_D)        0.101     6.054    ikun_video_scale/u_video_scale/coeff01_reg[8]
  -------------------------------------------------------------------
                         required time                          6.054    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/yScaleAmount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/coeff01_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 3.213ns (49.432%)  route 3.287ns (50.568%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.092ns = ( 5.630 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.409    -0.617    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X34Y6          FDCE                                         r  ikun_video_scale/u_video_scale/yScaleAmount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDCE (Prop_fdce_C_Q)         0.433    -0.184 r  ikun_video_scale/u_video_scale/yScaleAmount_reg[11]/Q
                         net (fo=20, routed)          0.884     0.700    ikun_video_scale/u_video_scale/yScaleAmount_reg_n_0_[11]
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.105     0.805 r  ikun_video_scale/u_video_scale/coeff01[8]_i_45/O
                         net (fo=16, routed)          0.412     1.217    ikun_video_scale/u_video_scale/coeff01[8]_i_45_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.105     1.322 r  ikun_video_scale/u_video_scale/coeff01[4]_i_30/O
                         net (fo=1, routed)           0.488     1.810    ikun_video_scale/u_video_scale/coeff01[4]_i_30_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     2.144 r  ikun_video_scale/u_video_scale/coeff01_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.144    ikun_video_scale/u_video_scale/coeff01_reg[4]_i_13_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     2.322 r  ikun_video_scale/u_video_scale/coeff01_reg[8]_i_18/O[0]
                         net (fo=2, routed)           0.669     2.992    ikun_video_scale_n_17
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.248     3.240 r  coeff01[4]_i_5/O
                         net (fo=2, routed)           0.361     3.600    coeff01[4]_i_5_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.267     3.867 r  coeff01[4]_i_9/O
                         net (fo=1, routed)           0.000     3.867    coeff01[4]_i_9_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.324 r  coeff01_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.324    coeff01_reg[4]_i_2_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.589 r  coeff01_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.473     5.062    ikun_video_scale/u_video_scale/coeff01_reg[8]_0[9]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.564     5.626 r  ikun_video_scale/u_video_scale/coeff01_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.626    ikun_video_scale/u_video_scale/coeff01_reg[4]_i_1_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.883 r  ikun_video_scale/u_video_scale/coeff01_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.883    ikun_video_scale/u_video_scale/coeff011[14]
    SLICE_X32Y11         FDCE                                         r  ikun_video_scale/u_video_scale/coeff01_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.251     5.630    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X32Y11         FDCE                                         r  ikun_video_scale/u_video_scale/coeff01_reg[6]/C
                         clock pessimism              0.414     6.044    
                         clock uncertainty           -0.091     5.953    
    SLICE_X32Y11         FDCE (Setup_fdce_C_D)        0.101     6.054    ikun_video_scale/u_video_scale/coeff01_reg[6]
  -------------------------------------------------------------------
                         required time                          6.054    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/yScaleAmount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/coeff01_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 3.155ns (48.977%)  route 3.287ns (51.023%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.092ns = ( 5.630 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.409    -0.617    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X34Y6          FDCE                                         r  ikun_video_scale/u_video_scale/yScaleAmount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDCE (Prop_fdce_C_Q)         0.433    -0.184 r  ikun_video_scale/u_video_scale/yScaleAmount_reg[11]/Q
                         net (fo=20, routed)          0.884     0.700    ikun_video_scale/u_video_scale/yScaleAmount_reg_n_0_[11]
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.105     0.805 r  ikun_video_scale/u_video_scale/coeff01[8]_i_45/O
                         net (fo=16, routed)          0.412     1.217    ikun_video_scale/u_video_scale/coeff01[8]_i_45_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.105     1.322 r  ikun_video_scale/u_video_scale/coeff01[4]_i_30/O
                         net (fo=1, routed)           0.488     1.810    ikun_video_scale/u_video_scale/coeff01[4]_i_30_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     2.144 r  ikun_video_scale/u_video_scale/coeff01_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.144    ikun_video_scale/u_video_scale/coeff01_reg[4]_i_13_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     2.322 r  ikun_video_scale/u_video_scale/coeff01_reg[8]_i_18/O[0]
                         net (fo=2, routed)           0.669     2.992    ikun_video_scale_n_17
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.248     3.240 r  coeff01[4]_i_5/O
                         net (fo=2, routed)           0.361     3.600    coeff01[4]_i_5_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.267     3.867 r  coeff01[4]_i_9/O
                         net (fo=1, routed)           0.000     3.867    coeff01[4]_i_9_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.324 r  coeff01_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.324    coeff01_reg[4]_i_2_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.589 r  coeff01_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.473     5.062    ikun_video_scale/u_video_scale/coeff01_reg[8]_0[9]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.564     5.626 r  ikun_video_scale/u_video_scale/coeff01_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.626    ikun_video_scale/u_video_scale/coeff01_reg[4]_i_1_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     5.825 r  ikun_video_scale/u_video_scale/coeff01_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.825    ikun_video_scale/u_video_scale/coeff011[15]
    SLICE_X32Y11         FDCE                                         r  ikun_video_scale/u_video_scale/coeff01_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.251     5.630    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X32Y11         FDCE                                         r  ikun_video_scale/u_video_scale/coeff01_reg[7]/C
                         clock pessimism              0.414     6.044    
                         clock uncertainty           -0.091     5.953    
    SLICE_X32Y11         FDCE (Setup_fdce_C_D)        0.101     6.054    ikun_video_scale/u_video_scale/coeff01_reg[7]
  -------------------------------------------------------------------
                         required time                          6.054    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/yScaleAmount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/coeff01_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 3.134ns (48.810%)  route 3.287ns (51.190%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.092ns = ( 5.630 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.409    -0.617    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X34Y6          FDCE                                         r  ikun_video_scale/u_video_scale/yScaleAmount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDCE (Prop_fdce_C_Q)         0.433    -0.184 r  ikun_video_scale/u_video_scale/yScaleAmount_reg[11]/Q
                         net (fo=20, routed)          0.884     0.700    ikun_video_scale/u_video_scale/yScaleAmount_reg_n_0_[11]
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.105     0.805 r  ikun_video_scale/u_video_scale/coeff01[8]_i_45/O
                         net (fo=16, routed)          0.412     1.217    ikun_video_scale/u_video_scale/coeff01[8]_i_45_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.105     1.322 r  ikun_video_scale/u_video_scale/coeff01[4]_i_30/O
                         net (fo=1, routed)           0.488     1.810    ikun_video_scale/u_video_scale/coeff01[4]_i_30_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     2.144 r  ikun_video_scale/u_video_scale/coeff01_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.144    ikun_video_scale/u_video_scale/coeff01_reg[4]_i_13_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     2.322 r  ikun_video_scale/u_video_scale/coeff01_reg[8]_i_18/O[0]
                         net (fo=2, routed)           0.669     2.992    ikun_video_scale_n_17
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.248     3.240 r  coeff01[4]_i_5/O
                         net (fo=2, routed)           0.361     3.600    coeff01[4]_i_5_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.267     3.867 r  coeff01[4]_i_9/O
                         net (fo=1, routed)           0.000     3.867    coeff01[4]_i_9_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.324 r  coeff01_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.324    coeff01_reg[4]_i_2_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.589 r  coeff01_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.473     5.062    ikun_video_scale/u_video_scale/coeff01_reg[8]_0[9]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.564     5.626 r  ikun_video_scale/u_video_scale/coeff01_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.626    ikun_video_scale/u_video_scale/coeff01_reg[4]_i_1_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     5.804 r  ikun_video_scale/u_video_scale/coeff01_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.804    ikun_video_scale/u_video_scale/coeff011[13]
    SLICE_X32Y11         FDCE                                         r  ikun_video_scale/u_video_scale/coeff01_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.251     5.630    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X32Y11         FDCE                                         r  ikun_video_scale/u_video_scale/coeff01_reg[5]/C
                         clock pessimism              0.414     6.044    
                         clock uncertainty           -0.091     5.953    
    SLICE_X32Y11         FDCE (Setup_fdce_C_D)        0.101     6.054    ikun_video_scale/u_video_scale/coeff01_reg[5]
  -------------------------------------------------------------------
                         required time                          6.054    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/xBlend_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/coeff11_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 2.842ns (44.818%)  route 3.499ns (55.182%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 5.694 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.474    -0.552    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X31Y7          FDCE                                         r  ikun_video_scale/u_video_scale/xBlend_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.379    -0.173 r  ikun_video_scale/u_video_scale/xBlend_reg[2]/Q
                         net (fo=38, routed)          1.212     1.039    ikun_video_scale/u_video_scale/xBlend[2]
    SLICE_X31Y10         LUT6 (Prop_lut6_I1_O)        0.105     1.144 r  ikun_video_scale/u_video_scale/coeff11[4]_i_25/O
                         net (fo=2, routed)           0.347     1.492    ikun_video_scale/u_video_scale/coeff11[4]_i_25_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.105     1.597 r  ikun_video_scale/u_video_scale/coeff11[4]_i_29/O
                         net (fo=1, routed)           0.000     1.597    ikun_video_scale/u_video_scale/coeff11[4]_i_29_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.041 r  ikun_video_scale/u_video_scale/coeff11_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.041    ikun_video_scale/u_video_scale/coeff11_reg[4]_i_15_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     2.232 r  ikun_video_scale/u_video_scale/coeff11_reg[8]_i_14/CO[2]
                         net (fo=5, routed)           0.898     3.129    ikun_video_scale/u_video_scale/coeff11_reg[8]_i_14_n_1
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.272     3.401 r  ikun_video_scale/u_video_scale/coeff11[8]_i_21/O
                         net (fo=1, routed)           0.575     3.977    ikun_video_scale/u_video_scale/coeff11[8]_i_21_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.264     4.241 r  ikun_video_scale/u_video_scale/coeff11[8]_i_11/O
                         net (fo=1, routed)           0.000     4.241    ikun_video_scale/u_video_scale/coeff11[8]_i_11_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     4.536 r  ikun_video_scale/u_video_scale/coeff11_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.467     5.003    ikun_video_scale/u_video_scale/coeff112[14]
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.787     5.790 r  ikun_video_scale/u_video_scale/coeff11_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.790    ikun_video_scale/u_video_scale/coeff111[16]
    SLICE_X28Y12         FDCE                                         r  ikun_video_scale/u_video_scale/coeff11_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.315     5.694    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X28Y12         FDCE                                         r  ikun_video_scale/u_video_scale/coeff11_reg[8]/C
                         clock pessimism              0.447     6.141    
                         clock uncertainty           -0.091     6.050    
    SLICE_X28Y12         FDCE (Setup_fdce_C_D)        0.059     6.109    ikun_video_scale/u_video_scale/coeff11_reg[8]
  -------------------------------------------------------------------
                         required time                          6.109    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/xBlend_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/coeff11_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 2.793ns (44.388%)  route 3.499ns (55.612%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 5.694 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.474    -0.552    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X31Y7          FDCE                                         r  ikun_video_scale/u_video_scale/xBlend_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.379    -0.173 r  ikun_video_scale/u_video_scale/xBlend_reg[2]/Q
                         net (fo=38, routed)          1.212     1.039    ikun_video_scale/u_video_scale/xBlend[2]
    SLICE_X31Y10         LUT6 (Prop_lut6_I1_O)        0.105     1.144 r  ikun_video_scale/u_video_scale/coeff11[4]_i_25/O
                         net (fo=2, routed)           0.347     1.492    ikun_video_scale/u_video_scale/coeff11[4]_i_25_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.105     1.597 r  ikun_video_scale/u_video_scale/coeff11[4]_i_29/O
                         net (fo=1, routed)           0.000     1.597    ikun_video_scale/u_video_scale/coeff11[4]_i_29_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.041 r  ikun_video_scale/u_video_scale/coeff11_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.041    ikun_video_scale/u_video_scale/coeff11_reg[4]_i_15_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     2.232 r  ikun_video_scale/u_video_scale/coeff11_reg[8]_i_14/CO[2]
                         net (fo=5, routed)           0.898     3.129    ikun_video_scale/u_video_scale/coeff11_reg[8]_i_14_n_1
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.272     3.401 r  ikun_video_scale/u_video_scale/coeff11[8]_i_21/O
                         net (fo=1, routed)           0.575     3.977    ikun_video_scale/u_video_scale/coeff11[8]_i_21_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.264     4.241 r  ikun_video_scale/u_video_scale/coeff11[8]_i_11/O
                         net (fo=1, routed)           0.000     4.241    ikun_video_scale/u_video_scale/coeff11[8]_i_11_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     4.536 r  ikun_video_scale/u_video_scale/coeff11_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.467     5.003    ikun_video_scale/u_video_scale/coeff112[14]
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.738     5.741 r  ikun_video_scale/u_video_scale/coeff11_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.741    ikun_video_scale/u_video_scale/coeff111[15]
    SLICE_X28Y12         FDCE                                         r  ikun_video_scale/u_video_scale/coeff11_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.315     5.694    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X28Y12         FDCE                                         r  ikun_video_scale/u_video_scale/coeff11_reg[7]/C
                         clock pessimism              0.447     6.141    
                         clock uncertainty           -0.091     6.050    
    SLICE_X28Y12         FDCE (Setup_fdce_C_D)        0.059     6.109    ikun_video_scale/u_video_scale/coeff11_reg[7]
  -------------------------------------------------------------------
                         required time                          6.109    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/yScaleAmount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/coeff11_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 3.335ns (53.809%)  route 2.863ns (46.190%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 5.694 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.409    -0.617    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X35Y7          FDCE                                         r  ikun_video_scale/u_video_scale/yScaleAmount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.348    -0.269 r  ikun_video_scale/u_video_scale/yScaleAmount_reg[6]/Q
                         net (fo=48, routed)          0.948     0.679    ikun_video_scale/u_video_scale/yScaleAmount_reg_n_0_[6]
    SLICE_X31Y5          LUT2 (Prop_lut2_I1_O)        0.242     0.921 r  ikun_video_scale/u_video_scale/coeff11[0]_i_34/O
                         net (fo=2, routed)           0.475     1.396    ikun_video_scale/u_video_scale/coeff11[0]_i_34_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I5_O)        0.105     1.501 r  ikun_video_scale/u_video_scale/coeff11[0]_i_30/O
                         net (fo=1, routed)           0.000     1.501    ikun_video_scale/u_video_scale/coeff11[0]_i_30_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.958 r  ikun_video_scale/u_video_scale/coeff11_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.958    ikun_video_scale/u_video_scale/coeff11_reg[0]_i_12_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.148 r  ikun_video_scale/u_video_scale/coeff11_reg[8]_i_28/CO[2]
                         net (fo=2, routed)           0.475     2.623    ikun_video_scale/u_video_scale/coeff11_reg[8]_i_28_n_1
    SLICE_X27Y9          LUT4 (Prop_lut4_I2_O)        0.282     2.905 r  ikun_video_scale/u_video_scale/coeff11[8]_i_19/O
                         net (fo=2, routed)           0.614     3.519    ikun_video_scale/u_video_scale/coeff11[8]_i_19_n_0
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.267     3.786 r  ikun_video_scale/u_video_scale/coeff11[4]_i_7/O
                         net (fo=1, routed)           0.000     3.786    ikun_video_scale/u_video_scale/coeff11[4]_i_7_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.118 r  ikun_video_scale/u_video_scale/coeff11_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.118    ikun_video_scale/u_video_scale/coeff11_reg[4]_i_2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.383 r  ikun_video_scale/u_video_scale/coeff11_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.351     4.734    ikun_video_scale/u_video_scale/coeff112[12]
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582     5.316 r  ikun_video_scale/u_video_scale/coeff11_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.316    ikun_video_scale/u_video_scale/coeff11_reg[4]_i_1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.581 r  ikun_video_scale/u_video_scale/coeff11_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.581    ikun_video_scale/u_video_scale/coeff111[14]
    SLICE_X28Y12         FDCE                                         r  ikun_video_scale/u_video_scale/coeff11_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.315     5.694    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X28Y12         FDCE                                         r  ikun_video_scale/u_video_scale/coeff11_reg[6]/C
                         clock pessimism              0.414     6.108    
                         clock uncertainty           -0.091     6.017    
    SLICE_X28Y12         FDCE (Setup_fdce_C_D)        0.059     6.076    ikun_video_scale/u_video_scale/coeff11_reg[6]
  -------------------------------------------------------------------
                         required time                          6.076    
                         arrival time                          -5.581    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/outputColumn_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/xScaleAmount_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 3.876ns (63.272%)  route 2.250ns (36.728%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 5.707 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.485    -0.541    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X15Y1          FDCE                                         r  ikun_video_scale/u_video_scale/outputColumn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDCE (Prop_fdce_C_Q)         0.348    -0.193 r  ikun_video_scale/u_video_scale/outputColumn_reg[3]/Q
                         net (fo=12, routed)          0.598     0.405    ikun_video_scale/u_video_scale/outputColumn_reg[3]
    SLICE_X14Y1          LUT6 (Prop_lut6_I1_O)        0.242     0.647 f  ikun_video_scale/u_video_scale/xScaleAmount1_i_13/O
                         net (fo=7, routed)           0.453     1.100    ikun_video_scale/u_video_scale/xScaleAmount1_i_13_n_0
    SLICE_X13Y2          LUT6 (Prop_lut6_I3_O)        0.105     1.205 r  ikun_video_scale/u_video_scale/xScaleAmount1_i_1/O
                         net (fo=1, routed)           0.338     1.543    ikun_video_scale/u_video_scale/xScaleAmount1_i_1_n_0
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[11]_P[22])
                                                      3.076     4.619 r  ikun_video_scale/u_video_scale/xScaleAmount1/P[22]
                         net (fo=1, routed)           0.861     5.480    ikun_video_scale/u_video_scale/xScaleAmount1_n_83
    SLICE_X13Y3          LUT3 (Prop_lut3_I2_O)        0.105     5.585 r  ikun_video_scale/u_video_scale/xScaleAmount[22]_i_1/O
                         net (fo=1, routed)           0.000     5.585    ikun_video_scale/u_video_scale/xScaleAmount[22]_i_1_n_0
    SLICE_X13Y3          FDCE                                         r  ikun_video_scale/u_video_scale/xScaleAmount_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.328     5.707    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X13Y3          FDCE                                         r  ikun_video_scale/u_video_scale/xScaleAmount_reg[22]/C
                         clock pessimism              0.447     6.154    
                         clock uncertainty           -0.091     6.063    
    SLICE_X13Y3          FDCE (Setup_fdce_C_D)        0.032     6.095    ikun_video_scale/u_video_scale/xScaleAmount_reg[22]
  -------------------------------------------------------------------
                         required time                          6.095    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/yScaleAmount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/coeff01_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 2.991ns (48.542%)  route 3.171ns (51.458%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 5.631 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.409    -0.617    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X34Y6          FDCE                                         r  ikun_video_scale/u_video_scale/yScaleAmount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDCE (Prop_fdce_C_Q)         0.433    -0.184 r  ikun_video_scale/u_video_scale/yScaleAmount_reg[11]/Q
                         net (fo=20, routed)          0.884     0.700    ikun_video_scale/u_video_scale/yScaleAmount_reg_n_0_[11]
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.105     0.805 r  ikun_video_scale/u_video_scale/coeff01[8]_i_45/O
                         net (fo=16, routed)          0.412     1.217    ikun_video_scale/u_video_scale/coeff01[8]_i_45_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.105     1.322 r  ikun_video_scale/u_video_scale/coeff01[4]_i_30/O
                         net (fo=1, routed)           0.488     1.810    ikun_video_scale/u_video_scale/coeff01[4]_i_30_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     2.144 r  ikun_video_scale/u_video_scale/coeff01_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.144    ikun_video_scale/u_video_scale/coeff01_reg[4]_i_13_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     2.322 r  ikun_video_scale/u_video_scale/coeff01_reg[8]_i_18/O[0]
                         net (fo=2, routed)           0.669     2.992    ikun_video_scale_n_17
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.248     3.240 r  coeff01[4]_i_5/O
                         net (fo=2, routed)           0.361     3.600    coeff01[4]_i_5_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.267     3.867 r  coeff01[4]_i_9/O
                         net (fo=1, routed)           0.000     3.867    coeff01[4]_i_9_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     4.397 r  coeff01_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.357     4.754    ikun_video_scale/u_video_scale/coeff01_reg[8]_0[7]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.791     5.545 r  ikun_video_scale/u_video_scale/coeff01_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.545    ikun_video_scale/u_video_scale/coeff011[12]
    SLICE_X32Y10         FDCE                                         r  ikun_video_scale/u_video_scale/coeff01_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.252     5.631    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X32Y10         FDCE                                         r  ikun_video_scale/u_video_scale/coeff01_reg[4]/C
                         clock pessimism              0.414     6.045    
                         clock uncertainty           -0.091     5.954    
    SLICE_X32Y10         FDCE (Setup_fdce_C_D)        0.101     6.055    ikun_video_scale/u_video_scale/coeff01_reg[4]
  -------------------------------------------------------------------
                         required time                          6.055    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/coeff001/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/blend_mult_generate[2].product00_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 2.230ns (36.084%)  route 3.950ns (63.916%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 5.768 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.483    -0.543    ikun_video_scale/u_video_scale/clk_hdmi
    DSP48_X2Y6           DSP48E1                                      r  ikun_video_scale/u_video_scale/coeff001/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.370    -0.173 r  ikun_video_scale/u_video_scale/coeff001/P[11]
                         net (fo=25, routed)          0.549     0.376    ikun_video_scale/u_video_scale/coeff001_n_94
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.105     0.481 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product00[10]_i_12/O
                         net (fo=33, routed)          1.336     1.818    ikun_video_scale/u_video_scale/blend_mult_generate[0].product00[10]_i_12_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.105     1.923 r  ikun_video_scale/u_video_scale/blend_mult_generate[2].product00[37]_i_3/O
                         net (fo=1, routed)           0.637     2.559    ikun_video_scale/u_video_scale/blend_mult_generate[2].product00[37]_i_3_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     2.886 r  ikun_video_scale/u_video_scale/blend_mult_generate[2].product00_reg[37]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.886    ikun_video_scale/u_video_scale/blend_mult_generate[2].product00_reg[37]_i_2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.143 r  ikun_video_scale/u_video_scale/blend_mult_generate[2].product00_reg[48]_i_13/O[1]
                         net (fo=3, routed)           0.564     3.707    ikun_video_scale/u_video_scale/blend_mult_generate[2].product00_reg[48]_i_13_n_6
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.245     3.952 r  ikun_video_scale/u_video_scale/blend_mult_generate[2].product00[44]_i_12/O
                         net (fo=2, routed)           0.381     4.334    ikun_video_scale/u_video_scale/blend_mult_generate[2].product00[44]_i_12_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.105     4.439 r  ikun_video_scale/u_video_scale/blend_mult_generate[2].product00[44]_i_3/O
                         net (fo=2, routed)           0.482     4.921    ikun_video_scale/u_video_scale/blend_mult_generate[2].product00[44]_i_3_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.105     5.026 r  ikun_video_scale/u_video_scale/blend_mult_generate[2].product00[44]_i_7/O
                         net (fo=1, routed)           0.000     5.026    ikun_video_scale/u_video_scale/blend_mult_generate[2].product00[44]_i_7_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     5.358 r  ikun_video_scale/u_video_scale/blend_mult_generate[2].product00_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.358    ikun_video_scale/u_video_scale/blend_mult_generate[2].product00_reg[44]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.456 r  ikun_video_scale/u_video_scale/blend_mult_generate[2].product00_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    ikun_video_scale/u_video_scale/blend_mult_generate[2].product00_reg[48]_i_1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.637 r  ikun_video_scale/u_video_scale/blend_mult_generate[2].product00_reg[49]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.637    ikun_video_scale/u_video_scale/blend_mult_generate[2].product00_reg[49]_i_1_n_7
    SLICE_X3Y18          FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[2].product00_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.389     5.768    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X3Y18          FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[2].product00_reg[49]/C
                         clock pessimism              0.414     6.182    
                         clock uncertainty           -0.091     6.091    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.059     6.150    ikun_video_scale/u_video_scale/blend_mult_generate[2].product00_reg[49]
  -------------------------------------------------------------------
                         required time                          6.150    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  0.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.612%)  route 0.175ns (55.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.596    -0.587    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y2          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=6, routed)           0.175    -0.271    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]
    RAMB36_X1Y0          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.903    -0.789    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y0          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.257    -0.532    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.349    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.188%)  route 0.185ns (56.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.596    -0.587    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y2          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=6, routed)           0.185    -0.260    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[4]
    RAMB36_X1Y0          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.903    -0.789    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y0          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.257    -0.532    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.349    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/ramRB/ram_generate[2].ram_inst_i/ram_reg_0/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.118%)  route 0.298ns (67.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.594    -0.589    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X23Y7          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/Q
                         net (fo=4, routed)           0.298    -0.150    ikun_video_scale/u_video_scale/ramRB/ram_generate[2].ram_inst_i/dataA[17]
    RAMB36_X1Y2          RAMB36E1                                     r  ikun_video_scale/u_video_scale/ramRB/ram_generate[2].ram_inst_i/ram_reg_0/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.897    -0.795    ikun_video_scale/u_video_scale/ramRB/ram_generate[2].ram_inst_i/clk_hdmi
    RAMB36_X1Y2          RAMB36E1                                     r  ikun_video_scale/u_video_scale/ramRB/ram_generate[2].ram_inst_i/ram_reg_0/CLKARDCLK
                         clock pessimism              0.257    -0.538    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                      0.296    -0.242    ikun_video_scale/u_video_scale/ramRB/ram_generate[2].ram_inst_i/ram_reg_0
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.519%)  route 0.174ns (51.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.595    -0.588    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X22Y3          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=6, routed)           0.174    -0.250    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]
    RAMB36_X1Y0          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.903    -0.789    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y0          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.257    -0.532    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.349    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.904%)  route 0.252ns (64.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.558    -0.625    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y43         FDRE                                         r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=5, routed)           0.252    -0.232    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[6]
    RAMB36_X3Y8          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.889    -0.803    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y8          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.276    -0.527    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.344    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.557    -0.626    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y42         FDRE                                         r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055    -0.430    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X51Y42         FDRE                                         r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.824    -0.868    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y42         FDRE                                         r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X51Y42         FDRE (Hold_fdre_C_D)         0.076    -0.550    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.595    -0.588    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y4          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055    -0.392    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X21Y4          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.864    -0.828    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y4          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.240    -0.588    
    SLICE_X21Y4          FDRE (Hold_fdre_C_D)         0.076    -0.512    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.565    -0.618    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y2          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.422    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X33Y2          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.831    -0.861    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y2          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism              0.243    -0.618    
    SLICE_X33Y2          FDRE (Hold_fdre_C_D)         0.075    -0.543    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.557    -0.626    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y41         FDRE                                         r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055    -0.430    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X51Y41         FDRE                                         r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.824    -0.868    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y41         FDRE                                         r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.075    -0.551    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.557    -0.626    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y42         FDRE                                         r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.430    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X51Y42         FDRE                                         r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.824    -0.868    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y42         FDRE                                         r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X51Y42         FDRE (Hold_fdre_C_D)         0.075    -0.551    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmi_clk_wiz_0_1
Waveform(ns):       { 0.000 3.361 }
Period(ns):         6.723
Sources:            { hdmi_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.723       4.553      RAMB36_X0Y2      ikun_video_scale/u_video_scale/ramRB/ram_generate[0].ram_inst_i/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         6.723       4.553      RAMB36_X0Y2      ikun_video_scale/u_video_scale/ramRB/ram_generate[0].ram_inst_i/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         6.723       4.553      RAMB18_X0Y2      ikun_video_scale/u_video_scale/ramRB/ram_generate[0].ram_inst_i/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.723       4.553      RAMB18_X0Y2      ikun_video_scale/u_video_scale/ramRB/ram_generate[0].ram_inst_i/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.723       4.553      RAMB36_X0Y3      ikun_video_scale/u_video_scale/ramRB/ram_generate[1].ram_inst_i/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         6.723       4.553      RAMB36_X0Y3      ikun_video_scale/u_video_scale/ramRB/ram_generate[1].ram_inst_i/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         6.723       4.553      RAMB18_X0Y0      ikun_video_scale/u_video_scale/ramRB/ram_generate[1].ram_inst_i/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.723       4.553      RAMB18_X0Y0      ikun_video_scale/u_video_scale/ramRB/ram_generate[1].ram_inst_i/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.723       4.553      RAMB36_X1Y2      ikun_video_scale/u_video_scale/ramRB/ram_generate[2].ram_inst_i/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         6.723       4.553      RAMB36_X1Y2      ikun_video_scale/u_video_scale/ramRB/ram_generate[2].ram_inst_i/ram_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.723       206.637    MMCME2_ADV_X1Y1  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.361       2.507      SLICE_X54Y55     ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.361       2.507      SLICE_X30Y5      ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.361       2.507      SLICE_X30Y5      ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.361       2.507      SLICE_X54Y55     ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.361       2.861      SLICE_X80Y85     hdmi_out/encoder_b/din_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.361       2.861      SLICE_X32Y11     ikun_video_scale/u_video_scale/coeff01_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.361       2.861      SLICE_X32Y11     ikun_video_scale/u_video_scale/coeff01_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.361       2.861      SLICE_X32Y11     ikun_video_scale/u_video_scale/coeff01_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.361       2.861      SLICE_X32Y11     ikun_video_scale/u_video_scale/coeff01_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.361       2.861      SLICE_X82Y85     hdmi_out/encoder_b/q_m_reg_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.361       2.507      SLICE_X54Y55     ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.361       2.507      SLICE_X54Y55     ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.361       2.507      SLICE_X30Y5      ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.361       2.507      SLICE_X30Y5      ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.361       2.861      SLICE_X25Y8      ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.361       2.861      SLICE_X24Y8      ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.361       2.861      SLICE_X24Y8      ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.361       2.861      SLICE_X24Y8      ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.361       2.861      SLICE_X24Y8      ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.361       2.861      SLICE_X35Y7      ikun_video_scale/u_video_scale/yScaleAmount_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_sensor_clk_wiz_0_1
  To Clock:  clk_sensor_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.920ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.695ns (35.478%)  route 1.264ns (64.522%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 38.961 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.461    -0.565    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.348    -0.217 f  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/Q
                         net (fo=7, routed)           0.701     0.484    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]
    SLICE_X56Y47         LUT6 (Prop_lut6_I1_O)        0.242     0.726 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]_i_2/O
                         net (fo=3, routed)           0.563     1.289    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]_i_2_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.394 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.394    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[8]
    SLICE_X56Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    37.657 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.304    38.961    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/C
                         clock pessimism              0.447    39.407    
                         clock uncertainty           -0.123    39.285    
    SLICE_X56Y47         FDCE (Setup_fdce_C_D)        0.030    39.315    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         39.315    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                 37.920    

Slack (MET) :             37.930ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.695ns (35.620%)  route 1.256ns (64.380%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 38.961 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.461    -0.565    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.348    -0.217 f  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/Q
                         net (fo=7, routed)           0.701     0.484    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]
    SLICE_X56Y47         LUT6 (Prop_lut6_I1_O)        0.242     0.726 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]_i_2/O
                         net (fo=3, routed)           0.555     1.282    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]_i_2_n_0
    SLICE_X56Y47         LUT3 (Prop_lut3_I1_O)        0.105     1.387 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.387    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[7]
    SLICE_X56Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    37.657 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.304    38.961    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/C
                         clock pessimism              0.447    39.407    
                         clock uncertainty           -0.123    39.285    
    SLICE_X56Y47         FDCE (Setup_fdce_C_D)        0.032    39.317    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         39.317    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.930    

Slack (MET) :             37.945ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.709ns (35.936%)  route 1.264ns (64.064%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 38.961 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.461    -0.565    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.348    -0.217 f  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/Q
                         net (fo=7, routed)           0.701     0.484    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]
    SLICE_X56Y47         LUT6 (Prop_lut6_I1_O)        0.242     0.726 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]_i_2/O
                         net (fo=3, routed)           0.563     1.289    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]_i_2_n_0
    SLICE_X56Y47         LUT5 (Prop_lut5_I2_O)        0.119     1.408 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.408    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[9]
    SLICE_X56Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    37.657 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.304    38.961    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/C
                         clock pessimism              0.447    39.407    
                         clock uncertainty           -0.123    39.285    
    SLICE_X56Y47         FDCE (Setup_fdce_C_D)        0.069    39.354    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         39.354    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                 37.945    

Slack (MET) :             37.953ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.589ns (30.581%)  route 1.337ns (69.419%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 38.961 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.461    -0.565    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDCE (Prop_fdce_C_Q)         0.379    -0.186 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/Q
                         net (fo=3, routed)           0.671     0.486    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[8]
    SLICE_X56Y47         LUT6 (Prop_lut6_I0_O)        0.105     0.591 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]_i_2/O
                         net (fo=3, routed)           0.666     1.256    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]_i_2_n_0
    SLICE_X56Y48         LUT5 (Prop_lut5_I0_O)        0.105     1.361 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.361    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[2]
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    37.657 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.304    38.961    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/C
                         clock pessimism              0.447    39.407    
                         clock uncertainty           -0.123    39.285    
    SLICE_X56Y48         FDCE (Setup_fdce_C_D)        0.030    39.315    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         39.315    
                         arrival time                          -1.361    
  -------------------------------------------------------------------
                         slack                                 37.953    

Slack (MET) :             37.973ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.608ns (31.259%)  route 1.337ns (68.741%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 38.961 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.461    -0.565    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDCE (Prop_fdce_C_Q)         0.379    -0.186 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/Q
                         net (fo=3, routed)           0.671     0.486    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[8]
    SLICE_X56Y47         LUT6 (Prop_lut6_I0_O)        0.105     0.591 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]_i_2/O
                         net (fo=3, routed)           0.666     1.256    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]_i_2_n_0
    SLICE_X56Y48         LUT5 (Prop_lut5_I1_O)        0.124     1.380 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.380    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[3]
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    37.657 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.304    38.961    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
                         clock pessimism              0.447    39.407    
                         clock uncertainty           -0.123    39.285    
    SLICE_X56Y48         FDCE (Setup_fdce_C_D)        0.069    39.354    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         39.354    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                 37.973    

Slack (MET) :             38.076ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.871ns (48.250%)  route 0.934ns (51.750%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 38.961 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.461    -0.565    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y49         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.348    -0.217 f  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.819     0.602    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[1]
    SLICE_X57Y47         LUT2 (Prop_lut2_I1_O)        0.256     0.858 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]_i_2/O
                         net (fo=1, routed)           0.115     0.974    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]_i_2_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I2_O)        0.267     1.241 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.241    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[6]
    SLICE_X57Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    37.657 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.304    38.961    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X57Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
                         clock pessimism              0.447    39.407    
                         clock uncertainty           -0.123    39.285    
    SLICE_X57Y47         FDCE (Setup_fdce_C_D)        0.032    39.317    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         39.317    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 38.076    

Slack (MET) :             38.238ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.589ns (35.835%)  route 1.055ns (64.165%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 38.961 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.461    -0.565    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDCE (Prop_fdce_C_Q)         0.379    -0.186 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/Q
                         net (fo=3, routed)           0.671     0.486    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[8]
    SLICE_X56Y47         LUT6 (Prop_lut6_I0_O)        0.105     0.591 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]_i_2/O
                         net (fo=3, routed)           0.383     0.974    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]_i_2_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I0_O)        0.105     1.079 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     1.079    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_i_1_n_0
    SLICE_X56Y48         FDPE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    37.657 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.304    38.961    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y48         FDPE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_reg/C
                         clock pessimism              0.447    39.407    
                         clock uncertainty           -0.123    39.285    
    SLICE_X56Y48         FDPE (Setup_fdpe_C_D)        0.032    39.317    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         39.317    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                 38.238    

Slack (MET) :             38.471ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.590ns (41.881%)  route 0.819ns (58.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 38.961 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.461    -0.565    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y49         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.348    -0.217 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.819     0.602    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[1]
    SLICE_X57Y47         LUT5 (Prop_lut5_I1_O)        0.242     0.844 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.844    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[4]
    SLICE_X57Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    37.657 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.304    38.961    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X57Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
                         clock pessimism              0.447    39.407    
                         clock uncertainty           -0.123    39.285    
    SLICE_X57Y47         FDCE (Setup_fdce_C_D)        0.030    39.315    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         39.315    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                 38.471    

Slack (MET) :             38.589ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.590ns (45.638%)  route 0.703ns (54.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 38.961 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.461    -0.565    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y49         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.348    -0.217 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.703     0.486    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[1]
    SLICE_X56Y48         LUT6 (Prop_lut6_I3_O)        0.242     0.728 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.728    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[5]
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    37.657 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.304    38.961    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/C
                         clock pessimism              0.447    39.407    
                         clock uncertainty           -0.123    39.285    
    SLICE_X56Y48         FDCE (Setup_fdce_C_D)        0.032    39.317    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         39.317    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                 38.589    

Slack (MET) :             38.648ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.600ns (46.197%)  route 0.699ns (53.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 38.961 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.461    -0.565    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y49         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.348    -0.217 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.699     0.482    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[1]
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.252     0.734 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.734    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[1]
    SLICE_X56Y49         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    37.657 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.304    38.961    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y49         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
                         clock pessimism              0.475    39.435    
                         clock uncertainty           -0.123    39.313    
    SLICE_X56Y49         FDCE (Setup_fdce_C_D)        0.069    39.382    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         39.382    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                 38.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (70.054%)  route 0.097ns (29.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.584    -0.599    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/Q
                         net (fo=7, routed)           0.097    -0.374    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]
    SLICE_X56Y48         LUT6 (Prop_lut6_I1_O)        0.099    -0.275 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[5]
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.853    -0.839    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X56Y48         FDCE (Hold_fdce_C_D)         0.092    -0.507    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.187ns (52.975%)  route 0.166ns (47.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.584    -0.599    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X57Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.166    -0.292    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]
    SLICE_X56Y47         LUT5 (Prop_lut5_I1_O)        0.046    -0.246 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[9]
    SLICE_X56Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.853    -0.839    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X56Y47         FDCE (Hold_fdce_C_D)         0.107    -0.479    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.018%)  route 0.158ns (45.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.584    -0.599    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X57Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.158    -0.300    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]
    SLICE_X56Y47         LUT3 (Prop_lut3_I0_O)        0.045    -0.255 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[7]
    SLICE_X56Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.853    -0.839    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X56Y47         FDCE (Hold_fdce_C_D)         0.092    -0.494    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.841%)  route 0.166ns (47.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.584    -0.599    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X57Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.166    -0.292    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]
    SLICE_X56Y47         LUT4 (Prop_lut4_I2_O)        0.045    -0.247 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[8]
    SLICE_X56Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.853    -0.839    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X56Y47         FDCE (Hold_fdce_C_D)         0.091    -0.495    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.890%)  route 0.172ns (48.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.584    -0.599    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/Q
                         net (fo=7, routed)           0.172    -0.285    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[2]
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[6]
    SLICE_X57Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.853    -0.839    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X57Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
                         clock pessimism              0.256    -0.583    
    SLICE_X57Y47         FDCE (Hold_fdce_C_D)         0.092    -0.491    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.254%)  route 0.187ns (49.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.584    -0.599    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y49         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.187    -0.271    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[0]
    SLICE_X56Y48         LUT5 (Prop_lut5_I3_O)        0.048    -0.223 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[3]
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.853    -0.839    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
                         clock pessimism              0.256    -0.583    
    SLICE_X56Y48         FDCE (Hold_fdce_C_D)         0.107    -0.476    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.148%)  route 0.189ns (50.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.584    -0.599    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y49         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.189    -0.269    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[0]
    SLICE_X56Y49         LUT2 (Prop_lut2_I0_O)        0.042    -0.227 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[1]
    SLICE_X56Y49         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.853    -0.839    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y49         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X56Y49         FDCE (Hold_fdce_C_D)         0.107    -0.492    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.854%)  route 0.187ns (50.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.584    -0.599    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y49         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.187    -0.271    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[0]
    SLICE_X56Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.226 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[2]
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.853    -0.839    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y48         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/C
                         clock pessimism              0.256    -0.583    
    SLICE_X56Y48         FDCE (Hold_fdce_C_D)         0.091    -0.492    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.743%)  route 0.188ns (50.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.584    -0.599    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X57Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/Q
                         net (fo=5, routed)           0.188    -0.270    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[4]
    SLICE_X57Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.225 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[4]
    SLICE_X57Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.853    -0.839    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X57Y47         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X57Y47         FDCE (Hold_fdce_C_D)         0.091    -0.508    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.554%)  route 0.189ns (50.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.584    -0.599    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y49         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.189    -0.269    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[0]
    SLICE_X56Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.224 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[0]
    SLICE_X56Y49         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.853    -0.839    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X56Y49         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X56Y49         FDCE (Hold_fdce_C_D)         0.091    -0.508    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sensor_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { hdmi_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y19   hdmi_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X56Y49     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X56Y49     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X56Y48     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X56Y48     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X57Y47     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X56Y48     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X57Y47     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X56Y47     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y49     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y49     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y48     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y48     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y47     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y48     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y47     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y47     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y47     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y47     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y49     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y49     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y48     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y48     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y47     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y48     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y47     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y47     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y47     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y47     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hdmi_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y20   hdmi_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  hdmi_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  hdmi_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  hdmi_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  hdmi_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.590ns (22.487%)  route 2.034ns (77.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 8.966 - 6.666 ) 
    Source Clock Delay      (SCD):    2.553ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.474     2.553    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y42         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.348     2.901 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.840     3.741    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y43         LUT3 (Prop_lut3_I2_O)        0.242     3.983 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.194     5.177    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y48         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.318     8.966    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X28Y48         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.226     9.192    
                         clock uncertainty           -0.106     9.086    
    SLICE_X28Y48         FDCE (Recov_fdce_C_CLR)     -0.331     8.755    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.590ns (22.487%)  route 2.034ns (77.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 8.966 - 6.666 ) 
    Source Clock Delay      (SCD):    2.553ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.474     2.553    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y42         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.348     2.901 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.840     3.741    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y43         LUT3 (Prop_lut3_I2_O)        0.242     3.983 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.194     5.177    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y48         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.318     8.966    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X28Y48         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.226     9.192    
                         clock uncertainty           -0.106     9.086    
    SLICE_X28Y48         FDCE (Recov_fdce_C_CLR)     -0.331     8.755    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.590ns (22.487%)  route 2.034ns (77.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 8.966 - 6.666 ) 
    Source Clock Delay      (SCD):    2.553ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.474     2.553    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y42         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.348     2.901 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.840     3.741    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y43         LUT3 (Prop_lut3_I2_O)        0.242     3.983 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.194     5.177    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y48         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.318     8.966    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X28Y48         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.226     9.192    
                         clock uncertainty           -0.106     9.086    
    SLICE_X28Y48         FDCE (Recov_fdce_C_CLR)     -0.331     8.755    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.590ns (22.487%)  route 2.034ns (77.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 8.966 - 6.666 ) 
    Source Clock Delay      (SCD):    2.553ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.474     2.553    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y42         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.348     2.901 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.840     3.741    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y43         LUT3 (Prop_lut3_I2_O)        0.242     3.983 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.194     5.177    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y48         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.318     8.966    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X28Y48         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.226     9.192    
                         clock uncertainty           -0.106     9.086    
    SLICE_X28Y48         FDCE (Recov_fdce_C_CLR)     -0.331     8.755    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.590ns (22.487%)  route 2.034ns (77.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 8.966 - 6.666 ) 
    Source Clock Delay      (SCD):    2.553ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.474     2.553    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y42         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.348     2.901 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.840     3.741    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y43         LUT3 (Prop_lut3_I2_O)        0.242     3.983 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.194     5.177    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y48         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.318     8.966    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X28Y48         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.226     9.192    
                         clock uncertainty           -0.106     9.086    
    SLICE_X28Y48         FDCE (Recov_fdce_C_CLR)     -0.331     8.755    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.590ns (22.487%)  route 2.034ns (77.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 8.966 - 6.666 ) 
    Source Clock Delay      (SCD):    2.553ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.474     2.553    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y42         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.348     2.901 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.840     3.741    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y43         LUT3 (Prop_lut3_I2_O)        0.242     3.983 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.194     5.177    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y48         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.318     8.966    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X28Y48         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.226     9.192    
                         clock uncertainty           -0.106     9.086    
    SLICE_X28Y48         FDCE (Recov_fdce_C_CLR)     -0.331     8.755    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.590ns (23.471%)  route 1.924ns (76.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 8.969 - 6.666 ) 
    Source Clock Delay      (SCD):    2.553ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.474     2.553    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y42         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.348     2.901 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.840     3.741    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y43         LUT3 (Prop_lut3_I2_O)        0.242     3.983 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.084     5.067    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y48         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.321     8.969    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y48         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.193     9.162    
                         clock uncertainty           -0.106     9.056    
    SLICE_X27Y48         FDCE (Recov_fdce_C_CLR)     -0.331     8.725    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.590ns (23.471%)  route 1.924ns (76.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 8.969 - 6.666 ) 
    Source Clock Delay      (SCD):    2.553ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.474     2.553    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y42         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.348     2.901 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.840     3.741    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y43         LUT3 (Prop_lut3_I2_O)        0.242     3.983 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.084     5.067    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y48         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.321     8.969    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y48         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.193     9.162    
                         clock uncertainty           -0.106     9.056    
    SLICE_X27Y48         FDCE (Recov_fdce_C_CLR)     -0.331     8.725    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.590ns (24.694%)  route 1.799ns (75.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 8.966 - 6.666 ) 
    Source Clock Delay      (SCD):    2.553ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.474     2.553    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y42         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.348     2.901 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.840     3.741    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y43         LUT3 (Prop_lut3_I2_O)        0.242     3.983 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          0.960     4.942    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y47         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.318     8.966    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X28Y47         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.226     9.192    
                         clock uncertainty           -0.106     9.086    
    SLICE_X28Y47         FDCE (Recov_fdce_C_CLR)     -0.331     8.755    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.590ns (25.896%)  route 1.688ns (74.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 8.901 - 6.666 ) 
    Source Clock Delay      (SCD):    2.553ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.474     2.553    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y42         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDPE (Prop_fdpe_C_Q)         0.348     2.901 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.657     3.558    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_wr_reg2
    SLICE_X36Y38         LUT3 (Prop_lut3_I2_O)        0.242     3.800 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_3/O
                         net (fo=10, routed)          1.032     4.831    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_0_out_1
    SLICE_X43Y44         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     7.571    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.648 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        1.253     8.901    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X43Y44         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/C
                         clock pessimism              0.193     9.094    
                         clock uncertainty           -0.106     8.988    
    SLICE_X43Y44         FDCE (Recov_fdce_C_CLR)     -0.331     8.657    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                  3.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.167%)  route 0.132ns (50.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.590     0.926    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X28Y43         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDPE (Prop_fdpe_C_Q)         0.128     1.054 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.132     1.186    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X28Y44         FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.858     1.224    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X28Y44         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.282     0.942    
    SLICE_X28Y44         FDPE (Remov_fdpe_C_PRE)     -0.149     0.793    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.167%)  route 0.132ns (50.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.590     0.926    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X28Y43         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDPE (Prop_fdpe_C_Q)         0.128     1.054 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.132     1.186    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X28Y44         FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.858     1.224    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X28Y44         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.282     0.942    
    SLICE_X28Y44         FDPE (Remov_fdpe_C_PRE)     -0.149     0.793    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.764%)  route 0.140ns (52.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.589     0.925    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y42         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.128     1.053 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.140     1.192    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y43         FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.858     1.224    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X28Y43         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.282     0.942    
    SLICE_X28Y43         FDPE (Remov_fdpe_C_PRE)     -0.149     0.793    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.764%)  route 0.140ns (52.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.589     0.925    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y42         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.128     1.053 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.140     1.192    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y43         FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.858     1.224    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X28Y43         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.282     0.942    
    SLICE_X28Y43         FDPE (Remov_fdpe_C_PRE)     -0.149     0.793    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.764%)  route 0.140ns (52.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.589     0.925    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y42         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.128     1.053 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.140     1.192    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y43         FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.858     1.224    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X28Y43         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.282     0.942    
    SLICE_X28Y43         FDPE (Remov_fdpe_C_PRE)     -0.149     0.793    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.869%)  route 0.210ns (62.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.596     0.932    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y46         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.210     1.270    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y46          FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.865     1.231    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X8Y46          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.263     0.967    
    SLICE_X8Y46          FDPE (Remov_fdpe_C_PRE)     -0.125     0.842    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.869%)  route 0.210ns (62.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.596     0.932    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y46         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.210     1.270    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y46          FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.865     1.231    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X8Y46          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.263     0.967    
    SLICE_X8Y46          FDPE (Remov_fdpe_C_PRE)     -0.125     0.842    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.869%)  route 0.210ns (62.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.596     0.932    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y46         FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.210     1.270    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y46          FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.865     1.231    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X8Y46          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.263     0.967    
    SLICE_X8Y46          FDPE (Remov_fdpe_C_PRE)     -0.125     0.842    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.099%)  route 0.160ns (51.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.581     0.917    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y27         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDPE (Prop_fdpe_C_Q)         0.148     1.065 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.160     1.224    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X25Y26         FDCE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.844     1.210    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y26         FDCE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.282     0.928    
    SLICE_X25Y26         FDCE (Remov_fdce_C_CLR)     -0.145     0.783    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.099%)  route 0.160ns (51.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.581     0.917    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y27         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDPE (Prop_fdpe_C_Q)         0.148     1.065 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.160     1.224    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X25Y26         FDCE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2672, routed)        0.844     1.210    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y26         FDCE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.282     0.928    
    SLICE_X25Y26         FDCE (Remov_fdce_C_CLR)     -0.145     0.783    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_hdmi_clk_wiz_0_1
  To Clock:  clk_hdmi_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_r/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.433ns (17.024%)  route 2.111ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 5.673 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.496    -0.530    hdmi_out/reset_syn/clk_hdmi
    SLICE_X90Y85         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDPE (Prop_fdpe_C_Q)         0.433    -0.097 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.111     2.014    hdmi_out/encoder_r/AR[0]
    SLICE_X87Y91         FDCE                                         f  hdmi_out/encoder_r/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.293     5.673    hdmi_out/encoder_r/clk_hdmi
    SLICE_X87Y91         FDCE                                         r  hdmi_out/encoder_r/cnt_reg[3]/C
                         clock pessimism              0.413     6.086    
                         clock uncertainty           -0.091     5.995    
    SLICE_X87Y91         FDCE (Recov_fdce_C_CLR)     -0.331     5.664    hdmi_out/encoder_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.664    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_g/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.433ns (17.004%)  route 2.113ns (82.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 5.674 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.496    -0.530    hdmi_out/reset_syn/clk_hdmi
    SLICE_X90Y85         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDPE (Prop_fdpe_C_Q)         0.433    -0.097 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.113     2.017    hdmi_out/encoder_g/AR[0]
    SLICE_X82Y96         FDCE                                         f  hdmi_out/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.294     5.674    hdmi_out/encoder_g/clk_hdmi
    SLICE_X82Y96         FDCE                                         r  hdmi_out/encoder_g/cnt_reg[1]/C
                         clock pessimism              0.413     6.087    
                         clock uncertainty           -0.091     5.996    
    SLICE_X82Y96         FDCE (Recov_fdce_C_CLR)     -0.258     5.738    hdmi_out/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.738    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_g/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.433ns (17.004%)  route 2.113ns (82.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 5.674 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.496    -0.530    hdmi_out/reset_syn/clk_hdmi
    SLICE_X90Y85         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDPE (Prop_fdpe_C_Q)         0.433    -0.097 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.113     2.017    hdmi_out/encoder_g/AR[0]
    SLICE_X82Y96         FDCE                                         f  hdmi_out/encoder_g/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.294     5.674    hdmi_out/encoder_g/clk_hdmi
    SLICE_X82Y96         FDCE                                         r  hdmi_out/encoder_g/cnt_reg[2]/C
                         clock pessimism              0.413     6.087    
                         clock uncertainty           -0.091     5.996    
    SLICE_X82Y96         FDCE (Recov_fdce_C_CLR)     -0.258     5.738    hdmi_out/encoder_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.738    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_r/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.433ns (17.869%)  route 1.990ns (82.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 5.673 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.496    -0.530    hdmi_out/reset_syn/clk_hdmi
    SLICE_X90Y85         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDPE (Prop_fdpe_C_Q)         0.433    -0.097 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.990     1.894    hdmi_out/encoder_r/AR[0]
    SLICE_X85Y91         FDCE                                         f  hdmi_out/encoder_r/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.293     5.673    hdmi_out/encoder_r/clk_hdmi
    SLICE_X85Y91         FDCE                                         r  hdmi_out/encoder_r/cnt_reg[2]/C
                         clock pessimism              0.413     6.086    
                         clock uncertainty           -0.091     5.995    
    SLICE_X85Y91         FDCE (Recov_fdce_C_CLR)     -0.331     5.664    hdmi_out/encoder_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.664    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_g/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.433ns (17.908%)  route 1.985ns (82.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 5.674 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.496    -0.530    hdmi_out/reset_syn/clk_hdmi
    SLICE_X90Y85         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDPE (Prop_fdpe_C_Q)         0.433    -0.097 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.985     1.888    hdmi_out/encoder_g/AR[0]
    SLICE_X84Y95         FDCE                                         f  hdmi_out/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.294     5.674    hdmi_out/encoder_g/clk_hdmi
    SLICE_X84Y95         FDCE                                         r  hdmi_out/encoder_g/cnt_reg[3]/C
                         clock pessimism              0.413     6.087    
                         clock uncertainty           -0.091     5.996    
    SLICE_X84Y95         FDCE (Recov_fdce_C_CLR)     -0.331     5.665    hdmi_out/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.665    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_g/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.433ns (17.853%)  route 1.992ns (82.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 5.674 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.496    -0.530    hdmi_out/reset_syn/clk_hdmi
    SLICE_X90Y85         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDPE (Prop_fdpe_C_Q)         0.433    -0.097 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.992     1.896    hdmi_out/encoder_g/AR[0]
    SLICE_X82Y94         FDCE                                         f  hdmi_out/encoder_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.294     5.674    hdmi_out/encoder_g/clk_hdmi
    SLICE_X82Y94         FDCE                                         r  hdmi_out/encoder_g/cnt_reg[4]/C
                         clock pessimism              0.413     6.087    
                         clock uncertainty           -0.091     5.996    
    SLICE_X82Y94         FDCE (Recov_fdce_C_CLR)     -0.258     5.738    hdmi_out/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.738    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_r/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.433ns (19.301%)  route 1.810ns (80.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 5.673 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.496    -0.530    hdmi_out/reset_syn/clk_hdmi
    SLICE_X90Y85         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDPE (Prop_fdpe_C_Q)         0.433    -0.097 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.810     1.714    hdmi_out/encoder_r/AR[0]
    SLICE_X87Y90         FDCE                                         f  hdmi_out/encoder_r/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.293     5.673    hdmi_out/encoder_r/clk_hdmi
    SLICE_X87Y90         FDCE                                         r  hdmi_out/encoder_r/cnt_reg[4]/C
                         clock pessimism              0.413     6.086    
                         clock uncertainty           -0.091     5.995    
    SLICE_X87Y90         FDCE (Recov_fdce_C_CLR)     -0.331     5.664    hdmi_out/encoder_r/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.664    
                         arrival time                          -1.714    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_g/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.433ns (18.789%)  route 1.871ns (81.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 5.674 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.496    -0.530    hdmi_out/reset_syn/clk_hdmi
    SLICE_X90Y85         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDPE (Prop_fdpe_C_Q)         0.433    -0.097 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.871     1.775    hdmi_out/encoder_g/AR[0]
    SLICE_X86Y94         FDCE                                         f  hdmi_out/encoder_g/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.294     5.674    hdmi_out/encoder_g/clk_hdmi
    SLICE_X86Y94         FDCE                                         r  hdmi_out/encoder_g/dout_reg[0]/C
                         clock pessimism              0.413     6.087    
                         clock uncertainty           -0.091     5.996    
    SLICE_X86Y94         FDCE (Recov_fdce_C_CLR)     -0.258     5.738    hdmi_out/encoder_g/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          5.738    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_g/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.433ns (18.789%)  route 1.871ns (81.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 5.674 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.496    -0.530    hdmi_out/reset_syn/clk_hdmi
    SLICE_X90Y85         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDPE (Prop_fdpe_C_Q)         0.433    -0.097 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.871     1.775    hdmi_out/encoder_g/AR[0]
    SLICE_X86Y94         FDCE                                         f  hdmi_out/encoder_g/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.294     5.674    hdmi_out/encoder_g/clk_hdmi
    SLICE_X86Y94         FDCE                                         r  hdmi_out/encoder_g/dout_reg[1]/C
                         clock pessimism              0.413     6.087    
                         clock uncertainty           -0.091     5.996    
    SLICE_X86Y94         FDCE (Recov_fdce_C_CLR)     -0.258     5.738    hdmi_out/encoder_g/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          5.738    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_g/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.433ns (18.789%)  route 1.871ns (81.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 5.674 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.496    -0.530    hdmi_out/reset_syn/clk_hdmi
    SLICE_X90Y85         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDPE (Prop_fdpe_C_Q)         0.433    -0.097 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.871     1.775    hdmi_out/encoder_g/AR[0]
    SLICE_X86Y94         FDCE                                         f  hdmi_out/encoder_g/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.086 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.090    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     2.848 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     4.303    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     4.380 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        1.294     5.674    hdmi_out/encoder_g/clk_hdmi
    SLICE_X86Y94         FDCE                                         r  hdmi_out/encoder_g/dout_reg[5]/C
                         clock pessimism              0.413     6.087    
                         clock uncertainty           -0.091     5.996    
    SLICE_X86Y94         FDCE (Recov_fdce_C_CLR)     -0.258     5.738    hdmi_out/encoder_g/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          5.738    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  3.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_b/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.693%)  route 0.130ns (44.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.602    -0.581    hdmi_out/reset_syn/clk_hdmi
    SLICE_X90Y85         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDPE (Prop_fdpe_C_Q)         0.164    -0.417 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.130    -0.286    hdmi_out/encoder_b/AR[0]
    SLICE_X92Y85         FDCE                                         f  hdmi_out/encoder_b/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.871    -0.821    hdmi_out/encoder_b/clk_hdmi
    SLICE_X92Y85         FDCE                                         r  hdmi_out/encoder_b/cnt_reg[4]/C
                         clock pessimism              0.275    -0.546    
    SLICE_X92Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.613    hdmi_out/encoder_b/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_b/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.284%)  route 0.198ns (54.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.602    -0.581    hdmi_out/reset_syn/clk_hdmi
    SLICE_X90Y85         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDPE (Prop_fdpe_C_Q)         0.164    -0.417 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.198    -0.219    hdmi_out/encoder_b/AR[0]
    SLICE_X92Y86         FDCE                                         f  hdmi_out/encoder_b/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.871    -0.821    hdmi_out/encoder_b/clk_hdmi
    SLICE_X92Y86         FDCE                                         r  hdmi_out/encoder_b/cnt_reg[1]/C
                         clock pessimism              0.275    -0.546    
    SLICE_X92Y86         FDCE (Remov_fdce_C_CLR)     -0.067    -0.613    hdmi_out/encoder_b/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_b/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.284%)  route 0.198ns (54.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.602    -0.581    hdmi_out/reset_syn/clk_hdmi
    SLICE_X90Y85         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDPE (Prop_fdpe_C_Q)         0.164    -0.417 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.198    -0.219    hdmi_out/encoder_b/AR[0]
    SLICE_X92Y86         FDCE                                         f  hdmi_out/encoder_b/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.871    -0.821    hdmi_out/encoder_b/clk_hdmi
    SLICE_X92Y86         FDCE                                         r  hdmi_out/encoder_b/cnt_reg[2]/C
                         clock pessimism              0.275    -0.546    
    SLICE_X92Y86         FDCE (Remov_fdce_C_CLR)     -0.067    -0.613    hdmi_out/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_b/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.284%)  route 0.198ns (54.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.602    -0.581    hdmi_out/reset_syn/clk_hdmi
    SLICE_X90Y85         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDPE (Prop_fdpe_C_Q)         0.164    -0.417 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.198    -0.219    hdmi_out/encoder_b/AR[0]
    SLICE_X93Y86         FDCE                                         f  hdmi_out/encoder_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.871    -0.821    hdmi_out/encoder_b/clk_hdmi
    SLICE_X93Y86         FDCE                                         r  hdmi_out/encoder_b/cnt_reg[3]/C
                         clock pessimism              0.275    -0.546    
    SLICE_X93Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.638    hdmi_out/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.200%)  route 0.172ns (53.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.579    -0.604    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y26         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDPE (Prop_fdpe_C_Q)         0.148    -0.456 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.172    -0.284    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y25         FDCE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.843    -0.849    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y25         FDCE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.257    -0.592    
    SLICE_X24Y25         FDCE (Remov_fdce_C_CLR)     -0.145    -0.737    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.200%)  route 0.172ns (53.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.579    -0.604    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y26         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDPE (Prop_fdpe_C_Q)         0.148    -0.456 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.172    -0.284    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y25         FDCE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.843    -0.849    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y25         FDCE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.257    -0.592    
    SLICE_X24Y25         FDCE (Remov_fdce_C_CLR)     -0.145    -0.737    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.200%)  route 0.172ns (53.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.579    -0.604    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y26         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDPE (Prop_fdpe_C_Q)         0.148    -0.456 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.172    -0.284    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y25         FDCE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.843    -0.849    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y25         FDCE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.257    -0.592    
    SLICE_X24Y25         FDCE (Remov_fdce_C_CLR)     -0.145    -0.737    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.200%)  route 0.172ns (53.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.579    -0.604    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y26         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDPE (Prop_fdpe_C_Q)         0.148    -0.456 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.172    -0.284    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y25         FDCE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.843    -0.849    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y25         FDCE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.257    -0.592    
    SLICE_X24Y25         FDCE (Remov_fdce_C_CLR)     -0.145    -0.737    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.200%)  route 0.172ns (53.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.579    -0.604    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y26         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDPE (Prop_fdpe_C_Q)         0.148    -0.456 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.172    -0.284    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y25         FDPE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.843    -0.849    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y25         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.257    -0.592    
    SLICE_X24Y25         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.740    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.200%)  route 0.172ns (53.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.579    -0.604    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y26         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDPE (Prop_fdpe_C_Q)         0.148    -0.456 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.172    -0.284    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y25         FDPE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1030, routed)        0.843    -0.849    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y25         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.257    -0.592    
    SLICE_X24Y25         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.740    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.456    





