// Seed: 3898380416
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = (id_2);
  assign id_3 = 1;
  wire id_4;
  id_5 :
  assert property (@(posedge id_3) 1'b0 ? id_1 : id_3)
  else $display(id_1);
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1;
  wire id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  wire id_4;
  wire id_5;
endmodule
module module_2;
  reg id_1;
  always_ff @(posedge 1'd0) id_1 <= id_1;
  wand id_4 = 1;
  assign id_3 = id_4;
endmodule
