{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 21:45:34 2022 " "Info: Processing started: Fri Mar 25 21:45:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU8_with_Microinstruction -c ALU8_with_Microinstruction --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU8_with_Microinstruction -c ALU8_with_Microinstruction --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~latch " "Warning: Node \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~latch " "Warning: Node \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~latch " "Warning: Node \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~latch " "Warning: Node \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~latch " "Warning: Node \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~latch " "Warning: Node \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~latch " "Warning: Node \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~latch " "Warning: Node \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CPC " "Info: Assuming node \"CPC\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 88 -232 -64 104 "CPC" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 40 -232 -64 56 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPB " "Info: Assuming node \"CPB\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 104 -232 -64 120 "CPB" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPB" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPA " "Info: Assuming node \"CPA\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 120 -232 -64 136 "CPA" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I6 " "Info: Assuming node \"I6\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 496 272 440 512 "I6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "DFF " "Info: Assuming node \"DFF\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 608 272 440 624 "DFF" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "DFF" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I5 " "Info: Assuming node \"I5\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 512 272 440 528 "I5" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLRN " "Info: Assuming node \"CLRN\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 624 272 440 640 "CLRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLRN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I0 " "Info: Assuming node \"I0\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 592 272 440 608 "I0" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I1 " "Info: Assuming node \"I1\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 576 272 440 592 "I1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I2 " "Info: Assuming node \"I2\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 560 272 440 576 "I2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I3 " "Info: Assuming node \"I3\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 544 272 440 560 "I3" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I4 " "Info: Assuming node \"I4\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 528 272 440 544 "I4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "31 " "Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~latch " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~latch " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~latch " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~latch " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~latch " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~latch " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~latch " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8 " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst13 " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst13\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst14 " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst14\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst15 " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst15\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 984 1032 200 "inst15" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst8 " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst8\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst13 " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst13\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14 " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst26 " "Info: Detected gated clock \"inst26\" as buffer" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 128 152 216 176 "inst26" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 80 152 216 128 "inst25" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst24 " "Info: Detected gated clock \"inst24\" as buffer" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 32 152 216 80 "inst24" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPC " "Info: No valid register-to-register data paths exist for clock \"CPC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated register counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 183.28 MHz 5.456 ns Internal " "Info: Clock \"CP\" has Internal fmax of 183.28 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated\" (period= 5.456 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.192 ns + Longest register register " "Info: + Longest register to register delay is 5.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 1 REG LCFF_X2_Y7_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.370 ns) 2.536 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 2 COMB LCCOMB_X18_Y7_N16 3 " "Info: 2: + IC(2.166 ns) + CELL(0.370 ns) = 2.536 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.178 ns) + CELL(0.370 ns) 5.084 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~data_lut 3 COMB LCCOMB_X2_Y7_N8 1 " "Info: 3: + IC(2.178 ns) + CELL(0.370 ns) = 5.084 ns; Loc. = LCCOMB_X2_Y7_N8; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.548 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.192 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X2_Y7_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 5.192 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.848 ns ( 16.33 % ) " "Info: Total cell delay = 0.848 ns ( 16.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.344 ns ( 83.67 % ) " "Info: Total interconnect delay = 4.344 ns ( 83.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 2.166ns 2.178ns 0.000ns } { 0.000ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.413 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 6.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 40 -232 -64 56 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.655 ns) + CELL(0.970 ns) 4.775 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated 2 REG LCFF_X2_Y7_N27 1 " "Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.775 ns; Loc. = LCFF_X2_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.206 ns) 5.416 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X2_Y7_N12 3 " "Info: 3: + IC(0.435 ns) + CELL(0.206 ns) = 5.416 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.666 ns) 6.413 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X2_Y7_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 6.413 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.992 ns ( 46.66 % ) " "Info: Total cell delay = 2.992 ns ( 46.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.421 ns ( 53.34 % ) " "Info: Total interconnect delay = 3.421 ns ( 53.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.413 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.413 ns" { CP {} CP~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 2.655ns 0.435ns 0.331ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 6.413 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 6.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 40 -232 -64 56 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.655 ns) + CELL(0.970 ns) 4.775 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated 2 REG LCFF_X2_Y7_N27 1 " "Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.775 ns; Loc. = LCFF_X2_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.206 ns) 5.416 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X2_Y7_N12 3 " "Info: 3: + IC(0.435 ns) + CELL(0.206 ns) = 5.416 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.666 ns) 6.413 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X2_Y7_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 6.413 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.992 ns ( 46.66 % ) " "Info: Total cell delay = 2.992 ns ( 46.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.421 ns ( 53.34 % ) " "Info: Total interconnect delay = 3.421 ns ( 53.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.413 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.413 ns" { CP {} CP~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 2.655ns 0.435ns 0.331ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.413 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.413 ns" { CP {} CP~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 2.655ns 0.435ns 0.331ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.413 ns" { CP {} CP~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 2.655ns 0.435ns 0.331ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 2.166ns 2.178ns 0.000ns } { 0.000ns 0.370ns 0.370ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.413 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.413 ns" { CP {} CP~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 2.655ns 0.435ns 0.331ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.413 ns" { CP {} CP~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 2.655ns 0.435ns 0.331ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPB " "Info: No valid register-to-register data paths exist for clock \"CPB\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPA " "Info: No valid register-to-register data paths exist for clock \"CPA\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "I6 register register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 360.1 MHz Internal " "Info: Clock \"I6\" Internal fmax is restricted to 360.1 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.327 ns + Longest register register " "Info: + Longest register to register delay is 1.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X21_Y7_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 0.643 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X21_Y7_N2 2 " "Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 1.219 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X21_Y7_N0 1 " "Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.219 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.327 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X21_Y7_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.327 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.19 % ) " "Info: Total cell delay = 0.520 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 60.81 % ) " "Info: Total interconnect delay = 0.807 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.437ns 0.370ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I6 destination 4.930 ns + Shortest register " "Info: + Shortest clock path from clock \"I6\" to destination register is 4.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I6 1 CLK PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'I6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 496 272 440 512 "I6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.163 ns) + CELL(0.206 ns) 3.343 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X21_Y7_N18 3 " "Info: 2: + IC(2.163 ns) + CELL(0.206 ns) = 3.343 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 3.923 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X21_Y7_N30 3 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 3.923 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.666 ns) 4.930 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X21_Y7_N1 1 " "Info: 4: + IC(0.341 ns) + CELL(0.666 ns) = 4.930 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 41.62 % ) " "Info: Total cell delay = 2.052 ns ( 41.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.878 ns ( 58.38 % ) " "Info: Total interconnect delay = 2.878 ns ( 58.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.930 ns" { I6 {} I6~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.163ns 0.374ns 0.341ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I6 source 4.930 ns - Longest register " "Info: - Longest clock path from clock \"I6\" to source register is 4.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I6 1 CLK PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'I6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 496 272 440 512 "I6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.163 ns) + CELL(0.206 ns) 3.343 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X21_Y7_N18 3 " "Info: 2: + IC(2.163 ns) + CELL(0.206 ns) = 3.343 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 3.923 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X21_Y7_N30 3 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 3.923 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.666 ns) 4.930 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X21_Y7_N1 1 " "Info: 4: + IC(0.341 ns) + CELL(0.666 ns) = 4.930 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 41.62 % ) " "Info: Total cell delay = 2.052 ns ( 41.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.878 ns ( 58.38 % ) " "Info: Total interconnect delay = 2.878 ns ( 58.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.930 ns" { I6 {} I6~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.163ns 0.374ns 0.341ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.930 ns" { I6 {} I6~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.163ns 0.374ns 0.341ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.930 ns" { I6 {} I6~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.163ns 0.374ns 0.341ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.437ns 0.370ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.930 ns" { I6 {} I6~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.163ns 0.374ns 0.341ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.930 ns" { I6 {} I6~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.163ns 0.374ns 0.341ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } {  } {  } "" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "DFF register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 52.53 MHz 19.037 ns Internal " "Info: Clock \"DFF\" has Internal fmax of 52.53 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" (period= 19.037 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.327 ns + Longest register register " "Info: + Longest register to register delay is 1.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X21_Y7_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 0.643 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X21_Y7_N2 2 " "Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 1.219 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X21_Y7_N0 1 " "Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.219 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.327 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X21_Y7_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.327 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.19 % ) " "Info: Total cell delay = 0.520 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 60.81 % ) " "Info: Total interconnect delay = 0.807 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.437ns 0.370ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-17.446 ns - Smallest " "Info: - Smallest clock skew is -17.446 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF destination 5.549 ns + Shortest register " "Info: + Shortest clock path from clock \"DFF\" to destination register is 5.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns DFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 608 272 440 624 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.598 ns) + CELL(0.370 ns) 3.962 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X21_Y7_N18 3 " "Info: 2: + IC(2.598 ns) + CELL(0.370 ns) = 3.962 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 4.542 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X21_Y7_N30 3 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 4.542 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.666 ns) 5.549 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X21_Y7_N1 1 " "Info: 4: + IC(0.341 ns) + CELL(0.666 ns) = 5.549 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.236 ns ( 40.30 % ) " "Info: Total cell delay = 2.236 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.313 ns ( 59.70 % ) " "Info: Total interconnect delay = 3.313 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.549 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.549 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.598ns 0.374ns 0.341ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF source 22.995 ns - Longest register " "Info: - Longest clock path from clock \"DFF\" to source register is 22.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns DFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 608 272 440 624 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.370 ns) 3.762 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8 2 COMB LCCOMB_X2_Y7_N30 3 " "Info: 2: + IC(2.398 ns) + CELL(0.370 ns) = 3.762 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.616 ns) 4.757 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X2_Y7_N12 3 " "Info: 3: + IC(0.379 ns) + CELL(0.616 ns) = 4.757 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 6.058 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X2_Y7_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 6.058 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.370 ns) 8.594 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X18_Y7_N16 3 " "Info: 5: + IC(2.166 ns) + CELL(0.370 ns) = 8.594 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.970 ns) 10.233 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X17_Y7_N27 1 " "Info: 6: + IC(0.669 ns) + CELL(0.970 ns) = 10.233 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 11.212 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X18_Y7_N30 3 " "Info: 7: + IC(0.773 ns) + CELL(0.206 ns) = 11.212 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.970 ns) 12.782 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X17_Y7_N25 1 " "Info: 8: + IC(0.600 ns) + CELL(0.970 ns) = 12.782 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 13.761 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X18_Y7_N20 3 " "Info: 9: + IC(0.773 ns) + CELL(0.206 ns) = 13.761 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 15.064 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X18_Y7_N19 1 " "Info: 10: + IC(0.333 ns) + CELL(0.970 ns) = 15.064 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 16.391 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 11 COMB LCCOMB_X21_Y7_N10 3 " "Info: 11: + IC(1.121 ns) + CELL(0.206 ns) = 16.391 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.970 ns) 18.360 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 12 REG LCFF_X18_Y7_N25 1 " "Info: 12: + IC(0.999 ns) + CELL(0.970 ns) = 18.360 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.370 ns) 19.865 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 13 COMB LCCOMB_X21_Y7_N16 3 " "Info: 13: + IC(1.135 ns) + CELL(0.370 ns) = 19.865 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 21.183 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 14 REG LCFF_X21_Y7_N5 1 " "Info: 14: + IC(0.348 ns) + CELL(0.970 ns) = 21.183 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 21.988 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 15 COMB LCCOMB_X21_Y7_N30 3 " "Info: 15: + IC(0.435 ns) + CELL(0.370 ns) = 21.988 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.666 ns) 22.995 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 16 REG LCFF_X21_Y7_N1 1 " "Info: 16: + IC(0.341 ns) + CELL(0.666 ns) = 22.995 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.194 ns ( 44.33 % ) " "Info: Total cell delay = 10.194 ns ( 44.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.801 ns ( 55.67 % ) " "Info: Total interconnect delay = 12.801 ns ( 55.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.995 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.995 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.398ns 0.379ns 0.331ns 2.166ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns 1.135ns 0.348ns 0.435ns 0.341ns } { 0.000ns 0.994ns 0.370ns 0.616ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.549 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.549 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.598ns 0.374ns 0.341ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.995 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.995 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.398ns 0.379ns 0.331ns 2.166ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns 1.135ns 0.348ns 0.435ns 0.341ns } { 0.000ns 0.994ns 0.370ns 0.616ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.437ns 0.370ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.549 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.549 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.598ns 0.374ns 0.341ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.995 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.995 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.398ns 0.379ns 0.331ns 2.166ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns 1.135ns 0.348ns 0.435ns 0.341ns } { 0.000ns 0.994ns 0.370ns 0.616ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "I5 register register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 360.1 MHz Internal " "Info: Clock \"I5\" Internal fmax is restricted to 360.1 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.502 ns + Longest register register " "Info: + Longest register to register delay is 1.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 1 REG LCFF_X21_Y7_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 0.805 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 2 COMB LCCOMB_X21_Y7_N30 3 " "Info: 2: + IC(0.435 ns) + CELL(0.370 ns) = 0.805 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 1.394 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~data_lut 3 COMB LCCOMB_X21_Y7_N4 1 " "Info: 3: + IC(0.383 ns) + CELL(0.206 ns) = 1.394 ns; Loc. = LCCOMB_X21_Y7_N4; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.502 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 4 REG LCFF_X21_Y7_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.502 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 45.54 % ) " "Info: Total cell delay = 0.684 ns ( 45.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.818 ns ( 54.46 % ) " "Info: Total interconnect delay = 0.818 ns ( 54.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.502 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.435ns 0.383ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I5 destination 4.928 ns + Shortest register " "Info: + Shortest clock path from clock \"I5\" to destination register is 4.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns I5 1 CLK PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; CLK Node = 'I5'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 512 272 440 528 "I5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.206 ns) 3.336 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst13 2 COMB LCCOMB_X21_Y7_N22 3 " "Info: 2: + IC(2.166 ns) + CELL(0.206 ns) = 3.336 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { I5 counter_with_set_256:inst18|counter_with_set_16:inst|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 3.914 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 3 COMB LCCOMB_X21_Y7_N16 3 " "Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 3.914 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst13 counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.666 ns) 4.928 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 4 REG LCFF_X21_Y7_N5 1 " "Info: 4: + IC(0.348 ns) + CELL(0.666 ns) = 4.928 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 41.44 % ) " "Info: Total cell delay = 2.042 ns ( 41.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.886 ns ( 58.56 % ) " "Info: Total interconnect delay = 2.886 ns ( 58.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.928 ns" { I5 counter_with_set_256:inst18|counter_with_set_16:inst|inst13 counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.928 ns" { I5 {} I5~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.166ns 0.372ns 0.348ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I5 source 4.928 ns - Longest register " "Info: - Longest clock path from clock \"I5\" to source register is 4.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns I5 1 CLK PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; CLK Node = 'I5'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 512 272 440 528 "I5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.206 ns) 3.336 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst13 2 COMB LCCOMB_X21_Y7_N22 3 " "Info: 2: + IC(2.166 ns) + CELL(0.206 ns) = 3.336 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { I5 counter_with_set_256:inst18|counter_with_set_16:inst|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 3.914 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 3 COMB LCCOMB_X21_Y7_N16 3 " "Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 3.914 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst13 counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.666 ns) 4.928 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 4 REG LCFF_X21_Y7_N5 1 " "Info: 4: + IC(0.348 ns) + CELL(0.666 ns) = 4.928 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 41.44 % ) " "Info: Total cell delay = 2.042 ns ( 41.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.886 ns ( 58.56 % ) " "Info: Total interconnect delay = 2.886 ns ( 58.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.928 ns" { I5 counter_with_set_256:inst18|counter_with_set_16:inst|inst13 counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.928 ns" { I5 {} I5~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.166ns 0.372ns 0.348ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.928 ns" { I5 counter_with_set_256:inst18|counter_with_set_16:inst|inst13 counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.928 ns" { I5 {} I5~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.166ns 0.372ns 0.348ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.928 ns" { I5 {} I5~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.166ns 0.372ns 0.348ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.502 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.435ns 0.383ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.928 ns" { I5 counter_with_set_256:inst18|counter_with_set_16:inst|inst13 counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.928 ns" { I5 {} I5~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.166ns 0.372ns 0.348ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.928 ns" { I5 {} I5~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.166ns 0.372ns 0.348ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } {  } {  } "" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLRN register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 53.14 MHz 18.818 ns Internal " "Info: Clock \"CLRN\" has Internal fmax of 53.14 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" (period= 18.818 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.327 ns + Longest register register " "Info: + Longest register to register delay is 1.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X21_Y7_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 0.643 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X21_Y7_N2 2 " "Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 1.219 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X21_Y7_N0 1 " "Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.219 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.327 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X21_Y7_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.327 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.19 % ) " "Info: Total cell delay = 0.520 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 60.81 % ) " "Info: Total interconnect delay = 0.807 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.437ns 0.370ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-17.227 ns - Smallest " "Info: - Smallest clock skew is -17.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 5.217 ns + Shortest register " "Info: + Shortest clock path from clock \"CLRN\" to destination register is 5.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLRN 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 624 272 440 640 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.592 ns) + CELL(0.624 ns) 4.210 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 2 COMB LCCOMB_X21_Y7_N30 3 " "Info: 2: + IC(2.592 ns) + CELL(0.624 ns) = 4.210 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.666 ns) 5.217 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 3 REG LCFF_X21_Y7_N1 1 " "Info: 3: + IC(0.341 ns) + CELL(0.666 ns) = 5.217 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.284 ns ( 43.78 % ) " "Info: Total cell delay = 2.284 ns ( 43.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.933 ns ( 56.22 % ) " "Info: Total interconnect delay = 2.933 ns ( 56.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.217 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.592ns 0.341ns } { 0.000ns 0.994ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 22.444 ns - Longest register " "Info: - Longest clock path from clock \"CLRN\" to source register is 22.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLRN 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 624 272 440 640 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.565 ns) + CELL(0.647 ns) 4.206 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 2 COMB LCCOMB_X2_Y7_N12 3 " "Info: 2: + IC(2.565 ns) + CELL(0.647 ns) = 4.206 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 5.507 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 3 REG LCFF_X2_Y7_N9 1 " "Info: 3: + IC(0.331 ns) + CELL(0.970 ns) = 5.507 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.370 ns) 8.043 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 4 COMB LCCOMB_X18_Y7_N16 3 " "Info: 4: + IC(2.166 ns) + CELL(0.370 ns) = 8.043 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.970 ns) 9.682 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated 5 REG LCFF_X17_Y7_N27 1 " "Info: 5: + IC(0.669 ns) + CELL(0.970 ns) = 9.682 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 10.661 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 6 COMB LCCOMB_X18_Y7_N30 3 " "Info: 6: + IC(0.773 ns) + CELL(0.206 ns) = 10.661 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.970 ns) 12.231 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 7 REG LCFF_X17_Y7_N25 1 " "Info: 7: + IC(0.600 ns) + CELL(0.970 ns) = 12.231 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 13.210 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 8 COMB LCCOMB_X18_Y7_N20 3 " "Info: 8: + IC(0.773 ns) + CELL(0.206 ns) = 13.210 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 14.513 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 9 REG LCFF_X18_Y7_N19 1 " "Info: 9: + IC(0.333 ns) + CELL(0.970 ns) = 14.513 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 15.840 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 10 COMB LCCOMB_X21_Y7_N10 3 " "Info: 10: + IC(1.121 ns) + CELL(0.206 ns) = 15.840 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.970 ns) 17.809 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 11 REG LCFF_X18_Y7_N25 1 " "Info: 11: + IC(0.999 ns) + CELL(0.970 ns) = 17.809 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.370 ns) 19.314 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 12 COMB LCCOMB_X21_Y7_N16 3 " "Info: 12: + IC(1.135 ns) + CELL(0.370 ns) = 19.314 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 20.632 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 13 REG LCFF_X21_Y7_N5 1 " "Info: 13: + IC(0.348 ns) + CELL(0.970 ns) = 20.632 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 21.437 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 14 COMB LCCOMB_X21_Y7_N30 3 " "Info: 14: + IC(0.435 ns) + CELL(0.370 ns) = 21.437 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.666 ns) 22.444 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 15 REG LCFF_X21_Y7_N1 1 " "Info: 15: + IC(0.341 ns) + CELL(0.666 ns) = 22.444 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.855 ns ( 43.91 % ) " "Info: Total cell delay = 9.855 ns ( 43.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.589 ns ( 56.09 % ) " "Info: Total interconnect delay = 12.589 ns ( 56.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.444 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.444 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.565ns 0.331ns 2.166ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns 1.135ns 0.348ns 0.435ns 0.341ns } { 0.000ns 0.994ns 0.647ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.217 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.592ns 0.341ns } { 0.000ns 0.994ns 0.624ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.444 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.444 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.565ns 0.331ns 2.166ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns 1.135ns 0.348ns 0.435ns 0.341ns } { 0.000ns 0.994ns 0.647ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.437ns 0.370ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.217 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.592ns 0.341ns } { 0.000ns 0.994ns 0.624ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.444 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.444 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.565ns 0.331ns 2.166ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns 1.135ns 0.348ns 0.435ns 0.341ns } { 0.000ns 0.994ns 0.647ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I0 register counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated register counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 183.28 MHz 5.456 ns Internal " "Info: Clock \"I0\" has Internal fmax of 183.28 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated\" (period= 5.456 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.192 ns + Longest register register " "Info: + Longest register to register delay is 5.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 1 REG LCFF_X2_Y7_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.370 ns) 2.536 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 2 COMB LCCOMB_X18_Y7_N16 3 " "Info: 2: + IC(2.166 ns) + CELL(0.370 ns) = 2.536 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.178 ns) + CELL(0.370 ns) 5.084 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~data_lut 3 COMB LCCOMB_X2_Y7_N8 1 " "Info: 3: + IC(2.178 ns) + CELL(0.370 ns) = 5.084 ns; Loc. = LCCOMB_X2_Y7_N8; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.548 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.192 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X2_Y7_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 5.192 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.848 ns ( 16.33 % ) " "Info: Total cell delay = 0.848 ns ( 16.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.344 ns ( 83.67 % ) " "Info: Total interconnect delay = 4.344 ns ( 83.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 2.166ns 2.178ns 0.000ns } { 0.000ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I0 destination 5.642 ns + Shortest register " "Info: + Shortest clock path from clock \"I0\" to destination register is 5.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I0 1 CLK PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'I0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 592 272 440 608 "I0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(0.206 ns) 3.650 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8 2 COMB LCCOMB_X2_Y7_N30 3 " "Info: 2: + IC(2.470 ns) + CELL(0.206 ns) = 3.650 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { I0 counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.616 ns) 4.645 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X2_Y7_N12 3 " "Info: 3: + IC(0.379 ns) + CELL(0.616 ns) = 4.645 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.666 ns) 5.642 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X2_Y7_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 5.642 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.462 ns ( 43.64 % ) " "Info: Total cell delay = 2.462 ns ( 43.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.180 ns ( 56.36 % ) " "Info: Total interconnect delay = 3.180 ns ( 56.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.642 ns" { I0 counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.642 ns" { I0 {} I0~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 2.470ns 0.379ns 0.331ns } { 0.000ns 0.974ns 0.206ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I0 source 5.642 ns - Longest register " "Info: - Longest clock path from clock \"I0\" to source register is 5.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I0 1 CLK PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'I0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 592 272 440 608 "I0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(0.206 ns) 3.650 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8 2 COMB LCCOMB_X2_Y7_N30 3 " "Info: 2: + IC(2.470 ns) + CELL(0.206 ns) = 3.650 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { I0 counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.616 ns) 4.645 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X2_Y7_N12 3 " "Info: 3: + IC(0.379 ns) + CELL(0.616 ns) = 4.645 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.666 ns) 5.642 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X2_Y7_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 5.642 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.462 ns ( 43.64 % ) " "Info: Total cell delay = 2.462 ns ( 43.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.180 ns ( 56.36 % ) " "Info: Total interconnect delay = 3.180 ns ( 56.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.642 ns" { I0 counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.642 ns" { I0 {} I0~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 2.470ns 0.379ns 0.331ns } { 0.000ns 0.974ns 0.206ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.642 ns" { I0 counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.642 ns" { I0 {} I0~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 2.470ns 0.379ns 0.331ns } { 0.000ns 0.974ns 0.206ns 0.616ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.642 ns" { I0 {} I0~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 2.470ns 0.379ns 0.331ns } { 0.000ns 0.974ns 0.206ns 0.616ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 2.166ns 2.178ns 0.000ns } { 0.000ns 0.370ns 0.370ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.642 ns" { I0 counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.642 ns" { I0 {} I0~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 2.470ns 0.379ns 0.331ns } { 0.000ns 0.974ns 0.206ns 0.616ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.642 ns" { I0 {} I0~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 2.470ns 0.379ns 0.331ns } { 0.000ns 0.974ns 0.206ns 0.616ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I1 register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 320.2 MHz 3.123 ns Internal " "Info: Clock \"I1\" has Internal fmax of 320.2 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated\" (period= 3.123 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.859 ns + Longest register register " "Info: + Longest register to register delay is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 1 REG LCFF_X18_Y7_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.370 ns) 1.505 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 2 COMB LCCOMB_X21_Y7_N16 3 " "Info: 2: + IC(1.135 ns) + CELL(0.370 ns) = 1.505 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 2.751 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~data_lut 3 COMB LCCOMB_X18_Y7_N24 1 " "Info: 3: + IC(1.040 ns) + CELL(0.206 ns) = 2.751 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.859 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 4 REG LCFF_X18_Y7_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.859 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 23.92 % ) " "Info: Total cell delay = 0.684 ns ( 23.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.175 ns ( 76.08 % ) " "Info: Total interconnect delay = 2.175 ns ( 76.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 1.135ns 1.040ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I1 destination 14.030 ns + Shortest register " "Info: + Shortest clock path from clock \"I1\" to destination register is 14.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns I1 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'I1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 576 272 440 592 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(0.370 ns) 3.559 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst13 2 COMB LCCOMB_X18_Y7_N8 3 " "Info: 2: + IC(2.205 ns) + CELL(0.370 ns) = 3.559 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { I1 counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.624 ns) 4.568 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 3 COMB LCCOMB_X18_Y7_N16 3 " "Info: 3: + IC(0.385 ns) + CELL(0.624 ns) = 4.568 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.970 ns) 6.207 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated 4 REG LCFF_X17_Y7_N27 1 " "Info: 4: + IC(0.669 ns) + CELL(0.970 ns) = 6.207 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 7.186 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 5 COMB LCCOMB_X18_Y7_N30 3 " "Info: 5: + IC(0.773 ns) + CELL(0.206 ns) = 7.186 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.970 ns) 8.756 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 6 REG LCFF_X17_Y7_N25 1 " "Info: 6: + IC(0.600 ns) + CELL(0.970 ns) = 8.756 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 9.735 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 7 COMB LCCOMB_X18_Y7_N20 3 " "Info: 7: + IC(0.773 ns) + CELL(0.206 ns) = 9.735 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 11.038 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 8 REG LCFF_X18_Y7_N19 1 " "Info: 8: + IC(0.333 ns) + CELL(0.970 ns) = 11.038 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 12.365 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 9 COMB LCCOMB_X21_Y7_N10 3 " "Info: 9: + IC(1.121 ns) + CELL(0.206 ns) = 12.365 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.666 ns) 14.030 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 10 REG LCFF_X18_Y7_N25 1 " "Info: 10: + IC(0.999 ns) + CELL(0.666 ns) = 14.030 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.172 ns ( 43.99 % ) " "Info: Total cell delay = 6.172 ns ( 43.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.858 ns ( 56.01 % ) " "Info: Total interconnect delay = 7.858 ns ( 56.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.030 ns" { I1 counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.030 ns" { I1 {} I1~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.205ns 0.385ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.984ns 0.370ns 0.624ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I1 source 14.030 ns - Longest register " "Info: - Longest clock path from clock \"I1\" to source register is 14.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns I1 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'I1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 576 272 440 592 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(0.370 ns) 3.559 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst13 2 COMB LCCOMB_X18_Y7_N8 3 " "Info: 2: + IC(2.205 ns) + CELL(0.370 ns) = 3.559 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { I1 counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.624 ns) 4.568 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 3 COMB LCCOMB_X18_Y7_N16 3 " "Info: 3: + IC(0.385 ns) + CELL(0.624 ns) = 4.568 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.970 ns) 6.207 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated 4 REG LCFF_X17_Y7_N27 1 " "Info: 4: + IC(0.669 ns) + CELL(0.970 ns) = 6.207 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 7.186 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 5 COMB LCCOMB_X18_Y7_N30 3 " "Info: 5: + IC(0.773 ns) + CELL(0.206 ns) = 7.186 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.970 ns) 8.756 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 6 REG LCFF_X17_Y7_N25 1 " "Info: 6: + IC(0.600 ns) + CELL(0.970 ns) = 8.756 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 9.735 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 7 COMB LCCOMB_X18_Y7_N20 3 " "Info: 7: + IC(0.773 ns) + CELL(0.206 ns) = 9.735 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 11.038 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 8 REG LCFF_X18_Y7_N19 1 " "Info: 8: + IC(0.333 ns) + CELL(0.970 ns) = 11.038 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 12.365 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 9 COMB LCCOMB_X21_Y7_N10 3 " "Info: 9: + IC(1.121 ns) + CELL(0.206 ns) = 12.365 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.666 ns) 14.030 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 10 REG LCFF_X18_Y7_N25 1 " "Info: 10: + IC(0.999 ns) + CELL(0.666 ns) = 14.030 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.172 ns ( 43.99 % ) " "Info: Total cell delay = 6.172 ns ( 43.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.858 ns ( 56.01 % ) " "Info: Total interconnect delay = 7.858 ns ( 56.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.030 ns" { I1 counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.030 ns" { I1 {} I1~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.205ns 0.385ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.984ns 0.370ns 0.624ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.030 ns" { I1 counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.030 ns" { I1 {} I1~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.205ns 0.385ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.984ns 0.370ns 0.624ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.030 ns" { I1 {} I1~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.205ns 0.385ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.984ns 0.370ns 0.624ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 1.135ns 1.040ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.030 ns" { I1 counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.030 ns" { I1 {} I1~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.205ns 0.385ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.984ns 0.370ns 0.624ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.030 ns" { I1 {} I1~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.205ns 0.385ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.984ns 0.370ns 0.624ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I2 register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 320.2 MHz 3.123 ns Internal " "Info: Clock \"I2\" has Internal fmax of 320.2 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated\" (period= 3.123 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.859 ns + Longest register register " "Info: + Longest register to register delay is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 1 REG LCFF_X18_Y7_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.370 ns) 1.505 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 2 COMB LCCOMB_X21_Y7_N16 3 " "Info: 2: + IC(1.135 ns) + CELL(0.370 ns) = 1.505 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 2.751 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~data_lut 3 COMB LCCOMB_X18_Y7_N24 1 " "Info: 3: + IC(1.040 ns) + CELL(0.206 ns) = 2.751 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.859 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 4 REG LCFF_X18_Y7_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.859 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 23.92 % ) " "Info: Total cell delay = 0.684 ns ( 23.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.175 ns ( 76.08 % ) " "Info: Total interconnect delay = 2.175 ns ( 76.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 1.135ns 1.040ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I2 destination 10.918 ns + Shortest register " "Info: + Shortest clock path from clock \"I2\" to destination register is 10.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I2 1 CLK PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; CLK Node = 'I2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 560 272 440 576 "I2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.135 ns) + CELL(0.206 ns) 3.315 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst14 2 COMB LCCOMB_X18_Y7_N4 3 " "Info: 2: + IC(2.135 ns) + CELL(0.206 ns) = 3.315 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { I2 counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 4.074 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 3 COMB LCCOMB_X18_Y7_N30 3 " "Info: 3: + IC(0.389 ns) + CELL(0.370 ns) = 4.074 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.970 ns) 5.644 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 4 REG LCFF_X17_Y7_N25 1 " "Info: 4: + IC(0.600 ns) + CELL(0.970 ns) = 5.644 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 6.623 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 5 COMB LCCOMB_X18_Y7_N20 3 " "Info: 5: + IC(0.773 ns) + CELL(0.206 ns) = 6.623 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 7.926 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 6 REG LCFF_X18_Y7_N19 1 " "Info: 6: + IC(0.333 ns) + CELL(0.970 ns) = 7.926 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 9.253 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 7 COMB LCCOMB_X21_Y7_N10 3 " "Info: 7: + IC(1.121 ns) + CELL(0.206 ns) = 9.253 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.666 ns) 10.918 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 8 REG LCFF_X18_Y7_N25 1 " "Info: 8: + IC(0.999 ns) + CELL(0.666 ns) = 10.918 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.568 ns ( 41.84 % ) " "Info: Total cell delay = 4.568 ns ( 41.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.350 ns ( 58.16 % ) " "Info: Total interconnect delay = 6.350 ns ( 58.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.918 ns" { I2 counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.918 ns" { I2 {} I2~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.135ns 0.389ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.974ns 0.206ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I2 source 10.918 ns - Longest register " "Info: - Longest clock path from clock \"I2\" to source register is 10.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I2 1 CLK PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; CLK Node = 'I2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 560 272 440 576 "I2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.135 ns) + CELL(0.206 ns) 3.315 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst14 2 COMB LCCOMB_X18_Y7_N4 3 " "Info: 2: + IC(2.135 ns) + CELL(0.206 ns) = 3.315 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { I2 counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 4.074 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 3 COMB LCCOMB_X18_Y7_N30 3 " "Info: 3: + IC(0.389 ns) + CELL(0.370 ns) = 4.074 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.970 ns) 5.644 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 4 REG LCFF_X17_Y7_N25 1 " "Info: 4: + IC(0.600 ns) + CELL(0.970 ns) = 5.644 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 6.623 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 5 COMB LCCOMB_X18_Y7_N20 3 " "Info: 5: + IC(0.773 ns) + CELL(0.206 ns) = 6.623 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 7.926 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 6 REG LCFF_X18_Y7_N19 1 " "Info: 6: + IC(0.333 ns) + CELL(0.970 ns) = 7.926 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 9.253 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 7 COMB LCCOMB_X21_Y7_N10 3 " "Info: 7: + IC(1.121 ns) + CELL(0.206 ns) = 9.253 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.666 ns) 10.918 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 8 REG LCFF_X18_Y7_N25 1 " "Info: 8: + IC(0.999 ns) + CELL(0.666 ns) = 10.918 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.568 ns ( 41.84 % ) " "Info: Total cell delay = 4.568 ns ( 41.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.350 ns ( 58.16 % ) " "Info: Total interconnect delay = 6.350 ns ( 58.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.918 ns" { I2 counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.918 ns" { I2 {} I2~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.135ns 0.389ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.974ns 0.206ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.918 ns" { I2 counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.918 ns" { I2 {} I2~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.135ns 0.389ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.974ns 0.206ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.918 ns" { I2 {} I2~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.135ns 0.389ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.974ns 0.206ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 1.135ns 1.040ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.918 ns" { I2 counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.918 ns" { I2 {} I2~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.135ns 0.389ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.974ns 0.206ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.918 ns" { I2 {} I2~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.135ns 0.389ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.974ns 0.206ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I3 register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 320.2 MHz 3.123 ns Internal " "Info: Clock \"I3\" has Internal fmax of 320.2 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated\" (period= 3.123 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.859 ns + Longest register register " "Info: + Longest register to register delay is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 1 REG LCFF_X18_Y7_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.370 ns) 1.505 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 2 COMB LCCOMB_X21_Y7_N16 3 " "Info: 2: + IC(1.135 ns) + CELL(0.370 ns) = 1.505 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 2.751 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~data_lut 3 COMB LCCOMB_X18_Y7_N24 1 " "Info: 3: + IC(1.040 ns) + CELL(0.206 ns) = 2.751 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.859 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 4 REG LCFF_X18_Y7_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.859 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 23.92 % ) " "Info: Total cell delay = 0.684 ns ( 23.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.175 ns ( 76.08 % ) " "Info: Total interconnect delay = 2.175 ns ( 76.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 1.135ns 1.040ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I3 destination 8.639 ns + Shortest register " "Info: + Shortest clock path from clock \"I3\" to destination register is 8.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I3 1 CLK PIN_82 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 1; CLK Node = 'I3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 544 272 440 560 "I3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.169 ns) + CELL(0.206 ns) 3.349 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst15 2 COMB LCCOMB_X18_Y7_N0 3 " "Info: 2: + IC(2.169 ns) + CELL(0.206 ns) = 3.349 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { I3 counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 984 1032 200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.623 ns) 4.344 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 3 COMB LCCOMB_X18_Y7_N20 3 " "Info: 3: + IC(0.372 ns) + CELL(0.623 ns) = 4.344 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 5.647 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 4 REG LCFF_X18_Y7_N19 1 " "Info: 4: + IC(0.333 ns) + CELL(0.970 ns) = 5.647 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 6.974 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 5 COMB LCCOMB_X21_Y7_N10 3 " "Info: 5: + IC(1.121 ns) + CELL(0.206 ns) = 6.974 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.666 ns) 8.639 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 6 REG LCFF_X18_Y7_N25 1 " "Info: 6: + IC(0.999 ns) + CELL(0.666 ns) = 8.639 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.645 ns ( 42.19 % ) " "Info: Total cell delay = 3.645 ns ( 42.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.994 ns ( 57.81 % ) " "Info: Total interconnect delay = 4.994 ns ( 57.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.639 ns" { I3 counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.639 ns" { I3 {} I3~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.169ns 0.372ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.974ns 0.206ns 0.623ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I3 source 8.639 ns - Longest register " "Info: - Longest clock path from clock \"I3\" to source register is 8.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I3 1 CLK PIN_82 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 1; CLK Node = 'I3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 544 272 440 560 "I3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.169 ns) + CELL(0.206 ns) 3.349 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst15 2 COMB LCCOMB_X18_Y7_N0 3 " "Info: 2: + IC(2.169 ns) + CELL(0.206 ns) = 3.349 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { I3 counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 984 1032 200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.623 ns) 4.344 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 3 COMB LCCOMB_X18_Y7_N20 3 " "Info: 3: + IC(0.372 ns) + CELL(0.623 ns) = 4.344 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 5.647 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 4 REG LCFF_X18_Y7_N19 1 " "Info: 4: + IC(0.333 ns) + CELL(0.970 ns) = 5.647 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 6.974 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 5 COMB LCCOMB_X21_Y7_N10 3 " "Info: 5: + IC(1.121 ns) + CELL(0.206 ns) = 6.974 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.666 ns) 8.639 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 6 REG LCFF_X18_Y7_N25 1 " "Info: 6: + IC(0.999 ns) + CELL(0.666 ns) = 8.639 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.645 ns ( 42.19 % ) " "Info: Total cell delay = 3.645 ns ( 42.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.994 ns ( 57.81 % ) " "Info: Total interconnect delay = 4.994 ns ( 57.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.639 ns" { I3 counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.639 ns" { I3 {} I3~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.169ns 0.372ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.974ns 0.206ns 0.623ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.639 ns" { I3 counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.639 ns" { I3 {} I3~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.169ns 0.372ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.974ns 0.206ns 0.623ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.639 ns" { I3 {} I3~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.169ns 0.372ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.974ns 0.206ns 0.623ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 1.135ns 1.040ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.639 ns" { I3 counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.639 ns" { I3 {} I3~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.169ns 0.372ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.974ns 0.206ns 0.623ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.639 ns" { I3 {} I3~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.169ns 0.372ns 0.333ns 1.121ns 0.999ns } { 0.000ns 0.974ns 0.206ns 0.623ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I4 register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 320.2 MHz 3.123 ns Internal " "Info: Clock \"I4\" has Internal fmax of 320.2 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated\" (period= 3.123 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.859 ns + Longest register register " "Info: + Longest register to register delay is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 1 REG LCFF_X18_Y7_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.370 ns) 1.505 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 2 COMB LCCOMB_X21_Y7_N16 3 " "Info: 2: + IC(1.135 ns) + CELL(0.370 ns) = 1.505 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 2.751 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~data_lut 3 COMB LCCOMB_X18_Y7_N24 1 " "Info: 3: + IC(1.040 ns) + CELL(0.206 ns) = 2.751 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.859 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 4 REG LCFF_X18_Y7_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.859 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 23.92 % ) " "Info: Total cell delay = 0.684 ns ( 23.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.175 ns ( 76.08 % ) " "Info: Total interconnect delay = 2.175 ns ( 76.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 1.135ns 1.040ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I4 destination 7.029 ns + Shortest register " "Info: + Shortest clock path from clock \"I4\" to destination register is 7.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns I4 1 CLK PIN_84 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 1; CLK Node = 'I4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 528 272 440 544 "I4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.370 ns) 3.890 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst8 2 COMB LCCOMB_X18_Y7_N12 3 " "Info: 2: + IC(2.556 ns) + CELL(0.370 ns) = 3.890 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.926 ns" { I4 counter_with_set_256:inst18|counter_with_set_16:inst|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.370 ns) 5.364 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 3 COMB LCCOMB_X21_Y7_N10 3 " "Info: 3: + IC(1.104 ns) + CELL(0.370 ns) = 5.364 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst8 counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.666 ns) 7.029 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 4 REG LCFF_X18_Y7_N25 1 " "Info: 4: + IC(0.999 ns) + CELL(0.666 ns) = 7.029 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.370 ns ( 33.72 % ) " "Info: Total cell delay = 2.370 ns ( 33.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.659 ns ( 66.28 % ) " "Info: Total interconnect delay = 4.659 ns ( 66.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.029 ns" { I4 counter_with_set_256:inst18|counter_with_set_16:inst|inst8 counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.029 ns" { I4 {} I4~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.556ns 1.104ns 0.999ns } { 0.000ns 0.964ns 0.370ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I4 source 7.029 ns - Longest register " "Info: - Longest clock path from clock \"I4\" to source register is 7.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns I4 1 CLK PIN_84 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 1; CLK Node = 'I4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 528 272 440 544 "I4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.370 ns) 3.890 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst8 2 COMB LCCOMB_X18_Y7_N12 3 " "Info: 2: + IC(2.556 ns) + CELL(0.370 ns) = 3.890 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.926 ns" { I4 counter_with_set_256:inst18|counter_with_set_16:inst|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.370 ns) 5.364 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 3 COMB LCCOMB_X21_Y7_N10 3 " "Info: 3: + IC(1.104 ns) + CELL(0.370 ns) = 5.364 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst8 counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.666 ns) 7.029 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 4 REG LCFF_X18_Y7_N25 1 " "Info: 4: + IC(0.999 ns) + CELL(0.666 ns) = 7.029 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.370 ns ( 33.72 % ) " "Info: Total cell delay = 2.370 ns ( 33.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.659 ns ( 66.28 % ) " "Info: Total interconnect delay = 4.659 ns ( 66.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.029 ns" { I4 counter_with_set_256:inst18|counter_with_set_16:inst|inst8 counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.029 ns" { I4 {} I4~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.556ns 1.104ns 0.999ns } { 0.000ns 0.964ns 0.370ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.029 ns" { I4 counter_with_set_256:inst18|counter_with_set_16:inst|inst8 counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.029 ns" { I4 {} I4~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.556ns 1.104ns 0.999ns } { 0.000ns 0.964ns 0.370ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.029 ns" { I4 {} I4~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.556ns 1.104ns 0.999ns } { 0.000ns 0.964ns 0.370ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 1.135ns 1.040ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.029 ns" { I4 counter_with_set_256:inst18|counter_with_set_16:inst|inst8 counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.029 ns" { I4 {} I4~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.556ns 1.104ns 0.999ns } { 0.000ns 0.964ns 0.370ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.029 ns" { I4 {} I4~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.556ns 1.104ns 0.999ns } { 0.000ns 0.964ns 0.370ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 72 " "Warning: Circuit may not operate. Detected 72 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ALU8_with_register:inst\|register-8:inst1\|register-4:inst\|inst2 ALU8_with_register:inst\|register-8:inst3\|register-4:inst\|inst2 CP 10.679 ns " "Info: Found hold time violation between source  pin or register \"ALU8_with_register:inst\|register-8:inst1\|register-4:inst\|inst2\" and destination pin or register \"ALU8_with_register:inst\|register-8:inst3\|register-4:inst\|inst2\" for clock \"CP\" (Hold time is 10.679 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.265 ns + Largest " "Info: + Largest clock skew is 12.265 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 19.687 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 19.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 40 -232 -64 56 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(13.840 ns) + CELL(0.544 ns) 15.534 ns inst24 2 COMB LCCOMB_X2_Y7_N22 1 " "Info: 2: + IC(13.840 ns) + CELL(0.544 ns) = 15.534 ns; Loc. = LCCOMB_X2_Y7_N22; Fanout = 1; COMB Node = 'inst24'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.384 ns" { CP inst24 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 32 152 216 80 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.000 ns) 18.112 ns inst24~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(2.578 ns) + CELL(0.000 ns) = 18.112 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst24~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 32 152 216 80 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 19.687 ns ALU8_with_register:inst\|register-8:inst3\|register-4:inst\|inst2 4 REG LCFF_X31_Y7_N21 3 " "Info: 4: + IC(0.909 ns) + CELL(0.666 ns) = 19.687 ns; Loc. = LCFF_X31_Y7_N21; Fanout = 3; REG Node = 'ALU8_with_register:inst\|register-8:inst3\|register-4:inst\|inst2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { inst24~clkctrl ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.360 ns ( 11.99 % ) " "Info: Total cell delay = 2.360 ns ( 11.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.327 ns ( 88.01 % ) " "Info: Total interconnect delay = 17.327 ns ( 88.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.687 ns" { CP inst24 inst24~clkctrl ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.687 ns" { CP {} CP~combout {} inst24 {} inst24~clkctrl {} ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2 {} } { 0.000ns 0.000ns 13.840ns 2.578ns 0.909ns } { 0.000ns 1.150ns 0.544ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 7.422 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 7.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 40 -232 -64 56 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.544 ns) 4.399 ns inst25 2 COMB LCCOMB_X2_Y7_N10 1 " "Info: 2: + IC(2.705 ns) + CELL(0.544 ns) = 4.399 ns; Loc. = LCCOMB_X2_Y7_N10; Fanout = 1; COMB Node = 'inst25'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.249 ns" { CP inst25 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 80 152 216 128 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.000 ns) 5.846 ns inst25~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(1.447 ns) + CELL(0.000 ns) = 5.846 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst25~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 80 152 216 128 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.666 ns) 7.422 ns ALU8_with_register:inst\|register-8:inst1\|register-4:inst\|inst2 4 REG LCFF_X32_Y7_N11 2 " "Info: 4: + IC(0.910 ns) + CELL(0.666 ns) = 7.422 ns; Loc. = LCFF_X32_Y7_N11; Fanout = 2; REG Node = 'ALU8_with_register:inst\|register-8:inst1\|register-4:inst\|inst2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { inst25~clkctrl ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.360 ns ( 31.80 % ) " "Info: Total cell delay = 2.360 ns ( 31.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.062 ns ( 68.20 % ) " "Info: Total interconnect delay = 5.062 ns ( 68.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.422 ns" { CP inst25 inst25~clkctrl ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.422 ns" { CP {} CP~combout {} inst25 {} inst25~clkctrl {} ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2 {} } { 0.000ns 0.000ns 2.705ns 1.447ns 0.910ns } { 0.000ns 1.150ns 0.544ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.687 ns" { CP inst24 inst24~clkctrl ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.687 ns" { CP {} CP~combout {} inst24 {} inst24~clkctrl {} ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2 {} } { 0.000ns 0.000ns 13.840ns 2.578ns 0.909ns } { 0.000ns 1.150ns 0.544ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.422 ns" { CP inst25 inst25~clkctrl ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.422 ns" { CP {} CP~combout {} inst25 {} inst25~clkctrl {} ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2 {} } { 0.000ns 0.000ns 2.705ns 1.447ns 0.910ns } { 0.000ns 1.150ns 0.544ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.588 ns - Shortest register register " "Info: - Shortest register to register delay is 1.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU8_with_register:inst\|register-8:inst1\|register-4:inst\|inst2 1 REG LCFF_X32_Y7_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y7_N11; Fanout = 2; REG Node = 'ALU8_with_register:inst\|register-8:inst1\|register-4:inst\|inst2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst\|44~17 2 COMB LCCOMB_X32_Y7_N10 3 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X32_Y7_N10; Fanout = 3; COMB Node = 'ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst\|44~17'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst|44~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.370 ns) 1.480 ns ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst\|81 3 COMB LCCOMB_X31_Y7_N20 1 " "Info: 3: + IC(0.717 ns) + CELL(0.370 ns) = 1.480 ns; Loc. = LCCOMB_X31_Y7_N20; Fanout = 1; COMB Node = 'ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst\|81'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst|44~17 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.588 ns ALU8_with_register:inst\|register-8:inst3\|register-4:inst\|inst2 4 REG LCFF_X31_Y7_N21 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.588 ns; Loc. = LCFF_X31_Y7_N21; Fanout = 3; REG Node = 'ALU8_with_register:inst\|register-8:inst3\|register-4:inst\|inst2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst|81 ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.871 ns ( 54.85 % ) " "Info: Total cell delay = 0.871 ns ( 54.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.717 ns ( 45.15 % ) " "Info: Total interconnect delay = 0.717 ns ( 45.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst|44~17 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst|81 ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.588 ns" { ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst|44~17 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst|81 {} ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2 {} } { 0.000ns 0.000ns 0.717ns 0.000ns } { 0.000ns 0.393ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.687 ns" { CP inst24 inst24~clkctrl ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.687 ns" { CP {} CP~combout {} inst24 {} inst24~clkctrl {} ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2 {} } { 0.000ns 0.000ns 13.840ns 2.578ns 0.909ns } { 0.000ns 1.150ns 0.544ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.422 ns" { CP inst25 inst25~clkctrl ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.422 ns" { CP {} CP~combout {} inst25 {} inst25~clkctrl {} ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2 {} } { 0.000ns 0.000ns 2.705ns 1.447ns 0.910ns } { 0.000ns 1.150ns 0.544ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst|44~17 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst|81 ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.588 ns" { ALU8_with_register:inst|register-8:inst1|register-4:inst|inst2 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst|44~17 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst|81 {} ALU8_with_register:inst|register-8:inst3|register-4:inst|inst2 {} } { 0.000ns 0.000ns 0.717ns 0.000ns } { 0.000ns 0.393ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "DFF 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"DFF\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated DFF 16.121 ns " "Info: Found hold time violation between source  pin or register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" and destination pin or register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" for clock \"DFF\" (Hold time is 16.121 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.446 ns + Largest " "Info: + Largest clock skew is 17.446 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF destination 22.995 ns + Longest register " "Info: + Longest clock path from clock \"DFF\" to destination register is 22.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns DFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 608 272 440 624 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.370 ns) 3.762 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8 2 COMB LCCOMB_X2_Y7_N30 3 " "Info: 2: + IC(2.398 ns) + CELL(0.370 ns) = 3.762 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.616 ns) 4.757 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X2_Y7_N12 3 " "Info: 3: + IC(0.379 ns) + CELL(0.616 ns) = 4.757 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 6.058 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X2_Y7_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 6.058 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.370 ns) 8.594 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X18_Y7_N16 3 " "Info: 5: + IC(2.166 ns) + CELL(0.370 ns) = 8.594 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.970 ns) 10.233 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X17_Y7_N27 1 " "Info: 6: + IC(0.669 ns) + CELL(0.970 ns) = 10.233 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 11.212 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X18_Y7_N30 3 " "Info: 7: + IC(0.773 ns) + CELL(0.206 ns) = 11.212 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.970 ns) 12.782 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X17_Y7_N25 1 " "Info: 8: + IC(0.600 ns) + CELL(0.970 ns) = 12.782 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 13.761 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X18_Y7_N20 3 " "Info: 9: + IC(0.773 ns) + CELL(0.206 ns) = 13.761 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 15.064 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X18_Y7_N19 1 " "Info: 10: + IC(0.333 ns) + CELL(0.970 ns) = 15.064 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 16.391 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 11 COMB LCCOMB_X21_Y7_N10 3 " "Info: 11: + IC(1.121 ns) + CELL(0.206 ns) = 16.391 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.970 ns) 18.360 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 12 REG LCFF_X18_Y7_N25 1 " "Info: 12: + IC(0.999 ns) + CELL(0.970 ns) = 18.360 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.370 ns) 19.865 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 13 COMB LCCOMB_X21_Y7_N16 3 " "Info: 13: + IC(1.135 ns) + CELL(0.370 ns) = 19.865 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 21.183 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 14 REG LCFF_X21_Y7_N5 1 " "Info: 14: + IC(0.348 ns) + CELL(0.970 ns) = 21.183 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 21.988 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 15 COMB LCCOMB_X21_Y7_N30 3 " "Info: 15: + IC(0.435 ns) + CELL(0.370 ns) = 21.988 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.666 ns) 22.995 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 16 REG LCFF_X21_Y7_N1 1 " "Info: 16: + IC(0.341 ns) + CELL(0.666 ns) = 22.995 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.194 ns ( 44.33 % ) " "Info: Total cell delay = 10.194 ns ( 44.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.801 ns ( 55.67 % ) " "Info: Total interconnect delay = 12.801 ns ( 55.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.995 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.995 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.398ns 0.379ns 0.331ns 2.166ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns 1.135ns 0.348ns 0.435ns 0.341ns } { 0.000ns 0.994ns 0.370ns 0.616ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF source 5.549 ns - Shortest register " "Info: - Shortest clock path from clock \"DFF\" to source register is 5.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns DFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 608 272 440 624 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.598 ns) + CELL(0.370 ns) 3.962 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X21_Y7_N18 3 " "Info: 2: + IC(2.598 ns) + CELL(0.370 ns) = 3.962 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 4.542 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X21_Y7_N30 3 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 4.542 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.666 ns) 5.549 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X21_Y7_N1 1 " "Info: 4: + IC(0.341 ns) + CELL(0.666 ns) = 5.549 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.236 ns ( 40.30 % ) " "Info: Total cell delay = 2.236 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.313 ns ( 59.70 % ) " "Info: Total interconnect delay = 3.313 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.549 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.549 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.598ns 0.374ns 0.341ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.995 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.995 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.398ns 0.379ns 0.331ns 2.166ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns 1.135ns 0.348ns 0.435ns 0.341ns } { 0.000ns 0.994ns 0.370ns 0.616ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.549 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.549 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.598ns 0.374ns 0.341ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.327 ns - Shortest register register " "Info: - Shortest register to register delay is 1.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X21_Y7_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 0.643 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X21_Y7_N2 2 " "Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 1.219 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X21_Y7_N0 1 " "Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.219 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.327 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X21_Y7_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.327 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.19 % ) " "Info: Total cell delay = 0.520 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 60.81 % ) " "Info: Total interconnect delay = 0.807 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.437ns 0.370ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.995 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.995 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.398ns 0.379ns 0.331ns 2.166ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns 1.135ns 0.348ns 0.435ns 0.341ns } { 0.000ns 0.994ns 0.370ns 0.616ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.549 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.549 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.598ns 0.374ns 0.341ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.437ns 0.370ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLRN 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"CLRN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated CLRN 15.902 ns " "Info: Found hold time violation between source  pin or register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" and destination pin or register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" for clock \"CLRN\" (Hold time is 15.902 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.227 ns + Largest " "Info: + Largest clock skew is 17.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 22.444 ns + Longest register " "Info: + Longest clock path from clock \"CLRN\" to destination register is 22.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLRN 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 624 272 440 640 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.565 ns) + CELL(0.647 ns) 4.206 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 2 COMB LCCOMB_X2_Y7_N12 3 " "Info: 2: + IC(2.565 ns) + CELL(0.647 ns) = 4.206 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 5.507 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 3 REG LCFF_X2_Y7_N9 1 " "Info: 3: + IC(0.331 ns) + CELL(0.970 ns) = 5.507 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.370 ns) 8.043 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 4 COMB LCCOMB_X18_Y7_N16 3 " "Info: 4: + IC(2.166 ns) + CELL(0.370 ns) = 8.043 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.970 ns) 9.682 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated 5 REG LCFF_X17_Y7_N27 1 " "Info: 5: + IC(0.669 ns) + CELL(0.970 ns) = 9.682 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 10.661 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 6 COMB LCCOMB_X18_Y7_N30 3 " "Info: 6: + IC(0.773 ns) + CELL(0.206 ns) = 10.661 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.970 ns) 12.231 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 7 REG LCFF_X17_Y7_N25 1 " "Info: 7: + IC(0.600 ns) + CELL(0.970 ns) = 12.231 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 13.210 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 8 COMB LCCOMB_X18_Y7_N20 3 " "Info: 8: + IC(0.773 ns) + CELL(0.206 ns) = 13.210 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 14.513 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 9 REG LCFF_X18_Y7_N19 1 " "Info: 9: + IC(0.333 ns) + CELL(0.970 ns) = 14.513 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 15.840 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 10 COMB LCCOMB_X21_Y7_N10 3 " "Info: 10: + IC(1.121 ns) + CELL(0.206 ns) = 15.840 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.970 ns) 17.809 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 11 REG LCFF_X18_Y7_N25 1 " "Info: 11: + IC(0.999 ns) + CELL(0.970 ns) = 17.809 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.370 ns) 19.314 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 12 COMB LCCOMB_X21_Y7_N16 3 " "Info: 12: + IC(1.135 ns) + CELL(0.370 ns) = 19.314 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 20.632 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 13 REG LCFF_X21_Y7_N5 1 " "Info: 13: + IC(0.348 ns) + CELL(0.970 ns) = 20.632 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 21.437 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 14 COMB LCCOMB_X21_Y7_N30 3 " "Info: 14: + IC(0.435 ns) + CELL(0.370 ns) = 21.437 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.666 ns) 22.444 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 15 REG LCFF_X21_Y7_N1 1 " "Info: 15: + IC(0.341 ns) + CELL(0.666 ns) = 22.444 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.855 ns ( 43.91 % ) " "Info: Total cell delay = 9.855 ns ( 43.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.589 ns ( 56.09 % ) " "Info: Total interconnect delay = 12.589 ns ( 56.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.444 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.444 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.565ns 0.331ns 2.166ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns 1.135ns 0.348ns 0.435ns 0.341ns } { 0.000ns 0.994ns 0.647ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 5.217 ns - Shortest register " "Info: - Shortest clock path from clock \"CLRN\" to source register is 5.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLRN 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 624 272 440 640 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.592 ns) + CELL(0.624 ns) 4.210 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 2 COMB LCCOMB_X21_Y7_N30 3 " "Info: 2: + IC(2.592 ns) + CELL(0.624 ns) = 4.210 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.666 ns) 5.217 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 3 REG LCFF_X21_Y7_N1 1 " "Info: 3: + IC(0.341 ns) + CELL(0.666 ns) = 5.217 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.284 ns ( 43.78 % ) " "Info: Total cell delay = 2.284 ns ( 43.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.933 ns ( 56.22 % ) " "Info: Total interconnect delay = 2.933 ns ( 56.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.217 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.592ns 0.341ns } { 0.000ns 0.994ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.444 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.444 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.565ns 0.331ns 2.166ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns 1.135ns 0.348ns 0.435ns 0.341ns } { 0.000ns 0.994ns 0.647ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.217 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.592ns 0.341ns } { 0.000ns 0.994ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.327 ns - Shortest register register " "Info: - Shortest register to register delay is 1.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X21_Y7_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 0.643 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X21_Y7_N2 2 " "Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 1.219 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X21_Y7_N0 1 " "Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.219 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.327 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X21_Y7_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.327 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.19 % ) " "Info: Total cell delay = 0.520 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 60.81 % ) " "Info: Total interconnect delay = 0.807 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.437ns 0.370ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.444 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.444 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.565ns 0.331ns 2.166ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns 1.135ns 0.348ns 0.435ns 0.341ns } { 0.000ns 0.994ns 0.647ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.217 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.592ns 0.341ns } { 0.000ns 0.994ns 0.624ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.437ns 0.370ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated DFF I6 5.197 ns register " "Info: tsu for register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" (data pin = \"DFF\", clock pin = \"I6\") is 5.197 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.167 ns + Longest pin register " "Info: + Longest pin to register delay is 10.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns DFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 608 272 440 624 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.841 ns) + CELL(0.370 ns) 8.205 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst15 2 COMB LCCOMB_X21_Y7_N14 3 " "Info: 2: + IC(6.841 ns) + CELL(0.370 ns) = 8.205 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.211 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst15 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 984 1032 200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.650 ns) 9.483 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut 3 COMB LCCOMB_X21_Y7_N2 2 " "Info: 3: + IC(0.628 ns) + CELL(0.650 ns) = 9.483 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst15 counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 10.059 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut 4 COMB LCCOMB_X21_Y7_N0 1 " "Info: 4: + IC(0.370 ns) + CELL(0.206 ns) = 10.059 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.167 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 5 REG LCFF_X21_Y7_N1 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 10.167 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.328 ns ( 22.90 % ) " "Info: Total cell delay = 2.328 ns ( 22.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.839 ns ( 77.10 % ) " "Info: Total interconnect delay = 7.839 ns ( 77.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.167 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst15 counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.167 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst15 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 6.841ns 0.628ns 0.370ns 0.000ns } { 0.000ns 0.994ns 0.370ns 0.650ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I6 destination 4.930 ns - Shortest register " "Info: - Shortest clock path from clock \"I6\" to destination register is 4.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I6 1 CLK PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'I6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 496 272 440 512 "I6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.163 ns) + CELL(0.206 ns) 3.343 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X21_Y7_N18 3 " "Info: 2: + IC(2.163 ns) + CELL(0.206 ns) = 3.343 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 3.923 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X21_Y7_N30 3 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 3.923 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.666 ns) 4.930 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X21_Y7_N1 1 " "Info: 4: + IC(0.341 ns) + CELL(0.666 ns) = 4.930 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 41.62 % ) " "Info: Total cell delay = 2.052 ns ( 41.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.878 ns ( 58.38 % ) " "Info: Total interconnect delay = 2.878 ns ( 58.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.930 ns" { I6 {} I6~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.163ns 0.374ns 0.341ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.167 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst15 counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.167 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst15 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 6.841ns 0.628ns 0.370ns 0.000ns } { 0.000ns 0.994ns 0.370ns 0.650ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.930 ns" { I6 {} I6~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.163ns 0.374ns 0.341ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP O7 counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 30.489 ns register " "Info: tco from clock \"CP\" to destination pin \"O7\" through register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" is 30.489 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 23.654 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 23.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 40 -232 -64 56 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.655 ns) + CELL(0.970 ns) 4.775 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated 2 REG LCFF_X2_Y7_N27 1 " "Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.775 ns; Loc. = LCFF_X2_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.206 ns) 5.416 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X2_Y7_N12 3 " "Info: 3: + IC(0.435 ns) + CELL(0.206 ns) = 5.416 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 6.717 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X2_Y7_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 6.717 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.370 ns) 9.253 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X18_Y7_N16 3 " "Info: 5: + IC(2.166 ns) + CELL(0.370 ns) = 9.253 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.970 ns) 10.892 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X17_Y7_N27 1 " "Info: 6: + IC(0.669 ns) + CELL(0.970 ns) = 10.892 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 11.871 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X18_Y7_N30 3 " "Info: 7: + IC(0.773 ns) + CELL(0.206 ns) = 11.871 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.970 ns) 13.441 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X17_Y7_N25 1 " "Info: 8: + IC(0.600 ns) + CELL(0.970 ns) = 13.441 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 14.420 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X18_Y7_N20 3 " "Info: 9: + IC(0.773 ns) + CELL(0.206 ns) = 14.420 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 15.723 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X18_Y7_N19 1 " "Info: 10: + IC(0.333 ns) + CELL(0.970 ns) = 15.723 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 17.050 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 11 COMB LCCOMB_X21_Y7_N10 3 " "Info: 11: + IC(1.121 ns) + CELL(0.206 ns) = 17.050 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.970 ns) 19.019 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 12 REG LCFF_X18_Y7_N25 1 " "Info: 12: + IC(0.999 ns) + CELL(0.970 ns) = 19.019 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.370 ns) 20.524 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 13 COMB LCCOMB_X21_Y7_N16 3 " "Info: 13: + IC(1.135 ns) + CELL(0.370 ns) = 20.524 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.970 ns) 21.842 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 14 REG LCFF_X21_Y7_N5 1 " "Info: 14: + IC(0.348 ns) + CELL(0.970 ns) = 21.842 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 22.647 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 15 COMB LCCOMB_X21_Y7_N30 3 " "Info: 15: + IC(0.435 ns) + CELL(0.370 ns) = 22.647 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.666 ns) 23.654 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 16 REG LCFF_X21_Y7_N1 1 " "Info: 16: + IC(0.341 ns) + CELL(0.666 ns) = 23.654 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.540 ns ( 44.56 % ) " "Info: Total cell delay = 10.540 ns ( 44.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.114 ns ( 55.44 % ) " "Info: Total interconnect delay = 13.114 ns ( 55.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "23.654 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "23.654 ns" { CP {} CP~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.655ns 0.435ns 0.331ns 2.166ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns 1.135ns 0.348ns 0.435ns 0.341ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.531 ns + Longest register pin " "Info: + Longest register to pin delay is 6.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X21_Y7_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 0.643 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X21_Y7_N2 2 " "Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.612 ns) + CELL(3.276 ns) 6.531 ns O7 3 PIN PIN_191 0 " "Info: 3: + IC(2.612 ns) + CELL(3.276 ns) = 6.531 ns; Loc. = PIN_191; Fanout = 0; PIN Node = 'O7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut O7 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 480 536 712 496 "O7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.482 ns ( 53.31 % ) " "Info: Total cell delay = 3.482 ns ( 53.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.049 ns ( 46.69 % ) " "Info: Total interconnect delay = 3.049 ns ( 46.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut O7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} O7 {} } { 0.000ns 0.437ns 2.612ns } { 0.000ns 0.206ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "23.654 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "23.654 ns" { CP {} CP~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.655ns 0.435ns 0.331ns 2.166ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns 1.135ns 0.348ns 0.435ns 0.341ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut O7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} O7 {} } { 0.000ns 0.437ns 2.612ns } { 0.000ns 0.206ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "S0 C8 18.078 ns Longest " "Info: Longest tpd from source pin \"S0\" to destination pin \"C8\" is 18.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns S0 1 PIN PIN_102 8 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 8; PIN Node = 'S0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 272 272 440 288 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.959 ns) + CELL(0.624 ns) 8.587 ns ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst1\|43~17 2 COMB LCCOMB_X31_Y7_N14 3 " "Info: 2: + IC(6.959 ns) + CELL(0.624 ns) = 8.587 ns; Loc. = LCCOMB_X31_Y7_N14; Fanout = 3; COMB Node = 'ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst1\|43~17'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.583 ns" { S0 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|43~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.370 ns) 9.353 ns ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst1\|79~104 3 COMB LCCOMB_X31_Y7_N0 2 " "Info: 3: + IC(0.396 ns) + CELL(0.370 ns) = 9.353 ns; Loc. = LCCOMB_X31_Y7_N0; Fanout = 2; COMB Node = 'ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst1\|79~104'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|43~17 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|79~104 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 9.924 ns ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\|29~383 4 COMB LCCOMB_X31_Y7_N18 1 " "Info: 4: + IC(0.365 ns) + CELL(0.206 ns) = 9.924 ns; Loc. = LCCOMB_X31_Y7_N18; Fanout = 1; COMB Node = 'ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\|29~383'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|79~104 ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~383 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 10.491 ns ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\|29~384 5 COMB LCCOMB_X31_Y7_N12 3 " "Info: 5: + IC(0.361 ns) + CELL(0.206 ns) = 10.491 ns; Loc. = LCCOMB_X31_Y7_N12; Fanout = 3; COMB Node = 'ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\|29~384'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~383 ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~384 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 11.075 ns ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\|29~385 6 COMB LCCOMB_X31_Y7_N30 3 " "Info: 6: + IC(0.378 ns) + CELL(0.206 ns) = 11.075 ns; Loc. = LCCOMB_X31_Y7_N30; Fanout = 3; COMB Node = 'ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\|29~385'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~384 ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~385 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.370 ns) 12.543 ns ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\|29~387 7 COMB LCCOMB_X31_Y5_N0 1 " "Info: 7: + IC(1.098 ns) + CELL(0.370 ns) = 12.543 ns; Loc. = LCCOMB_X31_Y5_N0; Fanout = 1; COMB Node = 'ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\|29~387'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~385 ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~387 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.255 ns) + CELL(3.280 ns) 18.078 ns C8 8 PIN PIN_151 0 " "Info: 8: + IC(2.255 ns) + CELL(3.280 ns) = 18.078 ns; Loc. = PIN_151; Fanout = 0; PIN Node = 'C8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~387 C8 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 208 536 712 224 "C8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.266 ns ( 34.66 % ) " "Info: Total cell delay = 6.266 ns ( 34.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.812 ns ( 65.34 % ) " "Info: Total interconnect delay = 11.812 ns ( 65.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "18.078 ns" { S0 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|43~17 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|79~104 ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~383 ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~384 ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~385 ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~387 C8 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "18.078 ns" { S0 {} S0~combout {} ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|43~17 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|79~104 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~383 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~384 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~385 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~387 {} C8 {} } { 0.000ns 0.000ns 6.959ns 0.396ns 0.365ns 0.361ns 0.378ns 1.098ns 2.255ns } { 0.000ns 1.004ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 3.280ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated I6 CP 17.224 ns register " "Info: th for register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated\" (data pin = \"I6\", clock pin = \"CP\") is 17.224 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 21.538 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 21.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 40 -232 -64 56 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.655 ns) + CELL(0.970 ns) 4.775 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated 2 REG LCFF_X2_Y7_N27 1 " "Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.775 ns; Loc. = LCFF_X2_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.206 ns) 5.416 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X2_Y7_N12 3 " "Info: 3: + IC(0.435 ns) + CELL(0.206 ns) = 5.416 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 6.717 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X2_Y7_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 6.717 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.370 ns) 9.253 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X18_Y7_N16 3 " "Info: 5: + IC(2.166 ns) + CELL(0.370 ns) = 9.253 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.970 ns) 10.892 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X17_Y7_N27 1 " "Info: 6: + IC(0.669 ns) + CELL(0.970 ns) = 10.892 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 11.871 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X18_Y7_N30 3 " "Info: 7: + IC(0.773 ns) + CELL(0.206 ns) = 11.871 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.970 ns) 13.441 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X17_Y7_N25 1 " "Info: 8: + IC(0.600 ns) + CELL(0.970 ns) = 13.441 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.206 ns) 14.420 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X18_Y7_N20 3 " "Info: 9: + IC(0.773 ns) + CELL(0.206 ns) = 14.420 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 15.723 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X18_Y7_N19 1 " "Info: 10: + IC(0.333 ns) + CELL(0.970 ns) = 15.723 ns; Loc. = LCFF_X18_Y7_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 17.050 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 11 COMB LCCOMB_X21_Y7_N10 3 " "Info: 11: + IC(1.121 ns) + CELL(0.206 ns) = 17.050 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.970 ns) 19.019 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 12 REG LCFF_X18_Y7_N25 1 " "Info: 12: + IC(0.999 ns) + CELL(0.970 ns) = 19.019 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.370 ns) 20.524 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 13 COMB LCCOMB_X21_Y7_N16 3 " "Info: 13: + IC(1.135 ns) + CELL(0.370 ns) = 20.524 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.666 ns) 21.538 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 14 REG LCFF_X21_Y7_N5 1 " "Info: 14: + IC(0.348 ns) + CELL(0.666 ns) = 21.538 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.200 ns ( 42.72 % ) " "Info: Total cell delay = 9.200 ns ( 42.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.338 ns ( 57.28 % ) " "Info: Total interconnect delay = 12.338 ns ( 57.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.538 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.538 ns" { CP {} CP~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.655ns 0.435ns 0.331ns 2.166ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns 1.135ns 0.348ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.620 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I6 1 CLK PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'I6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 496 272 440 512 "I6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.163 ns) + CELL(0.206 ns) 3.343 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X21_Y7_N18 3 " "Info: 2: + IC(2.163 ns) + CELL(0.206 ns) = 3.343 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 3.923 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X21_Y7_N30 3 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 3.923 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 4.512 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~data_lut 4 COMB LCCOMB_X21_Y7_N4 1 " "Info: 4: + IC(0.383 ns) + CELL(0.206 ns) = 4.512 ns; Loc. = LCCOMB_X21_Y7_N4; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.620 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 5 REG LCFF_X21_Y7_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.620 ns; Loc. = LCFF_X21_Y7_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 36.80 % ) " "Info: Total cell delay = 1.700 ns ( 36.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.920 ns ( 63.20 % ) " "Info: Total interconnect delay = 2.920 ns ( 63.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.620 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.620 ns" { I6 {} I6~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.163ns 0.374ns 0.383ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.538 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.538 ns" { CP {} CP~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.655ns 0.435ns 0.331ns 2.166ns 0.669ns 0.773ns 0.600ns 0.773ns 0.333ns 1.121ns 0.999ns 1.135ns 0.348ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.620 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.620 ns" { I6 {} I6~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.163ns 0.374ns 0.383ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 21:45:34 2022 " "Info: Processing ended: Fri Mar 25 21:45:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
