/*	$NetBSD: rockchip_machdep.c,v 1.19 2015/01/06 00:45:45 jmcneill Exp $ */

/*
 * Machine dependent functions for kernel setup for TI OSK5912 board.
 * Based on lubbock_machdep.c which in turn was based on iq80310_machhdep.c
 *
 * Copyright (c) 2002, 2003, 2005  Genetec Corporation.  All rights reserved.
 * Written by Hiroyuki Bessho for Genetec Corporation.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. The name of Genetec Corporation may not be used to endorse or
 *    promote products derived from this software without specific prior
 *    written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY GENETEC CORPORATION ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL GENETEC CORPORATION
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 * Copyright (c) 2001 Wasabi Systems, Inc.
 * All rights reserved.
 *
 * Written by Jason R. Thorpe for Wasabi Systems, Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed for the NetBSD Project by
 *	Wasabi Systems, Inc.
 * 4. The name of Wasabi Systems, Inc. may not be used to endorse
 *    or promote products derived from this software without specific prior
 *    written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 * Copyright (c) 1997,1998 Mark Brinicombe.
 * Copyright (c) 1997,1998 Causality Limited.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed by Mark Brinicombe
 *	for the NetBSD Project.
 * 4. The name of the company nor the name of the author may be used to
 *    endorse or promote products derived from this software without specific
 *    prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * Copyright (c) 2007 Microsoft
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed by Microsoft
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTERS BE LIABLE FOR ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

#include <sys/cdefs.h>
__KERNEL_RCSID(0, "$NetBSD: rockchip_machdep.c,v 1.19 2015/01/06 00:45:45 jmcneill Exp $");

#include "opt_machdep.h"
#include "opt_ddb.h"
#include "opt_kgdb.h"
#include "opt_ipkdb.h"
#include "opt_md.h"
#include "opt_com.h"
#include "opt_rockchip.h"
#include "opt_arm_debug.h"

#include "com.h"
#if 0
#include "prcm.h"
#include "sdhc.h"
#include "ukbd.h"
#endif
#include "arml2cc.h"
#include "act8846pm.h"
#include "ether.h"

#include <sys/param.h>
#include <sys/systm.h>
#include <sys/bus.h>
#include <sys/atomic.h>
#include <sys/cpu.h>
#include <sys/device.h>
#include <sys/exec.h>
#include <sys/kernel.h>
#include <sys/ksyms.h>
#include <sys/msgbuf.h>
#include <sys/proc.h>
#include <sys/reboot.h>
#include <sys/termios.h>
#include <sys/gpio.h>

#include <uvm/uvm_extern.h>

#include <sys/conf.h>
#include <dev/cons.h>
#include <dev/md.h>

#include <machine/db_machdep.h>
#include <ddb/db_sym.h>
#include <ddb/db_extern.h>
#ifdef KGDB
#include <sys/kgdb.h>
#endif

#include <machine/bootconfig.h>
#include <arm/armreg.h>
#include <arm/undefined.h>

#include <arm/arm32/machdep.h>
#include <arm/mainbus/mainbus.h>

#include <dev/ic/ns16550reg.h>
#include <dev/ic/comreg.h>

#include <dev/i2c/act8846.h>

#include <arm/rockchip/rockchip_reg.h>
#include <arm/rockchip/rockchip_crureg.h>
#include <arm/rockchip/rockchip_var.h>

#ifdef CPU_CORTEXA9
#include <arm/cortex/pl310_reg.h>
#include <arm/cortex/scu_reg.h>

#include <arm/cortex/a9tmr_var.h>
#include <arm/cortex/pl310_var.h>
#endif

#if defined(CPU_CORTEXA7) || defined(CPU_CORTEXA15)
#include <arm/cortex/gtmr_var.h>
#endif

#include <evbarm/include/autoconf.h>
#include <evbarm/rockchip/platform.h>

#include <dev/i2c/i2cvar.h>
#include <dev/i2c/ddcreg.h>

#include <dev/usb/ukbdvar.h>
#include <net/if_ether.h>

/*
 * ATAG cmdline length can be up to UINT32_MAX - 4, but Rockchip RK3188
 * U-Boot limits this to 64KB. This is excessive for NetBSD, so only look at
 * the first KB.
 */
#ifndef ROCKCHIP_MAX_BOOT_STRING
#define ROCKCHIP_MAX_BOOT_STRING 1024
#endif

BootConfig bootconfig;		/* Boot config storage */
static char bootargs[ROCKCHIP_MAX_BOOT_STRING];
char *boot_args = NULL;
char *boot_file = NULL;
#if 0
static uint8_t rockchip_edid[128];	/* EDID storage */
#endif
u_int uboot_args[4] = { 0 };	/* filled in by rockchip_start.S (not in bss) */

/* Same things, but for the free (unused by the kernel) memory. */

extern char KERNEL_BASE_phys[];
extern char _end[];

#if NCOM > 0
int use_fb_console = false;
#else
int use_fb_console = true;
#endif

/*
 * Macros to translate between physical and virtual for a subset of the
 * kernel address space.  *Not* for general use.
 */
#define KERNEL_BASE_PHYS ((paddr_t)KERNEL_BASE_phys)
#define	ROCKCHIP_CORE0_VOFFSET	(ROCKCHIP_CORE0_VBASE - ROCKCHIP_CORE0_BASE)
#define	ROCKCHIP_CORE1_VOFFSET	(ROCKCHIP_CORE1_VBASE - ROCKCHIP_CORE1_BASE)
/* Prototypes */

void consinit(void);
#ifdef KGDB
static void kgdb_port_init(void);
#endif

static void init_clocks(void);
static void rockchip_device_register(device_t, void *);
static void rockchip_reset(void);

bs_protos(bs_notimpl);

#if NCOM > 0
#include <dev/ic/comreg.h>
#include <dev/ic/comvar.h>
#endif

/*
 * Static device mappings. These peripheral registers are mapped at
 * fixed virtual addresses very early in initarm() so that we can use
 * them while booting the kernel, and stay at the same address
 * throughout whole kernel's life time.
 *
 * We use this table twice; once with bootstrap page table, and once
 * with kernel's page table which we build up in initarm().
 *
 * Since we map these registers into the bootstrap page table using
 * pmap_devmap_bootstrap() which calls pmap_map_chunk(), we map
 * registers segment-aligned and segment-rounded in order to avoid
 * using the 2nd page tables.
 */

#define	_A(a)	((a) & ~L1_S_OFFSET)
#define	_S(s)	(((s) + L1_S_SIZE - 1) & ~(L1_S_SIZE-1))

static const struct pmap_devmap devmap[] = {
	{
		.pd_va = _A(ROCKCHIP_CORE0_VBASE),
		.pd_pa = _A(ROCKCHIP_CORE0_BASE),
		.pd_size = _S(ROCKCHIP_CORE0_SIZE),
		.pd_prot = VM_PROT_READ|VM_PROT_WRITE,
		.pd_cache = PTE_NOCACHE
	},
	{
		.pd_va = _A(ROCKCHIP_CORE1_VBASE),
		.pd_pa = _A(ROCKCHIP_CORE1_BASE),
		.pd_size = _S(ROCKCHIP_CORE1_SIZE),
		.pd_prot = VM_PROT_READ|VM_PROT_WRITE,
		.pd_cache = PTE_NOCACHE
	},
	{0}
};

#undef	_A
#undef	_S

#ifdef DDB
static void
rockchip_db_trap(int where)
{
	/* NOT YET */
}
#endif

void rockchip_putchar(char c);
void
rockchip_putchar(char c)
{
#if NCOM > 0
	volatile uint32_t *com0addr = (volatile uint32_t *)CONSADDR_VA;
	int timo = 150000;

	while ((com0addr[com_lsr] & LSR_TXRDY) == 0) {
		if (--timo == 0)
			break;
	}

	com0addr[com_data] = c;

	while ((com0addr[com_lsr] & LSR_TXRDY) == 0) {
		if (--timo == 0)
			break;
	}
#endif
}

#define DDR_PCTL_PPCFG_REG			0x0084
#define DDR_PCTL_PPCFG_PPMEM_EN			__BIT(0)

#define DDR_PCTL_DTUAWDT_REG			0x00b0
#define DDR_PCTL_DTUAWDT_NUMBER_RANKS		__BITS(10,9)
#define DDR_PCTL_DTUAWDT_ROW_ADDR_WIDTH		__BITS(7,6)
#define DDR_PCTL_DTUAWDT_BANK_ADDR_WIDTH	__BITS(4,3)
#define DDR_PCTL_DTUAWDT_COLUMN_ADDR_WIDTH	__BITS(1,0)

#define DDR_PUBL_PGCR_REG			0x0008
#define DDR_PUBL_PGCR_RANKEN			__BITS(21,18)

static uint32_t
rockchip_get_memsize(void)
{
	bus_space_tag_t bst = &rockchip_bs_tag;
        const bus_space_handle_t ddr_pctl_bsh =
            ROCKCHIP_CORE1_VBASE + ROCKCHIP_DDR_PCTL_OFFSET;
        const bus_space_handle_t ddr_publ_bsh =
            ROCKCHIP_CORE1_VBASE + ROCKCHIP_DDR_PUBL_OFFSET;

#ifdef VERBOSE_INIT_ARM
	printf("%s:\n", __func__);
#endif

	const uint32_t ppcfg = bus_space_read_4(bst, ddr_pctl_bsh,
	    DDR_PCTL_PPCFG_REG);
	const uint32_t dtuawdt = bus_space_read_4(bst, ddr_pctl_bsh,
	    DDR_PCTL_DTUAWDT_REG);
	const uint32_t pgcr = bus_space_read_4(bst, ddr_publ_bsh,
	    DDR_PUBL_PGCR_REG);

#ifdef VERBOSE_INIT_ARM
	printf("  DDR_PCTL_PPCFG_REG = %#x\n", ppcfg);
	printf("  DDR_PCTL_DTUAWDT_REG = %#x\n", dtuawdt);
	printf("  DDR_PUBL_PGCR_REG = %#x\n", pgcr);
#endif

	u_int cols = __SHIFTOUT(dtuawdt,
				DDR_PCTL_DTUAWDT_COLUMN_ADDR_WIDTH) + 7;
	u_int rows = min(__SHIFTOUT(dtuawdt,
				DDR_PCTL_DTUAWDT_ROW_ADDR_WIDTH) + 13, 15);
	u_int banks = __SHIFTOUT(dtuawdt,
				 DDR_PCTL_DTUAWDT_BANK_ADDR_WIDTH) ? 8 : 4;
	u_int cs;
	switch (__SHIFTOUT(pgcr, DDR_PUBL_PGCR_RANKEN)) {
	case 0xf:
		cs = 4;
		break;
	case 0x7:
		cs = 3;
		break;
	case 0x3:
		cs = 2;
		break;
	default:
		cs = 1;
		break;
	}
	u_int bw = __SHIFTOUT(ppcfg, DDR_PCTL_PPCFG_PPMEM_EN) ? 2 : 4;

#ifdef VERBOSE_INIT_ARM
	printf("cols=%d rows=%d banks=%d cs=%d bw=%d\n",
	    cols, rows, banks, cs, bw);
#endif

	uint32_t memsize = (1 << (rows + cols)) * banks * cs * bw;

#ifdef VERBOSE_INIT_ARM
	printf("Detected RAM: %u MB\n", memsize >> 20);
#endif

	return memsize;
}

#define ATAG_NONE	0x00000000
#define ATAG_CORE	0x54410001
#define ATAG_CMDLINE	0x54410009

static void
rockchip_parse_atag(u_int atag_base)
{
	uint32_t *p = (uint32_t *)atag_base;
	int count;

	/* List must start with ATAG_CORE */
	if (p[0] != 5 || p[1] != ATAG_CORE) {
		return;
	}

	for (count = 0; count < 100; count++) {
		uint32_t size = p[0];
		uint32_t tag = p[1];

#ifdef VERBOSE_INIT_ARM
		printf("ATAG: #%d - tag %#x size %d\n",
		    count, tag, size);
#endif

		if (tag == ATAG_NONE)
			break;

		switch (tag) {
		case ATAG_CMDLINE:
			strlcpy(bootargs, (char *)&p[2], sizeof(bootargs));
#ifdef VERBOSE_INIT_ARM
			printf("ATAG_CMDLINE: \"%s\"\n", bootargs);
#endif
			break;
		}

		p += size;

		if (++count == 100)
			break;
	}
}

/*
 * u_int initarm(...)
 *
 * Initial entry point on startup. This gets called before main() is
 * entered.
 * It should be responsible for setting up everything that must be
 * in place when main is called.
 * This includes
 *   Taking a copy of the boot configuration structure.
 *   Initialising the physical console so characters can be printed.
 *   Setting up page tables for the kernel
 *   Relocating the kernel to the bottom of physical memory
 */
u_int
initarm(void *arg)
{
	psize_t ram_size = 0;
	char *ptr;
	*(volatile int *)CONSADDR_VA  = 0x40;	/* output '@' */
#if 1
	rockchip_putchar('d');
#endif

	pmap_devmap_register(devmap);
	rockchip_bootstrap();

#ifdef MULTIPROCESSOR
	uint32_t scu_cfg = bus_space_read_4(&rockchip_bs_tag,
	    rockchip_core0_bsh, ROCKCHIP_SCU_OFFSET + SCU_CFG);
	arm_cpu_max = (scu_cfg & SCU_CFG_CPUMAX) + 1;
	membar_producer();
#endif

	/* Heads up ... Setup the CPU / MMU / TLB functions. */
	if (set_cpufuncs())
		panic("cpu not recognized!");

	init_clocks();

	consinit();
#ifdef CPU_CORTEXA15
#ifdef MULTIPROCESSOR
	arm_cpu_max = 1 + __SHIFTOUT(armreg_l2ctrl_read(), L2CTRL_NUMCPU);
#endif
#endif

#if NARML2CC > 0
        /*
         * Probe the PL310 L2CC
         */
	printf("probe the PL310 L2CC\n");
        const bus_space_handle_t pl310_bh =
            ROCKCHIP_CORE0_VBASE + ROCKCHIP_PL310_OFFSET;
        arml2cc_init(&rockchip_bs_tag, pl310_bh, 0);
        rockchip_putchar('l');
#endif

	printf("\nuboot arg = %#x, %#x, %#x, %#x\n",
	    uboot_args[0], uboot_args[1], uboot_args[2], uboot_args[3]);

#ifdef KGDB
	kgdb_port_init();
#endif

	cpu_reset_address = rockchip_reset;

#ifdef VERBOSE_INIT_ARM
	/* Talk to the user */
	printf("\nNetBSD/evbarm (rockchip) booting ...\n");
#endif

#ifdef BOOT_ARGS
	char mi_bootargs[] = BOOT_ARGS;
	parse_mi_bootargs(mi_bootargs);
#endif

#ifdef VERBOSE_INIT_ARM
	printf("initarm: Configuring system ...\n");
#endif

#if !defined(CPU_CORTEXA8)
	printf("initarm: cbar=%#x\n", armreg_cbar_read());
	printf("KERNEL_BASE=0x%x, KERNEL_VM_BASE=0x%x, KERNEL_VM_BASE - KERNEL_BASE=0x%x, KERNEL_BASE_VOFFSET=0x%x\n",
		KERNEL_BASE, KERNEL_VM_BASE, KERNEL_VM_BASE - KERNEL_BASE, KERNEL_BASE_VOFFSET);
#endif

	ram_size = rockchip_get_memsize();

#ifdef __HAVE_MM_MD_DIRECT_MAPPED_PHYS
	if (ram_size > KERNEL_VM_BASE - KERNEL_BASE) {
		printf("%s: dropping RAM size from %luMB to %uMB\n",
		    __func__, (unsigned long) (ram_size >> 20),     
		    (KERNEL_VM_BASE - KERNEL_BASE) >> 20);
		ram_size = KERNEL_VM_BASE - KERNEL_BASE;
	}
#endif

	/*
	 * If MEMSIZE specified less than what we really have, limit ourselves
	 * to that.
	 */
#ifdef MEMSIZE
	if (ram_size == 0 || ram_size > (unsigned)MEMSIZE * 1024 * 1024)
		ram_size = (unsigned)MEMSIZE * 1024 * 1024;
	printf("ram_size = 0x%x\n", (int)ram_size);
#else
	KASSERTMSG(ram_size > 0, "RAM size unknown and MEMSIZE undefined");
#endif

	/* Fake bootconfig structure for the benefit of pmap.c. */
	bootconfig.dramblocks = 1;
	bootconfig.dram[0].address = 0x60000000; /* SDRAM PHY addr */
	bootconfig.dram[0].pages = ram_size / PAGE_SIZE;

#ifdef __HAVE_MM_MD_DIRECT_MAPPED_PHYS
	const bool mapallmem_p = true;
	KASSERT(ram_size <= KERNEL_VM_BASE - KERNEL_BASE);
#else
	const bool mapallmem_p = false;
#endif
	KASSERT((armreg_pfr1_read() & ARM_PFR1_SEC_MASK) != 0);

	arm32_bootmem_init(bootconfig.dram[0].address, ram_size,
	    KERNEL_BASE_PHYS);
	arm32_kernel_vm_init(KERNEL_VM_BASE, ARM_VECTORS_LOW, 0, devmap,
	    mapallmem_p);

	if (mapallmem_p) {
		/* "bootargs" atag start is passed as 3rd argument to kernel */
		if (uboot_args[2] - 0x60000000 < ram_size) {
			rockchip_parse_atag(uboot_args[2] + KERNEL_BASE_VOFFSET);
		}
	}

	printf("bootargs: %s\n", bootargs);

	boot_args = bootargs;
	parse_mi_bootargs(boot_args);

	/* we've a specific device_register routine */
	evbarm_device_register = rockchip_device_register;

	db_trap_callback = rockchip_db_trap;

	if (get_bootconf_option(boot_args, "console",
		    BOOTOPT_TYPE_STRING, &ptr) && strncmp(ptr, "fb", 2) == 0) {
		use_fb_console = true;
	}

	curcpu()->ci_data.cpu_cc_freq = rockchip_cpu_get_rate();

	return initarm_common(KERNEL_VM_BASE, KERNEL_VM_SIZE, NULL, 0);

}

static void
init_clocks(void)
{
	/* NOT YET */
}

#if NCOM > 0
#ifndef CONSADDR
#error Specify the address of the console UART with the CONSADDR option.
#endif
#ifndef CONSPEED
#define CONSPEED 115200
#endif
#ifndef CONMODE
#define CONMODE ((TTYDEF_CFLAG & ~(CSIZE | CSTOPB | PARENB)) | CS8) /* 8N1 */
#endif

static const bus_addr_t consaddr = CONSADDR;
static const int conspeed = CONSPEED;
static const int conmode = CONMODE;
#endif

void
consinit(void)
{
#if NCOM > 0
	bus_space_handle_t bh;
#endif
	static int consinit_called = 0;

	if (consinit_called != 0)
		return;

	consinit_called = 1;

	rockchip_putchar('e');

#if NCOM > 0
	if (bus_space_map(&rockchip_a4x_bs_tag, consaddr, ROCKCHIP_UART_SIZE, 0, &bh))
		panic("Serial console can not be mapped.");

	if (comcnattach(&rockchip_a4x_bs_tag, consaddr, conspeed,
			ROCKCHIP_UART_FREQ, COM_TYPE_NORMAL, conmode))
		panic("Serial console can not be initialized.");

	bus_space_unmap(&rockchip_a4x_bs_tag, bh, ROCKCHIP_UART_SIZE);
#endif


#if NUKBD > 0
	ukbd_cnattach();	/* allow USB keyboard to become console */
#endif

	rockchip_putchar('f');
	rockchip_putchar('g');
}

void
rockchip_reset(void)
{
	bus_space_tag_t bst = &rockchip_bs_tag;
	bus_space_handle_t bsh;

	bus_space_subregion(bst, rockchip_core1_bsh,
	    ROCKCHIP_CRU_OFFSET, ROCKCHIP_CRU_SIZE, &bsh);

	bus_space_write_4(bst, bsh, CRU_GLB_SRST_FST_REG,
	    CRU_GLB_SRST_FST_MAGIC);
}

#ifdef KGDB
#ifndef KGDB_DEVADDR
#error Specify the address of the kgdb UART with the KGDB_DEVADDR option.
#endif
#ifndef KGDB_DEVRATE
#define KGDB_DEVRATE 115200
#endif

#ifndef KGDB_DEVMODE
#define KGDB_DEVMODE ((TTYDEF_CFLAG & ~(CSIZE | CSTOPB | PARENB)) | CS8) /* 8N1 */
#endif
static const vaddr_t comkgdbaddr = KGDB_DEVADDR;
static const int comkgdbspeed = KGDB_DEVRATE;
static const int comkgdbmode = KGDB_DEVMODE;

void
static kgdb_port_init(void)
{
	static int kgdbsinit_called = 0;

	if (kgdbsinit_called != 0)
		return;

	kgdbsinit_called = 1;

	bus_space_handle_t bh;
	if (bus_space_map(&rockchip_a4x_bs_tag, comkgdbaddr, ROCKCHIP_COM_SIZE, 0, &bh))
		panic("kgdb port can not be mapped.");

	if (com_kgdb_attach(&rockchip_a4x_bs_tag, comkgdbaddr, comkgdbspeed,
			ROCKCHIP_COM_FREQ, COM_TYPE_NORMAL, comkgdbmode))
		panic("KGDB uart can not be initialized.");

	bus_space_unmap(&rockchip_a4x_bs_tag, bh, ROCKCHIP_COM_SIZE);
}
#endif

void
rockchip_device_register(device_t self, void *aux)
{
	prop_dictionary_t dict = device_properties(self);

	if (device_is_a(self, "armperiph")
	    && device_is_a(device_parent(self), "mainbus")) {
		/*
		 * XXX KLUDGE ALERT XXX
		 * The iot mainbus supplies is completely wrong since it scales
		 * addresses by 2.  The simpliest remedy is to replace with our
		 * bus space used for the armcore regisers (which armperiph uses). 
		 */
		struct mainbus_attach_args * const mb = aux;
		mb->mb_iot = &rockchip_bs_tag;
		return;
	}

	if (device_is_a(self, "cpu") && device_unit(self) == 0) {
		rockchip_cpufreq_init();
	}

#ifdef CPU_CORTEXA9 
	/*
	 * We need to tell the A9 Global/Watchdog Timer
	 * what frequency it runs at.
	 */
	if (device_is_a(self, "a9tmr") || device_is_a(self, "a9wdt")) {
                prop_dictionary_set_uint32(dict, "frequency",
		    rockchip_a9periph_get_rate());

		return;
	}

	if (device_is_a(self, "arml2cc")) {
                prop_dictionary_set_uint32(dict, "offset", 0xffffc000); /* -0x4000 */
		return;
	}
#endif

	if (device_is_a(self, "dwcmmc") && device_unit(self) == 0) {
#if NACT8846PM > 0
		device_t pmic = device_find_by_driver_unit("act8846pm", 0);
		if (pmic == NULL)
			return;
		struct act8846_ctrl *ctrl = act8846_lookup(pmic, "DCDC4");
		if (ctrl == NULL)
			return;
		act8846_set_voltage(ctrl, 3300, 3300);
#endif
		return;
	}

	if (device_is_a(self, "rkemac") && device_unit(self) == 0) {
#if NACT8846PM > 0
		device_t pmic = device_find_by_driver_unit("act8846pm", 0);
		if (pmic == NULL)
			return;
		struct act8846_ctrl *ctrl = act8846_lookup(pmic, "LDO5");
		if (ctrl == NULL)
			return;
		act8846_set_voltage(ctrl, 3300, 3300);
		act8846_enable(ctrl);
#endif
#if NETHER > 0
		uint8_t enaddr[ETHER_ADDR_LEN];
		if (get_bootconf_option(boot_args, "rkemac0.mac-address",
		    BOOTOPT_TYPE_MACADDR, enaddr)) {
			prop_data_t pd = prop_data_create_data(enaddr,
			    sizeof(enaddr));
			prop_dictionary_set(dict, "mac-address", pd);
			prop_object_release(pd);
		}
#endif
		return;
	}

	if (device_is_a(self, "ithdmi")) {
#if NACT8846PM > 0
		device_t pmic = device_find_by_driver_unit("act8846pm", 0);
		if (pmic == NULL)
			return;
		struct act8846_ctrl *ctrl = act8846_lookup(pmic, "LDO2");
		if (ctrl == NULL)
			return;
		act8846_enable(ctrl);
#endif
		return;
	}
}
