[{"commit":{"message":"Merge remote-tracking branch 'origin' into 8351666_PPC64_nv_VRs"},"files":[],"sha":"d9bba429a5e9db4fbfb3885f2f93f326fc476490"},{"commit":{"message":"Make order of MachRegisters consistent with ConcreteRegisterImpl and simplify rc_class."},"files":[],"sha":"b3deab2cf4765ef88e519994ac8e606ebe1e8785"},{"commit":{"message":"Rewrite rc_class avoiding hard coded register numbers."},"files":[],"sha":"6613a83fbee1ee2d6c102212eeae841e43ce41d2"},{"commit":{"message":"Add comment regarding 8-Byte aligned stack slots for VecX."},"files":[],"sha":"8c0f24fbe89f68c37c0d83d6463776a775361b09"},{"commit":{"message":"Add missing VSRs to RegisterSaver_LiveVSReg."},"files":[],"sha":"439379b92b4ea792258bed344cc10d81edd20f07"},{"commit":{"message":"Merge remote-tracking branch 'origin' into 8351666_PPC64_nv_VRs"},"files":[],"sha":"5168c5b83d9d44a0ee1d6fd857389064999df733"},{"commit":{"message":"C1: Avoid set_callee_saved for high halves like in sharedRuntime RegisterSaver."},"files":[],"sha":"c8e09e08eb61eca10b8313c6449962541eaccfcf"},{"commit":{"message":"Fix regName for VSR VMRegs."},"files":[],"sha":"0bbdc9934af69a79ea3f3c27da8bfd935a1ea890"},{"commit":{"message":"Support displacement for new load\/storeV16_Power9 nodes."},"files":[],"sha":"d6aca24cdff62e3548b7d21ecbe06b593067e65b"},{"commit":{"message":"Fix OopMap for Power10 Little Endian."},"files":[],"sha":"9cefd1d58bb78cce9ef83da1cde104a7db870233"},{"commit":{"message":"Use consistent vector element ordering and simplify OopMap code."},"files":[],"sha":"126b9616a96b93e2ddd609e7fa85548cf31c83f7"},{"commit":{"message":"Handle alignment."},"files":[],"sha":"680d9d87c70dc7b9ca22d91b977be4cc13a5dfe0"},{"commit":{"message":"Change VSR reg_defs to Op_RegF."},"files":[],"sha":"2e23a28e77b92b316da4f9f7b0309f0580c6a31c"},{"commit":{"message":"Improve VMReg handling."},"files":[],"sha":"4ebc147671a53714dfddd6d5258cb6ec20f73322"},{"commit":{"message":"Handle alignment."},"files":[],"sha":"c49fa87e64e1de3fb486cea2cfa1a1140b4f287a"},{"commit":{"message":"Restore VSR0-31. Removal had caused unsupported outgoing calling sequence."},"files":[],"sha":"d3db0b289af2bd371a79b5b1654ea0d8dbc285a7"},{"commit":{"message":"Handle alignment."},"files":[],"sha":"8857a212a59163fccecdc57cbc371915a516d481"},{"commit":{"message":"Use better spill instructions on Power9\/10."},"files":[],"sha":"7c1e14228a8a9fdc5ace12a9bbc96b36270af88d"},{"commit":{"message":"Improve comments."},"files":[],"sha":"82880def521b73835235a5468b88d7feb332cf28"},{"commit":{"message":"Move block comments from upcallLinker to MacroAssembler."},"files":[],"sha":"f8d0b9c6cf3c82d803800cb6a79c49a33f333a70"},{"commit":{"message":"Remove dead code."},"files":[],"sha":"8142a36ef41e75c49d6c7826f6056ffe4bdb80f7"},{"commit":{"message":"Remove VSR0-31 from allocation classes."},"files":[],"sha":"97b5070576c33251fdf9d6a9e1895e5a518367d2"},{"commit":{"message":"Update Copyright header."},"files":[],"sha":"e69d71832dfd20c2c7710081d51a627e583cd14f"},{"commit":{"message":"Use vector pair instructions on Power10."},"files":[],"sha":"05594c0588f368f05576eeff14b36c18152f843f"},{"commit":{"message":"Merge remote-tracking branch 'origin' into 8351666_PPC64_nv_VRs"},"files":[],"sha":"89a1e9d9f5b5a9ea9d5951cc3c24da00cf32cc96"},{"commit":{"message":"C2: Specify VSR52-63 as SOE and revert commit 2."},"files":[],"sha":"c19272c95273f8ec6bc69d56db287299f3c2f37e"},{"commit":{"message":"Fix register classification."},"files":[],"sha":"dc3e9456ddd007376f2e264c508e74496ac12011"},{"commit":{"message":"Update Copyright headers."},"files":[],"sha":"0b747397e103a78115dc68f65e158572cb2c50c4"},{"commit":{"message":"Add missing alignment in upcall stub frames."},"files":[],"sha":"1a3016951d0e5f6df319902b3644f0fe63e5f4fc"},{"commit":{"message":"Avoid redundant nv VR spill code in CRC stubs."},"files":[],"sha":"5e9fbe52ad5f53ee56b526161216e52b0fddadae"},{"commit":{"message":"8351666: [PPC64] Make non-volatile VectorRegisters available for C2 register allocation"},"files":[],"sha":"d999d1fe6497c2d554ce7453007b48740c7c56ec"}]