--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 45767 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.733ns.
--------------------------------------------------------------------------------
Slack:                  7.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.698ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X10Y25.D2      net (fanout=16)       0.595   test_multiplier/Mmux_M_mul_a22
    SLICE_X10Y25.D       Tilo                  0.235   test_multiplier/M_mul_a[0]
                                                       test_multiplier/Mmux_M_mul_a11
    DSP48_X0Y6.B0        net (fanout=1)        0.721   test_multiplier/M_mul_a[0]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.698ns (6.155ns logic, 6.543ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack:                  7.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.650ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.B4      net (fanout=16)       0.400   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.B       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a61
    DSP48_X0Y6.B5        net (fanout=3)        0.844   test_multiplier/M_mul_a[4]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.650ns (6.179ns logic, 6.471ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  7.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.610ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.A2      net (fanout=16)       0.590   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.A       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a41
    DSP48_X0Y6.B3        net (fanout=1)        0.614   test_multiplier/M_mul_a[3]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.610ns (6.179ns logic, 6.431ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  7.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.579ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd1 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1
    SLICE_X11Y25.C5      net (fanout=8)        0.978   M_state_q_FSM_FFd1_3
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X10Y25.D2      net (fanout=16)       0.595   test_multiplier/Mmux_M_mul_a22
    SLICE_X10Y25.D       Tilo                  0.235   test_multiplier/M_mul_a[0]
                                                       test_multiplier/Mmux_M_mul_a11
    DSP48_X0Y6.B0        net (fanout=1)        0.721   test_multiplier/M_mul_a[0]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.579ns (6.155ns logic, 6.424ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  7.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.553ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X10Y25.D2      net (fanout=16)       0.595   test_multiplier/Mmux_M_mul_a22
    SLICE_X10Y25.D       Tilo                  0.235   test_multiplier/M_mul_a[0]
                                                       test_multiplier/Mmux_M_mul_a11
    DSP48_X0Y6.B0        net (fanout=1)        0.721   test_multiplier/M_mul_a[0]
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B1       net (fanout=4)        1.402   test_multiplier/n0008[6]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.553ns (6.155ns logic, 6.398ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  7.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.531ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd1 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1
    SLICE_X11Y25.C5      net (fanout=8)        0.978   M_state_q_FSM_FFd1_3
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.B4      net (fanout=16)       0.400   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.B       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a61
    DSP48_X0Y6.B5        net (fanout=3)        0.844   test_multiplier/M_mul_a[4]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.531ns (6.179ns logic, 6.352ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  7.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.505ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y26.D5      net (fanout=16)       0.465   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y26.D       Tilo                  0.259   test_multiplier/M_mul_a[7]
                                                       test_multiplier/Mmux_M_mul_a81
    DSP48_X0Y6.B7        net (fanout=1)        0.634   test_multiplier/M_mul_a[7]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.505ns (6.179ns logic, 6.326ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  7.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.505ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.B4      net (fanout=16)       0.400   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.B       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a61
    DSP48_X0Y6.B5        net (fanout=3)        0.844   test_multiplier/M_mul_a[4]
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B1       net (fanout=4)        1.402   test_multiplier/n0008[6]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.505ns (6.179ns logic, 6.326ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  7.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.491ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd1 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1
    SLICE_X11Y25.C5      net (fanout=8)        0.978   M_state_q_FSM_FFd1_3
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.A2      net (fanout=16)       0.590   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.A       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a41
    DSP48_X0Y6.B3        net (fanout=1)        0.614   test_multiplier/M_mul_a[3]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.491ns (6.179ns logic, 6.312ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack:                  7.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.465ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.A2      net (fanout=16)       0.590   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.A       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a41
    DSP48_X0Y6.B3        net (fanout=1)        0.614   test_multiplier/M_mul_a[3]
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B1       net (fanout=4)        1.402   test_multiplier/n0008[6]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.465ns (6.179ns logic, 6.286ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack:                  7.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.445ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.B4      net (fanout=16)       0.400   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.B       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a61
    DSP48_X0Y6.B2        net (fanout=3)        0.639   test_multiplier/M_mul_a[4]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.445ns (6.179ns logic, 6.266ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  7.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.445ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.B4      net (fanout=16)       0.400   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.B       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a61
    DSP48_X0Y6.B4        net (fanout=3)        0.639   test_multiplier/M_mul_a[4]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.445ns (6.179ns logic, 6.266ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  7.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.434ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd1 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1
    SLICE_X11Y25.C5      net (fanout=8)        0.978   M_state_q_FSM_FFd1_3
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X10Y25.D2      net (fanout=16)       0.595   test_multiplier/Mmux_M_mul_a22
    SLICE_X10Y25.D       Tilo                  0.235   test_multiplier/M_mul_a[0]
                                                       test_multiplier/Mmux_M_mul_a11
    DSP48_X0Y6.B0        net (fanout=1)        0.721   test_multiplier/M_mul_a[0]
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B1       net (fanout=4)        1.402   test_multiplier/n0008[6]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.434ns (6.155ns logic, 6.279ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack:                  7.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.390ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X10Y25.D2      net (fanout=16)       0.595   test_multiplier/Mmux_M_mul_a22
    SLICE_X10Y25.D       Tilo                  0.235   test_multiplier/M_mul_a[0]
                                                       test_multiplier/Mmux_M_mul_a11
    DSP48_X0Y6.B0        net (fanout=1)        0.721   test_multiplier/M_mul_a[0]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.D5       net (fanout=2)        0.241   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In4
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.390ns (6.155ns logic, 6.235ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  7.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.386ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd1 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1
    SLICE_X11Y25.C5      net (fanout=8)        0.978   M_state_q_FSM_FFd1_3
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y26.D5      net (fanout=16)       0.465   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y26.D       Tilo                  0.259   test_multiplier/M_mul_a[7]
                                                       test_multiplier/Mmux_M_mul_a81
    DSP48_X0Y6.B7        net (fanout=1)        0.634   test_multiplier/M_mul_a[7]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.386ns (6.179ns logic, 6.207ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  7.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.386ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd1 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1
    SLICE_X11Y25.C5      net (fanout=8)        0.978   M_state_q_FSM_FFd1_3
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.B4      net (fanout=16)       0.400   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.B       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a61
    DSP48_X0Y6.B5        net (fanout=3)        0.844   test_multiplier/M_mul_a[4]
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B1       net (fanout=4)        1.402   test_multiplier/n0008[6]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.386ns (6.179ns logic, 6.207ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  7.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.364ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X10Y25.A4      net (fanout=16)       0.335   test_multiplier/Mmux_M_mul_a22
    SLICE_X10Y25.A       Tilo                  0.235   test_multiplier/M_mul_a[0]
                                                       test_multiplier/Mmux_M_mul_a71
    DSP48_X0Y6.B6        net (fanout=1)        0.647   test_multiplier/M_mul_a[6]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.364ns (6.155ns logic, 6.209ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack:                  7.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.360ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y26.D5      net (fanout=16)       0.465   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y26.D       Tilo                  0.259   test_multiplier/M_mul_a[7]
                                                       test_multiplier/Mmux_M_mul_a81
    DSP48_X0Y6.B7        net (fanout=1)        0.634   test_multiplier/M_mul_a[7]
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B1       net (fanout=4)        1.402   test_multiplier/n0008[6]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.360ns (6.179ns logic, 6.181ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack:                  7.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.346ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd1 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1
    SLICE_X11Y25.C5      net (fanout=8)        0.978   M_state_q_FSM_FFd1_3
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.A2      net (fanout=16)       0.590   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.A       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a41
    DSP48_X0Y6.B3        net (fanout=1)        0.614   test_multiplier/M_mul_a[3]
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B1       net (fanout=4)        1.402   test_multiplier/n0008[6]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.346ns (6.179ns logic, 6.167ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack:                  7.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.342ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.B4      net (fanout=16)       0.400   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.B       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a61
    DSP48_X0Y6.B5        net (fanout=3)        0.844   test_multiplier/M_mul_a[4]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.D5       net (fanout=2)        0.241   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In4
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.342ns (6.179ns logic, 6.163ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  7.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.335ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.D5      net (fanout=16)       0.282   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.D       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a21
    DSP48_X0Y6.B1        net (fanout=1)        0.647   test_multiplier/M_mul_a[1]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.335ns (6.179ns logic, 6.156ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  7.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.326ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd1 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1
    SLICE_X11Y25.C5      net (fanout=8)        0.978   M_state_q_FSM_FFd1_3
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.B4      net (fanout=16)       0.400   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.B       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a61
    DSP48_X0Y6.B4        net (fanout=3)        0.639   test_multiplier/M_mul_a[4]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.326ns (6.179ns logic, 6.147ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  7.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.326ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd1 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1
    SLICE_X11Y25.C5      net (fanout=8)        0.978   M_state_q_FSM_FFd1_3
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.B4      net (fanout=16)       0.400   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.B       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a61
    DSP48_X0Y6.B2        net (fanout=3)        0.639   test_multiplier/M_mul_a[4]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.326ns (6.179ns logic, 6.147ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  7.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.318ns (Levels of Logic = 8)
  Clock Path Skew:      0.001ns (0.330 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[7]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X11Y25.C3      net (fanout=6)        0.622   M_ctr_q_4
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X10Y25.D2      net (fanout=16)       0.595   test_multiplier/Mmux_M_mul_a22
    SLICE_X10Y25.D       Tilo                  0.235   test_multiplier/M_mul_a[0]
                                                       test_multiplier/Mmux_M_mul_a11
    DSP48_X0Y6.B0        net (fanout=1)        0.721   test_multiplier/M_mul_a[0]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.318ns (6.250ns logic, 6.068ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack:                  7.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.315ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X10Y25.D2      net (fanout=16)       0.595   test_multiplier/Mmux_M_mul_a22
    SLICE_X10Y25.D       Tilo                  0.235   test_multiplier/M_mul_a[0]
                                                       test_multiplier/Mmux_M_mul_a11
    DSP48_X0Y6.B0        net (fanout=1)        0.721   test_multiplier/M_mul_a[0]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X7Y27.A5       net (fanout=4)        1.295   test_multiplier/n0008[1]
    SLICE_X7Y27.A        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2-In28
                                                       test_multiplier/n0007<7>2
    SLICE_X7Y27.B1       net (fanout=3)        0.831   test_multiplier/n0007<7>2
    SLICE_X7Y27.B        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2-In28
                                                       test_multiplier/n0007<7>1
    SLICE_X6Y27.C6       net (fanout=2)        0.333   test_multiplier/n0007
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.315ns (6.203ns logic, 6.112ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  7.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.302ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.A2      net (fanout=16)       0.590   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.A       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a41
    DSP48_X0Y6.B3        net (fanout=1)        0.614   test_multiplier/M_mul_a[3]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.D5       net (fanout=2)        0.241   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In4
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.302ns (6.179ns logic, 6.123ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  7.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.300ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.B4      net (fanout=16)       0.400   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.B       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a61
    DSP48_X0Y6.B2        net (fanout=3)        0.639   test_multiplier/M_mul_a[4]
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B1       net (fanout=4)        1.402   test_multiplier/n0008[6]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.300ns (6.179ns logic, 6.121ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  7.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.300ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X11Y25.B4      net (fanout=16)       0.400   test_multiplier/Mmux_M_mul_a22
    SLICE_X11Y25.B       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a61
    DSP48_X0Y6.B4        net (fanout=3)        0.639   test_multiplier/M_mul_a[4]
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B1       net (fanout=4)        1.402   test_multiplier/n0008[6]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.A2       net (fanout=2)        0.549   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1-In
                                                       test_multiplier/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.300ns (6.179ns logic, 6.121ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  7.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.299ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C4      net (fanout=5)        1.097   test_multiplier/M_state_q_FSM_FFd2
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X10Y25.D2      net (fanout=16)       0.595   test_multiplier/Mmux_M_mul_a22
    SLICE_X10Y25.D       Tilo                  0.235   test_multiplier/M_mul_a[0]
                                                       test_multiplier/Mmux_M_mul_a11
    DSP48_X0Y6.B0        net (fanout=1)        0.721   test_multiplier/M_mul_a[0]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X7Y27.A5       net (fanout=4)        1.295   test_multiplier/n0008[1]
    SLICE_X7Y27.A        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2-In28
                                                       test_multiplier/n0007<7>2
    SLICE_X7Y26.D1       net (fanout=3)        0.727   test_multiplier/n0007<7>2
    SLICE_X7Y26.D        Tilo                  0.259   test_multiplier/n0019
                                                       test_multiplier/n0019<7>1
    SLICE_X7Y26.C1       net (fanout=2)        0.967   test_multiplier/n0019
    SLICE_X7Y26.C        Tilo                  0.259   test_multiplier/n0019
                                                       test_multiplier/M_state_q_FSM_FFd2-In1
    SLICE_X7Y29.D1       net (fanout=1)        0.929   test_multiplier/M_state_q_FSM_FFd2-In1
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In4
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.299ns (5.968ns logic, 6.331ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack:                  7.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.271ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd1 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd1
    SLICE_X11Y25.C5      net (fanout=8)        0.978   M_state_q_FSM_FFd1_3
    SLICE_X11Y25.C       Tilo                  0.259   M_ctr_q_0_1
                                                       test_multiplier/Mmux_M_mul_a221
    SLICE_X10Y25.D2      net (fanout=16)       0.595   test_multiplier/Mmux_M_mul_a22
    SLICE_X10Y25.D       Tilo                  0.235   test_multiplier/M_mul_a[0]
                                                       test_multiplier/Mmux_M_mul_a11
    DSP48_X0Y6.B0        net (fanout=1)        0.721   test_multiplier/M_mul_a[0]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0008
                                                       test_multiplier/mul/Mmult_n0008
    SLICE_X6Y27.B2       net (fanout=4)        1.547   test_multiplier/n0008[1]
    SLICE_X6Y27.B        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A3       net (fanout=1)        0.468   test_multiplier/M_state_q_FSM_FFd2-In25
    SLICE_X6Y27.A        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C2       net (fanout=1)        0.875   test_multiplier/M_state_q_FSM_FFd2-In26
    SLICE_X6Y27.C        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C3       net (fanout=1)        0.691   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X7Y29.C        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X7Y29.D5       net (fanout=2)        0.241   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X7Y29.CLK      Tas                   0.373   test_multiplier/M_state_q_FSM_FFd2
                                                       test_multiplier/M_state_q_FSM_FFd2-In4
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.271ns (6.155ns logic, 6.116ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X6Y41.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q[1]/CLK
  Logical resource: M_state_q_1/CK
  Location pin: SLICE_X6Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: test_multiplier/M_state_q_FSM_FFd2/CLK
  Logical resource: test_multiplier/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X7Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: test_multiplier/M_state_q_FSM_FFd2/CLK
  Logical resource: test_error/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X7Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: test_multiplier/M_state_q_FSM_FFd2/CLK
  Logical resource: test_multiplier/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X7Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_3/CLK
  Logical resource: test_compare/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X7Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_state_q_FSM_FFd2_3/SR
  Logical resource: test_compare/M_state_q_FSM_FFd1/SR
  Location pin: SLICE_X7Y34.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.733|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 45767 paths, 0 nets, and 762 connections

Design statistics:
   Minimum period:  12.733ns{1}   (Maximum frequency:  78.536MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 19 11:34:46 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



