[09:17:14.823] <TB1>     INFO: *** Welcome to pxar ***
[09:17:14.823] <TB1>     INFO: *** Today: 2016/05/05
[09:17:14.831] <TB1>     INFO: *** Version: b2a7-dirty
[09:17:14.831] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C15.dat
[09:17:14.832] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:17:14.832] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//defaultMaskFile.dat
[09:17:14.832] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters_C15.dat
[09:17:14.910] <TB1>     INFO:         clk: 4
[09:17:14.910] <TB1>     INFO:         ctr: 4
[09:17:14.910] <TB1>     INFO:         sda: 19
[09:17:14.910] <TB1>     INFO:         tin: 9
[09:17:14.910] <TB1>     INFO:         level: 15
[09:17:14.910] <TB1>     INFO:         triggerdelay: 0
[09:17:14.910] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[09:17:14.910] <TB1>     INFO: Log level: DEBUG
[09:17:14.922] <TB1>     INFO: Found DTB DTB_WRECOM
[09:17:14.932] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[09:17:14.935] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[09:17:14.938] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[09:17:16.498] <TB1>     INFO: DUT info: 
[09:17:16.498] <TB1>     INFO: The DUT currently contains the following objects:
[09:17:16.498] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[09:17:16.498] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[09:17:16.499] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[09:17:16.499] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[09:17:16.499] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:16.499] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:16.499] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:16.499] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:16.499] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:16.499] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:16.499] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:16.499] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:16.499] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:16.499] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:16.499] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:16.499] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:16.499] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:16.499] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:16.499] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:16.499] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:16.499] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[09:17:16.499] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:17:16.499] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:17:16.499] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:17:16.499] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:17:16.499] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[09:17:16.499] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:17:16.499] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[09:17:16.499] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[09:17:16.499] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:17:16.499] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:17:16.499] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[09:17:16.499] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:17:16.499] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[09:17:16.500] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[09:17:16.501] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:17:16.502] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:17:16.506] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28516352
[09:17:16.507] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x28e9f90
[09:17:16.507] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2860770
[09:17:16.507] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7eff59d94010
[09:17:16.507] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7eff5ffff510
[09:17:16.507] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28581888 fPxarMemory = 0x7eff59d94010
[09:17:16.508] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 375.4mA
[09:17:16.509] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 477.5mA
[09:17:16.509] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.0 C
[09:17:16.509] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[09:17:16.909] <TB1>     INFO: enter 'restricted' command line mode
[09:17:16.909] <TB1>     INFO: enter test to run
[09:17:16.909] <TB1>     INFO:   test: FPIXTest no parameter change
[09:17:16.909] <TB1>     INFO:   running: fpixtest
[09:17:16.910] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[09:17:16.913] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[09:17:16.913] <TB1>     INFO: ######################################################################
[09:17:16.913] <TB1>     INFO: PixTestFPIXTest::doTest()
[09:17:16.913] <TB1>     INFO: ######################################################################
[09:17:16.916] <TB1>     INFO: ######################################################################
[09:17:16.916] <TB1>     INFO: PixTestPretest::doTest()
[09:17:16.916] <TB1>     INFO: ######################################################################
[09:17:16.919] <TB1>     INFO:    ----------------------------------------------------------------------
[09:17:16.919] <TB1>     INFO:    PixTestPretest::programROC() 
[09:17:16.919] <TB1>     INFO:    ----------------------------------------------------------------------
[09:17:34.936] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[09:17:34.936] <TB1>     INFO: IA differences per ROC:  18.5 18.5 18.5 19.3 17.7 20.1 18.5 17.7 18.5 20.1 18.5 17.7 19.3 19.3 18.5 20.1
[09:17:35.004] <TB1>     INFO:    ----------------------------------------------------------------------
[09:17:35.004] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[09:17:35.004] <TB1>     INFO:    ----------------------------------------------------------------------
[09:17:35.106] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 68.5312 mA
[09:17:35.207] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[09:17:35.308] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 25.4688 mA
[09:17:35.409] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  76 Ia 23.0687 mA
[09:17:35.510] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  82 Ia 24.6688 mA
[09:17:35.611] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  79 Ia 23.8687 mA
[09:17:35.712] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[09:17:35.813] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 25.4688 mA
[09:17:35.914] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  76 Ia 23.0687 mA
[09:17:36.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  82 Ia 24.6688 mA
[09:17:36.116] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  79 Ia 23.0687 mA
[09:17:36.216] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  85 Ia 25.4688 mA
[09:17:36.317] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  77 Ia 23.0687 mA
[09:17:36.418] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  83 Ia 24.6688 mA
[09:17:36.524] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  80 Ia 23.8687 mA
[09:17:36.625] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.8687 mA
[09:17:36.726] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.6688 mA
[09:17:36.827] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  75 Ia 23.0687 mA
[09:17:36.928] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  81 Ia 25.4688 mA
[09:17:37.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  73 Ia 23.0687 mA
[09:17:37.130] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  79 Ia 24.6688 mA
[09:17:37.230] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  76 Ia 23.8687 mA
[09:17:37.332] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.0687 mA
[09:17:37.432] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 24.6688 mA
[09:17:37.533] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  81 Ia 23.8687 mA
[09:17:37.635] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.6688 mA
[09:17:37.735] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  75 Ia 23.8687 mA
[09:17:37.837] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.2688 mA
[09:17:37.938] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  88 Ia 24.6688 mA
[09:17:38.038] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  85 Ia 24.6688 mA
[09:17:38.139] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  82 Ia 23.0687 mA
[09:17:38.240] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  88 Ia 24.6688 mA
[09:17:38.340] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  85 Ia 23.8687 mA
[09:17:38.442] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.2688 mA
[09:17:38.543] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  88 Ia 24.6688 mA
[09:17:38.644] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  85 Ia 23.8687 mA
[09:17:38.745] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[09:17:38.846] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 24.6688 mA
[09:17:38.947] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  81 Ia 23.8687 mA
[09:17:39.049] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.8687 mA
[09:17:39.150] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[09:17:39.251] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  84 Ia 24.6688 mA
[09:17:39.351] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  81 Ia 23.8687 mA
[09:17:39.453] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.2688 mA
[09:17:39.554] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  88 Ia 24.6688 mA
[09:17:39.654] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  85 Ia 23.8687 mA
[09:17:39.756] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.8687 mA
[09:17:39.858] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[09:17:39.959] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  84 Ia 24.6688 mA
[09:17:40.060] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  81 Ia 23.8687 mA
[09:17:40.161] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.2688 mA
[09:17:40.262] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  88 Ia 23.8687 mA
[09:17:40.363] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.6688 mA
[09:17:40.464] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  75 Ia 24.6688 mA
[09:17:40.565] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  72 Ia 23.0687 mA
[09:17:40.666] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  78 Ia 25.4688 mA
[09:17:40.766] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  70 Ia 23.0687 mA
[09:17:40.867] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  76 Ia 24.6688 mA
[09:17:40.968] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  73 Ia 23.8687 mA
[09:17:40.996] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  79
[09:17:40.996] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  80
[09:17:40.996] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[09:17:40.997] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  76
[09:17:40.997] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  81
[09:17:40.997] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  75
[09:17:40.997] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  85
[09:17:40.997] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  85
[09:17:40.997] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  81
[09:17:40.997] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[09:17:40.997] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  81
[09:17:40.998] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  85
[09:17:40.998] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[09:17:40.998] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  81
[09:17:40.998] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  88
[09:17:40.998] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  73
[09:17:42.825] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[09:17:42.825] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  20.1  18.5  20.1  19.3  19.3
[09:17:42.858] <TB1>     INFO:    ----------------------------------------------------------------------
[09:17:42.858] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[09:17:42.858] <TB1>     INFO:    ----------------------------------------------------------------------
[09:17:42.994] <TB1>     INFO: Expecting 231680 events.
[09:17:51.170] <TB1>     INFO: 231680 events read in total (7459ms).
[09:17:51.324] <TB1>     INFO: Test took 8463ms.
[09:17:51.526] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 61
[09:17:51.530] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 104 and Delta(CalDel) = 61
[09:17:51.534] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 107 and Delta(CalDel) = 58
[09:17:51.537] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 76 and Delta(CalDel) = 60
[09:17:51.541] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 83 and Delta(CalDel) = 62
[09:17:51.545] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 75 and Delta(CalDel) = 63
[09:17:51.548] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 90 and Delta(CalDel) = 60
[09:17:51.552] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 93 and Delta(CalDel) = 64
[09:17:51.555] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 82 and Delta(CalDel) = 60
[09:17:51.559] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 87 and Delta(CalDel) = 67
[09:17:51.564] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 101 and Delta(CalDel) = 61
[09:17:51.567] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 114 and Delta(CalDel) = 59
[09:17:51.572] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 89 and Delta(CalDel) = 67
[09:17:51.575] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 90 and Delta(CalDel) = 63
[09:17:51.579] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 80 and Delta(CalDel) = 61
[09:17:51.583] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 73 and Delta(CalDel) = 60
[09:17:51.624] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[09:17:51.659] <TB1>     INFO:    ----------------------------------------------------------------------
[09:17:51.659] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[09:17:51.659] <TB1>     INFO:    ----------------------------------------------------------------------
[09:17:51.795] <TB1>     INFO: Expecting 231680 events.
[09:17:59.882] <TB1>     INFO: 231680 events read in total (7372ms).
[09:17:59.888] <TB1>     INFO: Test took 8225ms.
[09:17:59.911] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[09:18:00.226] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 31
[09:18:00.230] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 116 +/- 29
[09:18:00.233] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[09:18:00.239] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[09:18:00.242] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[09:18:00.246] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30
[09:18:00.249] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 32
[09:18:00.253] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 30
[09:18:00.257] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 32.5
[09:18:00.261] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30.5
[09:18:00.266] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 113 +/- 29.5
[09:18:00.270] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 167 +/- 35
[09:18:00.274] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31.5
[09:18:00.278] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30
[09:18:00.281] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 29
[09:18:00.317] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[09:18:00.317] <TB1>     INFO: CalDel:      143   128   116   130   131   142   141   144   123   144   125   113   167   139   139   121
[09:18:00.317] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[09:18:00.321] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C0.dat
[09:18:00.321] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C1.dat
[09:18:00.321] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C2.dat
[09:18:00.321] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C3.dat
[09:18:00.321] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C4.dat
[09:18:00.321] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C5.dat
[09:18:00.321] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C6.dat
[09:18:00.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C7.dat
[09:18:00.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C8.dat
[09:18:00.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C9.dat
[09:18:00.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C10.dat
[09:18:00.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C11.dat
[09:18:00.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C12.dat
[09:18:00.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C13.dat
[09:18:00.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C14.dat
[09:18:00.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C15.dat
[09:18:00.323] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:18:00.323] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:18:00.323] <TB1>     INFO: PixTestPretest::doTest() done, duration: 43 seconds
[09:18:00.323] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[09:18:00.415] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[09:18:00.415] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[09:18:00.415] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[09:18:00.415] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[09:18:00.418] <TB1>     INFO: ######################################################################
[09:18:00.418] <TB1>     INFO: PixTestTiming::doTest()
[09:18:00.418] <TB1>     INFO: ######################################################################
[09:18:00.418] <TB1>     INFO:    ----------------------------------------------------------------------
[09:18:00.418] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[09:18:00.418] <TB1>     INFO:    ----------------------------------------------------------------------
[09:18:00.418] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[09:18:02.313] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[09:18:04.586] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[09:18:06.860] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[09:18:09.136] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[09:18:11.408] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[09:18:13.681] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[09:18:15.954] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[09:18:18.226] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[09:18:20.499] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[09:18:22.772] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[09:18:25.045] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[09:18:27.318] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[09:18:29.592] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[09:18:31.865] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[09:18:34.139] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[09:18:36.413] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[09:18:41.506] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[09:18:43.026] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[09:18:44.546] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[09:18:46.065] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[09:18:47.585] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[09:18:49.105] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[09:18:50.625] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[09:18:52.147] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[09:18:53.668] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[09:18:55.752] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[09:18:57.648] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[09:18:59.355] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[09:19:01.439] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[09:19:03.336] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[09:19:05.231] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[09:19:08.526] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[09:19:10.048] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[09:19:11.567] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[09:19:13.087] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[09:19:14.606] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[09:19:16.126] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[09:19:17.646] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[09:19:19.165] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[09:19:20.685] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[09:19:22.959] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[09:19:25.232] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[09:19:27.505] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[09:19:29.777] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[09:19:32.051] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[09:19:34.324] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[09:19:35.845] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[09:19:38.118] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[09:19:40.391] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[09:19:42.664] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[09:19:44.938] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[09:19:47.213] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[09:19:49.486] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[09:19:51.759] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[09:19:54.032] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[09:19:56.306] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[09:19:58.579] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[09:20:00.854] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[09:20:03.127] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[09:20:05.401] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[09:20:07.674] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[09:20:09.947] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[09:20:12.222] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[09:20:14.496] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[09:20:16.769] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[09:20:19.042] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[09:20:21.315] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[09:20:23.588] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[09:20:25.861] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[09:20:28.135] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[09:20:30.408] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[09:20:32.681] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[09:20:34.202] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[09:20:35.720] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[09:20:37.240] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[09:20:38.760] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[09:20:40.279] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[09:20:41.798] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[09:20:43.318] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[09:20:44.837] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[09:20:46.544] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[09:20:48.064] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[09:20:49.584] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[09:20:51.104] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[09:20:52.624] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[09:20:54.145] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[09:20:55.664] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[09:20:57.184] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[09:20:58.705] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[09:21:00.228] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[09:21:01.751] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[09:21:03.273] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[09:21:04.796] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[09:21:06.318] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[09:21:07.841] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[09:21:09.363] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[09:21:10.884] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[09:21:12.404] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[09:21:13.924] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[09:21:15.445] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[09:21:16.965] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[09:21:18.485] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[09:21:20.007] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[09:21:21.527] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[09:21:23.801] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[09:21:26.074] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[09:21:28.347] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[09:21:30.621] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[09:21:32.141] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[09:21:34.415] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[09:21:36.689] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[09:21:38.962] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[09:21:41.236] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[09:21:43.510] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[09:21:45.783] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[09:21:48.056] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[09:21:50.329] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[09:21:52.603] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[09:21:54.876] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[09:21:57.149] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[09:21:59.423] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[09:22:01.697] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[09:22:03.970] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[09:22:06.244] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[09:22:08.517] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[09:22:10.791] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[09:22:13.065] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[09:22:15.722] <TB1>     INFO: TBM Phase Settings: 236
[09:22:15.723] <TB1>     INFO: 400MHz Phase: 3
[09:22:15.723] <TB1>     INFO: 160MHz Phase: 7
[09:22:15.723] <TB1>     INFO: Functional Phase Area: 3
[09:22:15.726] <TB1>     INFO: Test took 255308 ms.
[09:22:15.726] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[09:22:15.726] <TB1>     INFO:    ----------------------------------------------------------------------
[09:22:15.726] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[09:22:15.726] <TB1>     INFO:    ----------------------------------------------------------------------
[09:22:15.726] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[09:22:20.251] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[09:22:26.471] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[09:22:32.504] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[09:22:38.347] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[09:22:43.627] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[09:22:48.907] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[09:22:53.999] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[09:22:59.466] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[09:23:02.490] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[09:23:04.010] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[09:23:05.530] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[09:23:07.049] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[09:23:08.569] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[09:23:10.089] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[09:23:11.609] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[09:23:14.070] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[09:23:17.657] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[09:23:19.176] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[09:23:20.697] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[09:23:22.217] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[09:23:23.737] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[09:23:25.256] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[09:23:26.776] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[09:23:29.800] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[09:23:33.763] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[09:23:35.283] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[09:23:37.556] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[09:23:39.830] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[09:23:42.104] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[09:23:44.377] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[09:23:46.652] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[09:23:50.051] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[09:23:54.014] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[09:23:55.534] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[09:23:57.807] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[09:24:00.080] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[09:24:02.354] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[09:24:04.627] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[09:24:06.900] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[09:24:10.864] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[09:24:14.264] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[09:24:15.785] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[09:24:18.059] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[09:24:20.333] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[09:24:22.606] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[09:24:24.879] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[09:24:27.153] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[09:24:30.740] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[09:24:33.952] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[09:24:35.472] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[09:24:37.746] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[09:24:40.019] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[09:24:42.293] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[09:24:44.567] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[09:24:46.840] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[09:24:50.428] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[09:24:54.203] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[09:24:55.723] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[09:24:57.243] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[09:24:58.763] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[09:25:00.284] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[09:25:01.803] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[09:25:03.322] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[09:25:06.916] <TB1>     INFO: ROC Delay Settings: 228
[09:25:06.917] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[09:25:06.917] <TB1>     INFO: ROC Port 0 Delay: 4
[09:25:06.917] <TB1>     INFO: ROC Port 1 Delay: 4
[09:25:06.917] <TB1>     INFO: Functional ROC Area: 4
[09:25:06.920] <TB1>     INFO: Test took 171194 ms.
[09:25:06.920] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[09:25:06.921] <TB1>     INFO:    ----------------------------------------------------------------------
[09:25:06.921] <TB1>     INFO:    PixTestTiming::TimingTest()
[09:25:06.921] <TB1>     INFO:    ----------------------------------------------------------------------
[09:25:08.060] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4068 4068 4068 4068 4069 4069 4068 4069 e062 c000 a101 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 
[09:25:08.060] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4068 4068 4068 4069 4068 4068 4069 4069 e022 c000 a102 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[09:25:08.060] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4068 4069 4069 4069 4068 4069 4069 4069 e022 c000 a103 8000 4069 4069 4069 4069 4069 4069 4069 4069 e022 c000 
[09:25:08.060] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[09:25:22.236] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:22.236] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[09:25:36.357] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:36.357] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[09:25:50.604] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:50.604] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[09:26:04.647] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:04.647] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[09:26:18.695] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:18.695] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[09:26:32.717] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:32.717] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[09:26:46.797] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:46.797] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[09:27:00.899] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:00.899] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[09:27:14.972] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:14.972] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[09:27:29.064] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:29.447] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:29.459] <TB1>     INFO: Decoding statistics:
[09:27:29.459] <TB1>     INFO:   General information:
[09:27:29.459] <TB1>     INFO: 	 16bit words read:         240000000
[09:27:29.459] <TB1>     INFO: 	 valid events total:       20000000
[09:27:29.459] <TB1>     INFO: 	 empty events:             20000000
[09:27:29.459] <TB1>     INFO: 	 valid events with pixels: 0
[09:27:29.460] <TB1>     INFO: 	 valid pixel hits:         0
[09:27:29.460] <TB1>     INFO:   Event errors: 	           0
[09:27:29.460] <TB1>     INFO: 	 start marker:             0
[09:27:29.460] <TB1>     INFO: 	 stop marker:              0
[09:27:29.460] <TB1>     INFO: 	 overflow:                 0
[09:27:29.460] <TB1>     INFO: 	 invalid 5bit words:       0
[09:27:29.460] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[09:27:29.460] <TB1>     INFO:   TBM errors: 		           0
[09:27:29.460] <TB1>     INFO: 	 flawed TBM headers:       0
[09:27:29.460] <TB1>     INFO: 	 flawed TBM trailers:      0
[09:27:29.460] <TB1>     INFO: 	 event ID mismatches:      0
[09:27:29.460] <TB1>     INFO:   ROC errors: 		           0
[09:27:29.460] <TB1>     INFO: 	 missing ROC header(s):    0
[09:27:29.460] <TB1>     INFO: 	 misplaced readback start: 0
[09:27:29.460] <TB1>     INFO:   Pixel decoding errors:	   0
[09:27:29.460] <TB1>     INFO: 	 pixel data incomplete:    0
[09:27:29.460] <TB1>     INFO: 	 pixel address:            0
[09:27:29.460] <TB1>     INFO: 	 pulse height fill bit:    0
[09:27:29.460] <TB1>     INFO: 	 buffer corruption:        0
[09:27:29.460] <TB1>     INFO:    ----------------------------------------------------------------------
[09:27:29.460] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[09:27:29.460] <TB1>     INFO:    ----------------------------------------------------------------------
[09:27:29.460] <TB1>     INFO:    ----------------------------------------------------------------------
[09:27:29.460] <TB1>     INFO:    Read back bit status: 1
[09:27:29.460] <TB1>     INFO:    ----------------------------------------------------------------------
[09:27:29.460] <TB1>     INFO:    ----------------------------------------------------------------------
[09:27:29.460] <TB1>     INFO:    Timings are good!
[09:27:29.460] <TB1>     INFO:    ----------------------------------------------------------------------
[09:27:29.460] <TB1>     INFO: Test took 142539 ms.
[09:27:29.460] <TB1>     INFO: PixTestTiming::TimingTest() done.
[09:27:29.460] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:27:29.460] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:27:29.460] <TB1>     INFO: PixTestTiming::doTest took 569045 ms.
[09:27:29.460] <TB1>     INFO: PixTestTiming::doTest() done
[09:27:29.460] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[09:27:29.460] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[09:27:29.461] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[09:27:29.461] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[09:27:29.461] <TB1>     INFO: Write out ROCDelayScan3_V0
[09:27:29.461] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[09:27:29.461] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[09:27:29.814] <TB1>     INFO: ######################################################################
[09:27:29.814] <TB1>     INFO: PixTestAlive::doTest()
[09:27:29.814] <TB1>     INFO: ######################################################################
[09:27:29.816] <TB1>     INFO:    ----------------------------------------------------------------------
[09:27:29.816] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:27:29.817] <TB1>     INFO:    ----------------------------------------------------------------------
[09:27:29.818] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:27:30.162] <TB1>     INFO: Expecting 41600 events.
[09:27:34.267] <TB1>     INFO: 41600 events read in total (3390ms).
[09:27:34.267] <TB1>     INFO: Test took 4449ms.
[09:27:34.275] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:34.275] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[09:27:34.276] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[09:27:34.653] <TB1>     INFO: PixTestAlive::aliveTest() done
[09:27:34.653] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    2    0    0    0    0    0    0    0    0    0    0
[09:27:34.653] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    2    0    0    0    0    0    0    0    0    0    0
[09:27:34.657] <TB1>     INFO:    ----------------------------------------------------------------------
[09:27:34.657] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:27:34.657] <TB1>     INFO:    ----------------------------------------------------------------------
[09:27:34.659] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:27:35.005] <TB1>     INFO: Expecting 41600 events.
[09:27:37.987] <TB1>     INFO: 41600 events read in total (2267ms).
[09:27:37.987] <TB1>     INFO: Test took 3328ms.
[09:27:37.987] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:37.987] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[09:27:37.987] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[09:27:37.988] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[09:27:38.393] <TB1>     INFO: PixTestAlive::maskTest() done
[09:27:38.393] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:27:38.396] <TB1>     INFO:    ----------------------------------------------------------------------
[09:27:38.396] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:27:38.396] <TB1>     INFO:    ----------------------------------------------------------------------
[09:27:38.397] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:27:38.744] <TB1>     INFO: Expecting 41600 events.
[09:27:42.811] <TB1>     INFO: 41600 events read in total (3352ms).
[09:27:42.812] <TB1>     INFO: Test took 4415ms.
[09:27:42.819] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:42.819] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[09:27:42.820] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[09:27:43.192] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[09:27:43.192] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:27:43.192] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[09:27:43.193] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[09:27:43.203] <TB1>     INFO: ######################################################################
[09:27:43.203] <TB1>     INFO: PixTestTrim::doTest()
[09:27:43.203] <TB1>     INFO: ######################################################################
[09:27:43.206] <TB1>     INFO:    ----------------------------------------------------------------------
[09:27:43.206] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[09:27:43.206] <TB1>     INFO:    ----------------------------------------------------------------------
[09:27:43.285] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[09:27:43.285] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:27:43.313] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:27:43.313] <TB1>     INFO:     run 1 of 1
[09:27:43.313] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:27:43.657] <TB1>     INFO: Expecting 5025280 events.
[09:28:29.145] <TB1>     INFO: 1408456 events read in total (44773ms).
[09:29:13.628] <TB1>     INFO: 2802280 events read in total (89256ms).
[09:29:57.946] <TB1>     INFO: 4206208 events read in total (133575ms).
[09:30:24.032] <TB1>     INFO: 5025280 events read in total (159660ms).
[09:30:24.084] <TB1>     INFO: Test took 160771ms.
[09:30:24.145] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:30:24.262] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:30:25.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:30:26.992] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:30:28.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:30:29.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:30:31.072] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:30:32.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:30:33.763] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:30:35.068] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:30:36.405] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:30:37.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:30:39.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:30:40.560] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:30:41.905] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:30:43.244] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:30:44.582] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:30:45.913] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235245568
[09:30:45.916] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.2685 minThrLimit = 83.2609 minThrNLimit = 102.867 -> result = 83.2685 -> 83
[09:30:45.916] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.252 minThrLimit = 102.209 minThrNLimit = 125.375 -> result = 102.252 -> 102
[09:30:45.917] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1251 minThrLimit = 99.1184 minThrNLimit = 126.571 -> result = 99.1251 -> 99
[09:30:45.917] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.1278 minThrLimit = 85.1158 minThrNLimit = 110.788 -> result = 85.1278 -> 85
[09:30:45.917] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.6393 minThrLimit = 85.5949 minThrNLimit = 107.302 -> result = 85.6393 -> 85
[09:30:45.918] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7783 minThrLimit = 89.7612 minThrNLimit = 113.015 -> result = 89.7783 -> 89
[09:30:45.918] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8128 minThrLimit = 89.741 minThrNLimit = 111.413 -> result = 89.8128 -> 89
[09:30:45.919] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6983 minThrLimit = 89.6959 minThrNLimit = 108.402 -> result = 89.6983 -> 89
[09:30:45.919] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2678 minThrLimit = 89.2418 minThrNLimit = 111.757 -> result = 89.2678 -> 89
[09:30:45.920] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.1521 minThrLimit = 93.149 minThrNLimit = 116.174 -> result = 93.1521 -> 93
[09:30:45.920] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1065 minThrLimit = 92.1055 minThrNLimit = 115.839 -> result = 92.1065 -> 92
[09:30:45.920] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.174 minThrLimit = 100.157 minThrNLimit = 124.615 -> result = 100.174 -> 100
[09:30:45.921] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8858 minThrLimit = 93.8792 minThrNLimit = 114.691 -> result = 93.8858 -> 93
[09:30:45.921] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0251 minThrLimit = 90.987 minThrNLimit = 111.099 -> result = 91.0251 -> 91
[09:30:45.922] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.3221 minThrLimit = 85.2874 minThrNLimit = 109.356 -> result = 85.3221 -> 85
[09:30:45.922] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.1555 minThrLimit = 83.1444 minThrNLimit = 108.553 -> result = 83.1555 -> 83
[09:30:45.922] <TB1>     INFO: ROC 0 VthrComp = 83
[09:30:45.922] <TB1>     INFO: ROC 1 VthrComp = 102
[09:30:45.922] <TB1>     INFO: ROC 2 VthrComp = 99
[09:30:45.922] <TB1>     INFO: ROC 3 VthrComp = 85
[09:30:45.923] <TB1>     INFO: ROC 4 VthrComp = 85
[09:30:45.923] <TB1>     INFO: ROC 5 VthrComp = 89
[09:30:45.923] <TB1>     INFO: ROC 6 VthrComp = 89
[09:30:45.923] <TB1>     INFO: ROC 7 VthrComp = 89
[09:30:45.923] <TB1>     INFO: ROC 8 VthrComp = 89
[09:30:45.923] <TB1>     INFO: ROC 9 VthrComp = 93
[09:30:45.923] <TB1>     INFO: ROC 10 VthrComp = 92
[09:30:45.923] <TB1>     INFO: ROC 11 VthrComp = 100
[09:30:45.923] <TB1>     INFO: ROC 12 VthrComp = 93
[09:30:45.923] <TB1>     INFO: ROC 13 VthrComp = 91
[09:30:45.924] <TB1>     INFO: ROC 14 VthrComp = 85
[09:30:45.924] <TB1>     INFO: ROC 15 VthrComp = 83
[09:30:45.924] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[09:30:45.924] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:30:45.943] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:30:45.943] <TB1>     INFO:     run 1 of 1
[09:30:45.943] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:30:46.285] <TB1>     INFO: Expecting 5025280 events.
[09:31:22.259] <TB1>     INFO: 886592 events read in total (35254ms).
[09:31:57.619] <TB1>     INFO: 1771168 events read in total (70614ms).
[09:32:33.696] <TB1>     INFO: 2654512 events read in total (106691ms).
[09:33:08.836] <TB1>     INFO: 3528832 events read in total (141831ms).
[09:33:43.510] <TB1>     INFO: 4398064 events read in total (176505ms).
[09:34:09.101] <TB1>     INFO: 5025280 events read in total (202096ms).
[09:34:09.177] <TB1>     INFO: Test took 203234ms.
[09:34:09.356] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:34:09.723] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:34:11.317] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:34:12.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:34:14.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:34:16.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:34:17.809] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:34:19.410] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:34:21.018] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:34:22.644] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:34:24.256] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:34:25.863] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:34:27.470] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:34:29.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:34:30.696] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:34:32.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:34:33.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:34:35.514] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278667264
[09:34:35.518] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.3599 for pixel 6/8 mean/min/max = 44.6444/32.7504/56.5384
[09:34:35.518] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.1809 for pixel 11/7 mean/min/max = 46.3715/32.5316/60.2113
[09:34:35.519] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.0592 for pixel 0/2 mean/min/max = 44.4644/31.3797/57.5492
[09:34:35.519] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.2454 for pixel 21/4 mean/min/max = 43.7566/32.201/55.3123
[09:34:35.520] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.1461 for pixel 22/7 mean/min/max = 44.4063/32.6601/56.1525
[09:34:35.520] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.1075 for pixel 21/11 mean/min/max = 45.8092/34.4303/57.1881
[09:34:35.520] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.6982 for pixel 0/23 mean/min/max = 45.4674/34.2087/56.726
[09:34:35.521] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.4006 for pixel 50/0 mean/min/max = 46.6088/34.8168/58.4008
[09:34:35.521] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.5698 for pixel 0/40 mean/min/max = 45.5599/33.4854/57.6344
[09:34:35.522] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.7069 for pixel 22/15 mean/min/max = 45.6887/32.6445/58.733
[09:34:35.522] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.5864 for pixel 0/39 mean/min/max = 45.0499/33.2959/56.8039
[09:34:35.522] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.239 for pixel 12/71 mean/min/max = 44.075/31.8763/56.2737
[09:34:35.523] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.3207 for pixel 2/14 mean/min/max = 44.6895/33.6099/55.7691
[09:34:35.523] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 60.0582 for pixel 23/0 mean/min/max = 46.4004/32.6572/60.1436
[09:34:35.523] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.8345 for pixel 13/20 mean/min/max = 45.0587/32.2076/57.9097
[09:34:35.524] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 53.6297 for pixel 51/7 mean/min/max = 42.914/31.9847/53.8434
[09:34:35.524] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[09:34:35.656] <TB1>     INFO: Expecting 411648 events.
[09:34:43.093] <TB1>     INFO: 411648 events read in total (6722ms).
[09:34:43.100] <TB1>     INFO: Expecting 411648 events.
[09:34:50.672] <TB1>     INFO: 411648 events read in total (6901ms).
[09:34:50.682] <TB1>     INFO: Expecting 411648 events.
[09:34:58.266] <TB1>     INFO: 411648 events read in total (6922ms).
[09:34:58.277] <TB1>     INFO: Expecting 411648 events.
[09:35:05.906] <TB1>     INFO: 411648 events read in total (6969ms).
[09:35:05.919] <TB1>     INFO: Expecting 411648 events.
[09:35:13.476] <TB1>     INFO: 411648 events read in total (6900ms).
[09:35:13.492] <TB1>     INFO: Expecting 411648 events.
[09:35:21.078] <TB1>     INFO: 411648 events read in total (6926ms).
[09:35:21.096] <TB1>     INFO: Expecting 411648 events.
[09:35:28.640] <TB1>     INFO: 411648 events read in total (6888ms).
[09:35:28.661] <TB1>     INFO: Expecting 411648 events.
[09:35:36.195] <TB1>     INFO: 411648 events read in total (6878ms).
[09:35:36.219] <TB1>     INFO: Expecting 411648 events.
[09:35:43.790] <TB1>     INFO: 411648 events read in total (6916ms).
[09:35:43.816] <TB1>     INFO: Expecting 411648 events.
[09:35:51.394] <TB1>     INFO: 411648 events read in total (6929ms).
[09:35:51.422] <TB1>     INFO: Expecting 411648 events.
[09:35:58.989] <TB1>     INFO: 411648 events read in total (6920ms).
[09:35:59.018] <TB1>     INFO: Expecting 411648 events.
[09:36:06.603] <TB1>     INFO: 411648 events read in total (6937ms).
[09:36:06.635] <TB1>     INFO: Expecting 411648 events.
[09:36:14.261] <TB1>     INFO: 411648 events read in total (6985ms).
[09:36:14.294] <TB1>     INFO: Expecting 411648 events.
[09:36:21.894] <TB1>     INFO: 411648 events read in total (6959ms).
[09:36:21.930] <TB1>     INFO: Expecting 411648 events.
[09:36:29.541] <TB1>     INFO: 411648 events read in total (6976ms).
[09:36:29.580] <TB1>     INFO: Expecting 411648 events.
[09:36:37.187] <TB1>     INFO: 411648 events read in total (6977ms).
[09:36:37.229] <TB1>     INFO: Test took 121705ms.
[09:36:37.730] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1944 < 35 for itrim = 91; old thr = 34.587 ... break
[09:36:37.766] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3674 < 35 for itrim = 117; old thr = 33.2651 ... break
[09:36:37.800] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9335 < 35 for itrim = 102; old thr = 33.391 ... break
[09:36:37.845] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1142 < 35 for itrim = 96; old thr = 34.3526 ... break
[09:36:37.880] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8461 < 35 for itrim = 88; old thr = 34.0408 ... break
[09:36:37.912] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1064 < 35 for itrim = 91; old thr = 34.8742 ... break
[09:36:37.943] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6624 < 35 for itrim = 94; old thr = 34.076 ... break
[09:36:37.974] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1581 < 35 for itrim = 94; old thr = 33.9793 ... break
[09:36:38.002] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0834 < 35 for itrim+1 = 87; old thr = 34.8372 ... break
[09:36:38.042] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8865 < 35 for itrim+1 = 103; old thr = 34.5649 ... break
[09:36:38.071] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2573 < 35 for itrim+1 = 97; old thr = 34.9344 ... break
[09:36:38.116] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6778 < 35 for itrim = 111; old thr = 34.089 ... break
[09:36:38.156] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1627 < 35 for itrim = 97; old thr = 34.5875 ... break
[09:36:38.196] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1896 < 35 for itrim = 112; old thr = 34.6262 ... break
[09:36:38.244] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2885 < 35 for itrim+1 = 115; old thr = 34.7164 ... break
[09:36:38.292] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2659 < 35 for itrim+1 = 86; old thr = 34.7545 ... break
[09:36:38.372] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[09:36:38.383] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:36:38.383] <TB1>     INFO:     run 1 of 1
[09:36:38.383] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:36:38.727] <TB1>     INFO: Expecting 5025280 events.
[09:37:14.348] <TB1>     INFO: 871896 events read in total (34906ms).
[09:37:49.448] <TB1>     INFO: 1741616 events read in total (70006ms).
[09:38:24.422] <TB1>     INFO: 2610472 events read in total (104980ms).
[09:38:59.572] <TB1>     INFO: 3469504 events read in total (140130ms).
[09:39:34.474] <TB1>     INFO: 4323424 events read in total (175033ms).
[09:40:03.438] <TB1>     INFO: 5025280 events read in total (203996ms).
[09:40:03.523] <TB1>     INFO: Test took 205141ms.
[09:40:03.722] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:40:04.153] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:40:05.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:40:07.478] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:40:09.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:40:10.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:40:12.107] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:40:13.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:40:15.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:40:16.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:40:18.374] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:40:19.928] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:40:21.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:40:23.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:40:24.676] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:40:26.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:40:27.832] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:40:29.352] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254767104
[09:40:29.354] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.484523 .. 49.357367
[09:40:29.431] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 59 (-1/-1) hits flags = 528 (plus default)
[09:40:29.442] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:40:29.442] <TB1>     INFO:     run 1 of 1
[09:40:29.442] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:40:29.790] <TB1>     INFO: Expecting 1963520 events.
[09:41:11.561] <TB1>     INFO: 1166248 events read in total (41056ms).
[09:41:40.094] <TB1>     INFO: 1963520 events read in total (69589ms).
[09:41:40.122] <TB1>     INFO: Test took 70682ms.
[09:41:40.169] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:41:40.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:41:41.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:41:42.252] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:41:43.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:41:44.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:41:45.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:41:46.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:41:47.247] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:41:48.240] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:41:49.240] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:41:50.236] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:41:51.244] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:41:52.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:41:53.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:41:54.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:41:55.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:41:56.280] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310730752
[09:41:56.364] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.780070 .. 44.895798
[09:41:56.439] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[09:41:56.450] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:41:56.450] <TB1>     INFO:     run 1 of 1
[09:41:56.450] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:41:56.793] <TB1>     INFO: Expecting 1630720 events.
[09:42:38.221] <TB1>     INFO: 1170416 events read in total (40714ms).
[09:42:54.475] <TB1>     INFO: 1630720 events read in total (56968ms).
[09:42:54.494] <TB1>     INFO: Test took 58045ms.
[09:42:54.530] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:42:54.602] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:42:55.563] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:42:56.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:42:57.479] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:42:58.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:42:59.417] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:43:00.392] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:43:01.357] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:43:02.325] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:43:03.291] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:43:04.251] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:43:05.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:43:06.187] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:43:07.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:43:08.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:43:09.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:43:10.103] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 328159232
[09:43:10.232] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.322757 .. 42.063327
[09:43:10.338] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[09:43:10.350] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:43:10.350] <TB1>     INFO:     run 1 of 1
[09:43:10.350] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:43:10.705] <TB1>     INFO: Expecting 1397760 events.
[09:43:52.229] <TB1>     INFO: 1155096 events read in total (40809ms).
[09:44:01.226] <TB1>     INFO: 1397760 events read in total (49806ms).
[09:44:01.242] <TB1>     INFO: Test took 50893ms.
[09:44:01.274] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:44:01.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:44:02.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:44:03.226] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:44:04.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:44:05.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:44:06.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:44:06.998] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:44:07.941] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:44:08.881] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:44:09.821] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:44:10.760] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:44:11.702] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:44:12.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:44:13.581] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:44:14.529] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:44:15.470] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:44:16.453] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 333676544
[09:44:16.537] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.562054 .. 41.911245
[09:44:16.612] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[09:44:16.623] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:44:16.623] <TB1>     INFO:     run 1 of 1
[09:44:16.623] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:44:16.970] <TB1>     INFO: Expecting 1264640 events.
[09:44:57.471] <TB1>     INFO: 1139560 events read in total (39786ms).
[09:45:02.321] <TB1>     INFO: 1264640 events read in total (44636ms).
[09:45:02.339] <TB1>     INFO: Test took 45717ms.
[09:45:02.372] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:45:02.432] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:45:03.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:45:04.285] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:45:05.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:45:06.151] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:45:07.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:45:08.007] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:45:08.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:45:09.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:45:10.788] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:45:11.717] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:45:12.644] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:45:13.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:45:14.502] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:45:15.444] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:45:16.377] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:45:17.332] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 344301568
[09:45:17.424] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[09:45:17.425] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[09:45:17.440] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:45:17.440] <TB1>     INFO:     run 1 of 1
[09:45:17.440] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:45:17.784] <TB1>     INFO: Expecting 1364480 events.
[09:45:57.696] <TB1>     INFO: 1076024 events read in total (39197ms).
[09:46:08.753] <TB1>     INFO: 1364480 events read in total (50254ms).
[09:46:08.770] <TB1>     INFO: Test took 51331ms.
[09:46:08.806] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:46:08.889] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:46:09.922] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:46:10.944] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:46:11.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:46:12.992] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:46:14.022] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:46:15.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:46:16.088] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:46:17.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:46:18.154] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:46:19.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:46:20.204] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:46:21.224] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:46:22.244] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:46:23.262] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:46:24.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:46:25.313] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354246656
[09:46:25.346] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C0.dat
[09:46:25.346] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C1.dat
[09:46:25.346] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C2.dat
[09:46:25.346] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C3.dat
[09:46:25.346] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C4.dat
[09:46:25.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C5.dat
[09:46:25.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C6.dat
[09:46:25.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C7.dat
[09:46:25.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C8.dat
[09:46:25.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C9.dat
[09:46:25.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C10.dat
[09:46:25.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C11.dat
[09:46:25.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C12.dat
[09:46:25.347] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C13.dat
[09:46:25.348] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C14.dat
[09:46:25.348] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C15.dat
[09:46:25.348] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C0.dat
[09:46:25.356] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C1.dat
[09:46:25.363] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C2.dat
[09:46:25.370] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C3.dat
[09:46:25.376] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C4.dat
[09:46:25.383] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C5.dat
[09:46:25.390] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C6.dat
[09:46:25.397] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C7.dat
[09:46:25.404] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C8.dat
[09:46:25.411] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C9.dat
[09:46:25.418] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C10.dat
[09:46:25.425] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C11.dat
[09:46:25.431] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C12.dat
[09:46:25.438] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C13.dat
[09:46:25.445] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C14.dat
[09:46:25.452] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C15.dat
[09:46:25.459] <TB1>     INFO: PixTestTrim::trimTest() done
[09:46:25.459] <TB1>     INFO: vtrim:      91 117 102  96  88  91  94  94  87 103  97 111  97 112 115  86 
[09:46:25.459] <TB1>     INFO: vthrcomp:   83 102  99  85  85  89  89  89  89  93  92 100  93  91  85  83 
[09:46:25.459] <TB1>     INFO: vcal mean:  35.05  35.03  35.00  35.02  35.02  35.02  35.00  34.99  35.03  34.91  35.04  34.94  35.00  35.05  35.01  35.04 
[09:46:25.459] <TB1>     INFO: vcal RMS:    0.82   0.89   0.81   0.81   0.81   1.11   0.79   0.83   0.81   0.82   0.82   0.83   0.84   0.87   0.84   0.76 
[09:46:25.459] <TB1>     INFO: bits mean:   9.74   9.38   9.46  10.48   9.85   9.28   9.00   8.73   8.71   9.25   9.21  10.23   9.74   9.26   9.93  10.24 
[09:46:25.459] <TB1>     INFO: bits RMS:    2.66   2.69   2.94   2.37   2.57   2.53   2.66   2.62   2.91   2.73   2.69   2.46   2.40   2.66   2.53   2.57 
[09:46:25.470] <TB1>     INFO:    ----------------------------------------------------------------------
[09:46:25.470] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[09:46:25.470] <TB1>     INFO:    ----------------------------------------------------------------------
[09:46:25.472] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[09:46:25.472] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[09:46:25.482] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:46:25.482] <TB1>     INFO:     run 1 of 1
[09:46:25.482] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:46:25.827] <TB1>     INFO: Expecting 4160000 events.
[09:47:12.728] <TB1>     INFO: 1127580 events read in total (46186ms).
[09:47:58.367] <TB1>     INFO: 2243935 events read in total (91826ms).
[09:48:43.835] <TB1>     INFO: 3347785 events read in total (137294ms).
[09:49:17.466] <TB1>     INFO: 4160000 events read in total (170924ms).
[09:49:17.542] <TB1>     INFO: Test took 172061ms.
[09:49:17.686] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:49:17.983] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:49:20.025] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:49:22.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:49:24.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:49:26.074] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:49:28.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:49:30.291] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:49:32.335] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:49:34.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:49:36.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:49:38.136] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:49:40.072] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:49:42.044] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:49:44.007] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:49:45.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:49:47.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:49:49.914] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334041088
[09:49:49.915] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[09:49:49.989] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[09:49:49.989] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[09:49:50.000] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:49:50.001] <TB1>     INFO:     run 1 of 1
[09:49:50.001] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:49:50.343] <TB1>     INFO: Expecting 3473600 events.
[09:50:38.125] <TB1>     INFO: 1187195 events read in total (47067ms).
[09:51:24.916] <TB1>     INFO: 2355505 events read in total (93858ms).
[09:52:09.835] <TB1>     INFO: 3473600 events read in total (138777ms).
[09:52:09.893] <TB1>     INFO: Test took 139893ms.
[09:52:09.992] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:52:10.195] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:52:11.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:52:13.593] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:52:15.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:52:17.004] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:52:18.731] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:52:20.442] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:52:22.165] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:52:23.883] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:52:25.589] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:52:27.281] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:52:28.000] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:52:30.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:52:32.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:52:34.088] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:52:35.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:52:37.552] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 383451136
[09:52:37.553] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[09:52:37.626] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[09:52:37.626] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[09:52:37.637] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:52:37.637] <TB1>     INFO:     run 1 of 1
[09:52:37.637] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:52:37.981] <TB1>     INFO: Expecting 3224000 events.
[09:53:26.834] <TB1>     INFO: 1240805 events read in total (48138ms).
[09:54:14.712] <TB1>     INFO: 2454395 events read in total (96016ms).
[09:54:45.280] <TB1>     INFO: 3224000 events read in total (126584ms).
[09:54:45.318] <TB1>     INFO: Test took 127681ms.
[09:54:45.398] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:54:45.557] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:54:47.204] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:54:48.775] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:54:50.380] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:54:52.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:54:53.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:54:55.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:54:56.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:54:58.538] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:55:00.182] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:55:01.781] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:55:03.409] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:55:04.987] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:55:06.602] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:55:08.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:55:09.846] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:55:11.532] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 383483904
[09:55:11.533] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[09:55:11.608] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[09:55:11.608] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[09:55:11.620] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:55:11.620] <TB1>     INFO:     run 1 of 1
[09:55:11.620] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:55:11.967] <TB1>     INFO: Expecting 3224000 events.
[09:55:59.832] <TB1>     INFO: 1239860 events read in total (47150ms).
[09:56:47.550] <TB1>     INFO: 2452065 events read in total (94868ms).
[09:57:18.114] <TB1>     INFO: 3224000 events read in total (125432ms).
[09:57:18.152] <TB1>     INFO: Test took 126532ms.
[09:57:18.231] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:57:18.402] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:57:20.047] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:57:21.619] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:57:23.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:57:24.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:57:26.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:57:28.156] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:57:29.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:57:31.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:57:33.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:57:34.946] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:57:36.606] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:57:38.289] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:57:40.013] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:57:41.727] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:57:43.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:57:45.312] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 383483904
[09:57:45.312] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[09:57:45.388] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[09:57:45.388] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[09:57:45.400] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:57:45.400] <TB1>     INFO:     run 1 of 1
[09:57:45.400] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:57:45.744] <TB1>     INFO: Expecting 3224000 events.
[09:58:34.966] <TB1>     INFO: 1238955 events read in total (48507ms).
[09:59:22.636] <TB1>     INFO: 2450325 events read in total (96177ms).
[09:59:53.621] <TB1>     INFO: 3224000 events read in total (127162ms).
[09:59:53.662] <TB1>     INFO: Test took 128264ms.
[09:59:53.752] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:59:53.926] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:59:55.586] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:59:57.168] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:59:58.781] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:00:00.448] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:00:02.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:00:03.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:00:05.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:00:06.980] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:00:08.607] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:00:10.206] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:00:11.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:00:13.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:00:15.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:00:16.630] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:00:18.269] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:00:19.934] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 383483904
[10:00:19.935] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.18962, thr difference RMS: 1.18973
[10:00:19.935] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.8914, thr difference RMS: 1.34104
[10:00:19.936] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.12512, thr difference RMS: 1.57697
[10:00:19.936] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.61465, thr difference RMS: 1.23975
[10:00:19.936] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.9422, thr difference RMS: 1.34103
[10:00:19.936] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.87086, thr difference RMS: 1.54914
[10:00:19.937] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.11736, thr difference RMS: 1.61706
[10:00:19.937] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.45968, thr difference RMS: 1.67516
[10:00:19.937] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.01585, thr difference RMS: 1.69042
[10:00:19.937] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.35562, thr difference RMS: 1.68153
[10:00:19.938] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.39372, thr difference RMS: 1.57815
[10:00:19.938] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.96536, thr difference RMS: 1.72975
[10:00:19.938] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.59849, thr difference RMS: 1.64337
[10:00:19.938] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.20004, thr difference RMS: 1.64095
[10:00:19.939] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.62798, thr difference RMS: 1.28978
[10:00:19.939] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.18391, thr difference RMS: 1.21527
[10:00:19.939] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.18832, thr difference RMS: 1.15675
[10:00:19.939] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.86163, thr difference RMS: 1.32228
[10:00:19.939] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.09174, thr difference RMS: 1.56783
[10:00:19.940] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.74515, thr difference RMS: 1.25261
[10:00:19.940] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.96356, thr difference RMS: 1.33521
[10:00:19.940] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.99236, thr difference RMS: 1.56151
[10:00:19.940] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.04819, thr difference RMS: 1.60826
[10:00:19.941] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.46378, thr difference RMS: 1.68606
[10:00:19.941] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.12799, thr difference RMS: 1.68371
[10:00:19.941] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.25513, thr difference RMS: 1.67644
[10:00:19.941] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.34332, thr difference RMS: 1.58146
[10:00:19.942] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.94357, thr difference RMS: 1.7376
[10:00:19.942] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.53827, thr difference RMS: 1.6347
[10:00:19.942] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.03712, thr difference RMS: 1.64445
[10:00:19.942] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.49912, thr difference RMS: 1.27987
[10:00:19.942] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.22483, thr difference RMS: 1.22507
[10:00:19.943] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.33335, thr difference RMS: 1.15703
[10:00:19.943] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.95175, thr difference RMS: 1.3551
[10:00:19.943] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.27048, thr difference RMS: 1.56925
[10:00:19.943] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.0312, thr difference RMS: 1.22581
[10:00:19.944] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.1201, thr difference RMS: 1.3273
[10:00:19.944] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.2231, thr difference RMS: 1.54404
[10:00:19.944] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.11366, thr difference RMS: 1.62684
[10:00:19.944] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.59754, thr difference RMS: 1.67163
[10:00:19.945] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.25619, thr difference RMS: 1.69089
[10:00:19.945] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.22064, thr difference RMS: 1.64948
[10:00:19.945] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.43044, thr difference RMS: 1.5664
[10:00:19.945] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.01741, thr difference RMS: 1.75633
[10:00:19.946] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.72639, thr difference RMS: 1.63006
[10:00:19.946] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.91611, thr difference RMS: 1.64912
[10:00:19.946] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.54986, thr difference RMS: 1.29496
[10:00:19.946] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.32923, thr difference RMS: 1.20093
[10:00:19.946] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.42234, thr difference RMS: 1.16847
[10:00:19.947] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.0859, thr difference RMS: 1.36837
[10:00:19.947] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.37594, thr difference RMS: 1.56188
[10:00:19.947] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.2232, thr difference RMS: 1.21332
[10:00:19.947] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.2159, thr difference RMS: 1.30837
[10:00:19.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.3695, thr difference RMS: 1.51899
[10:00:19.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.22159, thr difference RMS: 1.59893
[10:00:19.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.61513, thr difference RMS: 1.68964
[10:00:19.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.27156, thr difference RMS: 1.68333
[10:00:19.949] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.22716, thr difference RMS: 1.65695
[10:00:19.949] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.50174, thr difference RMS: 1.54942
[10:00:19.949] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.13399, thr difference RMS: 1.75418
[10:00:19.949] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.79943, thr difference RMS: 1.62735
[10:00:19.949] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.74059, thr difference RMS: 1.63521
[10:00:19.950] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.55173, thr difference RMS: 1.28966
[10:00:19.950] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.44286, thr difference RMS: 1.1967
[10:00:20.055] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[10:00:20.058] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1956 seconds
[10:00:20.059] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[10:00:20.772] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[10:00:20.772] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[10:00:20.775] <TB1>     INFO: ######################################################################
[10:00:20.775] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[10:00:20.775] <TB1>     INFO: ######################################################################
[10:00:20.775] <TB1>     INFO:    ----------------------------------------------------------------------
[10:00:20.775] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[10:00:20.775] <TB1>     INFO:    ----------------------------------------------------------------------
[10:00:20.775] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[10:00:20.787] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[10:00:20.787] <TB1>     INFO:     run 1 of 1
[10:00:20.788] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:00:21.131] <TB1>     INFO: Expecting 59072000 events.
[10:00:50.174] <TB1>     INFO: 1072800 events read in total (28329ms).
[10:01:18.590] <TB1>     INFO: 2141000 events read in total (56745ms).
[10:01:46.806] <TB1>     INFO: 3209000 events read in total (84961ms).
[10:02:14.483] <TB1>     INFO: 4281600 events read in total (112638ms).
[10:02:43.008] <TB1>     INFO: 5350200 events read in total (141163ms).
[10:03:11.700] <TB1>     INFO: 6418400 events read in total (169855ms).
[10:03:40.294] <TB1>     INFO: 7490200 events read in total (198449ms).
[10:04:08.748] <TB1>     INFO: 8558400 events read in total (226903ms).
[10:04:37.210] <TB1>     INFO: 9627000 events read in total (255365ms).
[10:05:05.596] <TB1>     INFO: 10700200 events read in total (283751ms).
[10:05:34.069] <TB1>     INFO: 11768800 events read in total (312224ms).
[10:06:02.351] <TB1>     INFO: 12836600 events read in total (340506ms).
[10:06:30.842] <TB1>     INFO: 13908800 events read in total (368997ms).
[10:06:59.406] <TB1>     INFO: 14977800 events read in total (397561ms).
[10:07:27.790] <TB1>     INFO: 16048200 events read in total (425945ms).
[10:07:56.513] <TB1>     INFO: 17120000 events read in total (454668ms).
[10:08:25.055] <TB1>     INFO: 18188000 events read in total (483210ms).
[10:08:53.821] <TB1>     INFO: 19257400 events read in total (511976ms).
[10:09:22.447] <TB1>     INFO: 20328600 events read in total (540602ms).
[10:09:50.944] <TB1>     INFO: 21397200 events read in total (569099ms).
[10:10:19.368] <TB1>     INFO: 22467800 events read in total (597523ms).
[10:10:47.706] <TB1>     INFO: 23538000 events read in total (625861ms).
[10:11:16.019] <TB1>     INFO: 24606400 events read in total (654174ms).
[10:11:44.418] <TB1>     INFO: 25676200 events read in total (682573ms).
[10:12:12.914] <TB1>     INFO: 26747600 events read in total (711069ms).
[10:12:41.440] <TB1>     INFO: 27816200 events read in total (739595ms).
[10:13:10.046] <TB1>     INFO: 28886800 events read in total (768201ms).
[10:13:38.629] <TB1>     INFO: 29956600 events read in total (796784ms).
[10:14:07.323] <TB1>     INFO: 31025400 events read in total (825478ms).
[10:14:35.883] <TB1>     INFO: 32096800 events read in total (854038ms).
[10:15:04.474] <TB1>     INFO: 33166400 events read in total (882629ms).
[10:15:32.913] <TB1>     INFO: 34234800 events read in total (911068ms).
[10:16:01.335] <TB1>     INFO: 35305000 events read in total (939490ms).
[10:16:29.688] <TB1>     INFO: 36375600 events read in total (967843ms).
[10:16:58.128] <TB1>     INFO: 37444000 events read in total (996283ms).
[10:17:26.559] <TB1>     INFO: 38514000 events read in total (1024714ms).
[10:17:55.259] <TB1>     INFO: 39584400 events read in total (1053414ms).
[10:18:23.819] <TB1>     INFO: 40652400 events read in total (1081974ms).
[10:18:52.194] <TB1>     INFO: 41721400 events read in total (1110349ms).
[10:19:20.611] <TB1>     INFO: 42792600 events read in total (1138766ms).
[10:19:49.122] <TB1>     INFO: 43860800 events read in total (1167277ms).
[10:20:17.604] <TB1>     INFO: 44928800 events read in total (1195759ms).
[10:20:46.210] <TB1>     INFO: 46000600 events read in total (1224365ms).
[10:21:14.757] <TB1>     INFO: 47068800 events read in total (1252912ms).
[10:21:43.276] <TB1>     INFO: 48137000 events read in total (1281431ms).
[10:22:11.885] <TB1>     INFO: 49208200 events read in total (1310040ms).
[10:22:40.395] <TB1>     INFO: 50276000 events read in total (1338550ms).
[10:23:08.865] <TB1>     INFO: 51343600 events read in total (1367020ms).
[10:23:37.321] <TB1>     INFO: 52411800 events read in total (1395476ms).
[10:24:05.730] <TB1>     INFO: 53483600 events read in total (1423885ms).
[10:24:34.086] <TB1>     INFO: 54551800 events read in total (1452241ms).
[10:25:02.473] <TB1>     INFO: 55619400 events read in total (1480628ms).
[10:25:30.974] <TB1>     INFO: 56687800 events read in total (1509129ms).
[10:25:59.632] <TB1>     INFO: 57759000 events read in total (1537787ms).
[10:26:28.027] <TB1>     INFO: 58828200 events read in total (1566182ms).
[10:26:34.773] <TB1>     INFO: 59072000 events read in total (1572928ms).
[10:26:34.794] <TB1>     INFO: Test took 1574006ms.
[10:26:34.851] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:26:34.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:26:34.987] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:36.182] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:26:36.182] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:37.363] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:26:37.364] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:38.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:26:38.526] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:39.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:26:39.700] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:40.861] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:26:40.861] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:42.005] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:26:42.006] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:43.157] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:26:43.158] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:44.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:26:44.331] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:45.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:26:45.519] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:46.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:26:46.688] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:47.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:26:47.862] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:49.053] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:26:49.053] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:50.237] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:26:50.238] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:51.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:26:51.428] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:52.604] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:26:52.604] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:53.779] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 491151360
[10:26:53.818] <TB1>     INFO: PixTestScurves::scurves() done 
[10:26:53.818] <TB1>     INFO: Vcal mean:  35.09  35.07  35.07  35.04  35.08  35.10  35.04  35.11  35.11  35.14  35.09  35.02  35.04  35.08  35.05  35.12 
[10:26:53.818] <TB1>     INFO: Vcal RMS:    0.69   0.78   0.69   0.71   0.67   1.01   0.63   0.68   0.69   0.70   0.67   0.71   0.71   0.74   0.73   0.62 
[10:26:53.818] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[10:26:53.892] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[10:26:53.892] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[10:26:53.892] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[10:26:53.892] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[10:26:53.892] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[10:26:53.892] <TB1>     INFO: ######################################################################
[10:26:53.892] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[10:26:53.892] <TB1>     INFO: ######################################################################
[10:26:53.896] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:26:54.247] <TB1>     INFO: Expecting 41600 events.
[10:26:58.328] <TB1>     INFO: 41600 events read in total (3354ms).
[10:26:58.328] <TB1>     INFO: Test took 4432ms.
[10:26:58.336] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:26:58.336] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[10:26:58.336] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:26:58.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 45, 78] has eff 0/10
[10:26:58.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 45, 78]
[10:26:58.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 51, 79] has eff 0/10
[10:26:58.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 51, 79]
[10:26:58.346] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[10:26:58.346] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[10:26:58.346] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[10:26:58.346] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[10:26:58.684] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:26:59.027] <TB1>     INFO: Expecting 41600 events.
[10:27:03.165] <TB1>     INFO: 41600 events read in total (3423ms).
[10:27:03.166] <TB1>     INFO: Test took 4482ms.
[10:27:03.173] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:27:03.174] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[10:27:03.174] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[10:27:03.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.177
[10:27:03.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 177
[10:27:03.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.852
[10:27:03.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,7] phvalue 185
[10:27:03.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.152
[10:27:03.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 182
[10:27:03.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.956
[10:27:03.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 195
[10:27:03.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.44
[10:27:03.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[10:27:03.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.583
[10:27:03.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[10:27:03.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.319
[10:27:03.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 179
[10:27:03.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.579
[10:27:03.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[10:27:03.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.126
[10:27:03.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[10:27:03.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.62
[10:27:03.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 174
[10:27:03.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.046
[10:27:03.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[10:27:03.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.721
[10:27:03.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[10:27:03.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.908
[10:27:03.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 187
[10:27:03.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.107
[10:27:03.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[10:27:03.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.245
[10:27:03.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[10:27:03.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.358
[10:27:03.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 163
[10:27:03.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[10:27:03.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[10:27:03.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[10:27:03.271] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:27:03.617] <TB1>     INFO: Expecting 41600 events.
[10:27:07.734] <TB1>     INFO: 41600 events read in total (3402ms).
[10:27:07.735] <TB1>     INFO: Test took 4464ms.
[10:27:07.743] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:27:07.743] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[10:27:07.743] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[10:27:07.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[10:27:07.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 15
[10:27:07.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9311
[10:27:07.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 75
[10:27:07.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.1969
[10:27:07.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 80
[10:27:07.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.8479
[10:27:07.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[10:27:07.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 101.542
[10:27:07.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,62] phvalue 102
[10:27:07.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9193
[10:27:07.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[10:27:07.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.8285
[10:27:07.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 70
[10:27:07.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9803
[10:27:07.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 76
[10:27:07.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.4349
[10:27:07.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 88
[10:27:07.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7904
[10:27:07.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 74
[10:27:07.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.4355
[10:27:07.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 71
[10:27:07.751] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.1815
[10:27:07.751] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 60
[10:27:07.751] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.1155
[10:27:07.751] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 65
[10:27:07.751] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.4343
[10:27:07.751] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 92
[10:27:07.751] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.3301
[10:27:07.751] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 81
[10:27:07.751] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.4649
[10:27:07.751] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 61
[10:27:07.751] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.3659
[10:27:07.751] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 53
[10:27:07.753] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[10:27:08.161] <TB1>     INFO: Expecting 2560 events.
[10:27:09.119] <TB1>     INFO: 2560 events read in total (244ms).
[10:27:09.119] <TB1>     INFO: Test took 1367ms.
[10:27:09.120] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:27:09.120] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 1 1
[10:27:09.627] <TB1>     INFO: Expecting 2560 events.
[10:27:10.583] <TB1>     INFO: 2560 events read in total (241ms).
[10:27:10.584] <TB1>     INFO: Test took 1464ms.
[10:27:10.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:27:10.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 2 2
[10:27:11.091] <TB1>     INFO: Expecting 2560 events.
[10:27:12.049] <TB1>     INFO: 2560 events read in total (243ms).
[10:27:12.049] <TB1>     INFO: Test took 1465ms.
[10:27:12.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:27:12.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 62, 3 3
[10:27:12.557] <TB1>     INFO: Expecting 2560 events.
[10:27:13.515] <TB1>     INFO: 2560 events read in total (243ms).
[10:27:13.516] <TB1>     INFO: Test took 1466ms.
[10:27:13.516] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:27:13.516] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[10:27:14.023] <TB1>     INFO: Expecting 2560 events.
[10:27:14.979] <TB1>     INFO: 2560 events read in total (241ms).
[10:27:14.980] <TB1>     INFO: Test took 1463ms.
[10:27:14.982] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:27:14.982] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 5 5
[10:27:15.487] <TB1>     INFO: Expecting 2560 events.
[10:27:16.445] <TB1>     INFO: 2560 events read in total (242ms).
[10:27:16.445] <TB1>     INFO: Test took 1463ms.
[10:27:16.445] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:27:16.446] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 6 6
[10:27:16.953] <TB1>     INFO: Expecting 2560 events.
[10:27:17.910] <TB1>     INFO: 2560 events read in total (242ms).
[10:27:17.911] <TB1>     INFO: Test took 1465ms.
[10:27:17.912] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:27:17.912] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 7 7
[10:27:18.418] <TB1>     INFO: Expecting 2560 events.
[10:27:19.374] <TB1>     INFO: 2560 events read in total (242ms).
[10:27:19.374] <TB1>     INFO: Test took 1462ms.
[10:27:19.375] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:27:19.375] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 8 8
[10:27:19.882] <TB1>     INFO: Expecting 2560 events.
[10:27:20.838] <TB1>     INFO: 2560 events read in total (241ms).
[10:27:20.838] <TB1>     INFO: Test took 1463ms.
[10:27:20.839] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:27:20.839] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 9 9
[10:27:21.346] <TB1>     INFO: Expecting 2560 events.
[10:27:22.303] <TB1>     INFO: 2560 events read in total (242ms).
[10:27:22.303] <TB1>     INFO: Test took 1464ms.
[10:27:22.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:27:22.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 10 10
[10:27:22.811] <TB1>     INFO: Expecting 2560 events.
[10:27:23.768] <TB1>     INFO: 2560 events read in total (242ms).
[10:27:23.768] <TB1>     INFO: Test took 1464ms.
[10:27:23.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:27:23.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 11 11
[10:27:24.277] <TB1>     INFO: Expecting 2560 events.
[10:27:25.234] <TB1>     INFO: 2560 events read in total (243ms).
[10:27:25.235] <TB1>     INFO: Test took 1467ms.
[10:27:25.235] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:27:25.235] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 12 12
[10:27:25.743] <TB1>     INFO: Expecting 2560 events.
[10:27:26.699] <TB1>     INFO: 2560 events read in total (241ms).
[10:27:26.701] <TB1>     INFO: Test took 1466ms.
[10:27:26.701] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:27:26.701] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 13 13
[10:27:27.207] <TB1>     INFO: Expecting 2560 events.
[10:27:28.165] <TB1>     INFO: 2560 events read in total (243ms).
[10:27:28.165] <TB1>     INFO: Test took 1464ms.
[10:27:28.167] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:27:28.167] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 14 14
[10:27:28.673] <TB1>     INFO: Expecting 2560 events.
[10:27:29.629] <TB1>     INFO: 2560 events read in total (241ms).
[10:27:29.630] <TB1>     INFO: Test took 1463ms.
[10:27:29.630] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:27:29.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 15 15
[10:27:30.137] <TB1>     INFO: Expecting 2560 events.
[10:27:31.097] <TB1>     INFO: 2560 events read in total (245ms).
[10:27:31.097] <TB1>     INFO: Test took 1466ms.
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC3
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC10
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[10:27:31.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[10:27:31.100] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:27:31.606] <TB1>     INFO: Expecting 655360 events.
[10:27:43.324] <TB1>     INFO: 655360 events read in total (11003ms).
[10:27:43.335] <TB1>     INFO: Expecting 655360 events.
[10:27:55.019] <TB1>     INFO: 655360 events read in total (11116ms).
[10:27:55.034] <TB1>     INFO: Expecting 655360 events.
[10:28:06.693] <TB1>     INFO: 655360 events read in total (11089ms).
[10:28:06.713] <TB1>     INFO: Expecting 655360 events.
[10:28:18.308] <TB1>     INFO: 655360 events read in total (11040ms).
[10:28:18.332] <TB1>     INFO: Expecting 655360 events.
[10:28:29.852] <TB1>     INFO: 655360 events read in total (10961ms).
[10:28:29.880] <TB1>     INFO: Expecting 655360 events.
[10:28:41.345] <TB1>     INFO: 655360 events read in total (10910ms).
[10:28:41.378] <TB1>     INFO: Expecting 655360 events.
[10:28:52.882] <TB1>     INFO: 655360 events read in total (10951ms).
[10:28:52.932] <TB1>     INFO: Expecting 655360 events.
[10:29:04.272] <TB1>     INFO: 655360 events read in total (10811ms).
[10:29:04.312] <TB1>     INFO: Expecting 655360 events.
[10:29:15.735] <TB1>     INFO: 655360 events read in total (10879ms).
[10:29:15.781] <TB1>     INFO: Expecting 655360 events.
[10:29:27.308] <TB1>     INFO: 655360 events read in total (10994ms).
[10:29:27.356] <TB1>     INFO: Expecting 655360 events.
[10:29:39.018] <TB1>     INFO: 655360 events read in total (11128ms).
[10:29:39.073] <TB1>     INFO: Expecting 655360 events.
[10:29:50.706] <TB1>     INFO: 655360 events read in total (11107ms).
[10:29:50.764] <TB1>     INFO: Expecting 655360 events.
[10:30:02.377] <TB1>     INFO: 655360 events read in total (11086ms).
[10:30:02.441] <TB1>     INFO: Expecting 655360 events.
[10:30:14.172] <TB1>     INFO: 655360 events read in total (11204ms).
[10:30:14.240] <TB1>     INFO: Expecting 655360 events.
[10:30:25.924] <TB1>     INFO: 655360 events read in total (11157ms).
[10:30:25.997] <TB1>     INFO: Expecting 655360 events.
[10:30:37.557] <TB1>     INFO: 655360 events read in total (11034ms).
[10:30:37.631] <TB1>     INFO: Test took 186531ms.
[10:30:37.725] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:30:38.032] <TB1>     INFO: Expecting 655360 events.
[10:30:49.791] <TB1>     INFO: 655360 events read in total (11044ms).
[10:30:49.802] <TB1>     INFO: Expecting 655360 events.
[10:31:01.281] <TB1>     INFO: 655360 events read in total (10916ms).
[10:31:01.297] <TB1>     INFO: Expecting 655360 events.
[10:31:12.900] <TB1>     INFO: 655360 events read in total (11036ms).
[10:31:12.920] <TB1>     INFO: Expecting 655360 events.
[10:31:24.489] <TB1>     INFO: 655360 events read in total (11008ms).
[10:31:24.513] <TB1>     INFO: Expecting 655360 events.
[10:31:36.030] <TB1>     INFO: 655360 events read in total (10967ms).
[10:31:36.058] <TB1>     INFO: Expecting 655360 events.
[10:31:47.695] <TB1>     INFO: 655360 events read in total (11082ms).
[10:31:47.727] <TB1>     INFO: Expecting 655360 events.
[10:31:59.258] <TB1>     INFO: 655360 events read in total (10981ms).
[10:31:59.294] <TB1>     INFO: Expecting 655360 events.
[10:32:10.846] <TB1>     INFO: 655360 events read in total (11007ms).
[10:32:10.887] <TB1>     INFO: Expecting 655360 events.
[10:32:22.506] <TB1>     INFO: 655360 events read in total (11078ms).
[10:32:22.550] <TB1>     INFO: Expecting 655360 events.
[10:32:34.097] <TB1>     INFO: 655360 events read in total (11010ms).
[10:32:34.146] <TB1>     INFO: Expecting 655360 events.
[10:32:45.801] <TB1>     INFO: 655360 events read in total (11122ms).
[10:32:45.855] <TB1>     INFO: Expecting 655360 events.
[10:32:57.444] <TB1>     INFO: 655360 events read in total (11062ms).
[10:32:57.502] <TB1>     INFO: Expecting 655360 events.
[10:33:09.043] <TB1>     INFO: 655360 events read in total (11015ms).
[10:33:09.105] <TB1>     INFO: Expecting 655360 events.
[10:33:20.716] <TB1>     INFO: 655360 events read in total (11085ms).
[10:33:20.782] <TB1>     INFO: Expecting 655360 events.
[10:33:32.309] <TB1>     INFO: 655360 events read in total (11000ms).
[10:33:32.379] <TB1>     INFO: Expecting 655360 events.
[10:33:43.966] <TB1>     INFO: 655360 events read in total (11061ms).
[10:33:44.046] <TB1>     INFO: Test took 186321ms.
[10:33:44.241] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:44.241] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[10:33:44.241] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:44.242] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[10:33:44.242] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:44.242] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[10:33:44.242] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:44.243] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[10:33:44.243] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:44.243] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[10:33:44.243] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:44.244] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[10:33:44.244] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:44.244] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[10:33:44.244] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:44.244] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[10:33:44.245] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:44.245] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[10:33:44.245] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:44.245] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[10:33:44.246] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:44.246] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[10:33:44.246] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:44.246] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[10:33:44.246] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:44.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[10:33:44.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:44.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[10:33:44.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:44.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[10:33:44.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:44.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[10:33:44.248] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:44.256] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:44.264] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:44.272] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:44.280] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:44.287] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:33:44.295] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:33:44.302] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[10:33:44.309] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[10:33:44.316] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[10:33:44.323] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[10:33:44.331] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:44.338] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:33:44.345] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:33:44.352] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[10:33:44.359] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:44.366] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:44.373] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:44.381] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:44.388] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:44.395] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:44.402] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:44.410] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:44.417] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:44.424] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:44.432] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[10:33:44.460] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C0.dat
[10:33:44.460] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C1.dat
[10:33:44.460] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C2.dat
[10:33:44.461] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C3.dat
[10:33:44.461] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C4.dat
[10:33:44.461] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C5.dat
[10:33:44.461] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C6.dat
[10:33:44.461] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C7.dat
[10:33:44.461] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C8.dat
[10:33:44.461] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C9.dat
[10:33:44.461] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C10.dat
[10:33:44.461] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C11.dat
[10:33:44.462] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C12.dat
[10:33:44.462] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C13.dat
[10:33:44.462] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C14.dat
[10:33:44.462] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C15.dat
[10:33:44.808] <TB1>     INFO: Expecting 41600 events.
[10:33:48.637] <TB1>     INFO: 41600 events read in total (3114ms).
[10:33:48.637] <TB1>     INFO: Test took 4172ms.
[10:33:49.293] <TB1>     INFO: Expecting 41600 events.
[10:33:53.119] <TB1>     INFO: 41600 events read in total (3111ms).
[10:33:53.120] <TB1>     INFO: Test took 4173ms.
[10:33:53.780] <TB1>     INFO: Expecting 41600 events.
[10:33:57.600] <TB1>     INFO: 41600 events read in total (3105ms).
[10:33:57.601] <TB1>     INFO: Test took 4172ms.
[10:33:57.908] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:58.039] <TB1>     INFO: Expecting 2560 events.
[10:33:58.997] <TB1>     INFO: 2560 events read in total (243ms).
[10:33:58.998] <TB1>     INFO: Test took 1090ms.
[10:33:59.001] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:59.506] <TB1>     INFO: Expecting 2560 events.
[10:34:00.464] <TB1>     INFO: 2560 events read in total (243ms).
[10:34:00.465] <TB1>     INFO: Test took 1464ms.
[10:34:00.467] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:00.974] <TB1>     INFO: Expecting 2560 events.
[10:34:01.934] <TB1>     INFO: 2560 events read in total (246ms).
[10:34:01.934] <TB1>     INFO: Test took 1468ms.
[10:34:01.937] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:02.442] <TB1>     INFO: Expecting 2560 events.
[10:34:03.399] <TB1>     INFO: 2560 events read in total (242ms).
[10:34:03.400] <TB1>     INFO: Test took 1463ms.
[10:34:03.402] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:03.908] <TB1>     INFO: Expecting 2560 events.
[10:34:04.867] <TB1>     INFO: 2560 events read in total (244ms).
[10:34:04.868] <TB1>     INFO: Test took 1466ms.
[10:34:04.869] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:05.377] <TB1>     INFO: Expecting 2560 events.
[10:34:06.336] <TB1>     INFO: 2560 events read in total (244ms).
[10:34:06.336] <TB1>     INFO: Test took 1467ms.
[10:34:06.338] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:06.845] <TB1>     INFO: Expecting 2560 events.
[10:34:07.802] <TB1>     INFO: 2560 events read in total (243ms).
[10:34:07.803] <TB1>     INFO: Test took 1465ms.
[10:34:07.805] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:08.313] <TB1>     INFO: Expecting 2560 events.
[10:34:09.269] <TB1>     INFO: 2560 events read in total (241ms).
[10:34:09.270] <TB1>     INFO: Test took 1465ms.
[10:34:09.273] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:09.778] <TB1>     INFO: Expecting 2560 events.
[10:34:10.738] <TB1>     INFO: 2560 events read in total (243ms).
[10:34:10.738] <TB1>     INFO: Test took 1465ms.
[10:34:10.740] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:11.247] <TB1>     INFO: Expecting 2560 events.
[10:34:12.204] <TB1>     INFO: 2560 events read in total (243ms).
[10:34:12.205] <TB1>     INFO: Test took 1465ms.
[10:34:12.206] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:12.713] <TB1>     INFO: Expecting 2560 events.
[10:34:13.672] <TB1>     INFO: 2560 events read in total (244ms).
[10:34:13.672] <TB1>     INFO: Test took 1466ms.
[10:34:13.676] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:14.183] <TB1>     INFO: Expecting 2560 events.
[10:34:15.141] <TB1>     INFO: 2560 events read in total (243ms).
[10:34:15.141] <TB1>     INFO: Test took 1465ms.
[10:34:15.143] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:15.650] <TB1>     INFO: Expecting 2560 events.
[10:34:16.610] <TB1>     INFO: 2560 events read in total (245ms).
[10:34:16.611] <TB1>     INFO: Test took 1468ms.
[10:34:16.614] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:17.119] <TB1>     INFO: Expecting 2560 events.
[10:34:18.078] <TB1>     INFO: 2560 events read in total (244ms).
[10:34:18.078] <TB1>     INFO: Test took 1464ms.
[10:34:18.082] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:18.587] <TB1>     INFO: Expecting 2560 events.
[10:34:19.546] <TB1>     INFO: 2560 events read in total (244ms).
[10:34:19.546] <TB1>     INFO: Test took 1464ms.
[10:34:19.548] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:20.055] <TB1>     INFO: Expecting 2560 events.
[10:34:21.014] <TB1>     INFO: 2560 events read in total (244ms).
[10:34:21.015] <TB1>     INFO: Test took 1467ms.
[10:34:21.018] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:21.523] <TB1>     INFO: Expecting 2560 events.
[10:34:22.483] <TB1>     INFO: 2560 events read in total (245ms).
[10:34:22.483] <TB1>     INFO: Test took 1465ms.
[10:34:22.485] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:22.991] <TB1>     INFO: Expecting 2560 events.
[10:34:23.949] <TB1>     INFO: 2560 events read in total (243ms).
[10:34:23.950] <TB1>     INFO: Test took 1465ms.
[10:34:23.953] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:24.458] <TB1>     INFO: Expecting 2560 events.
[10:34:25.418] <TB1>     INFO: 2560 events read in total (245ms).
[10:34:25.419] <TB1>     INFO: Test took 1466ms.
[10:34:25.421] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:25.927] <TB1>     INFO: Expecting 2560 events.
[10:34:26.884] <TB1>     INFO: 2560 events read in total (242ms).
[10:34:26.885] <TB1>     INFO: Test took 1464ms.
[10:34:26.887] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:27.393] <TB1>     INFO: Expecting 2560 events.
[10:34:28.352] <TB1>     INFO: 2560 events read in total (244ms).
[10:34:28.352] <TB1>     INFO: Test took 1465ms.
[10:34:28.355] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:28.861] <TB1>     INFO: Expecting 2560 events.
[10:34:29.820] <TB1>     INFO: 2560 events read in total (244ms).
[10:34:29.820] <TB1>     INFO: Test took 1466ms.
[10:34:29.823] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:30.329] <TB1>     INFO: Expecting 2560 events.
[10:34:31.287] <TB1>     INFO: 2560 events read in total (243ms).
[10:34:31.287] <TB1>     INFO: Test took 1464ms.
[10:34:31.290] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:31.796] <TB1>     INFO: Expecting 2560 events.
[10:34:32.755] <TB1>     INFO: 2560 events read in total (244ms).
[10:34:32.755] <TB1>     INFO: Test took 1465ms.
[10:34:32.757] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:33.264] <TB1>     INFO: Expecting 2560 events.
[10:34:34.223] <TB1>     INFO: 2560 events read in total (244ms).
[10:34:34.223] <TB1>     INFO: Test took 1467ms.
[10:34:34.225] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:34.732] <TB1>     INFO: Expecting 2560 events.
[10:34:35.691] <TB1>     INFO: 2560 events read in total (244ms).
[10:34:35.691] <TB1>     INFO: Test took 1466ms.
[10:34:35.693] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:36.200] <TB1>     INFO: Expecting 2560 events.
[10:34:37.159] <TB1>     INFO: 2560 events read in total (244ms).
[10:34:37.160] <TB1>     INFO: Test took 1467ms.
[10:34:37.162] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:37.668] <TB1>     INFO: Expecting 2560 events.
[10:34:38.626] <TB1>     INFO: 2560 events read in total (243ms).
[10:34:38.626] <TB1>     INFO: Test took 1464ms.
[10:34:38.628] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:39.137] <TB1>     INFO: Expecting 2560 events.
[10:34:40.094] <TB1>     INFO: 2560 events read in total (243ms).
[10:34:40.095] <TB1>     INFO: Test took 1467ms.
[10:34:40.097] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:40.604] <TB1>     INFO: Expecting 2560 events.
[10:34:41.562] <TB1>     INFO: 2560 events read in total (243ms).
[10:34:41.563] <TB1>     INFO: Test took 1466ms.
[10:34:41.565] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:42.071] <TB1>     INFO: Expecting 2560 events.
[10:34:43.030] <TB1>     INFO: 2560 events read in total (244ms).
[10:34:43.030] <TB1>     INFO: Test took 1465ms.
[10:34:43.032] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:43.541] <TB1>     INFO: Expecting 2560 events.
[10:34:44.501] <TB1>     INFO: 2560 events read in total (245ms).
[10:34:44.501] <TB1>     INFO: Test took 1469ms.
[10:34:45.521] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[10:34:45.521] <TB1>     INFO: PH scale (per ROC):    79  78  87  80  78  81  79  78  78  74  81  82  73  75  79  90
[10:34:45.521] <TB1>     INFO: PH offset (per ROC):  175 172 174 150 176 176 174 162 175 179 181 177 161 172 187 186
[10:34:45.695] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[10:34:45.697] <TB1>     INFO: ######################################################################
[10:34:45.697] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[10:34:45.698] <TB1>     INFO: ######################################################################
[10:34:45.698] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[10:34:45.710] <TB1>     INFO: scanning low vcal = 10
[10:34:46.058] <TB1>     INFO: Expecting 41600 events.
[10:34:49.770] <TB1>     INFO: 41600 events read in total (2997ms).
[10:34:49.771] <TB1>     INFO: Test took 4060ms.
[10:34:49.773] <TB1>     INFO: scanning low vcal = 20
[10:34:50.279] <TB1>     INFO: Expecting 41600 events.
[10:34:53.000] <TB1>     INFO: 41600 events read in total (3006ms).
[10:34:53.000] <TB1>     INFO: Test took 4227ms.
[10:34:54.002] <TB1>     INFO: scanning low vcal = 30
[10:34:54.509] <TB1>     INFO: Expecting 41600 events.
[10:34:58.226] <TB1>     INFO: 41600 events read in total (3003ms).
[10:34:58.228] <TB1>     INFO: Test took 4226ms.
[10:34:58.229] <TB1>     INFO: scanning low vcal = 40
[10:34:58.731] <TB1>     INFO: Expecting 41600 events.
[10:35:02.965] <TB1>     INFO: 41600 events read in total (3519ms).
[10:35:02.966] <TB1>     INFO: Test took 4736ms.
[10:35:02.977] <TB1>     INFO: scanning low vcal = 50
[10:35:03.386] <TB1>     INFO: Expecting 41600 events.
[10:35:07.625] <TB1>     INFO: 41600 events read in total (3524ms).
[10:35:07.625] <TB1>     INFO: Test took 4648ms.
[10:35:07.629] <TB1>     INFO: scanning low vcal = 60
[10:35:08.048] <TB1>     INFO: Expecting 41600 events.
[10:35:12.292] <TB1>     INFO: 41600 events read in total (3530ms).
[10:35:12.293] <TB1>     INFO: Test took 4664ms.
[10:35:12.296] <TB1>     INFO: scanning low vcal = 70
[10:35:12.720] <TB1>     INFO: Expecting 41600 events.
[10:35:16.984] <TB1>     INFO: 41600 events read in total (3550ms).
[10:35:16.984] <TB1>     INFO: Test took 4688ms.
[10:35:16.987] <TB1>     INFO: scanning low vcal = 80
[10:35:17.410] <TB1>     INFO: Expecting 41600 events.
[10:35:21.678] <TB1>     INFO: 41600 events read in total (3553ms).
[10:35:21.679] <TB1>     INFO: Test took 4692ms.
[10:35:21.682] <TB1>     INFO: scanning low vcal = 90
[10:35:22.104] <TB1>     INFO: Expecting 41600 events.
[10:35:26.361] <TB1>     INFO: 41600 events read in total (3543ms).
[10:35:26.361] <TB1>     INFO: Test took 4679ms.
[10:35:26.365] <TB1>     INFO: scanning low vcal = 100
[10:35:26.786] <TB1>     INFO: Expecting 41600 events.
[10:35:31.150] <TB1>     INFO: 41600 events read in total (3649ms).
[10:35:31.151] <TB1>     INFO: Test took 4786ms.
[10:35:31.154] <TB1>     INFO: scanning low vcal = 110
[10:35:31.575] <TB1>     INFO: Expecting 41600 events.
[10:35:35.853] <TB1>     INFO: 41600 events read in total (3563ms).
[10:35:35.853] <TB1>     INFO: Test took 4699ms.
[10:35:35.857] <TB1>     INFO: scanning low vcal = 120
[10:35:36.275] <TB1>     INFO: Expecting 41600 events.
[10:35:40.509] <TB1>     INFO: 41600 events read in total (3519ms).
[10:35:40.510] <TB1>     INFO: Test took 4652ms.
[10:35:40.514] <TB1>     INFO: scanning low vcal = 130
[10:35:40.936] <TB1>     INFO: Expecting 41600 events.
[10:35:45.172] <TB1>     INFO: 41600 events read in total (3521ms).
[10:35:45.172] <TB1>     INFO: Test took 4658ms.
[10:35:45.176] <TB1>     INFO: scanning low vcal = 140
[10:35:45.597] <TB1>     INFO: Expecting 41600 events.
[10:35:49.845] <TB1>     INFO: 41600 events read in total (3533ms).
[10:35:49.846] <TB1>     INFO: Test took 4670ms.
[10:35:49.850] <TB1>     INFO: scanning low vcal = 150
[10:35:50.275] <TB1>     INFO: Expecting 41600 events.
[10:35:54.509] <TB1>     INFO: 41600 events read in total (3519ms).
[10:35:54.509] <TB1>     INFO: Test took 4659ms.
[10:35:54.514] <TB1>     INFO: scanning low vcal = 160
[10:35:54.935] <TB1>     INFO: Expecting 41600 events.
[10:35:59.162] <TB1>     INFO: 41600 events read in total (3512ms).
[10:35:59.162] <TB1>     INFO: Test took 4648ms.
[10:35:59.166] <TB1>     INFO: scanning low vcal = 170
[10:35:59.588] <TB1>     INFO: Expecting 41600 events.
[10:36:03.832] <TB1>     INFO: 41600 events read in total (3529ms).
[10:36:03.833] <TB1>     INFO: Test took 4667ms.
[10:36:03.838] <TB1>     INFO: scanning low vcal = 180
[10:36:04.258] <TB1>     INFO: Expecting 41600 events.
[10:36:08.536] <TB1>     INFO: 41600 events read in total (3564ms).
[10:36:08.536] <TB1>     INFO: Test took 4698ms.
[10:36:08.539] <TB1>     INFO: scanning low vcal = 190
[10:36:08.961] <TB1>     INFO: Expecting 41600 events.
[10:36:13.232] <TB1>     INFO: 41600 events read in total (3556ms).
[10:36:13.233] <TB1>     INFO: Test took 4693ms.
[10:36:13.236] <TB1>     INFO: scanning low vcal = 200
[10:36:13.659] <TB1>     INFO: Expecting 41600 events.
[10:36:17.889] <TB1>     INFO: 41600 events read in total (3515ms).
[10:36:17.890] <TB1>     INFO: Test took 4654ms.
[10:36:17.893] <TB1>     INFO: scanning low vcal = 210
[10:36:18.316] <TB1>     INFO: Expecting 41600 events.
[10:36:22.552] <TB1>     INFO: 41600 events read in total (3521ms).
[10:36:22.553] <TB1>     INFO: Test took 4660ms.
[10:36:22.556] <TB1>     INFO: scanning low vcal = 220
[10:36:22.980] <TB1>     INFO: Expecting 41600 events.
[10:36:27.214] <TB1>     INFO: 41600 events read in total (3518ms).
[10:36:27.215] <TB1>     INFO: Test took 4659ms.
[10:36:27.217] <TB1>     INFO: scanning low vcal = 230
[10:36:27.638] <TB1>     INFO: Expecting 41600 events.
[10:36:31.887] <TB1>     INFO: 41600 events read in total (3534ms).
[10:36:31.888] <TB1>     INFO: Test took 4671ms.
[10:36:31.891] <TB1>     INFO: scanning low vcal = 240
[10:36:32.312] <TB1>     INFO: Expecting 41600 events.
[10:36:36.576] <TB1>     INFO: 41600 events read in total (3549ms).
[10:36:36.576] <TB1>     INFO: Test took 4685ms.
[10:36:36.579] <TB1>     INFO: scanning low vcal = 250
[10:36:37.003] <TB1>     INFO: Expecting 41600 events.
[10:36:41.283] <TB1>     INFO: 41600 events read in total (3565ms).
[10:36:41.283] <TB1>     INFO: Test took 4704ms.
[10:36:41.288] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[10:36:41.709] <TB1>     INFO: Expecting 41600 events.
[10:36:45.950] <TB1>     INFO: 41600 events read in total (3526ms).
[10:36:45.951] <TB1>     INFO: Test took 4663ms.
[10:36:45.954] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[10:36:46.379] <TB1>     INFO: Expecting 41600 events.
[10:36:50.619] <TB1>     INFO: 41600 events read in total (3525ms).
[10:36:50.619] <TB1>     INFO: Test took 4665ms.
[10:36:50.624] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[10:36:51.042] <TB1>     INFO: Expecting 41600 events.
[10:36:55.285] <TB1>     INFO: 41600 events read in total (3527ms).
[10:36:55.286] <TB1>     INFO: Test took 4662ms.
[10:36:55.289] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[10:36:55.710] <TB1>     INFO: Expecting 41600 events.
[10:36:59.950] <TB1>     INFO: 41600 events read in total (3525ms).
[10:36:59.951] <TB1>     INFO: Test took 4662ms.
[10:36:59.954] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[10:37:00.376] <TB1>     INFO: Expecting 41600 events.
[10:37:04.642] <TB1>     INFO: 41600 events read in total (3551ms).
[10:37:04.642] <TB1>     INFO: Test took 4688ms.
[10:37:05.181] <TB1>     INFO: PixTestGainPedestal::measure() done 
[10:37:05.184] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[10:37:05.185] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[10:37:05.185] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[10:37:05.185] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[10:37:05.185] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[10:37:05.186] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[10:37:05.186] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[10:37:05.186] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[10:37:05.186] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[10:37:05.186] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[10:37:05.187] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[10:37:05.187] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[10:37:05.187] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[10:37:05.187] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[10:37:05.187] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[10:37:05.187] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[10:37:44.769] <TB1>     INFO: PixTestGainPedestal::fit() done
[10:37:44.769] <TB1>     INFO: non-linearity mean:  0.961 0.964 0.962 0.960 0.966 0.965 0.956 0.969 0.958 0.958 0.954 0.957 0.956 0.960 0.966 0.964
[10:37:44.769] <TB1>     INFO: non-linearity RMS:   0.005 0.005 0.005 0.005 0.004 0.004 0.006 0.005 0.005 0.006 0.006 0.006 0.006 0.007 0.005 0.005
[10:37:44.769] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[10:37:44.793] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[10:37:44.816] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[10:37:44.840] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[10:37:44.863] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[10:37:44.886] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[10:37:44.909] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[10:37:44.933] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[10:37:44.956] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[10:37:44.979] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[10:37:45.002] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[10:37:45.026] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[10:37:45.049] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[10:37:45.072] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[10:37:45.096] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[10:37:45.119] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-21_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[10:37:45.142] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[10:37:45.143] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[10:37:45.150] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[10:37:45.150] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[10:37:45.153] <TB1>     INFO: ######################################################################
[10:37:45.153] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[10:37:45.153] <TB1>     INFO: ######################################################################
[10:37:45.155] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[10:37:45.167] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:37:45.167] <TB1>     INFO:     run 1 of 1
[10:37:45.167] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:37:45.510] <TB1>     INFO: Expecting 3120000 events.
[10:38:35.981] <TB1>     INFO: 1300885 events read in total (49756ms).
[10:39:25.356] <TB1>     INFO: 2601425 events read in total (99131ms).
[10:39:46.341] <TB1>     INFO: 3120000 events read in total (120117ms).
[10:39:46.400] <TB1>     INFO: Test took 121234ms.
[10:39:46.494] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:39:46.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:39:48.006] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:39:49.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:39:51.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:39:52.517] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:39:53.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:39:55.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:39:56.650] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:39:58.019] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:39:59.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:40:00.840] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:40:02.256] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:40:03.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:40:05.152] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:40:06.542] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:40:07.964] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:40:09.348] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389828608
[10:40:09.380] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[10:40:09.380] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.6528, RMS = 1.81581
[10:40:09.380] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:40:09.380] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[10:40:09.381] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8763, RMS = 1.86086
[10:40:09.381] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:40:09.382] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[10:40:09.382] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3582, RMS = 1.521
[10:40:09.382] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[10:40:09.382] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[10:40:09.382] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5341, RMS = 1.79214
[10:40:09.382] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[10:40:09.383] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[10:40:09.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9849, RMS = 2.01547
[10:40:09.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[10:40:09.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[10:40:09.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.403, RMS = 1.99863
[10:40:09.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[10:40:09.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[10:40:09.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1649, RMS = 1.28016
[10:40:09.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:40:09.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[10:40:09.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8006, RMS = 1.5348
[10:40:09.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:40:09.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[10:40:09.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.879, RMS = 2.12834
[10:40:09.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[10:40:09.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[10:40:09.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2828, RMS = 1.90769
[10:40:09.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[10:40:09.387] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[10:40:09.387] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2052, RMS = 1.25642
[10:40:09.387] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:40:09.387] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[10:40:09.387] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4552, RMS = 1.47341
[10:40:09.387] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:40:09.388] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[10:40:09.388] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4768, RMS = 1.44225
[10:40:09.388] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:40:09.388] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[10:40:09.388] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7612, RMS = 1.33183
[10:40:09.388] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:40:09.389] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[10:40:09.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.127, RMS = 1.80051
[10:40:09.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:40:09.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[10:40:09.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3972, RMS = 1.67756
[10:40:09.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:40:09.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[10:40:09.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7922, RMS = 1.48405
[10:40:09.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:40:09.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[10:40:09.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6068, RMS = 1.96555
[10:40:09.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:40:09.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[10:40:09.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3325, RMS = 1.18383
[10:40:09.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[10:40:09.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[10:40:09.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3914, RMS = 1.28634
[10:40:09.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[10:40:09.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[10:40:09.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0243, RMS = 1.05765
[10:40:09.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[10:40:09.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[10:40:09.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8411, RMS = 0.89877
[10:40:09.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:40:09.394] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[10:40:09.394] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.3224, RMS = 1.86863
[10:40:09.394] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[10:40:09.394] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[10:40:09.394] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.3163, RMS = 1.8755
[10:40:09.394] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[10:40:09.395] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[10:40:09.395] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1006, RMS = 1.28772
[10:40:09.395] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:40:09.395] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[10:40:09.395] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4351, RMS = 1.26835
[10:40:09.395] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:40:09.396] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[10:40:09.396] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9515, RMS = 1.97889
[10:40:09.396] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[10:40:09.396] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[10:40:09.396] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7431, RMS = 1.91755
[10:40:09.396] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:40:09.397] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[10:40:09.397] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.2321, RMS = 1.48762
[10:40:09.397] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[10:40:09.397] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[10:40:09.397] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.9224, RMS = 1.97389
[10:40:09.397] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[10:40:09.398] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[10:40:09.398] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1027, RMS = 1.57287
[10:40:09.398] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:40:09.399] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[10:40:09.399] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.8109, RMS = 1.69569
[10:40:09.399] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:40:09.401] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[10:40:09.401] <TB1>     INFO: number of dead bumps (per ROC):     0    1    1    0    0    2    0    0    0    0    1    0    0    0    0    0
[10:40:09.402] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[10:40:09.511] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[10:40:09.511] <TB1>     INFO: enter test to run
[10:40:09.511] <TB1>     INFO:   test:  no parameter change
[10:40:09.512] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 390.7mA
[10:40:09.512] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 479.9mA
[10:40:09.513] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[10:40:09.513] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[10:40:09.999] <TB1>    QUIET: Connection to board 26 closed.
[10:40:09.999] <TB1>     INFO: pXar: this is the end, my friend
[10:40:09.999] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
