// Seed: 2271217561
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input tri  id_2,
    input wand id_3,
    input tri1 id_4
);
  wire id_6;
  ;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  wire  id_7;
  logic id_8;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    input  tri   id_2,
    output uwire id_3,
    output wor   id_4,
    input  uwire id_5
);
  wire id_7, id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_5,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
