Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/adlx/Semester_B/decoder_v25/decoder_v25/CNT_12_isim_beh.exe -prj E:/adlx/Semester_B/decoder_v25/decoder_v25/CNT_12_beh.prj work.CNT_12 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/adlx/Semester_B/decoder_v25/decoder_v25/CNT_12.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity cnt_12
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable E:/adlx/Semester_B/decoder_v25/decoder_v25/CNT_12_isim_beh.exe
Fuse Memory Usage: 34648 KB
Fuse CPU Usage: 780 ms
