{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665524841215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665524841216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 18:47:21 2022 " "Processing started: Tue Oct 11 18:47:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665524841216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665524841216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica2_final -c pratica2_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica2_final -c pratica2_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665524841216 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665524841686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica2_final.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica2_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica2_final " "Found entity 1: pratica2_final" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665524841732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665524841732 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proc2.v(291) " "Verilog HDL information at proc2.v(291): always construct contains both blocking and non-blocking assignments" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 291 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1665524841736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0 R0 proc2.v(11) " "Verilog HDL Declaration information at proc2.v(11): object \"r0\" differs only in case from object \"R0\" in the same scope" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665524841736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 proc2.v(11) " "Verilog HDL Declaration information at proc2.v(11): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665524841736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 proc2.v(11) " "Verilog HDL Declaration information at proc2.v(11): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665524841736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 proc2.v(11) " "Verilog HDL Declaration information at proc2.v(11): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665524841736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r4 R4 proc2.v(11) " "Verilog HDL Declaration information at proc2.v(11): object \"r4\" differs only in case from object \"R4\" in the same scope" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665524841736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r5 R5 proc2.v(11) " "Verilog HDL Declaration information at proc2.v(11): object \"r5\" differs only in case from object \"R5\" in the same scope" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665524841736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r6 R6 proc2.v(11) " "Verilog HDL Declaration information at proc2.v(11): object \"r6\" differs only in case from object \"R6\" in the same scope" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665524841736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC proc2.v(11) " "Verilog HDL Declaration information at proc2.v(11): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665524841736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G proc2.v(11) " "Verilog HDL Declaration information at proc2.v(11): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665524841736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data proc2.v(9) " "Verilog HDL Declaration information at proc2.v(9): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665524841736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR proc2.v(11) " "Verilog HDL Declaration information at proc2.v(11): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665524841736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dout DOUT proc2.v(11) " "Verilog HDL Declaration information at proc2.v(11): object \"dout\" differs only in case from object \"DOUT\" in the same scope" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665524841736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc2.v 1 1 " "Found 1 design units, including 1 entities, in source file proc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc2 " "Found entity 1: proc2" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665524841737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665524841737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665524841740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665524841740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665524841742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665524841742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665524841744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665524841744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/Clock_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665524841748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665524841748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665524841750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665524841750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665524841752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665524841752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665524841754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665524841754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulan.v 1 1 " "Found 1 design units, including 1 entities, in source file ulan.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULAn " "Found entity 1: ULAn" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665524841756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665524841756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665524841758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665524841758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w.v 1 1 " "Found 1 design units, including 1 entities, in source file w.v" { { "Info" "ISGN_ENTITY_NAME" "1 W " "Found entity 1: W" {  } { { "W.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/W.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665524841761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665524841761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f.v 1 1 " "Found 1 design units, including 1 entities, in source file f.v" { { "Info" "ISGN_ENTITY_NAME" "1 F " "Found entity 1: F" {  } { { "F.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/F.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665524841763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665524841763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel " "Found entity 1: barrel" {  } { { "barrel.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/barrel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665524841765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665524841765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica2_final " "Elaborating entity \"pratica2_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665524841835 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] pratica2_final.v(14) " "Output port \"LEDG\[7..1\]\" at pratica2_final.v(14) has no driver" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665524841836 "|pratica2_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:divider " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:divider\"" {  } { { "pratica2_final.v" "divider" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc2 proc2:proc " "Elaborating entity \"proc2\" for hierarchy \"proc2:proc\"" {  } { { "pratica2_final.v" "proc" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841843 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select proc2.v(99) " "Verilog HDL Always Construct warning at proc2.v(99): inferring latch(es) for variable \"Select\", which holds its previous value in one or more paths through the always construct" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665524841846 "|pratica2_final|proc2:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_op proc2.v(99) " "Verilog HDL Always Construct warning at proc2.v(99): inferring latch(es) for variable \"ALU_op\", which holds its previous value in one or more paths through the always construct" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665524841847 "|pratica2_final|proc2:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] proc2.v(99) " "Inferred latch for \"ALU_op\[0\]\" at proc2.v(99)" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524841847 "|pratica2_final|proc2:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] proc2.v(99) " "Inferred latch for \"ALU_op\[1\]\" at proc2.v(99)" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524841847 "|pratica2_final|proc2:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[0\] proc2.v(99) " "Inferred latch for \"Select\[0\]\" at proc2.v(99)" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524841847 "|pratica2_final|proc2:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[1\] proc2.v(99) " "Inferred latch for \"Select\[1\]\" at proc2.v(99)" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524841847 "|pratica2_final|proc2:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[2\] proc2.v(99) " "Inferred latch for \"Select\[2\]\" at proc2.v(99)" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524841847 "|pratica2_final|proc2:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[3\] proc2.v(99) " "Inferred latch for \"Select\[3\]\" at proc2.v(99)" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524841847 "|pratica2_final|proc2:proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc2:proc\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc2:proc\|dec3to8:decX\"" {  } { { "proc2.v" "decX" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841849 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dec3to8.v(11) " "Verilog HDL Case Statement warning at dec3to8.v(11): incomplete case statement has no default case item" {  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665524841850 "|pratica2_final|proc2:proc|dec3to8:decX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y dec3to8.v(8) " "Verilog HDL Always Construct warning at dec3to8.v(8): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665524841850 "|pratica2_final|proc2:proc|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] dec3to8.v(11) " "Inferred latch for \"Y\[0\]\" at dec3to8.v(11)" {  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524841850 "|pratica2_final|proc2:proc|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] dec3to8.v(11) " "Inferred latch for \"Y\[1\]\" at dec3to8.v(11)" {  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524841850 "|pratica2_final|proc2:proc|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] dec3to8.v(11) " "Inferred latch for \"Y\[2\]\" at dec3to8.v(11)" {  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524841850 "|pratica2_final|proc2:proc|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] dec3to8.v(11) " "Inferred latch for \"Y\[3\]\" at dec3to8.v(11)" {  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524841850 "|pratica2_final|proc2:proc|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] dec3to8.v(11) " "Inferred latch for \"Y\[4\]\" at dec3to8.v(11)" {  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524841850 "|pratica2_final|proc2:proc|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] dec3to8.v(11) " "Inferred latch for \"Y\[5\]\" at dec3to8.v(11)" {  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524841850 "|pratica2_final|proc2:proc|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] dec3to8.v(11) " "Inferred latch for \"Y\[6\]\" at dec3to8.v(11)" {  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524841850 "|pratica2_final|proc2:proc|dec3to8:decX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram proc2:proc\|ram:memDados " "Elaborating entity \"ram\" for hierarchy \"proc2:proc\|ram:memDados\"" {  } { { "proc2.v" "memDados" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc2:proc\|ram:memDados\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proc2:proc\|ram:memDados\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc2:proc\|ram:memDados\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"proc2:proc\|ram:memDados\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524841898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc2:proc\|ram:memDados\|altsyncram:altsyncram_component " "Instantiated megafunction \"proc2:proc\|ram:memDados\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_mem.mif " "Parameter \"init_file\" = \"data_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841899 ""}  } { { "ram.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665524841899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l4d1 " "Found entity 1: altsyncram_l4d1" {  } { { "db/altsyncram_l4d1.tdf" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/db/altsyncram_l4d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665524841965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665524841965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l4d1 proc2:proc\|ram:memDados\|altsyncram:altsyncram_component\|altsyncram_l4d1:auto_generated " "Elaborating entity \"altsyncram_l4d1\" for hierarchy \"proc2:proc\|ram:memDados\|altsyncram:altsyncram_component\|altsyncram_l4d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom proc2:proc\|rom:memInst " "Elaborating entity \"rom\" for hierarchy \"proc2:proc\|rom:memInst\"" {  } { { "proc2.v" "memInst" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc2:proc\|rom:memInst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proc2:proc\|rom:memInst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc2:proc\|rom:memInst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"proc2:proc\|rom:memInst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524841982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc2:proc\|rom:memInst\|altsyncram:altsyncram_component " "Instantiated megafunction \"proc2:proc\|rom:memInst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem4.mif " "Parameter \"init_file\" = \"inst_mem4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524841982 ""}  } { { "rom.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665524841982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f281.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f281.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f281 " "Found entity 1: altsyncram_f281" {  } { { "db/altsyncram_f281.tdf" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/db/altsyncram_f281.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665524842038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665524842038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f281 proc2:proc\|rom:memInst\|altsyncram:altsyncram_component\|altsyncram_f281:auto_generated " "Elaborating entity \"altsyncram_f281\" for hierarchy \"proc2:proc\|rom:memInst\|altsyncram:altsyncram_component\|altsyncram_f281:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524842040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc2:proc\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc2:proc\|regn:reg_0\"" {  } { { "proc2.v" "reg_0" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524842045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter proc2:proc\|programCounter:PC_1 " "Elaborating entity \"programCounter\" for hierarchy \"proc2:proc\|programCounter:PC_1\"" {  } { { "proc2.v" "PC_1" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524842054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 programCounter.v(16) " "Verilog HDL assignment warning at programCounter.v(16): truncated value with size 32 to match size of target (16)" {  } { { "programCounter.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/programCounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665524842055 "|pratica2_final|proc2:proc|programCounter:PC_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "W proc2:proc\|W:wren " "Elaborating entity \"W\" for hierarchy \"proc2:proc\|W:wren\"" {  } { { "proc2.v" "wren" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524842061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAn proc2:proc\|ULAn:ula " "Elaborating entity \"ULAn\" for hierarchy \"proc2:proc\|ULAn:ula\"" {  } { { "proc2.v" "ula" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524842065 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ULAn.v(8) " "Verilog HDL Always Construct warning at ULAn.v(8): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665524842066 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ULAn.v(10) " "Inferred latch for \"result\[0\]\" at ULAn.v(10)" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524842066 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ULAn.v(10) " "Inferred latch for \"result\[1\]\" at ULAn.v(10)" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524842066 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ULAn.v(10) " "Inferred latch for \"result\[2\]\" at ULAn.v(10)" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524842066 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ULAn.v(10) " "Inferred latch for \"result\[3\]\" at ULAn.v(10)" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524842066 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ULAn.v(10) " "Inferred latch for \"result\[4\]\" at ULAn.v(10)" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524842066 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ULAn.v(10) " "Inferred latch for \"result\[5\]\" at ULAn.v(10)" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524842066 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ULAn.v(10) " "Inferred latch for \"result\[6\]\" at ULAn.v(10)" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524842067 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ULAn.v(10) " "Inferred latch for \"result\[7\]\" at ULAn.v(10)" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524842067 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ULAn.v(10) " "Inferred latch for \"result\[8\]\" at ULAn.v(10)" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524842067 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ULAn.v(10) " "Inferred latch for \"result\[9\]\" at ULAn.v(10)" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524842067 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ULAn.v(10) " "Inferred latch for \"result\[10\]\" at ULAn.v(10)" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524842067 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ULAn.v(10) " "Inferred latch for \"result\[11\]\" at ULAn.v(10)" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524842067 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ULAn.v(10) " "Inferred latch for \"result\[12\]\" at ULAn.v(10)" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524842067 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ULAn.v(10) " "Inferred latch for \"result\[13\]\" at ULAn.v(10)" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524842067 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ULAn.v(10) " "Inferred latch for \"result\[14\]\" at ULAn.v(10)" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524842067 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ULAn.v(10) " "Inferred latch for \"result\[15\]\" at ULAn.v(10)" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665524842067 "|pratica2_final|proc2:proc|ULAn:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F proc2:proc\|F:F_1 " "Elaborating entity \"F\" for hierarchy \"proc2:proc\|F:F_1\"" {  } { { "proc2.v" "F_1" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524842068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel proc2:proc\|barrel:barrelShifter " "Elaborating entity \"barrel\" for hierarchy \"proc2:proc\|barrel:barrelShifter\"" {  } { { "proc2.v" "barrelShifter" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524842070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 barrel.v(15) " "Verilog HDL assignment warning at barrel.v(15): truncated value with size 32 to match size of target (16)" {  } { { "barrel.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/barrel.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665524842071 "|pratica2_final|proc2:proc|barrel:barrelShifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:D4 " "Elaborating entity \"Display\" for hierarchy \"Display:D4\"" {  } { { "pratica2_final.v" "D4" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665524842073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "proc2:proc\|ULAn:ula\|result\[0\] " "LATCH primitive \"proc2:proc\|ULAn:ula\|result\[0\]\" is permanently enabled" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1665524842247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "proc2:proc\|ULAn:ula\|result\[1\] " "LATCH primitive \"proc2:proc\|ULAn:ula\|result\[1\]\" is permanently enabled" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1665524842247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "proc2:proc\|ULAn:ula\|result\[2\] " "LATCH primitive \"proc2:proc\|ULAn:ula\|result\[2\]\" is permanently enabled" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1665524842248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "proc2:proc\|ULAn:ula\|result\[3\] " "LATCH primitive \"proc2:proc\|ULAn:ula\|result\[3\]\" is permanently enabled" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1665524842248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "proc2:proc\|ULAn:ula\|result\[4\] " "LATCH primitive \"proc2:proc\|ULAn:ula\|result\[4\]\" is permanently enabled" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1665524842248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "proc2:proc\|ULAn:ula\|result\[5\] " "LATCH primitive \"proc2:proc\|ULAn:ula\|result\[5\]\" is permanently enabled" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1665524842248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "proc2:proc\|ULAn:ula\|result\[6\] " "LATCH primitive \"proc2:proc\|ULAn:ula\|result\[6\]\" is permanently enabled" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1665524842248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "proc2:proc\|ULAn:ula\|result\[7\] " "LATCH primitive \"proc2:proc\|ULAn:ula\|result\[7\]\" is permanently enabled" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1665524842248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "proc2:proc\|ULAn:ula\|result\[8\] " "LATCH primitive \"proc2:proc\|ULAn:ula\|result\[8\]\" is permanently enabled" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1665524842248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "proc2:proc\|ULAn:ula\|result\[9\] " "LATCH primitive \"proc2:proc\|ULAn:ula\|result\[9\]\" is permanently enabled" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1665524842248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "proc2:proc\|ULAn:ula\|result\[10\] " "LATCH primitive \"proc2:proc\|ULAn:ula\|result\[10\]\" is permanently enabled" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1665524842248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "proc2:proc\|ULAn:ula\|result\[11\] " "LATCH primitive \"proc2:proc\|ULAn:ula\|result\[11\]\" is permanently enabled" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1665524842248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "proc2:proc\|ULAn:ula\|result\[12\] " "LATCH primitive \"proc2:proc\|ULAn:ula\|result\[12\]\" is permanently enabled" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1665524842248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "proc2:proc\|ULAn:ula\|result\[13\] " "LATCH primitive \"proc2:proc\|ULAn:ula\|result\[13\]\" is permanently enabled" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1665524842248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "proc2:proc\|ULAn:ula\|result\[14\] " "LATCH primitive \"proc2:proc\|ULAn:ula\|result\[14\]\" is permanently enabled" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1665524842249 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "proc2:proc\|ULAn:ula\|result\[15\] " "LATCH primitive \"proc2:proc\|ULAn:ula\|result\[15\]\" is permanently enabled" {  } { { "ULAn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/ULAn.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1665524842249 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1665524842782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc2:proc\|Select\[1\] " "Latch proc2:proc\|Select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc2:proc\|regn:reg_IR\|dado\[14\] " "Ports D and ENA on the latch are fed by the same signal proc2:proc\|regn:reg_IR\|dado\[14\]" {  } { { "regn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/regn.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665524842804 ""}  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665524842804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc2:proc\|Select\[0\] " "Latch proc2:proc\|Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc2:proc\|regn:reg_IR\|dado\[14\] " "Ports D and ENA on the latch are fed by the same signal proc2:proc\|regn:reg_IR\|dado\[14\]" {  } { { "regn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/regn.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665524842804 ""}  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665524842804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc2:proc\|Select\[2\] " "Latch proc2:proc\|Select\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc2:proc\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal proc2:proc\|Tstep_Q.T4" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665524842804 ""}  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665524842804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc2:proc\|Select\[3\] " "Latch proc2:proc\|Select\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc2:proc\|Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal proc2:proc\|Tstep_Q.T5" {  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665524842805 ""}  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665524842805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc2:proc\|dec3to8:decX\|Y\[0\] " "Latch proc2:proc\|dec3to8:decX\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc2:proc\|regn:reg_IR\|dado\[11\] " "Ports D and ENA on the latch are fed by the same signal proc2:proc\|regn:reg_IR\|dado\[11\]" {  } { { "regn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/regn.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665524842805 ""}  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665524842805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc2:proc\|ALU_op\[1\] " "Latch proc2:proc\|ALU_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc2:proc\|regn:reg_IR\|dado\[15\] " "Ports D and ENA on the latch are fed by the same signal proc2:proc\|regn:reg_IR\|dado\[15\]" {  } { { "regn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/regn.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665524842805 ""}  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665524842805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc2:proc\|ALU_op\[0\] " "Latch proc2:proc\|ALU_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc2:proc\|regn:reg_IR\|dado\[14\] " "Ports D and ENA on the latch are fed by the same signal proc2:proc\|regn:reg_IR\|dado\[14\]" {  } { { "regn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/regn.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665524842805 ""}  } { { "proc2.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/proc2.v" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665524842805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc2:proc\|dec3to8:decX\|Y\[1\] " "Latch proc2:proc\|dec3to8:decX\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc2:proc\|regn:reg_IR\|dado\[11\] " "Ports D and ENA on the latch are fed by the same signal proc2:proc\|regn:reg_IR\|dado\[11\]" {  } { { "regn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/regn.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665524842805 ""}  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665524842805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc2:proc\|dec3to8:decX\|Y\[2\] " "Latch proc2:proc\|dec3to8:decX\|Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc2:proc\|regn:reg_IR\|dado\[11\] " "Ports D and ENA on the latch are fed by the same signal proc2:proc\|regn:reg_IR\|dado\[11\]" {  } { { "regn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/regn.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665524842805 ""}  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665524842805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc2:proc\|dec3to8:decX\|Y\[3\] " "Latch proc2:proc\|dec3to8:decX\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc2:proc\|regn:reg_IR\|dado\[10\] " "Ports D and ENA on the latch are fed by the same signal proc2:proc\|regn:reg_IR\|dado\[10\]" {  } { { "regn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/regn.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665524842805 ""}  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665524842805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc2:proc\|dec3to8:decX\|Y\[6\] " "Latch proc2:proc\|dec3to8:decX\|Y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc2:proc\|regn:reg_IR\|dado\[11\] " "Ports D and ENA on the latch are fed by the same signal proc2:proc\|regn:reg_IR\|dado\[11\]" {  } { { "regn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/regn.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665524842805 ""}  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665524842805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc2:proc\|dec3to8:decX\|Y\[5\] " "Latch proc2:proc\|dec3to8:decX\|Y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc2:proc\|regn:reg_IR\|dado\[11\] " "Ports D and ENA on the latch are fed by the same signal proc2:proc\|regn:reg_IR\|dado\[11\]" {  } { { "regn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/regn.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665524842806 ""}  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665524842806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc2:proc\|dec3to8:decX\|Y\[4\] " "Latch proc2:proc\|dec3to8:decX\|Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc2:proc\|regn:reg_IR\|dado\[11\] " "Ports D and ENA on the latch are fed by the same signal proc2:proc\|regn:reg_IR\|dado\[11\]" {  } { { "regn.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/regn.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665524842806 ""}  } { { "dec3to8.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/dec3to8.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665524842806 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665524844155 "|pratica2_final|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665524844155 "|pratica2_final|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665524844155 "|pratica2_final|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665524844155 "|pratica2_final|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665524844155 "|pratica2_final|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665524844155 "|pratica2_final|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665524844155 "|pratica2_final|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1665524844155 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1665524844811 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/output_files/pratica2_final.map.smsg " "Generated suppressed messages file C:/ProgramasCEFET/quartus/AOC II/pratica2_final/output_files/pratica2_final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665524844887 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665524845108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845108 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "pratica2_final.v" "" { Text "C:/ProgramasCEFET/quartus/AOC II/pratica2_final/pratica2_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665524845190 "|pratica2_final|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1665524845190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "935 " "Implemented 935 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665524845192 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665524845192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "820 " "Implemented 820 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665524845192 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1665524845192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665524845192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665524845222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 18:47:25 2022 " "Processing ended: Tue Oct 11 18:47:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665524845222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665524845222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665524845222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665524845222 ""}
