#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5654bb538160 .scope module, "test" "test" 2 240;
 .timescale 0 0;
v0x5654bb565760_0 .net "PC", 31 0, v0x5654bb563180_0;  1 drivers
v0x5654bb565890_0 .net *"_s0", 7 0, L_0x5654bb567730;  1 drivers
v0x5654bb565970_0 .net *"_s10", 32 0, L_0x5654bb577ac0;  1 drivers
v0x5654bb565a30_0 .net *"_s12", 7 0, L_0x5654bb577c80;  1 drivers
v0x5654bb565b10_0 .net *"_s14", 32 0, L_0x5654bb577d20;  1 drivers
L_0x7f17b033e180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5654bb565c40_0 .net *"_s17", 0 0, L_0x7f17b033e180;  1 drivers
L_0x7f17b033e1c8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5654bb565d20_0 .net/2u *"_s18", 32 0, L_0x7f17b033e1c8;  1 drivers
v0x5654bb565e00_0 .net *"_s2", 7 0, L_0x5654bb5677d0;  1 drivers
v0x5654bb565ee0_0 .net *"_s20", 32 0, L_0x5654bb577e50;  1 drivers
v0x5654bb565fc0_0 .net *"_s22", 7 0, L_0x5654bb577fe0;  1 drivers
v0x5654bb5660a0_0 .net *"_s24", 32 0, L_0x5654bb5780d0;  1 drivers
L_0x7f17b033e210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5654bb566180_0 .net *"_s27", 0 0, L_0x7f17b033e210;  1 drivers
L_0x7f17b033e258 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5654bb566260_0 .net/2u *"_s28", 32 0, L_0x7f17b033e258;  1 drivers
v0x5654bb566340_0 .net *"_s30", 32 0, L_0x5654bb578250;  1 drivers
v0x5654bb566420_0 .net *"_s4", 32 0, L_0x5654bb5678a0;  1 drivers
L_0x7f17b033e0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5654bb566500_0 .net *"_s7", 0 0, L_0x7f17b033e0f0;  1 drivers
L_0x7f17b033e138 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5654bb5665e0_0 .net/2u *"_s8", 32 0, L_0x7f17b033e138;  1 drivers
v0x5654bb5666c0_0 .var "clk", 0 0;
v0x5654bb566760_0 .net "inst", 31 0, L_0x5654bb5783f0;  1 drivers
v0x5654bb566820 .array "memory", 0 1023, 7 0;
v0x5654bb5668c0_0 .var "reset", 0 0;
L_0x5654bb567730 .array/port v0x5654bb566820, v0x5654bb563180_0;
L_0x5654bb5677d0 .array/port v0x5654bb566820, L_0x5654bb577ac0;
L_0x5654bb5678a0 .concat [ 32 1 0 0], v0x5654bb563180_0, L_0x7f17b033e0f0;
L_0x5654bb577ac0 .arith/sum 33, L_0x5654bb5678a0, L_0x7f17b033e138;
L_0x5654bb577c80 .array/port v0x5654bb566820, L_0x5654bb577e50;
L_0x5654bb577d20 .concat [ 32 1 0 0], v0x5654bb563180_0, L_0x7f17b033e180;
L_0x5654bb577e50 .arith/sum 33, L_0x5654bb577d20, L_0x7f17b033e1c8;
L_0x5654bb577fe0 .array/port v0x5654bb566820, L_0x5654bb578250;
L_0x5654bb5780d0 .concat [ 32 1 0 0], v0x5654bb563180_0, L_0x7f17b033e210;
L_0x5654bb578250 .arith/sum 33, L_0x5654bb5780d0, L_0x7f17b033e258;
L_0x5654bb5783f0 .delay 32 (2,2,2) L_0x5654bb5783f0/d;
L_0x5654bb5783f0/d .concat [ 8 8 8 8], L_0x5654bb577fe0, L_0x5654bb577c80, L_0x5654bb5677d0, L_0x5654bb567730;
S_0x5654bb504de0 .scope module, "mycpu" "cpu" 2 250, 2 132 0, S_0x5654bb538160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
L_0x5654bb566c00 .functor BUFZ 3, v0x5654bb564880_0, C4<000>, C4<000>, C4<000>;
v0x5654bb564700_0 .var "ALUOP", 2 0;
v0x5654bb5647e0_0 .net "CLK", 0 0, v0x5654bb5666c0_0;  1 drivers
v0x5654bb564880_0 .var "DESTINATION", 2 0;
v0x5654bb564920_0 .var "IM_VAL", 7 0;
v0x5654bb564a10_0 .net "IN", 7 0, v0x5654bb5625c0_0;  1 drivers
v0x5654bb564b50_0 .net "INSTRUCTION", 31 0, L_0x5654bb5783f0;  alias, 1 drivers
v0x5654bb564c30_0 .var "MUX1_SEL", 0 0;
v0x5654bb564cd0_0 .var "MUX2_SEL", 0 0;
v0x5654bb564d70_0 .net "OP_CODE", 2 0, L_0x5654bb566b60;  1 drivers
v0x5654bb564e10_0 .net "OUT1", 7 0, L_0x5654bb566e70;  1 drivers
v0x5654bb564ed0_0 .net "OUT2", 7 0, L_0x5654bb567310;  1 drivers
v0x5654bb564f90_0 .net "OUT3", 7 0, L_0x5654bb5675f0;  1 drivers
v0x5654bb5650a0_0 .net "OUT4", 7 0, v0x5654bb561950_0;  1 drivers
v0x5654bb5651b0_0 .net "OUT5", 7 0, v0x5654bb561fc0_0;  1 drivers
v0x5654bb5652c0_0 .net "PC", 31 0, v0x5654bb563180_0;  alias, 1 drivers
v0x5654bb565380_0 .net "READREG1", 2 0, L_0x5654bb566a70;  1 drivers
v0x5654bb565420_0 .net "READREG2", 2 0, L_0x5654bb566960;  1 drivers
v0x5654bb5654c0_0 .net "RESET", 0 0, v0x5654bb5668c0_0;  1 drivers
v0x5654bb5655b0_0 .var "WRITEENABLE", 0 0;
v0x5654bb565650_0 .net "WRITEREG", 2 0, L_0x5654bb566c00;  1 drivers
E_0x5654bb5180e0 .event edge, v0x5654bb564d70_0, v0x5654bb564b50_0;
L_0x5654bb566960 .part L_0x5654bb5783f0, 0, 3;
L_0x5654bb566a70 .part L_0x5654bb5783f0, 8, 3;
L_0x5654bb566b60 .part L_0x5654bb5783f0, 24, 3;
S_0x5654bb4db030 .scope module, "cpu_MUX1" "MUX" 2 223, 2 82 0, S_0x5654bb504de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 1 "control"
v0x5654bb4db270_0 .net "a", 7 0, L_0x5654bb567310;  alias, 1 drivers
v0x5654bb5617d0_0 .net "b", 7 0, L_0x5654bb5675f0;  alias, 1 drivers
v0x5654bb5618b0_0 .net "control", 0 0, v0x5654bb564c30_0;  1 drivers
v0x5654bb561950_0 .var "out", 7 0;
E_0x5654bb518320 .event edge, v0x5654bb5618b0_0, v0x5654bb5617d0_0, v0x5654bb4db270_0;
S_0x5654bb561ab0 .scope module, "cpu_MUX2" "MUX" 2 227, 2 82 0, S_0x5654bb504de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 1 "control"
v0x5654bb561d30_0 .net "a", 7 0, v0x5654bb564920_0;  1 drivers
v0x5654bb561e30_0 .net "b", 7 0, v0x5654bb561950_0;  alias, 1 drivers
v0x5654bb561ef0_0 .net "control", 0 0, v0x5654bb564cd0_0;  1 drivers
v0x5654bb561fc0_0 .var "out", 7 0;
E_0x5654bb5186a0 .event edge, v0x5654bb561ef0_0, v0x5654bb561950_0, v0x5654bb561d30_0;
S_0x5654bb562130 .scope module, "cpu_alu" "alu" 2 230, 2 16 0, S_0x5654bb504de0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
v0x5654bb5623d0_0 .net "DATA1", 7 0, L_0x5654bb566e70;  alias, 1 drivers
v0x5654bb5624d0_0 .net "DATA2", 7 0, v0x5654bb561fc0_0;  alias, 1 drivers
v0x5654bb5625c0_0 .var "RESULT", 7 0;
v0x5654bb562690_0 .net "SELECT", 2 0, v0x5654bb564700_0;  1 drivers
E_0x5654bb518560 .event edge, v0x5654bb5625c0_0, v0x5654bb562690_0, v0x5654bb561fc0_0, v0x5654bb5623d0_0;
S_0x5654bb562820 .scope module, "cpu_compliment" "compliment" 2 219, 2 102 0, S_0x5654bb504de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "in"
v0x5654bb562a10_0 .net *"_s0", 7 0, L_0x5654bb5674b0;  1 drivers
L_0x7f17b033e0a8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5654bb562b10_0 .net/2u *"_s2", 7 0, L_0x7f17b033e0a8;  1 drivers
v0x5654bb562bf0_0 .var "comp", 7 0;
v0x5654bb562cb0_0 .net "in", 7 0, L_0x5654bb567310;  alias, 1 drivers
v0x5654bb562da0_0 .net "out", 7 0, L_0x5654bb5675f0;  alias, 1 drivers
L_0x5654bb5674b0 .arith/sub 8, v0x5654bb562bf0_0, L_0x5654bb567310;
L_0x5654bb5675f0 .arith/sum 8, L_0x5654bb5674b0, L_0x7f17b033e0a8;
S_0x5654bb562ed0 .scope module, "cpu_counter" "counter" 2 233, 2 114 0, S_0x5654bb504de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "INSTaddr"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x5654bb563180_0 .var "INSTaddr", 31 0;
v0x5654bb563280_0 .net "clk", 0 0, v0x5654bb5666c0_0;  alias, 1 drivers
v0x5654bb563340_0 .net "reset", 0 0, v0x5654bb5668c0_0;  alias, 1 drivers
E_0x5654bb543b80 .event posedge, v0x5654bb563340_0, v0x5654bb563280_0;
S_0x5654bb563460 .scope module, "cpu_reg_file" "reg_file" 2 215, 2 38 0, S_0x5654bb504de0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
L_0x5654bb566e70/d .functor BUFZ 8, L_0x5654bb566c70, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5654bb566e70 .delay 8 (2,2,2) L_0x5654bb566e70/d;
L_0x5654bb567310/d .functor BUFZ 8, L_0x5654bb567100, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5654bb567310 .delay 8 (2,2,2) L_0x5654bb567310/d;
v0x5654bb563820_0 .net "CLK", 0 0, v0x5654bb5666c0_0;  alias, 1 drivers
v0x5654bb563910_0 .net "IN", 7 0, v0x5654bb5625c0_0;  alias, 1 drivers
v0x5654bb5639e0_0 .net "INADDRESS", 2 0, L_0x5654bb566c00;  alias, 1 drivers
v0x5654bb563ab0_0 .net "OUT1", 7 0, L_0x5654bb566e70;  alias, 1 drivers
v0x5654bb563ba0_0 .net "OUT1ADDRESS", 2 0, L_0x5654bb566a70;  alias, 1 drivers
v0x5654bb563cb0_0 .net "OUT2", 7 0, L_0x5654bb567310;  alias, 1 drivers
v0x5654bb563dc0_0 .net "OUT2ADDRESS", 2 0, L_0x5654bb566960;  alias, 1 drivers
v0x5654bb563ea0_0 .net "RESET", 0 0, v0x5654bb5668c0_0;  alias, 1 drivers
v0x5654bb563f40_0 .net "WRITE", 0 0, v0x5654bb5655b0_0;  1 drivers
v0x5654bb563fe0_0 .net *"_s0", 7 0, L_0x5654bb566c70;  1 drivers
v0x5654bb5640c0_0 .net *"_s10", 4 0, L_0x5654bb5671a0;  1 drivers
L_0x7f17b033e060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5654bb5641a0_0 .net *"_s13", 1 0, L_0x7f17b033e060;  1 drivers
v0x5654bb564280_0 .net *"_s2", 4 0, L_0x5654bb566d30;  1 drivers
L_0x7f17b033e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5654bb564360_0 .net *"_s5", 1 0, L_0x7f17b033e018;  1 drivers
v0x5654bb564440_0 .net *"_s8", 7 0, L_0x5654bb567100;  1 drivers
v0x5654bb564520 .array "regfile", 7 0, 7 0;
E_0x5654bb563760 .event posedge, v0x5654bb563280_0;
E_0x5654bb5637c0/0 .event edge, v0x5654bb563340_0;
E_0x5654bb5637c0/1 .event posedge, v0x5654bb563280_0;
E_0x5654bb5637c0 .event/or E_0x5654bb5637c0/0, E_0x5654bb5637c0/1;
L_0x5654bb566c70 .array/port v0x5654bb564520, L_0x5654bb566d30;
L_0x5654bb566d30 .concat [ 3 2 0 0], L_0x5654bb566a70, L_0x7f17b033e018;
L_0x5654bb567100 .array/port v0x5654bb564520, L_0x5654bb5671a0;
L_0x5654bb5671a0 .concat [ 3 2 0 0], L_0x5654bb566960, L_0x7f17b033e060;
    .scope S_0x5654bb563460;
T_0 ;
    %wait E_0x5654bb5637c0;
    %load/vec4 v0x5654bb563ea0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %delay 2, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5654bb564520, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5654bb564520, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5654bb564520, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5654bb564520, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5654bb564520, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5654bb564520, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5654bb564520, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5654bb564520, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5654bb563460;
T_1 ;
    %wait E_0x5654bb563760;
    %load/vec4 v0x5654bb563f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 2, 0;
    %load/vec4 v0x5654bb563910_0;
    %load/vec4 v0x5654bb5639e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5654bb564520, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5654bb562820;
T_2 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5654bb562bf0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x5654bb4db030;
T_3 ;
    %wait E_0x5654bb518320;
    %load/vec4 v0x5654bb5618b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x5654bb4db270_0;
    %store/vec4 v0x5654bb561950_0, 0, 8;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x5654bb5617d0_0;
    %store/vec4 v0x5654bb561950_0, 0, 8;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5654bb561ab0;
T_4 ;
    %wait E_0x5654bb5186a0;
    %load/vec4 v0x5654bb561ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x5654bb561d30_0;
    %store/vec4 v0x5654bb561fc0_0, 0, 8;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x5654bb561e30_0;
    %store/vec4 v0x5654bb561fc0_0, 0, 8;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5654bb562130;
T_5 ;
    %wait E_0x5654bb518560;
    %load/vec4 v0x5654bb562690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %delay 1, 0;
    %load/vec4 v0x5654bb5624d0_0;
    %store/vec4 v0x5654bb5625c0_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %delay 2, 0;
    %load/vec4 v0x5654bb5623d0_0;
    %load/vec4 v0x5654bb5624d0_0;
    %add;
    %store/vec4 v0x5654bb5625c0_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %delay 1, 0;
    %load/vec4 v0x5654bb5623d0_0;
    %load/vec4 v0x5654bb5624d0_0;
    %and;
    %store/vec4 v0x5654bb5625c0_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %delay 1, 0;
    %load/vec4 v0x5654bb5623d0_0;
    %load/vec4 v0x5654bb5624d0_0;
    %or;
    %store/vec4 v0x5654bb5625c0_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5654bb562ed0;
T_6 ;
    %wait E_0x5654bb543b80;
    %load/vec4 v0x5654bb563340_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5654bb563180_0, 0, 32;
    %jmp T_6.2;
T_6.1 ;
    %delay 1, 0;
    %load/vec4 v0x5654bb563180_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5654bb563180_0, 0, 32;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5654bb504de0;
T_7 ;
    %wait E_0x5654bb5180e0;
    %load/vec4 v0x5654bb564d70_0;
    %pad/u 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5654bb564b50_0;
    %parti/s 8, 16, 6;
    %pad/u 3;
    %store/vec4 v0x5654bb564880_0, 0, 3;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5654bb564b50_0;
    %parti/s 3, 16, 6;
    %store/vec4 v0x5654bb564880_0, 0, 3;
T_7.1 ;
    %delay 1, 0;
    %load/vec4 v0x5654bb564d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654bb5655b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654bb564cd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5654bb564700_0, 0, 3;
    %load/vec4 v0x5654bb564b50_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5654bb564920_0, 0, 8;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654bb5655b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654bb564c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654bb564cd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5654bb564700_0, 0, 3;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654bb5655b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654bb564c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654bb564cd0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5654bb564700_0, 0, 3;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654bb5655b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654bb564c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654bb564cd0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5654bb564700_0, 0, 3;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654bb5655b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654bb564c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654bb564cd0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5654bb564700_0, 0, 3;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654bb5655b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654bb564c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654bb564cd0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5654bb564700_0, 0, 3;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5654bb538160;
T_8 ;
    %pushi/vec4 65783, 0, 32;
    %split/vec4 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 33751553, 0, 32;
    %split/vec4 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 50397441, 0, 32;
    %split/vec4 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 16908289, 0, 32;
    %split/vec4 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 33816834, 0, 32;
    %split/vec4 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 134283266, 0, 32;
    %split/vec4 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 16777217, 0, 32;
    %split/vec4 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 65538, 0, 32;
    %split/vec4 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 16908289, 0, 32;
    %split/vec4 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 65539, 0, 32;
    %split/vec4 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 16973825, 0, 32;
    %split/vec4 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 65540, 0, 32;
    %split/vec4 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 17039361, 0, 32;
    %split/vec4 8;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 65541, 0, 32;
    %split/vec4 8;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 17104897, 0, 32;
    %split/vec4 8;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 65542, 0, 32;
    %split/vec4 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 17170433, 0, 32;
    %split/vec4 8;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 65543, 0, 32;
    %split/vec4 8;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 17235969, 0, 32;
    %split/vec4 8;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 65544, 0, 32;
    %split/vec4 8;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 134283265, 0, 32;
    %split/vec4 8;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 67568388, 0, 32;
    %split/vec4 8;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %pushi/vec4 83952902, 0, 32;
    %split/vec4 8;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %split/vec4 8;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5654bb566820, 4, 0;
    %vpi_call 2 284 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 285 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5654bb538160 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654bb5666c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654bb5668c0_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654bb5668c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654bb5668c0_0, 0, 1;
    %delay 250, 0;
    %vpi_call 2 297 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5654bb538160;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x5654bb5666c0_0;
    %inv;
    %store/vec4 v0x5654bb5666c0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cpu.v";
