# Experiment 4: Components

Introduces students to components by implementing a PWM wave generator using the clock divider from previous experiment

### Contents:

- Nexys-A7-100T-Master.xdc: Board contraints file
- top.vhd: Main VHDL file that contains instances of PWM and Clock Divider components
- pwm.vhd: PWM component file
- clk_divider.vhd: Clock divider component file