vhdl xil_defaultlib  \
"../../../../test.gen/sources_1/ip/c_addsub_d0Bx/sim/c_addsub_d0Bx.vhd" \

nosort
