Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8042edf6da8f4d69be403a01f65f0b95 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot axi4_lite_top_behav xil_defaultlib.axi4_lite_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/projects/Axi4-lite/Axi4-lite-vivado/Axi4-lite-vivado.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi4_lite_master
Compiling module xil_defaultlib.axi4_lite_slave
Compiling module xil_defaultlib.axi4_lite_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi4_lite_top_behav
