Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 3e5a8df9ce8149c6953095713df023d2 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot two_stage_referee_tb_behav xil_defaultlib.two_stage_referee_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rr_shifter(shift=1'b0)
Compiling module xil_defaultlib.rr_shifter(shift=1'b1)
Compiling module xil_defaultlib.fpa
Compiling module xil_defaultlib.two_stage_referee
Compiling module xil_defaultlib.two_stage_referee_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot two_stage_referee_tb_behav
