
*** Running vivado
    with args -log flp32_complex_subtracter.rds -m64 -mode batch -messageDb vivado.pb -source flp32_complex_subtracter.tcl


****** Vivado v2013.3 (64-bit)
  **** SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
  **** IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source flp32_complex_subtracter.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xa7a100tcsg324-1Q
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_verilog {
#   E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v
#   E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v
#   E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v
#   E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir E:/DSPIC_final/DSPIC_final.data/wt [current_project]
# set_property parent.project_dir E:/DSPIC_final [current_project]
# synth_design -top flp32_complex_subtracter -part xa7a100tcsg324-1Q
Command: synth_design -top flp32_complex_subtracter -part xa7a100tcsg324-1Q

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xa7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a100t'
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 226.199 ; gain = 81.730
INFO: [Synth 8-638] synthesizing module 'flp32_complex_subtracter' [E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v:23]
INFO: [Synth 8-638] synthesizing module 'flp32_add_sub' [E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v:3]
INFO: [Synth 8-638] synthesizing module 'add' [E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v:3]
INFO: [Synth 8-256] done synthesizing module 'add' (1#1) [E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v:3]
INFO: [Synth 8-638] synthesizing module 'sub' [E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v:3]
INFO: [Synth 8-256] done synthesizing module 'sub' (2#1) [E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v:3]
INFO: [Synth 8-256] done synthesizing module 'flp32_add_sub' (3#1) [E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v:3]
INFO: [Synth 8-256] done synthesizing module 'flp32_complex_subtracter' (4#1) [E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v:23]
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 258.402 ; gain = 113.934
Start RTL Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 258.402 ; gain = 113.934
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 258.402 ; gain = 113.934
---------------------------------------------------------------------------------

INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'R_temp_reg' [E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v:23]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a100tcsg324-1Q
Loading clock regions from D:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/aartix7/xa7a100t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/aartix7/xa7a100t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2013.3/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/aartix7/xa7a100t/csg324/Package.xml
Loading io standards from D:/Xilinx/Vivado/2013.3/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/ConfigModes.xml
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB8 0 RAMB16 0 RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 533.324 ; gain = 388.855
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
	   3 Input     24 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   3 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 2     
	  23 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 14    
	  23 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module flp32_complex_subtracter 
Detailed RTL Component Info : 
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module sub 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	  23 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  23 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flp32_add_sub 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 534.316 ; gain = 389.848
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flp32_add_sub:/\add_1/R_temp_reg[22] )
WARNING: [Synth 8-3332] Sequential element (\add_1/R_temp_reg[22] ) is unused and will be removed from module flp32_add_sub.
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 595.340 ; gain = 450.871
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 595.340 ; gain = 450.871
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 596.973 ; gain = 452.504
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 596.973 ; gain = 452.504
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 596.973 ; gain = 452.504
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 596.973 ; gain = 452.504
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    98|
|2     |LUT2   |    76|
|3     |LUT3   |   286|
|4     |LUT4   |   406|
|5     |LUT5   |   288|
|6     |LUT6   |   570|
|7     |MUXF7  |    38|
|8     |LD     |    44|
|9     |IBUF   |   128|
|10    |OBUF   |    64|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------------+------+
|      |Instance     |Module          |Cells |
+------+-------------+----------------+------+
|1     |top          |                |  1998|
|2     |  flp32_sub0 |flp32_add_sub   |   247|
|3     |    add_1    |add_1           |   247|
|4     |  flp32_sub1 |flp32_add_sub_0 |   247|
|5     |    add_1    |add             |   247|
+------+-------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 596.973 ; gain = 452.504
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 596.973 ; gain = 452.504
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  LD => LDCE: 44 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 823.621 ; gain = 641.832
# write_checkpoint flp32_complex_subtracter.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file flp32_complex_subtracter_utilization_synth.rpt -pb flp32_complex_subtracter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 823.621 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 18 15:26:00 2014...
