Copy any verilog code that to be tested in input.v and run the command python3 vlsi_lab_end.py >output.txt,

after running this, a output.txt file containing all the output will be generated in the same directory