 
****************************************
Report : area
Design : mkViterbi
Version: U-2022.12
Date   : Fri Nov  7 18:23:39 2025
****************************************

Library(s) Used:

    saed32lvt_ss0p75v25c (File: /home/tools/pdk/SAED32nm_EDK_02_2024/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v25c.db)

Number of ports:                          768
Number of nets:                          8544
Number of cells:                         7498
Number of combinational cells:           4934
Number of sequential cells:              2472
Number of macros/black boxes:               0
Number of buf/inv:                        654
Number of references:                     126

Combinational area:              11623.784183
Buf/Inv area:                      857.736001
Noncombinational area:           16206.255111
Macro/Black Box area:                0.000000
Net Interconnect area:            9209.857299

Total cell area:                 27830.039294
Total area:                      37039.896594

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  -----------------------------------
mkViterbi                         27830.0393    100.0   9086.9188  15001.1042  0.0000  mkViterbi
adder                              3054.3026     11.0   1842.7982    773.1061  0.0000  mkFP32_Adder
adder/clk_gate_man_carry_reg          8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkFP32_Adder_0
adder/clk_gate_res_reg                8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkFP32_Adder_1
adder/clk_gate_shifted_mantissa_2_reg     8.3868     0.0     3.3039     5.0829 0.0000  SNPS_CLOCK_GATE_HIGH_mkFP32_Adder_2
adder/rca                           316.1551      1.1    316.1551      0.0000  0.0000  mkBrentKungAdder24
adder/rcs1                           48.5415      0.2     48.5415      0.0000  0.0000  mkRippleCarrySubtractor_1
adder/rcs2                           48.5415      0.2     48.5415      0.0000  0.0000  mkRippleCarrySubtractor_0
clk_gate_bt_buffer_reg                8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_0
clk_gate_bt_max_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_1
clk_gate_bt_t_ctr_reg                 8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_2
clk_gate_curr_0_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_3
clk_gate_curr_10_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_5
clk_gate_curr_11_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_6
clk_gate_curr_12_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_7
clk_gate_curr_13_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_8
clk_gate_curr_14_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_9
clk_gate_curr_15_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_10
clk_gate_curr_16_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_11
clk_gate_curr_17_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_12
clk_gate_curr_18_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_13
clk_gate_curr_19_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_14
clk_gate_curr_1_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_4
clk_gate_curr_20_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_16
clk_gate_curr_21_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_17
clk_gate_curr_22_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_18
clk_gate_curr_23_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_19
clk_gate_curr_24_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_20
clk_gate_curr_25_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_21
clk_gate_curr_26_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_22
clk_gate_curr_27_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_23
clk_gate_curr_28_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_24
clk_gate_curr_29_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_25
clk_gate_curr_2_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_15
clk_gate_curr_30_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_27
clk_gate_curr_31_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_28
clk_gate_curr_3_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_26
clk_gate_curr_4_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_29
clk_gate_curr_5_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_30
clk_gate_curr_6_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_31
clk_gate_curr_7_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_32
clk_gate_curr_8_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_33
clk_gate_curr_9_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_34
clk_gate_emission_buffer_reg          8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_35
clk_gate_i_ctr_reg                    8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_36
clk_gate_j_ctr_reg                    8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_37
clk_gate_machine_state_reg            8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_38
clk_gate_max_path_reg                 8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_39
clk_gate_max_reg_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_40
clk_gate_max_state_reg_reg            8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_41
clk_gate_n_reg_reg                    8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_42
clk_gate_outcome_buffer_reg           8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_43
clk_gate_outcome_idx_reg              8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_44
clk_gate_path_buffer_reg              8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_45
clk_gate_prev_0_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_46
clk_gate_prev_10_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_48
clk_gate_prev_11_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_49
clk_gate_prev_12_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_50
clk_gate_prev_13_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_51
clk_gate_prev_14_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_52
clk_gate_prev_15_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_53
clk_gate_prev_16_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_54
clk_gate_prev_17_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_55
clk_gate_prev_18_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_56
clk_gate_prev_19_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_57
clk_gate_prev_1_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_47
clk_gate_prev_20_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_59
clk_gate_prev_21_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_60
clk_gate_prev_22_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_61
clk_gate_prev_23_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_62
clk_gate_prev_24_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_63
clk_gate_prev_25_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_64
clk_gate_prev_26_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_65
clk_gate_prev_27_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_66
clk_gate_prev_28_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_67
clk_gate_prev_29_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_68
clk_gate_prev_2_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_58
clk_gate_prev_30_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_70
clk_gate_prev_31_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_71
clk_gate_prev_3_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_69
clk_gate_prev_4_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_72
clk_gate_prev_5_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_73
clk_gate_prev_6_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_74
clk_gate_prev_7_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_75
clk_gate_prev_8_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_76
clk_gate_prev_9_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_77
clk_gate_print_state_reg              8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_0_1
clk_gate_t_ctr_reg                    8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_78
clk_gate_t_start_reg                  8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_79
clk_gate_transition_buffer_reg        8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_80
--------------------------------  ----------  -------  ----------  ----------  ------  -----------------------------------
Total                                                  11623.7842  16206.2551  0.0000

1
