# priority_encoder

FPGA implementation of a priority encoder using only basic combinational logic on the Nexys 4 devboard.
Input (x/n) -> 1/n -> Grey code, N=4...8
