{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624039052304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624039052305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 14:57:32 2021 " "Processing started: Fri Jun 18 14:57:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624039052305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039052305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_loop_back -c DE1_loop_back " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_loop_back -c DE1_loop_back" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039052305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624039052715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624039052715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_loop_back.v 7 7 " "Found 7 design units, including 7 entities, in source file DE1_loop_back.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_loop_back " "Found entity 1: DE1_loop_back" {  } { { "DE1_loop_back.v" "" { Text "/home/jeff/Documents/GitHub/FFT/loop_back/DE1_loop_back.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039062194 ""} { "Info" "ISGN_ENTITY_NAME" "2 dpram " "Found entity 2: dpram" {  } { { "DE1_loop_back.v" "" { Text "/home/jeff/Documents/GitHub/FFT/loop_back/DE1_loop_back.v" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039062194 ""} { "Info" "ISGN_ENTITY_NAME" "3 sine_cos " "Found entity 3: sine_cos" {  } { { "DE1_loop_back.v" "" { Text "/home/jeff/Documents/GitHub/FFT/loop_back/DE1_loop_back.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039062194 ""} { "Info" "ISGN_ENTITY_NAME" "4 Clock_divider " "Found entity 4: Clock_divider" {  } { { "DE1_loop_back.v" "" { Text "/home/jeff/Documents/GitHub/FFT/loop_back/DE1_loop_back.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039062194 ""} { "Info" "ISGN_ENTITY_NAME" "5 clock_enable " "Found entity 5: clock_enable" {  } { { "DE1_loop_back.v" "" { Text "/home/jeff/Documents/GitHub/FFT/loop_back/DE1_loop_back.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039062194 ""} { "Info" "ISGN_ENTITY_NAME" "6 debouncer " "Found entity 6: debouncer" {  } { { "DE1_loop_back.v" "" { Text "/home/jeff/Documents/GitHub/FFT/loop_back/DE1_loop_back.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039062194 ""} { "Info" "ISGN_ENTITY_NAME" "7 my_dff_en " "Found entity 7: my_dff_en" {  } { { "DE1_loop_back.v" "" { Text "/home/jeff/Documents/GitHub/FFT/loop_back/DE1_loop_back.v" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039062194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039062194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_loop_back " "Elaborating entity \"DE1_loop_back\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624039062253 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FIFO4_data_available DE1_loop_back.v(59) " "Verilog HDL or VHDL warning at DE1_loop_back.v(59): object \"FIFO4_data_available\" assigned a value but never read" {  } { { "DE1_loop_back.v" "" { Text "/home/jeff/Documents/GitHub/FFT/loop_back/DE1_loop_back.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624039062255 "|DE1_loop_back"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FIFO8_ready_to_accept_data DE1_loop_back.v(61) " "Verilog HDL or VHDL warning at DE1_loop_back.v(61): object \"FIFO8_ready_to_accept_data\" assigned a value but never read" {  } { { "DE1_loop_back.v" "" { Text "/home/jeff/Documents/GitHub/FFT/loop_back/DE1_loop_back.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624039062255 "|DE1_loop_back"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_register DE1_loop_back.v(145) " "Verilog HDL or VHDL warning at DE1_loop_back.v(145): object \"data_register\" assigned a value but never read" {  } { { "DE1_loop_back.v" "" { Text "/home/jeff/Documents/GitHub/FFT/loop_back/DE1_loop_back.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624039062255 "|DE1_loop_back"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_data DE1_loop_back.v(168) " "Verilog HDL or VHDL warning at DE1_loop_back.v(168): object \"test_data\" assigned a value but never read" {  } { { "DE1_loop_back.v" "" { Text "/home/jeff/Documents/GitHub/FFT/loop_back/DE1_loop_back.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624039062255 "|DE1_loop_back"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uut_out DE1_loop_back.v(188) " "Verilog HDL or VHDL warning at DE1_loop_back.v(188): object \"uut_out\" assigned a value but never read" {  } { { "DE1_loop_back.v" "" { Text "/home/jeff/Documents/GitHub/FFT/loop_back/DE1_loop_back.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624039062255 "|DE1_loop_back"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_cos sine_cos:osc " "Elaborating entity \"sine_cos\" for hierarchy \"sine_cos:osc\"" {  } { { "DE1_loop_back.v" "osc" { Text "/home/jeff/Documents/GitHub/FFT/loop_back/DE1_loop_back.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039062256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram dpram:ram_signal " "Elaborating entity \"dpram\" for hierarchy \"dpram:ram_signal\"" {  } { { "DE1_loop_back.v" "ram_signal" { Text "/home/jeff/Documents/GitHub/FFT/loop_back/DE1_loop_back.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039062257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:slow_clock_div " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:slow_clock_div\"" {  } { { "DE1_loop_back.v" "slow_clock_div" { Text "/home/jeff/Documents/GitHub/FFT/loop_back/DE1_loop_back.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039062259 ""}
