# ExtendedFeatures Leaf

Contains the available properties for a leaf 00000007 - Extended Features

## Available Properties

| Name | Description | Returns | Units |
| --- | --- | --- | --- |
| **ADX** | Intel ADX (Multi-Precision Add-Carry Instruction Extensions). | Boolean | None |
| **AMX_BF16** | Tile computation on bfloat16 numbers. | Boolean | None |
| **AMX_INT8** | Tile computation on 8-bit integers. | Boolean | None |
| **AMX_TILE** | Tile architecture. | Boolean | None |
| **AVX2** | Advanced Vector Extensions 2. | Boolean | None |
| **AVX512_4FMAPS** | AVX-512 4-register Multiply Accumulation Single precision. | Boolean | None |
| **AVX512_4VNNIW** | AVX-512 4-register Neural Network Instructions. | Boolean | None |
| **AVX512_BF16** | AVX-512 BFLOAT16 instructions. | Boolean | None |
| **AVX512_BITALG** | AVX-512 BITALG instructions. | Boolean | None |
| **AVX512_BW** | AVX-512 Byte and Word Instructions. | Boolean | None |
| **AVX512_CD** | AVX-512 Conflict Detection Instructions. | Boolean | None |
| **AVX512_DQ** | AVX-512 Doubleword and Quadword Instructions. | Boolean | None |
| **AVX512_ER** | AVX-512 Exponential and Reciprocal Instructions. | Boolean | None |
| **AVX512_F** | AVX-512 Prefetch Instructions. | Boolean | None |
| **AVX512_IFMA** | Tile computation on 8-bit integers. | Boolean | None |
| **AVX512_PF** | Tile computation on 8-bit integers. | Boolean | None |
| **AVX512_VBMI** | AVX-512 Vector Bit Manipulation Instructions. | Boolean | None |
| **AVX512_VBMI2** | AVX-512 Vector Bit Manipulation Instructions 2. | Boolean | None |
| **AVX512_VL** | AVX-512 Vector Length Extensions. | Boolean | None |
| **AVX512_VNNI** | AVX-512 Vector Neural Network Instructions. | Boolean | None |
| **AVX512_VP2INTERSECT** | Doubleword and Quadword Instructions. | Boolean | None |
| **AVX512_VPOPCNTDQ** | AVX-512 Vector Population Count Double and Quad-word. | Boolean | None |
| **BMI1** | Bit manipulation instruction set 1. | Boolean | None |
| **BMI2** | Bit manipulation instruction set 2. | Boolean | None |
| **CET_IBT** | Control flow enforcement (CET) indirect branch tracking. | Boolean | None |
| **CET_SS** | Control flow enforcement (CET) shadow stack. | Boolean | None |
| **CLDEMOTE** | Cache line demote. | Boolean | None |
| **CLFLUSHOPT** | CLFLUSHOPT Instruction. | Boolean | None |
| **CLWB** | CLWB Instruction. | Boolean | None |
| **Deprecates_FPU** | Deprecates FPU CS and FPU DS. | Boolean | None |
| **ENQCMD** | Enqueue Stores. | Boolean | None |
| **ERMS** | Enhanced REP MOVSB/STOSB. | Boolean | None |
| **FDP_EXCPTN_ONLY** | Tile computation on 8-bit integers. | Boolean | None |
| **FSGSBASE** | FDP_EXCPTN_ONLY. | Boolean | None |
| **FSRM** | Fast Short REP MOVSB. | Boolean | None |
| **GFNI** | Galois Field instructions. | Boolean | None |
| **HLE** | TSX hardware lock bypass. | Boolean | None |
| **HYBRID** | HYBRID. | Boolean | None |
| **IA32_ARCH_CAPABILITIES** | Speculative Side Channel Mitigations. | Boolean | None |
| **IA32_CORE_CAPABILITIES** | Support for a MSR listing model-specific core capabilities. | Boolean | None |
| **IA32_TSC_ADJUST_MSR** | IA32_TSC_ADJUST_MSR. | Boolean | None |
| **IBRS_IBPB** | Speculation Control, part of Indirect Branch Control (IBC). | Boolean | None |
| **INVPCID** | INVPCID Instruction. | Boolean | None |
| **IPT** | Intel Processor Trace. | Boolean | None |
| **ITL_5_LEVELPG** | Intel 5-level paging. | Boolean | None |
| **L1D_FLUSH** | L1D_FLUSH. IA32_FLUSH_CMD MSR. | Boolean | None |
| **LBR** | Architectural Last Branch Records. | Boolean | None |
| **MD_CLEAR** | VERW instruction clears CPU buffers. | Boolean | None |
| **MOVDIR64B** | MOVDIR64B. | Boolean | None |
| **MOVDIRI** | MOVDIRI. | Boolean | None |
| **MPX** | Intel MPX (Memory Protection Extensions). | Boolean | None |
| **OSPKE** | PKU enabled by OS. | Boolean | None |
| **PCOMMIT** | PCOMMIT instruction. | Boolean | None |
| **PCONFIG** | Platform configuration (Memory Encryption Technologies Instructions). | Boolean | None |
| **PKS** | Protection keys for supervisor-mode pages. | Boolean | None |
| **PKU** | Memory Protection Keys for User-mode pages. | Boolean | None |
| **PREFETCHWT1** | PREFETCHWT1 Instruction. | Boolean | None |
| **RDPID** | Read Processor ID and IA32_TSC_AUX. | Boolean | None |
| **RDSEED** | RDSEED Instruction. | Boolean | None |
| **RDT_A** | Platform Quality of Service Enforcement. | Boolean | None |
| **RDT_M** | Platform Quality of Service Monitoring. | Boolean | None |
| **RTM** | TSX Restricted Transactional Memory. | Boolean | None |
| **SERIALIZE** | SERIALIZE. | Boolean | None |
| **SGX** | Tile computation on 8-bit integers. | Boolean | None |
| **SGX_LC** | SGX Launch Configuration. | Boolean | None |
| **SHA** | Intel SHA extensions. | Boolean | None |
| **SMAP** | Supervisor Mode Access Prevention. | Boolean | None |
| **SMEP** | Supervisor Mode Execution Prevention. | Boolean | None |
| **SRBDS_CTRL** | Special Register Buffer Data Sampling Mitigations. | Boolean | None |
| **SSBD** | Speculative Store Bypass Disable. | Boolean | None |
| **STIBP** | Single Thread Indirect Branch Predictor, part of IBC. | Boolean | None |
| **TSXLDTRK** | TSX suspend load address tracking. | Boolean | None |
| **TSX_FORCE_ABORT** | TSX_FORCE_ABORT. | Boolean | None |
| **UMIP** | User-mode Instruction Prevention. | Boolean | None |
| **VAES** | Vector AES instruction set (VEX-256/EVEX). | Boolean | None |
| **VPCLMULQDQ** | CLMUL instruction set (VEX-256/EVEX). | Boolean | None |
| **WAITPKG** | Timed pause and user-level monitor/wait. | Boolean | None |
