// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_ip_encode_handle_arp_reply (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataStreamBuffer2_V_dout,
        dataStreamBuffer2_V_empty_n,
        dataStreamBuffer2_V_read,
        arpTableIn_V_dout,
        arpTableIn_V_empty_n,
        arpTableIn_V_read,
        dataStreamBuffer3_V_din,
        dataStreamBuffer3_V_full_n,
        dataStreamBuffer3_V_write,
        myMacAddress_V
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv9_FF = 9'b11111111;
parameter    ap_const_lv16_8 = 16'b1000;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] dataStreamBuffer2_V_dout;
input   dataStreamBuffer2_V_empty_n;
output   dataStreamBuffer2_V_read;
input  [48:0] arpTableIn_V_dout;
input   arpTableIn_V_empty_n;
output   arpTableIn_V_read;
output  [72:0] dataStreamBuffer3_V_din;
input   dataStreamBuffer3_V_full_n;
output   dataStreamBuffer3_V_write;
input  [47:0] myMacAddress_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dataStreamBuffer2_V_read;
reg arpTableIn_V_read;
reg[72:0] dataStreamBuffer3_V_din;
reg dataStreamBuffer3_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [0:0] grp_nbreadreq_fu_152_p3;
wire   [0:0] tmp_9_nbreadreq_fu_166_p3;
reg    ap_sig_bdd_82;
reg   [0:0] mw_writeLast_load_reg_556;
reg   [1:0] mw_state_load_reg_570;
reg   [0:0] tmp_10_reg_577;
reg   [0:0] tmp_reg_596;
reg   [0:0] tmp_9_reg_605;
reg   [0:0] tmp_131_reg_614;
reg    ap_sig_bdd_122;
reg   [0:0] mw_writeLast = 1'b0;
reg   [63:0] mw_prevWord_data_V = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [7:0] mw_prevWord_keep_V = 8'b00000000;
reg   [1:0] mw_state = 2'b00;
reg   [47:0] myMacAddress_V_read_reg_550;
reg   [63:0] p_Val2_s_reg_560;
reg   [7:0] p_Val2_4_reg_565;
wire   [15:0] tmp_137_fu_412_p1;
reg   [15:0] tmp_137_reg_581;
reg   [1:0] p_Result_13_reg_586;
reg   [0:0] tmp_138_reg_591;
wire   [15:0] tmp_134_fu_445_p1;
reg   [15:0] tmp_134_reg_600;
wire   [47:0] tmp_130_fu_455_p1;
reg   [47:0] tmp_130_reg_609;
wire   [0:0] tmp_131_fu_459_p3;
wire   [0:0] ap_reg_phiprechg_mw_state_flag_1_reg_187pp0_it0;
reg   [0:0] mw_state_flag_1_phi_fu_190_p20;
wire   [1:0] ap_reg_phiprechg_mw_state_new_1_reg_222pp0_it0;
reg   [1:0] mw_state_new_1_phi_fu_225_p20;
wire   [0:0] ap_reg_phiprechg_tmp_s_reg_257pp0_it0;
reg   [0:0] tmp_s_phi_fu_260_p20;
wire   [0:0] ap_reg_phiprechg_tmp_30_reg_291pp0_it0;
reg   [0:0] tmp_30_phi_fu_294_p20;
wire   [0:0] ap_reg_phiprechg_mw_state_flag_2_reg_323pp0_it0;
reg   [0:0] mw_state_flag_2_phi_fu_326_p4;
wire   [1:0] ap_reg_phiprechg_mw_state_new_2_reg_335pp0_it0;
reg   [1:0] mw_state_new_2_phi_fu_338_p4;
wire   [72:0] tmp_656_fu_490_p6;
wire   [72:0] tmp_4_fu_512_p5;
wire   [72:0] tmp_2_fu_527_p4;
wire   [72:0] tmp1_fu_537_p5;
wire   [63:0] p_Val2_6_fu_408_p1;
wire   [63:0] p_Val2_5_fu_441_p1;
wire   [0:0] tmp_last_V_fu_485_p2;
wire   [5:0] grp_fu_383_p4;
wire   [47:0] grp_fu_374_p4;
wire   [31:0] p_Result_10_fu_503_p4;
wire   [15:0] tmp_140_fu_524_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_98;
reg    ap_sig_bdd_105;
reg    ap_sig_bdd_116;
reg    ap_sig_bdd_284;
reg    ap_sig_bdd_431;
reg    ap_sig_bdd_310;
reg    ap_sig_bdd_434;
reg    ap_sig_bdd_437;
reg    ap_sig_bdd_439;
reg    ap_sig_bdd_268;
reg    ap_sig_bdd_129;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_431) begin
        if ((mw_state == ap_const_lv2_2)) begin
            mw_prevWord_data_V <= p_Val2_5_fu_441_p1;
        end else if ((mw_state == ap_const_lv2_3)) begin
            mw_prevWord_data_V <= p_Val2_6_fu_408_p1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_129) begin
        if (~(mw_writeLast == ap_const_lv1_0)) begin
            mw_writeLast <= ap_const_lv1_0;
        end else if (ap_sig_bdd_268) begin
            mw_writeLast <= tmp_s_phi_fu_260_p20;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        mw_prevWord_keep_V <= {{dataStreamBuffer2_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == mw_state_flag_2_phi_fu_326_p4))) begin
        mw_state <= mw_state_new_2_phi_fu_338_p4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mw_writeLast == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        mw_state_load_reg_570 <= mw_state;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        mw_writeLast_load_reg_556 <= mw_writeLast;
        myMacAddress_V_read_reg_550 <= myMacAddress_V;
        p_Val2_4_reg_565 <= mw_prevWord_keep_V;
        p_Val2_s_reg_560 <= mw_prevWord_data_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        p_Result_13_reg_586 <= {{dataStreamBuffer2_V_dout[ap_const_lv32_41 : ap_const_lv32_40]}};
        tmp_137_reg_581 <= tmp_137_fu_412_p1;
        tmp_138_reg_591 <= dataStreamBuffer2_V_dout[ap_const_lv32_42];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_10_reg_577 <= grp_nbreadreq_fu_152_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_9_nbreadreq_fu_166_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_130_reg_609 <= tmp_130_fu_455_p1;
        tmp_131_reg_614 <= arpTableIn_V_dout[ap_const_lv32_30];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_134_reg_600 <= tmp_134_fu_445_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_9_reg_605 <= tmp_9_nbreadreq_fu_166_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_reg_596 <= grp_nbreadreq_fu_152_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_82 or ap_sig_bdd_122)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_82 or ap_sig_bdd_122)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// arpTableIn_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_9_nbreadreq_fu_166_p3 or ap_sig_bdd_82 or ap_sig_bdd_122 or mw_writeLast or mw_state)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_9_nbreadreq_fu_166_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        arpTableIn_V_read = ap_const_logic_1;
    end else begin
        arpTableIn_V_read = ap_const_logic_0;
    end
end

/// dataStreamBuffer2_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or grp_nbreadreq_fu_152_p3 or ap_sig_bdd_82 or ap_sig_bdd_122 or mw_writeLast or mw_state)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        dataStreamBuffer2_V_read = ap_const_logic_1;
    end else begin
        dataStreamBuffer2_V_read = ap_const_logic_0;
    end
end

/// dataStreamBuffer3_V_din assign process. ///
always @ (mw_writeLast_load_reg_556 or tmp_656_fu_490_p6 or tmp_4_fu_512_p5 or tmp_2_fu_527_p4 or tmp1_fu_537_p5 or ap_sig_bdd_98 or ap_sig_bdd_105 or ap_sig_bdd_116 or ap_sig_bdd_284)
begin
    if (ap_sig_bdd_284) begin
        if (~(ap_const_lv1_0 == mw_writeLast_load_reg_556)) begin
            dataStreamBuffer3_V_din = tmp1_fu_537_p5;
        end else if (ap_sig_bdd_116) begin
            dataStreamBuffer3_V_din = tmp_2_fu_527_p4;
        end else if (ap_sig_bdd_105) begin
            dataStreamBuffer3_V_din = tmp_4_fu_512_p5;
        end else if (ap_sig_bdd_98) begin
            dataStreamBuffer3_V_din = tmp_656_fu_490_p6;
        end else begin
            dataStreamBuffer3_V_din = 'bx;
        end
    end else begin
        dataStreamBuffer3_V_din = 'bx;
    end
end

/// dataStreamBuffer3_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_82 or mw_writeLast_load_reg_556 or mw_state_load_reg_570 or tmp_10_reg_577 or tmp_reg_596 or tmp_9_reg_605 or tmp_131_reg_614 or ap_sig_bdd_122)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_556) & (ap_const_lv2_3 == mw_state_load_reg_570) & ~(ap_const_lv1_0 == tmp_10_reg_577) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_556) & (ap_const_lv2_2 == mw_state_load_reg_570) & ~(ap_const_lv1_0 == tmp_reg_596) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_556) & (ap_const_lv2_0 == mw_state_load_reg_570) & ~(ap_const_lv1_0 == tmp_9_reg_605) & ~(ap_const_lv1_0 == tmp_131_reg_614) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == mw_writeLast_load_reg_556) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        dataStreamBuffer3_V_write = ap_const_logic_1;
    end else begin
        dataStreamBuffer3_V_write = ap_const_logic_0;
    end
end

/// mw_state_flag_1_phi_fu_190_p20 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_152_p3 or tmp_9_nbreadreq_fu_166_p3 or mw_writeLast or mw_state or tmp_131_fu_459_p3 or ap_reg_phiprechg_mw_state_flag_1_reg_187pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_9_nbreadreq_fu_166_p3) & ~(ap_const_lv1_0 == tmp_131_fu_459_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_9_nbreadreq_fu_166_p3) & (ap_const_lv1_0 == tmp_131_fu_459_p3)))) begin
        mw_state_flag_1_phi_fu_190_p20 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(mw_state == ap_const_lv2_1) & ~(mw_state == ap_const_lv2_3) & ~(mw_state == ap_const_lv2_2) & ~(mw_state == ap_const_lv2_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & (ap_const_lv1_0 == grp_nbreadreq_fu_152_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & (ap_const_lv1_0 == tmp_9_nbreadreq_fu_166_p3)))) begin
        mw_state_flag_1_phi_fu_190_p20 = ap_const_lv1_0;
    end else begin
        mw_state_flag_1_phi_fu_190_p20 = ap_reg_phiprechg_mw_state_flag_1_reg_187pp0_it0;
    end
end

/// mw_state_flag_2_phi_fu_326_p4 assign process. ///
always @ (mw_state_flag_1_phi_fu_190_p20 or tmp_30_phi_fu_294_p20 or ap_reg_phiprechg_mw_state_flag_2_reg_323pp0_it0 or ap_sig_bdd_310)
begin
    if (ap_sig_bdd_310) begin
        if ((ap_const_lv1_0 == tmp_30_phi_fu_294_p20)) begin
            mw_state_flag_2_phi_fu_326_p4 = mw_state_flag_1_phi_fu_190_p20;
        end else if (~(ap_const_lv1_0 == tmp_30_phi_fu_294_p20)) begin
            mw_state_flag_2_phi_fu_326_p4 = ap_const_lv1_1;
        end else begin
            mw_state_flag_2_phi_fu_326_p4 = ap_reg_phiprechg_mw_state_flag_2_reg_323pp0_it0;
        end
    end else begin
        mw_state_flag_2_phi_fu_326_p4 = ap_reg_phiprechg_mw_state_flag_2_reg_323pp0_it0;
    end
end

/// mw_state_new_1_phi_fu_225_p20 assign process. ///
always @ (ap_reg_phiprechg_mw_state_new_1_reg_222pp0_it0 or ap_sig_bdd_310 or ap_sig_bdd_434 or ap_sig_bdd_437 or ap_sig_bdd_439)
begin
    if (ap_sig_bdd_310) begin
        if (ap_sig_bdd_439) begin
            mw_state_new_1_phi_fu_225_p20 = ap_const_lv2_1;
        end else if (ap_sig_bdd_437) begin
            mw_state_new_1_phi_fu_225_p20 = ap_const_lv2_2;
        end else if (ap_sig_bdd_434) begin
            mw_state_new_1_phi_fu_225_p20 = ap_const_lv2_3;
        end else begin
            mw_state_new_1_phi_fu_225_p20 = ap_reg_phiprechg_mw_state_new_1_reg_222pp0_it0;
        end
    end else begin
        mw_state_new_1_phi_fu_225_p20 = ap_reg_phiprechg_mw_state_new_1_reg_222pp0_it0;
    end
end

/// mw_state_new_2_phi_fu_338_p4 assign process. ///
always @ (mw_state_new_1_phi_fu_225_p20 or tmp_30_phi_fu_294_p20 or ap_reg_phiprechg_mw_state_new_2_reg_335pp0_it0 or ap_sig_bdd_310)
begin
    if (ap_sig_bdd_310) begin
        if ((ap_const_lv1_0 == tmp_30_phi_fu_294_p20)) begin
            mw_state_new_2_phi_fu_338_p4 = mw_state_new_1_phi_fu_225_p20;
        end else if (~(ap_const_lv1_0 == tmp_30_phi_fu_294_p20)) begin
            mw_state_new_2_phi_fu_338_p4 = ap_const_lv2_0;
        end else begin
            mw_state_new_2_phi_fu_338_p4 = ap_reg_phiprechg_mw_state_new_2_reg_335pp0_it0;
        end
    end else begin
        mw_state_new_2_phi_fu_338_p4 = ap_reg_phiprechg_mw_state_new_2_reg_335pp0_it0;
    end
end

/// tmp_30_phi_fu_294_p20 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or dataStreamBuffer2_V_dout or grp_nbreadreq_fu_152_p3 or tmp_9_nbreadreq_fu_166_p3 or mw_writeLast or mw_state or tmp_131_fu_459_p3 or ap_reg_phiprechg_tmp_30_reg_291pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_2)))) begin
        tmp_30_phi_fu_294_p20 = dataStreamBuffer2_V_dout[ap_const_lv32_48];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(mw_state == ap_const_lv2_1) & ~(mw_state == ap_const_lv2_3) & ~(mw_state == ap_const_lv2_2) & ~(mw_state == ap_const_lv2_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & (ap_const_lv1_0 == grp_nbreadreq_fu_152_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & (ap_const_lv1_0 == tmp_9_nbreadreq_fu_166_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_9_nbreadreq_fu_166_p3) & ~(ap_const_lv1_0 == tmp_131_fu_459_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_9_nbreadreq_fu_166_p3) & (ap_const_lv1_0 == tmp_131_fu_459_p3)))) begin
        tmp_30_phi_fu_294_p20 = ap_const_lv1_0;
    end else begin
        tmp_30_phi_fu_294_p20 = ap_reg_phiprechg_tmp_30_reg_291pp0_it0;
    end
end

/// tmp_s_phi_fu_260_p20 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or dataStreamBuffer2_V_dout or grp_nbreadreq_fu_152_p3 or tmp_9_nbreadreq_fu_166_p3 or mw_writeLast or mw_state or tmp_131_fu_459_p3 or ap_reg_phiprechg_tmp_s_reg_257pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & (ap_const_lv1_0 == tmp_9_nbreadreq_fu_166_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_9_nbreadreq_fu_166_p3) & ~(ap_const_lv1_0 == tmp_131_fu_459_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_9_nbreadreq_fu_166_p3) & (ap_const_lv1_0 == tmp_131_fu_459_p3)))) begin
        tmp_s_phi_fu_260_p20 = ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_3))) begin
        tmp_s_phi_fu_260_p20 = dataStreamBuffer2_V_dout[ap_const_lv32_42];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & (ap_const_lv1_0 == grp_nbreadreq_fu_152_p3)))) begin
        tmp_s_phi_fu_260_p20 = ap_const_lv1_0;
    end else begin
        tmp_s_phi_fu_260_p20 = ap_reg_phiprechg_tmp_s_reg_257pp0_it0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_82 or ap_sig_bdd_122 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_mw_state_flag_1_reg_187pp0_it0 = 'bx;
assign ap_reg_phiprechg_mw_state_flag_2_reg_323pp0_it0 = 'bx;
assign ap_reg_phiprechg_mw_state_new_1_reg_222pp0_it0 = 'bx;
assign ap_reg_phiprechg_mw_state_new_2_reg_335pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_30_reg_291pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_s_reg_257pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_105 assign process. ///
always @ (mw_writeLast_load_reg_556 or mw_state_load_reg_570 or tmp_reg_596)
begin
    ap_sig_bdd_105 = ((ap_const_lv1_0 == mw_writeLast_load_reg_556) & (ap_const_lv2_2 == mw_state_load_reg_570) & ~(ap_const_lv1_0 == tmp_reg_596));
end

/// ap_sig_bdd_116 assign process. ///
always @ (mw_writeLast_load_reg_556 or mw_state_load_reg_570 or tmp_9_reg_605 or tmp_131_reg_614)
begin
    ap_sig_bdd_116 = ((ap_const_lv1_0 == mw_writeLast_load_reg_556) & (ap_const_lv2_0 == mw_state_load_reg_570) & ~(ap_const_lv1_0 == tmp_9_reg_605) & ~(ap_const_lv1_0 == tmp_131_reg_614));
end

/// ap_sig_bdd_122 assign process. ///
always @ (dataStreamBuffer3_V_full_n or mw_writeLast_load_reg_556 or mw_state_load_reg_570 or tmp_10_reg_577 or tmp_reg_596 or tmp_9_reg_605 or tmp_131_reg_614)
begin
    ap_sig_bdd_122 = (((dataStreamBuffer3_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_556) & (ap_const_lv2_3 == mw_state_load_reg_570) & ~(ap_const_lv1_0 == tmp_10_reg_577)) | ((dataStreamBuffer3_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_556) & (ap_const_lv2_2 == mw_state_load_reg_570) & ~(ap_const_lv1_0 == tmp_reg_596)) | ((dataStreamBuffer3_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_556) & (ap_const_lv2_0 == mw_state_load_reg_570) & ~(ap_const_lv1_0 == tmp_9_reg_605) & ~(ap_const_lv1_0 == tmp_131_reg_614)) | ((dataStreamBuffer3_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == mw_writeLast_load_reg_556)));
end

/// ap_sig_bdd_129 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_82 or ap_sig_bdd_122)
begin
    ap_sig_bdd_129 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_268 assign process. ///
always @ (mw_writeLast or tmp_30_phi_fu_294_p20)
begin
    ap_sig_bdd_268 = ((mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_30_phi_fu_294_p20));
end

/// ap_sig_bdd_284 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_82 or ap_sig_bdd_122)
begin
    ap_sig_bdd_284 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_310 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or mw_writeLast)
begin
    ap_sig_bdd_310 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0));
end

/// ap_sig_bdd_431 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or grp_nbreadreq_fu_152_p3 or ap_sig_bdd_82 or ap_sig_bdd_122 or mw_writeLast)
begin
    ap_sig_bdd_431 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_434 assign process. ///
always @ (grp_nbreadreq_fu_152_p3 or mw_state)
begin
    ap_sig_bdd_434 = (~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_2));
end

/// ap_sig_bdd_437 assign process. ///
always @ (tmp_9_nbreadreq_fu_166_p3 or mw_state or tmp_131_fu_459_p3)
begin
    ap_sig_bdd_437 = ((mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_9_nbreadreq_fu_166_p3) & ~(ap_const_lv1_0 == tmp_131_fu_459_p3));
end

/// ap_sig_bdd_439 assign process. ///
always @ (tmp_9_nbreadreq_fu_166_p3 or mw_state or tmp_131_fu_459_p3)
begin
    ap_sig_bdd_439 = ((mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_9_nbreadreq_fu_166_p3) & (ap_const_lv1_0 == tmp_131_fu_459_p3));
end

/// ap_sig_bdd_82 assign process. ///
always @ (ap_start or ap_done_reg or dataStreamBuffer2_V_empty_n or grp_nbreadreq_fu_152_p3 or arpTableIn_V_empty_n or tmp_9_nbreadreq_fu_166_p3 or mw_writeLast or mw_state)
begin
    ap_sig_bdd_82 = (((dataStreamBuffer2_V_empty_n == ap_const_logic_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3)) | ((dataStreamBuffer2_V_empty_n == ap_const_logic_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_3)) | ((dataStreamBuffer2_V_empty_n == ap_const_logic_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_152_p3) & (mw_state == ap_const_lv2_2)) | ((mw_writeLast == ap_const_lv1_0) & (arpTableIn_V_empty_n == ap_const_logic_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_9_nbreadreq_fu_166_p3)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_98 assign process. ///
always @ (mw_writeLast_load_reg_556 or mw_state_load_reg_570 or tmp_10_reg_577)
begin
    ap_sig_bdd_98 = ((ap_const_lv1_0 == mw_writeLast_load_reg_556) & (ap_const_lv2_3 == mw_state_load_reg_570) & ~(ap_const_lv1_0 == tmp_10_reg_577));
end
assign grp_fu_374_p4 = {{p_Val2_s_reg_560[ap_const_lv32_3F : ap_const_lv32_10]}};
assign grp_fu_383_p4 = {{p_Val2_4_reg_565[ap_const_lv32_7 : ap_const_lv32_2]}};
assign grp_nbreadreq_fu_152_p3 = dataStreamBuffer2_V_empty_n;
assign p_Result_10_fu_503_p4 = {{myMacAddress_V_read_reg_550[ap_const_lv32_2F : ap_const_lv32_10]}};
assign p_Val2_5_fu_441_p1 = dataStreamBuffer2_V_dout[63:0];
assign p_Val2_6_fu_408_p1 = dataStreamBuffer2_V_dout[63:0];
assign tmp1_fu_537_p5 = {{{{{{ap_const_lv3_4}, {grp_fu_383_p4}}}, {ap_const_lv16_0}}}, {grp_fu_374_p4}};
assign tmp_130_fu_455_p1 = arpTableIn_V_dout[47:0];
assign tmp_131_fu_459_p3 = arpTableIn_V_dout[ap_const_lv32_30];
assign tmp_134_fu_445_p1 = dataStreamBuffer2_V_dout[15:0];
assign tmp_137_fu_412_p1 = dataStreamBuffer2_V_dout[15:0];
assign tmp_140_fu_524_p1 = myMacAddress_V_read_reg_550[15:0];
assign tmp_2_fu_527_p4 = {{{{ap_const_lv9_FF}, {tmp_140_fu_524_p1}}}, {tmp_130_reg_609}};
assign tmp_4_fu_512_p5 = {{{{{{ap_const_lv9_FF}, {tmp_134_reg_600}}}, {ap_const_lv16_8}}}, {p_Result_10_fu_503_p4}};
assign tmp_656_fu_490_p6 = {{{{{tmp_last_V_fu_485_p2}, {p_Result_13_reg_586}}, {grp_fu_383_p4}}, {tmp_137_reg_581}}, {grp_fu_374_p4}};
assign tmp_9_nbreadreq_fu_166_p3 = arpTableIn_V_empty_n;
assign tmp_last_V_fu_485_p2 = (tmp_138_reg_591 ^ ap_const_lv1_1);


endmodule //mac_ip_encode_handle_arp_reply

