---
layout: default
title: åŸºç¤ç·¨ ç¬¬5a.3ç¯€ï½œã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆã¨ç¨®é¡
---

---

# ğŸ“˜ åŸºç¤ç·¨ ç¬¬5a.3ç¯€ : ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆã¨ç¨®é¡  
**Fundamentals Chapter 5a.3 : Interface Design and Types**

---

## ğŸ¯ ç¯€ã®ç›®çš„ï½œSection Objectives

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª                                                                                  | ğŸ‡ºğŸ‡¸ English                                                                                       |
|---------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------|
| - SoCè¨­è¨ˆã«ãŠã‘ã‚‹ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ï¼ˆIFï¼‰ã®å½¹å‰²ã‚’ç†è§£ã™ã‚‹                                     | - Understand the role of interfaces (IF) in SoC design                                           |
| - å¤–éƒ¨é€šä¿¡ãƒ»å†…éƒ¨ãƒã‚¹ãƒ»ãƒ¡ãƒ¢ãƒªãƒ»ã‚¢ãƒŠãƒ­ã‚°ãƒ»åˆ¶å¾¡ãƒ»é›»æºã®å„IFç¨®é¡ã¨ç‰¹å¾´ã‚’æ•´ç†ã™ã‚‹                 | - Learn the types and characteristics of external communication, internal bus, memory, analog, control, and power interfaces |
| - é¸å®šåŸºæº–ã¨è¨­è¨ˆä¸Šã®æ³¨æ„ç‚¹ã‚’å­¦ã³ã€PoCã‚„é‡ç”£ã§å•é¡Œã®ãªã„IFæ§‹æˆã‚’è¨ˆç”»ã§ãã‚‹ã‚ˆã†ã«ã™ã‚‹         | - Learn selection criteria and design considerations to plan IF configurations suitable for PoC and mass production |

---

## ğŸ”Œ ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ã®åˆ†é¡ï½œClassification of Interfaces

| ç¨®é¡ï½œType                  | ä¾‹ï½œExamples                               | é¸å®šåŸºæº–ï½œSelection Criteria                  |
|-----------------------------|--------------------------------------------|-----------------------------------------------|
| **å¤–éƒ¨é€šä¿¡IF / External Communication** | Ethernet, USB, PCIe, CAN, UART, SPI, IÂ²C | ãƒ‡ãƒ¼ã‚¿ãƒ¬ãƒ¼ãƒˆ / Data rate, è¦æ ¼æº–æ‹  / Compliance, ã‚±ãƒ¼ãƒ–ãƒ«é•· / Cable length |
| **å†…éƒ¨ãƒã‚¹IF / Internal Bus**           | AMBA (AXI/AHB/APB), Wishbone, TileLink   | å¸¯åŸŸå¹… / Bandwidth, ãƒ¬ã‚¤ãƒ†ãƒ³ã‚· / Latency, IPäº’æ›æ€§ / IP compatibility |
| **ãƒ¡ãƒ¢ãƒªIF / Memory Interface**         | DDR4/5, LPDDR, SRAM, MRAM                | å®¹é‡ / Capacity, é€Ÿåº¦ / Speed, ä½é›»åŠ›æ€§ / Low power |
| **ã‚¢ãƒŠãƒ­ã‚°IF / Analog Interface**       | ADC, DAC, LVDS, MIPI CSI/DSI             | åˆ†è§£èƒ½ / Resolution, å¸¯åŸŸå¹… / Bandwidth, ä¿¡å·å“è³ª / Signal quality |
| **åˆ¶å¾¡/GPIO / Control & GPIO**          | GPIO, PWM, Interrupt lines               | æœ¬æ•° / Pin count, é§†å‹•èƒ½åŠ› / Drive strength, é›»åœ§ãƒ¬ãƒ™ãƒ« / Voltage level |
| **é›»æºIF / Power Interface**            | Power pins, PMIC, Voltage monitor        | é›»åœ§ãƒ¬ãƒ¼ãƒ«æ•° / Number of rails, ãƒªãƒƒãƒ—ãƒ«è¨±å®¹ / Ripple tolerance |

---

## ğŸ“Š IFæ§‹æˆä¾‹ï¼ˆMermaidå›³ï½œLRãƒ»å³å´1åˆ—ï¼‰

```mermaid
flowchart LR
    A[SoC / System-on-Chip]

    %% å³å´ã‚’1åˆ—ã«ç¸¦ç©ã¿
    subgraph IFs[Interfaces]
      direction TB
      B[å¤–éƒ¨é€šä¿¡IF / External Communication]
      C[å†…éƒ¨ãƒã‚¹IF / Internal Bus]
      D[ãƒ¡ãƒ¢ãƒªIF / Memory Interface]
      E[ã‚¢ãƒŠãƒ­ã‚°IF / Analog Interface]
      F[åˆ¶å¾¡ãƒ»GPIO / Control & GPIO]
      G[é›»æºIF / Power Interface]
    end

    A --> B
    A --> C
    A --> D
    A --> E
    A --> F
    A --> G
```

---

## ğŸ›  IFè¨­è¨ˆã®ãƒã‚¤ãƒ³ãƒˆï½œPoints for IF Design

1. **å¸¯åŸŸå¹…ã®è¦‹ç©ã‚‚ã‚Š / Bandwidth Estimation**  
   - ãƒ‡ãƒ¼ã‚¿è»¢é€é‡ã‹ã‚‰å¿…è¦å¸¯åŸŸã‚’ç®—å‡ºã—ã€IFè¦æ ¼ã‚’é¸å®šã™ã‚‹  
   - Calculate required bandwidth from data throughput and choose the appropriate standard
2. **ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·ã¨ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ æ€§ / Latency & Real-time Requirements**  
   - åˆ¶å¾¡ç”¨é€”ã§ã¯å¿œç­”é…å»¶ã®ä¸Šé™ã‚’è€ƒæ…®  
   - Consider maximum response delay for control applications
3. **äº’æ›æ€§ã¨å°†æ¥æ‹¡å¼µ / Compatibility & Future-proofing**  
   - å°†æ¥ã®è¦æ ¼ã‚„ä»£æ›¿IFã¸ã®ç§»è¡Œã‚’æƒ³å®š  
   - Plan for future standards and alternative interfaces
4. **ç‰©ç†å±¤ã®åˆ¶ç´„ / Physical Layer Constraints**  
   - é…ç·šé•·ã€ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ã€ESDä¿è­·ãªã©  
   - Routing length, impedance, and ESD protection
5. **FPGA PoCã§ã®æ¤œè¨¼æ€§ / FPGA PoC Verification**  
   - PoCç’°å¢ƒã§å®Ÿè£…å¯èƒ½ãªIFã‚’å„ªå…ˆ  
   - Prioritize IFs that can be implemented in PoC environments

---

## âš ï¸ è¨­è¨ˆæ™‚ã®æ³¨æ„ç‚¹ï½œPoints to Consider

- **è¦æ ¼ã®çµ„ã¿åˆã‚ã›ã«ã‚ˆã‚‹è¡çª**ï¼ˆä¾‹ï¼šI/Oé›»åœ§ã®ä¸ä¸€è‡´ï¼‰  
  **Conflicts between standards** (e.g., I/O voltage mismatch)
- **ã‚¯ãƒ­ãƒƒã‚¯ãƒ‰ãƒ¡ã‚¤ãƒ³ã®åˆ†é›¢ã¨åŒæœŸè¨­è¨ˆ**  
  **Clock domain separation and synchronization**
- **ä¿¡å·å“è³ªã®ç¢ºä¿ï¼ˆSI/PIè§£æï¼‰**  
  **Maintaining signal quality (SI/PI analysis)**

---

## ğŸ“‹ ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹æ€§èƒ½æ¦‚è¦ï½œInterface Performance Overview

| ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ / Interface | æœ€å¤§é€Ÿåº¦ï¼ˆç†è«–å€¤ï¼‰ / Max Speed | å…¸å‹è·é›¢ / Typical Distance | ä¸»ç”¨é€” / Main Applications |
|-----------------------------|-------------------------------|-----------------------------|----------------------------|
| **IÂ²C (Std/Fast)**           | 100 / 400 kbps                | ï½1 m                       | ã‚»ãƒ³ã‚µåˆ¶å¾¡ / Sensor control |
| **SPI**                     | ï½50 Mbps                     | æ•°å cm                     | LCDåˆ¶å¾¡ / LCD control      |
| **UART**                    | ï½1 Mbps                      | æ•° m                        | ãƒ‡ãƒãƒƒã‚° / Debug           |
| **USB 3.x**                  | 5 Gbps                        | æ•° m                        | å¤–éƒ¨I/O / External I/O     |
| **Ethernet (1G)**            | 1 Gbps                        | ï½100 m                     | ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ / Networking  |
| **DDR4-3200**                | 3.2 Gbps                      | æ•° cm                       | ãƒ¡ã‚¤ãƒ³ãƒ¡ãƒ¢ãƒª / Main memory |

> **è©³ç´°ãªé€Ÿåº¦ãƒ»ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·ãƒ»ç”¨é€”ãƒãƒƒãƒ—ã¯[5a.3aä»˜éŒ²](5a.3a_interface_speed_map.md)ã‚’å‚ç…§**

---

## ğŸ”— é–¢é€£ãƒšãƒ¼ã‚¸ï½œRelated Pages

- [ç¬¬5a.2ç¯€ï¼šãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®šã®åŸºæº–ã¨äº‹ä¾‹](5a.2_module_selection.md)  
- [ç¬¬5a.4ç¯€ï¼šPoCã¸ã®æ¥ç¶š](5a.4_linking_poc.md)  
- [ç¬¬5aç«  README](README.md)  

---

## ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œAuthor & License

| é …ç›®ï½œItem | å†…å®¹ï½œDetails |
|------------|----------------------------|
| **è‘—è€…ï½œAuthor** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **GitHub** | [Samizo-AITL](https://github.com/Samizo-AITL) |
| **Email** | [shin3t72@gmail.com](mailto:shin3t72@gmail.com) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œLicense** | MIT Licenseï¼ˆå†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼‰<br>Redistribution and modification allowed |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Chapter 5a
**ğŸ  [ç¬¬5aç« ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹ï½œBack to Chapter 5a Top](README.md)**
