Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Jul 26 21:39:54 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vio_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_vio_0_0 (xilinx.com:ip:vio:3.0 (Rev. 22)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_vio_0_0'. These changes may impact your design.


-Upgraded port 'probe_in1' width 32 differs from original width 1

-Upgraded port 'probe_in3' width 1 differs from original width 32

-Upgraded port 'probe_in4' width 1 differs from original width 4

-Upgrade has removed port 'probe_in5'

-Upgrade has removed port 'probe_in6'

-Upgrade has removed port 'probe_in7'

-Upgrade has removed port 'probe_in8'

-Upgrade has removed port 'probe_in9'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Jul 26 21:39:54 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_cdma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_axi_cdma_0_0 (xilinx.com:ip:axi_cdma:4.1 (Rev. 25)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'NUM_WRITE_OUTSTANDING' is no longer present on the upgraded IP 'design_1_axi_cdma_0_0', and cannot be set to '2'

Parameter 'NUM_READ_OUTSTANDING' is no longer present on the upgraded IP 'design_1_axi_cdma_0_0', and cannot be set to '2'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_cdma:4.1 -user_name design_1_axi_cdma_0_0
set_property -dict "\
  CONFIG.AXI_RESETN.INSERT_VIP {0} \
  CONFIG.AXI_RESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.CDMA_INTERRUPT.PortWidth {1} \
  CONFIG.CDMA_INTERRUPT.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.C_ADDR_WIDTH {32} \
  CONFIG.C_AXI_LITE_IS_ASYNC {0} \
  CONFIG.C_DLYTMR_RESOLUTION {256} \
  CONFIG.C_ENABLE_KEYHOLE {false} \
  CONFIG.C_INCLUDE_DRE {0} \
  CONFIG.C_INCLUDE_SF {0} \
  CONFIG.C_INCLUDE_SG {0} \
  CONFIG.C_M_AXI_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_MAX_BURST_LEN {16} \
  CONFIG.C_READ_ADDR_PIPE_DEPTH {4} \
  CONFIG.C_USE_DATAMOVER_LITE {0} \
  CONFIG.C_WRITE_ADDR_PIPE_DEPTH {4} \
  CONFIG.Component_Name {design_1_axi_cdma_0_0} \
  CONFIG.M_AXI.ADDR_WIDTH {32} \
  CONFIG.M_AXI.ARUSER_WIDTH {0} \
  CONFIG.M_AXI.AWUSER_WIDTH {0} \
  CONFIG.M_AXI.BUSER_WIDTH {0} \
  CONFIG.M_AXI.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI.DATA_WIDTH {32} \
  CONFIG.M_AXI.FREQ_HZ {50000000} \
  CONFIG.M_AXI.HAS_BRESP {1} \
  CONFIG.M_AXI.HAS_BURST {0} \
  CONFIG.M_AXI.HAS_CACHE {1} \
  CONFIG.M_AXI.HAS_LOCK {0} \
  CONFIG.M_AXI.HAS_PROT {1} \
  CONFIG.M_AXI.HAS_QOS {0} \
  CONFIG.M_AXI.HAS_REGION {0} \
  CONFIG.M_AXI.HAS_RRESP {1} \
  CONFIG.M_AXI.HAS_WSTRB {1} \
  CONFIG.M_AXI.ID_WIDTH {0} \
  CONFIG.M_AXI.INSERT_VIP {0} \
  CONFIG.M_AXI.MAX_BURST_LENGTH {16} \
  CONFIG.M_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.M_AXI.NUM_READ_THREADS {1} \
  CONFIG.M_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.M_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI.PHASE {0.0} \
  CONFIG.M_AXI.PROTOCOL {AXI4} \
  CONFIG.M_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.RUSER_WIDTH {0} \
  CONFIG.M_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.WUSER_WIDTH {0} \
  CONFIG.M_AXI_ACLK.ASSOCIATED_BUSIF {M_AXI:M_AXI_SG} \
  CONFIG.M_AXI_ACLK.ASSOCIATED_PORT {} \
  CONFIG.M_AXI_ACLK.ASSOCIATED_RESET {} \
  CONFIG.M_AXI_ACLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_ACLK.FREQ_HZ {50000000} \
  CONFIG.M_AXI_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M_AXI_ACLK.INSERT_VIP {0} \
  CONFIG.M_AXI_ACLK.PHASE {0.0} \
  CONFIG.S_AXI_LITE.ADDR_WIDTH {6} \
  CONFIG.S_AXI_LITE.ARUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.AWUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.BUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_LITE.DATA_WIDTH {32} \
  CONFIG.S_AXI_LITE.FREQ_HZ {50000000} \
  CONFIG.S_AXI_LITE.HAS_BRESP {1} \
  CONFIG.S_AXI_LITE.HAS_BURST {0} \
  CONFIG.S_AXI_LITE.HAS_CACHE {0} \
  CONFIG.S_AXI_LITE.HAS_LOCK {0} \
  CONFIG.S_AXI_LITE.HAS_PROT {0} \
  CONFIG.S_AXI_LITE.HAS_QOS {0} \
  CONFIG.S_AXI_LITE.HAS_REGION {0} \
  CONFIG.S_AXI_LITE.HAS_RRESP {1} \
  CONFIG.S_AXI_LITE.HAS_WSTRB {0} \
  CONFIG.S_AXI_LITE.ID_WIDTH {0} \
  CONFIG.S_AXI_LITE.INSERT_VIP {0} \
  CONFIG.S_AXI_LITE.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI_LITE.NUM_READ_OUTSTANDING {1} \
  CONFIG.S_AXI_LITE.NUM_READ_THREADS {1} \
  CONFIG.S_AXI_LITE.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S_AXI_LITE.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI_LITE.PHASE {0.0} \
  CONFIG.S_AXI_LITE.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI_LITE.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI_LITE.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_LITE.RUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI_LITE.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_LITE.WUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE_ACLK.ASSOCIATED_BUSIF {S_AXI_LITE} \
  CONFIG.S_AXI_LITE_ACLK.ASSOCIATED_PORT {} \
  CONFIG.S_AXI_LITE_ACLK.ASSOCIATED_RESET {s_axi_lite_aresetn} \
  CONFIG.S_AXI_LITE_ACLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_LITE_ACLK.FREQ_HZ {50000000} \
  CONFIG.S_AXI_LITE_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_AXI_LITE_ACLK.INSERT_VIP {0} \
  CONFIG.S_AXI_LITE_ACLK.PHASE {0.0} " [get_ips design_1_axi_cdma_0_0]


