Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: VGA_Oscillator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA_Oscillator.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA_Oscillator"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : VGA_Oscillator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Study\PLIS\CommandCalculator\Project\VGA_Oscillator.vf" into library work
Parsing module <VGA_Oscillator>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\Project\Zero_Detect.vhd" into library work
Parsing entity <Zero_Detect>.
Parsing architecture <Behavioral> of entity <zero_detect>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\Project\V_PW_Detect.vhd" into library work
Parsing entity <V_PW_Detect>.
Parsing architecture <Behavioral> of entity <v_pw_detect>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\Project\V_Counter.vhd" into library work
Parsing entity <V_Counter>.
Parsing architecture <Behavioral> of entity <v_counter>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\Project\H_Synch.vhd" into library work
Parsing entity <Synch>.
Parsing architecture <Behavioral> of entity <synch>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\Project\H_Counter.vhd" into library work
Parsing entity <H_Counter>.
Parsing architecture <Behavioral> of entity <h_counter>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\Project\H_3.vhd" into library work
Parsing entity <H_PW_Detect>.
Parsing architecture <Behavioral> of entity <h_pw_detect>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\Project\Divider_25MHz.vhd" into library work
Parsing entity <Divider_25MHz>.
Parsing architecture <Behavioral> of entity <divider_25mhz>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\Project\const_COLOR.vhd" into library work
Parsing entity <const_COLOR>.
Parsing architecture <Behavioral> of entity <const_color>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <VGA_Oscillator>.
Going to vhdl side to elaborate module Divider_25MHz

Elaborating entity <Divider_25MHz> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module const_COLOR

Elaborating entity <const_COLOR> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module H_Counter

Elaborating entity <H_Counter> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module Zero_Detect

Elaborating entity <Zero_Detect> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module H_PW_Detect

Elaborating entity <H_PW_Detect> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module V_Counter

Elaborating entity <V_Counter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Study\PLIS\CommandCalculator\Project\V_Counter.vhd" Line 16: ce should be on the sensitivity list of the process
Back to verilog to continue elaboration
Going to vhdl side to elaborate module Zero_Detect

Elaborating entity <Zero_Detect> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:758 - "D:\Study\PLIS\CommandCalculator\Project\Zero_Detect.vhd" Line 5: Replacing existing netlist Zero_Detect(Behavioral)
Back to verilog to continue elaboration
Going to vhdl side to elaborate module Synch

Elaborating entity <Synch> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module V_PW_Detect

Elaborating entity <V_PW_Detect> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module Synch

Elaborating entity <Synch> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:758 - "D:\Study\PLIS\CommandCalculator\Project\H_Synch.vhd" Line 4: Replacing existing netlist Synch(Behavioral)
Back to verilog to continue elaboration

Elaborating module <INV>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VGA_Oscillator>.
    Related source file is "D:\Study\PLIS\CommandCalculator\Project\VGA_Oscillator.vf".
    Summary:
	no macro.
Unit <VGA_Oscillator> synthesized.

Synthesizing Unit <Divider_25MHz>.
    Related source file is "D:\Study\PLIS\CommandCalculator\Project\Divider_25MHz.vhd".
    Found 1-bit register for signal <sig>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter[31]_GND_4_o_add_1_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <Divider_25MHz> synthesized.

Synthesizing Unit <const_COLOR>.
    Related source file is "D:\Study\PLIS\CommandCalculator\Project\const_COLOR.vhd".
    Summary:
	no macro.
Unit <const_COLOR> synthesized.

Synthesizing Unit <H_Counter>.
    Related source file is "D:\Study\PLIS\CommandCalculator\Project\H_Counter.vhd".
    Found 10-bit register for signal <sig>.
    Found 10-bit adder for signal <sig[9]_GND_8_o_add_0_OUT> created at line 17.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <H_Counter> synthesized.

Synthesizing Unit <Zero_Detect>.
    Related source file is "D:\Study\PLIS\CommandCalculator\Project\Zero_Detect.vhd".
    Summary:
	no macro.
Unit <Zero_Detect> synthesized.

Synthesizing Unit <H_PW_Detect>.
    Related source file is "D:\Study\PLIS\CommandCalculator\Project\H_3.vhd".
    Summary:
	no macro.
Unit <H_PW_Detect> synthesized.

Synthesizing Unit <V_Counter>.
    Related source file is "D:\Study\PLIS\CommandCalculator\Project\V_Counter.vhd".
    Found 10-bit register for signal <sig>.
    Found 10-bit adder for signal <sig[9]_GND_11_o_add_0_OUT> created at line 18.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <V_Counter> synthesized.

Synthesizing Unit <Synch>.
    Related source file is "D:\Study\PLIS\CommandCalculator\Project\H_Synch.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <sig>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
Unit <Synch> synthesized.

Synthesizing Unit <V_PW_Detect>.
    Related source file is "D:\Study\PLIS\CommandCalculator\Project\V_PW_Detect.vhd".
    Summary:
	no macro.
Unit <V_PW_Detect> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 2
 32-bit adder                                          : 1
# Registers                                            : 4
 1-bit register                                        : 1
 10-bit register                                       : 2
 32-bit register                                       : 1
# Latches                                              : 2
 1-bit latch                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Divider_25MHz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Divider_25MHz> synthesized (advanced).

Synthesizing (advanced) Unit <H_Counter>.
The following registers are absorbed into counter <sig>: 1 register on signal <sig>.
Unit <H_Counter> synthesized (advanced).

Synthesizing (advanced) Unit <V_Counter>.
The following registers are absorbed into counter <sig>: 1 register on signal <sig>.
Unit <V_Counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    XLXI_13/sig in unit <VGA_Oscillator>
    XLXI_15/sig in unit <VGA_Oscillator>


Optimizing unit <VGA_Oscillator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA_Oscillator, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : VGA_Oscillator.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 207
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 49
#      LUT2                        : 33
#      LUT3                        : 1
#      LUT4                        : 1
#      LUT5                        : 4
#      LUT6                        : 11
#      MUXCY                       : 49
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 55
#      FD                          : 33
#      FDR                         : 10
#      FDRE                        : 10
#      LD                          : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              55  out of  18224     0%  
 Number of Slice LUTs:                  104  out of   9112     1%  
    Number used as Logic:               104  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    104
   Number with an unused Flip Flop:      49  out of    104    47%  
   Number with an unused LUT:             0  out of    104     0%  
   Number of fully used LUT-FF pairs:    55  out of    104    52%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    232     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_1/sig                         | BUFG                   | 20    |
CLK                                | BUFGP                  | 33    |
XLXI_15/sig_G(XLXI_15/sig_G:O)     | NONE(*)(XLXI_15/sig)   | 1     |
XLXI_13/sig_G(XLXI_13/sig_G:O)     | NONE(*)(XLXI_13/sig)   | 1     |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.164ns (Maximum Frequency: 240.136MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.124ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/sig'
  Clock period: 3.773ns (frequency: 265.009MHz)
  Total number of paths / destination ports: 310 / 40
-------------------------------------------------------------------------
Delay:               3.773ns (Levels of Logic = 2)
  Source:            XLXI_3/sig_0 (FF)
  Destination:       XLXI_3/sig_0 (FF)
  Source Clock:      XLXI_1/sig rising
  Destination Clock: XLXI_1/sig rising

  Data Path: XLXI_3/sig_0 to XLXI_3/sig_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  XLXI_3/sig_0 (XLXI_3/sig_0)
     LUT6:I0->O            3   0.203   0.651  XLXI_13/GND_16_o_PWR_15_o_MUX_49_o51 (XLXI_13/GND_16_o_PWR_15_o_MUX_49_o_bdd2)
     LUT5:I4->O           10   0.205   0.856  XLXI_3/sig[9]_PWR_8_o_equal_2_o1 (XLXI_3/sig[9]_PWR_8_o_equal_2_o)
     FDR:R                     0.430          XLXI_3/sig_0
    ----------------------------------------
    Total                      3.773ns (1.285ns logic, 2.488ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.164ns (frequency: 240.136MHz)
  Total number of paths / destination ports: 1586 / 33
-------------------------------------------------------------------------
Delay:               4.164ns (Levels of Logic = 3)
  Source:            XLXI_1/counter_25 (FF)
  Destination:       XLXI_1/counter_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_1/counter_25 to XLXI_1/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  XLXI_1/counter_25 (XLXI_1/counter_25)
     LUT6:I0->O            3   0.203   0.995  XLXI_1/GND_4_o_counter[31]_equal_1_o<31>5 (XLXI_1/GND_4_o_counter[31]_equal_1_o<31>4)
     LUT6:I1->O           17   0.203   1.028  XLXI_1/GND_4_o_counter[31]_equal_1_o<31>7 (XLXI_1/GND_4_o_counter[31]_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  XLXI_1/counter_0_rstpot (XLXI_1/counter_0_rstpot)
     FD:D                      0.102          XLXI_1/counter_0
    ----------------------------------------
    Total                      4.164ns (1.160ns logic, 3.004ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_13/sig_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.124ns (Levels of Logic = 2)
  Source:            XLXI_13/sig (LATCH)
  Destination:       Horizontal (PAD)
  Source Clock:      XLXI_13/sig_G falling

  Data Path: XLXI_13/sig to Horizontal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              12   0.498   0.908  XLXI_13/sig (XLXI_13/sig)
     INV:I->O              1   0.568   0.579  XLXI_16 (Horizontal_OBUF)
     OBUF:I->O                 2.571          Horizontal_OBUF (Horizontal)
    ----------------------------------------
    Total                      5.124ns (3.637ns logic, 1.487ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_15/sig_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.795ns (Levels of Logic = 2)
  Source:            XLXI_15/sig (LATCH)
  Destination:       Vertical (PAD)
  Source Clock:      XLXI_15/sig_G falling

  Data Path: XLXI_15/sig to Vertical
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  XLXI_15/sig (XLXI_15/sig)
     INV:I->O              1   0.568   0.579  XLXI_17 (Vertical_OBUF)
     OBUF:I->O                 2.571          Vertical_OBUF (Vertical)
    ----------------------------------------
    Total                      4.795ns (3.637ns logic, 1.158ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.164|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/sig
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/sig     |    3.773|         |         |         |
XLXI_13/sig_G  |         |    3.000|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_13/sig_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/sig     |         |         |    2.525|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_15/sig_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/sig     |         |         |    2.525|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.93 secs
 
--> 

Total memory usage is 4501252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

