<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\gusta\OneDrive\Documentos\Projetos_Quartus\telinha_labirinto\impl\gwsynthesis\telinha_labirinto.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\gusta\OneDrive\Documentos\Projetos_Quartus\telinha_labirinto\src\telinha_labirinto.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 15 22:41:06 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1940</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>759</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>340</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>28</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>start</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>start_ibuf/I </td>
</tr>
<tr>
<td>n861_8</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n719_s5/F </td>
</tr>
<tr>
<td>s_entrada_fim_jogo</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo_s4/Q </td>
</tr>
<tr>
<td>n245_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n245_s2/F </td>
</tr>
<tr>
<td>cmd/btn_on</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>cmd/btn_on_s1/Q </td>
</tr>
<tr>
<td>sck_div</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>cmd/spi0/div0/s_clock_s0/Q </td>
</tr>
<tr>
<td>lock</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>cmd/lock_s4/Q </td>
</tr>
<tr>
<td>s_clock_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>data/div0/s_clock_s1/Q </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>27.000(MHz)</td>
<td>260.121(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sck_div</td>
<td>50.000(MHz)</td>
<td>192.120(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>s_clock_3</td>
<td>50.000(MHz)</td>
<td>98.343(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.286(MHz)</td>
<td>670.004(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of start!</h4>
<h4>No timing paths to get frequency of n861_8!</h4>
<h4>No timing paths to get frequency of s_entrada_fim_jogo!</h4>
<h4>No timing paths to get frequency of n245_6!</h4>
<h4>No timing paths to get frequency of cmd/btn_on!</h4>
<h4>No timing paths to get frequency of lock!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>start</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>start</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n861_8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n861_8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>s_entrada_fim_jogo</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>s_entrada_fim_jogo</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n245_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n245_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmd/btn_on</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmd/btn_on</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sck_div</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sck_div</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>s_clock_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>s_clock_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-6.283</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/command_to_send_3_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>4.675</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-6.283</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/command_to_send_6_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>4.675</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-5.930</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/command_to_send_0_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>4.322</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-5.930</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/command_to_send_1_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>4.322</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-5.930</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/command_to_send_2_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>4.322</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-5.930</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/command_to_send_4_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>4.322</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-5.930</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/command_to_send_5_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>4.322</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-5.930</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/command_to_send_8_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>4.322</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-5.713</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/troca_comando.count_0_s1/D</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>3.749</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-5.713</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/troca_comando.count_1_s1/D</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>3.749</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-5.688</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/troca_comando.count_0_s1/SET</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>4.080</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-5.688</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/troca_comando.count_1_s1/RESET</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>4.080</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-5.688</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/lock_s4/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>4.080</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-5.688</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/troca_comando.count_2_s0/SET</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>4.080</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-5.688</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/troca_comando.count_3_s0/SET</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>4.080</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-5.673</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/troca_comando.count_2_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>4.065</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-5.673</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/troca_comando.count_3_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>4.065</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-5.438</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/btn_on_s1/D</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>3.473</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-5.089</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/started_s9/D</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>3.125</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-4.668</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/btn_on_s1/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>3.060</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-4.300</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/started_s9/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.905</td>
<td>2.692</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.073</td>
<td>cmd/command_to_send_0_s0/Q</td>
<td>cmd/spi0/cmd_0_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>0.370</td>
<td>-1.890</td>
<td>1.904</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.073</td>
<td>cmd/command_to_send_4_s0/Q</td>
<td>cmd/spi0/cmd_4_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>0.370</td>
<td>-1.890</td>
<td>1.904</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.073</td>
<td>cmd/command_to_send_5_s0/Q</td>
<td>cmd/spi0/cmd_5_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>0.370</td>
<td>-1.890</td>
<td>1.904</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.057</td>
<td>cmd/command_to_send_1_s0/Q</td>
<td>cmd/spi0/cmd_1_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>0.370</td>
<td>-1.890</td>
<td>1.887</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.685</td>
<td>cmd/spi0/div0/n15_s1/I0</td>
<td>cmd/spi0/div0/s_clock_s0/D</td>
<td>sck_div:[R]</td>
<td>sys_clk:[R]</td>
<td>-0.000</td>
<td>-1.029</td>
<td>0.374</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.068</td>
<td>s_flash_data_17_s9/CE</td>
<td>s_flash_data_17_s9/CE</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>n245_6:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>1.846</td>
</tr>
<tr>
<td>3</td>
<td>0.096</td>
<td>cmd/command_to_send_8_s0/Q</td>
<td>cmd/spi0/cmd_8_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>-0.370</td>
<td>-1.181</td>
<td>0.937</td>
</tr>
<tr>
<td>4</td>
<td>0.378</td>
<td>cmd/command_to_send_0_s0/Q</td>
<td>cmd/spi0/cmd_0_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>-0.370</td>
<td>-1.181</td>
<td>1.218</td>
</tr>
<tr>
<td>5</td>
<td>0.378</td>
<td>cmd/command_to_send_4_s0/Q</td>
<td>cmd/spi0/cmd_4_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>-0.370</td>
<td>-1.181</td>
<td>1.218</td>
</tr>
<tr>
<td>6</td>
<td>0.378</td>
<td>cmd/command_to_send_5_s0/Q</td>
<td>cmd/spi0/cmd_5_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>-0.370</td>
<td>-1.181</td>
<td>1.218</td>
</tr>
<tr>
<td>7</td>
<td>0.448</td>
<td>cmd/command_to_send_1_s0/Q</td>
<td>cmd/spi0/cmd_1_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>-0.370</td>
<td>-1.181</td>
<td>1.289</td>
</tr>
<tr>
<td>8</td>
<td>0.448</td>
<td>cmd/command_to_send_2_s0/Q</td>
<td>cmd/spi0/cmd_2_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>-0.370</td>
<td>-1.181</td>
<td>1.289</td>
</tr>
<tr>
<td>9</td>
<td>0.448</td>
<td>cmd/command_to_send_3_s0/Q</td>
<td>cmd/spi0/cmd_3_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>-0.370</td>
<td>-1.181</td>
<td>1.289</td>
</tr>
<tr>
<td>10</td>
<td>0.448</td>
<td>cmd/command_to_send_6_s0/Q</td>
<td>cmd/spi0/cmd_6_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>-0.370</td>
<td>-1.181</td>
<td>1.289</td>
</tr>
<tr>
<td>11</td>
<td>0.556</td>
<td>data/div0/counter_s0/Q</td>
<td>data/div0/s_clock_s1/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>data/coluna_0_s2/Q</td>
<td>data/coluna_0_s2/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>data/enviar_pixels.conta_local_11_s2/Q</td>
<td>data/enviar_pixels.conta_local_11_s2/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>data/enviar_pixels.conta_local_3_s1/Q</td>
<td>data/enviar_pixels.conta_local_3_s1/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>data/enviar_pixels.conta_local_8_s1/Q</td>
<td>data/enviar_pixels.conta_local_8_s1/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>data/enviar_pixels.conta_local_12_s1/Q</td>
<td>data/enviar_pixels.conta_local_12_s1/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>data/enviar_pixels.conta_local_27_s1/Q</td>
<td>data/enviar_pixels.conta_local_27_s1/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>data/enviar_pixels.conta_local_28_s1/Q</td>
<td>data/enviar_pixels.conta_local_28_s1/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>data/enviar_comando_inicial.conta_comando_2_s2/Q</td>
<td>data/enviar_comando_inicial.conta_comando_2_s2/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>data/enviar_comando_inicial.conta_comando_11_s2/Q</td>
<td>data/enviar_comando_inicial.conta_comando_11_s2/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>data/enviar_comando_inicial.conta_comando_15_s2/Q</td>
<td>data/enviar_comando_inicial.conta_comando_15_s2/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>data/div0/counter_s0/Q</td>
<td>data/div0/counter_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>cmd/spi0/div0/counter_1_s0/Q</td>
<td>cmd/spi0/div0/counter_1_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>data/enviar_pixels.conta_local_7_s2/Q</td>
<td>data/enviar_pixels.conta_local_7_s2/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>data/linha_0_s1/Q</td>
<td>data/linha_0_s1/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.330</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_17_s9/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>n245_6:[R]</td>
<td>10.000</td>
<td>-2.605</td>
<td>6.201</td>
</tr>
<tr>
<td>2</td>
<td>7.988</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_17_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>5.894</td>
</tr>
<tr>
<td>3</td>
<td>8.470</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_15_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>5.412</td>
</tr>
<tr>
<td>4</td>
<td>8.470</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_16_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>5.412</td>
</tr>
<tr>
<td>5</td>
<td>8.486</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_8_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>5.396</td>
</tr>
<tr>
<td>6</td>
<td>8.492</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_9_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.945</td>
<td>5.410</td>
</tr>
<tr>
<td>7</td>
<td>8.492</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_10_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.945</td>
<td>5.410</td>
</tr>
<tr>
<td>8</td>
<td>8.492</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_11_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.945</td>
<td>5.410</td>
</tr>
<tr>
<td>9</td>
<td>8.492</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_12_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.945</td>
<td>5.410</td>
</tr>
<tr>
<td>10</td>
<td>8.492</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_13_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.945</td>
<td>5.410</td>
</tr>
<tr>
<td>11</td>
<td>8.492</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_14_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.945</td>
<td>5.410</td>
</tr>
<tr>
<td>12</td>
<td>8.673</td>
<td>n247_s1/I0</td>
<td>s_flash_data_17_s0/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>5.209</td>
</tr>
<tr>
<td>13</td>
<td>8.954</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_4_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>4.928</td>
</tr>
<tr>
<td>14</td>
<td>8.971</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_6_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>4.911</td>
</tr>
<tr>
<td>15</td>
<td>8.975</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_7_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.930</td>
<td>4.911</td>
</tr>
<tr>
<td>16</td>
<td>8.976</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_0_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.935</td>
<td>4.916</td>
</tr>
<tr>
<td>17</td>
<td>8.976</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_1_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.935</td>
<td>4.916</td>
</tr>
<tr>
<td>18</td>
<td>8.976</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_2_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.935</td>
<td>4.916</td>
</tr>
<tr>
<td>19</td>
<td>8.976</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_3_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.935</td>
<td>4.916</td>
</tr>
<tr>
<td>20</td>
<td>9.439</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_5_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>4.443</td>
</tr>
<tr>
<td>21</td>
<td>19.942</td>
<td>cmd/spi0/estados_s2/PRESET</td>
<td>cmd/spi0/estados_s2/PRESET</td>
<td>cmd/btn_on:[F]</td>
<td>sck_div:[F]</td>
<td>20.000</td>
<td>-3.131</td>
<td>3.116</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_5_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>3.477</td>
</tr>
<tr>
<td>2</td>
<td>0.971</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_4_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>3.741</td>
</tr>
<tr>
<td>3</td>
<td>1.037</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_0_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.763</td>
<td>3.815</td>
</tr>
<tr>
<td>4</td>
<td>1.037</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_1_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.763</td>
<td>3.815</td>
</tr>
<tr>
<td>5</td>
<td>1.037</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_2_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.763</td>
<td>3.815</td>
</tr>
<tr>
<td>6</td>
<td>1.037</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_3_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.763</td>
<td>3.815</td>
</tr>
<tr>
<td>7</td>
<td>1.038</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_7_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.758</td>
<td>3.811</td>
</tr>
<tr>
<td>8</td>
<td>1.042</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_6_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>3.811</td>
</tr>
<tr>
<td>9</td>
<td>1.235</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_15_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>4.005</td>
</tr>
<tr>
<td>10</td>
<td>1.235</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_16_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>4.005</td>
</tr>
<tr>
<td>11</td>
<td>1.267</td>
<td>n247_s1/I0</td>
<td>s_flash_data_17_s0/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>4.037</td>
</tr>
<tr>
<td>12</td>
<td>1.300</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_9_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.771</td>
<td>4.086</td>
</tr>
<tr>
<td>13</td>
<td>1.300</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_10_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.771</td>
<td>4.086</td>
</tr>
<tr>
<td>14</td>
<td>1.300</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_11_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.771</td>
<td>4.086</td>
</tr>
<tr>
<td>15</td>
<td>1.300</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_12_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.771</td>
<td>4.086</td>
</tr>
<tr>
<td>16</td>
<td>1.300</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_13_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.771</td>
<td>4.086</td>
</tr>
<tr>
<td>17</td>
<td>1.300</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_14_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.771</td>
<td>4.086</td>
</tr>
<tr>
<td>18</td>
<td>1.305</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_8_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>4.075</td>
</tr>
<tr>
<td>19</td>
<td>1.580</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_17_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>4.350</td>
</tr>
<tr>
<td>20</td>
<td>1.716</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_17_s9/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>n245_6:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>3.630</td>
</tr>
<tr>
<td>21</td>
<td>9.565</td>
<td>cmd/spi0/estados_s2/PRESET</td>
<td>cmd/spi0/estados_s2/PRESET</td>
<td>cmd/btn_on:[R]</td>
<td>sck_div:[F]</td>
<td>-10.000</td>
<td>-2.175</td>
<td>1.785</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>data/estado_atual_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>data/div0/s_clock_s1</td>
</tr>
<tr>
<td>3</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gato/dff_inst_3</td>
</tr>
<tr>
<td>4</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gato/promx9_inst_1</td>
</tr>
<tr>
<td>5</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gato/promx9_inst_2</td>
</tr>
<tr>
<td>6</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gato/promx9_inst_0</td>
</tr>
<tr>
<td>7</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gato/dff_inst_0</td>
</tr>
<tr>
<td>8</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gato/dff_inst_1</td>
</tr>
<tr>
<td>9</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gato/dff_inst_2</td>
</tr>
<tr>
<td>10</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>sprites0/dff_inst_0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>377.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>377.100</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C34[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>377.806</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>cmd/command_to_send_3_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_3_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>cmd/command_to_send_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 40.275%; route: 2.334, 49.922%; tC2Q: 0.458, 9.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>377.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>377.100</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C34[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>377.806</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>cmd/command_to_send_6_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_6_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>cmd/command_to_send_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 40.275%; route: 2.334, 49.922%; tC2Q: 0.458, 9.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>377.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>377.100</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C34[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>377.453</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>cmd/command_to_send_0_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_0_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>cmd/command_to_send_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 43.563%; route: 1.981, 45.833%; tC2Q: 0.458, 10.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>377.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>377.100</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C34[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>377.453</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>cmd/command_to_send_1_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_1_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>cmd/command_to_send_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 43.563%; route: 1.981, 45.833%; tC2Q: 0.458, 10.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>377.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>377.100</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C34[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>377.453</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>cmd/command_to_send_2_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_2_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>cmd/command_to_send_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 43.563%; route: 1.981, 45.833%; tC2Q: 0.458, 10.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>377.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>377.100</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C34[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>377.453</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>cmd/command_to_send_4_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_4_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>cmd/command_to_send_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 43.563%; route: 1.981, 45.833%; tC2Q: 0.458, 10.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>377.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>377.100</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C34[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>377.453</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>cmd/command_to_send_5_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_5_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>cmd/command_to_send_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 43.563%; route: 1.981, 45.833%; tC2Q: 0.458, 10.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>377.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>377.100</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C34[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>377.453</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>cmd/command_to_send_8_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_8_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>cmd/command_to_send_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 43.563%; route: 1.981, 45.833%; tC2Q: 0.458, 10.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>376.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/troca_comando.count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.058</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>cmd/n35_s6/I2</td>
</tr>
<tr>
<td>376.880</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" background: #97FFFF;">cmd/n35_s6/F</td>
</tr>
<tr>
<td>376.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">cmd/troca_comando.count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>cmd/troca_comando.count_0_s1/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/troca_comando.count_0_s1</td>
</tr>
<tr>
<td>371.166</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>cmd/troca_comando.count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.644, 43.854%; route: 1.646, 43.919%; tC2Q: 0.458, 12.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>376.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/troca_comando.count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.058</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>cmd/n34_s6/I3</td>
</tr>
<tr>
<td>376.880</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">cmd/n34_s6/F</td>
</tr>
<tr>
<td>376.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">cmd/troca_comando.count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>cmd/troca_comando.count_1_s1/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/troca_comando.count_1_s1</td>
</tr>
<tr>
<td>371.166</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>cmd/troca_comando.count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.644, 43.854%; route: 1.646, 43.919%; tC2Q: 0.458, 12.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>377.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/troca_comando.count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.058</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cmd/n63_s1/I2</td>
</tr>
<tr>
<td>376.860</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cmd/n63_s1/F</td>
</tr>
<tr>
<td>377.211</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">cmd/troca_comando.count_0_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>cmd/troca_comando.count_0_s1/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/troca_comando.count_0_s1</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>cmd/troca_comando.count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 39.806%; route: 1.997, 48.959%; tC2Q: 0.458, 11.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>377.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/troca_comando.count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.058</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cmd/n63_s1/I2</td>
</tr>
<tr>
<td>376.860</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cmd/n63_s1/F</td>
</tr>
<tr>
<td>377.211</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">cmd/troca_comando.count_1_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>cmd/troca_comando.count_1_s1/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/troca_comando.count_1_s1</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>cmd/troca_comando.count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 39.806%; route: 1.997, 48.959%; tC2Q: 0.458, 11.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>377.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/lock_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.058</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cmd/n63_s1/I2</td>
</tr>
<tr>
<td>376.860</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cmd/n63_s1/F</td>
</tr>
<tr>
<td>377.211</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" font-weight:bold;">cmd/lock_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td>cmd/lock_s4/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/lock_s4</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[2][A]</td>
<td>cmd/lock_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 39.806%; route: 1.997, 48.959%; tC2Q: 0.458, 11.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>377.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/troca_comando.count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.058</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cmd/n63_s1/I2</td>
</tr>
<tr>
<td>376.860</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cmd/n63_s1/F</td>
</tr>
<tr>
<td>377.211</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" font-weight:bold;">cmd/troca_comando.count_2_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>cmd/troca_comando.count_2_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/troca_comando.count_2_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>cmd/troca_comando.count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 39.806%; route: 1.997, 48.959%; tC2Q: 0.458, 11.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>377.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/troca_comando.count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.058</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cmd/n63_s1/I2</td>
</tr>
<tr>
<td>376.860</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cmd/n63_s1/F</td>
</tr>
<tr>
<td>377.211</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">cmd/troca_comando.count_3_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>cmd/troca_comando.count_3_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/troca_comando.count_3_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>cmd/troca_comando.count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 39.806%; route: 1.997, 48.959%; tC2Q: 0.458, 11.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>377.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/troca_comando.count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.058</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][A]</td>
<td>cmd/n171_s1/I1</td>
</tr>
<tr>
<td>376.860</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C35[3][A]</td>
<td style=" background: #97FFFF;">cmd/n171_s1/F</td>
</tr>
<tr>
<td>377.196</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" font-weight:bold;">cmd/troca_comando.count_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>cmd/troca_comando.count_2_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/troca_comando.count_2_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>cmd/troca_comando.count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 39.950%; route: 1.983, 48.775%; tC2Q: 0.458, 11.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>377.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/troca_comando.count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.058</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][A]</td>
<td>cmd/n171_s1/I1</td>
</tr>
<tr>
<td>376.860</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C35[3][A]</td>
<td style=" background: #97FFFF;">cmd/n171_s1/F</td>
</tr>
<tr>
<td>377.196</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">cmd/troca_comando.count_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>cmd/troca_comando.count_3_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/troca_comando.count_3_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>cmd/troca_comando.count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 39.950%; route: 1.983, 48.775%; tC2Q: 0.458, 11.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>376.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/btn_on_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>374.023</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>top_cs_d_s0/I1</td>
</tr>
<tr>
<td>375.084</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">top_cs_d_s0/F</td>
</tr>
<tr>
<td>375.505</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>cmd/n87_s1/I2</td>
</tr>
<tr>
<td>376.604</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">cmd/n87_s1/F</td>
</tr>
<tr>
<td>376.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">cmd/btn_on_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on_s1</td>
</tr>
<tr>
<td>371.166</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 62.187%; route: 0.855, 24.618%; tC2Q: 0.458, 13.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>376.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/started_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>374.408</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n89_s2/I1</td>
</tr>
<tr>
<td>375.210</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>376.255</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" font-weight:bold;">cmd/started_s9/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>cmd/started_s9/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/started_s9</td>
</tr>
<tr>
<td>371.166</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>cmd/started_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 25.668%; route: 1.864, 59.663%; tC2Q: 0.458, 14.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>376.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/btn_on_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>374.424</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>cmd/started_s12/I1</td>
</tr>
<tr>
<td>375.485</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">cmd/started_s12/F</td>
</tr>
<tr>
<td>376.191</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">cmd/btn_on_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on_s1</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 34.674%; route: 1.541, 50.347%; tC2Q: 0.458, 14.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>375.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/started_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>373.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.589</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>374.424</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>cmd/started_s12/I1</td>
</tr>
<tr>
<td>375.485</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">cmd/started_s12/F</td>
</tr>
<tr>
<td>375.823</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" font-weight:bold;">cmd/started_s9/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>cmd/started_s9/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/started_s9</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>cmd/started_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 39.409%; route: 1.173, 43.568%; tC2Q: 0.458, 17.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>632.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>630.612</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>630.855</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>cmd/command_to_send_0_s0/CLK</td>
</tr>
<tr>
<td>631.314</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_0_s0/Q</td>
</tr>
<tr>
<td>632.759</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>633.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>cmd/spi0/cmd_0_s2/CLK</td>
</tr>
<tr>
<td>633.086</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_0_s2</td>
</tr>
<tr>
<td>632.686</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>cmd/spi0/cmd_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 75.925%; tC2Q: 0.458, 24.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>632.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>630.612</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>630.855</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>cmd/command_to_send_4_s0/CLK</td>
</tr>
<tr>
<td>631.314</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_4_s0/Q</td>
</tr>
<tr>
<td>632.759</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>633.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>cmd/spi0/cmd_4_s2/CLK</td>
</tr>
<tr>
<td>633.086</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_4_s2</td>
</tr>
<tr>
<td>632.686</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>cmd/spi0/cmd_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 75.925%; tC2Q: 0.458, 24.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>632.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>630.612</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>630.855</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>cmd/command_to_send_5_s0/CLK</td>
</tr>
<tr>
<td>631.314</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_5_s0/Q</td>
</tr>
<tr>
<td>632.759</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>633.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>cmd/spi0/cmd_5_s2/CLK</td>
</tr>
<tr>
<td>633.086</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_5_s2</td>
</tr>
<tr>
<td>632.686</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>cmd/spi0/cmd_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 75.925%; tC2Q: 0.458, 24.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>632.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>630.612</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>630.855</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>cmd/command_to_send_1_s0/CLK</td>
</tr>
<tr>
<td>631.314</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_1_s0/Q</td>
</tr>
<tr>
<td>632.743</td>
<td>1.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>633.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>cmd/spi0/cmd_1_s2/CLK</td>
</tr>
<tr>
<td>633.086</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_1_s2</td>
</tr>
<tr>
<td>632.686</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>cmd/spi0/cmd_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 75.715%; tC2Q: 0.458, 24.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/div0/n15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/div0/s_clock_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" font-weight:bold;">cmd/spi0/div0/n15_s1/I0</td>
</tr>
<tr>
<td>1000.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cmd/spi0/div0/n15_s1/F</td>
</tr>
<tr>
<td>1000.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" font-weight:bold;">cmd/spi0/div0/s_clock_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/CLK</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/div0/s_clock_s0</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s9</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_17_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n245_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>1.846</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s9/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n245_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>n245_s2/F</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>s_flash_data_17_s9/G</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>s_flash_data_17_s9</td>
</tr>
<tr>
<td>1.914</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>s_flash_data_17_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.846, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>372.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>372.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.215</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.399</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>cmd/command_to_send_8_s0/CLK</td>
</tr>
<tr>
<td>371.733</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_8_s0/Q</td>
</tr>
<tr>
<td>372.336</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>372.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>cmd/spi0/cmd_8_s2/CLK</td>
</tr>
<tr>
<td>372.240</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_8_s2</td>
</tr>
<tr>
<td>372.240</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>cmd/spi0/cmd_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.181</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>372.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>372.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.215</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.399</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>cmd/command_to_send_0_s0/CLK</td>
</tr>
<tr>
<td>371.733</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_0_s0/Q</td>
</tr>
<tr>
<td>372.618</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>372.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>cmd/spi0/cmd_0_s2/CLK</td>
</tr>
<tr>
<td>372.240</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_0_s2</td>
</tr>
<tr>
<td>372.240</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>cmd/spi0/cmd_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.181</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.885, 72.643%; tC2Q: 0.333, 27.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>372.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>372.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.215</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.399</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>cmd/command_to_send_4_s0/CLK</td>
</tr>
<tr>
<td>371.733</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_4_s0/Q</td>
</tr>
<tr>
<td>372.618</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>372.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>cmd/spi0/cmd_4_s2/CLK</td>
</tr>
<tr>
<td>372.240</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_4_s2</td>
</tr>
<tr>
<td>372.240</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>cmd/spi0/cmd_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.181</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.885, 72.643%; tC2Q: 0.333, 27.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>372.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>372.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.215</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.399</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>cmd/command_to_send_5_s0/CLK</td>
</tr>
<tr>
<td>371.733</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_5_s0/Q</td>
</tr>
<tr>
<td>372.618</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>372.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>cmd/spi0/cmd_5_s2/CLK</td>
</tr>
<tr>
<td>372.240</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_5_s2</td>
</tr>
<tr>
<td>372.240</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>cmd/spi0/cmd_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.181</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.885, 72.643%; tC2Q: 0.333, 27.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>372.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>372.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.215</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.399</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>cmd/command_to_send_1_s0/CLK</td>
</tr>
<tr>
<td>371.733</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_1_s0/Q</td>
</tr>
<tr>
<td>372.688</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>372.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>cmd/spi0/cmd_1_s2/CLK</td>
</tr>
<tr>
<td>372.240</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_1_s2</td>
</tr>
<tr>
<td>372.240</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>cmd/spi0/cmd_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.181</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 74.135%; tC2Q: 0.333, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>372.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>372.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.215</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.399</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>cmd/command_to_send_2_s0/CLK</td>
</tr>
<tr>
<td>371.733</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_2_s0/Q</td>
</tr>
<tr>
<td>372.688</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>372.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>cmd/spi0/cmd_2_s2/CLK</td>
</tr>
<tr>
<td>372.240</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_2_s2</td>
</tr>
<tr>
<td>372.240</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>cmd/spi0/cmd_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.181</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 74.135%; tC2Q: 0.333, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>372.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>372.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.215</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.399</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>cmd/command_to_send_3_s0/CLK</td>
</tr>
<tr>
<td>371.733</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_3_s0/Q</td>
</tr>
<tr>
<td>372.688</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>372.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>cmd/spi0/cmd_3_s2/CLK</td>
</tr>
<tr>
<td>372.240</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_3_s2</td>
</tr>
<tr>
<td>372.240</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>cmd/spi0/cmd_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.181</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 74.135%; tC2Q: 0.333, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>372.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>372.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.215</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.399</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>cmd/command_to_send_6_s0/CLK</td>
</tr>
<tr>
<td>371.733</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_6_s0/Q</td>
</tr>
<tr>
<td>372.688</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>372.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>cmd/spi0/cmd_6_s2/CLK</td>
</tr>
<tr>
<td>372.240</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_6_s2</td>
</tr>
<tr>
<td>372.240</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>cmd/spi0/cmd_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.181</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 74.135%; tC2Q: 0.333, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/div0/counter_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/div0/s_clock_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>data/div0/counter_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">data/div0/counter_s0/Q</td>
</tr>
<tr>
<td>2.416</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td style=" font-weight:bold;">data/div0/s_clock_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/CLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/coluna_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/coluna_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>data/coluna_0_s2/CLK</td>
</tr>
<tr>
<td>11.534</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">data/coluna_0_s2/Q</td>
</tr>
<tr>
<td>11.536</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>data/n371_s3/I2</td>
</tr>
<tr>
<td>11.908</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">data/n371_s3/F</td>
</tr>
<tr>
<td>11.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">data/coluna_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>data/coluna_0_s2/CLK</td>
</tr>
<tr>
<td>11.201</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>data/coluna_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_pixels.conta_local_11_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_pixels.conta_local_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>data/enviar_pixels.conta_local_11_s2/CLK</td>
</tr>
<tr>
<td>11.534</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R17C29[0][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_11_s2/Q</td>
</tr>
<tr>
<td>11.536</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>data/n486_s7/I2</td>
</tr>
<tr>
<td>11.908</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">data/n486_s7/F</td>
</tr>
<tr>
<td>11.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>data/enviar_pixels.conta_local_11_s2/CLK</td>
</tr>
<tr>
<td>11.201</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>data/enviar_pixels.conta_local_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_pixels.conta_local_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_pixels.conta_local_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>data/enviar_pixels.conta_local_3_s1/CLK</td>
</tr>
<tr>
<td>11.534</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_3_s1/Q</td>
</tr>
<tr>
<td>11.536</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>data/n494_s4/I3</td>
</tr>
<tr>
<td>11.908</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">data/n494_s4/F</td>
</tr>
<tr>
<td>11.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>data/enviar_pixels.conta_local_3_s1/CLK</td>
</tr>
<tr>
<td>11.201</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>data/enviar_pixels.conta_local_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_pixels.conta_local_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_pixels.conta_local_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>data/enviar_pixels.conta_local_8_s1/CLK</td>
</tr>
<tr>
<td>11.534</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_8_s1/Q</td>
</tr>
<tr>
<td>11.536</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>data/n489_s4/I2</td>
</tr>
<tr>
<td>11.908</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">data/n489_s4/F</td>
</tr>
<tr>
<td>11.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>data/enviar_pixels.conta_local_8_s1/CLK</td>
</tr>
<tr>
<td>11.201</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>data/enviar_pixels.conta_local_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_pixels.conta_local_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_pixels.conta_local_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>data/enviar_pixels.conta_local_12_s1/CLK</td>
</tr>
<tr>
<td>11.534</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_12_s1/Q</td>
</tr>
<tr>
<td>11.536</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>data/n485_s4/I2</td>
</tr>
<tr>
<td>11.908</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">data/n485_s4/F</td>
</tr>
<tr>
<td>11.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>data/enviar_pixels.conta_local_12_s1/CLK</td>
</tr>
<tr>
<td>11.201</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>data/enviar_pixels.conta_local_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_pixels.conta_local_27_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_pixels.conta_local_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>data/enviar_pixels.conta_local_27_s1/CLK</td>
</tr>
<tr>
<td>11.534</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_27_s1/Q</td>
</tr>
<tr>
<td>11.536</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>data/n470_s4/I2</td>
</tr>
<tr>
<td>11.908</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">data/n470_s4/F</td>
</tr>
<tr>
<td>11.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>data/enviar_pixels.conta_local_27_s1/CLK</td>
</tr>
<tr>
<td>11.201</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>data/enviar_pixels.conta_local_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_pixels.conta_local_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_pixels.conta_local_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>data/enviar_pixels.conta_local_28_s1/CLK</td>
</tr>
<tr>
<td>11.534</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R13C29[0][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_28_s1/Q</td>
</tr>
<tr>
<td>11.536</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>data/n469_s4/I2</td>
</tr>
<tr>
<td>11.908</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">data/n469_s4/F</td>
</tr>
<tr>
<td>11.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>data/enviar_pixels.conta_local_28_s1/CLK</td>
</tr>
<tr>
<td>11.201</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>data/enviar_pixels.conta_local_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_comando_inicial.conta_comando_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_comando_inicial.conta_comando_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>data/enviar_comando_inicial.conta_comando_2_s2/CLK</td>
</tr>
<tr>
<td>11.534</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_2_s2/Q</td>
</tr>
<tr>
<td>11.536</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>data/n55_s4/I2</td>
</tr>
<tr>
<td>11.908</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">data/n55_s4/F</td>
</tr>
<tr>
<td>11.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>data/enviar_comando_inicial.conta_comando_2_s2/CLK</td>
</tr>
<tr>
<td>11.201</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>data/enviar_comando_inicial.conta_comando_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_comando_inicial.conta_comando_11_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_comando_inicial.conta_comando_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>data/enviar_comando_inicial.conta_comando_11_s2/CLK</td>
</tr>
<tr>
<td>11.534</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_11_s2/Q</td>
</tr>
<tr>
<td>11.536</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>data/n84_s4/I2</td>
</tr>
<tr>
<td>11.908</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">data/n84_s4/F</td>
</tr>
<tr>
<td>11.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>data/enviar_comando_inicial.conta_comando_11_s2/CLK</td>
</tr>
<tr>
<td>11.201</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>data/enviar_comando_inicial.conta_comando_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_comando_inicial.conta_comando_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_comando_inicial.conta_comando_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>data/enviar_comando_inicial.conta_comando_15_s2/CLK</td>
</tr>
<tr>
<td>11.534</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_15_s2/Q</td>
</tr>
<tr>
<td>11.536</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>data/n80_s4/I3</td>
</tr>
<tr>
<td>11.908</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">data/n80_s4/F</td>
</tr>
<tr>
<td>11.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>data/enviar_comando_inicial.conta_comando_15_s2/CLK</td>
</tr>
<tr>
<td>11.201</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>data/enviar_comando_inicial.conta_comando_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/div0/counter_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/div0/counter_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>data/div0/counter_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">data/div0/counter_s0/Q</td>
</tr>
<tr>
<td>2.181</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>data/div0/n10_s3/I0</td>
</tr>
<tr>
<td>2.553</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">data/div0/n10_s3/F</td>
</tr>
<tr>
<td>2.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">data/div0/counter_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>data/div0/counter_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>data/div0/counter_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/div0/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/div0/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>cmd/spi0/div0/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/div0/counter_1_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>cmd/spi0/div0/n11_s3/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">cmd/spi0/div0/n11_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/div0/counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>cmd/spi0/div0/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>cmd/spi0/div0/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_pixels.conta_local_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_pixels.conta_local_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>data/enviar_pixels.conta_local_7_s2/CLK</td>
</tr>
<tr>
<td>11.534</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R17C25[1][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_7_s2/Q</td>
</tr>
<tr>
<td>11.537</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>data/n490_s7/I2</td>
</tr>
<tr>
<td>11.909</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td style=" background: #97FFFF;">data/n490_s7/F</td>
</tr>
<tr>
<td>11.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>data/enviar_pixels.conta_local_7_s2/CLK</td>
</tr>
<tr>
<td>11.201</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>data/enviar_pixels.conta_local_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/linha_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/linha_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>data/linha_0_s1/CLK</td>
</tr>
<tr>
<td>11.534</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">data/linha_0_s1/Q</td>
</tr>
<tr>
<td>11.537</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>data/n382_s2/I0</td>
</tr>
<tr>
<td>11.909</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">data/n382_s2/F</td>
</tr>
<tr>
<td>11.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">data/linha_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R17C27[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>data/linha_0_s1/CLK</td>
</tr>
<tr>
<td>11.201</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>data/linha_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_17_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n245_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.599</td>
<td>3.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>14.698</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>16.201</td>
<td>1.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s9/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n245_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>n245_s2/F</td>
</tr>
<tr>
<td>22.605</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>s_flash_data_17_s9/G</td>
</tr>
<tr>
<td>22.575</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>s_flash_data_17_s9</td>
</tr>
<tr>
<td>22.532</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>s_flash_data_17_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.605</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.722%; route: 1.503, 24.235%; tC2Q: 3.599, 58.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.605, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.894</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>s_flash_data_17_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>s_flash_data_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 18.646%; route: 1.820, 30.879%; tC2Q: 2.975, 50.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.412</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_15_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>s_flash_data_15_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>s_flash_data_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.305%; route: 1.338, 24.727%; tC2Q: 2.975, 54.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.412</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_16_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>s_flash_data_16_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>s_flash_data_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.305%; route: 1.338, 24.727%; tC2Q: 2.975, 54.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.396</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_8_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>s_flash_data_8_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>s_flash_data_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.367%; route: 1.322, 24.497%; tC2Q: 2.975, 55.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.410</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">s_flash_data_9_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.945</td>
<td>3.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>s_flash_data_9_s2/G</td>
</tr>
<tr>
<td>13.902</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>s_flash_data_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.316%; route: 1.335, 24.687%; tC2Q: 2.975, 54.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.410</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" font-weight:bold;">s_flash_data_10_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.945</td>
<td>3.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>s_flash_data_10_s2/G</td>
</tr>
<tr>
<td>13.902</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>s_flash_data_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.316%; route: 1.335, 24.687%; tC2Q: 2.975, 54.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.410</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" font-weight:bold;">s_flash_data_11_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.945</td>
<td>3.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>s_flash_data_11_s2/G</td>
</tr>
<tr>
<td>13.902</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>s_flash_data_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.316%; route: 1.335, 24.687%; tC2Q: 2.975, 54.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.410</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">s_flash_data_12_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.945</td>
<td>3.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>s_flash_data_12_s2/G</td>
</tr>
<tr>
<td>13.902</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>s_flash_data_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.316%; route: 1.335, 24.687%; tC2Q: 2.975, 54.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.410</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_13_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.945</td>
<td>3.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>s_flash_data_13_s2/G</td>
</tr>
<tr>
<td>13.902</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>s_flash_data_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.316%; route: 1.335, 24.687%; tC2Q: 2.975, 54.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.410</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_14_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.945</td>
<td>3.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>s_flash_data_14_s2/G</td>
</tr>
<tr>
<td>13.902</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>s_flash_data_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.316%; route: 1.335, 24.687%; tC2Q: 2.975, 54.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>n247_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" font-weight:bold;">n247_s1/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">n247_s1/F</td>
</tr>
<tr>
<td>5.209</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>s_flash_data_17_s0/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>s_flash_data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.097%; route: 1.135, 21.791%; tC2Q: 2.975, 57.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>4.928</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" font-weight:bold;">s_flash_data_4_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>s_flash_data_4_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>s_flash_data_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.302%; route: 0.854, 17.325%; tC2Q: 2.975, 60.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>4.911</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_6_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>s_flash_data_6_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>s_flash_data_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.377%; route: 0.837, 17.047%; tC2Q: 2.975, 60.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>4.911</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_7_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.930</td>
<td>3.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>s_flash_data_7_s2/G</td>
</tr>
<tr>
<td>13.887</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>s_flash_data_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.930</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.377%; route: 0.837, 17.047%; tC2Q: 2.975, 60.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.930, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>4.916</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td style=" font-weight:bold;">s_flash_data_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.935</td>
<td>3.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>s_flash_data_0_s2/G</td>
</tr>
<tr>
<td>13.892</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>s_flash_data_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.356%; route: 0.842, 17.124%; tC2Q: 2.975, 60.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.935, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>4.916</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">s_flash_data_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.935</td>
<td>3.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>s_flash_data_1_s2/G</td>
</tr>
<tr>
<td>13.892</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>s_flash_data_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.356%; route: 0.842, 17.124%; tC2Q: 2.975, 60.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.935, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>4.916</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_2_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.935</td>
<td>3.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>s_flash_data_2_s2/G</td>
</tr>
<tr>
<td>13.892</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>s_flash_data_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.356%; route: 0.842, 17.124%; tC2Q: 2.975, 60.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.935, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>4.916</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.935</td>
<td>3.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>s_flash_data_3_s2/G</td>
</tr>
<tr>
<td>13.892</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>s_flash_data_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.356%; route: 0.842, 17.124%; tC2Q: 2.975, 60.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.935, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.975</td>
<td>2.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>4.443</td>
<td>0.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_5_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>s_flash_data_5_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>s_flash_data_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 24.734%; route: 0.369, 8.309%; tC2Q: 2.975, 66.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_div:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>13.116</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>33.131</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>33.101</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td>33.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>cmd/spi0/estados_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.131</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.116, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.131, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_5_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>s_flash_data_5_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>s_flash_data_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 20.820%; route: 0.246, 7.083%; tC2Q: 2.507, 72.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.741</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" font-weight:bold;">s_flash_data_4_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>s_flash_data_4_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>s_flash_data_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 19.352%; route: 0.510, 13.634%; tC2Q: 2.507, 67.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.815</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td style=" font-weight:bold;">s_flash_data_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.763</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>s_flash_data_0_s2/G</td>
</tr>
<tr>
<td>12.778</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>s_flash_data_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 18.977%; route: 0.584, 15.309%; tC2Q: 2.507, 65.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.763, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.815</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">s_flash_data_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.763</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>s_flash_data_1_s2/G</td>
</tr>
<tr>
<td>12.778</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>s_flash_data_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 18.977%; route: 0.584, 15.309%; tC2Q: 2.507, 65.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.763, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.815</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_2_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.763</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>s_flash_data_2_s2/G</td>
</tr>
<tr>
<td>12.778</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>s_flash_data_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 18.977%; route: 0.584, 15.309%; tC2Q: 2.507, 65.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.763, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.815</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.763</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>s_flash_data_3_s2/G</td>
</tr>
<tr>
<td>12.778</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>s_flash_data_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 18.977%; route: 0.584, 15.309%; tC2Q: 2.507, 65.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.763, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.811</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_7_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.758</td>
<td>2.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>s_flash_data_7_s2/G</td>
</tr>
<tr>
<td>12.773</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>s_flash_data_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 18.996%; route: 0.580, 15.226%; tC2Q: 2.507, 65.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.758, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.811</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_6_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>s_flash_data_6_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>s_flash_data_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 18.996%; route: 0.580, 15.226%; tC2Q: 2.507, 65.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.005</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_15_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>s_flash_data_15_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>s_flash_data_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 18.078%; route: 0.774, 19.322%; tC2Q: 2.507, 62.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.005</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_16_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>s_flash_data_16_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>s_flash_data_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 18.078%; route: 0.774, 19.322%; tC2Q: 2.507, 62.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>n247_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" font-weight:bold;">n247_s1/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">n247_s1/F</td>
</tr>
<tr>
<td>14.037</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>s_flash_data_17_s0/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>s_flash_data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 17.934%; route: 0.806, 19.965%; tC2Q: 2.507, 62.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.786</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">s_flash_data_9_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.771</td>
<td>2.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>s_flash_data_9_s2/G</td>
</tr>
<tr>
<td>12.786</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>s_flash_data_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 17.717%; route: 0.855, 20.931%; tC2Q: 2.507, 61.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.771, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.786</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" font-weight:bold;">s_flash_data_10_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.771</td>
<td>2.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>s_flash_data_10_s2/G</td>
</tr>
<tr>
<td>12.786</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>s_flash_data_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 17.717%; route: 0.855, 20.931%; tC2Q: 2.507, 61.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.771, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.786</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" font-weight:bold;">s_flash_data_11_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.771</td>
<td>2.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>s_flash_data_11_s2/G</td>
</tr>
<tr>
<td>12.786</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>s_flash_data_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 17.717%; route: 0.855, 20.931%; tC2Q: 2.507, 61.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.771, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.786</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">s_flash_data_12_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.771</td>
<td>2.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>s_flash_data_12_s2/G</td>
</tr>
<tr>
<td>12.786</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>s_flash_data_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 17.717%; route: 0.855, 20.931%; tC2Q: 2.507, 61.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.771, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.786</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_13_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.771</td>
<td>2.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>s_flash_data_13_s2/G</td>
</tr>
<tr>
<td>12.786</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>s_flash_data_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 17.717%; route: 0.855, 20.931%; tC2Q: 2.507, 61.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.771, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.786</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_14_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.771</td>
<td>2.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>s_flash_data_14_s2/G</td>
</tr>
<tr>
<td>12.786</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>s_flash_data_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 17.717%; route: 0.855, 20.931%; tC2Q: 2.507, 61.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.771, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.075</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_8_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>s_flash_data_8_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>s_flash_data_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 17.766%; route: 0.844, 20.712%; tC2Q: 2.507, 61.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.507</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.231</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.350</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>s_flash_data_17_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>s_flash_data_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 16.643%; route: 1.119, 25.725%; tC2Q: 2.507, 57.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_17_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n245_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R13C36[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.114</td>
<td>2.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>2.838</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>3.630</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s9/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n245_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>n245_s2/F</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>s_flash_data_17_s9/G</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>s_flash_data_17_s9</td>
</tr>
<tr>
<td>1.914</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>s_flash_data_17_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 19.943%; route: 0.793, 21.840%; tC2Q: 2.114, 58.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-7.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmd/btn_on:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_div:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R14C34[0][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>1.785</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.000</td>
<td>-10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R14C35[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>-7.825</td>
<td>2.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>-7.795</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td>-7.780</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>cmd/spi0/estados_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.175</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.785, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.175, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data/estado_atual_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>data/estado_atual_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>data/estado_atual_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data/div0/s_clock_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>data/div0/s_clock_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>data/div0/s_clock_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gato/dff_inst_3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gato/dff_inst_3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gato/dff_inst_3/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gato/promx9_inst_1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gato/promx9_inst_1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gato/promx9_inst_1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gato/promx9_inst_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gato/promx9_inst_2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gato/promx9_inst_2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gato/promx9_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gato/promx9_inst_0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gato/promx9_inst_0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gato/dff_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gato/dff_inst_0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gato/dff_inst_0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gato/dff_inst_1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gato/dff_inst_1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gato/dff_inst_1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gato/dff_inst_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gato/dff_inst_2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gato/dff_inst_2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sprites0/dff_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>sprites0/dff_inst_0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>sprites0/dff_inst_0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>123</td>
<td>s_clock_3</td>
<td>9.831</td>
<td>2.027</td>
</tr>
<tr>
<td>63</td>
<td>n499_7</td>
<td>10.374</td>
<td>1.831</td>
</tr>
<tr>
<td>43</td>
<td>s_entrada_fim_jogo</td>
<td>6.330</td>
<td>3.945</td>
</tr>
<tr>
<td>40</td>
<td>n735_5</td>
<td>10.702</td>
<td>1.498</td>
</tr>
<tr>
<td>32</td>
<td>enviar_comando_inicial.conta_comando_31_8</td>
<td>6.698</td>
<td>1.346</td>
</tr>
<tr>
<td>31</td>
<td>pll_clkout</td>
<td>8.479</td>
<td>0.262</td>
</tr>
<tr>
<td>20</td>
<td>sys_clk_d</td>
<td>-0.073</td>
<td>0.262</td>
</tr>
<tr>
<td>19</td>
<td>s_flash_data_17_16</td>
<td>6.330</td>
<td>1.820</td>
</tr>
<tr>
<td>19</td>
<td>estados</td>
<td>-6.092</td>
<td>0.844</td>
</tr>
<tr>
<td>18</td>
<td>n744_3</td>
<td>9.831</td>
<td>1.800</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C26</td>
<td>87.50%</td>
</tr>
<tr>
<td>R15C27</td>
<td>84.72%</td>
</tr>
<tr>
<td>R15C34</td>
<td>83.33%</td>
</tr>
<tr>
<td>R13C25</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C28</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C30</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C29</td>
<td>79.17%</td>
</tr>
<tr>
<td>R16C21</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C31</td>
<td>76.39%</td>
</tr>
<tr>
<td>R15C35</td>
<td>72.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
