// Seed: 2007686882
module module_0;
  bit id_1, id_2;
  final begin : LABEL_0
    if (-1) id_1 <= id_2;
    @(posedge id_1) begin : LABEL_0
      if (~1) id_1 <= id_2;
    end
  end
  wire id_3;
  uwire id_4, id_5;
  supply1 id_6 = id_5;
  wire id_7;
  wire id_8 = id_8, id_9;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_4, id_5, id_6, id_7, id_8;
  module_0 modCall_1 ();
endmodule
