Simulator report for lab2
Thu Apr 28 19:42:30 2016
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 132 nodes    ;
; Simulation Coverage         ;       2.99 % ;
; Total Number of Transitions ; 245          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; lab2.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       2.99 % ;
; Total nodes checked                                 ; 132          ;
; Total output ports checked                          ; 134          ;
; Total output ports with complete 1/0-value coverage ; 4            ;
; Total output ports with no 1/0-value coverage       ; 122          ;
; Total output ports with no 1-value coverage         ; 124          ;
; Total output ports with no 0-value coverage         ; 128          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------+
; Complete 1/0-Value Coverage                         ;
+---------------+------------------+------------------+
; Node Name     ; Output Port Name ; Output Port Type ;
+---------------+------------------+------------------+
; |lab2|clk     ; |lab2|clk        ; out              ;
; |lab2|xpin[4] ; |lab2|xpin[4]    ; out              ;
; |lab2|xpin[3] ; |lab2|xpin[3]    ; out              ;
; |lab2|xpin[1] ; |lab2|xpin[1]    ; out              ;
+---------------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                                       ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; |lab2|ypin[10]                                                                                      ; |lab2|ypin[10]                                                                                         ; pin_out          ;
; |lab2|ypin[9]                                                                                       ; |lab2|ypin[9]                                                                                          ; pin_out          ;
; |lab2|ypin[8]                                                                                       ; |lab2|ypin[8]                                                                                          ; pin_out          ;
; |lab2|ypin[7]                                                                                       ; |lab2|ypin[7]                                                                                          ; pin_out          ;
; |lab2|ypin[6]                                                                                       ; |lab2|ypin[6]                                                                                          ; pin_out          ;
; |lab2|ypin[5]                                                                                       ; |lab2|ypin[5]                                                                                          ; pin_out          ;
; |lab2|ypin[3]                                                                                       ; |lab2|ypin[3]                                                                                          ; pin_out          ;
; |lab2|ypin[2]                                                                                       ; |lab2|ypin[2]                                                                                          ; pin_out          ;
; |lab2|ypin[1]                                                                                       ; |lab2|ypin[1]                                                                                          ; pin_out          ;
; |lab2|ypin[0]                                                                                       ; |lab2|ypin[0]                                                                                          ; pin_out          ;
; |lab2|UAinst7                                                                                       ; |lab2|UAinst7                                                                                          ; out0             ;
; |lab2|UAinst26                                                                                      ; |lab2|UAinst26                                                                                         ; out0             ;
; |lab2|xpin[10]                                                                                      ; |lab2|xpin[10]                                                                                         ; out              ;
; |lab2|xpin[9]                                                                                       ; |lab2|xpin[9]                                                                                          ; out              ;
; |lab2|xpin[8]                                                                                       ; |lab2|xpin[8]                                                                                          ; out              ;
; |lab2|xpin[7]                                                                                       ; |lab2|xpin[7]                                                                                          ; out              ;
; |lab2|xpin[6]                                                                                       ; |lab2|xpin[6]                                                                                          ; out              ;
; |lab2|xpin[5]                                                                                       ; |lab2|xpin[5]                                                                                          ; out              ;
; |lab2|xpin[2]                                                                                       ; |lab2|xpin[2]                                                                                          ; out              ;
; |lab2|UAinst27                                                                                      ; |lab2|UAinst27                                                                                         ; out0             ;
; |lab2|UAinst28                                                                                      ; |lab2|UAinst28                                                                                         ; out0             ;
; |lab2|UAinst17                                                                                      ; |lab2|UAinst17                                                                                         ; out0             ;
; |lab2|UAinst20                                                                                      ; |lab2|UAinst20                                                                                         ; out0             ;
; |lab2|UAinst21                                                                                      ; |lab2|UAinst21                                                                                         ; out0             ;
; |lab2|UAinst25                                                                                      ; |lab2|UAinst25                                                                                         ; out0             ;
; |lab2|UAinst15                                                                                      ; |lab2|UAinst15                                                                                         ; out0             ;
; |lab2|UAinst23                                                                                      ; |lab2|UAinst23                                                                                         ; out0             ;
; |lab2|UAinst37                                                                                      ; |lab2|UAinst37                                                                                         ; out0             ;
; |lab2|UAinst22                                                                                      ; |lab2|UAinst22                                                                                         ; out0             ;
; |lab2|UAinst24                                                                                      ; |lab2|UAinst24                                                                                         ; out0             ;
; |lab2|UAinst10                                                                                      ; |lab2|UAinst10                                                                                         ; out0             ;
; |lab2|UAinst8                                                                                       ; |lab2|UAinst8                                                                                          ; out0             ;
; |lab2|UAinst6                                                                                       ; |lab2|UAinst6                                                                                          ; out0             ;
; |lab2|reset                                                                                         ; |lab2|reset                                                                                            ; out              ;
; |lab2|UAinst12                                                                                      ; |lab2|UAinst12                                                                                         ; out0             ;
; |lab2|UAinst14                                                                                      ; |lab2|UAinst14                                                                                         ; out0             ;
; |lab2|UAinst18                                                                                      ; |lab2|UAinst18                                                                                         ; out0             ;
; |lab2|UAinst11                                                                                      ; |lab2|UAinst11                                                                                         ; out0             ;
; |lab2|UAinst19                                                                                      ; |lab2|UAinst19                                                                                         ; out0             ;
; |lab2|UAinst13                                                                                      ; |lab2|UAinst13                                                                                         ; out0             ;
; |lab2|UAinst16                                                                                      ; |lab2|UAinst16                                                                                         ; out0             ;
; |lab2|UAinst9                                                                                       ; |lab2|UAinst9                                                                                          ; out0             ;
; |lab2|UAinst5                                                                                       ; |lab2|UAinst5                                                                                          ; out0             ;
; |lab2|UAinst4                                                                                       ; |lab2|UAinst4                                                                                          ; out0             ;
; |lab2|UAinst3                                                                                       ; |lab2|UAinst3                                                                                          ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[3]~5 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[3]~5    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[2]~6 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[2]~6    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[1]~7 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[1]~7    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[0]~8 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[0]~8    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux211_dataout       ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux211_dataout          ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux213_dataout       ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux213_dataout          ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux215_dataout       ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux215_dataout          ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|aclr_actual          ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|aclr_actual             ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|latch_signal[3]      ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|latch_signal[3]         ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|latch_signal[2]      ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|latch_signal[2]         ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|latch_signal[1]      ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|latch_signal[1]         ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|latch_signal[0]      ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|latch_signal[0]         ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|pre_hazard[3]        ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|pre_hazard[3]           ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|pre_hazard[2]        ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|pre_hazard[2]           ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|pre_hazard[1]        ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|pre_hazard[1]           ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|pre_hazard[0]        ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|pre_hazard[0]           ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~60                 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~60                    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~61                 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~61                    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~62                 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~62                    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~63                 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~63                    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~64                 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~64                    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|safe_q[3]            ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|safe_q[3]               ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|safe_q[2]            ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|safe_q[2]               ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|safe_q[1]            ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|safe_q[1]               ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|safe_q[0]            ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|safe_q[0]               ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita0   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita0      ; combout          ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita0   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita1   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita1      ; combout          ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita1   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita2   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita2      ; combout          ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita2   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita3   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita3      ; combout          ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[3]   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[3]      ; regout           ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[2]   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[2]      ; regout           ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[1]   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[1]      ; regout           ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[0]   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[0]      ; regout           ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[3]      ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[3]         ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[2]      ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[2]         ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[1]      ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[1]         ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[3]      ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[3]         ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[2]      ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[2]         ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[1]      ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[1]         ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[3]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[3]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[2]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[2]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[1]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[1]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[3]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[3]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[2]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[2]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[1]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[1]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[3]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[3]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[2]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[2]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[1]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[1]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[3]        ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[3]           ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[2]        ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[2]           ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[1]        ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[1]           ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[3]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[3]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[2]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[2]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[1]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[1]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[3]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[3]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[2]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[2]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[1]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[1]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[3]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[3]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[2]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[2]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[1]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[1]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[3]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[3]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[2]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[2]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[1]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[1]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[3]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[3]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[2]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[2]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[1]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[1]          ; out0             ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[10]                                                ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[10]                                                   ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[9]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[9]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[8]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[8]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[7]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[7]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[6]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[6]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[5]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[5]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[3]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[3]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[2]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[2]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[1]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[1]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[0]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[0]                                                    ; regout           ;
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                                       ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; |lab2|ypin[10]                                                                                      ; |lab2|ypin[10]                                                                                         ; pin_out          ;
; |lab2|ypin[9]                                                                                       ; |lab2|ypin[9]                                                                                          ; pin_out          ;
; |lab2|ypin[8]                                                                                       ; |lab2|ypin[8]                                                                                          ; pin_out          ;
; |lab2|ypin[7]                                                                                       ; |lab2|ypin[7]                                                                                          ; pin_out          ;
; |lab2|ypin[6]                                                                                       ; |lab2|ypin[6]                                                                                          ; pin_out          ;
; |lab2|ypin[5]                                                                                       ; |lab2|ypin[5]                                                                                          ; pin_out          ;
; |lab2|ypin[4]                                                                                       ; |lab2|ypin[4]                                                                                          ; pin_out          ;
; |lab2|ypin[3]                                                                                       ; |lab2|ypin[3]                                                                                          ; pin_out          ;
; |lab2|ypin[2]                                                                                       ; |lab2|ypin[2]                                                                                          ; pin_out          ;
; |lab2|ypin[1]                                                                                       ; |lab2|ypin[1]                                                                                          ; pin_out          ;
; |lab2|ypin[0]                                                                                       ; |lab2|ypin[0]                                                                                          ; pin_out          ;
; |lab2|UAinst7                                                                                       ; |lab2|UAinst7                                                                                          ; out0             ;
; |lab2|UAinst26                                                                                      ; |lab2|UAinst26                                                                                         ; out0             ;
; |lab2|xpin[10]                                                                                      ; |lab2|xpin[10]                                                                                         ; out              ;
; |lab2|xpin[9]                                                                                       ; |lab2|xpin[9]                                                                                          ; out              ;
; |lab2|xpin[8]                                                                                       ; |lab2|xpin[8]                                                                                          ; out              ;
; |lab2|xpin[7]                                                                                       ; |lab2|xpin[7]                                                                                          ; out              ;
; |lab2|xpin[6]                                                                                       ; |lab2|xpin[6]                                                                                          ; out              ;
; |lab2|xpin[5]                                                                                       ; |lab2|xpin[5]                                                                                          ; out              ;
; |lab2|xpin[2]                                                                                       ; |lab2|xpin[2]                                                                                          ; out              ;
; |lab2|UAinst27                                                                                      ; |lab2|UAinst27                                                                                         ; out0             ;
; |lab2|UAinst28                                                                                      ; |lab2|UAinst28                                                                                         ; out0             ;
; |lab2|UAinst17                                                                                      ; |lab2|UAinst17                                                                                         ; out0             ;
; |lab2|UAinst20                                                                                      ; |lab2|UAinst20                                                                                         ; out0             ;
; |lab2|UAinst21                                                                                      ; |lab2|UAinst21                                                                                         ; out0             ;
; |lab2|UAinst25                                                                                      ; |lab2|UAinst25                                                                                         ; out0             ;
; |lab2|UAinst15                                                                                      ; |lab2|UAinst15                                                                                         ; out0             ;
; |lab2|UAinst23                                                                                      ; |lab2|UAinst23                                                                                         ; out0             ;
; |lab2|UAinst37                                                                                      ; |lab2|UAinst37                                                                                         ; out0             ;
; |lab2|UAinst22                                                                                      ; |lab2|UAinst22                                                                                         ; out0             ;
; |lab2|UAinst24                                                                                      ; |lab2|UAinst24                                                                                         ; out0             ;
; |lab2|UAinst10                                                                                      ; |lab2|UAinst10                                                                                         ; out0             ;
; |lab2|UAinst8                                                                                       ; |lab2|UAinst8                                                                                          ; out0             ;
; |lab2|UAinst6                                                                                       ; |lab2|UAinst6                                                                                          ; out0             ;
; |lab2|UAinst12                                                                                      ; |lab2|UAinst12                                                                                         ; out0             ;
; |lab2|UAinst14                                                                                      ; |lab2|UAinst14                                                                                         ; out0             ;
; |lab2|UAinst18                                                                                      ; |lab2|UAinst18                                                                                         ; out0             ;
; |lab2|UAinst11                                                                                      ; |lab2|UAinst11                                                                                         ; out0             ;
; |lab2|UAinst19                                                                                      ; |lab2|UAinst19                                                                                         ; out0             ;
; |lab2|UAinst13                                                                                      ; |lab2|UAinst13                                                                                         ; out0             ;
; |lab2|UAinst16                                                                                      ; |lab2|UAinst16                                                                                         ; out0             ;
; |lab2|UAinst9                                                                                       ; |lab2|UAinst9                                                                                          ; out0             ;
; |lab2|UAinst5                                                                                       ; |lab2|UAinst5                                                                                          ; out0             ;
; |lab2|UAinst4                                                                                       ; |lab2|UAinst4                                                                                          ; out0             ;
; |lab2|UAinst3                                                                                       ; |lab2|UAinst3                                                                                          ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[3]~5 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[3]~5    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[2]~6 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[2]~6    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[1]~7 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[1]~7    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[0]~8 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[0]~8    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux211_dataout~1     ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux211_dataout~1        ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux211_dataout       ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux211_dataout          ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux213_dataout~1     ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux213_dataout~1        ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux213_dataout       ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux213_dataout          ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux215_dataout~1     ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux215_dataout~1        ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux215_dataout       ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux215_dataout          ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux217_dataout~1     ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|mux217_dataout~1        ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|aclr_actual          ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|aclr_actual             ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|latch_signal[3]      ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|latch_signal[3]         ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|latch_signal[2]      ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|latch_signal[2]         ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|latch_signal[1]      ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|latch_signal[1]         ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|latch_signal[0]      ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|latch_signal[0]         ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|pre_hazard[3]        ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|pre_hazard[3]           ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|pre_hazard[2]        ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|pre_hazard[2]           ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|pre_hazard[1]        ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|pre_hazard[1]           ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|pre_hazard[0]        ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|pre_hazard[0]           ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~60                 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~60                    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~61                 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~61                    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~62                 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~62                    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~63                 ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|_~63                    ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|safe_q[3]            ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|safe_q[3]               ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|safe_q[2]            ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|safe_q[2]               ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|safe_q[1]            ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|safe_q[1]               ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|safe_q[0]            ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|safe_q[0]               ; out0             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita0   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita0      ; combout          ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita0   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita1   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita1      ; combout          ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita1   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita2   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita2      ; combout          ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita2   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita3   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_comb_bita3      ; combout          ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[3]   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[3]      ; regout           ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[2]   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[2]      ; regout           ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[1]   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[1]      ; regout           ;
; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[0]   ; |lab2|counter:UAinst|lpm_counter:lpm_counter_component|cntr_0hi:auto_generated|counter_reg_bit[0]      ; regout           ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[3]      ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[3]         ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[2]      ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[2]         ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[1]      ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[1]         ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[3]      ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[3]         ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[2]      ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[2]         ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[1]      ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[1]         ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[3]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[3]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[2]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[2]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[1]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[1]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[3]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[3]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[2]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[2]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[1]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[1]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[3]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[3]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[2]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[2]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[1]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[1]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[3]        ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[3]           ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[2]        ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[2]           ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[1]        ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[1]           ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[3]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[3]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[2]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[2]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[1]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[1]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[3]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[3]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[2]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[2]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[1]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[1]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[3]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[3]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[2]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[2]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[1]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[1]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[3]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[3]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[2]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[2]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[1]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[1]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[3]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[3]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[2]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[2]          ; out0             ;
; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[1]       ; |lab2|decoder:UAinst2|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[1]          ; out0             ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[10]                                                ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[10]                                                   ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[9]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[9]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[8]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[8]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[7]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[7]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[6]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[6]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[5]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[5]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[4]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[4]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[3]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[3]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[2]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[2]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[1]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[1]                                                    ; regout           ;
; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[0]                                                 ; |lab2|reg:UAinst100|lpm_ff:lpm_ff_component|dffs[0]                                                    ; regout           ;
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 28 19:42:30 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab2 -c lab2
Info: Using vector source file "D:/Quartus II/projects/lab2/lab2.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of lab2.vwf called lab2.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       2.99 %
Info: Number of transitions in simulation is 245
Info: Vector file lab2.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 149 megabytes
    Info: Processing ended: Thu Apr 28 19:42:30 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


