

================================================================
== Synthesis Summary Report of 'kernel_softmax'
================================================================
+ General Information: 
    * Date:           Thu Apr 24 21:21:22 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        kernel_softmax
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |                    Modules                   | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |         |            |            |     |
    |                    & Loops                   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |+ kernel_softmax*                             |     -|  0.00|        -|       -|         -|        -|     -|  dataflow|   7 (1%)|  9 (~0%)|  3501 (~0%)|   5424 (2%)|    -|
    | + entry_proc                                 |     -|  5.46|        0|   0.000|         -|        0|     -|        no|        -|        -|     3 (~0%)|    29 (~0%)|    -|
    | + load_vec                                   |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|        -|   270 (~0%)|   776 (~0%)|    -|
    |  + load_vec_Pipeline_mem_rd                  |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|        -|    68 (~0%)|   135 (~0%)|    -|
    |   o mem_rd                                   |     -|  7.30|        -|       -|         3|        1|     -|       yes|        -|        -|           -|           -|    -|
    | + compute_softmax                            |     -|  0.24|        -|       -|         -|        -|     -|        no|  3 (~0%)|  9 (~0%)|  1423 (~0%)|   2433 (1%)|    -|
    |  + compute_softmax_Pipeline_VITIS_LOOP_27_1  |     -|  4.22|        -|       -|         -|        -|     -|        no|        -|        -|    65 (~0%)|   126 (~0%)|    -|
    |   o VITIS_LOOP_27_1                          |     -|  7.30|        -|       -|         2|        1|     -|       yes|        -|        -|           -|           -|    -|
    |  + compute_softmax_Pipeline_VITIS_LOOP_33_2  |     -|  3.28|        -|       -|         -|        -|     -|        no|        -|        -|   133 (~0%)|   263 (~0%)|    -|
    |   o VITIS_LOOP_33_2                          |     -|  7.30|        -|       -|         3|        1|     -|       yes|        -|        -|           -|           -|    -|
    |  + compute_softmax_Pipeline_VITIS_LOOP_41_3  |     -|  0.44|        -|       -|         -|        -|     -|        no|        -|  9 (~0%)|   886 (~0%)|  1441 (~0%)|    -|
    |   o VITIS_LOOP_41_3                          |    II|  7.30|        -|       -|        19|        3|     -|       yes|        -|        -|           -|           -|    -|
    |  + compute_softmax_Pipeline_VITIS_LOOP_47_4  |     -|  0.24|        -|       -|         -|        -|     -|        no|        -|        -|   190 (~0%)|   146 (~0%)|    -|
    |   o VITIS_LOOP_47_4                          |     -|  7.30|        -|       -|        12|        1|     -|       yes|        -|        -|           -|           -|    -|
    |  + compute_softmax_Pipeline_VITIS_LOOP_51_5  |     -|  4.22|        -|       -|         -|        -|     -|        no|        -|        -|    34 (~0%)|   125 (~0%)|    -|
    |   o VITIS_LOOP_51_5                          |     -|  7.30|        -|       -|         2|        1|     -|       yes|        -|        -|           -|           -|    -|
    | + store_result                               |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|        -|   267 (~0%)|   779 (~0%)|    -|
    |  + store_result_Pipeline_mem_wr              |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|        -|    68 (~0%)|   139 (~0%)|    -|
    |   o mem_wr                                   |     -|  7.30|        -|       -|         3|        1|     -|       yes|        -|        -|           -|           -|    -|
    +----------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | READ_WRITE | 32 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=4            |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | i_vec_1  | 0x10   | 32    | W      | Data signal of i_vec             |                                                                                    |
| s_axi_control | i_vec_2  | 0x14   | 32    | W      | Data signal of i_vec             |                                                                                    |
| s_axi_control | o_vec_1  | 0x1c   | 32    | W      | Data signal of o_vec             |                                                                                    |
| s_axi_control | o_vec_2  | 0x20   | 32    | W      | Data signal of o_vec             |                                                                                    |
| s_axi_control | vec_size | 0x28   | 32    | W      | Data signal of vec_size          |                                                                                    |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| i_vec    | inout     | float*   |
| o_vec    | inout     | float*   |
| vec_size | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                            |
+----------+---------------+-----------+----------+------------------------------------+
| i_vec    | m_axi_gmem0   | interface |          | channel=0                          |
| i_vec    | s_axi_control | register  | offset   | name=i_vec_1 offset=0x10 range=32  |
| i_vec    | s_axi_control | register  | offset   | name=i_vec_2 offset=0x14 range=32  |
| o_vec    | m_axi_gmem0   | interface |          | channel=0                          |
| o_vec    | s_axi_control | register  | offset   | name=o_vec_1 offset=0x1c range=32  |
| o_vec    | s_axi_control | register  | offset   | name=o_vec_2 offset=0x20 range=32  |
| vec_size | s_axi_control | register  |          | name=vec_size offset=0x28 range=32 |
+----------+---------------+-----------+----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+--------+--------------------------------------------+
| HW Interface | Direction | Length   | Width | Loop   | Loop Location                              |
+--------------+-----------+----------+-------+--------+--------------------------------------------+
| m_axi_gmem0  | read      | variable | 32    | mem_rd | /home/yfc/swan/src/kernel_softmax.cpp:11:3 |
| m_axi_gmem0  | write     | variable | 32    | mem_wr | /home/yfc/swan/src/kernel_softmax.cpp:59:3 |
+--------------+-----------+----------+-------+--------+--------------------------------------------+

* All M_AXI Variable Accesses
+--------------+----------+---------------------------------------------+-----------+--------------+----------+--------+--------------------------------------------+------------+------------------------------------------------+
| HW Interface | Variable | Access Location                             | Direction | Burst Status | Length   | Loop   | Loop Location                              | Resolution | Problem                                        |
+--------------+----------+---------------------------------------------+-----------+--------------+----------+--------+--------------------------------------------+------------+------------------------------------------------+
| m_axi_gmem0  | i_vec    | /home/yfc/swan/src/kernel_softmax.cpp:12:14 | read      | Widen Fail   |          | mem_rd | /home/yfc/swan/src/kernel_softmax.cpp:11:3 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem0  | i_vec    | /home/yfc/swan/src/kernel_softmax.cpp:12:14 | read      | Inferred     | variable | mem_rd | /home/yfc/swan/src/kernel_softmax.cpp:11:3 |            |                                                |
| m_axi_gmem0  | out      | /home/yfc/swan/src/kernel_softmax.cpp:60:12 | write     | Widen Fail   |          | mem_wr | /home/yfc/swan/src/kernel_softmax.cpp:59:3 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem0  | out      | /home/yfc/swan/src/kernel_softmax.cpp:60:12 | write     | Inferred     | variable | mem_wr | /home/yfc/swan/src/kernel_softmax.cpp:59:3 |            |                                                |
+--------------+----------+---------------------------------------------+-----------+--------------+----------+--------+--------------------------------------------+------------+------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------+-----+--------+--------------+--------+----------+---------+
| Name                                         | DSP | Pragma | Variable     | Op     | Impl     | Latency |
+----------------------------------------------+-----+--------+--------------+--------+----------+---------+
| + kernel_softmax                             | 9   |        |              |        |          |         |
|  + load_vec                                  | 0   |        |              |        |          |         |
|    icmp_ln11_fu_92_p2                        |     |        | icmp_ln11    | setgt  | auto     | 0       |
|    empty_fu_102_p3                           |     |        | empty        | select | auto_sel | 0       |
|   + load_vec_Pipeline_mem_rd                 | 0   |        |              |        |          |         |
|     icmp_ln11_fu_92_p2                       |     |        | icmp_ln11    | setlt  | auto     | 0       |
|     add_ln11_fu_98_p2                        |     |        | add_ln11     | add    | fabric   | 0       |
|  + compute_softmax                           | 9   |        |              |        |          |         |
|    icmp_ln23_fu_161_p2                       |     |        | icmp_ln23    | seteq  | auto     | 0       |
|    in_max_idx_1_fu_167_p3                    |     |        | in_max_idx_1 | select | auto_sel | 0       |
|    icmp_ln27_fu_201_p2                       |     |        | icmp_ln27    | setgt  | auto     | 0       |
|   + compute_softmax_Pipeline_VITIS_LOOP_27_1 | 0   |        |              |        |          |         |
|     icmp_ln27_fu_75_p2                       |     |        | icmp_ln27    | setlt  | auto     | 0       |
|     add_ln27_fu_81_p2                        |     |        | add_ln27     | add    | fabric   | 0       |
|   + compute_softmax_Pipeline_VITIS_LOOP_33_2 | 0   |        |              |        |          |         |
|     icmp_ln33_fu_104_p2                      |     |        | icmp_ln33    | setlt  | auto     | 0       |
|     icmp_ln34_fu_164_p2                      |     |        | icmp_ln34    | setne  | auto     | 0       |
|     icmp_ln34_1_fu_170_p2                    |     |        | icmp_ln34_1  | seteq  | auto     | 0       |
|     or_ln34_fu_176_p2                        |     |        | or_ln34      | or     | auto     | 0       |
|     icmp_ln34_2_fu_182_p2                    |     |        | icmp_ln34_2  | setne  | auto     | 0       |
|     icmp_ln34_3_fu_188_p2                    |     |        | icmp_ln34_3  | seteq  | auto     | 0       |
|     or_ln34_1_fu_194_p2                      |     |        | or_ln34_1    | or     | auto     | 0       |
|     fcmp_32ns_32ns_1_2_no_dsp_1_U15          |     |        | tmp_2        | fcmp   | auto     | 1       |
|     and_ln34_fu_200_p2                       |     |        | and_ln34     | and    | auto     | 0       |
|     and_ln34_1_fu_206_p2                     |     |        | and_ln34_1   | and    | auto     | 0       |
|     max_val_3_fu_212_p3                      |     |        | max_val_3    | select | auto_sel | 0       |
|     add_ln33_fu_115_p2                       |     |        | add_ln33     | add    | fabric   | 0       |
|   + compute_softmax_Pipeline_VITIS_LOOP_41_3 | 9   |        |              |        |          |         |
|     icmp_ln41_fu_120_p2                      |     |        | icmp_ln41    | setlt  | auto     | 0       |
|     add_ln41_fu_126_p2                       |     |        | add_ln41     | add    | fabric   | 0       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U21   | 2   |        | p_x_assign   | fsub   | fulldsp  | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U22       | 7   |        | tmp_i        | fexp   | fulldsp  | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U21   | 2   |        | sum_1        | fsub   | fulldsp  | 3       |
|   + compute_softmax_Pipeline_VITIS_LOOP_47_4 | 0   |        |              |        |          |         |
|     icmp_ln47_fu_81_p2                       |     |        | icmp_ln47    | seteq  | auto     | 0       |
|     add_ln47_fu_87_p2                        |     |        | add_ln47     | add    | fabric   | 0       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U30         |     |        | div_i        | fdiv   | fabric   | 8       |
|   + compute_softmax_Pipeline_VITIS_LOOP_51_5 | 0   |        |              |        |          |         |
|     icmp_ln51_fu_78_p2                       |     |        | icmp_ln51    | seteq  | auto     | 0       |
|     add_ln51_fu_84_p2                        |     |        | add_ln51     | add    | fabric   | 0       |
|  + store_result                              | 0   |        |              |        |          |         |
|    icmp_ln59_fu_83_p2                        |     |        | icmp_ln59    | setgt  | auto     | 0       |
|    empty_fu_103_p3                           |     |        | empty        | select | auto_sel | 0       |
|   + store_result_Pipeline_mem_wr             | 0   |        |              |        |          |         |
|     icmp_ln59_fu_96_p2                       |     |        | icmp_ln59    | setlt  | auto     | 0       |
|     add_ln59_fu_102_p2                       |     |        | add_ln59     | add    | fabric   | 0       |
+----------------------------------------------+-----+--------+--------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+--------------------+--------------+-------------+------+------+--------+-------------+------+---------+------------------+
| Name               | Usage        | Type        | BRAM | URAM | Pragma | Variable    | Impl | Latency | Bitwidth, Depth, |
|                    |              |             |      |      |        |             |      |         | Banks            |
+--------------------+--------------+-------------+------+------+--------+-------------+------+---------+------------------+
| + kernel_softmax   |              |             | 7    | 0    |        |             |      |         |                  |
|   control_s_axi_U  | interface    | s_axilite   |      |      |        |             |      |         |                  |
|   gmem0_m_axi_U    | interface    | m_axi       | 4    |      |        |             |      |         |                  |
|   o_vec_c_U        | fifo channel | scalar prop |      |      |        | o_vec_c     | srl  | 0       | 64, 4, 1         |
|   vec_size_c1_U    | fifo channel | scalar prop |      |      |        | vec_size_c1 | srl  | 0       | 32, 2, 1         |
|   vec_stream_U     | fifo channel | stream      |      |      |        | vec_stream  | srl  | 0       | 32, 2, 1         |
|   vec_size_c_U     | fifo channel | scalar prop |      |      |        | vec_size_c  | srl  | 0       | 32, 2, 1         |
|   out_stream_U     | fifo channel | stream      |      |      |        | out_stream  | srl  | 0       | 32, 2, 1         |
|  + compute_softmax |              |             | 3    | 0    |        |             |      |         |                  |
|    vec_local_1_U   | ram_1p array |             | 1    |      |        | vec_local_1 | auto | 1       | 32, 256, 1       |
|    vec_local_2_U   | ram_2p array |             | 2    |      |        | vec_local_2 | auto | 1       | 32, 256, 1       |
+--------------------+--------------+-------------+------+------+--------+-------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------+--------------------------------------------------------+
| Type      | Options                           | Location                                               |
+-----------+-----------------------------------+--------------------------------------------------------+
| interface | m_axi port = i_vec bundle = gmem0 | ../../swan/src/kernel_softmax.cpp:66 in kernel_softmax |
| interface | m_axi port = o_vec bundle = gmem0 | ../../swan/src/kernel_softmax.cpp:67 in kernel_softmax |
| dataflow  |                                   | ../../swan/src/kernel_softmax.cpp:72 in kernel_softmax |
+-----------+-----------------------------------+--------------------------------------------------------+


