#!/bin/bash
set -e

cmake_txt=EGAPio.cmake
echo "# Automatically generated by $(basename ${0}) DO NOT EDIT!" > ${cmake_txt}

pio_h=EGAPio.h
echo "// Automatically generated by $(basename ${0}) DO NOT EDIT!" > ${pio_h}

for HSync in PosHSync NegHSync; do
    switch_case_program_cpp=EGASwitchCase_${HSync}_program_cpp
    echo "// Automatically generated by $(basename ${0}) DO NOT EDIT!" > ${switch_case_program_cpp}

    switch_case_config_cpp=EGASwitchCase_${HSync}_config_cpp
    echo "// Automatically generated by $(basename ${0}) DO NOT EDIT!" > ${switch_case_config_cpp}

    for i in {4..16}; do
        for sampling_offset in {0..4}; do
            idx=$(printf "%02d" ${i})
            file="EGA640x350_${HSync}_delay${idx}_offset${sampling_offset}.pio"
            delay1=$((${i} - 1))
            echo 'pico_generate_pio_header(${PROJECT_NAME} ${CMAKE_CURRENT_LIST_DIR}/Pio/EGA640x350_'"${HSync}"'_'"delay${idx}"'_'"offset${sampling_offset}"'.pio)' >> ${cmake_txt}
            echo "#include \"EGA640x350_${HSync}_delay${idx}_offset${sampling_offset}.pio.h\"" >> ${pio_h}
            echo "if (InstrDelay == ${i} && SamplingOffset == ${sampling_offset}) return &EGA640x350_${HSync}_delay${idx}_offset${sampling_offset}_program;" >> ${switch_case_program_cpp}
            echo "if (InstrDelay == ${i} && SamplingOffset == ${sampling_offset}) return EGA640x350_${HSync}_delay${idx}_offset${sampling_offset}_program_get_default_config(Offset);" >> ${switch_case_config_cpp}
            if [ "${HSync}" == "PosHSync" ]; then
                delay2=$((${delay1} - 3))
                cat > ./Pio/${file} <<EOF
;; Copyright (C) 2025 Scrap Computing
;; Automatically generated by $(basename ${0}) DO NOT EDIT!
.program EGA640x350_${HSync}_delay${idx}_offset${sampling_offset}
.define TTL_PIN_CNT 8
.define HSYNC_GPIO 7
; Pixel clock 640 mode: 16.257MHz:  61.512ns/pixel ~16.608 instrs / pixel (3.704ns/instr)
entry:
.wrap_target
loop:
   in pins, TTL_PIN_CNT [${delay1}]  ; ISR = HVRRGGBB(#0)
   in pins, TTL_PIN_CNT [${delay1}]  ; ISR = HVRRGGBB(#1),HVRRGGBB(#0)
   in pins, TTL_PIN_CNT [${delay1}]  ; ISR = HVRRGGBB(#2),HVRRGGBB(#1),HVRRGGBB(#0)
   in pins, TTL_PIN_CNT [${delay2}]  ; ISR = HVRRGGBB(#3),HVRRGGBB(#2),HVRRGGBB(#1),HVRRGGBB(#0)
   push noblock               ; FIFO = ISR (#3,#2,#1,#0)
   jmp pin wait_hsync
   jmp loop

wait_hsync:
   in null, 32
   push noblock
   jmp pin wait_hsync
   wait 0 gpio HSYNC_GPIO [${sampling_offset}] ; sampling offset
   .wrap                      ; jmp loop
EOF
            else
                delay2=$((${delay1} - 2))
                cat > ./Pio/${file} <<EOF
;; Copyright (C) 2025 Scrap Computing
;; Automatically generated by $(basename ${0}) DO NOT EDIT!
.program EGA640x350_${HSync}_delay${idx}_offset${sampling_offset}
.define TTL_PIN_CNT 8
.define HSYNC_GPIO 7
; Pixel clock 640 mode: 16.257MHz:  61.512ns/pixel ~16.608 instrs / pixel (3.704ns/instr)
entry:
.wrap_target
loop:
   in pins, TTL_PIN_CNT [${delay1}]  ; ISR = HVRRGGBB(#0)
   in pins, TTL_PIN_CNT [${delay1}]  ; ISR = HVRRGGBB(#1),HVRRGGBB(#0)
   in pins, TTL_PIN_CNT [${delay1}]  ; ISR = HVRRGGBB(#2),HVRRGGBB(#1),HVRRGGBB(#0)
   in pins, TTL_PIN_CNT [${delay2}]  ; ISR = HVRRGGBB(#3),HVRRGGBB(#2),HVRRGGBB(#1),HVRRGGBB(#0)
   push noblock               ; FIFO = ISR (#3,#2,#1,#0)
   jmp pin loop               ; Loop until HSync is 0

   ; HSync is now 0, wait until it becomes 1
wait_hsync_1:
   in null, 32
   push noblock
   jmp pin hsync_is_1         ; break out of loop if HSync is 1
   jmp wait_hsync_1

hsync_is_1:
   wait 1 gpio HSYNC_GPIO [${sampling_offset}] ; sampling offset
   .wrap                      ; jmp loop
EOF
            fi
        done                    # sampling offset
    done                        # delay
done                            # NegHSync PosHSync
