// Seed: 1180761036
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @* begin : LABEL_0
    if (1) $clog2(12);
    ;
  end
endmodule
module module_0 #(
    parameter id_10 = 32'd32,
    parameter id_19 = 32'd94,
    parameter id_22 = 32'd17,
    parameter id_25 = 32'd46,
    parameter id_5  = 32'd35
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    access,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    module_1,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    _id_22,
    id_23,
    id_24,
    _id_25
);
  input wire _id_25;
  output wire id_24;
  inout wire id_23;
  inout wire _id_22;
  inout wire id_21;
  input wire id_20;
  inout wire _id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire _id_10;
  input wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_24,
      id_2,
      id_4,
      id_21
  );
  inout logic [7:0] id_7;
  input wire id_6;
  input wire _id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [id_10 : id_19] id_26;
  assign id_7[id_22-(1)] = id_13;
  logic [id_25  !==  id_5 : -1 'b0 &  1] id_27;
  wire id_28;
endmodule
