Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 79eecdb1fecb49b1b45b9693567e8870 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegInpusTop_behav xil_defaultlib.RegInpusTop -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegInputsDemo [reginputsdemo_default]
Compiling architecture shell of entity xil_defaultlib.reginpustop
Built simulation snapshot RegInpusTop_behav
