[2025-09-17 03:32:13] START suite=qualcomm_srv trace=srv354_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv354_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2626527 heartbeat IPC: 3.807 cumulative IPC: 3.807 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5077357 heartbeat IPC: 4.08 cumulative IPC: 3.939 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5077357 cumulative IPC: 3.939 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5077357 cumulative IPC: 3.939 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13625931 heartbeat IPC: 1.17 cumulative IPC: 1.17 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22341529 heartbeat IPC: 1.147 cumulative IPC: 1.158 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30774062 heartbeat IPC: 1.186 cumulative IPC: 1.167 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 39292341 heartbeat IPC: 1.174 cumulative IPC: 1.169 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 48091100 heartbeat IPC: 1.137 cumulative IPC: 1.162 (Simulation time: 00 hr 07 min 03 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 56593808 heartbeat IPC: 1.176 cumulative IPC: 1.165 (Simulation time: 00 hr 08 min 10 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv354_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 65047784 heartbeat IPC: 1.183 cumulative IPC: 1.167 (Simulation time: 00 hr 09 min 18 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 73457882 heartbeat IPC: 1.189 cumulative IPC: 1.17 (Simulation time: 00 hr 10 min 28 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 81953441 heartbeat IPC: 1.177 cumulative IPC: 1.171 (Simulation time: 00 hr 11 min 36 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 85451314 cumulative IPC: 1.17 (Simulation time: 00 hr 12 min 46 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 85451314 cumulative IPC: 1.17 (Simulation time: 00 hr 12 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv354_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.17 instructions: 100000004 cycles: 85451314
CPU 0 Branch Prediction Accuracy: 92.45% MPKI: 13.58 Average ROB Occupancy at Mispredict: 28.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1226
BRANCH_INDIRECT: 0.3647
BRANCH_CONDITIONAL: 11.68
BRANCH_DIRECT_CALL: 0.4618
BRANCH_INDIRECT_CALL: 0.5291
BRANCH_RETURN: 0.4155


====Backend Stall Breakdown====
ROB_STALL: 34149
LQ_STALL: 0
SQ_STALL: 338713


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 132.21875
REPLAY_LOAD: 52.80357
NON_REPLAY_LOAD: 10.690325

== Total ==
ADDR_TRANS: 4231
REPLAY_LOAD: 2957
NON_REPLAY_LOAD: 26961

== Counts ==
ADDR_TRANS: 32
REPLAY_LOAD: 56
NON_REPLAY_LOAD: 2522

cpu0->cpu0_STLB TOTAL        ACCESS:    2066707 HIT:    2052803 MISS:      13904 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2066707 HIT:    2052803 MISS:      13904 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 81.35 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9719514 HIT:    8888539 MISS:     830975 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7924579 HIT:    7202195 MISS:     722384 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     601927 HIT:     513235 MISS:      88692 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1169958 HIT:    1162298 MISS:       7660 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      23050 HIT:      10811 MISS:      12239 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15111246 HIT:    7544473 MISS:    7566773 MSHR_MERGE:    1841506
cpu0->cpu0_L1I LOAD         ACCESS:   15111246 HIT:    7544473 MISS:    7566773 MSHR_MERGE:    1841506
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.74 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29756579 HIT:   25224882 MISS:    4531697 MSHR_MERGE:    1707387
cpu0->cpu0_L1D LOAD         ACCESS:   16531882 HIT:   13839279 MISS:    2692603 MSHR_MERGE:     493270
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13196626 HIT:   11380695 MISS:    1815931 MSHR_MERGE:    1214004
cpu0->cpu0_L1D TRANSLATION  ACCESS:      28071 HIT:       4908 MISS:      23163 MSHR_MERGE:        113
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.81 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12405307 HIT:   10274225 MISS:    2131082 MSHR_MERGE:    1074723
cpu0->cpu0_ITLB LOAD         ACCESS:   12405307 HIT:   10274225 MISS:    2131082 MSHR_MERGE:    1074723
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.36 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28312141 HIT:   26947837 MISS:    1364304 MSHR_MERGE:     353955
cpu0->cpu0_DTLB LOAD         ACCESS:   28312141 HIT:   26947837 MISS:    1364304 MSHR_MERGE:     353955
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.728 cycles
cpu0->LLC TOTAL        ACCESS:     976217 HIT:     953039 MISS:      23178 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     722384 HIT:     705609 MISS:      16775 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      88692 HIT:      85083 MISS:       3609 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     152902 HIT:     152800 MISS:        102 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      12239 HIT:       9547 MISS:       2692 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        466
  ROW_BUFFER_MISS:      22607
  AVG DBUS CONGESTED CYCLE: 3.187
Channel 0 WQ ROW_BUFFER_HIT:         68
  ROW_BUFFER_MISS:       1235
  FULL:          0
Channel 0 REFRESHES ISSUED:       7121

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       498852       580803        75367         1972
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           60         2561          858          243
  STLB miss resolved @ L2C                0         1374         1906         1329          134
  STLB miss resolved @ LLC                0         1316         2175         3226          623
  STLB miss resolved @ MEM                0            0          538         2068         1118

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             188358        51910      1432855       122356          175
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1425          288           49
  STLB miss resolved @ L2C                0         1121         7260         1397            2
  STLB miss resolved @ LLC                0          340         4086         1271           41
  STLB miss resolved @ MEM                0            0           76          141          135
[2025-09-17 03:44:59] END   suite=qualcomm_srv trace=srv354_ap (rc=0)
