{
    "id": "1776822698",
    "title": "Majority-Inverter Graph: A New Paradigm for Logic Optimization",
    "venue": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
    "year": 2016,
    "authors": [
        {
            "name": "Luca Gaetano Amaru",
            "id": "2330631173",
            "org": "Integrated Systems Laboratory, Swiss Federal Institute of Technology Lausanne, Lausanne, Switzerland"
        },
        {
            "name": "Pierre-Emmanuel Gaillardon",
            "id": "2084592137",
            "org": "Integrated Systems Laboratory, Swiss Federal Institute of Technology Lausanne, Lausanne, Switzerland"
        },
        {
            "name": "Giovanni De Micheli",
            "id": "670554508",
            "org": "Integrated Systems Laboratory, Swiss Federal Institute of Technology Lausanne, Lausanne, Switzerland"
        }
    ],
    "fields_of_study": [
        "Electronic engineering",
        "Physical design",
        "Field-programmable gate array",
        "Discrete mathematics",
        "Boolean algebra",
        "Logic synthesis",
        "Computer science",
        "And-inverter graph",
        "Inverter",
        "Directed acyclic graph",
        "Logic optimization"
    ],
    "references": [
        "1528837436",
        "1993937043",
        "1995135231",
        "2008132364",
        "2019445621",
        "2036887642",
        "2037931040",
        "2045823846",
        "2056693747",
        "2057339729",
        "2062223744",
        "2079170559",
        "2080267935",
        "2092529120",
        "2093176534",
        "2100465945",
        "2108633588",
        "2109837541",
        "2115827751",
        "2119748374",
        "2120185818",
        "2121290756",
        "2133559461",
        "2140975144",
        "2159034123",
        "2164897963",
        "2166795801",
        "2167099589",
        "2404894606"
    ]
}