0.6
2019.1
May 24 2019
15:06:07
D:/Academic stuff/MSIS Github/Programming-practice/ACA Verilog/SR flip flop/sr_ff/sr_ff.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Academic stuff/MSIS Github/Programming-practice/ACA Verilog/SR flip flop/sr_ff/sr_ff.srcs/sim_1/new/sr_ff_tb.v,1673526696,verilog,,,,sr_ff_tb,,,,,,,,
D:/Academic stuff/MSIS Github/Programming-practice/ACA Verilog/SR flip flop/sr_ff/sr_ff.srcs/sources_1/new/sr_ff.v,1673526446,verilog,,D:/Academic stuff/MSIS Github/Programming-practice/ACA Verilog/SR flip flop/sr_ff/sr_ff.srcs/sim_1/new/sr_ff_tb.v,,sr_ff,,,,,,,,
