# multi-cycle-processor
16-bit RISC Processor
The design is implemented on Basys3 FPGA Board
The memory contains data and binary code for bubble sort of data present in memory
Instruction set used is custom designed - contains arthimetic, immediate, logical, load, store and branch intsructions.
