// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel2019\sampleModel2019_1_sub\Mysubsystem_47.v
// Created: 2024-06-10 20:38:31
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_47
// Source Path: sampleModel2019_1_sub/Subsystem/Mysubsystem_47
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_47
          (clk,
           reset,
           enb,
           Y);


  input   clk;
  input   reset;
  input   enb;
  output  Y;


  wire [7:0] cfblk142_out1;  // uint8
  wire cfblk1_out1;


  cfblk142 u_cfblk142 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk142_out1)  // uint8
                       );

  cfblk1 u_cfblk1 (.clk(clk),
                   .reset(reset),
                   .enb(enb),
                   .U(cfblk142_out1),  // uint8
                   .Y(cfblk1_out1)
                   );

  assign Y = cfblk1_out1;

endmodule  // Mysubsystem_47

