#type; TWI

#base; TWI0 0x01C2AC00
#base; TWI1 0x01C2B000
#irq; TWI0 38
#irq; TWI1 39

#regdef; TWI_ADDR; 0x0000; TWI Slave Address Register
#regdef; TWI_XADDR; 0x0004; TWI Extended Slave Address Register
#regdef; TWI_DATA; 0x0008; TWI Data Byte Register
#regdef; TWI_CNTR; 0x000C; TWI Control Register
#regdef; TWI_STAT; 0x0010; TWI Status Register
#regdef; TWI_CCR; 0x0014; TWI Clock Control Register
#regdef; TWI_SRST; 0x0018; TWI Software Reset Register
#regdef; TWI_EFR; 0x001C; TWI Enhance Feature Register
#regdef; TWI_LCR; 0x0020; TWI Line Control Register

#regdef; padding 0; 0x400; set size
#typeend;
