Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/led_flasher_7.v" into library work
Parsing module <led_flasher_7>.
Analyzing Verilog file "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/led_flasher_6.v" into library work
Parsing module <led_flasher_6>.
Analyzing Verilog file "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/tile_led_5.v" into library work
Parsing module <tile_led_5>.
Analyzing Verilog file "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/state_counter_2.v" into library work
Parsing module <state_counter_2>.
Analyzing Verilog file "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/state_counter_3.v" into library work
Parsing module <state_counter_3>.
Analyzing Verilog file "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/game_controller_4.v" into library work
Parsing module <game_controller_4>.
Analyzing Verilog file "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/game_loop_1.v" into library work
Parsing module <game_loop_1>.
Analyzing Verilog file "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 138: Port reset is not connected to this instance

Elaborating module <mojo_top_0>.

Elaborating module <game_loop_1>.

Elaborating module <state_counter_2>.

Elaborating module <state_counter_3>.

Elaborating module <game_controller_4>.

Elaborating module <tile_led_5>.

Elaborating module <led_flasher_6>.

Elaborating module <led_flasher_7>.
WARNING:HDLCompiler:552 - "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 138: Input port reset is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'gl', is tied to GND.
WARNING:Xst:647 - Input <io_button<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_button<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 42
    Found 1-bit tristate buffer for signal <avr_rx> created at line 43
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 44
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 44
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 44
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 44
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <game_loop_1>.
    Related source file is "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/game_loop_1.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <M_game_states_q>.
    Found finite state machine <FSM_0> for signal <M_game_states_q>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 40                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <game_loop_1> synthesized.

Synthesizing Unit <state_counter_2>.
    Related source file is "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/state_counter_2.v".
    Found 24-bit register for signal <M_counter_q>.
    Found 24-bit adder for signal <M_counter_d> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <state_counter_2> synthesized.

Synthesizing Unit <state_counter_3>.
    Related source file is "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/state_counter_3.v".
    Found 28-bit register for signal <M_counter_q>.
    Found 28-bit adder for signal <M_counter_d> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <state_counter_3> synthesized.

Synthesizing Unit <game_controller_4>.
    Related source file is "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/game_controller_4.v".
    Found 84-bit register for signal <M_tiles_type_q>.
    Found 5-bit register for signal <M_step_counter_q>.
    Found 5-bit register for signal <M_req_steps_q>.
    Found 1-bit register for signal <M_up_cond_q>.
    Found 1-bit register for signal <M_down_cond_q>.
    Found 1-bit register for signal <M_left_cond_q>.
    Found 1-bit register for signal <M_right_cond_q>.
    Found 1-bit register for signal <M_init_toggle_q>.
    Found 1-bit register for signal <M_win_toggle_q>.
    Found 1-bit register for signal <M_lose_toggle_q>.
    Found 5-bit register for signal <M_player_pos_q>.
    Found 5-bit subtractor for signal <M_player_pos_q[4]_GND_11_o_sub_397_OUT> created at line 227.
    Found 6-bit subtractor for signal <GND_11_o_GND_11_o_sub_398_OUT> created at line 229.
    Found 5-bit subtractor for signal <M_player_pos_q[4]_GND_11_o_sub_1758_OUT> created at line 331.
    Found 6-bit subtractor for signal <GND_11_o_GND_11_o_sub_1759_OUT> created at line 333.
    Found 32-bit adder for signal <n2111> created at line 229.
    Found 7-bit adder for signal <M_player_pos_q[4]_GND_11_o_add_679_OUT> created at line 253.
    Found 5-bit adder for signal <M_step_counter_q[4]_GND_11_o_add_765_OUT> created at line 256.
    Found 6-bit adder for signal <n3945> created at line 289.
    Found 8-bit adder for signal <n2489> created at line 289.
    Found 32-bit adder for signal <n2855> created at line 333.
    Found 6-bit adder for signal <n4624> created at line 393.
    Found 8-bit adder for signal <n3229> created at line 393.
    Found 32x2-bit multiplier for signal <n2110> created at line 229.
    Found 167-bit shifter logical right for signal <n2112> created at line 229
    Found 5x2-bit multiplier for signal <n4725> created at line 253.
    Found 6x2-bit multiplier for signal <n4731> created at line 289.
    Found 167-bit shifter logical right for signal <n2490> created at line 289
    Found 32x2-bit multiplier for signal <n2854> created at line 333.
    Found 167-bit shifter logical right for signal <n2856> created at line 333
    Found 6x2-bit multiplier for signal <n4737> created at line 393.
    Found 167-bit shifter logical right for signal <n3230> created at line 393
    Found 84-bit 8-to-1 multiplexer for signal <level_state[2]_GND_11_o_wide_mux_23_OUT> created at line 71.
    Found 5-bit 7-to-1 multiplexer for signal <level_state[2]_M_player_pos_q[4]_wide_mux_25_OUT> created at line 71.
    Found 5-bit comparator greater for signal <GND_11_o_M_player_pos_q[4]_LessThan_33_o> created at line 216
    Found 5-bit comparator greater for signal <M_player_pos_q[4]_PWR_5_o_LessThan_806_o> created at line 276
    Found 5-bit comparator equal for signal <M_step_counter_q[4]_M_req_steps_q[4]_equal_2942_o> created at line 438
    Summary:
	inferred   5 Multiplier(s).
	inferred  12 Adder/Subtractor(s).
	inferred 106 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred 1676 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
Unit <game_controller_4> synthesized.

Synthesizing Unit <tile_led_5>.
    Related source file is "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/tile_led_5.v".
    Summary:
	inferred   7 Multiplexer(s).
Unit <tile_led_5> synthesized.

Synthesizing Unit <led_flasher_6>.
    Related source file is "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/led_flasher_6.v".
    Found 26-bit register for signal <M_counter_q>.
    Found 26-bit adder for signal <M_counter_d> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <led_flasher_6> synthesized.

Synthesizing Unit <led_flasher_7>.
    Related source file is "C:/Users/jerem_000/Documents/Stuff/School/SUTD/Term 4/Computational Structures/Projects/1D/work/planAhead/1D/1D.srcs/sources_1/imports/verilog/led_flasher_7.v".
    Found 24-bit register for signal <M_counter_q>.
    Found 24-bit adder for signal <M_counter_d> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <led_flasher_7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 5
 32x2-bit multiplier                                   : 2
 5x2-bit multiplier                                    : 1
 6x2-bit multiplier                                    : 2
# Adders/Subtractors                                   : 71
 24-bit adder                                          : 30
 26-bit adder                                          : 28
 28-bit adder                                          : 1
 32-bit adder                                          : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 6-bit adder                                           : 2
 6-bit subtractor                                      : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 2
# Registers                                            : 70
 1-bit register                                        : 7
 24-bit register                                       : 30
 26-bit register                                       : 28
 28-bit register                                       : 1
 5-bit register                                        : 3
 84-bit register                                       : 1
# Comparators                                          : 3
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 2
# Multiplexers                                         : 1875
 1-bit 2-to-1 multiplexer                              : 367
 2-bit 2-to-1 multiplexer                              : 32
 3-bit 2-to-1 multiplexer                              : 1312
 5-bit 2-to-1 multiplexer                              : 108
 5-bit 7-to-1 multiplexer                              : 1
 84-bit 2-to-1 multiplexer                             : 54
 84-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 4
 167-bit shifter logical right                         : 4
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <game_controller_4>.
	Multiplier <Mmult_n4725> in block <game_controller_4> and adder/subtractor <Madd_M_player_pos_q[4]_GND_11_o_add_679_OUT> in block <game_controller_4> are combined into a MAC<Maddsub_n4725>.
	Multiplier <Mmult_n4731> in block <game_controller_4> and adder/subtractor <Madd_n2489_Madd> in block <game_controller_4> are combined into a MAC<Maddsub_n4731>.
	Multiplier <Mmult_n4737> in block <game_controller_4> and adder/subtractor <Madd_n3229_Madd> in block <game_controller_4> are combined into a MAC<Maddsub_n4737>.
	Adder/Subtractor <Madd_n3945> in block <game_controller_4> and  <Maddsub_n4731> in block <game_controller_4> are combined into a MAC with pre-adder <Maddsub_n47311>.
	Adder/Subtractor <Madd_n4624> in block <game_controller_4> and  <Maddsub_n4737> in block <game_controller_4> are combined into a MAC with pre-adder <Maddsub_n47371>.
Unit <game_controller_4> synthesized (advanced).

Synthesizing (advanced) Unit <led_flasher_6>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <led_flasher_6> synthesized (advanced).

Synthesizing (advanced) Unit <led_flasher_7>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <led_flasher_7> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 3
 2x6-to-7-bit MAC with pre-adder                       : 2
 5x2-to-7-bit MAC                                      : 1
# Multipliers                                          : 2
 32x2-bit multiplier                                   : 2
# Adders/Subtractors                                   : 12
 24-bit adder                                          : 2
 28-bit adder                                          : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 6-bit adder                                           : 2
 6-bit subtractor                                      : 2
 7-bit adder                                           : 2
# Counters                                             : 56
 24-bit up counter                                     : 28
 26-bit up counter                                     : 28
# Registers                                            : 182
 Flip-Flops                                            : 182
# Comparators                                          : 3
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 2
# Multiplexers                                         : 1872
 1-bit 2-to-1 multiplexer                              : 364
 2-bit 2-to-1 multiplexer                              : 32
 3-bit 2-to-1 multiplexer                              : 1312
 5-bit 2-to-1 multiplexer                              : 108
 5-bit 7-to-1 multiplexer                              : 1
 84-bit 2-to-1 multiplexer                             : 54
 84-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 4
 167-bit shifter logical right                         : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_game_states_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
-------------------
INFO:Xst:2261 - The FF/Latch <M_req_steps_q_0> in Unit <game_controller_4> is equivalent to the following 2 FFs/Latches, which will be removed : <M_req_steps_q_1> <M_req_steps_q_2> 

Optimizing unit <mojo_top_0> ...

Optimizing unit <state_counter_3> ...

Optimizing unit <game_controller_4> ...

Optimizing unit <tile_led_5> ...
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_0> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_0> <gl/gc/sc/M_counter_q_0> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_0>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_0>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_0> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_0> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_0> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_1> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_1> <gl/gc/sc/M_counter_q_1> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_1>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_1>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_1> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_1> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_1> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_2> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_2> <gl/gc/sc/M_counter_q_2> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_2>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_2>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_2> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_2> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_2> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_3> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_3> <gl/gc/sc/M_counter_q_3> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_3>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_3>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_3> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_3> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_3> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_4> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_4> <gl/gc/sc/M_counter_q_4> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_4>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_4>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_4> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_4> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_4> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_5> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_5> <gl/gc/sc/M_counter_q_5> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_5>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_5>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_5> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_5> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_5> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_6> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_6> <gl/gc/sc/M_counter_q_6> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_6>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_6>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_6> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_6> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_6> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_7> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_7> <gl/gc/sc/M_counter_q_7> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_7>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_7>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_7> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_7> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_7> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_8> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_8> <gl/gc/sc/M_counter_q_8> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_8>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_8>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_8> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_8> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_8> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_9> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_9> <gl/gc/sc/M_counter_q_9> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_9>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_9>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_9> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_9> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_9> 
INFO:Xst:2261 - The FF/Latch <gl/sc2/M_counter_q_23> in Unit <mojo_top_0> is equivalent to the following 56 FFs/Latches, which will be removed : <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_23>
   <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_23>
   <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_23> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_23> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_23> 
INFO:Xst:2261 - The FF/Latch <gl/sc2/M_counter_q_24> in Unit <mojo_top_0> is equivalent to the following 28 FFs/Latches, which will be removed : <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_24>
   <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_24> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_24> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_10> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_10> <gl/gc/sc/M_counter_q_10> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_10>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_10>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_10> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_10> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_10> 
INFO:Xst:2261 - The FF/Latch <gl/sc2/M_counter_q_25> in Unit <mojo_top_0> is equivalent to the following 28 FFs/Latches, which will be removed : <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_25>
   <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_25> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_25> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_11> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_11> <gl/gc/sc/M_counter_q_11> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_11>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_11>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_11> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_11> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_11> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_12> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_12> <gl/gc/sc/M_counter_q_12> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_12>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_12>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_12> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_12> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_12> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_13> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_13> <gl/gc/sc/M_counter_q_13> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_13>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_13>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_13> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_13> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_13> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_14> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_14> <gl/gc/sc/M_counter_q_14> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_14>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_14>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_14> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_14> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_14> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_20> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_20> <gl/gc/sc/M_counter_q_20> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_20>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_20>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_20> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_20> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_20> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_15> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_15> <gl/gc/sc/M_counter_q_15> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_15>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_15>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_15> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_15> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_15> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_21> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_21> <gl/gc/sc/M_counter_q_21> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_21>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_21>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_21> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_21> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_21> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_16> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_16> <gl/gc/sc/M_counter_q_16> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_16>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_16>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_16> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_16> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_16> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_22> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_22> <gl/gc/sc/M_counter_q_22> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_22>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_22>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_22> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_22> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_22> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_17> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_17> <gl/gc/sc/M_counter_q_17> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_17>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_17>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_17> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_17> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_17> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_18> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_18> <gl/gc/sc/M_counter_q_18> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_18>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_18>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_18> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_18> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_18> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_23> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <gl/gc/sc/M_counter_q_23> 
INFO:Xst:2261 - The FF/Latch <gl/sc/M_counter_q_19> in Unit <mojo_top_0> is equivalent to the following 58 FFs/Latches, which will be removed : <gl/sc2/M_counter_q_19> <gl/gc/sc/M_counter_q_19> <gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[27].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[26].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[26].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[25].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[25].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[24].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[24].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[23].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[23].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[22].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[22].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[21].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[21].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[20].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[20].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[19].tiles/lf2/M_counter_q_19>
   <gl/gc/tiles_gen_0[19].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[18].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[18].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[17].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[16].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[16].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[15].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[14].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[14].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[13].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[13].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[12].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[12].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[11].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[11].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[10].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[10].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[9].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[9].tiles/lf/M_counter_q_19>
   <gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[8].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[7].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[7].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[6].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[6].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[5].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[5].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[4].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[4].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[3].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[2].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[2].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[1].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[1].tiles/lf/M_counter_q_19> <gl/gc/tiles_gen_0[0].tiles/lf2/M_counter_q_19> <gl/gc/tiles_gen_0[0].tiles/lf/M_counter_q_19> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 112.
Optimizing block <mojo_top_0> to meet ratio 100 (+ 0) of 1430 slices :

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 137
 Flip-Flops                                            : 137

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5920
#      GND                         : 4
#      INV                         : 4
#      LUT1                        : 52
#      LUT2                        : 36
#      LUT3                        : 474
#      LUT4                        : 308
#      LUT5                        : 1374
#      LUT6                        : 3532
#      MUXCY                       : 65
#      MUXF7                       : 21
#      VCC                         : 4
#      XORCY                       : 46
# FlipFlops/Latches                : 137
#      FDR                         : 134
#      FDRE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 76
#      IBUF                        : 5
#      OBUF                        : 65
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             137  out of  11440     1%  
 Number of Slice LUTs:                 5780  out of   5720   101% (*) 
    Number used as Logic:              5780  out of   5720   101% (*) 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5790
   Number with an unused Flip Flop:    5653  out of   5790    97%  
   Number with an unused LUT:            10  out of   5790     0%  
   Number of fully used LUT-FF pairs:   127  out of   5790     2%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          85
 Number of bonded IOBs:                  77  out of    102    75%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 137   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 26.905ns (Maximum Frequency: 37.168MHz)
   Minimum input arrival time before clock: 17.473ns
   Maximum output required time after clock: 5.842ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 26.905ns (frequency: 37.168MHz)
  Total number of paths / destination ports: 46971071 / 140
-------------------------------------------------------------------------
Delay:               26.905ns (Levels of Logic = 17)
  Source:            gl/gc/M_player_pos_q_1 (FF)
  Destination:       gl/gc/M_tiles_type_q_10 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            293   0.525   2.544  M_player_pos_q_1 (M_player_pos_q_1)
     LUT2:I0->O           77   0.250   2.030  n3945<1>1 (n3945<1>)
     MUXCY:DI->O           1   0.181   0.000  Maddsub_n47311_Madd2_cy<1> (Maddsub_n47311_Madd2_cy<1>)
     XORCY:CI->O         144   0.206   2.345  Maddsub_n47311_Madd2_xor<2> (Maddsub_n47311_2)
     LUT4:I3->O          155   0.254   2.368  Maddsub_n47311_Madd1_xor<4>11 (n2489<4>1)
     LUT6:I5->O            1   0.254   0.958  Sh58215 (Sh58215)
     LUT6:I2->O            1   0.254   0.682  Sh58218 (Sh58218)
     LUT5:I4->O            3   0.254   0.766  Sh58219 (Sh5821)
     LUT5:I4->O          316   0.254   2.547  Sh5825 (Sh582)
     LUT4:I2->O          534   0.250   2.466  down_level_state[2]_AND_1310_o131331 (down_level_state[2]_AND_1310_o13133)
     LUT6:I5->O            4   0.254   0.804  down_level_state[2]_AND_1310_o125731 (down_level_state[2]_AND_1310_o12573)
     LUT6:I5->O            5   0.254   0.841  down_level_state[2]_AND_1310_o1275 (down_level_state[2]_AND_1310_o_mmx_out232)
     LUT3:I2->O            1   0.254   0.910  M_player_pos_q[4]_Decoder_680_OUT<10>231 (M_player_pos_q[4]_Decoder_680_OUT<10>235)
     LUT6:I3->O            1   0.235   0.682  M_player_pos_q[4]_Decoder_680_OUT<10>233 (M_player_pos_q[4]_Decoder_680_OUT<10>238)
     LUT4:I3->O            2   0.254   0.726  M_player_pos_q[4]_Decoder_680_OUT<10>235 (M_player_pos_q[4]_Decoder_680_OUT<10>_mmx_out1)
     LUT6:I5->O            1   0.254   0.682  Mmux_M_tiles_type_d<10>18 (Mmux_M_tiles_type_d<10>12)
     LUT4:I3->O            1   0.254   0.790  Mmux_M_tiles_type_d<10>19 (Mmux_M_tiles_type_d<10>13)
     LUT5:I3->O            1   0.250   0.000  Mmux_M_tiles_type_d<10>129 (M_tiles_type_d<10>1)
     FDR:D                     0.074          M_tiles_type_q_10
    ----------------------------------------
    Total                     26.905ns (4.765ns logic, 22.140ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 15237 / 240
-------------------------------------------------------------------------
Offset:              17.473ns (Levels of Logic = 12)
  Source:            io_button<3> (PAD)
  Destination:       gl/gc/M_tiles_type_q_25 (FF)
  Destination Clock: clk rising

  Data Path: io_button<3> to gl/gc/M_tiles_type_q_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   1.156  io_button_3_IBUF (io_button_3_IBUF)
     begin scope: 'gl:left'
     begin scope: 'gl/gc:left'
     LUT6:I1->O          306   0.254   2.893  left_level_state[2]_AND_1350_o1 (left_level_state[2]_AND_1350_o)
     LUT6:I0->O           90   0.254   2.407  M_player_pos_q[4]_Decoder_680_OUT<0>21011 (M_player_pos_q[4]_Decoder_680_OUT<0>2101)
     LUT4:I0->O          179   0.254   2.394  left_level_state[2]_AND_1350_o110711 (left_level_state[2]_AND_1350_o11071)
     LUT6:I5->O            1   0.254   0.910  left_level_state[2]_AND_1350_o11772 (left_level_state[2]_AND_1350_o11771)
     LUT6:I3->O            3   0.235   0.766  left_level_state[2]_AND_1350_o11775 (left_level_state[2]_AND_1350_o_mmx_out187)
     LUT6:I5->O            2   0.254   0.834  M_player_pos_q[4]_Decoder_680_OUT<25>2321 (M_player_pos_q[4]_Decoder_680_OUT<25>232)
     LUT6:I4->O            2   0.250   0.726  Mmux_M_tiles_type_d1002817 (Mmux_M_tiles_type_d100281)
     LUT6:I5->O            1   0.254   0.790  Mmux_M_tiles_type_d<10>136 (Mmux_M_tiles_type_d<10>136)
     LUT5:I3->O            1   0.250   0.682  Mmux_M_tiles_type_d<10>137 (Mmux_M_tiles_type_d<10>137)
     LUT6:I5->O            1   0.254   0.000  Mmux_M_tiles_type_d<10>138 (M_tiles_type_d<25>1)
     FDR:D                     0.074          M_tiles_type_q_25
    ----------------------------------------
    Total                     17.473ns (3.915ns logic, 13.558ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 224 / 56
-------------------------------------------------------------------------
Offset:              5.842ns (Levels of Logic = 5)
  Source:            gl/sc2/M_counter_q_23 (FF)
  Destination:       led_p<27> (PAD)
  Source Clock:      clk rising

  Data Path: gl/sc2/M_counter_q_23 to led_p<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             29   0.525   1.470  M_counter_q_23 (M_counter_q_23)
     end scope: 'gl/sc2:M_counter_q_23'
     begin scope: 'gl/gc:gl/sc2/M_counter_q_23'
     begin scope: 'gl/gc/tiles_gen_0[27].tiles:M_counter_q_23'
     LUT4:I3->O            1   0.254   0.681  Mmux_led_p11 (led_p)
     end scope: 'gl/gc/tiles_gen_0[27].tiles:led_p'
     end scope: 'gl/gc:tiles_p<27>'
     end scope: 'gl:tiles_p<27>'
     OBUF:I->O                 2.912          led_p_27_OBUF (led_p<27>)
    ----------------------------------------
    Total                      5.842ns (3.691ns logic, 2.151ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   26.905|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 182.00 secs
Total CPU time to Xst completion: 181.91 secs
 
--> 

Total memory usage is 352300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :   28 (   0 filtered)

