// Seed: 2294695752
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_17;
  wire id_18;
  tri1 id_19;
  assign id_19 = 1;
endmodule
module module_1;
  logic [7:0] id_1;
  assign id_1 = id_1;
  logic [7:0] id_2 = id_1, id_3;
  tri0 id_4;
  assign id_1 = id_3;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  ); id_5(
      .id_0(id_2), .id_1(id_1), .id_2(id_2), .id_3(1)
  );
  wire id_6;
  wire id_7;
  supply1 id_8, id_9;
  wire id_10;
  wire id_11;
  initial $display(1);
  assign id_4 = 1 && id_2[1];
  wire id_12;
  assign id_8 = 1;
endmodule
