
IWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba0c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010bc  0800bad0  0800bad0  0001bad0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800cb8c  0800cb8c  0001cb8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800cb90  0800cb90  0001cb90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001e8  20000000  0800cb94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000005f4  200001e8  0800cd7c  000201e8  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200007dc  0800cd7c  000207dc  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
  9 .debug_info   00010361  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002b27  00000000  00000000  00030571  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000fa8  00000000  00000000  00033098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000e40  00000000  00000000  00034040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00015410  00000000  00000000  00034e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00012881  00000000  00000000  0004a290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0007d49d  00000000  00000000  0005cb11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  000d9fae  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004828  00000000  00000000  000da004  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e8 	.word	0x200001e8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800bab4 	.word	0x0800bab4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001ec 	.word	0x200001ec
 8000104:	0800bab4 	.word	0x0800bab4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	1c10      	adds	r0, r2, #0
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	1c19      	adds	r1, r3, #0
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ff33 	bl	80012a8 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 fe7d 	bl	800114c <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ff25 	bl	80012a8 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ff1b 	bl	80012a8 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fe9f 	bl	80011c4 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 fe95 	bl	80011c4 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_dadd>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	464f      	mov	r7, r9
 80004ac:	46d6      	mov	lr, sl
 80004ae:	4646      	mov	r6, r8
 80004b0:	000d      	movs	r5, r1
 80004b2:	0001      	movs	r1, r0
 80004b4:	0018      	movs	r0, r3
 80004b6:	b5c0      	push	{r6, r7, lr}
 80004b8:	0017      	movs	r7, r2
 80004ba:	032b      	lsls	r3, r5, #12
 80004bc:	0a5a      	lsrs	r2, r3, #9
 80004be:	0f4b      	lsrs	r3, r1, #29
 80004c0:	4313      	orrs	r3, r2
 80004c2:	00ca      	lsls	r2, r1, #3
 80004c4:	4691      	mov	r9, r2
 80004c6:	0302      	lsls	r2, r0, #12
 80004c8:	006e      	lsls	r6, r5, #1
 80004ca:	0041      	lsls	r1, r0, #1
 80004cc:	0a52      	lsrs	r2, r2, #9
 80004ce:	0fec      	lsrs	r4, r5, #31
 80004d0:	0f7d      	lsrs	r5, r7, #29
 80004d2:	4315      	orrs	r5, r2
 80004d4:	0d76      	lsrs	r6, r6, #21
 80004d6:	0d49      	lsrs	r1, r1, #21
 80004d8:	0fc0      	lsrs	r0, r0, #31
 80004da:	4682      	mov	sl, r0
 80004dc:	46ac      	mov	ip, r5
 80004de:	00ff      	lsls	r7, r7, #3
 80004e0:	1a72      	subs	r2, r6, r1
 80004e2:	4284      	cmp	r4, r0
 80004e4:	d100      	bne.n	80004e8 <__aeabi_dadd+0x40>
 80004e6:	e098      	b.n	800061a <__aeabi_dadd+0x172>
 80004e8:	2a00      	cmp	r2, #0
 80004ea:	dc00      	bgt.n	80004ee <__aeabi_dadd+0x46>
 80004ec:	e081      	b.n	80005f2 <__aeabi_dadd+0x14a>
 80004ee:	2900      	cmp	r1, #0
 80004f0:	d100      	bne.n	80004f4 <__aeabi_dadd+0x4c>
 80004f2:	e0b6      	b.n	8000662 <__aeabi_dadd+0x1ba>
 80004f4:	49c9      	ldr	r1, [pc, #804]	; (800081c <__aeabi_dadd+0x374>)
 80004f6:	428e      	cmp	r6, r1
 80004f8:	d100      	bne.n	80004fc <__aeabi_dadd+0x54>
 80004fa:	e172      	b.n	80007e2 <__aeabi_dadd+0x33a>
 80004fc:	2180      	movs	r1, #128	; 0x80
 80004fe:	0028      	movs	r0, r5
 8000500:	0409      	lsls	r1, r1, #16
 8000502:	4308      	orrs	r0, r1
 8000504:	4684      	mov	ip, r0
 8000506:	2a38      	cmp	r2, #56	; 0x38
 8000508:	dd00      	ble.n	800050c <__aeabi_dadd+0x64>
 800050a:	e15e      	b.n	80007ca <__aeabi_dadd+0x322>
 800050c:	2a1f      	cmp	r2, #31
 800050e:	dd00      	ble.n	8000512 <__aeabi_dadd+0x6a>
 8000510:	e1ee      	b.n	80008f0 <__aeabi_dadd+0x448>
 8000512:	2020      	movs	r0, #32
 8000514:	0039      	movs	r1, r7
 8000516:	4665      	mov	r5, ip
 8000518:	1a80      	subs	r0, r0, r2
 800051a:	4087      	lsls	r7, r0
 800051c:	40d1      	lsrs	r1, r2
 800051e:	4085      	lsls	r5, r0
 8000520:	430d      	orrs	r5, r1
 8000522:	0039      	movs	r1, r7
 8000524:	1e4f      	subs	r7, r1, #1
 8000526:	41b9      	sbcs	r1, r7
 8000528:	4667      	mov	r7, ip
 800052a:	40d7      	lsrs	r7, r2
 800052c:	4329      	orrs	r1, r5
 800052e:	1bdb      	subs	r3, r3, r7
 8000530:	464a      	mov	r2, r9
 8000532:	1a55      	subs	r5, r2, r1
 8000534:	45a9      	cmp	r9, r5
 8000536:	4189      	sbcs	r1, r1
 8000538:	4249      	negs	r1, r1
 800053a:	1a5b      	subs	r3, r3, r1
 800053c:	4698      	mov	r8, r3
 800053e:	4643      	mov	r3, r8
 8000540:	021b      	lsls	r3, r3, #8
 8000542:	d400      	bmi.n	8000546 <__aeabi_dadd+0x9e>
 8000544:	e0cc      	b.n	80006e0 <__aeabi_dadd+0x238>
 8000546:	4643      	mov	r3, r8
 8000548:	025b      	lsls	r3, r3, #9
 800054a:	0a5b      	lsrs	r3, r3, #9
 800054c:	4698      	mov	r8, r3
 800054e:	4643      	mov	r3, r8
 8000550:	2b00      	cmp	r3, #0
 8000552:	d100      	bne.n	8000556 <__aeabi_dadd+0xae>
 8000554:	e12c      	b.n	80007b0 <__aeabi_dadd+0x308>
 8000556:	4640      	mov	r0, r8
 8000558:	f001 fdbe 	bl	80020d8 <__clzsi2>
 800055c:	0001      	movs	r1, r0
 800055e:	3908      	subs	r1, #8
 8000560:	2220      	movs	r2, #32
 8000562:	0028      	movs	r0, r5
 8000564:	4643      	mov	r3, r8
 8000566:	1a52      	subs	r2, r2, r1
 8000568:	408b      	lsls	r3, r1
 800056a:	40d0      	lsrs	r0, r2
 800056c:	408d      	lsls	r5, r1
 800056e:	4303      	orrs	r3, r0
 8000570:	428e      	cmp	r6, r1
 8000572:	dd00      	ble.n	8000576 <__aeabi_dadd+0xce>
 8000574:	e117      	b.n	80007a6 <__aeabi_dadd+0x2fe>
 8000576:	1b8e      	subs	r6, r1, r6
 8000578:	1c72      	adds	r2, r6, #1
 800057a:	2a1f      	cmp	r2, #31
 800057c:	dd00      	ble.n	8000580 <__aeabi_dadd+0xd8>
 800057e:	e1a7      	b.n	80008d0 <__aeabi_dadd+0x428>
 8000580:	2120      	movs	r1, #32
 8000582:	0018      	movs	r0, r3
 8000584:	002e      	movs	r6, r5
 8000586:	1a89      	subs	r1, r1, r2
 8000588:	408d      	lsls	r5, r1
 800058a:	4088      	lsls	r0, r1
 800058c:	40d6      	lsrs	r6, r2
 800058e:	40d3      	lsrs	r3, r2
 8000590:	1e69      	subs	r1, r5, #1
 8000592:	418d      	sbcs	r5, r1
 8000594:	4330      	orrs	r0, r6
 8000596:	4698      	mov	r8, r3
 8000598:	2600      	movs	r6, #0
 800059a:	4305      	orrs	r5, r0
 800059c:	076b      	lsls	r3, r5, #29
 800059e:	d009      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a0:	230f      	movs	r3, #15
 80005a2:	402b      	ands	r3, r5
 80005a4:	2b04      	cmp	r3, #4
 80005a6:	d005      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a8:	1d2b      	adds	r3, r5, #4
 80005aa:	42ab      	cmp	r3, r5
 80005ac:	41ad      	sbcs	r5, r5
 80005ae:	426d      	negs	r5, r5
 80005b0:	44a8      	add	r8, r5
 80005b2:	001d      	movs	r5, r3
 80005b4:	4643      	mov	r3, r8
 80005b6:	021b      	lsls	r3, r3, #8
 80005b8:	d400      	bmi.n	80005bc <__aeabi_dadd+0x114>
 80005ba:	e094      	b.n	80006e6 <__aeabi_dadd+0x23e>
 80005bc:	4b97      	ldr	r3, [pc, #604]	; (800081c <__aeabi_dadd+0x374>)
 80005be:	1c72      	adds	r2, r6, #1
 80005c0:	429a      	cmp	r2, r3
 80005c2:	d100      	bne.n	80005c6 <__aeabi_dadd+0x11e>
 80005c4:	e09d      	b.n	8000702 <__aeabi_dadd+0x25a>
 80005c6:	4641      	mov	r1, r8
 80005c8:	4b95      	ldr	r3, [pc, #596]	; (8000820 <__aeabi_dadd+0x378>)
 80005ca:	08ed      	lsrs	r5, r5, #3
 80005cc:	4019      	ands	r1, r3
 80005ce:	000b      	movs	r3, r1
 80005d0:	0552      	lsls	r2, r2, #21
 80005d2:	0749      	lsls	r1, r1, #29
 80005d4:	025b      	lsls	r3, r3, #9
 80005d6:	4329      	orrs	r1, r5
 80005d8:	0b1b      	lsrs	r3, r3, #12
 80005da:	0d52      	lsrs	r2, r2, #21
 80005dc:	0512      	lsls	r2, r2, #20
 80005de:	4313      	orrs	r3, r2
 80005e0:	07e4      	lsls	r4, r4, #31
 80005e2:	4323      	orrs	r3, r4
 80005e4:	0008      	movs	r0, r1
 80005e6:	0019      	movs	r1, r3
 80005e8:	bce0      	pop	{r5, r6, r7}
 80005ea:	46ba      	mov	sl, r7
 80005ec:	46b1      	mov	r9, r6
 80005ee:	46a8      	mov	r8, r5
 80005f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f2:	2a00      	cmp	r2, #0
 80005f4:	d043      	beq.n	800067e <__aeabi_dadd+0x1d6>
 80005f6:	1b8a      	subs	r2, r1, r6
 80005f8:	2e00      	cmp	r6, #0
 80005fa:	d000      	beq.n	80005fe <__aeabi_dadd+0x156>
 80005fc:	e12a      	b.n	8000854 <__aeabi_dadd+0x3ac>
 80005fe:	464c      	mov	r4, r9
 8000600:	431c      	orrs	r4, r3
 8000602:	d100      	bne.n	8000606 <__aeabi_dadd+0x15e>
 8000604:	e1d1      	b.n	80009aa <__aeabi_dadd+0x502>
 8000606:	1e54      	subs	r4, r2, #1
 8000608:	2a01      	cmp	r2, #1
 800060a:	d100      	bne.n	800060e <__aeabi_dadd+0x166>
 800060c:	e21f      	b.n	8000a4e <__aeabi_dadd+0x5a6>
 800060e:	4d83      	ldr	r5, [pc, #524]	; (800081c <__aeabi_dadd+0x374>)
 8000610:	42aa      	cmp	r2, r5
 8000612:	d100      	bne.n	8000616 <__aeabi_dadd+0x16e>
 8000614:	e272      	b.n	8000afc <__aeabi_dadd+0x654>
 8000616:	0022      	movs	r2, r4
 8000618:	e123      	b.n	8000862 <__aeabi_dadd+0x3ba>
 800061a:	2a00      	cmp	r2, #0
 800061c:	dc00      	bgt.n	8000620 <__aeabi_dadd+0x178>
 800061e:	e098      	b.n	8000752 <__aeabi_dadd+0x2aa>
 8000620:	2900      	cmp	r1, #0
 8000622:	d042      	beq.n	80006aa <__aeabi_dadd+0x202>
 8000624:	497d      	ldr	r1, [pc, #500]	; (800081c <__aeabi_dadd+0x374>)
 8000626:	428e      	cmp	r6, r1
 8000628:	d100      	bne.n	800062c <__aeabi_dadd+0x184>
 800062a:	e0da      	b.n	80007e2 <__aeabi_dadd+0x33a>
 800062c:	2180      	movs	r1, #128	; 0x80
 800062e:	0028      	movs	r0, r5
 8000630:	0409      	lsls	r1, r1, #16
 8000632:	4308      	orrs	r0, r1
 8000634:	4684      	mov	ip, r0
 8000636:	2a38      	cmp	r2, #56	; 0x38
 8000638:	dd00      	ble.n	800063c <__aeabi_dadd+0x194>
 800063a:	e129      	b.n	8000890 <__aeabi_dadd+0x3e8>
 800063c:	2a1f      	cmp	r2, #31
 800063e:	dc00      	bgt.n	8000642 <__aeabi_dadd+0x19a>
 8000640:	e187      	b.n	8000952 <__aeabi_dadd+0x4aa>
 8000642:	0011      	movs	r1, r2
 8000644:	4665      	mov	r5, ip
 8000646:	3920      	subs	r1, #32
 8000648:	40cd      	lsrs	r5, r1
 800064a:	2a20      	cmp	r2, #32
 800064c:	d004      	beq.n	8000658 <__aeabi_dadd+0x1b0>
 800064e:	2040      	movs	r0, #64	; 0x40
 8000650:	4661      	mov	r1, ip
 8000652:	1a82      	subs	r2, r0, r2
 8000654:	4091      	lsls	r1, r2
 8000656:	430f      	orrs	r7, r1
 8000658:	0039      	movs	r1, r7
 800065a:	1e4f      	subs	r7, r1, #1
 800065c:	41b9      	sbcs	r1, r7
 800065e:	430d      	orrs	r5, r1
 8000660:	e11b      	b.n	800089a <__aeabi_dadd+0x3f2>
 8000662:	0029      	movs	r1, r5
 8000664:	4339      	orrs	r1, r7
 8000666:	d100      	bne.n	800066a <__aeabi_dadd+0x1c2>
 8000668:	e0b5      	b.n	80007d6 <__aeabi_dadd+0x32e>
 800066a:	1e51      	subs	r1, r2, #1
 800066c:	2a01      	cmp	r2, #1
 800066e:	d100      	bne.n	8000672 <__aeabi_dadd+0x1ca>
 8000670:	e1ab      	b.n	80009ca <__aeabi_dadd+0x522>
 8000672:	486a      	ldr	r0, [pc, #424]	; (800081c <__aeabi_dadd+0x374>)
 8000674:	4282      	cmp	r2, r0
 8000676:	d100      	bne.n	800067a <__aeabi_dadd+0x1d2>
 8000678:	e1b2      	b.n	80009e0 <__aeabi_dadd+0x538>
 800067a:	000a      	movs	r2, r1
 800067c:	e743      	b.n	8000506 <__aeabi_dadd+0x5e>
 800067e:	4969      	ldr	r1, [pc, #420]	; (8000824 <__aeabi_dadd+0x37c>)
 8000680:	1c75      	adds	r5, r6, #1
 8000682:	420d      	tst	r5, r1
 8000684:	d000      	beq.n	8000688 <__aeabi_dadd+0x1e0>
 8000686:	e0cf      	b.n	8000828 <__aeabi_dadd+0x380>
 8000688:	2e00      	cmp	r6, #0
 800068a:	d000      	beq.n	800068e <__aeabi_dadd+0x1e6>
 800068c:	e193      	b.n	80009b6 <__aeabi_dadd+0x50e>
 800068e:	4649      	mov	r1, r9
 8000690:	4319      	orrs	r1, r3
 8000692:	d100      	bne.n	8000696 <__aeabi_dadd+0x1ee>
 8000694:	e1d1      	b.n	8000a3a <__aeabi_dadd+0x592>
 8000696:	4661      	mov	r1, ip
 8000698:	4339      	orrs	r1, r7
 800069a:	d000      	beq.n	800069e <__aeabi_dadd+0x1f6>
 800069c:	e1e3      	b.n	8000a66 <__aeabi_dadd+0x5be>
 800069e:	4649      	mov	r1, r9
 80006a0:	0758      	lsls	r0, r3, #29
 80006a2:	08c9      	lsrs	r1, r1, #3
 80006a4:	4301      	orrs	r1, r0
 80006a6:	08db      	lsrs	r3, r3, #3
 80006a8:	e026      	b.n	80006f8 <__aeabi_dadd+0x250>
 80006aa:	0029      	movs	r1, r5
 80006ac:	4339      	orrs	r1, r7
 80006ae:	d100      	bne.n	80006b2 <__aeabi_dadd+0x20a>
 80006b0:	e091      	b.n	80007d6 <__aeabi_dadd+0x32e>
 80006b2:	1e51      	subs	r1, r2, #1
 80006b4:	2a01      	cmp	r2, #1
 80006b6:	d005      	beq.n	80006c4 <__aeabi_dadd+0x21c>
 80006b8:	4858      	ldr	r0, [pc, #352]	; (800081c <__aeabi_dadd+0x374>)
 80006ba:	4282      	cmp	r2, r0
 80006bc:	d100      	bne.n	80006c0 <__aeabi_dadd+0x218>
 80006be:	e18f      	b.n	80009e0 <__aeabi_dadd+0x538>
 80006c0:	000a      	movs	r2, r1
 80006c2:	e7b8      	b.n	8000636 <__aeabi_dadd+0x18e>
 80006c4:	003d      	movs	r5, r7
 80006c6:	444d      	add	r5, r9
 80006c8:	454d      	cmp	r5, r9
 80006ca:	4189      	sbcs	r1, r1
 80006cc:	4463      	add	r3, ip
 80006ce:	4698      	mov	r8, r3
 80006d0:	4249      	negs	r1, r1
 80006d2:	4488      	add	r8, r1
 80006d4:	4643      	mov	r3, r8
 80006d6:	2602      	movs	r6, #2
 80006d8:	021b      	lsls	r3, r3, #8
 80006da:	d500      	bpl.n	80006de <__aeabi_dadd+0x236>
 80006dc:	e0eb      	b.n	80008b6 <__aeabi_dadd+0x40e>
 80006de:	3e01      	subs	r6, #1
 80006e0:	076b      	lsls	r3, r5, #29
 80006e2:	d000      	beq.n	80006e6 <__aeabi_dadd+0x23e>
 80006e4:	e75c      	b.n	80005a0 <__aeabi_dadd+0xf8>
 80006e6:	4643      	mov	r3, r8
 80006e8:	08e9      	lsrs	r1, r5, #3
 80006ea:	075a      	lsls	r2, r3, #29
 80006ec:	4311      	orrs	r1, r2
 80006ee:	0032      	movs	r2, r6
 80006f0:	08db      	lsrs	r3, r3, #3
 80006f2:	484a      	ldr	r0, [pc, #296]	; (800081c <__aeabi_dadd+0x374>)
 80006f4:	4282      	cmp	r2, r0
 80006f6:	d021      	beq.n	800073c <__aeabi_dadd+0x294>
 80006f8:	031b      	lsls	r3, r3, #12
 80006fa:	0552      	lsls	r2, r2, #21
 80006fc:	0b1b      	lsrs	r3, r3, #12
 80006fe:	0d52      	lsrs	r2, r2, #21
 8000700:	e76c      	b.n	80005dc <__aeabi_dadd+0x134>
 8000702:	2300      	movs	r3, #0
 8000704:	2100      	movs	r1, #0
 8000706:	e769      	b.n	80005dc <__aeabi_dadd+0x134>
 8000708:	002a      	movs	r2, r5
 800070a:	433a      	orrs	r2, r7
 800070c:	d069      	beq.n	80007e2 <__aeabi_dadd+0x33a>
 800070e:	464a      	mov	r2, r9
 8000710:	0758      	lsls	r0, r3, #29
 8000712:	08d1      	lsrs	r1, r2, #3
 8000714:	08da      	lsrs	r2, r3, #3
 8000716:	2380      	movs	r3, #128	; 0x80
 8000718:	031b      	lsls	r3, r3, #12
 800071a:	4308      	orrs	r0, r1
 800071c:	421a      	tst	r2, r3
 800071e:	d007      	beq.n	8000730 <__aeabi_dadd+0x288>
 8000720:	0029      	movs	r1, r5
 8000722:	08ed      	lsrs	r5, r5, #3
 8000724:	421d      	tst	r5, r3
 8000726:	d103      	bne.n	8000730 <__aeabi_dadd+0x288>
 8000728:	002a      	movs	r2, r5
 800072a:	08ff      	lsrs	r7, r7, #3
 800072c:	0748      	lsls	r0, r1, #29
 800072e:	4338      	orrs	r0, r7
 8000730:	0f43      	lsrs	r3, r0, #29
 8000732:	00c1      	lsls	r1, r0, #3
 8000734:	075b      	lsls	r3, r3, #29
 8000736:	08c9      	lsrs	r1, r1, #3
 8000738:	4319      	orrs	r1, r3
 800073a:	0013      	movs	r3, r2
 800073c:	000a      	movs	r2, r1
 800073e:	431a      	orrs	r2, r3
 8000740:	d100      	bne.n	8000744 <__aeabi_dadd+0x29c>
 8000742:	e213      	b.n	8000b6c <__aeabi_dadd+0x6c4>
 8000744:	2280      	movs	r2, #128	; 0x80
 8000746:	0312      	lsls	r2, r2, #12
 8000748:	4313      	orrs	r3, r2
 800074a:	031b      	lsls	r3, r3, #12
 800074c:	4a33      	ldr	r2, [pc, #204]	; (800081c <__aeabi_dadd+0x374>)
 800074e:	0b1b      	lsrs	r3, r3, #12
 8000750:	e744      	b.n	80005dc <__aeabi_dadd+0x134>
 8000752:	2a00      	cmp	r2, #0
 8000754:	d04b      	beq.n	80007ee <__aeabi_dadd+0x346>
 8000756:	1b8a      	subs	r2, r1, r6
 8000758:	2e00      	cmp	r6, #0
 800075a:	d100      	bne.n	800075e <__aeabi_dadd+0x2b6>
 800075c:	e0e7      	b.n	800092e <__aeabi_dadd+0x486>
 800075e:	482f      	ldr	r0, [pc, #188]	; (800081c <__aeabi_dadd+0x374>)
 8000760:	4281      	cmp	r1, r0
 8000762:	d100      	bne.n	8000766 <__aeabi_dadd+0x2be>
 8000764:	e195      	b.n	8000a92 <__aeabi_dadd+0x5ea>
 8000766:	2080      	movs	r0, #128	; 0x80
 8000768:	0400      	lsls	r0, r0, #16
 800076a:	4303      	orrs	r3, r0
 800076c:	2a38      	cmp	r2, #56	; 0x38
 800076e:	dd00      	ble.n	8000772 <__aeabi_dadd+0x2ca>
 8000770:	e143      	b.n	80009fa <__aeabi_dadd+0x552>
 8000772:	2a1f      	cmp	r2, #31
 8000774:	dd00      	ble.n	8000778 <__aeabi_dadd+0x2d0>
 8000776:	e1db      	b.n	8000b30 <__aeabi_dadd+0x688>
 8000778:	2020      	movs	r0, #32
 800077a:	001d      	movs	r5, r3
 800077c:	464e      	mov	r6, r9
 800077e:	1a80      	subs	r0, r0, r2
 8000780:	4085      	lsls	r5, r0
 8000782:	40d6      	lsrs	r6, r2
 8000784:	4335      	orrs	r5, r6
 8000786:	464e      	mov	r6, r9
 8000788:	4086      	lsls	r6, r0
 800078a:	0030      	movs	r0, r6
 800078c:	40d3      	lsrs	r3, r2
 800078e:	1e46      	subs	r6, r0, #1
 8000790:	41b0      	sbcs	r0, r6
 8000792:	449c      	add	ip, r3
 8000794:	4305      	orrs	r5, r0
 8000796:	19ed      	adds	r5, r5, r7
 8000798:	42bd      	cmp	r5, r7
 800079a:	419b      	sbcs	r3, r3
 800079c:	425b      	negs	r3, r3
 800079e:	4463      	add	r3, ip
 80007a0:	4698      	mov	r8, r3
 80007a2:	000e      	movs	r6, r1
 80007a4:	e07f      	b.n	80008a6 <__aeabi_dadd+0x3fe>
 80007a6:	4a1e      	ldr	r2, [pc, #120]	; (8000820 <__aeabi_dadd+0x378>)
 80007a8:	1a76      	subs	r6, r6, r1
 80007aa:	4013      	ands	r3, r2
 80007ac:	4698      	mov	r8, r3
 80007ae:	e6f5      	b.n	800059c <__aeabi_dadd+0xf4>
 80007b0:	0028      	movs	r0, r5
 80007b2:	f001 fc91 	bl	80020d8 <__clzsi2>
 80007b6:	0001      	movs	r1, r0
 80007b8:	3118      	adds	r1, #24
 80007ba:	291f      	cmp	r1, #31
 80007bc:	dc00      	bgt.n	80007c0 <__aeabi_dadd+0x318>
 80007be:	e6cf      	b.n	8000560 <__aeabi_dadd+0xb8>
 80007c0:	002b      	movs	r3, r5
 80007c2:	3808      	subs	r0, #8
 80007c4:	4083      	lsls	r3, r0
 80007c6:	2500      	movs	r5, #0
 80007c8:	e6d2      	b.n	8000570 <__aeabi_dadd+0xc8>
 80007ca:	4662      	mov	r2, ip
 80007cc:	433a      	orrs	r2, r7
 80007ce:	0011      	movs	r1, r2
 80007d0:	1e4f      	subs	r7, r1, #1
 80007d2:	41b9      	sbcs	r1, r7
 80007d4:	e6ac      	b.n	8000530 <__aeabi_dadd+0x88>
 80007d6:	4649      	mov	r1, r9
 80007d8:	0758      	lsls	r0, r3, #29
 80007da:	08c9      	lsrs	r1, r1, #3
 80007dc:	4301      	orrs	r1, r0
 80007de:	08db      	lsrs	r3, r3, #3
 80007e0:	e787      	b.n	80006f2 <__aeabi_dadd+0x24a>
 80007e2:	4649      	mov	r1, r9
 80007e4:	075a      	lsls	r2, r3, #29
 80007e6:	08c9      	lsrs	r1, r1, #3
 80007e8:	4311      	orrs	r1, r2
 80007ea:	08db      	lsrs	r3, r3, #3
 80007ec:	e7a6      	b.n	800073c <__aeabi_dadd+0x294>
 80007ee:	490d      	ldr	r1, [pc, #52]	; (8000824 <__aeabi_dadd+0x37c>)
 80007f0:	1c70      	adds	r0, r6, #1
 80007f2:	4208      	tst	r0, r1
 80007f4:	d000      	beq.n	80007f8 <__aeabi_dadd+0x350>
 80007f6:	e0bb      	b.n	8000970 <__aeabi_dadd+0x4c8>
 80007f8:	2e00      	cmp	r6, #0
 80007fa:	d000      	beq.n	80007fe <__aeabi_dadd+0x356>
 80007fc:	e114      	b.n	8000a28 <__aeabi_dadd+0x580>
 80007fe:	4649      	mov	r1, r9
 8000800:	4319      	orrs	r1, r3
 8000802:	d100      	bne.n	8000806 <__aeabi_dadd+0x35e>
 8000804:	e175      	b.n	8000af2 <__aeabi_dadd+0x64a>
 8000806:	0029      	movs	r1, r5
 8000808:	4339      	orrs	r1, r7
 800080a:	d000      	beq.n	800080e <__aeabi_dadd+0x366>
 800080c:	e17e      	b.n	8000b0c <__aeabi_dadd+0x664>
 800080e:	4649      	mov	r1, r9
 8000810:	0758      	lsls	r0, r3, #29
 8000812:	08c9      	lsrs	r1, r1, #3
 8000814:	4301      	orrs	r1, r0
 8000816:	08db      	lsrs	r3, r3, #3
 8000818:	e76e      	b.n	80006f8 <__aeabi_dadd+0x250>
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	000007ff 	.word	0x000007ff
 8000820:	ff7fffff 	.word	0xff7fffff
 8000824:	000007fe 	.word	0x000007fe
 8000828:	4649      	mov	r1, r9
 800082a:	1bcd      	subs	r5, r1, r7
 800082c:	4661      	mov	r1, ip
 800082e:	1a58      	subs	r0, r3, r1
 8000830:	45a9      	cmp	r9, r5
 8000832:	4189      	sbcs	r1, r1
 8000834:	4249      	negs	r1, r1
 8000836:	4688      	mov	r8, r1
 8000838:	0001      	movs	r1, r0
 800083a:	4640      	mov	r0, r8
 800083c:	1a09      	subs	r1, r1, r0
 800083e:	4688      	mov	r8, r1
 8000840:	0209      	lsls	r1, r1, #8
 8000842:	d500      	bpl.n	8000846 <__aeabi_dadd+0x39e>
 8000844:	e0a6      	b.n	8000994 <__aeabi_dadd+0x4ec>
 8000846:	4641      	mov	r1, r8
 8000848:	4329      	orrs	r1, r5
 800084a:	d000      	beq.n	800084e <__aeabi_dadd+0x3a6>
 800084c:	e67f      	b.n	800054e <__aeabi_dadd+0xa6>
 800084e:	2300      	movs	r3, #0
 8000850:	2400      	movs	r4, #0
 8000852:	e751      	b.n	80006f8 <__aeabi_dadd+0x250>
 8000854:	4cc7      	ldr	r4, [pc, #796]	; (8000b74 <__aeabi_dadd+0x6cc>)
 8000856:	42a1      	cmp	r1, r4
 8000858:	d100      	bne.n	800085c <__aeabi_dadd+0x3b4>
 800085a:	e0c7      	b.n	80009ec <__aeabi_dadd+0x544>
 800085c:	2480      	movs	r4, #128	; 0x80
 800085e:	0424      	lsls	r4, r4, #16
 8000860:	4323      	orrs	r3, r4
 8000862:	2a38      	cmp	r2, #56	; 0x38
 8000864:	dc54      	bgt.n	8000910 <__aeabi_dadd+0x468>
 8000866:	2a1f      	cmp	r2, #31
 8000868:	dd00      	ble.n	800086c <__aeabi_dadd+0x3c4>
 800086a:	e0cc      	b.n	8000a06 <__aeabi_dadd+0x55e>
 800086c:	2420      	movs	r4, #32
 800086e:	4648      	mov	r0, r9
 8000870:	1aa4      	subs	r4, r4, r2
 8000872:	001d      	movs	r5, r3
 8000874:	464e      	mov	r6, r9
 8000876:	40a0      	lsls	r0, r4
 8000878:	40d6      	lsrs	r6, r2
 800087a:	40a5      	lsls	r5, r4
 800087c:	0004      	movs	r4, r0
 800087e:	40d3      	lsrs	r3, r2
 8000880:	4662      	mov	r2, ip
 8000882:	4335      	orrs	r5, r6
 8000884:	1e66      	subs	r6, r4, #1
 8000886:	41b4      	sbcs	r4, r6
 8000888:	1ad3      	subs	r3, r2, r3
 800088a:	469c      	mov	ip, r3
 800088c:	4325      	orrs	r5, r4
 800088e:	e044      	b.n	800091a <__aeabi_dadd+0x472>
 8000890:	4662      	mov	r2, ip
 8000892:	433a      	orrs	r2, r7
 8000894:	0015      	movs	r5, r2
 8000896:	1e6f      	subs	r7, r5, #1
 8000898:	41bd      	sbcs	r5, r7
 800089a:	444d      	add	r5, r9
 800089c:	454d      	cmp	r5, r9
 800089e:	4189      	sbcs	r1, r1
 80008a0:	4249      	negs	r1, r1
 80008a2:	4688      	mov	r8, r1
 80008a4:	4498      	add	r8, r3
 80008a6:	4643      	mov	r3, r8
 80008a8:	021b      	lsls	r3, r3, #8
 80008aa:	d400      	bmi.n	80008ae <__aeabi_dadd+0x406>
 80008ac:	e718      	b.n	80006e0 <__aeabi_dadd+0x238>
 80008ae:	4bb1      	ldr	r3, [pc, #708]	; (8000b74 <__aeabi_dadd+0x6cc>)
 80008b0:	3601      	adds	r6, #1
 80008b2:	429e      	cmp	r6, r3
 80008b4:	d049      	beq.n	800094a <__aeabi_dadd+0x4a2>
 80008b6:	4642      	mov	r2, r8
 80008b8:	4baf      	ldr	r3, [pc, #700]	; (8000b78 <__aeabi_dadd+0x6d0>)
 80008ba:	2101      	movs	r1, #1
 80008bc:	401a      	ands	r2, r3
 80008be:	0013      	movs	r3, r2
 80008c0:	086a      	lsrs	r2, r5, #1
 80008c2:	400d      	ands	r5, r1
 80008c4:	4315      	orrs	r5, r2
 80008c6:	07d9      	lsls	r1, r3, #31
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	4698      	mov	r8, r3
 80008cc:	430d      	orrs	r5, r1
 80008ce:	e665      	b.n	800059c <__aeabi_dadd+0xf4>
 80008d0:	0018      	movs	r0, r3
 80008d2:	3e1f      	subs	r6, #31
 80008d4:	40f0      	lsrs	r0, r6
 80008d6:	2a20      	cmp	r2, #32
 80008d8:	d003      	beq.n	80008e2 <__aeabi_dadd+0x43a>
 80008da:	2140      	movs	r1, #64	; 0x40
 80008dc:	1a8a      	subs	r2, r1, r2
 80008de:	4093      	lsls	r3, r2
 80008e0:	431d      	orrs	r5, r3
 80008e2:	1e69      	subs	r1, r5, #1
 80008e4:	418d      	sbcs	r5, r1
 80008e6:	2300      	movs	r3, #0
 80008e8:	2600      	movs	r6, #0
 80008ea:	4698      	mov	r8, r3
 80008ec:	4305      	orrs	r5, r0
 80008ee:	e6f7      	b.n	80006e0 <__aeabi_dadd+0x238>
 80008f0:	0011      	movs	r1, r2
 80008f2:	4665      	mov	r5, ip
 80008f4:	3920      	subs	r1, #32
 80008f6:	40cd      	lsrs	r5, r1
 80008f8:	2a20      	cmp	r2, #32
 80008fa:	d004      	beq.n	8000906 <__aeabi_dadd+0x45e>
 80008fc:	2040      	movs	r0, #64	; 0x40
 80008fe:	4661      	mov	r1, ip
 8000900:	1a82      	subs	r2, r0, r2
 8000902:	4091      	lsls	r1, r2
 8000904:	430f      	orrs	r7, r1
 8000906:	0039      	movs	r1, r7
 8000908:	1e4f      	subs	r7, r1, #1
 800090a:	41b9      	sbcs	r1, r7
 800090c:	4329      	orrs	r1, r5
 800090e:	e60f      	b.n	8000530 <__aeabi_dadd+0x88>
 8000910:	464a      	mov	r2, r9
 8000912:	4313      	orrs	r3, r2
 8000914:	001d      	movs	r5, r3
 8000916:	1e6b      	subs	r3, r5, #1
 8000918:	419d      	sbcs	r5, r3
 800091a:	1b7d      	subs	r5, r7, r5
 800091c:	42af      	cmp	r7, r5
 800091e:	419b      	sbcs	r3, r3
 8000920:	4662      	mov	r2, ip
 8000922:	425b      	negs	r3, r3
 8000924:	1ad3      	subs	r3, r2, r3
 8000926:	4698      	mov	r8, r3
 8000928:	4654      	mov	r4, sl
 800092a:	000e      	movs	r6, r1
 800092c:	e607      	b.n	800053e <__aeabi_dadd+0x96>
 800092e:	4648      	mov	r0, r9
 8000930:	4318      	orrs	r0, r3
 8000932:	d100      	bne.n	8000936 <__aeabi_dadd+0x48e>
 8000934:	e0b3      	b.n	8000a9e <__aeabi_dadd+0x5f6>
 8000936:	1e50      	subs	r0, r2, #1
 8000938:	2a01      	cmp	r2, #1
 800093a:	d100      	bne.n	800093e <__aeabi_dadd+0x496>
 800093c:	e10d      	b.n	8000b5a <__aeabi_dadd+0x6b2>
 800093e:	4d8d      	ldr	r5, [pc, #564]	; (8000b74 <__aeabi_dadd+0x6cc>)
 8000940:	42aa      	cmp	r2, r5
 8000942:	d100      	bne.n	8000946 <__aeabi_dadd+0x49e>
 8000944:	e0a5      	b.n	8000a92 <__aeabi_dadd+0x5ea>
 8000946:	0002      	movs	r2, r0
 8000948:	e710      	b.n	800076c <__aeabi_dadd+0x2c4>
 800094a:	0032      	movs	r2, r6
 800094c:	2300      	movs	r3, #0
 800094e:	2100      	movs	r1, #0
 8000950:	e644      	b.n	80005dc <__aeabi_dadd+0x134>
 8000952:	2120      	movs	r1, #32
 8000954:	0038      	movs	r0, r7
 8000956:	1a89      	subs	r1, r1, r2
 8000958:	4665      	mov	r5, ip
 800095a:	408f      	lsls	r7, r1
 800095c:	408d      	lsls	r5, r1
 800095e:	40d0      	lsrs	r0, r2
 8000960:	1e79      	subs	r1, r7, #1
 8000962:	418f      	sbcs	r7, r1
 8000964:	4305      	orrs	r5, r0
 8000966:	433d      	orrs	r5, r7
 8000968:	4667      	mov	r7, ip
 800096a:	40d7      	lsrs	r7, r2
 800096c:	19db      	adds	r3, r3, r7
 800096e:	e794      	b.n	800089a <__aeabi_dadd+0x3f2>
 8000970:	4a80      	ldr	r2, [pc, #512]	; (8000b74 <__aeabi_dadd+0x6cc>)
 8000972:	4290      	cmp	r0, r2
 8000974:	d100      	bne.n	8000978 <__aeabi_dadd+0x4d0>
 8000976:	e0ec      	b.n	8000b52 <__aeabi_dadd+0x6aa>
 8000978:	0039      	movs	r1, r7
 800097a:	4449      	add	r1, r9
 800097c:	4549      	cmp	r1, r9
 800097e:	4192      	sbcs	r2, r2
 8000980:	4463      	add	r3, ip
 8000982:	4252      	negs	r2, r2
 8000984:	189b      	adds	r3, r3, r2
 8000986:	07dd      	lsls	r5, r3, #31
 8000988:	0849      	lsrs	r1, r1, #1
 800098a:	085b      	lsrs	r3, r3, #1
 800098c:	4698      	mov	r8, r3
 800098e:	0006      	movs	r6, r0
 8000990:	430d      	orrs	r5, r1
 8000992:	e6a5      	b.n	80006e0 <__aeabi_dadd+0x238>
 8000994:	464a      	mov	r2, r9
 8000996:	1abd      	subs	r5, r7, r2
 8000998:	42af      	cmp	r7, r5
 800099a:	4189      	sbcs	r1, r1
 800099c:	4662      	mov	r2, ip
 800099e:	4249      	negs	r1, r1
 80009a0:	1ad3      	subs	r3, r2, r3
 80009a2:	1a5b      	subs	r3, r3, r1
 80009a4:	4698      	mov	r8, r3
 80009a6:	4654      	mov	r4, sl
 80009a8:	e5d1      	b.n	800054e <__aeabi_dadd+0xa6>
 80009aa:	076c      	lsls	r4, r5, #29
 80009ac:	08f9      	lsrs	r1, r7, #3
 80009ae:	4321      	orrs	r1, r4
 80009b0:	08eb      	lsrs	r3, r5, #3
 80009b2:	0004      	movs	r4, r0
 80009b4:	e69d      	b.n	80006f2 <__aeabi_dadd+0x24a>
 80009b6:	464a      	mov	r2, r9
 80009b8:	431a      	orrs	r2, r3
 80009ba:	d175      	bne.n	8000aa8 <__aeabi_dadd+0x600>
 80009bc:	4661      	mov	r1, ip
 80009be:	4339      	orrs	r1, r7
 80009c0:	d114      	bne.n	80009ec <__aeabi_dadd+0x544>
 80009c2:	2380      	movs	r3, #128	; 0x80
 80009c4:	2400      	movs	r4, #0
 80009c6:	031b      	lsls	r3, r3, #12
 80009c8:	e6bc      	b.n	8000744 <__aeabi_dadd+0x29c>
 80009ca:	464a      	mov	r2, r9
 80009cc:	1bd5      	subs	r5, r2, r7
 80009ce:	45a9      	cmp	r9, r5
 80009d0:	4189      	sbcs	r1, r1
 80009d2:	4662      	mov	r2, ip
 80009d4:	4249      	negs	r1, r1
 80009d6:	1a9b      	subs	r3, r3, r2
 80009d8:	1a5b      	subs	r3, r3, r1
 80009da:	4698      	mov	r8, r3
 80009dc:	2601      	movs	r6, #1
 80009de:	e5ae      	b.n	800053e <__aeabi_dadd+0x96>
 80009e0:	464a      	mov	r2, r9
 80009e2:	08d1      	lsrs	r1, r2, #3
 80009e4:	075a      	lsls	r2, r3, #29
 80009e6:	4311      	orrs	r1, r2
 80009e8:	08db      	lsrs	r3, r3, #3
 80009ea:	e6a7      	b.n	800073c <__aeabi_dadd+0x294>
 80009ec:	4663      	mov	r3, ip
 80009ee:	08f9      	lsrs	r1, r7, #3
 80009f0:	075a      	lsls	r2, r3, #29
 80009f2:	4654      	mov	r4, sl
 80009f4:	4311      	orrs	r1, r2
 80009f6:	08db      	lsrs	r3, r3, #3
 80009f8:	e6a0      	b.n	800073c <__aeabi_dadd+0x294>
 80009fa:	464a      	mov	r2, r9
 80009fc:	4313      	orrs	r3, r2
 80009fe:	001d      	movs	r5, r3
 8000a00:	1e6b      	subs	r3, r5, #1
 8000a02:	419d      	sbcs	r5, r3
 8000a04:	e6c7      	b.n	8000796 <__aeabi_dadd+0x2ee>
 8000a06:	0014      	movs	r4, r2
 8000a08:	001e      	movs	r6, r3
 8000a0a:	3c20      	subs	r4, #32
 8000a0c:	40e6      	lsrs	r6, r4
 8000a0e:	2a20      	cmp	r2, #32
 8000a10:	d005      	beq.n	8000a1e <__aeabi_dadd+0x576>
 8000a12:	2440      	movs	r4, #64	; 0x40
 8000a14:	1aa2      	subs	r2, r4, r2
 8000a16:	4093      	lsls	r3, r2
 8000a18:	464a      	mov	r2, r9
 8000a1a:	431a      	orrs	r2, r3
 8000a1c:	4691      	mov	r9, r2
 8000a1e:	464d      	mov	r5, r9
 8000a20:	1e6b      	subs	r3, r5, #1
 8000a22:	419d      	sbcs	r5, r3
 8000a24:	4335      	orrs	r5, r6
 8000a26:	e778      	b.n	800091a <__aeabi_dadd+0x472>
 8000a28:	464a      	mov	r2, r9
 8000a2a:	431a      	orrs	r2, r3
 8000a2c:	d000      	beq.n	8000a30 <__aeabi_dadd+0x588>
 8000a2e:	e66b      	b.n	8000708 <__aeabi_dadd+0x260>
 8000a30:	076b      	lsls	r3, r5, #29
 8000a32:	08f9      	lsrs	r1, r7, #3
 8000a34:	4319      	orrs	r1, r3
 8000a36:	08eb      	lsrs	r3, r5, #3
 8000a38:	e680      	b.n	800073c <__aeabi_dadd+0x294>
 8000a3a:	4661      	mov	r1, ip
 8000a3c:	4339      	orrs	r1, r7
 8000a3e:	d054      	beq.n	8000aea <__aeabi_dadd+0x642>
 8000a40:	4663      	mov	r3, ip
 8000a42:	08f9      	lsrs	r1, r7, #3
 8000a44:	075c      	lsls	r4, r3, #29
 8000a46:	4321      	orrs	r1, r4
 8000a48:	08db      	lsrs	r3, r3, #3
 8000a4a:	0004      	movs	r4, r0
 8000a4c:	e654      	b.n	80006f8 <__aeabi_dadd+0x250>
 8000a4e:	464a      	mov	r2, r9
 8000a50:	1abd      	subs	r5, r7, r2
 8000a52:	42af      	cmp	r7, r5
 8000a54:	4189      	sbcs	r1, r1
 8000a56:	4662      	mov	r2, ip
 8000a58:	4249      	negs	r1, r1
 8000a5a:	1ad3      	subs	r3, r2, r3
 8000a5c:	1a5b      	subs	r3, r3, r1
 8000a5e:	4698      	mov	r8, r3
 8000a60:	0004      	movs	r4, r0
 8000a62:	2601      	movs	r6, #1
 8000a64:	e56b      	b.n	800053e <__aeabi_dadd+0x96>
 8000a66:	464a      	mov	r2, r9
 8000a68:	1bd5      	subs	r5, r2, r7
 8000a6a:	45a9      	cmp	r9, r5
 8000a6c:	4189      	sbcs	r1, r1
 8000a6e:	4662      	mov	r2, ip
 8000a70:	4249      	negs	r1, r1
 8000a72:	1a9a      	subs	r2, r3, r2
 8000a74:	1a52      	subs	r2, r2, r1
 8000a76:	4690      	mov	r8, r2
 8000a78:	0212      	lsls	r2, r2, #8
 8000a7a:	d532      	bpl.n	8000ae2 <__aeabi_dadd+0x63a>
 8000a7c:	464a      	mov	r2, r9
 8000a7e:	1abd      	subs	r5, r7, r2
 8000a80:	42af      	cmp	r7, r5
 8000a82:	4189      	sbcs	r1, r1
 8000a84:	4662      	mov	r2, ip
 8000a86:	4249      	negs	r1, r1
 8000a88:	1ad3      	subs	r3, r2, r3
 8000a8a:	1a5b      	subs	r3, r3, r1
 8000a8c:	4698      	mov	r8, r3
 8000a8e:	0004      	movs	r4, r0
 8000a90:	e584      	b.n	800059c <__aeabi_dadd+0xf4>
 8000a92:	4663      	mov	r3, ip
 8000a94:	08f9      	lsrs	r1, r7, #3
 8000a96:	075a      	lsls	r2, r3, #29
 8000a98:	4311      	orrs	r1, r2
 8000a9a:	08db      	lsrs	r3, r3, #3
 8000a9c:	e64e      	b.n	800073c <__aeabi_dadd+0x294>
 8000a9e:	08f9      	lsrs	r1, r7, #3
 8000aa0:	0768      	lsls	r0, r5, #29
 8000aa2:	4301      	orrs	r1, r0
 8000aa4:	08eb      	lsrs	r3, r5, #3
 8000aa6:	e624      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000aa8:	4662      	mov	r2, ip
 8000aaa:	433a      	orrs	r2, r7
 8000aac:	d100      	bne.n	8000ab0 <__aeabi_dadd+0x608>
 8000aae:	e698      	b.n	80007e2 <__aeabi_dadd+0x33a>
 8000ab0:	464a      	mov	r2, r9
 8000ab2:	08d1      	lsrs	r1, r2, #3
 8000ab4:	075a      	lsls	r2, r3, #29
 8000ab6:	4311      	orrs	r1, r2
 8000ab8:	08da      	lsrs	r2, r3, #3
 8000aba:	2380      	movs	r3, #128	; 0x80
 8000abc:	031b      	lsls	r3, r3, #12
 8000abe:	421a      	tst	r2, r3
 8000ac0:	d008      	beq.n	8000ad4 <__aeabi_dadd+0x62c>
 8000ac2:	4660      	mov	r0, ip
 8000ac4:	08c5      	lsrs	r5, r0, #3
 8000ac6:	421d      	tst	r5, r3
 8000ac8:	d104      	bne.n	8000ad4 <__aeabi_dadd+0x62c>
 8000aca:	4654      	mov	r4, sl
 8000acc:	002a      	movs	r2, r5
 8000ace:	08f9      	lsrs	r1, r7, #3
 8000ad0:	0743      	lsls	r3, r0, #29
 8000ad2:	4319      	orrs	r1, r3
 8000ad4:	0f4b      	lsrs	r3, r1, #29
 8000ad6:	00c9      	lsls	r1, r1, #3
 8000ad8:	075b      	lsls	r3, r3, #29
 8000ada:	08c9      	lsrs	r1, r1, #3
 8000adc:	4319      	orrs	r1, r3
 8000ade:	0013      	movs	r3, r2
 8000ae0:	e62c      	b.n	800073c <__aeabi_dadd+0x294>
 8000ae2:	4641      	mov	r1, r8
 8000ae4:	4329      	orrs	r1, r5
 8000ae6:	d000      	beq.n	8000aea <__aeabi_dadd+0x642>
 8000ae8:	e5fa      	b.n	80006e0 <__aeabi_dadd+0x238>
 8000aea:	2300      	movs	r3, #0
 8000aec:	000a      	movs	r2, r1
 8000aee:	2400      	movs	r4, #0
 8000af0:	e602      	b.n	80006f8 <__aeabi_dadd+0x250>
 8000af2:	076b      	lsls	r3, r5, #29
 8000af4:	08f9      	lsrs	r1, r7, #3
 8000af6:	4319      	orrs	r1, r3
 8000af8:	08eb      	lsrs	r3, r5, #3
 8000afa:	e5fd      	b.n	80006f8 <__aeabi_dadd+0x250>
 8000afc:	4663      	mov	r3, ip
 8000afe:	08f9      	lsrs	r1, r7, #3
 8000b00:	075b      	lsls	r3, r3, #29
 8000b02:	4319      	orrs	r1, r3
 8000b04:	4663      	mov	r3, ip
 8000b06:	0004      	movs	r4, r0
 8000b08:	08db      	lsrs	r3, r3, #3
 8000b0a:	e617      	b.n	800073c <__aeabi_dadd+0x294>
 8000b0c:	003d      	movs	r5, r7
 8000b0e:	444d      	add	r5, r9
 8000b10:	4463      	add	r3, ip
 8000b12:	454d      	cmp	r5, r9
 8000b14:	4189      	sbcs	r1, r1
 8000b16:	4698      	mov	r8, r3
 8000b18:	4249      	negs	r1, r1
 8000b1a:	4488      	add	r8, r1
 8000b1c:	4643      	mov	r3, r8
 8000b1e:	021b      	lsls	r3, r3, #8
 8000b20:	d400      	bmi.n	8000b24 <__aeabi_dadd+0x67c>
 8000b22:	e5dd      	b.n	80006e0 <__aeabi_dadd+0x238>
 8000b24:	4642      	mov	r2, r8
 8000b26:	4b14      	ldr	r3, [pc, #80]	; (8000b78 <__aeabi_dadd+0x6d0>)
 8000b28:	2601      	movs	r6, #1
 8000b2a:	401a      	ands	r2, r3
 8000b2c:	4690      	mov	r8, r2
 8000b2e:	e5d7      	b.n	80006e0 <__aeabi_dadd+0x238>
 8000b30:	0010      	movs	r0, r2
 8000b32:	001e      	movs	r6, r3
 8000b34:	3820      	subs	r0, #32
 8000b36:	40c6      	lsrs	r6, r0
 8000b38:	2a20      	cmp	r2, #32
 8000b3a:	d005      	beq.n	8000b48 <__aeabi_dadd+0x6a0>
 8000b3c:	2040      	movs	r0, #64	; 0x40
 8000b3e:	1a82      	subs	r2, r0, r2
 8000b40:	4093      	lsls	r3, r2
 8000b42:	464a      	mov	r2, r9
 8000b44:	431a      	orrs	r2, r3
 8000b46:	4691      	mov	r9, r2
 8000b48:	464d      	mov	r5, r9
 8000b4a:	1e6b      	subs	r3, r5, #1
 8000b4c:	419d      	sbcs	r5, r3
 8000b4e:	4335      	orrs	r5, r6
 8000b50:	e621      	b.n	8000796 <__aeabi_dadd+0x2ee>
 8000b52:	0002      	movs	r2, r0
 8000b54:	2300      	movs	r3, #0
 8000b56:	2100      	movs	r1, #0
 8000b58:	e540      	b.n	80005dc <__aeabi_dadd+0x134>
 8000b5a:	464a      	mov	r2, r9
 8000b5c:	19d5      	adds	r5, r2, r7
 8000b5e:	42bd      	cmp	r5, r7
 8000b60:	4189      	sbcs	r1, r1
 8000b62:	4463      	add	r3, ip
 8000b64:	4698      	mov	r8, r3
 8000b66:	4249      	negs	r1, r1
 8000b68:	4488      	add	r8, r1
 8000b6a:	e5b3      	b.n	80006d4 <__aeabi_dadd+0x22c>
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4a01      	ldr	r2, [pc, #4]	; (8000b74 <__aeabi_dadd+0x6cc>)
 8000b70:	000b      	movs	r3, r1
 8000b72:	e533      	b.n	80005dc <__aeabi_dadd+0x134>
 8000b74:	000007ff 	.word	0x000007ff
 8000b78:	ff7fffff 	.word	0xff7fffff

08000b7c <__aeabi_ddiv>:
 8000b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b7e:	4657      	mov	r7, sl
 8000b80:	464e      	mov	r6, r9
 8000b82:	4645      	mov	r5, r8
 8000b84:	46de      	mov	lr, fp
 8000b86:	b5e0      	push	{r5, r6, r7, lr}
 8000b88:	4681      	mov	r9, r0
 8000b8a:	0005      	movs	r5, r0
 8000b8c:	030c      	lsls	r4, r1, #12
 8000b8e:	0048      	lsls	r0, r1, #1
 8000b90:	4692      	mov	sl, r2
 8000b92:	001f      	movs	r7, r3
 8000b94:	b085      	sub	sp, #20
 8000b96:	0b24      	lsrs	r4, r4, #12
 8000b98:	0d40      	lsrs	r0, r0, #21
 8000b9a:	0fce      	lsrs	r6, r1, #31
 8000b9c:	2800      	cmp	r0, #0
 8000b9e:	d059      	beq.n	8000c54 <__aeabi_ddiv+0xd8>
 8000ba0:	4b87      	ldr	r3, [pc, #540]	; (8000dc0 <__aeabi_ddiv+0x244>)
 8000ba2:	4298      	cmp	r0, r3
 8000ba4:	d100      	bne.n	8000ba8 <__aeabi_ddiv+0x2c>
 8000ba6:	e098      	b.n	8000cda <__aeabi_ddiv+0x15e>
 8000ba8:	0f6b      	lsrs	r3, r5, #29
 8000baa:	00e4      	lsls	r4, r4, #3
 8000bac:	431c      	orrs	r4, r3
 8000bae:	2380      	movs	r3, #128	; 0x80
 8000bb0:	041b      	lsls	r3, r3, #16
 8000bb2:	4323      	orrs	r3, r4
 8000bb4:	4698      	mov	r8, r3
 8000bb6:	4b83      	ldr	r3, [pc, #524]	; (8000dc4 <__aeabi_ddiv+0x248>)
 8000bb8:	00ed      	lsls	r5, r5, #3
 8000bba:	469b      	mov	fp, r3
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	4699      	mov	r9, r3
 8000bc0:	4483      	add	fp, r0
 8000bc2:	9300      	str	r3, [sp, #0]
 8000bc4:	033c      	lsls	r4, r7, #12
 8000bc6:	007b      	lsls	r3, r7, #1
 8000bc8:	4650      	mov	r0, sl
 8000bca:	0b24      	lsrs	r4, r4, #12
 8000bcc:	0d5b      	lsrs	r3, r3, #21
 8000bce:	0fff      	lsrs	r7, r7, #31
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d067      	beq.n	8000ca4 <__aeabi_ddiv+0x128>
 8000bd4:	4a7a      	ldr	r2, [pc, #488]	; (8000dc0 <__aeabi_ddiv+0x244>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d018      	beq.n	8000c0c <__aeabi_ddiv+0x90>
 8000bda:	497a      	ldr	r1, [pc, #488]	; (8000dc4 <__aeabi_ddiv+0x248>)
 8000bdc:	0f42      	lsrs	r2, r0, #29
 8000bde:	468c      	mov	ip, r1
 8000be0:	00e4      	lsls	r4, r4, #3
 8000be2:	4659      	mov	r1, fp
 8000be4:	4314      	orrs	r4, r2
 8000be6:	2280      	movs	r2, #128	; 0x80
 8000be8:	4463      	add	r3, ip
 8000bea:	0412      	lsls	r2, r2, #16
 8000bec:	1acb      	subs	r3, r1, r3
 8000bee:	4314      	orrs	r4, r2
 8000bf0:	469b      	mov	fp, r3
 8000bf2:	00c2      	lsls	r2, r0, #3
 8000bf4:	2000      	movs	r0, #0
 8000bf6:	0033      	movs	r3, r6
 8000bf8:	407b      	eors	r3, r7
 8000bfa:	469a      	mov	sl, r3
 8000bfc:	464b      	mov	r3, r9
 8000bfe:	2b0f      	cmp	r3, #15
 8000c00:	d900      	bls.n	8000c04 <__aeabi_ddiv+0x88>
 8000c02:	e0ef      	b.n	8000de4 <__aeabi_ddiv+0x268>
 8000c04:	4970      	ldr	r1, [pc, #448]	; (8000dc8 <__aeabi_ddiv+0x24c>)
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	58cb      	ldr	r3, [r1, r3]
 8000c0a:	469f      	mov	pc, r3
 8000c0c:	4b6f      	ldr	r3, [pc, #444]	; (8000dcc <__aeabi_ddiv+0x250>)
 8000c0e:	4652      	mov	r2, sl
 8000c10:	469c      	mov	ip, r3
 8000c12:	4322      	orrs	r2, r4
 8000c14:	44e3      	add	fp, ip
 8000c16:	2a00      	cmp	r2, #0
 8000c18:	d000      	beq.n	8000c1c <__aeabi_ddiv+0xa0>
 8000c1a:	e095      	b.n	8000d48 <__aeabi_ddiv+0x1cc>
 8000c1c:	4649      	mov	r1, r9
 8000c1e:	2302      	movs	r3, #2
 8000c20:	4319      	orrs	r1, r3
 8000c22:	4689      	mov	r9, r1
 8000c24:	2400      	movs	r4, #0
 8000c26:	2002      	movs	r0, #2
 8000c28:	e7e5      	b.n	8000bf6 <__aeabi_ddiv+0x7a>
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	2400      	movs	r4, #0
 8000c2e:	2500      	movs	r5, #0
 8000c30:	4652      	mov	r2, sl
 8000c32:	051b      	lsls	r3, r3, #20
 8000c34:	4323      	orrs	r3, r4
 8000c36:	07d2      	lsls	r2, r2, #31
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	0028      	movs	r0, r5
 8000c3c:	0019      	movs	r1, r3
 8000c3e:	b005      	add	sp, #20
 8000c40:	bcf0      	pop	{r4, r5, r6, r7}
 8000c42:	46bb      	mov	fp, r7
 8000c44:	46b2      	mov	sl, r6
 8000c46:	46a9      	mov	r9, r5
 8000c48:	46a0      	mov	r8, r4
 8000c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c4c:	2400      	movs	r4, #0
 8000c4e:	2500      	movs	r5, #0
 8000c50:	4b5b      	ldr	r3, [pc, #364]	; (8000dc0 <__aeabi_ddiv+0x244>)
 8000c52:	e7ed      	b.n	8000c30 <__aeabi_ddiv+0xb4>
 8000c54:	464b      	mov	r3, r9
 8000c56:	4323      	orrs	r3, r4
 8000c58:	4698      	mov	r8, r3
 8000c5a:	d100      	bne.n	8000c5e <__aeabi_ddiv+0xe2>
 8000c5c:	e089      	b.n	8000d72 <__aeabi_ddiv+0x1f6>
 8000c5e:	2c00      	cmp	r4, #0
 8000c60:	d100      	bne.n	8000c64 <__aeabi_ddiv+0xe8>
 8000c62:	e1e0      	b.n	8001026 <__aeabi_ddiv+0x4aa>
 8000c64:	0020      	movs	r0, r4
 8000c66:	f001 fa37 	bl	80020d8 <__clzsi2>
 8000c6a:	0001      	movs	r1, r0
 8000c6c:	0002      	movs	r2, r0
 8000c6e:	390b      	subs	r1, #11
 8000c70:	231d      	movs	r3, #29
 8000c72:	1a5b      	subs	r3, r3, r1
 8000c74:	4649      	mov	r1, r9
 8000c76:	0010      	movs	r0, r2
 8000c78:	40d9      	lsrs	r1, r3
 8000c7a:	3808      	subs	r0, #8
 8000c7c:	4084      	lsls	r4, r0
 8000c7e:	000b      	movs	r3, r1
 8000c80:	464d      	mov	r5, r9
 8000c82:	4323      	orrs	r3, r4
 8000c84:	4698      	mov	r8, r3
 8000c86:	4085      	lsls	r5, r0
 8000c88:	4851      	ldr	r0, [pc, #324]	; (8000dd0 <__aeabi_ddiv+0x254>)
 8000c8a:	033c      	lsls	r4, r7, #12
 8000c8c:	1a83      	subs	r3, r0, r2
 8000c8e:	469b      	mov	fp, r3
 8000c90:	2300      	movs	r3, #0
 8000c92:	4699      	mov	r9, r3
 8000c94:	9300      	str	r3, [sp, #0]
 8000c96:	007b      	lsls	r3, r7, #1
 8000c98:	4650      	mov	r0, sl
 8000c9a:	0b24      	lsrs	r4, r4, #12
 8000c9c:	0d5b      	lsrs	r3, r3, #21
 8000c9e:	0fff      	lsrs	r7, r7, #31
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d197      	bne.n	8000bd4 <__aeabi_ddiv+0x58>
 8000ca4:	4652      	mov	r2, sl
 8000ca6:	4322      	orrs	r2, r4
 8000ca8:	d055      	beq.n	8000d56 <__aeabi_ddiv+0x1da>
 8000caa:	2c00      	cmp	r4, #0
 8000cac:	d100      	bne.n	8000cb0 <__aeabi_ddiv+0x134>
 8000cae:	e1ca      	b.n	8001046 <__aeabi_ddiv+0x4ca>
 8000cb0:	0020      	movs	r0, r4
 8000cb2:	f001 fa11 	bl	80020d8 <__clzsi2>
 8000cb6:	0002      	movs	r2, r0
 8000cb8:	3a0b      	subs	r2, #11
 8000cba:	231d      	movs	r3, #29
 8000cbc:	0001      	movs	r1, r0
 8000cbe:	1a9b      	subs	r3, r3, r2
 8000cc0:	4652      	mov	r2, sl
 8000cc2:	3908      	subs	r1, #8
 8000cc4:	40da      	lsrs	r2, r3
 8000cc6:	408c      	lsls	r4, r1
 8000cc8:	4314      	orrs	r4, r2
 8000cca:	4652      	mov	r2, sl
 8000ccc:	408a      	lsls	r2, r1
 8000cce:	4b41      	ldr	r3, [pc, #260]	; (8000dd4 <__aeabi_ddiv+0x258>)
 8000cd0:	4458      	add	r0, fp
 8000cd2:	469b      	mov	fp, r3
 8000cd4:	4483      	add	fp, r0
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	e78d      	b.n	8000bf6 <__aeabi_ddiv+0x7a>
 8000cda:	464b      	mov	r3, r9
 8000cdc:	4323      	orrs	r3, r4
 8000cde:	4698      	mov	r8, r3
 8000ce0:	d140      	bne.n	8000d64 <__aeabi_ddiv+0x1e8>
 8000ce2:	2308      	movs	r3, #8
 8000ce4:	4699      	mov	r9, r3
 8000ce6:	3b06      	subs	r3, #6
 8000ce8:	2500      	movs	r5, #0
 8000cea:	4683      	mov	fp, r0
 8000cec:	9300      	str	r3, [sp, #0]
 8000cee:	e769      	b.n	8000bc4 <__aeabi_ddiv+0x48>
 8000cf0:	46b2      	mov	sl, r6
 8000cf2:	9b00      	ldr	r3, [sp, #0]
 8000cf4:	2b02      	cmp	r3, #2
 8000cf6:	d0a9      	beq.n	8000c4c <__aeabi_ddiv+0xd0>
 8000cf8:	2b03      	cmp	r3, #3
 8000cfa:	d100      	bne.n	8000cfe <__aeabi_ddiv+0x182>
 8000cfc:	e211      	b.n	8001122 <__aeabi_ddiv+0x5a6>
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d093      	beq.n	8000c2a <__aeabi_ddiv+0xae>
 8000d02:	4a35      	ldr	r2, [pc, #212]	; (8000dd8 <__aeabi_ddiv+0x25c>)
 8000d04:	445a      	add	r2, fp
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	dc00      	bgt.n	8000d0c <__aeabi_ddiv+0x190>
 8000d0a:	e13c      	b.n	8000f86 <__aeabi_ddiv+0x40a>
 8000d0c:	076b      	lsls	r3, r5, #29
 8000d0e:	d000      	beq.n	8000d12 <__aeabi_ddiv+0x196>
 8000d10:	e1a7      	b.n	8001062 <__aeabi_ddiv+0x4e6>
 8000d12:	08ed      	lsrs	r5, r5, #3
 8000d14:	4643      	mov	r3, r8
 8000d16:	01db      	lsls	r3, r3, #7
 8000d18:	d506      	bpl.n	8000d28 <__aeabi_ddiv+0x1ac>
 8000d1a:	4642      	mov	r2, r8
 8000d1c:	4b2f      	ldr	r3, [pc, #188]	; (8000ddc <__aeabi_ddiv+0x260>)
 8000d1e:	401a      	ands	r2, r3
 8000d20:	4690      	mov	r8, r2
 8000d22:	2280      	movs	r2, #128	; 0x80
 8000d24:	00d2      	lsls	r2, r2, #3
 8000d26:	445a      	add	r2, fp
 8000d28:	4b2d      	ldr	r3, [pc, #180]	; (8000de0 <__aeabi_ddiv+0x264>)
 8000d2a:	429a      	cmp	r2, r3
 8000d2c:	dc8e      	bgt.n	8000c4c <__aeabi_ddiv+0xd0>
 8000d2e:	4643      	mov	r3, r8
 8000d30:	0552      	lsls	r2, r2, #21
 8000d32:	0758      	lsls	r0, r3, #29
 8000d34:	025c      	lsls	r4, r3, #9
 8000d36:	4305      	orrs	r5, r0
 8000d38:	0b24      	lsrs	r4, r4, #12
 8000d3a:	0d53      	lsrs	r3, r2, #21
 8000d3c:	e778      	b.n	8000c30 <__aeabi_ddiv+0xb4>
 8000d3e:	46ba      	mov	sl, r7
 8000d40:	46a0      	mov	r8, r4
 8000d42:	0015      	movs	r5, r2
 8000d44:	9000      	str	r0, [sp, #0]
 8000d46:	e7d4      	b.n	8000cf2 <__aeabi_ddiv+0x176>
 8000d48:	464a      	mov	r2, r9
 8000d4a:	2303      	movs	r3, #3
 8000d4c:	431a      	orrs	r2, r3
 8000d4e:	4691      	mov	r9, r2
 8000d50:	2003      	movs	r0, #3
 8000d52:	4652      	mov	r2, sl
 8000d54:	e74f      	b.n	8000bf6 <__aeabi_ddiv+0x7a>
 8000d56:	4649      	mov	r1, r9
 8000d58:	2301      	movs	r3, #1
 8000d5a:	4319      	orrs	r1, r3
 8000d5c:	4689      	mov	r9, r1
 8000d5e:	2400      	movs	r4, #0
 8000d60:	2001      	movs	r0, #1
 8000d62:	e748      	b.n	8000bf6 <__aeabi_ddiv+0x7a>
 8000d64:	230c      	movs	r3, #12
 8000d66:	4699      	mov	r9, r3
 8000d68:	3b09      	subs	r3, #9
 8000d6a:	46a0      	mov	r8, r4
 8000d6c:	4683      	mov	fp, r0
 8000d6e:	9300      	str	r3, [sp, #0]
 8000d70:	e728      	b.n	8000bc4 <__aeabi_ddiv+0x48>
 8000d72:	2304      	movs	r3, #4
 8000d74:	4699      	mov	r9, r3
 8000d76:	2300      	movs	r3, #0
 8000d78:	469b      	mov	fp, r3
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	2500      	movs	r5, #0
 8000d7e:	9300      	str	r3, [sp, #0]
 8000d80:	e720      	b.n	8000bc4 <__aeabi_ddiv+0x48>
 8000d82:	2300      	movs	r3, #0
 8000d84:	2480      	movs	r4, #128	; 0x80
 8000d86:	469a      	mov	sl, r3
 8000d88:	2500      	movs	r5, #0
 8000d8a:	4b0d      	ldr	r3, [pc, #52]	; (8000dc0 <__aeabi_ddiv+0x244>)
 8000d8c:	0324      	lsls	r4, r4, #12
 8000d8e:	e74f      	b.n	8000c30 <__aeabi_ddiv+0xb4>
 8000d90:	2380      	movs	r3, #128	; 0x80
 8000d92:	4641      	mov	r1, r8
 8000d94:	031b      	lsls	r3, r3, #12
 8000d96:	4219      	tst	r1, r3
 8000d98:	d008      	beq.n	8000dac <__aeabi_ddiv+0x230>
 8000d9a:	421c      	tst	r4, r3
 8000d9c:	d106      	bne.n	8000dac <__aeabi_ddiv+0x230>
 8000d9e:	431c      	orrs	r4, r3
 8000da0:	0324      	lsls	r4, r4, #12
 8000da2:	46ba      	mov	sl, r7
 8000da4:	0015      	movs	r5, r2
 8000da6:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <__aeabi_ddiv+0x244>)
 8000da8:	0b24      	lsrs	r4, r4, #12
 8000daa:	e741      	b.n	8000c30 <__aeabi_ddiv+0xb4>
 8000dac:	2480      	movs	r4, #128	; 0x80
 8000dae:	4643      	mov	r3, r8
 8000db0:	0324      	lsls	r4, r4, #12
 8000db2:	431c      	orrs	r4, r3
 8000db4:	0324      	lsls	r4, r4, #12
 8000db6:	46b2      	mov	sl, r6
 8000db8:	4b01      	ldr	r3, [pc, #4]	; (8000dc0 <__aeabi_ddiv+0x244>)
 8000dba:	0b24      	lsrs	r4, r4, #12
 8000dbc:	e738      	b.n	8000c30 <__aeabi_ddiv+0xb4>
 8000dbe:	46c0      	nop			; (mov r8, r8)
 8000dc0:	000007ff 	.word	0x000007ff
 8000dc4:	fffffc01 	.word	0xfffffc01
 8000dc8:	0800be54 	.word	0x0800be54
 8000dcc:	fffff801 	.word	0xfffff801
 8000dd0:	fffffc0d 	.word	0xfffffc0d
 8000dd4:	000003f3 	.word	0x000003f3
 8000dd8:	000003ff 	.word	0x000003ff
 8000ddc:	feffffff 	.word	0xfeffffff
 8000de0:	000007fe 	.word	0x000007fe
 8000de4:	4544      	cmp	r4, r8
 8000de6:	d200      	bcs.n	8000dea <__aeabi_ddiv+0x26e>
 8000de8:	e116      	b.n	8001018 <__aeabi_ddiv+0x49c>
 8000dea:	d100      	bne.n	8000dee <__aeabi_ddiv+0x272>
 8000dec:	e111      	b.n	8001012 <__aeabi_ddiv+0x496>
 8000dee:	2301      	movs	r3, #1
 8000df0:	425b      	negs	r3, r3
 8000df2:	469c      	mov	ip, r3
 8000df4:	002e      	movs	r6, r5
 8000df6:	4640      	mov	r0, r8
 8000df8:	2500      	movs	r5, #0
 8000dfa:	44e3      	add	fp, ip
 8000dfc:	0223      	lsls	r3, r4, #8
 8000dfe:	0e14      	lsrs	r4, r2, #24
 8000e00:	431c      	orrs	r4, r3
 8000e02:	0c1b      	lsrs	r3, r3, #16
 8000e04:	4699      	mov	r9, r3
 8000e06:	0423      	lsls	r3, r4, #16
 8000e08:	0c1f      	lsrs	r7, r3, #16
 8000e0a:	0212      	lsls	r2, r2, #8
 8000e0c:	4649      	mov	r1, r9
 8000e0e:	9200      	str	r2, [sp, #0]
 8000e10:	9701      	str	r7, [sp, #4]
 8000e12:	f7ff fa1b 	bl	800024c <__aeabi_uidivmod>
 8000e16:	0002      	movs	r2, r0
 8000e18:	437a      	muls	r2, r7
 8000e1a:	040b      	lsls	r3, r1, #16
 8000e1c:	0c31      	lsrs	r1, r6, #16
 8000e1e:	4680      	mov	r8, r0
 8000e20:	4319      	orrs	r1, r3
 8000e22:	428a      	cmp	r2, r1
 8000e24:	d90b      	bls.n	8000e3e <__aeabi_ddiv+0x2c2>
 8000e26:	2301      	movs	r3, #1
 8000e28:	425b      	negs	r3, r3
 8000e2a:	469c      	mov	ip, r3
 8000e2c:	1909      	adds	r1, r1, r4
 8000e2e:	44e0      	add	r8, ip
 8000e30:	428c      	cmp	r4, r1
 8000e32:	d804      	bhi.n	8000e3e <__aeabi_ddiv+0x2c2>
 8000e34:	428a      	cmp	r2, r1
 8000e36:	d902      	bls.n	8000e3e <__aeabi_ddiv+0x2c2>
 8000e38:	1e83      	subs	r3, r0, #2
 8000e3a:	4698      	mov	r8, r3
 8000e3c:	1909      	adds	r1, r1, r4
 8000e3e:	1a88      	subs	r0, r1, r2
 8000e40:	4649      	mov	r1, r9
 8000e42:	f7ff fa03 	bl	800024c <__aeabi_uidivmod>
 8000e46:	0409      	lsls	r1, r1, #16
 8000e48:	468c      	mov	ip, r1
 8000e4a:	0431      	lsls	r1, r6, #16
 8000e4c:	4666      	mov	r6, ip
 8000e4e:	9a01      	ldr	r2, [sp, #4]
 8000e50:	0c09      	lsrs	r1, r1, #16
 8000e52:	4342      	muls	r2, r0
 8000e54:	0003      	movs	r3, r0
 8000e56:	4331      	orrs	r1, r6
 8000e58:	428a      	cmp	r2, r1
 8000e5a:	d904      	bls.n	8000e66 <__aeabi_ddiv+0x2ea>
 8000e5c:	1909      	adds	r1, r1, r4
 8000e5e:	3b01      	subs	r3, #1
 8000e60:	428c      	cmp	r4, r1
 8000e62:	d800      	bhi.n	8000e66 <__aeabi_ddiv+0x2ea>
 8000e64:	e111      	b.n	800108a <__aeabi_ddiv+0x50e>
 8000e66:	1a89      	subs	r1, r1, r2
 8000e68:	4642      	mov	r2, r8
 8000e6a:	9e00      	ldr	r6, [sp, #0]
 8000e6c:	0412      	lsls	r2, r2, #16
 8000e6e:	431a      	orrs	r2, r3
 8000e70:	0c33      	lsrs	r3, r6, #16
 8000e72:	001f      	movs	r7, r3
 8000e74:	0c10      	lsrs	r0, r2, #16
 8000e76:	4690      	mov	r8, r2
 8000e78:	9302      	str	r3, [sp, #8]
 8000e7a:	0413      	lsls	r3, r2, #16
 8000e7c:	0432      	lsls	r2, r6, #16
 8000e7e:	0c16      	lsrs	r6, r2, #16
 8000e80:	0032      	movs	r2, r6
 8000e82:	0c1b      	lsrs	r3, r3, #16
 8000e84:	435a      	muls	r2, r3
 8000e86:	9603      	str	r6, [sp, #12]
 8000e88:	437b      	muls	r3, r7
 8000e8a:	4346      	muls	r6, r0
 8000e8c:	4378      	muls	r0, r7
 8000e8e:	0c17      	lsrs	r7, r2, #16
 8000e90:	46bc      	mov	ip, r7
 8000e92:	199b      	adds	r3, r3, r6
 8000e94:	4463      	add	r3, ip
 8000e96:	429e      	cmp	r6, r3
 8000e98:	d903      	bls.n	8000ea2 <__aeabi_ddiv+0x326>
 8000e9a:	2680      	movs	r6, #128	; 0x80
 8000e9c:	0276      	lsls	r6, r6, #9
 8000e9e:	46b4      	mov	ip, r6
 8000ea0:	4460      	add	r0, ip
 8000ea2:	0c1e      	lsrs	r6, r3, #16
 8000ea4:	1830      	adds	r0, r6, r0
 8000ea6:	0416      	lsls	r6, r2, #16
 8000ea8:	041b      	lsls	r3, r3, #16
 8000eaa:	0c36      	lsrs	r6, r6, #16
 8000eac:	199e      	adds	r6, r3, r6
 8000eae:	4281      	cmp	r1, r0
 8000eb0:	d200      	bcs.n	8000eb4 <__aeabi_ddiv+0x338>
 8000eb2:	e09c      	b.n	8000fee <__aeabi_ddiv+0x472>
 8000eb4:	d100      	bne.n	8000eb8 <__aeabi_ddiv+0x33c>
 8000eb6:	e097      	b.n	8000fe8 <__aeabi_ddiv+0x46c>
 8000eb8:	1bae      	subs	r6, r5, r6
 8000eba:	1a09      	subs	r1, r1, r0
 8000ebc:	42b5      	cmp	r5, r6
 8000ebe:	4180      	sbcs	r0, r0
 8000ec0:	4240      	negs	r0, r0
 8000ec2:	1a08      	subs	r0, r1, r0
 8000ec4:	4284      	cmp	r4, r0
 8000ec6:	d100      	bne.n	8000eca <__aeabi_ddiv+0x34e>
 8000ec8:	e111      	b.n	80010ee <__aeabi_ddiv+0x572>
 8000eca:	4649      	mov	r1, r9
 8000ecc:	f7ff f9be 	bl	800024c <__aeabi_uidivmod>
 8000ed0:	9a01      	ldr	r2, [sp, #4]
 8000ed2:	040b      	lsls	r3, r1, #16
 8000ed4:	4342      	muls	r2, r0
 8000ed6:	0c31      	lsrs	r1, r6, #16
 8000ed8:	0005      	movs	r5, r0
 8000eda:	4319      	orrs	r1, r3
 8000edc:	428a      	cmp	r2, r1
 8000ede:	d907      	bls.n	8000ef0 <__aeabi_ddiv+0x374>
 8000ee0:	1909      	adds	r1, r1, r4
 8000ee2:	3d01      	subs	r5, #1
 8000ee4:	428c      	cmp	r4, r1
 8000ee6:	d803      	bhi.n	8000ef0 <__aeabi_ddiv+0x374>
 8000ee8:	428a      	cmp	r2, r1
 8000eea:	d901      	bls.n	8000ef0 <__aeabi_ddiv+0x374>
 8000eec:	1e85      	subs	r5, r0, #2
 8000eee:	1909      	adds	r1, r1, r4
 8000ef0:	1a88      	subs	r0, r1, r2
 8000ef2:	4649      	mov	r1, r9
 8000ef4:	f7ff f9aa 	bl	800024c <__aeabi_uidivmod>
 8000ef8:	0409      	lsls	r1, r1, #16
 8000efa:	468c      	mov	ip, r1
 8000efc:	0431      	lsls	r1, r6, #16
 8000efe:	4666      	mov	r6, ip
 8000f00:	9a01      	ldr	r2, [sp, #4]
 8000f02:	0c09      	lsrs	r1, r1, #16
 8000f04:	4342      	muls	r2, r0
 8000f06:	0003      	movs	r3, r0
 8000f08:	4331      	orrs	r1, r6
 8000f0a:	428a      	cmp	r2, r1
 8000f0c:	d907      	bls.n	8000f1e <__aeabi_ddiv+0x3a2>
 8000f0e:	1909      	adds	r1, r1, r4
 8000f10:	3b01      	subs	r3, #1
 8000f12:	428c      	cmp	r4, r1
 8000f14:	d803      	bhi.n	8000f1e <__aeabi_ddiv+0x3a2>
 8000f16:	428a      	cmp	r2, r1
 8000f18:	d901      	bls.n	8000f1e <__aeabi_ddiv+0x3a2>
 8000f1a:	1e83      	subs	r3, r0, #2
 8000f1c:	1909      	adds	r1, r1, r4
 8000f1e:	9e03      	ldr	r6, [sp, #12]
 8000f20:	1a89      	subs	r1, r1, r2
 8000f22:	0032      	movs	r2, r6
 8000f24:	042d      	lsls	r5, r5, #16
 8000f26:	431d      	orrs	r5, r3
 8000f28:	9f02      	ldr	r7, [sp, #8]
 8000f2a:	042b      	lsls	r3, r5, #16
 8000f2c:	0c1b      	lsrs	r3, r3, #16
 8000f2e:	435a      	muls	r2, r3
 8000f30:	437b      	muls	r3, r7
 8000f32:	469c      	mov	ip, r3
 8000f34:	0c28      	lsrs	r0, r5, #16
 8000f36:	4346      	muls	r6, r0
 8000f38:	0c13      	lsrs	r3, r2, #16
 8000f3a:	44b4      	add	ip, r6
 8000f3c:	4463      	add	r3, ip
 8000f3e:	4378      	muls	r0, r7
 8000f40:	429e      	cmp	r6, r3
 8000f42:	d903      	bls.n	8000f4c <__aeabi_ddiv+0x3d0>
 8000f44:	2680      	movs	r6, #128	; 0x80
 8000f46:	0276      	lsls	r6, r6, #9
 8000f48:	46b4      	mov	ip, r6
 8000f4a:	4460      	add	r0, ip
 8000f4c:	0c1e      	lsrs	r6, r3, #16
 8000f4e:	0412      	lsls	r2, r2, #16
 8000f50:	041b      	lsls	r3, r3, #16
 8000f52:	0c12      	lsrs	r2, r2, #16
 8000f54:	1830      	adds	r0, r6, r0
 8000f56:	189b      	adds	r3, r3, r2
 8000f58:	4281      	cmp	r1, r0
 8000f5a:	d306      	bcc.n	8000f6a <__aeabi_ddiv+0x3ee>
 8000f5c:	d002      	beq.n	8000f64 <__aeabi_ddiv+0x3e8>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	431d      	orrs	r5, r3
 8000f62:	e6ce      	b.n	8000d02 <__aeabi_ddiv+0x186>
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d100      	bne.n	8000f6a <__aeabi_ddiv+0x3ee>
 8000f68:	e6cb      	b.n	8000d02 <__aeabi_ddiv+0x186>
 8000f6a:	1861      	adds	r1, r4, r1
 8000f6c:	1e6e      	subs	r6, r5, #1
 8000f6e:	42a1      	cmp	r1, r4
 8000f70:	d200      	bcs.n	8000f74 <__aeabi_ddiv+0x3f8>
 8000f72:	e0a4      	b.n	80010be <__aeabi_ddiv+0x542>
 8000f74:	4281      	cmp	r1, r0
 8000f76:	d200      	bcs.n	8000f7a <__aeabi_ddiv+0x3fe>
 8000f78:	e0c9      	b.n	800110e <__aeabi_ddiv+0x592>
 8000f7a:	d100      	bne.n	8000f7e <__aeabi_ddiv+0x402>
 8000f7c:	e0d9      	b.n	8001132 <__aeabi_ddiv+0x5b6>
 8000f7e:	0035      	movs	r5, r6
 8000f80:	e7ed      	b.n	8000f5e <__aeabi_ddiv+0x3e2>
 8000f82:	2501      	movs	r5, #1
 8000f84:	426d      	negs	r5, r5
 8000f86:	2101      	movs	r1, #1
 8000f88:	1a89      	subs	r1, r1, r2
 8000f8a:	2938      	cmp	r1, #56	; 0x38
 8000f8c:	dd00      	ble.n	8000f90 <__aeabi_ddiv+0x414>
 8000f8e:	e64c      	b.n	8000c2a <__aeabi_ddiv+0xae>
 8000f90:	291f      	cmp	r1, #31
 8000f92:	dc00      	bgt.n	8000f96 <__aeabi_ddiv+0x41a>
 8000f94:	e07f      	b.n	8001096 <__aeabi_ddiv+0x51a>
 8000f96:	231f      	movs	r3, #31
 8000f98:	425b      	negs	r3, r3
 8000f9a:	1a9a      	subs	r2, r3, r2
 8000f9c:	4643      	mov	r3, r8
 8000f9e:	40d3      	lsrs	r3, r2
 8000fa0:	2920      	cmp	r1, #32
 8000fa2:	d004      	beq.n	8000fae <__aeabi_ddiv+0x432>
 8000fa4:	4644      	mov	r4, r8
 8000fa6:	4a65      	ldr	r2, [pc, #404]	; (800113c <__aeabi_ddiv+0x5c0>)
 8000fa8:	445a      	add	r2, fp
 8000faa:	4094      	lsls	r4, r2
 8000fac:	4325      	orrs	r5, r4
 8000fae:	1e6a      	subs	r2, r5, #1
 8000fb0:	4195      	sbcs	r5, r2
 8000fb2:	2207      	movs	r2, #7
 8000fb4:	432b      	orrs	r3, r5
 8000fb6:	0015      	movs	r5, r2
 8000fb8:	2400      	movs	r4, #0
 8000fba:	401d      	ands	r5, r3
 8000fbc:	421a      	tst	r2, r3
 8000fbe:	d100      	bne.n	8000fc2 <__aeabi_ddiv+0x446>
 8000fc0:	e0a1      	b.n	8001106 <__aeabi_ddiv+0x58a>
 8000fc2:	220f      	movs	r2, #15
 8000fc4:	2400      	movs	r4, #0
 8000fc6:	401a      	ands	r2, r3
 8000fc8:	2a04      	cmp	r2, #4
 8000fca:	d100      	bne.n	8000fce <__aeabi_ddiv+0x452>
 8000fcc:	e098      	b.n	8001100 <__aeabi_ddiv+0x584>
 8000fce:	1d1a      	adds	r2, r3, #4
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	419b      	sbcs	r3, r3
 8000fd4:	425b      	negs	r3, r3
 8000fd6:	18e4      	adds	r4, r4, r3
 8000fd8:	0013      	movs	r3, r2
 8000fda:	0222      	lsls	r2, r4, #8
 8000fdc:	d400      	bmi.n	8000fe0 <__aeabi_ddiv+0x464>
 8000fde:	e08f      	b.n	8001100 <__aeabi_ddiv+0x584>
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	2400      	movs	r4, #0
 8000fe4:	2500      	movs	r5, #0
 8000fe6:	e623      	b.n	8000c30 <__aeabi_ddiv+0xb4>
 8000fe8:	42b5      	cmp	r5, r6
 8000fea:	d300      	bcc.n	8000fee <__aeabi_ddiv+0x472>
 8000fec:	e764      	b.n	8000eb8 <__aeabi_ddiv+0x33c>
 8000fee:	4643      	mov	r3, r8
 8000ff0:	1e5a      	subs	r2, r3, #1
 8000ff2:	9b00      	ldr	r3, [sp, #0]
 8000ff4:	469c      	mov	ip, r3
 8000ff6:	4465      	add	r5, ip
 8000ff8:	001f      	movs	r7, r3
 8000ffa:	429d      	cmp	r5, r3
 8000ffc:	419b      	sbcs	r3, r3
 8000ffe:	425b      	negs	r3, r3
 8001000:	191b      	adds	r3, r3, r4
 8001002:	18c9      	adds	r1, r1, r3
 8001004:	428c      	cmp	r4, r1
 8001006:	d23a      	bcs.n	800107e <__aeabi_ddiv+0x502>
 8001008:	4288      	cmp	r0, r1
 800100a:	d863      	bhi.n	80010d4 <__aeabi_ddiv+0x558>
 800100c:	d060      	beq.n	80010d0 <__aeabi_ddiv+0x554>
 800100e:	4690      	mov	r8, r2
 8001010:	e752      	b.n	8000eb8 <__aeabi_ddiv+0x33c>
 8001012:	42aa      	cmp	r2, r5
 8001014:	d900      	bls.n	8001018 <__aeabi_ddiv+0x49c>
 8001016:	e6ea      	b.n	8000dee <__aeabi_ddiv+0x272>
 8001018:	4643      	mov	r3, r8
 800101a:	07de      	lsls	r6, r3, #31
 800101c:	0858      	lsrs	r0, r3, #1
 800101e:	086b      	lsrs	r3, r5, #1
 8001020:	431e      	orrs	r6, r3
 8001022:	07ed      	lsls	r5, r5, #31
 8001024:	e6ea      	b.n	8000dfc <__aeabi_ddiv+0x280>
 8001026:	4648      	mov	r0, r9
 8001028:	f001 f856 	bl	80020d8 <__clzsi2>
 800102c:	0001      	movs	r1, r0
 800102e:	0002      	movs	r2, r0
 8001030:	3115      	adds	r1, #21
 8001032:	3220      	adds	r2, #32
 8001034:	291c      	cmp	r1, #28
 8001036:	dc00      	bgt.n	800103a <__aeabi_ddiv+0x4be>
 8001038:	e61a      	b.n	8000c70 <__aeabi_ddiv+0xf4>
 800103a:	464b      	mov	r3, r9
 800103c:	3808      	subs	r0, #8
 800103e:	4083      	lsls	r3, r0
 8001040:	2500      	movs	r5, #0
 8001042:	4698      	mov	r8, r3
 8001044:	e620      	b.n	8000c88 <__aeabi_ddiv+0x10c>
 8001046:	f001 f847 	bl	80020d8 <__clzsi2>
 800104a:	0003      	movs	r3, r0
 800104c:	001a      	movs	r2, r3
 800104e:	3215      	adds	r2, #21
 8001050:	3020      	adds	r0, #32
 8001052:	2a1c      	cmp	r2, #28
 8001054:	dc00      	bgt.n	8001058 <__aeabi_ddiv+0x4dc>
 8001056:	e630      	b.n	8000cba <__aeabi_ddiv+0x13e>
 8001058:	4654      	mov	r4, sl
 800105a:	3b08      	subs	r3, #8
 800105c:	2200      	movs	r2, #0
 800105e:	409c      	lsls	r4, r3
 8001060:	e635      	b.n	8000cce <__aeabi_ddiv+0x152>
 8001062:	230f      	movs	r3, #15
 8001064:	402b      	ands	r3, r5
 8001066:	2b04      	cmp	r3, #4
 8001068:	d100      	bne.n	800106c <__aeabi_ddiv+0x4f0>
 800106a:	e652      	b.n	8000d12 <__aeabi_ddiv+0x196>
 800106c:	2305      	movs	r3, #5
 800106e:	425b      	negs	r3, r3
 8001070:	42ab      	cmp	r3, r5
 8001072:	419b      	sbcs	r3, r3
 8001074:	3504      	adds	r5, #4
 8001076:	425b      	negs	r3, r3
 8001078:	08ed      	lsrs	r5, r5, #3
 800107a:	4498      	add	r8, r3
 800107c:	e64a      	b.n	8000d14 <__aeabi_ddiv+0x198>
 800107e:	428c      	cmp	r4, r1
 8001080:	d1c5      	bne.n	800100e <__aeabi_ddiv+0x492>
 8001082:	42af      	cmp	r7, r5
 8001084:	d9c0      	bls.n	8001008 <__aeabi_ddiv+0x48c>
 8001086:	4690      	mov	r8, r2
 8001088:	e716      	b.n	8000eb8 <__aeabi_ddiv+0x33c>
 800108a:	428a      	cmp	r2, r1
 800108c:	d800      	bhi.n	8001090 <__aeabi_ddiv+0x514>
 800108e:	e6ea      	b.n	8000e66 <__aeabi_ddiv+0x2ea>
 8001090:	1e83      	subs	r3, r0, #2
 8001092:	1909      	adds	r1, r1, r4
 8001094:	e6e7      	b.n	8000e66 <__aeabi_ddiv+0x2ea>
 8001096:	4a2a      	ldr	r2, [pc, #168]	; (8001140 <__aeabi_ddiv+0x5c4>)
 8001098:	0028      	movs	r0, r5
 800109a:	445a      	add	r2, fp
 800109c:	4643      	mov	r3, r8
 800109e:	4095      	lsls	r5, r2
 80010a0:	4093      	lsls	r3, r2
 80010a2:	40c8      	lsrs	r0, r1
 80010a4:	1e6a      	subs	r2, r5, #1
 80010a6:	4195      	sbcs	r5, r2
 80010a8:	4644      	mov	r4, r8
 80010aa:	4303      	orrs	r3, r0
 80010ac:	432b      	orrs	r3, r5
 80010ae:	40cc      	lsrs	r4, r1
 80010b0:	075a      	lsls	r2, r3, #29
 80010b2:	d092      	beq.n	8000fda <__aeabi_ddiv+0x45e>
 80010b4:	220f      	movs	r2, #15
 80010b6:	401a      	ands	r2, r3
 80010b8:	2a04      	cmp	r2, #4
 80010ba:	d188      	bne.n	8000fce <__aeabi_ddiv+0x452>
 80010bc:	e78d      	b.n	8000fda <__aeabi_ddiv+0x45e>
 80010be:	0035      	movs	r5, r6
 80010c0:	4281      	cmp	r1, r0
 80010c2:	d000      	beq.n	80010c6 <__aeabi_ddiv+0x54a>
 80010c4:	e74b      	b.n	8000f5e <__aeabi_ddiv+0x3e2>
 80010c6:	9a00      	ldr	r2, [sp, #0]
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d000      	beq.n	80010ce <__aeabi_ddiv+0x552>
 80010cc:	e747      	b.n	8000f5e <__aeabi_ddiv+0x3e2>
 80010ce:	e618      	b.n	8000d02 <__aeabi_ddiv+0x186>
 80010d0:	42ae      	cmp	r6, r5
 80010d2:	d99c      	bls.n	800100e <__aeabi_ddiv+0x492>
 80010d4:	2302      	movs	r3, #2
 80010d6:	425b      	negs	r3, r3
 80010d8:	469c      	mov	ip, r3
 80010da:	9b00      	ldr	r3, [sp, #0]
 80010dc:	44e0      	add	r8, ip
 80010de:	469c      	mov	ip, r3
 80010e0:	4465      	add	r5, ip
 80010e2:	429d      	cmp	r5, r3
 80010e4:	419b      	sbcs	r3, r3
 80010e6:	425b      	negs	r3, r3
 80010e8:	191b      	adds	r3, r3, r4
 80010ea:	18c9      	adds	r1, r1, r3
 80010ec:	e6e4      	b.n	8000eb8 <__aeabi_ddiv+0x33c>
 80010ee:	4a15      	ldr	r2, [pc, #84]	; (8001144 <__aeabi_ddiv+0x5c8>)
 80010f0:	445a      	add	r2, fp
 80010f2:	2a00      	cmp	r2, #0
 80010f4:	dc00      	bgt.n	80010f8 <__aeabi_ddiv+0x57c>
 80010f6:	e744      	b.n	8000f82 <__aeabi_ddiv+0x406>
 80010f8:	2301      	movs	r3, #1
 80010fa:	2500      	movs	r5, #0
 80010fc:	4498      	add	r8, r3
 80010fe:	e609      	b.n	8000d14 <__aeabi_ddiv+0x198>
 8001100:	0765      	lsls	r5, r4, #29
 8001102:	0264      	lsls	r4, r4, #9
 8001104:	0b24      	lsrs	r4, r4, #12
 8001106:	08db      	lsrs	r3, r3, #3
 8001108:	431d      	orrs	r5, r3
 800110a:	2300      	movs	r3, #0
 800110c:	e590      	b.n	8000c30 <__aeabi_ddiv+0xb4>
 800110e:	9e00      	ldr	r6, [sp, #0]
 8001110:	3d02      	subs	r5, #2
 8001112:	0072      	lsls	r2, r6, #1
 8001114:	42b2      	cmp	r2, r6
 8001116:	41bf      	sbcs	r7, r7
 8001118:	427f      	negs	r7, r7
 800111a:	193c      	adds	r4, r7, r4
 800111c:	1909      	adds	r1, r1, r4
 800111e:	9200      	str	r2, [sp, #0]
 8001120:	e7ce      	b.n	80010c0 <__aeabi_ddiv+0x544>
 8001122:	2480      	movs	r4, #128	; 0x80
 8001124:	4643      	mov	r3, r8
 8001126:	0324      	lsls	r4, r4, #12
 8001128:	431c      	orrs	r4, r3
 800112a:	0324      	lsls	r4, r4, #12
 800112c:	4b06      	ldr	r3, [pc, #24]	; (8001148 <__aeabi_ddiv+0x5cc>)
 800112e:	0b24      	lsrs	r4, r4, #12
 8001130:	e57e      	b.n	8000c30 <__aeabi_ddiv+0xb4>
 8001132:	9a00      	ldr	r2, [sp, #0]
 8001134:	429a      	cmp	r2, r3
 8001136:	d3ea      	bcc.n	800110e <__aeabi_ddiv+0x592>
 8001138:	0035      	movs	r5, r6
 800113a:	e7c4      	b.n	80010c6 <__aeabi_ddiv+0x54a>
 800113c:	0000043e 	.word	0x0000043e
 8001140:	0000041e 	.word	0x0000041e
 8001144:	000003ff 	.word	0x000003ff
 8001148:	000007ff 	.word	0x000007ff

0800114c <__eqdf2>:
 800114c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800114e:	464f      	mov	r7, r9
 8001150:	4646      	mov	r6, r8
 8001152:	46d6      	mov	lr, sl
 8001154:	4694      	mov	ip, r2
 8001156:	4691      	mov	r9, r2
 8001158:	031a      	lsls	r2, r3, #12
 800115a:	0b12      	lsrs	r2, r2, #12
 800115c:	4d18      	ldr	r5, [pc, #96]	; (80011c0 <__eqdf2+0x74>)
 800115e:	b5c0      	push	{r6, r7, lr}
 8001160:	004c      	lsls	r4, r1, #1
 8001162:	030f      	lsls	r7, r1, #12
 8001164:	4692      	mov	sl, r2
 8001166:	005a      	lsls	r2, r3, #1
 8001168:	0006      	movs	r6, r0
 800116a:	4680      	mov	r8, r0
 800116c:	0b3f      	lsrs	r7, r7, #12
 800116e:	2001      	movs	r0, #1
 8001170:	0d64      	lsrs	r4, r4, #21
 8001172:	0fc9      	lsrs	r1, r1, #31
 8001174:	0d52      	lsrs	r2, r2, #21
 8001176:	0fdb      	lsrs	r3, r3, #31
 8001178:	42ac      	cmp	r4, r5
 800117a:	d00a      	beq.n	8001192 <__eqdf2+0x46>
 800117c:	42aa      	cmp	r2, r5
 800117e:	d003      	beq.n	8001188 <__eqdf2+0x3c>
 8001180:	4294      	cmp	r4, r2
 8001182:	d101      	bne.n	8001188 <__eqdf2+0x3c>
 8001184:	4557      	cmp	r7, sl
 8001186:	d00d      	beq.n	80011a4 <__eqdf2+0x58>
 8001188:	bce0      	pop	{r5, r6, r7}
 800118a:	46ba      	mov	sl, r7
 800118c:	46b1      	mov	r9, r6
 800118e:	46a8      	mov	r8, r5
 8001190:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001192:	003d      	movs	r5, r7
 8001194:	4335      	orrs	r5, r6
 8001196:	d1f7      	bne.n	8001188 <__eqdf2+0x3c>
 8001198:	42a2      	cmp	r2, r4
 800119a:	d1f5      	bne.n	8001188 <__eqdf2+0x3c>
 800119c:	4652      	mov	r2, sl
 800119e:	4665      	mov	r5, ip
 80011a0:	432a      	orrs	r2, r5
 80011a2:	d1f1      	bne.n	8001188 <__eqdf2+0x3c>
 80011a4:	2001      	movs	r0, #1
 80011a6:	45c8      	cmp	r8, r9
 80011a8:	d1ee      	bne.n	8001188 <__eqdf2+0x3c>
 80011aa:	4299      	cmp	r1, r3
 80011ac:	d006      	beq.n	80011bc <__eqdf2+0x70>
 80011ae:	2c00      	cmp	r4, #0
 80011b0:	d1ea      	bne.n	8001188 <__eqdf2+0x3c>
 80011b2:	433e      	orrs	r6, r7
 80011b4:	0030      	movs	r0, r6
 80011b6:	1e46      	subs	r6, r0, #1
 80011b8:	41b0      	sbcs	r0, r6
 80011ba:	e7e5      	b.n	8001188 <__eqdf2+0x3c>
 80011bc:	2000      	movs	r0, #0
 80011be:	e7e3      	b.n	8001188 <__eqdf2+0x3c>
 80011c0:	000007ff 	.word	0x000007ff

080011c4 <__gedf2>:
 80011c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011c6:	464e      	mov	r6, r9
 80011c8:	4645      	mov	r5, r8
 80011ca:	4657      	mov	r7, sl
 80011cc:	46de      	mov	lr, fp
 80011ce:	0004      	movs	r4, r0
 80011d0:	0018      	movs	r0, r3
 80011d2:	b5e0      	push	{r5, r6, r7, lr}
 80011d4:	0016      	movs	r6, r2
 80011d6:	031b      	lsls	r3, r3, #12
 80011d8:	0b1b      	lsrs	r3, r3, #12
 80011da:	4d32      	ldr	r5, [pc, #200]	; (80012a4 <__gedf2+0xe0>)
 80011dc:	030f      	lsls	r7, r1, #12
 80011de:	004a      	lsls	r2, r1, #1
 80011e0:	4699      	mov	r9, r3
 80011e2:	0043      	lsls	r3, r0, #1
 80011e4:	46a4      	mov	ip, r4
 80011e6:	46b0      	mov	r8, r6
 80011e8:	0b3f      	lsrs	r7, r7, #12
 80011ea:	0d52      	lsrs	r2, r2, #21
 80011ec:	0fc9      	lsrs	r1, r1, #31
 80011ee:	0d5b      	lsrs	r3, r3, #21
 80011f0:	0fc0      	lsrs	r0, r0, #31
 80011f2:	42aa      	cmp	r2, r5
 80011f4:	d029      	beq.n	800124a <__gedf2+0x86>
 80011f6:	42ab      	cmp	r3, r5
 80011f8:	d018      	beq.n	800122c <__gedf2+0x68>
 80011fa:	2a00      	cmp	r2, #0
 80011fc:	d12a      	bne.n	8001254 <__gedf2+0x90>
 80011fe:	433c      	orrs	r4, r7
 8001200:	46a3      	mov	fp, r4
 8001202:	4265      	negs	r5, r4
 8001204:	4165      	adcs	r5, r4
 8001206:	2b00      	cmp	r3, #0
 8001208:	d102      	bne.n	8001210 <__gedf2+0x4c>
 800120a:	464c      	mov	r4, r9
 800120c:	4326      	orrs	r6, r4
 800120e:	d027      	beq.n	8001260 <__gedf2+0x9c>
 8001210:	2d00      	cmp	r5, #0
 8001212:	d115      	bne.n	8001240 <__gedf2+0x7c>
 8001214:	4281      	cmp	r1, r0
 8001216:	d028      	beq.n	800126a <__gedf2+0xa6>
 8001218:	2002      	movs	r0, #2
 800121a:	3901      	subs	r1, #1
 800121c:	4008      	ands	r0, r1
 800121e:	3801      	subs	r0, #1
 8001220:	bcf0      	pop	{r4, r5, r6, r7}
 8001222:	46bb      	mov	fp, r7
 8001224:	46b2      	mov	sl, r6
 8001226:	46a9      	mov	r9, r5
 8001228:	46a0      	mov	r8, r4
 800122a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800122c:	464d      	mov	r5, r9
 800122e:	432e      	orrs	r6, r5
 8001230:	d12f      	bne.n	8001292 <__gedf2+0xce>
 8001232:	2a00      	cmp	r2, #0
 8001234:	d1ee      	bne.n	8001214 <__gedf2+0x50>
 8001236:	433c      	orrs	r4, r7
 8001238:	4265      	negs	r5, r4
 800123a:	4165      	adcs	r5, r4
 800123c:	2d00      	cmp	r5, #0
 800123e:	d0e9      	beq.n	8001214 <__gedf2+0x50>
 8001240:	2800      	cmp	r0, #0
 8001242:	d1ed      	bne.n	8001220 <__gedf2+0x5c>
 8001244:	2001      	movs	r0, #1
 8001246:	4240      	negs	r0, r0
 8001248:	e7ea      	b.n	8001220 <__gedf2+0x5c>
 800124a:	003d      	movs	r5, r7
 800124c:	4325      	orrs	r5, r4
 800124e:	d120      	bne.n	8001292 <__gedf2+0xce>
 8001250:	4293      	cmp	r3, r2
 8001252:	d0eb      	beq.n	800122c <__gedf2+0x68>
 8001254:	2b00      	cmp	r3, #0
 8001256:	d1dd      	bne.n	8001214 <__gedf2+0x50>
 8001258:	464c      	mov	r4, r9
 800125a:	4326      	orrs	r6, r4
 800125c:	d1da      	bne.n	8001214 <__gedf2+0x50>
 800125e:	e7db      	b.n	8001218 <__gedf2+0x54>
 8001260:	465b      	mov	r3, fp
 8001262:	2000      	movs	r0, #0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d0db      	beq.n	8001220 <__gedf2+0x5c>
 8001268:	e7d6      	b.n	8001218 <__gedf2+0x54>
 800126a:	429a      	cmp	r2, r3
 800126c:	dc0a      	bgt.n	8001284 <__gedf2+0xc0>
 800126e:	dbe7      	blt.n	8001240 <__gedf2+0x7c>
 8001270:	454f      	cmp	r7, r9
 8001272:	d8d1      	bhi.n	8001218 <__gedf2+0x54>
 8001274:	d010      	beq.n	8001298 <__gedf2+0xd4>
 8001276:	2000      	movs	r0, #0
 8001278:	454f      	cmp	r7, r9
 800127a:	d2d1      	bcs.n	8001220 <__gedf2+0x5c>
 800127c:	2900      	cmp	r1, #0
 800127e:	d0e1      	beq.n	8001244 <__gedf2+0x80>
 8001280:	0008      	movs	r0, r1
 8001282:	e7cd      	b.n	8001220 <__gedf2+0x5c>
 8001284:	4243      	negs	r3, r0
 8001286:	4158      	adcs	r0, r3
 8001288:	2302      	movs	r3, #2
 800128a:	4240      	negs	r0, r0
 800128c:	4018      	ands	r0, r3
 800128e:	3801      	subs	r0, #1
 8001290:	e7c6      	b.n	8001220 <__gedf2+0x5c>
 8001292:	2002      	movs	r0, #2
 8001294:	4240      	negs	r0, r0
 8001296:	e7c3      	b.n	8001220 <__gedf2+0x5c>
 8001298:	45c4      	cmp	ip, r8
 800129a:	d8bd      	bhi.n	8001218 <__gedf2+0x54>
 800129c:	2000      	movs	r0, #0
 800129e:	45c4      	cmp	ip, r8
 80012a0:	d2be      	bcs.n	8001220 <__gedf2+0x5c>
 80012a2:	e7eb      	b.n	800127c <__gedf2+0xb8>
 80012a4:	000007ff 	.word	0x000007ff

080012a8 <__ledf2>:
 80012a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012aa:	464e      	mov	r6, r9
 80012ac:	4645      	mov	r5, r8
 80012ae:	4657      	mov	r7, sl
 80012b0:	46de      	mov	lr, fp
 80012b2:	0004      	movs	r4, r0
 80012b4:	0018      	movs	r0, r3
 80012b6:	b5e0      	push	{r5, r6, r7, lr}
 80012b8:	0016      	movs	r6, r2
 80012ba:	031b      	lsls	r3, r3, #12
 80012bc:	0b1b      	lsrs	r3, r3, #12
 80012be:	4d31      	ldr	r5, [pc, #196]	; (8001384 <__ledf2+0xdc>)
 80012c0:	030f      	lsls	r7, r1, #12
 80012c2:	004a      	lsls	r2, r1, #1
 80012c4:	4699      	mov	r9, r3
 80012c6:	0043      	lsls	r3, r0, #1
 80012c8:	46a4      	mov	ip, r4
 80012ca:	46b0      	mov	r8, r6
 80012cc:	0b3f      	lsrs	r7, r7, #12
 80012ce:	0d52      	lsrs	r2, r2, #21
 80012d0:	0fc9      	lsrs	r1, r1, #31
 80012d2:	0d5b      	lsrs	r3, r3, #21
 80012d4:	0fc0      	lsrs	r0, r0, #31
 80012d6:	42aa      	cmp	r2, r5
 80012d8:	d011      	beq.n	80012fe <__ledf2+0x56>
 80012da:	42ab      	cmp	r3, r5
 80012dc:	d014      	beq.n	8001308 <__ledf2+0x60>
 80012de:	2a00      	cmp	r2, #0
 80012e0:	d12f      	bne.n	8001342 <__ledf2+0x9a>
 80012e2:	433c      	orrs	r4, r7
 80012e4:	46a3      	mov	fp, r4
 80012e6:	4265      	negs	r5, r4
 80012e8:	4165      	adcs	r5, r4
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d114      	bne.n	8001318 <__ledf2+0x70>
 80012ee:	464c      	mov	r4, r9
 80012f0:	4326      	orrs	r6, r4
 80012f2:	d111      	bne.n	8001318 <__ledf2+0x70>
 80012f4:	465b      	mov	r3, fp
 80012f6:	2000      	movs	r0, #0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d017      	beq.n	800132c <__ledf2+0x84>
 80012fc:	e010      	b.n	8001320 <__ledf2+0x78>
 80012fe:	003d      	movs	r5, r7
 8001300:	4325      	orrs	r5, r4
 8001302:	d112      	bne.n	800132a <__ledf2+0x82>
 8001304:	4293      	cmp	r3, r2
 8001306:	d11c      	bne.n	8001342 <__ledf2+0x9a>
 8001308:	464d      	mov	r5, r9
 800130a:	432e      	orrs	r6, r5
 800130c:	d10d      	bne.n	800132a <__ledf2+0x82>
 800130e:	2a00      	cmp	r2, #0
 8001310:	d104      	bne.n	800131c <__ledf2+0x74>
 8001312:	433c      	orrs	r4, r7
 8001314:	4265      	negs	r5, r4
 8001316:	4165      	adcs	r5, r4
 8001318:	2d00      	cmp	r5, #0
 800131a:	d10d      	bne.n	8001338 <__ledf2+0x90>
 800131c:	4281      	cmp	r1, r0
 800131e:	d016      	beq.n	800134e <__ledf2+0xa6>
 8001320:	2002      	movs	r0, #2
 8001322:	3901      	subs	r1, #1
 8001324:	4008      	ands	r0, r1
 8001326:	3801      	subs	r0, #1
 8001328:	e000      	b.n	800132c <__ledf2+0x84>
 800132a:	2002      	movs	r0, #2
 800132c:	bcf0      	pop	{r4, r5, r6, r7}
 800132e:	46bb      	mov	fp, r7
 8001330:	46b2      	mov	sl, r6
 8001332:	46a9      	mov	r9, r5
 8001334:	46a0      	mov	r8, r4
 8001336:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001338:	2800      	cmp	r0, #0
 800133a:	d1f7      	bne.n	800132c <__ledf2+0x84>
 800133c:	2001      	movs	r0, #1
 800133e:	4240      	negs	r0, r0
 8001340:	e7f4      	b.n	800132c <__ledf2+0x84>
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1ea      	bne.n	800131c <__ledf2+0x74>
 8001346:	464c      	mov	r4, r9
 8001348:	4326      	orrs	r6, r4
 800134a:	d1e7      	bne.n	800131c <__ledf2+0x74>
 800134c:	e7e8      	b.n	8001320 <__ledf2+0x78>
 800134e:	429a      	cmp	r2, r3
 8001350:	dd06      	ble.n	8001360 <__ledf2+0xb8>
 8001352:	4243      	negs	r3, r0
 8001354:	4158      	adcs	r0, r3
 8001356:	2302      	movs	r3, #2
 8001358:	4240      	negs	r0, r0
 800135a:	4018      	ands	r0, r3
 800135c:	3801      	subs	r0, #1
 800135e:	e7e5      	b.n	800132c <__ledf2+0x84>
 8001360:	429a      	cmp	r2, r3
 8001362:	dbe9      	blt.n	8001338 <__ledf2+0x90>
 8001364:	454f      	cmp	r7, r9
 8001366:	d8db      	bhi.n	8001320 <__ledf2+0x78>
 8001368:	d006      	beq.n	8001378 <__ledf2+0xd0>
 800136a:	2000      	movs	r0, #0
 800136c:	454f      	cmp	r7, r9
 800136e:	d2dd      	bcs.n	800132c <__ledf2+0x84>
 8001370:	2900      	cmp	r1, #0
 8001372:	d0e3      	beq.n	800133c <__ledf2+0x94>
 8001374:	0008      	movs	r0, r1
 8001376:	e7d9      	b.n	800132c <__ledf2+0x84>
 8001378:	45c4      	cmp	ip, r8
 800137a:	d8d1      	bhi.n	8001320 <__ledf2+0x78>
 800137c:	2000      	movs	r0, #0
 800137e:	45c4      	cmp	ip, r8
 8001380:	d2d4      	bcs.n	800132c <__ledf2+0x84>
 8001382:	e7f5      	b.n	8001370 <__ledf2+0xc8>
 8001384:	000007ff 	.word	0x000007ff

08001388 <__aeabi_dmul>:
 8001388:	b5f0      	push	{r4, r5, r6, r7, lr}
 800138a:	4657      	mov	r7, sl
 800138c:	464e      	mov	r6, r9
 800138e:	4645      	mov	r5, r8
 8001390:	46de      	mov	lr, fp
 8001392:	b5e0      	push	{r5, r6, r7, lr}
 8001394:	4698      	mov	r8, r3
 8001396:	030c      	lsls	r4, r1, #12
 8001398:	004b      	lsls	r3, r1, #1
 800139a:	0006      	movs	r6, r0
 800139c:	4692      	mov	sl, r2
 800139e:	b087      	sub	sp, #28
 80013a0:	0b24      	lsrs	r4, r4, #12
 80013a2:	0d5b      	lsrs	r3, r3, #21
 80013a4:	0fcf      	lsrs	r7, r1, #31
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d06c      	beq.n	8001484 <__aeabi_dmul+0xfc>
 80013aa:	4add      	ldr	r2, [pc, #884]	; (8001720 <__aeabi_dmul+0x398>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d100      	bne.n	80013b2 <__aeabi_dmul+0x2a>
 80013b0:	e086      	b.n	80014c0 <__aeabi_dmul+0x138>
 80013b2:	0f42      	lsrs	r2, r0, #29
 80013b4:	00e4      	lsls	r4, r4, #3
 80013b6:	4314      	orrs	r4, r2
 80013b8:	2280      	movs	r2, #128	; 0x80
 80013ba:	0412      	lsls	r2, r2, #16
 80013bc:	4314      	orrs	r4, r2
 80013be:	4ad9      	ldr	r2, [pc, #868]	; (8001724 <__aeabi_dmul+0x39c>)
 80013c0:	00c5      	lsls	r5, r0, #3
 80013c2:	4694      	mov	ip, r2
 80013c4:	4463      	add	r3, ip
 80013c6:	9300      	str	r3, [sp, #0]
 80013c8:	2300      	movs	r3, #0
 80013ca:	4699      	mov	r9, r3
 80013cc:	469b      	mov	fp, r3
 80013ce:	4643      	mov	r3, r8
 80013d0:	4642      	mov	r2, r8
 80013d2:	031e      	lsls	r6, r3, #12
 80013d4:	0fd2      	lsrs	r2, r2, #31
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	4650      	mov	r0, sl
 80013da:	4690      	mov	r8, r2
 80013dc:	0b36      	lsrs	r6, r6, #12
 80013de:	0d5b      	lsrs	r3, r3, #21
 80013e0:	d100      	bne.n	80013e4 <__aeabi_dmul+0x5c>
 80013e2:	e078      	b.n	80014d6 <__aeabi_dmul+0x14e>
 80013e4:	4ace      	ldr	r2, [pc, #824]	; (8001720 <__aeabi_dmul+0x398>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d01d      	beq.n	8001426 <__aeabi_dmul+0x9e>
 80013ea:	49ce      	ldr	r1, [pc, #824]	; (8001724 <__aeabi_dmul+0x39c>)
 80013ec:	0f42      	lsrs	r2, r0, #29
 80013ee:	468c      	mov	ip, r1
 80013f0:	9900      	ldr	r1, [sp, #0]
 80013f2:	4463      	add	r3, ip
 80013f4:	00f6      	lsls	r6, r6, #3
 80013f6:	468c      	mov	ip, r1
 80013f8:	4316      	orrs	r6, r2
 80013fa:	2280      	movs	r2, #128	; 0x80
 80013fc:	449c      	add	ip, r3
 80013fe:	0412      	lsls	r2, r2, #16
 8001400:	4663      	mov	r3, ip
 8001402:	4316      	orrs	r6, r2
 8001404:	00c2      	lsls	r2, r0, #3
 8001406:	2000      	movs	r0, #0
 8001408:	9300      	str	r3, [sp, #0]
 800140a:	9900      	ldr	r1, [sp, #0]
 800140c:	4643      	mov	r3, r8
 800140e:	3101      	adds	r1, #1
 8001410:	468c      	mov	ip, r1
 8001412:	4649      	mov	r1, r9
 8001414:	407b      	eors	r3, r7
 8001416:	9301      	str	r3, [sp, #4]
 8001418:	290f      	cmp	r1, #15
 800141a:	d900      	bls.n	800141e <__aeabi_dmul+0x96>
 800141c:	e07e      	b.n	800151c <__aeabi_dmul+0x194>
 800141e:	4bc2      	ldr	r3, [pc, #776]	; (8001728 <__aeabi_dmul+0x3a0>)
 8001420:	0089      	lsls	r1, r1, #2
 8001422:	5859      	ldr	r1, [r3, r1]
 8001424:	468f      	mov	pc, r1
 8001426:	4652      	mov	r2, sl
 8001428:	9b00      	ldr	r3, [sp, #0]
 800142a:	4332      	orrs	r2, r6
 800142c:	d000      	beq.n	8001430 <__aeabi_dmul+0xa8>
 800142e:	e156      	b.n	80016de <__aeabi_dmul+0x356>
 8001430:	49bb      	ldr	r1, [pc, #748]	; (8001720 <__aeabi_dmul+0x398>)
 8001432:	2600      	movs	r6, #0
 8001434:	468c      	mov	ip, r1
 8001436:	4463      	add	r3, ip
 8001438:	4649      	mov	r1, r9
 800143a:	9300      	str	r3, [sp, #0]
 800143c:	2302      	movs	r3, #2
 800143e:	4319      	orrs	r1, r3
 8001440:	4689      	mov	r9, r1
 8001442:	2002      	movs	r0, #2
 8001444:	e7e1      	b.n	800140a <__aeabi_dmul+0x82>
 8001446:	4643      	mov	r3, r8
 8001448:	9301      	str	r3, [sp, #4]
 800144a:	0034      	movs	r4, r6
 800144c:	0015      	movs	r5, r2
 800144e:	4683      	mov	fp, r0
 8001450:	465b      	mov	r3, fp
 8001452:	2b02      	cmp	r3, #2
 8001454:	d05e      	beq.n	8001514 <__aeabi_dmul+0x18c>
 8001456:	2b03      	cmp	r3, #3
 8001458:	d100      	bne.n	800145c <__aeabi_dmul+0xd4>
 800145a:	e1f3      	b.n	8001844 <__aeabi_dmul+0x4bc>
 800145c:	2b01      	cmp	r3, #1
 800145e:	d000      	beq.n	8001462 <__aeabi_dmul+0xda>
 8001460:	e118      	b.n	8001694 <__aeabi_dmul+0x30c>
 8001462:	2200      	movs	r2, #0
 8001464:	2400      	movs	r4, #0
 8001466:	2500      	movs	r5, #0
 8001468:	9b01      	ldr	r3, [sp, #4]
 800146a:	0512      	lsls	r2, r2, #20
 800146c:	4322      	orrs	r2, r4
 800146e:	07db      	lsls	r3, r3, #31
 8001470:	431a      	orrs	r2, r3
 8001472:	0028      	movs	r0, r5
 8001474:	0011      	movs	r1, r2
 8001476:	b007      	add	sp, #28
 8001478:	bcf0      	pop	{r4, r5, r6, r7}
 800147a:	46bb      	mov	fp, r7
 800147c:	46b2      	mov	sl, r6
 800147e:	46a9      	mov	r9, r5
 8001480:	46a0      	mov	r8, r4
 8001482:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001484:	0025      	movs	r5, r4
 8001486:	4305      	orrs	r5, r0
 8001488:	d100      	bne.n	800148c <__aeabi_dmul+0x104>
 800148a:	e141      	b.n	8001710 <__aeabi_dmul+0x388>
 800148c:	2c00      	cmp	r4, #0
 800148e:	d100      	bne.n	8001492 <__aeabi_dmul+0x10a>
 8001490:	e1ad      	b.n	80017ee <__aeabi_dmul+0x466>
 8001492:	0020      	movs	r0, r4
 8001494:	f000 fe20 	bl	80020d8 <__clzsi2>
 8001498:	0001      	movs	r1, r0
 800149a:	0002      	movs	r2, r0
 800149c:	390b      	subs	r1, #11
 800149e:	231d      	movs	r3, #29
 80014a0:	0010      	movs	r0, r2
 80014a2:	1a5b      	subs	r3, r3, r1
 80014a4:	0031      	movs	r1, r6
 80014a6:	0035      	movs	r5, r6
 80014a8:	3808      	subs	r0, #8
 80014aa:	4084      	lsls	r4, r0
 80014ac:	40d9      	lsrs	r1, r3
 80014ae:	4085      	lsls	r5, r0
 80014b0:	430c      	orrs	r4, r1
 80014b2:	489e      	ldr	r0, [pc, #632]	; (800172c <__aeabi_dmul+0x3a4>)
 80014b4:	1a83      	subs	r3, r0, r2
 80014b6:	9300      	str	r3, [sp, #0]
 80014b8:	2300      	movs	r3, #0
 80014ba:	4699      	mov	r9, r3
 80014bc:	469b      	mov	fp, r3
 80014be:	e786      	b.n	80013ce <__aeabi_dmul+0x46>
 80014c0:	0005      	movs	r5, r0
 80014c2:	4325      	orrs	r5, r4
 80014c4:	d000      	beq.n	80014c8 <__aeabi_dmul+0x140>
 80014c6:	e11c      	b.n	8001702 <__aeabi_dmul+0x37a>
 80014c8:	2208      	movs	r2, #8
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	2302      	movs	r3, #2
 80014ce:	2400      	movs	r4, #0
 80014d0:	4691      	mov	r9, r2
 80014d2:	469b      	mov	fp, r3
 80014d4:	e77b      	b.n	80013ce <__aeabi_dmul+0x46>
 80014d6:	4652      	mov	r2, sl
 80014d8:	4332      	orrs	r2, r6
 80014da:	d100      	bne.n	80014de <__aeabi_dmul+0x156>
 80014dc:	e10a      	b.n	80016f4 <__aeabi_dmul+0x36c>
 80014de:	2e00      	cmp	r6, #0
 80014e0:	d100      	bne.n	80014e4 <__aeabi_dmul+0x15c>
 80014e2:	e176      	b.n	80017d2 <__aeabi_dmul+0x44a>
 80014e4:	0030      	movs	r0, r6
 80014e6:	f000 fdf7 	bl	80020d8 <__clzsi2>
 80014ea:	0002      	movs	r2, r0
 80014ec:	3a0b      	subs	r2, #11
 80014ee:	231d      	movs	r3, #29
 80014f0:	0001      	movs	r1, r0
 80014f2:	1a9b      	subs	r3, r3, r2
 80014f4:	4652      	mov	r2, sl
 80014f6:	3908      	subs	r1, #8
 80014f8:	40da      	lsrs	r2, r3
 80014fa:	408e      	lsls	r6, r1
 80014fc:	4316      	orrs	r6, r2
 80014fe:	4652      	mov	r2, sl
 8001500:	408a      	lsls	r2, r1
 8001502:	9b00      	ldr	r3, [sp, #0]
 8001504:	4989      	ldr	r1, [pc, #548]	; (800172c <__aeabi_dmul+0x3a4>)
 8001506:	1a18      	subs	r0, r3, r0
 8001508:	0003      	movs	r3, r0
 800150a:	468c      	mov	ip, r1
 800150c:	4463      	add	r3, ip
 800150e:	2000      	movs	r0, #0
 8001510:	9300      	str	r3, [sp, #0]
 8001512:	e77a      	b.n	800140a <__aeabi_dmul+0x82>
 8001514:	2400      	movs	r4, #0
 8001516:	2500      	movs	r5, #0
 8001518:	4a81      	ldr	r2, [pc, #516]	; (8001720 <__aeabi_dmul+0x398>)
 800151a:	e7a5      	b.n	8001468 <__aeabi_dmul+0xe0>
 800151c:	0c2f      	lsrs	r7, r5, #16
 800151e:	042d      	lsls	r5, r5, #16
 8001520:	0c2d      	lsrs	r5, r5, #16
 8001522:	002b      	movs	r3, r5
 8001524:	0c11      	lsrs	r1, r2, #16
 8001526:	0412      	lsls	r2, r2, #16
 8001528:	0c12      	lsrs	r2, r2, #16
 800152a:	4353      	muls	r3, r2
 800152c:	4698      	mov	r8, r3
 800152e:	0013      	movs	r3, r2
 8001530:	0028      	movs	r0, r5
 8001532:	437b      	muls	r3, r7
 8001534:	4699      	mov	r9, r3
 8001536:	4348      	muls	r0, r1
 8001538:	4448      	add	r0, r9
 800153a:	4683      	mov	fp, r0
 800153c:	4640      	mov	r0, r8
 800153e:	000b      	movs	r3, r1
 8001540:	0c00      	lsrs	r0, r0, #16
 8001542:	4682      	mov	sl, r0
 8001544:	4658      	mov	r0, fp
 8001546:	437b      	muls	r3, r7
 8001548:	4450      	add	r0, sl
 800154a:	9302      	str	r3, [sp, #8]
 800154c:	4581      	cmp	r9, r0
 800154e:	d906      	bls.n	800155e <__aeabi_dmul+0x1d6>
 8001550:	469a      	mov	sl, r3
 8001552:	2380      	movs	r3, #128	; 0x80
 8001554:	025b      	lsls	r3, r3, #9
 8001556:	4699      	mov	r9, r3
 8001558:	44ca      	add	sl, r9
 800155a:	4653      	mov	r3, sl
 800155c:	9302      	str	r3, [sp, #8]
 800155e:	0c03      	lsrs	r3, r0, #16
 8001560:	469b      	mov	fp, r3
 8001562:	4643      	mov	r3, r8
 8001564:	041b      	lsls	r3, r3, #16
 8001566:	0400      	lsls	r0, r0, #16
 8001568:	0c1b      	lsrs	r3, r3, #16
 800156a:	4698      	mov	r8, r3
 800156c:	0003      	movs	r3, r0
 800156e:	4443      	add	r3, r8
 8001570:	9304      	str	r3, [sp, #16]
 8001572:	0c33      	lsrs	r3, r6, #16
 8001574:	4699      	mov	r9, r3
 8001576:	002b      	movs	r3, r5
 8001578:	0436      	lsls	r6, r6, #16
 800157a:	0c36      	lsrs	r6, r6, #16
 800157c:	4373      	muls	r3, r6
 800157e:	4698      	mov	r8, r3
 8001580:	0033      	movs	r3, r6
 8001582:	437b      	muls	r3, r7
 8001584:	469a      	mov	sl, r3
 8001586:	464b      	mov	r3, r9
 8001588:	435d      	muls	r5, r3
 800158a:	435f      	muls	r7, r3
 800158c:	4643      	mov	r3, r8
 800158e:	4455      	add	r5, sl
 8001590:	0c18      	lsrs	r0, r3, #16
 8001592:	1940      	adds	r0, r0, r5
 8001594:	4582      	cmp	sl, r0
 8001596:	d903      	bls.n	80015a0 <__aeabi_dmul+0x218>
 8001598:	2380      	movs	r3, #128	; 0x80
 800159a:	025b      	lsls	r3, r3, #9
 800159c:	469a      	mov	sl, r3
 800159e:	4457      	add	r7, sl
 80015a0:	0c05      	lsrs	r5, r0, #16
 80015a2:	19eb      	adds	r3, r5, r7
 80015a4:	9305      	str	r3, [sp, #20]
 80015a6:	4643      	mov	r3, r8
 80015a8:	041d      	lsls	r5, r3, #16
 80015aa:	0c2d      	lsrs	r5, r5, #16
 80015ac:	0400      	lsls	r0, r0, #16
 80015ae:	1940      	adds	r0, r0, r5
 80015b0:	0c25      	lsrs	r5, r4, #16
 80015b2:	0424      	lsls	r4, r4, #16
 80015b4:	0c24      	lsrs	r4, r4, #16
 80015b6:	0027      	movs	r7, r4
 80015b8:	4357      	muls	r7, r2
 80015ba:	436a      	muls	r2, r5
 80015bc:	4690      	mov	r8, r2
 80015be:	002a      	movs	r2, r5
 80015c0:	0c3b      	lsrs	r3, r7, #16
 80015c2:	469a      	mov	sl, r3
 80015c4:	434a      	muls	r2, r1
 80015c6:	4361      	muls	r1, r4
 80015c8:	4441      	add	r1, r8
 80015ca:	4451      	add	r1, sl
 80015cc:	4483      	add	fp, r0
 80015ce:	4588      	cmp	r8, r1
 80015d0:	d903      	bls.n	80015da <__aeabi_dmul+0x252>
 80015d2:	2380      	movs	r3, #128	; 0x80
 80015d4:	025b      	lsls	r3, r3, #9
 80015d6:	4698      	mov	r8, r3
 80015d8:	4442      	add	r2, r8
 80015da:	043f      	lsls	r7, r7, #16
 80015dc:	0c0b      	lsrs	r3, r1, #16
 80015de:	0c3f      	lsrs	r7, r7, #16
 80015e0:	0409      	lsls	r1, r1, #16
 80015e2:	19c9      	adds	r1, r1, r7
 80015e4:	0027      	movs	r7, r4
 80015e6:	4698      	mov	r8, r3
 80015e8:	464b      	mov	r3, r9
 80015ea:	4377      	muls	r7, r6
 80015ec:	435c      	muls	r4, r3
 80015ee:	436e      	muls	r6, r5
 80015f0:	435d      	muls	r5, r3
 80015f2:	0c3b      	lsrs	r3, r7, #16
 80015f4:	4699      	mov	r9, r3
 80015f6:	19a4      	adds	r4, r4, r6
 80015f8:	444c      	add	r4, r9
 80015fa:	4442      	add	r2, r8
 80015fc:	9503      	str	r5, [sp, #12]
 80015fe:	42a6      	cmp	r6, r4
 8001600:	d904      	bls.n	800160c <__aeabi_dmul+0x284>
 8001602:	2380      	movs	r3, #128	; 0x80
 8001604:	025b      	lsls	r3, r3, #9
 8001606:	4698      	mov	r8, r3
 8001608:	4445      	add	r5, r8
 800160a:	9503      	str	r5, [sp, #12]
 800160c:	9b02      	ldr	r3, [sp, #8]
 800160e:	043f      	lsls	r7, r7, #16
 8001610:	445b      	add	r3, fp
 8001612:	001e      	movs	r6, r3
 8001614:	4283      	cmp	r3, r0
 8001616:	4180      	sbcs	r0, r0
 8001618:	0423      	lsls	r3, r4, #16
 800161a:	4698      	mov	r8, r3
 800161c:	9b05      	ldr	r3, [sp, #20]
 800161e:	0c3f      	lsrs	r7, r7, #16
 8001620:	4447      	add	r7, r8
 8001622:	4698      	mov	r8, r3
 8001624:	1876      	adds	r6, r6, r1
 8001626:	428e      	cmp	r6, r1
 8001628:	4189      	sbcs	r1, r1
 800162a:	4447      	add	r7, r8
 800162c:	4240      	negs	r0, r0
 800162e:	183d      	adds	r5, r7, r0
 8001630:	46a8      	mov	r8, r5
 8001632:	4693      	mov	fp, r2
 8001634:	4249      	negs	r1, r1
 8001636:	468a      	mov	sl, r1
 8001638:	44c3      	add	fp, r8
 800163a:	429f      	cmp	r7, r3
 800163c:	41bf      	sbcs	r7, r7
 800163e:	4580      	cmp	r8, r0
 8001640:	4180      	sbcs	r0, r0
 8001642:	9b03      	ldr	r3, [sp, #12]
 8001644:	44da      	add	sl, fp
 8001646:	4698      	mov	r8, r3
 8001648:	4653      	mov	r3, sl
 800164a:	4240      	negs	r0, r0
 800164c:	427f      	negs	r7, r7
 800164e:	4307      	orrs	r7, r0
 8001650:	0c24      	lsrs	r4, r4, #16
 8001652:	4593      	cmp	fp, r2
 8001654:	4192      	sbcs	r2, r2
 8001656:	458a      	cmp	sl, r1
 8001658:	4189      	sbcs	r1, r1
 800165a:	193f      	adds	r7, r7, r4
 800165c:	0ddc      	lsrs	r4, r3, #23
 800165e:	9b04      	ldr	r3, [sp, #16]
 8001660:	0275      	lsls	r5, r6, #9
 8001662:	431d      	orrs	r5, r3
 8001664:	1e68      	subs	r0, r5, #1
 8001666:	4185      	sbcs	r5, r0
 8001668:	4653      	mov	r3, sl
 800166a:	4252      	negs	r2, r2
 800166c:	4249      	negs	r1, r1
 800166e:	430a      	orrs	r2, r1
 8001670:	18bf      	adds	r7, r7, r2
 8001672:	4447      	add	r7, r8
 8001674:	0df6      	lsrs	r6, r6, #23
 8001676:	027f      	lsls	r7, r7, #9
 8001678:	4335      	orrs	r5, r6
 800167a:	025a      	lsls	r2, r3, #9
 800167c:	433c      	orrs	r4, r7
 800167e:	4315      	orrs	r5, r2
 8001680:	01fb      	lsls	r3, r7, #7
 8001682:	d400      	bmi.n	8001686 <__aeabi_dmul+0x2fe>
 8001684:	e0c1      	b.n	800180a <__aeabi_dmul+0x482>
 8001686:	2101      	movs	r1, #1
 8001688:	086a      	lsrs	r2, r5, #1
 800168a:	400d      	ands	r5, r1
 800168c:	4315      	orrs	r5, r2
 800168e:	07e2      	lsls	r2, r4, #31
 8001690:	4315      	orrs	r5, r2
 8001692:	0864      	lsrs	r4, r4, #1
 8001694:	4926      	ldr	r1, [pc, #152]	; (8001730 <__aeabi_dmul+0x3a8>)
 8001696:	4461      	add	r1, ip
 8001698:	2900      	cmp	r1, #0
 800169a:	dd56      	ble.n	800174a <__aeabi_dmul+0x3c2>
 800169c:	076b      	lsls	r3, r5, #29
 800169e:	d009      	beq.n	80016b4 <__aeabi_dmul+0x32c>
 80016a0:	220f      	movs	r2, #15
 80016a2:	402a      	ands	r2, r5
 80016a4:	2a04      	cmp	r2, #4
 80016a6:	d005      	beq.n	80016b4 <__aeabi_dmul+0x32c>
 80016a8:	1d2a      	adds	r2, r5, #4
 80016aa:	42aa      	cmp	r2, r5
 80016ac:	41ad      	sbcs	r5, r5
 80016ae:	426d      	negs	r5, r5
 80016b0:	1964      	adds	r4, r4, r5
 80016b2:	0015      	movs	r5, r2
 80016b4:	01e3      	lsls	r3, r4, #7
 80016b6:	d504      	bpl.n	80016c2 <__aeabi_dmul+0x33a>
 80016b8:	2180      	movs	r1, #128	; 0x80
 80016ba:	4a1e      	ldr	r2, [pc, #120]	; (8001734 <__aeabi_dmul+0x3ac>)
 80016bc:	00c9      	lsls	r1, r1, #3
 80016be:	4014      	ands	r4, r2
 80016c0:	4461      	add	r1, ip
 80016c2:	4a1d      	ldr	r2, [pc, #116]	; (8001738 <__aeabi_dmul+0x3b0>)
 80016c4:	4291      	cmp	r1, r2
 80016c6:	dd00      	ble.n	80016ca <__aeabi_dmul+0x342>
 80016c8:	e724      	b.n	8001514 <__aeabi_dmul+0x18c>
 80016ca:	0762      	lsls	r2, r4, #29
 80016cc:	08ed      	lsrs	r5, r5, #3
 80016ce:	0264      	lsls	r4, r4, #9
 80016d0:	0549      	lsls	r1, r1, #21
 80016d2:	4315      	orrs	r5, r2
 80016d4:	0b24      	lsrs	r4, r4, #12
 80016d6:	0d4a      	lsrs	r2, r1, #21
 80016d8:	e6c6      	b.n	8001468 <__aeabi_dmul+0xe0>
 80016da:	9701      	str	r7, [sp, #4]
 80016dc:	e6b8      	b.n	8001450 <__aeabi_dmul+0xc8>
 80016de:	4a10      	ldr	r2, [pc, #64]	; (8001720 <__aeabi_dmul+0x398>)
 80016e0:	2003      	movs	r0, #3
 80016e2:	4694      	mov	ip, r2
 80016e4:	4463      	add	r3, ip
 80016e6:	464a      	mov	r2, r9
 80016e8:	9300      	str	r3, [sp, #0]
 80016ea:	2303      	movs	r3, #3
 80016ec:	431a      	orrs	r2, r3
 80016ee:	4691      	mov	r9, r2
 80016f0:	4652      	mov	r2, sl
 80016f2:	e68a      	b.n	800140a <__aeabi_dmul+0x82>
 80016f4:	4649      	mov	r1, r9
 80016f6:	2301      	movs	r3, #1
 80016f8:	4319      	orrs	r1, r3
 80016fa:	4689      	mov	r9, r1
 80016fc:	2600      	movs	r6, #0
 80016fe:	2001      	movs	r0, #1
 8001700:	e683      	b.n	800140a <__aeabi_dmul+0x82>
 8001702:	220c      	movs	r2, #12
 8001704:	9300      	str	r3, [sp, #0]
 8001706:	2303      	movs	r3, #3
 8001708:	0005      	movs	r5, r0
 800170a:	4691      	mov	r9, r2
 800170c:	469b      	mov	fp, r3
 800170e:	e65e      	b.n	80013ce <__aeabi_dmul+0x46>
 8001710:	2304      	movs	r3, #4
 8001712:	4699      	mov	r9, r3
 8001714:	2300      	movs	r3, #0
 8001716:	9300      	str	r3, [sp, #0]
 8001718:	3301      	adds	r3, #1
 800171a:	2400      	movs	r4, #0
 800171c:	469b      	mov	fp, r3
 800171e:	e656      	b.n	80013ce <__aeabi_dmul+0x46>
 8001720:	000007ff 	.word	0x000007ff
 8001724:	fffffc01 	.word	0xfffffc01
 8001728:	0800be94 	.word	0x0800be94
 800172c:	fffffc0d 	.word	0xfffffc0d
 8001730:	000003ff 	.word	0x000003ff
 8001734:	feffffff 	.word	0xfeffffff
 8001738:	000007fe 	.word	0x000007fe
 800173c:	2300      	movs	r3, #0
 800173e:	2480      	movs	r4, #128	; 0x80
 8001740:	2500      	movs	r5, #0
 8001742:	4a44      	ldr	r2, [pc, #272]	; (8001854 <__aeabi_dmul+0x4cc>)
 8001744:	9301      	str	r3, [sp, #4]
 8001746:	0324      	lsls	r4, r4, #12
 8001748:	e68e      	b.n	8001468 <__aeabi_dmul+0xe0>
 800174a:	2001      	movs	r0, #1
 800174c:	1a40      	subs	r0, r0, r1
 800174e:	2838      	cmp	r0, #56	; 0x38
 8001750:	dd00      	ble.n	8001754 <__aeabi_dmul+0x3cc>
 8001752:	e686      	b.n	8001462 <__aeabi_dmul+0xda>
 8001754:	281f      	cmp	r0, #31
 8001756:	dd5b      	ble.n	8001810 <__aeabi_dmul+0x488>
 8001758:	221f      	movs	r2, #31
 800175a:	0023      	movs	r3, r4
 800175c:	4252      	negs	r2, r2
 800175e:	1a51      	subs	r1, r2, r1
 8001760:	40cb      	lsrs	r3, r1
 8001762:	0019      	movs	r1, r3
 8001764:	2820      	cmp	r0, #32
 8001766:	d003      	beq.n	8001770 <__aeabi_dmul+0x3e8>
 8001768:	4a3b      	ldr	r2, [pc, #236]	; (8001858 <__aeabi_dmul+0x4d0>)
 800176a:	4462      	add	r2, ip
 800176c:	4094      	lsls	r4, r2
 800176e:	4325      	orrs	r5, r4
 8001770:	1e6a      	subs	r2, r5, #1
 8001772:	4195      	sbcs	r5, r2
 8001774:	002a      	movs	r2, r5
 8001776:	430a      	orrs	r2, r1
 8001778:	2107      	movs	r1, #7
 800177a:	000d      	movs	r5, r1
 800177c:	2400      	movs	r4, #0
 800177e:	4015      	ands	r5, r2
 8001780:	4211      	tst	r1, r2
 8001782:	d05b      	beq.n	800183c <__aeabi_dmul+0x4b4>
 8001784:	210f      	movs	r1, #15
 8001786:	2400      	movs	r4, #0
 8001788:	4011      	ands	r1, r2
 800178a:	2904      	cmp	r1, #4
 800178c:	d053      	beq.n	8001836 <__aeabi_dmul+0x4ae>
 800178e:	1d11      	adds	r1, r2, #4
 8001790:	4291      	cmp	r1, r2
 8001792:	4192      	sbcs	r2, r2
 8001794:	4252      	negs	r2, r2
 8001796:	18a4      	adds	r4, r4, r2
 8001798:	000a      	movs	r2, r1
 800179a:	0223      	lsls	r3, r4, #8
 800179c:	d54b      	bpl.n	8001836 <__aeabi_dmul+0x4ae>
 800179e:	2201      	movs	r2, #1
 80017a0:	2400      	movs	r4, #0
 80017a2:	2500      	movs	r5, #0
 80017a4:	e660      	b.n	8001468 <__aeabi_dmul+0xe0>
 80017a6:	2380      	movs	r3, #128	; 0x80
 80017a8:	031b      	lsls	r3, r3, #12
 80017aa:	421c      	tst	r4, r3
 80017ac:	d009      	beq.n	80017c2 <__aeabi_dmul+0x43a>
 80017ae:	421e      	tst	r6, r3
 80017b0:	d107      	bne.n	80017c2 <__aeabi_dmul+0x43a>
 80017b2:	4333      	orrs	r3, r6
 80017b4:	031c      	lsls	r4, r3, #12
 80017b6:	4643      	mov	r3, r8
 80017b8:	0015      	movs	r5, r2
 80017ba:	0b24      	lsrs	r4, r4, #12
 80017bc:	4a25      	ldr	r2, [pc, #148]	; (8001854 <__aeabi_dmul+0x4cc>)
 80017be:	9301      	str	r3, [sp, #4]
 80017c0:	e652      	b.n	8001468 <__aeabi_dmul+0xe0>
 80017c2:	2280      	movs	r2, #128	; 0x80
 80017c4:	0312      	lsls	r2, r2, #12
 80017c6:	4314      	orrs	r4, r2
 80017c8:	0324      	lsls	r4, r4, #12
 80017ca:	4a22      	ldr	r2, [pc, #136]	; (8001854 <__aeabi_dmul+0x4cc>)
 80017cc:	0b24      	lsrs	r4, r4, #12
 80017ce:	9701      	str	r7, [sp, #4]
 80017d0:	e64a      	b.n	8001468 <__aeabi_dmul+0xe0>
 80017d2:	f000 fc81 	bl	80020d8 <__clzsi2>
 80017d6:	0003      	movs	r3, r0
 80017d8:	001a      	movs	r2, r3
 80017da:	3215      	adds	r2, #21
 80017dc:	3020      	adds	r0, #32
 80017de:	2a1c      	cmp	r2, #28
 80017e0:	dc00      	bgt.n	80017e4 <__aeabi_dmul+0x45c>
 80017e2:	e684      	b.n	80014ee <__aeabi_dmul+0x166>
 80017e4:	4656      	mov	r6, sl
 80017e6:	3b08      	subs	r3, #8
 80017e8:	2200      	movs	r2, #0
 80017ea:	409e      	lsls	r6, r3
 80017ec:	e689      	b.n	8001502 <__aeabi_dmul+0x17a>
 80017ee:	f000 fc73 	bl	80020d8 <__clzsi2>
 80017f2:	0001      	movs	r1, r0
 80017f4:	0002      	movs	r2, r0
 80017f6:	3115      	adds	r1, #21
 80017f8:	3220      	adds	r2, #32
 80017fa:	291c      	cmp	r1, #28
 80017fc:	dc00      	bgt.n	8001800 <__aeabi_dmul+0x478>
 80017fe:	e64e      	b.n	800149e <__aeabi_dmul+0x116>
 8001800:	0034      	movs	r4, r6
 8001802:	3808      	subs	r0, #8
 8001804:	2500      	movs	r5, #0
 8001806:	4084      	lsls	r4, r0
 8001808:	e653      	b.n	80014b2 <__aeabi_dmul+0x12a>
 800180a:	9b00      	ldr	r3, [sp, #0]
 800180c:	469c      	mov	ip, r3
 800180e:	e741      	b.n	8001694 <__aeabi_dmul+0x30c>
 8001810:	4912      	ldr	r1, [pc, #72]	; (800185c <__aeabi_dmul+0x4d4>)
 8001812:	0022      	movs	r2, r4
 8001814:	4461      	add	r1, ip
 8001816:	002e      	movs	r6, r5
 8001818:	408d      	lsls	r5, r1
 800181a:	408a      	lsls	r2, r1
 800181c:	40c6      	lsrs	r6, r0
 800181e:	1e69      	subs	r1, r5, #1
 8001820:	418d      	sbcs	r5, r1
 8001822:	4332      	orrs	r2, r6
 8001824:	432a      	orrs	r2, r5
 8001826:	40c4      	lsrs	r4, r0
 8001828:	0753      	lsls	r3, r2, #29
 800182a:	d0b6      	beq.n	800179a <__aeabi_dmul+0x412>
 800182c:	210f      	movs	r1, #15
 800182e:	4011      	ands	r1, r2
 8001830:	2904      	cmp	r1, #4
 8001832:	d1ac      	bne.n	800178e <__aeabi_dmul+0x406>
 8001834:	e7b1      	b.n	800179a <__aeabi_dmul+0x412>
 8001836:	0765      	lsls	r5, r4, #29
 8001838:	0264      	lsls	r4, r4, #9
 800183a:	0b24      	lsrs	r4, r4, #12
 800183c:	08d2      	lsrs	r2, r2, #3
 800183e:	4315      	orrs	r5, r2
 8001840:	2200      	movs	r2, #0
 8001842:	e611      	b.n	8001468 <__aeabi_dmul+0xe0>
 8001844:	2280      	movs	r2, #128	; 0x80
 8001846:	0312      	lsls	r2, r2, #12
 8001848:	4314      	orrs	r4, r2
 800184a:	0324      	lsls	r4, r4, #12
 800184c:	4a01      	ldr	r2, [pc, #4]	; (8001854 <__aeabi_dmul+0x4cc>)
 800184e:	0b24      	lsrs	r4, r4, #12
 8001850:	e60a      	b.n	8001468 <__aeabi_dmul+0xe0>
 8001852:	46c0      	nop			; (mov r8, r8)
 8001854:	000007ff 	.word	0x000007ff
 8001858:	0000043e 	.word	0x0000043e
 800185c:	0000041e 	.word	0x0000041e

08001860 <__aeabi_dsub>:
 8001860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001862:	4657      	mov	r7, sl
 8001864:	464e      	mov	r6, r9
 8001866:	4645      	mov	r5, r8
 8001868:	46de      	mov	lr, fp
 800186a:	0004      	movs	r4, r0
 800186c:	b5e0      	push	{r5, r6, r7, lr}
 800186e:	001f      	movs	r7, r3
 8001870:	0010      	movs	r0, r2
 8001872:	030b      	lsls	r3, r1, #12
 8001874:	0f62      	lsrs	r2, r4, #29
 8001876:	004e      	lsls	r6, r1, #1
 8001878:	0fcd      	lsrs	r5, r1, #31
 800187a:	0a5b      	lsrs	r3, r3, #9
 800187c:	0339      	lsls	r1, r7, #12
 800187e:	4313      	orrs	r3, r2
 8001880:	0a49      	lsrs	r1, r1, #9
 8001882:	00e2      	lsls	r2, r4, #3
 8001884:	0f44      	lsrs	r4, r0, #29
 8001886:	4321      	orrs	r1, r4
 8001888:	4cc2      	ldr	r4, [pc, #776]	; (8001b94 <__aeabi_dsub+0x334>)
 800188a:	4691      	mov	r9, r2
 800188c:	4692      	mov	sl, r2
 800188e:	00c0      	lsls	r0, r0, #3
 8001890:	007a      	lsls	r2, r7, #1
 8001892:	4680      	mov	r8, r0
 8001894:	0d76      	lsrs	r6, r6, #21
 8001896:	0d52      	lsrs	r2, r2, #21
 8001898:	0fff      	lsrs	r7, r7, #31
 800189a:	42a2      	cmp	r2, r4
 800189c:	d100      	bne.n	80018a0 <__aeabi_dsub+0x40>
 800189e:	e0b4      	b.n	8001a0a <__aeabi_dsub+0x1aa>
 80018a0:	2401      	movs	r4, #1
 80018a2:	4067      	eors	r7, r4
 80018a4:	46bb      	mov	fp, r7
 80018a6:	42bd      	cmp	r5, r7
 80018a8:	d100      	bne.n	80018ac <__aeabi_dsub+0x4c>
 80018aa:	e088      	b.n	80019be <__aeabi_dsub+0x15e>
 80018ac:	1ab4      	subs	r4, r6, r2
 80018ae:	46a4      	mov	ip, r4
 80018b0:	2c00      	cmp	r4, #0
 80018b2:	dc00      	bgt.n	80018b6 <__aeabi_dsub+0x56>
 80018b4:	e0b2      	b.n	8001a1c <__aeabi_dsub+0x1bc>
 80018b6:	2a00      	cmp	r2, #0
 80018b8:	d100      	bne.n	80018bc <__aeabi_dsub+0x5c>
 80018ba:	e0c5      	b.n	8001a48 <__aeabi_dsub+0x1e8>
 80018bc:	4ab5      	ldr	r2, [pc, #724]	; (8001b94 <__aeabi_dsub+0x334>)
 80018be:	4296      	cmp	r6, r2
 80018c0:	d100      	bne.n	80018c4 <__aeabi_dsub+0x64>
 80018c2:	e28b      	b.n	8001ddc <__aeabi_dsub+0x57c>
 80018c4:	2280      	movs	r2, #128	; 0x80
 80018c6:	0412      	lsls	r2, r2, #16
 80018c8:	4311      	orrs	r1, r2
 80018ca:	4662      	mov	r2, ip
 80018cc:	2a38      	cmp	r2, #56	; 0x38
 80018ce:	dd00      	ble.n	80018d2 <__aeabi_dsub+0x72>
 80018d0:	e1a1      	b.n	8001c16 <__aeabi_dsub+0x3b6>
 80018d2:	2a1f      	cmp	r2, #31
 80018d4:	dd00      	ble.n	80018d8 <__aeabi_dsub+0x78>
 80018d6:	e216      	b.n	8001d06 <__aeabi_dsub+0x4a6>
 80018d8:	2720      	movs	r7, #32
 80018da:	000c      	movs	r4, r1
 80018dc:	1abf      	subs	r7, r7, r2
 80018de:	40bc      	lsls	r4, r7
 80018e0:	0002      	movs	r2, r0
 80018e2:	46a0      	mov	r8, r4
 80018e4:	4664      	mov	r4, ip
 80018e6:	40b8      	lsls	r0, r7
 80018e8:	40e2      	lsrs	r2, r4
 80018ea:	4644      	mov	r4, r8
 80018ec:	4314      	orrs	r4, r2
 80018ee:	0002      	movs	r2, r0
 80018f0:	1e50      	subs	r0, r2, #1
 80018f2:	4182      	sbcs	r2, r0
 80018f4:	4660      	mov	r0, ip
 80018f6:	40c1      	lsrs	r1, r0
 80018f8:	4322      	orrs	r2, r4
 80018fa:	1a5b      	subs	r3, r3, r1
 80018fc:	4649      	mov	r1, r9
 80018fe:	1a8c      	subs	r4, r1, r2
 8001900:	45a1      	cmp	r9, r4
 8001902:	4192      	sbcs	r2, r2
 8001904:	4252      	negs	r2, r2
 8001906:	1a9b      	subs	r3, r3, r2
 8001908:	4698      	mov	r8, r3
 800190a:	4643      	mov	r3, r8
 800190c:	021b      	lsls	r3, r3, #8
 800190e:	d400      	bmi.n	8001912 <__aeabi_dsub+0xb2>
 8001910:	e117      	b.n	8001b42 <__aeabi_dsub+0x2e2>
 8001912:	4643      	mov	r3, r8
 8001914:	025b      	lsls	r3, r3, #9
 8001916:	0a5b      	lsrs	r3, r3, #9
 8001918:	4698      	mov	r8, r3
 800191a:	4643      	mov	r3, r8
 800191c:	2b00      	cmp	r3, #0
 800191e:	d100      	bne.n	8001922 <__aeabi_dsub+0xc2>
 8001920:	e16c      	b.n	8001bfc <__aeabi_dsub+0x39c>
 8001922:	4640      	mov	r0, r8
 8001924:	f000 fbd8 	bl	80020d8 <__clzsi2>
 8001928:	0002      	movs	r2, r0
 800192a:	3a08      	subs	r2, #8
 800192c:	2120      	movs	r1, #32
 800192e:	0020      	movs	r0, r4
 8001930:	4643      	mov	r3, r8
 8001932:	1a89      	subs	r1, r1, r2
 8001934:	4093      	lsls	r3, r2
 8001936:	40c8      	lsrs	r0, r1
 8001938:	4094      	lsls	r4, r2
 800193a:	4303      	orrs	r3, r0
 800193c:	4296      	cmp	r6, r2
 800193e:	dd00      	ble.n	8001942 <__aeabi_dsub+0xe2>
 8001940:	e157      	b.n	8001bf2 <__aeabi_dsub+0x392>
 8001942:	1b96      	subs	r6, r2, r6
 8001944:	1c71      	adds	r1, r6, #1
 8001946:	291f      	cmp	r1, #31
 8001948:	dd00      	ble.n	800194c <__aeabi_dsub+0xec>
 800194a:	e1cb      	b.n	8001ce4 <__aeabi_dsub+0x484>
 800194c:	2220      	movs	r2, #32
 800194e:	0018      	movs	r0, r3
 8001950:	0026      	movs	r6, r4
 8001952:	1a52      	subs	r2, r2, r1
 8001954:	4094      	lsls	r4, r2
 8001956:	4090      	lsls	r0, r2
 8001958:	40ce      	lsrs	r6, r1
 800195a:	40cb      	lsrs	r3, r1
 800195c:	1e62      	subs	r2, r4, #1
 800195e:	4194      	sbcs	r4, r2
 8001960:	4330      	orrs	r0, r6
 8001962:	4698      	mov	r8, r3
 8001964:	2600      	movs	r6, #0
 8001966:	4304      	orrs	r4, r0
 8001968:	0763      	lsls	r3, r4, #29
 800196a:	d009      	beq.n	8001980 <__aeabi_dsub+0x120>
 800196c:	230f      	movs	r3, #15
 800196e:	4023      	ands	r3, r4
 8001970:	2b04      	cmp	r3, #4
 8001972:	d005      	beq.n	8001980 <__aeabi_dsub+0x120>
 8001974:	1d23      	adds	r3, r4, #4
 8001976:	42a3      	cmp	r3, r4
 8001978:	41a4      	sbcs	r4, r4
 800197a:	4264      	negs	r4, r4
 800197c:	44a0      	add	r8, r4
 800197e:	001c      	movs	r4, r3
 8001980:	4643      	mov	r3, r8
 8001982:	021b      	lsls	r3, r3, #8
 8001984:	d400      	bmi.n	8001988 <__aeabi_dsub+0x128>
 8001986:	e0df      	b.n	8001b48 <__aeabi_dsub+0x2e8>
 8001988:	4b82      	ldr	r3, [pc, #520]	; (8001b94 <__aeabi_dsub+0x334>)
 800198a:	3601      	adds	r6, #1
 800198c:	429e      	cmp	r6, r3
 800198e:	d100      	bne.n	8001992 <__aeabi_dsub+0x132>
 8001990:	e0fb      	b.n	8001b8a <__aeabi_dsub+0x32a>
 8001992:	4642      	mov	r2, r8
 8001994:	4b80      	ldr	r3, [pc, #512]	; (8001b98 <__aeabi_dsub+0x338>)
 8001996:	08e4      	lsrs	r4, r4, #3
 8001998:	401a      	ands	r2, r3
 800199a:	0013      	movs	r3, r2
 800199c:	0571      	lsls	r1, r6, #21
 800199e:	0752      	lsls	r2, r2, #29
 80019a0:	025b      	lsls	r3, r3, #9
 80019a2:	4322      	orrs	r2, r4
 80019a4:	0b1b      	lsrs	r3, r3, #12
 80019a6:	0d49      	lsrs	r1, r1, #21
 80019a8:	0509      	lsls	r1, r1, #20
 80019aa:	07ed      	lsls	r5, r5, #31
 80019ac:	4319      	orrs	r1, r3
 80019ae:	4329      	orrs	r1, r5
 80019b0:	0010      	movs	r0, r2
 80019b2:	bcf0      	pop	{r4, r5, r6, r7}
 80019b4:	46bb      	mov	fp, r7
 80019b6:	46b2      	mov	sl, r6
 80019b8:	46a9      	mov	r9, r5
 80019ba:	46a0      	mov	r8, r4
 80019bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80019be:	1ab4      	subs	r4, r6, r2
 80019c0:	46a4      	mov	ip, r4
 80019c2:	2c00      	cmp	r4, #0
 80019c4:	dd58      	ble.n	8001a78 <__aeabi_dsub+0x218>
 80019c6:	2a00      	cmp	r2, #0
 80019c8:	d100      	bne.n	80019cc <__aeabi_dsub+0x16c>
 80019ca:	e09e      	b.n	8001b0a <__aeabi_dsub+0x2aa>
 80019cc:	4a71      	ldr	r2, [pc, #452]	; (8001b94 <__aeabi_dsub+0x334>)
 80019ce:	4296      	cmp	r6, r2
 80019d0:	d100      	bne.n	80019d4 <__aeabi_dsub+0x174>
 80019d2:	e13b      	b.n	8001c4c <__aeabi_dsub+0x3ec>
 80019d4:	2280      	movs	r2, #128	; 0x80
 80019d6:	0412      	lsls	r2, r2, #16
 80019d8:	4311      	orrs	r1, r2
 80019da:	4662      	mov	r2, ip
 80019dc:	2a38      	cmp	r2, #56	; 0x38
 80019de:	dd00      	ble.n	80019e2 <__aeabi_dsub+0x182>
 80019e0:	e0c1      	b.n	8001b66 <__aeabi_dsub+0x306>
 80019e2:	2a1f      	cmp	r2, #31
 80019e4:	dc00      	bgt.n	80019e8 <__aeabi_dsub+0x188>
 80019e6:	e1bb      	b.n	8001d60 <__aeabi_dsub+0x500>
 80019e8:	000c      	movs	r4, r1
 80019ea:	3a20      	subs	r2, #32
 80019ec:	40d4      	lsrs	r4, r2
 80019ee:	0022      	movs	r2, r4
 80019f0:	4664      	mov	r4, ip
 80019f2:	2c20      	cmp	r4, #32
 80019f4:	d004      	beq.n	8001a00 <__aeabi_dsub+0x1a0>
 80019f6:	2740      	movs	r7, #64	; 0x40
 80019f8:	1b3f      	subs	r7, r7, r4
 80019fa:	40b9      	lsls	r1, r7
 80019fc:	4308      	orrs	r0, r1
 80019fe:	4680      	mov	r8, r0
 8001a00:	4644      	mov	r4, r8
 8001a02:	1e61      	subs	r1, r4, #1
 8001a04:	418c      	sbcs	r4, r1
 8001a06:	4314      	orrs	r4, r2
 8001a08:	e0b1      	b.n	8001b6e <__aeabi_dsub+0x30e>
 8001a0a:	000c      	movs	r4, r1
 8001a0c:	4304      	orrs	r4, r0
 8001a0e:	d02a      	beq.n	8001a66 <__aeabi_dsub+0x206>
 8001a10:	46bb      	mov	fp, r7
 8001a12:	42bd      	cmp	r5, r7
 8001a14:	d02d      	beq.n	8001a72 <__aeabi_dsub+0x212>
 8001a16:	4c61      	ldr	r4, [pc, #388]	; (8001b9c <__aeabi_dsub+0x33c>)
 8001a18:	46a4      	mov	ip, r4
 8001a1a:	44b4      	add	ip, r6
 8001a1c:	4664      	mov	r4, ip
 8001a1e:	2c00      	cmp	r4, #0
 8001a20:	d05c      	beq.n	8001adc <__aeabi_dsub+0x27c>
 8001a22:	1b94      	subs	r4, r2, r6
 8001a24:	46a4      	mov	ip, r4
 8001a26:	2e00      	cmp	r6, #0
 8001a28:	d000      	beq.n	8001a2c <__aeabi_dsub+0x1cc>
 8001a2a:	e115      	b.n	8001c58 <__aeabi_dsub+0x3f8>
 8001a2c:	464d      	mov	r5, r9
 8001a2e:	431d      	orrs	r5, r3
 8001a30:	d100      	bne.n	8001a34 <__aeabi_dsub+0x1d4>
 8001a32:	e1c3      	b.n	8001dbc <__aeabi_dsub+0x55c>
 8001a34:	1e65      	subs	r5, r4, #1
 8001a36:	2c01      	cmp	r4, #1
 8001a38:	d100      	bne.n	8001a3c <__aeabi_dsub+0x1dc>
 8001a3a:	e20c      	b.n	8001e56 <__aeabi_dsub+0x5f6>
 8001a3c:	4e55      	ldr	r6, [pc, #340]	; (8001b94 <__aeabi_dsub+0x334>)
 8001a3e:	42b4      	cmp	r4, r6
 8001a40:	d100      	bne.n	8001a44 <__aeabi_dsub+0x1e4>
 8001a42:	e1f8      	b.n	8001e36 <__aeabi_dsub+0x5d6>
 8001a44:	46ac      	mov	ip, r5
 8001a46:	e10e      	b.n	8001c66 <__aeabi_dsub+0x406>
 8001a48:	000a      	movs	r2, r1
 8001a4a:	4302      	orrs	r2, r0
 8001a4c:	d100      	bne.n	8001a50 <__aeabi_dsub+0x1f0>
 8001a4e:	e136      	b.n	8001cbe <__aeabi_dsub+0x45e>
 8001a50:	0022      	movs	r2, r4
 8001a52:	3a01      	subs	r2, #1
 8001a54:	2c01      	cmp	r4, #1
 8001a56:	d100      	bne.n	8001a5a <__aeabi_dsub+0x1fa>
 8001a58:	e1c6      	b.n	8001de8 <__aeabi_dsub+0x588>
 8001a5a:	4c4e      	ldr	r4, [pc, #312]	; (8001b94 <__aeabi_dsub+0x334>)
 8001a5c:	45a4      	cmp	ip, r4
 8001a5e:	d100      	bne.n	8001a62 <__aeabi_dsub+0x202>
 8001a60:	e0f4      	b.n	8001c4c <__aeabi_dsub+0x3ec>
 8001a62:	4694      	mov	ip, r2
 8001a64:	e731      	b.n	80018ca <__aeabi_dsub+0x6a>
 8001a66:	2401      	movs	r4, #1
 8001a68:	4067      	eors	r7, r4
 8001a6a:	46bb      	mov	fp, r7
 8001a6c:	42bd      	cmp	r5, r7
 8001a6e:	d000      	beq.n	8001a72 <__aeabi_dsub+0x212>
 8001a70:	e71c      	b.n	80018ac <__aeabi_dsub+0x4c>
 8001a72:	4c4a      	ldr	r4, [pc, #296]	; (8001b9c <__aeabi_dsub+0x33c>)
 8001a74:	46a4      	mov	ip, r4
 8001a76:	44b4      	add	ip, r6
 8001a78:	4664      	mov	r4, ip
 8001a7a:	2c00      	cmp	r4, #0
 8001a7c:	d100      	bne.n	8001a80 <__aeabi_dsub+0x220>
 8001a7e:	e0cf      	b.n	8001c20 <__aeabi_dsub+0x3c0>
 8001a80:	1b94      	subs	r4, r2, r6
 8001a82:	46a4      	mov	ip, r4
 8001a84:	2e00      	cmp	r6, #0
 8001a86:	d100      	bne.n	8001a8a <__aeabi_dsub+0x22a>
 8001a88:	e15c      	b.n	8001d44 <__aeabi_dsub+0x4e4>
 8001a8a:	4e42      	ldr	r6, [pc, #264]	; (8001b94 <__aeabi_dsub+0x334>)
 8001a8c:	42b2      	cmp	r2, r6
 8001a8e:	d100      	bne.n	8001a92 <__aeabi_dsub+0x232>
 8001a90:	e1ec      	b.n	8001e6c <__aeabi_dsub+0x60c>
 8001a92:	2680      	movs	r6, #128	; 0x80
 8001a94:	0436      	lsls	r6, r6, #16
 8001a96:	4333      	orrs	r3, r6
 8001a98:	4664      	mov	r4, ip
 8001a9a:	2c38      	cmp	r4, #56	; 0x38
 8001a9c:	dd00      	ble.n	8001aa0 <__aeabi_dsub+0x240>
 8001a9e:	e1b3      	b.n	8001e08 <__aeabi_dsub+0x5a8>
 8001aa0:	2c1f      	cmp	r4, #31
 8001aa2:	dd00      	ble.n	8001aa6 <__aeabi_dsub+0x246>
 8001aa4:	e238      	b.n	8001f18 <__aeabi_dsub+0x6b8>
 8001aa6:	2620      	movs	r6, #32
 8001aa8:	1b36      	subs	r6, r6, r4
 8001aaa:	001c      	movs	r4, r3
 8001aac:	40b4      	lsls	r4, r6
 8001aae:	464f      	mov	r7, r9
 8001ab0:	46a0      	mov	r8, r4
 8001ab2:	4664      	mov	r4, ip
 8001ab4:	40e7      	lsrs	r7, r4
 8001ab6:	4644      	mov	r4, r8
 8001ab8:	433c      	orrs	r4, r7
 8001aba:	464f      	mov	r7, r9
 8001abc:	40b7      	lsls	r7, r6
 8001abe:	003e      	movs	r6, r7
 8001ac0:	1e77      	subs	r7, r6, #1
 8001ac2:	41be      	sbcs	r6, r7
 8001ac4:	4334      	orrs	r4, r6
 8001ac6:	4666      	mov	r6, ip
 8001ac8:	40f3      	lsrs	r3, r6
 8001aca:	18c9      	adds	r1, r1, r3
 8001acc:	1824      	adds	r4, r4, r0
 8001ace:	4284      	cmp	r4, r0
 8001ad0:	419b      	sbcs	r3, r3
 8001ad2:	425b      	negs	r3, r3
 8001ad4:	4698      	mov	r8, r3
 8001ad6:	0016      	movs	r6, r2
 8001ad8:	4488      	add	r8, r1
 8001ada:	e04e      	b.n	8001b7a <__aeabi_dsub+0x31a>
 8001adc:	4a30      	ldr	r2, [pc, #192]	; (8001ba0 <__aeabi_dsub+0x340>)
 8001ade:	1c74      	adds	r4, r6, #1
 8001ae0:	4214      	tst	r4, r2
 8001ae2:	d000      	beq.n	8001ae6 <__aeabi_dsub+0x286>
 8001ae4:	e0d6      	b.n	8001c94 <__aeabi_dsub+0x434>
 8001ae6:	464a      	mov	r2, r9
 8001ae8:	431a      	orrs	r2, r3
 8001aea:	2e00      	cmp	r6, #0
 8001aec:	d000      	beq.n	8001af0 <__aeabi_dsub+0x290>
 8001aee:	e15b      	b.n	8001da8 <__aeabi_dsub+0x548>
 8001af0:	2a00      	cmp	r2, #0
 8001af2:	d100      	bne.n	8001af6 <__aeabi_dsub+0x296>
 8001af4:	e1a5      	b.n	8001e42 <__aeabi_dsub+0x5e2>
 8001af6:	000a      	movs	r2, r1
 8001af8:	4302      	orrs	r2, r0
 8001afa:	d000      	beq.n	8001afe <__aeabi_dsub+0x29e>
 8001afc:	e1bb      	b.n	8001e76 <__aeabi_dsub+0x616>
 8001afe:	464a      	mov	r2, r9
 8001b00:	0759      	lsls	r1, r3, #29
 8001b02:	08d2      	lsrs	r2, r2, #3
 8001b04:	430a      	orrs	r2, r1
 8001b06:	08db      	lsrs	r3, r3, #3
 8001b08:	e027      	b.n	8001b5a <__aeabi_dsub+0x2fa>
 8001b0a:	000a      	movs	r2, r1
 8001b0c:	4302      	orrs	r2, r0
 8001b0e:	d100      	bne.n	8001b12 <__aeabi_dsub+0x2b2>
 8001b10:	e174      	b.n	8001dfc <__aeabi_dsub+0x59c>
 8001b12:	0022      	movs	r2, r4
 8001b14:	3a01      	subs	r2, #1
 8001b16:	2c01      	cmp	r4, #1
 8001b18:	d005      	beq.n	8001b26 <__aeabi_dsub+0x2c6>
 8001b1a:	4c1e      	ldr	r4, [pc, #120]	; (8001b94 <__aeabi_dsub+0x334>)
 8001b1c:	45a4      	cmp	ip, r4
 8001b1e:	d100      	bne.n	8001b22 <__aeabi_dsub+0x2c2>
 8001b20:	e094      	b.n	8001c4c <__aeabi_dsub+0x3ec>
 8001b22:	4694      	mov	ip, r2
 8001b24:	e759      	b.n	80019da <__aeabi_dsub+0x17a>
 8001b26:	4448      	add	r0, r9
 8001b28:	4548      	cmp	r0, r9
 8001b2a:	4192      	sbcs	r2, r2
 8001b2c:	185b      	adds	r3, r3, r1
 8001b2e:	4698      	mov	r8, r3
 8001b30:	0004      	movs	r4, r0
 8001b32:	4252      	negs	r2, r2
 8001b34:	4490      	add	r8, r2
 8001b36:	4643      	mov	r3, r8
 8001b38:	2602      	movs	r6, #2
 8001b3a:	021b      	lsls	r3, r3, #8
 8001b3c:	d500      	bpl.n	8001b40 <__aeabi_dsub+0x2e0>
 8001b3e:	e0c4      	b.n	8001cca <__aeabi_dsub+0x46a>
 8001b40:	3e01      	subs	r6, #1
 8001b42:	0763      	lsls	r3, r4, #29
 8001b44:	d000      	beq.n	8001b48 <__aeabi_dsub+0x2e8>
 8001b46:	e711      	b.n	800196c <__aeabi_dsub+0x10c>
 8001b48:	4643      	mov	r3, r8
 8001b4a:	46b4      	mov	ip, r6
 8001b4c:	0759      	lsls	r1, r3, #29
 8001b4e:	08e2      	lsrs	r2, r4, #3
 8001b50:	430a      	orrs	r2, r1
 8001b52:	08db      	lsrs	r3, r3, #3
 8001b54:	490f      	ldr	r1, [pc, #60]	; (8001b94 <__aeabi_dsub+0x334>)
 8001b56:	458c      	cmp	ip, r1
 8001b58:	d040      	beq.n	8001bdc <__aeabi_dsub+0x37c>
 8001b5a:	4661      	mov	r1, ip
 8001b5c:	031b      	lsls	r3, r3, #12
 8001b5e:	0549      	lsls	r1, r1, #21
 8001b60:	0b1b      	lsrs	r3, r3, #12
 8001b62:	0d49      	lsrs	r1, r1, #21
 8001b64:	e720      	b.n	80019a8 <__aeabi_dsub+0x148>
 8001b66:	4301      	orrs	r1, r0
 8001b68:	000c      	movs	r4, r1
 8001b6a:	1e61      	subs	r1, r4, #1
 8001b6c:	418c      	sbcs	r4, r1
 8001b6e:	444c      	add	r4, r9
 8001b70:	454c      	cmp	r4, r9
 8001b72:	4192      	sbcs	r2, r2
 8001b74:	4252      	negs	r2, r2
 8001b76:	4690      	mov	r8, r2
 8001b78:	4498      	add	r8, r3
 8001b7a:	4643      	mov	r3, r8
 8001b7c:	021b      	lsls	r3, r3, #8
 8001b7e:	d5e0      	bpl.n	8001b42 <__aeabi_dsub+0x2e2>
 8001b80:	4b04      	ldr	r3, [pc, #16]	; (8001b94 <__aeabi_dsub+0x334>)
 8001b82:	3601      	adds	r6, #1
 8001b84:	429e      	cmp	r6, r3
 8001b86:	d000      	beq.n	8001b8a <__aeabi_dsub+0x32a>
 8001b88:	e09f      	b.n	8001cca <__aeabi_dsub+0x46a>
 8001b8a:	0031      	movs	r1, r6
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	2200      	movs	r2, #0
 8001b90:	e70a      	b.n	80019a8 <__aeabi_dsub+0x148>
 8001b92:	46c0      	nop			; (mov r8, r8)
 8001b94:	000007ff 	.word	0x000007ff
 8001b98:	ff7fffff 	.word	0xff7fffff
 8001b9c:	fffff801 	.word	0xfffff801
 8001ba0:	000007fe 	.word	0x000007fe
 8001ba4:	2a00      	cmp	r2, #0
 8001ba6:	d100      	bne.n	8001baa <__aeabi_dsub+0x34a>
 8001ba8:	e160      	b.n	8001e6c <__aeabi_dsub+0x60c>
 8001baa:	000a      	movs	r2, r1
 8001bac:	4302      	orrs	r2, r0
 8001bae:	d04d      	beq.n	8001c4c <__aeabi_dsub+0x3ec>
 8001bb0:	464a      	mov	r2, r9
 8001bb2:	075c      	lsls	r4, r3, #29
 8001bb4:	08d2      	lsrs	r2, r2, #3
 8001bb6:	4322      	orrs	r2, r4
 8001bb8:	2480      	movs	r4, #128	; 0x80
 8001bba:	08db      	lsrs	r3, r3, #3
 8001bbc:	0324      	lsls	r4, r4, #12
 8001bbe:	4223      	tst	r3, r4
 8001bc0:	d007      	beq.n	8001bd2 <__aeabi_dsub+0x372>
 8001bc2:	08ce      	lsrs	r6, r1, #3
 8001bc4:	4226      	tst	r6, r4
 8001bc6:	d104      	bne.n	8001bd2 <__aeabi_dsub+0x372>
 8001bc8:	465d      	mov	r5, fp
 8001bca:	0033      	movs	r3, r6
 8001bcc:	08c2      	lsrs	r2, r0, #3
 8001bce:	0749      	lsls	r1, r1, #29
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	0f51      	lsrs	r1, r2, #29
 8001bd4:	00d2      	lsls	r2, r2, #3
 8001bd6:	08d2      	lsrs	r2, r2, #3
 8001bd8:	0749      	lsls	r1, r1, #29
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	0011      	movs	r1, r2
 8001bde:	4319      	orrs	r1, r3
 8001be0:	d100      	bne.n	8001be4 <__aeabi_dsub+0x384>
 8001be2:	e1c8      	b.n	8001f76 <__aeabi_dsub+0x716>
 8001be4:	2180      	movs	r1, #128	; 0x80
 8001be6:	0309      	lsls	r1, r1, #12
 8001be8:	430b      	orrs	r3, r1
 8001bea:	031b      	lsls	r3, r3, #12
 8001bec:	49d5      	ldr	r1, [pc, #852]	; (8001f44 <__aeabi_dsub+0x6e4>)
 8001bee:	0b1b      	lsrs	r3, r3, #12
 8001bf0:	e6da      	b.n	80019a8 <__aeabi_dsub+0x148>
 8001bf2:	49d5      	ldr	r1, [pc, #852]	; (8001f48 <__aeabi_dsub+0x6e8>)
 8001bf4:	1ab6      	subs	r6, r6, r2
 8001bf6:	400b      	ands	r3, r1
 8001bf8:	4698      	mov	r8, r3
 8001bfa:	e6b5      	b.n	8001968 <__aeabi_dsub+0x108>
 8001bfc:	0020      	movs	r0, r4
 8001bfe:	f000 fa6b 	bl	80020d8 <__clzsi2>
 8001c02:	0002      	movs	r2, r0
 8001c04:	3218      	adds	r2, #24
 8001c06:	2a1f      	cmp	r2, #31
 8001c08:	dc00      	bgt.n	8001c0c <__aeabi_dsub+0x3ac>
 8001c0a:	e68f      	b.n	800192c <__aeabi_dsub+0xcc>
 8001c0c:	0023      	movs	r3, r4
 8001c0e:	3808      	subs	r0, #8
 8001c10:	4083      	lsls	r3, r0
 8001c12:	2400      	movs	r4, #0
 8001c14:	e692      	b.n	800193c <__aeabi_dsub+0xdc>
 8001c16:	4308      	orrs	r0, r1
 8001c18:	0002      	movs	r2, r0
 8001c1a:	1e50      	subs	r0, r2, #1
 8001c1c:	4182      	sbcs	r2, r0
 8001c1e:	e66d      	b.n	80018fc <__aeabi_dsub+0x9c>
 8001c20:	4cca      	ldr	r4, [pc, #808]	; (8001f4c <__aeabi_dsub+0x6ec>)
 8001c22:	1c72      	adds	r2, r6, #1
 8001c24:	4222      	tst	r2, r4
 8001c26:	d000      	beq.n	8001c2a <__aeabi_dsub+0x3ca>
 8001c28:	e0ad      	b.n	8001d86 <__aeabi_dsub+0x526>
 8001c2a:	464a      	mov	r2, r9
 8001c2c:	431a      	orrs	r2, r3
 8001c2e:	2e00      	cmp	r6, #0
 8001c30:	d1b8      	bne.n	8001ba4 <__aeabi_dsub+0x344>
 8001c32:	2a00      	cmp	r2, #0
 8001c34:	d100      	bne.n	8001c38 <__aeabi_dsub+0x3d8>
 8001c36:	e158      	b.n	8001eea <__aeabi_dsub+0x68a>
 8001c38:	000a      	movs	r2, r1
 8001c3a:	4302      	orrs	r2, r0
 8001c3c:	d000      	beq.n	8001c40 <__aeabi_dsub+0x3e0>
 8001c3e:	e159      	b.n	8001ef4 <__aeabi_dsub+0x694>
 8001c40:	464a      	mov	r2, r9
 8001c42:	0759      	lsls	r1, r3, #29
 8001c44:	08d2      	lsrs	r2, r2, #3
 8001c46:	430a      	orrs	r2, r1
 8001c48:	08db      	lsrs	r3, r3, #3
 8001c4a:	e786      	b.n	8001b5a <__aeabi_dsub+0x2fa>
 8001c4c:	464a      	mov	r2, r9
 8001c4e:	0759      	lsls	r1, r3, #29
 8001c50:	08d2      	lsrs	r2, r2, #3
 8001c52:	430a      	orrs	r2, r1
 8001c54:	08db      	lsrs	r3, r3, #3
 8001c56:	e7c1      	b.n	8001bdc <__aeabi_dsub+0x37c>
 8001c58:	4dba      	ldr	r5, [pc, #744]	; (8001f44 <__aeabi_dsub+0x6e4>)
 8001c5a:	42aa      	cmp	r2, r5
 8001c5c:	d100      	bne.n	8001c60 <__aeabi_dsub+0x400>
 8001c5e:	e11e      	b.n	8001e9e <__aeabi_dsub+0x63e>
 8001c60:	2580      	movs	r5, #128	; 0x80
 8001c62:	042d      	lsls	r5, r5, #16
 8001c64:	432b      	orrs	r3, r5
 8001c66:	4664      	mov	r4, ip
 8001c68:	2c38      	cmp	r4, #56	; 0x38
 8001c6a:	dc5d      	bgt.n	8001d28 <__aeabi_dsub+0x4c8>
 8001c6c:	2c1f      	cmp	r4, #31
 8001c6e:	dd00      	ble.n	8001c72 <__aeabi_dsub+0x412>
 8001c70:	e0d0      	b.n	8001e14 <__aeabi_dsub+0x5b4>
 8001c72:	2520      	movs	r5, #32
 8001c74:	4667      	mov	r7, ip
 8001c76:	1b2d      	subs	r5, r5, r4
 8001c78:	464e      	mov	r6, r9
 8001c7a:	001c      	movs	r4, r3
 8001c7c:	40fe      	lsrs	r6, r7
 8001c7e:	40ac      	lsls	r4, r5
 8001c80:	4334      	orrs	r4, r6
 8001c82:	464e      	mov	r6, r9
 8001c84:	40ae      	lsls	r6, r5
 8001c86:	0035      	movs	r5, r6
 8001c88:	40fb      	lsrs	r3, r7
 8001c8a:	1e6e      	subs	r6, r5, #1
 8001c8c:	41b5      	sbcs	r5, r6
 8001c8e:	1ac9      	subs	r1, r1, r3
 8001c90:	432c      	orrs	r4, r5
 8001c92:	e04e      	b.n	8001d32 <__aeabi_dsub+0x4d2>
 8001c94:	464a      	mov	r2, r9
 8001c96:	1a14      	subs	r4, r2, r0
 8001c98:	45a1      	cmp	r9, r4
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	4252      	negs	r2, r2
 8001c9e:	4690      	mov	r8, r2
 8001ca0:	1a5f      	subs	r7, r3, r1
 8001ca2:	003a      	movs	r2, r7
 8001ca4:	4647      	mov	r7, r8
 8001ca6:	1bd2      	subs	r2, r2, r7
 8001ca8:	4690      	mov	r8, r2
 8001caa:	0212      	lsls	r2, r2, #8
 8001cac:	d500      	bpl.n	8001cb0 <__aeabi_dsub+0x450>
 8001cae:	e08b      	b.n	8001dc8 <__aeabi_dsub+0x568>
 8001cb0:	4642      	mov	r2, r8
 8001cb2:	4322      	orrs	r2, r4
 8001cb4:	d000      	beq.n	8001cb8 <__aeabi_dsub+0x458>
 8001cb6:	e630      	b.n	800191a <__aeabi_dsub+0xba>
 8001cb8:	2300      	movs	r3, #0
 8001cba:	2500      	movs	r5, #0
 8001cbc:	e74d      	b.n	8001b5a <__aeabi_dsub+0x2fa>
 8001cbe:	464a      	mov	r2, r9
 8001cc0:	0759      	lsls	r1, r3, #29
 8001cc2:	08d2      	lsrs	r2, r2, #3
 8001cc4:	430a      	orrs	r2, r1
 8001cc6:	08db      	lsrs	r3, r3, #3
 8001cc8:	e744      	b.n	8001b54 <__aeabi_dsub+0x2f4>
 8001cca:	4642      	mov	r2, r8
 8001ccc:	4b9e      	ldr	r3, [pc, #632]	; (8001f48 <__aeabi_dsub+0x6e8>)
 8001cce:	0861      	lsrs	r1, r4, #1
 8001cd0:	401a      	ands	r2, r3
 8001cd2:	0013      	movs	r3, r2
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	4014      	ands	r4, r2
 8001cd8:	430c      	orrs	r4, r1
 8001cda:	07da      	lsls	r2, r3, #31
 8001cdc:	085b      	lsrs	r3, r3, #1
 8001cde:	4698      	mov	r8, r3
 8001ce0:	4314      	orrs	r4, r2
 8001ce2:	e641      	b.n	8001968 <__aeabi_dsub+0x108>
 8001ce4:	001a      	movs	r2, r3
 8001ce6:	3e1f      	subs	r6, #31
 8001ce8:	40f2      	lsrs	r2, r6
 8001cea:	0016      	movs	r6, r2
 8001cec:	2920      	cmp	r1, #32
 8001cee:	d003      	beq.n	8001cf8 <__aeabi_dsub+0x498>
 8001cf0:	2240      	movs	r2, #64	; 0x40
 8001cf2:	1a51      	subs	r1, r2, r1
 8001cf4:	408b      	lsls	r3, r1
 8001cf6:	431c      	orrs	r4, r3
 8001cf8:	1e62      	subs	r2, r4, #1
 8001cfa:	4194      	sbcs	r4, r2
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	4334      	orrs	r4, r6
 8001d00:	4698      	mov	r8, r3
 8001d02:	2600      	movs	r6, #0
 8001d04:	e71d      	b.n	8001b42 <__aeabi_dsub+0x2e2>
 8001d06:	000c      	movs	r4, r1
 8001d08:	3a20      	subs	r2, #32
 8001d0a:	40d4      	lsrs	r4, r2
 8001d0c:	0022      	movs	r2, r4
 8001d0e:	4664      	mov	r4, ip
 8001d10:	2c20      	cmp	r4, #32
 8001d12:	d004      	beq.n	8001d1e <__aeabi_dsub+0x4be>
 8001d14:	2740      	movs	r7, #64	; 0x40
 8001d16:	1b3f      	subs	r7, r7, r4
 8001d18:	40b9      	lsls	r1, r7
 8001d1a:	4308      	orrs	r0, r1
 8001d1c:	4680      	mov	r8, r0
 8001d1e:	4644      	mov	r4, r8
 8001d20:	1e61      	subs	r1, r4, #1
 8001d22:	418c      	sbcs	r4, r1
 8001d24:	4322      	orrs	r2, r4
 8001d26:	e5e9      	b.n	80018fc <__aeabi_dsub+0x9c>
 8001d28:	464c      	mov	r4, r9
 8001d2a:	4323      	orrs	r3, r4
 8001d2c:	001c      	movs	r4, r3
 8001d2e:	1e63      	subs	r3, r4, #1
 8001d30:	419c      	sbcs	r4, r3
 8001d32:	1b04      	subs	r4, r0, r4
 8001d34:	42a0      	cmp	r0, r4
 8001d36:	419b      	sbcs	r3, r3
 8001d38:	425b      	negs	r3, r3
 8001d3a:	1acb      	subs	r3, r1, r3
 8001d3c:	4698      	mov	r8, r3
 8001d3e:	465d      	mov	r5, fp
 8001d40:	0016      	movs	r6, r2
 8001d42:	e5e2      	b.n	800190a <__aeabi_dsub+0xaa>
 8001d44:	464e      	mov	r6, r9
 8001d46:	431e      	orrs	r6, r3
 8001d48:	d100      	bne.n	8001d4c <__aeabi_dsub+0x4ec>
 8001d4a:	e0ae      	b.n	8001eaa <__aeabi_dsub+0x64a>
 8001d4c:	1e66      	subs	r6, r4, #1
 8001d4e:	2c01      	cmp	r4, #1
 8001d50:	d100      	bne.n	8001d54 <__aeabi_dsub+0x4f4>
 8001d52:	e0fd      	b.n	8001f50 <__aeabi_dsub+0x6f0>
 8001d54:	4f7b      	ldr	r7, [pc, #492]	; (8001f44 <__aeabi_dsub+0x6e4>)
 8001d56:	42bc      	cmp	r4, r7
 8001d58:	d100      	bne.n	8001d5c <__aeabi_dsub+0x4fc>
 8001d5a:	e107      	b.n	8001f6c <__aeabi_dsub+0x70c>
 8001d5c:	46b4      	mov	ip, r6
 8001d5e:	e69b      	b.n	8001a98 <__aeabi_dsub+0x238>
 8001d60:	4664      	mov	r4, ip
 8001d62:	2220      	movs	r2, #32
 8001d64:	1b12      	subs	r2, r2, r4
 8001d66:	000c      	movs	r4, r1
 8001d68:	4094      	lsls	r4, r2
 8001d6a:	0007      	movs	r7, r0
 8001d6c:	4090      	lsls	r0, r2
 8001d6e:	46a0      	mov	r8, r4
 8001d70:	4664      	mov	r4, ip
 8001d72:	1e42      	subs	r2, r0, #1
 8001d74:	4190      	sbcs	r0, r2
 8001d76:	4662      	mov	r2, ip
 8001d78:	40e7      	lsrs	r7, r4
 8001d7a:	4644      	mov	r4, r8
 8001d7c:	40d1      	lsrs	r1, r2
 8001d7e:	433c      	orrs	r4, r7
 8001d80:	4304      	orrs	r4, r0
 8001d82:	185b      	adds	r3, r3, r1
 8001d84:	e6f3      	b.n	8001b6e <__aeabi_dsub+0x30e>
 8001d86:	4c6f      	ldr	r4, [pc, #444]	; (8001f44 <__aeabi_dsub+0x6e4>)
 8001d88:	42a2      	cmp	r2, r4
 8001d8a:	d100      	bne.n	8001d8e <__aeabi_dsub+0x52e>
 8001d8c:	e0d5      	b.n	8001f3a <__aeabi_dsub+0x6da>
 8001d8e:	4448      	add	r0, r9
 8001d90:	185b      	adds	r3, r3, r1
 8001d92:	4548      	cmp	r0, r9
 8001d94:	4189      	sbcs	r1, r1
 8001d96:	4249      	negs	r1, r1
 8001d98:	185b      	adds	r3, r3, r1
 8001d9a:	07dc      	lsls	r4, r3, #31
 8001d9c:	0840      	lsrs	r0, r0, #1
 8001d9e:	085b      	lsrs	r3, r3, #1
 8001da0:	4698      	mov	r8, r3
 8001da2:	0016      	movs	r6, r2
 8001da4:	4304      	orrs	r4, r0
 8001da6:	e6cc      	b.n	8001b42 <__aeabi_dsub+0x2e2>
 8001da8:	2a00      	cmp	r2, #0
 8001daa:	d000      	beq.n	8001dae <__aeabi_dsub+0x54e>
 8001dac:	e082      	b.n	8001eb4 <__aeabi_dsub+0x654>
 8001dae:	000a      	movs	r2, r1
 8001db0:	4302      	orrs	r2, r0
 8001db2:	d140      	bne.n	8001e36 <__aeabi_dsub+0x5d6>
 8001db4:	2380      	movs	r3, #128	; 0x80
 8001db6:	2500      	movs	r5, #0
 8001db8:	031b      	lsls	r3, r3, #12
 8001dba:	e713      	b.n	8001be4 <__aeabi_dsub+0x384>
 8001dbc:	074b      	lsls	r3, r1, #29
 8001dbe:	08c2      	lsrs	r2, r0, #3
 8001dc0:	431a      	orrs	r2, r3
 8001dc2:	465d      	mov	r5, fp
 8001dc4:	08cb      	lsrs	r3, r1, #3
 8001dc6:	e6c5      	b.n	8001b54 <__aeabi_dsub+0x2f4>
 8001dc8:	464a      	mov	r2, r9
 8001dca:	1a84      	subs	r4, r0, r2
 8001dcc:	42a0      	cmp	r0, r4
 8001dce:	4192      	sbcs	r2, r2
 8001dd0:	1acb      	subs	r3, r1, r3
 8001dd2:	4252      	negs	r2, r2
 8001dd4:	1a9b      	subs	r3, r3, r2
 8001dd6:	4698      	mov	r8, r3
 8001dd8:	465d      	mov	r5, fp
 8001dda:	e59e      	b.n	800191a <__aeabi_dsub+0xba>
 8001ddc:	464a      	mov	r2, r9
 8001dde:	0759      	lsls	r1, r3, #29
 8001de0:	08d2      	lsrs	r2, r2, #3
 8001de2:	430a      	orrs	r2, r1
 8001de4:	08db      	lsrs	r3, r3, #3
 8001de6:	e6f9      	b.n	8001bdc <__aeabi_dsub+0x37c>
 8001de8:	464a      	mov	r2, r9
 8001dea:	1a14      	subs	r4, r2, r0
 8001dec:	45a1      	cmp	r9, r4
 8001dee:	4192      	sbcs	r2, r2
 8001df0:	1a5b      	subs	r3, r3, r1
 8001df2:	4252      	negs	r2, r2
 8001df4:	1a9b      	subs	r3, r3, r2
 8001df6:	4698      	mov	r8, r3
 8001df8:	2601      	movs	r6, #1
 8001dfa:	e586      	b.n	800190a <__aeabi_dsub+0xaa>
 8001dfc:	464a      	mov	r2, r9
 8001dfe:	0759      	lsls	r1, r3, #29
 8001e00:	08d2      	lsrs	r2, r2, #3
 8001e02:	430a      	orrs	r2, r1
 8001e04:	08db      	lsrs	r3, r3, #3
 8001e06:	e6a5      	b.n	8001b54 <__aeabi_dsub+0x2f4>
 8001e08:	464c      	mov	r4, r9
 8001e0a:	4323      	orrs	r3, r4
 8001e0c:	001c      	movs	r4, r3
 8001e0e:	1e63      	subs	r3, r4, #1
 8001e10:	419c      	sbcs	r4, r3
 8001e12:	e65b      	b.n	8001acc <__aeabi_dsub+0x26c>
 8001e14:	4665      	mov	r5, ip
 8001e16:	001e      	movs	r6, r3
 8001e18:	3d20      	subs	r5, #32
 8001e1a:	40ee      	lsrs	r6, r5
 8001e1c:	2c20      	cmp	r4, #32
 8001e1e:	d005      	beq.n	8001e2c <__aeabi_dsub+0x5cc>
 8001e20:	2540      	movs	r5, #64	; 0x40
 8001e22:	1b2d      	subs	r5, r5, r4
 8001e24:	40ab      	lsls	r3, r5
 8001e26:	464c      	mov	r4, r9
 8001e28:	431c      	orrs	r4, r3
 8001e2a:	46a2      	mov	sl, r4
 8001e2c:	4654      	mov	r4, sl
 8001e2e:	1e63      	subs	r3, r4, #1
 8001e30:	419c      	sbcs	r4, r3
 8001e32:	4334      	orrs	r4, r6
 8001e34:	e77d      	b.n	8001d32 <__aeabi_dsub+0x4d2>
 8001e36:	074b      	lsls	r3, r1, #29
 8001e38:	08c2      	lsrs	r2, r0, #3
 8001e3a:	431a      	orrs	r2, r3
 8001e3c:	465d      	mov	r5, fp
 8001e3e:	08cb      	lsrs	r3, r1, #3
 8001e40:	e6cc      	b.n	8001bdc <__aeabi_dsub+0x37c>
 8001e42:	000a      	movs	r2, r1
 8001e44:	4302      	orrs	r2, r0
 8001e46:	d100      	bne.n	8001e4a <__aeabi_dsub+0x5ea>
 8001e48:	e736      	b.n	8001cb8 <__aeabi_dsub+0x458>
 8001e4a:	074b      	lsls	r3, r1, #29
 8001e4c:	08c2      	lsrs	r2, r0, #3
 8001e4e:	431a      	orrs	r2, r3
 8001e50:	465d      	mov	r5, fp
 8001e52:	08cb      	lsrs	r3, r1, #3
 8001e54:	e681      	b.n	8001b5a <__aeabi_dsub+0x2fa>
 8001e56:	464a      	mov	r2, r9
 8001e58:	1a84      	subs	r4, r0, r2
 8001e5a:	42a0      	cmp	r0, r4
 8001e5c:	4192      	sbcs	r2, r2
 8001e5e:	1acb      	subs	r3, r1, r3
 8001e60:	4252      	negs	r2, r2
 8001e62:	1a9b      	subs	r3, r3, r2
 8001e64:	4698      	mov	r8, r3
 8001e66:	465d      	mov	r5, fp
 8001e68:	2601      	movs	r6, #1
 8001e6a:	e54e      	b.n	800190a <__aeabi_dsub+0xaa>
 8001e6c:	074b      	lsls	r3, r1, #29
 8001e6e:	08c2      	lsrs	r2, r0, #3
 8001e70:	431a      	orrs	r2, r3
 8001e72:	08cb      	lsrs	r3, r1, #3
 8001e74:	e6b2      	b.n	8001bdc <__aeabi_dsub+0x37c>
 8001e76:	464a      	mov	r2, r9
 8001e78:	1a14      	subs	r4, r2, r0
 8001e7a:	45a1      	cmp	r9, r4
 8001e7c:	4192      	sbcs	r2, r2
 8001e7e:	1a5f      	subs	r7, r3, r1
 8001e80:	4252      	negs	r2, r2
 8001e82:	1aba      	subs	r2, r7, r2
 8001e84:	4690      	mov	r8, r2
 8001e86:	0212      	lsls	r2, r2, #8
 8001e88:	d56b      	bpl.n	8001f62 <__aeabi_dsub+0x702>
 8001e8a:	464a      	mov	r2, r9
 8001e8c:	1a84      	subs	r4, r0, r2
 8001e8e:	42a0      	cmp	r0, r4
 8001e90:	4192      	sbcs	r2, r2
 8001e92:	1acb      	subs	r3, r1, r3
 8001e94:	4252      	negs	r2, r2
 8001e96:	1a9b      	subs	r3, r3, r2
 8001e98:	4698      	mov	r8, r3
 8001e9a:	465d      	mov	r5, fp
 8001e9c:	e564      	b.n	8001968 <__aeabi_dsub+0x108>
 8001e9e:	074b      	lsls	r3, r1, #29
 8001ea0:	08c2      	lsrs	r2, r0, #3
 8001ea2:	431a      	orrs	r2, r3
 8001ea4:	465d      	mov	r5, fp
 8001ea6:	08cb      	lsrs	r3, r1, #3
 8001ea8:	e698      	b.n	8001bdc <__aeabi_dsub+0x37c>
 8001eaa:	074b      	lsls	r3, r1, #29
 8001eac:	08c2      	lsrs	r2, r0, #3
 8001eae:	431a      	orrs	r2, r3
 8001eb0:	08cb      	lsrs	r3, r1, #3
 8001eb2:	e64f      	b.n	8001b54 <__aeabi_dsub+0x2f4>
 8001eb4:	000a      	movs	r2, r1
 8001eb6:	4302      	orrs	r2, r0
 8001eb8:	d090      	beq.n	8001ddc <__aeabi_dsub+0x57c>
 8001eba:	464a      	mov	r2, r9
 8001ebc:	075c      	lsls	r4, r3, #29
 8001ebe:	08d2      	lsrs	r2, r2, #3
 8001ec0:	4314      	orrs	r4, r2
 8001ec2:	2280      	movs	r2, #128	; 0x80
 8001ec4:	08db      	lsrs	r3, r3, #3
 8001ec6:	0312      	lsls	r2, r2, #12
 8001ec8:	4213      	tst	r3, r2
 8001eca:	d008      	beq.n	8001ede <__aeabi_dsub+0x67e>
 8001ecc:	08ce      	lsrs	r6, r1, #3
 8001ece:	4216      	tst	r6, r2
 8001ed0:	d105      	bne.n	8001ede <__aeabi_dsub+0x67e>
 8001ed2:	08c0      	lsrs	r0, r0, #3
 8001ed4:	0749      	lsls	r1, r1, #29
 8001ed6:	4308      	orrs	r0, r1
 8001ed8:	0004      	movs	r4, r0
 8001eda:	465d      	mov	r5, fp
 8001edc:	0033      	movs	r3, r6
 8001ede:	0f61      	lsrs	r1, r4, #29
 8001ee0:	00e2      	lsls	r2, r4, #3
 8001ee2:	0749      	lsls	r1, r1, #29
 8001ee4:	08d2      	lsrs	r2, r2, #3
 8001ee6:	430a      	orrs	r2, r1
 8001ee8:	e678      	b.n	8001bdc <__aeabi_dsub+0x37c>
 8001eea:	074b      	lsls	r3, r1, #29
 8001eec:	08c2      	lsrs	r2, r0, #3
 8001eee:	431a      	orrs	r2, r3
 8001ef0:	08cb      	lsrs	r3, r1, #3
 8001ef2:	e632      	b.n	8001b5a <__aeabi_dsub+0x2fa>
 8001ef4:	4448      	add	r0, r9
 8001ef6:	185b      	adds	r3, r3, r1
 8001ef8:	4548      	cmp	r0, r9
 8001efa:	4192      	sbcs	r2, r2
 8001efc:	4698      	mov	r8, r3
 8001efe:	4252      	negs	r2, r2
 8001f00:	4490      	add	r8, r2
 8001f02:	4643      	mov	r3, r8
 8001f04:	0004      	movs	r4, r0
 8001f06:	021b      	lsls	r3, r3, #8
 8001f08:	d400      	bmi.n	8001f0c <__aeabi_dsub+0x6ac>
 8001f0a:	e61a      	b.n	8001b42 <__aeabi_dsub+0x2e2>
 8001f0c:	4642      	mov	r2, r8
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	; (8001f48 <__aeabi_dsub+0x6e8>)
 8001f10:	2601      	movs	r6, #1
 8001f12:	401a      	ands	r2, r3
 8001f14:	4690      	mov	r8, r2
 8001f16:	e614      	b.n	8001b42 <__aeabi_dsub+0x2e2>
 8001f18:	4666      	mov	r6, ip
 8001f1a:	001f      	movs	r7, r3
 8001f1c:	3e20      	subs	r6, #32
 8001f1e:	40f7      	lsrs	r7, r6
 8001f20:	2c20      	cmp	r4, #32
 8001f22:	d005      	beq.n	8001f30 <__aeabi_dsub+0x6d0>
 8001f24:	2640      	movs	r6, #64	; 0x40
 8001f26:	1b36      	subs	r6, r6, r4
 8001f28:	40b3      	lsls	r3, r6
 8001f2a:	464c      	mov	r4, r9
 8001f2c:	431c      	orrs	r4, r3
 8001f2e:	46a2      	mov	sl, r4
 8001f30:	4654      	mov	r4, sl
 8001f32:	1e63      	subs	r3, r4, #1
 8001f34:	419c      	sbcs	r4, r3
 8001f36:	433c      	orrs	r4, r7
 8001f38:	e5c8      	b.n	8001acc <__aeabi_dsub+0x26c>
 8001f3a:	0011      	movs	r1, r2
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	2200      	movs	r2, #0
 8001f40:	e532      	b.n	80019a8 <__aeabi_dsub+0x148>
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	000007ff 	.word	0x000007ff
 8001f48:	ff7fffff 	.word	0xff7fffff
 8001f4c:	000007fe 	.word	0x000007fe
 8001f50:	464a      	mov	r2, r9
 8001f52:	1814      	adds	r4, r2, r0
 8001f54:	4284      	cmp	r4, r0
 8001f56:	4192      	sbcs	r2, r2
 8001f58:	185b      	adds	r3, r3, r1
 8001f5a:	4698      	mov	r8, r3
 8001f5c:	4252      	negs	r2, r2
 8001f5e:	4490      	add	r8, r2
 8001f60:	e5e9      	b.n	8001b36 <__aeabi_dsub+0x2d6>
 8001f62:	4642      	mov	r2, r8
 8001f64:	4322      	orrs	r2, r4
 8001f66:	d100      	bne.n	8001f6a <__aeabi_dsub+0x70a>
 8001f68:	e6a6      	b.n	8001cb8 <__aeabi_dsub+0x458>
 8001f6a:	e5ea      	b.n	8001b42 <__aeabi_dsub+0x2e2>
 8001f6c:	074b      	lsls	r3, r1, #29
 8001f6e:	08c2      	lsrs	r2, r0, #3
 8001f70:	431a      	orrs	r2, r3
 8001f72:	08cb      	lsrs	r3, r1, #3
 8001f74:	e632      	b.n	8001bdc <__aeabi_dsub+0x37c>
 8001f76:	2200      	movs	r2, #0
 8001f78:	4901      	ldr	r1, [pc, #4]	; (8001f80 <__aeabi_dsub+0x720>)
 8001f7a:	0013      	movs	r3, r2
 8001f7c:	e514      	b.n	80019a8 <__aeabi_dsub+0x148>
 8001f7e:	46c0      	nop			; (mov r8, r8)
 8001f80:	000007ff 	.word	0x000007ff

08001f84 <__aeabi_dcmpun>:
 8001f84:	b570      	push	{r4, r5, r6, lr}
 8001f86:	0005      	movs	r5, r0
 8001f88:	480c      	ldr	r0, [pc, #48]	; (8001fbc <__aeabi_dcmpun+0x38>)
 8001f8a:	030c      	lsls	r4, r1, #12
 8001f8c:	0016      	movs	r6, r2
 8001f8e:	0049      	lsls	r1, r1, #1
 8001f90:	031a      	lsls	r2, r3, #12
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	0b24      	lsrs	r4, r4, #12
 8001f96:	0d49      	lsrs	r1, r1, #21
 8001f98:	0b12      	lsrs	r2, r2, #12
 8001f9a:	0d5b      	lsrs	r3, r3, #21
 8001f9c:	4281      	cmp	r1, r0
 8001f9e:	d008      	beq.n	8001fb2 <__aeabi_dcmpun+0x2e>
 8001fa0:	4906      	ldr	r1, [pc, #24]	; (8001fbc <__aeabi_dcmpun+0x38>)
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	428b      	cmp	r3, r1
 8001fa6:	d103      	bne.n	8001fb0 <__aeabi_dcmpun+0x2c>
 8001fa8:	4332      	orrs	r2, r6
 8001faa:	0010      	movs	r0, r2
 8001fac:	1e42      	subs	r2, r0, #1
 8001fae:	4190      	sbcs	r0, r2
 8001fb0:	bd70      	pop	{r4, r5, r6, pc}
 8001fb2:	2001      	movs	r0, #1
 8001fb4:	432c      	orrs	r4, r5
 8001fb6:	d1fb      	bne.n	8001fb0 <__aeabi_dcmpun+0x2c>
 8001fb8:	e7f2      	b.n	8001fa0 <__aeabi_dcmpun+0x1c>
 8001fba:	46c0      	nop			; (mov r8, r8)
 8001fbc:	000007ff 	.word	0x000007ff

08001fc0 <__aeabi_d2iz>:
 8001fc0:	000a      	movs	r2, r1
 8001fc2:	b530      	push	{r4, r5, lr}
 8001fc4:	4c13      	ldr	r4, [pc, #76]	; (8002014 <__aeabi_d2iz+0x54>)
 8001fc6:	0053      	lsls	r3, r2, #1
 8001fc8:	0309      	lsls	r1, r1, #12
 8001fca:	0005      	movs	r5, r0
 8001fcc:	0b09      	lsrs	r1, r1, #12
 8001fce:	2000      	movs	r0, #0
 8001fd0:	0d5b      	lsrs	r3, r3, #21
 8001fd2:	0fd2      	lsrs	r2, r2, #31
 8001fd4:	42a3      	cmp	r3, r4
 8001fd6:	dd04      	ble.n	8001fe2 <__aeabi_d2iz+0x22>
 8001fd8:	480f      	ldr	r0, [pc, #60]	; (8002018 <__aeabi_d2iz+0x58>)
 8001fda:	4283      	cmp	r3, r0
 8001fdc:	dd02      	ble.n	8001fe4 <__aeabi_d2iz+0x24>
 8001fde:	4b0f      	ldr	r3, [pc, #60]	; (800201c <__aeabi_d2iz+0x5c>)
 8001fe0:	18d0      	adds	r0, r2, r3
 8001fe2:	bd30      	pop	{r4, r5, pc}
 8001fe4:	2080      	movs	r0, #128	; 0x80
 8001fe6:	0340      	lsls	r0, r0, #13
 8001fe8:	4301      	orrs	r1, r0
 8001fea:	480d      	ldr	r0, [pc, #52]	; (8002020 <__aeabi_d2iz+0x60>)
 8001fec:	1ac0      	subs	r0, r0, r3
 8001fee:	281f      	cmp	r0, #31
 8001ff0:	dd08      	ble.n	8002004 <__aeabi_d2iz+0x44>
 8001ff2:	480c      	ldr	r0, [pc, #48]	; (8002024 <__aeabi_d2iz+0x64>)
 8001ff4:	1ac3      	subs	r3, r0, r3
 8001ff6:	40d9      	lsrs	r1, r3
 8001ff8:	000b      	movs	r3, r1
 8001ffa:	4258      	negs	r0, r3
 8001ffc:	2a00      	cmp	r2, #0
 8001ffe:	d1f0      	bne.n	8001fe2 <__aeabi_d2iz+0x22>
 8002000:	0018      	movs	r0, r3
 8002002:	e7ee      	b.n	8001fe2 <__aeabi_d2iz+0x22>
 8002004:	4c08      	ldr	r4, [pc, #32]	; (8002028 <__aeabi_d2iz+0x68>)
 8002006:	40c5      	lsrs	r5, r0
 8002008:	46a4      	mov	ip, r4
 800200a:	4463      	add	r3, ip
 800200c:	4099      	lsls	r1, r3
 800200e:	000b      	movs	r3, r1
 8002010:	432b      	orrs	r3, r5
 8002012:	e7f2      	b.n	8001ffa <__aeabi_d2iz+0x3a>
 8002014:	000003fe 	.word	0x000003fe
 8002018:	0000041d 	.word	0x0000041d
 800201c:	7fffffff 	.word	0x7fffffff
 8002020:	00000433 	.word	0x00000433
 8002024:	00000413 	.word	0x00000413
 8002028:	fffffbed 	.word	0xfffffbed

0800202c <__aeabi_i2d>:
 800202c:	b570      	push	{r4, r5, r6, lr}
 800202e:	2800      	cmp	r0, #0
 8002030:	d016      	beq.n	8002060 <__aeabi_i2d+0x34>
 8002032:	17c3      	asrs	r3, r0, #31
 8002034:	18c5      	adds	r5, r0, r3
 8002036:	405d      	eors	r5, r3
 8002038:	0fc4      	lsrs	r4, r0, #31
 800203a:	0028      	movs	r0, r5
 800203c:	f000 f84c 	bl	80020d8 <__clzsi2>
 8002040:	4a11      	ldr	r2, [pc, #68]	; (8002088 <__aeabi_i2d+0x5c>)
 8002042:	1a12      	subs	r2, r2, r0
 8002044:	280a      	cmp	r0, #10
 8002046:	dc16      	bgt.n	8002076 <__aeabi_i2d+0x4a>
 8002048:	0003      	movs	r3, r0
 800204a:	002e      	movs	r6, r5
 800204c:	3315      	adds	r3, #21
 800204e:	409e      	lsls	r6, r3
 8002050:	230b      	movs	r3, #11
 8002052:	1a18      	subs	r0, r3, r0
 8002054:	40c5      	lsrs	r5, r0
 8002056:	0553      	lsls	r3, r2, #21
 8002058:	032d      	lsls	r5, r5, #12
 800205a:	0b2d      	lsrs	r5, r5, #12
 800205c:	0d5b      	lsrs	r3, r3, #21
 800205e:	e003      	b.n	8002068 <__aeabi_i2d+0x3c>
 8002060:	2400      	movs	r4, #0
 8002062:	2300      	movs	r3, #0
 8002064:	2500      	movs	r5, #0
 8002066:	2600      	movs	r6, #0
 8002068:	051b      	lsls	r3, r3, #20
 800206a:	432b      	orrs	r3, r5
 800206c:	07e4      	lsls	r4, r4, #31
 800206e:	4323      	orrs	r3, r4
 8002070:	0030      	movs	r0, r6
 8002072:	0019      	movs	r1, r3
 8002074:	bd70      	pop	{r4, r5, r6, pc}
 8002076:	380b      	subs	r0, #11
 8002078:	4085      	lsls	r5, r0
 800207a:	0553      	lsls	r3, r2, #21
 800207c:	032d      	lsls	r5, r5, #12
 800207e:	2600      	movs	r6, #0
 8002080:	0b2d      	lsrs	r5, r5, #12
 8002082:	0d5b      	lsrs	r3, r3, #21
 8002084:	e7f0      	b.n	8002068 <__aeabi_i2d+0x3c>
 8002086:	46c0      	nop			; (mov r8, r8)
 8002088:	0000041e 	.word	0x0000041e

0800208c <__aeabi_ui2d>:
 800208c:	b510      	push	{r4, lr}
 800208e:	1e04      	subs	r4, r0, #0
 8002090:	d010      	beq.n	80020b4 <__aeabi_ui2d+0x28>
 8002092:	f000 f821 	bl	80020d8 <__clzsi2>
 8002096:	4b0f      	ldr	r3, [pc, #60]	; (80020d4 <__aeabi_ui2d+0x48>)
 8002098:	1a1b      	subs	r3, r3, r0
 800209a:	280a      	cmp	r0, #10
 800209c:	dc11      	bgt.n	80020c2 <__aeabi_ui2d+0x36>
 800209e:	220b      	movs	r2, #11
 80020a0:	0021      	movs	r1, r4
 80020a2:	1a12      	subs	r2, r2, r0
 80020a4:	40d1      	lsrs	r1, r2
 80020a6:	3015      	adds	r0, #21
 80020a8:	030a      	lsls	r2, r1, #12
 80020aa:	055b      	lsls	r3, r3, #21
 80020ac:	4084      	lsls	r4, r0
 80020ae:	0b12      	lsrs	r2, r2, #12
 80020b0:	0d5b      	lsrs	r3, r3, #21
 80020b2:	e001      	b.n	80020b8 <__aeabi_ui2d+0x2c>
 80020b4:	2300      	movs	r3, #0
 80020b6:	2200      	movs	r2, #0
 80020b8:	051b      	lsls	r3, r3, #20
 80020ba:	4313      	orrs	r3, r2
 80020bc:	0020      	movs	r0, r4
 80020be:	0019      	movs	r1, r3
 80020c0:	bd10      	pop	{r4, pc}
 80020c2:	0022      	movs	r2, r4
 80020c4:	380b      	subs	r0, #11
 80020c6:	4082      	lsls	r2, r0
 80020c8:	055b      	lsls	r3, r3, #21
 80020ca:	0312      	lsls	r2, r2, #12
 80020cc:	2400      	movs	r4, #0
 80020ce:	0b12      	lsrs	r2, r2, #12
 80020d0:	0d5b      	lsrs	r3, r3, #21
 80020d2:	e7f1      	b.n	80020b8 <__aeabi_ui2d+0x2c>
 80020d4:	0000041e 	.word	0x0000041e

080020d8 <__clzsi2>:
 80020d8:	211c      	movs	r1, #28
 80020da:	2301      	movs	r3, #1
 80020dc:	041b      	lsls	r3, r3, #16
 80020de:	4298      	cmp	r0, r3
 80020e0:	d301      	bcc.n	80020e6 <__clzsi2+0xe>
 80020e2:	0c00      	lsrs	r0, r0, #16
 80020e4:	3910      	subs	r1, #16
 80020e6:	0a1b      	lsrs	r3, r3, #8
 80020e8:	4298      	cmp	r0, r3
 80020ea:	d301      	bcc.n	80020f0 <__clzsi2+0x18>
 80020ec:	0a00      	lsrs	r0, r0, #8
 80020ee:	3908      	subs	r1, #8
 80020f0:	091b      	lsrs	r3, r3, #4
 80020f2:	4298      	cmp	r0, r3
 80020f4:	d301      	bcc.n	80020fa <__clzsi2+0x22>
 80020f6:	0900      	lsrs	r0, r0, #4
 80020f8:	3904      	subs	r1, #4
 80020fa:	a202      	add	r2, pc, #8	; (adr r2, 8002104 <__clzsi2+0x2c>)
 80020fc:	5c10      	ldrb	r0, [r2, r0]
 80020fe:	1840      	adds	r0, r0, r1
 8002100:	4770      	bx	lr
 8002102:	46c0      	nop			; (mov r8, r8)
 8002104:	02020304 	.word	0x02020304
 8002108:	01010101 	.word	0x01010101
	...

08002114 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800211a:	1dfb      	adds	r3, r7, #7
 800211c:	2200      	movs	r2, #0
 800211e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002120:	4b0b      	ldr	r3, [pc, #44]	; (8002150 <HAL_Init+0x3c>)
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	4b0a      	ldr	r3, [pc, #40]	; (8002150 <HAL_Init+0x3c>)
 8002126:	2140      	movs	r1, #64	; 0x40
 8002128:	430a      	orrs	r2, r1
 800212a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800212c:	2000      	movs	r0, #0
 800212e:	f000 f811 	bl	8002154 <HAL_InitTick>
 8002132:	1e03      	subs	r3, r0, #0
 8002134:	d003      	beq.n	800213e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8002136:	1dfb      	adds	r3, r7, #7
 8002138:	2201      	movs	r2, #1
 800213a:	701a      	strb	r2, [r3, #0]
 800213c:	e001      	b.n	8002142 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800213e:	f006 fb7d 	bl	800883c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002142:	1dfb      	adds	r3, r7, #7
 8002144:	781b      	ldrb	r3, [r3, #0]
}
 8002146:	0018      	movs	r0, r3
 8002148:	46bd      	mov	sp, r7
 800214a:	b002      	add	sp, #8
 800214c:	bd80      	pop	{r7, pc}
 800214e:	46c0      	nop			; (mov r8, r8)
 8002150:	40022000 	.word	0x40022000

08002154 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002154:	b590      	push	{r4, r7, lr}
 8002156:	b085      	sub	sp, #20
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800215c:	240f      	movs	r4, #15
 800215e:	193b      	adds	r3, r7, r4
 8002160:	2200      	movs	r2, #0
 8002162:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8002164:	4b0f      	ldr	r3, [pc, #60]	; (80021a4 <HAL_InitTick+0x50>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	22fa      	movs	r2, #250	; 0xfa
 800216a:	0091      	lsls	r1, r2, #2
 800216c:	0018      	movs	r0, r3
 800216e:	f7fd ffe7 	bl	8000140 <__udivsi3>
 8002172:	0003      	movs	r3, r0
 8002174:	0018      	movs	r0, r3
 8002176:	f000 fcb0 	bl	8002ada <HAL_SYSTICK_Config>
 800217a:	1e03      	subs	r3, r0, #0
 800217c:	d003      	beq.n	8002186 <HAL_InitTick+0x32>
  {
    status = HAL_ERROR;
 800217e:	193b      	adds	r3, r7, r4
 8002180:	2201      	movs	r2, #1
 8002182:	701a      	strb	r2, [r3, #0]
 8002184:	e006      	b.n	8002194 <HAL_InitTick+0x40>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8002186:	6879      	ldr	r1, [r7, #4]
 8002188:	2301      	movs	r3, #1
 800218a:	425b      	negs	r3, r3
 800218c:	2200      	movs	r2, #0
 800218e:	0018      	movs	r0, r3
 8002190:	f000 fc7e 	bl	8002a90 <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8002194:	230f      	movs	r3, #15
 8002196:	18fb      	adds	r3, r7, r3
 8002198:	781b      	ldrb	r3, [r3, #0]
}
 800219a:	0018      	movs	r0, r3
 800219c:	46bd      	mov	sp, r7
 800219e:	b005      	add	sp, #20
 80021a0:	bd90      	pop	{r4, r7, pc}
 80021a2:	46c0      	nop			; (mov r8, r8)
 80021a4:	20000014 	.word	0x20000014

080021a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  uwTick++;
 80021ac:	4b03      	ldr	r3, [pc, #12]	; (80021bc <HAL_IncTick+0x14>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	1c5a      	adds	r2, r3, #1
 80021b2:	4b02      	ldr	r3, [pc, #8]	; (80021bc <HAL_IncTick+0x14>)
 80021b4:	601a      	str	r2, [r3, #0]
}
 80021b6:	46c0      	nop			; (mov r8, r8)
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	20000258 	.word	0x20000258

080021c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  return uwTick;
 80021c4:	4b02      	ldr	r3, [pc, #8]	; (80021d0 <HAL_GetTick+0x10>)
 80021c6:	681b      	ldr	r3, [r3, #0]
}
 80021c8:	0018      	movs	r0, r3
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	46c0      	nop			; (mov r8, r8)
 80021d0:	20000258 	.word	0x20000258

080021d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021dc:	f7ff fff0 	bl	80021c0 <HAL_GetTick>
 80021e0:	0003      	movs	r3, r0
 80021e2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	3301      	adds	r3, #1
 80021ec:	d002      	beq.n	80021f4 <HAL_Delay+0x20>
  {
    wait++;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	3301      	adds	r3, #1
 80021f2:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80021f4:	46c0      	nop			; (mov r8, r8)
 80021f6:	f7ff ffe3 	bl	80021c0 <HAL_GetTick>
 80021fa:	0002      	movs	r2, r0
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	68fa      	ldr	r2, [r7, #12]
 8002202:	429a      	cmp	r2, r3
 8002204:	d8f7      	bhi.n	80021f6 <HAL_Delay+0x22>
  {
  }
}
 8002206:	46c0      	nop			; (mov r8, r8)
 8002208:	46c0      	nop			; (mov r8, r8)
 800220a:	46bd      	mov	sp, r7
 800220c:	b004      	add	sp, #16
 800220e:	bd80      	pop	{r7, pc}

08002210 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d101      	bne.n	8002222 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e159      	b.n	80024d6 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002226:	2b00      	cmp	r3, #0
 8002228:	d10a      	bne.n	8002240 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2250      	movs	r2, #80	; 0x50
 8002234:	2100      	movs	r1, #0
 8002236:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	0018      	movs	r0, r3
 800223c:	f002 fd1c 	bl	8004c78 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002244:	2210      	movs	r2, #16
 8002246:	4013      	ands	r3, r2
 8002248:	2b10      	cmp	r3, #16
 800224a:	d005      	beq.n	8002258 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	2204      	movs	r2, #4
 8002254:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002256:	d00b      	beq.n	8002270 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800225c:	2210      	movs	r2, #16
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2250      	movs	r2, #80	; 0x50
 8002268:	2100      	movs	r1, #0
 800226a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	e132      	b.n	80024d6 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002274:	4a9a      	ldr	r2, [pc, #616]	; (80024e0 <HAL_ADC_Init+0x2d0>)
 8002276:	4013      	ands	r3, r2
 8002278:	2202      	movs	r2, #2
 800227a:	431a      	orrs	r2, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	2203      	movs	r2, #3
 8002288:	4013      	ands	r3, r2
 800228a:	2b01      	cmp	r3, #1
 800228c:	d108      	bne.n	80022a0 <HAL_ADC_Init+0x90>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2201      	movs	r2, #1
 8002296:	4013      	ands	r3, r2
 8002298:	2b01      	cmp	r3, #1
 800229a:	d101      	bne.n	80022a0 <HAL_ADC_Init+0x90>
 800229c:	2301      	movs	r3, #1
 800229e:	e000      	b.n	80022a2 <HAL_ADC_Init+0x92>
 80022a0:	2300      	movs	r3, #0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d149      	bne.n	800233a <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685a      	ldr	r2, [r3, #4]
 80022aa:	23c0      	movs	r3, #192	; 0xc0
 80022ac:	061b      	lsls	r3, r3, #24
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d00b      	beq.n	80022ca <HAL_ADC_Init+0xba>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	685a      	ldr	r2, [r3, #4]
 80022b6:	2380      	movs	r3, #128	; 0x80
 80022b8:	05db      	lsls	r3, r3, #23
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d005      	beq.n	80022ca <HAL_ADC_Init+0xba>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685a      	ldr	r2, [r3, #4]
 80022c2:	2380      	movs	r3, #128	; 0x80
 80022c4:	061b      	lsls	r3, r3, #24
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d111      	bne.n	80022ee <HAL_ADC_Init+0xde>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	691a      	ldr	r2, [r3, #16]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	0092      	lsls	r2, r2, #2
 80022d6:	0892      	lsrs	r2, r2, #2
 80022d8:	611a      	str	r2, [r3, #16]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	6919      	ldr	r1, [r3, #16]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685a      	ldr	r2, [r3, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	430a      	orrs	r2, r1
 80022ea:	611a      	str	r2, [r3, #16]
 80022ec:	e014      	b.n	8002318 <HAL_ADC_Init+0x108>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	691a      	ldr	r2, [r3, #16]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	0092      	lsls	r2, r2, #2
 80022fa:	0892      	lsrs	r2, r2, #2
 80022fc:	611a      	str	r2, [r3, #16]
 80022fe:	4b79      	ldr	r3, [pc, #484]	; (80024e4 <HAL_ADC_Init+0x2d4>)
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	4b78      	ldr	r3, [pc, #480]	; (80024e4 <HAL_ADC_Init+0x2d4>)
 8002304:	4978      	ldr	r1, [pc, #480]	; (80024e8 <HAL_ADC_Init+0x2d8>)
 8002306:	400a      	ands	r2, r1
 8002308:	601a      	str	r2, [r3, #0]
 800230a:	4b76      	ldr	r3, [pc, #472]	; (80024e4 <HAL_ADC_Init+0x2d4>)
 800230c:	6819      	ldr	r1, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685a      	ldr	r2, [r3, #4]
 8002312:	4b74      	ldr	r3, [pc, #464]	; (80024e4 <HAL_ADC_Init+0x2d4>)
 8002314:	430a      	orrs	r2, r1
 8002316:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68da      	ldr	r2, [r3, #12]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2118      	movs	r1, #24
 8002324:	438a      	bics	r2, r1
 8002326:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	68d9      	ldr	r1, [r3, #12]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	689a      	ldr	r2, [r3, #8]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	430a      	orrs	r2, r1
 8002338:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800233a:	4b6a      	ldr	r3, [pc, #424]	; (80024e4 <HAL_ADC_Init+0x2d4>)
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	4b69      	ldr	r3, [pc, #420]	; (80024e4 <HAL_ADC_Init+0x2d4>)
 8002340:	496a      	ldr	r1, [pc, #424]	; (80024ec <HAL_ADC_Init+0x2dc>)
 8002342:	400a      	ands	r2, r1
 8002344:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8002346:	4b67      	ldr	r3, [pc, #412]	; (80024e4 <HAL_ADC_Init+0x2d4>)
 8002348:	6819      	ldr	r1, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800234e:	065a      	lsls	r2, r3, #25
 8002350:	4b64      	ldr	r3, [pc, #400]	; (80024e4 <HAL_ADC_Init+0x2d4>)
 8002352:	430a      	orrs	r2, r1
 8002354:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	2380      	movs	r3, #128	; 0x80
 800235e:	055b      	lsls	r3, r3, #21
 8002360:	4013      	ands	r3, r2
 8002362:	d108      	bne.n	8002376 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	689a      	ldr	r2, [r3, #8]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2180      	movs	r1, #128	; 0x80
 8002370:	0549      	lsls	r1, r1, #21
 8002372:	430a      	orrs	r2, r1
 8002374:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	68da      	ldr	r2, [r3, #12]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	495b      	ldr	r1, [pc, #364]	; (80024f0 <HAL_ADC_Init+0x2e0>)
 8002382:	400a      	ands	r2, r1
 8002384:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68d9      	ldr	r1, [r3, #12]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	691b      	ldr	r3, [r3, #16]
 8002394:	2b02      	cmp	r3, #2
 8002396:	d101      	bne.n	800239c <HAL_ADC_Init+0x18c>
 8002398:	2304      	movs	r3, #4
 800239a:	e000      	b.n	800239e <HAL_ADC_Init+0x18e>
 800239c:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800239e:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2020      	movs	r0, #32
 80023a4:	5c1b      	ldrb	r3, [r3, r0]
 80023a6:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80023a8:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	202c      	movs	r0, #44	; 0x2c
 80023ae:	5c1b      	ldrb	r3, [r3, r0]
 80023b0:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80023b2:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80023b8:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	699b      	ldr	r3, [r3, #24]
 80023be:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 80023c0:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	69db      	ldr	r3, [r3, #28]
 80023c6:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80023c8:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	430a      	orrs	r2, r1
 80023d0:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023d6:	23c2      	movs	r3, #194	; 0xc2
 80023d8:	33ff      	adds	r3, #255	; 0xff
 80023da:	429a      	cmp	r2, r3
 80023dc:	d00b      	beq.n	80023f6 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	68d9      	ldr	r1, [r3, #12]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80023ec:	431a      	orrs	r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	430a      	orrs	r2, r1
 80023f4:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2221      	movs	r2, #33	; 0x21
 80023fa:	5c9b      	ldrb	r3, [r3, r2]
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d11a      	bne.n	8002436 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2220      	movs	r2, #32
 8002404:	5c9b      	ldrb	r3, [r3, r2]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d109      	bne.n	800241e <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	68da      	ldr	r2, [r3, #12]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2180      	movs	r1, #128	; 0x80
 8002416:	0249      	lsls	r1, r1, #9
 8002418:	430a      	orrs	r2, r1
 800241a:	60da      	str	r2, [r3, #12]
 800241c:	e00b      	b.n	8002436 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002422:	2220      	movs	r2, #32
 8002424:	431a      	orrs	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800242e:	2201      	movs	r2, #1
 8002430:	431a      	orrs	r2, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800243a:	2b01      	cmp	r3, #1
 800243c:	d11f      	bne.n	800247e <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	691a      	ldr	r2, [r3, #16]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	492a      	ldr	r1, [pc, #168]	; (80024f4 <HAL_ADC_Init+0x2e4>)
 800244a:	400a      	ands	r2, r1
 800244c:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	6919      	ldr	r1, [r3, #16]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800245c:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8002462:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	430a      	orrs	r2, r1
 800246a:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	691a      	ldr	r2, [r3, #16]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	2101      	movs	r1, #1
 8002478:	430a      	orrs	r2, r1
 800247a:	611a      	str	r2, [r3, #16]
 800247c:	e00e      	b.n	800249c <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	691b      	ldr	r3, [r3, #16]
 8002484:	2201      	movs	r2, #1
 8002486:	4013      	ands	r3, r2
 8002488:	2b01      	cmp	r3, #1
 800248a:	d107      	bne.n	800249c <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	691a      	ldr	r2, [r3, #16]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2101      	movs	r1, #1
 8002498:	438a      	bics	r2, r1
 800249a:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	695a      	ldr	r2, [r3, #20]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2107      	movs	r1, #7
 80024a8:	438a      	bics	r2, r1
 80024aa:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	6959      	ldr	r1, [r3, #20]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024c8:	2203      	movs	r2, #3
 80024ca:	4393      	bics	r3, r2
 80024cc:	2201      	movs	r2, #1
 80024ce:	431a      	orrs	r2, r3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	0018      	movs	r0, r3
 80024d8:	46bd      	mov	sp, r7
 80024da:	b002      	add	sp, #8
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	46c0      	nop			; (mov r8, r8)
 80024e0:	fffffefd 	.word	0xfffffefd
 80024e4:	40012708 	.word	0x40012708
 80024e8:	ffc3ffff 	.word	0xffc3ffff
 80024ec:	fdffffff 	.word	0xfdffffff
 80024f0:	fffe0219 	.word	0xfffe0219
 80024f4:	fffffc03 	.word	0xfffffc03

080024f8 <HAL_ADC_Start_DMA>:
  * @param  pData Destination Buffer address.
  * @param  Length Length of data to be transferred from ADC peripheral to memory (in bytes)
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80024f8:	b590      	push	{r4, r7, lr}
 80024fa:	b087      	sub	sp, #28
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	60b9      	str	r1, [r7, #8]
 8002502:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002504:	2317      	movs	r3, #23
 8002506:	18fb      	adds	r3, r7, r3
 8002508:	2200      	movs	r2, #0
 800250a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	2204      	movs	r2, #4
 8002514:	4013      	ands	r3, r2
 8002516:	d15e      	bne.n	80025d6 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2250      	movs	r2, #80	; 0x50
 800251c:	5c9b      	ldrb	r3, [r3, r2]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d101      	bne.n	8002526 <HAL_ADC_Start_DMA+0x2e>
 8002522:	2302      	movs	r3, #2
 8002524:	e05e      	b.n	80025e4 <HAL_ADC_Start_DMA+0xec>
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2250      	movs	r2, #80	; 0x50
 800252a:	2101      	movs	r1, #1
 800252c:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	2b01      	cmp	r3, #1
 8002534:	d007      	beq.n	8002546 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8002536:	2317      	movs	r3, #23
 8002538:	18fc      	adds	r4, r7, r3
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	0018      	movs	r0, r3
 800253e:	f000 f8fb 	bl	8002738 <ADC_Enable>
 8002542:	0003      	movs	r3, r0
 8002544:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002546:	2317      	movs	r3, #23
 8002548:	18fb      	adds	r3, r7, r3
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d146      	bne.n	80025de <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002554:	4a25      	ldr	r2, [pc, #148]	; (80025ec <HAL_ADC_Start_DMA+0xf4>)
 8002556:	4013      	ands	r3, r2
 8002558:	2280      	movs	r2, #128	; 0x80
 800255a:	0052      	lsls	r2, r2, #1
 800255c:	431a      	orrs	r2, r3
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2250      	movs	r2, #80	; 0x50
 800256c:	2100      	movs	r1, #0
 800256e:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002574:	4a1e      	ldr	r2, [pc, #120]	; (80025f0 <HAL_ADC_Start_DMA+0xf8>)
 8002576:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800257c:	4a1d      	ldr	r2, [pc, #116]	; (80025f4 <HAL_ADC_Start_DMA+0xfc>)
 800257e:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002584:	4a1c      	ldr	r2, [pc, #112]	; (80025f8 <HAL_ADC_Start_DMA+0x100>)
 8002586:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	221c      	movs	r2, #28
 800258e:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	685a      	ldr	r2, [r3, #4]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2110      	movs	r1, #16
 800259c:	430a      	orrs	r2, r1
 800259e:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	68da      	ldr	r2, [r3, #12]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2101      	movs	r1, #1
 80025ac:	430a      	orrs	r2, r1
 80025ae:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	3340      	adds	r3, #64	; 0x40
 80025ba:	0019      	movs	r1, r3
 80025bc:	68ba      	ldr	r2, [r7, #8]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f000 fb10 	bl	8002be4 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	689a      	ldr	r2, [r3, #8]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2104      	movs	r1, #4
 80025d0:	430a      	orrs	r2, r1
 80025d2:	609a      	str	r2, [r3, #8]
 80025d4:	e003      	b.n	80025de <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80025d6:	2317      	movs	r3, #23
 80025d8:	18fb      	adds	r3, r7, r3
 80025da:	2202      	movs	r2, #2
 80025dc:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80025de:	2317      	movs	r3, #23
 80025e0:	18fb      	adds	r3, r7, r3
 80025e2:	781b      	ldrb	r3, [r3, #0]
}
 80025e4:	0018      	movs	r0, r3
 80025e6:	46bd      	mov	sp, r7
 80025e8:	b007      	add	sp, #28
 80025ea:	bd90      	pop	{r4, r7, pc}
 80025ec:	fffff0fe 	.word	0xfffff0fe
 80025f0:	080027f9 	.word	0x080027f9
 80025f4:	080028ad 	.word	0x080028ad
 80025f8:	080028cb 	.word	0x080028cb

080025fc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002604:	46c0      	nop			; (mov r8, r8)
 8002606:	46bd      	mov	sp, r7
 8002608:	b002      	add	sp, #8
 800260a:	bd80      	pop	{r7, pc}

0800260c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002614:	46c0      	nop			; (mov r8, r8)
 8002616:	46bd      	mov	sp, r7
 8002618:	b002      	add	sp, #8
 800261a:	bd80      	pop	{r7, pc}

0800261c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002624:	46c0      	nop			; (mov r8, r8)
 8002626:	46bd      	mov	sp, r7
 8002628:	b002      	add	sp, #8
 800262a:	bd80      	pop	{r7, pc}

0800262c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2250      	movs	r2, #80	; 0x50
 800263a:	5c9b      	ldrb	r3, [r3, r2]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d101      	bne.n	8002644 <HAL_ADC_ConfigChannel+0x18>
 8002640:	2302      	movs	r3, #2
 8002642:	e06c      	b.n	800271e <HAL_ADC_ConfigChannel+0xf2>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2250      	movs	r2, #80	; 0x50
 8002648:	2101      	movs	r1, #1
 800264a:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	2204      	movs	r2, #4
 8002654:	4013      	ands	r3, r2
 8002656:	d00b      	beq.n	8002670 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800265c:	2220      	movs	r2, #32
 800265e:	431a      	orrs	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2250      	movs	r2, #80	; 0x50
 8002668:	2100      	movs	r1, #0
 800266a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e056      	b.n	800271e <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	4a2c      	ldr	r2, [pc, #176]	; (8002728 <HAL_ADC_ConfigChannel+0xfc>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d028      	beq.n	80026cc <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	035b      	lsls	r3, r3, #13
 8002686:	0b5a      	lsrs	r2, r3, #13
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	430a      	orrs	r2, r1
 800268e:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	2380      	movs	r3, #128	; 0x80
 8002696:	02db      	lsls	r3, r3, #11
 8002698:	4013      	ands	r3, r2
 800269a:	d009      	beq.n	80026b0 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 800269c:	4b23      	ldr	r3, [pc, #140]	; (800272c <HAL_ADC_ConfigChannel+0x100>)
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	4b22      	ldr	r3, [pc, #136]	; (800272c <HAL_ADC_ConfigChannel+0x100>)
 80026a2:	2180      	movs	r1, #128	; 0x80
 80026a4:	0409      	lsls	r1, r1, #16
 80026a6:	430a      	orrs	r2, r1
 80026a8:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80026aa:	200a      	movs	r0, #10
 80026ac:	f000 f928 	bl	8002900 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	2380      	movs	r3, #128	; 0x80
 80026b6:	029b      	lsls	r3, r3, #10
 80026b8:	4013      	ands	r3, r2
 80026ba:	d02b      	beq.n	8002714 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 80026bc:	4b1b      	ldr	r3, [pc, #108]	; (800272c <HAL_ADC_ConfigChannel+0x100>)
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	4b1a      	ldr	r3, [pc, #104]	; (800272c <HAL_ADC_ConfigChannel+0x100>)
 80026c2:	2180      	movs	r1, #128	; 0x80
 80026c4:	03c9      	lsls	r1, r1, #15
 80026c6:	430a      	orrs	r2, r1
 80026c8:	601a      	str	r2, [r3, #0]
 80026ca:	e023      	b.n	8002714 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	035b      	lsls	r3, r3, #13
 80026d8:	0b5b      	lsrs	r3, r3, #13
 80026da:	43d9      	mvns	r1, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	400a      	ands	r2, r1
 80026e2:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	2380      	movs	r3, #128	; 0x80
 80026ea:	02db      	lsls	r3, r3, #11
 80026ec:	4013      	ands	r3, r2
 80026ee:	d005      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 80026f0:	4b0e      	ldr	r3, [pc, #56]	; (800272c <HAL_ADC_ConfigChannel+0x100>)
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	4b0d      	ldr	r3, [pc, #52]	; (800272c <HAL_ADC_ConfigChannel+0x100>)
 80026f6:	490e      	ldr	r1, [pc, #56]	; (8002730 <HAL_ADC_ConfigChannel+0x104>)
 80026f8:	400a      	ands	r2, r1
 80026fa:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	2380      	movs	r3, #128	; 0x80
 8002702:	029b      	lsls	r3, r3, #10
 8002704:	4013      	ands	r3, r2
 8002706:	d005      	beq.n	8002714 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8002708:	4b08      	ldr	r3, [pc, #32]	; (800272c <HAL_ADC_ConfigChannel+0x100>)
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	4b07      	ldr	r3, [pc, #28]	; (800272c <HAL_ADC_ConfigChannel+0x100>)
 800270e:	4909      	ldr	r1, [pc, #36]	; (8002734 <HAL_ADC_ConfigChannel+0x108>)
 8002710:	400a      	ands	r2, r1
 8002712:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2250      	movs	r2, #80	; 0x50
 8002718:	2100      	movs	r1, #0
 800271a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 800271c:	2300      	movs	r3, #0
}
 800271e:	0018      	movs	r0, r3
 8002720:	46bd      	mov	sp, r7
 8002722:	b002      	add	sp, #8
 8002724:	bd80      	pop	{r7, pc}
 8002726:	46c0      	nop			; (mov r8, r8)
 8002728:	00001001 	.word	0x00001001
 800272c:	40012708 	.word	0x40012708
 8002730:	ff7fffff 	.word	0xff7fffff
 8002734:	ffbfffff 	.word	0xffbfffff

08002738 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002740:	2300      	movs	r3, #0
 8002742:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	2203      	movs	r2, #3
 800274c:	4013      	ands	r3, r2
 800274e:	2b01      	cmp	r3, #1
 8002750:	d108      	bne.n	8002764 <ADC_Enable+0x2c>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2201      	movs	r2, #1
 800275a:	4013      	ands	r3, r2
 800275c:	2b01      	cmp	r3, #1
 800275e:	d101      	bne.n	8002764 <ADC_Enable+0x2c>
 8002760:	2301      	movs	r3, #1
 8002762:	e000      	b.n	8002766 <ADC_Enable+0x2e>
 8002764:	2300      	movs	r3, #0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d13f      	bne.n	80027ea <ADC_Enable+0xb2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	4a20      	ldr	r2, [pc, #128]	; (80027f4 <ADC_Enable+0xbc>)
 8002772:	4013      	ands	r3, r2
 8002774:	d00d      	beq.n	8002792 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800277a:	2210      	movs	r2, #16
 800277c:	431a      	orrs	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002786:	2201      	movs	r2, #1
 8002788:	431a      	orrs	r2, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e02c      	b.n	80027ec <ADC_Enable+0xb4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2101      	movs	r1, #1
 800279e:	430a      	orrs	r2, r1
 80027a0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80027a2:	2001      	movs	r0, #1
 80027a4:	f000 f8ac 	bl	8002900 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 80027a8:	f7ff fd0a 	bl	80021c0 <HAL_GetTick>
 80027ac:	0003      	movs	r3, r0
 80027ae:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80027b0:	e014      	b.n	80027dc <ADC_Enable+0xa4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80027b2:	f7ff fd05 	bl	80021c0 <HAL_GetTick>
 80027b6:	0002      	movs	r2, r0
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	2b0a      	cmp	r3, #10
 80027be:	d90d      	bls.n	80027dc <ADC_Enable+0xa4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c4:	2210      	movs	r2, #16
 80027c6:	431a      	orrs	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027d0:	2201      	movs	r2, #1
 80027d2:	431a      	orrs	r2, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e007      	b.n	80027ec <ADC_Enable+0xb4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2201      	movs	r2, #1
 80027e4:	4013      	ands	r3, r2
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d1e3      	bne.n	80027b2 <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80027ea:	2300      	movs	r3, #0
}
 80027ec:	0018      	movs	r0, r3
 80027ee:	46bd      	mov	sp, r7
 80027f0:	b004      	add	sp, #16
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	80000017 	.word	0x80000017

080027f8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002804:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800280a:	2250      	movs	r2, #80	; 0x50
 800280c:	4013      	ands	r3, r2
 800280e:	d141      	bne.n	8002894 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002814:	2280      	movs	r2, #128	; 0x80
 8002816:	0092      	lsls	r2, r2, #2
 8002818:	431a      	orrs	r2, r3
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	68da      	ldr	r2, [r3, #12]
 8002824:	23c0      	movs	r3, #192	; 0xc0
 8002826:	011b      	lsls	r3, r3, #4
 8002828:	4013      	ands	r3, r2
 800282a:	d12e      	bne.n	800288a <ADC_DMAConvCplt+0x92>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2220      	movs	r2, #32
 8002830:	5c9b      	ldrb	r3, [r3, r2]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002832:	2b00      	cmp	r3, #0
 8002834:	d129      	bne.n	800288a <ADC_DMAConvCplt+0x92>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	2208      	movs	r2, #8
 800283e:	4013      	ands	r3, r2
 8002840:	2b08      	cmp	r3, #8
 8002842:	d122      	bne.n	800288a <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	2204      	movs	r2, #4
 800284c:	4013      	ands	r3, r2
 800284e:	d110      	bne.n	8002872 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	685a      	ldr	r2, [r3, #4]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	210c      	movs	r1, #12
 800285c:	438a      	bics	r2, r1
 800285e:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002864:	4a10      	ldr	r2, [pc, #64]	; (80028a8 <ADC_DMAConvCplt+0xb0>)
 8002866:	4013      	ands	r3, r2
 8002868:	2201      	movs	r2, #1
 800286a:	431a      	orrs	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	655a      	str	r2, [r3, #84]	; 0x54
 8002870:	e00b      	b.n	800288a <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002876:	2220      	movs	r2, #32
 8002878:	431a      	orrs	r2, r3
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002882:	2201      	movs	r2, #1
 8002884:	431a      	orrs	r2, r3
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	0018      	movs	r0, r3
 800288e:	f7ff feb5 	bl	80025fc <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002892:	e005      	b.n	80028a0 <ADC_DMAConvCplt+0xa8>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002898:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	0010      	movs	r0, r2
 800289e:	4798      	blx	r3
}
 80028a0:	46c0      	nop			; (mov r8, r8)
 80028a2:	46bd      	mov	sp, r7
 80028a4:	b004      	add	sp, #16
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	fffffefe 	.word	0xfffffefe

080028ac <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b8:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	0018      	movs	r0, r3
 80028be:	f7ff fea5 	bl	800260c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028c2:	46c0      	nop			; (mov r8, r8)
 80028c4:	46bd      	mov	sp, r7
 80028c6:	b004      	add	sp, #16
 80028c8:	bd80      	pop	{r7, pc}

080028ca <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80028ca:	b580      	push	{r7, lr}
 80028cc:	b084      	sub	sp, #16
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028dc:	2240      	movs	r2, #64	; 0x40
 80028de:	431a      	orrs	r2, r3
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028e8:	2204      	movs	r2, #4
 80028ea:	431a      	orrs	r2, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	0018      	movs	r0, r3
 80028f4:	f7ff fe92 	bl	800261c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028f8:	46c0      	nop			; (mov r8, r8)
 80028fa:	46bd      	mov	sp, r7
 80028fc:	b004      	add	sp, #16
 80028fe:	bd80      	pop	{r7, pc}

08002900 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002908:	4b0b      	ldr	r3, [pc, #44]	; (8002938 <ADC_DelayMicroSecond+0x38>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	490b      	ldr	r1, [pc, #44]	; (800293c <ADC_DelayMicroSecond+0x3c>)
 800290e:	0018      	movs	r0, r3
 8002910:	f7fd fc16 	bl	8000140 <__udivsi3>
 8002914:	0003      	movs	r3, r0
 8002916:	001a      	movs	r2, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4353      	muls	r3, r2
 800291c:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 800291e:	e002      	b.n	8002926 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	3b01      	subs	r3, #1
 8002924:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d1f9      	bne.n	8002920 <ADC_DelayMicroSecond+0x20>
  } 
}
 800292c:	46c0      	nop			; (mov r8, r8)
 800292e:	46c0      	nop			; (mov r8, r8)
 8002930:	46bd      	mov	sp, r7
 8002932:	b004      	add	sp, #16
 8002934:	bd80      	pop	{r7, pc}
 8002936:	46c0      	nop			; (mov r8, r8)
 8002938:	20000014 	.word	0x20000014
 800293c:	000f4240 	.word	0x000f4240

08002940 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	0002      	movs	r2, r0
 8002948:	1dfb      	adds	r3, r7, #7
 800294a:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800294c:	1dfb      	adds	r3, r7, #7
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	001a      	movs	r2, r3
 8002952:	231f      	movs	r3, #31
 8002954:	401a      	ands	r2, r3
 8002956:	4b04      	ldr	r3, [pc, #16]	; (8002968 <NVIC_EnableIRQ+0x28>)
 8002958:	2101      	movs	r1, #1
 800295a:	4091      	lsls	r1, r2
 800295c:	000a      	movs	r2, r1
 800295e:	601a      	str	r2, [r3, #0]
}
 8002960:	46c0      	nop			; (mov r8, r8)
 8002962:	46bd      	mov	sp, r7
 8002964:	b002      	add	sp, #8
 8002966:	bd80      	pop	{r7, pc}
 8002968:	e000e100 	.word	0xe000e100

0800296c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800296c:	b590      	push	{r4, r7, lr}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	0002      	movs	r2, r0
 8002974:	6039      	str	r1, [r7, #0]
 8002976:	1dfb      	adds	r3, r7, #7
 8002978:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800297a:	1dfb      	adds	r3, r7, #7
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	2b7f      	cmp	r3, #127	; 0x7f
 8002980:	d932      	bls.n	80029e8 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002982:	4a2f      	ldr	r2, [pc, #188]	; (8002a40 <NVIC_SetPriority+0xd4>)
 8002984:	1dfb      	adds	r3, r7, #7
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	0019      	movs	r1, r3
 800298a:	230f      	movs	r3, #15
 800298c:	400b      	ands	r3, r1
 800298e:	3b08      	subs	r3, #8
 8002990:	089b      	lsrs	r3, r3, #2
 8002992:	3306      	adds	r3, #6
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	18d3      	adds	r3, r2, r3
 8002998:	3304      	adds	r3, #4
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	1dfa      	adds	r2, r7, #7
 800299e:	7812      	ldrb	r2, [r2, #0]
 80029a0:	0011      	movs	r1, r2
 80029a2:	2203      	movs	r2, #3
 80029a4:	400a      	ands	r2, r1
 80029a6:	00d2      	lsls	r2, r2, #3
 80029a8:	21ff      	movs	r1, #255	; 0xff
 80029aa:	4091      	lsls	r1, r2
 80029ac:	000a      	movs	r2, r1
 80029ae:	43d2      	mvns	r2, r2
 80029b0:	401a      	ands	r2, r3
 80029b2:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	019b      	lsls	r3, r3, #6
 80029b8:	22ff      	movs	r2, #255	; 0xff
 80029ba:	401a      	ands	r2, r3
 80029bc:	1dfb      	adds	r3, r7, #7
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	0018      	movs	r0, r3
 80029c2:	2303      	movs	r3, #3
 80029c4:	4003      	ands	r3, r0
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029ca:	481d      	ldr	r0, [pc, #116]	; (8002a40 <NVIC_SetPriority+0xd4>)
 80029cc:	1dfb      	adds	r3, r7, #7
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	001c      	movs	r4, r3
 80029d2:	230f      	movs	r3, #15
 80029d4:	4023      	ands	r3, r4
 80029d6:	3b08      	subs	r3, #8
 80029d8:	089b      	lsrs	r3, r3, #2
 80029da:	430a      	orrs	r2, r1
 80029dc:	3306      	adds	r3, #6
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	18c3      	adds	r3, r0, r3
 80029e2:	3304      	adds	r3, #4
 80029e4:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80029e6:	e027      	b.n	8002a38 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029e8:	4a16      	ldr	r2, [pc, #88]	; (8002a44 <NVIC_SetPriority+0xd8>)
 80029ea:	1dfb      	adds	r3, r7, #7
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	b25b      	sxtb	r3, r3
 80029f0:	089b      	lsrs	r3, r3, #2
 80029f2:	33c0      	adds	r3, #192	; 0xc0
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	589b      	ldr	r3, [r3, r2]
 80029f8:	1dfa      	adds	r2, r7, #7
 80029fa:	7812      	ldrb	r2, [r2, #0]
 80029fc:	0011      	movs	r1, r2
 80029fe:	2203      	movs	r2, #3
 8002a00:	400a      	ands	r2, r1
 8002a02:	00d2      	lsls	r2, r2, #3
 8002a04:	21ff      	movs	r1, #255	; 0xff
 8002a06:	4091      	lsls	r1, r2
 8002a08:	000a      	movs	r2, r1
 8002a0a:	43d2      	mvns	r2, r2
 8002a0c:	401a      	ands	r2, r3
 8002a0e:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	019b      	lsls	r3, r3, #6
 8002a14:	22ff      	movs	r2, #255	; 0xff
 8002a16:	401a      	ands	r2, r3
 8002a18:	1dfb      	adds	r3, r7, #7
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	2303      	movs	r3, #3
 8002a20:	4003      	ands	r3, r0
 8002a22:	00db      	lsls	r3, r3, #3
 8002a24:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a26:	4807      	ldr	r0, [pc, #28]	; (8002a44 <NVIC_SetPriority+0xd8>)
 8002a28:	1dfb      	adds	r3, r7, #7
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	b25b      	sxtb	r3, r3
 8002a2e:	089b      	lsrs	r3, r3, #2
 8002a30:	430a      	orrs	r2, r1
 8002a32:	33c0      	adds	r3, #192	; 0xc0
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	501a      	str	r2, [r3, r0]
}
 8002a38:	46c0      	nop			; (mov r8, r8)
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	b003      	add	sp, #12
 8002a3e:	bd90      	pop	{r4, r7, pc}
 8002a40:	e000ed00 	.word	0xe000ed00
 8002a44:	e000e100 	.word	0xe000e100

08002a48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	1e5a      	subs	r2, r3, #1
 8002a54:	2380      	movs	r3, #128	; 0x80
 8002a56:	045b      	lsls	r3, r3, #17
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d301      	bcc.n	8002a60 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e010      	b.n	8002a82 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a60:	4b0a      	ldr	r3, [pc, #40]	; (8002a8c <SysTick_Config+0x44>)
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	3a01      	subs	r2, #1
 8002a66:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a68:	2301      	movs	r3, #1
 8002a6a:	425b      	negs	r3, r3
 8002a6c:	2103      	movs	r1, #3
 8002a6e:	0018      	movs	r0, r3
 8002a70:	f7ff ff7c 	bl	800296c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a74:	4b05      	ldr	r3, [pc, #20]	; (8002a8c <SysTick_Config+0x44>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a7a:	4b04      	ldr	r3, [pc, #16]	; (8002a8c <SysTick_Config+0x44>)
 8002a7c:	2207      	movs	r2, #7
 8002a7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	0018      	movs	r0, r3
 8002a84:	46bd      	mov	sp, r7
 8002a86:	b002      	add	sp, #8
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	46c0      	nop			; (mov r8, r8)
 8002a8c:	e000e010 	.word	0xe000e010

08002a90 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60b9      	str	r1, [r7, #8]
 8002a98:	607a      	str	r2, [r7, #4]
 8002a9a:	210f      	movs	r1, #15
 8002a9c:	187b      	adds	r3, r7, r1
 8002a9e:	1c02      	adds	r2, r0, #0
 8002aa0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	187b      	adds	r3, r7, r1
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	b25b      	sxtb	r3, r3
 8002aaa:	0011      	movs	r1, r2
 8002aac:	0018      	movs	r0, r3
 8002aae:	f7ff ff5d 	bl	800296c <NVIC_SetPriority>
}
 8002ab2:	46c0      	nop			; (mov r8, r8)
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	b004      	add	sp, #16
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b082      	sub	sp, #8
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	0002      	movs	r2, r0
 8002ac2:	1dfb      	adds	r3, r7, #7
 8002ac4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ac6:	1dfb      	adds	r3, r7, #7
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	b25b      	sxtb	r3, r3
 8002acc:	0018      	movs	r0, r3
 8002ace:	f7ff ff37 	bl	8002940 <NVIC_EnableIRQ>
}
 8002ad2:	46c0      	nop			; (mov r8, r8)
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	b002      	add	sp, #8
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b082      	sub	sp, #8
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	0018      	movs	r0, r3
 8002ae6:	f7ff ffaf 	bl	8002a48 <SysTick_Config>
 8002aea:	0003      	movs	r3, r0
}
 8002aec:	0018      	movs	r0, r3
 8002aee:	46bd      	mov	sp, r7
 8002af0:	b002      	add	sp, #8
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e061      	b.n	8002bca <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a32      	ldr	r2, [pc, #200]	; (8002bd4 <HAL_DMA_Init+0xe0>)
 8002b0c:	4694      	mov	ip, r2
 8002b0e:	4463      	add	r3, ip
 8002b10:	2114      	movs	r1, #20
 8002b12:	0018      	movs	r0, r3
 8002b14:	f7fd fb14 	bl	8000140 <__udivsi3>
 8002b18:	0003      	movs	r3, r0
 8002b1a:	009a      	lsls	r2, r3, #2
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	4a2d      	ldr	r2, [pc, #180]	; (8002bd8 <HAL_DMA_Init+0xe4>)
 8002b24:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2225      	movs	r2, #37	; 0x25
 8002b2a:	2102      	movs	r1, #2
 8002b2c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	4a28      	ldr	r2, [pc, #160]	; (8002bdc <HAL_DMA_Init+0xe8>)
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002b46:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	691b      	ldr	r3, [r3, #16]
 8002b4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6a1b      	ldr	r3, [r3, #32]
 8002b64:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002b66:	68fa      	ldr	r2, [r7, #12]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	68fa      	ldr	r2, [r7, #12]
 8002b72:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689a      	ldr	r2, [r3, #8]
 8002b78:	2380      	movs	r3, #128	; 0x80
 8002b7a:	01db      	lsls	r3, r3, #7
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d018      	beq.n	8002bb2 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002b80:	4b17      	ldr	r3, [pc, #92]	; (8002be0 <HAL_DMA_Init+0xec>)
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b88:	211c      	movs	r1, #28
 8002b8a:	400b      	ands	r3, r1
 8002b8c:	210f      	movs	r1, #15
 8002b8e:	4099      	lsls	r1, r3
 8002b90:	000b      	movs	r3, r1
 8002b92:	43d9      	mvns	r1, r3
 8002b94:	4b12      	ldr	r3, [pc, #72]	; (8002be0 <HAL_DMA_Init+0xec>)
 8002b96:	400a      	ands	r2, r1
 8002b98:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002b9a:	4b11      	ldr	r3, [pc, #68]	; (8002be0 <HAL_DMA_Init+0xec>)
 8002b9c:	6819      	ldr	r1, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685a      	ldr	r2, [r3, #4]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba6:	201c      	movs	r0, #28
 8002ba8:	4003      	ands	r3, r0
 8002baa:	409a      	lsls	r2, r3
 8002bac:	4b0c      	ldr	r3, [pc, #48]	; (8002be0 <HAL_DMA_Init+0xec>)
 8002bae:	430a      	orrs	r2, r1
 8002bb0:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2225      	movs	r2, #37	; 0x25
 8002bbc:	2101      	movs	r1, #1
 8002bbe:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2224      	movs	r2, #36	; 0x24
 8002bc4:	2100      	movs	r1, #0
 8002bc6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	0018      	movs	r0, r3
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	b004      	add	sp, #16
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	46c0      	nop			; (mov r8, r8)
 8002bd4:	bffdfff8 	.word	0xbffdfff8
 8002bd8:	40020000 	.word	0x40020000
 8002bdc:	ffff800f 	.word	0xffff800f
 8002be0:	400200a8 	.word	0x400200a8

08002be4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b086      	sub	sp, #24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
 8002bf0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bf2:	2317      	movs	r3, #23
 8002bf4:	18fb      	adds	r3, r7, r3
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2224      	movs	r2, #36	; 0x24
 8002bfe:	5c9b      	ldrb	r3, [r3, r2]
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d101      	bne.n	8002c08 <HAL_DMA_Start_IT+0x24>
 8002c04:	2302      	movs	r3, #2
 8002c06:	e04f      	b.n	8002ca8 <HAL_DMA_Start_IT+0xc4>
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2224      	movs	r2, #36	; 0x24
 8002c0c:	2101      	movs	r1, #1
 8002c0e:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2225      	movs	r2, #37	; 0x25
 8002c14:	5c9b      	ldrb	r3, [r3, r2]
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d13a      	bne.n	8002c92 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2225      	movs	r2, #37	; 0x25
 8002c20:	2102      	movs	r1, #2
 8002c22:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2200      	movs	r2, #0
 8002c28:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2101      	movs	r1, #1
 8002c36:	438a      	bics	r2, r1
 8002c38:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	68b9      	ldr	r1, [r7, #8]
 8002c40:	68f8      	ldr	r0, [r7, #12]
 8002c42:	f000 f8e3 	bl	8002e0c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d008      	beq.n	8002c60 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	210e      	movs	r1, #14
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	601a      	str	r2, [r3, #0]
 8002c5e:	e00f      	b.n	8002c80 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2104      	movs	r1, #4
 8002c6c:	438a      	bics	r2, r1
 8002c6e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	210a      	movs	r1, #10
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2101      	movs	r1, #1
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	601a      	str	r2, [r3, #0]
 8002c90:	e007      	b.n	8002ca2 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2224      	movs	r2, #36	; 0x24
 8002c96:	2100      	movs	r1, #0
 8002c98:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002c9a:	2317      	movs	r3, #23
 8002c9c:	18fb      	adds	r3, r7, r3
 8002c9e:	2202      	movs	r2, #2
 8002ca0:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8002ca2:	2317      	movs	r3, #23
 8002ca4:	18fb      	adds	r3, r7, r3
 8002ca6:	781b      	ldrb	r3, [r3, #0]
}
 8002ca8:	0018      	movs	r0, r3
 8002caa:	46bd      	mov	sp, r7
 8002cac:	b006      	add	sp, #24
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ccc:	221c      	movs	r2, #28
 8002cce:	4013      	ands	r3, r2
 8002cd0:	2204      	movs	r2, #4
 8002cd2:	409a      	lsls	r2, r3
 8002cd4:	0013      	movs	r3, r2
 8002cd6:	68fa      	ldr	r2, [r7, #12]
 8002cd8:	4013      	ands	r3, r2
 8002cda:	d026      	beq.n	8002d2a <HAL_DMA_IRQHandler+0x7a>
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	2204      	movs	r2, #4
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	d022      	beq.n	8002d2a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2220      	movs	r2, #32
 8002cec:	4013      	ands	r3, r2
 8002cee:	d107      	bne.n	8002d00 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2104      	movs	r1, #4
 8002cfc:	438a      	bics	r2, r1
 8002cfe:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d04:	221c      	movs	r2, #28
 8002d06:	401a      	ands	r2, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0c:	2104      	movs	r1, #4
 8002d0e:	4091      	lsls	r1, r2
 8002d10:	000a      	movs	r2, r1
 8002d12:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d100      	bne.n	8002d1e <HAL_DMA_IRQHandler+0x6e>
 8002d1c:	e071      	b.n	8002e02 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	0010      	movs	r0, r2
 8002d26:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8002d28:	e06b      	b.n	8002e02 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d2e:	221c      	movs	r2, #28
 8002d30:	4013      	ands	r3, r2
 8002d32:	2202      	movs	r2, #2
 8002d34:	409a      	lsls	r2, r3
 8002d36:	0013      	movs	r3, r2
 8002d38:	68fa      	ldr	r2, [r7, #12]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	d02d      	beq.n	8002d9a <HAL_DMA_IRQHandler+0xea>
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	2202      	movs	r2, #2
 8002d42:	4013      	ands	r3, r2
 8002d44:	d029      	beq.n	8002d9a <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2220      	movs	r2, #32
 8002d4e:	4013      	ands	r3, r2
 8002d50:	d10b      	bne.n	8002d6a <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	210a      	movs	r1, #10
 8002d5e:	438a      	bics	r2, r1
 8002d60:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2225      	movs	r2, #37	; 0x25
 8002d66:	2101      	movs	r1, #1
 8002d68:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d6e:	221c      	movs	r2, #28
 8002d70:	401a      	ands	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d76:	2102      	movs	r1, #2
 8002d78:	4091      	lsls	r1, r2
 8002d7a:	000a      	movs	r2, r1
 8002d7c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2224      	movs	r2, #36	; 0x24
 8002d82:	2100      	movs	r1, #0
 8002d84:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d039      	beq.n	8002e02 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	0010      	movs	r0, r2
 8002d96:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002d98:	e033      	b.n	8002e02 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d9e:	221c      	movs	r2, #28
 8002da0:	4013      	ands	r3, r2
 8002da2:	2208      	movs	r2, #8
 8002da4:	409a      	lsls	r2, r3
 8002da6:	0013      	movs	r3, r2
 8002da8:	68fa      	ldr	r2, [r7, #12]
 8002daa:	4013      	ands	r3, r2
 8002dac:	d02a      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x154>
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	2208      	movs	r2, #8
 8002db2:	4013      	ands	r3, r2
 8002db4:	d026      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	210e      	movs	r1, #14
 8002dc2:	438a      	bics	r2, r1
 8002dc4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dca:	221c      	movs	r2, #28
 8002dcc:	401a      	ands	r2, r3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	2101      	movs	r1, #1
 8002dd4:	4091      	lsls	r1, r2
 8002dd6:	000a      	movs	r2, r1
 8002dd8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2201      	movs	r2, #1
 8002dde:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2225      	movs	r2, #37	; 0x25
 8002de4:	2101      	movs	r1, #1
 8002de6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2224      	movs	r2, #36	; 0x24
 8002dec:	2100      	movs	r1, #0
 8002dee:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d005      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	0010      	movs	r0, r2
 8002e00:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002e02:	46c0      	nop			; (mov r8, r8)
 8002e04:	46c0      	nop			; (mov r8, r8)
}
 8002e06:	46bd      	mov	sp, r7
 8002e08:	b004      	add	sp, #16
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b084      	sub	sp, #16
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	60b9      	str	r1, [r7, #8]
 8002e16:	607a      	str	r2, [r7, #4]
 8002e18:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1e:	221c      	movs	r2, #28
 8002e20:	401a      	ands	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e26:	2101      	movs	r1, #1
 8002e28:	4091      	lsls	r1, r2
 8002e2a:	000a      	movs	r2, r1
 8002e2c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	2b10      	cmp	r3, #16
 8002e3c:	d108      	bne.n	8002e50 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	68ba      	ldr	r2, [r7, #8]
 8002e4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002e4e:	e007      	b.n	8002e60 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	68ba      	ldr	r2, [r7, #8]
 8002e56:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	60da      	str	r2, [r3, #12]
}
 8002e60:	46c0      	nop			; (mov r8, r8)
 8002e62:	46bd      	mov	sp, r7
 8002e64:	b004      	add	sp, #16
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b086      	sub	sp, #24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002e72:	2300      	movs	r3, #0
 8002e74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e76:	2300      	movs	r3, #0
 8002e78:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002e7e:	e14f      	b.n	8003120 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2101      	movs	r1, #1
 8002e86:	697a      	ldr	r2, [r7, #20]
 8002e88:	4091      	lsls	r1, r2
 8002e8a:	000a      	movs	r2, r1
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d100      	bne.n	8002e98 <HAL_GPIO_Init+0x30>
 8002e96:	e140      	b.n	800311a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d003      	beq.n	8002ea8 <HAL_GPIO_Init+0x40>
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	2b12      	cmp	r3, #18
 8002ea6:	d123      	bne.n	8002ef0 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	08da      	lsrs	r2, r3, #3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	3208      	adds	r2, #8
 8002eb0:	0092      	lsls	r2, r2, #2
 8002eb2:	58d3      	ldr	r3, [r2, r3]
 8002eb4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	2207      	movs	r2, #7
 8002eba:	4013      	ands	r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	220f      	movs	r2, #15
 8002ec0:	409a      	lsls	r2, r3
 8002ec2:	0013      	movs	r3, r2
 8002ec4:	43da      	mvns	r2, r3
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	4013      	ands	r3, r2
 8002eca:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	691a      	ldr	r2, [r3, #16]
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	2107      	movs	r1, #7
 8002ed4:	400b      	ands	r3, r1
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	409a      	lsls	r2, r3
 8002eda:	0013      	movs	r3, r2
 8002edc:	693a      	ldr	r2, [r7, #16]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	08da      	lsrs	r2, r3, #3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	3208      	adds	r2, #8
 8002eea:	0092      	lsls	r2, r2, #2
 8002eec:	6939      	ldr	r1, [r7, #16]
 8002eee:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d00b      	beq.n	8002f10 <HAL_GPIO_Init+0xa8>
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d007      	beq.n	8002f10 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002f04:	2b11      	cmp	r3, #17
 8002f06:	d003      	beq.n	8002f10 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	2b12      	cmp	r3, #18
 8002f0e:	d130      	bne.n	8002f72 <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	2203      	movs	r2, #3
 8002f1c:	409a      	lsls	r2, r3
 8002f1e:	0013      	movs	r3, r2
 8002f20:	43da      	mvns	r2, r3
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	4013      	ands	r3, r2
 8002f26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	68da      	ldr	r2, [r3, #12]
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	409a      	lsls	r2, r3
 8002f32:	0013      	movs	r3, r2
 8002f34:	693a      	ldr	r2, [r7, #16]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	693a      	ldr	r2, [r7, #16]
 8002f3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f46:	2201      	movs	r2, #1
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	409a      	lsls	r2, r3
 8002f4c:	0013      	movs	r3, r2
 8002f4e:	43da      	mvns	r2, r3
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	4013      	ands	r3, r2
 8002f54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	091b      	lsrs	r3, r3, #4
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	401a      	ands	r2, r3
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	409a      	lsls	r2, r3
 8002f64:	0013      	movs	r3, r2
 8002f66:	693a      	ldr	r2, [r7, #16]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	693a      	ldr	r2, [r7, #16]
 8002f70:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	2203      	movs	r2, #3
 8002f7e:	409a      	lsls	r2, r3
 8002f80:	0013      	movs	r3, r2
 8002f82:	43da      	mvns	r2, r3
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	4013      	ands	r3, r2
 8002f88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	2203      	movs	r2, #3
 8002f90:	401a      	ands	r2, r3
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	005b      	lsls	r3, r3, #1
 8002f96:	409a      	lsls	r2, r3
 8002f98:	0013      	movs	r3, r2
 8002f9a:	693a      	ldr	r2, [r7, #16]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	693a      	ldr	r2, [r7, #16]
 8002fa4:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	2203      	movs	r2, #3
 8002fb2:	409a      	lsls	r2, r3
 8002fb4:	0013      	movs	r3, r2
 8002fb6:	43da      	mvns	r2, r3
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	689a      	ldr	r2, [r3, #8]
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	409a      	lsls	r2, r3
 8002fc8:	0013      	movs	r3, r2
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	685a      	ldr	r2, [r3, #4]
 8002fda:	2380      	movs	r3, #128	; 0x80
 8002fdc:	055b      	lsls	r3, r3, #21
 8002fde:	4013      	ands	r3, r2
 8002fe0:	d100      	bne.n	8002fe4 <HAL_GPIO_Init+0x17c>
 8002fe2:	e09a      	b.n	800311a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fe4:	4b54      	ldr	r3, [pc, #336]	; (8003138 <HAL_GPIO_Init+0x2d0>)
 8002fe6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fe8:	4b53      	ldr	r3, [pc, #332]	; (8003138 <HAL_GPIO_Init+0x2d0>)
 8002fea:	2101      	movs	r1, #1
 8002fec:	430a      	orrs	r2, r1
 8002fee:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8002ff0:	4a52      	ldr	r2, [pc, #328]	; (800313c <HAL_GPIO_Init+0x2d4>)
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	089b      	lsrs	r3, r3, #2
 8002ff6:	3302      	adds	r3, #2
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	589b      	ldr	r3, [r3, r2]
 8002ffc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	2203      	movs	r2, #3
 8003002:	4013      	ands	r3, r2
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	220f      	movs	r2, #15
 8003008:	409a      	lsls	r2, r3
 800300a:	0013      	movs	r3, r2
 800300c:	43da      	mvns	r2, r3
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	4013      	ands	r3, r2
 8003012:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	23a0      	movs	r3, #160	; 0xa0
 8003018:	05db      	lsls	r3, r3, #23
 800301a:	429a      	cmp	r2, r3
 800301c:	d019      	beq.n	8003052 <HAL_GPIO_Init+0x1ea>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a47      	ldr	r2, [pc, #284]	; (8003140 <HAL_GPIO_Init+0x2d8>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d013      	beq.n	800304e <HAL_GPIO_Init+0x1e6>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a46      	ldr	r2, [pc, #280]	; (8003144 <HAL_GPIO_Init+0x2dc>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d00d      	beq.n	800304a <HAL_GPIO_Init+0x1e2>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a45      	ldr	r2, [pc, #276]	; (8003148 <HAL_GPIO_Init+0x2e0>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d007      	beq.n	8003046 <HAL_GPIO_Init+0x1de>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a44      	ldr	r2, [pc, #272]	; (800314c <HAL_GPIO_Init+0x2e4>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d101      	bne.n	8003042 <HAL_GPIO_Init+0x1da>
 800303e:	2305      	movs	r3, #5
 8003040:	e008      	b.n	8003054 <HAL_GPIO_Init+0x1ec>
 8003042:	2306      	movs	r3, #6
 8003044:	e006      	b.n	8003054 <HAL_GPIO_Init+0x1ec>
 8003046:	2303      	movs	r3, #3
 8003048:	e004      	b.n	8003054 <HAL_GPIO_Init+0x1ec>
 800304a:	2302      	movs	r3, #2
 800304c:	e002      	b.n	8003054 <HAL_GPIO_Init+0x1ec>
 800304e:	2301      	movs	r3, #1
 8003050:	e000      	b.n	8003054 <HAL_GPIO_Init+0x1ec>
 8003052:	2300      	movs	r3, #0
 8003054:	697a      	ldr	r2, [r7, #20]
 8003056:	2103      	movs	r1, #3
 8003058:	400a      	ands	r2, r1
 800305a:	0092      	lsls	r2, r2, #2
 800305c:	4093      	lsls	r3, r2
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	4313      	orrs	r3, r2
 8003062:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003064:	4935      	ldr	r1, [pc, #212]	; (800313c <HAL_GPIO_Init+0x2d4>)
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	089b      	lsrs	r3, r3, #2
 800306a:	3302      	adds	r3, #2
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	693a      	ldr	r2, [r7, #16]
 8003070:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003072:	4b37      	ldr	r3, [pc, #220]	; (8003150 <HAL_GPIO_Init+0x2e8>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	43da      	mvns	r2, r3
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	4013      	ands	r3, r2
 8003080:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685a      	ldr	r2, [r3, #4]
 8003086:	2380      	movs	r3, #128	; 0x80
 8003088:	025b      	lsls	r3, r3, #9
 800308a:	4013      	ands	r3, r2
 800308c:	d003      	beq.n	8003096 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	4313      	orrs	r3, r2
 8003094:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003096:	4b2e      	ldr	r3, [pc, #184]	; (8003150 <HAL_GPIO_Init+0x2e8>)
 8003098:	693a      	ldr	r2, [r7, #16]
 800309a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800309c:	4b2c      	ldr	r3, [pc, #176]	; (8003150 <HAL_GPIO_Init+0x2e8>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	43da      	mvns	r2, r3
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	4013      	ands	r3, r2
 80030aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685a      	ldr	r2, [r3, #4]
 80030b0:	2380      	movs	r3, #128	; 0x80
 80030b2:	029b      	lsls	r3, r3, #10
 80030b4:	4013      	ands	r3, r2
 80030b6:	d003      	beq.n	80030c0 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80030b8:	693a      	ldr	r2, [r7, #16]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	4313      	orrs	r3, r2
 80030be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80030c0:	4b23      	ldr	r3, [pc, #140]	; (8003150 <HAL_GPIO_Init+0x2e8>)
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030c6:	4b22      	ldr	r3, [pc, #136]	; (8003150 <HAL_GPIO_Init+0x2e8>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	43da      	mvns	r2, r3
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	4013      	ands	r3, r2
 80030d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	685a      	ldr	r2, [r3, #4]
 80030da:	2380      	movs	r3, #128	; 0x80
 80030dc:	035b      	lsls	r3, r3, #13
 80030de:	4013      	ands	r3, r2
 80030e0:	d003      	beq.n	80030ea <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80030e2:	693a      	ldr	r2, [r7, #16]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80030ea:	4b19      	ldr	r3, [pc, #100]	; (8003150 <HAL_GPIO_Init+0x2e8>)
 80030ec:	693a      	ldr	r2, [r7, #16]
 80030ee:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80030f0:	4b17      	ldr	r3, [pc, #92]	; (8003150 <HAL_GPIO_Init+0x2e8>)
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	43da      	mvns	r2, r3
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	4013      	ands	r3, r2
 80030fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	685a      	ldr	r2, [r3, #4]
 8003104:	2380      	movs	r3, #128	; 0x80
 8003106:	039b      	lsls	r3, r3, #14
 8003108:	4013      	ands	r3, r2
 800310a:	d003      	beq.n	8003114 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800310c:	693a      	ldr	r2, [r7, #16]
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	4313      	orrs	r3, r2
 8003112:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003114:	4b0e      	ldr	r3, [pc, #56]	; (8003150 <HAL_GPIO_Init+0x2e8>)
 8003116:	693a      	ldr	r2, [r7, #16]
 8003118:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	3301      	adds	r3, #1
 800311e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	40da      	lsrs	r2, r3
 8003128:	1e13      	subs	r3, r2, #0
 800312a:	d000      	beq.n	800312e <HAL_GPIO_Init+0x2c6>
 800312c:	e6a8      	b.n	8002e80 <HAL_GPIO_Init+0x18>
  }
}
 800312e:	46c0      	nop			; (mov r8, r8)
 8003130:	46c0      	nop			; (mov r8, r8)
 8003132:	46bd      	mov	sp, r7
 8003134:	b006      	add	sp, #24
 8003136:	bd80      	pop	{r7, pc}
 8003138:	40021000 	.word	0x40021000
 800313c:	40010000 	.word	0x40010000
 8003140:	50000400 	.word	0x50000400
 8003144:	50000800 	.word	0x50000800
 8003148:	50000c00 	.word	0x50000c00
 800314c:	50001c00 	.word	0x50001c00
 8003150:	40010400 	.word	0x40010400

08003154 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b084      	sub	sp, #16
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	000a      	movs	r2, r1
 800315e:	1cbb      	adds	r3, r7, #2
 8003160:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	1cba      	adds	r2, r7, #2
 8003168:	8812      	ldrh	r2, [r2, #0]
 800316a:	4013      	ands	r3, r2
 800316c:	d004      	beq.n	8003178 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800316e:	230f      	movs	r3, #15
 8003170:	18fb      	adds	r3, r7, r3
 8003172:	2201      	movs	r2, #1
 8003174:	701a      	strb	r2, [r3, #0]
 8003176:	e003      	b.n	8003180 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003178:	230f      	movs	r3, #15
 800317a:	18fb      	adds	r3, r7, r3
 800317c:	2200      	movs	r2, #0
 800317e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003180:	230f      	movs	r3, #15
 8003182:	18fb      	adds	r3, r7, r3
 8003184:	781b      	ldrb	r3, [r3, #0]
}
 8003186:	0018      	movs	r0, r3
 8003188:	46bd      	mov	sp, r7
 800318a:	b004      	add	sp, #16
 800318c:	bd80      	pop	{r7, pc}

0800318e <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800318e:	b580      	push	{r7, lr}
 8003190:	b082      	sub	sp, #8
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
 8003196:	0008      	movs	r0, r1
 8003198:	0011      	movs	r1, r2
 800319a:	1cbb      	adds	r3, r7, #2
 800319c:	1c02      	adds	r2, r0, #0
 800319e:	801a      	strh	r2, [r3, #0]
 80031a0:	1c7b      	adds	r3, r7, #1
 80031a2:	1c0a      	adds	r2, r1, #0
 80031a4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 80031a6:	1c7b      	adds	r3, r7, #1
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d004      	beq.n	80031b8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031ae:	1cbb      	adds	r3, r7, #2
 80031b0:	881a      	ldrh	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80031b6:	e003      	b.n	80031c0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80031b8:	1cbb      	adds	r3, r7, #2
 80031ba:	881a      	ldrh	r2, [r3, #0]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	629a      	str	r2, [r3, #40]	; 0x28
}
 80031c0:	46c0      	nop			; (mov r8, r8)
 80031c2:	46bd      	mov	sp, r7
 80031c4:	b002      	add	sp, #8
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e082      	b.n	80032e0 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2241      	movs	r2, #65	; 0x41
 80031de:	5c9b      	ldrb	r3, [r3, r2]
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d107      	bne.n	80031f6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2240      	movs	r2, #64	; 0x40
 80031ea:	2100      	movs	r1, #0
 80031ec:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	0018      	movs	r0, r3
 80031f2:	f001 fe89 	bl	8004f08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2241      	movs	r2, #65	; 0x41
 80031fa:	2124      	movs	r1, #36	; 0x24
 80031fc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2101      	movs	r1, #1
 800320a:	438a      	bics	r2, r1
 800320c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	685a      	ldr	r2, [r3, #4]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4934      	ldr	r1, [pc, #208]	; (80032e8 <HAL_I2C_Init+0x120>)
 8003218:	400a      	ands	r2, r1
 800321a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	689a      	ldr	r2, [r3, #8]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4931      	ldr	r1, [pc, #196]	; (80032ec <HAL_I2C_Init+0x124>)
 8003228:	400a      	ands	r2, r1
 800322a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	2b01      	cmp	r3, #1
 8003232:	d108      	bne.n	8003246 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689a      	ldr	r2, [r3, #8]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2180      	movs	r1, #128	; 0x80
 800323e:	0209      	lsls	r1, r1, #8
 8003240:	430a      	orrs	r2, r1
 8003242:	609a      	str	r2, [r3, #8]
 8003244:	e007      	b.n	8003256 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	689a      	ldr	r2, [r3, #8]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	2184      	movs	r1, #132	; 0x84
 8003250:	0209      	lsls	r1, r1, #8
 8003252:	430a      	orrs	r2, r1
 8003254:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	2b02      	cmp	r3, #2
 800325c:	d104      	bne.n	8003268 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2280      	movs	r2, #128	; 0x80
 8003264:	0112      	lsls	r2, r2, #4
 8003266:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	685a      	ldr	r2, [r3, #4]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	491f      	ldr	r1, [pc, #124]	; (80032f0 <HAL_I2C_Init+0x128>)
 8003274:	430a      	orrs	r2, r1
 8003276:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68da      	ldr	r2, [r3, #12]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	491a      	ldr	r1, [pc, #104]	; (80032ec <HAL_I2C_Init+0x124>)
 8003284:	400a      	ands	r2, r1
 8003286:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	691a      	ldr	r2, [r3, #16]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	695b      	ldr	r3, [r3, #20]
 8003290:	431a      	orrs	r2, r3
 8003292:	0011      	movs	r1, r2
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	021a      	lsls	r2, r3, #8
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	430a      	orrs	r2, r1
 80032a0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	69d9      	ldr	r1, [r3, #28]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a1a      	ldr	r2, [r3, #32]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	430a      	orrs	r2, r1
 80032b0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2101      	movs	r1, #1
 80032be:	430a      	orrs	r2, r1
 80032c0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2241      	movs	r2, #65	; 0x41
 80032cc:	2120      	movs	r1, #32
 80032ce:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2242      	movs	r2, #66	; 0x42
 80032da:	2100      	movs	r1, #0
 80032dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	0018      	movs	r0, r3
 80032e2:	46bd      	mov	sp, r7
 80032e4:	b002      	add	sp, #8
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	f0ffffff 	.word	0xf0ffffff
 80032ec:	ffff7fff 	.word	0xffff7fff
 80032f0:	02008000 	.word	0x02008000

080032f4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032f4:	b590      	push	{r4, r7, lr}
 80032f6:	b089      	sub	sp, #36	; 0x24
 80032f8:	af02      	add	r7, sp, #8
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	000c      	movs	r4, r1
 80032fe:	0010      	movs	r0, r2
 8003300:	0019      	movs	r1, r3
 8003302:	230a      	movs	r3, #10
 8003304:	18fb      	adds	r3, r7, r3
 8003306:	1c22      	adds	r2, r4, #0
 8003308:	801a      	strh	r2, [r3, #0]
 800330a:	2308      	movs	r3, #8
 800330c:	18fb      	adds	r3, r7, r3
 800330e:	1c02      	adds	r2, r0, #0
 8003310:	801a      	strh	r2, [r3, #0]
 8003312:	1dbb      	adds	r3, r7, #6
 8003314:	1c0a      	adds	r2, r1, #0
 8003316:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2241      	movs	r2, #65	; 0x41
 800331c:	5c9b      	ldrb	r3, [r3, r2]
 800331e:	b2db      	uxtb	r3, r3
 8003320:	2b20      	cmp	r3, #32
 8003322:	d000      	beq.n	8003326 <HAL_I2C_Mem_Write+0x32>
 8003324:	e10c      	b.n	8003540 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003328:	2b00      	cmp	r3, #0
 800332a:	d004      	beq.n	8003336 <HAL_I2C_Mem_Write+0x42>
 800332c:	232c      	movs	r3, #44	; 0x2c
 800332e:	18fb      	adds	r3, r7, r3
 8003330:	881b      	ldrh	r3, [r3, #0]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d105      	bne.n	8003342 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2280      	movs	r2, #128	; 0x80
 800333a:	0092      	lsls	r2, r2, #2
 800333c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e0ff      	b.n	8003542 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2240      	movs	r2, #64	; 0x40
 8003346:	5c9b      	ldrb	r3, [r3, r2]
 8003348:	2b01      	cmp	r3, #1
 800334a:	d101      	bne.n	8003350 <HAL_I2C_Mem_Write+0x5c>
 800334c:	2302      	movs	r3, #2
 800334e:	e0f8      	b.n	8003542 <HAL_I2C_Mem_Write+0x24e>
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2240      	movs	r2, #64	; 0x40
 8003354:	2101      	movs	r1, #1
 8003356:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003358:	f7fe ff32 	bl	80021c0 <HAL_GetTick>
 800335c:	0003      	movs	r3, r0
 800335e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003360:	2380      	movs	r3, #128	; 0x80
 8003362:	0219      	lsls	r1, r3, #8
 8003364:	68f8      	ldr	r0, [r7, #12]
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	9300      	str	r3, [sp, #0]
 800336a:	2319      	movs	r3, #25
 800336c:	2201      	movs	r2, #1
 800336e:	f000 f975 	bl	800365c <I2C_WaitOnFlagUntilTimeout>
 8003372:	1e03      	subs	r3, r0, #0
 8003374:	d001      	beq.n	800337a <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e0e3      	b.n	8003542 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2241      	movs	r2, #65	; 0x41
 800337e:	2121      	movs	r1, #33	; 0x21
 8003380:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2242      	movs	r2, #66	; 0x42
 8003386:	2140      	movs	r1, #64	; 0x40
 8003388:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003394:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	222c      	movs	r2, #44	; 0x2c
 800339a:	18ba      	adds	r2, r7, r2
 800339c:	8812      	ldrh	r2, [r2, #0]
 800339e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2200      	movs	r2, #0
 80033a4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80033a6:	1dbb      	adds	r3, r7, #6
 80033a8:	881c      	ldrh	r4, [r3, #0]
 80033aa:	2308      	movs	r3, #8
 80033ac:	18fb      	adds	r3, r7, r3
 80033ae:	881a      	ldrh	r2, [r3, #0]
 80033b0:	230a      	movs	r3, #10
 80033b2:	18fb      	adds	r3, r7, r3
 80033b4:	8819      	ldrh	r1, [r3, #0]
 80033b6:	68f8      	ldr	r0, [r7, #12]
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	9301      	str	r3, [sp, #4]
 80033bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033be:	9300      	str	r3, [sp, #0]
 80033c0:	0023      	movs	r3, r4
 80033c2:	f000 f8c5 	bl	8003550 <I2C_RequestMemoryWrite>
 80033c6:	1e03      	subs	r3, r0, #0
 80033c8:	d005      	beq.n	80033d6 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2240      	movs	r2, #64	; 0x40
 80033ce:	2100      	movs	r1, #0
 80033d0:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e0b5      	b.n	8003542 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033da:	b29b      	uxth	r3, r3
 80033dc:	2bff      	cmp	r3, #255	; 0xff
 80033de:	d911      	bls.n	8003404 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	22ff      	movs	r2, #255	; 0xff
 80033e4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ea:	b2da      	uxtb	r2, r3
 80033ec:	2380      	movs	r3, #128	; 0x80
 80033ee:	045c      	lsls	r4, r3, #17
 80033f0:	230a      	movs	r3, #10
 80033f2:	18fb      	adds	r3, r7, r3
 80033f4:	8819      	ldrh	r1, [r3, #0]
 80033f6:	68f8      	ldr	r0, [r7, #12]
 80033f8:	2300      	movs	r3, #0
 80033fa:	9300      	str	r3, [sp, #0]
 80033fc:	0023      	movs	r3, r4
 80033fe:	f000 fa4d 	bl	800389c <I2C_TransferConfig>
 8003402:	e012      	b.n	800342a <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003408:	b29a      	uxth	r2, r3
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003412:	b2da      	uxtb	r2, r3
 8003414:	2380      	movs	r3, #128	; 0x80
 8003416:	049c      	lsls	r4, r3, #18
 8003418:	230a      	movs	r3, #10
 800341a:	18fb      	adds	r3, r7, r3
 800341c:	8819      	ldrh	r1, [r3, #0]
 800341e:	68f8      	ldr	r0, [r7, #12]
 8003420:	2300      	movs	r3, #0
 8003422:	9300      	str	r3, [sp, #0]
 8003424:	0023      	movs	r3, r4
 8003426:	f000 fa39 	bl	800389c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	0018      	movs	r0, r3
 8003432:	f000 f952 	bl	80036da <I2C_WaitOnTXISFlagUntilTimeout>
 8003436:	1e03      	subs	r3, r0, #0
 8003438:	d001      	beq.n	800343e <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e081      	b.n	8003542 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003442:	781a      	ldrb	r2, [r3, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344e:	1c5a      	adds	r2, r3, #1
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003458:	b29b      	uxth	r3, r3
 800345a:	3b01      	subs	r3, #1
 800345c:	b29a      	uxth	r2, r3
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003466:	3b01      	subs	r3, #1
 8003468:	b29a      	uxth	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003472:	b29b      	uxth	r3, r3
 8003474:	2b00      	cmp	r3, #0
 8003476:	d03a      	beq.n	80034ee <HAL_I2C_Mem_Write+0x1fa>
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800347c:	2b00      	cmp	r3, #0
 800347e:	d136      	bne.n	80034ee <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003480:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	9300      	str	r3, [sp, #0]
 8003488:	0013      	movs	r3, r2
 800348a:	2200      	movs	r2, #0
 800348c:	2180      	movs	r1, #128	; 0x80
 800348e:	f000 f8e5 	bl	800365c <I2C_WaitOnFlagUntilTimeout>
 8003492:	1e03      	subs	r3, r0, #0
 8003494:	d001      	beq.n	800349a <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e053      	b.n	8003542 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800349e:	b29b      	uxth	r3, r3
 80034a0:	2bff      	cmp	r3, #255	; 0xff
 80034a2:	d911      	bls.n	80034c8 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	22ff      	movs	r2, #255	; 0xff
 80034a8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ae:	b2da      	uxtb	r2, r3
 80034b0:	2380      	movs	r3, #128	; 0x80
 80034b2:	045c      	lsls	r4, r3, #17
 80034b4:	230a      	movs	r3, #10
 80034b6:	18fb      	adds	r3, r7, r3
 80034b8:	8819      	ldrh	r1, [r3, #0]
 80034ba:	68f8      	ldr	r0, [r7, #12]
 80034bc:	2300      	movs	r3, #0
 80034be:	9300      	str	r3, [sp, #0]
 80034c0:	0023      	movs	r3, r4
 80034c2:	f000 f9eb 	bl	800389c <I2C_TransferConfig>
 80034c6:	e012      	b.n	80034ee <HAL_I2C_Mem_Write+0x1fa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034cc:	b29a      	uxth	r2, r3
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034d6:	b2da      	uxtb	r2, r3
 80034d8:	2380      	movs	r3, #128	; 0x80
 80034da:	049c      	lsls	r4, r3, #18
 80034dc:	230a      	movs	r3, #10
 80034de:	18fb      	adds	r3, r7, r3
 80034e0:	8819      	ldrh	r1, [r3, #0]
 80034e2:	68f8      	ldr	r0, [r7, #12]
 80034e4:	2300      	movs	r3, #0
 80034e6:	9300      	str	r3, [sp, #0]
 80034e8:	0023      	movs	r3, r4
 80034ea:	f000 f9d7 	bl	800389c <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d198      	bne.n	800342a <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034f8:	697a      	ldr	r2, [r7, #20]
 80034fa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	0018      	movs	r0, r3
 8003500:	f000 f92a 	bl	8003758 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003504:	1e03      	subs	r3, r0, #0
 8003506:	d001      	beq.n	800350c <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e01a      	b.n	8003542 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2220      	movs	r2, #32
 8003512:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	685a      	ldr	r2, [r3, #4]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	490b      	ldr	r1, [pc, #44]	; (800354c <HAL_I2C_Mem_Write+0x258>)
 8003520:	400a      	ands	r2, r1
 8003522:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2241      	movs	r2, #65	; 0x41
 8003528:	2120      	movs	r1, #32
 800352a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2242      	movs	r2, #66	; 0x42
 8003530:	2100      	movs	r1, #0
 8003532:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2240      	movs	r2, #64	; 0x40
 8003538:	2100      	movs	r1, #0
 800353a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800353c:	2300      	movs	r3, #0
 800353e:	e000      	b.n	8003542 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8003540:	2302      	movs	r3, #2
  }
}
 8003542:	0018      	movs	r0, r3
 8003544:	46bd      	mov	sp, r7
 8003546:	b007      	add	sp, #28
 8003548:	bd90      	pop	{r4, r7, pc}
 800354a:	46c0      	nop			; (mov r8, r8)
 800354c:	fe00e800 	.word	0xfe00e800

08003550 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003550:	b5b0      	push	{r4, r5, r7, lr}
 8003552:	b086      	sub	sp, #24
 8003554:	af02      	add	r7, sp, #8
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	000c      	movs	r4, r1
 800355a:	0010      	movs	r0, r2
 800355c:	0019      	movs	r1, r3
 800355e:	250a      	movs	r5, #10
 8003560:	197b      	adds	r3, r7, r5
 8003562:	1c22      	adds	r2, r4, #0
 8003564:	801a      	strh	r2, [r3, #0]
 8003566:	2308      	movs	r3, #8
 8003568:	18fb      	adds	r3, r7, r3
 800356a:	1c02      	adds	r2, r0, #0
 800356c:	801a      	strh	r2, [r3, #0]
 800356e:	1dbb      	adds	r3, r7, #6
 8003570:	1c0a      	adds	r2, r1, #0
 8003572:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003574:	1dbb      	adds	r3, r7, #6
 8003576:	881b      	ldrh	r3, [r3, #0]
 8003578:	b2da      	uxtb	r2, r3
 800357a:	2380      	movs	r3, #128	; 0x80
 800357c:	045c      	lsls	r4, r3, #17
 800357e:	197b      	adds	r3, r7, r5
 8003580:	8819      	ldrh	r1, [r3, #0]
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	4b23      	ldr	r3, [pc, #140]	; (8003614 <I2C_RequestMemoryWrite+0xc4>)
 8003586:	9300      	str	r3, [sp, #0]
 8003588:	0023      	movs	r3, r4
 800358a:	f000 f987 	bl	800389c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800358e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003590:	6a39      	ldr	r1, [r7, #32]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	0018      	movs	r0, r3
 8003596:	f000 f8a0 	bl	80036da <I2C_WaitOnTXISFlagUntilTimeout>
 800359a:	1e03      	subs	r3, r0, #0
 800359c:	d001      	beq.n	80035a2 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e033      	b.n	800360a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035a2:	1dbb      	adds	r3, r7, #6
 80035a4:	881b      	ldrh	r3, [r3, #0]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d107      	bne.n	80035ba <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035aa:	2308      	movs	r3, #8
 80035ac:	18fb      	adds	r3, r7, r3
 80035ae:	881b      	ldrh	r3, [r3, #0]
 80035b0:	b2da      	uxtb	r2, r3
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	629a      	str	r2, [r3, #40]	; 0x28
 80035b8:	e019      	b.n	80035ee <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80035ba:	2308      	movs	r3, #8
 80035bc:	18fb      	adds	r3, r7, r3
 80035be:	881b      	ldrh	r3, [r3, #0]
 80035c0:	0a1b      	lsrs	r3, r3, #8
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	b2da      	uxtb	r2, r3
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035ce:	6a39      	ldr	r1, [r7, #32]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	0018      	movs	r0, r3
 80035d4:	f000 f881 	bl	80036da <I2C_WaitOnTXISFlagUntilTimeout>
 80035d8:	1e03      	subs	r3, r0, #0
 80035da:	d001      	beq.n	80035e0 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e014      	b.n	800360a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035e0:	2308      	movs	r3, #8
 80035e2:	18fb      	adds	r3, r7, r3
 80035e4:	881b      	ldrh	r3, [r3, #0]
 80035e6:	b2da      	uxtb	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80035ee:	6a3a      	ldr	r2, [r7, #32]
 80035f0:	68f8      	ldr	r0, [r7, #12]
 80035f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f4:	9300      	str	r3, [sp, #0]
 80035f6:	0013      	movs	r3, r2
 80035f8:	2200      	movs	r2, #0
 80035fa:	2180      	movs	r1, #128	; 0x80
 80035fc:	f000 f82e 	bl	800365c <I2C_WaitOnFlagUntilTimeout>
 8003600:	1e03      	subs	r3, r0, #0
 8003602:	d001      	beq.n	8003608 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e000      	b.n	800360a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8003608:	2300      	movs	r3, #0
}
 800360a:	0018      	movs	r0, r3
 800360c:	46bd      	mov	sp, r7
 800360e:	b004      	add	sp, #16
 8003610:	bdb0      	pop	{r4, r5, r7, pc}
 8003612:	46c0      	nop			; (mov r8, r8)
 8003614:	80002000 	.word	0x80002000

08003618 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	2202      	movs	r2, #2
 8003628:	4013      	ands	r3, r2
 800362a:	2b02      	cmp	r3, #2
 800362c:	d103      	bne.n	8003636 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2200      	movs	r2, #0
 8003634:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	699b      	ldr	r3, [r3, #24]
 800363c:	2201      	movs	r2, #1
 800363e:	4013      	ands	r3, r2
 8003640:	2b01      	cmp	r3, #1
 8003642:	d007      	beq.n	8003654 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	699a      	ldr	r2, [r3, #24]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	2101      	movs	r1, #1
 8003650:	430a      	orrs	r2, r1
 8003652:	619a      	str	r2, [r3, #24]
  }
}
 8003654:	46c0      	nop			; (mov r8, r8)
 8003656:	46bd      	mov	sp, r7
 8003658:	b002      	add	sp, #8
 800365a:	bd80      	pop	{r7, pc}

0800365c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	603b      	str	r3, [r7, #0]
 8003668:	1dfb      	adds	r3, r7, #7
 800366a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800366c:	e021      	b.n	80036b2 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	3301      	adds	r3, #1
 8003672:	d01e      	beq.n	80036b2 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003674:	f7fe fda4 	bl	80021c0 <HAL_GetTick>
 8003678:	0002      	movs	r2, r0
 800367a:	69bb      	ldr	r3, [r7, #24]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	683a      	ldr	r2, [r7, #0]
 8003680:	429a      	cmp	r2, r3
 8003682:	d302      	bcc.n	800368a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d113      	bne.n	80036b2 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800368e:	2220      	movs	r2, #32
 8003690:	431a      	orrs	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2241      	movs	r2, #65	; 0x41
 800369a:	2120      	movs	r1, #32
 800369c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2242      	movs	r2, #66	; 0x42
 80036a2:	2100      	movs	r1, #0
 80036a4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2240      	movs	r2, #64	; 0x40
 80036aa:	2100      	movs	r1, #0
 80036ac:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e00f      	b.n	80036d2 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	699b      	ldr	r3, [r3, #24]
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	4013      	ands	r3, r2
 80036bc:	68ba      	ldr	r2, [r7, #8]
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	425a      	negs	r2, r3
 80036c2:	4153      	adcs	r3, r2
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	001a      	movs	r2, r3
 80036c8:	1dfb      	adds	r3, r7, #7
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d0ce      	beq.n	800366e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80036d0:	2300      	movs	r3, #0
}
 80036d2:	0018      	movs	r0, r3
 80036d4:	46bd      	mov	sp, r7
 80036d6:	b004      	add	sp, #16
 80036d8:	bd80      	pop	{r7, pc}

080036da <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036da:	b580      	push	{r7, lr}
 80036dc:	b084      	sub	sp, #16
 80036de:	af00      	add	r7, sp, #0
 80036e0:	60f8      	str	r0, [r7, #12]
 80036e2:	60b9      	str	r1, [r7, #8]
 80036e4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80036e6:	e02b      	b.n	8003740 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	68b9      	ldr	r1, [r7, #8]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	0018      	movs	r0, r3
 80036f0:	f000 f86e 	bl	80037d0 <I2C_IsAcknowledgeFailed>
 80036f4:	1e03      	subs	r3, r0, #0
 80036f6:	d001      	beq.n	80036fc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e029      	b.n	8003750 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	3301      	adds	r3, #1
 8003700:	d01e      	beq.n	8003740 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003702:	f7fe fd5d 	bl	80021c0 <HAL_GetTick>
 8003706:	0002      	movs	r2, r0
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	68ba      	ldr	r2, [r7, #8]
 800370e:	429a      	cmp	r2, r3
 8003710:	d302      	bcc.n	8003718 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d113      	bne.n	8003740 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800371c:	2220      	movs	r2, #32
 800371e:	431a      	orrs	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2241      	movs	r2, #65	; 0x41
 8003728:	2120      	movs	r1, #32
 800372a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2242      	movs	r2, #66	; 0x42
 8003730:	2100      	movs	r1, #0
 8003732:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2240      	movs	r2, #64	; 0x40
 8003738:	2100      	movs	r1, #0
 800373a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e007      	b.n	8003750 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	699b      	ldr	r3, [r3, #24]
 8003746:	2202      	movs	r2, #2
 8003748:	4013      	ands	r3, r2
 800374a:	2b02      	cmp	r3, #2
 800374c:	d1cc      	bne.n	80036e8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800374e:	2300      	movs	r3, #0
}
 8003750:	0018      	movs	r0, r3
 8003752:	46bd      	mov	sp, r7
 8003754:	b004      	add	sp, #16
 8003756:	bd80      	pop	{r7, pc}

08003758 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003764:	e028      	b.n	80037b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	68b9      	ldr	r1, [r7, #8]
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	0018      	movs	r0, r3
 800376e:	f000 f82f 	bl	80037d0 <I2C_IsAcknowledgeFailed>
 8003772:	1e03      	subs	r3, r0, #0
 8003774:	d001      	beq.n	800377a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e026      	b.n	80037c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800377a:	f7fe fd21 	bl	80021c0 <HAL_GetTick>
 800377e:	0002      	movs	r2, r0
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	68ba      	ldr	r2, [r7, #8]
 8003786:	429a      	cmp	r2, r3
 8003788:	d302      	bcc.n	8003790 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d113      	bne.n	80037b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003794:	2220      	movs	r2, #32
 8003796:	431a      	orrs	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2241      	movs	r2, #65	; 0x41
 80037a0:	2120      	movs	r1, #32
 80037a2:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2242      	movs	r2, #66	; 0x42
 80037a8:	2100      	movs	r1, #0
 80037aa:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2240      	movs	r2, #64	; 0x40
 80037b0:	2100      	movs	r1, #0
 80037b2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e007      	b.n	80037c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	699b      	ldr	r3, [r3, #24]
 80037be:	2220      	movs	r2, #32
 80037c0:	4013      	ands	r3, r2
 80037c2:	2b20      	cmp	r3, #32
 80037c4:	d1cf      	bne.n	8003766 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	0018      	movs	r0, r3
 80037ca:	46bd      	mov	sp, r7
 80037cc:	b004      	add	sp, #16
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	2210      	movs	r2, #16
 80037e4:	4013      	ands	r3, r2
 80037e6:	2b10      	cmp	r3, #16
 80037e8:	d151      	bne.n	800388e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037ea:	e021      	b.n	8003830 <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	3301      	adds	r3, #1
 80037f0:	d01e      	beq.n	8003830 <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037f2:	f7fe fce5 	bl	80021c0 <HAL_GetTick>
 80037f6:	0002      	movs	r2, r0
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	68ba      	ldr	r2, [r7, #8]
 80037fe:	429a      	cmp	r2, r3
 8003800:	d302      	bcc.n	8003808 <I2C_IsAcknowledgeFailed+0x38>
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d113      	bne.n	8003830 <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800380c:	2220      	movs	r2, #32
 800380e:	431a      	orrs	r2, r3
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2241      	movs	r2, #65	; 0x41
 8003818:	2120      	movs	r1, #32
 800381a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2242      	movs	r2, #66	; 0x42
 8003820:	2100      	movs	r1, #0
 8003822:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2240      	movs	r2, #64	; 0x40
 8003828:	2100      	movs	r1, #0
 800382a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e02f      	b.n	8003890 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	2220      	movs	r2, #32
 8003838:	4013      	ands	r3, r2
 800383a:	2b20      	cmp	r3, #32
 800383c:	d1d6      	bne.n	80037ec <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	2210      	movs	r2, #16
 8003844:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2220      	movs	r2, #32
 800384c:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	0018      	movs	r0, r3
 8003852:	f7ff fee1 	bl	8003618 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	685a      	ldr	r2, [r3, #4]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	490d      	ldr	r1, [pc, #52]	; (8003898 <I2C_IsAcknowledgeFailed+0xc8>)
 8003862:	400a      	ands	r2, r1
 8003864:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800386a:	2204      	movs	r2, #4
 800386c:	431a      	orrs	r2, r3
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2241      	movs	r2, #65	; 0x41
 8003876:	2120      	movs	r1, #32
 8003878:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2242      	movs	r2, #66	; 0x42
 800387e:	2100      	movs	r1, #0
 8003880:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2240      	movs	r2, #64	; 0x40
 8003886:	2100      	movs	r1, #0
 8003888:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e000      	b.n	8003890 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	0018      	movs	r0, r3
 8003892:	46bd      	mov	sp, r7
 8003894:	b004      	add	sp, #16
 8003896:	bd80      	pop	{r7, pc}
 8003898:	fe00e800 	.word	0xfe00e800

0800389c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800389c:	b590      	push	{r4, r7, lr}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	0008      	movs	r0, r1
 80038a6:	0011      	movs	r1, r2
 80038a8:	607b      	str	r3, [r7, #4]
 80038aa:	240a      	movs	r4, #10
 80038ac:	193b      	adds	r3, r7, r4
 80038ae:	1c02      	adds	r2, r0, #0
 80038b0:	801a      	strh	r2, [r3, #0]
 80038b2:	2009      	movs	r0, #9
 80038b4:	183b      	adds	r3, r7, r0
 80038b6:	1c0a      	adds	r2, r1, #0
 80038b8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	6a3a      	ldr	r2, [r7, #32]
 80038c2:	0d51      	lsrs	r1, r2, #21
 80038c4:	2280      	movs	r2, #128	; 0x80
 80038c6:	00d2      	lsls	r2, r2, #3
 80038c8:	400a      	ands	r2, r1
 80038ca:	490e      	ldr	r1, [pc, #56]	; (8003904 <I2C_TransferConfig+0x68>)
 80038cc:	430a      	orrs	r2, r1
 80038ce:	43d2      	mvns	r2, r2
 80038d0:	401a      	ands	r2, r3
 80038d2:	0011      	movs	r1, r2
 80038d4:	193b      	adds	r3, r7, r4
 80038d6:	881b      	ldrh	r3, [r3, #0]
 80038d8:	059b      	lsls	r3, r3, #22
 80038da:	0d9a      	lsrs	r2, r3, #22
 80038dc:	183b      	adds	r3, r7, r0
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	0418      	lsls	r0, r3, #16
 80038e2:	23ff      	movs	r3, #255	; 0xff
 80038e4:	041b      	lsls	r3, r3, #16
 80038e6:	4003      	ands	r3, r0
 80038e8:	431a      	orrs	r2, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	431a      	orrs	r2, r3
 80038ee:	6a3b      	ldr	r3, [r7, #32]
 80038f0:	431a      	orrs	r2, r3
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	430a      	orrs	r2, r1
 80038f8:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80038fa:	46c0      	nop			; (mov r8, r8)
 80038fc:	46bd      	mov	sp, r7
 80038fe:	b005      	add	sp, #20
 8003900:	bd90      	pop	{r4, r7, pc}
 8003902:	46c0      	nop			; (mov r8, r8)
 8003904:	03ff63ff 	.word	0x03ff63ff

08003908 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2241      	movs	r2, #65	; 0x41
 8003916:	5c9b      	ldrb	r3, [r3, r2]
 8003918:	b2db      	uxtb	r3, r3
 800391a:	2b20      	cmp	r3, #32
 800391c:	d138      	bne.n	8003990 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2240      	movs	r2, #64	; 0x40
 8003922:	5c9b      	ldrb	r3, [r3, r2]
 8003924:	2b01      	cmp	r3, #1
 8003926:	d101      	bne.n	800392c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003928:	2302      	movs	r3, #2
 800392a:	e032      	b.n	8003992 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2240      	movs	r2, #64	; 0x40
 8003930:	2101      	movs	r1, #1
 8003932:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2241      	movs	r2, #65	; 0x41
 8003938:	2124      	movs	r1, #36	; 0x24
 800393a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2101      	movs	r1, #1
 8003948:	438a      	bics	r2, r1
 800394a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4911      	ldr	r1, [pc, #68]	; (800399c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003958:	400a      	ands	r2, r1
 800395a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	6819      	ldr	r1, [r3, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	683a      	ldr	r2, [r7, #0]
 8003968:	430a      	orrs	r2, r1
 800396a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2101      	movs	r1, #1
 8003978:	430a      	orrs	r2, r1
 800397a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2241      	movs	r2, #65	; 0x41
 8003980:	2120      	movs	r1, #32
 8003982:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2240      	movs	r2, #64	; 0x40
 8003988:	2100      	movs	r1, #0
 800398a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800398c:	2300      	movs	r3, #0
 800398e:	e000      	b.n	8003992 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003990:	2302      	movs	r3, #2
  }
}
 8003992:	0018      	movs	r0, r3
 8003994:	46bd      	mov	sp, r7
 8003996:	b002      	add	sp, #8
 8003998:	bd80      	pop	{r7, pc}
 800399a:	46c0      	nop			; (mov r8, r8)
 800399c:	ffffefff 	.word	0xffffefff

080039a0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2241      	movs	r2, #65	; 0x41
 80039ae:	5c9b      	ldrb	r3, [r3, r2]
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b20      	cmp	r3, #32
 80039b4:	d139      	bne.n	8003a2a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2240      	movs	r2, #64	; 0x40
 80039ba:	5c9b      	ldrb	r3, [r3, r2]
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d101      	bne.n	80039c4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80039c0:	2302      	movs	r3, #2
 80039c2:	e033      	b.n	8003a2c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2240      	movs	r2, #64	; 0x40
 80039c8:	2101      	movs	r1, #1
 80039ca:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2241      	movs	r2, #65	; 0x41
 80039d0:	2124      	movs	r1, #36	; 0x24
 80039d2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2101      	movs	r1, #1
 80039e0:	438a      	bics	r2, r1
 80039e2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	4a11      	ldr	r2, [pc, #68]	; (8003a34 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80039f0:	4013      	ands	r3, r2
 80039f2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	021b      	lsls	r3, r3, #8
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	68fa      	ldr	r2, [r7, #12]
 8003a04:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2101      	movs	r1, #1
 8003a12:	430a      	orrs	r2, r1
 8003a14:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2241      	movs	r2, #65	; 0x41
 8003a1a:	2120      	movs	r1, #32
 8003a1c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2240      	movs	r2, #64	; 0x40
 8003a22:	2100      	movs	r1, #0
 8003a24:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003a26:	2300      	movs	r3, #0
 8003a28:	e000      	b.n	8003a2c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003a2a:	2302      	movs	r3, #2
  }
}
 8003a2c:	0018      	movs	r0, r3
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	b004      	add	sp, #16
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	fffff0ff 	.word	0xfffff0ff

08003a38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a38:	b5b0      	push	{r4, r5, r7, lr}
 8003a3a:	b08a      	sub	sp, #40	; 0x28
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d102      	bne.n	8003a4c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	f000 fba5 	bl	8004196 <HAL_RCC_OscConfig+0x75e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a4c:	4bce      	ldr	r3, [pc, #824]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	220c      	movs	r2, #12
 8003a52:	4013      	ands	r3, r2
 8003a54:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a56:	4bcc      	ldr	r3, [pc, #816]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003a58:	68da      	ldr	r2, [r3, #12]
 8003a5a:	2380      	movs	r3, #128	; 0x80
 8003a5c:	025b      	lsls	r3, r3, #9
 8003a5e:	4013      	ands	r3, r2
 8003a60:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2201      	movs	r2, #1
 8003a68:	4013      	ands	r3, r2
 8003a6a:	d100      	bne.n	8003a6e <HAL_RCC_OscConfig+0x36>
 8003a6c:	e07d      	b.n	8003b6a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a6e:	6a3b      	ldr	r3, [r7, #32]
 8003a70:	2b08      	cmp	r3, #8
 8003a72:	d007      	beq.n	8003a84 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003a74:	6a3b      	ldr	r3, [r7, #32]
 8003a76:	2b0c      	cmp	r3, #12
 8003a78:	d112      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x68>
 8003a7a:	69fa      	ldr	r2, [r7, #28]
 8003a7c:	2380      	movs	r3, #128	; 0x80
 8003a7e:	025b      	lsls	r3, r3, #9
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d10d      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a84:	4bc0      	ldr	r3, [pc, #768]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	2380      	movs	r3, #128	; 0x80
 8003a8a:	029b      	lsls	r3, r3, #10
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	d100      	bne.n	8003a92 <HAL_RCC_OscConfig+0x5a>
 8003a90:	e06a      	b.n	8003b68 <HAL_RCC_OscConfig+0x130>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d166      	bne.n	8003b68 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	f000 fb7b 	bl	8004196 <HAL_RCC_OscConfig+0x75e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	2380      	movs	r3, #128	; 0x80
 8003aa6:	025b      	lsls	r3, r3, #9
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d107      	bne.n	8003abc <HAL_RCC_OscConfig+0x84>
 8003aac:	4bb6      	ldr	r3, [pc, #728]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	4bb5      	ldr	r3, [pc, #724]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003ab2:	2180      	movs	r1, #128	; 0x80
 8003ab4:	0249      	lsls	r1, r1, #9
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	601a      	str	r2, [r3, #0]
 8003aba:	e027      	b.n	8003b0c <HAL_RCC_OscConfig+0xd4>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685a      	ldr	r2, [r3, #4]
 8003ac0:	23a0      	movs	r3, #160	; 0xa0
 8003ac2:	02db      	lsls	r3, r3, #11
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d10e      	bne.n	8003ae6 <HAL_RCC_OscConfig+0xae>
 8003ac8:	4baf      	ldr	r3, [pc, #700]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	4bae      	ldr	r3, [pc, #696]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003ace:	2180      	movs	r1, #128	; 0x80
 8003ad0:	02c9      	lsls	r1, r1, #11
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	601a      	str	r2, [r3, #0]
 8003ad6:	4bac      	ldr	r3, [pc, #688]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	4bab      	ldr	r3, [pc, #684]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003adc:	2180      	movs	r1, #128	; 0x80
 8003ade:	0249      	lsls	r1, r1, #9
 8003ae0:	430a      	orrs	r2, r1
 8003ae2:	601a      	str	r2, [r3, #0]
 8003ae4:	e012      	b.n	8003b0c <HAL_RCC_OscConfig+0xd4>
 8003ae6:	4ba8      	ldr	r3, [pc, #672]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	4ba7      	ldr	r3, [pc, #668]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003aec:	49a7      	ldr	r1, [pc, #668]	; (8003d8c <HAL_RCC_OscConfig+0x354>)
 8003aee:	400a      	ands	r2, r1
 8003af0:	601a      	str	r2, [r3, #0]
 8003af2:	4ba5      	ldr	r3, [pc, #660]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	2380      	movs	r3, #128	; 0x80
 8003af8:	025b      	lsls	r3, r3, #9
 8003afa:	4013      	ands	r3, r2
 8003afc:	60fb      	str	r3, [r7, #12]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	4ba1      	ldr	r3, [pc, #644]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	4ba0      	ldr	r3, [pc, #640]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003b06:	49a2      	ldr	r1, [pc, #648]	; (8003d90 <HAL_RCC_OscConfig+0x358>)
 8003b08:	400a      	ands	r2, r1
 8003b0a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d014      	beq.n	8003b3e <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b14:	f7fe fb54 	bl	80021c0 <HAL_GetTick>
 8003b18:	0003      	movs	r3, r0
 8003b1a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003b1c:	e008      	b.n	8003b30 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b1e:	f7fe fb4f 	bl	80021c0 <HAL_GetTick>
 8003b22:	0002      	movs	r2, r0
 8003b24:	69bb      	ldr	r3, [r7, #24]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b64      	cmp	r3, #100	; 0x64
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e332      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003b30:	4b95      	ldr	r3, [pc, #596]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	2380      	movs	r3, #128	; 0x80
 8003b36:	029b      	lsls	r3, r3, #10
 8003b38:	4013      	ands	r3, r2
 8003b3a:	d0f0      	beq.n	8003b1e <HAL_RCC_OscConfig+0xe6>
 8003b3c:	e015      	b.n	8003b6a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b3e:	f7fe fb3f 	bl	80021c0 <HAL_GetTick>
 8003b42:	0003      	movs	r3, r0
 8003b44:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003b46:	e008      	b.n	8003b5a <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b48:	f7fe fb3a 	bl	80021c0 <HAL_GetTick>
 8003b4c:	0002      	movs	r2, r0
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	2b64      	cmp	r3, #100	; 0x64
 8003b54:	d901      	bls.n	8003b5a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e31d      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003b5a:	4b8b      	ldr	r3, [pc, #556]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	2380      	movs	r3, #128	; 0x80
 8003b60:	029b      	lsls	r3, r3, #10
 8003b62:	4013      	ands	r3, r2
 8003b64:	d1f0      	bne.n	8003b48 <HAL_RCC_OscConfig+0x110>
 8003b66:	e000      	b.n	8003b6a <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b68:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2202      	movs	r2, #2
 8003b70:	4013      	ands	r3, r2
 8003b72:	d100      	bne.n	8003b76 <HAL_RCC_OscConfig+0x13e>
 8003b74:	e08a      	b.n	8003c8c <HAL_RCC_OscConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b7c:	6a3b      	ldr	r3, [r7, #32]
 8003b7e:	2b04      	cmp	r3, #4
 8003b80:	d005      	beq.n	8003b8e <HAL_RCC_OscConfig+0x156>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003b82:	6a3b      	ldr	r3, [r7, #32]
 8003b84:	2b0c      	cmp	r3, #12
 8003b86:	d13d      	bne.n	8003c04 <HAL_RCC_OscConfig+0x1cc>
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d13a      	bne.n	8003c04 <HAL_RCC_OscConfig+0x1cc>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003b8e:	4b7e      	ldr	r3, [pc, #504]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	2204      	movs	r2, #4
 8003b94:	4013      	ands	r3, r2
 8003b96:	d004      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x16a>
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d101      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x16a>
      {
        return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e2f9      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba2:	4b79      	ldr	r3, [pc, #484]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	4a7b      	ldr	r2, [pc, #492]	; (8003d94 <HAL_RCC_OscConfig+0x35c>)
 8003ba8:	4013      	ands	r3, r2
 8003baa:	0019      	movs	r1, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	021a      	lsls	r2, r3, #8
 8003bb2:	4b75      	ldr	r3, [pc, #468]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003bb4:	430a      	orrs	r2, r1
 8003bb6:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003bb8:	4b73      	ldr	r3, [pc, #460]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2209      	movs	r2, #9
 8003bbe:	4393      	bics	r3, r2
 8003bc0:	0019      	movs	r1, r3
 8003bc2:	4b71      	ldr	r3, [pc, #452]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003bc4:	697a      	ldr	r2, [r7, #20]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003bca:	f000 fc19 	bl	8004400 <HAL_RCC_GetSysClockFreq>
 8003bce:	0001      	movs	r1, r0
 8003bd0:	4b6d      	ldr	r3, [pc, #436]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	091b      	lsrs	r3, r3, #4
 8003bd6:	220f      	movs	r2, #15
 8003bd8:	4013      	ands	r3, r2
 8003bda:	4a6f      	ldr	r2, [pc, #444]	; (8003d98 <HAL_RCC_OscConfig+0x360>)
 8003bdc:	5cd3      	ldrb	r3, [r2, r3]
 8003bde:	000a      	movs	r2, r1
 8003be0:	40da      	lsrs	r2, r3
 8003be2:	4b6e      	ldr	r3, [pc, #440]	; (8003d9c <HAL_RCC_OscConfig+0x364>)
 8003be4:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8003be6:	2513      	movs	r5, #19
 8003be8:	197c      	adds	r4, r7, r5
 8003bea:	2000      	movs	r0, #0
 8003bec:	f7fe fab2 	bl	8002154 <HAL_InitTick>
 8003bf0:	0003      	movs	r3, r0
 8003bf2:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003bf4:	002a      	movs	r2, r5
 8003bf6:	18bb      	adds	r3, r7, r2
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d046      	beq.n	8003c8c <HAL_RCC_OscConfig+0x254>
      {
        return status;
 8003bfe:	18bb      	adds	r3, r7, r2
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	e2c8      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d027      	beq.n	8003c5a <HAL_RCC_OscConfig+0x222>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003c0a:	4b5f      	ldr	r3, [pc, #380]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	2209      	movs	r2, #9
 8003c10:	4393      	bics	r3, r2
 8003c12:	0019      	movs	r1, r3
 8003c14:	4b5c      	ldr	r3, [pc, #368]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003c16:	697a      	ldr	r2, [r7, #20]
 8003c18:	430a      	orrs	r2, r1
 8003c1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c1c:	f7fe fad0 	bl	80021c0 <HAL_GetTick>
 8003c20:	0003      	movs	r3, r0
 8003c22:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c24:	e008      	b.n	8003c38 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c26:	f7fe facb 	bl	80021c0 <HAL_GetTick>
 8003c2a:	0002      	movs	r2, r0
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d901      	bls.n	8003c38 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e2ae      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c38:	4b53      	ldr	r3, [pc, #332]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2204      	movs	r2, #4
 8003c3e:	4013      	ands	r3, r2
 8003c40:	d0f1      	beq.n	8003c26 <HAL_RCC_OscConfig+0x1ee>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c42:	4b51      	ldr	r3, [pc, #324]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	4a53      	ldr	r2, [pc, #332]	; (8003d94 <HAL_RCC_OscConfig+0x35c>)
 8003c48:	4013      	ands	r3, r2
 8003c4a:	0019      	movs	r1, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	691b      	ldr	r3, [r3, #16]
 8003c50:	021a      	lsls	r2, r3, #8
 8003c52:	4b4d      	ldr	r3, [pc, #308]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003c54:	430a      	orrs	r2, r1
 8003c56:	605a      	str	r2, [r3, #4]
 8003c58:	e018      	b.n	8003c8c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c5a:	4b4b      	ldr	r3, [pc, #300]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	4b4a      	ldr	r3, [pc, #296]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003c60:	2101      	movs	r1, #1
 8003c62:	438a      	bics	r2, r1
 8003c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c66:	f7fe faab 	bl	80021c0 <HAL_GetTick>
 8003c6a:	0003      	movs	r3, r0
 8003c6c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003c6e:	e008      	b.n	8003c82 <HAL_RCC_OscConfig+0x24a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c70:	f7fe faa6 	bl	80021c0 <HAL_GetTick>
 8003c74:	0002      	movs	r2, r0
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d901      	bls.n	8003c82 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e289      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003c82:	4b41      	ldr	r3, [pc, #260]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2204      	movs	r2, #4
 8003c88:	4013      	ands	r3, r2
 8003c8a:	d1f1      	bne.n	8003c70 <HAL_RCC_OscConfig+0x238>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2210      	movs	r2, #16
 8003c92:	4013      	ands	r3, r2
 8003c94:	d100      	bne.n	8003c98 <HAL_RCC_OscConfig+0x260>
 8003c96:	e09f      	b.n	8003dd8 <HAL_RCC_OscConfig+0x3a0>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8003c98:	6a3b      	ldr	r3, [r7, #32]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d13f      	bne.n	8003d1e <HAL_RCC_OscConfig+0x2e6>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c9e:	4b3a      	ldr	r3, [pc, #232]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	2380      	movs	r3, #128	; 0x80
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	d005      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x27e>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	69db      	ldr	r3, [r3, #28]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d101      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x27e>
      {
        return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e26f      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003cb6:	4b34      	ldr	r3, [pc, #208]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	4a39      	ldr	r2, [pc, #228]	; (8003da0 <HAL_RCC_OscConfig+0x368>)
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	0019      	movs	r1, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cc4:	4b30      	ldr	r3, [pc, #192]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003cca:	4b2f      	ldr	r3, [pc, #188]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	021b      	lsls	r3, r3, #8
 8003cd0:	0a19      	lsrs	r1, r3, #8
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a1b      	ldr	r3, [r3, #32]
 8003cd6:	061a      	lsls	r2, r3, #24
 8003cd8:	4b2b      	ldr	r3, [pc, #172]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003cda:	430a      	orrs	r2, r1
 8003cdc:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce2:	0b5b      	lsrs	r3, r3, #13
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	2280      	movs	r2, #128	; 0x80
 8003ce8:	0212      	lsls	r2, r2, #8
 8003cea:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003cec:	4b26      	ldr	r3, [pc, #152]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	091b      	lsrs	r3, r3, #4
 8003cf2:	210f      	movs	r1, #15
 8003cf4:	400b      	ands	r3, r1
 8003cf6:	4928      	ldr	r1, [pc, #160]	; (8003d98 <HAL_RCC_OscConfig+0x360>)
 8003cf8:	5ccb      	ldrb	r3, [r1, r3]
 8003cfa:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003cfc:	4b27      	ldr	r3, [pc, #156]	; (8003d9c <HAL_RCC_OscConfig+0x364>)
 8003cfe:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8003d00:	2513      	movs	r5, #19
 8003d02:	197c      	adds	r4, r7, r5
 8003d04:	2000      	movs	r0, #0
 8003d06:	f7fe fa25 	bl	8002154 <HAL_InitTick>
 8003d0a:	0003      	movs	r3, r0
 8003d0c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003d0e:	002a      	movs	r2, r5
 8003d10:	18bb      	adds	r3, r7, r2
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d05f      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x3a0>
        {
          return status;
 8003d18:	18bb      	adds	r3, r7, r2
 8003d1a:	781b      	ldrb	r3, [r3, #0]
 8003d1c:	e23b      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d03e      	beq.n	8003da4 <HAL_RCC_OscConfig+0x36c>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003d26:	4b18      	ldr	r3, [pc, #96]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	4b17      	ldr	r3, [pc, #92]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003d2c:	2180      	movs	r1, #128	; 0x80
 8003d2e:	0049      	lsls	r1, r1, #1
 8003d30:	430a      	orrs	r2, r1
 8003d32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d34:	f7fe fa44 	bl	80021c0 <HAL_GetTick>
 8003d38:	0003      	movs	r3, r0
 8003d3a:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003d3c:	e008      	b.n	8003d50 <HAL_RCC_OscConfig+0x318>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d3e:	f7fe fa3f 	bl	80021c0 <HAL_GetTick>
 8003d42:	0002      	movs	r2, r0
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	2b02      	cmp	r3, #2
 8003d4a:	d901      	bls.n	8003d50 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	e222      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003d50:	4b0d      	ldr	r3, [pc, #52]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	2380      	movs	r3, #128	; 0x80
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	4013      	ands	r3, r2
 8003d5a:	d0f0      	beq.n	8003d3e <HAL_RCC_OscConfig+0x306>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d5c:	4b0a      	ldr	r3, [pc, #40]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	4a0f      	ldr	r2, [pc, #60]	; (8003da0 <HAL_RCC_OscConfig+0x368>)
 8003d62:	4013      	ands	r3, r2
 8003d64:	0019      	movs	r1, r3
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d6a:	4b07      	ldr	r3, [pc, #28]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003d6c:	430a      	orrs	r2, r1
 8003d6e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d70:	4b05      	ldr	r3, [pc, #20]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	021b      	lsls	r3, r3, #8
 8003d76:	0a19      	lsrs	r1, r3, #8
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6a1b      	ldr	r3, [r3, #32]
 8003d7c:	061a      	lsls	r2, r3, #24
 8003d7e:	4b02      	ldr	r3, [pc, #8]	; (8003d88 <HAL_RCC_OscConfig+0x350>)
 8003d80:	430a      	orrs	r2, r1
 8003d82:	605a      	str	r2, [r3, #4]
 8003d84:	e028      	b.n	8003dd8 <HAL_RCC_OscConfig+0x3a0>
 8003d86:	46c0      	nop			; (mov r8, r8)
 8003d88:	40021000 	.word	0x40021000
 8003d8c:	fffeffff 	.word	0xfffeffff
 8003d90:	fffbffff 	.word	0xfffbffff
 8003d94:	ffffe0ff 	.word	0xffffe0ff
 8003d98:	0800c790 	.word	0x0800c790
 8003d9c:	20000014 	.word	0x20000014
 8003da0:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003da4:	4bbd      	ldr	r3, [pc, #756]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	4bbc      	ldr	r3, [pc, #752]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003daa:	49bd      	ldr	r1, [pc, #756]	; (80040a0 <HAL_RCC_OscConfig+0x668>)
 8003dac:	400a      	ands	r2, r1
 8003dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db0:	f7fe fa06 	bl	80021c0 <HAL_GetTick>
 8003db4:	0003      	movs	r3, r0
 8003db6:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003db8:	e008      	b.n	8003dcc <HAL_RCC_OscConfig+0x394>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003dba:	f7fe fa01 	bl	80021c0 <HAL_GetTick>
 8003dbe:	0002      	movs	r2, r0
 8003dc0:	69bb      	ldr	r3, [r7, #24]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d901      	bls.n	8003dcc <HAL_RCC_OscConfig+0x394>
          {
            return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e1e4      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003dcc:	4bb3      	ldr	r3, [pc, #716]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	2380      	movs	r3, #128	; 0x80
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	d1f0      	bne.n	8003dba <HAL_RCC_OscConfig+0x382>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2208      	movs	r2, #8
 8003dde:	4013      	ands	r3, r2
 8003de0:	d036      	beq.n	8003e50 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d019      	beq.n	8003e1e <HAL_RCC_OscConfig+0x3e6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dea:	4bac      	ldr	r3, [pc, #688]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003dec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003dee:	4bab      	ldr	r3, [pc, #684]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003df0:	2101      	movs	r1, #1
 8003df2:	430a      	orrs	r2, r1
 8003df4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003df6:	f7fe f9e3 	bl	80021c0 <HAL_GetTick>
 8003dfa:	0003      	movs	r3, r0
 8003dfc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e00:	f7fe f9de 	bl	80021c0 <HAL_GetTick>
 8003e04:	0002      	movs	r2, r0
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e1c1      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003e12:	4ba2      	ldr	r3, [pc, #648]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003e14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e16:	2202      	movs	r2, #2
 8003e18:	4013      	ands	r3, r2
 8003e1a:	d0f1      	beq.n	8003e00 <HAL_RCC_OscConfig+0x3c8>
 8003e1c:	e018      	b.n	8003e50 <HAL_RCC_OscConfig+0x418>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e1e:	4b9f      	ldr	r3, [pc, #636]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003e20:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003e22:	4b9e      	ldr	r3, [pc, #632]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003e24:	2101      	movs	r1, #1
 8003e26:	438a      	bics	r2, r1
 8003e28:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e2a:	f7fe f9c9 	bl	80021c0 <HAL_GetTick>
 8003e2e:	0003      	movs	r3, r0
 8003e30:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003e32:	e008      	b.n	8003e46 <HAL_RCC_OscConfig+0x40e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e34:	f7fe f9c4 	bl	80021c0 <HAL_GetTick>
 8003e38:	0002      	movs	r2, r0
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d901      	bls.n	8003e46 <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e1a7      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003e46:	4b95      	ldr	r3, [pc, #596]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003e48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	d1f1      	bne.n	8003e34 <HAL_RCC_OscConfig+0x3fc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2204      	movs	r2, #4
 8003e56:	4013      	ands	r3, r2
 8003e58:	d100      	bne.n	8003e5c <HAL_RCC_OscConfig+0x424>
 8003e5a:	e0ae      	b.n	8003fba <HAL_RCC_OscConfig+0x582>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e5c:	2027      	movs	r0, #39	; 0x27
 8003e5e:	183b      	adds	r3, r7, r0
 8003e60:	2200      	movs	r2, #0
 8003e62:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e64:	4b8d      	ldr	r3, [pc, #564]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003e66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e68:	2380      	movs	r3, #128	; 0x80
 8003e6a:	055b      	lsls	r3, r3, #21
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	d109      	bne.n	8003e84 <HAL_RCC_OscConfig+0x44c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e70:	4b8a      	ldr	r3, [pc, #552]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003e72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e74:	4b89      	ldr	r3, [pc, #548]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003e76:	2180      	movs	r1, #128	; 0x80
 8003e78:	0549      	lsls	r1, r1, #21
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8003e7e:	183b      	adds	r3, r7, r0
 8003e80:	2201      	movs	r2, #1
 8003e82:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e84:	4b87      	ldr	r3, [pc, #540]	; (80040a4 <HAL_RCC_OscConfig+0x66c>)
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	2380      	movs	r3, #128	; 0x80
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	d11a      	bne.n	8003ec6 <HAL_RCC_OscConfig+0x48e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e90:	4b84      	ldr	r3, [pc, #528]	; (80040a4 <HAL_RCC_OscConfig+0x66c>)
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	4b83      	ldr	r3, [pc, #524]	; (80040a4 <HAL_RCC_OscConfig+0x66c>)
 8003e96:	2180      	movs	r1, #128	; 0x80
 8003e98:	0049      	lsls	r1, r1, #1
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e9e:	f7fe f98f 	bl	80021c0 <HAL_GetTick>
 8003ea2:	0003      	movs	r3, r0
 8003ea4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0x482>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ea8:	f7fe f98a 	bl	80021c0 <HAL_GetTick>
 8003eac:	0002      	movs	r2, r0
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b64      	cmp	r3, #100	; 0x64
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0x482>
        {
          return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e16d      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eba:	4b7a      	ldr	r3, [pc, #488]	; (80040a4 <HAL_RCC_OscConfig+0x66c>)
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	2380      	movs	r3, #128	; 0x80
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	d0f0      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x470>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	689a      	ldr	r2, [r3, #8]
 8003eca:	2380      	movs	r3, #128	; 0x80
 8003ecc:	005b      	lsls	r3, r3, #1
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d107      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x4aa>
 8003ed2:	4b72      	ldr	r3, [pc, #456]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003ed4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003ed6:	4b71      	ldr	r3, [pc, #452]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003ed8:	2180      	movs	r1, #128	; 0x80
 8003eda:	0049      	lsls	r1, r1, #1
 8003edc:	430a      	orrs	r2, r1
 8003ede:	651a      	str	r2, [r3, #80]	; 0x50
 8003ee0:	e031      	b.n	8003f46 <HAL_RCC_OscConfig+0x50e>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d10c      	bne.n	8003f04 <HAL_RCC_OscConfig+0x4cc>
 8003eea:	4b6c      	ldr	r3, [pc, #432]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003eec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003eee:	4b6b      	ldr	r3, [pc, #428]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003ef0:	496b      	ldr	r1, [pc, #428]	; (80040a0 <HAL_RCC_OscConfig+0x668>)
 8003ef2:	400a      	ands	r2, r1
 8003ef4:	651a      	str	r2, [r3, #80]	; 0x50
 8003ef6:	4b69      	ldr	r3, [pc, #420]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003ef8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003efa:	4b68      	ldr	r3, [pc, #416]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003efc:	496a      	ldr	r1, [pc, #424]	; (80040a8 <HAL_RCC_OscConfig+0x670>)
 8003efe:	400a      	ands	r2, r1
 8003f00:	651a      	str	r2, [r3, #80]	; 0x50
 8003f02:	e020      	b.n	8003f46 <HAL_RCC_OscConfig+0x50e>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	689a      	ldr	r2, [r3, #8]
 8003f08:	23a0      	movs	r3, #160	; 0xa0
 8003f0a:	00db      	lsls	r3, r3, #3
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d10e      	bne.n	8003f2e <HAL_RCC_OscConfig+0x4f6>
 8003f10:	4b62      	ldr	r3, [pc, #392]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003f12:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003f14:	4b61      	ldr	r3, [pc, #388]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003f16:	2180      	movs	r1, #128	; 0x80
 8003f18:	00c9      	lsls	r1, r1, #3
 8003f1a:	430a      	orrs	r2, r1
 8003f1c:	651a      	str	r2, [r3, #80]	; 0x50
 8003f1e:	4b5f      	ldr	r3, [pc, #380]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003f20:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003f22:	4b5e      	ldr	r3, [pc, #376]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003f24:	2180      	movs	r1, #128	; 0x80
 8003f26:	0049      	lsls	r1, r1, #1
 8003f28:	430a      	orrs	r2, r1
 8003f2a:	651a      	str	r2, [r3, #80]	; 0x50
 8003f2c:	e00b      	b.n	8003f46 <HAL_RCC_OscConfig+0x50e>
 8003f2e:	4b5b      	ldr	r3, [pc, #364]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003f30:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003f32:	4b5a      	ldr	r3, [pc, #360]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003f34:	495a      	ldr	r1, [pc, #360]	; (80040a0 <HAL_RCC_OscConfig+0x668>)
 8003f36:	400a      	ands	r2, r1
 8003f38:	651a      	str	r2, [r3, #80]	; 0x50
 8003f3a:	4b58      	ldr	r3, [pc, #352]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003f3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003f3e:	4b57      	ldr	r3, [pc, #348]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003f40:	4959      	ldr	r1, [pc, #356]	; (80040a8 <HAL_RCC_OscConfig+0x670>)
 8003f42:	400a      	ands	r2, r1
 8003f44:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d015      	beq.n	8003f7a <HAL_RCC_OscConfig+0x542>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f4e:	f7fe f937 	bl	80021c0 <HAL_GetTick>
 8003f52:	0003      	movs	r3, r0
 8003f54:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f56:	e009      	b.n	8003f6c <HAL_RCC_OscConfig+0x534>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f58:	f7fe f932 	bl	80021c0 <HAL_GetTick>
 8003f5c:	0002      	movs	r2, r0
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	4a52      	ldr	r2, [pc, #328]	; (80040ac <HAL_RCC_OscConfig+0x674>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d901      	bls.n	8003f6c <HAL_RCC_OscConfig+0x534>
        {
          return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e114      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f6c:	4b4b      	ldr	r3, [pc, #300]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003f6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003f70:	2380      	movs	r3, #128	; 0x80
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	4013      	ands	r3, r2
 8003f76:	d0ef      	beq.n	8003f58 <HAL_RCC_OscConfig+0x520>
 8003f78:	e014      	b.n	8003fa4 <HAL_RCC_OscConfig+0x56c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f7a:	f7fe f921 	bl	80021c0 <HAL_GetTick>
 8003f7e:	0003      	movs	r3, r0
 8003f80:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003f82:	e009      	b.n	8003f98 <HAL_RCC_OscConfig+0x560>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f84:	f7fe f91c 	bl	80021c0 <HAL_GetTick>
 8003f88:	0002      	movs	r2, r0
 8003f8a:	69bb      	ldr	r3, [r7, #24]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	4a47      	ldr	r2, [pc, #284]	; (80040ac <HAL_RCC_OscConfig+0x674>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d901      	bls.n	8003f98 <HAL_RCC_OscConfig+0x560>
        {
          return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	e0fe      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003f98:	4b40      	ldr	r3, [pc, #256]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003f9a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003f9c:	2380      	movs	r3, #128	; 0x80
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	d1ef      	bne.n	8003f84 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003fa4:	2327      	movs	r3, #39	; 0x27
 8003fa6:	18fb      	adds	r3, r7, r3
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d105      	bne.n	8003fba <HAL_RCC_OscConfig+0x582>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fae:	4b3b      	ldr	r3, [pc, #236]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003fb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fb2:	4b3a      	ldr	r3, [pc, #232]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003fb4:	493e      	ldr	r1, [pc, #248]	; (80040b0 <HAL_RCC_OscConfig+0x678>)
 8003fb6:	400a      	ands	r2, r1
 8003fb8:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	2220      	movs	r2, #32
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	d049      	beq.n	8004058 <HAL_RCC_OscConfig+0x620>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	699b      	ldr	r3, [r3, #24]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d026      	beq.n	800401a <HAL_RCC_OscConfig+0x5e2>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003fcc:	4b33      	ldr	r3, [pc, #204]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003fce:	689a      	ldr	r2, [r3, #8]
 8003fd0:	4b32      	ldr	r3, [pc, #200]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003fd2:	2101      	movs	r1, #1
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	609a      	str	r2, [r3, #8]
 8003fd8:	4b30      	ldr	r3, [pc, #192]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003fda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fdc:	4b2f      	ldr	r3, [pc, #188]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8003fde:	2101      	movs	r1, #1
 8003fe0:	430a      	orrs	r2, r1
 8003fe2:	635a      	str	r2, [r3, #52]	; 0x34
 8003fe4:	4b33      	ldr	r3, [pc, #204]	; (80040b4 <HAL_RCC_OscConfig+0x67c>)
 8003fe6:	6a1a      	ldr	r2, [r3, #32]
 8003fe8:	4b32      	ldr	r3, [pc, #200]	; (80040b4 <HAL_RCC_OscConfig+0x67c>)
 8003fea:	2180      	movs	r1, #128	; 0x80
 8003fec:	0189      	lsls	r1, r1, #6
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ff2:	f7fe f8e5 	bl	80021c0 <HAL_GetTick>
 8003ff6:	0003      	movs	r3, r0
 8003ff8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003ffa:	e008      	b.n	800400e <HAL_RCC_OscConfig+0x5d6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ffc:	f7fe f8e0 	bl	80021c0 <HAL_GetTick>
 8004000:	0002      	movs	r2, r0
 8004002:	69bb      	ldr	r3, [r7, #24]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	2b02      	cmp	r3, #2
 8004008:	d901      	bls.n	800400e <HAL_RCC_OscConfig+0x5d6>
          {
            return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e0c3      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800400e:	4b23      	ldr	r3, [pc, #140]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	2202      	movs	r2, #2
 8004014:	4013      	ands	r3, r2
 8004016:	d0f1      	beq.n	8003ffc <HAL_RCC_OscConfig+0x5c4>
 8004018:	e01e      	b.n	8004058 <HAL_RCC_OscConfig+0x620>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800401a:	4b20      	ldr	r3, [pc, #128]	; (800409c <HAL_RCC_OscConfig+0x664>)
 800401c:	689a      	ldr	r2, [r3, #8]
 800401e:	4b1f      	ldr	r3, [pc, #124]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8004020:	2101      	movs	r1, #1
 8004022:	438a      	bics	r2, r1
 8004024:	609a      	str	r2, [r3, #8]
 8004026:	4b23      	ldr	r3, [pc, #140]	; (80040b4 <HAL_RCC_OscConfig+0x67c>)
 8004028:	6a1a      	ldr	r2, [r3, #32]
 800402a:	4b22      	ldr	r3, [pc, #136]	; (80040b4 <HAL_RCC_OscConfig+0x67c>)
 800402c:	4922      	ldr	r1, [pc, #136]	; (80040b8 <HAL_RCC_OscConfig+0x680>)
 800402e:	400a      	ands	r2, r1
 8004030:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004032:	f7fe f8c5 	bl	80021c0 <HAL_GetTick>
 8004036:	0003      	movs	r3, r0
 8004038:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800403a:	e008      	b.n	800404e <HAL_RCC_OscConfig+0x616>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800403c:	f7fe f8c0 	bl	80021c0 <HAL_GetTick>
 8004040:	0002      	movs	r2, r0
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b02      	cmp	r3, #2
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0x616>
          {
            return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e0a3      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800404e:	4b13      	ldr	r3, [pc, #76]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	2202      	movs	r2, #2
 8004054:	4013      	ands	r3, r2
 8004056:	d1f1      	bne.n	800403c <HAL_RCC_OscConfig+0x604>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800405c:	2b00      	cmp	r3, #0
 800405e:	d100      	bne.n	8004062 <HAL_RCC_OscConfig+0x62a>
 8004060:	e098      	b.n	8004194 <HAL_RCC_OscConfig+0x75c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004062:	6a3b      	ldr	r3, [r7, #32]
 8004064:	2b0c      	cmp	r3, #12
 8004066:	d100      	bne.n	800406a <HAL_RCC_OscConfig+0x632>
 8004068:	e077      	b.n	800415a <HAL_RCC_OscConfig+0x722>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800406e:	2b02      	cmp	r3, #2
 8004070:	d158      	bne.n	8004124 <HAL_RCC_OscConfig+0x6ec>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004072:	4b0a      	ldr	r3, [pc, #40]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	4b09      	ldr	r3, [pc, #36]	; (800409c <HAL_RCC_OscConfig+0x664>)
 8004078:	4910      	ldr	r1, [pc, #64]	; (80040bc <HAL_RCC_OscConfig+0x684>)
 800407a:	400a      	ands	r2, r1
 800407c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800407e:	f7fe f89f 	bl	80021c0 <HAL_GetTick>
 8004082:	0003      	movs	r3, r0
 8004084:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004086:	e01b      	b.n	80040c0 <HAL_RCC_OscConfig+0x688>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004088:	f7fe f89a 	bl	80021c0 <HAL_GetTick>
 800408c:	0002      	movs	r2, r0
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	2b02      	cmp	r3, #2
 8004094:	d914      	bls.n	80040c0 <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e07d      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
 800409a:	46c0      	nop			; (mov r8, r8)
 800409c:	40021000 	.word	0x40021000
 80040a0:	fffffeff 	.word	0xfffffeff
 80040a4:	40007000 	.word	0x40007000
 80040a8:	fffffbff 	.word	0xfffffbff
 80040ac:	00001388 	.word	0x00001388
 80040b0:	efffffff 	.word	0xefffffff
 80040b4:	40010000 	.word	0x40010000
 80040b8:	ffffdfff 	.word	0xffffdfff
 80040bc:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80040c0:	4b37      	ldr	r3, [pc, #220]	; (80041a0 <HAL_RCC_OscConfig+0x768>)
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	2380      	movs	r3, #128	; 0x80
 80040c6:	049b      	lsls	r3, r3, #18
 80040c8:	4013      	ands	r3, r2
 80040ca:	d1dd      	bne.n	8004088 <HAL_RCC_OscConfig+0x650>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040cc:	4b34      	ldr	r3, [pc, #208]	; (80041a0 <HAL_RCC_OscConfig+0x768>)
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	4a34      	ldr	r2, [pc, #208]	; (80041a4 <HAL_RCC_OscConfig+0x76c>)
 80040d2:	4013      	ands	r3, r2
 80040d4:	0019      	movs	r1, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040de:	431a      	orrs	r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040e4:	431a      	orrs	r2, r3
 80040e6:	4b2e      	ldr	r3, [pc, #184]	; (80041a0 <HAL_RCC_OscConfig+0x768>)
 80040e8:	430a      	orrs	r2, r1
 80040ea:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040ec:	4b2c      	ldr	r3, [pc, #176]	; (80041a0 <HAL_RCC_OscConfig+0x768>)
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	4b2b      	ldr	r3, [pc, #172]	; (80041a0 <HAL_RCC_OscConfig+0x768>)
 80040f2:	2180      	movs	r1, #128	; 0x80
 80040f4:	0449      	lsls	r1, r1, #17
 80040f6:	430a      	orrs	r2, r1
 80040f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040fa:	f7fe f861 	bl	80021c0 <HAL_GetTick>
 80040fe:	0003      	movs	r3, r0
 8004100:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004102:	e008      	b.n	8004116 <HAL_RCC_OscConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004104:	f7fe f85c 	bl	80021c0 <HAL_GetTick>
 8004108:	0002      	movs	r2, r0
 800410a:	69bb      	ldr	r3, [r7, #24]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	2b02      	cmp	r3, #2
 8004110:	d901      	bls.n	8004116 <HAL_RCC_OscConfig+0x6de>
          {
            return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e03f      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004116:	4b22      	ldr	r3, [pc, #136]	; (80041a0 <HAL_RCC_OscConfig+0x768>)
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	2380      	movs	r3, #128	; 0x80
 800411c:	049b      	lsls	r3, r3, #18
 800411e:	4013      	ands	r3, r2
 8004120:	d0f0      	beq.n	8004104 <HAL_RCC_OscConfig+0x6cc>
 8004122:	e037      	b.n	8004194 <HAL_RCC_OscConfig+0x75c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004124:	4b1e      	ldr	r3, [pc, #120]	; (80041a0 <HAL_RCC_OscConfig+0x768>)
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	4b1d      	ldr	r3, [pc, #116]	; (80041a0 <HAL_RCC_OscConfig+0x768>)
 800412a:	491f      	ldr	r1, [pc, #124]	; (80041a8 <HAL_RCC_OscConfig+0x770>)
 800412c:	400a      	ands	r2, r1
 800412e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004130:	f7fe f846 	bl	80021c0 <HAL_GetTick>
 8004134:	0003      	movs	r3, r0
 8004136:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004138:	e008      	b.n	800414c <HAL_RCC_OscConfig+0x714>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800413a:	f7fe f841 	bl	80021c0 <HAL_GetTick>
 800413e:	0002      	movs	r2, r0
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	2b02      	cmp	r3, #2
 8004146:	d901      	bls.n	800414c <HAL_RCC_OscConfig+0x714>
          {
            return HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	e024      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800414c:	4b14      	ldr	r3, [pc, #80]	; (80041a0 <HAL_RCC_OscConfig+0x768>)
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	2380      	movs	r3, #128	; 0x80
 8004152:	049b      	lsls	r3, r3, #18
 8004154:	4013      	ands	r3, r2
 8004156:	d1f0      	bne.n	800413a <HAL_RCC_OscConfig+0x702>
 8004158:	e01c      	b.n	8004194 <HAL_RCC_OscConfig+0x75c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->CFGR;
 800415a:	4b11      	ldr	r3, [pc, #68]	; (80041a0 <HAL_RCC_OscConfig+0x768>)
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004160:	69fa      	ldr	r2, [r7, #28]
 8004162:	2380      	movs	r3, #128	; 0x80
 8004164:	025b      	lsls	r3, r3, #9
 8004166:	401a      	ands	r2, r3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800416c:	429a      	cmp	r2, r3
 800416e:	d10f      	bne.n	8004190 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004170:	69fa      	ldr	r2, [r7, #28]
 8004172:	23f0      	movs	r3, #240	; 0xf0
 8004174:	039b      	lsls	r3, r3, #14
 8004176:	401a      	ands	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800417c:	429a      	cmp	r2, r3
 800417e:	d107      	bne.n	8004190 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004180:	69fa      	ldr	r2, [r7, #28]
 8004182:	23c0      	movs	r3, #192	; 0xc0
 8004184:	041b      	lsls	r3, r3, #16
 8004186:	401a      	ands	r2, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
         (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800418c:	429a      	cmp	r2, r3
 800418e:	d001      	beq.n	8004194 <HAL_RCC_OscConfig+0x75c>
      {
        return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e000      	b.n	8004196 <HAL_RCC_OscConfig+0x75e>
      }
    }
  }

  return HAL_OK;
 8004194:	2300      	movs	r3, #0
}
 8004196:	0018      	movs	r0, r3
 8004198:	46bd      	mov	sp, r7
 800419a:	b00a      	add	sp, #40	; 0x28
 800419c:	bdb0      	pop	{r4, r5, r7, pc}
 800419e:	46c0      	nop			; (mov r8, r8)
 80041a0:	40021000 	.word	0x40021000
 80041a4:	ff02ffff 	.word	0xff02ffff
 80041a8:	feffffff 	.word	0xfeffffff

080041ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041ac:	b5b0      	push	{r4, r5, r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
 80041b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d101      	bne.n	80041c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	e10d      	b.n	80043dc <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041c0:	4b88      	ldr	r3, [pc, #544]	; (80043e4 <HAL_RCC_ClockConfig+0x238>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2201      	movs	r2, #1
 80041c6:	4013      	ands	r3, r2
 80041c8:	683a      	ldr	r2, [r7, #0]
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d911      	bls.n	80041f2 <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ce:	4b85      	ldr	r3, [pc, #532]	; (80043e4 <HAL_RCC_ClockConfig+0x238>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	2201      	movs	r2, #1
 80041d4:	4393      	bics	r3, r2
 80041d6:	0019      	movs	r1, r3
 80041d8:	4b82      	ldr	r3, [pc, #520]	; (80043e4 <HAL_RCC_ClockConfig+0x238>)
 80041da:	683a      	ldr	r2, [r7, #0]
 80041dc:	430a      	orrs	r2, r1
 80041de:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041e0:	4b80      	ldr	r3, [pc, #512]	; (80043e4 <HAL_RCC_ClockConfig+0x238>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2201      	movs	r2, #1
 80041e6:	4013      	ands	r3, r2
 80041e8:	683a      	ldr	r2, [r7, #0]
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d001      	beq.n	80041f2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e0f4      	b.n	80043dc <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	2202      	movs	r2, #2
 80041f8:	4013      	ands	r3, r2
 80041fa:	d009      	beq.n	8004210 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041fc:	4b7a      	ldr	r3, [pc, #488]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	22f0      	movs	r2, #240	; 0xf0
 8004202:	4393      	bics	r3, r2
 8004204:	0019      	movs	r1, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	689a      	ldr	r2, [r3, #8]
 800420a:	4b77      	ldr	r3, [pc, #476]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 800420c:	430a      	orrs	r2, r1
 800420e:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2201      	movs	r2, #1
 8004216:	4013      	ands	r3, r2
 8004218:	d100      	bne.n	800421c <HAL_RCC_ClockConfig+0x70>
 800421a:	e089      	b.n	8004330 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	2b02      	cmp	r3, #2
 8004222:	d107      	bne.n	8004234 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004224:	4b70      	ldr	r3, [pc, #448]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	2380      	movs	r3, #128	; 0x80
 800422a:	029b      	lsls	r3, r3, #10
 800422c:	4013      	ands	r3, r2
 800422e:	d120      	bne.n	8004272 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e0d3      	b.n	80043dc <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	2b03      	cmp	r3, #3
 800423a:	d107      	bne.n	800424c <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800423c:	4b6a      	ldr	r3, [pc, #424]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	2380      	movs	r3, #128	; 0x80
 8004242:	049b      	lsls	r3, r3, #18
 8004244:	4013      	ands	r3, r2
 8004246:	d114      	bne.n	8004272 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e0c7      	b.n	80043dc <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d106      	bne.n	8004262 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004254:	4b64      	ldr	r3, [pc, #400]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2204      	movs	r2, #4
 800425a:	4013      	ands	r3, r2
 800425c:	d109      	bne.n	8004272 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e0bc      	b.n	80043dc <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004262:	4b61      	ldr	r3, [pc, #388]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	2380      	movs	r3, #128	; 0x80
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	4013      	ands	r3, r2
 800426c:	d101      	bne.n	8004272 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e0b4      	b.n	80043dc <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004272:	4b5d      	ldr	r3, [pc, #372]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 8004274:	68db      	ldr	r3, [r3, #12]
 8004276:	2203      	movs	r2, #3
 8004278:	4393      	bics	r3, r2
 800427a:	0019      	movs	r1, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	4b59      	ldr	r3, [pc, #356]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 8004282:	430a      	orrs	r2, r1
 8004284:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004286:	f7fd ff9b 	bl	80021c0 <HAL_GetTick>
 800428a:	0003      	movs	r3, r0
 800428c:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	2b02      	cmp	r3, #2
 8004294:	d111      	bne.n	80042ba <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004296:	e009      	b.n	80042ac <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004298:	f7fd ff92 	bl	80021c0 <HAL_GetTick>
 800429c:	0002      	movs	r2, r0
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	4a52      	ldr	r2, [pc, #328]	; (80043ec <HAL_RCC_ClockConfig+0x240>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d901      	bls.n	80042ac <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e097      	b.n	80043dc <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80042ac:	4b4e      	ldr	r3, [pc, #312]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	220c      	movs	r2, #12
 80042b2:	4013      	ands	r3, r2
 80042b4:	2b08      	cmp	r3, #8
 80042b6:	d1ef      	bne.n	8004298 <HAL_RCC_ClockConfig+0xec>
 80042b8:	e03a      	b.n	8004330 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	2b03      	cmp	r3, #3
 80042c0:	d111      	bne.n	80042e6 <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042c2:	e009      	b.n	80042d8 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042c4:	f7fd ff7c 	bl	80021c0 <HAL_GetTick>
 80042c8:	0002      	movs	r2, r0
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	4a47      	ldr	r2, [pc, #284]	; (80043ec <HAL_RCC_ClockConfig+0x240>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d901      	bls.n	80042d8 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e081      	b.n	80043dc <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042d8:	4b43      	ldr	r3, [pc, #268]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	220c      	movs	r2, #12
 80042de:	4013      	ands	r3, r2
 80042e0:	2b0c      	cmp	r3, #12
 80042e2:	d1ef      	bne.n	80042c4 <HAL_RCC_ClockConfig+0x118>
 80042e4:	e024      	b.n	8004330 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d11b      	bne.n	8004326 <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80042ee:	e009      	b.n	8004304 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042f0:	f7fd ff66 	bl	80021c0 <HAL_GetTick>
 80042f4:	0002      	movs	r2, r0
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	4a3c      	ldr	r2, [pc, #240]	; (80043ec <HAL_RCC_ClockConfig+0x240>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d901      	bls.n	8004304 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e06b      	b.n	80043dc <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004304:	4b38      	ldr	r3, [pc, #224]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	220c      	movs	r2, #12
 800430a:	4013      	ands	r3, r2
 800430c:	2b04      	cmp	r3, #4
 800430e:	d1ef      	bne.n	80042f0 <HAL_RCC_ClockConfig+0x144>
 8004310:	e00e      	b.n	8004330 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004312:	f7fd ff55 	bl	80021c0 <HAL_GetTick>
 8004316:	0002      	movs	r2, r0
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	4a33      	ldr	r2, [pc, #204]	; (80043ec <HAL_RCC_ClockConfig+0x240>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d901      	bls.n	8004326 <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e05a      	b.n	80043dc <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004326:	4b30      	ldr	r3, [pc, #192]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	220c      	movs	r2, #12
 800432c:	4013      	ands	r3, r2
 800432e:	d1f0      	bne.n	8004312 <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004330:	4b2c      	ldr	r3, [pc, #176]	; (80043e4 <HAL_RCC_ClockConfig+0x238>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	2201      	movs	r2, #1
 8004336:	4013      	ands	r3, r2
 8004338:	683a      	ldr	r2, [r7, #0]
 800433a:	429a      	cmp	r2, r3
 800433c:	d211      	bcs.n	8004362 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800433e:	4b29      	ldr	r3, [pc, #164]	; (80043e4 <HAL_RCC_ClockConfig+0x238>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	2201      	movs	r2, #1
 8004344:	4393      	bics	r3, r2
 8004346:	0019      	movs	r1, r3
 8004348:	4b26      	ldr	r3, [pc, #152]	; (80043e4 <HAL_RCC_ClockConfig+0x238>)
 800434a:	683a      	ldr	r2, [r7, #0]
 800434c:	430a      	orrs	r2, r1
 800434e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004350:	4b24      	ldr	r3, [pc, #144]	; (80043e4 <HAL_RCC_ClockConfig+0x238>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2201      	movs	r2, #1
 8004356:	4013      	ands	r3, r2
 8004358:	683a      	ldr	r2, [r7, #0]
 800435a:	429a      	cmp	r2, r3
 800435c:	d001      	beq.n	8004362 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e03c      	b.n	80043dc <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2204      	movs	r2, #4
 8004368:	4013      	ands	r3, r2
 800436a:	d009      	beq.n	8004380 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800436c:	4b1e      	ldr	r3, [pc, #120]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	4a1f      	ldr	r2, [pc, #124]	; (80043f0 <HAL_RCC_ClockConfig+0x244>)
 8004372:	4013      	ands	r3, r2
 8004374:	0019      	movs	r1, r3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	68da      	ldr	r2, [r3, #12]
 800437a:	4b1b      	ldr	r3, [pc, #108]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 800437c:	430a      	orrs	r2, r1
 800437e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	2208      	movs	r2, #8
 8004386:	4013      	ands	r3, r2
 8004388:	d00a      	beq.n	80043a0 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800438a:	4b17      	ldr	r3, [pc, #92]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	4a19      	ldr	r2, [pc, #100]	; (80043f4 <HAL_RCC_ClockConfig+0x248>)
 8004390:	4013      	ands	r3, r2
 8004392:	0019      	movs	r1, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	691b      	ldr	r3, [r3, #16]
 8004398:	00da      	lsls	r2, r3, #3
 800439a:	4b13      	ldr	r3, [pc, #76]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 800439c:	430a      	orrs	r2, r1
 800439e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80043a0:	f000 f82e 	bl	8004400 <HAL_RCC_GetSysClockFreq>
 80043a4:	0001      	movs	r1, r0
 80043a6:	4b10      	ldr	r3, [pc, #64]	; (80043e8 <HAL_RCC_ClockConfig+0x23c>)
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	091b      	lsrs	r3, r3, #4
 80043ac:	220f      	movs	r2, #15
 80043ae:	4013      	ands	r3, r2
 80043b0:	4a11      	ldr	r2, [pc, #68]	; (80043f8 <HAL_RCC_ClockConfig+0x24c>)
 80043b2:	5cd3      	ldrb	r3, [r2, r3]
 80043b4:	000a      	movs	r2, r1
 80043b6:	40da      	lsrs	r2, r3
 80043b8:	4b10      	ldr	r3, [pc, #64]	; (80043fc <HAL_RCC_ClockConfig+0x250>)
 80043ba:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 80043bc:	250b      	movs	r5, #11
 80043be:	197c      	adds	r4, r7, r5
 80043c0:	2000      	movs	r0, #0
 80043c2:	f7fd fec7 	bl	8002154 <HAL_InitTick>
 80043c6:	0003      	movs	r3, r0
 80043c8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80043ca:	002a      	movs	r2, r5
 80043cc:	18bb      	adds	r3, r7, r2
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d002      	beq.n	80043da <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 80043d4:	18bb      	adds	r3, r7, r2
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	e000      	b.n	80043dc <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	0018      	movs	r0, r3
 80043de:	46bd      	mov	sp, r7
 80043e0:	b004      	add	sp, #16
 80043e2:	bdb0      	pop	{r4, r5, r7, pc}
 80043e4:	40022000 	.word	0x40022000
 80043e8:	40021000 	.word	0x40021000
 80043ec:	00001388 	.word	0x00001388
 80043f0:	fffff8ff 	.word	0xfffff8ff
 80043f4:	ffffc7ff 	.word	0xffffc7ff
 80043f8:	0800c790 	.word	0x0800c790
 80043fc:	20000014 	.word	0x20000014

08004400 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b086      	sub	sp, #24
 8004404:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004406:	4b3c      	ldr	r3, [pc, #240]	; (80044f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	220c      	movs	r2, #12
 8004410:	4013      	ands	r3, r2
 8004412:	2b0c      	cmp	r3, #12
 8004414:	d013      	beq.n	800443e <HAL_RCC_GetSysClockFreq+0x3e>
 8004416:	d85c      	bhi.n	80044d2 <HAL_RCC_GetSysClockFreq+0xd2>
 8004418:	2b04      	cmp	r3, #4
 800441a:	d002      	beq.n	8004422 <HAL_RCC_GetSysClockFreq+0x22>
 800441c:	2b08      	cmp	r3, #8
 800441e:	d00b      	beq.n	8004438 <HAL_RCC_GetSysClockFreq+0x38>
 8004420:	e057      	b.n	80044d2 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004422:	4b35      	ldr	r3, [pc, #212]	; (80044f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2210      	movs	r2, #16
 8004428:	4013      	ands	r3, r2
 800442a:	d002      	beq.n	8004432 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800442c:	4b33      	ldr	r3, [pc, #204]	; (80044fc <HAL_RCC_GetSysClockFreq+0xfc>)
 800442e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8004430:	e05d      	b.n	80044ee <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8004432:	4b33      	ldr	r3, [pc, #204]	; (8004500 <HAL_RCC_GetSysClockFreq+0x100>)
 8004434:	613b      	str	r3, [r7, #16]
      break;
 8004436:	e05a      	b.n	80044ee <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004438:	4b32      	ldr	r3, [pc, #200]	; (8004504 <HAL_RCC_GetSysClockFreq+0x104>)
 800443a:	613b      	str	r3, [r7, #16]
      break;
 800443c:	e057      	b.n	80044ee <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	0c9b      	lsrs	r3, r3, #18
 8004442:	220f      	movs	r2, #15
 8004444:	4013      	ands	r3, r2
 8004446:	4a30      	ldr	r2, [pc, #192]	; (8004508 <HAL_RCC_GetSysClockFreq+0x108>)
 8004448:	5cd3      	ldrb	r3, [r2, r3]
 800444a:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	0d9b      	lsrs	r3, r3, #22
 8004450:	2203      	movs	r2, #3
 8004452:	4013      	ands	r3, r2
 8004454:	3301      	adds	r3, #1
 8004456:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004458:	4b27      	ldr	r3, [pc, #156]	; (80044f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800445a:	68da      	ldr	r2, [r3, #12]
 800445c:	2380      	movs	r3, #128	; 0x80
 800445e:	025b      	lsls	r3, r3, #9
 8004460:	4013      	ands	r3, r2
 8004462:	d00f      	beq.n	8004484 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8004464:	68b9      	ldr	r1, [r7, #8]
 8004466:	000a      	movs	r2, r1
 8004468:	0152      	lsls	r2, r2, #5
 800446a:	1a52      	subs	r2, r2, r1
 800446c:	0193      	lsls	r3, r2, #6
 800446e:	1a9b      	subs	r3, r3, r2
 8004470:	00db      	lsls	r3, r3, #3
 8004472:	185b      	adds	r3, r3, r1
 8004474:	025b      	lsls	r3, r3, #9
 8004476:	6879      	ldr	r1, [r7, #4]
 8004478:	0018      	movs	r0, r3
 800447a:	f7fb fe61 	bl	8000140 <__udivsi3>
 800447e:	0003      	movs	r3, r0
 8004480:	617b      	str	r3, [r7, #20]
 8004482:	e023      	b.n	80044cc <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004484:	4b1c      	ldr	r3, [pc, #112]	; (80044f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2210      	movs	r2, #16
 800448a:	4013      	ands	r3, r2
 800448c:	d00f      	beq.n	80044ae <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 800448e:	68b9      	ldr	r1, [r7, #8]
 8004490:	000a      	movs	r2, r1
 8004492:	0152      	lsls	r2, r2, #5
 8004494:	1a52      	subs	r2, r2, r1
 8004496:	0193      	lsls	r3, r2, #6
 8004498:	1a9b      	subs	r3, r3, r2
 800449a:	00db      	lsls	r3, r3, #3
 800449c:	185b      	adds	r3, r3, r1
 800449e:	021b      	lsls	r3, r3, #8
 80044a0:	6879      	ldr	r1, [r7, #4]
 80044a2:	0018      	movs	r0, r3
 80044a4:	f7fb fe4c 	bl	8000140 <__udivsi3>
 80044a8:	0003      	movs	r3, r0
 80044aa:	617b      	str	r3, [r7, #20]
 80044ac:	e00e      	b.n	80044cc <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 80044ae:	68b9      	ldr	r1, [r7, #8]
 80044b0:	000a      	movs	r2, r1
 80044b2:	0152      	lsls	r2, r2, #5
 80044b4:	1a52      	subs	r2, r2, r1
 80044b6:	0193      	lsls	r3, r2, #6
 80044b8:	1a9b      	subs	r3, r3, r2
 80044ba:	00db      	lsls	r3, r3, #3
 80044bc:	185b      	adds	r3, r3, r1
 80044be:	029b      	lsls	r3, r3, #10
 80044c0:	6879      	ldr	r1, [r7, #4]
 80044c2:	0018      	movs	r0, r3
 80044c4:	f7fb fe3c 	bl	8000140 <__udivsi3>
 80044c8:	0003      	movs	r3, r0
 80044ca:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	613b      	str	r3, [r7, #16]
      break;
 80044d0:	e00d      	b.n	80044ee <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80044d2:	4b09      	ldr	r3, [pc, #36]	; (80044f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	0b5b      	lsrs	r3, r3, #13
 80044d8:	2207      	movs	r2, #7
 80044da:	4013      	ands	r3, r2
 80044dc:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	3301      	adds	r3, #1
 80044e2:	2280      	movs	r2, #128	; 0x80
 80044e4:	0212      	lsls	r2, r2, #8
 80044e6:	409a      	lsls	r2, r3
 80044e8:	0013      	movs	r3, r2
 80044ea:	613b      	str	r3, [r7, #16]
      break;
 80044ec:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80044ee:	693b      	ldr	r3, [r7, #16]
}
 80044f0:	0018      	movs	r0, r3
 80044f2:	46bd      	mov	sp, r7
 80044f4:	b006      	add	sp, #24
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	40021000 	.word	0x40021000
 80044fc:	003d0900 	.word	0x003d0900
 8004500:	00f42400 	.word	0x00f42400
 8004504:	007a1200 	.word	0x007a1200
 8004508:	0800c7a0 	.word	0x0800c7a0

0800450c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b086      	sub	sp, #24
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2220      	movs	r2, #32
 800451a:	4013      	ands	r3, r2
 800451c:	d100      	bne.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x14>
 800451e:	e0c6      	b.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8004520:	2017      	movs	r0, #23
 8004522:	183b      	adds	r3, r7, r0
 8004524:	2200      	movs	r2, #0
 8004526:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004528:	4b90      	ldr	r3, [pc, #576]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800452a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800452c:	2380      	movs	r3, #128	; 0x80
 800452e:	055b      	lsls	r3, r3, #21
 8004530:	4013      	ands	r3, r2
 8004532:	d109      	bne.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004534:	4b8d      	ldr	r3, [pc, #564]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004536:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004538:	4b8c      	ldr	r3, [pc, #560]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800453a:	2180      	movs	r1, #128	; 0x80
 800453c:	0549      	lsls	r1, r1, #21
 800453e:	430a      	orrs	r2, r1
 8004540:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004542:	183b      	adds	r3, r7, r0
 8004544:	2201      	movs	r2, #1
 8004546:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004548:	4b89      	ldr	r3, [pc, #548]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	2380      	movs	r3, #128	; 0x80
 800454e:	005b      	lsls	r3, r3, #1
 8004550:	4013      	ands	r3, r2
 8004552:	d11a      	bne.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004554:	4b86      	ldr	r3, [pc, #536]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	4b85      	ldr	r3, [pc, #532]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800455a:	2180      	movs	r1, #128	; 0x80
 800455c:	0049      	lsls	r1, r1, #1
 800455e:	430a      	orrs	r2, r1
 8004560:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004562:	f7fd fe2d 	bl	80021c0 <HAL_GetTick>
 8004566:	0003      	movs	r3, r0
 8004568:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800456a:	e008      	b.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800456c:	f7fd fe28 	bl	80021c0 <HAL_GetTick>
 8004570:	0002      	movs	r2, r0
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	2b64      	cmp	r3, #100	; 0x64
 8004578:	d901      	bls.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800457a:	2303      	movs	r3, #3
 800457c:	e0f2      	b.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x258>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800457e:	4b7c      	ldr	r3, [pc, #496]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	2380      	movs	r3, #128	; 0x80
 8004584:	005b      	lsls	r3, r3, #1
 8004586:	4013      	ands	r3, r2
 8004588:	d0f0      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800458a:	4b78      	ldr	r3, [pc, #480]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	23c0      	movs	r3, #192	; 0xc0
 8004590:	039b      	lsls	r3, r3, #14
 8004592:	4013      	ands	r3, r2
 8004594:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	685a      	ldr	r2, [r3, #4]
 800459a:	23c0      	movs	r3, #192	; 0xc0
 800459c:	039b      	lsls	r3, r3, #14
 800459e:	4013      	ands	r3, r2
 80045a0:	68fa      	ldr	r2, [r7, #12]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d013      	beq.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685a      	ldr	r2, [r3, #4]
 80045aa:	23c0      	movs	r3, #192	; 0xc0
 80045ac:	029b      	lsls	r3, r3, #10
 80045ae:	401a      	ands	r2, r3
 80045b0:	23c0      	movs	r3, #192	; 0xc0
 80045b2:	029b      	lsls	r3, r3, #10
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d10a      	bne.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80045b8:	4b6c      	ldr	r3, [pc, #432]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	2380      	movs	r3, #128	; 0x80
 80045be:	029b      	lsls	r3, r3, #10
 80045c0:	401a      	ands	r2, r3
 80045c2:	2380      	movs	r3, #128	; 0x80
 80045c4:	029b      	lsls	r3, r3, #10
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d101      	bne.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e0ca      	b.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x258>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80045ce:	4b67      	ldr	r3, [pc, #412]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80045d2:	23c0      	movs	r3, #192	; 0xc0
 80045d4:	029b      	lsls	r3, r3, #10
 80045d6:	4013      	ands	r3, r2
 80045d8:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d03b      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685a      	ldr	r2, [r3, #4]
 80045e4:	23c0      	movs	r3, #192	; 0xc0
 80045e6:	029b      	lsls	r3, r3, #10
 80045e8:	4013      	ands	r3, r2
 80045ea:	68fa      	ldr	r2, [r7, #12]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d033      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2220      	movs	r2, #32
 80045f6:	4013      	ands	r3, r2
 80045f8:	d02e      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80045fa:	4b5c      	ldr	r3, [pc, #368]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045fe:	4a5d      	ldr	r2, [pc, #372]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004600:	4013      	ands	r3, r2
 8004602:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004604:	4b59      	ldr	r3, [pc, #356]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004606:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004608:	4b58      	ldr	r3, [pc, #352]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800460a:	2180      	movs	r1, #128	; 0x80
 800460c:	0309      	lsls	r1, r1, #12
 800460e:	430a      	orrs	r2, r1
 8004610:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004612:	4b56      	ldr	r3, [pc, #344]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004614:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004616:	4b55      	ldr	r3, [pc, #340]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004618:	4957      	ldr	r1, [pc, #348]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800461a:	400a      	ands	r2, r1
 800461c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800461e:	4b53      	ldr	r3, [pc, #332]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004620:	68fa      	ldr	r2, [r7, #12]
 8004622:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004624:	68fa      	ldr	r2, [r7, #12]
 8004626:	2380      	movs	r3, #128	; 0x80
 8004628:	005b      	lsls	r3, r3, #1
 800462a:	4013      	ands	r3, r2
 800462c:	d014      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800462e:	f7fd fdc7 	bl	80021c0 <HAL_GetTick>
 8004632:	0003      	movs	r3, r0
 8004634:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004636:	e009      	b.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004638:	f7fd fdc2 	bl	80021c0 <HAL_GetTick>
 800463c:	0002      	movs	r2, r0
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	4a4e      	ldr	r2, [pc, #312]	; (800477c <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d901      	bls.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8004648:	2303      	movs	r3, #3
 800464a:	e08b      	b.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800464c:	4b47      	ldr	r3, [pc, #284]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800464e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004650:	2380      	movs	r3, #128	; 0x80
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	4013      	ands	r3, r2
 8004656:	d0ef      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685a      	ldr	r2, [r3, #4]
 800465c:	23c0      	movs	r3, #192	; 0xc0
 800465e:	029b      	lsls	r3, r3, #10
 8004660:	401a      	ands	r2, r3
 8004662:	23c0      	movs	r3, #192	; 0xc0
 8004664:	029b      	lsls	r3, r3, #10
 8004666:	429a      	cmp	r2, r3
 8004668:	d10c      	bne.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x178>
 800466a:	4b40      	ldr	r3, [pc, #256]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a44      	ldr	r2, [pc, #272]	; (8004780 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8004670:	4013      	ands	r3, r2
 8004672:	0019      	movs	r1, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	685a      	ldr	r2, [r3, #4]
 8004678:	23c0      	movs	r3, #192	; 0xc0
 800467a:	039b      	lsls	r3, r3, #14
 800467c:	401a      	ands	r2, r3
 800467e:	4b3b      	ldr	r3, [pc, #236]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004680:	430a      	orrs	r2, r1
 8004682:	601a      	str	r2, [r3, #0]
 8004684:	4b39      	ldr	r3, [pc, #228]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004686:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685a      	ldr	r2, [r3, #4]
 800468c:	23c0      	movs	r3, #192	; 0xc0
 800468e:	029b      	lsls	r3, r3, #10
 8004690:	401a      	ands	r2, r3
 8004692:	4b36      	ldr	r3, [pc, #216]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004694:	430a      	orrs	r2, r1
 8004696:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004698:	2317      	movs	r3, #23
 800469a:	18fb      	adds	r3, r7, r3
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d105      	bne.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046a2:	4b32      	ldr	r3, [pc, #200]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046a6:	4b31      	ldr	r3, [pc, #196]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046a8:	4936      	ldr	r1, [pc, #216]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80046aa:	400a      	ands	r2, r1
 80046ac:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	2201      	movs	r2, #1
 80046b4:	4013      	ands	r3, r2
 80046b6:	d009      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80046b8:	4b2c      	ldr	r3, [pc, #176]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046bc:	2203      	movs	r2, #3
 80046be:	4393      	bics	r3, r2
 80046c0:	0019      	movs	r1, r3
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	689a      	ldr	r2, [r3, #8]
 80046c6:	4b29      	ldr	r3, [pc, #164]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046c8:	430a      	orrs	r2, r1
 80046ca:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2202      	movs	r2, #2
 80046d2:	4013      	ands	r3, r2
 80046d4:	d009      	beq.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80046d6:	4b25      	ldr	r3, [pc, #148]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046da:	220c      	movs	r2, #12
 80046dc:	4393      	bics	r3, r2
 80046de:	0019      	movs	r1, r3
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	68da      	ldr	r2, [r3, #12]
 80046e4:	4b21      	ldr	r3, [pc, #132]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046e6:	430a      	orrs	r2, r1
 80046e8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2204      	movs	r2, #4
 80046f0:	4013      	ands	r3, r2
 80046f2:	d009      	beq.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80046f4:	4b1d      	ldr	r3, [pc, #116]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046f8:	4a23      	ldr	r2, [pc, #140]	; (8004788 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80046fa:	4013      	ands	r3, r2
 80046fc:	0019      	movs	r1, r3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	691a      	ldr	r2, [r3, #16]
 8004702:	4b1a      	ldr	r3, [pc, #104]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004704:	430a      	orrs	r2, r1
 8004706:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	2208      	movs	r2, #8
 800470e:	4013      	ands	r3, r2
 8004710:	d009      	beq.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004712:	4b16      	ldr	r3, [pc, #88]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004716:	4a1d      	ldr	r2, [pc, #116]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004718:	4013      	ands	r3, r2
 800471a:	0019      	movs	r1, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	695a      	ldr	r2, [r3, #20]
 8004720:	4b12      	ldr	r3, [pc, #72]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004722:	430a      	orrs	r2, r1
 8004724:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	2240      	movs	r2, #64	; 0x40
 800472c:	4013      	ands	r3, r2
 800472e:	d009      	beq.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004730:	4b0e      	ldr	r3, [pc, #56]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004732:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004734:	4a16      	ldr	r2, [pc, #88]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004736:	4013      	ands	r3, r2
 8004738:	0019      	movs	r1, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	69da      	ldr	r2, [r3, #28]
 800473e:	4b0b      	ldr	r3, [pc, #44]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004740:	430a      	orrs	r2, r1
 8004742:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	2280      	movs	r2, #128	; 0x80
 800474a:	4013      	ands	r3, r2
 800474c:	d009      	beq.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800474e:	4b07      	ldr	r3, [pc, #28]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004752:	4a10      	ldr	r2, [pc, #64]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004754:	4013      	ands	r3, r2
 8004756:	0019      	movs	r1, r3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	699a      	ldr	r2, [r3, #24]
 800475c:	4b03      	ldr	r3, [pc, #12]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800475e:	430a      	orrs	r2, r1
 8004760:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	0018      	movs	r0, r3
 8004766:	46bd      	mov	sp, r7
 8004768:	b006      	add	sp, #24
 800476a:	bd80      	pop	{r7, pc}
 800476c:	40021000 	.word	0x40021000
 8004770:	40007000 	.word	0x40007000
 8004774:	fffcffff 	.word	0xfffcffff
 8004778:	fff7ffff 	.word	0xfff7ffff
 800477c:	00001388 	.word	0x00001388
 8004780:	ffcfffff 	.word	0xffcfffff
 8004784:	efffffff 	.word	0xefffffff
 8004788:	fffff3ff 	.word	0xfffff3ff
 800478c:	ffffcfff 	.word	0xffffcfff
 8004790:	fbffffff 	.word	0xfbffffff
 8004794:	fff3ffff 	.word	0xfff3ffff

08004798 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d101      	bne.n	80047aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e01e      	b.n	80047e8 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2239      	movs	r2, #57	; 0x39
 80047ae:	5c9b      	ldrb	r3, [r3, r2]
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d107      	bne.n	80047c6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2238      	movs	r2, #56	; 0x38
 80047ba:	2100      	movs	r1, #0
 80047bc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	0018      	movs	r0, r3
 80047c2:	f004 f9af 	bl	8008b24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2239      	movs	r2, #57	; 0x39
 80047ca:	2102      	movs	r1, #2
 80047cc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	3304      	adds	r3, #4
 80047d6:	0019      	movs	r1, r3
 80047d8:	0010      	movs	r0, r2
 80047da:	f000 f933 	bl	8004a44 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2239      	movs	r2, #57	; 0x39
 80047e2:	2101      	movs	r1, #1
 80047e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	0018      	movs	r0, r3
 80047ea:	46bd      	mov	sp, r7
 80047ec:	b002      	add	sp, #8
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68da      	ldr	r2, [r3, #12]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	2101      	movs	r1, #1
 8004804:	430a      	orrs	r2, r1
 8004806:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	2207      	movs	r2, #7
 8004810:	4013      	ands	r3, r2
 8004812:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2b06      	cmp	r3, #6
 8004818:	d007      	beq.n	800482a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2101      	movs	r1, #1
 8004826:	430a      	orrs	r2, r1
 8004828:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800482a:	2300      	movs	r3, #0
}
 800482c:	0018      	movs	r0, r3
 800482e:	46bd      	mov	sp, r7
 8004830:	b004      	add	sp, #16
 8004832:	bd80      	pop	{r7, pc}

08004834 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b082      	sub	sp, #8
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	2202      	movs	r2, #2
 8004844:	4013      	ands	r3, r2
 8004846:	2b02      	cmp	r3, #2
 8004848:	d124      	bne.n	8004894 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	2202      	movs	r2, #2
 8004852:	4013      	ands	r3, r2
 8004854:	2b02      	cmp	r3, #2
 8004856:	d11d      	bne.n	8004894 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2203      	movs	r2, #3
 800485e:	4252      	negs	r2, r2
 8004860:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	699b      	ldr	r3, [r3, #24]
 800486e:	2203      	movs	r2, #3
 8004870:	4013      	ands	r3, r2
 8004872:	d004      	beq.n	800487e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	0018      	movs	r0, r3
 8004878:	f000 f8cc 	bl	8004a14 <HAL_TIM_IC_CaptureCallback>
 800487c:	e007      	b.n	800488e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	0018      	movs	r0, r3
 8004882:	f000 f8bf 	bl	8004a04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	0018      	movs	r0, r3
 800488a:	f000 f8cb 	bl	8004a24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	2204      	movs	r2, #4
 800489c:	4013      	ands	r3, r2
 800489e:	2b04      	cmp	r3, #4
 80048a0:	d125      	bne.n	80048ee <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	2204      	movs	r2, #4
 80048aa:	4013      	ands	r3, r2
 80048ac:	2b04      	cmp	r3, #4
 80048ae:	d11e      	bne.n	80048ee <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	2205      	movs	r2, #5
 80048b6:	4252      	negs	r2, r2
 80048b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2202      	movs	r2, #2
 80048be:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	699a      	ldr	r2, [r3, #24]
 80048c6:	23c0      	movs	r3, #192	; 0xc0
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	4013      	ands	r3, r2
 80048cc:	d004      	beq.n	80048d8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	0018      	movs	r0, r3
 80048d2:	f000 f89f 	bl	8004a14 <HAL_TIM_IC_CaptureCallback>
 80048d6:	e007      	b.n	80048e8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	0018      	movs	r0, r3
 80048dc:	f000 f892 	bl	8004a04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	0018      	movs	r0, r3
 80048e4:	f000 f89e 	bl	8004a24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	691b      	ldr	r3, [r3, #16]
 80048f4:	2208      	movs	r2, #8
 80048f6:	4013      	ands	r3, r2
 80048f8:	2b08      	cmp	r3, #8
 80048fa:	d124      	bne.n	8004946 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	2208      	movs	r2, #8
 8004904:	4013      	ands	r3, r2
 8004906:	2b08      	cmp	r3, #8
 8004908:	d11d      	bne.n	8004946 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2209      	movs	r2, #9
 8004910:	4252      	negs	r2, r2
 8004912:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2204      	movs	r2, #4
 8004918:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	69db      	ldr	r3, [r3, #28]
 8004920:	2203      	movs	r2, #3
 8004922:	4013      	ands	r3, r2
 8004924:	d004      	beq.n	8004930 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	0018      	movs	r0, r3
 800492a:	f000 f873 	bl	8004a14 <HAL_TIM_IC_CaptureCallback>
 800492e:	e007      	b.n	8004940 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	0018      	movs	r0, r3
 8004934:	f000 f866 	bl	8004a04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	0018      	movs	r0, r3
 800493c:	f000 f872 	bl	8004a24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	691b      	ldr	r3, [r3, #16]
 800494c:	2210      	movs	r2, #16
 800494e:	4013      	ands	r3, r2
 8004950:	2b10      	cmp	r3, #16
 8004952:	d125      	bne.n	80049a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	68db      	ldr	r3, [r3, #12]
 800495a:	2210      	movs	r2, #16
 800495c:	4013      	ands	r3, r2
 800495e:	2b10      	cmp	r3, #16
 8004960:	d11e      	bne.n	80049a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2211      	movs	r2, #17
 8004968:	4252      	negs	r2, r2
 800496a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2208      	movs	r2, #8
 8004970:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	69da      	ldr	r2, [r3, #28]
 8004978:	23c0      	movs	r3, #192	; 0xc0
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	4013      	ands	r3, r2
 800497e:	d004      	beq.n	800498a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	0018      	movs	r0, r3
 8004984:	f000 f846 	bl	8004a14 <HAL_TIM_IC_CaptureCallback>
 8004988:	e007      	b.n	800499a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	0018      	movs	r0, r3
 800498e:	f000 f839 	bl	8004a04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	0018      	movs	r0, r3
 8004996:	f000 f845 	bl	8004a24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	2201      	movs	r2, #1
 80049a8:	4013      	ands	r3, r2
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d10f      	bne.n	80049ce <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	2201      	movs	r2, #1
 80049b6:	4013      	ands	r3, r2
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d108      	bne.n	80049ce <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2202      	movs	r2, #2
 80049c2:	4252      	negs	r2, r2
 80049c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	0018      	movs	r0, r3
 80049ca:	f001 f87b 	bl	8005ac4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	691b      	ldr	r3, [r3, #16]
 80049d4:	2240      	movs	r2, #64	; 0x40
 80049d6:	4013      	ands	r3, r2
 80049d8:	2b40      	cmp	r3, #64	; 0x40
 80049da:	d10f      	bne.n	80049fc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	2240      	movs	r2, #64	; 0x40
 80049e4:	4013      	ands	r3, r2
 80049e6:	2b40      	cmp	r3, #64	; 0x40
 80049e8:	d108      	bne.n	80049fc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2241      	movs	r2, #65	; 0x41
 80049f0:	4252      	negs	r2, r2
 80049f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	0018      	movs	r0, r3
 80049f8:	f000 f81c 	bl	8004a34 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80049fc:	46c0      	nop			; (mov r8, r8)
 80049fe:	46bd      	mov	sp, r7
 8004a00:	b002      	add	sp, #8
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a0c:	46c0      	nop			; (mov r8, r8)
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	b002      	add	sp, #8
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b082      	sub	sp, #8
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a1c:	46c0      	nop			; (mov r8, r8)
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	b002      	add	sp, #8
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b082      	sub	sp, #8
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a2c:	46c0      	nop			; (mov r8, r8)
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	b002      	add	sp, #8
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a3c:	46c0      	nop			; (mov r8, r8)
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	b002      	add	sp, #8
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	2380      	movs	r3, #128	; 0x80
 8004a58:	05db      	lsls	r3, r3, #23
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d007      	beq.n	8004a6e <TIM_Base_SetConfig+0x2a>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a1f      	ldr	r2, [pc, #124]	; (8004ae0 <TIM_Base_SetConfig+0x9c>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d003      	beq.n	8004a6e <TIM_Base_SetConfig+0x2a>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	4a1e      	ldr	r2, [pc, #120]	; (8004ae4 <TIM_Base_SetConfig+0xa0>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d108      	bne.n	8004a80 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2270      	movs	r2, #112	; 0x70
 8004a72:	4393      	bics	r3, r2
 8004a74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	68fa      	ldr	r2, [r7, #12]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a80:	687a      	ldr	r2, [r7, #4]
 8004a82:	2380      	movs	r3, #128	; 0x80
 8004a84:	05db      	lsls	r3, r3, #23
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d007      	beq.n	8004a9a <TIM_Base_SetConfig+0x56>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a14      	ldr	r2, [pc, #80]	; (8004ae0 <TIM_Base_SetConfig+0x9c>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d003      	beq.n	8004a9a <TIM_Base_SetConfig+0x56>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a13      	ldr	r2, [pc, #76]	; (8004ae4 <TIM_Base_SetConfig+0xa0>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d108      	bne.n	8004aac <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	4a12      	ldr	r2, [pc, #72]	; (8004ae8 <TIM_Base_SetConfig+0xa4>)
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	68fa      	ldr	r2, [r7, #12]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2280      	movs	r2, #128	; 0x80
 8004ab0:	4393      	bics	r3, r2
 8004ab2:	001a      	movs	r2, r3
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	691b      	ldr	r3, [r3, #16]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	689a      	ldr	r2, [r3, #8]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	615a      	str	r2, [r3, #20]
}
 8004ad8:	46c0      	nop			; (mov r8, r8)
 8004ada:	46bd      	mov	sp, r7
 8004adc:	b004      	add	sp, #16
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	40010800 	.word	0x40010800
 8004ae4:	40011400 	.word	0x40011400
 8004ae8:	fffffcff 	.word	0xfffffcff

08004aec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2238      	movs	r2, #56	; 0x38
 8004afa:	5c9b      	ldrb	r3, [r3, r2]
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d101      	bne.n	8004b04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b00:	2302      	movs	r3, #2
 8004b02:	e032      	b.n	8004b6a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2238      	movs	r2, #56	; 0x38
 8004b08:	2101      	movs	r1, #1
 8004b0a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2239      	movs	r2, #57	; 0x39
 8004b10:	2102      	movs	r1, #2
 8004b12:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2270      	movs	r2, #112	; 0x70
 8004b28:	4393      	bics	r3, r2
 8004b2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68fa      	ldr	r2, [r7, #12]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	2280      	movs	r2, #128	; 0x80
 8004b3a:	4393      	bics	r3, r2
 8004b3c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	68ba      	ldr	r2, [r7, #8]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68ba      	ldr	r2, [r7, #8]
 8004b56:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2239      	movs	r2, #57	; 0x39
 8004b5c:	2101      	movs	r1, #1
 8004b5e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2238      	movs	r2, #56	; 0x38
 8004b64:	2100      	movs	r1, #0
 8004b66:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	0018      	movs	r0, r3
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	b004      	add	sp, #16
 8004b70:	bd80      	pop	{r7, pc}
	...

08004b74 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8004b7a:	003b      	movs	r3, r7
 8004b7c:	0018      	movs	r0, r3
 8004b7e:	2308      	movs	r3, #8
 8004b80:	001a      	movs	r2, r3
 8004b82:	2100      	movs	r1, #0
 8004b84:	f004 f842 	bl	8008c0c <memset>

  /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8004b88:	4b37      	ldr	r3, [pc, #220]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004b8a:	4a38      	ldr	r2, [pc, #224]	; (8004c6c <MX_ADC_Init+0xf8>)
 8004b8c:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8004b8e:	4b36      	ldr	r3, [pc, #216]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004b94:	4b34      	ldr	r3, [pc, #208]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004b96:	2280      	movs	r2, #128	; 0x80
 8004b98:	05d2      	lsls	r2, r2, #23
 8004b9a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8004b9c:	4b32      	ldr	r3, [pc, #200]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8004ba2:	4b31      	ldr	r3, [pc, #196]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8004ba8:	4b2f      	ldr	r3, [pc, #188]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004baa:	2201      	movs	r2, #1
 8004bac:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004bae:	4b2e      	ldr	r3, [pc, #184]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8004bb4:	4b2c      	ldr	r3, [pc, #176]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004bb6:	2220      	movs	r2, #32
 8004bb8:	2100      	movs	r1, #0
 8004bba:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8004bbc:	4b2a      	ldr	r3, [pc, #168]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004bbe:	2221      	movs	r2, #33	; 0x21
 8004bc0:	2100      	movs	r1, #0
 8004bc2:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004bc4:	4b28      	ldr	r3, [pc, #160]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004bca:	4b27      	ldr	r3, [pc, #156]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004bcc:	22c2      	movs	r2, #194	; 0xc2
 8004bce:	32ff      	adds	r2, #255	; 0xff
 8004bd0:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8004bd2:	4b25      	ldr	r3, [pc, #148]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004bd4:	222c      	movs	r2, #44	; 0x2c
 8004bd6:	2100      	movs	r1, #0
 8004bd8:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8004bda:	4b23      	ldr	r3, [pc, #140]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004bdc:	2208      	movs	r2, #8
 8004bde:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004be0:	4b21      	ldr	r3, [pc, #132]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004be2:	2200      	movs	r2, #0
 8004be4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8004be6:	4b20      	ldr	r3, [pc, #128]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004be8:	2200      	movs	r2, #0
 8004bea:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8004bec:	4b1e      	ldr	r3, [pc, #120]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004bee:	2200      	movs	r2, #0
 8004bf0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8004bf2:	4b1d      	ldr	r3, [pc, #116]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8004bf8:	4b1b      	ldr	r3, [pc, #108]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004bfa:	0018      	movs	r0, r3
 8004bfc:	f7fd fb08 	bl	8002210 <HAL_ADC_Init>
 8004c00:	1e03      	subs	r3, r0, #0
 8004c02:	d001      	beq.n	8004c08 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8004c04:	f003 fe14 	bl	8008830 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8004c08:	003b      	movs	r3, r7
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8004c0e:	003b      	movs	r3, r7
 8004c10:	2280      	movs	r2, #128	; 0x80
 8004c12:	0152      	lsls	r2, r2, #5
 8004c14:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004c16:	003a      	movs	r2, r7
 8004c18:	4b13      	ldr	r3, [pc, #76]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004c1a:	0011      	movs	r1, r2
 8004c1c:	0018      	movs	r0, r3
 8004c1e:	f7fd fd05 	bl	800262c <HAL_ADC_ConfigChannel>
 8004c22:	1e03      	subs	r3, r0, #0
 8004c24:	d001      	beq.n	8004c2a <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8004c26:	f003 fe03 	bl	8008830 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004c2a:	003b      	movs	r3, r7
 8004c2c:	4a10      	ldr	r2, [pc, #64]	; (8004c70 <MX_ADC_Init+0xfc>)
 8004c2e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004c30:	003a      	movs	r2, r7
 8004c32:	4b0d      	ldr	r3, [pc, #52]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004c34:	0011      	movs	r1, r2
 8004c36:	0018      	movs	r0, r3
 8004c38:	f7fd fcf8 	bl	800262c <HAL_ADC_ConfigChannel>
 8004c3c:	1e03      	subs	r3, r0, #0
 8004c3e:	d001      	beq.n	8004c44 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 8004c40:	f003 fdf6 	bl	8008830 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8004c44:	003b      	movs	r3, r7
 8004c46:	4a0b      	ldr	r2, [pc, #44]	; (8004c74 <MX_ADC_Init+0x100>)
 8004c48:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004c4a:	003a      	movs	r2, r7
 8004c4c:	4b06      	ldr	r3, [pc, #24]	; (8004c68 <MX_ADC_Init+0xf4>)
 8004c4e:	0011      	movs	r1, r2
 8004c50:	0018      	movs	r0, r3
 8004c52:	f7fd fceb 	bl	800262c <HAL_ADC_ConfigChannel>
 8004c56:	1e03      	subs	r3, r0, #0
 8004c58:	d001      	beq.n	8004c5e <MX_ADC_Init+0xea>
  {
    Error_Handler();
 8004c5a:	f003 fde9 	bl	8008830 <Error_Handler>
  }

}
 8004c5e:	46c0      	nop			; (mov r8, r8)
 8004c60:	46bd      	mov	sp, r7
 8004c62:	b002      	add	sp, #8
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	46c0      	nop			; (mov r8, r8)
 8004c68:	200002a4 	.word	0x200002a4
 8004c6c:	40012400 	.word	0x40012400
 8004c70:	04000002 	.word	0x04000002
 8004c74:	08000004 	.word	0x08000004

08004c78 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004c78:	b590      	push	{r4, r7, lr}
 8004c7a:	b089      	sub	sp, #36	; 0x24
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c80:	240c      	movs	r4, #12
 8004c82:	193b      	adds	r3, r7, r4
 8004c84:	0018      	movs	r0, r3
 8004c86:	2314      	movs	r3, #20
 8004c88:	001a      	movs	r2, r3
 8004c8a:	2100      	movs	r1, #0
 8004c8c:	f003 ffbe 	bl	8008c0c <memset>
  if(adcHandle->Instance==ADC1)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a2a      	ldr	r2, [pc, #168]	; (8004d40 <HAL_ADC_MspInit+0xc8>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d14d      	bne.n	8004d36 <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004c9a:	4b2a      	ldr	r3, [pc, #168]	; (8004d44 <HAL_ADC_MspInit+0xcc>)
 8004c9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c9e:	4b29      	ldr	r3, [pc, #164]	; (8004d44 <HAL_ADC_MspInit+0xcc>)
 8004ca0:	2180      	movs	r1, #128	; 0x80
 8004ca2:	0089      	lsls	r1, r1, #2
 8004ca4:	430a      	orrs	r2, r1
 8004ca6:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ca8:	4b26      	ldr	r3, [pc, #152]	; (8004d44 <HAL_ADC_MspInit+0xcc>)
 8004caa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cac:	4b25      	ldr	r3, [pc, #148]	; (8004d44 <HAL_ADC_MspInit+0xcc>)
 8004cae:	2101      	movs	r1, #1
 8004cb0:	430a      	orrs	r2, r1
 8004cb2:	62da      	str	r2, [r3, #44]	; 0x2c
 8004cb4:	4b23      	ldr	r3, [pc, #140]	; (8004d44 <HAL_ADC_MspInit+0xcc>)
 8004cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb8:	2201      	movs	r2, #1
 8004cba:	4013      	ands	r3, r2
 8004cbc:	60bb      	str	r3, [r7, #8]
 8004cbe:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    PA2     ------> ADC_IN2
    */
    GPIO_InitStruct.Pin = Level_Pin|Weight_Pin|Temp_Pin;
 8004cc0:	193b      	adds	r3, r7, r4
 8004cc2:	2207      	movs	r2, #7
 8004cc4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004cc6:	193b      	adds	r3, r7, r4
 8004cc8:	2203      	movs	r2, #3
 8004cca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ccc:	193b      	adds	r3, r7, r4
 8004cce:	2200      	movs	r2, #0
 8004cd0:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cd2:	193a      	adds	r2, r7, r4
 8004cd4:	23a0      	movs	r3, #160	; 0xa0
 8004cd6:	05db      	lsls	r3, r3, #23
 8004cd8:	0011      	movs	r1, r2
 8004cda:	0018      	movs	r0, r3
 8004cdc:	f7fe f8c4 	bl	8002e68 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8004ce0:	4b19      	ldr	r3, [pc, #100]	; (8004d48 <HAL_ADC_MspInit+0xd0>)
 8004ce2:	4a1a      	ldr	r2, [pc, #104]	; (8004d4c <HAL_ADC_MspInit+0xd4>)
 8004ce4:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 8004ce6:	4b18      	ldr	r3, [pc, #96]	; (8004d48 <HAL_ADC_MspInit+0xd0>)
 8004ce8:	2200      	movs	r2, #0
 8004cea:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004cec:	4b16      	ldr	r3, [pc, #88]	; (8004d48 <HAL_ADC_MspInit+0xd0>)
 8004cee:	2200      	movs	r2, #0
 8004cf0:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8004cf2:	4b15      	ldr	r3, [pc, #84]	; (8004d48 <HAL_ADC_MspInit+0xd0>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8004cf8:	4b13      	ldr	r3, [pc, #76]	; (8004d48 <HAL_ADC_MspInit+0xd0>)
 8004cfa:	2280      	movs	r2, #128	; 0x80
 8004cfc:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004cfe:	4b12      	ldr	r3, [pc, #72]	; (8004d48 <HAL_ADC_MspInit+0xd0>)
 8004d00:	2280      	movs	r2, #128	; 0x80
 8004d02:	0052      	lsls	r2, r2, #1
 8004d04:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004d06:	4b10      	ldr	r3, [pc, #64]	; (8004d48 <HAL_ADC_MspInit+0xd0>)
 8004d08:	2280      	movs	r2, #128	; 0x80
 8004d0a:	0112      	lsls	r2, r2, #4
 8004d0c:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_NORMAL;
 8004d0e:	4b0e      	ldr	r3, [pc, #56]	; (8004d48 <HAL_ADC_MspInit+0xd0>)
 8004d10:	2200      	movs	r2, #0
 8004d12:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8004d14:	4b0c      	ldr	r3, [pc, #48]	; (8004d48 <HAL_ADC_MspInit+0xd0>)
 8004d16:	2200      	movs	r2, #0
 8004d18:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8004d1a:	4b0b      	ldr	r3, [pc, #44]	; (8004d48 <HAL_ADC_MspInit+0xd0>)
 8004d1c:	0018      	movs	r0, r3
 8004d1e:	f7fd fee9 	bl	8002af4 <HAL_DMA_Init>
 8004d22:	1e03      	subs	r3, r0, #0
 8004d24:	d001      	beq.n	8004d2a <HAL_ADC_MspInit+0xb2>
    {
      Error_Handler();
 8004d26:	f003 fd83 	bl	8008830 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a06      	ldr	r2, [pc, #24]	; (8004d48 <HAL_ADC_MspInit+0xd0>)
 8004d2e:	64da      	str	r2, [r3, #76]	; 0x4c
 8004d30:	4b05      	ldr	r3, [pc, #20]	; (8004d48 <HAL_ADC_MspInit+0xd0>)
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004d36:	46c0      	nop			; (mov r8, r8)
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	b009      	add	sp, #36	; 0x24
 8004d3c:	bd90      	pop	{r4, r7, pc}
 8004d3e:	46c0      	nop			; (mov r8, r8)
 8004d40:	40012400 	.word	0x40012400
 8004d44:	40021000 	.word	0x40021000
 8004d48:	2000025c 	.word	0x2000025c
 8004d4c:	40020008 	.word	0x40020008

08004d50 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004d56:	4b0c      	ldr	r3, [pc, #48]	; (8004d88 <MX_DMA_Init+0x38>)
 8004d58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d5a:	4b0b      	ldr	r3, [pc, #44]	; (8004d88 <MX_DMA_Init+0x38>)
 8004d5c:	2101      	movs	r1, #1
 8004d5e:	430a      	orrs	r2, r1
 8004d60:	631a      	str	r2, [r3, #48]	; 0x30
 8004d62:	4b09      	ldr	r3, [pc, #36]	; (8004d88 <MX_DMA_Init+0x38>)
 8004d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d66:	2201      	movs	r2, #1
 8004d68:	4013      	ands	r3, r2
 8004d6a:	607b      	str	r3, [r7, #4]
 8004d6c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004d6e:	2200      	movs	r2, #0
 8004d70:	2100      	movs	r1, #0
 8004d72:	2009      	movs	r0, #9
 8004d74:	f7fd fe8c 	bl	8002a90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004d78:	2009      	movs	r0, #9
 8004d7a:	f7fd fe9e 	bl	8002aba <HAL_NVIC_EnableIRQ>

}
 8004d7e:	46c0      	nop			; (mov r8, r8)
 8004d80:	46bd      	mov	sp, r7
 8004d82:	b002      	add	sp, #8
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	46c0      	nop			; (mov r8, r8)
 8004d88:	40021000 	.word	0x40021000

08004d8c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8004d8c:	b590      	push	{r4, r7, lr}
 8004d8e:	b089      	sub	sp, #36	; 0x24
 8004d90:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d92:	240c      	movs	r4, #12
 8004d94:	193b      	adds	r3, r7, r4
 8004d96:	0018      	movs	r0, r3
 8004d98:	2314      	movs	r3, #20
 8004d9a:	001a      	movs	r2, r3
 8004d9c:	2100      	movs	r1, #0
 8004d9e:	f003 ff35 	bl	8008c0c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004da2:	4b35      	ldr	r3, [pc, #212]	; (8004e78 <MX_GPIO_Init+0xec>)
 8004da4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004da6:	4b34      	ldr	r3, [pc, #208]	; (8004e78 <MX_GPIO_Init+0xec>)
 8004da8:	2104      	movs	r1, #4
 8004daa:	430a      	orrs	r2, r1
 8004dac:	62da      	str	r2, [r3, #44]	; 0x2c
 8004dae:	4b32      	ldr	r3, [pc, #200]	; (8004e78 <MX_GPIO_Init+0xec>)
 8004db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004db2:	2204      	movs	r2, #4
 8004db4:	4013      	ands	r3, r2
 8004db6:	60bb      	str	r3, [r7, #8]
 8004db8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dba:	4b2f      	ldr	r3, [pc, #188]	; (8004e78 <MX_GPIO_Init+0xec>)
 8004dbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dbe:	4b2e      	ldr	r3, [pc, #184]	; (8004e78 <MX_GPIO_Init+0xec>)
 8004dc0:	2101      	movs	r1, #1
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	62da      	str	r2, [r3, #44]	; 0x2c
 8004dc6:	4b2c      	ldr	r3, [pc, #176]	; (8004e78 <MX_GPIO_Init+0xec>)
 8004dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dca:	2201      	movs	r2, #1
 8004dcc:	4013      	ands	r3, r2
 8004dce:	607b      	str	r3, [r7, #4]
 8004dd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004dd2:	4b29      	ldr	r3, [pc, #164]	; (8004e78 <MX_GPIO_Init+0xec>)
 8004dd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dd6:	4b28      	ldr	r3, [pc, #160]	; (8004e78 <MX_GPIO_Init+0xec>)
 8004dd8:	2102      	movs	r1, #2
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	62da      	str	r2, [r3, #44]	; 0x2c
 8004dde:	4b26      	ldr	r3, [pc, #152]	; (8004e78 <MX_GPIO_Init+0xec>)
 8004de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004de2:	2202      	movs	r2, #2
 8004de4:	4013      	ands	r3, r2
 8004de6:	603b      	str	r3, [r7, #0]
 8004de8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED10_Pin|LED11_Pin, GPIO_PIN_SET);
 8004dea:	23c0      	movs	r3, #192	; 0xc0
 8004dec:	021b      	lsls	r3, r3, #8
 8004dee:	4823      	ldr	r0, [pc, #140]	; (8004e7c <MX_GPIO_Init+0xf0>)
 8004df0:	2201      	movs	r2, #1
 8004df2:	0019      	movs	r1, r3
 8004df4:	f7fe f9cb 	bl	800318e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin
 8004df8:	4921      	ldr	r1, [pc, #132]	; (8004e80 <MX_GPIO_Init+0xf4>)
 8004dfa:	23a0      	movs	r3, #160	; 0xa0
 8004dfc:	05db      	lsls	r3, r3, #23
 8004dfe:	2201      	movs	r2, #1
 8004e00:	0018      	movs	r0, r3
 8004e02:	f7fe f9c4 	bl	800318e <HAL_GPIO_WritePin>
                          |LED5_Pin|LED6_Pin|LED7_Pin|LED8_Pin
                          |PZ_Pin, GPIO_PIN_SET);

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED10_Pin|LED11_Pin;
 8004e06:	193b      	adds	r3, r7, r4
 8004e08:	22c0      	movs	r2, #192	; 0xc0
 8004e0a:	0212      	lsls	r2, r2, #8
 8004e0c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e0e:	193b      	adds	r3, r7, r4
 8004e10:	2201      	movs	r2, #1
 8004e12:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e14:	193b      	adds	r3, r7, r4
 8004e16:	2200      	movs	r2, #0
 8004e18:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e1a:	193b      	adds	r3, r7, r4
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e20:	193b      	adds	r3, r7, r4
 8004e22:	4a16      	ldr	r2, [pc, #88]	; (8004e7c <MX_GPIO_Init+0xf0>)
 8004e24:	0019      	movs	r1, r3
 8004e26:	0010      	movs	r0, r2
 8004e28:	f7fe f81e 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin
 8004e2c:	193b      	adds	r3, r7, r4
 8004e2e:	4a14      	ldr	r2, [pc, #80]	; (8004e80 <MX_GPIO_Init+0xf4>)
 8004e30:	601a      	str	r2, [r3, #0]
                          |LED5_Pin|LED6_Pin|LED7_Pin|LED8_Pin
                          |PZ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e32:	193b      	adds	r3, r7, r4
 8004e34:	2201      	movs	r2, #1
 8004e36:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e38:	193b      	adds	r3, r7, r4
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e3e:	193b      	adds	r3, r7, r4
 8004e40:	2200      	movs	r2, #0
 8004e42:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e44:	193a      	adds	r2, r7, r4
 8004e46:	23a0      	movs	r3, #160	; 0xa0
 8004e48:	05db      	lsls	r3, r3, #23
 8004e4a:	0011      	movs	r1, r2
 8004e4c:	0018      	movs	r0, r3
 8004e4e:	f7fe f80b 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = S2_Pin|S1_Pin|S3_Pin|S5_Pin
 8004e52:	193b      	adds	r3, r7, r4
 8004e54:	223b      	movs	r2, #59	; 0x3b
 8004e56:	601a      	str	r2, [r3, #0]
                          |S4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004e58:	193b      	adds	r3, r7, r4
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e5e:	193b      	adds	r3, r7, r4
 8004e60:	2201      	movs	r2, #1
 8004e62:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e64:	193b      	adds	r3, r7, r4
 8004e66:	4a07      	ldr	r2, [pc, #28]	; (8004e84 <MX_GPIO_Init+0xf8>)
 8004e68:	0019      	movs	r1, r3
 8004e6a:	0010      	movs	r0, r2
 8004e6c:	f7fd fffc 	bl	8002e68 <HAL_GPIO_Init>

}
 8004e70:	46c0      	nop			; (mov r8, r8)
 8004e72:	46bd      	mov	sp, r7
 8004e74:	b009      	add	sp, #36	; 0x24
 8004e76:	bd90      	pop	{r4, r7, pc}
 8004e78:	40021000 	.word	0x40021000
 8004e7c:	50000800 	.word	0x50000800
 8004e80:	000087f8 	.word	0x000087f8
 8004e84:	50000400 	.word	0x50000400

08004e88 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8004e8c:	4b1b      	ldr	r3, [pc, #108]	; (8004efc <MX_I2C1_Init+0x74>)
 8004e8e:	4a1c      	ldr	r2, [pc, #112]	; (8004f00 <MX_I2C1_Init+0x78>)
 8004e90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300F38;
 8004e92:	4b1a      	ldr	r3, [pc, #104]	; (8004efc <MX_I2C1_Init+0x74>)
 8004e94:	4a1b      	ldr	r2, [pc, #108]	; (8004f04 <MX_I2C1_Init+0x7c>)
 8004e96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004e98:	4b18      	ldr	r3, [pc, #96]	; (8004efc <MX_I2C1_Init+0x74>)
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004e9e:	4b17      	ldr	r3, [pc, #92]	; (8004efc <MX_I2C1_Init+0x74>)
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004ea4:	4b15      	ldr	r3, [pc, #84]	; (8004efc <MX_I2C1_Init+0x74>)
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004eaa:	4b14      	ldr	r3, [pc, #80]	; (8004efc <MX_I2C1_Init+0x74>)
 8004eac:	2200      	movs	r2, #0
 8004eae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004eb0:	4b12      	ldr	r3, [pc, #72]	; (8004efc <MX_I2C1_Init+0x74>)
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004eb6:	4b11      	ldr	r3, [pc, #68]	; (8004efc <MX_I2C1_Init+0x74>)
 8004eb8:	2200      	movs	r2, #0
 8004eba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004ebc:	4b0f      	ldr	r3, [pc, #60]	; (8004efc <MX_I2C1_Init+0x74>)
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004ec2:	4b0e      	ldr	r3, [pc, #56]	; (8004efc <MX_I2C1_Init+0x74>)
 8004ec4:	0018      	movs	r0, r3
 8004ec6:	f7fe f97f 	bl	80031c8 <HAL_I2C_Init>
 8004eca:	1e03      	subs	r3, r0, #0
 8004ecc:	d001      	beq.n	8004ed2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004ece:	f003 fcaf 	bl	8008830 <Error_Handler>
  }
  /**Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004ed2:	4b0a      	ldr	r3, [pc, #40]	; (8004efc <MX_I2C1_Init+0x74>)
 8004ed4:	2100      	movs	r1, #0
 8004ed6:	0018      	movs	r0, r3
 8004ed8:	f7fe fd16 	bl	8003908 <HAL_I2CEx_ConfigAnalogFilter>
 8004edc:	1e03      	subs	r3, r0, #0
 8004ede:	d001      	beq.n	8004ee4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004ee0:	f003 fca6 	bl	8008830 <Error_Handler>
  }
  /**Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004ee4:	4b05      	ldr	r3, [pc, #20]	; (8004efc <MX_I2C1_Init+0x74>)
 8004ee6:	2100      	movs	r1, #0
 8004ee8:	0018      	movs	r0, r3
 8004eea:	f7fe fd59 	bl	80039a0 <HAL_I2CEx_ConfigDigitalFilter>
 8004eee:	1e03      	subs	r3, r0, #0
 8004ef0:	d001      	beq.n	8004ef6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004ef2:	f003 fc9d 	bl	8008830 <Error_Handler>
  }

}
 8004ef6:	46c0      	nop			; (mov r8, r8)
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}
 8004efc:	20000300 	.word	0x20000300
 8004f00:	40005400 	.word	0x40005400
 8004f04:	00300f38 	.word	0x00300f38

08004f08 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004f08:	b590      	push	{r4, r7, lr}
 8004f0a:	b089      	sub	sp, #36	; 0x24
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f10:	240c      	movs	r4, #12
 8004f12:	193b      	adds	r3, r7, r4
 8004f14:	0018      	movs	r0, r3
 8004f16:	2314      	movs	r3, #20
 8004f18:	001a      	movs	r2, r3
 8004f1a:	2100      	movs	r1, #0
 8004f1c:	f003 fe76 	bl	8008c0c <memset>
  if(i2cHandle->Instance==I2C1)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a17      	ldr	r2, [pc, #92]	; (8004f84 <HAL_I2C_MspInit+0x7c>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d128      	bne.n	8004f7c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f2a:	4b17      	ldr	r3, [pc, #92]	; (8004f88 <HAL_I2C_MspInit+0x80>)
 8004f2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f2e:	4b16      	ldr	r3, [pc, #88]	; (8004f88 <HAL_I2C_MspInit+0x80>)
 8004f30:	2102      	movs	r1, #2
 8004f32:	430a      	orrs	r2, r1
 8004f34:	62da      	str	r2, [r3, #44]	; 0x2c
 8004f36:	4b14      	ldr	r3, [pc, #80]	; (8004f88 <HAL_I2C_MspInit+0x80>)
 8004f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	60bb      	str	r3, [r7, #8]
 8004f40:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004f42:	0021      	movs	r1, r4
 8004f44:	187b      	adds	r3, r7, r1
 8004f46:	22c0      	movs	r2, #192	; 0xc0
 8004f48:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004f4a:	187b      	adds	r3, r7, r1
 8004f4c:	2212      	movs	r2, #18
 8004f4e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f50:	187b      	adds	r3, r7, r1
 8004f52:	2201      	movs	r2, #1
 8004f54:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f56:	187b      	adds	r3, r7, r1
 8004f58:	2203      	movs	r2, #3
 8004f5a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8004f5c:	187b      	adds	r3, r7, r1
 8004f5e:	2201      	movs	r2, #1
 8004f60:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f62:	187b      	adds	r3, r7, r1
 8004f64:	4a09      	ldr	r2, [pc, #36]	; (8004f8c <HAL_I2C_MspInit+0x84>)
 8004f66:	0019      	movs	r1, r3
 8004f68:	0010      	movs	r0, r2
 8004f6a:	f7fd ff7d 	bl	8002e68 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004f6e:	4b06      	ldr	r3, [pc, #24]	; (8004f88 <HAL_I2C_MspInit+0x80>)
 8004f70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f72:	4b05      	ldr	r3, [pc, #20]	; (8004f88 <HAL_I2C_MspInit+0x80>)
 8004f74:	2180      	movs	r1, #128	; 0x80
 8004f76:	0389      	lsls	r1, r1, #14
 8004f78:	430a      	orrs	r2, r1
 8004f7a:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004f7c:	46c0      	nop			; (mov r8, r8)
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	b009      	add	sp, #36	; 0x24
 8004f82:	bd90      	pop	{r4, r7, pc}
 8004f84:	40005400 	.word	0x40005400
 8004f88:	40021000 	.word	0x40021000
 8004f8c:	50000400 	.word	0x50000400

08004f90 <IIC_Writecmd>:
//**************************************************************************************************
//  Send comman to LCD display
//**************************************************************************************************
//
void IIC_Writecmd(uint8_t com)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b086      	sub	sp, #24
 8004f94:	af04      	add	r7, sp, #16
 8004f96:	0002      	movs	r2, r0
 8004f98:	1dfb      	adds	r3, r7, #7
 8004f9a:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1,0x78,0x00,1,&com,1,100);
 8004f9c:	4807      	ldr	r0, [pc, #28]	; (8004fbc <IIC_Writecmd+0x2c>)
 8004f9e:	2364      	movs	r3, #100	; 0x64
 8004fa0:	9302      	str	r3, [sp, #8]
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	9301      	str	r3, [sp, #4]
 8004fa6:	1dfb      	adds	r3, r7, #7
 8004fa8:	9300      	str	r3, [sp, #0]
 8004faa:	2301      	movs	r3, #1
 8004fac:	2200      	movs	r2, #0
 8004fae:	2178      	movs	r1, #120	; 0x78
 8004fb0:	f7fe f9a0 	bl	80032f4 <HAL_I2C_Mem_Write>
}
 8004fb4:	46c0      	nop			; (mov r8, r8)
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	b002      	add	sp, #8
 8004fba:	bd80      	pop	{r7, pc}
 8004fbc:	20000300 	.word	0x20000300

08004fc0 <IIC_Writedata>:

void IIC_Writedata(uint8_t data)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b086      	sub	sp, #24
 8004fc4:	af04      	add	r7, sp, #16
 8004fc6:	0002      	movs	r2, r0
 8004fc8:	1dfb      	adds	r3, r7, #7
 8004fca:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1,0x78,0x40,1,&data,1,100);
 8004fcc:	4807      	ldr	r0, [pc, #28]	; (8004fec <IIC_Writedata+0x2c>)
 8004fce:	2364      	movs	r3, #100	; 0x64
 8004fd0:	9302      	str	r3, [sp, #8]
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	9301      	str	r3, [sp, #4]
 8004fd6:	1dfb      	adds	r3, r7, #7
 8004fd8:	9300      	str	r3, [sp, #0]
 8004fda:	2301      	movs	r3, #1
 8004fdc:	2240      	movs	r2, #64	; 0x40
 8004fde:	2178      	movs	r1, #120	; 0x78
 8004fe0:	f7fe f988 	bl	80032f4 <HAL_I2C_Mem_Write>
}
 8004fe4:	46c0      	nop			; (mov r8, r8)
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	b002      	add	sp, #8
 8004fea:	bd80      	pop	{r7, pc}
 8004fec:	20000300 	.word	0x20000300

08004ff0 <OLED_Clear>:

void OLED_Clear(void)  
{  
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)  
 8004ff6:	1dfb      	adds	r3, r7, #7
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	701a      	strb	r2, [r3, #0]
 8004ffc:	e022      	b.n	8005044 <OLED_Clear+0x54>
	{
		IIC_Writecmd(0xb0+i);
 8004ffe:	1dfb      	adds	r3, r7, #7
 8005000:	781b      	ldrb	r3, [r3, #0]
 8005002:	3b50      	subs	r3, #80	; 0x50
 8005004:	b2db      	uxtb	r3, r3
 8005006:	0018      	movs	r0, r3
 8005008:	f7ff ffc2 	bl	8004f90 <IIC_Writecmd>
		IIC_Writecmd(0x00);
 800500c:	2000      	movs	r0, #0
 800500e:	f7ff ffbf 	bl	8004f90 <IIC_Writecmd>
		IIC_Writecmd(0x10);
 8005012:	2010      	movs	r0, #16
 8005014:	f7ff ffbc 	bl	8004f90 <IIC_Writecmd>
		for(n=0;n<128;n++)IIC_Writedata(0); 
 8005018:	1dbb      	adds	r3, r7, #6
 800501a:	2200      	movs	r2, #0
 800501c:	701a      	strb	r2, [r3, #0]
 800501e:	e007      	b.n	8005030 <OLED_Clear+0x40>
 8005020:	2000      	movs	r0, #0
 8005022:	f7ff ffcd 	bl	8004fc0 <IIC_Writedata>
 8005026:	1dbb      	adds	r3, r7, #6
 8005028:	781a      	ldrb	r2, [r3, #0]
 800502a:	1dbb      	adds	r3, r7, #6
 800502c:	3201      	adds	r2, #1
 800502e:	701a      	strb	r2, [r3, #0]
 8005030:	1dbb      	adds	r3, r7, #6
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	b25b      	sxtb	r3, r3
 8005036:	2b00      	cmp	r3, #0
 8005038:	daf2      	bge.n	8005020 <OLED_Clear+0x30>
	for(i=0;i<8;i++)  
 800503a:	1dfb      	adds	r3, r7, #7
 800503c:	781a      	ldrb	r2, [r3, #0]
 800503e:	1dfb      	adds	r3, r7, #7
 8005040:	3201      	adds	r2, #1
 8005042:	701a      	strb	r2, [r3, #0]
 8005044:	1dfb      	adds	r3, r7, #7
 8005046:	781b      	ldrb	r3, [r3, #0]
 8005048:	2b07      	cmp	r3, #7
 800504a:	d9d8      	bls.n	8004ffe <OLED_Clear+0xe>
	}
	OLED_Set_Pos(0,0);
 800504c:	2100      	movs	r1, #0
 800504e:	2000      	movs	r0, #0
 8005050:	f000 f865 	bl	800511e <OLED_Set_Pos>
}
 8005054:	46c0      	nop			; (mov r8, r8)
 8005056:	46bd      	mov	sp, r7
 8005058:	b002      	add	sp, #8
 800505a:	bd80      	pop	{r7, pc}

0800505c <lcd_init>:
//**************************************************************************************************
//	LCD display initialization
//**************************************************************************************************
//
void lcd_init(I2C_HandleTypeDef *h)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b082      	sub	sp, #8
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
	IIC_Writecmd(0xAE);//--turn off oled panel
 8005064:	20ae      	movs	r0, #174	; 0xae
 8005066:	f7ff ff93 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0x00);//---set low column address
 800506a:	2000      	movs	r0, #0
 800506c:	f7ff ff90 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0x10);//---set high column address
 8005070:	2010      	movs	r0, #16
 8005072:	f7ff ff8d 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0x40);//--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 8005076:	2040      	movs	r0, #64	; 0x40
 8005078:	f7ff ff8a 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0x81);//--set contrast control register
 800507c:	2081      	movs	r0, #129	; 0x81
 800507e:	f7ff ff87 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0xCF); // Set SEG Output Current Brightness
 8005082:	20cf      	movs	r0, #207	; 0xcf
 8005084:	f7ff ff84 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0xA1);//--Set SEG/Column Mapping
 8005088:	20a1      	movs	r0, #161	; 0xa1
 800508a:	f7ff ff81 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0xC8);//Set COM/Row Scan Direction
 800508e:	20c8      	movs	r0, #200	; 0xc8
 8005090:	f7ff ff7e 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0xA6);//--set normal display
 8005094:	20a6      	movs	r0, #166	; 0xa6
 8005096:	f7ff ff7b 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0xA8);//--set multiplex ratio(1 to 64)
 800509a:	20a8      	movs	r0, #168	; 0xa8
 800509c:	f7ff ff78 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0x3f);//--1/64 duty
 80050a0:	203f      	movs	r0, #63	; 0x3f
 80050a2:	f7ff ff75 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0xD3);//-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 80050a6:	20d3      	movs	r0, #211	; 0xd3
 80050a8:	f7ff ff72 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0x00);//-not offset
 80050ac:	2000      	movs	r0, #0
 80050ae:	f7ff ff6f 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0xd5);//--set display clock divide ratio/oscillator frequency
 80050b2:	20d5      	movs	r0, #213	; 0xd5
 80050b4:	f7ff ff6c 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0x80);//--set divide ratio, Set Clock as 100 Frames/Sec
 80050b8:	2080      	movs	r0, #128	; 0x80
 80050ba:	f7ff ff69 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0xD9);//--set pre-charge period
 80050be:	20d9      	movs	r0, #217	; 0xd9
 80050c0:	f7ff ff66 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0xF1);//Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 80050c4:	20f1      	movs	r0, #241	; 0xf1
 80050c6:	f7ff ff63 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0xDA);//--set com pins hardware configuration
 80050ca:	20da      	movs	r0, #218	; 0xda
 80050cc:	f7ff ff60 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0x12);
 80050d0:	2012      	movs	r0, #18
 80050d2:	f7ff ff5d 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0xDB);//--set vcomh
 80050d6:	20db      	movs	r0, #219	; 0xdb
 80050d8:	f7ff ff5a 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0x40);//Set VCOM Deselect Level
 80050dc:	2040      	movs	r0, #64	; 0x40
 80050de:	f7ff ff57 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0x20);//-Set Page Addressing Mode (0x00/0x01/0x02)
 80050e2:	2020      	movs	r0, #32
 80050e4:	f7ff ff54 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0x02);//
 80050e8:	2002      	movs	r0, #2
 80050ea:	f7ff ff51 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0x8D);//--set Charge Pump enable/disable
 80050ee:	208d      	movs	r0, #141	; 0x8d
 80050f0:	f7ff ff4e 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0x14);//--set(0x10) disable
 80050f4:	2014      	movs	r0, #20
 80050f6:	f7ff ff4b 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0xA4);// Disable Entire Display On (0xa4/0xa5)
 80050fa:	20a4      	movs	r0, #164	; 0xa4
 80050fc:	f7ff ff48 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0xA6);// Disable Inverse Display On (0xa6/a7) 
 8005100:	20a6      	movs	r0, #166	; 0xa6
 8005102:	f7ff ff45 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(0xAF);//--turn on oled panel
 8005106:	20af      	movs	r0, #175	; 0xaf
 8005108:	f7ff ff42 	bl	8004f90 <IIC_Writecmd>
	
	IIC_Writecmd(0xAF); /*display ON*/ 
 800510c:	20af      	movs	r0, #175	; 0xaf
 800510e:	f7ff ff3f 	bl	8004f90 <IIC_Writecmd>
	OLED_Clear();
 8005112:	f7ff ff6d 	bl	8004ff0 <OLED_Clear>
}
 8005116:	46c0      	nop			; (mov r8, r8)
 8005118:	46bd      	mov	sp, r7
 800511a:	b002      	add	sp, #8
 800511c:	bd80      	pop	{r7, pc}

0800511e <OLED_Set_Pos>:

void OLED_Set_Pos(unsigned char x, unsigned char y) 
{ 
 800511e:	b580      	push	{r7, lr}
 8005120:	b082      	sub	sp, #8
 8005122:	af00      	add	r7, sp, #0
 8005124:	0002      	movs	r2, r0
 8005126:	1dfb      	adds	r3, r7, #7
 8005128:	701a      	strb	r2, [r3, #0]
 800512a:	1dbb      	adds	r3, r7, #6
 800512c:	1c0a      	adds	r2, r1, #0
 800512e:	701a      	strb	r2, [r3, #0]
	IIC_Writecmd(0xb0+y);
 8005130:	1dbb      	adds	r3, r7, #6
 8005132:	781b      	ldrb	r3, [r3, #0]
 8005134:	3b50      	subs	r3, #80	; 0x50
 8005136:	b2db      	uxtb	r3, r3
 8005138:	0018      	movs	r0, r3
 800513a:	f7ff ff29 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd(((x&0xf0)>>4)|0x10);
 800513e:	1dfb      	adds	r3, r7, #7
 8005140:	781b      	ldrb	r3, [r3, #0]
 8005142:	091b      	lsrs	r3, r3, #4
 8005144:	b2db      	uxtb	r3, r3
 8005146:	2210      	movs	r2, #16
 8005148:	4313      	orrs	r3, r2
 800514a:	b2db      	uxtb	r3, r3
 800514c:	0018      	movs	r0, r3
 800514e:	f7ff ff1f 	bl	8004f90 <IIC_Writecmd>
	IIC_Writecmd((x&0x0f)|0x01); 
 8005152:	1dfb      	adds	r3, r7, #7
 8005154:	781b      	ldrb	r3, [r3, #0]
 8005156:	b25b      	sxtb	r3, r3
 8005158:	220e      	movs	r2, #14
 800515a:	4013      	ands	r3, r2
 800515c:	b25b      	sxtb	r3, r3
 800515e:	2201      	movs	r2, #1
 8005160:	4313      	orrs	r3, r2
 8005162:	b25b      	sxtb	r3, r3
 8005164:	b2db      	uxtb	r3, r3
 8005166:	0018      	movs	r0, r3
 8005168:	f7ff ff12 	bl	8004f90 <IIC_Writecmd>
}
 800516c:	46c0      	nop			; (mov r8, r8)
 800516e:	46bd      	mov	sp, r7
 8005170:	b002      	add	sp, #8
 8005172:	bd80      	pop	{r7, pc}

08005174 <OLED_ShowChar>:
			p[x+((y/8)*128)] ^= 0x01<<(y%8);
	IIC_Writedata(p[x+((y/8)*128)]);
}

void OLED_ShowChar(uint32_t x,uint32_t y,char chr,uint8_t mode)
{      	
 8005174:	b580      	push	{r7, lr}
 8005176:	b086      	sub	sp, #24
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	0019      	movs	r1, r3
 8005180:	1dfb      	adds	r3, r7, #7
 8005182:	701a      	strb	r2, [r3, #0]
 8005184:	1dbb      	adds	r3, r7, #6
 8005186:	1c0a      	adds	r2, r1, #0
 8005188:	701a      	strb	r2, [r3, #0]
	unsigned char c=chr-' ',i;
 800518a:	2316      	movs	r3, #22
 800518c:	18fb      	adds	r3, r7, r3
 800518e:	1dfa      	adds	r2, r7, #7
 8005190:	7812      	ldrb	r2, [r2, #0]
 8005192:	3a20      	subs	r2, #32
 8005194:	701a      	strb	r2, [r3, #0]
	if(x>Max_Column-1){x=0;y=y+2;}	
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2b7f      	cmp	r3, #127	; 0x7f
 800519a:	d904      	bls.n	80051a6 <OLED_ShowChar+0x32>
 800519c:	2300      	movs	r3, #0
 800519e:	60fb      	str	r3, [r7, #12]
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	3302      	adds	r3, #2
 80051a4:	60bb      	str	r3, [r7, #8]
	OLED_Set_Pos(x,y);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	68ba      	ldr	r2, [r7, #8]
 80051ac:	b2d2      	uxtb	r2, r2
 80051ae:	0011      	movs	r1, r2
 80051b0:	0018      	movs	r0, r3
 80051b2:	f7ff ffb4 	bl	800511e <OLED_Set_Pos>
	for(i=0;i<6;i++){
 80051b6:	2317      	movs	r3, #23
 80051b8:	18fb      	adds	r3, r7, r3
 80051ba:	2200      	movs	r2, #0
 80051bc:	701a      	strb	r2, [r3, #0]
 80051be:	e059      	b.n	8005274 <OLED_ShowChar+0x100>
		if(y == 1){
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d12c      	bne.n	8005220 <OLED_ShowChar+0xac>
			IIC_Writedata((mode)?F6x8[c][i]|0x01:~F6x8[c][i]|0x01);
 80051c6:	1dbb      	adds	r3, r7, #6
 80051c8:	781b      	ldrb	r3, [r3, #0]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d010      	beq.n	80051f0 <OLED_ShowChar+0x7c>
 80051ce:	2316      	movs	r3, #22
 80051d0:	18fb      	adds	r3, r7, r3
 80051d2:	781a      	ldrb	r2, [r3, #0]
 80051d4:	2317      	movs	r3, #23
 80051d6:	18fb      	adds	r3, r7, r3
 80051d8:	7819      	ldrb	r1, [r3, #0]
 80051da:	482b      	ldr	r0, [pc, #172]	; (8005288 <OLED_ShowChar+0x114>)
 80051dc:	0013      	movs	r3, r2
 80051de:	005b      	lsls	r3, r3, #1
 80051e0:	189b      	adds	r3, r3, r2
 80051e2:	005b      	lsls	r3, r3, #1
 80051e4:	18c3      	adds	r3, r0, r3
 80051e6:	5c5b      	ldrb	r3, [r3, r1]
 80051e8:	2201      	movs	r2, #1
 80051ea:	4313      	orrs	r3, r2
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	e013      	b.n	8005218 <OLED_ShowChar+0xa4>
 80051f0:	2316      	movs	r3, #22
 80051f2:	18fb      	adds	r3, r7, r3
 80051f4:	781a      	ldrb	r2, [r3, #0]
 80051f6:	2317      	movs	r3, #23
 80051f8:	18fb      	adds	r3, r7, r3
 80051fa:	7819      	ldrb	r1, [r3, #0]
 80051fc:	4822      	ldr	r0, [pc, #136]	; (8005288 <OLED_ShowChar+0x114>)
 80051fe:	0013      	movs	r3, r2
 8005200:	005b      	lsls	r3, r3, #1
 8005202:	189b      	adds	r3, r3, r2
 8005204:	005b      	lsls	r3, r3, #1
 8005206:	18c3      	adds	r3, r0, r3
 8005208:	5c5b      	ldrb	r3, [r3, r1]
 800520a:	b25b      	sxtb	r3, r3
 800520c:	43db      	mvns	r3, r3
 800520e:	b25b      	sxtb	r3, r3
 8005210:	2201      	movs	r2, #1
 8005212:	4313      	orrs	r3, r2
 8005214:	b25b      	sxtb	r3, r3
 8005216:	b2db      	uxtb	r3, r3
 8005218:	0018      	movs	r0, r3
 800521a:	f7ff fed1 	bl	8004fc0 <IIC_Writedata>
 800521e:	e023      	b.n	8005268 <OLED_ShowChar+0xf4>

		}else{
			IIC_Writedata((mode)?F6x8[c][i]:~F6x8[c][i]);
 8005220:	1dbb      	adds	r3, r7, #6
 8005222:	781b      	ldrb	r3, [r3, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d00d      	beq.n	8005244 <OLED_ShowChar+0xd0>
 8005228:	2316      	movs	r3, #22
 800522a:	18fb      	adds	r3, r7, r3
 800522c:	781a      	ldrb	r2, [r3, #0]
 800522e:	2317      	movs	r3, #23
 8005230:	18fb      	adds	r3, r7, r3
 8005232:	7819      	ldrb	r1, [r3, #0]
 8005234:	4814      	ldr	r0, [pc, #80]	; (8005288 <OLED_ShowChar+0x114>)
 8005236:	0013      	movs	r3, r2
 8005238:	005b      	lsls	r3, r3, #1
 800523a:	189b      	adds	r3, r3, r2
 800523c:	005b      	lsls	r3, r3, #1
 800523e:	18c3      	adds	r3, r0, r3
 8005240:	5c5b      	ldrb	r3, [r3, r1]
 8005242:	e00e      	b.n	8005262 <OLED_ShowChar+0xee>
 8005244:	2316      	movs	r3, #22
 8005246:	18fb      	adds	r3, r7, r3
 8005248:	781a      	ldrb	r2, [r3, #0]
 800524a:	2317      	movs	r3, #23
 800524c:	18fb      	adds	r3, r7, r3
 800524e:	7819      	ldrb	r1, [r3, #0]
 8005250:	480d      	ldr	r0, [pc, #52]	; (8005288 <OLED_ShowChar+0x114>)
 8005252:	0013      	movs	r3, r2
 8005254:	005b      	lsls	r3, r3, #1
 8005256:	189b      	adds	r3, r3, r2
 8005258:	005b      	lsls	r3, r3, #1
 800525a:	18c3      	adds	r3, r0, r3
 800525c:	5c5b      	ldrb	r3, [r3, r1]
 800525e:	43db      	mvns	r3, r3
 8005260:	b2db      	uxtb	r3, r3
 8005262:	0018      	movs	r0, r3
 8005264:	f7ff feac 	bl	8004fc0 <IIC_Writedata>
	for(i=0;i<6;i++){
 8005268:	2117      	movs	r1, #23
 800526a:	187b      	adds	r3, r7, r1
 800526c:	781a      	ldrb	r2, [r3, #0]
 800526e:	187b      	adds	r3, r7, r1
 8005270:	3201      	adds	r2, #1
 8005272:	701a      	strb	r2, [r3, #0]
 8005274:	2317      	movs	r3, #23
 8005276:	18fb      	adds	r3, r7, r3
 8005278:	781b      	ldrb	r3, [r3, #0]
 800527a:	2b05      	cmp	r3, #5
 800527c:	d9a0      	bls.n	80051c0 <OLED_ShowChar+0x4c>
		}
	}
}
 800527e:	46c0      	nop			; (mov r8, r8)
 8005280:	46c0      	nop			; (mov r8, r8)
 8005282:	46bd      	mov	sp, r7
 8005284:	b006      	add	sp, #24
 8005286:	bd80      	pop	{r7, pc}
 8005288:	0800bed4 	.word	0x0800bed4

0800528c <OLED_ShowBigChar>:

void OLED_ShowBigChar(uint32_t x,uint32_t y,char chr,uint8_t mode)
{
 800528c:	b590      	push	{r4, r7, lr}
 800528e:	b087      	sub	sp, #28
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	0019      	movs	r1, r3
 8005298:	1dfb      	adds	r3, r7, #7
 800529a:	701a      	strb	r2, [r3, #0]
 800529c:	1dbb      	adds	r3, r7, #6
 800529e:	1c0a      	adds	r2, r1, #0
 80052a0:	701a      	strb	r2, [r3, #0]
	unsigned char c=chr-' ',i;
 80052a2:	2316      	movs	r3, #22
 80052a4:	18fb      	adds	r3, r7, r3
 80052a6:	1dfa      	adds	r2, r7, #7
 80052a8:	7812      	ldrb	r2, [r2, #0]
 80052aa:	3a20      	subs	r2, #32
 80052ac:	701a      	strb	r2, [r3, #0]
	if(x>Max_Column-1){x=0;y=y+2;}
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2b7f      	cmp	r3, #127	; 0x7f
 80052b2:	d904      	bls.n	80052be <OLED_ShowBigChar+0x32>
 80052b4:	2300      	movs	r3, #0
 80052b6:	60fb      	str	r3, [r7, #12]
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	3302      	adds	r3, #2
 80052bc:	60bb      	str	r3, [r7, #8]
	OLED_Set_Pos(x,y);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	68ba      	ldr	r2, [r7, #8]
 80052c4:	b2d2      	uxtb	r2, r2
 80052c6:	0011      	movs	r1, r2
 80052c8:	0018      	movs	r0, r3
 80052ca:	f7ff ff28 	bl	800511e <OLED_Set_Pos>
	for(i=0;i<8;i++)
 80052ce:	2317      	movs	r3, #23
 80052d0:	18fb      	adds	r3, r7, r3
 80052d2:	2200      	movs	r2, #0
 80052d4:	701a      	strb	r2, [r3, #0]
 80052d6:	e023      	b.n	8005320 <OLED_ShowBigChar+0x94>
	IIC_Writedata((mode)?F8X16[c][i]:~F8X16[c][i]);
 80052d8:	1dbb      	adds	r3, r7, #6
 80052da:	781b      	ldrb	r3, [r3, #0]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d00a      	beq.n	80052f6 <OLED_ShowBigChar+0x6a>
 80052e0:	2316      	movs	r3, #22
 80052e2:	18fb      	adds	r3, r7, r3
 80052e4:	781a      	ldrb	r2, [r3, #0]
 80052e6:	2317      	movs	r3, #23
 80052e8:	18fb      	adds	r3, r7, r3
 80052ea:	781b      	ldrb	r3, [r3, #0]
 80052ec:	492d      	ldr	r1, [pc, #180]	; (80053a4 <OLED_ShowBigChar+0x118>)
 80052ee:	0112      	lsls	r2, r2, #4
 80052f0:	188a      	adds	r2, r1, r2
 80052f2:	5cd3      	ldrb	r3, [r2, r3]
 80052f4:	e00b      	b.n	800530e <OLED_ShowBigChar+0x82>
 80052f6:	2316      	movs	r3, #22
 80052f8:	18fb      	adds	r3, r7, r3
 80052fa:	781a      	ldrb	r2, [r3, #0]
 80052fc:	2317      	movs	r3, #23
 80052fe:	18fb      	adds	r3, r7, r3
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	4928      	ldr	r1, [pc, #160]	; (80053a4 <OLED_ShowBigChar+0x118>)
 8005304:	0112      	lsls	r2, r2, #4
 8005306:	188a      	adds	r2, r1, r2
 8005308:	5cd3      	ldrb	r3, [r2, r3]
 800530a:	43db      	mvns	r3, r3
 800530c:	b2db      	uxtb	r3, r3
 800530e:	0018      	movs	r0, r3
 8005310:	f7ff fe56 	bl	8004fc0 <IIC_Writedata>
	for(i=0;i<8;i++)
 8005314:	2117      	movs	r1, #23
 8005316:	187b      	adds	r3, r7, r1
 8005318:	781a      	ldrb	r2, [r3, #0]
 800531a:	187b      	adds	r3, r7, r1
 800531c:	3201      	adds	r2, #1
 800531e:	701a      	strb	r2, [r3, #0]
 8005320:	2417      	movs	r4, #23
 8005322:	193b      	adds	r3, r7, r4
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	2b07      	cmp	r3, #7
 8005328:	d9d6      	bls.n	80052d8 <OLED_ShowBigChar+0x4c>
	OLED_Set_Pos(x,y+1);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	b2da      	uxtb	r2, r3
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	b2db      	uxtb	r3, r3
 8005332:	3301      	adds	r3, #1
 8005334:	b2db      	uxtb	r3, r3
 8005336:	0019      	movs	r1, r3
 8005338:	0010      	movs	r0, r2
 800533a:	f7ff fef0 	bl	800511e <OLED_Set_Pos>
	for(i=8;i<16;i++)
 800533e:	193b      	adds	r3, r7, r4
 8005340:	2208      	movs	r2, #8
 8005342:	701a      	strb	r2, [r3, #0]
 8005344:	e023      	b.n	800538e <OLED_ShowBigChar+0x102>
	IIC_Writedata((mode)?F8X16[c][i]:~F8X16[c][i]);
 8005346:	1dbb      	adds	r3, r7, #6
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00a      	beq.n	8005364 <OLED_ShowBigChar+0xd8>
 800534e:	2316      	movs	r3, #22
 8005350:	18fb      	adds	r3, r7, r3
 8005352:	781a      	ldrb	r2, [r3, #0]
 8005354:	2317      	movs	r3, #23
 8005356:	18fb      	adds	r3, r7, r3
 8005358:	781b      	ldrb	r3, [r3, #0]
 800535a:	4912      	ldr	r1, [pc, #72]	; (80053a4 <OLED_ShowBigChar+0x118>)
 800535c:	0112      	lsls	r2, r2, #4
 800535e:	188a      	adds	r2, r1, r2
 8005360:	5cd3      	ldrb	r3, [r2, r3]
 8005362:	e00b      	b.n	800537c <OLED_ShowBigChar+0xf0>
 8005364:	2316      	movs	r3, #22
 8005366:	18fb      	adds	r3, r7, r3
 8005368:	781a      	ldrb	r2, [r3, #0]
 800536a:	2317      	movs	r3, #23
 800536c:	18fb      	adds	r3, r7, r3
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	490c      	ldr	r1, [pc, #48]	; (80053a4 <OLED_ShowBigChar+0x118>)
 8005372:	0112      	lsls	r2, r2, #4
 8005374:	188a      	adds	r2, r1, r2
 8005376:	5cd3      	ldrb	r3, [r2, r3]
 8005378:	43db      	mvns	r3, r3
 800537a:	b2db      	uxtb	r3, r3
 800537c:	0018      	movs	r0, r3
 800537e:	f7ff fe1f 	bl	8004fc0 <IIC_Writedata>
	for(i=8;i<16;i++)
 8005382:	2117      	movs	r1, #23
 8005384:	187b      	adds	r3, r7, r1
 8005386:	781a      	ldrb	r2, [r3, #0]
 8005388:	187b      	adds	r3, r7, r1
 800538a:	3201      	adds	r2, #1
 800538c:	701a      	strb	r2, [r3, #0]
 800538e:	2317      	movs	r3, #23
 8005390:	18fb      	adds	r3, r7, r3
 8005392:	781b      	ldrb	r3, [r3, #0]
 8005394:	2b0f      	cmp	r3, #15
 8005396:	d9d6      	bls.n	8005346 <OLED_ShowBigChar+0xba>
}
 8005398:	46c0      	nop			; (mov r8, r8)
 800539a:	46c0      	nop			; (mov r8, r8)
 800539c:	46bd      	mov	sp, r7
 800539e:	b007      	add	sp, #28
 80053a0:	bd90      	pop	{r4, r7, pc}
 80053a2:	46c0      	nop			; (mov r8, r8)
 80053a4:	0800c108 	.word	0x0800c108

080053a8 <OLED_ShowString>:

void OLED_ShowString(uint32_t x,uint32_t y,char *chr,uint8_t mode)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b086      	sub	sp, #24
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	60f8      	str	r0, [r7, #12]
 80053b0:	60b9      	str	r1, [r7, #8]
 80053b2:	607a      	str	r2, [r7, #4]
 80053b4:	001a      	movs	r2, r3
 80053b6:	1cfb      	adds	r3, r7, #3
 80053b8:	701a      	strb	r2, [r3, #0]
	unsigned char j=0;
 80053ba:	2317      	movs	r3, #23
 80053bc:	18fb      	adds	r3, r7, r3
 80053be:	2200      	movs	r2, #0
 80053c0:	701a      	strb	r2, [r3, #0]
	while (chr[j]!='\0')
 80053c2:	e035      	b.n	8005430 <OLED_ShowString+0x88>
	{		
		if(chr[j]=='\n') 
 80053c4:	2317      	movs	r3, #23
 80053c6:	18fb      	adds	r3, r7, r3
 80053c8:	781b      	ldrb	r3, [r3, #0]
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	18d3      	adds	r3, r2, r3
 80053ce:	781b      	ldrb	r3, [r3, #0]
 80053d0:	2b0a      	cmp	r3, #10
 80053d2:	d105      	bne.n	80053e0 <OLED_ShowString+0x38>
		{
			x=0;
 80053d4:	2300      	movs	r3, #0
 80053d6:	60fb      	str	r3, [r7, #12]
			y++;
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	3301      	adds	r3, #1
 80053dc:	60bb      	str	r3, [r7, #8]
 80053de:	e021      	b.n	8005424 <OLED_ShowString+0x7c>
		}
		else if(chr[j]=='\f') OLED_Clear();
 80053e0:	2317      	movs	r3, #23
 80053e2:	18fb      	adds	r3, r7, r3
 80053e4:	781b      	ldrb	r3, [r3, #0]
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	18d3      	adds	r3, r2, r3
 80053ea:	781b      	ldrb	r3, [r3, #0]
 80053ec:	2b0c      	cmp	r3, #12
 80053ee:	d102      	bne.n	80053f6 <OLED_ShowString+0x4e>
 80053f0:	f7ff fdfe 	bl	8004ff0 <OLED_Clear>
 80053f4:	e016      	b.n	8005424 <OLED_ShowString+0x7c>
		else
		{
			OLED_ShowChar(x,y,chr[j],mode);
 80053f6:	2317      	movs	r3, #23
 80053f8:	18fb      	adds	r3, r7, r3
 80053fa:	781b      	ldrb	r3, [r3, #0]
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	18d3      	adds	r3, r2, r3
 8005400:	781a      	ldrb	r2, [r3, #0]
 8005402:	1cfb      	adds	r3, r7, #3
 8005404:	781b      	ldrb	r3, [r3, #0]
 8005406:	68b9      	ldr	r1, [r7, #8]
 8005408:	68f8      	ldr	r0, [r7, #12]
 800540a:	f7ff feb3 	bl	8005174 <OLED_ShowChar>
			x+=6;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	3306      	adds	r3, #6
 8005412:	60fb      	str	r3, [r7, #12]
			if(x>120)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2b78      	cmp	r3, #120	; 0x78
 8005418:	d904      	bls.n	8005424 <OLED_ShowString+0x7c>
			{
				x=0;
 800541a:	2300      	movs	r3, #0
 800541c:	60fb      	str	r3, [r7, #12]
				y++;
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	3301      	adds	r3, #1
 8005422:	60bb      	str	r3, [r7, #8]
			}
		}
		j++;
 8005424:	2117      	movs	r1, #23
 8005426:	187b      	adds	r3, r7, r1
 8005428:	781a      	ldrb	r2, [r3, #0]
 800542a:	187b      	adds	r3, r7, r1
 800542c:	3201      	adds	r2, #1
 800542e:	701a      	strb	r2, [r3, #0]
	while (chr[j]!='\0')
 8005430:	2317      	movs	r3, #23
 8005432:	18fb      	adds	r3, r7, r3
 8005434:	781b      	ldrb	r3, [r3, #0]
 8005436:	687a      	ldr	r2, [r7, #4]
 8005438:	18d3      	adds	r3, r2, r3
 800543a:	781b      	ldrb	r3, [r3, #0]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d1c1      	bne.n	80053c4 <OLED_ShowString+0x1c>
	}
}
 8005440:	46c0      	nop			; (mov r8, r8)
 8005442:	46c0      	nop			; (mov r8, r8)
 8005444:	46bd      	mov	sp, r7
 8005446:	b006      	add	sp, #24
 8005448:	bd80      	pop	{r7, pc}

0800544a <OLED_ShowBigString>:

void OLED_ShowBigString(uint32_t x,uint32_t y,char *chr,uint8_t mode)
{
 800544a:	b580      	push	{r7, lr}
 800544c:	b086      	sub	sp, #24
 800544e:	af00      	add	r7, sp, #0
 8005450:	60f8      	str	r0, [r7, #12]
 8005452:	60b9      	str	r1, [r7, #8]
 8005454:	607a      	str	r2, [r7, #4]
 8005456:	001a      	movs	r2, r3
 8005458:	1cfb      	adds	r3, r7, #3
 800545a:	701a      	strb	r2, [r3, #0]
	unsigned char j=0;
 800545c:	2317      	movs	r3, #23
 800545e:	18fb      	adds	r3, r7, r3
 8005460:	2200      	movs	r2, #0
 8005462:	701a      	strb	r2, [r3, #0]
	while (chr[j]!='\0')
 8005464:	e035      	b.n	80054d2 <OLED_ShowBigString+0x88>
	{
		if(chr[j]=='\n')
 8005466:	2317      	movs	r3, #23
 8005468:	18fb      	adds	r3, r7, r3
 800546a:	781b      	ldrb	r3, [r3, #0]
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	18d3      	adds	r3, r2, r3
 8005470:	781b      	ldrb	r3, [r3, #0]
 8005472:	2b0a      	cmp	r3, #10
 8005474:	d105      	bne.n	8005482 <OLED_ShowBigString+0x38>
		{
			x=0;
 8005476:	2300      	movs	r3, #0
 8005478:	60fb      	str	r3, [r7, #12]
			y++;
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	3301      	adds	r3, #1
 800547e:	60bb      	str	r3, [r7, #8]
 8005480:	e021      	b.n	80054c6 <OLED_ShowBigString+0x7c>
		}
		else if(chr[j]=='\f') OLED_Clear();
 8005482:	2317      	movs	r3, #23
 8005484:	18fb      	adds	r3, r7, r3
 8005486:	781b      	ldrb	r3, [r3, #0]
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	18d3      	adds	r3, r2, r3
 800548c:	781b      	ldrb	r3, [r3, #0]
 800548e:	2b0c      	cmp	r3, #12
 8005490:	d102      	bne.n	8005498 <OLED_ShowBigString+0x4e>
 8005492:	f7ff fdad 	bl	8004ff0 <OLED_Clear>
 8005496:	e016      	b.n	80054c6 <OLED_ShowBigString+0x7c>
		else
		{
			OLED_ShowBigChar(x,y,chr[j],mode);
 8005498:	2317      	movs	r3, #23
 800549a:	18fb      	adds	r3, r7, r3
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	18d3      	adds	r3, r2, r3
 80054a2:	781a      	ldrb	r2, [r3, #0]
 80054a4:	1cfb      	adds	r3, r7, #3
 80054a6:	781b      	ldrb	r3, [r3, #0]
 80054a8:	68b9      	ldr	r1, [r7, #8]
 80054aa:	68f8      	ldr	r0, [r7, #12]
 80054ac:	f7ff feee 	bl	800528c <OLED_ShowBigChar>
			x+=8;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	3308      	adds	r3, #8
 80054b4:	60fb      	str	r3, [r7, #12]
			if(x>160)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2ba0      	cmp	r3, #160	; 0xa0
 80054ba:	d904      	bls.n	80054c6 <OLED_ShowBigString+0x7c>
			{
				x=0;
 80054bc:	2300      	movs	r3, #0
 80054be:	60fb      	str	r3, [r7, #12]
				y++;
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	3301      	adds	r3, #1
 80054c4:	60bb      	str	r3, [r7, #8]
			}
		}
		j++;
 80054c6:	2117      	movs	r1, #23
 80054c8:	187b      	adds	r3, r7, r1
 80054ca:	781a      	ldrb	r2, [r3, #0]
 80054cc:	187b      	adds	r3, r7, r1
 80054ce:	3201      	adds	r2, #1
 80054d0:	701a      	strb	r2, [r3, #0]
	while (chr[j]!='\0')
 80054d2:	2317      	movs	r3, #23
 80054d4:	18fb      	adds	r3, r7, r3
 80054d6:	781b      	ldrb	r3, [r3, #0]
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	18d3      	adds	r3, r2, r3
 80054dc:	781b      	ldrb	r3, [r3, #0]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1c1      	bne.n	8005466 <OLED_ShowBigString+0x1c>
	}
}
 80054e2:	46c0      	nop			; (mov r8, r8)
 80054e4:	46c0      	nop			; (mov r8, r8)
 80054e6:	46bd      	mov	sp, r7
 80054e8:	b006      	add	sp, #24
 80054ea:	bd80      	pop	{r7, pc}

080054ec <OLED_ShowStringXY>:

void OLED_ShowStringXY(uint32_t x,uint32_t y,char *chr,uint8_t mode)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b084      	sub	sp, #16
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	607a      	str	r2, [r7, #4]
 80054f8:	001a      	movs	r2, r3
 80054fa:	1cfb      	adds	r3, r7, #3
 80054fc:	701a      	strb	r2, [r3, #0]
   OLED_ShowString(6*x,y,chr,mode);
 80054fe:	68fa      	ldr	r2, [r7, #12]
 8005500:	0013      	movs	r3, r2
 8005502:	005b      	lsls	r3, r3, #1
 8005504:	189b      	adds	r3, r3, r2
 8005506:	005b      	lsls	r3, r3, #1
 8005508:	0018      	movs	r0, r3
 800550a:	1cfb      	adds	r3, r7, #3
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	687a      	ldr	r2, [r7, #4]
 8005510:	68b9      	ldr	r1, [r7, #8]
 8005512:	f7ff ff49 	bl	80053a8 <OLED_ShowString>
}
 8005516:	46c0      	nop			; (mov r8, r8)
 8005518:	46bd      	mov	sp, r7
 800551a:	b004      	add	sp, #16
 800551c:	bd80      	pop	{r7, pc}

0800551e <OLED_ShowBigStringXY>:

void OLED_ShowBigStringXY(uint32_t x,uint32_t y,char *chr,uint8_t mode)
{
 800551e:	b580      	push	{r7, lr}
 8005520:	b084      	sub	sp, #16
 8005522:	af00      	add	r7, sp, #0
 8005524:	60f8      	str	r0, [r7, #12]
 8005526:	60b9      	str	r1, [r7, #8]
 8005528:	607a      	str	r2, [r7, #4]
 800552a:	001a      	movs	r2, r3
 800552c:	1cfb      	adds	r3, r7, #3
 800552e:	701a      	strb	r2, [r3, #0]
	OLED_ShowBigString(8*x,y,chr,mode);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	00d8      	lsls	r0, r3, #3
 8005534:	1cfb      	adds	r3, r7, #3
 8005536:	781b      	ldrb	r3, [r3, #0]
 8005538:	687a      	ldr	r2, [r7, #4]
 800553a:	68b9      	ldr	r1, [r7, #8]
 800553c:	f7ff ff85 	bl	800544a <OLED_ShowBigString>
}
 8005540:	46c0      	nop			; (mov r8, r8)
 8005542:	46bd      	mov	sp, r7
 8005544:	b004      	add	sp, #16
 8005546:	bd80      	pop	{r7, pc}

08005548 <ledoff>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void ledoff() {
 8005548:	b580      	push	{r7, lr}
 800554a:	af00      	add	r7, sp, #0

	REV(0);
 800554c:	23a0      	movs	r3, #160	; 0xa0
 800554e:	05db      	lsls	r3, r3, #23
 8005550:	2200      	movs	r2, #0
 8005552:	2108      	movs	r1, #8
 8005554:	0018      	movs	r0, r3
 8005556:	f7fd fe1a 	bl	800318e <HAL_GPIO_WritePin>
	LOCK(0);
 800555a:	23a0      	movs	r3, #160	; 0xa0
 800555c:	05db      	lsls	r3, r3, #23
 800555e:	2200      	movs	r2, #0
 8005560:	2110      	movs	r1, #16
 8005562:	0018      	movs	r0, r3
 8005564:	f7fd fe13 	bl	800318e <HAL_GPIO_WritePin>
	FWD(0);
 8005568:	23a0      	movs	r3, #160	; 0xa0
 800556a:	05db      	lsls	r3, r3, #23
 800556c:	2200      	movs	r2, #0
 800556e:	2120      	movs	r1, #32
 8005570:	0018      	movs	r0, r3
 8005572:	f7fd fe0c 	bl	800318e <HAL_GPIO_WritePin>
	DETERGENT(0);
 8005576:	23a0      	movs	r3, #160	; 0xa0
 8005578:	05db      	lsls	r3, r3, #23
 800557a:	2200      	movs	r2, #0
 800557c:	2140      	movs	r1, #64	; 0x40
 800557e:	0018      	movs	r0, r3
 8005580:	f7fd fe05 	bl	800318e <HAL_GPIO_WritePin>
	SUPPLY(0);
 8005584:	23a0      	movs	r3, #160	; 0xa0
 8005586:	05db      	lsls	r3, r3, #23
 8005588:	2200      	movs	r2, #0
 800558a:	2180      	movs	r1, #128	; 0x80
 800558c:	0018      	movs	r0, r3
 800558e:	f7fd fdfe 	bl	800318e <HAL_GPIO_WritePin>
	HEATING(0);
 8005592:	2380      	movs	r3, #128	; 0x80
 8005594:	0059      	lsls	r1, r3, #1
 8005596:	23a0      	movs	r3, #160	; 0xa0
 8005598:	05db      	lsls	r3, r3, #23
 800559a:	2200      	movs	r2, #0
 800559c:	0018      	movs	r0, r3
 800559e:	f7fd fdf6 	bl	800318e <HAL_GPIO_WritePin>
	SOFT(0);
 80055a2:	2380      	movs	r3, #128	; 0x80
 80055a4:	0099      	lsls	r1, r3, #2
 80055a6:	23a0      	movs	r3, #160	; 0xa0
 80055a8:	05db      	lsls	r3, r3, #23
 80055aa:	2200      	movs	r2, #0
 80055ac:	0018      	movs	r0, r3
 80055ae:	f7fd fdee 	bl	800318e <HAL_GPIO_WritePin>
	DRYER(0);
 80055b2:	2380      	movs	r3, #128	; 0x80
 80055b4:	00d9      	lsls	r1, r3, #3
 80055b6:	23a0      	movs	r3, #160	; 0xa0
 80055b8:	05db      	lsls	r3, r3, #23
 80055ba:	2200      	movs	r2, #0
 80055bc:	0018      	movs	r0, r3
 80055be:	f7fd fde6 	bl	800318e <HAL_GPIO_WritePin>
	DRAIN(0);
 80055c2:	2380      	movs	r3, #128	; 0x80
 80055c4:	01db      	lsls	r3, r3, #7
 80055c6:	4807      	ldr	r0, [pc, #28]	; (80055e4 <ledoff+0x9c>)
 80055c8:	2200      	movs	r2, #0
 80055ca:	0019      	movs	r1, r3
 80055cc:	f7fd fddf 	bl	800318e <HAL_GPIO_WritePin>
	HI_SPEED(0);
 80055d0:	2380      	movs	r3, #128	; 0x80
 80055d2:	021b      	lsls	r3, r3, #8
 80055d4:	4803      	ldr	r0, [pc, #12]	; (80055e4 <ledoff+0x9c>)
 80055d6:	2200      	movs	r2, #0
 80055d8:	0019      	movs	r1, r3
 80055da:	f7fd fdd8 	bl	800318e <HAL_GPIO_WritePin>

}
 80055de:	46c0      	nop			; (mov r8, r8)
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	50000800 	.word	0x50000800

080055e8 <st>:

void st() {
 80055e8:	b580      	push	{r7, lr}
 80055ea:	af00      	add	r7, sp, #0
	while (SW_UP == 0) {
 80055ec:	e002      	b.n	80055f4 <st+0xc>
		HAL_Delay(75);
 80055ee:	204b      	movs	r0, #75	; 0x4b
 80055f0:	f7fc fdf0 	bl	80021d4 <HAL_Delay>
	while (SW_UP == 0) {
 80055f4:	4b1e      	ldr	r3, [pc, #120]	; (8005670 <st+0x88>)
 80055f6:	2120      	movs	r1, #32
 80055f8:	0018      	movs	r0, r3
 80055fa:	f7fd fdab 	bl	8003154 <HAL_GPIO_ReadPin>
 80055fe:	1e03      	subs	r3, r0, #0
 8005600:	d0f5      	beq.n	80055ee <st+0x6>
	}
	while (SW_DOWN == 0) {
 8005602:	e002      	b.n	800560a <st+0x22>
		HAL_Delay(75);
 8005604:	204b      	movs	r0, #75	; 0x4b
 8005606:	f7fc fde5 	bl	80021d4 <HAL_Delay>
	while (SW_DOWN == 0) {
 800560a:	4b19      	ldr	r3, [pc, #100]	; (8005670 <st+0x88>)
 800560c:	2101      	movs	r1, #1
 800560e:	0018      	movs	r0, r3
 8005610:	f7fd fda0 	bl	8003154 <HAL_GPIO_ReadPin>
 8005614:	1e03      	subs	r3, r0, #0
 8005616:	d0f5      	beq.n	8005604 <st+0x1c>
	}
	while (SW_BACK == 0) {
 8005618:	e002      	b.n	8005620 <st+0x38>
		HAL_Delay(75);
 800561a:	204b      	movs	r0, #75	; 0x4b
 800561c:	f7fc fdda 	bl	80021d4 <HAL_Delay>
	while (SW_BACK == 0) {
 8005620:	4b13      	ldr	r3, [pc, #76]	; (8005670 <st+0x88>)
 8005622:	2108      	movs	r1, #8
 8005624:	0018      	movs	r0, r3
 8005626:	f7fd fd95 	bl	8003154 <HAL_GPIO_ReadPin>
 800562a:	1e03      	subs	r3, r0, #0
 800562c:	d0f5      	beq.n	800561a <st+0x32>
	}
	while (SW_ENTER == 0) {
 800562e:	e002      	b.n	8005636 <st+0x4e>
		HAL_Delay(75);
 8005630:	204b      	movs	r0, #75	; 0x4b
 8005632:	f7fc fdcf 	bl	80021d4 <HAL_Delay>
	while (SW_ENTER == 0) {
 8005636:	4b0e      	ldr	r3, [pc, #56]	; (8005670 <st+0x88>)
 8005638:	2102      	movs	r1, #2
 800563a:	0018      	movs	r0, r3
 800563c:	f7fd fd8a 	bl	8003154 <HAL_GPIO_ReadPin>
 8005640:	1e03      	subs	r3, r0, #0
 8005642:	d0f5      	beq.n	8005630 <st+0x48>
	}
	BUZZER(1);
 8005644:	2380      	movs	r3, #128	; 0x80
 8005646:	0219      	lsls	r1, r3, #8
 8005648:	23a0      	movs	r3, #160	; 0xa0
 800564a:	05db      	lsls	r3, r3, #23
 800564c:	2201      	movs	r2, #1
 800564e:	0018      	movs	r0, r3
 8005650:	f7fd fd9d 	bl	800318e <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8005654:	2064      	movs	r0, #100	; 0x64
 8005656:	f7fc fdbd 	bl	80021d4 <HAL_Delay>
	BUZZER(0);
 800565a:	2380      	movs	r3, #128	; 0x80
 800565c:	0219      	lsls	r1, r3, #8
 800565e:	23a0      	movs	r3, #160	; 0xa0
 8005660:	05db      	lsls	r3, r3, #23
 8005662:	2200      	movs	r2, #0
 8005664:	0018      	movs	r0, r3
 8005666:	f7fd fd92 	bl	800318e <HAL_GPIO_WritePin>
}
 800566a:	46c0      	nop			; (mov r8, r8)
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}
 8005670:	50000400 	.word	0x50000400

08005674 <error>:

void error() {
 8005674:	b580      	push	{r7, lr}
 8005676:	af00      	add	r7, sp, #0

	while (SW_UP == 0) {
 8005678:	e002      	b.n	8005680 <error+0xc>
		HAL_Delay(75);
 800567a:	204b      	movs	r0, #75	; 0x4b
 800567c:	f7fc fdaa 	bl	80021d4 <HAL_Delay>
	while (SW_UP == 0) {
 8005680:	4b29      	ldr	r3, [pc, #164]	; (8005728 <error+0xb4>)
 8005682:	2120      	movs	r1, #32
 8005684:	0018      	movs	r0, r3
 8005686:	f7fd fd65 	bl	8003154 <HAL_GPIO_ReadPin>
 800568a:	1e03      	subs	r3, r0, #0
 800568c:	d0f5      	beq.n	800567a <error+0x6>
	}
	while (SW_DOWN == 0) {
 800568e:	e002      	b.n	8005696 <error+0x22>
		HAL_Delay(75);
 8005690:	204b      	movs	r0, #75	; 0x4b
 8005692:	f7fc fd9f 	bl	80021d4 <HAL_Delay>
	while (SW_DOWN == 0) {
 8005696:	4b24      	ldr	r3, [pc, #144]	; (8005728 <error+0xb4>)
 8005698:	2101      	movs	r1, #1
 800569a:	0018      	movs	r0, r3
 800569c:	f7fd fd5a 	bl	8003154 <HAL_GPIO_ReadPin>
 80056a0:	1e03      	subs	r3, r0, #0
 80056a2:	d0f5      	beq.n	8005690 <error+0x1c>
	}
	while (SW_BACK == 0) {
 80056a4:	e002      	b.n	80056ac <error+0x38>
		HAL_Delay(75);
 80056a6:	204b      	movs	r0, #75	; 0x4b
 80056a8:	f7fc fd94 	bl	80021d4 <HAL_Delay>
	while (SW_BACK == 0) {
 80056ac:	4b1e      	ldr	r3, [pc, #120]	; (8005728 <error+0xb4>)
 80056ae:	2108      	movs	r1, #8
 80056b0:	0018      	movs	r0, r3
 80056b2:	f7fd fd4f 	bl	8003154 <HAL_GPIO_ReadPin>
 80056b6:	1e03      	subs	r3, r0, #0
 80056b8:	d0f5      	beq.n	80056a6 <error+0x32>
	}
	while (SW_ENTER == 0) {
 80056ba:	e002      	b.n	80056c2 <error+0x4e>
		HAL_Delay(75);
 80056bc:	204b      	movs	r0, #75	; 0x4b
 80056be:	f7fc fd89 	bl	80021d4 <HAL_Delay>
	while (SW_ENTER == 0) {
 80056c2:	4b19      	ldr	r3, [pc, #100]	; (8005728 <error+0xb4>)
 80056c4:	2102      	movs	r1, #2
 80056c6:	0018      	movs	r0, r3
 80056c8:	f7fd fd44 	bl	8003154 <HAL_GPIO_ReadPin>
 80056cc:	1e03      	subs	r3, r0, #0
 80056ce:	d0f5      	beq.n	80056bc <error+0x48>
	}

	BUZZER(1);
 80056d0:	2380      	movs	r3, #128	; 0x80
 80056d2:	0219      	lsls	r1, r3, #8
 80056d4:	23a0      	movs	r3, #160	; 0xa0
 80056d6:	05db      	lsls	r3, r3, #23
 80056d8:	2201      	movs	r2, #1
 80056da:	0018      	movs	r0, r3
 80056dc:	f7fd fd57 	bl	800318e <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80056e0:	2064      	movs	r0, #100	; 0x64
 80056e2:	f7fc fd77 	bl	80021d4 <HAL_Delay>
	BUZZER(0);
 80056e6:	2380      	movs	r3, #128	; 0x80
 80056e8:	0219      	lsls	r1, r3, #8
 80056ea:	23a0      	movs	r3, #160	; 0xa0
 80056ec:	05db      	lsls	r3, r3, #23
 80056ee:	2200      	movs	r2, #0
 80056f0:	0018      	movs	r0, r3
 80056f2:	f7fd fd4c 	bl	800318e <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80056f6:	2064      	movs	r0, #100	; 0x64
 80056f8:	f7fc fd6c 	bl	80021d4 <HAL_Delay>
	BUZZER(1);
 80056fc:	2380      	movs	r3, #128	; 0x80
 80056fe:	0219      	lsls	r1, r3, #8
 8005700:	23a0      	movs	r3, #160	; 0xa0
 8005702:	05db      	lsls	r3, r3, #23
 8005704:	2201      	movs	r2, #1
 8005706:	0018      	movs	r0, r3
 8005708:	f7fd fd41 	bl	800318e <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800570c:	2064      	movs	r0, #100	; 0x64
 800570e:	f7fc fd61 	bl	80021d4 <HAL_Delay>
	BUZZER(0);
 8005712:	2380      	movs	r3, #128	; 0x80
 8005714:	0219      	lsls	r1, r3, #8
 8005716:	23a0      	movs	r3, #160	; 0xa0
 8005718:	05db      	lsls	r3, r3, #23
 800571a:	2200      	movs	r2, #0
 800571c:	0018      	movs	r0, r3
 800571e:	f7fd fd36 	bl	800318e <HAL_GPIO_WritePin>

}
 8005722:	46c0      	nop			; (mov r8, r8)
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}
 8005728:	50000400 	.word	0x50000400

0800572c <dcount>:

int dcount(int i) {
 800572c:	b580      	push	{r7, lr}
 800572e:	b082      	sub	sp, #8
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]

	switch (mon) {
 8005734:	4b73      	ldr	r3, [pc, #460]	; (8005904 <dcount+0x1d8>)
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	2b0c      	cmp	r3, #12
 800573a:	d900      	bls.n	800573e <dcount+0x12>
 800573c:	e0dd      	b.n	80058fa <dcount+0x1ce>
 800573e:	009a      	lsls	r2, r3, #2
 8005740:	4b71      	ldr	r3, [pc, #452]	; (8005908 <dcount+0x1dc>)
 8005742:	18d3      	adds	r3, r2, r3
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	469f      	mov	pc, r3
	case 1:
		if (day == 32) {
 8005748:	4b70      	ldr	r3, [pc, #448]	; (800590c <dcount+0x1e0>)
 800574a:	781b      	ldrb	r3, [r3, #0]
 800574c:	2b20      	cmp	r3, #32
 800574e:	d000      	beq.n	8005752 <dcount+0x26>
 8005750:	e0bc      	b.n	80058cc <dcount+0x1a0>
			day = 1;
 8005752:	4b6e      	ldr	r3, [pc, #440]	; (800590c <dcount+0x1e0>)
 8005754:	2201      	movs	r2, #1
 8005756:	701a      	strb	r2, [r3, #0]
			mon++;
 8005758:	4b6a      	ldr	r3, [pc, #424]	; (8005904 <dcount+0x1d8>)
 800575a:	781b      	ldrb	r3, [r3, #0]
 800575c:	3301      	adds	r3, #1
 800575e:	b2da      	uxtb	r2, r3
 8005760:	4b68      	ldr	r3, [pc, #416]	; (8005904 <dcount+0x1d8>)
 8005762:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005764:	e0b2      	b.n	80058cc <dcount+0x1a0>
	case 2:
		if (i == 0) {
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d10e      	bne.n	800578a <dcount+0x5e>
			if (day == 29) {
 800576c:	4b67      	ldr	r3, [pc, #412]	; (800590c <dcount+0x1e0>)
 800576e:	781b      	ldrb	r3, [r3, #0]
 8005770:	2b1d      	cmp	r3, #29
 8005772:	d000      	beq.n	8005776 <dcount+0x4a>
 8005774:	e0ac      	b.n	80058d0 <dcount+0x1a4>
				day = 1;
 8005776:	4b65      	ldr	r3, [pc, #404]	; (800590c <dcount+0x1e0>)
 8005778:	2201      	movs	r2, #1
 800577a:	701a      	strb	r2, [r3, #0]
				mon++;
 800577c:	4b61      	ldr	r3, [pc, #388]	; (8005904 <dcount+0x1d8>)
 800577e:	781b      	ldrb	r3, [r3, #0]
 8005780:	3301      	adds	r3, #1
 8005782:	b2da      	uxtb	r2, r3
 8005784:	4b5f      	ldr	r3, [pc, #380]	; (8005904 <dcount+0x1d8>)
 8005786:	701a      	strb	r2, [r3, #0]
			if (day == 30) {
				day = 1;
				mon++;
			}
		}
		break;
 8005788:	e0a2      	b.n	80058d0 <dcount+0x1a4>
			if (day == 30) {
 800578a:	4b60      	ldr	r3, [pc, #384]	; (800590c <dcount+0x1e0>)
 800578c:	781b      	ldrb	r3, [r3, #0]
 800578e:	2b1e      	cmp	r3, #30
 8005790:	d000      	beq.n	8005794 <dcount+0x68>
 8005792:	e09d      	b.n	80058d0 <dcount+0x1a4>
				day = 1;
 8005794:	4b5d      	ldr	r3, [pc, #372]	; (800590c <dcount+0x1e0>)
 8005796:	2201      	movs	r2, #1
 8005798:	701a      	strb	r2, [r3, #0]
				mon++;
 800579a:	4b5a      	ldr	r3, [pc, #360]	; (8005904 <dcount+0x1d8>)
 800579c:	781b      	ldrb	r3, [r3, #0]
 800579e:	3301      	adds	r3, #1
 80057a0:	b2da      	uxtb	r2, r3
 80057a2:	4b58      	ldr	r3, [pc, #352]	; (8005904 <dcount+0x1d8>)
 80057a4:	701a      	strb	r2, [r3, #0]
		break;
 80057a6:	e093      	b.n	80058d0 <dcount+0x1a4>
	case 3:
		if (day == 32) {
 80057a8:	4b58      	ldr	r3, [pc, #352]	; (800590c <dcount+0x1e0>)
 80057aa:	781b      	ldrb	r3, [r3, #0]
 80057ac:	2b20      	cmp	r3, #32
 80057ae:	d000      	beq.n	80057b2 <dcount+0x86>
 80057b0:	e090      	b.n	80058d4 <dcount+0x1a8>
			day = 1;
 80057b2:	4b56      	ldr	r3, [pc, #344]	; (800590c <dcount+0x1e0>)
 80057b4:	2201      	movs	r2, #1
 80057b6:	701a      	strb	r2, [r3, #0]
			mon++;
 80057b8:	4b52      	ldr	r3, [pc, #328]	; (8005904 <dcount+0x1d8>)
 80057ba:	781b      	ldrb	r3, [r3, #0]
 80057bc:	3301      	adds	r3, #1
 80057be:	b2da      	uxtb	r2, r3
 80057c0:	4b50      	ldr	r3, [pc, #320]	; (8005904 <dcount+0x1d8>)
 80057c2:	701a      	strb	r2, [r3, #0]
		}
		break;
 80057c4:	e086      	b.n	80058d4 <dcount+0x1a8>
	case 4:
		if (day == 31) {
 80057c6:	4b51      	ldr	r3, [pc, #324]	; (800590c <dcount+0x1e0>)
 80057c8:	781b      	ldrb	r3, [r3, #0]
 80057ca:	2b1f      	cmp	r3, #31
 80057cc:	d000      	beq.n	80057d0 <dcount+0xa4>
 80057ce:	e083      	b.n	80058d8 <dcount+0x1ac>
			day = 1;
 80057d0:	4b4e      	ldr	r3, [pc, #312]	; (800590c <dcount+0x1e0>)
 80057d2:	2201      	movs	r2, #1
 80057d4:	701a      	strb	r2, [r3, #0]
			mon++;
 80057d6:	4b4b      	ldr	r3, [pc, #300]	; (8005904 <dcount+0x1d8>)
 80057d8:	781b      	ldrb	r3, [r3, #0]
 80057da:	3301      	adds	r3, #1
 80057dc:	b2da      	uxtb	r2, r3
 80057de:	4b49      	ldr	r3, [pc, #292]	; (8005904 <dcount+0x1d8>)
 80057e0:	701a      	strb	r2, [r3, #0]
		}
		break;
 80057e2:	e079      	b.n	80058d8 <dcount+0x1ac>
	case 5:
		if (day == 32) {
 80057e4:	4b49      	ldr	r3, [pc, #292]	; (800590c <dcount+0x1e0>)
 80057e6:	781b      	ldrb	r3, [r3, #0]
 80057e8:	2b20      	cmp	r3, #32
 80057ea:	d000      	beq.n	80057ee <dcount+0xc2>
 80057ec:	e076      	b.n	80058dc <dcount+0x1b0>
			day = 1;
 80057ee:	4b47      	ldr	r3, [pc, #284]	; (800590c <dcount+0x1e0>)
 80057f0:	2201      	movs	r2, #1
 80057f2:	701a      	strb	r2, [r3, #0]
			mon++;
 80057f4:	4b43      	ldr	r3, [pc, #268]	; (8005904 <dcount+0x1d8>)
 80057f6:	781b      	ldrb	r3, [r3, #0]
 80057f8:	3301      	adds	r3, #1
 80057fa:	b2da      	uxtb	r2, r3
 80057fc:	4b41      	ldr	r3, [pc, #260]	; (8005904 <dcount+0x1d8>)
 80057fe:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005800:	e06c      	b.n	80058dc <dcount+0x1b0>
	case 6:
		if (day == 31) {
 8005802:	4b42      	ldr	r3, [pc, #264]	; (800590c <dcount+0x1e0>)
 8005804:	781b      	ldrb	r3, [r3, #0]
 8005806:	2b1f      	cmp	r3, #31
 8005808:	d000      	beq.n	800580c <dcount+0xe0>
 800580a:	e069      	b.n	80058e0 <dcount+0x1b4>
			day = 1;
 800580c:	4b3f      	ldr	r3, [pc, #252]	; (800590c <dcount+0x1e0>)
 800580e:	2201      	movs	r2, #1
 8005810:	701a      	strb	r2, [r3, #0]
			mon++;
 8005812:	4b3c      	ldr	r3, [pc, #240]	; (8005904 <dcount+0x1d8>)
 8005814:	781b      	ldrb	r3, [r3, #0]
 8005816:	3301      	adds	r3, #1
 8005818:	b2da      	uxtb	r2, r3
 800581a:	4b3a      	ldr	r3, [pc, #232]	; (8005904 <dcount+0x1d8>)
 800581c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800581e:	e05f      	b.n	80058e0 <dcount+0x1b4>
	case 7:
		if (day == 32) {
 8005820:	4b3a      	ldr	r3, [pc, #232]	; (800590c <dcount+0x1e0>)
 8005822:	781b      	ldrb	r3, [r3, #0]
 8005824:	2b20      	cmp	r3, #32
 8005826:	d15d      	bne.n	80058e4 <dcount+0x1b8>
			day = 1;
 8005828:	4b38      	ldr	r3, [pc, #224]	; (800590c <dcount+0x1e0>)
 800582a:	2201      	movs	r2, #1
 800582c:	701a      	strb	r2, [r3, #0]
			mon++;
 800582e:	4b35      	ldr	r3, [pc, #212]	; (8005904 <dcount+0x1d8>)
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	3301      	adds	r3, #1
 8005834:	b2da      	uxtb	r2, r3
 8005836:	4b33      	ldr	r3, [pc, #204]	; (8005904 <dcount+0x1d8>)
 8005838:	701a      	strb	r2, [r3, #0]
		}
		break;
 800583a:	e053      	b.n	80058e4 <dcount+0x1b8>
	case 8:
		if (day == 32) {
 800583c:	4b33      	ldr	r3, [pc, #204]	; (800590c <dcount+0x1e0>)
 800583e:	781b      	ldrb	r3, [r3, #0]
 8005840:	2b20      	cmp	r3, #32
 8005842:	d151      	bne.n	80058e8 <dcount+0x1bc>
			day = 1;
 8005844:	4b31      	ldr	r3, [pc, #196]	; (800590c <dcount+0x1e0>)
 8005846:	2201      	movs	r2, #1
 8005848:	701a      	strb	r2, [r3, #0]
			mon++;
 800584a:	4b2e      	ldr	r3, [pc, #184]	; (8005904 <dcount+0x1d8>)
 800584c:	781b      	ldrb	r3, [r3, #0]
 800584e:	3301      	adds	r3, #1
 8005850:	b2da      	uxtb	r2, r3
 8005852:	4b2c      	ldr	r3, [pc, #176]	; (8005904 <dcount+0x1d8>)
 8005854:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005856:	e047      	b.n	80058e8 <dcount+0x1bc>
	case 9:
		if (day == 31) {
 8005858:	4b2c      	ldr	r3, [pc, #176]	; (800590c <dcount+0x1e0>)
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	2b1f      	cmp	r3, #31
 800585e:	d145      	bne.n	80058ec <dcount+0x1c0>
			day = 1;
 8005860:	4b2a      	ldr	r3, [pc, #168]	; (800590c <dcount+0x1e0>)
 8005862:	2201      	movs	r2, #1
 8005864:	701a      	strb	r2, [r3, #0]
			mon++;
 8005866:	4b27      	ldr	r3, [pc, #156]	; (8005904 <dcount+0x1d8>)
 8005868:	781b      	ldrb	r3, [r3, #0]
 800586a:	3301      	adds	r3, #1
 800586c:	b2da      	uxtb	r2, r3
 800586e:	4b25      	ldr	r3, [pc, #148]	; (8005904 <dcount+0x1d8>)
 8005870:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005872:	e03b      	b.n	80058ec <dcount+0x1c0>
	case 10:
		if (day == 32) {
 8005874:	4b25      	ldr	r3, [pc, #148]	; (800590c <dcount+0x1e0>)
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	2b20      	cmp	r3, #32
 800587a:	d139      	bne.n	80058f0 <dcount+0x1c4>
			day = 1;
 800587c:	4b23      	ldr	r3, [pc, #140]	; (800590c <dcount+0x1e0>)
 800587e:	2201      	movs	r2, #1
 8005880:	701a      	strb	r2, [r3, #0]
			mon++;
 8005882:	4b20      	ldr	r3, [pc, #128]	; (8005904 <dcount+0x1d8>)
 8005884:	781b      	ldrb	r3, [r3, #0]
 8005886:	3301      	adds	r3, #1
 8005888:	b2da      	uxtb	r2, r3
 800588a:	4b1e      	ldr	r3, [pc, #120]	; (8005904 <dcount+0x1d8>)
 800588c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800588e:	e02f      	b.n	80058f0 <dcount+0x1c4>
	case 11:
		if (day == 31) {
 8005890:	4b1e      	ldr	r3, [pc, #120]	; (800590c <dcount+0x1e0>)
 8005892:	781b      	ldrb	r3, [r3, #0]
 8005894:	2b1f      	cmp	r3, #31
 8005896:	d12d      	bne.n	80058f4 <dcount+0x1c8>
			day = 1;
 8005898:	4b1c      	ldr	r3, [pc, #112]	; (800590c <dcount+0x1e0>)
 800589a:	2201      	movs	r2, #1
 800589c:	701a      	strb	r2, [r3, #0]
			mon++;
 800589e:	4b19      	ldr	r3, [pc, #100]	; (8005904 <dcount+0x1d8>)
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	3301      	adds	r3, #1
 80058a4:	b2da      	uxtb	r2, r3
 80058a6:	4b17      	ldr	r3, [pc, #92]	; (8005904 <dcount+0x1d8>)
 80058a8:	701a      	strb	r2, [r3, #0]
		}
		break;
 80058aa:	e023      	b.n	80058f4 <dcount+0x1c8>
	case 12:
		if (day == 32) {
 80058ac:	4b17      	ldr	r3, [pc, #92]	; (800590c <dcount+0x1e0>)
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	2b20      	cmp	r3, #32
 80058b2:	d121      	bne.n	80058f8 <dcount+0x1cc>

			day = 1;
 80058b4:	4b15      	ldr	r3, [pc, #84]	; (800590c <dcount+0x1e0>)
 80058b6:	2201      	movs	r2, #1
 80058b8:	701a      	strb	r2, [r3, #0]
			mon = 1;
 80058ba:	4b12      	ldr	r3, [pc, #72]	; (8005904 <dcount+0x1d8>)
 80058bc:	2201      	movs	r2, #1
 80058be:	701a      	strb	r2, [r3, #0]
			yea++;
 80058c0:	4b13      	ldr	r3, [pc, #76]	; (8005910 <dcount+0x1e4>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	1c5a      	adds	r2, r3, #1
 80058c6:	4b12      	ldr	r3, [pc, #72]	; (8005910 <dcount+0x1e4>)
 80058c8:	601a      	str	r2, [r3, #0]
		}
		break;
 80058ca:	e015      	b.n	80058f8 <dcount+0x1cc>
		break;
 80058cc:	46c0      	nop			; (mov r8, r8)
 80058ce:	e014      	b.n	80058fa <dcount+0x1ce>
		break;
 80058d0:	46c0      	nop			; (mov r8, r8)
 80058d2:	e012      	b.n	80058fa <dcount+0x1ce>
		break;
 80058d4:	46c0      	nop			; (mov r8, r8)
 80058d6:	e010      	b.n	80058fa <dcount+0x1ce>
		break;
 80058d8:	46c0      	nop			; (mov r8, r8)
 80058da:	e00e      	b.n	80058fa <dcount+0x1ce>
		break;
 80058dc:	46c0      	nop			; (mov r8, r8)
 80058de:	e00c      	b.n	80058fa <dcount+0x1ce>
		break;
 80058e0:	46c0      	nop			; (mov r8, r8)
 80058e2:	e00a      	b.n	80058fa <dcount+0x1ce>
		break;
 80058e4:	46c0      	nop			; (mov r8, r8)
 80058e6:	e008      	b.n	80058fa <dcount+0x1ce>
		break;
 80058e8:	46c0      	nop			; (mov r8, r8)
 80058ea:	e006      	b.n	80058fa <dcount+0x1ce>
		break;
 80058ec:	46c0      	nop			; (mov r8, r8)
 80058ee:	e004      	b.n	80058fa <dcount+0x1ce>
		break;
 80058f0:	46c0      	nop			; (mov r8, r8)
 80058f2:	e002      	b.n	80058fa <dcount+0x1ce>
		break;
 80058f4:	46c0      	nop			; (mov r8, r8)
 80058f6:	e000      	b.n	80058fa <dcount+0x1ce>
		break;
 80058f8:	46c0      	nop			; (mov r8, r8)
	}
}
 80058fa:	46c0      	nop			; (mov r8, r8)
 80058fc:	0018      	movs	r0, r3
 80058fe:	46bd      	mov	sp, r7
 8005900:	b002      	add	sp, #8
 8005902:	bd80      	pop	{r7, pc}
 8005904:	20000008 	.word	0x20000008
 8005908:	0800c6f8 	.word	0x0800c6f8
 800590c:	20000009 	.word	0x20000009
 8005910:	20000004 	.word	0x20000004

08005914 <daygo>:

void daygo() {
 8005914:	b580      	push	{r7, lr}
 8005916:	b082      	sub	sp, #8
 8005918:	af00      	add	r7, sp, #0

	int i;
	if (h == 24) {
 800591a:	4b26      	ldr	r3, [pc, #152]	; (80059b4 <daygo+0xa0>)
 800591c:	781b      	ldrb	r3, [r3, #0]
 800591e:	2b18      	cmp	r3, #24
 8005920:	d108      	bne.n	8005934 <daygo+0x20>
		h = 0;
 8005922:	4b24      	ldr	r3, [pc, #144]	; (80059b4 <daygo+0xa0>)
 8005924:	2200      	movs	r2, #0
 8005926:	701a      	strb	r2, [r3, #0]
		day++;
 8005928:	4b23      	ldr	r3, [pc, #140]	; (80059b8 <daygo+0xa4>)
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	3301      	adds	r3, #1
 800592e:	b2da      	uxtb	r2, r3
 8005930:	4b21      	ldr	r3, [pc, #132]	; (80059b8 <daygo+0xa4>)
 8005932:	701a      	strb	r2, [r3, #0]
	}
	if (day >= 28) {
 8005934:	4b20      	ldr	r3, [pc, #128]	; (80059b8 <daygo+0xa4>)
 8005936:	781b      	ldrb	r3, [r3, #0]
 8005938:	2b1b      	cmp	r3, #27
 800593a:	d932      	bls.n	80059a2 <daygo+0x8e>
		if (yea % 4 == 0 && yea % 100 == 0 && yea % 400 == 0) {
 800593c:	4b1f      	ldr	r3, [pc, #124]	; (80059bc <daygo+0xa8>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	2203      	movs	r2, #3
 8005942:	4013      	ands	r3, r2
 8005944:	d113      	bne.n	800596e <daygo+0x5a>
 8005946:	4b1d      	ldr	r3, [pc, #116]	; (80059bc <daygo+0xa8>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	2164      	movs	r1, #100	; 0x64
 800594c:	0018      	movs	r0, r3
 800594e:	f7fa fc7d 	bl	800024c <__aeabi_uidivmod>
 8005952:	1e0b      	subs	r3, r1, #0
 8005954:	d10b      	bne.n	800596e <daygo+0x5a>
 8005956:	4b19      	ldr	r3, [pc, #100]	; (80059bc <daygo+0xa8>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	22c8      	movs	r2, #200	; 0xc8
 800595c:	0051      	lsls	r1, r2, #1
 800595e:	0018      	movs	r0, r3
 8005960:	f7fa fc74 	bl	800024c <__aeabi_uidivmod>
 8005964:	1e0b      	subs	r3, r1, #0
 8005966:	d102      	bne.n	800596e <daygo+0x5a>
			//
			i = 1;
 8005968:	2301      	movs	r3, #1
 800596a:	607b      	str	r3, [r7, #4]
 800596c:	e019      	b.n	80059a2 <daygo+0x8e>
		} else if (yea % 4 == 0 && yea % 100 == 0) {
 800596e:	4b13      	ldr	r3, [pc, #76]	; (80059bc <daygo+0xa8>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2203      	movs	r2, #3
 8005974:	4013      	ands	r3, r2
 8005976:	d10a      	bne.n	800598e <daygo+0x7a>
 8005978:	4b10      	ldr	r3, [pc, #64]	; (80059bc <daygo+0xa8>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	2164      	movs	r1, #100	; 0x64
 800597e:	0018      	movs	r0, r3
 8005980:	f7fa fc64 	bl	800024c <__aeabi_uidivmod>
 8005984:	1e0b      	subs	r3, r1, #0
 8005986:	d102      	bne.n	800598e <daygo+0x7a>
			//
			i = 0;
 8005988:	2300      	movs	r3, #0
 800598a:	607b      	str	r3, [r7, #4]
 800598c:	e009      	b.n	80059a2 <daygo+0x8e>
		} else if (yea % 4 == 0) {
 800598e:	4b0b      	ldr	r3, [pc, #44]	; (80059bc <daygo+0xa8>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	2203      	movs	r2, #3
 8005994:	4013      	ands	r3, r2
 8005996:	d102      	bne.n	800599e <daygo+0x8a>
			//
			i = 1;
 8005998:	2301      	movs	r3, #1
 800599a:	607b      	str	r3, [r7, #4]
 800599c:	e001      	b.n	80059a2 <daygo+0x8e>
		} else {
			//
			i = 0;
 800599e:	2300      	movs	r3, #0
 80059a0:	607b      	str	r3, [r7, #4]
		}
	}

	dcount(i);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	0018      	movs	r0, r3
 80059a6:	f7ff fec1 	bl	800572c <dcount>

}
 80059aa:	46c0      	nop			; (mov r8, r8)
 80059ac:	46bd      	mov	sp, r7
 80059ae:	b002      	add	sp, #8
 80059b0:	bd80      	pop	{r7, pc}
 80059b2:	46c0      	nop			; (mov r8, r8)
 80059b4:	20000249 	.word	0x20000249
 80059b8:	20000009 	.word	0x20000009
 80059bc:	20000004 	.word	0x20000004

080059c0 <timego>:

void timego() {
 80059c0:	b590      	push	{r4, r7, lr}
 80059c2:	b083      	sub	sp, #12
 80059c4:	af02      	add	r7, sp, #8
	uint8_t n;

	if (t == 100) {
 80059c6:	4b32      	ldr	r3, [pc, #200]	; (8005a90 <timego+0xd0>)
 80059c8:	781b      	ldrb	r3, [r3, #0]
 80059ca:	2b64      	cmp	r3, #100	; 0x64
 80059cc:	d15c      	bne.n	8005a88 <timego+0xc8>
		t = 0;
 80059ce:	4b30      	ldr	r3, [pc, #192]	; (8005a90 <timego+0xd0>)
 80059d0:	2200      	movs	r2, #0
 80059d2:	701a      	strb	r2, [r3, #0]
		ms++;
 80059d4:	4b2f      	ldr	r3, [pc, #188]	; (8005a94 <timego+0xd4>)
 80059d6:	781b      	ldrb	r3, [r3, #0]
 80059d8:	3301      	adds	r3, #1
 80059da:	b2da      	uxtb	r2, r3
 80059dc:	4b2d      	ldr	r3, [pc, #180]	; (8005a94 <timego+0xd4>)
 80059de:	701a      	strb	r2, [r3, #0]

		if (ms == 10) {
 80059e0:	4b2c      	ldr	r3, [pc, #176]	; (8005a94 <timego+0xd4>)
 80059e2:	781b      	ldrb	r3, [r3, #0]
 80059e4:	2b0a      	cmp	r3, #10
 80059e6:	d108      	bne.n	80059fa <timego+0x3a>
			ms = 0;
 80059e8:	4b2a      	ldr	r3, [pc, #168]	; (8005a94 <timego+0xd4>)
 80059ea:	2200      	movs	r2, #0
 80059ec:	701a      	strb	r2, [r3, #0]
			s++;
 80059ee:	4b2a      	ldr	r3, [pc, #168]	; (8005a98 <timego+0xd8>)
 80059f0:	781b      	ldrb	r3, [r3, #0]
 80059f2:	3301      	adds	r3, #1
 80059f4:	b2da      	uxtb	r2, r3
 80059f6:	4b28      	ldr	r3, [pc, #160]	; (8005a98 <timego+0xd8>)
 80059f8:	701a      	strb	r2, [r3, #0]
		}
		if (s == 60) {
 80059fa:	4b27      	ldr	r3, [pc, #156]	; (8005a98 <timego+0xd8>)
 80059fc:	781b      	ldrb	r3, [r3, #0]
 80059fe:	2b3c      	cmp	r3, #60	; 0x3c
 8005a00:	d108      	bne.n	8005a14 <timego+0x54>
			s = 0;
 8005a02:	4b25      	ldr	r3, [pc, #148]	; (8005a98 <timego+0xd8>)
 8005a04:	2200      	movs	r2, #0
 8005a06:	701a      	strb	r2, [r3, #0]
			m++;
 8005a08:	4b24      	ldr	r3, [pc, #144]	; (8005a9c <timego+0xdc>)
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	3301      	adds	r3, #1
 8005a0e:	b2da      	uxtb	r2, r3
 8005a10:	4b22      	ldr	r3, [pc, #136]	; (8005a9c <timego+0xdc>)
 8005a12:	701a      	strb	r2, [r3, #0]
		}
		if (m == 60) {
 8005a14:	4b21      	ldr	r3, [pc, #132]	; (8005a9c <timego+0xdc>)
 8005a16:	781b      	ldrb	r3, [r3, #0]
 8005a18:	2b3c      	cmp	r3, #60	; 0x3c
 8005a1a:	d10a      	bne.n	8005a32 <timego+0x72>
			m = 0;
 8005a1c:	4b1f      	ldr	r3, [pc, #124]	; (8005a9c <timego+0xdc>)
 8005a1e:	2200      	movs	r2, #0
 8005a20:	701a      	strb	r2, [r3, #0]
			h++;
 8005a22:	4b1f      	ldr	r3, [pc, #124]	; (8005aa0 <timego+0xe0>)
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	3301      	adds	r3, #1
 8005a28:	b2da      	uxtb	r2, r3
 8005a2a:	4b1d      	ldr	r3, [pc, #116]	; (8005aa0 <timego+0xe0>)
 8005a2c:	701a      	strb	r2, [r3, #0]
			daygo();
 8005a2e:	f7ff ff71 	bl	8005914 <daygo>
		}
		sprintf(time, "%02d:%02d:%02d", h, m, s);
 8005a32:	4b1b      	ldr	r3, [pc, #108]	; (8005aa0 <timego+0xe0>)
 8005a34:	781b      	ldrb	r3, [r3, #0]
 8005a36:	001a      	movs	r2, r3
 8005a38:	4b18      	ldr	r3, [pc, #96]	; (8005a9c <timego+0xdc>)
 8005a3a:	781b      	ldrb	r3, [r3, #0]
 8005a3c:	001c      	movs	r4, r3
 8005a3e:	4b16      	ldr	r3, [pc, #88]	; (8005a98 <timego+0xd8>)
 8005a40:	781b      	ldrb	r3, [r3, #0]
 8005a42:	4918      	ldr	r1, [pc, #96]	; (8005aa4 <timego+0xe4>)
 8005a44:	4818      	ldr	r0, [pc, #96]	; (8005aa8 <timego+0xe8>)
 8005a46:	9300      	str	r3, [sp, #0]
 8005a48:	0023      	movs	r3, r4
 8005a4a:	f003 fd61 	bl	8009510 <siprintf>
		sprintf(days, "%02ld-%02d-%02d", yea, mon, day);
 8005a4e:	4b17      	ldr	r3, [pc, #92]	; (8005aac <timego+0xec>)
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	4b17      	ldr	r3, [pc, #92]	; (8005ab0 <timego+0xf0>)
 8005a54:	781b      	ldrb	r3, [r3, #0]
 8005a56:	001c      	movs	r4, r3
 8005a58:	4b16      	ldr	r3, [pc, #88]	; (8005ab4 <timego+0xf4>)
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	4916      	ldr	r1, [pc, #88]	; (8005ab8 <timego+0xf8>)
 8005a5e:	4817      	ldr	r0, [pc, #92]	; (8005abc <timego+0xfc>)
 8005a60:	9300      	str	r3, [sp, #0]
 8005a62:	0023      	movs	r3, r4
 8005a64:	f003 fd54 	bl	8009510 <siprintf>

		if (timeload == 1) {
 8005a68:	4b15      	ldr	r3, [pc, #84]	; (8005ac0 <timego+0x100>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d10b      	bne.n	8005a88 <timego+0xc8>

			OLED_ShowStringXY(13, 0, time, 1);
 8005a70:	4a0d      	ldr	r2, [pc, #52]	; (8005aa8 <timego+0xe8>)
 8005a72:	2301      	movs	r3, #1
 8005a74:	2100      	movs	r1, #0
 8005a76:	200d      	movs	r0, #13
 8005a78:	f7ff fd38 	bl	80054ec <OLED_ShowStringXY>
			OLED_ShowStringXY(0, 0, days, 1);
 8005a7c:	4a0f      	ldr	r2, [pc, #60]	; (8005abc <timego+0xfc>)
 8005a7e:	2301      	movs	r3, #1
 8005a80:	2100      	movs	r1, #0
 8005a82:	2000      	movs	r0, #0
 8005a84:	f7ff fd32 	bl	80054ec <OLED_ShowStringXY>

		}
	}

}
 8005a88:	46c0      	nop			; (mov r8, r8)
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	b001      	add	sp, #4
 8005a8e:	bd90      	pop	{r4, r7, pc}
 8005a90:	20000245 	.word	0x20000245
 8005a94:	20000246 	.word	0x20000246
 8005a98:	20000247 	.word	0x20000247
 8005a9c:	20000248 	.word	0x20000248
 8005aa0:	20000249 	.word	0x20000249
 8005aa4:	0800bad0 	.word	0x0800bad0
 8005aa8:	20000600 	.word	0x20000600
 8005aac:	20000004 	.word	0x20000004
 8005ab0:	20000008 	.word	0x20000008
 8005ab4:	20000009 	.word	0x20000009
 8005ab8:	0800bae0 	.word	0x0800bae0
 8005abc:	2000039c 	.word	0x2000039c
 8005ac0:	20000000 	.word	0x20000000

08005ac4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]

	int a;

	if (htim->Instance == htim6.Instance) {
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	4b10      	ldr	r3, [pc, #64]	; (8005b14 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d119      	bne.n	8005b0c <HAL_TIM_PeriodElapsedCallback+0x48>
		t++;
 8005ad8:	4b0f      	ldr	r3, [pc, #60]	; (8005b18 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8005ada:	781b      	ldrb	r3, [r3, #0]
 8005adc:	3301      	adds	r3, #1
 8005ade:	b2da      	uxtb	r2, r3
 8005ae0:	4b0d      	ldr	r3, [pc, #52]	; (8005b18 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8005ae2:	701a      	strb	r2, [r3, #0]
		for(a = 0; a < 8; a++)
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	60fb      	str	r3, [r7, #12]
 8005ae8:	e00b      	b.n	8005b02 <HAL_TIM_PeriodElapsedCallback+0x3e>
			tc[i]++;
 8005aea:	4b0c      	ldr	r3, [pc, #48]	; (8005b1c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a0c      	ldr	r2, [pc, #48]	; (8005b20 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8005af0:	0099      	lsls	r1, r3, #2
 8005af2:	588a      	ldr	r2, [r1, r2]
 8005af4:	1c51      	adds	r1, r2, #1
 8005af6:	4a0a      	ldr	r2, [pc, #40]	; (8005b20 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8005af8:	009b      	lsls	r3, r3, #2
 8005afa:	5099      	str	r1, [r3, r2]
		for(a = 0; a < 8; a++)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	3301      	adds	r3, #1
 8005b00:	60fb      	str	r3, [r7, #12]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2b07      	cmp	r3, #7
 8005b06:	ddf0      	ble.n	8005aea <HAL_TIM_PeriodElapsedCallback+0x26>
		timego();
 8005b08:	f7ff ff5a 	bl	80059c0 <timego>
	}
}
 8005b0c:	46c0      	nop			; (mov r8, r8)
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	b004      	add	sp, #16
 8005b12:	bd80      	pop	{r7, pc}
 8005b14:	20000790 	.word	0x20000790
 8005b18:	20000245 	.word	0x20000245
 8005b1c:	20000204 	.word	0x20000204
 8005b20:	2000021c 	.word	0x2000021c

08005b24 <oc>:

void oc() {
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b082      	sub	sp, #8
 8005b28:	af00      	add	r7, sp, #0
	int r, n;

	for (r = 1; r < 8; r++) {
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	607b      	str	r3, [r7, #4]
 8005b2e:	e019      	b.n	8005b64 <oc+0x40>
		IIC_Writecmd(0xb0 + r);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	33b0      	adds	r3, #176	; 0xb0
 8005b34:	0018      	movs	r0, r3
 8005b36:	f7ff fa2b 	bl	8004f90 <IIC_Writecmd>
		IIC_Writecmd(0x00);
 8005b3a:	2000      	movs	r0, #0
 8005b3c:	f7ff fa28 	bl	8004f90 <IIC_Writecmd>
		IIC_Writecmd(0x10);
 8005b40:	2010      	movs	r0, #16
 8005b42:	f7ff fa25 	bl	8004f90 <IIC_Writecmd>
		for (n = 0; n < 128; n++)
 8005b46:	2300      	movs	r3, #0
 8005b48:	603b      	str	r3, [r7, #0]
 8005b4a:	e005      	b.n	8005b58 <oc+0x34>
			IIC_Writedata(0);
 8005b4c:	2000      	movs	r0, #0
 8005b4e:	f7ff fa37 	bl	8004fc0 <IIC_Writedata>
		for (n = 0; n < 128; n++)
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	3301      	adds	r3, #1
 8005b56:	603b      	str	r3, [r7, #0]
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	2b7f      	cmp	r3, #127	; 0x7f
 8005b5c:	ddf6      	ble.n	8005b4c <oc+0x28>
	for (r = 1; r < 8; r++) {
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	3301      	adds	r3, #1
 8005b62:	607b      	str	r3, [r7, #4]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2b07      	cmp	r3, #7
 8005b68:	dde2      	ble.n	8005b30 <oc+0xc>
	}
	OLED_Set_Pos(0, 0);
 8005b6a:	2100      	movs	r1, #0
 8005b6c:	2000      	movs	r0, #0
 8005b6e:	f7ff fad6 	bl	800511e <OLED_Set_Pos>

	if (timeload == 1) {
 8005b72:	4b0e      	ldr	r3, [pc, #56]	; (8005bac <oc+0x88>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d113      	bne.n	8005ba2 <oc+0x7e>
		OLED_Set_Pos(0, 1);
 8005b7a:	2101      	movs	r1, #1
 8005b7c:	2000      	movs	r0, #0
 8005b7e:	f7ff face 	bl	800511e <OLED_Set_Pos>
		for (n = 0; n < 128; n++)
 8005b82:	2300      	movs	r3, #0
 8005b84:	603b      	str	r3, [r7, #0]
 8005b86:	e005      	b.n	8005b94 <oc+0x70>
			IIC_Writedata(1);
 8005b88:	2001      	movs	r0, #1
 8005b8a:	f7ff fa19 	bl	8004fc0 <IIC_Writedata>
		for (n = 0; n < 128; n++)
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	3301      	adds	r3, #1
 8005b92:	603b      	str	r3, [r7, #0]
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	2b7f      	cmp	r3, #127	; 0x7f
 8005b98:	ddf6      	ble.n	8005b88 <oc+0x64>
		OLED_Set_Pos(0, 0);
 8005b9a:	2100      	movs	r1, #0
 8005b9c:	2000      	movs	r0, #0
 8005b9e:	f7ff fabe 	bl	800511e <OLED_Set_Pos>
	}
}
 8005ba2:	46c0      	nop			; (mov r8, r8)
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	b002      	add	sp, #8
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	46c0      	nop			; (mov r8, r8)
 8005bac:	20000000 	.word	0x20000000

08005bb0 <door>:

void door() {
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	af00      	add	r7, sp, #0

	if (SW_DOOR == 0) {
 8005bb4:	4b23      	ldr	r3, [pc, #140]	; (8005c44 <door+0x94>)
 8005bb6:	2110      	movs	r1, #16
 8005bb8:	0018      	movs	r0, r3
 8005bba:	f7fd facb 	bl	8003154 <HAL_GPIO_ReadPin>
 8005bbe:	1e03      	subs	r3, r0, #0
 8005bc0:	d10d      	bne.n	8005bde <door+0x2e>

		LOCK(1);
 8005bc2:	23a0      	movs	r3, #160	; 0xa0
 8005bc4:	05db      	lsls	r3, r3, #23
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	2110      	movs	r1, #16
 8005bca:	0018      	movs	r0, r3
 8005bcc:	f7fd fadf 	bl	800318e <HAL_GPIO_WritePin>
		OLED_ShowStringXY(0, 4, "D:CLOSE", 1);
 8005bd0:	4a1d      	ldr	r2, [pc, #116]	; (8005c48 <door+0x98>)
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	2104      	movs	r1, #4
 8005bd6:	2000      	movs	r0, #0
 8005bd8:	f7ff fc88 	bl	80054ec <OLED_ShowStringXY>
		LOCK(0);
		OLED_ShowStringXY(0, 4, "D:OPEN   ", 1);

	}

}
 8005bdc:	e02e      	b.n	8005c3c <door+0x8c>
	} else if (SW_DOOR == 1) {
 8005bde:	4b19      	ldr	r3, [pc, #100]	; (8005c44 <door+0x94>)
 8005be0:	2110      	movs	r1, #16
 8005be2:	0018      	movs	r0, r3
 8005be4:	f7fd fab6 	bl	8003154 <HAL_GPIO_ReadPin>
 8005be8:	0003      	movs	r3, r0
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d126      	bne.n	8005c3c <door+0x8c>
		if (work == 1) {
 8005bee:	4b17      	ldr	r3, [pc, #92]	; (8005c4c <door+0x9c>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d115      	bne.n	8005c22 <door+0x72>
			BUZZER(1);
 8005bf6:	2380      	movs	r3, #128	; 0x80
 8005bf8:	0219      	lsls	r1, r3, #8
 8005bfa:	23a0      	movs	r3, #160	; 0xa0
 8005bfc:	05db      	lsls	r3, r3, #23
 8005bfe:	2201      	movs	r2, #1
 8005c00:	0018      	movs	r0, r3
 8005c02:	f7fd fac4 	bl	800318e <HAL_GPIO_WritePin>
			HAL_Delay(100);
 8005c06:	2064      	movs	r0, #100	; 0x64
 8005c08:	f7fc fae4 	bl	80021d4 <HAL_Delay>
			BUZZER(0);
 8005c0c:	2380      	movs	r3, #128	; 0x80
 8005c0e:	0219      	lsls	r1, r3, #8
 8005c10:	23a0      	movs	r3, #160	; 0xa0
 8005c12:	05db      	lsls	r3, r3, #23
 8005c14:	2200      	movs	r2, #0
 8005c16:	0018      	movs	r0, r3
 8005c18:	f7fd fab9 	bl	800318e <HAL_GPIO_WritePin>
			HAL_Delay(100);
 8005c1c:	2064      	movs	r0, #100	; 0x64
 8005c1e:	f7fc fad9 	bl	80021d4 <HAL_Delay>
		LOCK(0);
 8005c22:	23a0      	movs	r3, #160	; 0xa0
 8005c24:	05db      	lsls	r3, r3, #23
 8005c26:	2200      	movs	r2, #0
 8005c28:	2110      	movs	r1, #16
 8005c2a:	0018      	movs	r0, r3
 8005c2c:	f7fd faaf 	bl	800318e <HAL_GPIO_WritePin>
		OLED_ShowStringXY(0, 4, "D:OPEN   ", 1);
 8005c30:	4a07      	ldr	r2, [pc, #28]	; (8005c50 <door+0xa0>)
 8005c32:	2301      	movs	r3, #1
 8005c34:	2104      	movs	r1, #4
 8005c36:	2000      	movs	r0, #0
 8005c38:	f7ff fc58 	bl	80054ec <OLED_ShowStringXY>
}
 8005c3c:	46c0      	nop			; (mov r8, r8)
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	46c0      	nop			; (mov r8, r8)
 8005c44:	50000400 	.word	0x50000400
 8005c48:	0800baf0 	.word	0x0800baf0
 8005c4c:	20000210 	.word	0x20000210
 8005c50:	0800baf8 	.word	0x0800baf8

08005c54 <vr>:

void vr() {
 8005c54:	b580      	push	{r7, lr}
 8005c56:	af00      	add	r7, sp, #0

	HAL_ADC_Start_DMA(&hadc, (uint32_t*) adc, 3);
 8005c58:	495d      	ldr	r1, [pc, #372]	; (8005dd0 <vr+0x17c>)
 8005c5a:	4b5e      	ldr	r3, [pc, #376]	; (8005dd4 <vr+0x180>)
 8005c5c:	2203      	movs	r2, #3
 8005c5e:	0018      	movs	r0, r3
 8005c60:	f7fc fc4a 	bl	80024f8 <HAL_ADC_Start_DMA>

	le = adc[0] / 40 - 3;
 8005c64:	4b5a      	ldr	r3, [pc, #360]	; (8005dd0 <vr+0x17c>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2128      	movs	r1, #40	; 0x28
 8005c6a:	0018      	movs	r0, r3
 8005c6c:	f7fa fa68 	bl	8000140 <__udivsi3>
 8005c70:	0003      	movs	r3, r0
 8005c72:	3b03      	subs	r3, #3
 8005c74:	001a      	movs	r2, r3
 8005c76:	4b58      	ldr	r3, [pc, #352]	; (8005dd8 <vr+0x184>)
 8005c78:	601a      	str	r2, [r3, #0]
	we = adc[1] / 227;
 8005c7a:	4b55      	ldr	r3, [pc, #340]	; (8005dd0 <vr+0x17c>)
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	21e3      	movs	r1, #227	; 0xe3
 8005c80:	0018      	movs	r0, r3
 8005c82:	f7fa fa5d 	bl	8000140 <__udivsi3>
 8005c86:	0003      	movs	r3, r0
 8005c88:	001a      	movs	r2, r3
 8005c8a:	4b54      	ldr	r3, [pc, #336]	; (8005ddc <vr+0x188>)
 8005c8c:	601a      	str	r2, [r3, #0]
	te = adc[2] / 56 - 3;
 8005c8e:	4b50      	ldr	r3, [pc, #320]	; (8005dd0 <vr+0x17c>)
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	2138      	movs	r1, #56	; 0x38
 8005c94:	0018      	movs	r0, r3
 8005c96:	f7fa fa53 	bl	8000140 <__udivsi3>
 8005c9a:	0003      	movs	r3, r0
 8005c9c:	3b03      	subs	r3, #3
 8005c9e:	001a      	movs	r2, r3
 8005ca0:	4b4f      	ldr	r3, [pc, #316]	; (8005de0 <vr+0x18c>)
 8005ca2:	601a      	str	r2, [r3, #0]

	if (le <= -1) {
 8005ca4:	4b4c      	ldr	r3, [pc, #304]	; (8005dd8 <vr+0x184>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	da02      	bge.n	8005cb2 <vr+0x5e>
		le = 0;
 8005cac:	4b4a      	ldr	r3, [pc, #296]	; (8005dd8 <vr+0x184>)
 8005cae:	2200      	movs	r2, #0
 8005cb0:	601a      	str	r2, [r3, #0]
	}
	if (te <= -1) {
 8005cb2:	4b4b      	ldr	r3, [pc, #300]	; (8005de0 <vr+0x18c>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	da02      	bge.n	8005cc0 <vr+0x6c>
		te = 0;
 8005cba:	4b49      	ldr	r3, [pc, #292]	; (8005de0 <vr+0x18c>)
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	601a      	str	r2, [r3, #0]
	}
	if (te >= 66 || we >= 16) {
 8005cc0:	4b47      	ldr	r3, [pc, #284]	; (8005de0 <vr+0x18c>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	2b41      	cmp	r3, #65	; 0x41
 8005cc6:	dc03      	bgt.n	8005cd0 <vr+0x7c>
 8005cc8:	4b44      	ldr	r3, [pc, #272]	; (8005ddc <vr+0x188>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	2b0f      	cmp	r3, #15
 8005cce:	dd15      	ble.n	8005cfc <vr+0xa8>
		BUZZER(1);
 8005cd0:	2380      	movs	r3, #128	; 0x80
 8005cd2:	0219      	lsls	r1, r3, #8
 8005cd4:	23a0      	movs	r3, #160	; 0xa0
 8005cd6:	05db      	lsls	r3, r3, #23
 8005cd8:	2201      	movs	r2, #1
 8005cda:	0018      	movs	r0, r3
 8005cdc:	f7fd fa57 	bl	800318e <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8005ce0:	2064      	movs	r0, #100	; 0x64
 8005ce2:	f7fc fa77 	bl	80021d4 <HAL_Delay>
		BUZZER(0);
 8005ce6:	2380      	movs	r3, #128	; 0x80
 8005ce8:	0219      	lsls	r1, r3, #8
 8005cea:	23a0      	movs	r3, #160	; 0xa0
 8005cec:	05db      	lsls	r3, r3, #23
 8005cee:	2200      	movs	r2, #0
 8005cf0:	0018      	movs	r0, r3
 8005cf2:	f7fd fa4c 	bl	800318e <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8005cf6:	2064      	movs	r0, #100	; 0x64
 8005cf8:	f7fc fa6c 	bl	80021d4 <HAL_Delay>

	}

	sprintf(level, "L:%02d", le);
 8005cfc:	4b36      	ldr	r3, [pc, #216]	; (8005dd8 <vr+0x184>)
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	4938      	ldr	r1, [pc, #224]	; (8005de4 <vr+0x190>)
 8005d02:	4b39      	ldr	r3, [pc, #228]	; (8005de8 <vr+0x194>)
 8005d04:	0018      	movs	r0, r3
 8005d06:	f003 fc03 	bl	8009510 <siprintf>
	sprintf(weight, "W:%02d", we);
 8005d0a:	4b34      	ldr	r3, [pc, #208]	; (8005ddc <vr+0x188>)
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	4937      	ldr	r1, [pc, #220]	; (8005dec <vr+0x198>)
 8005d10:	4b37      	ldr	r3, [pc, #220]	; (8005df0 <vr+0x19c>)
 8005d12:	0018      	movs	r0, r3
 8005d14:	f003 fbfc 	bl	8009510 <siprintf>
	sprintf(temp, "T:%02d", te);
 8005d18:	4b31      	ldr	r3, [pc, #196]	; (8005de0 <vr+0x18c>)
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	4935      	ldr	r1, [pc, #212]	; (8005df4 <vr+0x1a0>)
 8005d1e:	4b36      	ldr	r3, [pc, #216]	; (8005df8 <vr+0x1a4>)
 8005d20:	0018      	movs	r0, r3
 8005d22:	f003 fbf5 	bl	8009510 <siprintf>

	OLED_ShowStringXY(0, 6, level, 1);
 8005d26:	4a30      	ldr	r2, [pc, #192]	; (8005de8 <vr+0x194>)
 8005d28:	2301      	movs	r3, #1
 8005d2a:	2106      	movs	r1, #6
 8005d2c:	2000      	movs	r0, #0
 8005d2e:	f7ff fbdd 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(8, 6, weight, 1);
 8005d32:	4a2f      	ldr	r2, [pc, #188]	; (8005df0 <vr+0x19c>)
 8005d34:	2301      	movs	r3, #1
 8005d36:	2106      	movs	r1, #6
 8005d38:	2008      	movs	r0, #8
 8005d3a:	f7ff fbd7 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(16, 6, temp, 1);
 8005d3e:	4a2e      	ldr	r2, [pc, #184]	; (8005df8 <vr+0x1a4>)
 8005d40:	2301      	movs	r3, #1
 8005d42:	2106      	movs	r1, #6
 8005d44:	2010      	movs	r0, #16
 8005d46:	f7ff fbd1 	bl	80054ec <OLED_ShowStringXY>

	if (le >= we * 6 && le != 0) {
 8005d4a:	4b24      	ldr	r3, [pc, #144]	; (8005ddc <vr+0x188>)
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	0013      	movs	r3, r2
 8005d50:	005b      	lsls	r3, r3, #1
 8005d52:	189b      	adds	r3, r3, r2
 8005d54:	005b      	lsls	r3, r3, #1
 8005d56:	001a      	movs	r2, r3
 8005d58:	4b1f      	ldr	r3, [pc, #124]	; (8005dd8 <vr+0x184>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	429a      	cmp	r2, r3
 8005d5e:	dc32      	bgt.n	8005dc6 <vr+0x172>
 8005d60:	4b1d      	ldr	r3, [pc, #116]	; (8005dd8 <vr+0x184>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d02e      	beq.n	8005dc6 <vr+0x172>

		SUPPLY(0);
 8005d68:	23a0      	movs	r3, #160	; 0xa0
 8005d6a:	05db      	lsls	r3, r3, #23
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	2180      	movs	r1, #128	; 0x80
 8005d70:	0018      	movs	r0, r3
 8005d72:	f7fd fa0c 	bl	800318e <HAL_GPIO_WritePin>

		if (c == 0) {
 8005d76:	4b21      	ldr	r3, [pc, #132]	; (8005dfc <vr+0x1a8>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d123      	bne.n	8005dc6 <vr+0x172>
			c = 1;
 8005d7e:	4b1f      	ldr	r3, [pc, #124]	; (8005dfc <vr+0x1a8>)
 8005d80:	2201      	movs	r2, #1
 8005d82:	601a      	str	r2, [r3, #0]
			sprintf(lvel[2], "%s", lvel[1]);
 8005d84:	4a1e      	ldr	r2, [pc, #120]	; (8005e00 <vr+0x1ac>)
 8005d86:	491f      	ldr	r1, [pc, #124]	; (8005e04 <vr+0x1b0>)
 8005d88:	4b1f      	ldr	r3, [pc, #124]	; (8005e08 <vr+0x1b4>)
 8005d8a:	0018      	movs	r0, r3
 8005d8c:	f003 fbc0 	bl	8009510 <siprintf>
			sprintf(lvel[1], "%s", lvel[0]);
 8005d90:	4a1e      	ldr	r2, [pc, #120]	; (8005e0c <vr+0x1b8>)
 8005d92:	491c      	ldr	r1, [pc, #112]	; (8005e04 <vr+0x1b0>)
 8005d94:	4b1a      	ldr	r3, [pc, #104]	; (8005e00 <vr+0x1ac>)
 8005d96:	0018      	movs	r0, r3
 8005d98:	f003 fbba 	bl	8009510 <siprintf>
			sprintf(lvel[0], "Water cost:%.2lf m|", tc[5] / 1000 * 0.08);
 8005d9c:	4b1c      	ldr	r3, [pc, #112]	; (8005e10 <vr+0x1bc>)
 8005d9e:	695b      	ldr	r3, [r3, #20]
 8005da0:	22fa      	movs	r2, #250	; 0xfa
 8005da2:	0091      	lsls	r1, r2, #2
 8005da4:	0018      	movs	r0, r3
 8005da6:	f7fa f9cb 	bl	8000140 <__udivsi3>
 8005daa:	0003      	movs	r3, r0
 8005dac:	0018      	movs	r0, r3
 8005dae:	f7fc f96d 	bl	800208c <__aeabi_ui2d>
 8005db2:	4a18      	ldr	r2, [pc, #96]	; (8005e14 <vr+0x1c0>)
 8005db4:	4b18      	ldr	r3, [pc, #96]	; (8005e18 <vr+0x1c4>)
 8005db6:	f7fb fae7 	bl	8001388 <__aeabi_dmul>
 8005dba:	0002      	movs	r2, r0
 8005dbc:	000b      	movs	r3, r1
 8005dbe:	4917      	ldr	r1, [pc, #92]	; (8005e1c <vr+0x1c8>)
 8005dc0:	4812      	ldr	r0, [pc, #72]	; (8005e0c <vr+0x1b8>)
 8005dc2:	f003 fba5 	bl	8009510 <siprintf>

		}

	}

	door();
 8005dc6:	f7ff fef3 	bl	8005bb0 <door>

}
 8005dca:	46c0      	nop			; (mov r8, r8)
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	20000598 	.word	0x20000598
 8005dd4:	200002a4 	.word	0x200002a4
 8005dd8:	200003a8 	.word	0x200003a8
 8005ddc:	200004c8 	.word	0x200004c8
 8005de0:	200004cc 	.word	0x200004cc
 8005de4:	0800bb04 	.word	0x0800bb04
 8005de8:	20000534 	.word	0x20000534
 8005dec:	0800bb0c 	.word	0x0800bb0c
 8005df0:	2000072c 	.word	0x2000072c
 8005df4:	0800bb14 	.word	0x0800bb14
 8005df8:	200003ac 	.word	0x200003ac
 8005dfc:	20000208 	.word	0x20000208
 8005e00:	2000042e 	.word	0x2000042e
 8005e04:	0800bb1c 	.word	0x0800bb1c
 8005e08:	2000044c 	.word	0x2000044c
 8005e0c:	20000410 	.word	0x20000410
 8005e10:	2000021c 	.word	0x2000021c
 8005e14:	47ae147b 	.word	0x47ae147b
 8005e18:	3fb47ae1 	.word	0x3fb47ae1
 8005e1c:	0800bb20 	.word	0x0800bb20

08005e20 <vrr>:

void vrr() {
 8005e20:	b580      	push	{r7, lr}
 8005e22:	af00      	add	r7, sp, #0

	HAL_ADC_Start_DMA(&hadc, (uint32_t*) adc, 3);
 8005e24:	495f      	ldr	r1, [pc, #380]	; (8005fa4 <vrr+0x184>)
 8005e26:	4b60      	ldr	r3, [pc, #384]	; (8005fa8 <vrr+0x188>)
 8005e28:	2203      	movs	r2, #3
 8005e2a:	0018      	movs	r0, r3
 8005e2c:	f7fc fb64 	bl	80024f8 <HAL_ADC_Start_DMA>

	le = adc[0] / 40 - 3;
 8005e30:	4b5c      	ldr	r3, [pc, #368]	; (8005fa4 <vrr+0x184>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	2128      	movs	r1, #40	; 0x28
 8005e36:	0018      	movs	r0, r3
 8005e38:	f7fa f982 	bl	8000140 <__udivsi3>
 8005e3c:	0003      	movs	r3, r0
 8005e3e:	3b03      	subs	r3, #3
 8005e40:	001a      	movs	r2, r3
 8005e42:	4b5a      	ldr	r3, [pc, #360]	; (8005fac <vrr+0x18c>)
 8005e44:	601a      	str	r2, [r3, #0]
	we = adc[1] / 227;
 8005e46:	4b57      	ldr	r3, [pc, #348]	; (8005fa4 <vrr+0x184>)
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	21e3      	movs	r1, #227	; 0xe3
 8005e4c:	0018      	movs	r0, r3
 8005e4e:	f7fa f977 	bl	8000140 <__udivsi3>
 8005e52:	0003      	movs	r3, r0
 8005e54:	001a      	movs	r2, r3
 8005e56:	4b56      	ldr	r3, [pc, #344]	; (8005fb0 <vrr+0x190>)
 8005e58:	601a      	str	r2, [r3, #0]
	te = adc[2] / 56 - 3;
 8005e5a:	4b52      	ldr	r3, [pc, #328]	; (8005fa4 <vrr+0x184>)
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	2138      	movs	r1, #56	; 0x38
 8005e60:	0018      	movs	r0, r3
 8005e62:	f7fa f96d 	bl	8000140 <__udivsi3>
 8005e66:	0003      	movs	r3, r0
 8005e68:	3b03      	subs	r3, #3
 8005e6a:	001a      	movs	r2, r3
 8005e6c:	4b51      	ldr	r3, [pc, #324]	; (8005fb4 <vrr+0x194>)
 8005e6e:	601a      	str	r2, [r3, #0]

	if (le <= -1) {
 8005e70:	4b4e      	ldr	r3, [pc, #312]	; (8005fac <vrr+0x18c>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	da02      	bge.n	8005e7e <vrr+0x5e>
		le = 0;
 8005e78:	4b4c      	ldr	r3, [pc, #304]	; (8005fac <vrr+0x18c>)
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	601a      	str	r2, [r3, #0]
	}
	if (te <= -1) {
 8005e7e:	4b4d      	ldr	r3, [pc, #308]	; (8005fb4 <vrr+0x194>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	da02      	bge.n	8005e8c <vrr+0x6c>
		te = 0;
 8005e86:	4b4b      	ldr	r3, [pc, #300]	; (8005fb4 <vrr+0x194>)
 8005e88:	2200      	movs	r2, #0
 8005e8a:	601a      	str	r2, [r3, #0]
	}
	if (te >= 66 || we >= 16) {
 8005e8c:	4b49      	ldr	r3, [pc, #292]	; (8005fb4 <vrr+0x194>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2b41      	cmp	r3, #65	; 0x41
 8005e92:	dc03      	bgt.n	8005e9c <vrr+0x7c>
 8005e94:	4b46      	ldr	r3, [pc, #280]	; (8005fb0 <vrr+0x190>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2b0f      	cmp	r3, #15
 8005e9a:	dd15      	ble.n	8005ec8 <vrr+0xa8>
		BUZZER(1);
 8005e9c:	2380      	movs	r3, #128	; 0x80
 8005e9e:	0219      	lsls	r1, r3, #8
 8005ea0:	23a0      	movs	r3, #160	; 0xa0
 8005ea2:	05db      	lsls	r3, r3, #23
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	0018      	movs	r0, r3
 8005ea8:	f7fd f971 	bl	800318e <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8005eac:	2064      	movs	r0, #100	; 0x64
 8005eae:	f7fc f991 	bl	80021d4 <HAL_Delay>
		BUZZER(0);
 8005eb2:	2380      	movs	r3, #128	; 0x80
 8005eb4:	0219      	lsls	r1, r3, #8
 8005eb6:	23a0      	movs	r3, #160	; 0xa0
 8005eb8:	05db      	lsls	r3, r3, #23
 8005eba:	2200      	movs	r2, #0
 8005ebc:	0018      	movs	r0, r3
 8005ebe:	f7fd f966 	bl	800318e <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8005ec2:	2064      	movs	r0, #100	; 0x64
 8005ec4:	f7fc f986 	bl	80021d4 <HAL_Delay>

	}

	sprintf(level, "L:%02d", le);
 8005ec8:	4b38      	ldr	r3, [pc, #224]	; (8005fac <vrr+0x18c>)
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	493a      	ldr	r1, [pc, #232]	; (8005fb8 <vrr+0x198>)
 8005ece:	4b3b      	ldr	r3, [pc, #236]	; (8005fbc <vrr+0x19c>)
 8005ed0:	0018      	movs	r0, r3
 8005ed2:	f003 fb1d 	bl	8009510 <siprintf>
	sprintf(weight, "W:%02d", we);
 8005ed6:	4b36      	ldr	r3, [pc, #216]	; (8005fb0 <vrr+0x190>)
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	4939      	ldr	r1, [pc, #228]	; (8005fc0 <vrr+0x1a0>)
 8005edc:	4b39      	ldr	r3, [pc, #228]	; (8005fc4 <vrr+0x1a4>)
 8005ede:	0018      	movs	r0, r3
 8005ee0:	f003 fb16 	bl	8009510 <siprintf>
	sprintf(temp, "T:%02d", te);
 8005ee4:	4b33      	ldr	r3, [pc, #204]	; (8005fb4 <vrr+0x194>)
 8005ee6:	681a      	ldr	r2, [r3, #0]
 8005ee8:	4937      	ldr	r1, [pc, #220]	; (8005fc8 <vrr+0x1a8>)
 8005eea:	4b38      	ldr	r3, [pc, #224]	; (8005fcc <vrr+0x1ac>)
 8005eec:	0018      	movs	r0, r3
 8005eee:	f003 fb0f 	bl	8009510 <siprintf>

	OLED_ShowStringXY(0, 6, level, 1);
 8005ef2:	4a32      	ldr	r2, [pc, #200]	; (8005fbc <vrr+0x19c>)
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	2106      	movs	r1, #6
 8005ef8:	2000      	movs	r0, #0
 8005efa:	f7ff faf7 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(8, 6, weight, 1);
 8005efe:	4a31      	ldr	r2, [pc, #196]	; (8005fc4 <vrr+0x1a4>)
 8005f00:	2301      	movs	r3, #1
 8005f02:	2106      	movs	r1, #6
 8005f04:	2008      	movs	r0, #8
 8005f06:	f7ff faf1 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(16, 6, temp, 1);
 8005f0a:	4a30      	ldr	r2, [pc, #192]	; (8005fcc <vrr+0x1ac>)
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	2106      	movs	r1, #6
 8005f10:	2010      	movs	r0, #16
 8005f12:	f7ff faeb 	bl	80054ec <OLED_ShowStringXY>

	if (le >= we * 6 && le != 0) {
 8005f16:	4b26      	ldr	r3, [pc, #152]	; (8005fb0 <vrr+0x190>)
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	0013      	movs	r3, r2
 8005f1c:	005b      	lsls	r3, r3, #1
 8005f1e:	189b      	adds	r3, r3, r2
 8005f20:	005b      	lsls	r3, r3, #1
 8005f22:	001a      	movs	r2, r3
 8005f24:	4b21      	ldr	r3, [pc, #132]	; (8005fac <vrr+0x18c>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	dc36      	bgt.n	8005f9a <vrr+0x17a>
 8005f2c:	4b1f      	ldr	r3, [pc, #124]	; (8005fac <vrr+0x18c>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d032      	beq.n	8005f9a <vrr+0x17a>

		SUPPLY(0);
 8005f34:	23a0      	movs	r3, #160	; 0xa0
 8005f36:	05db      	lsls	r3, r3, #23
 8005f38:	2200      	movs	r2, #0
 8005f3a:	2180      	movs	r1, #128	; 0x80
 8005f3c:	0018      	movs	r0, r3
 8005f3e:	f7fd f926 	bl	800318e <HAL_GPIO_WritePin>

		if (au == 0) {
 8005f42:	4b23      	ldr	r3, [pc, #140]	; (8005fd0 <vrr+0x1b0>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d127      	bne.n	8005f9a <vrr+0x17a>
			if (c == 0) {
 8005f4a:	4b22      	ldr	r3, [pc, #136]	; (8005fd4 <vrr+0x1b4>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d123      	bne.n	8005f9a <vrr+0x17a>
				c = 1;
 8005f52:	4b20      	ldr	r3, [pc, #128]	; (8005fd4 <vrr+0x1b4>)
 8005f54:	2201      	movs	r2, #1
 8005f56:	601a      	str	r2, [r3, #0]
				sprintf(lvel[2], "%s", lvel[1]);
 8005f58:	4a1f      	ldr	r2, [pc, #124]	; (8005fd8 <vrr+0x1b8>)
 8005f5a:	4920      	ldr	r1, [pc, #128]	; (8005fdc <vrr+0x1bc>)
 8005f5c:	4b20      	ldr	r3, [pc, #128]	; (8005fe0 <vrr+0x1c0>)
 8005f5e:	0018      	movs	r0, r3
 8005f60:	f003 fad6 	bl	8009510 <siprintf>
				sprintf(lvel[1], "%s", lvel[0]);
 8005f64:	4a1f      	ldr	r2, [pc, #124]	; (8005fe4 <vrr+0x1c4>)
 8005f66:	491d      	ldr	r1, [pc, #116]	; (8005fdc <vrr+0x1bc>)
 8005f68:	4b1b      	ldr	r3, [pc, #108]	; (8005fd8 <vrr+0x1b8>)
 8005f6a:	0018      	movs	r0, r3
 8005f6c:	f003 fad0 	bl	8009510 <siprintf>
				sprintf(lvel[0], "Water cost:%.2lf m|", tc[5] / 1000 * 0.08);
 8005f70:	4b1d      	ldr	r3, [pc, #116]	; (8005fe8 <vrr+0x1c8>)
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	22fa      	movs	r2, #250	; 0xfa
 8005f76:	0091      	lsls	r1, r2, #2
 8005f78:	0018      	movs	r0, r3
 8005f7a:	f7fa f8e1 	bl	8000140 <__udivsi3>
 8005f7e:	0003      	movs	r3, r0
 8005f80:	0018      	movs	r0, r3
 8005f82:	f7fc f883 	bl	800208c <__aeabi_ui2d>
 8005f86:	4a19      	ldr	r2, [pc, #100]	; (8005fec <vrr+0x1cc>)
 8005f88:	4b19      	ldr	r3, [pc, #100]	; (8005ff0 <vrr+0x1d0>)
 8005f8a:	f7fb f9fd 	bl	8001388 <__aeabi_dmul>
 8005f8e:	0002      	movs	r2, r0
 8005f90:	000b      	movs	r3, r1
 8005f92:	4918      	ldr	r1, [pc, #96]	; (8005ff4 <vrr+0x1d4>)
 8005f94:	4813      	ldr	r0, [pc, #76]	; (8005fe4 <vrr+0x1c4>)
 8005f96:	f003 fabb 	bl	8009510 <siprintf>
			}
		}

	}

	door();
 8005f9a:	f7ff fe09 	bl	8005bb0 <door>

}
 8005f9e:	46c0      	nop			; (mov r8, r8)
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	20000598 	.word	0x20000598
 8005fa8:	200002a4 	.word	0x200002a4
 8005fac:	200003a8 	.word	0x200003a8
 8005fb0:	200004c8 	.word	0x200004c8
 8005fb4:	200004cc 	.word	0x200004cc
 8005fb8:	0800bb04 	.word	0x0800bb04
 8005fbc:	20000534 	.word	0x20000534
 8005fc0:	0800bb0c 	.word	0x0800bb0c
 8005fc4:	2000072c 	.word	0x2000072c
 8005fc8:	0800bb14 	.word	0x0800bb14
 8005fcc:	200003ac 	.word	0x200003ac
 8005fd0:	2000020c 	.word	0x2000020c
 8005fd4:	20000208 	.word	0x20000208
 8005fd8:	2000042e 	.word	0x2000042e
 8005fdc:	0800bb1c 	.word	0x0800bb1c
 8005fe0:	2000044c 	.word	0x2000044c
 8005fe4:	20000410 	.word	0x20000410
 8005fe8:	2000021c 	.word	0x2000021c
 8005fec:	47ae147b 	.word	0x47ae147b
 8005ff0:	3fb47ae1 	.word	0x3fb47ae1
 8005ff4:	0800bb20 	.word	0x0800bb20

08005ff8 <vd>:

void vd() {
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	af00      	add	r7, sp, #0

	HAL_ADC_Start_DMA(&hadc, (uint32_t*) adc, 3);
 8005ffc:	493e      	ldr	r1, [pc, #248]	; (80060f8 <vd+0x100>)
 8005ffe:	4b3f      	ldr	r3, [pc, #252]	; (80060fc <vd+0x104>)
 8006000:	2203      	movs	r2, #3
 8006002:	0018      	movs	r0, r3
 8006004:	f7fc fa78 	bl	80024f8 <HAL_ADC_Start_DMA>

	le = adc[0] / 40 - 3;
 8006008:	4b3b      	ldr	r3, [pc, #236]	; (80060f8 <vd+0x100>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	2128      	movs	r1, #40	; 0x28
 800600e:	0018      	movs	r0, r3
 8006010:	f7fa f896 	bl	8000140 <__udivsi3>
 8006014:	0003      	movs	r3, r0
 8006016:	3b03      	subs	r3, #3
 8006018:	001a      	movs	r2, r3
 800601a:	4b39      	ldr	r3, [pc, #228]	; (8006100 <vd+0x108>)
 800601c:	601a      	str	r2, [r3, #0]
	we = adc[1] / 227;
 800601e:	4b36      	ldr	r3, [pc, #216]	; (80060f8 <vd+0x100>)
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	21e3      	movs	r1, #227	; 0xe3
 8006024:	0018      	movs	r0, r3
 8006026:	f7fa f88b 	bl	8000140 <__udivsi3>
 800602a:	0003      	movs	r3, r0
 800602c:	001a      	movs	r2, r3
 800602e:	4b35      	ldr	r3, [pc, #212]	; (8006104 <vd+0x10c>)
 8006030:	601a      	str	r2, [r3, #0]
	te = adc[2] / 56 - 3;
 8006032:	4b31      	ldr	r3, [pc, #196]	; (80060f8 <vd+0x100>)
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	2138      	movs	r1, #56	; 0x38
 8006038:	0018      	movs	r0, r3
 800603a:	f7fa f881 	bl	8000140 <__udivsi3>
 800603e:	0003      	movs	r3, r0
 8006040:	3b03      	subs	r3, #3
 8006042:	001a      	movs	r2, r3
 8006044:	4b30      	ldr	r3, [pc, #192]	; (8006108 <vd+0x110>)
 8006046:	601a      	str	r2, [r3, #0]

	if (le <= -1) {
 8006048:	4b2d      	ldr	r3, [pc, #180]	; (8006100 <vd+0x108>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	2b00      	cmp	r3, #0
 800604e:	da02      	bge.n	8006056 <vd+0x5e>
		le = 0;
 8006050:	4b2b      	ldr	r3, [pc, #172]	; (8006100 <vd+0x108>)
 8006052:	2200      	movs	r2, #0
 8006054:	601a      	str	r2, [r3, #0]
	}
	if (te <= -1) {
 8006056:	4b2c      	ldr	r3, [pc, #176]	; (8006108 <vd+0x110>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	2b00      	cmp	r3, #0
 800605c:	da02      	bge.n	8006064 <vd+0x6c>
		te = 0;
 800605e:	4b2a      	ldr	r3, [pc, #168]	; (8006108 <vd+0x110>)
 8006060:	2200      	movs	r2, #0
 8006062:	601a      	str	r2, [r3, #0]
	}

	if (te >= 66 || we >= 16) {
 8006064:	4b28      	ldr	r3, [pc, #160]	; (8006108 <vd+0x110>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	2b41      	cmp	r3, #65	; 0x41
 800606a:	dc03      	bgt.n	8006074 <vd+0x7c>
 800606c:	4b25      	ldr	r3, [pc, #148]	; (8006104 <vd+0x10c>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	2b0f      	cmp	r3, #15
 8006072:	dd15      	ble.n	80060a0 <vd+0xa8>
		BUZZER(1);
 8006074:	2380      	movs	r3, #128	; 0x80
 8006076:	0219      	lsls	r1, r3, #8
 8006078:	23a0      	movs	r3, #160	; 0xa0
 800607a:	05db      	lsls	r3, r3, #23
 800607c:	2201      	movs	r2, #1
 800607e:	0018      	movs	r0, r3
 8006080:	f7fd f885 	bl	800318e <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8006084:	2064      	movs	r0, #100	; 0x64
 8006086:	f7fc f8a5 	bl	80021d4 <HAL_Delay>
		BUZZER(0);
 800608a:	2380      	movs	r3, #128	; 0x80
 800608c:	0219      	lsls	r1, r3, #8
 800608e:	23a0      	movs	r3, #160	; 0xa0
 8006090:	05db      	lsls	r3, r3, #23
 8006092:	2200      	movs	r2, #0
 8006094:	0018      	movs	r0, r3
 8006096:	f7fd f87a 	bl	800318e <HAL_GPIO_WritePin>
		HAL_Delay(100);
 800609a:	2064      	movs	r0, #100	; 0x64
 800609c:	f7fc f89a 	bl	80021d4 <HAL_Delay>

	}

	sprintf(level, "L:%02d", le);
 80060a0:	4b17      	ldr	r3, [pc, #92]	; (8006100 <vd+0x108>)
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	4919      	ldr	r1, [pc, #100]	; (800610c <vd+0x114>)
 80060a6:	4b1a      	ldr	r3, [pc, #104]	; (8006110 <vd+0x118>)
 80060a8:	0018      	movs	r0, r3
 80060aa:	f003 fa31 	bl	8009510 <siprintf>
	sprintf(weight, "W:%02d", we);
 80060ae:	4b15      	ldr	r3, [pc, #84]	; (8006104 <vd+0x10c>)
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	4918      	ldr	r1, [pc, #96]	; (8006114 <vd+0x11c>)
 80060b4:	4b18      	ldr	r3, [pc, #96]	; (8006118 <vd+0x120>)
 80060b6:	0018      	movs	r0, r3
 80060b8:	f003 fa2a 	bl	8009510 <siprintf>
	sprintf(temp, "T:%02d", te);
 80060bc:	4b12      	ldr	r3, [pc, #72]	; (8006108 <vd+0x110>)
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	4916      	ldr	r1, [pc, #88]	; (800611c <vd+0x124>)
 80060c2:	4b17      	ldr	r3, [pc, #92]	; (8006120 <vd+0x128>)
 80060c4:	0018      	movs	r0, r3
 80060c6:	f003 fa23 	bl	8009510 <siprintf>

	OLED_ShowStringXY(0, 6, level, 1);
 80060ca:	4a11      	ldr	r2, [pc, #68]	; (8006110 <vd+0x118>)
 80060cc:	2301      	movs	r3, #1
 80060ce:	2106      	movs	r1, #6
 80060d0:	2000      	movs	r0, #0
 80060d2:	f7ff fa0b 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(8, 6, weight, 1);
 80060d6:	4a10      	ldr	r2, [pc, #64]	; (8006118 <vd+0x120>)
 80060d8:	2301      	movs	r3, #1
 80060da:	2106      	movs	r1, #6
 80060dc:	2008      	movs	r0, #8
 80060de:	f7ff fa05 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(16, 6, temp, 1);
 80060e2:	4a0f      	ldr	r2, [pc, #60]	; (8006120 <vd+0x128>)
 80060e4:	2301      	movs	r3, #1
 80060e6:	2106      	movs	r1, #6
 80060e8:	2010      	movs	r0, #16
 80060ea:	f7ff f9ff 	bl	80054ec <OLED_ShowStringXY>

	door();
 80060ee:	f7ff fd5f 	bl	8005bb0 <door>

}
 80060f2:	46c0      	nop			; (mov r8, r8)
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	20000598 	.word	0x20000598
 80060fc:	200002a4 	.word	0x200002a4
 8006100:	200003a8 	.word	0x200003a8
 8006104:	200004c8 	.word	0x200004c8
 8006108:	200004cc 	.word	0x200004cc
 800610c:	0800bb04 	.word	0x0800bb04
 8006110:	20000534 	.word	0x20000534
 8006114:	0800bb0c 	.word	0x0800bb0c
 8006118:	2000072c 	.word	0x2000072c
 800611c:	0800bb14 	.word	0x0800bb14
 8006120:	200003ac 	.word	0x200003ac

08006124 <swui>:

void swui() {
 8006124:	b580      	push	{r7, lr}
 8006126:	af00      	add	r7, sp, #0

	switch (i) {
 8006128:	4b1e      	ldr	r3, [pc, #120]	; (80061a4 <swui+0x80>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2b04      	cmp	r3, #4
 800612e:	d836      	bhi.n	800619e <swui+0x7a>
 8006130:	009a      	lsls	r2, r3, #2
 8006132:	4b1d      	ldr	r3, [pc, #116]	; (80061a8 <swui+0x84>)
 8006134:	18d3      	adds	r3, r2, r3
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	469f      	mov	pc, r3

	case 0:
		OLED_ShowStringXY(13, 4, "SET:COLD", 1);
 800613a:	4a1c      	ldr	r2, [pc, #112]	; (80061ac <swui+0x88>)
 800613c:	2301      	movs	r3, #1
 800613e:	2104      	movs	r1, #4
 8006140:	200d      	movs	r0, #13
 8006142:	f7ff f9d3 	bl	80054ec <OLED_ShowStringXY>
		tem = 20;
 8006146:	4b1a      	ldr	r3, [pc, #104]	; (80061b0 <swui+0x8c>)
 8006148:	2214      	movs	r2, #20
 800614a:	701a      	strb	r2, [r3, #0]
		break;
 800614c:	e027      	b.n	800619e <swui+0x7a>

	case 1:
		OLED_ShowStringXY(13, 4, "SET:30}C", 1);
 800614e:	4a19      	ldr	r2, [pc, #100]	; (80061b4 <swui+0x90>)
 8006150:	2301      	movs	r3, #1
 8006152:	2104      	movs	r1, #4
 8006154:	200d      	movs	r0, #13
 8006156:	f7ff f9c9 	bl	80054ec <OLED_ShowStringXY>
		tem = 30;
 800615a:	4b15      	ldr	r3, [pc, #84]	; (80061b0 <swui+0x8c>)
 800615c:	221e      	movs	r2, #30
 800615e:	701a      	strb	r2, [r3, #0]
		break;
 8006160:	e01d      	b.n	800619e <swui+0x7a>

	case 2:
		OLED_ShowStringXY(13, 4, "SET:40}C", 1);
 8006162:	4a15      	ldr	r2, [pc, #84]	; (80061b8 <swui+0x94>)
 8006164:	2301      	movs	r3, #1
 8006166:	2104      	movs	r1, #4
 8006168:	200d      	movs	r0, #13
 800616a:	f7ff f9bf 	bl	80054ec <OLED_ShowStringXY>
		tem = 40;
 800616e:	4b10      	ldr	r3, [pc, #64]	; (80061b0 <swui+0x8c>)
 8006170:	2228      	movs	r2, #40	; 0x28
 8006172:	701a      	strb	r2, [r3, #0]
		break;
 8006174:	e013      	b.n	800619e <swui+0x7a>

	case 3:
		OLED_ShowStringXY(13, 4, "SET:50}C", 1);
 8006176:	4a11      	ldr	r2, [pc, #68]	; (80061bc <swui+0x98>)
 8006178:	2301      	movs	r3, #1
 800617a:	2104      	movs	r1, #4
 800617c:	200d      	movs	r0, #13
 800617e:	f7ff f9b5 	bl	80054ec <OLED_ShowStringXY>
		tem = 50;
 8006182:	4b0b      	ldr	r3, [pc, #44]	; (80061b0 <swui+0x8c>)
 8006184:	2232      	movs	r2, #50	; 0x32
 8006186:	701a      	strb	r2, [r3, #0]
		break;
 8006188:	e009      	b.n	800619e <swui+0x7a>

	case 4:
		OLED_ShowStringXY(13, 4, "SET:60}C", 1);
 800618a:	4a0d      	ldr	r2, [pc, #52]	; (80061c0 <swui+0x9c>)
 800618c:	2301      	movs	r3, #1
 800618e:	2104      	movs	r1, #4
 8006190:	200d      	movs	r0, #13
 8006192:	f7ff f9ab 	bl	80054ec <OLED_ShowStringXY>
		tem = 60;
 8006196:	4b06      	ldr	r3, [pc, #24]	; (80061b0 <swui+0x8c>)
 8006198:	223c      	movs	r2, #60	; 0x3c
 800619a:	701a      	strb	r2, [r3, #0]
		break;
 800619c:	46c0      	nop			; (mov r8, r8)

	}

}
 800619e:	46c0      	nop			; (mov r8, r8)
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}
 80061a4:	20000204 	.word	0x20000204
 80061a8:	0800c72c 	.word	0x0800c72c
 80061ac:	0800bb34 	.word	0x0800bb34
 80061b0:	20000244 	.word	0x20000244
 80061b4:	0800bb40 	.word	0x0800bb40
 80061b8:	0800bb4c 	.word	0x0800bb4c
 80061bc:	0800bb58 	.word	0x0800bb58
 80061c0:	0800bb64 	.word	0x0800bb64

080061c4 <sww>:

int sww(int x) {
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b082      	sub	sp, #8
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]

	static int j = 1;

	if (x == 1) {
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d11c      	bne.n	800620c <sww+0x48>
		tc[5] = 0;
 80061d2:	4b1a      	ldr	r3, [pc, #104]	; (800623c <sww+0x78>)
 80061d4:	2200      	movs	r2, #0
 80061d6:	615a      	str	r2, [r3, #20]
		tc[7] = 0;
 80061d8:	4b18      	ldr	r3, [pc, #96]	; (800623c <sww+0x78>)
 80061da:	2200      	movs	r2, #0
 80061dc:	61da      	str	r2, [r3, #28]
		check = 1;
 80061de:	4b18      	ldr	r3, [pc, #96]	; (8006240 <sww+0x7c>)
 80061e0:	2201      	movs	r2, #1
 80061e2:	601a      	str	r2, [r3, #0]
		SUPPLY(1);
 80061e4:	23a0      	movs	r3, #160	; 0xa0
 80061e6:	05db      	lsls	r3, r3, #23
 80061e8:	2201      	movs	r2, #1
 80061ea:	2180      	movs	r1, #128	; 0x80
 80061ec:	0018      	movs	r0, r3
 80061ee:	f7fc ffce 	bl	800318e <HAL_GPIO_WritePin>
		DETERGENT(1);
 80061f2:	23a0      	movs	r3, #160	; 0xa0
 80061f4:	05db      	lsls	r3, r3, #23
 80061f6:	2201      	movs	r2, #1
 80061f8:	2140      	movs	r1, #64	; 0x40
 80061fa:	0018      	movs	r0, r3
 80061fc:	f7fc ffc7 	bl	800318e <HAL_GPIO_WritePin>
		tc[1] = 0;
 8006200:	4b0e      	ldr	r3, [pc, #56]	; (800623c <sww+0x78>)
 8006202:	2200      	movs	r2, #0
 8006204:	605a      	str	r2, [r3, #4]
		j = 2;
 8006206:	4b0f      	ldr	r3, [pc, #60]	; (8006244 <sww+0x80>)
 8006208:	2202      	movs	r2, #2
 800620a:	601a      	str	r2, [r3, #0]
	}

	if (j == 2) {
 800620c:	4b0d      	ldr	r3, [pc, #52]	; (8006244 <sww+0x80>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2b02      	cmp	r3, #2
 8006212:	d10e      	bne.n	8006232 <sww+0x6e>
		if (tc[1] >= 2000) {
 8006214:	4b09      	ldr	r3, [pc, #36]	; (800623c <sww+0x78>)
 8006216:	685a      	ldr	r2, [r3, #4]
 8006218:	23fa      	movs	r3, #250	; 0xfa
 800621a:	00db      	lsls	r3, r3, #3
 800621c:	429a      	cmp	r2, r3
 800621e:	d308      	bcc.n	8006232 <sww+0x6e>
			DETERGENT(0);
 8006220:	23a0      	movs	r3, #160	; 0xa0
 8006222:	05db      	lsls	r3, r3, #23
 8006224:	2200      	movs	r2, #0
 8006226:	2140      	movs	r1, #64	; 0x40
 8006228:	0018      	movs	r0, r3
 800622a:	f7fc ffb0 	bl	800318e <HAL_GPIO_WritePin>
			return 1;
 800622e:	2301      	movs	r3, #1
 8006230:	e7ff      	b.n	8006232 <sww+0x6e>
		}
	}

}
 8006232:	0018      	movs	r0, r3
 8006234:	46bd      	mov	sp, r7
 8006236:	b002      	add	sp, #8
 8006238:	bd80      	pop	{r7, pc}
 800623a:	46c0      	nop			; (mov r8, r8)
 800623c:	2000021c 	.word	0x2000021c
 8006240:	20000214 	.word	0x20000214
 8006244:	2000000c 	.word	0x2000000c

08006248 <srw>:

int srw(int x) {
 8006248:	b580      	push	{r7, lr}
 800624a:	b082      	sub	sp, #8
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]

	static int j = 1;

	if (x == 1) {
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2b01      	cmp	r3, #1
 8006254:	d11c      	bne.n	8006290 <srw+0x48>
		tc[5] = 0;
 8006256:	4b2d      	ldr	r3, [pc, #180]	; (800630c <srw+0xc4>)
 8006258:	2200      	movs	r2, #0
 800625a:	615a      	str	r2, [r3, #20]
		tc[7] = 0;
 800625c:	4b2b      	ldr	r3, [pc, #172]	; (800630c <srw+0xc4>)
 800625e:	2200      	movs	r2, #0
 8006260:	61da      	str	r2, [r3, #28]
		check = 1;
 8006262:	4b2b      	ldr	r3, [pc, #172]	; (8006310 <srw+0xc8>)
 8006264:	2201      	movs	r2, #1
 8006266:	601a      	str	r2, [r3, #0]
		SUPPLY(1);
 8006268:	23a0      	movs	r3, #160	; 0xa0
 800626a:	05db      	lsls	r3, r3, #23
 800626c:	2201      	movs	r2, #1
 800626e:	2180      	movs	r1, #128	; 0x80
 8006270:	0018      	movs	r0, r3
 8006272:	f7fc ff8c 	bl	800318e <HAL_GPIO_WritePin>
		DETERGENT(1);
 8006276:	23a0      	movs	r3, #160	; 0xa0
 8006278:	05db      	lsls	r3, r3, #23
 800627a:	2201      	movs	r2, #1
 800627c:	2140      	movs	r1, #64	; 0x40
 800627e:	0018      	movs	r0, r3
 8006280:	f7fc ff85 	bl	800318e <HAL_GPIO_WritePin>
		tc[1] = 0;
 8006284:	4b21      	ldr	r3, [pc, #132]	; (800630c <srw+0xc4>)
 8006286:	2200      	movs	r2, #0
 8006288:	605a      	str	r2, [r3, #4]
		j = 2;
 800628a:	4b22      	ldr	r3, [pc, #136]	; (8006314 <srw+0xcc>)
 800628c:	2202      	movs	r2, #2
 800628e:	601a      	str	r2, [r3, #0]
	}

	if (j == 2) {
 8006290:	4b20      	ldr	r3, [pc, #128]	; (8006314 <srw+0xcc>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	2b02      	cmp	r3, #2
 8006296:	d10e      	bne.n	80062b6 <srw+0x6e>
		if (tc[1] >= 1000) {
 8006298:	4b1c      	ldr	r3, [pc, #112]	; (800630c <srw+0xc4>)
 800629a:	685a      	ldr	r2, [r3, #4]
 800629c:	23fa      	movs	r3, #250	; 0xfa
 800629e:	009b      	lsls	r3, r3, #2
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d308      	bcc.n	80062b6 <srw+0x6e>
			DETERGENT(0);
 80062a4:	23a0      	movs	r3, #160	; 0xa0
 80062a6:	05db      	lsls	r3, r3, #23
 80062a8:	2200      	movs	r2, #0
 80062aa:	2140      	movs	r1, #64	; 0x40
 80062ac:	0018      	movs	r0, r3
 80062ae:	f7fc ff6e 	bl	800318e <HAL_GPIO_WritePin>
			return 1;
 80062b2:	2301      	movs	r3, #1
 80062b4:	e025      	b.n	8006302 <srw+0xba>
		}
	}

	if (tc[7] >= 5000 && le < we * 6) {
 80062b6:	4b15      	ldr	r3, [pc, #84]	; (800630c <srw+0xc4>)
 80062b8:	69db      	ldr	r3, [r3, #28]
 80062ba:	4a17      	ldr	r2, [pc, #92]	; (8006318 <srw+0xd0>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d920      	bls.n	8006302 <srw+0xba>
 80062c0:	4b16      	ldr	r3, [pc, #88]	; (800631c <srw+0xd4>)
 80062c2:	681a      	ldr	r2, [r3, #0]
 80062c4:	0013      	movs	r3, r2
 80062c6:	005b      	lsls	r3, r3, #1
 80062c8:	189b      	adds	r3, r3, r2
 80062ca:	005b      	lsls	r3, r3, #1
 80062cc:	001a      	movs	r2, r3
 80062ce:	4b14      	ldr	r3, [pc, #80]	; (8006320 <srw+0xd8>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	429a      	cmp	r2, r3
 80062d4:	dd15      	ble.n	8006302 <srw+0xba>
		BUZZER(1);
 80062d6:	2380      	movs	r3, #128	; 0x80
 80062d8:	0219      	lsls	r1, r3, #8
 80062da:	23a0      	movs	r3, #160	; 0xa0
 80062dc:	05db      	lsls	r3, r3, #23
 80062de:	2201      	movs	r2, #1
 80062e0:	0018      	movs	r0, r3
 80062e2:	f7fc ff54 	bl	800318e <HAL_GPIO_WritePin>
		HAL_Delay(100);
 80062e6:	2064      	movs	r0, #100	; 0x64
 80062e8:	f7fb ff74 	bl	80021d4 <HAL_Delay>
		BUZZER(0);
 80062ec:	2380      	movs	r3, #128	; 0x80
 80062ee:	0219      	lsls	r1, r3, #8
 80062f0:	23a0      	movs	r3, #160	; 0xa0
 80062f2:	05db      	lsls	r3, r3, #23
 80062f4:	2200      	movs	r2, #0
 80062f6:	0018      	movs	r0, r3
 80062f8:	f7fc ff49 	bl	800318e <HAL_GPIO_WritePin>
		HAL_Delay(100);
 80062fc:	2064      	movs	r0, #100	; 0x64
 80062fe:	f7fb ff69 	bl	80021d4 <HAL_Delay>

	}
}
 8006302:	0018      	movs	r0, r3
 8006304:	46bd      	mov	sp, r7
 8006306:	b002      	add	sp, #8
 8006308:	bd80      	pop	{r7, pc}
 800630a:	46c0      	nop			; (mov r8, r8)
 800630c:	2000021c 	.word	0x2000021c
 8006310:	20000214 	.word	0x20000214
 8006314:	20000010 	.word	0x20000010
 8006318:	00001387 	.word	0x00001387
 800631c:	200004c8 	.word	0x200004c8
 8006320:	200003a8 	.word	0x200003a8

08006324 <semid>:

int semid() {
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0

	int x = 1, y = 0, j = 0, z;
 800632a:	2301      	movs	r3, #1
 800632c:	60bb      	str	r3, [r7, #8]
 800632e:	2300      	movs	r3, #0
 8006330:	60fb      	str	r3, [r7, #12]
 8006332:	2300      	movs	r3, #0
 8006334:	607b      	str	r3, [r7, #4]
	i = 0;
 8006336:	4b9d      	ldr	r3, [pc, #628]	; (80065ac <semid+0x288>)
 8006338:	2200      	movs	r2, #0
 800633a:	601a      	str	r2, [r3, #0]
	ledoff();
 800633c:	f7ff f904 	bl	8005548 <ledoff>
	door();
 8006340:	f7ff fc36 	bl	8005bb0 <door>
	vd();
 8006344:	f7ff fe58 	bl	8005ff8 <vd>
	tc[7] = 0;
 8006348:	4b99      	ldr	r3, [pc, #612]	; (80065b0 <semid+0x28c>)
 800634a:	2200      	movs	r2, #0
 800634c:	61da      	str	r2, [r3, #28]

	while (1) {

		if (tc[0] >= 75) {
 800634e:	4b98      	ldr	r3, [pc, #608]	; (80065b0 <semid+0x28c>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	2b4a      	cmp	r3, #74	; 0x4a
 8006354:	d800      	bhi.n	8006358 <semid+0x34>
 8006356:	e0c1      	b.n	80064dc <semid+0x1b8>
			tc[0] = 0;
 8006358:	4b95      	ldr	r3, [pc, #596]	; (80065b0 <semid+0x28c>)
 800635a:	2200      	movs	r2, #0
 800635c:	601a      	str	r2, [r3, #0]
			vd();
 800635e:	f7ff fe4b 	bl	8005ff8 <vd>
			if (tc[2] >= 500) {
 8006362:	4b93      	ldr	r3, [pc, #588]	; (80065b0 <semid+0x28c>)
 8006364:	689a      	ldr	r2, [r3, #8]
 8006366:	23fa      	movs	r3, #250	; 0xfa
 8006368:	005b      	lsls	r3, r3, #1
 800636a:	429a      	cmp	r2, r3
 800636c:	d200      	bcs.n	8006370 <semid+0x4c>
 800636e:	e0b5      	b.n	80064dc <semid+0x1b8>
				tc[2] = 0;
 8006370:	4b8f      	ldr	r3, [pc, #572]	; (80065b0 <semid+0x28c>)
 8006372:	2200      	movs	r2, #0
 8006374:	609a      	str	r2, [r3, #8]

				if (le < 2 && SW_DOOR == 0) {
 8006376:	4b8f      	ldr	r3, [pc, #572]	; (80065b4 <semid+0x290>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	2b01      	cmp	r3, #1
 800637c:	dd00      	ble.n	8006380 <semid+0x5c>
 800637e:	e0ad      	b.n	80064dc <semid+0x1b8>
 8006380:	4b8d      	ldr	r3, [pc, #564]	; (80065b8 <semid+0x294>)
 8006382:	2110      	movs	r1, #16
 8006384:	0018      	movs	r0, r3
 8006386:	f7fc fee5 	bl	8003154 <HAL_GPIO_ReadPin>
 800638a:	1e03      	subs	r3, r0, #0
 800638c:	d000      	beq.n	8006390 <semid+0x6c>
 800638e:	e0a5      	b.n	80064dc <semid+0x1b8>

					work = 1;
 8006390:	4b8a      	ldr	r3, [pc, #552]	; (80065bc <semid+0x298>)
 8006392:	2201      	movs	r2, #1
 8006394:	601a      	str	r2, [r3, #0]
					DRAIN(0);
 8006396:	2380      	movs	r3, #128	; 0x80
 8006398:	01db      	lsls	r3, r3, #7
 800639a:	4889      	ldr	r0, [pc, #548]	; (80065c0 <semid+0x29c>)
 800639c:	2200      	movs	r2, #0
 800639e:	0019      	movs	r1, r3
 80063a0:	f7fc fef5 	bl	800318e <HAL_GPIO_WritePin>

					if (y == 0) {
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d104      	bne.n	80063b4 <semid+0x90>
						y = 1;
 80063aa:	2301      	movs	r3, #1
 80063ac:	60fb      	str	r3, [r7, #12]
						tc[3] = 0;
 80063ae:	4b80      	ldr	r3, [pc, #512]	; (80065b0 <semid+0x28c>)
 80063b0:	2200      	movs	r2, #0
 80063b2:	60da      	str	r2, [r3, #12]
					}

					if (tc[3] >= 0 && tc[3] < 3000) {
 80063b4:	4b7e      	ldr	r3, [pc, #504]	; (80065b0 <semid+0x28c>)
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	4a82      	ldr	r2, [pc, #520]	; (80065c4 <semid+0x2a0>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d807      	bhi.n	80063ce <semid+0xaa>
						FWD(1);
 80063be:	23a0      	movs	r3, #160	; 0xa0
 80063c0:	05db      	lsls	r3, r3, #23
 80063c2:	2201      	movs	r2, #1
 80063c4:	2120      	movs	r1, #32
 80063c6:	0018      	movs	r0, r3
 80063c8:	f7fc fee1 	bl	800318e <HAL_GPIO_WritePin>
 80063cc:	e086      	b.n	80064dc <semid+0x1b8>
					} else if (tc[3] >= 3000 && tc[3] < 4000) {
 80063ce:	4b78      	ldr	r3, [pc, #480]	; (80065b0 <semid+0x28c>)
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	4a7c      	ldr	r2, [pc, #496]	; (80065c4 <semid+0x2a0>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d90d      	bls.n	80063f4 <semid+0xd0>
 80063d8:	4b75      	ldr	r3, [pc, #468]	; (80065b0 <semid+0x28c>)
 80063da:	68da      	ldr	r2, [r3, #12]
 80063dc:	23fa      	movs	r3, #250	; 0xfa
 80063de:	011b      	lsls	r3, r3, #4
 80063e0:	429a      	cmp	r2, r3
 80063e2:	d207      	bcs.n	80063f4 <semid+0xd0>
						FWD(0);
 80063e4:	23a0      	movs	r3, #160	; 0xa0
 80063e6:	05db      	lsls	r3, r3, #23
 80063e8:	2200      	movs	r2, #0
 80063ea:	2120      	movs	r1, #32
 80063ec:	0018      	movs	r0, r3
 80063ee:	f7fc fece 	bl	800318e <HAL_GPIO_WritePin>
 80063f2:	e073      	b.n	80064dc <semid+0x1b8>
					} else if (tc[3] >= 4000 && tc[3] < 7000) {
 80063f4:	4b6e      	ldr	r3, [pc, #440]	; (80065b0 <semid+0x28c>)
 80063f6:	68da      	ldr	r2, [r3, #12]
 80063f8:	23fa      	movs	r3, #250	; 0xfa
 80063fa:	011b      	lsls	r3, r3, #4
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d30c      	bcc.n	800641a <semid+0xf6>
 8006400:	4b6b      	ldr	r3, [pc, #428]	; (80065b0 <semid+0x28c>)
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	4a70      	ldr	r2, [pc, #448]	; (80065c8 <semid+0x2a4>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d807      	bhi.n	800641a <semid+0xf6>
						REV(1);
 800640a:	23a0      	movs	r3, #160	; 0xa0
 800640c:	05db      	lsls	r3, r3, #23
 800640e:	2201      	movs	r2, #1
 8006410:	2108      	movs	r1, #8
 8006412:	0018      	movs	r0, r3
 8006414:	f7fc febb 	bl	800318e <HAL_GPIO_WritePin>
 8006418:	e060      	b.n	80064dc <semid+0x1b8>
					} else if (tc[3] >= 7000 && tc[3] < 8000) {
 800641a:	4b65      	ldr	r3, [pc, #404]	; (80065b0 <semid+0x28c>)
 800641c:	68db      	ldr	r3, [r3, #12]
 800641e:	4a6a      	ldr	r2, [pc, #424]	; (80065c8 <semid+0x2a4>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d90d      	bls.n	8006440 <semid+0x11c>
 8006424:	4b62      	ldr	r3, [pc, #392]	; (80065b0 <semid+0x28c>)
 8006426:	68da      	ldr	r2, [r3, #12]
 8006428:	23fa      	movs	r3, #250	; 0xfa
 800642a:	015b      	lsls	r3, r3, #5
 800642c:	429a      	cmp	r2, r3
 800642e:	d207      	bcs.n	8006440 <semid+0x11c>
						REV(0);
 8006430:	23a0      	movs	r3, #160	; 0xa0
 8006432:	05db      	lsls	r3, r3, #23
 8006434:	2200      	movs	r2, #0
 8006436:	2108      	movs	r1, #8
 8006438:	0018      	movs	r0, r3
 800643a:	f7fc fea8 	bl	800318e <HAL_GPIO_WritePin>
 800643e:	e04d      	b.n	80064dc <semid+0x1b8>
					} else if (tc[3] >= 8000 && tc[3] < 11000) {
 8006440:	4b5b      	ldr	r3, [pc, #364]	; (80065b0 <semid+0x28c>)
 8006442:	68da      	ldr	r2, [r3, #12]
 8006444:	23fa      	movs	r3, #250	; 0xfa
 8006446:	015b      	lsls	r3, r3, #5
 8006448:	429a      	cmp	r2, r3
 800644a:	d30c      	bcc.n	8006466 <semid+0x142>
 800644c:	4b58      	ldr	r3, [pc, #352]	; (80065b0 <semid+0x28c>)
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	4a5e      	ldr	r2, [pc, #376]	; (80065cc <semid+0x2a8>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d807      	bhi.n	8006466 <semid+0x142>
						FWD(1);
 8006456:	23a0      	movs	r3, #160	; 0xa0
 8006458:	05db      	lsls	r3, r3, #23
 800645a:	2201      	movs	r2, #1
 800645c:	2120      	movs	r1, #32
 800645e:	0018      	movs	r0, r3
 8006460:	f7fc fe95 	bl	800318e <HAL_GPIO_WritePin>
 8006464:	e03a      	b.n	80064dc <semid+0x1b8>
					} else if (tc[3] >= 11000 && tc[3] < 20000) {
 8006466:	4b52      	ldr	r3, [pc, #328]	; (80065b0 <semid+0x28c>)
 8006468:	68db      	ldr	r3, [r3, #12]
 800646a:	4a58      	ldr	r2, [pc, #352]	; (80065cc <semid+0x2a8>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d90c      	bls.n	800648a <semid+0x166>
 8006470:	4b4f      	ldr	r3, [pc, #316]	; (80065b0 <semid+0x28c>)
 8006472:	68db      	ldr	r3, [r3, #12]
 8006474:	4a56      	ldr	r2, [pc, #344]	; (80065d0 <semid+0x2ac>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d807      	bhi.n	800648a <semid+0x166>
						HI_SPEED(1);
 800647a:	2380      	movs	r3, #128	; 0x80
 800647c:	021b      	lsls	r3, r3, #8
 800647e:	4850      	ldr	r0, [pc, #320]	; (80065c0 <semid+0x29c>)
 8006480:	2201      	movs	r2, #1
 8006482:	0019      	movs	r1, r3
 8006484:	f7fc fe83 	bl	800318e <HAL_GPIO_WritePin>
 8006488:	e028      	b.n	80064dc <semid+0x1b8>
					} else if (tc[3] >= 20000 && tc[3] < 21000) {
 800648a:	4b49      	ldr	r3, [pc, #292]	; (80065b0 <semid+0x28c>)
 800648c:	68db      	ldr	r3, [r3, #12]
 800648e:	4a50      	ldr	r2, [pc, #320]	; (80065d0 <semid+0x2ac>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d90c      	bls.n	80064ae <semid+0x18a>
 8006494:	4b46      	ldr	r3, [pc, #280]	; (80065b0 <semid+0x28c>)
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	4a4e      	ldr	r2, [pc, #312]	; (80065d4 <semid+0x2b0>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d807      	bhi.n	80064ae <semid+0x18a>
						HI_SPEED(0);
 800649e:	2380      	movs	r3, #128	; 0x80
 80064a0:	021b      	lsls	r3, r3, #8
 80064a2:	4847      	ldr	r0, [pc, #284]	; (80065c0 <semid+0x29c>)
 80064a4:	2200      	movs	r2, #0
 80064a6:	0019      	movs	r1, r3
 80064a8:	f7fc fe71 	bl	800318e <HAL_GPIO_WritePin>
 80064ac:	e016      	b.n	80064dc <semid+0x1b8>
					} else if (tc[3] >= 22000 && tc[3] < 23000) {
 80064ae:	4b40      	ldr	r3, [pc, #256]	; (80065b0 <semid+0x28c>)
 80064b0:	68db      	ldr	r3, [r3, #12]
 80064b2:	4a49      	ldr	r2, [pc, #292]	; (80065d8 <semid+0x2b4>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d911      	bls.n	80064dc <semid+0x1b8>
 80064b8:	4b3d      	ldr	r3, [pc, #244]	; (80065b0 <semid+0x28c>)
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	4a47      	ldr	r2, [pc, #284]	; (80065dc <semid+0x2b8>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d80c      	bhi.n	80064dc <semid+0x1b8>
						ledoff();
 80064c2:	f7ff f841 	bl	8005548 <ledoff>
						i = 2;
 80064c6:	4b39      	ldr	r3, [pc, #228]	; (80065ac <semid+0x288>)
 80064c8:	2202      	movs	r2, #2
 80064ca:	601a      	str	r2, [r3, #0]
						work = 0;
 80064cc:	4b3b      	ldr	r3, [pc, #236]	; (80065bc <semid+0x298>)
 80064ce:	2200      	movs	r2, #0
 80064d0:	601a      	str	r2, [r3, #0]
						check = 0;
 80064d2:	4b43      	ldr	r3, [pc, #268]	; (80065e0 <semid+0x2bc>)
 80064d4:	2200      	movs	r2, #0
 80064d6:	601a      	str	r2, [r3, #0]
						return 5;
 80064d8:	2305      	movs	r3, #5
 80064da:	e063      	b.n	80065a4 <semid+0x280>
					}
				}
			}
		}

		if (le >= 2) {
 80064dc:	4b35      	ldr	r3, [pc, #212]	; (80065b4 <semid+0x290>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	dd31      	ble.n	8006548 <semid+0x224>
			if (check == 0) {
 80064e4:	4b3e      	ldr	r3, [pc, #248]	; (80065e0 <semid+0x2bc>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d106      	bne.n	80064fa <semid+0x1d6>
				tc[7] = 0;
 80064ec:	4b30      	ldr	r3, [pc, #192]	; (80065b0 <semid+0x28c>)
 80064ee:	2200      	movs	r2, #0
 80064f0:	61da      	str	r2, [r3, #28]
				check = 1;
 80064f2:	4b3b      	ldr	r3, [pc, #236]	; (80065e0 <semid+0x2bc>)
 80064f4:	2201      	movs	r2, #1
 80064f6:	601a      	str	r2, [r3, #0]
 80064f8:	e01e      	b.n	8006538 <semid+0x214>
			} else if (check == 1 && tc[7] >= 5000) {
 80064fa:	4b39      	ldr	r3, [pc, #228]	; (80065e0 <semid+0x2bc>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	2b01      	cmp	r3, #1
 8006500:	d11a      	bne.n	8006538 <semid+0x214>
 8006502:	4b2b      	ldr	r3, [pc, #172]	; (80065b0 <semid+0x28c>)
 8006504:	69db      	ldr	r3, [r3, #28]
 8006506:	4a37      	ldr	r2, [pc, #220]	; (80065e4 <semid+0x2c0>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d915      	bls.n	8006538 <semid+0x214>
				BUZZER(1);
 800650c:	2380      	movs	r3, #128	; 0x80
 800650e:	0219      	lsls	r1, r3, #8
 8006510:	23a0      	movs	r3, #160	; 0xa0
 8006512:	05db      	lsls	r3, r3, #23
 8006514:	2201      	movs	r2, #1
 8006516:	0018      	movs	r0, r3
 8006518:	f7fc fe39 	bl	800318e <HAL_GPIO_WritePin>
				HAL_Delay(100);
 800651c:	2064      	movs	r0, #100	; 0x64
 800651e:	f7fb fe59 	bl	80021d4 <HAL_Delay>
				BUZZER(0);
 8006522:	2380      	movs	r3, #128	; 0x80
 8006524:	0219      	lsls	r1, r3, #8
 8006526:	23a0      	movs	r3, #160	; 0xa0
 8006528:	05db      	lsls	r3, r3, #23
 800652a:	2200      	movs	r2, #0
 800652c:	0018      	movs	r0, r3
 800652e:	f7fc fe2e 	bl	800318e <HAL_GPIO_WritePin>
				HAL_Delay(100);
 8006532:	2064      	movs	r0, #100	; 0x64
 8006534:	f7fb fe4e 	bl	80021d4 <HAL_Delay>

			}
			DRAIN(1);
 8006538:	2380      	movs	r3, #128	; 0x80
 800653a:	01db      	lsls	r3, r3, #7
 800653c:	4820      	ldr	r0, [pc, #128]	; (80065c0 <semid+0x29c>)
 800653e:	2201      	movs	r2, #1
 8006540:	0019      	movs	r1, r3
 8006542:	f7fc fe24 	bl	800318e <HAL_GPIO_WritePin>
 8006546:	e006      	b.n	8006556 <semid+0x232>

		} else {
			DRAIN(0);
 8006548:	2380      	movs	r3, #128	; 0x80
 800654a:	01db      	lsls	r3, r3, #7
 800654c:	481c      	ldr	r0, [pc, #112]	; (80065c0 <semid+0x29c>)
 800654e:	2200      	movs	r2, #0
 8006550:	0019      	movs	r1, r3
 8006552:	f7fc fe1c 	bl	800318e <HAL_GPIO_WritePin>

		}

		if (SW_UP == 0) {
 8006556:	4b18      	ldr	r3, [pc, #96]	; (80065b8 <semid+0x294>)
 8006558:	2120      	movs	r1, #32
 800655a:	0018      	movs	r0, r3
 800655c:	f7fc fdfa 	bl	8003154 <HAL_GPIO_ReadPin>
 8006560:	1e03      	subs	r3, r0, #0
 8006562:	d102      	bne.n	800656a <semid+0x246>
			error();
 8006564:	f7ff f886 	bl	8005674 <error>
 8006568:	e008      	b.n	800657c <semid+0x258>

		} else if (SW_DOWN == 0) {
 800656a:	4b13      	ldr	r3, [pc, #76]	; (80065b8 <semid+0x294>)
 800656c:	2101      	movs	r1, #1
 800656e:	0018      	movs	r0, r3
 8006570:	f7fc fdf0 	bl	8003154 <HAL_GPIO_ReadPin>
 8006574:	1e03      	subs	r3, r0, #0
 8006576:	d101      	bne.n	800657c <semid+0x258>
			error();
 8006578:	f7ff f87c 	bl	8005674 <error>

		}

		if (SW_ENTER == 0) {
 800657c:	4b0e      	ldr	r3, [pc, #56]	; (80065b8 <semid+0x294>)
 800657e:	2102      	movs	r1, #2
 8006580:	0018      	movs	r0, r3
 8006582:	f7fc fde7 	bl	8003154 <HAL_GPIO_ReadPin>
 8006586:	1e03      	subs	r3, r0, #0
 8006588:	d101      	bne.n	800658e <semid+0x26a>
			error();
 800658a:	f7ff f873 	bl	8005674 <error>

		}

		if (SW_BACK == 0) {
 800658e:	4b0a      	ldr	r3, [pc, #40]	; (80065b8 <semid+0x294>)
 8006590:	2108      	movs	r1, #8
 8006592:	0018      	movs	r0, r3
 8006594:	f7fc fdde 	bl	8003154 <HAL_GPIO_ReadPin>
 8006598:	1e03      	subs	r3, r0, #0
 800659a:	d000      	beq.n	800659e <semid+0x27a>
 800659c:	e6d7      	b.n	800634e <semid+0x2a>

			error();
 800659e:	f7ff f869 	bl	8005674 <error>
		if (tc[0] >= 75) {
 80065a2:	e6d4      	b.n	800634e <semid+0x2a>

		}
	}

}
 80065a4:	0018      	movs	r0, r3
 80065a6:	46bd      	mov	sp, r7
 80065a8:	b004      	add	sp, #16
 80065aa:	bd80      	pop	{r7, pc}
 80065ac:	20000204 	.word	0x20000204
 80065b0:	2000021c 	.word	0x2000021c
 80065b4:	200003a8 	.word	0x200003a8
 80065b8:	50000400 	.word	0x50000400
 80065bc:	20000210 	.word	0x20000210
 80065c0:	50000800 	.word	0x50000800
 80065c4:	00000bb7 	.word	0x00000bb7
 80065c8:	00001b57 	.word	0x00001b57
 80065cc:	00002af7 	.word	0x00002af7
 80065d0:	00004e1f 	.word	0x00004e1f
 80065d4:	00005207 	.word	0x00005207
 80065d8:	000055ef 	.word	0x000055ef
 80065dc:	000059d7 	.word	0x000059d7
 80065e0:	20000214 	.word	0x20000214
 80065e4:	00001387 	.word	0x00001387

080065e8 <semir>:

int semir() {
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b084      	sub	sp, #16
 80065ec:	af00      	add	r7, sp, #0

	int x = 1, y = 0, j = 0, z;
 80065ee:	2301      	movs	r3, #1
 80065f0:	60fb      	str	r3, [r7, #12]
 80065f2:	2300      	movs	r3, #0
 80065f4:	60bb      	str	r3, [r7, #8]
 80065f6:	2300      	movs	r3, #0
 80065f8:	607b      	str	r3, [r7, #4]

	i = 0;
 80065fa:	4ba5      	ldr	r3, [pc, #660]	; (8006890 <semir+0x2a8>)
 80065fc:	2200      	movs	r2, #0
 80065fe:	601a      	str	r2, [r3, #0]
	door();
 8006600:	f7ff fad6 	bl	8005bb0 <door>

	while (1) {

		if (tc[0] >= 75) {
 8006604:	4ba3      	ldr	r3, [pc, #652]	; (8006894 <semir+0x2ac>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	2b4a      	cmp	r3, #74	; 0x4a
 800660a:	d800      	bhi.n	800660e <semir+0x26>
 800660c:	e0ea      	b.n	80067e4 <semir+0x1fc>
			tc[0] = 0;
 800660e:	4ba1      	ldr	r3, [pc, #644]	; (8006894 <semir+0x2ac>)
 8006610:	2200      	movs	r2, #0
 8006612:	601a      	str	r2, [r3, #0]
			vrr();
 8006614:	f7ff fc04 	bl	8005e20 <vrr>

			if (tc[2] >= 500) {
 8006618:	4b9e      	ldr	r3, [pc, #632]	; (8006894 <semir+0x2ac>)
 800661a:	689a      	ldr	r2, [r3, #8]
 800661c:	23fa      	movs	r3, #250	; 0xfa
 800661e:	005b      	lsls	r3, r3, #1
 8006620:	429a      	cmp	r2, r3
 8006622:	d200      	bcs.n	8006626 <semir+0x3e>
 8006624:	e0de      	b.n	80067e4 <semir+0x1fc>
				tc[2] = 0;
 8006626:	4b9b      	ldr	r3, [pc, #620]	; (8006894 <semir+0x2ac>)
 8006628:	2200      	movs	r2, #0
 800662a:	609a      	str	r2, [r3, #8]

				if (SW_DOOR == 0) {
 800662c:	4b9a      	ldr	r3, [pc, #616]	; (8006898 <semir+0x2b0>)
 800662e:	2110      	movs	r1, #16
 8006630:	0018      	movs	r0, r3
 8006632:	f7fc fd8f 	bl	8003154 <HAL_GPIO_ReadPin>
 8006636:	1e03      	subs	r3, r0, #0
 8006638:	d10a      	bne.n	8006650 <semir+0x68>
					j = srw(x);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	0018      	movs	r0, r3
 800663e:	f7ff fe03 	bl	8006248 <srw>
 8006642:	0003      	movs	r3, r0
 8006644:	607b      	str	r3, [r7, #4]
					if (x == 1) {
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2b01      	cmp	r3, #1
 800664a:	d101      	bne.n	8006650 <semir+0x68>
						x = 2;
 800664c:	2302      	movs	r3, #2
 800664e:	60fb      	str	r3, [r7, #12]

					}
				}

				if (j == 1 && x == 2 && le >= we * 6 && SW_DOOR == 0
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2b01      	cmp	r3, #1
 8006654:	d000      	beq.n	8006658 <semir+0x70>
 8006656:	e0c5      	b.n	80067e4 <semir+0x1fc>
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2b02      	cmp	r3, #2
 800665c:	d000      	beq.n	8006660 <semir+0x78>
 800665e:	e0c1      	b.n	80067e4 <semir+0x1fc>
 8006660:	4b8e      	ldr	r3, [pc, #568]	; (800689c <semir+0x2b4>)
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	0013      	movs	r3, r2
 8006666:	005b      	lsls	r3, r3, #1
 8006668:	189b      	adds	r3, r3, r2
 800666a:	005b      	lsls	r3, r3, #1
 800666c:	001a      	movs	r2, r3
 800666e:	4b8c      	ldr	r3, [pc, #560]	; (80068a0 <semir+0x2b8>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	429a      	cmp	r2, r3
 8006674:	dd00      	ble.n	8006678 <semir+0x90>
 8006676:	e0b5      	b.n	80067e4 <semir+0x1fc>
 8006678:	4b87      	ldr	r3, [pc, #540]	; (8006898 <semir+0x2b0>)
 800667a:	2110      	movs	r1, #16
 800667c:	0018      	movs	r0, r3
 800667e:	f7fc fd69 	bl	8003154 <HAL_GPIO_ReadPin>
 8006682:	1e03      	subs	r3, r0, #0
 8006684:	d000      	beq.n	8006688 <semir+0xa0>
 8006686:	e0ad      	b.n	80067e4 <semir+0x1fc>
						&& le != 0) {
 8006688:	4b85      	ldr	r3, [pc, #532]	; (80068a0 <semir+0x2b8>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d100      	bne.n	8006692 <semir+0xaa>
 8006690:	e0a8      	b.n	80067e4 <semir+0x1fc>

					work = 1;
 8006692:	4b84      	ldr	r3, [pc, #528]	; (80068a4 <semir+0x2bc>)
 8006694:	2201      	movs	r2, #1
 8006696:	601a      	str	r2, [r3, #0]

					if (y == 0) {
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d104      	bne.n	80066a8 <semir+0xc0>
						y = 1;
 800669e:	2301      	movs	r3, #1
 80066a0:	60bb      	str	r3, [r7, #8]
						tc[3] = 0;
 80066a2:	4b7c      	ldr	r3, [pc, #496]	; (8006894 <semir+0x2ac>)
 80066a4:	2200      	movs	r2, #0
 80066a6:	60da      	str	r2, [r3, #12]
					}

					if (tc[3] >= 0 && tc[3] < 2000) {
 80066a8:	4b7a      	ldr	r3, [pc, #488]	; (8006894 <semir+0x2ac>)
 80066aa:	68da      	ldr	r2, [r3, #12]
 80066ac:	23fa      	movs	r3, #250	; 0xfa
 80066ae:	00db      	lsls	r3, r3, #3
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d207      	bcs.n	80066c4 <semir+0xdc>
						FWD(1);
 80066b4:	23a0      	movs	r3, #160	; 0xa0
 80066b6:	05db      	lsls	r3, r3, #23
 80066b8:	2201      	movs	r2, #1
 80066ba:	2120      	movs	r1, #32
 80066bc:	0018      	movs	r0, r3
 80066be:	f7fc fd66 	bl	800318e <HAL_GPIO_WritePin>
 80066c2:	e08f      	b.n	80067e4 <semir+0x1fc>
					} else if (tc[3] >= 2000 && tc[3] < 3000) {
 80066c4:	4b73      	ldr	r3, [pc, #460]	; (8006894 <semir+0x2ac>)
 80066c6:	68da      	ldr	r2, [r3, #12]
 80066c8:	23fa      	movs	r3, #250	; 0xfa
 80066ca:	00db      	lsls	r3, r3, #3
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d30c      	bcc.n	80066ea <semir+0x102>
 80066d0:	4b70      	ldr	r3, [pc, #448]	; (8006894 <semir+0x2ac>)
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	4a74      	ldr	r2, [pc, #464]	; (80068a8 <semir+0x2c0>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d807      	bhi.n	80066ea <semir+0x102>
						FWD(0);
 80066da:	23a0      	movs	r3, #160	; 0xa0
 80066dc:	05db      	lsls	r3, r3, #23
 80066de:	2200      	movs	r2, #0
 80066e0:	2120      	movs	r1, #32
 80066e2:	0018      	movs	r0, r3
 80066e4:	f7fc fd53 	bl	800318e <HAL_GPIO_WritePin>
 80066e8:	e07c      	b.n	80067e4 <semir+0x1fc>
					} else if (tc[3] >= 3000 && tc[3] < 5000) {
 80066ea:	4b6a      	ldr	r3, [pc, #424]	; (8006894 <semir+0x2ac>)
 80066ec:	68db      	ldr	r3, [r3, #12]
 80066ee:	4a6e      	ldr	r2, [pc, #440]	; (80068a8 <semir+0x2c0>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d90c      	bls.n	800670e <semir+0x126>
 80066f4:	4b67      	ldr	r3, [pc, #412]	; (8006894 <semir+0x2ac>)
 80066f6:	68db      	ldr	r3, [r3, #12]
 80066f8:	4a6c      	ldr	r2, [pc, #432]	; (80068ac <semir+0x2c4>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d807      	bhi.n	800670e <semir+0x126>
						REV(1);
 80066fe:	23a0      	movs	r3, #160	; 0xa0
 8006700:	05db      	lsls	r3, r3, #23
 8006702:	2201      	movs	r2, #1
 8006704:	2108      	movs	r1, #8
 8006706:	0018      	movs	r0, r3
 8006708:	f7fc fd41 	bl	800318e <HAL_GPIO_WritePin>
 800670c:	e06a      	b.n	80067e4 <semir+0x1fc>
					} else if (tc[3] >= 5000 && tc[3] < 6000) {
 800670e:	4b61      	ldr	r3, [pc, #388]	; (8006894 <semir+0x2ac>)
 8006710:	68db      	ldr	r3, [r3, #12]
 8006712:	4a66      	ldr	r2, [pc, #408]	; (80068ac <semir+0x2c4>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d90c      	bls.n	8006732 <semir+0x14a>
 8006718:	4b5e      	ldr	r3, [pc, #376]	; (8006894 <semir+0x2ac>)
 800671a:	68db      	ldr	r3, [r3, #12]
 800671c:	4a64      	ldr	r2, [pc, #400]	; (80068b0 <semir+0x2c8>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d807      	bhi.n	8006732 <semir+0x14a>
						REV(0);
 8006722:	23a0      	movs	r3, #160	; 0xa0
 8006724:	05db      	lsls	r3, r3, #23
 8006726:	2200      	movs	r2, #0
 8006728:	2108      	movs	r1, #8
 800672a:	0018      	movs	r0, r3
 800672c:	f7fc fd2f 	bl	800318e <HAL_GPIO_WritePin>
 8006730:	e058      	b.n	80067e4 <semir+0x1fc>
					} else if (tc[3] >= 6000 && tc[3] < 8000) {
 8006732:	4b58      	ldr	r3, [pc, #352]	; (8006894 <semir+0x2ac>)
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	4a5e      	ldr	r2, [pc, #376]	; (80068b0 <semir+0x2c8>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d90d      	bls.n	8006758 <semir+0x170>
 800673c:	4b55      	ldr	r3, [pc, #340]	; (8006894 <semir+0x2ac>)
 800673e:	68da      	ldr	r2, [r3, #12]
 8006740:	23fa      	movs	r3, #250	; 0xfa
 8006742:	015b      	lsls	r3, r3, #5
 8006744:	429a      	cmp	r2, r3
 8006746:	d207      	bcs.n	8006758 <semir+0x170>
						FWD(1);
 8006748:	23a0      	movs	r3, #160	; 0xa0
 800674a:	05db      	lsls	r3, r3, #23
 800674c:	2201      	movs	r2, #1
 800674e:	2120      	movs	r1, #32
 8006750:	0018      	movs	r0, r3
 8006752:	f7fc fd1c 	bl	800318e <HAL_GPIO_WritePin>
 8006756:	e045      	b.n	80067e4 <semir+0x1fc>
					} else if (tc[3] >= 8000 && tc[3] < 9000) {
 8006758:	4b4e      	ldr	r3, [pc, #312]	; (8006894 <semir+0x2ac>)
 800675a:	68da      	ldr	r2, [r3, #12]
 800675c:	23fa      	movs	r3, #250	; 0xfa
 800675e:	015b      	lsls	r3, r3, #5
 8006760:	429a      	cmp	r2, r3
 8006762:	d30c      	bcc.n	800677e <semir+0x196>
 8006764:	4b4b      	ldr	r3, [pc, #300]	; (8006894 <semir+0x2ac>)
 8006766:	68db      	ldr	r3, [r3, #12]
 8006768:	4a52      	ldr	r2, [pc, #328]	; (80068b4 <semir+0x2cc>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d807      	bhi.n	800677e <semir+0x196>
						FWD(0);
 800676e:	23a0      	movs	r3, #160	; 0xa0
 8006770:	05db      	lsls	r3, r3, #23
 8006772:	2200      	movs	r2, #0
 8006774:	2120      	movs	r1, #32
 8006776:	0018      	movs	r0, r3
 8006778:	f7fc fd09 	bl	800318e <HAL_GPIO_WritePin>
 800677c:	e032      	b.n	80067e4 <semir+0x1fc>
					} else if (tc[3] >= 9000 && tc[3] < 11000) {
 800677e:	4b45      	ldr	r3, [pc, #276]	; (8006894 <semir+0x2ac>)
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	4a4c      	ldr	r2, [pc, #304]	; (80068b4 <semir+0x2cc>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d90c      	bls.n	80067a2 <semir+0x1ba>
 8006788:	4b42      	ldr	r3, [pc, #264]	; (8006894 <semir+0x2ac>)
 800678a:	68db      	ldr	r3, [r3, #12]
 800678c:	4a4a      	ldr	r2, [pc, #296]	; (80068b8 <semir+0x2d0>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d807      	bhi.n	80067a2 <semir+0x1ba>
						REV(1);
 8006792:	23a0      	movs	r3, #160	; 0xa0
 8006794:	05db      	lsls	r3, r3, #23
 8006796:	2201      	movs	r2, #1
 8006798:	2108      	movs	r1, #8
 800679a:	0018      	movs	r0, r3
 800679c:	f7fc fcf7 	bl	800318e <HAL_GPIO_WritePin>
 80067a0:	e020      	b.n	80067e4 <semir+0x1fc>
					} else if (tc[3] >= 11000 && tc[3] < 12000) {
 80067a2:	4b3c      	ldr	r3, [pc, #240]	; (8006894 <semir+0x2ac>)
 80067a4:	68db      	ldr	r3, [r3, #12]
 80067a6:	4a44      	ldr	r2, [pc, #272]	; (80068b8 <semir+0x2d0>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d91b      	bls.n	80067e4 <semir+0x1fc>
 80067ac:	4b39      	ldr	r3, [pc, #228]	; (8006894 <semir+0x2ac>)
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	4a42      	ldr	r2, [pc, #264]	; (80068bc <semir+0x2d4>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d816      	bhi.n	80067e4 <semir+0x1fc>
						REV(0);
 80067b6:	23a0      	movs	r3, #160	; 0xa0
 80067b8:	05db      	lsls	r3, r3, #23
 80067ba:	2200      	movs	r2, #0
 80067bc:	2108      	movs	r1, #8
 80067be:	0018      	movs	r0, r3
 80067c0:	f7fc fce5 	bl	800318e <HAL_GPIO_WritePin>
						ledoff();
 80067c4:	f7fe fec0 	bl	8005548 <ledoff>
						i = 1;
 80067c8:	4b31      	ldr	r3, [pc, #196]	; (8006890 <semir+0x2a8>)
 80067ca:	2201      	movs	r2, #1
 80067cc:	601a      	str	r2, [r3, #0]
						c = 0;
 80067ce:	4b3c      	ldr	r3, [pc, #240]	; (80068c0 <semir+0x2d8>)
 80067d0:	2200      	movs	r2, #0
 80067d2:	601a      	str	r2, [r3, #0]
						work = 0;
 80067d4:	4b33      	ldr	r3, [pc, #204]	; (80068a4 <semir+0x2bc>)
 80067d6:	2200      	movs	r2, #0
 80067d8:	601a      	str	r2, [r3, #0]
						check = 0;
 80067da:	4b3a      	ldr	r3, [pc, #232]	; (80068c4 <semir+0x2dc>)
 80067dc:	2200      	movs	r2, #0
 80067de:	601a      	str	r2, [r3, #0]
						return 5;
 80067e0:	2305      	movs	r3, #5
 80067e2:	e050      	b.n	8006886 <semir+0x29e>
					}
				}
			}
		}

		if (check == 1) {
 80067e4:	4b37      	ldr	r3, [pc, #220]	; (80068c4 <semir+0x2dc>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d125      	bne.n	8006838 <semir+0x250>
			if (tc[7] >= 5000 && le < we * 6) {
 80067ec:	4b29      	ldr	r3, [pc, #164]	; (8006894 <semir+0x2ac>)
 80067ee:	69db      	ldr	r3, [r3, #28]
 80067f0:	4a2e      	ldr	r2, [pc, #184]	; (80068ac <semir+0x2c4>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d920      	bls.n	8006838 <semir+0x250>
 80067f6:	4b29      	ldr	r3, [pc, #164]	; (800689c <semir+0x2b4>)
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	0013      	movs	r3, r2
 80067fc:	005b      	lsls	r3, r3, #1
 80067fe:	189b      	adds	r3, r3, r2
 8006800:	005b      	lsls	r3, r3, #1
 8006802:	001a      	movs	r2, r3
 8006804:	4b26      	ldr	r3, [pc, #152]	; (80068a0 <semir+0x2b8>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	429a      	cmp	r2, r3
 800680a:	dd15      	ble.n	8006838 <semir+0x250>
				BUZZER(1);
 800680c:	2380      	movs	r3, #128	; 0x80
 800680e:	0219      	lsls	r1, r3, #8
 8006810:	23a0      	movs	r3, #160	; 0xa0
 8006812:	05db      	lsls	r3, r3, #23
 8006814:	2201      	movs	r2, #1
 8006816:	0018      	movs	r0, r3
 8006818:	f7fc fcb9 	bl	800318e <HAL_GPIO_WritePin>
				HAL_Delay(100);
 800681c:	2064      	movs	r0, #100	; 0x64
 800681e:	f7fb fcd9 	bl	80021d4 <HAL_Delay>
				BUZZER(0);
 8006822:	2380      	movs	r3, #128	; 0x80
 8006824:	0219      	lsls	r1, r3, #8
 8006826:	23a0      	movs	r3, #160	; 0xa0
 8006828:	05db      	lsls	r3, r3, #23
 800682a:	2200      	movs	r2, #0
 800682c:	0018      	movs	r0, r3
 800682e:	f7fc fcae 	bl	800318e <HAL_GPIO_WritePin>
				HAL_Delay(100);
 8006832:	2064      	movs	r0, #100	; 0x64
 8006834:	f7fb fcce 	bl	80021d4 <HAL_Delay>

			}
		}

		if (SW_UP == 0) {
 8006838:	4b17      	ldr	r3, [pc, #92]	; (8006898 <semir+0x2b0>)
 800683a:	2120      	movs	r1, #32
 800683c:	0018      	movs	r0, r3
 800683e:	f7fc fc89 	bl	8003154 <HAL_GPIO_ReadPin>
 8006842:	1e03      	subs	r3, r0, #0
 8006844:	d102      	bne.n	800684c <semir+0x264>
			error();
 8006846:	f7fe ff15 	bl	8005674 <error>
 800684a:	e008      	b.n	800685e <semir+0x276>

		} else if (SW_DOWN == 0) {
 800684c:	4b12      	ldr	r3, [pc, #72]	; (8006898 <semir+0x2b0>)
 800684e:	2101      	movs	r1, #1
 8006850:	0018      	movs	r0, r3
 8006852:	f7fc fc7f 	bl	8003154 <HAL_GPIO_ReadPin>
 8006856:	1e03      	subs	r3, r0, #0
 8006858:	d101      	bne.n	800685e <semir+0x276>
			error();
 800685a:	f7fe ff0b 	bl	8005674 <error>
		}

		if (SW_ENTER == 0) {
 800685e:	4b0e      	ldr	r3, [pc, #56]	; (8006898 <semir+0x2b0>)
 8006860:	2102      	movs	r1, #2
 8006862:	0018      	movs	r0, r3
 8006864:	f7fc fc76 	bl	8003154 <HAL_GPIO_ReadPin>
 8006868:	1e03      	subs	r3, r0, #0
 800686a:	d101      	bne.n	8006870 <semir+0x288>
			error();
 800686c:	f7fe ff02 	bl	8005674 <error>

		}

		if (SW_BACK == 0) {
 8006870:	4b09      	ldr	r3, [pc, #36]	; (8006898 <semir+0x2b0>)
 8006872:	2108      	movs	r1, #8
 8006874:	0018      	movs	r0, r3
 8006876:	f7fc fc6d 	bl	8003154 <HAL_GPIO_ReadPin>
 800687a:	1e03      	subs	r3, r0, #0
 800687c:	d000      	beq.n	8006880 <semir+0x298>
 800687e:	e6c1      	b.n	8006604 <semir+0x1c>

			error();
 8006880:	f7fe fef8 	bl	8005674 <error>
		if (tc[0] >= 75) {
 8006884:	e6be      	b.n	8006604 <semir+0x1c>

		}
	}

}
 8006886:	0018      	movs	r0, r3
 8006888:	46bd      	mov	sp, r7
 800688a:	b004      	add	sp, #16
 800688c:	bd80      	pop	{r7, pc}
 800688e:	46c0      	nop			; (mov r8, r8)
 8006890:	20000204 	.word	0x20000204
 8006894:	2000021c 	.word	0x2000021c
 8006898:	50000400 	.word	0x50000400
 800689c:	200004c8 	.word	0x200004c8
 80068a0:	200003a8 	.word	0x200003a8
 80068a4:	20000210 	.word	0x20000210
 80068a8:	00000bb7 	.word	0x00000bb7
 80068ac:	00001387 	.word	0x00001387
 80068b0:	0000176f 	.word	0x0000176f
 80068b4:	00002327 	.word	0x00002327
 80068b8:	00002af7 	.word	0x00002af7
 80068bc:	00002edf 	.word	0x00002edf
 80068c0:	20000208 	.word	0x20000208
 80068c4:	20000214 	.word	0x20000214

080068c8 <semiw>:

int semiw() {
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b084      	sub	sp, #16
 80068cc:	af00      	add	r7, sp, #0

	int x = 0, y = 0, j = 0, ch = 0;
 80068ce:	2300      	movs	r3, #0
 80068d0:	60fb      	str	r3, [r7, #12]
 80068d2:	2300      	movs	r3, #0
 80068d4:	60bb      	str	r3, [r7, #8]
 80068d6:	2300      	movs	r3, #0
 80068d8:	603b      	str	r3, [r7, #0]
 80068da:	2300      	movs	r3, #0
 80068dc:	607b      	str	r3, [r7, #4]

	i = 0;
 80068de:	4b9f      	ldr	r3, [pc, #636]	; (8006b5c <semiw+0x294>)
 80068e0:	2200      	movs	r2, #0
 80068e2:	601a      	str	r2, [r3, #0]
	OLED_ShowStringXY(15, 2, "SETT", 1);
 80068e4:	4a9e      	ldr	r2, [pc, #632]	; (8006b60 <semiw+0x298>)
 80068e6:	2301      	movs	r3, #1
 80068e8:	2102      	movs	r1, #2
 80068ea:	200f      	movs	r0, #15
 80068ec:	f7fe fdfe 	bl	80054ec <OLED_ShowStringXY>
	door();
 80068f0:	f7ff f95e 	bl	8005bb0 <door>
	swui();
 80068f4:	f7ff fc16 	bl	8006124 <swui>

	while (1) {

		if (tc[0] >= 75) {
 80068f8:	4b9a      	ldr	r3, [pc, #616]	; (8006b64 <semiw+0x29c>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2b4a      	cmp	r3, #74	; 0x4a
 80068fe:	d800      	bhi.n	8006902 <semiw+0x3a>
 8006900:	e156      	b.n	8006bb0 <semiw+0x2e8>
			tc[0] = 0;
 8006902:	4b98      	ldr	r3, [pc, #608]	; (8006b64 <semiw+0x29c>)
 8006904:	2200      	movs	r2, #0
 8006906:	601a      	str	r2, [r3, #0]
			vr();
 8006908:	f7ff f9a4 	bl	8005c54 <vr>
			if (tc[2] >= 500) {
 800690c:	4b95      	ldr	r3, [pc, #596]	; (8006b64 <semiw+0x29c>)
 800690e:	689a      	ldr	r2, [r3, #8]
 8006910:	23fa      	movs	r3, #250	; 0xfa
 8006912:	005b      	lsls	r3, r3, #1
 8006914:	429a      	cmp	r2, r3
 8006916:	d200      	bcs.n	800691a <semiw+0x52>
 8006918:	e14a      	b.n	8006bb0 <semiw+0x2e8>
				tc[2] = 0;
 800691a:	4b92      	ldr	r3, [pc, #584]	; (8006b64 <semiw+0x29c>)
 800691c:	2200      	movs	r2, #0
 800691e:	609a      	str	r2, [r3, #8]
				j = sww(x);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	0018      	movs	r0, r3
 8006924:	f7ff fc4e 	bl	80061c4 <sww>
 8006928:	0003      	movs	r3, r0
 800692a:	603b      	str	r3, [r7, #0]
				if (x == 1) {
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2b01      	cmp	r3, #1
 8006930:	d101      	bne.n	8006936 <semiw+0x6e>
					x = 2;
 8006932:	2302      	movs	r3, #2
 8006934:	60fb      	str	r3, [r7, #12]

				}

				if (j == 1 && x == 2 && le >= we * 6 && te >= tem
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	2b01      	cmp	r3, #1
 800693a:	d000      	beq.n	800693e <semiw+0x76>
 800693c:	e138      	b.n	8006bb0 <semiw+0x2e8>
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2b02      	cmp	r3, #2
 8006942:	d000      	beq.n	8006946 <semiw+0x7e>
 8006944:	e134      	b.n	8006bb0 <semiw+0x2e8>
 8006946:	4b88      	ldr	r3, [pc, #544]	; (8006b68 <semiw+0x2a0>)
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	0013      	movs	r3, r2
 800694c:	005b      	lsls	r3, r3, #1
 800694e:	189b      	adds	r3, r3, r2
 8006950:	005b      	lsls	r3, r3, #1
 8006952:	001a      	movs	r2, r3
 8006954:	4b85      	ldr	r3, [pc, #532]	; (8006b6c <semiw+0x2a4>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	429a      	cmp	r2, r3
 800695a:	dd00      	ble.n	800695e <semiw+0x96>
 800695c:	e128      	b.n	8006bb0 <semiw+0x2e8>
 800695e:	4b84      	ldr	r3, [pc, #528]	; (8006b70 <semiw+0x2a8>)
 8006960:	781b      	ldrb	r3, [r3, #0]
 8006962:	001a      	movs	r2, r3
 8006964:	4b83      	ldr	r3, [pc, #524]	; (8006b74 <semiw+0x2ac>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	429a      	cmp	r2, r3
 800696a:	dd00      	ble.n	800696e <semiw+0xa6>
 800696c:	e120      	b.n	8006bb0 <semiw+0x2e8>
						&& SW_DOOR == 0 && le != 0) {
 800696e:	4b82      	ldr	r3, [pc, #520]	; (8006b78 <semiw+0x2b0>)
 8006970:	2110      	movs	r1, #16
 8006972:	0018      	movs	r0, r3
 8006974:	f7fc fbee 	bl	8003154 <HAL_GPIO_ReadPin>
 8006978:	1e03      	subs	r3, r0, #0
 800697a:	d000      	beq.n	800697e <semiw+0xb6>
 800697c:	e118      	b.n	8006bb0 <semiw+0x2e8>
 800697e:	4b7b      	ldr	r3, [pc, #492]	; (8006b6c <semiw+0x2a4>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d100      	bne.n	8006988 <semiw+0xc0>
 8006986:	e113      	b.n	8006bb0 <semiw+0x2e8>

					work = 1;
 8006988:	4b7c      	ldr	r3, [pc, #496]	; (8006b7c <semiw+0x2b4>)
 800698a:	2201      	movs	r2, #1
 800698c:	601a      	str	r2, [r3, #0]

					if (y == 0) {
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d104      	bne.n	800699e <semiw+0xd6>
						y = 1;
 8006994:	2301      	movs	r3, #1
 8006996:	60bb      	str	r3, [r7, #8]
						tc[3] = 0;
 8006998:	4b72      	ldr	r3, [pc, #456]	; (8006b64 <semiw+0x29c>)
 800699a:	2200      	movs	r2, #0
 800699c:	60da      	str	r2, [r3, #12]
					}

					if (tc[3] >= 0 && tc[3] < 2000) {
 800699e:	4b71      	ldr	r3, [pc, #452]	; (8006b64 <semiw+0x29c>)
 80069a0:	68da      	ldr	r2, [r3, #12]
 80069a2:	23fa      	movs	r3, #250	; 0xfa
 80069a4:	00db      	lsls	r3, r3, #3
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d207      	bcs.n	80069ba <semiw+0xf2>
						FWD(1);
 80069aa:	23a0      	movs	r3, #160	; 0xa0
 80069ac:	05db      	lsls	r3, r3, #23
 80069ae:	2201      	movs	r2, #1
 80069b0:	2120      	movs	r1, #32
 80069b2:	0018      	movs	r0, r3
 80069b4:	f7fc fbeb 	bl	800318e <HAL_GPIO_WritePin>
 80069b8:	e0fa      	b.n	8006bb0 <semiw+0x2e8>
					} else if (tc[3] >= 2000 && tc[3] < 3000) {
 80069ba:	4b6a      	ldr	r3, [pc, #424]	; (8006b64 <semiw+0x29c>)
 80069bc:	68da      	ldr	r2, [r3, #12]
 80069be:	23fa      	movs	r3, #250	; 0xfa
 80069c0:	00db      	lsls	r3, r3, #3
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d30c      	bcc.n	80069e0 <semiw+0x118>
 80069c6:	4b67      	ldr	r3, [pc, #412]	; (8006b64 <semiw+0x29c>)
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	4a6d      	ldr	r2, [pc, #436]	; (8006b80 <semiw+0x2b8>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d807      	bhi.n	80069e0 <semiw+0x118>
						FWD(0);
 80069d0:	23a0      	movs	r3, #160	; 0xa0
 80069d2:	05db      	lsls	r3, r3, #23
 80069d4:	2200      	movs	r2, #0
 80069d6:	2120      	movs	r1, #32
 80069d8:	0018      	movs	r0, r3
 80069da:	f7fc fbd8 	bl	800318e <HAL_GPIO_WritePin>
 80069de:	e0e7      	b.n	8006bb0 <semiw+0x2e8>
					} else if (tc[3] >= 3000 && tc[3] < 5000) {
 80069e0:	4b60      	ldr	r3, [pc, #384]	; (8006b64 <semiw+0x29c>)
 80069e2:	68db      	ldr	r3, [r3, #12]
 80069e4:	4a66      	ldr	r2, [pc, #408]	; (8006b80 <semiw+0x2b8>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d90c      	bls.n	8006a04 <semiw+0x13c>
 80069ea:	4b5e      	ldr	r3, [pc, #376]	; (8006b64 <semiw+0x29c>)
 80069ec:	68db      	ldr	r3, [r3, #12]
 80069ee:	4a65      	ldr	r2, [pc, #404]	; (8006b84 <semiw+0x2bc>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d807      	bhi.n	8006a04 <semiw+0x13c>
						REV(1);
 80069f4:	23a0      	movs	r3, #160	; 0xa0
 80069f6:	05db      	lsls	r3, r3, #23
 80069f8:	2201      	movs	r2, #1
 80069fa:	2108      	movs	r1, #8
 80069fc:	0018      	movs	r0, r3
 80069fe:	f7fc fbc6 	bl	800318e <HAL_GPIO_WritePin>
 8006a02:	e0d5      	b.n	8006bb0 <semiw+0x2e8>
					} else if (tc[3] >= 5000 && tc[3] < 6000) {
 8006a04:	4b57      	ldr	r3, [pc, #348]	; (8006b64 <semiw+0x29c>)
 8006a06:	68db      	ldr	r3, [r3, #12]
 8006a08:	4a5e      	ldr	r2, [pc, #376]	; (8006b84 <semiw+0x2bc>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d90c      	bls.n	8006a28 <semiw+0x160>
 8006a0e:	4b55      	ldr	r3, [pc, #340]	; (8006b64 <semiw+0x29c>)
 8006a10:	68db      	ldr	r3, [r3, #12]
 8006a12:	4a5d      	ldr	r2, [pc, #372]	; (8006b88 <semiw+0x2c0>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d807      	bhi.n	8006a28 <semiw+0x160>
						REV(0);
 8006a18:	23a0      	movs	r3, #160	; 0xa0
 8006a1a:	05db      	lsls	r3, r3, #23
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	2108      	movs	r1, #8
 8006a20:	0018      	movs	r0, r3
 8006a22:	f7fc fbb4 	bl	800318e <HAL_GPIO_WritePin>
 8006a26:	e0c3      	b.n	8006bb0 <semiw+0x2e8>
					} else if (tc[3] >= 6000 && tc[3] < 8000) {
 8006a28:	4b4e      	ldr	r3, [pc, #312]	; (8006b64 <semiw+0x29c>)
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	4a56      	ldr	r2, [pc, #344]	; (8006b88 <semiw+0x2c0>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d90d      	bls.n	8006a4e <semiw+0x186>
 8006a32:	4b4c      	ldr	r3, [pc, #304]	; (8006b64 <semiw+0x29c>)
 8006a34:	68da      	ldr	r2, [r3, #12]
 8006a36:	23fa      	movs	r3, #250	; 0xfa
 8006a38:	015b      	lsls	r3, r3, #5
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d207      	bcs.n	8006a4e <semiw+0x186>
						FWD(1);
 8006a3e:	23a0      	movs	r3, #160	; 0xa0
 8006a40:	05db      	lsls	r3, r3, #23
 8006a42:	2201      	movs	r2, #1
 8006a44:	2120      	movs	r1, #32
 8006a46:	0018      	movs	r0, r3
 8006a48:	f7fc fba1 	bl	800318e <HAL_GPIO_WritePin>
 8006a4c:	e0b0      	b.n	8006bb0 <semiw+0x2e8>
					} else if (tc[3] >= 8000 && tc[3] < 9000) {
 8006a4e:	4b45      	ldr	r3, [pc, #276]	; (8006b64 <semiw+0x29c>)
 8006a50:	68da      	ldr	r2, [r3, #12]
 8006a52:	23fa      	movs	r3, #250	; 0xfa
 8006a54:	015b      	lsls	r3, r3, #5
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d30c      	bcc.n	8006a74 <semiw+0x1ac>
 8006a5a:	4b42      	ldr	r3, [pc, #264]	; (8006b64 <semiw+0x29c>)
 8006a5c:	68db      	ldr	r3, [r3, #12]
 8006a5e:	4a4b      	ldr	r2, [pc, #300]	; (8006b8c <semiw+0x2c4>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d807      	bhi.n	8006a74 <semiw+0x1ac>
						FWD(0);
 8006a64:	23a0      	movs	r3, #160	; 0xa0
 8006a66:	05db      	lsls	r3, r3, #23
 8006a68:	2200      	movs	r2, #0
 8006a6a:	2120      	movs	r1, #32
 8006a6c:	0018      	movs	r0, r3
 8006a6e:	f7fc fb8e 	bl	800318e <HAL_GPIO_WritePin>
 8006a72:	e09d      	b.n	8006bb0 <semiw+0x2e8>
					} else if (tc[3] >= 9000 && tc[3] < 11000) {
 8006a74:	4b3b      	ldr	r3, [pc, #236]	; (8006b64 <semiw+0x29c>)
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	4a44      	ldr	r2, [pc, #272]	; (8006b8c <semiw+0x2c4>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d90c      	bls.n	8006a98 <semiw+0x1d0>
 8006a7e:	4b39      	ldr	r3, [pc, #228]	; (8006b64 <semiw+0x29c>)
 8006a80:	68db      	ldr	r3, [r3, #12]
 8006a82:	4a43      	ldr	r2, [pc, #268]	; (8006b90 <semiw+0x2c8>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d807      	bhi.n	8006a98 <semiw+0x1d0>
						REV(1);
 8006a88:	23a0      	movs	r3, #160	; 0xa0
 8006a8a:	05db      	lsls	r3, r3, #23
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	2108      	movs	r1, #8
 8006a90:	0018      	movs	r0, r3
 8006a92:	f7fc fb7c 	bl	800318e <HAL_GPIO_WritePin>
 8006a96:	e08b      	b.n	8006bb0 <semiw+0x2e8>
					} else if (tc[3] >= 11000 && tc[3] < 12000) {
 8006a98:	4b32      	ldr	r3, [pc, #200]	; (8006b64 <semiw+0x29c>)
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	4a3c      	ldr	r2, [pc, #240]	; (8006b90 <semiw+0x2c8>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d90c      	bls.n	8006abc <semiw+0x1f4>
 8006aa2:	4b30      	ldr	r3, [pc, #192]	; (8006b64 <semiw+0x29c>)
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	4a3b      	ldr	r2, [pc, #236]	; (8006b94 <semiw+0x2cc>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d807      	bhi.n	8006abc <semiw+0x1f4>
						REV(0);
 8006aac:	23a0      	movs	r3, #160	; 0xa0
 8006aae:	05db      	lsls	r3, r3, #23
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	2108      	movs	r1, #8
 8006ab4:	0018      	movs	r0, r3
 8006ab6:	f7fc fb6a 	bl	800318e <HAL_GPIO_WritePin>
 8006aba:	e079      	b.n	8006bb0 <semiw+0x2e8>
					} else if (tc[3] >= 12000 && tc[3] < 14000) {
 8006abc:	4b29      	ldr	r3, [pc, #164]	; (8006b64 <semiw+0x29c>)
 8006abe:	68db      	ldr	r3, [r3, #12]
 8006ac0:	4a34      	ldr	r2, [pc, #208]	; (8006b94 <semiw+0x2cc>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d90c      	bls.n	8006ae0 <semiw+0x218>
 8006ac6:	4b27      	ldr	r3, [pc, #156]	; (8006b64 <semiw+0x29c>)
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	4a33      	ldr	r2, [pc, #204]	; (8006b98 <semiw+0x2d0>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d807      	bhi.n	8006ae0 <semiw+0x218>
						FWD(1);
 8006ad0:	23a0      	movs	r3, #160	; 0xa0
 8006ad2:	05db      	lsls	r3, r3, #23
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	2120      	movs	r1, #32
 8006ad8:	0018      	movs	r0, r3
 8006ada:	f7fc fb58 	bl	800318e <HAL_GPIO_WritePin>
 8006ade:	e067      	b.n	8006bb0 <semiw+0x2e8>
					} else if (tc[3] >= 14000 && tc[3] < 15000) {
 8006ae0:	4b20      	ldr	r3, [pc, #128]	; (8006b64 <semiw+0x29c>)
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	4a2c      	ldr	r2, [pc, #176]	; (8006b98 <semiw+0x2d0>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d90c      	bls.n	8006b04 <semiw+0x23c>
 8006aea:	4b1e      	ldr	r3, [pc, #120]	; (8006b64 <semiw+0x29c>)
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	4a2b      	ldr	r2, [pc, #172]	; (8006b9c <semiw+0x2d4>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d807      	bhi.n	8006b04 <semiw+0x23c>
						FWD(0);
 8006af4:	23a0      	movs	r3, #160	; 0xa0
 8006af6:	05db      	lsls	r3, r3, #23
 8006af8:	2200      	movs	r2, #0
 8006afa:	2120      	movs	r1, #32
 8006afc:	0018      	movs	r0, r3
 8006afe:	f7fc fb46 	bl	800318e <HAL_GPIO_WritePin>
 8006b02:	e055      	b.n	8006bb0 <semiw+0x2e8>
					} else if (tc[3] >= 15000 && tc[3] < 17000) {
 8006b04:	4b17      	ldr	r3, [pc, #92]	; (8006b64 <semiw+0x29c>)
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	4a24      	ldr	r2, [pc, #144]	; (8006b9c <semiw+0x2d4>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d90c      	bls.n	8006b28 <semiw+0x260>
 8006b0e:	4b15      	ldr	r3, [pc, #84]	; (8006b64 <semiw+0x29c>)
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	4a23      	ldr	r2, [pc, #140]	; (8006ba0 <semiw+0x2d8>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d807      	bhi.n	8006b28 <semiw+0x260>
						REV(1);
 8006b18:	23a0      	movs	r3, #160	; 0xa0
 8006b1a:	05db      	lsls	r3, r3, #23
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	2108      	movs	r1, #8
 8006b20:	0018      	movs	r0, r3
 8006b22:	f7fc fb34 	bl	800318e <HAL_GPIO_WritePin>
 8006b26:	e043      	b.n	8006bb0 <semiw+0x2e8>
					} else if (tc[3] >= 17000 && tc[3] < 18000) {
 8006b28:	4b0e      	ldr	r3, [pc, #56]	; (8006b64 <semiw+0x29c>)
 8006b2a:	68db      	ldr	r3, [r3, #12]
 8006b2c:	4a1c      	ldr	r2, [pc, #112]	; (8006ba0 <semiw+0x2d8>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d93e      	bls.n	8006bb0 <semiw+0x2e8>
 8006b32:	4b0c      	ldr	r3, [pc, #48]	; (8006b64 <semiw+0x29c>)
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	4a1b      	ldr	r2, [pc, #108]	; (8006ba4 <semiw+0x2dc>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d839      	bhi.n	8006bb0 <semiw+0x2e8>
						ledoff();
 8006b3c:	f7fe fd04 	bl	8005548 <ledoff>
						i = 0;
 8006b40:	4b06      	ldr	r3, [pc, #24]	; (8006b5c <semiw+0x294>)
 8006b42:	2200      	movs	r2, #0
 8006b44:	601a      	str	r2, [r3, #0]
						c = 0;
 8006b46:	4b18      	ldr	r3, [pc, #96]	; (8006ba8 <semiw+0x2e0>)
 8006b48:	2200      	movs	r2, #0
 8006b4a:	601a      	str	r2, [r3, #0]
						work = 0;
 8006b4c:	4b0b      	ldr	r3, [pc, #44]	; (8006b7c <semiw+0x2b4>)
 8006b4e:	2200      	movs	r2, #0
 8006b50:	601a      	str	r2, [r3, #0]
						check = 0;
 8006b52:	4b16      	ldr	r3, [pc, #88]	; (8006bac <semiw+0x2e4>)
 8006b54:	2200      	movs	r2, #0
 8006b56:	601a      	str	r2, [r3, #0]
						return 5;
 8006b58:	2305      	movs	r3, #5
 8006b5a:	e133      	b.n	8006dc4 <semiw+0x4fc>
 8006b5c:	20000204 	.word	0x20000204
 8006b60:	0800bb70 	.word	0x0800bb70
 8006b64:	2000021c 	.word	0x2000021c
 8006b68:	200004c8 	.word	0x200004c8
 8006b6c:	200003a8 	.word	0x200003a8
 8006b70:	20000244 	.word	0x20000244
 8006b74:	200004cc 	.word	0x200004cc
 8006b78:	50000400 	.word	0x50000400
 8006b7c:	20000210 	.word	0x20000210
 8006b80:	00000bb7 	.word	0x00000bb7
 8006b84:	00001387 	.word	0x00001387
 8006b88:	0000176f 	.word	0x0000176f
 8006b8c:	00002327 	.word	0x00002327
 8006b90:	00002af7 	.word	0x00002af7
 8006b94:	00002edf 	.word	0x00002edf
 8006b98:	000036af 	.word	0x000036af
 8006b9c:	00003a97 	.word	0x00003a97
 8006ba0:	00004267 	.word	0x00004267
 8006ba4:	0000464f 	.word	0x0000464f
 8006ba8:	20000208 	.word	0x20000208
 8006bac:	20000214 	.word	0x20000214
				}
			}

		}

		if (te < tem && le >= we * 6 && le != 0 && we != 0) {
 8006bb0:	4b86      	ldr	r3, [pc, #536]	; (8006dcc <semiw+0x504>)
 8006bb2:	781b      	ldrb	r3, [r3, #0]
 8006bb4:	001a      	movs	r2, r3
 8006bb6:	4b86      	ldr	r3, [pc, #536]	; (8006dd0 <semiw+0x508>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	dd22      	ble.n	8006c04 <semiw+0x33c>
 8006bbe:	4b85      	ldr	r3, [pc, #532]	; (8006dd4 <semiw+0x50c>)
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	0013      	movs	r3, r2
 8006bc4:	005b      	lsls	r3, r3, #1
 8006bc6:	189b      	adds	r3, r3, r2
 8006bc8:	005b      	lsls	r3, r3, #1
 8006bca:	001a      	movs	r2, r3
 8006bcc:	4b82      	ldr	r3, [pc, #520]	; (8006dd8 <semiw+0x510>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	dc17      	bgt.n	8006c04 <semiw+0x33c>
 8006bd4:	4b80      	ldr	r3, [pc, #512]	; (8006dd8 <semiw+0x510>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d013      	beq.n	8006c04 <semiw+0x33c>
 8006bdc:	4b7d      	ldr	r3, [pc, #500]	; (8006dd4 <semiw+0x50c>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d00f      	beq.n	8006c04 <semiw+0x33c>
			if (ch == 0) {
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d104      	bne.n	8006bf4 <semiw+0x32c>
				tc[6] = 0;
 8006bea:	4b7c      	ldr	r3, [pc, #496]	; (8006ddc <semiw+0x514>)
 8006bec:	2200      	movs	r2, #0
 8006bee:	619a      	str	r2, [r3, #24]
				ch = 1;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	607b      	str	r3, [r7, #4]
			}
			HEATING(1);
 8006bf4:	2380      	movs	r3, #128	; 0x80
 8006bf6:	0059      	lsls	r1, r3, #1
 8006bf8:	23a0      	movs	r3, #160	; 0xa0
 8006bfa:	05db      	lsls	r3, r3, #23
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	0018      	movs	r0, r3
 8006c00:	f7fc fac5 	bl	800318e <HAL_GPIO_WritePin>

		}

		if (tc[6] < 5000 && te < tem) {
 8006c04:	4b75      	ldr	r3, [pc, #468]	; (8006ddc <semiw+0x514>)
 8006c06:	699b      	ldr	r3, [r3, #24]
 8006c08:	4a75      	ldr	r2, [pc, #468]	; (8006de0 <semiw+0x518>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d81c      	bhi.n	8006c48 <semiw+0x380>
 8006c0e:	4b6f      	ldr	r3, [pc, #444]	; (8006dcc <semiw+0x504>)
 8006c10:	781b      	ldrb	r3, [r3, #0]
 8006c12:	001a      	movs	r2, r3
 8006c14:	4b6e      	ldr	r3, [pc, #440]	; (8006dd0 <semiw+0x508>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	dd15      	ble.n	8006c48 <semiw+0x380>
			BUZZER(1);
 8006c1c:	2380      	movs	r3, #128	; 0x80
 8006c1e:	0219      	lsls	r1, r3, #8
 8006c20:	23a0      	movs	r3, #160	; 0xa0
 8006c22:	05db      	lsls	r3, r3, #23
 8006c24:	2201      	movs	r2, #1
 8006c26:	0018      	movs	r0, r3
 8006c28:	f7fc fab1 	bl	800318e <HAL_GPIO_WritePin>
			HAL_Delay(100);
 8006c2c:	2064      	movs	r0, #100	; 0x64
 8006c2e:	f7fb fad1 	bl	80021d4 <HAL_Delay>
			BUZZER(0);
 8006c32:	2380      	movs	r3, #128	; 0x80
 8006c34:	0219      	lsls	r1, r3, #8
 8006c36:	23a0      	movs	r3, #160	; 0xa0
 8006c38:	05db      	lsls	r3, r3, #23
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	0018      	movs	r0, r3
 8006c3e:	f7fc faa6 	bl	800318e <HAL_GPIO_WritePin>
			HAL_Delay(100);
 8006c42:	2064      	movs	r0, #100	; 0x64
 8006c44:	f7fb fac6 	bl	80021d4 <HAL_Delay>

		}

		if (te >= tem) {
 8006c48:	4b60      	ldr	r3, [pc, #384]	; (8006dcc <semiw+0x504>)
 8006c4a:	781b      	ldrb	r3, [r3, #0]
 8006c4c:	001a      	movs	r2, r3
 8006c4e:	4b60      	ldr	r3, [pc, #384]	; (8006dd0 <semiw+0x508>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	429a      	cmp	r2, r3
 8006c54:	dc39      	bgt.n	8006cca <semiw+0x402>
			if (au == 0) {
 8006c56:	4b63      	ldr	r3, [pc, #396]	; (8006de4 <semiw+0x51c>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d128      	bne.n	8006cb0 <semiw+0x3e8>
				sprintf(lpc[2], "%s", lpc[1]);
 8006c5e:	4a62      	ldr	r2, [pc, #392]	; (8006de8 <semiw+0x520>)
 8006c60:	4962      	ldr	r1, [pc, #392]	; (8006dec <semiw+0x524>)
 8006c62:	4b63      	ldr	r3, [pc, #396]	; (8006df0 <semiw+0x528>)
 8006c64:	0018      	movs	r0, r3
 8006c66:	f002 fc53 	bl	8009510 <siprintf>
				sprintf(lpc[1], "%s", lpc[0]);
 8006c6a:	4a62      	ldr	r2, [pc, #392]	; (8006df4 <semiw+0x52c>)
 8006c6c:	495f      	ldr	r1, [pc, #380]	; (8006dec <semiw+0x524>)
 8006c6e:	4b5e      	ldr	r3, [pc, #376]	; (8006de8 <semiw+0x520>)
 8006c70:	0018      	movs	r0, r3
 8006c72:	f002 fc4d 	bl	8009510 <siprintf>
				sprintf(lpc[0], "Power cost:%.2lf kw.h",
						12 * 0.05 + tc[6] / 1000 * 0.2);
 8006c76:	4b59      	ldr	r3, [pc, #356]	; (8006ddc <semiw+0x514>)
 8006c78:	699b      	ldr	r3, [r3, #24]
 8006c7a:	22fa      	movs	r2, #250	; 0xfa
 8006c7c:	0091      	lsls	r1, r2, #2
 8006c7e:	0018      	movs	r0, r3
 8006c80:	f7f9 fa5e 	bl	8000140 <__udivsi3>
 8006c84:	0003      	movs	r3, r0
 8006c86:	0018      	movs	r0, r3
 8006c88:	f7fb fa00 	bl	800208c <__aeabi_ui2d>
 8006c8c:	4a5a      	ldr	r2, [pc, #360]	; (8006df8 <semiw+0x530>)
 8006c8e:	4b5b      	ldr	r3, [pc, #364]	; (8006dfc <semiw+0x534>)
 8006c90:	f7fa fb7a 	bl	8001388 <__aeabi_dmul>
 8006c94:	0002      	movs	r2, r0
 8006c96:	000b      	movs	r3, r1
 8006c98:	0010      	movs	r0, r2
 8006c9a:	0019      	movs	r1, r3
				sprintf(lpc[0], "Power cost:%.2lf kw.h",
 8006c9c:	4a58      	ldr	r2, [pc, #352]	; (8006e00 <semiw+0x538>)
 8006c9e:	4b59      	ldr	r3, [pc, #356]	; (8006e04 <semiw+0x53c>)
 8006ca0:	f7f9 fc02 	bl	80004a8 <__aeabi_dadd>
 8006ca4:	0002      	movs	r2, r0
 8006ca6:	000b      	movs	r3, r1
 8006ca8:	4957      	ldr	r1, [pc, #348]	; (8006e08 <semiw+0x540>)
 8006caa:	4852      	ldr	r0, [pc, #328]	; (8006df4 <semiw+0x52c>)
 8006cac:	f002 fc30 	bl	8009510 <siprintf>

			}
			ltem = tc[6];
 8006cb0:	4b4a      	ldr	r3, [pc, #296]	; (8006ddc <semiw+0x514>)
 8006cb2:	699b      	ldr	r3, [r3, #24]
 8006cb4:	001a      	movs	r2, r3
 8006cb6:	4b55      	ldr	r3, [pc, #340]	; (8006e0c <semiw+0x544>)
 8006cb8:	601a      	str	r2, [r3, #0]
			HEATING(0);
 8006cba:	2380      	movs	r3, #128	; 0x80
 8006cbc:	0059      	lsls	r1, r3, #1
 8006cbe:	23a0      	movs	r3, #160	; 0xa0
 8006cc0:	05db      	lsls	r3, r3, #23
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	0018      	movs	r0, r3
 8006cc6:	f7fc fa62 	bl	800318e <HAL_GPIO_WritePin>

		}

		if (check == 1) {
 8006cca:	4b51      	ldr	r3, [pc, #324]	; (8006e10 <semiw+0x548>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	2b01      	cmp	r3, #1
 8006cd0:	d125      	bne.n	8006d1e <semiw+0x456>
			if (tc[7] >= 5000 && le < we * 6) {
 8006cd2:	4b42      	ldr	r3, [pc, #264]	; (8006ddc <semiw+0x514>)
 8006cd4:	69db      	ldr	r3, [r3, #28]
 8006cd6:	4a42      	ldr	r2, [pc, #264]	; (8006de0 <semiw+0x518>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d920      	bls.n	8006d1e <semiw+0x456>
 8006cdc:	4b3d      	ldr	r3, [pc, #244]	; (8006dd4 <semiw+0x50c>)
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	0013      	movs	r3, r2
 8006ce2:	005b      	lsls	r3, r3, #1
 8006ce4:	189b      	adds	r3, r3, r2
 8006ce6:	005b      	lsls	r3, r3, #1
 8006ce8:	001a      	movs	r2, r3
 8006cea:	4b3b      	ldr	r3, [pc, #236]	; (8006dd8 <semiw+0x510>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	dd15      	ble.n	8006d1e <semiw+0x456>
				BUZZER(1);
 8006cf2:	2380      	movs	r3, #128	; 0x80
 8006cf4:	0219      	lsls	r1, r3, #8
 8006cf6:	23a0      	movs	r3, #160	; 0xa0
 8006cf8:	05db      	lsls	r3, r3, #23
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	0018      	movs	r0, r3
 8006cfe:	f7fc fa46 	bl	800318e <HAL_GPIO_WritePin>
				HAL_Delay(100);
 8006d02:	2064      	movs	r0, #100	; 0x64
 8006d04:	f7fb fa66 	bl	80021d4 <HAL_Delay>
				BUZZER(0);
 8006d08:	2380      	movs	r3, #128	; 0x80
 8006d0a:	0219      	lsls	r1, r3, #8
 8006d0c:	23a0      	movs	r3, #160	; 0xa0
 8006d0e:	05db      	lsls	r3, r3, #23
 8006d10:	2200      	movs	r2, #0
 8006d12:	0018      	movs	r0, r3
 8006d14:	f7fc fa3b 	bl	800318e <HAL_GPIO_WritePin>
				HAL_Delay(100);
 8006d18:	2064      	movs	r0, #100	; 0x64
 8006d1a:	f7fb fa5b 	bl	80021d4 <HAL_Delay>

			}
		}

		if (SW_UP == 0) {
 8006d1e:	4b3d      	ldr	r3, [pc, #244]	; (8006e14 <semiw+0x54c>)
 8006d20:	2120      	movs	r1, #32
 8006d22:	0018      	movs	r0, r3
 8006d24:	f7fc fa16 	bl	8003154 <HAL_GPIO_ReadPin>
 8006d28:	1e03      	subs	r3, r0, #0
 8006d2a:	d110      	bne.n	8006d4e <semiw+0x486>
			st();
 8006d2c:	f7fe fc5c 	bl	80055e8 <st>
			i++;
 8006d30:	4b39      	ldr	r3, [pc, #228]	; (8006e18 <semiw+0x550>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	1c5a      	adds	r2, r3, #1
 8006d36:	4b38      	ldr	r3, [pc, #224]	; (8006e18 <semiw+0x550>)
 8006d38:	601a      	str	r2, [r3, #0]
			if (i >= 5) {
 8006d3a:	4b37      	ldr	r3, [pc, #220]	; (8006e18 <semiw+0x550>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	2b04      	cmp	r3, #4
 8006d40:	dd02      	ble.n	8006d48 <semiw+0x480>
				i = 4;
 8006d42:	4b35      	ldr	r3, [pc, #212]	; (8006e18 <semiw+0x550>)
 8006d44:	2204      	movs	r2, #4
 8006d46:	601a      	str	r2, [r3, #0]
			}
			swui();
 8006d48:	f7ff f9ec 	bl	8006124 <swui>
 8006d4c:	e016      	b.n	8006d7c <semiw+0x4b4>

		} else if (SW_DOWN == 0) {
 8006d4e:	4b31      	ldr	r3, [pc, #196]	; (8006e14 <semiw+0x54c>)
 8006d50:	2101      	movs	r1, #1
 8006d52:	0018      	movs	r0, r3
 8006d54:	f7fc f9fe 	bl	8003154 <HAL_GPIO_ReadPin>
 8006d58:	1e03      	subs	r3, r0, #0
 8006d5a:	d10f      	bne.n	8006d7c <semiw+0x4b4>
			st();
 8006d5c:	f7fe fc44 	bl	80055e8 <st>
			i--;
 8006d60:	4b2d      	ldr	r3, [pc, #180]	; (8006e18 <semiw+0x550>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	1e5a      	subs	r2, r3, #1
 8006d66:	4b2c      	ldr	r3, [pc, #176]	; (8006e18 <semiw+0x550>)
 8006d68:	601a      	str	r2, [r3, #0]
			if (i <= -1) {
 8006d6a:	4b2b      	ldr	r3, [pc, #172]	; (8006e18 <semiw+0x550>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	da02      	bge.n	8006d78 <semiw+0x4b0>
				i = 0;
 8006d72:	4b29      	ldr	r3, [pc, #164]	; (8006e18 <semiw+0x550>)
 8006d74:	2200      	movs	r2, #0
 8006d76:	601a      	str	r2, [r3, #0]
			}
			swui();
 8006d78:	f7ff f9d4 	bl	8006124 <swui>

		}

		if (SW_ENTER == 0) {
 8006d7c:	4b25      	ldr	r3, [pc, #148]	; (8006e14 <semiw+0x54c>)
 8006d7e:	2102      	movs	r1, #2
 8006d80:	0018      	movs	r0, r3
 8006d82:	f7fc f9e7 	bl	8003154 <HAL_GPIO_ReadPin>
 8006d86:	1e03      	subs	r3, r0, #0
 8006d88:	d111      	bne.n	8006dae <semiw+0x4e6>
			st();
 8006d8a:	f7fe fc2d 	bl	80055e8 <st>
			if (SW_DOOR == 0) {
 8006d8e:	4b21      	ldr	r3, [pc, #132]	; (8006e14 <semiw+0x54c>)
 8006d90:	2110      	movs	r1, #16
 8006d92:	0018      	movs	r0, r3
 8006d94:	f7fc f9de 	bl	8003154 <HAL_GPIO_ReadPin>
 8006d98:	1e03      	subs	r3, r0, #0
 8006d9a:	d108      	bne.n	8006dae <semiw+0x4e6>
				OLED_ShowStringXY(15, 2, "     ", 1);
 8006d9c:	4a1f      	ldr	r2, [pc, #124]	; (8006e1c <semiw+0x554>)
 8006d9e:	2301      	movs	r3, #1
 8006da0:	2102      	movs	r1, #2
 8006da2:	200f      	movs	r0, #15
 8006da4:	f7fe fba2 	bl	80054ec <OLED_ShowStringXY>
				x++;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	3301      	adds	r3, #1
 8006dac:	60fb      	str	r3, [r7, #12]

			}

		}

		if (SW_BACK == 0) {
 8006dae:	4b19      	ldr	r3, [pc, #100]	; (8006e14 <semiw+0x54c>)
 8006db0:	2108      	movs	r1, #8
 8006db2:	0018      	movs	r0, r3
 8006db4:	f7fc f9ce 	bl	8003154 <HAL_GPIO_ReadPin>
 8006db8:	1e03      	subs	r3, r0, #0
 8006dba:	d000      	beq.n	8006dbe <semiw+0x4f6>
 8006dbc:	e59c      	b.n	80068f8 <semiw+0x30>

			error();
 8006dbe:	f7fe fc59 	bl	8005674 <error>
		if (tc[0] >= 75) {
 8006dc2:	e599      	b.n	80068f8 <semiw+0x30>

		}

	}

}
 8006dc4:	0018      	movs	r0, r3
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	b004      	add	sp, #16
 8006dca:	bd80      	pop	{r7, pc}
 8006dcc:	20000244 	.word	0x20000244
 8006dd0:	200004cc 	.word	0x200004cc
 8006dd4:	200004c8 	.word	0x200004c8
 8006dd8:	200003a8 	.word	0x200003a8
 8006ddc:	2000021c 	.word	0x2000021c
 8006de0:	00001387 	.word	0x00001387
 8006de4:	2000020c 	.word	0x2000020c
 8006de8:	200005c2 	.word	0x200005c2
 8006dec:	0800bb1c 	.word	0x0800bb1c
 8006df0:	200005e0 	.word	0x200005e0
 8006df4:	200005a4 	.word	0x200005a4
 8006df8:	9999999a 	.word	0x9999999a
 8006dfc:	3fc99999 	.word	0x3fc99999
 8006e00:	33333334 	.word	0x33333334
 8006e04:	3fe33333 	.word	0x3fe33333
 8006e08:	0800bb78 	.word	0x0800bb78
 8006e0c:	20000670 	.word	0x20000670
 8006e10:	20000214 	.word	0x20000214
 8006e14:	50000400 	.word	0x50000400
 8006e18:	20000204 	.word	0x20000204
 8006e1c:	0800bb90 	.word	0x0800bb90

08006e20 <sautodry>:

int sautodry() {
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b084      	sub	sp, #16
 8006e24:	af00      	add	r7, sp, #0

	int x = 1, y = 0, j = 0, z;
 8006e26:	2301      	movs	r3, #1
 8006e28:	60bb      	str	r3, [r7, #8]
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	60fb      	str	r3, [r7, #12]
 8006e2e:	2300      	movs	r3, #0
 8006e30:	607b      	str	r3, [r7, #4]

	i = 0;
 8006e32:	4b92      	ldr	r3, [pc, #584]	; (800707c <sautodry+0x25c>)
 8006e34:	2200      	movs	r2, #0
 8006e36:	601a      	str	r2, [r3, #0]
	OLED_ShowStringXY(0, 2, "Auto-Dry ", 1);
 8006e38:	4a91      	ldr	r2, [pc, #580]	; (8007080 <sautodry+0x260>)
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	2102      	movs	r1, #2
 8006e3e:	2000      	movs	r0, #0
 8006e40:	f7fe fb54 	bl	80054ec <OLED_ShowStringXY>
	door();
 8006e44:	f7fe feb4 	bl	8005bb0 <door>

	while (1) {

		if (tc[0] >= 75) {
 8006e48:	4b8e      	ldr	r3, [pc, #568]	; (8007084 <sautodry+0x264>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	2b4a      	cmp	r3, #74	; 0x4a
 8006e4e:	d800      	bhi.n	8006e52 <sautodry+0x32>
 8006e50:	e0d5      	b.n	8006ffe <sautodry+0x1de>
			tc[0] = 0;
 8006e52:	4b8c      	ldr	r3, [pc, #560]	; (8007084 <sautodry+0x264>)
 8006e54:	2200      	movs	r2, #0
 8006e56:	601a      	str	r2, [r3, #0]
			vd();
 8006e58:	f7ff f8ce 	bl	8005ff8 <vd>
			if (tc[2] >= 500) {
 8006e5c:	4b89      	ldr	r3, [pc, #548]	; (8007084 <sautodry+0x264>)
 8006e5e:	689a      	ldr	r2, [r3, #8]
 8006e60:	23fa      	movs	r3, #250	; 0xfa
 8006e62:	005b      	lsls	r3, r3, #1
 8006e64:	429a      	cmp	r2, r3
 8006e66:	d200      	bcs.n	8006e6a <sautodry+0x4a>
 8006e68:	e0c9      	b.n	8006ffe <sautodry+0x1de>
				tc[2] = 0;
 8006e6a:	4b86      	ldr	r3, [pc, #536]	; (8007084 <sautodry+0x264>)
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	609a      	str	r2, [r3, #8]

				if (le < 2 && SW_DOOR == 0) {
 8006e70:	4b85      	ldr	r3, [pc, #532]	; (8007088 <sautodry+0x268>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	2b01      	cmp	r3, #1
 8006e76:	dd00      	ble.n	8006e7a <sautodry+0x5a>
 8006e78:	e0c1      	b.n	8006ffe <sautodry+0x1de>
 8006e7a:	4b84      	ldr	r3, [pc, #528]	; (800708c <sautodry+0x26c>)
 8006e7c:	2110      	movs	r1, #16
 8006e7e:	0018      	movs	r0, r3
 8006e80:	f7fc f968 	bl	8003154 <HAL_GPIO_ReadPin>
 8006e84:	1e03      	subs	r3, r0, #0
 8006e86:	d000      	beq.n	8006e8a <sautodry+0x6a>
 8006e88:	e0b9      	b.n	8006ffe <sautodry+0x1de>
					work = 1;
 8006e8a:	4b81      	ldr	r3, [pc, #516]	; (8007090 <sautodry+0x270>)
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	601a      	str	r2, [r3, #0]
					DRAIN(0);
 8006e90:	2380      	movs	r3, #128	; 0x80
 8006e92:	01db      	lsls	r3, r3, #7
 8006e94:	487f      	ldr	r0, [pc, #508]	; (8007094 <sautodry+0x274>)
 8006e96:	2200      	movs	r2, #0
 8006e98:	0019      	movs	r1, r3
 8006e9a:	f7fc f978 	bl	800318e <HAL_GPIO_WritePin>

					if (y == 0) {
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d104      	bne.n	8006eae <sautodry+0x8e>
						y = 1;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	60fb      	str	r3, [r7, #12]
						tc[3] = 0;
 8006ea8:	4b76      	ldr	r3, [pc, #472]	; (8007084 <sautodry+0x264>)
 8006eaa:	2200      	movs	r2, #0
 8006eac:	60da      	str	r2, [r3, #12]
					}

					if (tc[3] >= 0 && tc[3] < 2000) {
 8006eae:	4b75      	ldr	r3, [pc, #468]	; (8007084 <sautodry+0x264>)
 8006eb0:	68da      	ldr	r2, [r3, #12]
 8006eb2:	23fa      	movs	r3, #250	; 0xfa
 8006eb4:	00db      	lsls	r3, r3, #3
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d20f      	bcs.n	8006eda <sautodry+0xba>
						FWD(1);
 8006eba:	23a0      	movs	r3, #160	; 0xa0
 8006ebc:	05db      	lsls	r3, r3, #23
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	2120      	movs	r1, #32
 8006ec2:	0018      	movs	r0, r3
 8006ec4:	f7fc f963 	bl	800318e <HAL_GPIO_WritePin>
						DRYER(1);
 8006ec8:	2380      	movs	r3, #128	; 0x80
 8006eca:	00d9      	lsls	r1, r3, #3
 8006ecc:	23a0      	movs	r3, #160	; 0xa0
 8006ece:	05db      	lsls	r3, r3, #23
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	0018      	movs	r0, r3
 8006ed4:	f7fc f95b 	bl	800318e <HAL_GPIO_WritePin>
 8006ed8:	e091      	b.n	8006ffe <sautodry+0x1de>
					} else if (tc[3] >= 2000 && tc[3] < 3000) {
 8006eda:	4b6a      	ldr	r3, [pc, #424]	; (8007084 <sautodry+0x264>)
 8006edc:	68da      	ldr	r2, [r3, #12]
 8006ede:	23fa      	movs	r3, #250	; 0xfa
 8006ee0:	00db      	lsls	r3, r3, #3
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d30c      	bcc.n	8006f00 <sautodry+0xe0>
 8006ee6:	4b67      	ldr	r3, [pc, #412]	; (8007084 <sautodry+0x264>)
 8006ee8:	68db      	ldr	r3, [r3, #12]
 8006eea:	4a6b      	ldr	r2, [pc, #428]	; (8007098 <sautodry+0x278>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d807      	bhi.n	8006f00 <sautodry+0xe0>
						FWD(0);
 8006ef0:	23a0      	movs	r3, #160	; 0xa0
 8006ef2:	05db      	lsls	r3, r3, #23
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	2120      	movs	r1, #32
 8006ef8:	0018      	movs	r0, r3
 8006efa:	f7fc f948 	bl	800318e <HAL_GPIO_WritePin>
 8006efe:	e07e      	b.n	8006ffe <sautodry+0x1de>
					} else if (tc[3] >= 3000 && tc[3] < 5000) {
 8006f00:	4b60      	ldr	r3, [pc, #384]	; (8007084 <sautodry+0x264>)
 8006f02:	68db      	ldr	r3, [r3, #12]
 8006f04:	4a64      	ldr	r2, [pc, #400]	; (8007098 <sautodry+0x278>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d90c      	bls.n	8006f24 <sautodry+0x104>
 8006f0a:	4b5e      	ldr	r3, [pc, #376]	; (8007084 <sautodry+0x264>)
 8006f0c:	68db      	ldr	r3, [r3, #12]
 8006f0e:	4a63      	ldr	r2, [pc, #396]	; (800709c <sautodry+0x27c>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d807      	bhi.n	8006f24 <sautodry+0x104>
						REV(1);
 8006f14:	23a0      	movs	r3, #160	; 0xa0
 8006f16:	05db      	lsls	r3, r3, #23
 8006f18:	2201      	movs	r2, #1
 8006f1a:	2108      	movs	r1, #8
 8006f1c:	0018      	movs	r0, r3
 8006f1e:	f7fc f936 	bl	800318e <HAL_GPIO_WritePin>
 8006f22:	e06c      	b.n	8006ffe <sautodry+0x1de>
					} else if (tc[3] >= 5000 && tc[3] < 6000) {
 8006f24:	4b57      	ldr	r3, [pc, #348]	; (8007084 <sautodry+0x264>)
 8006f26:	68db      	ldr	r3, [r3, #12]
 8006f28:	4a5c      	ldr	r2, [pc, #368]	; (800709c <sautodry+0x27c>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d90c      	bls.n	8006f48 <sautodry+0x128>
 8006f2e:	4b55      	ldr	r3, [pc, #340]	; (8007084 <sautodry+0x264>)
 8006f30:	68db      	ldr	r3, [r3, #12]
 8006f32:	4a5b      	ldr	r2, [pc, #364]	; (80070a0 <sautodry+0x280>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d807      	bhi.n	8006f48 <sautodry+0x128>
						REV(0);
 8006f38:	23a0      	movs	r3, #160	; 0xa0
 8006f3a:	05db      	lsls	r3, r3, #23
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	2108      	movs	r1, #8
 8006f40:	0018      	movs	r0, r3
 8006f42:	f7fc f924 	bl	800318e <HAL_GPIO_WritePin>
 8006f46:	e05a      	b.n	8006ffe <sautodry+0x1de>
					} else if (tc[3] >= 6000 && tc[3] < 8000) {
 8006f48:	4b4e      	ldr	r3, [pc, #312]	; (8007084 <sautodry+0x264>)
 8006f4a:	68db      	ldr	r3, [r3, #12]
 8006f4c:	4a54      	ldr	r2, [pc, #336]	; (80070a0 <sautodry+0x280>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d90d      	bls.n	8006f6e <sautodry+0x14e>
 8006f52:	4b4c      	ldr	r3, [pc, #304]	; (8007084 <sautodry+0x264>)
 8006f54:	68da      	ldr	r2, [r3, #12]
 8006f56:	23fa      	movs	r3, #250	; 0xfa
 8006f58:	015b      	lsls	r3, r3, #5
 8006f5a:	429a      	cmp	r2, r3
 8006f5c:	d207      	bcs.n	8006f6e <sautodry+0x14e>
						FWD(1);
 8006f5e:	23a0      	movs	r3, #160	; 0xa0
 8006f60:	05db      	lsls	r3, r3, #23
 8006f62:	2201      	movs	r2, #1
 8006f64:	2120      	movs	r1, #32
 8006f66:	0018      	movs	r0, r3
 8006f68:	f7fc f911 	bl	800318e <HAL_GPIO_WritePin>
 8006f6c:	e047      	b.n	8006ffe <sautodry+0x1de>
					} else if (tc[3] >= 8000 && tc[3] < 9000) {
 8006f6e:	4b45      	ldr	r3, [pc, #276]	; (8007084 <sautodry+0x264>)
 8006f70:	68da      	ldr	r2, [r3, #12]
 8006f72:	23fa      	movs	r3, #250	; 0xfa
 8006f74:	015b      	lsls	r3, r3, #5
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d30c      	bcc.n	8006f94 <sautodry+0x174>
 8006f7a:	4b42      	ldr	r3, [pc, #264]	; (8007084 <sautodry+0x264>)
 8006f7c:	68db      	ldr	r3, [r3, #12]
 8006f7e:	4a49      	ldr	r2, [pc, #292]	; (80070a4 <sautodry+0x284>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d807      	bhi.n	8006f94 <sautodry+0x174>
						FWD(0);
 8006f84:	23a0      	movs	r3, #160	; 0xa0
 8006f86:	05db      	lsls	r3, r3, #23
 8006f88:	2200      	movs	r2, #0
 8006f8a:	2120      	movs	r1, #32
 8006f8c:	0018      	movs	r0, r3
 8006f8e:	f7fc f8fe 	bl	800318e <HAL_GPIO_WritePin>
 8006f92:	e034      	b.n	8006ffe <sautodry+0x1de>
					} else if (tc[3] >= 9000 && tc[3] < 11000) {
 8006f94:	4b3b      	ldr	r3, [pc, #236]	; (8007084 <sautodry+0x264>)
 8006f96:	68db      	ldr	r3, [r3, #12]
 8006f98:	4a42      	ldr	r2, [pc, #264]	; (80070a4 <sautodry+0x284>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d914      	bls.n	8006fc8 <sautodry+0x1a8>
 8006f9e:	4b39      	ldr	r3, [pc, #228]	; (8007084 <sautodry+0x264>)
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	4a41      	ldr	r2, [pc, #260]	; (80070a8 <sautodry+0x288>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d80f      	bhi.n	8006fc8 <sautodry+0x1a8>
						REV(1);
 8006fa8:	23a0      	movs	r3, #160	; 0xa0
 8006faa:	05db      	lsls	r3, r3, #23
 8006fac:	2201      	movs	r2, #1
 8006fae:	2108      	movs	r1, #8
 8006fb0:	0018      	movs	r0, r3
 8006fb2:	f7fc f8ec 	bl	800318e <HAL_GPIO_WritePin>
						DRYER(1);
 8006fb6:	2380      	movs	r3, #128	; 0x80
 8006fb8:	00d9      	lsls	r1, r3, #3
 8006fba:	23a0      	movs	r3, #160	; 0xa0
 8006fbc:	05db      	lsls	r3, r3, #23
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	0018      	movs	r0, r3
 8006fc2:	f7fc f8e4 	bl	800318e <HAL_GPIO_WritePin>
 8006fc6:	e01a      	b.n	8006ffe <sautodry+0x1de>
					} else if (tc[3] >= 11000 && tc[3] < 12000) {
 8006fc8:	4b2e      	ldr	r3, [pc, #184]	; (8007084 <sautodry+0x264>)
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	4a36      	ldr	r2, [pc, #216]	; (80070a8 <sautodry+0x288>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d915      	bls.n	8006ffe <sautodry+0x1de>
 8006fd2:	4b2c      	ldr	r3, [pc, #176]	; (8007084 <sautodry+0x264>)
 8006fd4:	68db      	ldr	r3, [r3, #12]
 8006fd6:	4a35      	ldr	r2, [pc, #212]	; (80070ac <sautodry+0x28c>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d810      	bhi.n	8006ffe <sautodry+0x1de>
						REV(0);
 8006fdc:	23a0      	movs	r3, #160	; 0xa0
 8006fde:	05db      	lsls	r3, r3, #23
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	2108      	movs	r1, #8
 8006fe4:	0018      	movs	r0, r3
 8006fe6:	f7fc f8d2 	bl	800318e <HAL_GPIO_WritePin>
						ledoff();
 8006fea:	f7fe faad 	bl	8005548 <ledoff>
						i = 1;
 8006fee:	4b23      	ldr	r3, [pc, #140]	; (800707c <sautodry+0x25c>)
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	601a      	str	r2, [r3, #0]
						work = 0;
 8006ff4:	4b26      	ldr	r3, [pc, #152]	; (8007090 <sautodry+0x270>)
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	601a      	str	r2, [r3, #0]
						return 5;
 8006ffa:	2305      	movs	r3, #5
 8006ffc:	e039      	b.n	8007072 <sautodry+0x252>
					}
				}
			}
		}

		if (le >= 2) {
 8006ffe:	4b22      	ldr	r3, [pc, #136]	; (8007088 <sautodry+0x268>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2b01      	cmp	r3, #1
 8007004:	dd07      	ble.n	8007016 <sautodry+0x1f6>
			DRAIN(1);
 8007006:	2380      	movs	r3, #128	; 0x80
 8007008:	01db      	lsls	r3, r3, #7
 800700a:	4822      	ldr	r0, [pc, #136]	; (8007094 <sautodry+0x274>)
 800700c:	2201      	movs	r2, #1
 800700e:	0019      	movs	r1, r3
 8007010:	f7fc f8bd 	bl	800318e <HAL_GPIO_WritePin>
 8007014:	e006      	b.n	8007024 <sautodry+0x204>

		} else {
			DRAIN(0);
 8007016:	2380      	movs	r3, #128	; 0x80
 8007018:	01db      	lsls	r3, r3, #7
 800701a:	481e      	ldr	r0, [pc, #120]	; (8007094 <sautodry+0x274>)
 800701c:	2200      	movs	r2, #0
 800701e:	0019      	movs	r1, r3
 8007020:	f7fc f8b5 	bl	800318e <HAL_GPIO_WritePin>

		}

		if (SW_UP == 0) {
 8007024:	4b19      	ldr	r3, [pc, #100]	; (800708c <sautodry+0x26c>)
 8007026:	2120      	movs	r1, #32
 8007028:	0018      	movs	r0, r3
 800702a:	f7fc f893 	bl	8003154 <HAL_GPIO_ReadPin>
 800702e:	1e03      	subs	r3, r0, #0
 8007030:	d102      	bne.n	8007038 <sautodry+0x218>
			error();
 8007032:	f7fe fb1f 	bl	8005674 <error>
 8007036:	e008      	b.n	800704a <sautodry+0x22a>

		} else if (SW_DOWN == 0) {
 8007038:	4b14      	ldr	r3, [pc, #80]	; (800708c <sautodry+0x26c>)
 800703a:	2101      	movs	r1, #1
 800703c:	0018      	movs	r0, r3
 800703e:	f7fc f889 	bl	8003154 <HAL_GPIO_ReadPin>
 8007042:	1e03      	subs	r3, r0, #0
 8007044:	d101      	bne.n	800704a <sautodry+0x22a>
			error();
 8007046:	f7fe fb15 	bl	8005674 <error>
		}

		if (SW_ENTER == 0) {
 800704a:	4b10      	ldr	r3, [pc, #64]	; (800708c <sautodry+0x26c>)
 800704c:	2102      	movs	r1, #2
 800704e:	0018      	movs	r0, r3
 8007050:	f7fc f880 	bl	8003154 <HAL_GPIO_ReadPin>
 8007054:	1e03      	subs	r3, r0, #0
 8007056:	d101      	bne.n	800705c <sautodry+0x23c>
			error();
 8007058:	f7fe fb0c 	bl	8005674 <error>

		}

		if (SW_BACK == 0) {
 800705c:	4b0b      	ldr	r3, [pc, #44]	; (800708c <sautodry+0x26c>)
 800705e:	2108      	movs	r1, #8
 8007060:	0018      	movs	r0, r3
 8007062:	f7fc f877 	bl	8003154 <HAL_GPIO_ReadPin>
 8007066:	1e03      	subs	r3, r0, #0
 8007068:	d000      	beq.n	800706c <sautodry+0x24c>
 800706a:	e6ed      	b.n	8006e48 <sautodry+0x28>

			error();
 800706c:	f7fe fb02 	bl	8005674 <error>
		if (tc[0] >= 75) {
 8007070:	e6ea      	b.n	8006e48 <sautodry+0x28>

		}
	}
}
 8007072:	0018      	movs	r0, r3
 8007074:	46bd      	mov	sp, r7
 8007076:	b004      	add	sp, #16
 8007078:	bd80      	pop	{r7, pc}
 800707a:	46c0      	nop			; (mov r8, r8)
 800707c:	20000204 	.word	0x20000204
 8007080:	0800bb98 	.word	0x0800bb98
 8007084:	2000021c 	.word	0x2000021c
 8007088:	200003a8 	.word	0x200003a8
 800708c:	50000400 	.word	0x50000400
 8007090:	20000210 	.word	0x20000210
 8007094:	50000800 	.word	0x50000800
 8007098:	00000bb7 	.word	0x00000bb7
 800709c:	00001387 	.word	0x00001387
 80070a0:	0000176f 	.word	0x0000176f
 80070a4:	00002327 	.word	0x00002327
 80070a8:	00002af7 	.word	0x00002af7
 80070ac:	00002edf 	.word	0x00002edf

080070b0 <semirepui>:

void semirepui(int j) {
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b082      	sub	sp, #8
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]

	OLED_ShowStringXY(0, 3, "-OK       ", 0 != j);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	1e5a      	subs	r2, r3, #1
 80070bc:	4193      	sbcs	r3, r2
 80070be:	b2db      	uxtb	r3, r3
 80070c0:	4a09      	ldr	r2, [pc, #36]	; (80070e8 <semirepui+0x38>)
 80070c2:	2103      	movs	r1, #3
 80070c4:	2000      	movs	r0, #0
 80070c6:	f7fe fa11 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(0, 5, "-BACK     ", 1 != j);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	3b01      	subs	r3, #1
 80070ce:	1e5a      	subs	r2, r3, #1
 80070d0:	4193      	sbcs	r3, r2
 80070d2:	b2db      	uxtb	r3, r3
 80070d4:	4a05      	ldr	r2, [pc, #20]	; (80070ec <semirepui+0x3c>)
 80070d6:	2105      	movs	r1, #5
 80070d8:	2000      	movs	r0, #0
 80070da:	f7fe fa07 	bl	80054ec <OLED_ShowStringXY>

}
 80070de:	46c0      	nop			; (mov r8, r8)
 80070e0:	46bd      	mov	sp, r7
 80070e2:	b002      	add	sp, #8
 80070e4:	bd80      	pop	{r7, pc}
 80070e6:	46c0      	nop			; (mov r8, r8)
 80070e8:	0800bba4 	.word	0x0800bba4
 80070ec:	0800bbb0 	.word	0x0800bbb0

080070f0 <semirep>:

int semirep() {
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b082      	sub	sp, #8
 80070f4:	af00      	add	r7, sp, #0

	int j = 0;
 80070f6:	2300      	movs	r3, #0
 80070f8:	607b      	str	r3, [r7, #4]
	semirepui(j);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	0018      	movs	r0, r3
 80070fe:	f7ff ffd7 	bl	80070b0 <semirepui>

	while (1) {

		if (SW_UP == 0) {
 8007102:	4b28      	ldr	r3, [pc, #160]	; (80071a4 <semirep+0xb4>)
 8007104:	2120      	movs	r1, #32
 8007106:	0018      	movs	r0, r3
 8007108:	f7fc f824 	bl	8003154 <HAL_GPIO_ReadPin>
 800710c:	1e03      	subs	r3, r0, #0
 800710e:	d10e      	bne.n	800712e <semirep+0x3e>
			st();
 8007110:	f7fe fa6a 	bl	80055e8 <st>
			j--;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	3b01      	subs	r3, #1
 8007118:	607b      	str	r3, [r7, #4]
			if (j <= -1) {
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2b00      	cmp	r3, #0
 800711e:	da01      	bge.n	8007124 <semirep+0x34>
				j = 0;
 8007120:	2300      	movs	r3, #0
 8007122:	607b      	str	r3, [r7, #4]
			}
			semirepui(j);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	0018      	movs	r0, r3
 8007128:	f7ff ffc2 	bl	80070b0 <semirepui>
 800712c:	e014      	b.n	8007158 <semirep+0x68>

		} else if (SW_DOWN == 0) {
 800712e:	4b1d      	ldr	r3, [pc, #116]	; (80071a4 <semirep+0xb4>)
 8007130:	2101      	movs	r1, #1
 8007132:	0018      	movs	r0, r3
 8007134:	f7fc f80e 	bl	8003154 <HAL_GPIO_ReadPin>
 8007138:	1e03      	subs	r3, r0, #0
 800713a:	d10d      	bne.n	8007158 <semirep+0x68>
			st();
 800713c:	f7fe fa54 	bl	80055e8 <st>
			j++;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	3301      	adds	r3, #1
 8007144:	607b      	str	r3, [r7, #4]
			if (j >= 2) {
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2b01      	cmp	r3, #1
 800714a:	dd01      	ble.n	8007150 <semirep+0x60>
				j = 1;
 800714c:	2301      	movs	r3, #1
 800714e:	607b      	str	r3, [r7, #4]
			}
			semirepui(j);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	0018      	movs	r0, r3
 8007154:	f7ff ffac 	bl	80070b0 <semirepui>

		}

		if (SW_ENTER == 0) {
 8007158:	4b12      	ldr	r3, [pc, #72]	; (80071a4 <semirep+0xb4>)
 800715a:	2102      	movs	r1, #2
 800715c:	0018      	movs	r0, r3
 800715e:	f7fb fff9 	bl	8003154 <HAL_GPIO_ReadPin>
 8007162:	1e03      	subs	r3, r0, #0
 8007164:	d10d      	bne.n	8007182 <semirep+0x92>
			st();
 8007166:	f7fe fa3f 	bl	80055e8 <st>
			oc();
 800716a:	f7fe fcdb 	bl	8005b24 <oc>
			if (j == 1) {
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2b01      	cmp	r3, #1
 8007172:	d104      	bne.n	800717e <semirep+0x8e>
				i = 1;
 8007174:	4b0c      	ldr	r3, [pc, #48]	; (80071a8 <semirep+0xb8>)
 8007176:	2201      	movs	r2, #1
 8007178:	601a      	str	r2, [r3, #0]
				return 1;
 800717a:	2301      	movs	r3, #1
 800717c:	e00e      	b.n	800719c <semirep+0xac>

			} else {
				return 6;
 800717e:	2306      	movs	r3, #6
 8007180:	e00c      	b.n	800719c <semirep+0xac>

			}

		}

		if (SW_BACK == 0) {
 8007182:	4b08      	ldr	r3, [pc, #32]	; (80071a4 <semirep+0xb4>)
 8007184:	2108      	movs	r1, #8
 8007186:	0018      	movs	r0, r3
 8007188:	f7fb ffe4 	bl	8003154 <HAL_GPIO_ReadPin>
 800718c:	1e03      	subs	r3, r0, #0
 800718e:	d1b8      	bne.n	8007102 <semirep+0x12>
			st();
 8007190:	f7fe fa2a 	bl	80055e8 <st>
			i = 1;
 8007194:	4b04      	ldr	r3, [pc, #16]	; (80071a8 <semirep+0xb8>)
 8007196:	2201      	movs	r2, #1
 8007198:	601a      	str	r2, [r3, #0]
			return 1;
 800719a:	2301      	movs	r3, #1

		}

	}

}
 800719c:	0018      	movs	r0, r3
 800719e:	46bd      	mov	sp, r7
 80071a0:	b002      	add	sp, #8
 80071a2:	bd80      	pop	{r7, pc}
 80071a4:	50000400 	.word	0x50000400
 80071a8:	20000204 	.word	0x20000204

080071ac <sauto>:

int sauto() {
 80071ac:	b580      	push	{r7, lr}
 80071ae:	af00      	add	r7, sp, #0

	i = 0;
 80071b0:	4b11      	ldr	r3, [pc, #68]	; (80071f8 <sauto+0x4c>)
 80071b2:	2200      	movs	r2, #0
 80071b4:	601a      	str	r2, [r3, #0]
	au = 1;
 80071b6:	4b11      	ldr	r3, [pc, #68]	; (80071fc <sauto+0x50>)
 80071b8:	2201      	movs	r2, #1
 80071ba:	601a      	str	r2, [r3, #0]
	OLED_ShowStringXY(0, 2, "Auto-Wash", 1);
 80071bc:	4a10      	ldr	r2, [pc, #64]	; (8007200 <sauto+0x54>)
 80071be:	2301      	movs	r3, #1
 80071c0:	2102      	movs	r1, #2
 80071c2:	2000      	movs	r0, #0
 80071c4:	f7fe f992 	bl	80054ec <OLED_ShowStringXY>
	semiw();
 80071c8:	f7ff fb7e 	bl	80068c8 <semiw>
	semid();
 80071cc:	f7ff f8aa 	bl	8006324 <semid>
	semir();
 80071d0:	f7ff fa0a 	bl	80065e8 <semir>
	semid();
 80071d4:	f7ff f8a6 	bl	8006324 <semid>
	semir();
 80071d8:	f7ff fa06 	bl	80065e8 <semir>
	semid();
 80071dc:	f7ff f8a2 	bl	8006324 <semid>
	sautodry();
 80071e0:	f7ff fe1e 	bl	8006e20 <sautodry>

	au = 0;
 80071e4:	4b05      	ldr	r3, [pc, #20]	; (80071fc <sauto+0x50>)
 80071e6:	2200      	movs	r2, #0
 80071e8:	601a      	str	r2, [r3, #0]
	i = 0;
 80071ea:	4b03      	ldr	r3, [pc, #12]	; (80071f8 <sauto+0x4c>)
 80071ec:	2200      	movs	r2, #0
 80071ee:	601a      	str	r2, [r3, #0]
	return 1;
 80071f0:	2301      	movs	r3, #1

}
 80071f2:	0018      	movs	r0, r3
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}
 80071f8:	20000204 	.word	0x20000204
 80071fc:	2000020c 	.word	0x2000020c
 8007200:	0800bbbc 	.word	0x0800bbbc

08007204 <sautoui>:

void sautoui(int j) {
 8007204:	b580      	push	{r7, lr}
 8007206:	b082      	sub	sp, #8
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]

	OLED_ShowStringXY(0, 1, "Auto", 1);
 800720c:	4a0e      	ldr	r2, [pc, #56]	; (8007248 <sautoui+0x44>)
 800720e:	2301      	movs	r3, #1
 8007210:	2101      	movs	r1, #1
 8007212:	2000      	movs	r0, #0
 8007214:	f7fe f96a 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(0, 3, "-START    ", 0 != j);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	1e5a      	subs	r2, r3, #1
 800721c:	4193      	sbcs	r3, r2
 800721e:	b2db      	uxtb	r3, r3
 8007220:	4a0a      	ldr	r2, [pc, #40]	; (800724c <sautoui+0x48>)
 8007222:	2103      	movs	r1, #3
 8007224:	2000      	movs	r0, #0
 8007226:	f7fe f961 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(0, 5, "-BACK     ", 1 != j);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	3b01      	subs	r3, #1
 800722e:	1e5a      	subs	r2, r3, #1
 8007230:	4193      	sbcs	r3, r2
 8007232:	b2db      	uxtb	r3, r3
 8007234:	4a06      	ldr	r2, [pc, #24]	; (8007250 <sautoui+0x4c>)
 8007236:	2105      	movs	r1, #5
 8007238:	2000      	movs	r0, #0
 800723a:	f7fe f957 	bl	80054ec <OLED_ShowStringXY>

}
 800723e:	46c0      	nop			; (mov r8, r8)
 8007240:	46bd      	mov	sp, r7
 8007242:	b002      	add	sp, #8
 8007244:	bd80      	pop	{r7, pc}
 8007246:	46c0      	nop			; (mov r8, r8)
 8007248:	0800bbc8 	.word	0x0800bbc8
 800724c:	0800bbd0 	.word	0x0800bbd0
 8007250:	0800bbb0 	.word	0x0800bbb0

08007254 <sautorep>:

int sautorep() {
 8007254:	b580      	push	{r7, lr}
 8007256:	b082      	sub	sp, #8
 8007258:	af00      	add	r7, sp, #0

	int j = 0;
 800725a:	2300      	movs	r3, #0
 800725c:	607b      	str	r3, [r7, #4]
	sautoui(j);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	0018      	movs	r0, r3
 8007262:	f7ff ffcf 	bl	8007204 <sautoui>

	while (1) {

		if (SW_UP == 0) {
 8007266:	4b28      	ldr	r3, [pc, #160]	; (8007308 <sautorep+0xb4>)
 8007268:	2120      	movs	r1, #32
 800726a:	0018      	movs	r0, r3
 800726c:	f7fb ff72 	bl	8003154 <HAL_GPIO_ReadPin>
 8007270:	1e03      	subs	r3, r0, #0
 8007272:	d10e      	bne.n	8007292 <sautorep+0x3e>
			st();
 8007274:	f7fe f9b8 	bl	80055e8 <st>
			j--;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	3b01      	subs	r3, #1
 800727c:	607b      	str	r3, [r7, #4]
			if (j <= -1) {
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2b00      	cmp	r3, #0
 8007282:	da01      	bge.n	8007288 <sautorep+0x34>
				j = 0;
 8007284:	2300      	movs	r3, #0
 8007286:	607b      	str	r3, [r7, #4]
			}
			sautoui(j);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	0018      	movs	r0, r3
 800728c:	f7ff ffba 	bl	8007204 <sautoui>
 8007290:	e014      	b.n	80072bc <sautorep+0x68>

		} else if (SW_DOWN == 0) {
 8007292:	4b1d      	ldr	r3, [pc, #116]	; (8007308 <sautorep+0xb4>)
 8007294:	2101      	movs	r1, #1
 8007296:	0018      	movs	r0, r3
 8007298:	f7fb ff5c 	bl	8003154 <HAL_GPIO_ReadPin>
 800729c:	1e03      	subs	r3, r0, #0
 800729e:	d10d      	bne.n	80072bc <sautorep+0x68>
			st();
 80072a0:	f7fe f9a2 	bl	80055e8 <st>
			j++;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	3301      	adds	r3, #1
 80072a8:	607b      	str	r3, [r7, #4]
			if (j >= 2) {
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	dd01      	ble.n	80072b4 <sautorep+0x60>
				j = 1;
 80072b0:	2301      	movs	r3, #1
 80072b2:	607b      	str	r3, [r7, #4]
			}
			sautoui(j);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	0018      	movs	r0, r3
 80072b8:	f7ff ffa4 	bl	8007204 <sautoui>

		}

		if (SW_ENTER == 0) {
 80072bc:	4b12      	ldr	r3, [pc, #72]	; (8007308 <sautorep+0xb4>)
 80072be:	2102      	movs	r1, #2
 80072c0:	0018      	movs	r0, r3
 80072c2:	f7fb ff47 	bl	8003154 <HAL_GPIO_ReadPin>
 80072c6:	1e03      	subs	r3, r0, #0
 80072c8:	d10d      	bne.n	80072e6 <sautorep+0x92>
			st();
 80072ca:	f7fe f98d 	bl	80055e8 <st>
			oc();
 80072ce:	f7fe fc29 	bl	8005b24 <oc>
			if (j == 1) {
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d104      	bne.n	80072e2 <sautorep+0x8e>
				i = 0;
 80072d8:	4b0c      	ldr	r3, [pc, #48]	; (800730c <sautorep+0xb8>)
 80072da:	2200      	movs	r2, #0
 80072dc:	601a      	str	r2, [r3, #0]
				return 0;
 80072de:	2300      	movs	r3, #0
 80072e0:	e00e      	b.n	8007300 <sautorep+0xac>

			} else {
				return 7;
 80072e2:	2307      	movs	r3, #7
 80072e4:	e00c      	b.n	8007300 <sautorep+0xac>

			}

		}

		if (SW_BACK == 0) {
 80072e6:	4b08      	ldr	r3, [pc, #32]	; (8007308 <sautorep+0xb4>)
 80072e8:	2108      	movs	r1, #8
 80072ea:	0018      	movs	r0, r3
 80072ec:	f7fb ff32 	bl	8003154 <HAL_GPIO_ReadPin>
 80072f0:	1e03      	subs	r3, r0, #0
 80072f2:	d1b8      	bne.n	8007266 <sautorep+0x12>

			st();
 80072f4:	f7fe f978 	bl	80055e8 <st>
			i = 0;
 80072f8:	4b04      	ldr	r3, [pc, #16]	; (800730c <sautorep+0xb8>)
 80072fa:	2200      	movs	r2, #0
 80072fc:	601a      	str	r2, [r3, #0]
			return 0;
 80072fe:	2300      	movs	r3, #0

		}

	}

}
 8007300:	0018      	movs	r0, r3
 8007302:	46bd      	mov	sp, r7
 8007304:	b002      	add	sp, #8
 8007306:	bd80      	pop	{r7, pc}
 8007308:	50000400 	.word	0x50000400
 800730c:	20000204 	.word	0x20000204

08007310 <semiui>:

void semiui() {
 8007310:	b580      	push	{r7, lr}
 8007312:	af00      	add	r7, sp, #0
	OLED_ShowStringXY(0, 3, "-Wash     ", 0 != i);
 8007314:	4b11      	ldr	r3, [pc, #68]	; (800735c <semiui+0x4c>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	1e5a      	subs	r2, r3, #1
 800731a:	4193      	sbcs	r3, r2
 800731c:	b2db      	uxtb	r3, r3
 800731e:	4a10      	ldr	r2, [pc, #64]	; (8007360 <semiui+0x50>)
 8007320:	2103      	movs	r1, #3
 8007322:	2000      	movs	r0, #0
 8007324:	f7fe f8e2 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(0, 5, "-RINSE    ", 1 != i);
 8007328:	4b0c      	ldr	r3, [pc, #48]	; (800735c <semiui+0x4c>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	3b01      	subs	r3, #1
 800732e:	1e5a      	subs	r2, r3, #1
 8007330:	4193      	sbcs	r3, r2
 8007332:	b2db      	uxtb	r3, r3
 8007334:	4a0b      	ldr	r2, [pc, #44]	; (8007364 <semiui+0x54>)
 8007336:	2105      	movs	r1, #5
 8007338:	2000      	movs	r0, #0
 800733a:	f7fe f8d7 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(0, 7, "-DRY      ", 2 != i);
 800733e:	4b07      	ldr	r3, [pc, #28]	; (800735c <semiui+0x4c>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	3b02      	subs	r3, #2
 8007344:	1e5a      	subs	r2, r3, #1
 8007346:	4193      	sbcs	r3, r2
 8007348:	b2db      	uxtb	r3, r3
 800734a:	4a07      	ldr	r2, [pc, #28]	; (8007368 <semiui+0x58>)
 800734c:	2107      	movs	r1, #7
 800734e:	2000      	movs	r0, #0
 8007350:	f7fe f8cc 	bl	80054ec <OLED_ShowStringXY>

}
 8007354:	46c0      	nop			; (mov r8, r8)
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}
 800735a:	46c0      	nop			; (mov r8, r8)
 800735c:	20000204 	.word	0x20000204
 8007360:	0800bbdc 	.word	0x0800bbdc
 8007364:	0800bbe8 	.word	0x0800bbe8
 8007368:	0800bbf4 	.word	0x0800bbf4

0800736c <semi>:

int semi() {
 800736c:	b580      	push	{r7, lr}
 800736e:	af00      	add	r7, sp, #0

	i = 0;
 8007370:	4b2b      	ldr	r3, [pc, #172]	; (8007420 <semi+0xb4>)
 8007372:	2200      	movs	r2, #0
 8007374:	601a      	str	r2, [r3, #0]
	OLED_ShowStringXY(0, 1, "Semi", 1);
 8007376:	4a2b      	ldr	r2, [pc, #172]	; (8007424 <semi+0xb8>)
 8007378:	2301      	movs	r3, #1
 800737a:	2101      	movs	r1, #1
 800737c:	2000      	movs	r0, #0
 800737e:	f7fe f8b5 	bl	80054ec <OLED_ShowStringXY>
	semiui();
 8007382:	f7ff ffc5 	bl	8007310 <semiui>

	while (1) {

		if (SW_UP == 0) {
 8007386:	4b28      	ldr	r3, [pc, #160]	; (8007428 <semi+0xbc>)
 8007388:	2120      	movs	r1, #32
 800738a:	0018      	movs	r0, r3
 800738c:	f7fb fee2 	bl	8003154 <HAL_GPIO_ReadPin>
 8007390:	1e03      	subs	r3, r0, #0
 8007392:	d110      	bne.n	80073b6 <semi+0x4a>
			st();
 8007394:	f7fe f928 	bl	80055e8 <st>
			i--;
 8007398:	4b21      	ldr	r3, [pc, #132]	; (8007420 <semi+0xb4>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	1e5a      	subs	r2, r3, #1
 800739e:	4b20      	ldr	r3, [pc, #128]	; (8007420 <semi+0xb4>)
 80073a0:	601a      	str	r2, [r3, #0]
			if (i <= -1) {
 80073a2:	4b1f      	ldr	r3, [pc, #124]	; (8007420 <semi+0xb4>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	da02      	bge.n	80073b0 <semi+0x44>
				i = 0;
 80073aa:	4b1d      	ldr	r3, [pc, #116]	; (8007420 <semi+0xb4>)
 80073ac:	2200      	movs	r2, #0
 80073ae:	601a      	str	r2, [r3, #0]
			}
			semiui();
 80073b0:	f7ff ffae 	bl	8007310 <semiui>
 80073b4:	e016      	b.n	80073e4 <semi+0x78>

		} else if (SW_DOWN == 0) {
 80073b6:	4b1c      	ldr	r3, [pc, #112]	; (8007428 <semi+0xbc>)
 80073b8:	2101      	movs	r1, #1
 80073ba:	0018      	movs	r0, r3
 80073bc:	f7fb feca 	bl	8003154 <HAL_GPIO_ReadPin>
 80073c0:	1e03      	subs	r3, r0, #0
 80073c2:	d10f      	bne.n	80073e4 <semi+0x78>
			st();
 80073c4:	f7fe f910 	bl	80055e8 <st>
			i++;
 80073c8:	4b15      	ldr	r3, [pc, #84]	; (8007420 <semi+0xb4>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	1c5a      	adds	r2, r3, #1
 80073ce:	4b14      	ldr	r3, [pc, #80]	; (8007420 <semi+0xb4>)
 80073d0:	601a      	str	r2, [r3, #0]
			if (i >= 3) {
 80073d2:	4b13      	ldr	r3, [pc, #76]	; (8007420 <semi+0xb4>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	2b02      	cmp	r3, #2
 80073d8:	dd02      	ble.n	80073e0 <semi+0x74>
				i = 2;
 80073da:	4b11      	ldr	r3, [pc, #68]	; (8007420 <semi+0xb4>)
 80073dc:	2202      	movs	r2, #2
 80073de:	601a      	str	r2, [r3, #0]
			}
			semiui();
 80073e0:	f7ff ff96 	bl	8007310 <semiui>

		}

		if (SW_ENTER == 0) {
 80073e4:	4b10      	ldr	r3, [pc, #64]	; (8007428 <semi+0xbc>)
 80073e6:	2102      	movs	r1, #2
 80073e8:	0018      	movs	r0, r3
 80073ea:	f7fb feb3 	bl	8003154 <HAL_GPIO_ReadPin>
 80073ee:	1e03      	subs	r3, r0, #0
 80073f0:	d103      	bne.n	80073fa <semi+0x8e>
			st();
 80073f2:	f7fe f8f9 	bl	80055e8 <st>
			return 5;
 80073f6:	2305      	movs	r3, #5
 80073f8:	e00e      	b.n	8007418 <semi+0xac>

		}

		if (SW_BACK == 0) {
 80073fa:	4b0b      	ldr	r3, [pc, #44]	; (8007428 <semi+0xbc>)
 80073fc:	2108      	movs	r1, #8
 80073fe:	0018      	movs	r0, r3
 8007400:	f7fb fea8 	bl	8003154 <HAL_GPIO_ReadPin>
 8007404:	1e03      	subs	r3, r0, #0
 8007406:	d1be      	bne.n	8007386 <semi+0x1a>
			st();
 8007408:	f7fe f8ee 	bl	80055e8 <st>
			oc();
 800740c:	f7fe fb8a 	bl	8005b24 <oc>
			i = 0;
 8007410:	4b03      	ldr	r3, [pc, #12]	; (8007420 <semi+0xb4>)
 8007412:	2200      	movs	r2, #0
 8007414:	601a      	str	r2, [r3, #0]
			return 3;
 8007416:	2303      	movs	r3, #3
		}

	}

}
 8007418:	0018      	movs	r0, r3
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}
 800741e:	46c0      	nop			; (mov r8, r8)
 8007420:	20000204 	.word	0x20000204
 8007424:	0800bc00 	.word	0x0800bc00
 8007428:	50000400 	.word	0x50000400

0800742c <leds>:

void leds(int j) {
 800742c:	b580      	push	{r7, lr}
 800742e:	b082      	sub	sp, #8
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]

	switch (i) {
 8007434:	4b49      	ldr	r3, [pc, #292]	; (800755c <leds+0x130>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	2b09      	cmp	r3, #9
 800743a:	d900      	bls.n	800743e <leds+0x12>
 800743c:	e089      	b.n	8007552 <leds+0x126>
 800743e:	009a      	lsls	r2, r3, #2
 8007440:	4b47      	ldr	r3, [pc, #284]	; (8007560 <leds+0x134>)
 8007442:	18d3      	adds	r3, r2, r3
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	469f      	mov	pc, r3

	case 0:
		FWD(j != 1);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	3b01      	subs	r3, #1
 800744c:	1e5a      	subs	r2, r3, #1
 800744e:	4193      	sbcs	r3, r2
 8007450:	b2db      	uxtb	r3, r3
 8007452:	001a      	movs	r2, r3
 8007454:	23a0      	movs	r3, #160	; 0xa0
 8007456:	05db      	lsls	r3, r3, #23
 8007458:	2120      	movs	r1, #32
 800745a:	0018      	movs	r0, r3
 800745c:	f7fb fe97 	bl	800318e <HAL_GPIO_WritePin>
		break;
 8007460:	e077      	b.n	8007552 <leds+0x126>

	case 1:
		REV(j != 1);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	3b01      	subs	r3, #1
 8007466:	1e5a      	subs	r2, r3, #1
 8007468:	4193      	sbcs	r3, r2
 800746a:	b2db      	uxtb	r3, r3
 800746c:	001a      	movs	r2, r3
 800746e:	23a0      	movs	r3, #160	; 0xa0
 8007470:	05db      	lsls	r3, r3, #23
 8007472:	2108      	movs	r1, #8
 8007474:	0018      	movs	r0, r3
 8007476:	f7fb fe8a 	bl	800318e <HAL_GPIO_WritePin>
		break;
 800747a:	e06a      	b.n	8007552 <leds+0x126>

	case 2:
		DRYER(j != 1);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	3b01      	subs	r3, #1
 8007480:	1e5a      	subs	r2, r3, #1
 8007482:	4193      	sbcs	r3, r2
 8007484:	b2db      	uxtb	r3, r3
 8007486:	001a      	movs	r2, r3
 8007488:	2380      	movs	r3, #128	; 0x80
 800748a:	00d9      	lsls	r1, r3, #3
 800748c:	23a0      	movs	r3, #160	; 0xa0
 800748e:	05db      	lsls	r3, r3, #23
 8007490:	0018      	movs	r0, r3
 8007492:	f7fb fe7c 	bl	800318e <HAL_GPIO_WritePin>
		break;
 8007496:	e05c      	b.n	8007552 <leds+0x126>

	case 3:
		HEATING(j != 1);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	3b01      	subs	r3, #1
 800749c:	1e5a      	subs	r2, r3, #1
 800749e:	4193      	sbcs	r3, r2
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	001a      	movs	r2, r3
 80074a4:	2380      	movs	r3, #128	; 0x80
 80074a6:	0059      	lsls	r1, r3, #1
 80074a8:	23a0      	movs	r3, #160	; 0xa0
 80074aa:	05db      	lsls	r3, r3, #23
 80074ac:	0018      	movs	r0, r3
 80074ae:	f7fb fe6e 	bl	800318e <HAL_GPIO_WritePin>
		break;
 80074b2:	e04e      	b.n	8007552 <leds+0x126>

	case 4:
		HI_SPEED(j != 1);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	3b01      	subs	r3, #1
 80074b8:	1e5a      	subs	r2, r3, #1
 80074ba:	4193      	sbcs	r3, r2
 80074bc:	b2db      	uxtb	r3, r3
 80074be:	001a      	movs	r2, r3
 80074c0:	2380      	movs	r3, #128	; 0x80
 80074c2:	021b      	lsls	r3, r3, #8
 80074c4:	4827      	ldr	r0, [pc, #156]	; (8007564 <leds+0x138>)
 80074c6:	0019      	movs	r1, r3
 80074c8:	f7fb fe61 	bl	800318e <HAL_GPIO_WritePin>
		break;
 80074cc:	e041      	b.n	8007552 <leds+0x126>

	case 5:
		SUPPLY(j != 1);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	3b01      	subs	r3, #1
 80074d2:	1e5a      	subs	r2, r3, #1
 80074d4:	4193      	sbcs	r3, r2
 80074d6:	b2db      	uxtb	r3, r3
 80074d8:	001a      	movs	r2, r3
 80074da:	23a0      	movs	r3, #160	; 0xa0
 80074dc:	05db      	lsls	r3, r3, #23
 80074de:	2180      	movs	r1, #128	; 0x80
 80074e0:	0018      	movs	r0, r3
 80074e2:	f7fb fe54 	bl	800318e <HAL_GPIO_WritePin>
		break;
 80074e6:	e034      	b.n	8007552 <leds+0x126>

	case 6:
		DRAIN(j != 1);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	3b01      	subs	r3, #1
 80074ec:	1e5a      	subs	r2, r3, #1
 80074ee:	4193      	sbcs	r3, r2
 80074f0:	b2db      	uxtb	r3, r3
 80074f2:	001a      	movs	r2, r3
 80074f4:	2380      	movs	r3, #128	; 0x80
 80074f6:	01db      	lsls	r3, r3, #7
 80074f8:	481a      	ldr	r0, [pc, #104]	; (8007564 <leds+0x138>)
 80074fa:	0019      	movs	r1, r3
 80074fc:	f7fb fe47 	bl	800318e <HAL_GPIO_WritePin>
		break;
 8007500:	e027      	b.n	8007552 <leds+0x126>

	case 7:
		LOCK(j != 1);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	3b01      	subs	r3, #1
 8007506:	1e5a      	subs	r2, r3, #1
 8007508:	4193      	sbcs	r3, r2
 800750a:	b2db      	uxtb	r3, r3
 800750c:	001a      	movs	r2, r3
 800750e:	23a0      	movs	r3, #160	; 0xa0
 8007510:	05db      	lsls	r3, r3, #23
 8007512:	2110      	movs	r1, #16
 8007514:	0018      	movs	r0, r3
 8007516:	f7fb fe3a 	bl	800318e <HAL_GPIO_WritePin>
		break;
 800751a:	e01a      	b.n	8007552 <leds+0x126>

	case 8:
		DETERGENT(j != 1);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	3b01      	subs	r3, #1
 8007520:	1e5a      	subs	r2, r3, #1
 8007522:	4193      	sbcs	r3, r2
 8007524:	b2db      	uxtb	r3, r3
 8007526:	001a      	movs	r2, r3
 8007528:	23a0      	movs	r3, #160	; 0xa0
 800752a:	05db      	lsls	r3, r3, #23
 800752c:	2140      	movs	r1, #64	; 0x40
 800752e:	0018      	movs	r0, r3
 8007530:	f7fb fe2d 	bl	800318e <HAL_GPIO_WritePin>
		break;
 8007534:	e00d      	b.n	8007552 <leds+0x126>

	case 9:
		SOFT(j != 1);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	3b01      	subs	r3, #1
 800753a:	1e5a      	subs	r2, r3, #1
 800753c:	4193      	sbcs	r3, r2
 800753e:	b2db      	uxtb	r3, r3
 8007540:	001a      	movs	r2, r3
 8007542:	2380      	movs	r3, #128	; 0x80
 8007544:	0099      	lsls	r1, r3, #2
 8007546:	23a0      	movs	r3, #160	; 0xa0
 8007548:	05db      	lsls	r3, r3, #23
 800754a:	0018      	movs	r0, r3
 800754c:	f7fb fe1f 	bl	800318e <HAL_GPIO_WritePin>
		break;
 8007550:	46c0      	nop			; (mov r8, r8)

	}

}
 8007552:	46c0      	nop			; (mov r8, r8)
 8007554:	46bd      	mov	sp, r7
 8007556:	b002      	add	sp, #8
 8007558:	bd80      	pop	{r7, pc}
 800755a:	46c0      	nop			; (mov r8, r8)
 800755c:	20000204 	.word	0x20000204
 8007560:	0800c740 	.word	0x0800c740
 8007564:	50000800 	.word	0x50000800

08007568 <led>:

void led(int j) {
 8007568:	b580      	push	{r7, lr}
 800756a:	b082      	sub	sp, #8
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]

	OLED_ShowStringXY(0, 5, "-ON       ", 0 != j);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	1e5a      	subs	r2, r3, #1
 8007574:	4193      	sbcs	r3, r2
 8007576:	b2db      	uxtb	r3, r3
 8007578:	4a09      	ldr	r2, [pc, #36]	; (80075a0 <led+0x38>)
 800757a:	2105      	movs	r1, #5
 800757c:	2000      	movs	r0, #0
 800757e:	f7fd ffb5 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(0, 7, "-OFF      ", 1 != j);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	3b01      	subs	r3, #1
 8007586:	1e5a      	subs	r2, r3, #1
 8007588:	4193      	sbcs	r3, r2
 800758a:	b2db      	uxtb	r3, r3
 800758c:	4a05      	ldr	r2, [pc, #20]	; (80075a4 <led+0x3c>)
 800758e:	2107      	movs	r1, #7
 8007590:	2000      	movs	r0, #0
 8007592:	f7fd ffab 	bl	80054ec <OLED_ShowStringXY>

}
 8007596:	46c0      	nop			; (mov r8, r8)
 8007598:	46bd      	mov	sp, r7
 800759a:	b002      	add	sp, #8
 800759c:	bd80      	pop	{r7, pc}
 800759e:	46c0      	nop			; (mov r8, r8)
 80075a0:	0800bc08 	.word	0x0800bc08
 80075a4:	0800bc14 	.word	0x0800bc14

080075a8 <manualleds>:

int manualleds() {
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b082      	sub	sp, #8
 80075ac:	af00      	add	r7, sp, #0
	int j = 0;
 80075ae:	2300      	movs	r3, #0
 80075b0:	607b      	str	r3, [r7, #4]

	OLED_ShowStringXY(9, 3, "Run", 1);
 80075b2:	4a35      	ldr	r2, [pc, #212]	; (8007688 <manualleds+0xe0>)
 80075b4:	2301      	movs	r3, #1
 80075b6:	2103      	movs	r1, #3
 80075b8:	2009      	movs	r0, #9
 80075ba:	f7fd ff97 	bl	80054ec <OLED_ShowStringXY>
	led(j);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	0018      	movs	r0, r3
 80075c2:	f7ff ffd1 	bl	8007568 <led>

	while (1) {

		if (SW_UP == 0) {
 80075c6:	4b31      	ldr	r3, [pc, #196]	; (800768c <manualleds+0xe4>)
 80075c8:	2120      	movs	r1, #32
 80075ca:	0018      	movs	r0, r3
 80075cc:	f7fb fdc2 	bl	8003154 <HAL_GPIO_ReadPin>
 80075d0:	1e03      	subs	r3, r0, #0
 80075d2:	d10e      	bne.n	80075f2 <manualleds+0x4a>
			st();
 80075d4:	f7fe f808 	bl	80055e8 <st>
			j--;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	3b01      	subs	r3, #1
 80075dc:	607b      	str	r3, [r7, #4]
			if (j <= -1) {
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	da01      	bge.n	80075e8 <manualleds+0x40>
				j = 0;
 80075e4:	2300      	movs	r3, #0
 80075e6:	607b      	str	r3, [r7, #4]
			}
			led(j);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	0018      	movs	r0, r3
 80075ec:	f7ff ffbc 	bl	8007568 <led>
 80075f0:	e022      	b.n	8007638 <manualleds+0x90>

		} else if (SW_DOWN == 0) {
 80075f2:	4b26      	ldr	r3, [pc, #152]	; (800768c <manualleds+0xe4>)
 80075f4:	2101      	movs	r1, #1
 80075f6:	0018      	movs	r0, r3
 80075f8:	f7fb fdac 	bl	8003154 <HAL_GPIO_ReadPin>
 80075fc:	1e03      	subs	r3, r0, #0
 80075fe:	d10e      	bne.n	800761e <manualleds+0x76>
			st();
 8007600:	f7fd fff2 	bl	80055e8 <st>
			j++;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	3301      	adds	r3, #1
 8007608:	607b      	str	r3, [r7, #4]
			if (j >= 2) {
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2b01      	cmp	r3, #1
 800760e:	dd01      	ble.n	8007614 <manualleds+0x6c>
				j = 1;
 8007610:	2301      	movs	r3, #1
 8007612:	607b      	str	r3, [r7, #4]
			}
			led(j);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	0018      	movs	r0, r3
 8007618:	f7ff ffa6 	bl	8007568 <led>
 800761c:	e00c      	b.n	8007638 <manualleds+0x90>

		} else if (SW_BACK == 0) {
 800761e:	4b1b      	ldr	r3, [pc, #108]	; (800768c <manualleds+0xe4>)
 8007620:	2108      	movs	r1, #8
 8007622:	0018      	movs	r0, r3
 8007624:	f7fb fd96 	bl	8003154 <HAL_GPIO_ReadPin>
 8007628:	1e03      	subs	r3, r0, #0
 800762a:	d105      	bne.n	8007638 <manualleds+0x90>
			st();
 800762c:	f7fd ffdc 	bl	80055e8 <st>
			oc();
 8007630:	f7fe fa78 	bl	8005b24 <oc>
			return 4;
 8007634:	2304      	movs	r3, #4
 8007636:	e022      	b.n	800767e <manualleds+0xd6>
		}

		if (SW_ENTER == 0) {
 8007638:	4b14      	ldr	r3, [pc, #80]	; (800768c <manualleds+0xe4>)
 800763a:	2102      	movs	r1, #2
 800763c:	0018      	movs	r0, r3
 800763e:	f7fb fd89 	bl	8003154 <HAL_GPIO_ReadPin>
 8007642:	1e03      	subs	r3, r0, #0
 8007644:	d1bf      	bne.n	80075c6 <manualleds+0x1e>
			st();
 8007646:	f7fd ffcf 	bl	80055e8 <st>
			leds(j);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	0018      	movs	r0, r3
 800764e:	f7ff feed 	bl	800742c <leds>
			BUZZER(1);
 8007652:	2380      	movs	r3, #128	; 0x80
 8007654:	0219      	lsls	r1, r3, #8
 8007656:	23a0      	movs	r3, #160	; 0xa0
 8007658:	05db      	lsls	r3, r3, #23
 800765a:	2201      	movs	r2, #1
 800765c:	0018      	movs	r0, r3
 800765e:	f7fb fd96 	bl	800318e <HAL_GPIO_WritePin>
			HAL_Delay(300);
 8007662:	2396      	movs	r3, #150	; 0x96
 8007664:	005b      	lsls	r3, r3, #1
 8007666:	0018      	movs	r0, r3
 8007668:	f7fa fdb4 	bl	80021d4 <HAL_Delay>
			BUZZER(0);
 800766c:	2380      	movs	r3, #128	; 0x80
 800766e:	0219      	lsls	r1, r3, #8
 8007670:	23a0      	movs	r3, #160	; 0xa0
 8007672:	05db      	lsls	r3, r3, #23
 8007674:	2200      	movs	r2, #0
 8007676:	0018      	movs	r0, r3
 8007678:	f7fb fd89 	bl	800318e <HAL_GPIO_WritePin>
		if (SW_UP == 0) {
 800767c:	e7a3      	b.n	80075c6 <manualleds+0x1e>

		}

	}

}
 800767e:	0018      	movs	r0, r3
 8007680:	46bd      	mov	sp, r7
 8007682:	b002      	add	sp, #8
 8007684:	bd80      	pop	{r7, pc}
 8007686:	46c0      	nop			; (mov r8, r8)
 8007688:	0800bc20 	.word	0x0800bc20
 800768c:	50000400 	.word	0x50000400

08007690 <manuals>:

void manuals() {
 8007690:	b580      	push	{r7, lr}
 8007692:	af00      	add	r7, sp, #0

	if (i == 3 || i == 4 || i == 8 || i == 9) {
 8007694:	4b40      	ldr	r3, [pc, #256]	; (8007798 <manuals+0x108>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	2b03      	cmp	r3, #3
 800769a:	d00b      	beq.n	80076b4 <manuals+0x24>
 800769c:	4b3e      	ldr	r3, [pc, #248]	; (8007798 <manuals+0x108>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	2b04      	cmp	r3, #4
 80076a2:	d007      	beq.n	80076b4 <manuals+0x24>
 80076a4:	4b3c      	ldr	r3, [pc, #240]	; (8007798 <manuals+0x108>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	2b08      	cmp	r3, #8
 80076aa:	d003      	beq.n	80076b4 <manuals+0x24>
 80076ac:	4b3a      	ldr	r3, [pc, #232]	; (8007798 <manuals+0x108>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	2b09      	cmp	r3, #9
 80076b2:	d12c      	bne.n	800770e <manuals+0x7e>
		OLED_ShowStringXY(0, 3, "-HEAT     ", 3 != i);
 80076b4:	4b38      	ldr	r3, [pc, #224]	; (8007798 <manuals+0x108>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	3b03      	subs	r3, #3
 80076ba:	1e5a      	subs	r2, r3, #1
 80076bc:	4193      	sbcs	r3, r2
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	4a36      	ldr	r2, [pc, #216]	; (800779c <manuals+0x10c>)
 80076c2:	2103      	movs	r1, #3
 80076c4:	2000      	movs	r0, #0
 80076c6:	f7fd ff11 	bl	80054ec <OLED_ShowStringXY>
		OLED_ShowStringXY(0, 5, "-HI-SPEED ", 4 != i);
 80076ca:	4b33      	ldr	r3, [pc, #204]	; (8007798 <manuals+0x108>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	3b04      	subs	r3, #4
 80076d0:	1e5a      	subs	r2, r3, #1
 80076d2:	4193      	sbcs	r3, r2
 80076d4:	b2db      	uxtb	r3, r3
 80076d6:	4a32      	ldr	r2, [pc, #200]	; (80077a0 <manuals+0x110>)
 80076d8:	2105      	movs	r1, #5
 80076da:	2000      	movs	r0, #0
 80076dc:	f7fd ff06 	bl	80054ec <OLED_ShowStringXY>
		OLED_ShowStringXY(11, 3, "-DETE    ", 8 != i);
 80076e0:	4b2d      	ldr	r3, [pc, #180]	; (8007798 <manuals+0x108>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	3b08      	subs	r3, #8
 80076e6:	1e5a      	subs	r2, r3, #1
 80076e8:	4193      	sbcs	r3, r2
 80076ea:	b2db      	uxtb	r3, r3
 80076ec:	4a2d      	ldr	r2, [pc, #180]	; (80077a4 <manuals+0x114>)
 80076ee:	2103      	movs	r1, #3
 80076f0:	200b      	movs	r0, #11
 80076f2:	f7fd fefb 	bl	80054ec <OLED_ShowStringXY>
		OLED_ShowStringXY(11, 5, "-SOFT    ", 9 != i);
 80076f6:	4b28      	ldr	r3, [pc, #160]	; (8007798 <manuals+0x108>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	3b09      	subs	r3, #9
 80076fc:	1e5a      	subs	r2, r3, #1
 80076fe:	4193      	sbcs	r3, r2
 8007700:	b2db      	uxtb	r3, r3
 8007702:	4a29      	ldr	r2, [pc, #164]	; (80077a8 <manuals+0x118>)
 8007704:	2105      	movs	r1, #5
 8007706:	200b      	movs	r0, #11
 8007708:	f7fd fef0 	bl	80054ec <OLED_ShowStringXY>
 800770c:	e041      	b.n	8007792 <manuals+0x102>

	} else {

		OLED_ShowStringXY(0, 3, "-FWD      ", 0 != i);
 800770e:	4b22      	ldr	r3, [pc, #136]	; (8007798 <manuals+0x108>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	1e5a      	subs	r2, r3, #1
 8007714:	4193      	sbcs	r3, r2
 8007716:	b2db      	uxtb	r3, r3
 8007718:	4a24      	ldr	r2, [pc, #144]	; (80077ac <manuals+0x11c>)
 800771a:	2103      	movs	r1, #3
 800771c:	2000      	movs	r0, #0
 800771e:	f7fd fee5 	bl	80054ec <OLED_ShowStringXY>
		OLED_ShowStringXY(0, 5, "-REV      ", 1 != i);
 8007722:	4b1d      	ldr	r3, [pc, #116]	; (8007798 <manuals+0x108>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	3b01      	subs	r3, #1
 8007728:	1e5a      	subs	r2, r3, #1
 800772a:	4193      	sbcs	r3, r2
 800772c:	b2db      	uxtb	r3, r3
 800772e:	4a20      	ldr	r2, [pc, #128]	; (80077b0 <manuals+0x120>)
 8007730:	2105      	movs	r1, #5
 8007732:	2000      	movs	r0, #0
 8007734:	f7fd feda 	bl	80054ec <OLED_ShowStringXY>
		OLED_ShowStringXY(0, 7, "-DRYER    ", 2 != i);
 8007738:	4b17      	ldr	r3, [pc, #92]	; (8007798 <manuals+0x108>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	3b02      	subs	r3, #2
 800773e:	1e5a      	subs	r2, r3, #1
 8007740:	4193      	sbcs	r3, r2
 8007742:	b2db      	uxtb	r3, r3
 8007744:	4a1b      	ldr	r2, [pc, #108]	; (80077b4 <manuals+0x124>)
 8007746:	2107      	movs	r1, #7
 8007748:	2000      	movs	r0, #0
 800774a:	f7fd fecf 	bl	80054ec <OLED_ShowStringXY>
		OLED_ShowStringXY(11, 3, "-Win     ", 5 != i);
 800774e:	4b12      	ldr	r3, [pc, #72]	; (8007798 <manuals+0x108>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	3b05      	subs	r3, #5
 8007754:	1e5a      	subs	r2, r3, #1
 8007756:	4193      	sbcs	r3, r2
 8007758:	b2db      	uxtb	r3, r3
 800775a:	4a17      	ldr	r2, [pc, #92]	; (80077b8 <manuals+0x128>)
 800775c:	2103      	movs	r1, #3
 800775e:	200b      	movs	r0, #11
 8007760:	f7fd fec4 	bl	80054ec <OLED_ShowStringXY>
		OLED_ShowStringXY(11, 5, "-Wout    ", 6 != i);
 8007764:	4b0c      	ldr	r3, [pc, #48]	; (8007798 <manuals+0x108>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	3b06      	subs	r3, #6
 800776a:	1e5a      	subs	r2, r3, #1
 800776c:	4193      	sbcs	r3, r2
 800776e:	b2db      	uxtb	r3, r3
 8007770:	4a12      	ldr	r2, [pc, #72]	; (80077bc <manuals+0x12c>)
 8007772:	2105      	movs	r1, #5
 8007774:	200b      	movs	r0, #11
 8007776:	f7fd feb9 	bl	80054ec <OLED_ShowStringXY>
		OLED_ShowStringXY(11, 7, "-LOCK    ", 7 != i);
 800777a:	4b07      	ldr	r3, [pc, #28]	; (8007798 <manuals+0x108>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	3b07      	subs	r3, #7
 8007780:	1e5a      	subs	r2, r3, #1
 8007782:	4193      	sbcs	r3, r2
 8007784:	b2db      	uxtb	r3, r3
 8007786:	4a0e      	ldr	r2, [pc, #56]	; (80077c0 <manuals+0x130>)
 8007788:	2107      	movs	r1, #7
 800778a:	200b      	movs	r0, #11
 800778c:	f7fd feae 	bl	80054ec <OLED_ShowStringXY>

	}

}
 8007790:	46c0      	nop			; (mov r8, r8)
 8007792:	46c0      	nop			; (mov r8, r8)
 8007794:	46bd      	mov	sp, r7
 8007796:	bd80      	pop	{r7, pc}
 8007798:	20000204 	.word	0x20000204
 800779c:	0800bc24 	.word	0x0800bc24
 80077a0:	0800bc30 	.word	0x0800bc30
 80077a4:	0800bc3c 	.word	0x0800bc3c
 80077a8:	0800bc48 	.word	0x0800bc48
 80077ac:	0800bc54 	.word	0x0800bc54
 80077b0:	0800bc60 	.word	0x0800bc60
 80077b4:	0800bc6c 	.word	0x0800bc6c
 80077b8:	0800bc78 	.word	0x0800bc78
 80077bc:	0800bc84 	.word	0x0800bc84
 80077c0:	0800bc90 	.word	0x0800bc90

080077c4 <manual>:

int manual() {
 80077c4:	b580      	push	{r7, lr}
 80077c6:	af00      	add	r7, sp, #0

	i = 0;
 80077c8:	4b3d      	ldr	r3, [pc, #244]	; (80078c0 <manual+0xfc>)
 80077ca:	2200      	movs	r2, #0
 80077cc:	601a      	str	r2, [r3, #0]
	OLED_ShowStringXY(0, 1, "Manual", 1);
 80077ce:	4a3d      	ldr	r2, [pc, #244]	; (80078c4 <manual+0x100>)
 80077d0:	2301      	movs	r3, #1
 80077d2:	2101      	movs	r1, #1
 80077d4:	2000      	movs	r0, #0
 80077d6:	f7fd fe89 	bl	80054ec <OLED_ShowStringXY>
	manuals();
 80077da:	f7ff ff59 	bl	8007690 <manuals>

	while (1) {

		if (SW_UP == 0) {
 80077de:	4b3a      	ldr	r3, [pc, #232]	; (80078c8 <manual+0x104>)
 80077e0:	2120      	movs	r1, #32
 80077e2:	0018      	movs	r0, r3
 80077e4:	f7fb fcb6 	bl	8003154 <HAL_GPIO_ReadPin>
 80077e8:	1e03      	subs	r3, r0, #0
 80077ea:	d124      	bne.n	8007836 <manual+0x72>
			st();
 80077ec:	f7fd fefc 	bl	80055e8 <st>
			i--;
 80077f0:	4b33      	ldr	r3, [pc, #204]	; (80078c0 <manual+0xfc>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	1e5a      	subs	r2, r3, #1
 80077f6:	4b32      	ldr	r3, [pc, #200]	; (80078c0 <manual+0xfc>)
 80077f8:	601a      	str	r2, [r3, #0]
			if (i <= -1) {
 80077fa:	4b31      	ldr	r3, [pc, #196]	; (80078c0 <manual+0xfc>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	da02      	bge.n	8007808 <manual+0x44>
				i = 0;
 8007802:	4b2f      	ldr	r3, [pc, #188]	; (80078c0 <manual+0xfc>)
 8007804:	2200      	movs	r2, #0
 8007806:	601a      	str	r2, [r3, #0]
			}
			if (i == 2 || i == 4 || i == 7) {
 8007808:	4b2d      	ldr	r3, [pc, #180]	; (80078c0 <manual+0xfc>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	2b02      	cmp	r3, #2
 800780e:	d007      	beq.n	8007820 <manual+0x5c>
 8007810:	4b2b      	ldr	r3, [pc, #172]	; (80078c0 <manual+0xfc>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	2b04      	cmp	r3, #4
 8007816:	d003      	beq.n	8007820 <manual+0x5c>
 8007818:	4b29      	ldr	r3, [pc, #164]	; (80078c0 <manual+0xfc>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	2b07      	cmp	r3, #7
 800781e:	d107      	bne.n	8007830 <manual+0x6c>
				oc();
 8007820:	f7fe f980 	bl	8005b24 <oc>
				OLED_ShowStringXY(0, 1, "Manual", 1);
 8007824:	4a27      	ldr	r2, [pc, #156]	; (80078c4 <manual+0x100>)
 8007826:	2301      	movs	r3, #1
 8007828:	2101      	movs	r1, #1
 800782a:	2000      	movs	r0, #0
 800782c:	f7fd fe5e 	bl	80054ec <OLED_ShowStringXY>

			}
			manuals();
 8007830:	f7ff ff2e 	bl	8007690 <manuals>
 8007834:	e02a      	b.n	800788c <manual+0xc8>

		} else if (SW_DOWN == 0) {
 8007836:	4b24      	ldr	r3, [pc, #144]	; (80078c8 <manual+0x104>)
 8007838:	2101      	movs	r1, #1
 800783a:	0018      	movs	r0, r3
 800783c:	f7fb fc8a 	bl	8003154 <HAL_GPIO_ReadPin>
 8007840:	1e03      	subs	r3, r0, #0
 8007842:	d123      	bne.n	800788c <manual+0xc8>
			st();
 8007844:	f7fd fed0 	bl	80055e8 <st>
			i++;
 8007848:	4b1d      	ldr	r3, [pc, #116]	; (80078c0 <manual+0xfc>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	1c5a      	adds	r2, r3, #1
 800784e:	4b1c      	ldr	r3, [pc, #112]	; (80078c0 <manual+0xfc>)
 8007850:	601a      	str	r2, [r3, #0]
			if (i >= 10) {
 8007852:	4b1b      	ldr	r3, [pc, #108]	; (80078c0 <manual+0xfc>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	2b09      	cmp	r3, #9
 8007858:	dd02      	ble.n	8007860 <manual+0x9c>
				i = 9;
 800785a:	4b19      	ldr	r3, [pc, #100]	; (80078c0 <manual+0xfc>)
 800785c:	2209      	movs	r2, #9
 800785e:	601a      	str	r2, [r3, #0]
			}
			if (i == 3 || i == 5 || i == 8) {
 8007860:	4b17      	ldr	r3, [pc, #92]	; (80078c0 <manual+0xfc>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	2b03      	cmp	r3, #3
 8007866:	d007      	beq.n	8007878 <manual+0xb4>
 8007868:	4b15      	ldr	r3, [pc, #84]	; (80078c0 <manual+0xfc>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2b05      	cmp	r3, #5
 800786e:	d003      	beq.n	8007878 <manual+0xb4>
 8007870:	4b13      	ldr	r3, [pc, #76]	; (80078c0 <manual+0xfc>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	2b08      	cmp	r3, #8
 8007876:	d107      	bne.n	8007888 <manual+0xc4>
				oc();
 8007878:	f7fe f954 	bl	8005b24 <oc>
				OLED_ShowStringXY(0, 1, "Manual", 1);
 800787c:	4a11      	ldr	r2, [pc, #68]	; (80078c4 <manual+0x100>)
 800787e:	2301      	movs	r3, #1
 8007880:	2101      	movs	r1, #1
 8007882:	2000      	movs	r0, #0
 8007884:	f7fd fe32 	bl	80054ec <OLED_ShowStringXY>

			}
			manuals();
 8007888:	f7ff ff02 	bl	8007690 <manuals>

		}

		if (SW_ENTER == 0) {
 800788c:	4b0e      	ldr	r3, [pc, #56]	; (80078c8 <manual+0x104>)
 800788e:	2102      	movs	r1, #2
 8007890:	0018      	movs	r0, r3
 8007892:	f7fb fc5f 	bl	8003154 <HAL_GPIO_ReadPin>
 8007896:	1e03      	subs	r3, r0, #0
 8007898:	d103      	bne.n	80078a2 <manual+0xde>
			st();
 800789a:	f7fd fea5 	bl	80055e8 <st>
			return 2;
 800789e:	2302      	movs	r3, #2
 80078a0:	e00b      	b.n	80078ba <manual+0xf6>

		}

		if (SW_BACK == 0) {
 80078a2:	4b09      	ldr	r3, [pc, #36]	; (80078c8 <manual+0x104>)
 80078a4:	2108      	movs	r1, #8
 80078a6:	0018      	movs	r0, r3
 80078a8:	f7fb fc54 	bl	8003154 <HAL_GPIO_ReadPin>
 80078ac:	1e03      	subs	r3, r0, #0
 80078ae:	d196      	bne.n	80077de <manual+0x1a>
			st();
 80078b0:	f7fd fe9a 	bl	80055e8 <st>
			oc();
 80078b4:	f7fe f936 	bl	8005b24 <oc>
			return 3;
 80078b8:	2303      	movs	r3, #3
		}

	}

}
 80078ba:	0018      	movs	r0, r3
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}
 80078c0:	20000204 	.word	0x20000204
 80078c4:	0800bc9c 	.word	0x0800bc9c
 80078c8:	50000400 	.word	0x50000400

080078cc <modes>:

int modes() {
 80078cc:	b580      	push	{r7, lr}
 80078ce:	af00      	add	r7, sp, #0

	OLED_ShowStringXY(0, 3, "-AUTO     ", 0 != i);
 80078d0:	4b11      	ldr	r3, [pc, #68]	; (8007918 <modes+0x4c>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	1e5a      	subs	r2, r3, #1
 80078d6:	4193      	sbcs	r3, r2
 80078d8:	b2db      	uxtb	r3, r3
 80078da:	4a10      	ldr	r2, [pc, #64]	; (800791c <modes+0x50>)
 80078dc:	2103      	movs	r1, #3
 80078de:	2000      	movs	r0, #0
 80078e0:	f7fd fe04 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(0, 5, "-SEMI-AUTO", 1 != i);
 80078e4:	4b0c      	ldr	r3, [pc, #48]	; (8007918 <modes+0x4c>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	3b01      	subs	r3, #1
 80078ea:	1e5a      	subs	r2, r3, #1
 80078ec:	4193      	sbcs	r3, r2
 80078ee:	b2db      	uxtb	r3, r3
 80078f0:	4a0b      	ldr	r2, [pc, #44]	; (8007920 <modes+0x54>)
 80078f2:	2105      	movs	r1, #5
 80078f4:	2000      	movs	r0, #0
 80078f6:	f7fd fdf9 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(0, 7, "-MANUAL   ", 2 != i);
 80078fa:	4b07      	ldr	r3, [pc, #28]	; (8007918 <modes+0x4c>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	3b02      	subs	r3, #2
 8007900:	1e5a      	subs	r2, r3, #1
 8007902:	4193      	sbcs	r3, r2
 8007904:	b2db      	uxtb	r3, r3
 8007906:	4a07      	ldr	r2, [pc, #28]	; (8007924 <modes+0x58>)
 8007908:	2107      	movs	r1, #7
 800790a:	2000      	movs	r0, #0
 800790c:	f7fd fdee 	bl	80054ec <OLED_ShowStringXY>

}
 8007910:	46c0      	nop			; (mov r8, r8)
 8007912:	0018      	movs	r0, r3
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}
 8007918:	20000204 	.word	0x20000204
 800791c:	0800bca4 	.word	0x0800bca4
 8007920:	0800bcb0 	.word	0x0800bcb0
 8007924:	0800bcbc 	.word	0x0800bcbc

08007928 <mode>:

int mode() {
 8007928:	b580      	push	{r7, lr}
 800792a:	af00      	add	r7, sp, #0

	i = 0;
 800792c:	4b2b      	ldr	r3, [pc, #172]	; (80079dc <mode+0xb4>)
 800792e:	2200      	movs	r2, #0
 8007930:	601a      	str	r2, [r3, #0]
	OLED_ShowStringXY(0, 1, "Mode", 1);
 8007932:	4a2b      	ldr	r2, [pc, #172]	; (80079e0 <mode+0xb8>)
 8007934:	2301      	movs	r3, #1
 8007936:	2101      	movs	r1, #1
 8007938:	2000      	movs	r0, #0
 800793a:	f7fd fdd7 	bl	80054ec <OLED_ShowStringXY>
	modes();
 800793e:	f7ff ffc5 	bl	80078cc <modes>

	while (1) {

		if (SW_UP == 0) {
 8007942:	4b28      	ldr	r3, [pc, #160]	; (80079e4 <mode+0xbc>)
 8007944:	2120      	movs	r1, #32
 8007946:	0018      	movs	r0, r3
 8007948:	f7fb fc04 	bl	8003154 <HAL_GPIO_ReadPin>
 800794c:	1e03      	subs	r3, r0, #0
 800794e:	d110      	bne.n	8007972 <mode+0x4a>
			st();
 8007950:	f7fd fe4a 	bl	80055e8 <st>
			i--;
 8007954:	4b21      	ldr	r3, [pc, #132]	; (80079dc <mode+0xb4>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	1e5a      	subs	r2, r3, #1
 800795a:	4b20      	ldr	r3, [pc, #128]	; (80079dc <mode+0xb4>)
 800795c:	601a      	str	r2, [r3, #0]
			if (i <= -1) {
 800795e:	4b1f      	ldr	r3, [pc, #124]	; (80079dc <mode+0xb4>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	2b00      	cmp	r3, #0
 8007964:	da02      	bge.n	800796c <mode+0x44>
				i = 0;
 8007966:	4b1d      	ldr	r3, [pc, #116]	; (80079dc <mode+0xb4>)
 8007968:	2200      	movs	r2, #0
 800796a:	601a      	str	r2, [r3, #0]
			}
			modes();
 800796c:	f7ff ffae 	bl	80078cc <modes>
 8007970:	e016      	b.n	80079a0 <mode+0x78>

		} else if (SW_DOWN == 0) {
 8007972:	4b1c      	ldr	r3, [pc, #112]	; (80079e4 <mode+0xbc>)
 8007974:	2101      	movs	r1, #1
 8007976:	0018      	movs	r0, r3
 8007978:	f7fb fbec 	bl	8003154 <HAL_GPIO_ReadPin>
 800797c:	1e03      	subs	r3, r0, #0
 800797e:	d10f      	bne.n	80079a0 <mode+0x78>
			st();
 8007980:	f7fd fe32 	bl	80055e8 <st>
			i++;
 8007984:	4b15      	ldr	r3, [pc, #84]	; (80079dc <mode+0xb4>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	1c5a      	adds	r2, r3, #1
 800798a:	4b14      	ldr	r3, [pc, #80]	; (80079dc <mode+0xb4>)
 800798c:	601a      	str	r2, [r3, #0]
			if (i >= 3) {
 800798e:	4b13      	ldr	r3, [pc, #76]	; (80079dc <mode+0xb4>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	2b02      	cmp	r3, #2
 8007994:	dd02      	ble.n	800799c <mode+0x74>
				i = 2;
 8007996:	4b11      	ldr	r3, [pc, #68]	; (80079dc <mode+0xb4>)
 8007998:	2202      	movs	r2, #2
 800799a:	601a      	str	r2, [r3, #0]
			}
			modes();
 800799c:	f7ff ff96 	bl	80078cc <modes>

		}

		if (SW_ENTER == 0) {
 80079a0:	4b10      	ldr	r3, [pc, #64]	; (80079e4 <mode+0xbc>)
 80079a2:	2102      	movs	r1, #2
 80079a4:	0018      	movs	r0, r3
 80079a6:	f7fb fbd5 	bl	8003154 <HAL_GPIO_ReadPin>
 80079aa:	1e03      	subs	r3, r0, #0
 80079ac:	d103      	bne.n	80079b6 <mode+0x8e>
			st();
 80079ae:	f7fd fe1b 	bl	80055e8 <st>
			return 1;
 80079b2:	2301      	movs	r3, #1
 80079b4:	e00f      	b.n	80079d6 <mode+0xae>

		}

		if (SW_BACK == 0) {
 80079b6:	4b0b      	ldr	r3, [pc, #44]	; (80079e4 <mode+0xbc>)
 80079b8:	2108      	movs	r1, #8
 80079ba:	0018      	movs	r0, r3
 80079bc:	f7fb fbca 	bl	8003154 <HAL_GPIO_ReadPin>
 80079c0:	1e03      	subs	r3, r0, #0
 80079c2:	d1be      	bne.n	8007942 <mode+0x1a>
			st();
 80079c4:	f7fd fe10 	bl	80055e8 <st>
			oc();
 80079c8:	f7fe f8ac 	bl	8005b24 <oc>
			i = 0;
 80079cc:	4b03      	ldr	r3, [pc, #12]	; (80079dc <mode+0xb4>)
 80079ce:	2200      	movs	r2, #0
 80079d0:	601a      	str	r2, [r3, #0]
			return -1;
 80079d2:	2301      	movs	r3, #1
 80079d4:	425b      	negs	r3, r3
		}

	}

}
 80079d6:	0018      	movs	r0, r3
 80079d8:	46bd      	mov	sp, r7
 80079da:	bd80      	pop	{r7, pc}
 80079dc:	20000204 	.word	0x20000204
 80079e0:	0800bcc8 	.word	0x0800bcc8
 80079e4:	50000400 	.word	0x50000400

080079e8 <alog>:

int alog() {
 80079e8:	b580      	push	{r7, lr}
 80079ea:	af00      	add	r7, sp, #0

	timeload = 0;
 80079ec:	4b44      	ldr	r3, [pc, #272]	; (8007b00 <alog+0x118>)
 80079ee:	2200      	movs	r2, #0
 80079f0:	601a      	str	r2, [r3, #0]

	OLED_ShowStringXY(0, 0, "LOG:", 1);
 80079f2:	4a44      	ldr	r2, [pc, #272]	; (8007b04 <alog+0x11c>)
 80079f4:	2301      	movs	r3, #1
 80079f6:	2100      	movs	r1, #0
 80079f8:	2000      	movs	r0, #0
 80079fa:	f7fd fd77 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(4, 0, tida[i], 1);
 80079fe:	4b42      	ldr	r3, [pc, #264]	; (8007b08 <alog+0x120>)
 8007a00:	681a      	ldr	r2, [r3, #0]
 8007a02:	0013      	movs	r3, r2
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	189b      	adds	r3, r3, r2
 8007a08:	009a      	lsls	r2, r3, #2
 8007a0a:	189b      	adds	r3, r3, r2
 8007a0c:	4a3f      	ldr	r2, [pc, #252]	; (8007b0c <alog+0x124>)
 8007a0e:	189a      	adds	r2, r3, r2
 8007a10:	2301      	movs	r3, #1
 8007a12:	2100      	movs	r1, #0
 8007a14:	2004      	movs	r0, #4
 8007a16:	f7fd fd69 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(0, 1, mods[i], 1);
 8007a1a:	4b3b      	ldr	r3, [pc, #236]	; (8007b08 <alog+0x120>)
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	0013      	movs	r3, r2
 8007a20:	011b      	lsls	r3, r3, #4
 8007a22:	1a9b      	subs	r3, r3, r2
 8007a24:	005b      	lsls	r3, r3, #1
 8007a26:	4a3a      	ldr	r2, [pc, #232]	; (8007b10 <alog+0x128>)
 8007a28:	189a      	adds	r2, r3, r2
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	2101      	movs	r1, #1
 8007a2e:	2000      	movs	r0, #0
 8007a30:	f7fd fd5c 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(0, 2, ltime[i], 1);
 8007a34:	4b34      	ldr	r3, [pc, #208]	; (8007b08 <alog+0x120>)
 8007a36:	681a      	ldr	r2, [r3, #0]
 8007a38:	0013      	movs	r3, r2
 8007a3a:	011b      	lsls	r3, r3, #4
 8007a3c:	1a9b      	subs	r3, r3, r2
 8007a3e:	005b      	lsls	r3, r3, #1
 8007a40:	4a34      	ldr	r2, [pc, #208]	; (8007b14 <alog+0x12c>)
 8007a42:	189a      	adds	r2, r3, r2
 8007a44:	2301      	movs	r3, #1
 8007a46:	2102      	movs	r1, #2
 8007a48:	2000      	movs	r0, #0
 8007a4a:	f7fd fd4f 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(12, 2, lwe[i], 1);
 8007a4e:	4b2e      	ldr	r3, [pc, #184]	; (8007b08 <alog+0x120>)
 8007a50:	681a      	ldr	r2, [r3, #0]
 8007a52:	0013      	movs	r3, r2
 8007a54:	011b      	lsls	r3, r3, #4
 8007a56:	1a9b      	subs	r3, r3, r2
 8007a58:	005b      	lsls	r3, r3, #1
 8007a5a:	4a2f      	ldr	r2, [pc, #188]	; (8007b18 <alog+0x130>)
 8007a5c:	189a      	adds	r2, r3, r2
 8007a5e:	2301      	movs	r3, #1
 8007a60:	2102      	movs	r1, #2
 8007a62:	200c      	movs	r0, #12
 8007a64:	f7fd fd42 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(0, 4, lvel[i], 1);
 8007a68:	4b27      	ldr	r3, [pc, #156]	; (8007b08 <alog+0x120>)
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	0013      	movs	r3, r2
 8007a6e:	011b      	lsls	r3, r3, #4
 8007a70:	1a9b      	subs	r3, r3, r2
 8007a72:	005b      	lsls	r3, r3, #1
 8007a74:	4a29      	ldr	r2, [pc, #164]	; (8007b1c <alog+0x134>)
 8007a76:	189a      	adds	r2, r3, r2
 8007a78:	2301      	movs	r3, #1
 8007a7a:	2104      	movs	r1, #4
 8007a7c:	2000      	movs	r0, #0
 8007a7e:	f7fd fd35 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(0, 6, lpc[i], 1);
 8007a82:	4b21      	ldr	r3, [pc, #132]	; (8007b08 <alog+0x120>)
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	0013      	movs	r3, r2
 8007a88:	011b      	lsls	r3, r3, #4
 8007a8a:	1a9b      	subs	r3, r3, r2
 8007a8c:	005b      	lsls	r3, r3, #1
 8007a8e:	4a24      	ldr	r2, [pc, #144]	; (8007b20 <alog+0x138>)
 8007a90:	189a      	adds	r2, r3, r2
 8007a92:	2301      	movs	r3, #1
 8007a94:	2106      	movs	r1, #6
 8007a96:	2000      	movs	r0, #0
 8007a98:	f7fd fd28 	bl	80054ec <OLED_ShowStringXY>

	while (1) {

		if (SW_UP == 0) {
 8007a9c:	4b21      	ldr	r3, [pc, #132]	; (8007b24 <alog+0x13c>)
 8007a9e:	2120      	movs	r1, #32
 8007aa0:	0018      	movs	r0, r3
 8007aa2:	f7fb fb57 	bl	8003154 <HAL_GPIO_ReadPin>
 8007aa6:	1e03      	subs	r3, r0, #0
 8007aa8:	d102      	bne.n	8007ab0 <alog+0xc8>
			error();
 8007aaa:	f7fd fde3 	bl	8005674 <error>
 8007aae:	e008      	b.n	8007ac2 <alog+0xda>

		} else if (SW_DOWN == 0) {
 8007ab0:	4b1c      	ldr	r3, [pc, #112]	; (8007b24 <alog+0x13c>)
 8007ab2:	2101      	movs	r1, #1
 8007ab4:	0018      	movs	r0, r3
 8007ab6:	f7fb fb4d 	bl	8003154 <HAL_GPIO_ReadPin>
 8007aba:	1e03      	subs	r3, r0, #0
 8007abc:	d101      	bne.n	8007ac2 <alog+0xda>
			error();
 8007abe:	f7fd fdd9 	bl	8005674 <error>

		}

		if (SW_ENTER == 0) {
 8007ac2:	4b18      	ldr	r3, [pc, #96]	; (8007b24 <alog+0x13c>)
 8007ac4:	2102      	movs	r1, #2
 8007ac6:	0018      	movs	r0, r3
 8007ac8:	f7fb fb44 	bl	8003154 <HAL_GPIO_ReadPin>
 8007acc:	1e03      	subs	r3, r0, #0
 8007ace:	d101      	bne.n	8007ad4 <alog+0xec>
			error();
 8007ad0:	f7fd fdd0 	bl	8005674 <error>

		}

		if (SW_BACK == 0) {
 8007ad4:	4b13      	ldr	r3, [pc, #76]	; (8007b24 <alog+0x13c>)
 8007ad6:	2108      	movs	r1, #8
 8007ad8:	0018      	movs	r0, r3
 8007ada:	f7fb fb3b 	bl	8003154 <HAL_GPIO_ReadPin>
 8007ade:	1e03      	subs	r3, r0, #0
 8007ae0:	d1dc      	bne.n	8007a9c <alog+0xb4>
			st();
 8007ae2:	f7fd fd81 	bl	80055e8 <st>
			OLED_Clear();
 8007ae6:	f7fd fa83 	bl	8004ff0 <OLED_Clear>
			i = 2;
 8007aea:	4b07      	ldr	r3, [pc, #28]	; (8007b08 <alog+0x120>)
 8007aec:	2202      	movs	r2, #2
 8007aee:	601a      	str	r2, [r3, #0]
			timeload = 1;
 8007af0:	4b03      	ldr	r3, [pc, #12]	; (8007b00 <alog+0x118>)
 8007af2:	2201      	movs	r2, #1
 8007af4:	601a      	str	r2, [r3, #0]
			return 0;
 8007af6:	2300      	movs	r3, #0
		}

	}

}
 8007af8:	0018      	movs	r0, r3
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	46c0      	nop			; (mov r8, r8)
 8007b00:	20000000 	.word	0x20000000
 8007b04:	0800bcd0 	.word	0x0800bcd0
 8007b08:	20000204 	.word	0x20000204
 8007b0c:	2000034c 	.word	0x2000034c
 8007b10:	200006d0 	.word	0x200006d0
 8007b14:	20000674 	.word	0x20000674
 8007b18:	2000046c 	.word	0x2000046c
 8007b1c:	20000410 	.word	0x20000410
 8007b20:	200005a4 	.word	0x200005a4
 8007b24:	50000400 	.word	0x50000400

08007b28 <logsui>:

void logsui() {
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	af00      	add	r7, sp, #0

	OLED_ShowStringXY(0, 3, "1.", 0 != i);
 8007b2c:	4b21      	ldr	r3, [pc, #132]	; (8007bb4 <logsui+0x8c>)
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	1e5a      	subs	r2, r3, #1
 8007b32:	4193      	sbcs	r3, r2
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	4a20      	ldr	r2, [pc, #128]	; (8007bb8 <logsui+0x90>)
 8007b38:	2103      	movs	r1, #3
 8007b3a:	2000      	movs	r0, #0
 8007b3c:	f7fd fcd6 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(0, 5, "2.", 1 != i);
 8007b40:	4b1c      	ldr	r3, [pc, #112]	; (8007bb4 <logsui+0x8c>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	3b01      	subs	r3, #1
 8007b46:	1e5a      	subs	r2, r3, #1
 8007b48:	4193      	sbcs	r3, r2
 8007b4a:	b2db      	uxtb	r3, r3
 8007b4c:	4a1b      	ldr	r2, [pc, #108]	; (8007bbc <logsui+0x94>)
 8007b4e:	2105      	movs	r1, #5
 8007b50:	2000      	movs	r0, #0
 8007b52:	f7fd fccb 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(0, 7, "3.", 2 != i);
 8007b56:	4b17      	ldr	r3, [pc, #92]	; (8007bb4 <logsui+0x8c>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	3b02      	subs	r3, #2
 8007b5c:	1e5a      	subs	r2, r3, #1
 8007b5e:	4193      	sbcs	r3, r2
 8007b60:	b2db      	uxtb	r3, r3
 8007b62:	4a17      	ldr	r2, [pc, #92]	; (8007bc0 <logsui+0x98>)
 8007b64:	2107      	movs	r1, #7
 8007b66:	2000      	movs	r0, #0
 8007b68:	f7fd fcc0 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(2, 3, tida[0], 0 != i);
 8007b6c:	4b11      	ldr	r3, [pc, #68]	; (8007bb4 <logsui+0x8c>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	1e5a      	subs	r2, r3, #1
 8007b72:	4193      	sbcs	r3, r2
 8007b74:	b2db      	uxtb	r3, r3
 8007b76:	4a13      	ldr	r2, [pc, #76]	; (8007bc4 <logsui+0x9c>)
 8007b78:	2103      	movs	r1, #3
 8007b7a:	2002      	movs	r0, #2
 8007b7c:	f7fd fcb6 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(2, 5, tida[1], 1 != i);
 8007b80:	4b0c      	ldr	r3, [pc, #48]	; (8007bb4 <logsui+0x8c>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	3b01      	subs	r3, #1
 8007b86:	1e5a      	subs	r2, r3, #1
 8007b88:	4193      	sbcs	r3, r2
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	4a0e      	ldr	r2, [pc, #56]	; (8007bc8 <logsui+0xa0>)
 8007b8e:	2105      	movs	r1, #5
 8007b90:	2002      	movs	r0, #2
 8007b92:	f7fd fcab 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(2, 7, tida[2], 2 != i);
 8007b96:	4b07      	ldr	r3, [pc, #28]	; (8007bb4 <logsui+0x8c>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	3b02      	subs	r3, #2
 8007b9c:	1e5a      	subs	r2, r3, #1
 8007b9e:	4193      	sbcs	r3, r2
 8007ba0:	b2db      	uxtb	r3, r3
 8007ba2:	4a0a      	ldr	r2, [pc, #40]	; (8007bcc <logsui+0xa4>)
 8007ba4:	2107      	movs	r1, #7
 8007ba6:	2002      	movs	r0, #2
 8007ba8:	f7fd fca0 	bl	80054ec <OLED_ShowStringXY>

}
 8007bac:	46c0      	nop			; (mov r8, r8)
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}
 8007bb2:	46c0      	nop			; (mov r8, r8)
 8007bb4:	20000204 	.word	0x20000204
 8007bb8:	0800bcd8 	.word	0x0800bcd8
 8007bbc:	0800bcdc 	.word	0x0800bcdc
 8007bc0:	0800bce0 	.word	0x0800bce0
 8007bc4:	2000034c 	.word	0x2000034c
 8007bc8:	20000365 	.word	0x20000365
 8007bcc:	2000037e 	.word	0x2000037e

08007bd0 <logs>:

//sprintf(tida[0], "%02ld-%02d-%02d %02d:%02d:%02d", yea, mon, day, h, m, s);
//sprintf(tida[1], "%02ld-%02d-%02d %02d:%02d:%02d", yea, mon, day, h, m, s);
//sprintf(tida[2], "%02ld-%02d-%02d %02d:%02d:%02d", yea, mon, day, h, m, s);

int logs() {
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	af00      	add	r7, sp, #0

	i = 0;
 8007bd4:	4b2e      	ldr	r3, [pc, #184]	; (8007c90 <logs+0xc0>)
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	601a      	str	r2, [r3, #0]
	timeload = 0;
 8007bda:	4b2e      	ldr	r3, [pc, #184]	; (8007c94 <logs+0xc4>)
 8007bdc:	2200      	movs	r2, #0
 8007bde:	601a      	str	r2, [r3, #0]
	OLED_ShowStringXY(7, 0, "LOG MENU", 1);
 8007be0:	4a2d      	ldr	r2, [pc, #180]	; (8007c98 <logs+0xc8>)
 8007be2:	2301      	movs	r3, #1
 8007be4:	2100      	movs	r1, #0
 8007be6:	2007      	movs	r0, #7
 8007be8:	f7fd fc80 	bl	80054ec <OLED_ShowStringXY>
	logsui();
 8007bec:	f7ff ff9c 	bl	8007b28 <logsui>

	while (1) {

		if (SW_UP == 0) {
 8007bf0:	4b2a      	ldr	r3, [pc, #168]	; (8007c9c <logs+0xcc>)
 8007bf2:	2120      	movs	r1, #32
 8007bf4:	0018      	movs	r0, r3
 8007bf6:	f7fb faad 	bl	8003154 <HAL_GPIO_ReadPin>
 8007bfa:	1e03      	subs	r3, r0, #0
 8007bfc:	d110      	bne.n	8007c20 <logs+0x50>
			st();
 8007bfe:	f7fd fcf3 	bl	80055e8 <st>
			i--;
 8007c02:	4b23      	ldr	r3, [pc, #140]	; (8007c90 <logs+0xc0>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	1e5a      	subs	r2, r3, #1
 8007c08:	4b21      	ldr	r3, [pc, #132]	; (8007c90 <logs+0xc0>)
 8007c0a:	601a      	str	r2, [r3, #0]
			if (i <= -1) {
 8007c0c:	4b20      	ldr	r3, [pc, #128]	; (8007c90 <logs+0xc0>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	da02      	bge.n	8007c1a <logs+0x4a>
				i = 0;
 8007c14:	4b1e      	ldr	r3, [pc, #120]	; (8007c90 <logs+0xc0>)
 8007c16:	2200      	movs	r2, #0
 8007c18:	601a      	str	r2, [r3, #0]
			}
			logsui();
 8007c1a:	f7ff ff85 	bl	8007b28 <logsui>
 8007c1e:	e016      	b.n	8007c4e <logs+0x7e>

		} else if (SW_DOWN == 0) {
 8007c20:	4b1e      	ldr	r3, [pc, #120]	; (8007c9c <logs+0xcc>)
 8007c22:	2101      	movs	r1, #1
 8007c24:	0018      	movs	r0, r3
 8007c26:	f7fb fa95 	bl	8003154 <HAL_GPIO_ReadPin>
 8007c2a:	1e03      	subs	r3, r0, #0
 8007c2c:	d10f      	bne.n	8007c4e <logs+0x7e>
			st();
 8007c2e:	f7fd fcdb 	bl	80055e8 <st>
			i++;
 8007c32:	4b17      	ldr	r3, [pc, #92]	; (8007c90 <logs+0xc0>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	1c5a      	adds	r2, r3, #1
 8007c38:	4b15      	ldr	r3, [pc, #84]	; (8007c90 <logs+0xc0>)
 8007c3a:	601a      	str	r2, [r3, #0]
			if (i >= 3) {
 8007c3c:	4b14      	ldr	r3, [pc, #80]	; (8007c90 <logs+0xc0>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	2b02      	cmp	r3, #2
 8007c42:	dd02      	ble.n	8007c4a <logs+0x7a>
				i = 2;
 8007c44:	4b12      	ldr	r3, [pc, #72]	; (8007c90 <logs+0xc0>)
 8007c46:	2202      	movs	r2, #2
 8007c48:	601a      	str	r2, [r3, #0]
			}
			logsui();
 8007c4a:	f7ff ff6d 	bl	8007b28 <logsui>

		}

		if (SW_ENTER == 0) {
 8007c4e:	4b13      	ldr	r3, [pc, #76]	; (8007c9c <logs+0xcc>)
 8007c50:	2102      	movs	r1, #2
 8007c52:	0018      	movs	r0, r3
 8007c54:	f7fb fa7e 	bl	8003154 <HAL_GPIO_ReadPin>
 8007c58:	1e03      	subs	r3, r0, #0
 8007c5a:	d105      	bne.n	8007c68 <logs+0x98>
			st();
 8007c5c:	f7fd fcc4 	bl	80055e8 <st>
			OLED_Clear();
 8007c60:	f7fd f9c6 	bl	8004ff0 <OLED_Clear>

			return 8;
 8007c64:	2308      	movs	r3, #8
 8007c66:	e00f      	b.n	8007c88 <logs+0xb8>

		}

		if (SW_BACK == 0) {
 8007c68:	4b0c      	ldr	r3, [pc, #48]	; (8007c9c <logs+0xcc>)
 8007c6a:	2108      	movs	r1, #8
 8007c6c:	0018      	movs	r0, r3
 8007c6e:	f7fb fa71 	bl	8003154 <HAL_GPIO_ReadPin>
 8007c72:	1e03      	subs	r3, r0, #0
 8007c74:	d1bc      	bne.n	8007bf0 <logs+0x20>
			st();
 8007c76:	f7fd fcb7 	bl	80055e8 <st>
			OLED_Clear();
 8007c7a:	f7fd f9b9 	bl	8004ff0 <OLED_Clear>
			i = 0;
 8007c7e:	4b04      	ldr	r3, [pc, #16]	; (8007c90 <logs+0xc0>)
 8007c80:	2200      	movs	r2, #0
 8007c82:	601a      	str	r2, [r3, #0]
			return -1;
 8007c84:	2301      	movs	r3, #1
 8007c86:	425b      	negs	r3, r3
		}

	}

}
 8007c88:	0018      	movs	r0, r3
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}
 8007c8e:	46c0      	nop			; (mov r8, r8)
 8007c90:	20000204 	.word	0x20000204
 8007c94:	20000000 	.word	0x20000000
 8007c98:	0800bce4 	.word	0x0800bce4
 8007c9c:	50000400 	.word	0x50000400

08007ca0 <wait>:

void wait(){
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b082      	sub	sp, #8
 8007ca4:	af00      	add	r7, sp, #0
	int a;
	a =  60000 * l;
 8007ca6:	4b03      	ldr	r3, [pc, #12]	; (8007cb4 <wait+0x14>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	4a03      	ldr	r2, [pc, #12]	; (8007cb8 <wait+0x18>)
 8007cac:	4353      	muls	r3, r2
 8007cae:	607b      	str	r3, [r7, #4]
	while(1){
 8007cb0:	e7fe      	b.n	8007cb0 <wait+0x10>
 8007cb2:	46c0      	nop			; (mov r8, r8)
 8007cb4:	20000218 	.word	0x20000218
 8007cb8:	0000ea60 	.word	0x0000ea60

08007cbc <revtiui>:

	}

}

void revtiui() {
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	af00      	add	r7, sp, #0

	if(l == 0){
 8007cc0:	4b0d      	ldr	r3, [pc, #52]	; (8007cf8 <revtiui+0x3c>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d106      	bne.n	8007cd6 <revtiui+0x1a>
		sprintf(revtime, "TIME:NOW       ");
 8007cc8:	4a0c      	ldr	r2, [pc, #48]	; (8007cfc <revtiui+0x40>)
 8007cca:	4b0d      	ldr	r3, [pc, #52]	; (8007d00 <revtiui+0x44>)
 8007ccc:	0011      	movs	r1, r2
 8007cce:	0018      	movs	r0, r3
 8007cd0:	f001 fc1e 	bl	8009510 <siprintf>
 8007cd4:	e006      	b.n	8007ce4 <revtiui+0x28>
	}else{
		sprintf(revtime, "TIME:%02dminute",l);
 8007cd6:	4b08      	ldr	r3, [pc, #32]	; (8007cf8 <revtiui+0x3c>)
 8007cd8:	681a      	ldr	r2, [r3, #0]
 8007cda:	490a      	ldr	r1, [pc, #40]	; (8007d04 <revtiui+0x48>)
 8007cdc:	4b08      	ldr	r3, [pc, #32]	; (8007d00 <revtiui+0x44>)
 8007cde:	0018      	movs	r0, r3
 8007ce0:	f001 fc16 	bl	8009510 <siprintf>
	}

	OLED_ShowBigStringXY(0, 4, revtime, 1);
 8007ce4:	4a06      	ldr	r2, [pc, #24]	; (8007d00 <revtiui+0x44>)
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	2104      	movs	r1, #4
 8007cea:	2000      	movs	r0, #0
 8007cec:	f7fd fc17 	bl	800551e <OLED_ShowBigStringXY>

}
 8007cf0:	46c0      	nop			; (mov r8, r8)
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}
 8007cf6:	46c0      	nop			; (mov r8, r8)
 8007cf8:	20000218 	.word	0x20000218
 8007cfc:	0800bcf0 	.word	0x0800bcf0
 8007d00:	2000060c 	.word	0x2000060c
 8007d04:	0800bd00 	.word	0x0800bd00

08007d08 <rev>:

void rev() {
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	af00      	add	r7, sp, #0
	timeload = 0;
 8007d0c:	4b2e      	ldr	r3, [pc, #184]	; (8007dc8 <rev+0xc0>)
 8007d0e:	2200      	movs	r2, #0
 8007d10:	601a      	str	r2, [r3, #0]
	OLED_Clear();
 8007d12:	f7fd f96d 	bl	8004ff0 <OLED_Clear>
	OLED_ShowBigStringXY(2, 0, "RESERVATION", 1);
 8007d16:	4a2d      	ldr	r2, [pc, #180]	; (8007dcc <rev+0xc4>)
 8007d18:	2301      	movs	r3, #1
 8007d1a:	2100      	movs	r1, #0
 8007d1c:	2002      	movs	r0, #2
 8007d1e:	f7fd fbfe 	bl	800551e <OLED_ShowBigStringXY>
	revtiui();
 8007d22:	f7ff ffcb 	bl	8007cbc <revtiui>

	while (1) {

		if (SW_UP == 0) {
 8007d26:	4b2a      	ldr	r3, [pc, #168]	; (8007dd0 <rev+0xc8>)
 8007d28:	2120      	movs	r1, #32
 8007d2a:	0018      	movs	r0, r3
 8007d2c:	f7fb fa12 	bl	8003154 <HAL_GPIO_ReadPin>
 8007d30:	1e03      	subs	r3, r0, #0
 8007d32:	d110      	bne.n	8007d56 <rev+0x4e>
			st();
 8007d34:	f7fd fc58 	bl	80055e8 <st>
			l++;
 8007d38:	4b26      	ldr	r3, [pc, #152]	; (8007dd4 <rev+0xcc>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	1c5a      	adds	r2, r3, #1
 8007d3e:	4b25      	ldr	r3, [pc, #148]	; (8007dd4 <rev+0xcc>)
 8007d40:	601a      	str	r2, [r3, #0]
			if (l >= 11) {
 8007d42:	4b24      	ldr	r3, [pc, #144]	; (8007dd4 <rev+0xcc>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2b0a      	cmp	r3, #10
 8007d48:	dd02      	ble.n	8007d50 <rev+0x48>
				l = 10;
 8007d4a:	4b22      	ldr	r3, [pc, #136]	; (8007dd4 <rev+0xcc>)
 8007d4c:	220a      	movs	r2, #10
 8007d4e:	601a      	str	r2, [r3, #0]
			}
			revtiui();
 8007d50:	f7ff ffb4 	bl	8007cbc <revtiui>
 8007d54:	e016      	b.n	8007d84 <rev+0x7c>

		} else if (SW_DOWN == 0) {
 8007d56:	4b1e      	ldr	r3, [pc, #120]	; (8007dd0 <rev+0xc8>)
 8007d58:	2101      	movs	r1, #1
 8007d5a:	0018      	movs	r0, r3
 8007d5c:	f7fb f9fa 	bl	8003154 <HAL_GPIO_ReadPin>
 8007d60:	1e03      	subs	r3, r0, #0
 8007d62:	d10f      	bne.n	8007d84 <rev+0x7c>
			st();
 8007d64:	f7fd fc40 	bl	80055e8 <st>
			l--;
 8007d68:	4b1a      	ldr	r3, [pc, #104]	; (8007dd4 <rev+0xcc>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	1e5a      	subs	r2, r3, #1
 8007d6e:	4b19      	ldr	r3, [pc, #100]	; (8007dd4 <rev+0xcc>)
 8007d70:	601a      	str	r2, [r3, #0]
			if (l <= -1) {
 8007d72:	4b18      	ldr	r3, [pc, #96]	; (8007dd4 <rev+0xcc>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	da02      	bge.n	8007d80 <rev+0x78>
				l = 0;
 8007d7a:	4b16      	ldr	r3, [pc, #88]	; (8007dd4 <rev+0xcc>)
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	601a      	str	r2, [r3, #0]
			}
			revtiui();
 8007d80:	f7ff ff9c 	bl	8007cbc <revtiui>
		}

		if (SW_ENTER == 0) {
 8007d84:	4b12      	ldr	r3, [pc, #72]	; (8007dd0 <rev+0xc8>)
 8007d86:	2102      	movs	r1, #2
 8007d88:	0018      	movs	r0, r3
 8007d8a:	f7fb f9e3 	bl	8003154 <HAL_GPIO_ReadPin>
 8007d8e:	1e03      	subs	r3, r0, #0
 8007d90:	d10d      	bne.n	8007dae <rev+0xa6>
			st();
 8007d92:	f7fd fc29 	bl	80055e8 <st>
			if(l >= 1){
 8007d96:	4b0f      	ldr	r3, [pc, #60]	; (8007dd4 <rev+0xcc>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	dd01      	ble.n	8007da2 <rev+0x9a>
				wait();
 8007d9e:	f7ff ff7f 	bl	8007ca0 <wait>
			}
			timeload = 1;
 8007da2:	4b09      	ldr	r3, [pc, #36]	; (8007dc8 <rev+0xc0>)
 8007da4:	2201      	movs	r2, #1
 8007da6:	601a      	str	r2, [r3, #0]
			OLED_Clear();
 8007da8:	f7fd f922 	bl	8004ff0 <OLED_Clear>
			return;
 8007dac:	e009      	b.n	8007dc2 <rev+0xba>
		}

		if (SW_BACK == 0) {
 8007dae:	4b08      	ldr	r3, [pc, #32]	; (8007dd0 <rev+0xc8>)
 8007db0:	2108      	movs	r1, #8
 8007db2:	0018      	movs	r0, r3
 8007db4:	f7fb f9ce 	bl	8003154 <HAL_GPIO_ReadPin>
 8007db8:	1e03      	subs	r3, r0, #0
 8007dba:	d1b4      	bne.n	8007d26 <rev+0x1e>
			error();
 8007dbc:	f7fd fc5a 	bl	8005674 <error>
		if (SW_UP == 0) {
 8007dc0:	e7b1      	b.n	8007d26 <rev+0x1e>
		}

	}

}
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
 8007dc6:	46c0      	nop			; (mov r8, r8)
 8007dc8:	20000000 	.word	0x20000000
 8007dcc:	0800bd10 	.word	0x0800bd10
 8007dd0:	50000400 	.word	0x50000400
 8007dd4:	20000218 	.word	0x20000218

08007dd8 <wg>:

void wg(int j) {
 8007dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007dda:	b089      	sub	sp, #36	; 0x24
 8007ddc:	af04      	add	r7, sp, #16
 8007dde:	6078      	str	r0, [r7, #4]

	int n;

	while (1) {

		if (j == -1) {
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	3301      	adds	r3, #1
 8007de4:	d12a      	bne.n	8007e3c <wg+0x64>

			if (timeload == 1) {
 8007de6:	4bbc      	ldr	r3, [pc, #752]	; (80080d8 <wg+0x300>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	2b01      	cmp	r3, #1
 8007dec:	d113      	bne.n	8007e16 <wg+0x3e>
				OLED_Set_Pos(0, 1);
 8007dee:	2101      	movs	r1, #1
 8007df0:	2000      	movs	r0, #0
 8007df2:	f7fd f994 	bl	800511e <OLED_Set_Pos>
				for (n = 0; n < 128; n++)
 8007df6:	2300      	movs	r3, #0
 8007df8:	60fb      	str	r3, [r7, #12]
 8007dfa:	e005      	b.n	8007e08 <wg+0x30>
					IIC_Writedata(1);
 8007dfc:	2001      	movs	r0, #1
 8007dfe:	f7fd f8df 	bl	8004fc0 <IIC_Writedata>
				for (n = 0; n < 128; n++)
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	3301      	adds	r3, #1
 8007e06:	60fb      	str	r3, [r7, #12]
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2b7f      	cmp	r3, #127	; 0x7f
 8007e0c:	ddf6      	ble.n	8007dfc <wg+0x24>
				OLED_Set_Pos(0, 0);
 8007e0e:	2100      	movs	r1, #0
 8007e10:	2000      	movs	r0, #0
 8007e12:	f7fd f984 	bl	800511e <OLED_Set_Pos>
			}

			OLED_ShowStringXY(0, 2, "Menu", 1);
 8007e16:	4ab1      	ldr	r2, [pc, #708]	; (80080dc <wg+0x304>)
 8007e18:	2301      	movs	r3, #1
 8007e1a:	2102      	movs	r1, #2
 8007e1c:	2000      	movs	r0, #0
 8007e1e:	f7fd fb65 	bl	80054ec <OLED_ShowStringXY>
			OLED_ShowStringXY(0, 4, "-ENTER    ", 0);
 8007e22:	4aaf      	ldr	r2, [pc, #700]	; (80080e0 <wg+0x308>)
 8007e24:	2300      	movs	r3, #0
 8007e26:	2104      	movs	r1, #4
 8007e28:	2000      	movs	r0, #0
 8007e2a:	f7fd fb5f 	bl	80054ec <OLED_ShowStringXY>
			OLED_ShowStringXY(0, 6, "-LOG      ", 1);
 8007e2e:	4aad      	ldr	r2, [pc, #692]	; (80080e4 <wg+0x30c>)
 8007e30:	2301      	movs	r3, #1
 8007e32:	2106      	movs	r1, #6
 8007e34:	2000      	movs	r0, #0
 8007e36:	f7fd fb59 	bl	80054ec <OLED_ShowStringXY>

			return;
 8007e3a:	e333      	b.n	80084a4 <wg+0x6cc>
		}

		if (j == 0) {
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d113      	bne.n	8007e6a <wg+0x92>

			if (i == 0) {
 8007e42:	4ba9      	ldr	r3, [pc, #676]	; (80080e8 <wg+0x310>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d106      	bne.n	8007e58 <wg+0x80>
				oc();
 8007e4a:	f7fd fe6b 	bl	8005b24 <oc>
				j = mode();
 8007e4e:	f7ff fd6b 	bl	8007928 <mode>
 8007e52:	0003      	movs	r3, r0
 8007e54:	607b      	str	r3, [r7, #4]
 8007e56:	e008      	b.n	8007e6a <wg+0x92>

			} else {
				OLED_Clear();
 8007e58:	f7fd f8ca 	bl	8004ff0 <OLED_Clear>
				j = logs();
 8007e5c:	f7ff feb8 	bl	8007bd0 <logs>
 8007e60:	0003      	movs	r3, r0
 8007e62:	607b      	str	r3, [r7, #4]
				timeload = 1;
 8007e64:	4b9c      	ldr	r3, [pc, #624]	; (80080d8 <wg+0x300>)
 8007e66:	2201      	movs	r2, #1
 8007e68:	601a      	str	r2, [r3, #0]

			}

		}

		if (j == 1) {
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	d11b      	bne.n	8007ea8 <wg+0xd0>

			if (i == 0) {
 8007e70:	4b9d      	ldr	r3, [pc, #628]	; (80080e8 <wg+0x310>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d106      	bne.n	8007e86 <wg+0xae>
				oc();
 8007e78:	f7fd fe54 	bl	8005b24 <oc>
				j = sautorep();
 8007e7c:	f7ff f9ea 	bl	8007254 <sautorep>
 8007e80:	0003      	movs	r3, r0
 8007e82:	607b      	str	r3, [r7, #4]
 8007e84:	e010      	b.n	8007ea8 <wg+0xd0>

			} else if (i == 1) {
 8007e86:	4b98      	ldr	r3, [pc, #608]	; (80080e8 <wg+0x310>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d106      	bne.n	8007e9c <wg+0xc4>
				oc();
 8007e8e:	f7fd fe49 	bl	8005b24 <oc>
				j = semi();
 8007e92:	f7ff fa6b 	bl	800736c <semi>
 8007e96:	0003      	movs	r3, r0
 8007e98:	607b      	str	r3, [r7, #4]
 8007e9a:	e005      	b.n	8007ea8 <wg+0xd0>

			} else {
				oc();
 8007e9c:	f7fd fe42 	bl	8005b24 <oc>
				j = manual();
 8007ea0:	f7ff fc90 	bl	80077c4 <manual>
 8007ea4:	0003      	movs	r3, r0
 8007ea6:	607b      	str	r3, [r7, #4]

			}

		}

		if (j == 2) {
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2b02      	cmp	r3, #2
 8007eac:	d154      	bne.n	8007f58 <wg+0x180>
			oc();
 8007eae:	f7fd fe39 	bl	8005b24 <oc>

			switch (i) {
 8007eb2:	4b8d      	ldr	r3, [pc, #564]	; (80080e8 <wg+0x310>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	2b09      	cmp	r3, #9
 8007eb8:	d84a      	bhi.n	8007f50 <wg+0x178>
 8007eba:	009a      	lsls	r2, r3, #2
 8007ebc:	4b8b      	ldr	r3, [pc, #556]	; (80080ec <wg+0x314>)
 8007ebe:	18d3      	adds	r3, r2, r3
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	469f      	mov	pc, r3

			case 0:
				OLED_ShowStringXY(0, 1, "Manual-FWD", 1);
 8007ec4:	4a8a      	ldr	r2, [pc, #552]	; (80080f0 <wg+0x318>)
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	2101      	movs	r1, #1
 8007eca:	2000      	movs	r0, #0
 8007ecc:	f7fd fb0e 	bl	80054ec <OLED_ShowStringXY>
				break;
 8007ed0:	e03e      	b.n	8007f50 <wg+0x178>

			case 1:
				OLED_ShowStringXY(0, 1, "Manual-REV", 1);
 8007ed2:	4a88      	ldr	r2, [pc, #544]	; (80080f4 <wg+0x31c>)
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	2101      	movs	r1, #1
 8007ed8:	2000      	movs	r0, #0
 8007eda:	f7fd fb07 	bl	80054ec <OLED_ShowStringXY>
				break;
 8007ede:	e037      	b.n	8007f50 <wg+0x178>

			case 2:
				OLED_ShowStringXY(0, 1, "Manual-DRYER", 1);
 8007ee0:	4a85      	ldr	r2, [pc, #532]	; (80080f8 <wg+0x320>)
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	2101      	movs	r1, #1
 8007ee6:	2000      	movs	r0, #0
 8007ee8:	f7fd fb00 	bl	80054ec <OLED_ShowStringXY>
				break;
 8007eec:	e030      	b.n	8007f50 <wg+0x178>

			case 3:
				OLED_ShowStringXY(0, 1, "Manual-HEAT", 1);
 8007eee:	4a83      	ldr	r2, [pc, #524]	; (80080fc <wg+0x324>)
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	2101      	movs	r1, #1
 8007ef4:	2000      	movs	r0, #0
 8007ef6:	f7fd faf9 	bl	80054ec <OLED_ShowStringXY>
				break;
 8007efa:	e029      	b.n	8007f50 <wg+0x178>

			case 4:
				OLED_ShowStringXY(0, 1, "Manual-HI-SPEED", 1);
 8007efc:	4a80      	ldr	r2, [pc, #512]	; (8008100 <wg+0x328>)
 8007efe:	2301      	movs	r3, #1
 8007f00:	2101      	movs	r1, #1
 8007f02:	2000      	movs	r0, #0
 8007f04:	f7fd faf2 	bl	80054ec <OLED_ShowStringXY>
				break;
 8007f08:	e022      	b.n	8007f50 <wg+0x178>

			case 5:
				OLED_ShowStringXY(0, 1, "Manual-Win", 1);
 8007f0a:	4a7e      	ldr	r2, [pc, #504]	; (8008104 <wg+0x32c>)
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	2101      	movs	r1, #1
 8007f10:	2000      	movs	r0, #0
 8007f12:	f7fd faeb 	bl	80054ec <OLED_ShowStringXY>
				break;
 8007f16:	e01b      	b.n	8007f50 <wg+0x178>

			case 6:
				OLED_ShowStringXY(0, 1, "Manual-Wout", 1);
 8007f18:	4a7b      	ldr	r2, [pc, #492]	; (8008108 <wg+0x330>)
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	2101      	movs	r1, #1
 8007f1e:	2000      	movs	r0, #0
 8007f20:	f7fd fae4 	bl	80054ec <OLED_ShowStringXY>
				break;
 8007f24:	e014      	b.n	8007f50 <wg+0x178>

			case 7:
				OLED_ShowStringXY(0, 1, "Manual-LOCK", 1);
 8007f26:	4a79      	ldr	r2, [pc, #484]	; (800810c <wg+0x334>)
 8007f28:	2301      	movs	r3, #1
 8007f2a:	2101      	movs	r1, #1
 8007f2c:	2000      	movs	r0, #0
 8007f2e:	f7fd fadd 	bl	80054ec <OLED_ShowStringXY>
				break;
 8007f32:	e00d      	b.n	8007f50 <wg+0x178>

			case 8:
				OLED_ShowStringXY(0, 1, "Manual-DETE", 1);
 8007f34:	4a76      	ldr	r2, [pc, #472]	; (8008110 <wg+0x338>)
 8007f36:	2301      	movs	r3, #1
 8007f38:	2101      	movs	r1, #1
 8007f3a:	2000      	movs	r0, #0
 8007f3c:	f7fd fad6 	bl	80054ec <OLED_ShowStringXY>
				break;
 8007f40:	e006      	b.n	8007f50 <wg+0x178>

			case 9:
				OLED_ShowStringXY(0, 1, "Manual-SOFT", 1);
 8007f42:	4a74      	ldr	r2, [pc, #464]	; (8008114 <wg+0x33c>)
 8007f44:	2301      	movs	r3, #1
 8007f46:	2101      	movs	r1, #1
 8007f48:	2000      	movs	r0, #0
 8007f4a:	f7fd facf 	bl	80054ec <OLED_ShowStringXY>
				break;
 8007f4e:	46c0      	nop			; (mov r8, r8)

			}
			j = manualleds();
 8007f50:	f7ff fb2a 	bl	80075a8 <manualleds>
 8007f54:	0003      	movs	r3, r0
 8007f56:	607b      	str	r3, [r7, #4]

		}

		if (j == 3) {
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2b03      	cmp	r3, #3
 8007f5c:	d103      	bne.n	8007f66 <wg+0x18e>

			j = mode();
 8007f5e:	f7ff fce3 	bl	8007928 <mode>
 8007f62:	0003      	movs	r3, r0
 8007f64:	607b      	str	r3, [r7, #4]

		}

		if (j == 4) {
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2b04      	cmp	r3, #4
 8007f6a:	d103      	bne.n	8007f74 <wg+0x19c>

			j = manual();
 8007f6c:	f7ff fc2a 	bl	80077c4 <manual>
 8007f70:	0003      	movs	r3, r0
 8007f72:	607b      	str	r3, [r7, #4]

		}

		if (j == 5) {
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2b05      	cmp	r3, #5
 8007f78:	d124      	bne.n	8007fc4 <wg+0x1ec>
			oc();
 8007f7a:	f7fd fdd3 	bl	8005b24 <oc>

			switch (i) {
 8007f7e:	4b5a      	ldr	r3, [pc, #360]	; (80080e8 <wg+0x310>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	2b02      	cmp	r3, #2
 8007f84:	d013      	beq.n	8007fae <wg+0x1d6>
 8007f86:	dc19      	bgt.n	8007fbc <wg+0x1e4>
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d002      	beq.n	8007f92 <wg+0x1ba>
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d007      	beq.n	8007fa0 <wg+0x1c8>
 8007f90:	e014      	b.n	8007fbc <wg+0x1e4>

			case 0:
				OLED_ShowStringXY(0, 1, "Semi-Wash", 1);
 8007f92:	4a61      	ldr	r2, [pc, #388]	; (8008118 <wg+0x340>)
 8007f94:	2301      	movs	r3, #1
 8007f96:	2101      	movs	r1, #1
 8007f98:	2000      	movs	r0, #0
 8007f9a:	f7fd faa7 	bl	80054ec <OLED_ShowStringXY>

				break;
 8007f9e:	e00d      	b.n	8007fbc <wg+0x1e4>

			case 1:
				OLED_ShowStringXY(0, 1, "Semi-Rinse", 1);
 8007fa0:	4a5e      	ldr	r2, [pc, #376]	; (800811c <wg+0x344>)
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	2101      	movs	r1, #1
 8007fa6:	2000      	movs	r0, #0
 8007fa8:	f7fd faa0 	bl	80054ec <OLED_ShowStringXY>

				break;
 8007fac:	e006      	b.n	8007fbc <wg+0x1e4>

			case 2:
				OLED_ShowStringXY(0, 1, "Semi-Dry", 1);
 8007fae:	4a5c      	ldr	r2, [pc, #368]	; (8008120 <wg+0x348>)
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	2101      	movs	r1, #1
 8007fb4:	2000      	movs	r0, #0
 8007fb6:	f7fd fa99 	bl	80054ec <OLED_ShowStringXY>

				break;
 8007fba:	46c0      	nop			; (mov r8, r8)

			}

			j = semirep();
 8007fbc:	f7ff f898 	bl	80070f0 <semirep>
 8007fc0:	0003      	movs	r3, r0
 8007fc2:	607b      	str	r3, [r7, #4]

		}

		if (j == 6) {
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2b06      	cmp	r3, #6
 8007fc8:	d000      	beq.n	8007fcc <wg+0x1f4>
 8007fca:	e170      	b.n	80082ae <wg+0x4d6>

			oc();
 8007fcc:	f7fd fdaa 	bl	8005b24 <oc>
			rev();
 8007fd0:	f7ff fe9a 	bl	8007d08 <rev>
			oc();
 8007fd4:	f7fd fda6 	bl	8005b24 <oc>
			sprintf(tida[2], "%s", tida[1]);
 8007fd8:	4a52      	ldr	r2, [pc, #328]	; (8008124 <wg+0x34c>)
 8007fda:	4953      	ldr	r1, [pc, #332]	; (8008128 <wg+0x350>)
 8007fdc:	4b53      	ldr	r3, [pc, #332]	; (800812c <wg+0x354>)
 8007fde:	0018      	movs	r0, r3
 8007fe0:	f001 fa96 	bl	8009510 <siprintf>
			sprintf(tida[1], "%s", tida[0]);
 8007fe4:	4a52      	ldr	r2, [pc, #328]	; (8008130 <wg+0x358>)
 8007fe6:	4950      	ldr	r1, [pc, #320]	; (8008128 <wg+0x350>)
 8007fe8:	4b4e      	ldr	r3, [pc, #312]	; (8008124 <wg+0x34c>)
 8007fea:	0018      	movs	r0, r3
 8007fec:	f001 fa90 	bl	8009510 <siprintf>
			sprintf(tida[0], "%02ld-%02d-%02d %02d:%02d:%02d", yea, mon, day, h,
 8007ff0:	4b50      	ldr	r3, [pc, #320]	; (8008134 <wg+0x35c>)
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	4b50      	ldr	r3, [pc, #320]	; (8008138 <wg+0x360>)
 8007ff6:	781b      	ldrb	r3, [r3, #0]
 8007ff8:	469c      	mov	ip, r3
 8007ffa:	4b50      	ldr	r3, [pc, #320]	; (800813c <wg+0x364>)
 8007ffc:	781b      	ldrb	r3, [r3, #0]
 8007ffe:	001c      	movs	r4, r3
 8008000:	4b4f      	ldr	r3, [pc, #316]	; (8008140 <wg+0x368>)
 8008002:	781b      	ldrb	r3, [r3, #0]
 8008004:	001d      	movs	r5, r3
 8008006:	4b4f      	ldr	r3, [pc, #316]	; (8008144 <wg+0x36c>)
 8008008:	781b      	ldrb	r3, [r3, #0]
 800800a:	001e      	movs	r6, r3
 800800c:	4b4e      	ldr	r3, [pc, #312]	; (8008148 <wg+0x370>)
 800800e:	781b      	ldrb	r3, [r3, #0]
 8008010:	494e      	ldr	r1, [pc, #312]	; (800814c <wg+0x374>)
 8008012:	4847      	ldr	r0, [pc, #284]	; (8008130 <wg+0x358>)
 8008014:	9303      	str	r3, [sp, #12]
 8008016:	9602      	str	r6, [sp, #8]
 8008018:	9501      	str	r5, [sp, #4]
 800801a:	9400      	str	r4, [sp, #0]
 800801c:	4663      	mov	r3, ip
 800801e:	f001 fa77 	bl	8009510 <siprintf>
					m, s);

			tc[4] = 0;
 8008022:	4b4b      	ldr	r3, [pc, #300]	; (8008150 <wg+0x378>)
 8008024:	2200      	movs	r2, #0
 8008026:	611a      	str	r2, [r3, #16]

			switch (i) {
 8008028:	4b2f      	ldr	r3, [pc, #188]	; (80080e8 <wg+0x310>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	2b02      	cmp	r3, #2
 800802e:	d100      	bne.n	8008032 <wg+0x25a>
 8008030:	e0a2      	b.n	8008178 <wg+0x3a0>
 8008032:	dd00      	ble.n	8008036 <wg+0x25e>
 8008034:	e0cf      	b.n	80081d6 <wg+0x3fe>
 8008036:	2b00      	cmp	r3, #0
 8008038:	d002      	beq.n	8008040 <wg+0x268>
 800803a:	2b01      	cmp	r3, #1
 800803c:	d01d      	beq.n	800807a <wg+0x2a2>
 800803e:	e0ca      	b.n	80081d6 <wg+0x3fe>

			case 0:
				OLED_ShowStringXY(0, 2, "Semi-Wash", 1);
 8008040:	4a35      	ldr	r2, [pc, #212]	; (8008118 <wg+0x340>)
 8008042:	2301      	movs	r3, #1
 8008044:	2102      	movs	r1, #2
 8008046:	2000      	movs	r0, #0
 8008048:	f7fd fa50 	bl	80054ec <OLED_ShowStringXY>
				sprintf(mods[2], "%s", mods[1]);
 800804c:	4a41      	ldr	r2, [pc, #260]	; (8008154 <wg+0x37c>)
 800804e:	4936      	ldr	r1, [pc, #216]	; (8008128 <wg+0x350>)
 8008050:	4b41      	ldr	r3, [pc, #260]	; (8008158 <wg+0x380>)
 8008052:	0018      	movs	r0, r3
 8008054:	f001 fa5c 	bl	8009510 <siprintf>
				sprintf(mods[1], "%s", mods[0]);
 8008058:	4a40      	ldr	r2, [pc, #256]	; (800815c <wg+0x384>)
 800805a:	4933      	ldr	r1, [pc, #204]	; (8008128 <wg+0x350>)
 800805c:	4b3d      	ldr	r3, [pc, #244]	; (8008154 <wg+0x37c>)
 800805e:	0018      	movs	r0, r3
 8008060:	f001 fa56 	bl	8009510 <siprintf>
				sprintf(mods[0], "Semi-Wash");
 8008064:	4a2c      	ldr	r2, [pc, #176]	; (8008118 <wg+0x340>)
 8008066:	4b3d      	ldr	r3, [pc, #244]	; (800815c <wg+0x384>)
 8008068:	0011      	movs	r1, r2
 800806a:	0018      	movs	r0, r3
 800806c:	f001 fa50 	bl	8009510 <siprintf>
				j = semiw();
 8008070:	f7fe fc2a 	bl	80068c8 <semiw>
 8008074:	0003      	movs	r3, r0
 8008076:	607b      	str	r3, [r7, #4]

				break;
 8008078:	e0ad      	b.n	80081d6 <wg+0x3fe>

			case 1:
				OLED_ShowStringXY(0, 2, "Semi-Rinse", 1);
 800807a:	4a28      	ldr	r2, [pc, #160]	; (800811c <wg+0x344>)
 800807c:	2301      	movs	r3, #1
 800807e:	2102      	movs	r1, #2
 8008080:	2000      	movs	r0, #0
 8008082:	f7fd fa33 	bl	80054ec <OLED_ShowStringXY>
				sprintf(mods[2], "%s", mods[1]);
 8008086:	4a33      	ldr	r2, [pc, #204]	; (8008154 <wg+0x37c>)
 8008088:	4927      	ldr	r1, [pc, #156]	; (8008128 <wg+0x350>)
 800808a:	4b33      	ldr	r3, [pc, #204]	; (8008158 <wg+0x380>)
 800808c:	0018      	movs	r0, r3
 800808e:	f001 fa3f 	bl	8009510 <siprintf>
				sprintf(mods[1], "%s", mods[0]);
 8008092:	4a32      	ldr	r2, [pc, #200]	; (800815c <wg+0x384>)
 8008094:	4924      	ldr	r1, [pc, #144]	; (8008128 <wg+0x350>)
 8008096:	4b2f      	ldr	r3, [pc, #188]	; (8008154 <wg+0x37c>)
 8008098:	0018      	movs	r0, r3
 800809a:	f001 fa39 	bl	8009510 <siprintf>
				sprintf(mods[0], "Semi-Rinse");
 800809e:	4a1f      	ldr	r2, [pc, #124]	; (800811c <wg+0x344>)
 80080a0:	4b2e      	ldr	r3, [pc, #184]	; (800815c <wg+0x384>)
 80080a2:	0011      	movs	r1, r2
 80080a4:	0018      	movs	r0, r3
 80080a6:	f001 fa33 	bl	8009510 <siprintf>
				j = semir();
 80080aa:	f7fe fa9d 	bl	80065e8 <semir>
 80080ae:	0003      	movs	r3, r0
 80080b0:	607b      	str	r3, [r7, #4]
				sprintf(lpc[2], "%s", lpc[1]);
 80080b2:	4a2b      	ldr	r2, [pc, #172]	; (8008160 <wg+0x388>)
 80080b4:	491c      	ldr	r1, [pc, #112]	; (8008128 <wg+0x350>)
 80080b6:	4b2b      	ldr	r3, [pc, #172]	; (8008164 <wg+0x38c>)
 80080b8:	0018      	movs	r0, r3
 80080ba:	f001 fa29 	bl	8009510 <siprintf>
				sprintf(lpc[1], "%s", lpc[0]);
 80080be:	4a2a      	ldr	r2, [pc, #168]	; (8008168 <wg+0x390>)
 80080c0:	4919      	ldr	r1, [pc, #100]	; (8008128 <wg+0x350>)
 80080c2:	4b27      	ldr	r3, [pc, #156]	; (8008160 <wg+0x388>)
 80080c4:	0018      	movs	r0, r3
 80080c6:	f001 fa23 	bl	8009510 <siprintf>
				sprintf(lpc[0], "Power cost:%.2lf kw.h", 8 * 0.05);
 80080ca:	4a28      	ldr	r2, [pc, #160]	; (800816c <wg+0x394>)
 80080cc:	4b28      	ldr	r3, [pc, #160]	; (8008170 <wg+0x398>)
 80080ce:	4929      	ldr	r1, [pc, #164]	; (8008174 <wg+0x39c>)
 80080d0:	4825      	ldr	r0, [pc, #148]	; (8008168 <wg+0x390>)
 80080d2:	f001 fa1d 	bl	8009510 <siprintf>

				break;
 80080d6:	e07e      	b.n	80081d6 <wg+0x3fe>
 80080d8:	20000000 	.word	0x20000000
 80080dc:	0800bd1c 	.word	0x0800bd1c
 80080e0:	0800bd24 	.word	0x0800bd24
 80080e4:	0800bd30 	.word	0x0800bd30
 80080e8:	20000204 	.word	0x20000204
 80080ec:	0800c768 	.word	0x0800c768
 80080f0:	0800bd3c 	.word	0x0800bd3c
 80080f4:	0800bd48 	.word	0x0800bd48
 80080f8:	0800bd54 	.word	0x0800bd54
 80080fc:	0800bd64 	.word	0x0800bd64
 8008100:	0800bd70 	.word	0x0800bd70
 8008104:	0800bd80 	.word	0x0800bd80
 8008108:	0800bd8c 	.word	0x0800bd8c
 800810c:	0800bd98 	.word	0x0800bd98
 8008110:	0800bda4 	.word	0x0800bda4
 8008114:	0800bdb0 	.word	0x0800bdb0
 8008118:	0800bdbc 	.word	0x0800bdbc
 800811c:	0800bdc8 	.word	0x0800bdc8
 8008120:	0800bdd4 	.word	0x0800bdd4
 8008124:	20000365 	.word	0x20000365
 8008128:	0800bb1c 	.word	0x0800bb1c
 800812c:	2000037e 	.word	0x2000037e
 8008130:	2000034c 	.word	0x2000034c
 8008134:	20000004 	.word	0x20000004
 8008138:	20000008 	.word	0x20000008
 800813c:	20000009 	.word	0x20000009
 8008140:	20000249 	.word	0x20000249
 8008144:	20000248 	.word	0x20000248
 8008148:	20000247 	.word	0x20000247
 800814c:	0800bde0 	.word	0x0800bde0
 8008150:	2000021c 	.word	0x2000021c
 8008154:	200006ee 	.word	0x200006ee
 8008158:	2000070c 	.word	0x2000070c
 800815c:	200006d0 	.word	0x200006d0
 8008160:	200005c2 	.word	0x200005c2
 8008164:	200005e0 	.word	0x200005e0
 8008168:	200005a4 	.word	0x200005a4
 800816c:	9999999a 	.word	0x9999999a
 8008170:	3fd99999 	.word	0x3fd99999
 8008174:	0800bb78 	.word	0x0800bb78

			case 2:
				OLED_ShowStringXY(0, 2, "Semi-Dry", 1);
 8008178:	4acc      	ldr	r2, [pc, #816]	; (80084ac <wg+0x6d4>)
 800817a:	2301      	movs	r3, #1
 800817c:	2102      	movs	r1, #2
 800817e:	2000      	movs	r0, #0
 8008180:	f7fd f9b4 	bl	80054ec <OLED_ShowStringXY>
				sprintf(mods[2], "%s", mods[1]);
 8008184:	4aca      	ldr	r2, [pc, #808]	; (80084b0 <wg+0x6d8>)
 8008186:	49cb      	ldr	r1, [pc, #812]	; (80084b4 <wg+0x6dc>)
 8008188:	4bcb      	ldr	r3, [pc, #812]	; (80084b8 <wg+0x6e0>)
 800818a:	0018      	movs	r0, r3
 800818c:	f001 f9c0 	bl	8009510 <siprintf>
				sprintf(mods[1], "%s", mods[0]);
 8008190:	4aca      	ldr	r2, [pc, #808]	; (80084bc <wg+0x6e4>)
 8008192:	49c8      	ldr	r1, [pc, #800]	; (80084b4 <wg+0x6dc>)
 8008194:	4bc6      	ldr	r3, [pc, #792]	; (80084b0 <wg+0x6d8>)
 8008196:	0018      	movs	r0, r3
 8008198:	f001 f9ba 	bl	8009510 <siprintf>
				sprintf(mods[0], "Semi-Dry");
 800819c:	4ac3      	ldr	r2, [pc, #780]	; (80084ac <wg+0x6d4>)
 800819e:	4bc7      	ldr	r3, [pc, #796]	; (80084bc <wg+0x6e4>)
 80081a0:	0011      	movs	r1, r2
 80081a2:	0018      	movs	r0, r3
 80081a4:	f001 f9b4 	bl	8009510 <siprintf>
				j = semid();
 80081a8:	f7fe f8bc 	bl	8006324 <semid>
 80081ac:	0003      	movs	r3, r0
 80081ae:	607b      	str	r3, [r7, #4]
				sprintf(lpc[2], "%s", lpc[1]);
 80081b0:	4ac3      	ldr	r2, [pc, #780]	; (80084c0 <wg+0x6e8>)
 80081b2:	49c0      	ldr	r1, [pc, #768]	; (80084b4 <wg+0x6dc>)
 80081b4:	4bc3      	ldr	r3, [pc, #780]	; (80084c4 <wg+0x6ec>)
 80081b6:	0018      	movs	r0, r3
 80081b8:	f001 f9aa 	bl	8009510 <siprintf>
				sprintf(lpc[1], "%s", lpc[0]);
 80081bc:	4ac2      	ldr	r2, [pc, #776]	; (80084c8 <wg+0x6f0>)
 80081be:	49bd      	ldr	r1, [pc, #756]	; (80084b4 <wg+0x6dc>)
 80081c0:	4bbf      	ldr	r3, [pc, #764]	; (80084c0 <wg+0x6e8>)
 80081c2:	0018      	movs	r0, r3
 80081c4:	f001 f9a4 	bl	8009510 <siprintf>
				sprintf(lpc[0], "Power cost:%.2lf kw.h", 15 * 0.05 + 5 * 0.08);
 80081c8:	4ac0      	ldr	r2, [pc, #768]	; (80084cc <wg+0x6f4>)
 80081ca:	4bc1      	ldr	r3, [pc, #772]	; (80084d0 <wg+0x6f8>)
 80081cc:	49c1      	ldr	r1, [pc, #772]	; (80084d4 <wg+0x6fc>)
 80081ce:	48be      	ldr	r0, [pc, #760]	; (80084c8 <wg+0x6f0>)
 80081d0:	f001 f99e 	bl	8009510 <siprintf>

				break;
 80081d4:	46c0      	nop			; (mov r8, r8)

			}

			sprintf(ltime[2], "%s", ltime[1]);
 80081d6:	4ac0      	ldr	r2, [pc, #768]	; (80084d8 <wg+0x700>)
 80081d8:	49b6      	ldr	r1, [pc, #728]	; (80084b4 <wg+0x6dc>)
 80081da:	4bc0      	ldr	r3, [pc, #768]	; (80084dc <wg+0x704>)
 80081dc:	0018      	movs	r0, r3
 80081de:	f001 f997 	bl	8009510 <siprintf>
			sprintf(ltime[1], "%s", ltime[0]);
 80081e2:	4abf      	ldr	r2, [pc, #764]	; (80084e0 <wg+0x708>)
 80081e4:	49b3      	ldr	r1, [pc, #716]	; (80084b4 <wg+0x6dc>)
 80081e6:	4bbc      	ldr	r3, [pc, #752]	; (80084d8 <wg+0x700>)
 80081e8:	0018      	movs	r0, r3
 80081ea:	f001 f991 	bl	8009510 <siprintf>
			sprintf(ltime[0], "DUR:%d", tc[4] / 1000);
 80081ee:	4bbd      	ldr	r3, [pc, #756]	; (80084e4 <wg+0x70c>)
 80081f0:	691b      	ldr	r3, [r3, #16]
 80081f2:	22fa      	movs	r2, #250	; 0xfa
 80081f4:	0091      	lsls	r1, r2, #2
 80081f6:	0018      	movs	r0, r3
 80081f8:	f7f7 ffa2 	bl	8000140 <__udivsi3>
 80081fc:	0003      	movs	r3, r0
 80081fe:	001a      	movs	r2, r3
 8008200:	49b9      	ldr	r1, [pc, #740]	; (80084e8 <wg+0x710>)
 8008202:	4bb7      	ldr	r3, [pc, #732]	; (80084e0 <wg+0x708>)
 8008204:	0018      	movs	r0, r3
 8008206:	f001 f983 	bl	8009510 <siprintf>

			sprintf(lwe[2], "%s", lwe[1]);
 800820a:	4ab8      	ldr	r2, [pc, #736]	; (80084ec <wg+0x714>)
 800820c:	49a9      	ldr	r1, [pc, #676]	; (80084b4 <wg+0x6dc>)
 800820e:	4bb8      	ldr	r3, [pc, #736]	; (80084f0 <wg+0x718>)
 8008210:	0018      	movs	r0, r3
 8008212:	f001 f97d 	bl	8009510 <siprintf>
			sprintf(lwe[1], "%s", lwe[0]);
 8008216:	4ab7      	ldr	r2, [pc, #732]	; (80084f4 <wg+0x71c>)
 8008218:	49a6      	ldr	r1, [pc, #664]	; (80084b4 <wg+0x6dc>)
 800821a:	4bb4      	ldr	r3, [pc, #720]	; (80084ec <wg+0x714>)
 800821c:	0018      	movs	r0, r3
 800821e:	f001 f977 	bl	8009510 <siprintf>
			sprintf(lwe[0], "W:%d kg", we);
 8008222:	4bb5      	ldr	r3, [pc, #724]	; (80084f8 <wg+0x720>)
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	49b5      	ldr	r1, [pc, #724]	; (80084fc <wg+0x724>)
 8008228:	4bb2      	ldr	r3, [pc, #712]	; (80084f4 <wg+0x71c>)
 800822a:	0018      	movs	r0, r3
 800822c:	f001 f970 	bl	8009510 <siprintf>

			BUZZER(1);
 8008230:	2380      	movs	r3, #128	; 0x80
 8008232:	0219      	lsls	r1, r3, #8
 8008234:	23a0      	movs	r3, #160	; 0xa0
 8008236:	05db      	lsls	r3, r3, #23
 8008238:	2201      	movs	r2, #1
 800823a:	0018      	movs	r0, r3
 800823c:	f7fa ffa7 	bl	800318e <HAL_GPIO_WritePin>
			HAL_Delay(100);
 8008240:	2064      	movs	r0, #100	; 0x64
 8008242:	f7f9 ffc7 	bl	80021d4 <HAL_Delay>
			BUZZER(0);
 8008246:	2380      	movs	r3, #128	; 0x80
 8008248:	0219      	lsls	r1, r3, #8
 800824a:	23a0      	movs	r3, #160	; 0xa0
 800824c:	05db      	lsls	r3, r3, #23
 800824e:	2200      	movs	r2, #0
 8008250:	0018      	movs	r0, r3
 8008252:	f7fa ff9c 	bl	800318e <HAL_GPIO_WritePin>
			HAL_Delay(100);
 8008256:	2064      	movs	r0, #100	; 0x64
 8008258:	f7f9 ffbc 	bl	80021d4 <HAL_Delay>
			BUZZER(1);
 800825c:	2380      	movs	r3, #128	; 0x80
 800825e:	0219      	lsls	r1, r3, #8
 8008260:	23a0      	movs	r3, #160	; 0xa0
 8008262:	05db      	lsls	r3, r3, #23
 8008264:	2201      	movs	r2, #1
 8008266:	0018      	movs	r0, r3
 8008268:	f7fa ff91 	bl	800318e <HAL_GPIO_WritePin>
			HAL_Delay(100);
 800826c:	2064      	movs	r0, #100	; 0x64
 800826e:	f7f9 ffb1 	bl	80021d4 <HAL_Delay>
			BUZZER(0);
 8008272:	2380      	movs	r3, #128	; 0x80
 8008274:	0219      	lsls	r1, r3, #8
 8008276:	23a0      	movs	r3, #160	; 0xa0
 8008278:	05db      	lsls	r3, r3, #23
 800827a:	2200      	movs	r2, #0
 800827c:	0018      	movs	r0, r3
 800827e:	f7fa ff86 	bl	800318e <HAL_GPIO_WritePin>
			HAL_Delay(100);
 8008282:	2064      	movs	r0, #100	; 0x64
 8008284:	f7f9 ffa6 	bl	80021d4 <HAL_Delay>
			BUZZER(1);
 8008288:	2380      	movs	r3, #128	; 0x80
 800828a:	0219      	lsls	r1, r3, #8
 800828c:	23a0      	movs	r3, #160	; 0xa0
 800828e:	05db      	lsls	r3, r3, #23
 8008290:	2201      	movs	r2, #1
 8008292:	0018      	movs	r0, r3
 8008294:	f7fa ff7b 	bl	800318e <HAL_GPIO_WritePin>
			HAL_Delay(100);
 8008298:	2064      	movs	r0, #100	; 0x64
 800829a:	f7f9 ff9b 	bl	80021d4 <HAL_Delay>
			BUZZER(0);
 800829e:	2380      	movs	r3, #128	; 0x80
 80082a0:	0219      	lsls	r1, r3, #8
 80082a2:	23a0      	movs	r3, #160	; 0xa0
 80082a4:	05db      	lsls	r3, r3, #23
 80082a6:	2200      	movs	r2, #0
 80082a8:	0018      	movs	r0, r3
 80082aa:	f7fa ff70 	bl	800318e <HAL_GPIO_WritePin>

		}

		if (j == 7) {
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2b07      	cmp	r3, #7
 80082b2:	d000      	beq.n	80082b6 <wg+0x4de>
 80082b4:	e0e8      	b.n	8008488 <wg+0x6b0>
			oc();
 80082b6:	f7fd fc35 	bl	8005b24 <oc>
			rev();
 80082ba:	f7ff fd25 	bl	8007d08 <rev>
			oc();
 80082be:	f7fd fc31 	bl	8005b24 <oc>
			sprintf(tida[2], "%s", tida[1]);
 80082c2:	4a8f      	ldr	r2, [pc, #572]	; (8008500 <wg+0x728>)
 80082c4:	497b      	ldr	r1, [pc, #492]	; (80084b4 <wg+0x6dc>)
 80082c6:	4b8f      	ldr	r3, [pc, #572]	; (8008504 <wg+0x72c>)
 80082c8:	0018      	movs	r0, r3
 80082ca:	f001 f921 	bl	8009510 <siprintf>
			sprintf(tida[1], "%s", tida[0]);
 80082ce:	4a8e      	ldr	r2, [pc, #568]	; (8008508 <wg+0x730>)
 80082d0:	4978      	ldr	r1, [pc, #480]	; (80084b4 <wg+0x6dc>)
 80082d2:	4b8b      	ldr	r3, [pc, #556]	; (8008500 <wg+0x728>)
 80082d4:	0018      	movs	r0, r3
 80082d6:	f001 f91b 	bl	8009510 <siprintf>
			sprintf(tida[0], "%02ld-%02d-%02d %02d:%02d:%02d", yea, mon, day, h,
 80082da:	4b8c      	ldr	r3, [pc, #560]	; (800850c <wg+0x734>)
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	4b8c      	ldr	r3, [pc, #560]	; (8008510 <wg+0x738>)
 80082e0:	781b      	ldrb	r3, [r3, #0]
 80082e2:	469c      	mov	ip, r3
 80082e4:	4b8b      	ldr	r3, [pc, #556]	; (8008514 <wg+0x73c>)
 80082e6:	781b      	ldrb	r3, [r3, #0]
 80082e8:	001c      	movs	r4, r3
 80082ea:	4b8b      	ldr	r3, [pc, #556]	; (8008518 <wg+0x740>)
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	001d      	movs	r5, r3
 80082f0:	4b8a      	ldr	r3, [pc, #552]	; (800851c <wg+0x744>)
 80082f2:	781b      	ldrb	r3, [r3, #0]
 80082f4:	001e      	movs	r6, r3
 80082f6:	4b8a      	ldr	r3, [pc, #552]	; (8008520 <wg+0x748>)
 80082f8:	781b      	ldrb	r3, [r3, #0]
 80082fa:	498a      	ldr	r1, [pc, #552]	; (8008524 <wg+0x74c>)
 80082fc:	4882      	ldr	r0, [pc, #520]	; (8008508 <wg+0x730>)
 80082fe:	9303      	str	r3, [sp, #12]
 8008300:	9602      	str	r6, [sp, #8]
 8008302:	9501      	str	r5, [sp, #4]
 8008304:	9400      	str	r4, [sp, #0]
 8008306:	4663      	mov	r3, ip
 8008308:	f001 f902 	bl	8009510 <siprintf>
					m, s);
			sprintf(mods[2], "%s", mods[1]);
 800830c:	4a68      	ldr	r2, [pc, #416]	; (80084b0 <wg+0x6d8>)
 800830e:	4969      	ldr	r1, [pc, #420]	; (80084b4 <wg+0x6dc>)
 8008310:	4b69      	ldr	r3, [pc, #420]	; (80084b8 <wg+0x6e0>)
 8008312:	0018      	movs	r0, r3
 8008314:	f001 f8fc 	bl	8009510 <siprintf>
			sprintf(mods[1], "%s", mods[0]);
 8008318:	4a68      	ldr	r2, [pc, #416]	; (80084bc <wg+0x6e4>)
 800831a:	4966      	ldr	r1, [pc, #408]	; (80084b4 <wg+0x6dc>)
 800831c:	4b64      	ldr	r3, [pc, #400]	; (80084b0 <wg+0x6d8>)
 800831e:	0018      	movs	r0, r3
 8008320:	f001 f8f6 	bl	8009510 <siprintf>
			sprintf(mods[0], "AUTO");
 8008324:	4a80      	ldr	r2, [pc, #512]	; (8008528 <wg+0x750>)
 8008326:	4b65      	ldr	r3, [pc, #404]	; (80084bc <wg+0x6e4>)
 8008328:	0011      	movs	r1, r2
 800832a:	0018      	movs	r0, r3
 800832c:	f001 f8f0 	bl	8009510 <siprintf>

			tc[4] = 0;
 8008330:	4b6c      	ldr	r3, [pc, #432]	; (80084e4 <wg+0x70c>)
 8008332:	2200      	movs	r2, #0
 8008334:	611a      	str	r2, [r3, #16]
			j = sauto();
 8008336:	f7fe ff39 	bl	80071ac <sauto>
 800833a:	0003      	movs	r3, r0
 800833c:	607b      	str	r3, [r7, #4]

			sprintf(ltime[2], "%s", ltime[1]);
 800833e:	4a66      	ldr	r2, [pc, #408]	; (80084d8 <wg+0x700>)
 8008340:	495c      	ldr	r1, [pc, #368]	; (80084b4 <wg+0x6dc>)
 8008342:	4b66      	ldr	r3, [pc, #408]	; (80084dc <wg+0x704>)
 8008344:	0018      	movs	r0, r3
 8008346:	f001 f8e3 	bl	8009510 <siprintf>
			sprintf(ltime[1], "%s", ltime[0]);
 800834a:	4a65      	ldr	r2, [pc, #404]	; (80084e0 <wg+0x708>)
 800834c:	4959      	ldr	r1, [pc, #356]	; (80084b4 <wg+0x6dc>)
 800834e:	4b62      	ldr	r3, [pc, #392]	; (80084d8 <wg+0x700>)
 8008350:	0018      	movs	r0, r3
 8008352:	f001 f8dd 	bl	8009510 <siprintf>
			sprintf(ltime[0], "DUR:%d", tc[4] / 1000);
 8008356:	4b63      	ldr	r3, [pc, #396]	; (80084e4 <wg+0x70c>)
 8008358:	691b      	ldr	r3, [r3, #16]
 800835a:	22fa      	movs	r2, #250	; 0xfa
 800835c:	0091      	lsls	r1, r2, #2
 800835e:	0018      	movs	r0, r3
 8008360:	f7f7 feee 	bl	8000140 <__udivsi3>
 8008364:	0003      	movs	r3, r0
 8008366:	001a      	movs	r2, r3
 8008368:	495f      	ldr	r1, [pc, #380]	; (80084e8 <wg+0x710>)
 800836a:	4b5d      	ldr	r3, [pc, #372]	; (80084e0 <wg+0x708>)
 800836c:	0018      	movs	r0, r3
 800836e:	f001 f8cf 	bl	8009510 <siprintf>

			sprintf(lwe[2], "%s", lwe[1]);
 8008372:	4a5e      	ldr	r2, [pc, #376]	; (80084ec <wg+0x714>)
 8008374:	494f      	ldr	r1, [pc, #316]	; (80084b4 <wg+0x6dc>)
 8008376:	4b5e      	ldr	r3, [pc, #376]	; (80084f0 <wg+0x718>)
 8008378:	0018      	movs	r0, r3
 800837a:	f001 f8c9 	bl	8009510 <siprintf>
			sprintf(lwe[1], "%s", lwe[0]);
 800837e:	4a5d      	ldr	r2, [pc, #372]	; (80084f4 <wg+0x71c>)
 8008380:	494c      	ldr	r1, [pc, #304]	; (80084b4 <wg+0x6dc>)
 8008382:	4b5a      	ldr	r3, [pc, #360]	; (80084ec <wg+0x714>)
 8008384:	0018      	movs	r0, r3
 8008386:	f001 f8c3 	bl	8009510 <siprintf>
			sprintf(lwe[0], "W:%d kg", we);
 800838a:	4b5b      	ldr	r3, [pc, #364]	; (80084f8 <wg+0x720>)
 800838c:	681a      	ldr	r2, [r3, #0]
 800838e:	495b      	ldr	r1, [pc, #364]	; (80084fc <wg+0x724>)
 8008390:	4b58      	ldr	r3, [pc, #352]	; (80084f4 <wg+0x71c>)
 8008392:	0018      	movs	r0, r3
 8008394:	f001 f8bc 	bl	8009510 <siprintf>

			sprintf(lpc[2], "%s", lpc[1]);
 8008398:	4a49      	ldr	r2, [pc, #292]	; (80084c0 <wg+0x6e8>)
 800839a:	4946      	ldr	r1, [pc, #280]	; (80084b4 <wg+0x6dc>)
 800839c:	4b49      	ldr	r3, [pc, #292]	; (80084c4 <wg+0x6ec>)
 800839e:	0018      	movs	r0, r3
 80083a0:	f001 f8b6 	bl	8009510 <siprintf>
			sprintf(lpc[1], "%s", lpc[0]);
 80083a4:	4a48      	ldr	r2, [pc, #288]	; (80084c8 <wg+0x6f0>)
 80083a6:	4943      	ldr	r1, [pc, #268]	; (80084b4 <wg+0x6dc>)
 80083a8:	4b45      	ldr	r3, [pc, #276]	; (80084c0 <wg+0x6e8>)
 80083aa:	0018      	movs	r0, r3
 80083ac:	f001 f8b0 	bl	8009510 <siprintf>
			sprintf(lpc[0], "Power cost:%.2lf kw.h",
					114 * 0.05 + ltem / 1000 * 0.2 + 15 * 0.08 + 9 * 0.15);
 80083b0:	4b5e      	ldr	r3, [pc, #376]	; (800852c <wg+0x754>)
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	22fa      	movs	r2, #250	; 0xfa
 80083b6:	0091      	lsls	r1, r2, #2
 80083b8:	0018      	movs	r0, r3
 80083ba:	f7f7 ff4b 	bl	8000254 <__divsi3>
 80083be:	0003      	movs	r3, r0
 80083c0:	0018      	movs	r0, r3
 80083c2:	f7f9 fe33 	bl	800202c <__aeabi_i2d>
 80083c6:	4a5a      	ldr	r2, [pc, #360]	; (8008530 <wg+0x758>)
 80083c8:	4b5a      	ldr	r3, [pc, #360]	; (8008534 <wg+0x75c>)
 80083ca:	f7f8 ffdd 	bl	8001388 <__aeabi_dmul>
 80083ce:	0002      	movs	r2, r0
 80083d0:	000b      	movs	r3, r1
 80083d2:	0010      	movs	r0, r2
 80083d4:	0019      	movs	r1, r3
 80083d6:	4a58      	ldr	r2, [pc, #352]	; (8008538 <wg+0x760>)
 80083d8:	4b58      	ldr	r3, [pc, #352]	; (800853c <wg+0x764>)
 80083da:	f7f8 f865 	bl	80004a8 <__aeabi_dadd>
 80083de:	0002      	movs	r2, r0
 80083e0:	000b      	movs	r3, r1
 80083e2:	0010      	movs	r0, r2
 80083e4:	0019      	movs	r1, r3
 80083e6:	4a56      	ldr	r2, [pc, #344]	; (8008540 <wg+0x768>)
 80083e8:	4b56      	ldr	r3, [pc, #344]	; (8008544 <wg+0x76c>)
 80083ea:	f7f8 f85d 	bl	80004a8 <__aeabi_dadd>
 80083ee:	0002      	movs	r2, r0
 80083f0:	000b      	movs	r3, r1
 80083f2:	0010      	movs	r0, r2
 80083f4:	0019      	movs	r1, r3
			sprintf(lpc[0], "Power cost:%.2lf kw.h",
 80083f6:	4a54      	ldr	r2, [pc, #336]	; (8008548 <wg+0x770>)
 80083f8:	4b54      	ldr	r3, [pc, #336]	; (800854c <wg+0x774>)
 80083fa:	f7f8 f855 	bl	80004a8 <__aeabi_dadd>
 80083fe:	0002      	movs	r2, r0
 8008400:	000b      	movs	r3, r1
 8008402:	4934      	ldr	r1, [pc, #208]	; (80084d4 <wg+0x6fc>)
 8008404:	4830      	ldr	r0, [pc, #192]	; (80084c8 <wg+0x6f0>)
 8008406:	f001 f883 	bl	8009510 <siprintf>

			BUZZER(1);
 800840a:	2380      	movs	r3, #128	; 0x80
 800840c:	0219      	lsls	r1, r3, #8
 800840e:	23a0      	movs	r3, #160	; 0xa0
 8008410:	05db      	lsls	r3, r3, #23
 8008412:	2201      	movs	r2, #1
 8008414:	0018      	movs	r0, r3
 8008416:	f7fa feba 	bl	800318e <HAL_GPIO_WritePin>
			HAL_Delay(100);
 800841a:	2064      	movs	r0, #100	; 0x64
 800841c:	f7f9 feda 	bl	80021d4 <HAL_Delay>
			BUZZER(0);
 8008420:	2380      	movs	r3, #128	; 0x80
 8008422:	0219      	lsls	r1, r3, #8
 8008424:	23a0      	movs	r3, #160	; 0xa0
 8008426:	05db      	lsls	r3, r3, #23
 8008428:	2200      	movs	r2, #0
 800842a:	0018      	movs	r0, r3
 800842c:	f7fa feaf 	bl	800318e <HAL_GPIO_WritePin>
			HAL_Delay(100);
 8008430:	2064      	movs	r0, #100	; 0x64
 8008432:	f7f9 fecf 	bl	80021d4 <HAL_Delay>
			BUZZER(1);
 8008436:	2380      	movs	r3, #128	; 0x80
 8008438:	0219      	lsls	r1, r3, #8
 800843a:	23a0      	movs	r3, #160	; 0xa0
 800843c:	05db      	lsls	r3, r3, #23
 800843e:	2201      	movs	r2, #1
 8008440:	0018      	movs	r0, r3
 8008442:	f7fa fea4 	bl	800318e <HAL_GPIO_WritePin>
			HAL_Delay(100);
 8008446:	2064      	movs	r0, #100	; 0x64
 8008448:	f7f9 fec4 	bl	80021d4 <HAL_Delay>
			BUZZER(0);
 800844c:	2380      	movs	r3, #128	; 0x80
 800844e:	0219      	lsls	r1, r3, #8
 8008450:	23a0      	movs	r3, #160	; 0xa0
 8008452:	05db      	lsls	r3, r3, #23
 8008454:	2200      	movs	r2, #0
 8008456:	0018      	movs	r0, r3
 8008458:	f7fa fe99 	bl	800318e <HAL_GPIO_WritePin>
			HAL_Delay(100);
 800845c:	2064      	movs	r0, #100	; 0x64
 800845e:	f7f9 feb9 	bl	80021d4 <HAL_Delay>
			BUZZER(1);
 8008462:	2380      	movs	r3, #128	; 0x80
 8008464:	0219      	lsls	r1, r3, #8
 8008466:	23a0      	movs	r3, #160	; 0xa0
 8008468:	05db      	lsls	r3, r3, #23
 800846a:	2201      	movs	r2, #1
 800846c:	0018      	movs	r0, r3
 800846e:	f7fa fe8e 	bl	800318e <HAL_GPIO_WritePin>
			HAL_Delay(100);
 8008472:	2064      	movs	r0, #100	; 0x64
 8008474:	f7f9 feae 	bl	80021d4 <HAL_Delay>
			BUZZER(0);
 8008478:	2380      	movs	r3, #128	; 0x80
 800847a:	0219      	lsls	r1, r3, #8
 800847c:	23a0      	movs	r3, #160	; 0xa0
 800847e:	05db      	lsls	r3, r3, #23
 8008480:	2200      	movs	r2, #0
 8008482:	0018      	movs	r0, r3
 8008484:	f7fa fe83 	bl	800318e <HAL_GPIO_WritePin>

		}

		if (j == 8) {
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2b08      	cmp	r3, #8
 800848c:	d000      	beq.n	8008490 <wg+0x6b8>
 800848e:	e4a7      	b.n	8007de0 <wg+0x8>
			OLED_Clear();
 8008490:	f7fc fdae 	bl	8004ff0 <OLED_Clear>
			j = alog();
 8008494:	f7ff faa8 	bl	80079e8 <alog>
 8008498:	0003      	movs	r3, r0
 800849a:	607b      	str	r3, [r7, #4]
			timeload = 1;
 800849c:	4b2c      	ldr	r3, [pc, #176]	; (8008550 <wg+0x778>)
 800849e:	2201      	movs	r2, #1
 80084a0:	601a      	str	r2, [r3, #0]
		if (j == -1) {
 80084a2:	e49d      	b.n	8007de0 <wg+0x8>

		}

	}

}
 80084a4:	46bd      	mov	sp, r7
 80084a6:	b005      	add	sp, #20
 80084a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084aa:	46c0      	nop			; (mov r8, r8)
 80084ac:	0800bdd4 	.word	0x0800bdd4
 80084b0:	200006ee 	.word	0x200006ee
 80084b4:	0800bb1c 	.word	0x0800bb1c
 80084b8:	2000070c 	.word	0x2000070c
 80084bc:	200006d0 	.word	0x200006d0
 80084c0:	200005c2 	.word	0x200005c2
 80084c4:	200005e0 	.word	0x200005e0
 80084c8:	200005a4 	.word	0x200005a4
 80084cc:	66666666 	.word	0x66666666
 80084d0:	3ff26666 	.word	0x3ff26666
 80084d4:	0800bb78 	.word	0x0800bb78
 80084d8:	20000692 	.word	0x20000692
 80084dc:	200006b0 	.word	0x200006b0
 80084e0:	20000674 	.word	0x20000674
 80084e4:	2000021c 	.word	0x2000021c
 80084e8:	0800be00 	.word	0x0800be00
 80084ec:	2000048a 	.word	0x2000048a
 80084f0:	200004a8 	.word	0x200004a8
 80084f4:	2000046c 	.word	0x2000046c
 80084f8:	200004c8 	.word	0x200004c8
 80084fc:	0800be08 	.word	0x0800be08
 8008500:	20000365 	.word	0x20000365
 8008504:	2000037e 	.word	0x2000037e
 8008508:	2000034c 	.word	0x2000034c
 800850c:	20000004 	.word	0x20000004
 8008510:	20000008 	.word	0x20000008
 8008514:	20000009 	.word	0x20000009
 8008518:	20000249 	.word	0x20000249
 800851c:	20000248 	.word	0x20000248
 8008520:	20000247 	.word	0x20000247
 8008524:	0800bde0 	.word	0x0800bde0
 8008528:	0800be10 	.word	0x0800be10
 800852c:	20000670 	.word	0x20000670
 8008530:	9999999a 	.word	0x9999999a
 8008534:	3fc99999 	.word	0x3fc99999
 8008538:	cccccccd 	.word	0xcccccccd
 800853c:	4016cccc 	.word	0x4016cccc
 8008540:	33333333 	.word	0x33333333
 8008544:	3ff33333 	.word	0x3ff33333
 8008548:	99999999 	.word	0x99999999
 800854c:	3ff59999 	.word	0x3ff59999
 8008550:	20000000 	.word	0x20000000

08008554 <menu>:

int menu() {
 8008554:	b580      	push	{r7, lr}
 8008556:	af00      	add	r7, sp, #0

	OLED_ShowStringXY(0, 4, "-ENTER    ", 0 != i);
 8008558:	4b0c      	ldr	r3, [pc, #48]	; (800858c <menu+0x38>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	1e5a      	subs	r2, r3, #1
 800855e:	4193      	sbcs	r3, r2
 8008560:	b2db      	uxtb	r3, r3
 8008562:	4a0b      	ldr	r2, [pc, #44]	; (8008590 <menu+0x3c>)
 8008564:	2104      	movs	r1, #4
 8008566:	2000      	movs	r0, #0
 8008568:	f7fc ffc0 	bl	80054ec <OLED_ShowStringXY>
	OLED_ShowStringXY(0, 6, "-LOG      ", 1 != i);
 800856c:	4b07      	ldr	r3, [pc, #28]	; (800858c <menu+0x38>)
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	3b01      	subs	r3, #1
 8008572:	1e5a      	subs	r2, r3, #1
 8008574:	4193      	sbcs	r3, r2
 8008576:	b2db      	uxtb	r3, r3
 8008578:	4a06      	ldr	r2, [pc, #24]	; (8008594 <menu+0x40>)
 800857a:	2106      	movs	r1, #6
 800857c:	2000      	movs	r0, #0
 800857e:	f7fc ffb5 	bl	80054ec <OLED_ShowStringXY>

}
 8008582:	46c0      	nop			; (mov r8, r8)
 8008584:	0018      	movs	r0, r3
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
 800858a:	46c0      	nop			; (mov r8, r8)
 800858c:	20000204 	.word	0x20000204
 8008590:	0800bd24 	.word	0x0800bd24
 8008594:	0800bd30 	.word	0x0800bd30

08008598 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8008598:	b580      	push	{r7, lr}
 800859a:	b082      	sub	sp, #8
 800859c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	int n;
	i = 0;
 800859e:	4b5c      	ldr	r3, [pc, #368]	; (8008710 <main+0x178>)
 80085a0:	2200      	movs	r2, #0
 80085a2:	601a      	str	r2, [r3, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80085a4:	f7f9 fdb6 	bl	8002114 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80085a8:	f000 f8d0 	bl	800874c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80085ac:	f7fc fbee 	bl	8004d8c <MX_GPIO_Init>
	MX_DMA_Init();
 80085b0:	f7fc fbce 	bl	8004d50 <MX_DMA_Init>
	MX_ADC_Init();
 80085b4:	f7fc fade 	bl	8004b74 <MX_ADC_Init>
	MX_I2C1_Init();
 80085b8:	f7fc fc66 	bl	8004e88 <MX_I2C1_Init>
	MX_TIM6_Init();
 80085bc:	f000 fa76 	bl	8008aac <MX_TIM6_Init>
	/* USER CODE BEGIN 2 */

	ledoff();
 80085c0:	f7fc ffc2 	bl	8005548 <ledoff>
	BUZZER(0);
 80085c4:	2380      	movs	r3, #128	; 0x80
 80085c6:	0219      	lsls	r1, r3, #8
 80085c8:	23a0      	movs	r3, #160	; 0xa0
 80085ca:	05db      	lsls	r3, r3, #23
 80085cc:	2200      	movs	r2, #0
 80085ce:	0018      	movs	r0, r3
 80085d0:	f7fa fddd 	bl	800318e <HAL_GPIO_WritePin>
	lcd_init(&hi2c1);
 80085d4:	4b4f      	ldr	r3, [pc, #316]	; (8008714 <main+0x17c>)
 80085d6:	0018      	movs	r0, r3
 80085d8:	f7fc fd40 	bl	800505c <lcd_init>
//	OLED_ShowStringXY(7, 3, "\fWelcome\n\n   Washing Machine", 1);
	OLED_ShowBigStringXY(6, 2, "2021", 1);
 80085dc:	4a4e      	ldr	r2, [pc, #312]	; (8008718 <main+0x180>)
 80085de:	2301      	movs	r3, #1
 80085e0:	2102      	movs	r1, #2
 80085e2:	2006      	movs	r0, #6
 80085e4:	f7fc ff9b 	bl	800551e <OLED_ShowBigStringXY>
	OLED_ShowBigStringXY(2, 4, "World ", 1);
 80085e8:	4a4c      	ldr	r2, [pc, #304]	; (800871c <main+0x184>)
 80085ea:	2301      	movs	r3, #1
 80085ec:	2104      	movs	r1, #4
 80085ee:	2002      	movs	r0, #2
 80085f0:	f7fc ff95 	bl	800551e <OLED_ShowBigStringXY>
	OLED_ShowBigStringXY(8, 4, "Skill", 0);
 80085f4:	4a4a      	ldr	r2, [pc, #296]	; (8008720 <main+0x188>)
 80085f6:	2300      	movs	r3, #0
 80085f8:	2104      	movs	r1, #4
 80085fa:	2008      	movs	r0, #8
 80085fc:	f7fc ff8f 	bl	800551e <OLED_ShowBigStringXY>

	HAL_Delay(2000);
 8008600:	23fa      	movs	r3, #250	; 0xfa
 8008602:	00db      	lsls	r3, r3, #3
 8008604:	0018      	movs	r0, r3
 8008606:	f7f9 fde5 	bl	80021d4 <HAL_Delay>
	OLED_Clear();
 800860a:	f7fc fcf1 	bl	8004ff0 <OLED_Clear>

	HAL_TIM_Base_Start_IT(&htim6);
 800860e:	4b45      	ldr	r3, [pc, #276]	; (8008724 <main+0x18c>)
 8008610:	0018      	movs	r0, r3
 8008612:	f7fc f8ed 	bl	80047f0 <HAL_TIM_Base_Start_IT>

	if (timeload == 1) {
 8008616:	4b44      	ldr	r3, [pc, #272]	; (8008728 <main+0x190>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	2b01      	cmp	r3, #1
 800861c:	d113      	bne.n	8008646 <main+0xae>
		OLED_Set_Pos(0, 1);
 800861e:	2101      	movs	r1, #1
 8008620:	2000      	movs	r0, #0
 8008622:	f7fc fd7c 	bl	800511e <OLED_Set_Pos>
		for (n = 0; n < 128; n++)
 8008626:	2300      	movs	r3, #0
 8008628:	607b      	str	r3, [r7, #4]
 800862a:	e005      	b.n	8008638 <main+0xa0>
			IIC_Writedata(1);
 800862c:	2001      	movs	r0, #1
 800862e:	f7fc fcc7 	bl	8004fc0 <IIC_Writedata>
		for (n = 0; n < 128; n++)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	3301      	adds	r3, #1
 8008636:	607b      	str	r3, [r7, #4]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2b7f      	cmp	r3, #127	; 0x7f
 800863c:	ddf6      	ble.n	800862c <main+0x94>
		OLED_Set_Pos(0, 0);
 800863e:	2100      	movs	r1, #0
 8008640:	2000      	movs	r0, #0
 8008642:	f7fc fd6c 	bl	800511e <OLED_Set_Pos>
	}

	/* USER CODE END 2 */

	OLED_ShowStringXY(0, 2, "Menu", 1);
 8008646:	4a39      	ldr	r2, [pc, #228]	; (800872c <main+0x194>)
 8008648:	2301      	movs	r3, #1
 800864a:	2102      	movs	r1, #2
 800864c:	2000      	movs	r0, #0
 800864e:	f7fc ff4d 	bl	80054ec <OLED_ShowStringXY>
	menu();
 8008652:	f7ff ff7f 	bl	8008554 <menu>

	sprintf(tida[0], "YY-MM-DD hh:mm:ss");
 8008656:	4a36      	ldr	r2, [pc, #216]	; (8008730 <main+0x198>)
 8008658:	4b36      	ldr	r3, [pc, #216]	; (8008734 <main+0x19c>)
 800865a:	0011      	movs	r1, r2
 800865c:	0018      	movs	r0, r3
 800865e:	f000 ff57 	bl	8009510 <siprintf>
	sprintf(tida[1], "YY-MM-DD hh:mm:ss");
 8008662:	4a33      	ldr	r2, [pc, #204]	; (8008730 <main+0x198>)
 8008664:	4b34      	ldr	r3, [pc, #208]	; (8008738 <main+0x1a0>)
 8008666:	0011      	movs	r1, r2
 8008668:	0018      	movs	r0, r3
 800866a:	f000 ff51 	bl	8009510 <siprintf>
	sprintf(tida[2], "YY-MM-DD hh:mm:ss");
 800866e:	4a30      	ldr	r2, [pc, #192]	; (8008730 <main+0x198>)
 8008670:	4b32      	ldr	r3, [pc, #200]	; (800873c <main+0x1a4>)
 8008672:	0011      	movs	r1, r2
 8008674:	0018      	movs	r0, r3
 8008676:	f000 ff4b 	bl	8009510 <siprintf>
	sprintf(revtime, "TIME:NOW     ");
 800867a:	4a31      	ldr	r2, [pc, #196]	; (8008740 <main+0x1a8>)
 800867c:	4b31      	ldr	r3, [pc, #196]	; (8008744 <main+0x1ac>)
 800867e:	0011      	movs	r1, r2
 8008680:	0018      	movs	r0, r3
 8008682:	f000 ff45 	bl	8009510 <siprintf>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */
		if (SW_UP == 0) {
 8008686:	4b30      	ldr	r3, [pc, #192]	; (8008748 <main+0x1b0>)
 8008688:	2120      	movs	r1, #32
 800868a:	0018      	movs	r0, r3
 800868c:	f7fa fd62 	bl	8003154 <HAL_GPIO_ReadPin>
 8008690:	1e03      	subs	r3, r0, #0
 8008692:	d110      	bne.n	80086b6 <main+0x11e>
			st();
 8008694:	f7fc ffa8 	bl	80055e8 <st>
			i--;
 8008698:	4b1d      	ldr	r3, [pc, #116]	; (8008710 <main+0x178>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	1e5a      	subs	r2, r3, #1
 800869e:	4b1c      	ldr	r3, [pc, #112]	; (8008710 <main+0x178>)
 80086a0:	601a      	str	r2, [r3, #0]
			if (i <= -1) {
 80086a2:	4b1b      	ldr	r3, [pc, #108]	; (8008710 <main+0x178>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	da02      	bge.n	80086b0 <main+0x118>
				i = 0;
 80086aa:	4b19      	ldr	r3, [pc, #100]	; (8008710 <main+0x178>)
 80086ac:	2200      	movs	r2, #0
 80086ae:	601a      	str	r2, [r3, #0]
			}
			menu();
 80086b0:	f7ff ff50 	bl	8008554 <menu>
 80086b4:	e016      	b.n	80086e4 <main+0x14c>

		} else if (SW_DOWN == 0) {
 80086b6:	4b24      	ldr	r3, [pc, #144]	; (8008748 <main+0x1b0>)
 80086b8:	2101      	movs	r1, #1
 80086ba:	0018      	movs	r0, r3
 80086bc:	f7fa fd4a 	bl	8003154 <HAL_GPIO_ReadPin>
 80086c0:	1e03      	subs	r3, r0, #0
 80086c2:	d10f      	bne.n	80086e4 <main+0x14c>
			st();
 80086c4:	f7fc ff90 	bl	80055e8 <st>
			i++;
 80086c8:	4b11      	ldr	r3, [pc, #68]	; (8008710 <main+0x178>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	1c5a      	adds	r2, r3, #1
 80086ce:	4b10      	ldr	r3, [pc, #64]	; (8008710 <main+0x178>)
 80086d0:	601a      	str	r2, [r3, #0]
			if (i >= 2) {
 80086d2:	4b0f      	ldr	r3, [pc, #60]	; (8008710 <main+0x178>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	2b01      	cmp	r3, #1
 80086d8:	dd02      	ble.n	80086e0 <main+0x148>
				i = 1;
 80086da:	4b0d      	ldr	r3, [pc, #52]	; (8008710 <main+0x178>)
 80086dc:	2201      	movs	r2, #1
 80086de:	601a      	str	r2, [r3, #0]
			}
			menu();
 80086e0:	f7ff ff38 	bl	8008554 <menu>

		}

		if (SW_ENTER == 0) {
 80086e4:	4b18      	ldr	r3, [pc, #96]	; (8008748 <main+0x1b0>)
 80086e6:	2102      	movs	r1, #2
 80086e8:	0018      	movs	r0, r3
 80086ea:	f7fa fd33 	bl	8003154 <HAL_GPIO_ReadPin>
 80086ee:	1e03      	subs	r3, r0, #0
 80086f0:	d104      	bne.n	80086fc <main+0x164>
			st();
 80086f2:	f7fc ff79 	bl	80055e8 <st>
			wg(0);
 80086f6:	2000      	movs	r0, #0
 80086f8:	f7ff fb6e 	bl	8007dd8 <wg>

		}

		if (SW_BACK == 0) {
 80086fc:	4b12      	ldr	r3, [pc, #72]	; (8008748 <main+0x1b0>)
 80086fe:	2108      	movs	r1, #8
 8008700:	0018      	movs	r0, r3
 8008702:	f7fa fd27 	bl	8003154 <HAL_GPIO_ReadPin>
 8008706:	1e03      	subs	r3, r0, #0
 8008708:	d1bd      	bne.n	8008686 <main+0xee>

			error();
 800870a:	f7fc ffb3 	bl	8005674 <error>
		if (SW_UP == 0) {
 800870e:	e7ba      	b.n	8008686 <main+0xee>
 8008710:	20000204 	.word	0x20000204
 8008714:	20000300 	.word	0x20000300
 8008718:	0800be18 	.word	0x0800be18
 800871c:	0800be20 	.word	0x0800be20
 8008720:	0800be28 	.word	0x0800be28
 8008724:	20000790 	.word	0x20000790
 8008728:	20000000 	.word	0x20000000
 800872c:	0800bd1c 	.word	0x0800bd1c
 8008730:	0800be30 	.word	0x0800be30
 8008734:	2000034c 	.word	0x2000034c
 8008738:	20000365 	.word	0x20000365
 800873c:	2000037e 	.word	0x2000037e
 8008740:	0800be44 	.word	0x0800be44
 8008744:	2000060c 	.word	0x2000060c
 8008748:	50000400 	.word	0x50000400

0800874c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800874c:	b590      	push	{r4, r7, lr}
 800874e:	b09d      	sub	sp, #116	; 0x74
 8008750:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8008752:	2438      	movs	r4, #56	; 0x38
 8008754:	193b      	adds	r3, r7, r4
 8008756:	0018      	movs	r0, r3
 8008758:	2338      	movs	r3, #56	; 0x38
 800875a:	001a      	movs	r2, r3
 800875c:	2100      	movs	r1, #0
 800875e:	f000 fa55 	bl	8008c0c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8008762:	2324      	movs	r3, #36	; 0x24
 8008764:	18fb      	adds	r3, r7, r3
 8008766:	0018      	movs	r0, r3
 8008768:	2314      	movs	r3, #20
 800876a:	001a      	movs	r2, r3
 800876c:	2100      	movs	r1, #0
 800876e:	f000 fa4d 	bl	8008c0c <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8008772:	1d3b      	adds	r3, r7, #4
 8008774:	0018      	movs	r0, r3
 8008776:	2320      	movs	r3, #32
 8008778:	001a      	movs	r2, r3
 800877a:	2100      	movs	r1, #0
 800877c:	f000 fa46 	bl	8008c0c <memset>

	/**Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8008780:	4b29      	ldr	r3, [pc, #164]	; (8008828 <SystemClock_Config+0xdc>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4a29      	ldr	r2, [pc, #164]	; (800882c <SystemClock_Config+0xe0>)
 8008786:	401a      	ands	r2, r3
 8008788:	4b27      	ldr	r3, [pc, #156]	; (8008828 <SystemClock_Config+0xdc>)
 800878a:	2180      	movs	r1, #128	; 0x80
 800878c:	0109      	lsls	r1, r1, #4
 800878e:	430a      	orrs	r2, r1
 8008790:	601a      	str	r2, [r3, #0]
	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8008792:	0021      	movs	r1, r4
 8008794:	187b      	adds	r3, r7, r1
 8008796:	2202      	movs	r2, #2
 8008798:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800879a:	187b      	adds	r3, r7, r1
 800879c:	2201      	movs	r2, #1
 800879e:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80087a0:	187b      	adds	r3, r7, r1
 80087a2:	2210      	movs	r2, #16
 80087a4:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80087a6:	187b      	adds	r3, r7, r1
 80087a8:	2202      	movs	r2, #2
 80087aa:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80087ac:	187b      	adds	r3, r7, r1
 80087ae:	2200      	movs	r2, #0
 80087b0:	62da      	str	r2, [r3, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80087b2:	187b      	adds	r3, r7, r1
 80087b4:	2280      	movs	r2, #128	; 0x80
 80087b6:	02d2      	lsls	r2, r2, #11
 80087b8:	631a      	str	r2, [r3, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80087ba:	187b      	adds	r3, r7, r1
 80087bc:	2280      	movs	r2, #128	; 0x80
 80087be:	03d2      	lsls	r2, r2, #15
 80087c0:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80087c2:	187b      	adds	r3, r7, r1
 80087c4:	0018      	movs	r0, r3
 80087c6:	f7fb f937 	bl	8003a38 <HAL_RCC_OscConfig>
 80087ca:	1e03      	subs	r3, r0, #0
 80087cc:	d001      	beq.n	80087d2 <SystemClock_Config+0x86>
		Error_Handler();
 80087ce:	f000 f82f 	bl	8008830 <Error_Handler>
	}
	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80087d2:	2124      	movs	r1, #36	; 0x24
 80087d4:	187b      	adds	r3, r7, r1
 80087d6:	220f      	movs	r2, #15
 80087d8:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80087da:	187b      	adds	r3, r7, r1
 80087dc:	2203      	movs	r2, #3
 80087de:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80087e0:	187b      	adds	r3, r7, r1
 80087e2:	2200      	movs	r2, #0
 80087e4:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80087e6:	187b      	adds	r3, r7, r1
 80087e8:	2200      	movs	r2, #0
 80087ea:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80087ec:	187b      	adds	r3, r7, r1
 80087ee:	2200      	movs	r2, #0
 80087f0:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80087f2:	187b      	adds	r3, r7, r1
 80087f4:	2101      	movs	r1, #1
 80087f6:	0018      	movs	r0, r3
 80087f8:	f7fb fcd8 	bl	80041ac <HAL_RCC_ClockConfig>
 80087fc:	1e03      	subs	r3, r0, #0
 80087fe:	d001      	beq.n	8008804 <SystemClock_Config+0xb8>
		Error_Handler();
 8008800:	f000 f816 	bl	8008830 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8008804:	1d3b      	adds	r3, r7, #4
 8008806:	2208      	movs	r2, #8
 8008808:	601a      	str	r2, [r3, #0]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800880a:	1d3b      	adds	r3, r7, #4
 800880c:	2200      	movs	r2, #0
 800880e:	615a      	str	r2, [r3, #20]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8008810:	1d3b      	adds	r3, r7, #4
 8008812:	0018      	movs	r0, r3
 8008814:	f7fb fe7a 	bl	800450c <HAL_RCCEx_PeriphCLKConfig>
 8008818:	1e03      	subs	r3, r0, #0
 800881a:	d001      	beq.n	8008820 <SystemClock_Config+0xd4>
		Error_Handler();
 800881c:	f000 f808 	bl	8008830 <Error_Handler>
	}
}
 8008820:	46c0      	nop			; (mov r8, r8)
 8008822:	46bd      	mov	sp, r7
 8008824:	b01d      	add	sp, #116	; 0x74
 8008826:	bd90      	pop	{r4, r7, pc}
 8008828:	40007000 	.word	0x40007000
 800882c:	ffffe7ff 	.word	0xffffe7ff

08008830 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None9
 */
void Error_Handler(void) {
 8008830:	b580      	push	{r7, lr}
 8008832:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8008834:	46c0      	nop			; (mov r8, r8)
 8008836:	46bd      	mov	sp, r7
 8008838:	bd80      	pop	{r7, pc}
	...

0800883c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008840:	4b07      	ldr	r3, [pc, #28]	; (8008860 <HAL_MspInit+0x24>)
 8008842:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008844:	4b06      	ldr	r3, [pc, #24]	; (8008860 <HAL_MspInit+0x24>)
 8008846:	2101      	movs	r1, #1
 8008848:	430a      	orrs	r2, r1
 800884a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800884c:	4b04      	ldr	r3, [pc, #16]	; (8008860 <HAL_MspInit+0x24>)
 800884e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008850:	4b03      	ldr	r3, [pc, #12]	; (8008860 <HAL_MspInit+0x24>)
 8008852:	2180      	movs	r1, #128	; 0x80
 8008854:	0549      	lsls	r1, r1, #21
 8008856:	430a      	orrs	r2, r1
 8008858:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800885a:	46c0      	nop			; (mov r8, r8)
 800885c:	46bd      	mov	sp, r7
 800885e:	bd80      	pop	{r7, pc}
 8008860:	40021000 	.word	0x40021000

08008864 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008868:	46c0      	nop			; (mov r8, r8)
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}

0800886e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800886e:	b580      	push	{r7, lr}
 8008870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008872:	e7fe      	b.n	8008872 <HardFault_Handler+0x4>

08008874 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8008878:	46c0      	nop			; (mov r8, r8)
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}

0800887e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800887e:	b580      	push	{r7, lr}
 8008880:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008882:	46c0      	nop			; (mov r8, r8)
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}

08008888 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800888c:	f7f9 fc8c 	bl	80021a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008890:	46c0      	nop			; (mov r8, r8)
 8008892:	46bd      	mov	sp, r7
 8008894:	bd80      	pop	{r7, pc}
	...

08008898 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 800889c:	4b03      	ldr	r3, [pc, #12]	; (80088ac <DMA1_Channel1_IRQHandler+0x14>)
 800889e:	0018      	movs	r0, r3
 80088a0:	f7fa fa06 	bl	8002cb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80088a4:	46c0      	nop			; (mov r8, r8)
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}
 80088aa:	46c0      	nop			; (mov r8, r8)
 80088ac:	2000025c 	.word	0x2000025c

080088b0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80088b4:	4b03      	ldr	r3, [pc, #12]	; (80088c4 <TIM6_DAC_IRQHandler+0x14>)
 80088b6:	0018      	movs	r0, r3
 80088b8:	f7fb ffbc 	bl	8004834 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80088bc:	46c0      	nop			; (mov r8, r8)
 80088be:	46bd      	mov	sp, r7
 80088c0:	bd80      	pop	{r7, pc}
 80088c2:	46c0      	nop			; (mov r8, r8)
 80088c4:	20000790 	.word	0x20000790

080088c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	af00      	add	r7, sp, #0
	return 1;
 80088cc:	2301      	movs	r3, #1
}
 80088ce:	0018      	movs	r0, r3
 80088d0:	46bd      	mov	sp, r7
 80088d2:	bd80      	pop	{r7, pc}

080088d4 <_kill>:

int _kill(int pid, int sig)
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b082      	sub	sp, #8
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
 80088dc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80088de:	f000 f96b 	bl	8008bb8 <__errno>
 80088e2:	0003      	movs	r3, r0
 80088e4:	2216      	movs	r2, #22
 80088e6:	601a      	str	r2, [r3, #0]
	return -1;
 80088e8:	2301      	movs	r3, #1
 80088ea:	425b      	negs	r3, r3
}
 80088ec:	0018      	movs	r0, r3
 80088ee:	46bd      	mov	sp, r7
 80088f0:	b002      	add	sp, #8
 80088f2:	bd80      	pop	{r7, pc}

080088f4 <_exit>:

void _exit (int status)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b082      	sub	sp, #8
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80088fc:	2301      	movs	r3, #1
 80088fe:	425a      	negs	r2, r3
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	0011      	movs	r1, r2
 8008904:	0018      	movs	r0, r3
 8008906:	f7ff ffe5 	bl	80088d4 <_kill>
	while (1) {}		/* Make sure we hang here */
 800890a:	e7fe      	b.n	800890a <_exit+0x16>

0800890c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b086      	sub	sp, #24
 8008910:	af00      	add	r7, sp, #0
 8008912:	60f8      	str	r0, [r7, #12]
 8008914:	60b9      	str	r1, [r7, #8]
 8008916:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008918:	2300      	movs	r3, #0
 800891a:	617b      	str	r3, [r7, #20]
 800891c:	e00a      	b.n	8008934 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800891e:	e000      	b.n	8008922 <_read+0x16>
 8008920:	bf00      	nop
 8008922:	0001      	movs	r1, r0
 8008924:	68bb      	ldr	r3, [r7, #8]
 8008926:	1c5a      	adds	r2, r3, #1
 8008928:	60ba      	str	r2, [r7, #8]
 800892a:	b2ca      	uxtb	r2, r1
 800892c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	3301      	adds	r3, #1
 8008932:	617b      	str	r3, [r7, #20]
 8008934:	697a      	ldr	r2, [r7, #20]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	429a      	cmp	r2, r3
 800893a:	dbf0      	blt.n	800891e <_read+0x12>
	}

return len;
 800893c:	687b      	ldr	r3, [r7, #4]
}
 800893e:	0018      	movs	r0, r3
 8008940:	46bd      	mov	sp, r7
 8008942:	b006      	add	sp, #24
 8008944:	bd80      	pop	{r7, pc}

08008946 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008946:	b580      	push	{r7, lr}
 8008948:	b086      	sub	sp, #24
 800894a:	af00      	add	r7, sp, #0
 800894c:	60f8      	str	r0, [r7, #12]
 800894e:	60b9      	str	r1, [r7, #8]
 8008950:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008952:	2300      	movs	r3, #0
 8008954:	617b      	str	r3, [r7, #20]
 8008956:	e009      	b.n	800896c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	1c5a      	adds	r2, r3, #1
 800895c:	60ba      	str	r2, [r7, #8]
 800895e:	781b      	ldrb	r3, [r3, #0]
 8008960:	0018      	movs	r0, r3
 8008962:	e000      	b.n	8008966 <_write+0x20>
 8008964:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	3301      	adds	r3, #1
 800896a:	617b      	str	r3, [r7, #20]
 800896c:	697a      	ldr	r2, [r7, #20]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	429a      	cmp	r2, r3
 8008972:	dbf1      	blt.n	8008958 <_write+0x12>
	}
	return len;
 8008974:	687b      	ldr	r3, [r7, #4]
}
 8008976:	0018      	movs	r0, r3
 8008978:	46bd      	mov	sp, r7
 800897a:	b006      	add	sp, #24
 800897c:	bd80      	pop	{r7, pc}
	...

08008980 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b084      	sub	sp, #16
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008988:	4b11      	ldr	r3, [pc, #68]	; (80089d0 <_sbrk+0x50>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d102      	bne.n	8008996 <_sbrk+0x16>
		heap_end = &end;
 8008990:	4b0f      	ldr	r3, [pc, #60]	; (80089d0 <_sbrk+0x50>)
 8008992:	4a10      	ldr	r2, [pc, #64]	; (80089d4 <_sbrk+0x54>)
 8008994:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8008996:	4b0e      	ldr	r3, [pc, #56]	; (80089d0 <_sbrk+0x50>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800899c:	4b0c      	ldr	r3, [pc, #48]	; (80089d0 <_sbrk+0x50>)
 800899e:	681a      	ldr	r2, [r3, #0]
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	18d2      	adds	r2, r2, r3
 80089a4:	466b      	mov	r3, sp
 80089a6:	429a      	cmp	r2, r3
 80089a8:	d907      	bls.n	80089ba <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80089aa:	f000 f905 	bl	8008bb8 <__errno>
 80089ae:	0003      	movs	r3, r0
 80089b0:	220c      	movs	r2, #12
 80089b2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80089b4:	2301      	movs	r3, #1
 80089b6:	425b      	negs	r3, r3
 80089b8:	e006      	b.n	80089c8 <_sbrk+0x48>
	}

	heap_end += incr;
 80089ba:	4b05      	ldr	r3, [pc, #20]	; (80089d0 <_sbrk+0x50>)
 80089bc:	681a      	ldr	r2, [r3, #0]
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	18d2      	adds	r2, r2, r3
 80089c2:	4b03      	ldr	r3, [pc, #12]	; (80089d0 <_sbrk+0x50>)
 80089c4:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 80089c6:	68fb      	ldr	r3, [r7, #12]
}
 80089c8:	0018      	movs	r0, r3
 80089ca:	46bd      	mov	sp, r7
 80089cc:	b004      	add	sp, #16
 80089ce:	bd80      	pop	{r7, pc}
 80089d0:	2000024c 	.word	0x2000024c
 80089d4:	200007dc 	.word	0x200007dc

080089d8 <_close>:

int _close(int file)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b082      	sub	sp, #8
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
	return -1;
 80089e0:	2301      	movs	r3, #1
 80089e2:	425b      	negs	r3, r3
}
 80089e4:	0018      	movs	r0, r3
 80089e6:	46bd      	mov	sp, r7
 80089e8:	b002      	add	sp, #8
 80089ea:	bd80      	pop	{r7, pc}

080089ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b082      	sub	sp, #8
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
 80089f4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	2280      	movs	r2, #128	; 0x80
 80089fa:	0192      	lsls	r2, r2, #6
 80089fc:	605a      	str	r2, [r3, #4]
	return 0;
 80089fe:	2300      	movs	r3, #0
}
 8008a00:	0018      	movs	r0, r3
 8008a02:	46bd      	mov	sp, r7
 8008a04:	b002      	add	sp, #8
 8008a06:	bd80      	pop	{r7, pc}

08008a08 <_isatty>:

int _isatty(int file)
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b082      	sub	sp, #8
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
	return 1;
 8008a10:	2301      	movs	r3, #1
}
 8008a12:	0018      	movs	r0, r3
 8008a14:	46bd      	mov	sp, r7
 8008a16:	b002      	add	sp, #8
 8008a18:	bd80      	pop	{r7, pc}

08008a1a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008a1a:	b580      	push	{r7, lr}
 8008a1c:	b084      	sub	sp, #16
 8008a1e:	af00      	add	r7, sp, #0
 8008a20:	60f8      	str	r0, [r7, #12]
 8008a22:	60b9      	str	r1, [r7, #8]
 8008a24:	607a      	str	r2, [r7, #4]
	return 0;
 8008a26:	2300      	movs	r3, #0
}
 8008a28:	0018      	movs	r0, r3
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	b004      	add	sp, #16
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8008a34:	4b17      	ldr	r3, [pc, #92]	; (8008a94 <SystemInit+0x64>)
 8008a36:	681a      	ldr	r2, [r3, #0]
 8008a38:	4b16      	ldr	r3, [pc, #88]	; (8008a94 <SystemInit+0x64>)
 8008a3a:	2180      	movs	r1, #128	; 0x80
 8008a3c:	0049      	lsls	r1, r1, #1
 8008a3e:	430a      	orrs	r2, r1
 8008a40:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8008a42:	4b14      	ldr	r3, [pc, #80]	; (8008a94 <SystemInit+0x64>)
 8008a44:	68da      	ldr	r2, [r3, #12]
 8008a46:	4b13      	ldr	r3, [pc, #76]	; (8008a94 <SystemInit+0x64>)
 8008a48:	4913      	ldr	r1, [pc, #76]	; (8008a98 <SystemInit+0x68>)
 8008a4a:	400a      	ands	r2, r1
 8008a4c:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8008a4e:	4b11      	ldr	r3, [pc, #68]	; (8008a94 <SystemInit+0x64>)
 8008a50:	681a      	ldr	r2, [r3, #0]
 8008a52:	4b10      	ldr	r3, [pc, #64]	; (8008a94 <SystemInit+0x64>)
 8008a54:	4911      	ldr	r1, [pc, #68]	; (8008a9c <SystemInit+0x6c>)
 8008a56:	400a      	ands	r2, r1
 8008a58:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8008a5a:	4b0e      	ldr	r3, [pc, #56]	; (8008a94 <SystemInit+0x64>)
 8008a5c:	689a      	ldr	r2, [r3, #8]
 8008a5e:	4b0d      	ldr	r3, [pc, #52]	; (8008a94 <SystemInit+0x64>)
 8008a60:	2101      	movs	r1, #1
 8008a62:	438a      	bics	r2, r1
 8008a64:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8008a66:	4b0b      	ldr	r3, [pc, #44]	; (8008a94 <SystemInit+0x64>)
 8008a68:	681a      	ldr	r2, [r3, #0]
 8008a6a:	4b0a      	ldr	r3, [pc, #40]	; (8008a94 <SystemInit+0x64>)
 8008a6c:	490c      	ldr	r1, [pc, #48]	; (8008aa0 <SystemInit+0x70>)
 8008a6e:	400a      	ands	r2, r1
 8008a70:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8008a72:	4b08      	ldr	r3, [pc, #32]	; (8008a94 <SystemInit+0x64>)
 8008a74:	68da      	ldr	r2, [r3, #12]
 8008a76:	4b07      	ldr	r3, [pc, #28]	; (8008a94 <SystemInit+0x64>)
 8008a78:	490a      	ldr	r1, [pc, #40]	; (8008aa4 <SystemInit+0x74>)
 8008a7a:	400a      	ands	r2, r1
 8008a7c:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8008a7e:	4b05      	ldr	r3, [pc, #20]	; (8008a94 <SystemInit+0x64>)
 8008a80:	2200      	movs	r2, #0
 8008a82:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008a84:	4b08      	ldr	r3, [pc, #32]	; (8008aa8 <SystemInit+0x78>)
 8008a86:	2280      	movs	r2, #128	; 0x80
 8008a88:	0512      	lsls	r2, r2, #20
 8008a8a:	609a      	str	r2, [r3, #8]
#endif
}
 8008a8c:	46c0      	nop			; (mov r8, r8)
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}
 8008a92:	46c0      	nop			; (mov r8, r8)
 8008a94:	40021000 	.word	0x40021000
 8008a98:	88ff400c 	.word	0x88ff400c
 8008a9c:	fef6fff6 	.word	0xfef6fff6
 8008aa0:	fffbffff 	.word	0xfffbffff
 8008aa4:	ff02ffff 	.word	0xff02ffff
 8008aa8:	e000ed00 	.word	0xe000ed00

08008aac <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b082      	sub	sp, #8
 8008ab0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008ab2:	003b      	movs	r3, r7
 8008ab4:	0018      	movs	r0, r3
 8008ab6:	2308      	movs	r3, #8
 8008ab8:	001a      	movs	r2, r3
 8008aba:	2100      	movs	r1, #0
 8008abc:	f000 f8a6 	bl	8008c0c <memset>

  htim6.Instance = TIM6;
 8008ac0:	4b15      	ldr	r3, [pc, #84]	; (8008b18 <MX_TIM6_Init+0x6c>)
 8008ac2:	4a16      	ldr	r2, [pc, #88]	; (8008b1c <MX_TIM6_Init+0x70>)
 8008ac4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 31;
 8008ac6:	4b14      	ldr	r3, [pc, #80]	; (8008b18 <MX_TIM6_Init+0x6c>)
 8008ac8:	221f      	movs	r2, #31
 8008aca:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008acc:	4b12      	ldr	r3, [pc, #72]	; (8008b18 <MX_TIM6_Init+0x6c>)
 8008ace:	2200      	movs	r2, #0
 8008ad0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8008ad2:	4b11      	ldr	r3, [pc, #68]	; (8008b18 <MX_TIM6_Init+0x6c>)
 8008ad4:	4a12      	ldr	r2, [pc, #72]	; (8008b20 <MX_TIM6_Init+0x74>)
 8008ad6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008ad8:	4b0f      	ldr	r3, [pc, #60]	; (8008b18 <MX_TIM6_Init+0x6c>)
 8008ada:	2200      	movs	r2, #0
 8008adc:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8008ade:	4b0e      	ldr	r3, [pc, #56]	; (8008b18 <MX_TIM6_Init+0x6c>)
 8008ae0:	0018      	movs	r0, r3
 8008ae2:	f7fb fe59 	bl	8004798 <HAL_TIM_Base_Init>
 8008ae6:	1e03      	subs	r3, r0, #0
 8008ae8:	d001      	beq.n	8008aee <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8008aea:	f7ff fea1 	bl	8008830 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008aee:	003b      	movs	r3, r7
 8008af0:	2200      	movs	r2, #0
 8008af2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008af4:	003b      	movs	r3, r7
 8008af6:	2200      	movs	r2, #0
 8008af8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8008afa:	003a      	movs	r2, r7
 8008afc:	4b06      	ldr	r3, [pc, #24]	; (8008b18 <MX_TIM6_Init+0x6c>)
 8008afe:	0011      	movs	r1, r2
 8008b00:	0018      	movs	r0, r3
 8008b02:	f7fb fff3 	bl	8004aec <HAL_TIMEx_MasterConfigSynchronization>
 8008b06:	1e03      	subs	r3, r0, #0
 8008b08:	d001      	beq.n	8008b0e <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8008b0a:	f7ff fe91 	bl	8008830 <Error_Handler>
  }

}
 8008b0e:	46c0      	nop			; (mov r8, r8)
 8008b10:	46bd      	mov	sp, r7
 8008b12:	b002      	add	sp, #8
 8008b14:	bd80      	pop	{r7, pc}
 8008b16:	46c0      	nop			; (mov r8, r8)
 8008b18:	20000790 	.word	0x20000790
 8008b1c:	40001000 	.word	0x40001000
 8008b20:	000003e7 	.word	0x000003e7

08008b24 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b082      	sub	sp, #8
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4a0a      	ldr	r2, [pc, #40]	; (8008b5c <HAL_TIM_Base_MspInit+0x38>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d10d      	bne.n	8008b52 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8008b36:	4b0a      	ldr	r3, [pc, #40]	; (8008b60 <HAL_TIM_Base_MspInit+0x3c>)
 8008b38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b3a:	4b09      	ldr	r3, [pc, #36]	; (8008b60 <HAL_TIM_Base_MspInit+0x3c>)
 8008b3c:	2110      	movs	r1, #16
 8008b3e:	430a      	orrs	r2, r1
 8008b40:	639a      	str	r2, [r3, #56]	; 0x38

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8008b42:	2200      	movs	r2, #0
 8008b44:	2100      	movs	r1, #0
 8008b46:	2011      	movs	r0, #17
 8008b48:	f7f9 ffa2 	bl	8002a90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008b4c:	2011      	movs	r0, #17
 8008b4e:	f7f9 ffb4 	bl	8002aba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8008b52:	46c0      	nop			; (mov r8, r8)
 8008b54:	46bd      	mov	sp, r7
 8008b56:	b002      	add	sp, #8
 8008b58:	bd80      	pop	{r7, pc}
 8008b5a:	46c0      	nop			; (mov r8, r8)
 8008b5c:	40001000 	.word	0x40001000
 8008b60:	40021000 	.word	0x40021000

08008b64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8008b64:	480d      	ldr	r0, [pc, #52]	; (8008b9c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8008b66:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8008b68:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008b6a:	e003      	b.n	8008b74 <LoopCopyDataInit>

08008b6c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008b6c:	4b0c      	ldr	r3, [pc, #48]	; (8008ba0 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8008b6e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008b70:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008b72:	3104      	adds	r1, #4

08008b74 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8008b74:	480b      	ldr	r0, [pc, #44]	; (8008ba4 <LoopForever+0xa>)
  ldr  r3, =_edata
 8008b76:	4b0c      	ldr	r3, [pc, #48]	; (8008ba8 <LoopForever+0xe>)
  adds  r2, r0, r1
 8008b78:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008b7a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008b7c:	d3f6      	bcc.n	8008b6c <CopyDataInit>
  ldr  r2, =_sbss
 8008b7e:	4a0b      	ldr	r2, [pc, #44]	; (8008bac <LoopForever+0x12>)
  b  LoopFillZerobss
 8008b80:	e002      	b.n	8008b88 <LoopFillZerobss>

08008b82 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8008b82:	2300      	movs	r3, #0
  str  r3, [r2]
 8008b84:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008b86:	3204      	adds	r2, #4

08008b88 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8008b88:	4b09      	ldr	r3, [pc, #36]	; (8008bb0 <LoopForever+0x16>)
  cmp  r2, r3
 8008b8a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008b8c:	d3f9      	bcc.n	8008b82 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8008b8e:	f7ff ff4f 	bl	8008a30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008b92:	f000 f817 	bl	8008bc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008b96:	f7ff fcff 	bl	8008598 <main>

08008b9a <LoopForever>:

LoopForever:
    b LoopForever
 8008b9a:	e7fe      	b.n	8008b9a <LoopForever>
   ldr   r0, =_estack
 8008b9c:	20002000 	.word	0x20002000
  ldr  r3, =_sidata
 8008ba0:	0800cb94 	.word	0x0800cb94
  ldr  r0, =_sdata
 8008ba4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008ba8:	200001e8 	.word	0x200001e8
  ldr  r2, =_sbss
 8008bac:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 8008bb0:	200007dc 	.word	0x200007dc

08008bb4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008bb4:	e7fe      	b.n	8008bb4 <ADC1_COMP_IRQHandler>
	...

08008bb8 <__errno>:
 8008bb8:	4b01      	ldr	r3, [pc, #4]	; (8008bc0 <__errno+0x8>)
 8008bba:	6818      	ldr	r0, [r3, #0]
 8008bbc:	4770      	bx	lr
 8008bbe:	46c0      	nop			; (mov r8, r8)
 8008bc0:	20000018 	.word	0x20000018

08008bc4 <__libc_init_array>:
 8008bc4:	b570      	push	{r4, r5, r6, lr}
 8008bc6:	2600      	movs	r6, #0
 8008bc8:	4d0c      	ldr	r5, [pc, #48]	; (8008bfc <__libc_init_array+0x38>)
 8008bca:	4c0d      	ldr	r4, [pc, #52]	; (8008c00 <__libc_init_array+0x3c>)
 8008bcc:	1b64      	subs	r4, r4, r5
 8008bce:	10a4      	asrs	r4, r4, #2
 8008bd0:	42a6      	cmp	r6, r4
 8008bd2:	d109      	bne.n	8008be8 <__libc_init_array+0x24>
 8008bd4:	2600      	movs	r6, #0
 8008bd6:	f002 ff6d 	bl	800bab4 <_init>
 8008bda:	4d0a      	ldr	r5, [pc, #40]	; (8008c04 <__libc_init_array+0x40>)
 8008bdc:	4c0a      	ldr	r4, [pc, #40]	; (8008c08 <__libc_init_array+0x44>)
 8008bde:	1b64      	subs	r4, r4, r5
 8008be0:	10a4      	asrs	r4, r4, #2
 8008be2:	42a6      	cmp	r6, r4
 8008be4:	d105      	bne.n	8008bf2 <__libc_init_array+0x2e>
 8008be6:	bd70      	pop	{r4, r5, r6, pc}
 8008be8:	00b3      	lsls	r3, r6, #2
 8008bea:	58eb      	ldr	r3, [r5, r3]
 8008bec:	4798      	blx	r3
 8008bee:	3601      	adds	r6, #1
 8008bf0:	e7ee      	b.n	8008bd0 <__libc_init_array+0xc>
 8008bf2:	00b3      	lsls	r3, r6, #2
 8008bf4:	58eb      	ldr	r3, [r5, r3]
 8008bf6:	4798      	blx	r3
 8008bf8:	3601      	adds	r6, #1
 8008bfa:	e7f2      	b.n	8008be2 <__libc_init_array+0x1e>
 8008bfc:	0800cb8c 	.word	0x0800cb8c
 8008c00:	0800cb8c 	.word	0x0800cb8c
 8008c04:	0800cb8c 	.word	0x0800cb8c
 8008c08:	0800cb90 	.word	0x0800cb90

08008c0c <memset>:
 8008c0c:	0003      	movs	r3, r0
 8008c0e:	1882      	adds	r2, r0, r2
 8008c10:	4293      	cmp	r3, r2
 8008c12:	d100      	bne.n	8008c16 <memset+0xa>
 8008c14:	4770      	bx	lr
 8008c16:	7019      	strb	r1, [r3, #0]
 8008c18:	3301      	adds	r3, #1
 8008c1a:	e7f9      	b.n	8008c10 <memset+0x4>

08008c1c <__cvt>:
 8008c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c1e:	001e      	movs	r6, r3
 8008c20:	2300      	movs	r3, #0
 8008c22:	0014      	movs	r4, r2
 8008c24:	b08b      	sub	sp, #44	; 0x2c
 8008c26:	429e      	cmp	r6, r3
 8008c28:	da04      	bge.n	8008c34 <__cvt+0x18>
 8008c2a:	2180      	movs	r1, #128	; 0x80
 8008c2c:	0609      	lsls	r1, r1, #24
 8008c2e:	1873      	adds	r3, r6, r1
 8008c30:	001e      	movs	r6, r3
 8008c32:	232d      	movs	r3, #45	; 0x2d
 8008c34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008c36:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008c38:	7013      	strb	r3, [r2, #0]
 8008c3a:	2320      	movs	r3, #32
 8008c3c:	2203      	movs	r2, #3
 8008c3e:	439f      	bics	r7, r3
 8008c40:	2f46      	cmp	r7, #70	; 0x46
 8008c42:	d007      	beq.n	8008c54 <__cvt+0x38>
 8008c44:	003b      	movs	r3, r7
 8008c46:	3b45      	subs	r3, #69	; 0x45
 8008c48:	4259      	negs	r1, r3
 8008c4a:	414b      	adcs	r3, r1
 8008c4c:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008c4e:	3a01      	subs	r2, #1
 8008c50:	18cb      	adds	r3, r1, r3
 8008c52:	9310      	str	r3, [sp, #64]	; 0x40
 8008c54:	ab09      	add	r3, sp, #36	; 0x24
 8008c56:	9304      	str	r3, [sp, #16]
 8008c58:	ab08      	add	r3, sp, #32
 8008c5a:	9303      	str	r3, [sp, #12]
 8008c5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008c5e:	9200      	str	r2, [sp, #0]
 8008c60:	9302      	str	r3, [sp, #8]
 8008c62:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c64:	0022      	movs	r2, r4
 8008c66:	9301      	str	r3, [sp, #4]
 8008c68:	0033      	movs	r3, r6
 8008c6a:	f000 fcfd 	bl	8009668 <_dtoa_r>
 8008c6e:	0005      	movs	r5, r0
 8008c70:	2f47      	cmp	r7, #71	; 0x47
 8008c72:	d102      	bne.n	8008c7a <__cvt+0x5e>
 8008c74:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c76:	07db      	lsls	r3, r3, #31
 8008c78:	d528      	bpl.n	8008ccc <__cvt+0xb0>
 8008c7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c7c:	18eb      	adds	r3, r5, r3
 8008c7e:	9307      	str	r3, [sp, #28]
 8008c80:	2f46      	cmp	r7, #70	; 0x46
 8008c82:	d114      	bne.n	8008cae <__cvt+0x92>
 8008c84:	782b      	ldrb	r3, [r5, #0]
 8008c86:	2b30      	cmp	r3, #48	; 0x30
 8008c88:	d10c      	bne.n	8008ca4 <__cvt+0x88>
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	0020      	movs	r0, r4
 8008c90:	0031      	movs	r1, r6
 8008c92:	f7f7 fbdb 	bl	800044c <__aeabi_dcmpeq>
 8008c96:	2800      	cmp	r0, #0
 8008c98:	d104      	bne.n	8008ca4 <__cvt+0x88>
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008c9e:	1a9b      	subs	r3, r3, r2
 8008ca0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008ca2:	6013      	str	r3, [r2, #0]
 8008ca4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008ca6:	9a07      	ldr	r2, [sp, #28]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	18d3      	adds	r3, r2, r3
 8008cac:	9307      	str	r3, [sp, #28]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	0020      	movs	r0, r4
 8008cb4:	0031      	movs	r1, r6
 8008cb6:	f7f7 fbc9 	bl	800044c <__aeabi_dcmpeq>
 8008cba:	2800      	cmp	r0, #0
 8008cbc:	d001      	beq.n	8008cc2 <__cvt+0xa6>
 8008cbe:	9b07      	ldr	r3, [sp, #28]
 8008cc0:	9309      	str	r3, [sp, #36]	; 0x24
 8008cc2:	2230      	movs	r2, #48	; 0x30
 8008cc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cc6:	9907      	ldr	r1, [sp, #28]
 8008cc8:	428b      	cmp	r3, r1
 8008cca:	d306      	bcc.n	8008cda <__cvt+0xbe>
 8008ccc:	0028      	movs	r0, r5
 8008cce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cd0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008cd2:	1b5b      	subs	r3, r3, r5
 8008cd4:	6013      	str	r3, [r2, #0]
 8008cd6:	b00b      	add	sp, #44	; 0x2c
 8008cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cda:	1c59      	adds	r1, r3, #1
 8008cdc:	9109      	str	r1, [sp, #36]	; 0x24
 8008cde:	701a      	strb	r2, [r3, #0]
 8008ce0:	e7f0      	b.n	8008cc4 <__cvt+0xa8>

08008ce2 <__exponent>:
 8008ce2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ce4:	1c83      	adds	r3, r0, #2
 8008ce6:	b087      	sub	sp, #28
 8008ce8:	9303      	str	r3, [sp, #12]
 8008cea:	0005      	movs	r5, r0
 8008cec:	000c      	movs	r4, r1
 8008cee:	232b      	movs	r3, #43	; 0x2b
 8008cf0:	7002      	strb	r2, [r0, #0]
 8008cf2:	2900      	cmp	r1, #0
 8008cf4:	da01      	bge.n	8008cfa <__exponent+0x18>
 8008cf6:	424c      	negs	r4, r1
 8008cf8:	3302      	adds	r3, #2
 8008cfa:	706b      	strb	r3, [r5, #1]
 8008cfc:	2c09      	cmp	r4, #9
 8008cfe:	dd31      	ble.n	8008d64 <__exponent+0x82>
 8008d00:	270a      	movs	r7, #10
 8008d02:	ab04      	add	r3, sp, #16
 8008d04:	1dde      	adds	r6, r3, #7
 8008d06:	0020      	movs	r0, r4
 8008d08:	0039      	movs	r1, r7
 8008d0a:	9601      	str	r6, [sp, #4]
 8008d0c:	f7f7 fb88 	bl	8000420 <__aeabi_idivmod>
 8008d10:	3e01      	subs	r6, #1
 8008d12:	3130      	adds	r1, #48	; 0x30
 8008d14:	0020      	movs	r0, r4
 8008d16:	7031      	strb	r1, [r6, #0]
 8008d18:	0039      	movs	r1, r7
 8008d1a:	9402      	str	r4, [sp, #8]
 8008d1c:	f7f7 fa9a 	bl	8000254 <__divsi3>
 8008d20:	9b02      	ldr	r3, [sp, #8]
 8008d22:	0004      	movs	r4, r0
 8008d24:	2b63      	cmp	r3, #99	; 0x63
 8008d26:	dcee      	bgt.n	8008d06 <__exponent+0x24>
 8008d28:	9b01      	ldr	r3, [sp, #4]
 8008d2a:	3430      	adds	r4, #48	; 0x30
 8008d2c:	1e9a      	subs	r2, r3, #2
 8008d2e:	0013      	movs	r3, r2
 8008d30:	9903      	ldr	r1, [sp, #12]
 8008d32:	7014      	strb	r4, [r2, #0]
 8008d34:	a804      	add	r0, sp, #16
 8008d36:	3007      	adds	r0, #7
 8008d38:	4298      	cmp	r0, r3
 8008d3a:	d80e      	bhi.n	8008d5a <__exponent+0x78>
 8008d3c:	ab04      	add	r3, sp, #16
 8008d3e:	3307      	adds	r3, #7
 8008d40:	2000      	movs	r0, #0
 8008d42:	429a      	cmp	r2, r3
 8008d44:	d804      	bhi.n	8008d50 <__exponent+0x6e>
 8008d46:	ab04      	add	r3, sp, #16
 8008d48:	3009      	adds	r0, #9
 8008d4a:	18c0      	adds	r0, r0, r3
 8008d4c:	9b01      	ldr	r3, [sp, #4]
 8008d4e:	1ac0      	subs	r0, r0, r3
 8008d50:	9b03      	ldr	r3, [sp, #12]
 8008d52:	1818      	adds	r0, r3, r0
 8008d54:	1b40      	subs	r0, r0, r5
 8008d56:	b007      	add	sp, #28
 8008d58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d5a:	7818      	ldrb	r0, [r3, #0]
 8008d5c:	3301      	adds	r3, #1
 8008d5e:	7008      	strb	r0, [r1, #0]
 8008d60:	3101      	adds	r1, #1
 8008d62:	e7e7      	b.n	8008d34 <__exponent+0x52>
 8008d64:	2330      	movs	r3, #48	; 0x30
 8008d66:	18e4      	adds	r4, r4, r3
 8008d68:	70ab      	strb	r3, [r5, #2]
 8008d6a:	1d28      	adds	r0, r5, #4
 8008d6c:	70ec      	strb	r4, [r5, #3]
 8008d6e:	e7f1      	b.n	8008d54 <__exponent+0x72>

08008d70 <_printf_float>:
 8008d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d72:	b095      	sub	sp, #84	; 0x54
 8008d74:	000c      	movs	r4, r1
 8008d76:	9208      	str	r2, [sp, #32]
 8008d78:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8008d7a:	9309      	str	r3, [sp, #36]	; 0x24
 8008d7c:	0007      	movs	r7, r0
 8008d7e:	f001 fa91 	bl	800a2a4 <_localeconv_r>
 8008d82:	6803      	ldr	r3, [r0, #0]
 8008d84:	0018      	movs	r0, r3
 8008d86:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d88:	f7f7 f9be 	bl	8000108 <strlen>
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	9312      	str	r3, [sp, #72]	; 0x48
 8008d90:	7e23      	ldrb	r3, [r4, #24]
 8008d92:	2207      	movs	r2, #7
 8008d94:	001e      	movs	r6, r3
 8008d96:	6823      	ldr	r3, [r4, #0]
 8008d98:	900d      	str	r0, [sp, #52]	; 0x34
 8008d9a:	930c      	str	r3, [sp, #48]	; 0x30
 8008d9c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008d9e:	682b      	ldr	r3, [r5, #0]
 8008da0:	05c9      	lsls	r1, r1, #23
 8008da2:	d547      	bpl.n	8008e34 <_printf_float+0xc4>
 8008da4:	189b      	adds	r3, r3, r2
 8008da6:	4393      	bics	r3, r2
 8008da8:	001a      	movs	r2, r3
 8008daa:	3208      	adds	r2, #8
 8008dac:	602a      	str	r2, [r5, #0]
 8008dae:	681a      	ldr	r2, [r3, #0]
 8008db0:	685b      	ldr	r3, [r3, #4]
 8008db2:	64a2      	str	r2, [r4, #72]	; 0x48
 8008db4:	64e3      	str	r3, [r4, #76]	; 0x4c
 8008db6:	2201      	movs	r2, #1
 8008db8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8008dba:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8008dbc:	930a      	str	r3, [sp, #40]	; 0x28
 8008dbe:	006b      	lsls	r3, r5, #1
 8008dc0:	085b      	lsrs	r3, r3, #1
 8008dc2:	930e      	str	r3, [sp, #56]	; 0x38
 8008dc4:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008dc6:	4ba8      	ldr	r3, [pc, #672]	; (8009068 <_printf_float+0x2f8>)
 8008dc8:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008dca:	4252      	negs	r2, r2
 8008dcc:	f7f9 f8da 	bl	8001f84 <__aeabi_dcmpun>
 8008dd0:	2800      	cmp	r0, #0
 8008dd2:	d131      	bne.n	8008e38 <_printf_float+0xc8>
 8008dd4:	2201      	movs	r2, #1
 8008dd6:	4ba4      	ldr	r3, [pc, #656]	; (8009068 <_printf_float+0x2f8>)
 8008dd8:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008dda:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008ddc:	4252      	negs	r2, r2
 8008dde:	f7f7 fb45 	bl	800046c <__aeabi_dcmple>
 8008de2:	2800      	cmp	r0, #0
 8008de4:	d128      	bne.n	8008e38 <_printf_float+0xc8>
 8008de6:	2200      	movs	r2, #0
 8008de8:	2300      	movs	r3, #0
 8008dea:	0029      	movs	r1, r5
 8008dec:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008dee:	f7f7 fb33 	bl	8000458 <__aeabi_dcmplt>
 8008df2:	2800      	cmp	r0, #0
 8008df4:	d003      	beq.n	8008dfe <_printf_float+0x8e>
 8008df6:	0023      	movs	r3, r4
 8008df8:	222d      	movs	r2, #45	; 0x2d
 8008dfa:	3343      	adds	r3, #67	; 0x43
 8008dfc:	701a      	strb	r2, [r3, #0]
 8008dfe:	4d9b      	ldr	r5, [pc, #620]	; (800906c <_printf_float+0x2fc>)
 8008e00:	2e47      	cmp	r6, #71	; 0x47
 8008e02:	d900      	bls.n	8008e06 <_printf_float+0x96>
 8008e04:	4d9a      	ldr	r5, [pc, #616]	; (8009070 <_printf_float+0x300>)
 8008e06:	2303      	movs	r3, #3
 8008e08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008e0a:	6123      	str	r3, [r4, #16]
 8008e0c:	3301      	adds	r3, #1
 8008e0e:	439a      	bics	r2, r3
 8008e10:	2300      	movs	r3, #0
 8008e12:	6022      	str	r2, [r4, #0]
 8008e14:	930a      	str	r3, [sp, #40]	; 0x28
 8008e16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e18:	0021      	movs	r1, r4
 8008e1a:	9300      	str	r3, [sp, #0]
 8008e1c:	0038      	movs	r0, r7
 8008e1e:	9b08      	ldr	r3, [sp, #32]
 8008e20:	aa13      	add	r2, sp, #76	; 0x4c
 8008e22:	f000 f9f3 	bl	800920c <_printf_common>
 8008e26:	1c43      	adds	r3, r0, #1
 8008e28:	d000      	beq.n	8008e2c <_printf_float+0xbc>
 8008e2a:	e09e      	b.n	8008f6a <_printf_float+0x1fa>
 8008e2c:	2001      	movs	r0, #1
 8008e2e:	4240      	negs	r0, r0
 8008e30:	b015      	add	sp, #84	; 0x54
 8008e32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e34:	3307      	adds	r3, #7
 8008e36:	e7b6      	b.n	8008da6 <_printf_float+0x36>
 8008e38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e3a:	002b      	movs	r3, r5
 8008e3c:	0010      	movs	r0, r2
 8008e3e:	0029      	movs	r1, r5
 8008e40:	f7f9 f8a0 	bl	8001f84 <__aeabi_dcmpun>
 8008e44:	2800      	cmp	r0, #0
 8008e46:	d00a      	beq.n	8008e5e <_printf_float+0xee>
 8008e48:	2d00      	cmp	r5, #0
 8008e4a:	da03      	bge.n	8008e54 <_printf_float+0xe4>
 8008e4c:	0023      	movs	r3, r4
 8008e4e:	222d      	movs	r2, #45	; 0x2d
 8008e50:	3343      	adds	r3, #67	; 0x43
 8008e52:	701a      	strb	r2, [r3, #0]
 8008e54:	4d87      	ldr	r5, [pc, #540]	; (8009074 <_printf_float+0x304>)
 8008e56:	2e47      	cmp	r6, #71	; 0x47
 8008e58:	d9d5      	bls.n	8008e06 <_printf_float+0x96>
 8008e5a:	4d87      	ldr	r5, [pc, #540]	; (8009078 <_printf_float+0x308>)
 8008e5c:	e7d3      	b.n	8008e06 <_printf_float+0x96>
 8008e5e:	2220      	movs	r2, #32
 8008e60:	0031      	movs	r1, r6
 8008e62:	6863      	ldr	r3, [r4, #4]
 8008e64:	4391      	bics	r1, r2
 8008e66:	910e      	str	r1, [sp, #56]	; 0x38
 8008e68:	1c5a      	adds	r2, r3, #1
 8008e6a:	d147      	bne.n	8008efc <_printf_float+0x18c>
 8008e6c:	3307      	adds	r3, #7
 8008e6e:	6063      	str	r3, [r4, #4]
 8008e70:	2380      	movs	r3, #128	; 0x80
 8008e72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008e74:	00db      	lsls	r3, r3, #3
 8008e76:	4313      	orrs	r3, r2
 8008e78:	2200      	movs	r2, #0
 8008e7a:	9206      	str	r2, [sp, #24]
 8008e7c:	aa12      	add	r2, sp, #72	; 0x48
 8008e7e:	9205      	str	r2, [sp, #20]
 8008e80:	aa11      	add	r2, sp, #68	; 0x44
 8008e82:	9203      	str	r2, [sp, #12]
 8008e84:	2223      	movs	r2, #35	; 0x23
 8008e86:	a908      	add	r1, sp, #32
 8008e88:	6023      	str	r3, [r4, #0]
 8008e8a:	9301      	str	r3, [sp, #4]
 8008e8c:	6863      	ldr	r3, [r4, #4]
 8008e8e:	1852      	adds	r2, r2, r1
 8008e90:	9202      	str	r2, [sp, #8]
 8008e92:	9300      	str	r3, [sp, #0]
 8008e94:	0038      	movs	r0, r7
 8008e96:	002b      	movs	r3, r5
 8008e98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e9a:	9604      	str	r6, [sp, #16]
 8008e9c:	f7ff febe 	bl	8008c1c <__cvt>
 8008ea0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ea2:	0005      	movs	r5, r0
 8008ea4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008ea6:	2b47      	cmp	r3, #71	; 0x47
 8008ea8:	d108      	bne.n	8008ebc <_printf_float+0x14c>
 8008eaa:	1ccb      	adds	r3, r1, #3
 8008eac:	db02      	blt.n	8008eb4 <_printf_float+0x144>
 8008eae:	6863      	ldr	r3, [r4, #4]
 8008eb0:	4299      	cmp	r1, r3
 8008eb2:	dd46      	ble.n	8008f42 <_printf_float+0x1d2>
 8008eb4:	0033      	movs	r3, r6
 8008eb6:	3b02      	subs	r3, #2
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	001e      	movs	r6, r3
 8008ebc:	2e65      	cmp	r6, #101	; 0x65
 8008ebe:	d824      	bhi.n	8008f0a <_printf_float+0x19a>
 8008ec0:	0020      	movs	r0, r4
 8008ec2:	0032      	movs	r2, r6
 8008ec4:	3901      	subs	r1, #1
 8008ec6:	3050      	adds	r0, #80	; 0x50
 8008ec8:	9111      	str	r1, [sp, #68]	; 0x44
 8008eca:	f7ff ff0a 	bl	8008ce2 <__exponent>
 8008ece:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008ed0:	900a      	str	r0, [sp, #40]	; 0x28
 8008ed2:	1813      	adds	r3, r2, r0
 8008ed4:	6123      	str	r3, [r4, #16]
 8008ed6:	2a01      	cmp	r2, #1
 8008ed8:	dc02      	bgt.n	8008ee0 <_printf_float+0x170>
 8008eda:	6822      	ldr	r2, [r4, #0]
 8008edc:	07d2      	lsls	r2, r2, #31
 8008ede:	d501      	bpl.n	8008ee4 <_printf_float+0x174>
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	6123      	str	r3, [r4, #16]
 8008ee4:	2323      	movs	r3, #35	; 0x23
 8008ee6:	aa08      	add	r2, sp, #32
 8008ee8:	189b      	adds	r3, r3, r2
 8008eea:	781b      	ldrb	r3, [r3, #0]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d100      	bne.n	8008ef2 <_printf_float+0x182>
 8008ef0:	e791      	b.n	8008e16 <_printf_float+0xa6>
 8008ef2:	0023      	movs	r3, r4
 8008ef4:	222d      	movs	r2, #45	; 0x2d
 8008ef6:	3343      	adds	r3, #67	; 0x43
 8008ef8:	701a      	strb	r2, [r3, #0]
 8008efa:	e78c      	b.n	8008e16 <_printf_float+0xa6>
 8008efc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008efe:	2a47      	cmp	r2, #71	; 0x47
 8008f00:	d1b6      	bne.n	8008e70 <_printf_float+0x100>
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d1b4      	bne.n	8008e70 <_printf_float+0x100>
 8008f06:	3301      	adds	r3, #1
 8008f08:	e7b1      	b.n	8008e6e <_printf_float+0xfe>
 8008f0a:	2e66      	cmp	r6, #102	; 0x66
 8008f0c:	d11b      	bne.n	8008f46 <_printf_float+0x1d6>
 8008f0e:	6863      	ldr	r3, [r4, #4]
 8008f10:	2900      	cmp	r1, #0
 8008f12:	dd0d      	ble.n	8008f30 <_printf_float+0x1c0>
 8008f14:	6121      	str	r1, [r4, #16]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d102      	bne.n	8008f20 <_printf_float+0x1b0>
 8008f1a:	6822      	ldr	r2, [r4, #0]
 8008f1c:	07d2      	lsls	r2, r2, #31
 8008f1e:	d502      	bpl.n	8008f26 <_printf_float+0x1b6>
 8008f20:	3301      	adds	r3, #1
 8008f22:	1859      	adds	r1, r3, r1
 8008f24:	6121      	str	r1, [r4, #16]
 8008f26:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008f28:	65a3      	str	r3, [r4, #88]	; 0x58
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	930a      	str	r3, [sp, #40]	; 0x28
 8008f2e:	e7d9      	b.n	8008ee4 <_printf_float+0x174>
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d103      	bne.n	8008f3c <_printf_float+0x1cc>
 8008f34:	2201      	movs	r2, #1
 8008f36:	6821      	ldr	r1, [r4, #0]
 8008f38:	4211      	tst	r1, r2
 8008f3a:	d000      	beq.n	8008f3e <_printf_float+0x1ce>
 8008f3c:	1c9a      	adds	r2, r3, #2
 8008f3e:	6122      	str	r2, [r4, #16]
 8008f40:	e7f1      	b.n	8008f26 <_printf_float+0x1b6>
 8008f42:	2367      	movs	r3, #103	; 0x67
 8008f44:	001e      	movs	r6, r3
 8008f46:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008f48:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	db06      	blt.n	8008f5c <_printf_float+0x1ec>
 8008f4e:	6822      	ldr	r2, [r4, #0]
 8008f50:	6123      	str	r3, [r4, #16]
 8008f52:	07d2      	lsls	r2, r2, #31
 8008f54:	d5e7      	bpl.n	8008f26 <_printf_float+0x1b6>
 8008f56:	3301      	adds	r3, #1
 8008f58:	6123      	str	r3, [r4, #16]
 8008f5a:	e7e4      	b.n	8008f26 <_printf_float+0x1b6>
 8008f5c:	2101      	movs	r1, #1
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	dc01      	bgt.n	8008f66 <_printf_float+0x1f6>
 8008f62:	1849      	adds	r1, r1, r1
 8008f64:	1ac9      	subs	r1, r1, r3
 8008f66:	1852      	adds	r2, r2, r1
 8008f68:	e7e9      	b.n	8008f3e <_printf_float+0x1ce>
 8008f6a:	6822      	ldr	r2, [r4, #0]
 8008f6c:	0553      	lsls	r3, r2, #21
 8008f6e:	d408      	bmi.n	8008f82 <_printf_float+0x212>
 8008f70:	6923      	ldr	r3, [r4, #16]
 8008f72:	002a      	movs	r2, r5
 8008f74:	0038      	movs	r0, r7
 8008f76:	9908      	ldr	r1, [sp, #32]
 8008f78:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008f7a:	47a8      	blx	r5
 8008f7c:	1c43      	adds	r3, r0, #1
 8008f7e:	d129      	bne.n	8008fd4 <_printf_float+0x264>
 8008f80:	e754      	b.n	8008e2c <_printf_float+0xbc>
 8008f82:	2e65      	cmp	r6, #101	; 0x65
 8008f84:	d800      	bhi.n	8008f88 <_printf_float+0x218>
 8008f86:	e0ec      	b.n	8009162 <_printf_float+0x3f2>
 8008f88:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008f8a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	2300      	movs	r3, #0
 8008f90:	f7f7 fa5c 	bl	800044c <__aeabi_dcmpeq>
 8008f94:	2800      	cmp	r0, #0
 8008f96:	d034      	beq.n	8009002 <_printf_float+0x292>
 8008f98:	2301      	movs	r3, #1
 8008f9a:	0038      	movs	r0, r7
 8008f9c:	4a37      	ldr	r2, [pc, #220]	; (800907c <_printf_float+0x30c>)
 8008f9e:	9908      	ldr	r1, [sp, #32]
 8008fa0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008fa2:	47a8      	blx	r5
 8008fa4:	1c43      	adds	r3, r0, #1
 8008fa6:	d100      	bne.n	8008faa <_printf_float+0x23a>
 8008fa8:	e740      	b.n	8008e2c <_printf_float+0xbc>
 8008faa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008fac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008fae:	4293      	cmp	r3, r2
 8008fb0:	db02      	blt.n	8008fb8 <_printf_float+0x248>
 8008fb2:	6823      	ldr	r3, [r4, #0]
 8008fb4:	07db      	lsls	r3, r3, #31
 8008fb6:	d50d      	bpl.n	8008fd4 <_printf_float+0x264>
 8008fb8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008fba:	0038      	movs	r0, r7
 8008fbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fbe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008fc0:	9908      	ldr	r1, [sp, #32]
 8008fc2:	47a8      	blx	r5
 8008fc4:	2500      	movs	r5, #0
 8008fc6:	1c43      	adds	r3, r0, #1
 8008fc8:	d100      	bne.n	8008fcc <_printf_float+0x25c>
 8008fca:	e72f      	b.n	8008e2c <_printf_float+0xbc>
 8008fcc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008fce:	3b01      	subs	r3, #1
 8008fd0:	42ab      	cmp	r3, r5
 8008fd2:	dc0a      	bgt.n	8008fea <_printf_float+0x27a>
 8008fd4:	6823      	ldr	r3, [r4, #0]
 8008fd6:	079b      	lsls	r3, r3, #30
 8008fd8:	d500      	bpl.n	8008fdc <_printf_float+0x26c>
 8008fda:	e114      	b.n	8009206 <_printf_float+0x496>
 8008fdc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008fde:	68e0      	ldr	r0, [r4, #12]
 8008fe0:	4298      	cmp	r0, r3
 8008fe2:	db00      	blt.n	8008fe6 <_printf_float+0x276>
 8008fe4:	e724      	b.n	8008e30 <_printf_float+0xc0>
 8008fe6:	0018      	movs	r0, r3
 8008fe8:	e722      	b.n	8008e30 <_printf_float+0xc0>
 8008fea:	0022      	movs	r2, r4
 8008fec:	2301      	movs	r3, #1
 8008fee:	0038      	movs	r0, r7
 8008ff0:	9908      	ldr	r1, [sp, #32]
 8008ff2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008ff4:	321a      	adds	r2, #26
 8008ff6:	47b0      	blx	r6
 8008ff8:	1c43      	adds	r3, r0, #1
 8008ffa:	d100      	bne.n	8008ffe <_printf_float+0x28e>
 8008ffc:	e716      	b.n	8008e2c <_printf_float+0xbc>
 8008ffe:	3501      	adds	r5, #1
 8009000:	e7e4      	b.n	8008fcc <_printf_float+0x25c>
 8009002:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009004:	2b00      	cmp	r3, #0
 8009006:	dc3b      	bgt.n	8009080 <_printf_float+0x310>
 8009008:	2301      	movs	r3, #1
 800900a:	0038      	movs	r0, r7
 800900c:	4a1b      	ldr	r2, [pc, #108]	; (800907c <_printf_float+0x30c>)
 800900e:	9908      	ldr	r1, [sp, #32]
 8009010:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009012:	47b0      	blx	r6
 8009014:	1c43      	adds	r3, r0, #1
 8009016:	d100      	bne.n	800901a <_printf_float+0x2aa>
 8009018:	e708      	b.n	8008e2c <_printf_float+0xbc>
 800901a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800901c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800901e:	4313      	orrs	r3, r2
 8009020:	d102      	bne.n	8009028 <_printf_float+0x2b8>
 8009022:	6823      	ldr	r3, [r4, #0]
 8009024:	07db      	lsls	r3, r3, #31
 8009026:	d5d5      	bpl.n	8008fd4 <_printf_float+0x264>
 8009028:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800902a:	0038      	movs	r0, r7
 800902c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800902e:	9908      	ldr	r1, [sp, #32]
 8009030:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009032:	47b0      	blx	r6
 8009034:	1c43      	adds	r3, r0, #1
 8009036:	d100      	bne.n	800903a <_printf_float+0x2ca>
 8009038:	e6f8      	b.n	8008e2c <_printf_float+0xbc>
 800903a:	2300      	movs	r3, #0
 800903c:	930a      	str	r3, [sp, #40]	; 0x28
 800903e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009040:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009042:	425b      	negs	r3, r3
 8009044:	4293      	cmp	r3, r2
 8009046:	dc01      	bgt.n	800904c <_printf_float+0x2dc>
 8009048:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800904a:	e792      	b.n	8008f72 <_printf_float+0x202>
 800904c:	0022      	movs	r2, r4
 800904e:	2301      	movs	r3, #1
 8009050:	0038      	movs	r0, r7
 8009052:	9908      	ldr	r1, [sp, #32]
 8009054:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009056:	321a      	adds	r2, #26
 8009058:	47b0      	blx	r6
 800905a:	1c43      	adds	r3, r0, #1
 800905c:	d100      	bne.n	8009060 <_printf_float+0x2f0>
 800905e:	e6e5      	b.n	8008e2c <_printf_float+0xbc>
 8009060:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009062:	3301      	adds	r3, #1
 8009064:	e7ea      	b.n	800903c <_printf_float+0x2cc>
 8009066:	46c0      	nop			; (mov r8, r8)
 8009068:	7fefffff 	.word	0x7fefffff
 800906c:	0800c7b0 	.word	0x0800c7b0
 8009070:	0800c7b4 	.word	0x0800c7b4
 8009074:	0800c7b8 	.word	0x0800c7b8
 8009078:	0800c7bc 	.word	0x0800c7bc
 800907c:	0800c7c0 	.word	0x0800c7c0
 8009080:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009082:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009084:	920a      	str	r2, [sp, #40]	; 0x28
 8009086:	429a      	cmp	r2, r3
 8009088:	dd00      	ble.n	800908c <_printf_float+0x31c>
 800908a:	930a      	str	r3, [sp, #40]	; 0x28
 800908c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800908e:	2b00      	cmp	r3, #0
 8009090:	dc3d      	bgt.n	800910e <_printf_float+0x39e>
 8009092:	2300      	movs	r3, #0
 8009094:	930e      	str	r3, [sp, #56]	; 0x38
 8009096:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009098:	43db      	mvns	r3, r3
 800909a:	17db      	asrs	r3, r3, #31
 800909c:	930f      	str	r3, [sp, #60]	; 0x3c
 800909e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80090a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80090a2:	930c      	str	r3, [sp, #48]	; 0x30
 80090a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090a6:	4013      	ands	r3, r2
 80090a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80090aa:	1ad3      	subs	r3, r2, r3
 80090ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80090ae:	4293      	cmp	r3, r2
 80090b0:	dc36      	bgt.n	8009120 <_printf_float+0x3b0>
 80090b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80090b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80090b6:	4293      	cmp	r3, r2
 80090b8:	db40      	blt.n	800913c <_printf_float+0x3cc>
 80090ba:	6823      	ldr	r3, [r4, #0]
 80090bc:	07db      	lsls	r3, r3, #31
 80090be:	d43d      	bmi.n	800913c <_printf_float+0x3cc>
 80090c0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80090c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80090c4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80090c6:	1ad3      	subs	r3, r2, r3
 80090c8:	1a52      	subs	r2, r2, r1
 80090ca:	920a      	str	r2, [sp, #40]	; 0x28
 80090cc:	429a      	cmp	r2, r3
 80090ce:	dd00      	ble.n	80090d2 <_printf_float+0x362>
 80090d0:	930a      	str	r3, [sp, #40]	; 0x28
 80090d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	dc3a      	bgt.n	800914e <_printf_float+0x3de>
 80090d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090da:	2500      	movs	r5, #0
 80090dc:	43db      	mvns	r3, r3
 80090de:	17db      	asrs	r3, r3, #31
 80090e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80090e2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80090e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80090e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80090e8:	1a9b      	subs	r3, r3, r2
 80090ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090ec:	400a      	ands	r2, r1
 80090ee:	1a9b      	subs	r3, r3, r2
 80090f0:	42ab      	cmp	r3, r5
 80090f2:	dc00      	bgt.n	80090f6 <_printf_float+0x386>
 80090f4:	e76e      	b.n	8008fd4 <_printf_float+0x264>
 80090f6:	0022      	movs	r2, r4
 80090f8:	2301      	movs	r3, #1
 80090fa:	0038      	movs	r0, r7
 80090fc:	9908      	ldr	r1, [sp, #32]
 80090fe:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009100:	321a      	adds	r2, #26
 8009102:	47b0      	blx	r6
 8009104:	1c43      	adds	r3, r0, #1
 8009106:	d100      	bne.n	800910a <_printf_float+0x39a>
 8009108:	e690      	b.n	8008e2c <_printf_float+0xbc>
 800910a:	3501      	adds	r5, #1
 800910c:	e7e9      	b.n	80090e2 <_printf_float+0x372>
 800910e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009110:	002a      	movs	r2, r5
 8009112:	0038      	movs	r0, r7
 8009114:	9908      	ldr	r1, [sp, #32]
 8009116:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009118:	47b0      	blx	r6
 800911a:	1c43      	adds	r3, r0, #1
 800911c:	d1b9      	bne.n	8009092 <_printf_float+0x322>
 800911e:	e685      	b.n	8008e2c <_printf_float+0xbc>
 8009120:	0022      	movs	r2, r4
 8009122:	2301      	movs	r3, #1
 8009124:	0038      	movs	r0, r7
 8009126:	9908      	ldr	r1, [sp, #32]
 8009128:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800912a:	321a      	adds	r2, #26
 800912c:	47b0      	blx	r6
 800912e:	1c43      	adds	r3, r0, #1
 8009130:	d100      	bne.n	8009134 <_printf_float+0x3c4>
 8009132:	e67b      	b.n	8008e2c <_printf_float+0xbc>
 8009134:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009136:	3301      	adds	r3, #1
 8009138:	930e      	str	r3, [sp, #56]	; 0x38
 800913a:	e7b0      	b.n	800909e <_printf_float+0x32e>
 800913c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800913e:	0038      	movs	r0, r7
 8009140:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009142:	9908      	ldr	r1, [sp, #32]
 8009144:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009146:	47b0      	blx	r6
 8009148:	1c43      	adds	r3, r0, #1
 800914a:	d1b9      	bne.n	80090c0 <_printf_float+0x350>
 800914c:	e66e      	b.n	8008e2c <_printf_float+0xbc>
 800914e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009150:	0038      	movs	r0, r7
 8009152:	18ea      	adds	r2, r5, r3
 8009154:	9908      	ldr	r1, [sp, #32]
 8009156:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009158:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800915a:	47a8      	blx	r5
 800915c:	1c43      	adds	r3, r0, #1
 800915e:	d1bb      	bne.n	80090d8 <_printf_float+0x368>
 8009160:	e664      	b.n	8008e2c <_printf_float+0xbc>
 8009162:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009164:	2b01      	cmp	r3, #1
 8009166:	dc02      	bgt.n	800916e <_printf_float+0x3fe>
 8009168:	2301      	movs	r3, #1
 800916a:	421a      	tst	r2, r3
 800916c:	d038      	beq.n	80091e0 <_printf_float+0x470>
 800916e:	2301      	movs	r3, #1
 8009170:	002a      	movs	r2, r5
 8009172:	0038      	movs	r0, r7
 8009174:	9908      	ldr	r1, [sp, #32]
 8009176:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009178:	47b0      	blx	r6
 800917a:	1c43      	adds	r3, r0, #1
 800917c:	d100      	bne.n	8009180 <_printf_float+0x410>
 800917e:	e655      	b.n	8008e2c <_printf_float+0xbc>
 8009180:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009182:	0038      	movs	r0, r7
 8009184:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009186:	9908      	ldr	r1, [sp, #32]
 8009188:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800918a:	47b0      	blx	r6
 800918c:	1c43      	adds	r3, r0, #1
 800918e:	d100      	bne.n	8009192 <_printf_float+0x422>
 8009190:	e64c      	b.n	8008e2c <_printf_float+0xbc>
 8009192:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8009194:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8009196:	2200      	movs	r2, #0
 8009198:	2300      	movs	r3, #0
 800919a:	f7f7 f957 	bl	800044c <__aeabi_dcmpeq>
 800919e:	2800      	cmp	r0, #0
 80091a0:	d11c      	bne.n	80091dc <_printf_float+0x46c>
 80091a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80091a4:	1c6a      	adds	r2, r5, #1
 80091a6:	3b01      	subs	r3, #1
 80091a8:	0038      	movs	r0, r7
 80091aa:	9908      	ldr	r1, [sp, #32]
 80091ac:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80091ae:	47a8      	blx	r5
 80091b0:	1c43      	adds	r3, r0, #1
 80091b2:	d10f      	bne.n	80091d4 <_printf_float+0x464>
 80091b4:	e63a      	b.n	8008e2c <_printf_float+0xbc>
 80091b6:	0022      	movs	r2, r4
 80091b8:	2301      	movs	r3, #1
 80091ba:	0038      	movs	r0, r7
 80091bc:	9908      	ldr	r1, [sp, #32]
 80091be:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80091c0:	321a      	adds	r2, #26
 80091c2:	47b0      	blx	r6
 80091c4:	1c43      	adds	r3, r0, #1
 80091c6:	d100      	bne.n	80091ca <_printf_float+0x45a>
 80091c8:	e630      	b.n	8008e2c <_printf_float+0xbc>
 80091ca:	3501      	adds	r5, #1
 80091cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80091ce:	3b01      	subs	r3, #1
 80091d0:	42ab      	cmp	r3, r5
 80091d2:	dcf0      	bgt.n	80091b6 <_printf_float+0x446>
 80091d4:	0022      	movs	r2, r4
 80091d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091d8:	3250      	adds	r2, #80	; 0x50
 80091da:	e6cb      	b.n	8008f74 <_printf_float+0x204>
 80091dc:	2500      	movs	r5, #0
 80091de:	e7f5      	b.n	80091cc <_printf_float+0x45c>
 80091e0:	002a      	movs	r2, r5
 80091e2:	e7e1      	b.n	80091a8 <_printf_float+0x438>
 80091e4:	0022      	movs	r2, r4
 80091e6:	2301      	movs	r3, #1
 80091e8:	0038      	movs	r0, r7
 80091ea:	9908      	ldr	r1, [sp, #32]
 80091ec:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80091ee:	3219      	adds	r2, #25
 80091f0:	47b0      	blx	r6
 80091f2:	1c43      	adds	r3, r0, #1
 80091f4:	d100      	bne.n	80091f8 <_printf_float+0x488>
 80091f6:	e619      	b.n	8008e2c <_printf_float+0xbc>
 80091f8:	3501      	adds	r5, #1
 80091fa:	68e3      	ldr	r3, [r4, #12]
 80091fc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80091fe:	1a9b      	subs	r3, r3, r2
 8009200:	42ab      	cmp	r3, r5
 8009202:	dcef      	bgt.n	80091e4 <_printf_float+0x474>
 8009204:	e6ea      	b.n	8008fdc <_printf_float+0x26c>
 8009206:	2500      	movs	r5, #0
 8009208:	e7f7      	b.n	80091fa <_printf_float+0x48a>
 800920a:	46c0      	nop			; (mov r8, r8)

0800920c <_printf_common>:
 800920c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800920e:	0015      	movs	r5, r2
 8009210:	9301      	str	r3, [sp, #4]
 8009212:	688a      	ldr	r2, [r1, #8]
 8009214:	690b      	ldr	r3, [r1, #16]
 8009216:	000c      	movs	r4, r1
 8009218:	9000      	str	r0, [sp, #0]
 800921a:	4293      	cmp	r3, r2
 800921c:	da00      	bge.n	8009220 <_printf_common+0x14>
 800921e:	0013      	movs	r3, r2
 8009220:	0022      	movs	r2, r4
 8009222:	602b      	str	r3, [r5, #0]
 8009224:	3243      	adds	r2, #67	; 0x43
 8009226:	7812      	ldrb	r2, [r2, #0]
 8009228:	2a00      	cmp	r2, #0
 800922a:	d001      	beq.n	8009230 <_printf_common+0x24>
 800922c:	3301      	adds	r3, #1
 800922e:	602b      	str	r3, [r5, #0]
 8009230:	6823      	ldr	r3, [r4, #0]
 8009232:	069b      	lsls	r3, r3, #26
 8009234:	d502      	bpl.n	800923c <_printf_common+0x30>
 8009236:	682b      	ldr	r3, [r5, #0]
 8009238:	3302      	adds	r3, #2
 800923a:	602b      	str	r3, [r5, #0]
 800923c:	6822      	ldr	r2, [r4, #0]
 800923e:	2306      	movs	r3, #6
 8009240:	0017      	movs	r7, r2
 8009242:	401f      	ands	r7, r3
 8009244:	421a      	tst	r2, r3
 8009246:	d027      	beq.n	8009298 <_printf_common+0x8c>
 8009248:	0023      	movs	r3, r4
 800924a:	3343      	adds	r3, #67	; 0x43
 800924c:	781b      	ldrb	r3, [r3, #0]
 800924e:	1e5a      	subs	r2, r3, #1
 8009250:	4193      	sbcs	r3, r2
 8009252:	6822      	ldr	r2, [r4, #0]
 8009254:	0692      	lsls	r2, r2, #26
 8009256:	d430      	bmi.n	80092ba <_printf_common+0xae>
 8009258:	0022      	movs	r2, r4
 800925a:	9901      	ldr	r1, [sp, #4]
 800925c:	9800      	ldr	r0, [sp, #0]
 800925e:	9e08      	ldr	r6, [sp, #32]
 8009260:	3243      	adds	r2, #67	; 0x43
 8009262:	47b0      	blx	r6
 8009264:	1c43      	adds	r3, r0, #1
 8009266:	d025      	beq.n	80092b4 <_printf_common+0xa8>
 8009268:	2306      	movs	r3, #6
 800926a:	6820      	ldr	r0, [r4, #0]
 800926c:	682a      	ldr	r2, [r5, #0]
 800926e:	68e1      	ldr	r1, [r4, #12]
 8009270:	2500      	movs	r5, #0
 8009272:	4003      	ands	r3, r0
 8009274:	2b04      	cmp	r3, #4
 8009276:	d103      	bne.n	8009280 <_printf_common+0x74>
 8009278:	1a8d      	subs	r5, r1, r2
 800927a:	43eb      	mvns	r3, r5
 800927c:	17db      	asrs	r3, r3, #31
 800927e:	401d      	ands	r5, r3
 8009280:	68a3      	ldr	r3, [r4, #8]
 8009282:	6922      	ldr	r2, [r4, #16]
 8009284:	4293      	cmp	r3, r2
 8009286:	dd01      	ble.n	800928c <_printf_common+0x80>
 8009288:	1a9b      	subs	r3, r3, r2
 800928a:	18ed      	adds	r5, r5, r3
 800928c:	2700      	movs	r7, #0
 800928e:	42bd      	cmp	r5, r7
 8009290:	d120      	bne.n	80092d4 <_printf_common+0xc8>
 8009292:	2000      	movs	r0, #0
 8009294:	e010      	b.n	80092b8 <_printf_common+0xac>
 8009296:	3701      	adds	r7, #1
 8009298:	68e3      	ldr	r3, [r4, #12]
 800929a:	682a      	ldr	r2, [r5, #0]
 800929c:	1a9b      	subs	r3, r3, r2
 800929e:	42bb      	cmp	r3, r7
 80092a0:	ddd2      	ble.n	8009248 <_printf_common+0x3c>
 80092a2:	0022      	movs	r2, r4
 80092a4:	2301      	movs	r3, #1
 80092a6:	9901      	ldr	r1, [sp, #4]
 80092a8:	9800      	ldr	r0, [sp, #0]
 80092aa:	9e08      	ldr	r6, [sp, #32]
 80092ac:	3219      	adds	r2, #25
 80092ae:	47b0      	blx	r6
 80092b0:	1c43      	adds	r3, r0, #1
 80092b2:	d1f0      	bne.n	8009296 <_printf_common+0x8a>
 80092b4:	2001      	movs	r0, #1
 80092b6:	4240      	negs	r0, r0
 80092b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80092ba:	2030      	movs	r0, #48	; 0x30
 80092bc:	18e1      	adds	r1, r4, r3
 80092be:	3143      	adds	r1, #67	; 0x43
 80092c0:	7008      	strb	r0, [r1, #0]
 80092c2:	0021      	movs	r1, r4
 80092c4:	1c5a      	adds	r2, r3, #1
 80092c6:	3145      	adds	r1, #69	; 0x45
 80092c8:	7809      	ldrb	r1, [r1, #0]
 80092ca:	18a2      	adds	r2, r4, r2
 80092cc:	3243      	adds	r2, #67	; 0x43
 80092ce:	3302      	adds	r3, #2
 80092d0:	7011      	strb	r1, [r2, #0]
 80092d2:	e7c1      	b.n	8009258 <_printf_common+0x4c>
 80092d4:	0022      	movs	r2, r4
 80092d6:	2301      	movs	r3, #1
 80092d8:	9901      	ldr	r1, [sp, #4]
 80092da:	9800      	ldr	r0, [sp, #0]
 80092dc:	9e08      	ldr	r6, [sp, #32]
 80092de:	321a      	adds	r2, #26
 80092e0:	47b0      	blx	r6
 80092e2:	1c43      	adds	r3, r0, #1
 80092e4:	d0e6      	beq.n	80092b4 <_printf_common+0xa8>
 80092e6:	3701      	adds	r7, #1
 80092e8:	e7d1      	b.n	800928e <_printf_common+0x82>
	...

080092ec <_printf_i>:
 80092ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092ee:	b08b      	sub	sp, #44	; 0x2c
 80092f0:	9206      	str	r2, [sp, #24]
 80092f2:	000a      	movs	r2, r1
 80092f4:	3243      	adds	r2, #67	; 0x43
 80092f6:	9307      	str	r3, [sp, #28]
 80092f8:	9005      	str	r0, [sp, #20]
 80092fa:	9204      	str	r2, [sp, #16]
 80092fc:	7e0a      	ldrb	r2, [r1, #24]
 80092fe:	000c      	movs	r4, r1
 8009300:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009302:	2a78      	cmp	r2, #120	; 0x78
 8009304:	d806      	bhi.n	8009314 <_printf_i+0x28>
 8009306:	2a62      	cmp	r2, #98	; 0x62
 8009308:	d808      	bhi.n	800931c <_printf_i+0x30>
 800930a:	2a00      	cmp	r2, #0
 800930c:	d100      	bne.n	8009310 <_printf_i+0x24>
 800930e:	e0c0      	b.n	8009492 <_printf_i+0x1a6>
 8009310:	2a58      	cmp	r2, #88	; 0x58
 8009312:	d052      	beq.n	80093ba <_printf_i+0xce>
 8009314:	0026      	movs	r6, r4
 8009316:	3642      	adds	r6, #66	; 0x42
 8009318:	7032      	strb	r2, [r6, #0]
 800931a:	e022      	b.n	8009362 <_printf_i+0x76>
 800931c:	0010      	movs	r0, r2
 800931e:	3863      	subs	r0, #99	; 0x63
 8009320:	2815      	cmp	r0, #21
 8009322:	d8f7      	bhi.n	8009314 <_printf_i+0x28>
 8009324:	f7f6 ff02 	bl	800012c <__gnu_thumb1_case_shi>
 8009328:	001f0016 	.word	0x001f0016
 800932c:	fff6fff6 	.word	0xfff6fff6
 8009330:	fff6fff6 	.word	0xfff6fff6
 8009334:	fff6001f 	.word	0xfff6001f
 8009338:	fff6fff6 	.word	0xfff6fff6
 800933c:	00a8fff6 	.word	0x00a8fff6
 8009340:	009a0036 	.word	0x009a0036
 8009344:	fff6fff6 	.word	0xfff6fff6
 8009348:	fff600b9 	.word	0xfff600b9
 800934c:	fff60036 	.word	0xfff60036
 8009350:	009efff6 	.word	0x009efff6
 8009354:	0026      	movs	r6, r4
 8009356:	681a      	ldr	r2, [r3, #0]
 8009358:	3642      	adds	r6, #66	; 0x42
 800935a:	1d11      	adds	r1, r2, #4
 800935c:	6019      	str	r1, [r3, #0]
 800935e:	6813      	ldr	r3, [r2, #0]
 8009360:	7033      	strb	r3, [r6, #0]
 8009362:	2301      	movs	r3, #1
 8009364:	e0a7      	b.n	80094b6 <_printf_i+0x1ca>
 8009366:	6808      	ldr	r0, [r1, #0]
 8009368:	6819      	ldr	r1, [r3, #0]
 800936a:	1d0a      	adds	r2, r1, #4
 800936c:	0605      	lsls	r5, r0, #24
 800936e:	d50b      	bpl.n	8009388 <_printf_i+0x9c>
 8009370:	680d      	ldr	r5, [r1, #0]
 8009372:	601a      	str	r2, [r3, #0]
 8009374:	2d00      	cmp	r5, #0
 8009376:	da03      	bge.n	8009380 <_printf_i+0x94>
 8009378:	232d      	movs	r3, #45	; 0x2d
 800937a:	9a04      	ldr	r2, [sp, #16]
 800937c:	426d      	negs	r5, r5
 800937e:	7013      	strb	r3, [r2, #0]
 8009380:	4b61      	ldr	r3, [pc, #388]	; (8009508 <_printf_i+0x21c>)
 8009382:	270a      	movs	r7, #10
 8009384:	9303      	str	r3, [sp, #12]
 8009386:	e032      	b.n	80093ee <_printf_i+0x102>
 8009388:	680d      	ldr	r5, [r1, #0]
 800938a:	601a      	str	r2, [r3, #0]
 800938c:	0641      	lsls	r1, r0, #25
 800938e:	d5f1      	bpl.n	8009374 <_printf_i+0x88>
 8009390:	b22d      	sxth	r5, r5
 8009392:	e7ef      	b.n	8009374 <_printf_i+0x88>
 8009394:	680d      	ldr	r5, [r1, #0]
 8009396:	6819      	ldr	r1, [r3, #0]
 8009398:	1d08      	adds	r0, r1, #4
 800939a:	6018      	str	r0, [r3, #0]
 800939c:	062e      	lsls	r6, r5, #24
 800939e:	d501      	bpl.n	80093a4 <_printf_i+0xb8>
 80093a0:	680d      	ldr	r5, [r1, #0]
 80093a2:	e003      	b.n	80093ac <_printf_i+0xc0>
 80093a4:	066d      	lsls	r5, r5, #25
 80093a6:	d5fb      	bpl.n	80093a0 <_printf_i+0xb4>
 80093a8:	680d      	ldr	r5, [r1, #0]
 80093aa:	b2ad      	uxth	r5, r5
 80093ac:	4b56      	ldr	r3, [pc, #344]	; (8009508 <_printf_i+0x21c>)
 80093ae:	270a      	movs	r7, #10
 80093b0:	9303      	str	r3, [sp, #12]
 80093b2:	2a6f      	cmp	r2, #111	; 0x6f
 80093b4:	d117      	bne.n	80093e6 <_printf_i+0xfa>
 80093b6:	2708      	movs	r7, #8
 80093b8:	e015      	b.n	80093e6 <_printf_i+0xfa>
 80093ba:	3145      	adds	r1, #69	; 0x45
 80093bc:	700a      	strb	r2, [r1, #0]
 80093be:	4a52      	ldr	r2, [pc, #328]	; (8009508 <_printf_i+0x21c>)
 80093c0:	9203      	str	r2, [sp, #12]
 80093c2:	681a      	ldr	r2, [r3, #0]
 80093c4:	6821      	ldr	r1, [r4, #0]
 80093c6:	ca20      	ldmia	r2!, {r5}
 80093c8:	601a      	str	r2, [r3, #0]
 80093ca:	0608      	lsls	r0, r1, #24
 80093cc:	d550      	bpl.n	8009470 <_printf_i+0x184>
 80093ce:	07cb      	lsls	r3, r1, #31
 80093d0:	d502      	bpl.n	80093d8 <_printf_i+0xec>
 80093d2:	2320      	movs	r3, #32
 80093d4:	4319      	orrs	r1, r3
 80093d6:	6021      	str	r1, [r4, #0]
 80093d8:	2710      	movs	r7, #16
 80093da:	2d00      	cmp	r5, #0
 80093dc:	d103      	bne.n	80093e6 <_printf_i+0xfa>
 80093de:	2320      	movs	r3, #32
 80093e0:	6822      	ldr	r2, [r4, #0]
 80093e2:	439a      	bics	r2, r3
 80093e4:	6022      	str	r2, [r4, #0]
 80093e6:	0023      	movs	r3, r4
 80093e8:	2200      	movs	r2, #0
 80093ea:	3343      	adds	r3, #67	; 0x43
 80093ec:	701a      	strb	r2, [r3, #0]
 80093ee:	6863      	ldr	r3, [r4, #4]
 80093f0:	60a3      	str	r3, [r4, #8]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	db03      	blt.n	80093fe <_printf_i+0x112>
 80093f6:	2204      	movs	r2, #4
 80093f8:	6821      	ldr	r1, [r4, #0]
 80093fa:	4391      	bics	r1, r2
 80093fc:	6021      	str	r1, [r4, #0]
 80093fe:	2d00      	cmp	r5, #0
 8009400:	d102      	bne.n	8009408 <_printf_i+0x11c>
 8009402:	9e04      	ldr	r6, [sp, #16]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d00c      	beq.n	8009422 <_printf_i+0x136>
 8009408:	9e04      	ldr	r6, [sp, #16]
 800940a:	0028      	movs	r0, r5
 800940c:	0039      	movs	r1, r7
 800940e:	f7f6 ff1d 	bl	800024c <__aeabi_uidivmod>
 8009412:	9b03      	ldr	r3, [sp, #12]
 8009414:	3e01      	subs	r6, #1
 8009416:	5c5b      	ldrb	r3, [r3, r1]
 8009418:	7033      	strb	r3, [r6, #0]
 800941a:	002b      	movs	r3, r5
 800941c:	0005      	movs	r5, r0
 800941e:	429f      	cmp	r7, r3
 8009420:	d9f3      	bls.n	800940a <_printf_i+0x11e>
 8009422:	2f08      	cmp	r7, #8
 8009424:	d109      	bne.n	800943a <_printf_i+0x14e>
 8009426:	6823      	ldr	r3, [r4, #0]
 8009428:	07db      	lsls	r3, r3, #31
 800942a:	d506      	bpl.n	800943a <_printf_i+0x14e>
 800942c:	6863      	ldr	r3, [r4, #4]
 800942e:	6922      	ldr	r2, [r4, #16]
 8009430:	4293      	cmp	r3, r2
 8009432:	dc02      	bgt.n	800943a <_printf_i+0x14e>
 8009434:	2330      	movs	r3, #48	; 0x30
 8009436:	3e01      	subs	r6, #1
 8009438:	7033      	strb	r3, [r6, #0]
 800943a:	9b04      	ldr	r3, [sp, #16]
 800943c:	1b9b      	subs	r3, r3, r6
 800943e:	6123      	str	r3, [r4, #16]
 8009440:	9b07      	ldr	r3, [sp, #28]
 8009442:	0021      	movs	r1, r4
 8009444:	9300      	str	r3, [sp, #0]
 8009446:	9805      	ldr	r0, [sp, #20]
 8009448:	9b06      	ldr	r3, [sp, #24]
 800944a:	aa09      	add	r2, sp, #36	; 0x24
 800944c:	f7ff fede 	bl	800920c <_printf_common>
 8009450:	1c43      	adds	r3, r0, #1
 8009452:	d135      	bne.n	80094c0 <_printf_i+0x1d4>
 8009454:	2001      	movs	r0, #1
 8009456:	4240      	negs	r0, r0
 8009458:	b00b      	add	sp, #44	; 0x2c
 800945a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800945c:	2220      	movs	r2, #32
 800945e:	6809      	ldr	r1, [r1, #0]
 8009460:	430a      	orrs	r2, r1
 8009462:	6022      	str	r2, [r4, #0]
 8009464:	0022      	movs	r2, r4
 8009466:	2178      	movs	r1, #120	; 0x78
 8009468:	3245      	adds	r2, #69	; 0x45
 800946a:	7011      	strb	r1, [r2, #0]
 800946c:	4a27      	ldr	r2, [pc, #156]	; (800950c <_printf_i+0x220>)
 800946e:	e7a7      	b.n	80093c0 <_printf_i+0xd4>
 8009470:	0648      	lsls	r0, r1, #25
 8009472:	d5ac      	bpl.n	80093ce <_printf_i+0xe2>
 8009474:	b2ad      	uxth	r5, r5
 8009476:	e7aa      	b.n	80093ce <_printf_i+0xe2>
 8009478:	681a      	ldr	r2, [r3, #0]
 800947a:	680d      	ldr	r5, [r1, #0]
 800947c:	1d10      	adds	r0, r2, #4
 800947e:	6949      	ldr	r1, [r1, #20]
 8009480:	6018      	str	r0, [r3, #0]
 8009482:	6813      	ldr	r3, [r2, #0]
 8009484:	062e      	lsls	r6, r5, #24
 8009486:	d501      	bpl.n	800948c <_printf_i+0x1a0>
 8009488:	6019      	str	r1, [r3, #0]
 800948a:	e002      	b.n	8009492 <_printf_i+0x1a6>
 800948c:	066d      	lsls	r5, r5, #25
 800948e:	d5fb      	bpl.n	8009488 <_printf_i+0x19c>
 8009490:	8019      	strh	r1, [r3, #0]
 8009492:	2300      	movs	r3, #0
 8009494:	9e04      	ldr	r6, [sp, #16]
 8009496:	6123      	str	r3, [r4, #16]
 8009498:	e7d2      	b.n	8009440 <_printf_i+0x154>
 800949a:	681a      	ldr	r2, [r3, #0]
 800949c:	1d11      	adds	r1, r2, #4
 800949e:	6019      	str	r1, [r3, #0]
 80094a0:	6816      	ldr	r6, [r2, #0]
 80094a2:	2100      	movs	r1, #0
 80094a4:	0030      	movs	r0, r6
 80094a6:	6862      	ldr	r2, [r4, #4]
 80094a8:	f000 ff0a 	bl	800a2c0 <memchr>
 80094ac:	2800      	cmp	r0, #0
 80094ae:	d001      	beq.n	80094b4 <_printf_i+0x1c8>
 80094b0:	1b80      	subs	r0, r0, r6
 80094b2:	6060      	str	r0, [r4, #4]
 80094b4:	6863      	ldr	r3, [r4, #4]
 80094b6:	6123      	str	r3, [r4, #16]
 80094b8:	2300      	movs	r3, #0
 80094ba:	9a04      	ldr	r2, [sp, #16]
 80094bc:	7013      	strb	r3, [r2, #0]
 80094be:	e7bf      	b.n	8009440 <_printf_i+0x154>
 80094c0:	6923      	ldr	r3, [r4, #16]
 80094c2:	0032      	movs	r2, r6
 80094c4:	9906      	ldr	r1, [sp, #24]
 80094c6:	9805      	ldr	r0, [sp, #20]
 80094c8:	9d07      	ldr	r5, [sp, #28]
 80094ca:	47a8      	blx	r5
 80094cc:	1c43      	adds	r3, r0, #1
 80094ce:	d0c1      	beq.n	8009454 <_printf_i+0x168>
 80094d0:	6823      	ldr	r3, [r4, #0]
 80094d2:	079b      	lsls	r3, r3, #30
 80094d4:	d415      	bmi.n	8009502 <_printf_i+0x216>
 80094d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094d8:	68e0      	ldr	r0, [r4, #12]
 80094da:	4298      	cmp	r0, r3
 80094dc:	dabc      	bge.n	8009458 <_printf_i+0x16c>
 80094de:	0018      	movs	r0, r3
 80094e0:	e7ba      	b.n	8009458 <_printf_i+0x16c>
 80094e2:	0022      	movs	r2, r4
 80094e4:	2301      	movs	r3, #1
 80094e6:	9906      	ldr	r1, [sp, #24]
 80094e8:	9805      	ldr	r0, [sp, #20]
 80094ea:	9e07      	ldr	r6, [sp, #28]
 80094ec:	3219      	adds	r2, #25
 80094ee:	47b0      	blx	r6
 80094f0:	1c43      	adds	r3, r0, #1
 80094f2:	d0af      	beq.n	8009454 <_printf_i+0x168>
 80094f4:	3501      	adds	r5, #1
 80094f6:	68e3      	ldr	r3, [r4, #12]
 80094f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094fa:	1a9b      	subs	r3, r3, r2
 80094fc:	42ab      	cmp	r3, r5
 80094fe:	dcf0      	bgt.n	80094e2 <_printf_i+0x1f6>
 8009500:	e7e9      	b.n	80094d6 <_printf_i+0x1ea>
 8009502:	2500      	movs	r5, #0
 8009504:	e7f7      	b.n	80094f6 <_printf_i+0x20a>
 8009506:	46c0      	nop			; (mov r8, r8)
 8009508:	0800c7c2 	.word	0x0800c7c2
 800950c:	0800c7d3 	.word	0x0800c7d3

08009510 <siprintf>:
 8009510:	b40e      	push	{r1, r2, r3}
 8009512:	b500      	push	{lr}
 8009514:	490b      	ldr	r1, [pc, #44]	; (8009544 <siprintf+0x34>)
 8009516:	b09c      	sub	sp, #112	; 0x70
 8009518:	ab1d      	add	r3, sp, #116	; 0x74
 800951a:	9002      	str	r0, [sp, #8]
 800951c:	9006      	str	r0, [sp, #24]
 800951e:	9107      	str	r1, [sp, #28]
 8009520:	9104      	str	r1, [sp, #16]
 8009522:	4809      	ldr	r0, [pc, #36]	; (8009548 <siprintf+0x38>)
 8009524:	4909      	ldr	r1, [pc, #36]	; (800954c <siprintf+0x3c>)
 8009526:	cb04      	ldmia	r3!, {r2}
 8009528:	9105      	str	r1, [sp, #20]
 800952a:	6800      	ldr	r0, [r0, #0]
 800952c:	a902      	add	r1, sp, #8
 800952e:	9301      	str	r3, [sp, #4]
 8009530:	f001 fb90 	bl	800ac54 <_svfiprintf_r>
 8009534:	2300      	movs	r3, #0
 8009536:	9a02      	ldr	r2, [sp, #8]
 8009538:	7013      	strb	r3, [r2, #0]
 800953a:	b01c      	add	sp, #112	; 0x70
 800953c:	bc08      	pop	{r3}
 800953e:	b003      	add	sp, #12
 8009540:	4718      	bx	r3
 8009542:	46c0      	nop			; (mov r8, r8)
 8009544:	7fffffff 	.word	0x7fffffff
 8009548:	20000018 	.word	0x20000018
 800954c:	ffff0208 	.word	0xffff0208

08009550 <quorem>:
 8009550:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009552:	0006      	movs	r6, r0
 8009554:	690d      	ldr	r5, [r1, #16]
 8009556:	6933      	ldr	r3, [r6, #16]
 8009558:	b087      	sub	sp, #28
 800955a:	2000      	movs	r0, #0
 800955c:	9102      	str	r1, [sp, #8]
 800955e:	42ab      	cmp	r3, r5
 8009560:	db6b      	blt.n	800963a <quorem+0xea>
 8009562:	000b      	movs	r3, r1
 8009564:	3d01      	subs	r5, #1
 8009566:	00ac      	lsls	r4, r5, #2
 8009568:	3314      	adds	r3, #20
 800956a:	9305      	str	r3, [sp, #20]
 800956c:	191b      	adds	r3, r3, r4
 800956e:	9303      	str	r3, [sp, #12]
 8009570:	0033      	movs	r3, r6
 8009572:	3314      	adds	r3, #20
 8009574:	9301      	str	r3, [sp, #4]
 8009576:	191c      	adds	r4, r3, r4
 8009578:	9b03      	ldr	r3, [sp, #12]
 800957a:	6827      	ldr	r7, [r4, #0]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	0038      	movs	r0, r7
 8009580:	9300      	str	r3, [sp, #0]
 8009582:	3301      	adds	r3, #1
 8009584:	0019      	movs	r1, r3
 8009586:	9304      	str	r3, [sp, #16]
 8009588:	f7f6 fdda 	bl	8000140 <__udivsi3>
 800958c:	9b04      	ldr	r3, [sp, #16]
 800958e:	9000      	str	r0, [sp, #0]
 8009590:	429f      	cmp	r7, r3
 8009592:	d329      	bcc.n	80095e8 <quorem+0x98>
 8009594:	2300      	movs	r3, #0
 8009596:	469c      	mov	ip, r3
 8009598:	9801      	ldr	r0, [sp, #4]
 800959a:	9f05      	ldr	r7, [sp, #20]
 800959c:	9304      	str	r3, [sp, #16]
 800959e:	cf08      	ldmia	r7!, {r3}
 80095a0:	9a00      	ldr	r2, [sp, #0]
 80095a2:	b299      	uxth	r1, r3
 80095a4:	4351      	muls	r1, r2
 80095a6:	0c1b      	lsrs	r3, r3, #16
 80095a8:	4353      	muls	r3, r2
 80095aa:	4461      	add	r1, ip
 80095ac:	0c0a      	lsrs	r2, r1, #16
 80095ae:	189b      	adds	r3, r3, r2
 80095b0:	0c1a      	lsrs	r2, r3, #16
 80095b2:	9305      	str	r3, [sp, #20]
 80095b4:	6803      	ldr	r3, [r0, #0]
 80095b6:	4694      	mov	ip, r2
 80095b8:	b29a      	uxth	r2, r3
 80095ba:	9b04      	ldr	r3, [sp, #16]
 80095bc:	b289      	uxth	r1, r1
 80095be:	18d2      	adds	r2, r2, r3
 80095c0:	6803      	ldr	r3, [r0, #0]
 80095c2:	1a52      	subs	r2, r2, r1
 80095c4:	0c19      	lsrs	r1, r3, #16
 80095c6:	466b      	mov	r3, sp
 80095c8:	8a9b      	ldrh	r3, [r3, #20]
 80095ca:	1acb      	subs	r3, r1, r3
 80095cc:	1411      	asrs	r1, r2, #16
 80095ce:	185b      	adds	r3, r3, r1
 80095d0:	1419      	asrs	r1, r3, #16
 80095d2:	b292      	uxth	r2, r2
 80095d4:	041b      	lsls	r3, r3, #16
 80095d6:	431a      	orrs	r2, r3
 80095d8:	9b03      	ldr	r3, [sp, #12]
 80095da:	9104      	str	r1, [sp, #16]
 80095dc:	c004      	stmia	r0!, {r2}
 80095de:	42bb      	cmp	r3, r7
 80095e0:	d2dd      	bcs.n	800959e <quorem+0x4e>
 80095e2:	6823      	ldr	r3, [r4, #0]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d02e      	beq.n	8009646 <quorem+0xf6>
 80095e8:	0030      	movs	r0, r6
 80095ea:	9902      	ldr	r1, [sp, #8]
 80095ec:	f001 f902 	bl	800a7f4 <__mcmp>
 80095f0:	2800      	cmp	r0, #0
 80095f2:	db21      	blt.n	8009638 <quorem+0xe8>
 80095f4:	0030      	movs	r0, r6
 80095f6:	2400      	movs	r4, #0
 80095f8:	9b00      	ldr	r3, [sp, #0]
 80095fa:	9902      	ldr	r1, [sp, #8]
 80095fc:	3301      	adds	r3, #1
 80095fe:	9300      	str	r3, [sp, #0]
 8009600:	3014      	adds	r0, #20
 8009602:	3114      	adds	r1, #20
 8009604:	6802      	ldr	r2, [r0, #0]
 8009606:	c908      	ldmia	r1!, {r3}
 8009608:	b292      	uxth	r2, r2
 800960a:	1914      	adds	r4, r2, r4
 800960c:	b29a      	uxth	r2, r3
 800960e:	1aa2      	subs	r2, r4, r2
 8009610:	6804      	ldr	r4, [r0, #0]
 8009612:	0c1b      	lsrs	r3, r3, #16
 8009614:	0c24      	lsrs	r4, r4, #16
 8009616:	1ae3      	subs	r3, r4, r3
 8009618:	1414      	asrs	r4, r2, #16
 800961a:	191b      	adds	r3, r3, r4
 800961c:	141c      	asrs	r4, r3, #16
 800961e:	b292      	uxth	r2, r2
 8009620:	041b      	lsls	r3, r3, #16
 8009622:	4313      	orrs	r3, r2
 8009624:	c008      	stmia	r0!, {r3}
 8009626:	9b03      	ldr	r3, [sp, #12]
 8009628:	428b      	cmp	r3, r1
 800962a:	d2eb      	bcs.n	8009604 <quorem+0xb4>
 800962c:	9a01      	ldr	r2, [sp, #4]
 800962e:	00ab      	lsls	r3, r5, #2
 8009630:	18d3      	adds	r3, r2, r3
 8009632:	681a      	ldr	r2, [r3, #0]
 8009634:	2a00      	cmp	r2, #0
 8009636:	d010      	beq.n	800965a <quorem+0x10a>
 8009638:	9800      	ldr	r0, [sp, #0]
 800963a:	b007      	add	sp, #28
 800963c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800963e:	6823      	ldr	r3, [r4, #0]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d104      	bne.n	800964e <quorem+0xfe>
 8009644:	3d01      	subs	r5, #1
 8009646:	9b01      	ldr	r3, [sp, #4]
 8009648:	3c04      	subs	r4, #4
 800964a:	42a3      	cmp	r3, r4
 800964c:	d3f7      	bcc.n	800963e <quorem+0xee>
 800964e:	6135      	str	r5, [r6, #16]
 8009650:	e7ca      	b.n	80095e8 <quorem+0x98>
 8009652:	681a      	ldr	r2, [r3, #0]
 8009654:	2a00      	cmp	r2, #0
 8009656:	d104      	bne.n	8009662 <quorem+0x112>
 8009658:	3d01      	subs	r5, #1
 800965a:	9a01      	ldr	r2, [sp, #4]
 800965c:	3b04      	subs	r3, #4
 800965e:	429a      	cmp	r2, r3
 8009660:	d3f7      	bcc.n	8009652 <quorem+0x102>
 8009662:	6135      	str	r5, [r6, #16]
 8009664:	e7e8      	b.n	8009638 <quorem+0xe8>
	...

08009668 <_dtoa_r>:
 8009668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800966a:	b09d      	sub	sp, #116	; 0x74
 800966c:	9202      	str	r2, [sp, #8]
 800966e:	9303      	str	r3, [sp, #12]
 8009670:	9b02      	ldr	r3, [sp, #8]
 8009672:	9c03      	ldr	r4, [sp, #12]
 8009674:	930a      	str	r3, [sp, #40]	; 0x28
 8009676:	940b      	str	r4, [sp, #44]	; 0x2c
 8009678:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800967a:	0007      	movs	r7, r0
 800967c:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800967e:	2c00      	cmp	r4, #0
 8009680:	d10e      	bne.n	80096a0 <_dtoa_r+0x38>
 8009682:	2010      	movs	r0, #16
 8009684:	f000 fe12 	bl	800a2ac <malloc>
 8009688:	1e02      	subs	r2, r0, #0
 800968a:	6278      	str	r0, [r7, #36]	; 0x24
 800968c:	d104      	bne.n	8009698 <_dtoa_r+0x30>
 800968e:	21ea      	movs	r1, #234	; 0xea
 8009690:	4bc0      	ldr	r3, [pc, #768]	; (8009994 <_dtoa_r+0x32c>)
 8009692:	48c1      	ldr	r0, [pc, #772]	; (8009998 <_dtoa_r+0x330>)
 8009694:	f001 fbf0 	bl	800ae78 <__assert_func>
 8009698:	6044      	str	r4, [r0, #4]
 800969a:	6084      	str	r4, [r0, #8]
 800969c:	6004      	str	r4, [r0, #0]
 800969e:	60c4      	str	r4, [r0, #12]
 80096a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096a2:	6819      	ldr	r1, [r3, #0]
 80096a4:	2900      	cmp	r1, #0
 80096a6:	d00a      	beq.n	80096be <_dtoa_r+0x56>
 80096a8:	685a      	ldr	r2, [r3, #4]
 80096aa:	2301      	movs	r3, #1
 80096ac:	4093      	lsls	r3, r2
 80096ae:	604a      	str	r2, [r1, #4]
 80096b0:	608b      	str	r3, [r1, #8]
 80096b2:	0038      	movs	r0, r7
 80096b4:	f000 fe5c 	bl	800a370 <_Bfree>
 80096b8:	2200      	movs	r2, #0
 80096ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096bc:	601a      	str	r2, [r3, #0]
 80096be:	9b03      	ldr	r3, [sp, #12]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	da21      	bge.n	8009708 <_dtoa_r+0xa0>
 80096c4:	2301      	movs	r3, #1
 80096c6:	602b      	str	r3, [r5, #0]
 80096c8:	9b03      	ldr	r3, [sp, #12]
 80096ca:	005b      	lsls	r3, r3, #1
 80096cc:	085b      	lsrs	r3, r3, #1
 80096ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80096d0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80096d2:	4bb2      	ldr	r3, [pc, #712]	; (800999c <_dtoa_r+0x334>)
 80096d4:	002a      	movs	r2, r5
 80096d6:	9318      	str	r3, [sp, #96]	; 0x60
 80096d8:	401a      	ands	r2, r3
 80096da:	429a      	cmp	r2, r3
 80096dc:	d117      	bne.n	800970e <_dtoa_r+0xa6>
 80096de:	4bb0      	ldr	r3, [pc, #704]	; (80099a0 <_dtoa_r+0x338>)
 80096e0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80096e2:	0328      	lsls	r0, r5, #12
 80096e4:	6013      	str	r3, [r2, #0]
 80096e6:	9b02      	ldr	r3, [sp, #8]
 80096e8:	0b00      	lsrs	r0, r0, #12
 80096ea:	4318      	orrs	r0, r3
 80096ec:	d101      	bne.n	80096f2 <_dtoa_r+0x8a>
 80096ee:	f000 fdc3 	bl	800a278 <_dtoa_r+0xc10>
 80096f2:	48ac      	ldr	r0, [pc, #688]	; (80099a4 <_dtoa_r+0x33c>)
 80096f4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80096f6:	9005      	str	r0, [sp, #20]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d002      	beq.n	8009702 <_dtoa_r+0x9a>
 80096fc:	4baa      	ldr	r3, [pc, #680]	; (80099a8 <_dtoa_r+0x340>)
 80096fe:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009700:	6013      	str	r3, [r2, #0]
 8009702:	9805      	ldr	r0, [sp, #20]
 8009704:	b01d      	add	sp, #116	; 0x74
 8009706:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009708:	2300      	movs	r3, #0
 800970a:	602b      	str	r3, [r5, #0]
 800970c:	e7e0      	b.n	80096d0 <_dtoa_r+0x68>
 800970e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009710:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009712:	9312      	str	r3, [sp, #72]	; 0x48
 8009714:	9413      	str	r4, [sp, #76]	; 0x4c
 8009716:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009718:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800971a:	2200      	movs	r2, #0
 800971c:	2300      	movs	r3, #0
 800971e:	f7f6 fe95 	bl	800044c <__aeabi_dcmpeq>
 8009722:	1e04      	subs	r4, r0, #0
 8009724:	d00b      	beq.n	800973e <_dtoa_r+0xd6>
 8009726:	2301      	movs	r3, #1
 8009728:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800972a:	6013      	str	r3, [r2, #0]
 800972c:	4b9f      	ldr	r3, [pc, #636]	; (80099ac <_dtoa_r+0x344>)
 800972e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009730:	9305      	str	r3, [sp, #20]
 8009732:	2a00      	cmp	r2, #0
 8009734:	d0e5      	beq.n	8009702 <_dtoa_r+0x9a>
 8009736:	4a9e      	ldr	r2, [pc, #632]	; (80099b0 <_dtoa_r+0x348>)
 8009738:	9926      	ldr	r1, [sp, #152]	; 0x98
 800973a:	600a      	str	r2, [r1, #0]
 800973c:	e7e1      	b.n	8009702 <_dtoa_r+0x9a>
 800973e:	ab1a      	add	r3, sp, #104	; 0x68
 8009740:	9301      	str	r3, [sp, #4]
 8009742:	ab1b      	add	r3, sp, #108	; 0x6c
 8009744:	9300      	str	r3, [sp, #0]
 8009746:	0038      	movs	r0, r7
 8009748:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800974a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800974c:	f001 f906 	bl	800a95c <__d2b>
 8009750:	006e      	lsls	r6, r5, #1
 8009752:	9004      	str	r0, [sp, #16]
 8009754:	0d76      	lsrs	r6, r6, #21
 8009756:	d100      	bne.n	800975a <_dtoa_r+0xf2>
 8009758:	e07c      	b.n	8009854 <_dtoa_r+0x1ec>
 800975a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800975c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800975e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009760:	4a94      	ldr	r2, [pc, #592]	; (80099b4 <_dtoa_r+0x34c>)
 8009762:	031b      	lsls	r3, r3, #12
 8009764:	0b1b      	lsrs	r3, r3, #12
 8009766:	431a      	orrs	r2, r3
 8009768:	0011      	movs	r1, r2
 800976a:	4b93      	ldr	r3, [pc, #588]	; (80099b8 <_dtoa_r+0x350>)
 800976c:	9416      	str	r4, [sp, #88]	; 0x58
 800976e:	18f6      	adds	r6, r6, r3
 8009770:	2200      	movs	r2, #0
 8009772:	4b92      	ldr	r3, [pc, #584]	; (80099bc <_dtoa_r+0x354>)
 8009774:	f7f8 f874 	bl	8001860 <__aeabi_dsub>
 8009778:	4a91      	ldr	r2, [pc, #580]	; (80099c0 <_dtoa_r+0x358>)
 800977a:	4b92      	ldr	r3, [pc, #584]	; (80099c4 <_dtoa_r+0x35c>)
 800977c:	f7f7 fe04 	bl	8001388 <__aeabi_dmul>
 8009780:	4a91      	ldr	r2, [pc, #580]	; (80099c8 <_dtoa_r+0x360>)
 8009782:	4b92      	ldr	r3, [pc, #584]	; (80099cc <_dtoa_r+0x364>)
 8009784:	f7f6 fe90 	bl	80004a8 <__aeabi_dadd>
 8009788:	0004      	movs	r4, r0
 800978a:	0030      	movs	r0, r6
 800978c:	000d      	movs	r5, r1
 800978e:	f7f8 fc4d 	bl	800202c <__aeabi_i2d>
 8009792:	4a8f      	ldr	r2, [pc, #572]	; (80099d0 <_dtoa_r+0x368>)
 8009794:	4b8f      	ldr	r3, [pc, #572]	; (80099d4 <_dtoa_r+0x36c>)
 8009796:	f7f7 fdf7 	bl	8001388 <__aeabi_dmul>
 800979a:	0002      	movs	r2, r0
 800979c:	000b      	movs	r3, r1
 800979e:	0020      	movs	r0, r4
 80097a0:	0029      	movs	r1, r5
 80097a2:	f7f6 fe81 	bl	80004a8 <__aeabi_dadd>
 80097a6:	0004      	movs	r4, r0
 80097a8:	000d      	movs	r5, r1
 80097aa:	f7f8 fc09 	bl	8001fc0 <__aeabi_d2iz>
 80097ae:	2200      	movs	r2, #0
 80097b0:	9002      	str	r0, [sp, #8]
 80097b2:	2300      	movs	r3, #0
 80097b4:	0020      	movs	r0, r4
 80097b6:	0029      	movs	r1, r5
 80097b8:	f7f6 fe4e 	bl	8000458 <__aeabi_dcmplt>
 80097bc:	2800      	cmp	r0, #0
 80097be:	d00b      	beq.n	80097d8 <_dtoa_r+0x170>
 80097c0:	9802      	ldr	r0, [sp, #8]
 80097c2:	f7f8 fc33 	bl	800202c <__aeabi_i2d>
 80097c6:	002b      	movs	r3, r5
 80097c8:	0022      	movs	r2, r4
 80097ca:	f7f6 fe3f 	bl	800044c <__aeabi_dcmpeq>
 80097ce:	4243      	negs	r3, r0
 80097d0:	4158      	adcs	r0, r3
 80097d2:	9b02      	ldr	r3, [sp, #8]
 80097d4:	1a1b      	subs	r3, r3, r0
 80097d6:	9302      	str	r3, [sp, #8]
 80097d8:	2301      	movs	r3, #1
 80097da:	9315      	str	r3, [sp, #84]	; 0x54
 80097dc:	9b02      	ldr	r3, [sp, #8]
 80097de:	2b16      	cmp	r3, #22
 80097e0:	d80f      	bhi.n	8009802 <_dtoa_r+0x19a>
 80097e2:	9812      	ldr	r0, [sp, #72]	; 0x48
 80097e4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80097e6:	00da      	lsls	r2, r3, #3
 80097e8:	4b7b      	ldr	r3, [pc, #492]	; (80099d8 <_dtoa_r+0x370>)
 80097ea:	189b      	adds	r3, r3, r2
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	685b      	ldr	r3, [r3, #4]
 80097f0:	f7f6 fe32 	bl	8000458 <__aeabi_dcmplt>
 80097f4:	2800      	cmp	r0, #0
 80097f6:	d049      	beq.n	800988c <_dtoa_r+0x224>
 80097f8:	9b02      	ldr	r3, [sp, #8]
 80097fa:	3b01      	subs	r3, #1
 80097fc:	9302      	str	r3, [sp, #8]
 80097fe:	2300      	movs	r3, #0
 8009800:	9315      	str	r3, [sp, #84]	; 0x54
 8009802:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009804:	1b9e      	subs	r6, r3, r6
 8009806:	2300      	movs	r3, #0
 8009808:	9308      	str	r3, [sp, #32]
 800980a:	0033      	movs	r3, r6
 800980c:	3b01      	subs	r3, #1
 800980e:	930d      	str	r3, [sp, #52]	; 0x34
 8009810:	d504      	bpl.n	800981c <_dtoa_r+0x1b4>
 8009812:	2301      	movs	r3, #1
 8009814:	1b9b      	subs	r3, r3, r6
 8009816:	9308      	str	r3, [sp, #32]
 8009818:	2300      	movs	r3, #0
 800981a:	930d      	str	r3, [sp, #52]	; 0x34
 800981c:	9b02      	ldr	r3, [sp, #8]
 800981e:	2b00      	cmp	r3, #0
 8009820:	db36      	blt.n	8009890 <_dtoa_r+0x228>
 8009822:	9a02      	ldr	r2, [sp, #8]
 8009824:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009826:	4694      	mov	ip, r2
 8009828:	4463      	add	r3, ip
 800982a:	930d      	str	r3, [sp, #52]	; 0x34
 800982c:	2300      	movs	r3, #0
 800982e:	9214      	str	r2, [sp, #80]	; 0x50
 8009830:	930e      	str	r3, [sp, #56]	; 0x38
 8009832:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009834:	2401      	movs	r4, #1
 8009836:	2b09      	cmp	r3, #9
 8009838:	d862      	bhi.n	8009900 <_dtoa_r+0x298>
 800983a:	2b05      	cmp	r3, #5
 800983c:	dd02      	ble.n	8009844 <_dtoa_r+0x1dc>
 800983e:	2400      	movs	r4, #0
 8009840:	3b04      	subs	r3, #4
 8009842:	9322      	str	r3, [sp, #136]	; 0x88
 8009844:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009846:	1e98      	subs	r0, r3, #2
 8009848:	2803      	cmp	r0, #3
 800984a:	d862      	bhi.n	8009912 <_dtoa_r+0x2aa>
 800984c:	f7f6 fc64 	bl	8000118 <__gnu_thumb1_case_uqi>
 8009850:	56343629 	.word	0x56343629
 8009854:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009856:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009858:	189e      	adds	r6, r3, r2
 800985a:	4b60      	ldr	r3, [pc, #384]	; (80099dc <_dtoa_r+0x374>)
 800985c:	18f2      	adds	r2, r6, r3
 800985e:	2a20      	cmp	r2, #32
 8009860:	dd0f      	ble.n	8009882 <_dtoa_r+0x21a>
 8009862:	2340      	movs	r3, #64	; 0x40
 8009864:	1a9b      	subs	r3, r3, r2
 8009866:	409d      	lsls	r5, r3
 8009868:	4b5d      	ldr	r3, [pc, #372]	; (80099e0 <_dtoa_r+0x378>)
 800986a:	9802      	ldr	r0, [sp, #8]
 800986c:	18f3      	adds	r3, r6, r3
 800986e:	40d8      	lsrs	r0, r3
 8009870:	4328      	orrs	r0, r5
 8009872:	f7f8 fc0b 	bl	800208c <__aeabi_ui2d>
 8009876:	2301      	movs	r3, #1
 8009878:	4c5a      	ldr	r4, [pc, #360]	; (80099e4 <_dtoa_r+0x37c>)
 800987a:	3e01      	subs	r6, #1
 800987c:	1909      	adds	r1, r1, r4
 800987e:	9316      	str	r3, [sp, #88]	; 0x58
 8009880:	e776      	b.n	8009770 <_dtoa_r+0x108>
 8009882:	2320      	movs	r3, #32
 8009884:	9802      	ldr	r0, [sp, #8]
 8009886:	1a9b      	subs	r3, r3, r2
 8009888:	4098      	lsls	r0, r3
 800988a:	e7f2      	b.n	8009872 <_dtoa_r+0x20a>
 800988c:	9015      	str	r0, [sp, #84]	; 0x54
 800988e:	e7b8      	b.n	8009802 <_dtoa_r+0x19a>
 8009890:	9b08      	ldr	r3, [sp, #32]
 8009892:	9a02      	ldr	r2, [sp, #8]
 8009894:	1a9b      	subs	r3, r3, r2
 8009896:	9308      	str	r3, [sp, #32]
 8009898:	4253      	negs	r3, r2
 800989a:	930e      	str	r3, [sp, #56]	; 0x38
 800989c:	2300      	movs	r3, #0
 800989e:	9314      	str	r3, [sp, #80]	; 0x50
 80098a0:	e7c7      	b.n	8009832 <_dtoa_r+0x1ca>
 80098a2:	2300      	movs	r3, #0
 80098a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80098a6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	dc36      	bgt.n	800991a <_dtoa_r+0x2b2>
 80098ac:	2301      	movs	r3, #1
 80098ae:	001a      	movs	r2, r3
 80098b0:	930c      	str	r3, [sp, #48]	; 0x30
 80098b2:	9306      	str	r3, [sp, #24]
 80098b4:	9223      	str	r2, [sp, #140]	; 0x8c
 80098b6:	e00d      	b.n	80098d4 <_dtoa_r+0x26c>
 80098b8:	2301      	movs	r3, #1
 80098ba:	e7f3      	b.n	80098a4 <_dtoa_r+0x23c>
 80098bc:	2300      	movs	r3, #0
 80098be:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80098c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80098c2:	4694      	mov	ip, r2
 80098c4:	9b02      	ldr	r3, [sp, #8]
 80098c6:	4463      	add	r3, ip
 80098c8:	930c      	str	r3, [sp, #48]	; 0x30
 80098ca:	3301      	adds	r3, #1
 80098cc:	9306      	str	r3, [sp, #24]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	dc00      	bgt.n	80098d4 <_dtoa_r+0x26c>
 80098d2:	2301      	movs	r3, #1
 80098d4:	2200      	movs	r2, #0
 80098d6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80098d8:	6042      	str	r2, [r0, #4]
 80098da:	3204      	adds	r2, #4
 80098dc:	0015      	movs	r5, r2
 80098de:	3514      	adds	r5, #20
 80098e0:	6841      	ldr	r1, [r0, #4]
 80098e2:	429d      	cmp	r5, r3
 80098e4:	d91d      	bls.n	8009922 <_dtoa_r+0x2ba>
 80098e6:	0038      	movs	r0, r7
 80098e8:	f000 fcfe 	bl	800a2e8 <_Balloc>
 80098ec:	9005      	str	r0, [sp, #20]
 80098ee:	2800      	cmp	r0, #0
 80098f0:	d11b      	bne.n	800992a <_dtoa_r+0x2c2>
 80098f2:	21d5      	movs	r1, #213	; 0xd5
 80098f4:	0002      	movs	r2, r0
 80098f6:	4b3c      	ldr	r3, [pc, #240]	; (80099e8 <_dtoa_r+0x380>)
 80098f8:	0049      	lsls	r1, r1, #1
 80098fa:	e6ca      	b.n	8009692 <_dtoa_r+0x2a>
 80098fc:	2301      	movs	r3, #1
 80098fe:	e7de      	b.n	80098be <_dtoa_r+0x256>
 8009900:	2300      	movs	r3, #0
 8009902:	940f      	str	r4, [sp, #60]	; 0x3c
 8009904:	9322      	str	r3, [sp, #136]	; 0x88
 8009906:	3b01      	subs	r3, #1
 8009908:	930c      	str	r3, [sp, #48]	; 0x30
 800990a:	9306      	str	r3, [sp, #24]
 800990c:	2200      	movs	r2, #0
 800990e:	3313      	adds	r3, #19
 8009910:	e7d0      	b.n	80098b4 <_dtoa_r+0x24c>
 8009912:	2301      	movs	r3, #1
 8009914:	930f      	str	r3, [sp, #60]	; 0x3c
 8009916:	3b02      	subs	r3, #2
 8009918:	e7f6      	b.n	8009908 <_dtoa_r+0x2a0>
 800991a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800991c:	930c      	str	r3, [sp, #48]	; 0x30
 800991e:	9306      	str	r3, [sp, #24]
 8009920:	e7d8      	b.n	80098d4 <_dtoa_r+0x26c>
 8009922:	3101      	adds	r1, #1
 8009924:	6041      	str	r1, [r0, #4]
 8009926:	0052      	lsls	r2, r2, #1
 8009928:	e7d8      	b.n	80098dc <_dtoa_r+0x274>
 800992a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800992c:	9a05      	ldr	r2, [sp, #20]
 800992e:	601a      	str	r2, [r3, #0]
 8009930:	9b06      	ldr	r3, [sp, #24]
 8009932:	2b0e      	cmp	r3, #14
 8009934:	d900      	bls.n	8009938 <_dtoa_r+0x2d0>
 8009936:	e0eb      	b.n	8009b10 <_dtoa_r+0x4a8>
 8009938:	2c00      	cmp	r4, #0
 800993a:	d100      	bne.n	800993e <_dtoa_r+0x2d6>
 800993c:	e0e8      	b.n	8009b10 <_dtoa_r+0x4a8>
 800993e:	9b02      	ldr	r3, [sp, #8]
 8009940:	2b00      	cmp	r3, #0
 8009942:	dd68      	ble.n	8009a16 <_dtoa_r+0x3ae>
 8009944:	001a      	movs	r2, r3
 8009946:	210f      	movs	r1, #15
 8009948:	4b23      	ldr	r3, [pc, #140]	; (80099d8 <_dtoa_r+0x370>)
 800994a:	400a      	ands	r2, r1
 800994c:	00d2      	lsls	r2, r2, #3
 800994e:	189b      	adds	r3, r3, r2
 8009950:	681d      	ldr	r5, [r3, #0]
 8009952:	685e      	ldr	r6, [r3, #4]
 8009954:	9b02      	ldr	r3, [sp, #8]
 8009956:	111c      	asrs	r4, r3, #4
 8009958:	2302      	movs	r3, #2
 800995a:	9310      	str	r3, [sp, #64]	; 0x40
 800995c:	9b02      	ldr	r3, [sp, #8]
 800995e:	05db      	lsls	r3, r3, #23
 8009960:	d50b      	bpl.n	800997a <_dtoa_r+0x312>
 8009962:	4b22      	ldr	r3, [pc, #136]	; (80099ec <_dtoa_r+0x384>)
 8009964:	400c      	ands	r4, r1
 8009966:	6a1a      	ldr	r2, [r3, #32]
 8009968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800996a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800996c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800996e:	f7f7 f905 	bl	8000b7c <__aeabi_ddiv>
 8009972:	2303      	movs	r3, #3
 8009974:	900a      	str	r0, [sp, #40]	; 0x28
 8009976:	910b      	str	r1, [sp, #44]	; 0x2c
 8009978:	9310      	str	r3, [sp, #64]	; 0x40
 800997a:	4b1c      	ldr	r3, [pc, #112]	; (80099ec <_dtoa_r+0x384>)
 800997c:	9307      	str	r3, [sp, #28]
 800997e:	2c00      	cmp	r4, #0
 8009980:	d136      	bne.n	80099f0 <_dtoa_r+0x388>
 8009982:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009984:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009986:	002a      	movs	r2, r5
 8009988:	0033      	movs	r3, r6
 800998a:	f7f7 f8f7 	bl	8000b7c <__aeabi_ddiv>
 800998e:	900a      	str	r0, [sp, #40]	; 0x28
 8009990:	910b      	str	r1, [sp, #44]	; 0x2c
 8009992:	e05c      	b.n	8009a4e <_dtoa_r+0x3e6>
 8009994:	0800c7f1 	.word	0x0800c7f1
 8009998:	0800c808 	.word	0x0800c808
 800999c:	7ff00000 	.word	0x7ff00000
 80099a0:	0000270f 	.word	0x0000270f
 80099a4:	0800c7ed 	.word	0x0800c7ed
 80099a8:	0800c7f0 	.word	0x0800c7f0
 80099ac:	0800c7c0 	.word	0x0800c7c0
 80099b0:	0800c7c1 	.word	0x0800c7c1
 80099b4:	3ff00000 	.word	0x3ff00000
 80099b8:	fffffc01 	.word	0xfffffc01
 80099bc:	3ff80000 	.word	0x3ff80000
 80099c0:	636f4361 	.word	0x636f4361
 80099c4:	3fd287a7 	.word	0x3fd287a7
 80099c8:	8b60c8b3 	.word	0x8b60c8b3
 80099cc:	3fc68a28 	.word	0x3fc68a28
 80099d0:	509f79fb 	.word	0x509f79fb
 80099d4:	3fd34413 	.word	0x3fd34413
 80099d8:	0800c900 	.word	0x0800c900
 80099dc:	00000432 	.word	0x00000432
 80099e0:	00000412 	.word	0x00000412
 80099e4:	fe100000 	.word	0xfe100000
 80099e8:	0800c867 	.word	0x0800c867
 80099ec:	0800c8d8 	.word	0x0800c8d8
 80099f0:	2301      	movs	r3, #1
 80099f2:	421c      	tst	r4, r3
 80099f4:	d00b      	beq.n	8009a0e <_dtoa_r+0x3a6>
 80099f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80099f8:	0028      	movs	r0, r5
 80099fa:	3301      	adds	r3, #1
 80099fc:	9310      	str	r3, [sp, #64]	; 0x40
 80099fe:	9b07      	ldr	r3, [sp, #28]
 8009a00:	0031      	movs	r1, r6
 8009a02:	681a      	ldr	r2, [r3, #0]
 8009a04:	685b      	ldr	r3, [r3, #4]
 8009a06:	f7f7 fcbf 	bl	8001388 <__aeabi_dmul>
 8009a0a:	0005      	movs	r5, r0
 8009a0c:	000e      	movs	r6, r1
 8009a0e:	9b07      	ldr	r3, [sp, #28]
 8009a10:	1064      	asrs	r4, r4, #1
 8009a12:	3308      	adds	r3, #8
 8009a14:	e7b2      	b.n	800997c <_dtoa_r+0x314>
 8009a16:	2302      	movs	r3, #2
 8009a18:	9310      	str	r3, [sp, #64]	; 0x40
 8009a1a:	9b02      	ldr	r3, [sp, #8]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d016      	beq.n	8009a4e <_dtoa_r+0x3e6>
 8009a20:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009a22:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009a24:	425c      	negs	r4, r3
 8009a26:	230f      	movs	r3, #15
 8009a28:	4ab5      	ldr	r2, [pc, #724]	; (8009d00 <_dtoa_r+0x698>)
 8009a2a:	4023      	ands	r3, r4
 8009a2c:	00db      	lsls	r3, r3, #3
 8009a2e:	18d3      	adds	r3, r2, r3
 8009a30:	681a      	ldr	r2, [r3, #0]
 8009a32:	685b      	ldr	r3, [r3, #4]
 8009a34:	f7f7 fca8 	bl	8001388 <__aeabi_dmul>
 8009a38:	2601      	movs	r6, #1
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	900a      	str	r0, [sp, #40]	; 0x28
 8009a3e:	910b      	str	r1, [sp, #44]	; 0x2c
 8009a40:	4db0      	ldr	r5, [pc, #704]	; (8009d04 <_dtoa_r+0x69c>)
 8009a42:	1124      	asrs	r4, r4, #4
 8009a44:	2c00      	cmp	r4, #0
 8009a46:	d000      	beq.n	8009a4a <_dtoa_r+0x3e2>
 8009a48:	e094      	b.n	8009b74 <_dtoa_r+0x50c>
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d19f      	bne.n	800998e <_dtoa_r+0x326>
 8009a4e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d100      	bne.n	8009a56 <_dtoa_r+0x3ee>
 8009a54:	e09b      	b.n	8009b8e <_dtoa_r+0x526>
 8009a56:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009a58:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	0020      	movs	r0, r4
 8009a5e:	0029      	movs	r1, r5
 8009a60:	4ba9      	ldr	r3, [pc, #676]	; (8009d08 <_dtoa_r+0x6a0>)
 8009a62:	f7f6 fcf9 	bl	8000458 <__aeabi_dcmplt>
 8009a66:	2800      	cmp	r0, #0
 8009a68:	d100      	bne.n	8009a6c <_dtoa_r+0x404>
 8009a6a:	e090      	b.n	8009b8e <_dtoa_r+0x526>
 8009a6c:	9b06      	ldr	r3, [sp, #24]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d100      	bne.n	8009a74 <_dtoa_r+0x40c>
 8009a72:	e08c      	b.n	8009b8e <_dtoa_r+0x526>
 8009a74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	dd46      	ble.n	8009b08 <_dtoa_r+0x4a0>
 8009a7a:	9b02      	ldr	r3, [sp, #8]
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	0020      	movs	r0, r4
 8009a80:	0029      	movs	r1, r5
 8009a82:	1e5e      	subs	r6, r3, #1
 8009a84:	4ba1      	ldr	r3, [pc, #644]	; (8009d0c <_dtoa_r+0x6a4>)
 8009a86:	f7f7 fc7f 	bl	8001388 <__aeabi_dmul>
 8009a8a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009a8c:	900a      	str	r0, [sp, #40]	; 0x28
 8009a8e:	910b      	str	r1, [sp, #44]	; 0x2c
 8009a90:	3301      	adds	r3, #1
 8009a92:	9310      	str	r3, [sp, #64]	; 0x40
 8009a94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a96:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009a98:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009a9a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009a9c:	9307      	str	r3, [sp, #28]
 8009a9e:	f7f8 fac5 	bl	800202c <__aeabi_i2d>
 8009aa2:	0022      	movs	r2, r4
 8009aa4:	002b      	movs	r3, r5
 8009aa6:	f7f7 fc6f 	bl	8001388 <__aeabi_dmul>
 8009aaa:	2200      	movs	r2, #0
 8009aac:	4b98      	ldr	r3, [pc, #608]	; (8009d10 <_dtoa_r+0x6a8>)
 8009aae:	f7f6 fcfb 	bl	80004a8 <__aeabi_dadd>
 8009ab2:	9010      	str	r0, [sp, #64]	; 0x40
 8009ab4:	9111      	str	r1, [sp, #68]	; 0x44
 8009ab6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009ab8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009aba:	920a      	str	r2, [sp, #40]	; 0x28
 8009abc:	930b      	str	r3, [sp, #44]	; 0x2c
 8009abe:	4a95      	ldr	r2, [pc, #596]	; (8009d14 <_dtoa_r+0x6ac>)
 8009ac0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009ac2:	4694      	mov	ip, r2
 8009ac4:	4463      	add	r3, ip
 8009ac6:	9317      	str	r3, [sp, #92]	; 0x5c
 8009ac8:	930b      	str	r3, [sp, #44]	; 0x2c
 8009aca:	9b07      	ldr	r3, [sp, #28]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d161      	bne.n	8009b94 <_dtoa_r+0x52c>
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	0020      	movs	r0, r4
 8009ad4:	0029      	movs	r1, r5
 8009ad6:	4b90      	ldr	r3, [pc, #576]	; (8009d18 <_dtoa_r+0x6b0>)
 8009ad8:	f7f7 fec2 	bl	8001860 <__aeabi_dsub>
 8009adc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ade:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009ae0:	0004      	movs	r4, r0
 8009ae2:	000d      	movs	r5, r1
 8009ae4:	f7f6 fccc 	bl	8000480 <__aeabi_dcmpgt>
 8009ae8:	2800      	cmp	r0, #0
 8009aea:	d000      	beq.n	8009aee <_dtoa_r+0x486>
 8009aec:	e2b5      	b.n	800a05a <_dtoa_r+0x9f2>
 8009aee:	488b      	ldr	r0, [pc, #556]	; (8009d1c <_dtoa_r+0x6b4>)
 8009af0:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009af2:	4684      	mov	ip, r0
 8009af4:	4461      	add	r1, ip
 8009af6:	000b      	movs	r3, r1
 8009af8:	0020      	movs	r0, r4
 8009afa:	0029      	movs	r1, r5
 8009afc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009afe:	f7f6 fcab 	bl	8000458 <__aeabi_dcmplt>
 8009b02:	2800      	cmp	r0, #0
 8009b04:	d000      	beq.n	8009b08 <_dtoa_r+0x4a0>
 8009b06:	e2a5      	b.n	800a054 <_dtoa_r+0x9ec>
 8009b08:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b0a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8009b0c:	930a      	str	r3, [sp, #40]	; 0x28
 8009b0e:	940b      	str	r4, [sp, #44]	; 0x2c
 8009b10:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	da00      	bge.n	8009b18 <_dtoa_r+0x4b0>
 8009b16:	e171      	b.n	8009dfc <_dtoa_r+0x794>
 8009b18:	9a02      	ldr	r2, [sp, #8]
 8009b1a:	2a0e      	cmp	r2, #14
 8009b1c:	dd00      	ble.n	8009b20 <_dtoa_r+0x4b8>
 8009b1e:	e16d      	b.n	8009dfc <_dtoa_r+0x794>
 8009b20:	4b77      	ldr	r3, [pc, #476]	; (8009d00 <_dtoa_r+0x698>)
 8009b22:	00d2      	lsls	r2, r2, #3
 8009b24:	189b      	adds	r3, r3, r2
 8009b26:	685c      	ldr	r4, [r3, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	9308      	str	r3, [sp, #32]
 8009b2c:	9409      	str	r4, [sp, #36]	; 0x24
 8009b2e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	db00      	blt.n	8009b36 <_dtoa_r+0x4ce>
 8009b34:	e0f6      	b.n	8009d24 <_dtoa_r+0x6bc>
 8009b36:	9b06      	ldr	r3, [sp, #24]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	dd00      	ble.n	8009b3e <_dtoa_r+0x4d6>
 8009b3c:	e0f2      	b.n	8009d24 <_dtoa_r+0x6bc>
 8009b3e:	d000      	beq.n	8009b42 <_dtoa_r+0x4da>
 8009b40:	e288      	b.n	800a054 <_dtoa_r+0x9ec>
 8009b42:	9808      	ldr	r0, [sp, #32]
 8009b44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b46:	2200      	movs	r2, #0
 8009b48:	4b73      	ldr	r3, [pc, #460]	; (8009d18 <_dtoa_r+0x6b0>)
 8009b4a:	f7f7 fc1d 	bl	8001388 <__aeabi_dmul>
 8009b4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b52:	f7f6 fc9f 	bl	8000494 <__aeabi_dcmpge>
 8009b56:	9e06      	ldr	r6, [sp, #24]
 8009b58:	0035      	movs	r5, r6
 8009b5a:	2800      	cmp	r0, #0
 8009b5c:	d000      	beq.n	8009b60 <_dtoa_r+0x4f8>
 8009b5e:	e25f      	b.n	800a020 <_dtoa_r+0x9b8>
 8009b60:	9b05      	ldr	r3, [sp, #20]
 8009b62:	9a05      	ldr	r2, [sp, #20]
 8009b64:	3301      	adds	r3, #1
 8009b66:	9307      	str	r3, [sp, #28]
 8009b68:	2331      	movs	r3, #49	; 0x31
 8009b6a:	7013      	strb	r3, [r2, #0]
 8009b6c:	9b02      	ldr	r3, [sp, #8]
 8009b6e:	3301      	adds	r3, #1
 8009b70:	9302      	str	r3, [sp, #8]
 8009b72:	e25a      	b.n	800a02a <_dtoa_r+0x9c2>
 8009b74:	4234      	tst	r4, r6
 8009b76:	d007      	beq.n	8009b88 <_dtoa_r+0x520>
 8009b78:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009b7a:	3301      	adds	r3, #1
 8009b7c:	9310      	str	r3, [sp, #64]	; 0x40
 8009b7e:	682a      	ldr	r2, [r5, #0]
 8009b80:	686b      	ldr	r3, [r5, #4]
 8009b82:	f7f7 fc01 	bl	8001388 <__aeabi_dmul>
 8009b86:	0033      	movs	r3, r6
 8009b88:	1064      	asrs	r4, r4, #1
 8009b8a:	3508      	adds	r5, #8
 8009b8c:	e75a      	b.n	8009a44 <_dtoa_r+0x3dc>
 8009b8e:	9e02      	ldr	r6, [sp, #8]
 8009b90:	9b06      	ldr	r3, [sp, #24]
 8009b92:	e780      	b.n	8009a96 <_dtoa_r+0x42e>
 8009b94:	9b07      	ldr	r3, [sp, #28]
 8009b96:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009b98:	1e5a      	subs	r2, r3, #1
 8009b9a:	4b59      	ldr	r3, [pc, #356]	; (8009d00 <_dtoa_r+0x698>)
 8009b9c:	00d2      	lsls	r2, r2, #3
 8009b9e:	189b      	adds	r3, r3, r2
 8009ba0:	681a      	ldr	r2, [r3, #0]
 8009ba2:	685b      	ldr	r3, [r3, #4]
 8009ba4:	2900      	cmp	r1, #0
 8009ba6:	d051      	beq.n	8009c4c <_dtoa_r+0x5e4>
 8009ba8:	2000      	movs	r0, #0
 8009baa:	495d      	ldr	r1, [pc, #372]	; (8009d20 <_dtoa_r+0x6b8>)
 8009bac:	f7f6 ffe6 	bl	8000b7c <__aeabi_ddiv>
 8009bb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009bb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bb4:	f7f7 fe54 	bl	8001860 <__aeabi_dsub>
 8009bb8:	9a05      	ldr	r2, [sp, #20]
 8009bba:	9b05      	ldr	r3, [sp, #20]
 8009bbc:	4694      	mov	ip, r2
 8009bbe:	9310      	str	r3, [sp, #64]	; 0x40
 8009bc0:	9b07      	ldr	r3, [sp, #28]
 8009bc2:	900a      	str	r0, [sp, #40]	; 0x28
 8009bc4:	910b      	str	r1, [sp, #44]	; 0x2c
 8009bc6:	4463      	add	r3, ip
 8009bc8:	9319      	str	r3, [sp, #100]	; 0x64
 8009bca:	0029      	movs	r1, r5
 8009bcc:	0020      	movs	r0, r4
 8009bce:	f7f8 f9f7 	bl	8001fc0 <__aeabi_d2iz>
 8009bd2:	9017      	str	r0, [sp, #92]	; 0x5c
 8009bd4:	f7f8 fa2a 	bl	800202c <__aeabi_i2d>
 8009bd8:	0002      	movs	r2, r0
 8009bda:	000b      	movs	r3, r1
 8009bdc:	0020      	movs	r0, r4
 8009bde:	0029      	movs	r1, r5
 8009be0:	f7f7 fe3e 	bl	8001860 <__aeabi_dsub>
 8009be4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009be6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009be8:	3301      	adds	r3, #1
 8009bea:	9307      	str	r3, [sp, #28]
 8009bec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009bee:	0004      	movs	r4, r0
 8009bf0:	3330      	adds	r3, #48	; 0x30
 8009bf2:	7013      	strb	r3, [r2, #0]
 8009bf4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009bf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bf8:	000d      	movs	r5, r1
 8009bfa:	f7f6 fc2d 	bl	8000458 <__aeabi_dcmplt>
 8009bfe:	2800      	cmp	r0, #0
 8009c00:	d175      	bne.n	8009cee <_dtoa_r+0x686>
 8009c02:	0022      	movs	r2, r4
 8009c04:	002b      	movs	r3, r5
 8009c06:	2000      	movs	r0, #0
 8009c08:	493f      	ldr	r1, [pc, #252]	; (8009d08 <_dtoa_r+0x6a0>)
 8009c0a:	f7f7 fe29 	bl	8001860 <__aeabi_dsub>
 8009c0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c12:	f7f6 fc21 	bl	8000458 <__aeabi_dcmplt>
 8009c16:	2800      	cmp	r0, #0
 8009c18:	d000      	beq.n	8009c1c <_dtoa_r+0x5b4>
 8009c1a:	e0d1      	b.n	8009dc0 <_dtoa_r+0x758>
 8009c1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009c1e:	9a07      	ldr	r2, [sp, #28]
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d100      	bne.n	8009c26 <_dtoa_r+0x5be>
 8009c24:	e770      	b.n	8009b08 <_dtoa_r+0x4a0>
 8009c26:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009c28:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	4b37      	ldr	r3, [pc, #220]	; (8009d0c <_dtoa_r+0x6a4>)
 8009c2e:	f7f7 fbab 	bl	8001388 <__aeabi_dmul>
 8009c32:	4b36      	ldr	r3, [pc, #216]	; (8009d0c <_dtoa_r+0x6a4>)
 8009c34:	900a      	str	r0, [sp, #40]	; 0x28
 8009c36:	910b      	str	r1, [sp, #44]	; 0x2c
 8009c38:	2200      	movs	r2, #0
 8009c3a:	0020      	movs	r0, r4
 8009c3c:	0029      	movs	r1, r5
 8009c3e:	f7f7 fba3 	bl	8001388 <__aeabi_dmul>
 8009c42:	9b07      	ldr	r3, [sp, #28]
 8009c44:	0004      	movs	r4, r0
 8009c46:	000d      	movs	r5, r1
 8009c48:	9310      	str	r3, [sp, #64]	; 0x40
 8009c4a:	e7be      	b.n	8009bca <_dtoa_r+0x562>
 8009c4c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009c4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009c50:	f7f7 fb9a 	bl	8001388 <__aeabi_dmul>
 8009c54:	9a05      	ldr	r2, [sp, #20]
 8009c56:	9b05      	ldr	r3, [sp, #20]
 8009c58:	4694      	mov	ip, r2
 8009c5a:	930a      	str	r3, [sp, #40]	; 0x28
 8009c5c:	9b07      	ldr	r3, [sp, #28]
 8009c5e:	9010      	str	r0, [sp, #64]	; 0x40
 8009c60:	9111      	str	r1, [sp, #68]	; 0x44
 8009c62:	4463      	add	r3, ip
 8009c64:	9319      	str	r3, [sp, #100]	; 0x64
 8009c66:	0029      	movs	r1, r5
 8009c68:	0020      	movs	r0, r4
 8009c6a:	f7f8 f9a9 	bl	8001fc0 <__aeabi_d2iz>
 8009c6e:	9017      	str	r0, [sp, #92]	; 0x5c
 8009c70:	f7f8 f9dc 	bl	800202c <__aeabi_i2d>
 8009c74:	0002      	movs	r2, r0
 8009c76:	000b      	movs	r3, r1
 8009c78:	0020      	movs	r0, r4
 8009c7a:	0029      	movs	r1, r5
 8009c7c:	f7f7 fdf0 	bl	8001860 <__aeabi_dsub>
 8009c80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009c82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c84:	3330      	adds	r3, #48	; 0x30
 8009c86:	7013      	strb	r3, [r2, #0]
 8009c88:	0013      	movs	r3, r2
 8009c8a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009c8c:	3301      	adds	r3, #1
 8009c8e:	0004      	movs	r4, r0
 8009c90:	000d      	movs	r5, r1
 8009c92:	930a      	str	r3, [sp, #40]	; 0x28
 8009c94:	4293      	cmp	r3, r2
 8009c96:	d12c      	bne.n	8009cf2 <_dtoa_r+0x68a>
 8009c98:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009c9a:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009c9c:	9a05      	ldr	r2, [sp, #20]
 8009c9e:	9b07      	ldr	r3, [sp, #28]
 8009ca0:	4694      	mov	ip, r2
 8009ca2:	4463      	add	r3, ip
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	9307      	str	r3, [sp, #28]
 8009ca8:	4b1d      	ldr	r3, [pc, #116]	; (8009d20 <_dtoa_r+0x6b8>)
 8009caa:	f7f6 fbfd 	bl	80004a8 <__aeabi_dadd>
 8009cae:	0002      	movs	r2, r0
 8009cb0:	000b      	movs	r3, r1
 8009cb2:	0020      	movs	r0, r4
 8009cb4:	0029      	movs	r1, r5
 8009cb6:	f7f6 fbe3 	bl	8000480 <__aeabi_dcmpgt>
 8009cba:	2800      	cmp	r0, #0
 8009cbc:	d000      	beq.n	8009cc0 <_dtoa_r+0x658>
 8009cbe:	e07f      	b.n	8009dc0 <_dtoa_r+0x758>
 8009cc0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009cc2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009cc4:	2000      	movs	r0, #0
 8009cc6:	4916      	ldr	r1, [pc, #88]	; (8009d20 <_dtoa_r+0x6b8>)
 8009cc8:	f7f7 fdca 	bl	8001860 <__aeabi_dsub>
 8009ccc:	0002      	movs	r2, r0
 8009cce:	000b      	movs	r3, r1
 8009cd0:	0020      	movs	r0, r4
 8009cd2:	0029      	movs	r1, r5
 8009cd4:	f7f6 fbc0 	bl	8000458 <__aeabi_dcmplt>
 8009cd8:	2800      	cmp	r0, #0
 8009cda:	d100      	bne.n	8009cde <_dtoa_r+0x676>
 8009cdc:	e714      	b.n	8009b08 <_dtoa_r+0x4a0>
 8009cde:	9b07      	ldr	r3, [sp, #28]
 8009ce0:	001a      	movs	r2, r3
 8009ce2:	3a01      	subs	r2, #1
 8009ce4:	9207      	str	r2, [sp, #28]
 8009ce6:	7812      	ldrb	r2, [r2, #0]
 8009ce8:	2a30      	cmp	r2, #48	; 0x30
 8009cea:	d0f8      	beq.n	8009cde <_dtoa_r+0x676>
 8009cec:	9307      	str	r3, [sp, #28]
 8009cee:	9602      	str	r6, [sp, #8]
 8009cf0:	e054      	b.n	8009d9c <_dtoa_r+0x734>
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	4b05      	ldr	r3, [pc, #20]	; (8009d0c <_dtoa_r+0x6a4>)
 8009cf6:	f7f7 fb47 	bl	8001388 <__aeabi_dmul>
 8009cfa:	0004      	movs	r4, r0
 8009cfc:	000d      	movs	r5, r1
 8009cfe:	e7b2      	b.n	8009c66 <_dtoa_r+0x5fe>
 8009d00:	0800c900 	.word	0x0800c900
 8009d04:	0800c8d8 	.word	0x0800c8d8
 8009d08:	3ff00000 	.word	0x3ff00000
 8009d0c:	40240000 	.word	0x40240000
 8009d10:	401c0000 	.word	0x401c0000
 8009d14:	fcc00000 	.word	0xfcc00000
 8009d18:	40140000 	.word	0x40140000
 8009d1c:	7cc00000 	.word	0x7cc00000
 8009d20:	3fe00000 	.word	0x3fe00000
 8009d24:	9b06      	ldr	r3, [sp, #24]
 8009d26:	9e05      	ldr	r6, [sp, #20]
 8009d28:	3b01      	subs	r3, #1
 8009d2a:	199b      	adds	r3, r3, r6
 8009d2c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009d2e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009d30:	930a      	str	r3, [sp, #40]	; 0x28
 8009d32:	9a08      	ldr	r2, [sp, #32]
 8009d34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d36:	0020      	movs	r0, r4
 8009d38:	0029      	movs	r1, r5
 8009d3a:	f7f6 ff1f 	bl	8000b7c <__aeabi_ddiv>
 8009d3e:	f7f8 f93f 	bl	8001fc0 <__aeabi_d2iz>
 8009d42:	9006      	str	r0, [sp, #24]
 8009d44:	f7f8 f972 	bl	800202c <__aeabi_i2d>
 8009d48:	9a08      	ldr	r2, [sp, #32]
 8009d4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d4c:	f7f7 fb1c 	bl	8001388 <__aeabi_dmul>
 8009d50:	0002      	movs	r2, r0
 8009d52:	000b      	movs	r3, r1
 8009d54:	0020      	movs	r0, r4
 8009d56:	0029      	movs	r1, r5
 8009d58:	f7f7 fd82 	bl	8001860 <__aeabi_dsub>
 8009d5c:	0033      	movs	r3, r6
 8009d5e:	9a06      	ldr	r2, [sp, #24]
 8009d60:	3601      	adds	r6, #1
 8009d62:	3230      	adds	r2, #48	; 0x30
 8009d64:	701a      	strb	r2, [r3, #0]
 8009d66:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d68:	9607      	str	r6, [sp, #28]
 8009d6a:	429a      	cmp	r2, r3
 8009d6c:	d139      	bne.n	8009de2 <_dtoa_r+0x77a>
 8009d6e:	0002      	movs	r2, r0
 8009d70:	000b      	movs	r3, r1
 8009d72:	f7f6 fb99 	bl	80004a8 <__aeabi_dadd>
 8009d76:	9a08      	ldr	r2, [sp, #32]
 8009d78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d7a:	0004      	movs	r4, r0
 8009d7c:	000d      	movs	r5, r1
 8009d7e:	f7f6 fb7f 	bl	8000480 <__aeabi_dcmpgt>
 8009d82:	2800      	cmp	r0, #0
 8009d84:	d11b      	bne.n	8009dbe <_dtoa_r+0x756>
 8009d86:	9a08      	ldr	r2, [sp, #32]
 8009d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d8a:	0020      	movs	r0, r4
 8009d8c:	0029      	movs	r1, r5
 8009d8e:	f7f6 fb5d 	bl	800044c <__aeabi_dcmpeq>
 8009d92:	2800      	cmp	r0, #0
 8009d94:	d002      	beq.n	8009d9c <_dtoa_r+0x734>
 8009d96:	9b06      	ldr	r3, [sp, #24]
 8009d98:	07db      	lsls	r3, r3, #31
 8009d9a:	d410      	bmi.n	8009dbe <_dtoa_r+0x756>
 8009d9c:	0038      	movs	r0, r7
 8009d9e:	9904      	ldr	r1, [sp, #16]
 8009da0:	f000 fae6 	bl	800a370 <_Bfree>
 8009da4:	2300      	movs	r3, #0
 8009da6:	9a07      	ldr	r2, [sp, #28]
 8009da8:	9802      	ldr	r0, [sp, #8]
 8009daa:	7013      	strb	r3, [r2, #0]
 8009dac:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009dae:	3001      	adds	r0, #1
 8009db0:	6018      	str	r0, [r3, #0]
 8009db2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d100      	bne.n	8009dba <_dtoa_r+0x752>
 8009db8:	e4a3      	b.n	8009702 <_dtoa_r+0x9a>
 8009dba:	601a      	str	r2, [r3, #0]
 8009dbc:	e4a1      	b.n	8009702 <_dtoa_r+0x9a>
 8009dbe:	9e02      	ldr	r6, [sp, #8]
 8009dc0:	9b07      	ldr	r3, [sp, #28]
 8009dc2:	9307      	str	r3, [sp, #28]
 8009dc4:	3b01      	subs	r3, #1
 8009dc6:	781a      	ldrb	r2, [r3, #0]
 8009dc8:	2a39      	cmp	r2, #57	; 0x39
 8009dca:	d106      	bne.n	8009dda <_dtoa_r+0x772>
 8009dcc:	9a05      	ldr	r2, [sp, #20]
 8009dce:	429a      	cmp	r2, r3
 8009dd0:	d1f7      	bne.n	8009dc2 <_dtoa_r+0x75a>
 8009dd2:	2230      	movs	r2, #48	; 0x30
 8009dd4:	9905      	ldr	r1, [sp, #20]
 8009dd6:	3601      	adds	r6, #1
 8009dd8:	700a      	strb	r2, [r1, #0]
 8009dda:	781a      	ldrb	r2, [r3, #0]
 8009ddc:	3201      	adds	r2, #1
 8009dde:	701a      	strb	r2, [r3, #0]
 8009de0:	e785      	b.n	8009cee <_dtoa_r+0x686>
 8009de2:	2200      	movs	r2, #0
 8009de4:	4bad      	ldr	r3, [pc, #692]	; (800a09c <_dtoa_r+0xa34>)
 8009de6:	f7f7 facf 	bl	8001388 <__aeabi_dmul>
 8009dea:	2200      	movs	r2, #0
 8009dec:	2300      	movs	r3, #0
 8009dee:	0004      	movs	r4, r0
 8009df0:	000d      	movs	r5, r1
 8009df2:	f7f6 fb2b 	bl	800044c <__aeabi_dcmpeq>
 8009df6:	2800      	cmp	r0, #0
 8009df8:	d09b      	beq.n	8009d32 <_dtoa_r+0x6ca>
 8009dfa:	e7cf      	b.n	8009d9c <_dtoa_r+0x734>
 8009dfc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009dfe:	2a00      	cmp	r2, #0
 8009e00:	d100      	bne.n	8009e04 <_dtoa_r+0x79c>
 8009e02:	e082      	b.n	8009f0a <_dtoa_r+0x8a2>
 8009e04:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009e06:	2a01      	cmp	r2, #1
 8009e08:	dc66      	bgt.n	8009ed8 <_dtoa_r+0x870>
 8009e0a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009e0c:	2a00      	cmp	r2, #0
 8009e0e:	d05f      	beq.n	8009ed0 <_dtoa_r+0x868>
 8009e10:	4aa3      	ldr	r2, [pc, #652]	; (800a0a0 <_dtoa_r+0xa38>)
 8009e12:	189b      	adds	r3, r3, r2
 8009e14:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8009e16:	9c08      	ldr	r4, [sp, #32]
 8009e18:	9a08      	ldr	r2, [sp, #32]
 8009e1a:	2101      	movs	r1, #1
 8009e1c:	18d2      	adds	r2, r2, r3
 8009e1e:	9208      	str	r2, [sp, #32]
 8009e20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e22:	0038      	movs	r0, r7
 8009e24:	18d3      	adds	r3, r2, r3
 8009e26:	930d      	str	r3, [sp, #52]	; 0x34
 8009e28:	f000 fb52 	bl	800a4d0 <__i2b>
 8009e2c:	0005      	movs	r5, r0
 8009e2e:	2c00      	cmp	r4, #0
 8009e30:	dd0e      	ble.n	8009e50 <_dtoa_r+0x7e8>
 8009e32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	dd0b      	ble.n	8009e50 <_dtoa_r+0x7e8>
 8009e38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e3a:	0023      	movs	r3, r4
 8009e3c:	4294      	cmp	r4, r2
 8009e3e:	dd00      	ble.n	8009e42 <_dtoa_r+0x7da>
 8009e40:	0013      	movs	r3, r2
 8009e42:	9a08      	ldr	r2, [sp, #32]
 8009e44:	1ae4      	subs	r4, r4, r3
 8009e46:	1ad2      	subs	r2, r2, r3
 8009e48:	9208      	str	r2, [sp, #32]
 8009e4a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e4c:	1ad3      	subs	r3, r2, r3
 8009e4e:	930d      	str	r3, [sp, #52]	; 0x34
 8009e50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d01f      	beq.n	8009e96 <_dtoa_r+0x82e>
 8009e56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d05a      	beq.n	8009f12 <_dtoa_r+0x8aa>
 8009e5c:	2e00      	cmp	r6, #0
 8009e5e:	dd11      	ble.n	8009e84 <_dtoa_r+0x81c>
 8009e60:	0029      	movs	r1, r5
 8009e62:	0032      	movs	r2, r6
 8009e64:	0038      	movs	r0, r7
 8009e66:	f000 fbf9 	bl	800a65c <__pow5mult>
 8009e6a:	9a04      	ldr	r2, [sp, #16]
 8009e6c:	0001      	movs	r1, r0
 8009e6e:	0005      	movs	r5, r0
 8009e70:	0038      	movs	r0, r7
 8009e72:	f000 fb43 	bl	800a4fc <__multiply>
 8009e76:	9904      	ldr	r1, [sp, #16]
 8009e78:	9007      	str	r0, [sp, #28]
 8009e7a:	0038      	movs	r0, r7
 8009e7c:	f000 fa78 	bl	800a370 <_Bfree>
 8009e80:	9b07      	ldr	r3, [sp, #28]
 8009e82:	9304      	str	r3, [sp, #16]
 8009e84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e86:	1b9a      	subs	r2, r3, r6
 8009e88:	42b3      	cmp	r3, r6
 8009e8a:	d004      	beq.n	8009e96 <_dtoa_r+0x82e>
 8009e8c:	0038      	movs	r0, r7
 8009e8e:	9904      	ldr	r1, [sp, #16]
 8009e90:	f000 fbe4 	bl	800a65c <__pow5mult>
 8009e94:	9004      	str	r0, [sp, #16]
 8009e96:	2101      	movs	r1, #1
 8009e98:	0038      	movs	r0, r7
 8009e9a:	f000 fb19 	bl	800a4d0 <__i2b>
 8009e9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009ea0:	0006      	movs	r6, r0
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	dd37      	ble.n	8009f16 <_dtoa_r+0x8ae>
 8009ea6:	001a      	movs	r2, r3
 8009ea8:	0001      	movs	r1, r0
 8009eaa:	0038      	movs	r0, r7
 8009eac:	f000 fbd6 	bl	800a65c <__pow5mult>
 8009eb0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009eb2:	0006      	movs	r6, r0
 8009eb4:	2b01      	cmp	r3, #1
 8009eb6:	dd33      	ble.n	8009f20 <_dtoa_r+0x8b8>
 8009eb8:	2300      	movs	r3, #0
 8009eba:	9307      	str	r3, [sp, #28]
 8009ebc:	6933      	ldr	r3, [r6, #16]
 8009ebe:	3303      	adds	r3, #3
 8009ec0:	009b      	lsls	r3, r3, #2
 8009ec2:	18f3      	adds	r3, r6, r3
 8009ec4:	6858      	ldr	r0, [r3, #4]
 8009ec6:	f000 fabb 	bl	800a440 <__hi0bits>
 8009eca:	2320      	movs	r3, #32
 8009ecc:	1a18      	subs	r0, r3, r0
 8009ece:	e03f      	b.n	8009f50 <_dtoa_r+0x8e8>
 8009ed0:	2336      	movs	r3, #54	; 0x36
 8009ed2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009ed4:	1a9b      	subs	r3, r3, r2
 8009ed6:	e79d      	b.n	8009e14 <_dtoa_r+0x7ac>
 8009ed8:	9b06      	ldr	r3, [sp, #24]
 8009eda:	1e5e      	subs	r6, r3, #1
 8009edc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ede:	42b3      	cmp	r3, r6
 8009ee0:	db08      	blt.n	8009ef4 <_dtoa_r+0x88c>
 8009ee2:	1b9e      	subs	r6, r3, r6
 8009ee4:	9b06      	ldr	r3, [sp, #24]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	da0c      	bge.n	8009f04 <_dtoa_r+0x89c>
 8009eea:	9b08      	ldr	r3, [sp, #32]
 8009eec:	9a06      	ldr	r2, [sp, #24]
 8009eee:	1a9c      	subs	r4, r3, r2
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	e791      	b.n	8009e18 <_dtoa_r+0x7b0>
 8009ef4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ef6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009ef8:	1af3      	subs	r3, r6, r3
 8009efa:	18d3      	adds	r3, r2, r3
 8009efc:	960e      	str	r6, [sp, #56]	; 0x38
 8009efe:	9314      	str	r3, [sp, #80]	; 0x50
 8009f00:	2600      	movs	r6, #0
 8009f02:	e7ef      	b.n	8009ee4 <_dtoa_r+0x87c>
 8009f04:	9c08      	ldr	r4, [sp, #32]
 8009f06:	9b06      	ldr	r3, [sp, #24]
 8009f08:	e786      	b.n	8009e18 <_dtoa_r+0x7b0>
 8009f0a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8009f0c:	9c08      	ldr	r4, [sp, #32]
 8009f0e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009f10:	e78d      	b.n	8009e2e <_dtoa_r+0x7c6>
 8009f12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009f14:	e7ba      	b.n	8009e8c <_dtoa_r+0x824>
 8009f16:	2300      	movs	r3, #0
 8009f18:	9307      	str	r3, [sp, #28]
 8009f1a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009f1c:	2b01      	cmp	r3, #1
 8009f1e:	dc13      	bgt.n	8009f48 <_dtoa_r+0x8e0>
 8009f20:	2300      	movs	r3, #0
 8009f22:	9307      	str	r3, [sp, #28]
 8009f24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d10e      	bne.n	8009f48 <_dtoa_r+0x8e0>
 8009f2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f2c:	031b      	lsls	r3, r3, #12
 8009f2e:	d10b      	bne.n	8009f48 <_dtoa_r+0x8e0>
 8009f30:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009f32:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009f34:	4213      	tst	r3, r2
 8009f36:	d007      	beq.n	8009f48 <_dtoa_r+0x8e0>
 8009f38:	9b08      	ldr	r3, [sp, #32]
 8009f3a:	3301      	adds	r3, #1
 8009f3c:	9308      	str	r3, [sp, #32]
 8009f3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f40:	3301      	adds	r3, #1
 8009f42:	930d      	str	r3, [sp, #52]	; 0x34
 8009f44:	2301      	movs	r3, #1
 8009f46:	9307      	str	r3, [sp, #28]
 8009f48:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009f4a:	2001      	movs	r0, #1
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d1b5      	bne.n	8009ebc <_dtoa_r+0x854>
 8009f50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f52:	221f      	movs	r2, #31
 8009f54:	1818      	adds	r0, r3, r0
 8009f56:	0003      	movs	r3, r0
 8009f58:	4013      	ands	r3, r2
 8009f5a:	4210      	tst	r0, r2
 8009f5c:	d046      	beq.n	8009fec <_dtoa_r+0x984>
 8009f5e:	3201      	adds	r2, #1
 8009f60:	1ad2      	subs	r2, r2, r3
 8009f62:	2a04      	cmp	r2, #4
 8009f64:	dd3f      	ble.n	8009fe6 <_dtoa_r+0x97e>
 8009f66:	221c      	movs	r2, #28
 8009f68:	1ad3      	subs	r3, r2, r3
 8009f6a:	9a08      	ldr	r2, [sp, #32]
 8009f6c:	18e4      	adds	r4, r4, r3
 8009f6e:	18d2      	adds	r2, r2, r3
 8009f70:	9208      	str	r2, [sp, #32]
 8009f72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009f74:	18d3      	adds	r3, r2, r3
 8009f76:	930d      	str	r3, [sp, #52]	; 0x34
 8009f78:	9b08      	ldr	r3, [sp, #32]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	dd05      	ble.n	8009f8a <_dtoa_r+0x922>
 8009f7e:	001a      	movs	r2, r3
 8009f80:	0038      	movs	r0, r7
 8009f82:	9904      	ldr	r1, [sp, #16]
 8009f84:	f000 fbc6 	bl	800a714 <__lshift>
 8009f88:	9004      	str	r0, [sp, #16]
 8009f8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	dd05      	ble.n	8009f9c <_dtoa_r+0x934>
 8009f90:	0031      	movs	r1, r6
 8009f92:	001a      	movs	r2, r3
 8009f94:	0038      	movs	r0, r7
 8009f96:	f000 fbbd 	bl	800a714 <__lshift>
 8009f9a:	0006      	movs	r6, r0
 8009f9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d026      	beq.n	8009ff0 <_dtoa_r+0x988>
 8009fa2:	0031      	movs	r1, r6
 8009fa4:	9804      	ldr	r0, [sp, #16]
 8009fa6:	f000 fc25 	bl	800a7f4 <__mcmp>
 8009faa:	2800      	cmp	r0, #0
 8009fac:	da20      	bge.n	8009ff0 <_dtoa_r+0x988>
 8009fae:	9b02      	ldr	r3, [sp, #8]
 8009fb0:	220a      	movs	r2, #10
 8009fb2:	3b01      	subs	r3, #1
 8009fb4:	9302      	str	r3, [sp, #8]
 8009fb6:	0038      	movs	r0, r7
 8009fb8:	2300      	movs	r3, #0
 8009fba:	9904      	ldr	r1, [sp, #16]
 8009fbc:	f000 f9fc 	bl	800a3b8 <__multadd>
 8009fc0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009fc2:	9004      	str	r0, [sp, #16]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d100      	bne.n	8009fca <_dtoa_r+0x962>
 8009fc8:	e160      	b.n	800a28c <_dtoa_r+0xc24>
 8009fca:	2300      	movs	r3, #0
 8009fcc:	0029      	movs	r1, r5
 8009fce:	220a      	movs	r2, #10
 8009fd0:	0038      	movs	r0, r7
 8009fd2:	f000 f9f1 	bl	800a3b8 <__multadd>
 8009fd6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009fd8:	0005      	movs	r5, r0
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	dc47      	bgt.n	800a06e <_dtoa_r+0xa06>
 8009fde:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009fe0:	2b02      	cmp	r3, #2
 8009fe2:	dc0d      	bgt.n	800a000 <_dtoa_r+0x998>
 8009fe4:	e043      	b.n	800a06e <_dtoa_r+0xa06>
 8009fe6:	2a04      	cmp	r2, #4
 8009fe8:	d0c6      	beq.n	8009f78 <_dtoa_r+0x910>
 8009fea:	0013      	movs	r3, r2
 8009fec:	331c      	adds	r3, #28
 8009fee:	e7bc      	b.n	8009f6a <_dtoa_r+0x902>
 8009ff0:	9b06      	ldr	r3, [sp, #24]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	dc35      	bgt.n	800a062 <_dtoa_r+0x9fa>
 8009ff6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009ff8:	2b02      	cmp	r3, #2
 8009ffa:	dd32      	ble.n	800a062 <_dtoa_r+0x9fa>
 8009ffc:	9b06      	ldr	r3, [sp, #24]
 8009ffe:	930c      	str	r3, [sp, #48]	; 0x30
 800a000:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a002:	2b00      	cmp	r3, #0
 800a004:	d10c      	bne.n	800a020 <_dtoa_r+0x9b8>
 800a006:	0031      	movs	r1, r6
 800a008:	2205      	movs	r2, #5
 800a00a:	0038      	movs	r0, r7
 800a00c:	f000 f9d4 	bl	800a3b8 <__multadd>
 800a010:	0006      	movs	r6, r0
 800a012:	0001      	movs	r1, r0
 800a014:	9804      	ldr	r0, [sp, #16]
 800a016:	f000 fbed 	bl	800a7f4 <__mcmp>
 800a01a:	2800      	cmp	r0, #0
 800a01c:	dd00      	ble.n	800a020 <_dtoa_r+0x9b8>
 800a01e:	e59f      	b.n	8009b60 <_dtoa_r+0x4f8>
 800a020:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a022:	43db      	mvns	r3, r3
 800a024:	9302      	str	r3, [sp, #8]
 800a026:	9b05      	ldr	r3, [sp, #20]
 800a028:	9307      	str	r3, [sp, #28]
 800a02a:	2400      	movs	r4, #0
 800a02c:	0031      	movs	r1, r6
 800a02e:	0038      	movs	r0, r7
 800a030:	f000 f99e 	bl	800a370 <_Bfree>
 800a034:	2d00      	cmp	r5, #0
 800a036:	d100      	bne.n	800a03a <_dtoa_r+0x9d2>
 800a038:	e6b0      	b.n	8009d9c <_dtoa_r+0x734>
 800a03a:	2c00      	cmp	r4, #0
 800a03c:	d005      	beq.n	800a04a <_dtoa_r+0x9e2>
 800a03e:	42ac      	cmp	r4, r5
 800a040:	d003      	beq.n	800a04a <_dtoa_r+0x9e2>
 800a042:	0021      	movs	r1, r4
 800a044:	0038      	movs	r0, r7
 800a046:	f000 f993 	bl	800a370 <_Bfree>
 800a04a:	0029      	movs	r1, r5
 800a04c:	0038      	movs	r0, r7
 800a04e:	f000 f98f 	bl	800a370 <_Bfree>
 800a052:	e6a3      	b.n	8009d9c <_dtoa_r+0x734>
 800a054:	2600      	movs	r6, #0
 800a056:	0035      	movs	r5, r6
 800a058:	e7e2      	b.n	800a020 <_dtoa_r+0x9b8>
 800a05a:	9602      	str	r6, [sp, #8]
 800a05c:	9e07      	ldr	r6, [sp, #28]
 800a05e:	0035      	movs	r5, r6
 800a060:	e57e      	b.n	8009b60 <_dtoa_r+0x4f8>
 800a062:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a064:	2b00      	cmp	r3, #0
 800a066:	d100      	bne.n	800a06a <_dtoa_r+0xa02>
 800a068:	e0c8      	b.n	800a1fc <_dtoa_r+0xb94>
 800a06a:	9b06      	ldr	r3, [sp, #24]
 800a06c:	930c      	str	r3, [sp, #48]	; 0x30
 800a06e:	2c00      	cmp	r4, #0
 800a070:	dd05      	ble.n	800a07e <_dtoa_r+0xa16>
 800a072:	0029      	movs	r1, r5
 800a074:	0022      	movs	r2, r4
 800a076:	0038      	movs	r0, r7
 800a078:	f000 fb4c 	bl	800a714 <__lshift>
 800a07c:	0005      	movs	r5, r0
 800a07e:	9b07      	ldr	r3, [sp, #28]
 800a080:	0028      	movs	r0, r5
 800a082:	2b00      	cmp	r3, #0
 800a084:	d01f      	beq.n	800a0c6 <_dtoa_r+0xa5e>
 800a086:	0038      	movs	r0, r7
 800a088:	6869      	ldr	r1, [r5, #4]
 800a08a:	f000 f92d 	bl	800a2e8 <_Balloc>
 800a08e:	1e04      	subs	r4, r0, #0
 800a090:	d10c      	bne.n	800a0ac <_dtoa_r+0xa44>
 800a092:	0002      	movs	r2, r0
 800a094:	4b03      	ldr	r3, [pc, #12]	; (800a0a4 <_dtoa_r+0xa3c>)
 800a096:	4904      	ldr	r1, [pc, #16]	; (800a0a8 <_dtoa_r+0xa40>)
 800a098:	f7ff fafb 	bl	8009692 <_dtoa_r+0x2a>
 800a09c:	40240000 	.word	0x40240000
 800a0a0:	00000433 	.word	0x00000433
 800a0a4:	0800c867 	.word	0x0800c867
 800a0a8:	000002ea 	.word	0x000002ea
 800a0ac:	0029      	movs	r1, r5
 800a0ae:	692b      	ldr	r3, [r5, #16]
 800a0b0:	310c      	adds	r1, #12
 800a0b2:	1c9a      	adds	r2, r3, #2
 800a0b4:	0092      	lsls	r2, r2, #2
 800a0b6:	300c      	adds	r0, #12
 800a0b8:	f000 f90d 	bl	800a2d6 <memcpy>
 800a0bc:	2201      	movs	r2, #1
 800a0be:	0021      	movs	r1, r4
 800a0c0:	0038      	movs	r0, r7
 800a0c2:	f000 fb27 	bl	800a714 <__lshift>
 800a0c6:	002c      	movs	r4, r5
 800a0c8:	0005      	movs	r5, r0
 800a0ca:	9b05      	ldr	r3, [sp, #20]
 800a0cc:	9308      	str	r3, [sp, #32]
 800a0ce:	0031      	movs	r1, r6
 800a0d0:	9804      	ldr	r0, [sp, #16]
 800a0d2:	f7ff fa3d 	bl	8009550 <quorem>
 800a0d6:	0003      	movs	r3, r0
 800a0d8:	0021      	movs	r1, r4
 800a0da:	3330      	adds	r3, #48	; 0x30
 800a0dc:	900e      	str	r0, [sp, #56]	; 0x38
 800a0de:	9804      	ldr	r0, [sp, #16]
 800a0e0:	9306      	str	r3, [sp, #24]
 800a0e2:	f000 fb87 	bl	800a7f4 <__mcmp>
 800a0e6:	002a      	movs	r2, r5
 800a0e8:	900f      	str	r0, [sp, #60]	; 0x3c
 800a0ea:	0031      	movs	r1, r6
 800a0ec:	0038      	movs	r0, r7
 800a0ee:	f000 fb9d 	bl	800a82c <__mdiff>
 800a0f2:	68c3      	ldr	r3, [r0, #12]
 800a0f4:	9007      	str	r0, [sp, #28]
 800a0f6:	9310      	str	r3, [sp, #64]	; 0x40
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	930d      	str	r3, [sp, #52]	; 0x34
 800a0fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d104      	bne.n	800a10c <_dtoa_r+0xaa4>
 800a102:	0001      	movs	r1, r0
 800a104:	9804      	ldr	r0, [sp, #16]
 800a106:	f000 fb75 	bl	800a7f4 <__mcmp>
 800a10a:	900d      	str	r0, [sp, #52]	; 0x34
 800a10c:	0038      	movs	r0, r7
 800a10e:	9907      	ldr	r1, [sp, #28]
 800a110:	f000 f92e 	bl	800a370 <_Bfree>
 800a114:	2301      	movs	r3, #1
 800a116:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a118:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a11a:	4018      	ands	r0, r3
 800a11c:	9b08      	ldr	r3, [sp, #32]
 800a11e:	3301      	adds	r3, #1
 800a120:	9307      	str	r3, [sp, #28]
 800a122:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a124:	4313      	orrs	r3, r2
 800a126:	4303      	orrs	r3, r0
 800a128:	d10c      	bne.n	800a144 <_dtoa_r+0xadc>
 800a12a:	9b06      	ldr	r3, [sp, #24]
 800a12c:	2b39      	cmp	r3, #57	; 0x39
 800a12e:	d025      	beq.n	800a17c <_dtoa_r+0xb14>
 800a130:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a132:	2b00      	cmp	r3, #0
 800a134:	dd02      	ble.n	800a13c <_dtoa_r+0xad4>
 800a136:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a138:	3331      	adds	r3, #49	; 0x31
 800a13a:	9306      	str	r3, [sp, #24]
 800a13c:	9b08      	ldr	r3, [sp, #32]
 800a13e:	9a06      	ldr	r2, [sp, #24]
 800a140:	701a      	strb	r2, [r3, #0]
 800a142:	e773      	b.n	800a02c <_dtoa_r+0x9c4>
 800a144:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a146:	2b00      	cmp	r3, #0
 800a148:	db03      	blt.n	800a152 <_dtoa_r+0xaea>
 800a14a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a14c:	4313      	orrs	r3, r2
 800a14e:	4303      	orrs	r3, r0
 800a150:	d11f      	bne.n	800a192 <_dtoa_r+0xb2a>
 800a152:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a154:	2b00      	cmp	r3, #0
 800a156:	ddf1      	ble.n	800a13c <_dtoa_r+0xad4>
 800a158:	9904      	ldr	r1, [sp, #16]
 800a15a:	2201      	movs	r2, #1
 800a15c:	0038      	movs	r0, r7
 800a15e:	f000 fad9 	bl	800a714 <__lshift>
 800a162:	0031      	movs	r1, r6
 800a164:	9004      	str	r0, [sp, #16]
 800a166:	f000 fb45 	bl	800a7f4 <__mcmp>
 800a16a:	2800      	cmp	r0, #0
 800a16c:	dc03      	bgt.n	800a176 <_dtoa_r+0xb0e>
 800a16e:	d1e5      	bne.n	800a13c <_dtoa_r+0xad4>
 800a170:	9b06      	ldr	r3, [sp, #24]
 800a172:	07db      	lsls	r3, r3, #31
 800a174:	d5e2      	bpl.n	800a13c <_dtoa_r+0xad4>
 800a176:	9b06      	ldr	r3, [sp, #24]
 800a178:	2b39      	cmp	r3, #57	; 0x39
 800a17a:	d1dc      	bne.n	800a136 <_dtoa_r+0xace>
 800a17c:	2339      	movs	r3, #57	; 0x39
 800a17e:	9a08      	ldr	r2, [sp, #32]
 800a180:	7013      	strb	r3, [r2, #0]
 800a182:	9b07      	ldr	r3, [sp, #28]
 800a184:	9307      	str	r3, [sp, #28]
 800a186:	3b01      	subs	r3, #1
 800a188:	781a      	ldrb	r2, [r3, #0]
 800a18a:	2a39      	cmp	r2, #57	; 0x39
 800a18c:	d06c      	beq.n	800a268 <_dtoa_r+0xc00>
 800a18e:	3201      	adds	r2, #1
 800a190:	e7d6      	b.n	800a140 <_dtoa_r+0xad8>
 800a192:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a194:	2b00      	cmp	r3, #0
 800a196:	dd07      	ble.n	800a1a8 <_dtoa_r+0xb40>
 800a198:	9b06      	ldr	r3, [sp, #24]
 800a19a:	2b39      	cmp	r3, #57	; 0x39
 800a19c:	d0ee      	beq.n	800a17c <_dtoa_r+0xb14>
 800a19e:	9b06      	ldr	r3, [sp, #24]
 800a1a0:	9a08      	ldr	r2, [sp, #32]
 800a1a2:	3301      	adds	r3, #1
 800a1a4:	7013      	strb	r3, [r2, #0]
 800a1a6:	e741      	b.n	800a02c <_dtoa_r+0x9c4>
 800a1a8:	9b08      	ldr	r3, [sp, #32]
 800a1aa:	9a06      	ldr	r2, [sp, #24]
 800a1ac:	701a      	strb	r2, [r3, #0]
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	9a05      	ldr	r2, [sp, #20]
 800a1b2:	1a9b      	subs	r3, r3, r2
 800a1b4:	9a08      	ldr	r2, [sp, #32]
 800a1b6:	189b      	adds	r3, r3, r2
 800a1b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a1ba:	429a      	cmp	r2, r3
 800a1bc:	d03e      	beq.n	800a23c <_dtoa_r+0xbd4>
 800a1be:	2300      	movs	r3, #0
 800a1c0:	220a      	movs	r2, #10
 800a1c2:	9904      	ldr	r1, [sp, #16]
 800a1c4:	0038      	movs	r0, r7
 800a1c6:	f000 f8f7 	bl	800a3b8 <__multadd>
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	9004      	str	r0, [sp, #16]
 800a1ce:	220a      	movs	r2, #10
 800a1d0:	0021      	movs	r1, r4
 800a1d2:	0038      	movs	r0, r7
 800a1d4:	42ac      	cmp	r4, r5
 800a1d6:	d106      	bne.n	800a1e6 <_dtoa_r+0xb7e>
 800a1d8:	f000 f8ee 	bl	800a3b8 <__multadd>
 800a1dc:	0004      	movs	r4, r0
 800a1de:	0005      	movs	r5, r0
 800a1e0:	9b07      	ldr	r3, [sp, #28]
 800a1e2:	9308      	str	r3, [sp, #32]
 800a1e4:	e773      	b.n	800a0ce <_dtoa_r+0xa66>
 800a1e6:	f000 f8e7 	bl	800a3b8 <__multadd>
 800a1ea:	0029      	movs	r1, r5
 800a1ec:	0004      	movs	r4, r0
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	220a      	movs	r2, #10
 800a1f2:	0038      	movs	r0, r7
 800a1f4:	f000 f8e0 	bl	800a3b8 <__multadd>
 800a1f8:	0005      	movs	r5, r0
 800a1fa:	e7f1      	b.n	800a1e0 <_dtoa_r+0xb78>
 800a1fc:	9b06      	ldr	r3, [sp, #24]
 800a1fe:	930c      	str	r3, [sp, #48]	; 0x30
 800a200:	2400      	movs	r4, #0
 800a202:	0031      	movs	r1, r6
 800a204:	9804      	ldr	r0, [sp, #16]
 800a206:	f7ff f9a3 	bl	8009550 <quorem>
 800a20a:	9b05      	ldr	r3, [sp, #20]
 800a20c:	3030      	adds	r0, #48	; 0x30
 800a20e:	5518      	strb	r0, [r3, r4]
 800a210:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a212:	3401      	adds	r4, #1
 800a214:	9006      	str	r0, [sp, #24]
 800a216:	42a3      	cmp	r3, r4
 800a218:	dd07      	ble.n	800a22a <_dtoa_r+0xbc2>
 800a21a:	2300      	movs	r3, #0
 800a21c:	220a      	movs	r2, #10
 800a21e:	0038      	movs	r0, r7
 800a220:	9904      	ldr	r1, [sp, #16]
 800a222:	f000 f8c9 	bl	800a3b8 <__multadd>
 800a226:	9004      	str	r0, [sp, #16]
 800a228:	e7eb      	b.n	800a202 <_dtoa_r+0xb9a>
 800a22a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a22c:	2001      	movs	r0, #1
 800a22e:	2b00      	cmp	r3, #0
 800a230:	dd00      	ble.n	800a234 <_dtoa_r+0xbcc>
 800a232:	0018      	movs	r0, r3
 800a234:	2400      	movs	r4, #0
 800a236:	9b05      	ldr	r3, [sp, #20]
 800a238:	181b      	adds	r3, r3, r0
 800a23a:	9307      	str	r3, [sp, #28]
 800a23c:	9904      	ldr	r1, [sp, #16]
 800a23e:	2201      	movs	r2, #1
 800a240:	0038      	movs	r0, r7
 800a242:	f000 fa67 	bl	800a714 <__lshift>
 800a246:	0031      	movs	r1, r6
 800a248:	9004      	str	r0, [sp, #16]
 800a24a:	f000 fad3 	bl	800a7f4 <__mcmp>
 800a24e:	2800      	cmp	r0, #0
 800a250:	dc97      	bgt.n	800a182 <_dtoa_r+0xb1a>
 800a252:	d102      	bne.n	800a25a <_dtoa_r+0xbf2>
 800a254:	9b06      	ldr	r3, [sp, #24]
 800a256:	07db      	lsls	r3, r3, #31
 800a258:	d493      	bmi.n	800a182 <_dtoa_r+0xb1a>
 800a25a:	9b07      	ldr	r3, [sp, #28]
 800a25c:	9307      	str	r3, [sp, #28]
 800a25e:	3b01      	subs	r3, #1
 800a260:	781a      	ldrb	r2, [r3, #0]
 800a262:	2a30      	cmp	r2, #48	; 0x30
 800a264:	d0fa      	beq.n	800a25c <_dtoa_r+0xbf4>
 800a266:	e6e1      	b.n	800a02c <_dtoa_r+0x9c4>
 800a268:	9a05      	ldr	r2, [sp, #20]
 800a26a:	429a      	cmp	r2, r3
 800a26c:	d18a      	bne.n	800a184 <_dtoa_r+0xb1c>
 800a26e:	9b02      	ldr	r3, [sp, #8]
 800a270:	3301      	adds	r3, #1
 800a272:	9302      	str	r3, [sp, #8]
 800a274:	2331      	movs	r3, #49	; 0x31
 800a276:	e795      	b.n	800a1a4 <_dtoa_r+0xb3c>
 800a278:	4b08      	ldr	r3, [pc, #32]	; (800a29c <_dtoa_r+0xc34>)
 800a27a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a27c:	9305      	str	r3, [sp, #20]
 800a27e:	4b08      	ldr	r3, [pc, #32]	; (800a2a0 <_dtoa_r+0xc38>)
 800a280:	2a00      	cmp	r2, #0
 800a282:	d001      	beq.n	800a288 <_dtoa_r+0xc20>
 800a284:	f7ff fa3b 	bl	80096fe <_dtoa_r+0x96>
 800a288:	f7ff fa3b 	bl	8009702 <_dtoa_r+0x9a>
 800a28c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a28e:	2b00      	cmp	r3, #0
 800a290:	dcb6      	bgt.n	800a200 <_dtoa_r+0xb98>
 800a292:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a294:	2b02      	cmp	r3, #2
 800a296:	dd00      	ble.n	800a29a <_dtoa_r+0xc32>
 800a298:	e6b2      	b.n	800a000 <_dtoa_r+0x998>
 800a29a:	e7b1      	b.n	800a200 <_dtoa_r+0xb98>
 800a29c:	0800c7e4 	.word	0x0800c7e4
 800a2a0:	0800c7ec 	.word	0x0800c7ec

0800a2a4 <_localeconv_r>:
 800a2a4:	4800      	ldr	r0, [pc, #0]	; (800a2a8 <_localeconv_r+0x4>)
 800a2a6:	4770      	bx	lr
 800a2a8:	2000016c 	.word	0x2000016c

0800a2ac <malloc>:
 800a2ac:	b510      	push	{r4, lr}
 800a2ae:	4b03      	ldr	r3, [pc, #12]	; (800a2bc <malloc+0x10>)
 800a2b0:	0001      	movs	r1, r0
 800a2b2:	6818      	ldr	r0, [r3, #0]
 800a2b4:	f000 fc0e 	bl	800aad4 <_malloc_r>
 800a2b8:	bd10      	pop	{r4, pc}
 800a2ba:	46c0      	nop			; (mov r8, r8)
 800a2bc:	20000018 	.word	0x20000018

0800a2c0 <memchr>:
 800a2c0:	b2c9      	uxtb	r1, r1
 800a2c2:	1882      	adds	r2, r0, r2
 800a2c4:	4290      	cmp	r0, r2
 800a2c6:	d101      	bne.n	800a2cc <memchr+0xc>
 800a2c8:	2000      	movs	r0, #0
 800a2ca:	4770      	bx	lr
 800a2cc:	7803      	ldrb	r3, [r0, #0]
 800a2ce:	428b      	cmp	r3, r1
 800a2d0:	d0fb      	beq.n	800a2ca <memchr+0xa>
 800a2d2:	3001      	adds	r0, #1
 800a2d4:	e7f6      	b.n	800a2c4 <memchr+0x4>

0800a2d6 <memcpy>:
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	b510      	push	{r4, lr}
 800a2da:	429a      	cmp	r2, r3
 800a2dc:	d100      	bne.n	800a2e0 <memcpy+0xa>
 800a2de:	bd10      	pop	{r4, pc}
 800a2e0:	5ccc      	ldrb	r4, [r1, r3]
 800a2e2:	54c4      	strb	r4, [r0, r3]
 800a2e4:	3301      	adds	r3, #1
 800a2e6:	e7f8      	b.n	800a2da <memcpy+0x4>

0800a2e8 <_Balloc>:
 800a2e8:	b570      	push	{r4, r5, r6, lr}
 800a2ea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a2ec:	0006      	movs	r6, r0
 800a2ee:	000c      	movs	r4, r1
 800a2f0:	2d00      	cmp	r5, #0
 800a2f2:	d10e      	bne.n	800a312 <_Balloc+0x2a>
 800a2f4:	2010      	movs	r0, #16
 800a2f6:	f7ff ffd9 	bl	800a2ac <malloc>
 800a2fa:	1e02      	subs	r2, r0, #0
 800a2fc:	6270      	str	r0, [r6, #36]	; 0x24
 800a2fe:	d104      	bne.n	800a30a <_Balloc+0x22>
 800a300:	2166      	movs	r1, #102	; 0x66
 800a302:	4b19      	ldr	r3, [pc, #100]	; (800a368 <_Balloc+0x80>)
 800a304:	4819      	ldr	r0, [pc, #100]	; (800a36c <_Balloc+0x84>)
 800a306:	f000 fdb7 	bl	800ae78 <__assert_func>
 800a30a:	6045      	str	r5, [r0, #4]
 800a30c:	6085      	str	r5, [r0, #8]
 800a30e:	6005      	str	r5, [r0, #0]
 800a310:	60c5      	str	r5, [r0, #12]
 800a312:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800a314:	68eb      	ldr	r3, [r5, #12]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d013      	beq.n	800a342 <_Balloc+0x5a>
 800a31a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a31c:	00a2      	lsls	r2, r4, #2
 800a31e:	68db      	ldr	r3, [r3, #12]
 800a320:	189b      	adds	r3, r3, r2
 800a322:	6818      	ldr	r0, [r3, #0]
 800a324:	2800      	cmp	r0, #0
 800a326:	d118      	bne.n	800a35a <_Balloc+0x72>
 800a328:	2101      	movs	r1, #1
 800a32a:	000d      	movs	r5, r1
 800a32c:	40a5      	lsls	r5, r4
 800a32e:	1d6a      	adds	r2, r5, #5
 800a330:	0030      	movs	r0, r6
 800a332:	0092      	lsls	r2, r2, #2
 800a334:	f000 fb76 	bl	800aa24 <_calloc_r>
 800a338:	2800      	cmp	r0, #0
 800a33a:	d00c      	beq.n	800a356 <_Balloc+0x6e>
 800a33c:	6044      	str	r4, [r0, #4]
 800a33e:	6085      	str	r5, [r0, #8]
 800a340:	e00d      	b.n	800a35e <_Balloc+0x76>
 800a342:	2221      	movs	r2, #33	; 0x21
 800a344:	2104      	movs	r1, #4
 800a346:	0030      	movs	r0, r6
 800a348:	f000 fb6c 	bl	800aa24 <_calloc_r>
 800a34c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a34e:	60e8      	str	r0, [r5, #12]
 800a350:	68db      	ldr	r3, [r3, #12]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d1e1      	bne.n	800a31a <_Balloc+0x32>
 800a356:	2000      	movs	r0, #0
 800a358:	bd70      	pop	{r4, r5, r6, pc}
 800a35a:	6802      	ldr	r2, [r0, #0]
 800a35c:	601a      	str	r2, [r3, #0]
 800a35e:	2300      	movs	r3, #0
 800a360:	6103      	str	r3, [r0, #16]
 800a362:	60c3      	str	r3, [r0, #12]
 800a364:	e7f8      	b.n	800a358 <_Balloc+0x70>
 800a366:	46c0      	nop			; (mov r8, r8)
 800a368:	0800c7f1 	.word	0x0800c7f1
 800a36c:	0800c878 	.word	0x0800c878

0800a370 <_Bfree>:
 800a370:	b570      	push	{r4, r5, r6, lr}
 800a372:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a374:	0005      	movs	r5, r0
 800a376:	000c      	movs	r4, r1
 800a378:	2e00      	cmp	r6, #0
 800a37a:	d10e      	bne.n	800a39a <_Bfree+0x2a>
 800a37c:	2010      	movs	r0, #16
 800a37e:	f7ff ff95 	bl	800a2ac <malloc>
 800a382:	1e02      	subs	r2, r0, #0
 800a384:	6268      	str	r0, [r5, #36]	; 0x24
 800a386:	d104      	bne.n	800a392 <_Bfree+0x22>
 800a388:	218a      	movs	r1, #138	; 0x8a
 800a38a:	4b09      	ldr	r3, [pc, #36]	; (800a3b0 <_Bfree+0x40>)
 800a38c:	4809      	ldr	r0, [pc, #36]	; (800a3b4 <_Bfree+0x44>)
 800a38e:	f000 fd73 	bl	800ae78 <__assert_func>
 800a392:	6046      	str	r6, [r0, #4]
 800a394:	6086      	str	r6, [r0, #8]
 800a396:	6006      	str	r6, [r0, #0]
 800a398:	60c6      	str	r6, [r0, #12]
 800a39a:	2c00      	cmp	r4, #0
 800a39c:	d007      	beq.n	800a3ae <_Bfree+0x3e>
 800a39e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a3a0:	6862      	ldr	r2, [r4, #4]
 800a3a2:	68db      	ldr	r3, [r3, #12]
 800a3a4:	0092      	lsls	r2, r2, #2
 800a3a6:	189b      	adds	r3, r3, r2
 800a3a8:	681a      	ldr	r2, [r3, #0]
 800a3aa:	6022      	str	r2, [r4, #0]
 800a3ac:	601c      	str	r4, [r3, #0]
 800a3ae:	bd70      	pop	{r4, r5, r6, pc}
 800a3b0:	0800c7f1 	.word	0x0800c7f1
 800a3b4:	0800c878 	.word	0x0800c878

0800a3b8 <__multadd>:
 800a3b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3ba:	000e      	movs	r6, r1
 800a3bc:	9001      	str	r0, [sp, #4]
 800a3be:	000c      	movs	r4, r1
 800a3c0:	001d      	movs	r5, r3
 800a3c2:	2000      	movs	r0, #0
 800a3c4:	690f      	ldr	r7, [r1, #16]
 800a3c6:	3614      	adds	r6, #20
 800a3c8:	6833      	ldr	r3, [r6, #0]
 800a3ca:	3001      	adds	r0, #1
 800a3cc:	b299      	uxth	r1, r3
 800a3ce:	4351      	muls	r1, r2
 800a3d0:	0c1b      	lsrs	r3, r3, #16
 800a3d2:	4353      	muls	r3, r2
 800a3d4:	1949      	adds	r1, r1, r5
 800a3d6:	0c0d      	lsrs	r5, r1, #16
 800a3d8:	195b      	adds	r3, r3, r5
 800a3da:	0c1d      	lsrs	r5, r3, #16
 800a3dc:	b289      	uxth	r1, r1
 800a3de:	041b      	lsls	r3, r3, #16
 800a3e0:	185b      	adds	r3, r3, r1
 800a3e2:	c608      	stmia	r6!, {r3}
 800a3e4:	4287      	cmp	r7, r0
 800a3e6:	dcef      	bgt.n	800a3c8 <__multadd+0x10>
 800a3e8:	2d00      	cmp	r5, #0
 800a3ea:	d022      	beq.n	800a432 <__multadd+0x7a>
 800a3ec:	68a3      	ldr	r3, [r4, #8]
 800a3ee:	42bb      	cmp	r3, r7
 800a3f0:	dc19      	bgt.n	800a426 <__multadd+0x6e>
 800a3f2:	6863      	ldr	r3, [r4, #4]
 800a3f4:	9801      	ldr	r0, [sp, #4]
 800a3f6:	1c59      	adds	r1, r3, #1
 800a3f8:	f7ff ff76 	bl	800a2e8 <_Balloc>
 800a3fc:	1e06      	subs	r6, r0, #0
 800a3fe:	d105      	bne.n	800a40c <__multadd+0x54>
 800a400:	0002      	movs	r2, r0
 800a402:	21b5      	movs	r1, #181	; 0xb5
 800a404:	4b0c      	ldr	r3, [pc, #48]	; (800a438 <__multadd+0x80>)
 800a406:	480d      	ldr	r0, [pc, #52]	; (800a43c <__multadd+0x84>)
 800a408:	f000 fd36 	bl	800ae78 <__assert_func>
 800a40c:	0021      	movs	r1, r4
 800a40e:	6923      	ldr	r3, [r4, #16]
 800a410:	310c      	adds	r1, #12
 800a412:	1c9a      	adds	r2, r3, #2
 800a414:	0092      	lsls	r2, r2, #2
 800a416:	300c      	adds	r0, #12
 800a418:	f7ff ff5d 	bl	800a2d6 <memcpy>
 800a41c:	0021      	movs	r1, r4
 800a41e:	9801      	ldr	r0, [sp, #4]
 800a420:	f7ff ffa6 	bl	800a370 <_Bfree>
 800a424:	0034      	movs	r4, r6
 800a426:	1d3b      	adds	r3, r7, #4
 800a428:	009b      	lsls	r3, r3, #2
 800a42a:	18e3      	adds	r3, r4, r3
 800a42c:	605d      	str	r5, [r3, #4]
 800a42e:	1c7b      	adds	r3, r7, #1
 800a430:	6123      	str	r3, [r4, #16]
 800a432:	0020      	movs	r0, r4
 800a434:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a436:	46c0      	nop			; (mov r8, r8)
 800a438:	0800c867 	.word	0x0800c867
 800a43c:	0800c878 	.word	0x0800c878

0800a440 <__hi0bits>:
 800a440:	0003      	movs	r3, r0
 800a442:	0c02      	lsrs	r2, r0, #16
 800a444:	2000      	movs	r0, #0
 800a446:	4282      	cmp	r2, r0
 800a448:	d101      	bne.n	800a44e <__hi0bits+0xe>
 800a44a:	041b      	lsls	r3, r3, #16
 800a44c:	3010      	adds	r0, #16
 800a44e:	0e1a      	lsrs	r2, r3, #24
 800a450:	d101      	bne.n	800a456 <__hi0bits+0x16>
 800a452:	3008      	adds	r0, #8
 800a454:	021b      	lsls	r3, r3, #8
 800a456:	0f1a      	lsrs	r2, r3, #28
 800a458:	d101      	bne.n	800a45e <__hi0bits+0x1e>
 800a45a:	3004      	adds	r0, #4
 800a45c:	011b      	lsls	r3, r3, #4
 800a45e:	0f9a      	lsrs	r2, r3, #30
 800a460:	d101      	bne.n	800a466 <__hi0bits+0x26>
 800a462:	3002      	adds	r0, #2
 800a464:	009b      	lsls	r3, r3, #2
 800a466:	2b00      	cmp	r3, #0
 800a468:	db03      	blt.n	800a472 <__hi0bits+0x32>
 800a46a:	3001      	adds	r0, #1
 800a46c:	005b      	lsls	r3, r3, #1
 800a46e:	d400      	bmi.n	800a472 <__hi0bits+0x32>
 800a470:	2020      	movs	r0, #32
 800a472:	4770      	bx	lr

0800a474 <__lo0bits>:
 800a474:	6803      	ldr	r3, [r0, #0]
 800a476:	0002      	movs	r2, r0
 800a478:	2107      	movs	r1, #7
 800a47a:	0018      	movs	r0, r3
 800a47c:	4008      	ands	r0, r1
 800a47e:	420b      	tst	r3, r1
 800a480:	d00d      	beq.n	800a49e <__lo0bits+0x2a>
 800a482:	3906      	subs	r1, #6
 800a484:	2000      	movs	r0, #0
 800a486:	420b      	tst	r3, r1
 800a488:	d105      	bne.n	800a496 <__lo0bits+0x22>
 800a48a:	3002      	adds	r0, #2
 800a48c:	4203      	tst	r3, r0
 800a48e:	d003      	beq.n	800a498 <__lo0bits+0x24>
 800a490:	40cb      	lsrs	r3, r1
 800a492:	0008      	movs	r0, r1
 800a494:	6013      	str	r3, [r2, #0]
 800a496:	4770      	bx	lr
 800a498:	089b      	lsrs	r3, r3, #2
 800a49a:	6013      	str	r3, [r2, #0]
 800a49c:	e7fb      	b.n	800a496 <__lo0bits+0x22>
 800a49e:	b299      	uxth	r1, r3
 800a4a0:	2900      	cmp	r1, #0
 800a4a2:	d101      	bne.n	800a4a8 <__lo0bits+0x34>
 800a4a4:	2010      	movs	r0, #16
 800a4a6:	0c1b      	lsrs	r3, r3, #16
 800a4a8:	b2d9      	uxtb	r1, r3
 800a4aa:	2900      	cmp	r1, #0
 800a4ac:	d101      	bne.n	800a4b2 <__lo0bits+0x3e>
 800a4ae:	3008      	adds	r0, #8
 800a4b0:	0a1b      	lsrs	r3, r3, #8
 800a4b2:	0719      	lsls	r1, r3, #28
 800a4b4:	d101      	bne.n	800a4ba <__lo0bits+0x46>
 800a4b6:	3004      	adds	r0, #4
 800a4b8:	091b      	lsrs	r3, r3, #4
 800a4ba:	0799      	lsls	r1, r3, #30
 800a4bc:	d101      	bne.n	800a4c2 <__lo0bits+0x4e>
 800a4be:	3002      	adds	r0, #2
 800a4c0:	089b      	lsrs	r3, r3, #2
 800a4c2:	07d9      	lsls	r1, r3, #31
 800a4c4:	d4e9      	bmi.n	800a49a <__lo0bits+0x26>
 800a4c6:	3001      	adds	r0, #1
 800a4c8:	085b      	lsrs	r3, r3, #1
 800a4ca:	d1e6      	bne.n	800a49a <__lo0bits+0x26>
 800a4cc:	2020      	movs	r0, #32
 800a4ce:	e7e2      	b.n	800a496 <__lo0bits+0x22>

0800a4d0 <__i2b>:
 800a4d0:	b510      	push	{r4, lr}
 800a4d2:	000c      	movs	r4, r1
 800a4d4:	2101      	movs	r1, #1
 800a4d6:	f7ff ff07 	bl	800a2e8 <_Balloc>
 800a4da:	2800      	cmp	r0, #0
 800a4dc:	d106      	bne.n	800a4ec <__i2b+0x1c>
 800a4de:	21a0      	movs	r1, #160	; 0xa0
 800a4e0:	0002      	movs	r2, r0
 800a4e2:	4b04      	ldr	r3, [pc, #16]	; (800a4f4 <__i2b+0x24>)
 800a4e4:	4804      	ldr	r0, [pc, #16]	; (800a4f8 <__i2b+0x28>)
 800a4e6:	0049      	lsls	r1, r1, #1
 800a4e8:	f000 fcc6 	bl	800ae78 <__assert_func>
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	6144      	str	r4, [r0, #20]
 800a4f0:	6103      	str	r3, [r0, #16]
 800a4f2:	bd10      	pop	{r4, pc}
 800a4f4:	0800c867 	.word	0x0800c867
 800a4f8:	0800c878 	.word	0x0800c878

0800a4fc <__multiply>:
 800a4fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4fe:	690b      	ldr	r3, [r1, #16]
 800a500:	0014      	movs	r4, r2
 800a502:	6912      	ldr	r2, [r2, #16]
 800a504:	000d      	movs	r5, r1
 800a506:	b089      	sub	sp, #36	; 0x24
 800a508:	4293      	cmp	r3, r2
 800a50a:	da01      	bge.n	800a510 <__multiply+0x14>
 800a50c:	0025      	movs	r5, r4
 800a50e:	000c      	movs	r4, r1
 800a510:	692f      	ldr	r7, [r5, #16]
 800a512:	6926      	ldr	r6, [r4, #16]
 800a514:	6869      	ldr	r1, [r5, #4]
 800a516:	19bb      	adds	r3, r7, r6
 800a518:	9302      	str	r3, [sp, #8]
 800a51a:	68ab      	ldr	r3, [r5, #8]
 800a51c:	19ba      	adds	r2, r7, r6
 800a51e:	4293      	cmp	r3, r2
 800a520:	da00      	bge.n	800a524 <__multiply+0x28>
 800a522:	3101      	adds	r1, #1
 800a524:	f7ff fee0 	bl	800a2e8 <_Balloc>
 800a528:	9001      	str	r0, [sp, #4]
 800a52a:	2800      	cmp	r0, #0
 800a52c:	d106      	bne.n	800a53c <__multiply+0x40>
 800a52e:	215e      	movs	r1, #94	; 0x5e
 800a530:	0002      	movs	r2, r0
 800a532:	4b48      	ldr	r3, [pc, #288]	; (800a654 <__multiply+0x158>)
 800a534:	4848      	ldr	r0, [pc, #288]	; (800a658 <__multiply+0x15c>)
 800a536:	31ff      	adds	r1, #255	; 0xff
 800a538:	f000 fc9e 	bl	800ae78 <__assert_func>
 800a53c:	9b01      	ldr	r3, [sp, #4]
 800a53e:	2200      	movs	r2, #0
 800a540:	3314      	adds	r3, #20
 800a542:	469c      	mov	ip, r3
 800a544:	19bb      	adds	r3, r7, r6
 800a546:	009b      	lsls	r3, r3, #2
 800a548:	4463      	add	r3, ip
 800a54a:	9303      	str	r3, [sp, #12]
 800a54c:	4663      	mov	r3, ip
 800a54e:	9903      	ldr	r1, [sp, #12]
 800a550:	428b      	cmp	r3, r1
 800a552:	d32c      	bcc.n	800a5ae <__multiply+0xb2>
 800a554:	002b      	movs	r3, r5
 800a556:	0022      	movs	r2, r4
 800a558:	3314      	adds	r3, #20
 800a55a:	00bf      	lsls	r7, r7, #2
 800a55c:	3214      	adds	r2, #20
 800a55e:	9306      	str	r3, [sp, #24]
 800a560:	00b6      	lsls	r6, r6, #2
 800a562:	19db      	adds	r3, r3, r7
 800a564:	9304      	str	r3, [sp, #16]
 800a566:	1993      	adds	r3, r2, r6
 800a568:	9307      	str	r3, [sp, #28]
 800a56a:	2304      	movs	r3, #4
 800a56c:	9305      	str	r3, [sp, #20]
 800a56e:	002b      	movs	r3, r5
 800a570:	9904      	ldr	r1, [sp, #16]
 800a572:	3315      	adds	r3, #21
 800a574:	9200      	str	r2, [sp, #0]
 800a576:	4299      	cmp	r1, r3
 800a578:	d305      	bcc.n	800a586 <__multiply+0x8a>
 800a57a:	1b4b      	subs	r3, r1, r5
 800a57c:	3b15      	subs	r3, #21
 800a57e:	089b      	lsrs	r3, r3, #2
 800a580:	3301      	adds	r3, #1
 800a582:	009b      	lsls	r3, r3, #2
 800a584:	9305      	str	r3, [sp, #20]
 800a586:	9b07      	ldr	r3, [sp, #28]
 800a588:	9a00      	ldr	r2, [sp, #0]
 800a58a:	429a      	cmp	r2, r3
 800a58c:	d311      	bcc.n	800a5b2 <__multiply+0xb6>
 800a58e:	9b02      	ldr	r3, [sp, #8]
 800a590:	2b00      	cmp	r3, #0
 800a592:	dd06      	ble.n	800a5a2 <__multiply+0xa6>
 800a594:	9b03      	ldr	r3, [sp, #12]
 800a596:	3b04      	subs	r3, #4
 800a598:	9303      	str	r3, [sp, #12]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	9300      	str	r3, [sp, #0]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d054      	beq.n	800a64c <__multiply+0x150>
 800a5a2:	9b01      	ldr	r3, [sp, #4]
 800a5a4:	9a02      	ldr	r2, [sp, #8]
 800a5a6:	0018      	movs	r0, r3
 800a5a8:	611a      	str	r2, [r3, #16]
 800a5aa:	b009      	add	sp, #36	; 0x24
 800a5ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5ae:	c304      	stmia	r3!, {r2}
 800a5b0:	e7cd      	b.n	800a54e <__multiply+0x52>
 800a5b2:	9b00      	ldr	r3, [sp, #0]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	b298      	uxth	r0, r3
 800a5b8:	2800      	cmp	r0, #0
 800a5ba:	d01c      	beq.n	800a5f6 <__multiply+0xfa>
 800a5bc:	4667      	mov	r7, ip
 800a5be:	2400      	movs	r4, #0
 800a5c0:	9e06      	ldr	r6, [sp, #24]
 800a5c2:	ce02      	ldmia	r6!, {r1}
 800a5c4:	683a      	ldr	r2, [r7, #0]
 800a5c6:	b28b      	uxth	r3, r1
 800a5c8:	4343      	muls	r3, r0
 800a5ca:	0c09      	lsrs	r1, r1, #16
 800a5cc:	4341      	muls	r1, r0
 800a5ce:	b292      	uxth	r2, r2
 800a5d0:	189b      	adds	r3, r3, r2
 800a5d2:	191b      	adds	r3, r3, r4
 800a5d4:	000c      	movs	r4, r1
 800a5d6:	683a      	ldr	r2, [r7, #0]
 800a5d8:	0c11      	lsrs	r1, r2, #16
 800a5da:	1861      	adds	r1, r4, r1
 800a5dc:	0c1c      	lsrs	r4, r3, #16
 800a5de:	1909      	adds	r1, r1, r4
 800a5e0:	0c0c      	lsrs	r4, r1, #16
 800a5e2:	b29b      	uxth	r3, r3
 800a5e4:	0409      	lsls	r1, r1, #16
 800a5e6:	430b      	orrs	r3, r1
 800a5e8:	c708      	stmia	r7!, {r3}
 800a5ea:	9b04      	ldr	r3, [sp, #16]
 800a5ec:	42b3      	cmp	r3, r6
 800a5ee:	d8e8      	bhi.n	800a5c2 <__multiply+0xc6>
 800a5f0:	4663      	mov	r3, ip
 800a5f2:	9a05      	ldr	r2, [sp, #20]
 800a5f4:	509c      	str	r4, [r3, r2]
 800a5f6:	9b00      	ldr	r3, [sp, #0]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	0c1e      	lsrs	r6, r3, #16
 800a5fc:	d020      	beq.n	800a640 <__multiply+0x144>
 800a5fe:	4663      	mov	r3, ip
 800a600:	002c      	movs	r4, r5
 800a602:	4660      	mov	r0, ip
 800a604:	2700      	movs	r7, #0
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	3414      	adds	r4, #20
 800a60a:	6822      	ldr	r2, [r4, #0]
 800a60c:	b29b      	uxth	r3, r3
 800a60e:	b291      	uxth	r1, r2
 800a610:	4371      	muls	r1, r6
 800a612:	6802      	ldr	r2, [r0, #0]
 800a614:	0c12      	lsrs	r2, r2, #16
 800a616:	1889      	adds	r1, r1, r2
 800a618:	19cf      	adds	r7, r1, r7
 800a61a:	0439      	lsls	r1, r7, #16
 800a61c:	430b      	orrs	r3, r1
 800a61e:	6003      	str	r3, [r0, #0]
 800a620:	cc02      	ldmia	r4!, {r1}
 800a622:	6843      	ldr	r3, [r0, #4]
 800a624:	0c09      	lsrs	r1, r1, #16
 800a626:	4371      	muls	r1, r6
 800a628:	b29b      	uxth	r3, r3
 800a62a:	0c3f      	lsrs	r7, r7, #16
 800a62c:	18cb      	adds	r3, r1, r3
 800a62e:	9a04      	ldr	r2, [sp, #16]
 800a630:	19db      	adds	r3, r3, r7
 800a632:	0c1f      	lsrs	r7, r3, #16
 800a634:	3004      	adds	r0, #4
 800a636:	42a2      	cmp	r2, r4
 800a638:	d8e7      	bhi.n	800a60a <__multiply+0x10e>
 800a63a:	4662      	mov	r2, ip
 800a63c:	9905      	ldr	r1, [sp, #20]
 800a63e:	5053      	str	r3, [r2, r1]
 800a640:	9b00      	ldr	r3, [sp, #0]
 800a642:	3304      	adds	r3, #4
 800a644:	9300      	str	r3, [sp, #0]
 800a646:	2304      	movs	r3, #4
 800a648:	449c      	add	ip, r3
 800a64a:	e79c      	b.n	800a586 <__multiply+0x8a>
 800a64c:	9b02      	ldr	r3, [sp, #8]
 800a64e:	3b01      	subs	r3, #1
 800a650:	9302      	str	r3, [sp, #8]
 800a652:	e79c      	b.n	800a58e <__multiply+0x92>
 800a654:	0800c867 	.word	0x0800c867
 800a658:	0800c878 	.word	0x0800c878

0800a65c <__pow5mult>:
 800a65c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a65e:	2303      	movs	r3, #3
 800a660:	0015      	movs	r5, r2
 800a662:	0007      	movs	r7, r0
 800a664:	000e      	movs	r6, r1
 800a666:	401a      	ands	r2, r3
 800a668:	421d      	tst	r5, r3
 800a66a:	d008      	beq.n	800a67e <__pow5mult+0x22>
 800a66c:	4925      	ldr	r1, [pc, #148]	; (800a704 <__pow5mult+0xa8>)
 800a66e:	3a01      	subs	r2, #1
 800a670:	0092      	lsls	r2, r2, #2
 800a672:	5852      	ldr	r2, [r2, r1]
 800a674:	2300      	movs	r3, #0
 800a676:	0031      	movs	r1, r6
 800a678:	f7ff fe9e 	bl	800a3b8 <__multadd>
 800a67c:	0006      	movs	r6, r0
 800a67e:	10ad      	asrs	r5, r5, #2
 800a680:	d03d      	beq.n	800a6fe <__pow5mult+0xa2>
 800a682:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800a684:	2c00      	cmp	r4, #0
 800a686:	d10f      	bne.n	800a6a8 <__pow5mult+0x4c>
 800a688:	2010      	movs	r0, #16
 800a68a:	f7ff fe0f 	bl	800a2ac <malloc>
 800a68e:	1e02      	subs	r2, r0, #0
 800a690:	6278      	str	r0, [r7, #36]	; 0x24
 800a692:	d105      	bne.n	800a6a0 <__pow5mult+0x44>
 800a694:	21d7      	movs	r1, #215	; 0xd7
 800a696:	4b1c      	ldr	r3, [pc, #112]	; (800a708 <__pow5mult+0xac>)
 800a698:	481c      	ldr	r0, [pc, #112]	; (800a70c <__pow5mult+0xb0>)
 800a69a:	0049      	lsls	r1, r1, #1
 800a69c:	f000 fbec 	bl	800ae78 <__assert_func>
 800a6a0:	6044      	str	r4, [r0, #4]
 800a6a2:	6084      	str	r4, [r0, #8]
 800a6a4:	6004      	str	r4, [r0, #0]
 800a6a6:	60c4      	str	r4, [r0, #12]
 800a6a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6aa:	689c      	ldr	r4, [r3, #8]
 800a6ac:	9301      	str	r3, [sp, #4]
 800a6ae:	2c00      	cmp	r4, #0
 800a6b0:	d108      	bne.n	800a6c4 <__pow5mult+0x68>
 800a6b2:	0038      	movs	r0, r7
 800a6b4:	4916      	ldr	r1, [pc, #88]	; (800a710 <__pow5mult+0xb4>)
 800a6b6:	f7ff ff0b 	bl	800a4d0 <__i2b>
 800a6ba:	9b01      	ldr	r3, [sp, #4]
 800a6bc:	0004      	movs	r4, r0
 800a6be:	6098      	str	r0, [r3, #8]
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	6003      	str	r3, [r0, #0]
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	421d      	tst	r5, r3
 800a6c8:	d00a      	beq.n	800a6e0 <__pow5mult+0x84>
 800a6ca:	0031      	movs	r1, r6
 800a6cc:	0022      	movs	r2, r4
 800a6ce:	0038      	movs	r0, r7
 800a6d0:	f7ff ff14 	bl	800a4fc <__multiply>
 800a6d4:	0031      	movs	r1, r6
 800a6d6:	9001      	str	r0, [sp, #4]
 800a6d8:	0038      	movs	r0, r7
 800a6da:	f7ff fe49 	bl	800a370 <_Bfree>
 800a6de:	9e01      	ldr	r6, [sp, #4]
 800a6e0:	106d      	asrs	r5, r5, #1
 800a6e2:	d00c      	beq.n	800a6fe <__pow5mult+0xa2>
 800a6e4:	6820      	ldr	r0, [r4, #0]
 800a6e6:	2800      	cmp	r0, #0
 800a6e8:	d107      	bne.n	800a6fa <__pow5mult+0x9e>
 800a6ea:	0022      	movs	r2, r4
 800a6ec:	0021      	movs	r1, r4
 800a6ee:	0038      	movs	r0, r7
 800a6f0:	f7ff ff04 	bl	800a4fc <__multiply>
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	6020      	str	r0, [r4, #0]
 800a6f8:	6003      	str	r3, [r0, #0]
 800a6fa:	0004      	movs	r4, r0
 800a6fc:	e7e2      	b.n	800a6c4 <__pow5mult+0x68>
 800a6fe:	0030      	movs	r0, r6
 800a700:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a702:	46c0      	nop			; (mov r8, r8)
 800a704:	0800c9c8 	.word	0x0800c9c8
 800a708:	0800c7f1 	.word	0x0800c7f1
 800a70c:	0800c878 	.word	0x0800c878
 800a710:	00000271 	.word	0x00000271

0800a714 <__lshift>:
 800a714:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a716:	000c      	movs	r4, r1
 800a718:	0017      	movs	r7, r2
 800a71a:	6923      	ldr	r3, [r4, #16]
 800a71c:	1155      	asrs	r5, r2, #5
 800a71e:	b087      	sub	sp, #28
 800a720:	18eb      	adds	r3, r5, r3
 800a722:	9302      	str	r3, [sp, #8]
 800a724:	3301      	adds	r3, #1
 800a726:	9301      	str	r3, [sp, #4]
 800a728:	6849      	ldr	r1, [r1, #4]
 800a72a:	68a3      	ldr	r3, [r4, #8]
 800a72c:	9004      	str	r0, [sp, #16]
 800a72e:	9a01      	ldr	r2, [sp, #4]
 800a730:	4293      	cmp	r3, r2
 800a732:	db11      	blt.n	800a758 <__lshift+0x44>
 800a734:	9804      	ldr	r0, [sp, #16]
 800a736:	f7ff fdd7 	bl	800a2e8 <_Balloc>
 800a73a:	0002      	movs	r2, r0
 800a73c:	2300      	movs	r3, #0
 800a73e:	3214      	adds	r2, #20
 800a740:	0006      	movs	r6, r0
 800a742:	0011      	movs	r1, r2
 800a744:	9203      	str	r2, [sp, #12]
 800a746:	4298      	cmp	r0, r3
 800a748:	d10d      	bne.n	800a766 <__lshift+0x52>
 800a74a:	21da      	movs	r1, #218	; 0xda
 800a74c:	0002      	movs	r2, r0
 800a74e:	4b27      	ldr	r3, [pc, #156]	; (800a7ec <__lshift+0xd8>)
 800a750:	4827      	ldr	r0, [pc, #156]	; (800a7f0 <__lshift+0xdc>)
 800a752:	31ff      	adds	r1, #255	; 0xff
 800a754:	f000 fb90 	bl	800ae78 <__assert_func>
 800a758:	3101      	adds	r1, #1
 800a75a:	005b      	lsls	r3, r3, #1
 800a75c:	e7e7      	b.n	800a72e <__lshift+0x1a>
 800a75e:	2200      	movs	r2, #0
 800a760:	0098      	lsls	r0, r3, #2
 800a762:	500a      	str	r2, [r1, r0]
 800a764:	3301      	adds	r3, #1
 800a766:	42ab      	cmp	r3, r5
 800a768:	dbf9      	blt.n	800a75e <__lshift+0x4a>
 800a76a:	43eb      	mvns	r3, r5
 800a76c:	17db      	asrs	r3, r3, #31
 800a76e:	401d      	ands	r5, r3
 800a770:	9b03      	ldr	r3, [sp, #12]
 800a772:	00ad      	lsls	r5, r5, #2
 800a774:	211f      	movs	r1, #31
 800a776:	0038      	movs	r0, r7
 800a778:	195d      	adds	r5, r3, r5
 800a77a:	0023      	movs	r3, r4
 800a77c:	6922      	ldr	r2, [r4, #16]
 800a77e:	3314      	adds	r3, #20
 800a780:	0092      	lsls	r2, r2, #2
 800a782:	4008      	ands	r0, r1
 800a784:	4684      	mov	ip, r0
 800a786:	189a      	adds	r2, r3, r2
 800a788:	420f      	tst	r7, r1
 800a78a:	d02a      	beq.n	800a7e2 <__lshift+0xce>
 800a78c:	3101      	adds	r1, #1
 800a78e:	1a09      	subs	r1, r1, r0
 800a790:	9105      	str	r1, [sp, #20]
 800a792:	2100      	movs	r1, #0
 800a794:	9503      	str	r5, [sp, #12]
 800a796:	4667      	mov	r7, ip
 800a798:	6818      	ldr	r0, [r3, #0]
 800a79a:	40b8      	lsls	r0, r7
 800a79c:	4301      	orrs	r1, r0
 800a79e:	9803      	ldr	r0, [sp, #12]
 800a7a0:	c002      	stmia	r0!, {r1}
 800a7a2:	cb02      	ldmia	r3!, {r1}
 800a7a4:	9003      	str	r0, [sp, #12]
 800a7a6:	9805      	ldr	r0, [sp, #20]
 800a7a8:	40c1      	lsrs	r1, r0
 800a7aa:	429a      	cmp	r2, r3
 800a7ac:	d8f3      	bhi.n	800a796 <__lshift+0x82>
 800a7ae:	0020      	movs	r0, r4
 800a7b0:	3015      	adds	r0, #21
 800a7b2:	2304      	movs	r3, #4
 800a7b4:	4282      	cmp	r2, r0
 800a7b6:	d304      	bcc.n	800a7c2 <__lshift+0xae>
 800a7b8:	1b13      	subs	r3, r2, r4
 800a7ba:	3b15      	subs	r3, #21
 800a7bc:	089b      	lsrs	r3, r3, #2
 800a7be:	3301      	adds	r3, #1
 800a7c0:	009b      	lsls	r3, r3, #2
 800a7c2:	50e9      	str	r1, [r5, r3]
 800a7c4:	2900      	cmp	r1, #0
 800a7c6:	d002      	beq.n	800a7ce <__lshift+0xba>
 800a7c8:	9b02      	ldr	r3, [sp, #8]
 800a7ca:	3302      	adds	r3, #2
 800a7cc:	9301      	str	r3, [sp, #4]
 800a7ce:	9b01      	ldr	r3, [sp, #4]
 800a7d0:	9804      	ldr	r0, [sp, #16]
 800a7d2:	3b01      	subs	r3, #1
 800a7d4:	0021      	movs	r1, r4
 800a7d6:	6133      	str	r3, [r6, #16]
 800a7d8:	f7ff fdca 	bl	800a370 <_Bfree>
 800a7dc:	0030      	movs	r0, r6
 800a7de:	b007      	add	sp, #28
 800a7e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7e2:	cb02      	ldmia	r3!, {r1}
 800a7e4:	c502      	stmia	r5!, {r1}
 800a7e6:	429a      	cmp	r2, r3
 800a7e8:	d8fb      	bhi.n	800a7e2 <__lshift+0xce>
 800a7ea:	e7f0      	b.n	800a7ce <__lshift+0xba>
 800a7ec:	0800c867 	.word	0x0800c867
 800a7f0:	0800c878 	.word	0x0800c878

0800a7f4 <__mcmp>:
 800a7f4:	6902      	ldr	r2, [r0, #16]
 800a7f6:	690b      	ldr	r3, [r1, #16]
 800a7f8:	b530      	push	{r4, r5, lr}
 800a7fa:	0004      	movs	r4, r0
 800a7fc:	1ad0      	subs	r0, r2, r3
 800a7fe:	429a      	cmp	r2, r3
 800a800:	d10d      	bne.n	800a81e <__mcmp+0x2a>
 800a802:	009b      	lsls	r3, r3, #2
 800a804:	3414      	adds	r4, #20
 800a806:	3114      	adds	r1, #20
 800a808:	18e2      	adds	r2, r4, r3
 800a80a:	18c9      	adds	r1, r1, r3
 800a80c:	3a04      	subs	r2, #4
 800a80e:	3904      	subs	r1, #4
 800a810:	6815      	ldr	r5, [r2, #0]
 800a812:	680b      	ldr	r3, [r1, #0]
 800a814:	429d      	cmp	r5, r3
 800a816:	d003      	beq.n	800a820 <__mcmp+0x2c>
 800a818:	2001      	movs	r0, #1
 800a81a:	429d      	cmp	r5, r3
 800a81c:	d303      	bcc.n	800a826 <__mcmp+0x32>
 800a81e:	bd30      	pop	{r4, r5, pc}
 800a820:	4294      	cmp	r4, r2
 800a822:	d3f3      	bcc.n	800a80c <__mcmp+0x18>
 800a824:	e7fb      	b.n	800a81e <__mcmp+0x2a>
 800a826:	4240      	negs	r0, r0
 800a828:	e7f9      	b.n	800a81e <__mcmp+0x2a>
	...

0800a82c <__mdiff>:
 800a82c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a82e:	000e      	movs	r6, r1
 800a830:	0007      	movs	r7, r0
 800a832:	0011      	movs	r1, r2
 800a834:	0030      	movs	r0, r6
 800a836:	b087      	sub	sp, #28
 800a838:	0014      	movs	r4, r2
 800a83a:	f7ff ffdb 	bl	800a7f4 <__mcmp>
 800a83e:	1e05      	subs	r5, r0, #0
 800a840:	d110      	bne.n	800a864 <__mdiff+0x38>
 800a842:	0001      	movs	r1, r0
 800a844:	0038      	movs	r0, r7
 800a846:	f7ff fd4f 	bl	800a2e8 <_Balloc>
 800a84a:	1e02      	subs	r2, r0, #0
 800a84c:	d104      	bne.n	800a858 <__mdiff+0x2c>
 800a84e:	4b40      	ldr	r3, [pc, #256]	; (800a950 <__mdiff+0x124>)
 800a850:	4940      	ldr	r1, [pc, #256]	; (800a954 <__mdiff+0x128>)
 800a852:	4841      	ldr	r0, [pc, #260]	; (800a958 <__mdiff+0x12c>)
 800a854:	f000 fb10 	bl	800ae78 <__assert_func>
 800a858:	2301      	movs	r3, #1
 800a85a:	6145      	str	r5, [r0, #20]
 800a85c:	6103      	str	r3, [r0, #16]
 800a85e:	0010      	movs	r0, r2
 800a860:	b007      	add	sp, #28
 800a862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a864:	2301      	movs	r3, #1
 800a866:	9301      	str	r3, [sp, #4]
 800a868:	2800      	cmp	r0, #0
 800a86a:	db04      	blt.n	800a876 <__mdiff+0x4a>
 800a86c:	0023      	movs	r3, r4
 800a86e:	0034      	movs	r4, r6
 800a870:	001e      	movs	r6, r3
 800a872:	2300      	movs	r3, #0
 800a874:	9301      	str	r3, [sp, #4]
 800a876:	0038      	movs	r0, r7
 800a878:	6861      	ldr	r1, [r4, #4]
 800a87a:	f7ff fd35 	bl	800a2e8 <_Balloc>
 800a87e:	1e02      	subs	r2, r0, #0
 800a880:	d103      	bne.n	800a88a <__mdiff+0x5e>
 800a882:	2190      	movs	r1, #144	; 0x90
 800a884:	4b32      	ldr	r3, [pc, #200]	; (800a950 <__mdiff+0x124>)
 800a886:	0089      	lsls	r1, r1, #2
 800a888:	e7e3      	b.n	800a852 <__mdiff+0x26>
 800a88a:	9b01      	ldr	r3, [sp, #4]
 800a88c:	2700      	movs	r7, #0
 800a88e:	60c3      	str	r3, [r0, #12]
 800a890:	6920      	ldr	r0, [r4, #16]
 800a892:	3414      	adds	r4, #20
 800a894:	9401      	str	r4, [sp, #4]
 800a896:	9b01      	ldr	r3, [sp, #4]
 800a898:	0084      	lsls	r4, r0, #2
 800a89a:	191b      	adds	r3, r3, r4
 800a89c:	0034      	movs	r4, r6
 800a89e:	9302      	str	r3, [sp, #8]
 800a8a0:	6933      	ldr	r3, [r6, #16]
 800a8a2:	3414      	adds	r4, #20
 800a8a4:	0099      	lsls	r1, r3, #2
 800a8a6:	1863      	adds	r3, r4, r1
 800a8a8:	9303      	str	r3, [sp, #12]
 800a8aa:	0013      	movs	r3, r2
 800a8ac:	3314      	adds	r3, #20
 800a8ae:	469c      	mov	ip, r3
 800a8b0:	9305      	str	r3, [sp, #20]
 800a8b2:	9b01      	ldr	r3, [sp, #4]
 800a8b4:	9304      	str	r3, [sp, #16]
 800a8b6:	9b04      	ldr	r3, [sp, #16]
 800a8b8:	cc02      	ldmia	r4!, {r1}
 800a8ba:	cb20      	ldmia	r3!, {r5}
 800a8bc:	9304      	str	r3, [sp, #16]
 800a8be:	b2ab      	uxth	r3, r5
 800a8c0:	19df      	adds	r7, r3, r7
 800a8c2:	b28b      	uxth	r3, r1
 800a8c4:	1afb      	subs	r3, r7, r3
 800a8c6:	0c2d      	lsrs	r5, r5, #16
 800a8c8:	0c09      	lsrs	r1, r1, #16
 800a8ca:	1a69      	subs	r1, r5, r1
 800a8cc:	141d      	asrs	r5, r3, #16
 800a8ce:	1949      	adds	r1, r1, r5
 800a8d0:	140f      	asrs	r7, r1, #16
 800a8d2:	b29b      	uxth	r3, r3
 800a8d4:	0409      	lsls	r1, r1, #16
 800a8d6:	430b      	orrs	r3, r1
 800a8d8:	4661      	mov	r1, ip
 800a8da:	c108      	stmia	r1!, {r3}
 800a8dc:	9b03      	ldr	r3, [sp, #12]
 800a8de:	468c      	mov	ip, r1
 800a8e0:	42a3      	cmp	r3, r4
 800a8e2:	d8e8      	bhi.n	800a8b6 <__mdiff+0x8a>
 800a8e4:	0031      	movs	r1, r6
 800a8e6:	9c03      	ldr	r4, [sp, #12]
 800a8e8:	3115      	adds	r1, #21
 800a8ea:	2304      	movs	r3, #4
 800a8ec:	428c      	cmp	r4, r1
 800a8ee:	d304      	bcc.n	800a8fa <__mdiff+0xce>
 800a8f0:	1ba3      	subs	r3, r4, r6
 800a8f2:	3b15      	subs	r3, #21
 800a8f4:	089b      	lsrs	r3, r3, #2
 800a8f6:	3301      	adds	r3, #1
 800a8f8:	009b      	lsls	r3, r3, #2
 800a8fa:	9901      	ldr	r1, [sp, #4]
 800a8fc:	18cc      	adds	r4, r1, r3
 800a8fe:	9905      	ldr	r1, [sp, #20]
 800a900:	0026      	movs	r6, r4
 800a902:	18cb      	adds	r3, r1, r3
 800a904:	469c      	mov	ip, r3
 800a906:	9902      	ldr	r1, [sp, #8]
 800a908:	428e      	cmp	r6, r1
 800a90a:	d310      	bcc.n	800a92e <__mdiff+0x102>
 800a90c:	9e02      	ldr	r6, [sp, #8]
 800a90e:	1ee5      	subs	r5, r4, #3
 800a910:	2100      	movs	r1, #0
 800a912:	42ae      	cmp	r6, r5
 800a914:	d304      	bcc.n	800a920 <__mdiff+0xf4>
 800a916:	0031      	movs	r1, r6
 800a918:	3103      	adds	r1, #3
 800a91a:	1b09      	subs	r1, r1, r4
 800a91c:	0889      	lsrs	r1, r1, #2
 800a91e:	0089      	lsls	r1, r1, #2
 800a920:	185b      	adds	r3, r3, r1
 800a922:	3b04      	subs	r3, #4
 800a924:	6819      	ldr	r1, [r3, #0]
 800a926:	2900      	cmp	r1, #0
 800a928:	d00f      	beq.n	800a94a <__mdiff+0x11e>
 800a92a:	6110      	str	r0, [r2, #16]
 800a92c:	e797      	b.n	800a85e <__mdiff+0x32>
 800a92e:	ce02      	ldmia	r6!, {r1}
 800a930:	b28d      	uxth	r5, r1
 800a932:	19ed      	adds	r5, r5, r7
 800a934:	0c0f      	lsrs	r7, r1, #16
 800a936:	1429      	asrs	r1, r5, #16
 800a938:	1879      	adds	r1, r7, r1
 800a93a:	140f      	asrs	r7, r1, #16
 800a93c:	b2ad      	uxth	r5, r5
 800a93e:	0409      	lsls	r1, r1, #16
 800a940:	430d      	orrs	r5, r1
 800a942:	4661      	mov	r1, ip
 800a944:	c120      	stmia	r1!, {r5}
 800a946:	468c      	mov	ip, r1
 800a948:	e7dd      	b.n	800a906 <__mdiff+0xda>
 800a94a:	3801      	subs	r0, #1
 800a94c:	e7e9      	b.n	800a922 <__mdiff+0xf6>
 800a94e:	46c0      	nop			; (mov r8, r8)
 800a950:	0800c867 	.word	0x0800c867
 800a954:	00000232 	.word	0x00000232
 800a958:	0800c878 	.word	0x0800c878

0800a95c <__d2b>:
 800a95c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a95e:	2101      	movs	r1, #1
 800a960:	0014      	movs	r4, r2
 800a962:	001e      	movs	r6, r3
 800a964:	9f08      	ldr	r7, [sp, #32]
 800a966:	f7ff fcbf 	bl	800a2e8 <_Balloc>
 800a96a:	1e05      	subs	r5, r0, #0
 800a96c:	d105      	bne.n	800a97a <__d2b+0x1e>
 800a96e:	0002      	movs	r2, r0
 800a970:	4b26      	ldr	r3, [pc, #152]	; (800aa0c <__d2b+0xb0>)
 800a972:	4927      	ldr	r1, [pc, #156]	; (800aa10 <__d2b+0xb4>)
 800a974:	4827      	ldr	r0, [pc, #156]	; (800aa14 <__d2b+0xb8>)
 800a976:	f000 fa7f 	bl	800ae78 <__assert_func>
 800a97a:	0333      	lsls	r3, r6, #12
 800a97c:	0076      	lsls	r6, r6, #1
 800a97e:	0b1b      	lsrs	r3, r3, #12
 800a980:	0d76      	lsrs	r6, r6, #21
 800a982:	d124      	bne.n	800a9ce <__d2b+0x72>
 800a984:	9301      	str	r3, [sp, #4]
 800a986:	2c00      	cmp	r4, #0
 800a988:	d027      	beq.n	800a9da <__d2b+0x7e>
 800a98a:	4668      	mov	r0, sp
 800a98c:	9400      	str	r4, [sp, #0]
 800a98e:	f7ff fd71 	bl	800a474 <__lo0bits>
 800a992:	9c00      	ldr	r4, [sp, #0]
 800a994:	2800      	cmp	r0, #0
 800a996:	d01e      	beq.n	800a9d6 <__d2b+0x7a>
 800a998:	9b01      	ldr	r3, [sp, #4]
 800a99a:	2120      	movs	r1, #32
 800a99c:	001a      	movs	r2, r3
 800a99e:	1a09      	subs	r1, r1, r0
 800a9a0:	408a      	lsls	r2, r1
 800a9a2:	40c3      	lsrs	r3, r0
 800a9a4:	4322      	orrs	r2, r4
 800a9a6:	616a      	str	r2, [r5, #20]
 800a9a8:	9301      	str	r3, [sp, #4]
 800a9aa:	9c01      	ldr	r4, [sp, #4]
 800a9ac:	61ac      	str	r4, [r5, #24]
 800a9ae:	1e63      	subs	r3, r4, #1
 800a9b0:	419c      	sbcs	r4, r3
 800a9b2:	3401      	adds	r4, #1
 800a9b4:	612c      	str	r4, [r5, #16]
 800a9b6:	2e00      	cmp	r6, #0
 800a9b8:	d018      	beq.n	800a9ec <__d2b+0x90>
 800a9ba:	4b17      	ldr	r3, [pc, #92]	; (800aa18 <__d2b+0xbc>)
 800a9bc:	18f6      	adds	r6, r6, r3
 800a9be:	2335      	movs	r3, #53	; 0x35
 800a9c0:	1836      	adds	r6, r6, r0
 800a9c2:	1a18      	subs	r0, r3, r0
 800a9c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9c6:	603e      	str	r6, [r7, #0]
 800a9c8:	6018      	str	r0, [r3, #0]
 800a9ca:	0028      	movs	r0, r5
 800a9cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a9ce:	2280      	movs	r2, #128	; 0x80
 800a9d0:	0352      	lsls	r2, r2, #13
 800a9d2:	4313      	orrs	r3, r2
 800a9d4:	e7d6      	b.n	800a984 <__d2b+0x28>
 800a9d6:	616c      	str	r4, [r5, #20]
 800a9d8:	e7e7      	b.n	800a9aa <__d2b+0x4e>
 800a9da:	a801      	add	r0, sp, #4
 800a9dc:	f7ff fd4a 	bl	800a474 <__lo0bits>
 800a9e0:	2401      	movs	r4, #1
 800a9e2:	9b01      	ldr	r3, [sp, #4]
 800a9e4:	612c      	str	r4, [r5, #16]
 800a9e6:	616b      	str	r3, [r5, #20]
 800a9e8:	3020      	adds	r0, #32
 800a9ea:	e7e4      	b.n	800a9b6 <__d2b+0x5a>
 800a9ec:	4b0b      	ldr	r3, [pc, #44]	; (800aa1c <__d2b+0xc0>)
 800a9ee:	18c0      	adds	r0, r0, r3
 800a9f0:	4b0b      	ldr	r3, [pc, #44]	; (800aa20 <__d2b+0xc4>)
 800a9f2:	6038      	str	r0, [r7, #0]
 800a9f4:	18e3      	adds	r3, r4, r3
 800a9f6:	009b      	lsls	r3, r3, #2
 800a9f8:	18eb      	adds	r3, r5, r3
 800a9fa:	6958      	ldr	r0, [r3, #20]
 800a9fc:	f7ff fd20 	bl	800a440 <__hi0bits>
 800aa00:	0164      	lsls	r4, r4, #5
 800aa02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa04:	1a24      	subs	r4, r4, r0
 800aa06:	601c      	str	r4, [r3, #0]
 800aa08:	e7df      	b.n	800a9ca <__d2b+0x6e>
 800aa0a:	46c0      	nop			; (mov r8, r8)
 800aa0c:	0800c867 	.word	0x0800c867
 800aa10:	0000030a 	.word	0x0000030a
 800aa14:	0800c878 	.word	0x0800c878
 800aa18:	fffffbcd 	.word	0xfffffbcd
 800aa1c:	fffffbce 	.word	0xfffffbce
 800aa20:	3fffffff 	.word	0x3fffffff

0800aa24 <_calloc_r>:
 800aa24:	434a      	muls	r2, r1
 800aa26:	b570      	push	{r4, r5, r6, lr}
 800aa28:	0011      	movs	r1, r2
 800aa2a:	0015      	movs	r5, r2
 800aa2c:	f000 f852 	bl	800aad4 <_malloc_r>
 800aa30:	1e04      	subs	r4, r0, #0
 800aa32:	d003      	beq.n	800aa3c <_calloc_r+0x18>
 800aa34:	002a      	movs	r2, r5
 800aa36:	2100      	movs	r1, #0
 800aa38:	f7fe f8e8 	bl	8008c0c <memset>
 800aa3c:	0020      	movs	r0, r4
 800aa3e:	bd70      	pop	{r4, r5, r6, pc}

0800aa40 <_free_r>:
 800aa40:	b570      	push	{r4, r5, r6, lr}
 800aa42:	0005      	movs	r5, r0
 800aa44:	2900      	cmp	r1, #0
 800aa46:	d010      	beq.n	800aa6a <_free_r+0x2a>
 800aa48:	1f0c      	subs	r4, r1, #4
 800aa4a:	6823      	ldr	r3, [r4, #0]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	da00      	bge.n	800aa52 <_free_r+0x12>
 800aa50:	18e4      	adds	r4, r4, r3
 800aa52:	0028      	movs	r0, r5
 800aa54:	f000 fa64 	bl	800af20 <__malloc_lock>
 800aa58:	4a1d      	ldr	r2, [pc, #116]	; (800aad0 <_free_r+0x90>)
 800aa5a:	6813      	ldr	r3, [r2, #0]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d105      	bne.n	800aa6c <_free_r+0x2c>
 800aa60:	6063      	str	r3, [r4, #4]
 800aa62:	6014      	str	r4, [r2, #0]
 800aa64:	0028      	movs	r0, r5
 800aa66:	f000 fa63 	bl	800af30 <__malloc_unlock>
 800aa6a:	bd70      	pop	{r4, r5, r6, pc}
 800aa6c:	42a3      	cmp	r3, r4
 800aa6e:	d908      	bls.n	800aa82 <_free_r+0x42>
 800aa70:	6821      	ldr	r1, [r4, #0]
 800aa72:	1860      	adds	r0, r4, r1
 800aa74:	4283      	cmp	r3, r0
 800aa76:	d1f3      	bne.n	800aa60 <_free_r+0x20>
 800aa78:	6818      	ldr	r0, [r3, #0]
 800aa7a:	685b      	ldr	r3, [r3, #4]
 800aa7c:	1841      	adds	r1, r0, r1
 800aa7e:	6021      	str	r1, [r4, #0]
 800aa80:	e7ee      	b.n	800aa60 <_free_r+0x20>
 800aa82:	001a      	movs	r2, r3
 800aa84:	685b      	ldr	r3, [r3, #4]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d001      	beq.n	800aa8e <_free_r+0x4e>
 800aa8a:	42a3      	cmp	r3, r4
 800aa8c:	d9f9      	bls.n	800aa82 <_free_r+0x42>
 800aa8e:	6811      	ldr	r1, [r2, #0]
 800aa90:	1850      	adds	r0, r2, r1
 800aa92:	42a0      	cmp	r0, r4
 800aa94:	d10b      	bne.n	800aaae <_free_r+0x6e>
 800aa96:	6820      	ldr	r0, [r4, #0]
 800aa98:	1809      	adds	r1, r1, r0
 800aa9a:	1850      	adds	r0, r2, r1
 800aa9c:	6011      	str	r1, [r2, #0]
 800aa9e:	4283      	cmp	r3, r0
 800aaa0:	d1e0      	bne.n	800aa64 <_free_r+0x24>
 800aaa2:	6818      	ldr	r0, [r3, #0]
 800aaa4:	685b      	ldr	r3, [r3, #4]
 800aaa6:	1841      	adds	r1, r0, r1
 800aaa8:	6011      	str	r1, [r2, #0]
 800aaaa:	6053      	str	r3, [r2, #4]
 800aaac:	e7da      	b.n	800aa64 <_free_r+0x24>
 800aaae:	42a0      	cmp	r0, r4
 800aab0:	d902      	bls.n	800aab8 <_free_r+0x78>
 800aab2:	230c      	movs	r3, #12
 800aab4:	602b      	str	r3, [r5, #0]
 800aab6:	e7d5      	b.n	800aa64 <_free_r+0x24>
 800aab8:	6821      	ldr	r1, [r4, #0]
 800aaba:	1860      	adds	r0, r4, r1
 800aabc:	4283      	cmp	r3, r0
 800aabe:	d103      	bne.n	800aac8 <_free_r+0x88>
 800aac0:	6818      	ldr	r0, [r3, #0]
 800aac2:	685b      	ldr	r3, [r3, #4]
 800aac4:	1841      	adds	r1, r0, r1
 800aac6:	6021      	str	r1, [r4, #0]
 800aac8:	6063      	str	r3, [r4, #4]
 800aaca:	6054      	str	r4, [r2, #4]
 800aacc:	e7ca      	b.n	800aa64 <_free_r+0x24>
 800aace:	46c0      	nop			; (mov r8, r8)
 800aad0:	20000250 	.word	0x20000250

0800aad4 <_malloc_r>:
 800aad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aad6:	2303      	movs	r3, #3
 800aad8:	1ccd      	adds	r5, r1, #3
 800aada:	439d      	bics	r5, r3
 800aadc:	3508      	adds	r5, #8
 800aade:	0006      	movs	r6, r0
 800aae0:	2d0c      	cmp	r5, #12
 800aae2:	d21f      	bcs.n	800ab24 <_malloc_r+0x50>
 800aae4:	250c      	movs	r5, #12
 800aae6:	42a9      	cmp	r1, r5
 800aae8:	d81e      	bhi.n	800ab28 <_malloc_r+0x54>
 800aaea:	0030      	movs	r0, r6
 800aaec:	f000 fa18 	bl	800af20 <__malloc_lock>
 800aaf0:	4925      	ldr	r1, [pc, #148]	; (800ab88 <_malloc_r+0xb4>)
 800aaf2:	680a      	ldr	r2, [r1, #0]
 800aaf4:	0014      	movs	r4, r2
 800aaf6:	2c00      	cmp	r4, #0
 800aaf8:	d11a      	bne.n	800ab30 <_malloc_r+0x5c>
 800aafa:	4f24      	ldr	r7, [pc, #144]	; (800ab8c <_malloc_r+0xb8>)
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d104      	bne.n	800ab0c <_malloc_r+0x38>
 800ab02:	0021      	movs	r1, r4
 800ab04:	0030      	movs	r0, r6
 800ab06:	f000 f9a5 	bl	800ae54 <_sbrk_r>
 800ab0a:	6038      	str	r0, [r7, #0]
 800ab0c:	0029      	movs	r1, r5
 800ab0e:	0030      	movs	r0, r6
 800ab10:	f000 f9a0 	bl	800ae54 <_sbrk_r>
 800ab14:	1c43      	adds	r3, r0, #1
 800ab16:	d12b      	bne.n	800ab70 <_malloc_r+0x9c>
 800ab18:	230c      	movs	r3, #12
 800ab1a:	0030      	movs	r0, r6
 800ab1c:	6033      	str	r3, [r6, #0]
 800ab1e:	f000 fa07 	bl	800af30 <__malloc_unlock>
 800ab22:	e003      	b.n	800ab2c <_malloc_r+0x58>
 800ab24:	2d00      	cmp	r5, #0
 800ab26:	dade      	bge.n	800aae6 <_malloc_r+0x12>
 800ab28:	230c      	movs	r3, #12
 800ab2a:	6033      	str	r3, [r6, #0]
 800ab2c:	2000      	movs	r0, #0
 800ab2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab30:	6823      	ldr	r3, [r4, #0]
 800ab32:	1b5b      	subs	r3, r3, r5
 800ab34:	d419      	bmi.n	800ab6a <_malloc_r+0x96>
 800ab36:	2b0b      	cmp	r3, #11
 800ab38:	d903      	bls.n	800ab42 <_malloc_r+0x6e>
 800ab3a:	6023      	str	r3, [r4, #0]
 800ab3c:	18e4      	adds	r4, r4, r3
 800ab3e:	6025      	str	r5, [r4, #0]
 800ab40:	e003      	b.n	800ab4a <_malloc_r+0x76>
 800ab42:	6863      	ldr	r3, [r4, #4]
 800ab44:	42a2      	cmp	r2, r4
 800ab46:	d10e      	bne.n	800ab66 <_malloc_r+0x92>
 800ab48:	600b      	str	r3, [r1, #0]
 800ab4a:	0030      	movs	r0, r6
 800ab4c:	f000 f9f0 	bl	800af30 <__malloc_unlock>
 800ab50:	0020      	movs	r0, r4
 800ab52:	2207      	movs	r2, #7
 800ab54:	300b      	adds	r0, #11
 800ab56:	1d23      	adds	r3, r4, #4
 800ab58:	4390      	bics	r0, r2
 800ab5a:	1ac2      	subs	r2, r0, r3
 800ab5c:	4298      	cmp	r0, r3
 800ab5e:	d0e6      	beq.n	800ab2e <_malloc_r+0x5a>
 800ab60:	1a1b      	subs	r3, r3, r0
 800ab62:	50a3      	str	r3, [r4, r2]
 800ab64:	e7e3      	b.n	800ab2e <_malloc_r+0x5a>
 800ab66:	6053      	str	r3, [r2, #4]
 800ab68:	e7ef      	b.n	800ab4a <_malloc_r+0x76>
 800ab6a:	0022      	movs	r2, r4
 800ab6c:	6864      	ldr	r4, [r4, #4]
 800ab6e:	e7c2      	b.n	800aaf6 <_malloc_r+0x22>
 800ab70:	2303      	movs	r3, #3
 800ab72:	1cc4      	adds	r4, r0, #3
 800ab74:	439c      	bics	r4, r3
 800ab76:	42a0      	cmp	r0, r4
 800ab78:	d0e1      	beq.n	800ab3e <_malloc_r+0x6a>
 800ab7a:	1a21      	subs	r1, r4, r0
 800ab7c:	0030      	movs	r0, r6
 800ab7e:	f000 f969 	bl	800ae54 <_sbrk_r>
 800ab82:	1c43      	adds	r3, r0, #1
 800ab84:	d1db      	bne.n	800ab3e <_malloc_r+0x6a>
 800ab86:	e7c7      	b.n	800ab18 <_malloc_r+0x44>
 800ab88:	20000250 	.word	0x20000250
 800ab8c:	20000254 	.word	0x20000254

0800ab90 <__ssputs_r>:
 800ab90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab92:	688e      	ldr	r6, [r1, #8]
 800ab94:	b085      	sub	sp, #20
 800ab96:	0007      	movs	r7, r0
 800ab98:	000c      	movs	r4, r1
 800ab9a:	9203      	str	r2, [sp, #12]
 800ab9c:	9301      	str	r3, [sp, #4]
 800ab9e:	429e      	cmp	r6, r3
 800aba0:	d83c      	bhi.n	800ac1c <__ssputs_r+0x8c>
 800aba2:	2390      	movs	r3, #144	; 0x90
 800aba4:	898a      	ldrh	r2, [r1, #12]
 800aba6:	00db      	lsls	r3, r3, #3
 800aba8:	421a      	tst	r2, r3
 800abaa:	d034      	beq.n	800ac16 <__ssputs_r+0x86>
 800abac:	2503      	movs	r5, #3
 800abae:	6909      	ldr	r1, [r1, #16]
 800abb0:	6823      	ldr	r3, [r4, #0]
 800abb2:	1a5b      	subs	r3, r3, r1
 800abb4:	9302      	str	r3, [sp, #8]
 800abb6:	6963      	ldr	r3, [r4, #20]
 800abb8:	9802      	ldr	r0, [sp, #8]
 800abba:	435d      	muls	r5, r3
 800abbc:	0feb      	lsrs	r3, r5, #31
 800abbe:	195d      	adds	r5, r3, r5
 800abc0:	9b01      	ldr	r3, [sp, #4]
 800abc2:	106d      	asrs	r5, r5, #1
 800abc4:	3301      	adds	r3, #1
 800abc6:	181b      	adds	r3, r3, r0
 800abc8:	42ab      	cmp	r3, r5
 800abca:	d900      	bls.n	800abce <__ssputs_r+0x3e>
 800abcc:	001d      	movs	r5, r3
 800abce:	0553      	lsls	r3, r2, #21
 800abd0:	d532      	bpl.n	800ac38 <__ssputs_r+0xa8>
 800abd2:	0029      	movs	r1, r5
 800abd4:	0038      	movs	r0, r7
 800abd6:	f7ff ff7d 	bl	800aad4 <_malloc_r>
 800abda:	1e06      	subs	r6, r0, #0
 800abdc:	d109      	bne.n	800abf2 <__ssputs_r+0x62>
 800abde:	230c      	movs	r3, #12
 800abe0:	603b      	str	r3, [r7, #0]
 800abe2:	2340      	movs	r3, #64	; 0x40
 800abe4:	2001      	movs	r0, #1
 800abe6:	89a2      	ldrh	r2, [r4, #12]
 800abe8:	4240      	negs	r0, r0
 800abea:	4313      	orrs	r3, r2
 800abec:	81a3      	strh	r3, [r4, #12]
 800abee:	b005      	add	sp, #20
 800abf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abf2:	9a02      	ldr	r2, [sp, #8]
 800abf4:	6921      	ldr	r1, [r4, #16]
 800abf6:	f7ff fb6e 	bl	800a2d6 <memcpy>
 800abfa:	89a3      	ldrh	r3, [r4, #12]
 800abfc:	4a14      	ldr	r2, [pc, #80]	; (800ac50 <__ssputs_r+0xc0>)
 800abfe:	401a      	ands	r2, r3
 800ac00:	2380      	movs	r3, #128	; 0x80
 800ac02:	4313      	orrs	r3, r2
 800ac04:	81a3      	strh	r3, [r4, #12]
 800ac06:	9b02      	ldr	r3, [sp, #8]
 800ac08:	6126      	str	r6, [r4, #16]
 800ac0a:	18f6      	adds	r6, r6, r3
 800ac0c:	6026      	str	r6, [r4, #0]
 800ac0e:	6165      	str	r5, [r4, #20]
 800ac10:	9e01      	ldr	r6, [sp, #4]
 800ac12:	1aed      	subs	r5, r5, r3
 800ac14:	60a5      	str	r5, [r4, #8]
 800ac16:	9b01      	ldr	r3, [sp, #4]
 800ac18:	429e      	cmp	r6, r3
 800ac1a:	d900      	bls.n	800ac1e <__ssputs_r+0x8e>
 800ac1c:	9e01      	ldr	r6, [sp, #4]
 800ac1e:	0032      	movs	r2, r6
 800ac20:	9903      	ldr	r1, [sp, #12]
 800ac22:	6820      	ldr	r0, [r4, #0]
 800ac24:	f000 f968 	bl	800aef8 <memmove>
 800ac28:	68a3      	ldr	r3, [r4, #8]
 800ac2a:	2000      	movs	r0, #0
 800ac2c:	1b9b      	subs	r3, r3, r6
 800ac2e:	60a3      	str	r3, [r4, #8]
 800ac30:	6823      	ldr	r3, [r4, #0]
 800ac32:	199e      	adds	r6, r3, r6
 800ac34:	6026      	str	r6, [r4, #0]
 800ac36:	e7da      	b.n	800abee <__ssputs_r+0x5e>
 800ac38:	002a      	movs	r2, r5
 800ac3a:	0038      	movs	r0, r7
 800ac3c:	f000 f980 	bl	800af40 <_realloc_r>
 800ac40:	1e06      	subs	r6, r0, #0
 800ac42:	d1e0      	bne.n	800ac06 <__ssputs_r+0x76>
 800ac44:	0038      	movs	r0, r7
 800ac46:	6921      	ldr	r1, [r4, #16]
 800ac48:	f7ff fefa 	bl	800aa40 <_free_r>
 800ac4c:	e7c7      	b.n	800abde <__ssputs_r+0x4e>
 800ac4e:	46c0      	nop			; (mov r8, r8)
 800ac50:	fffffb7f 	.word	0xfffffb7f

0800ac54 <_svfiprintf_r>:
 800ac54:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac56:	b0a1      	sub	sp, #132	; 0x84
 800ac58:	9003      	str	r0, [sp, #12]
 800ac5a:	001d      	movs	r5, r3
 800ac5c:	898b      	ldrh	r3, [r1, #12]
 800ac5e:	000f      	movs	r7, r1
 800ac60:	0016      	movs	r6, r2
 800ac62:	061b      	lsls	r3, r3, #24
 800ac64:	d511      	bpl.n	800ac8a <_svfiprintf_r+0x36>
 800ac66:	690b      	ldr	r3, [r1, #16]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d10e      	bne.n	800ac8a <_svfiprintf_r+0x36>
 800ac6c:	2140      	movs	r1, #64	; 0x40
 800ac6e:	f7ff ff31 	bl	800aad4 <_malloc_r>
 800ac72:	6038      	str	r0, [r7, #0]
 800ac74:	6138      	str	r0, [r7, #16]
 800ac76:	2800      	cmp	r0, #0
 800ac78:	d105      	bne.n	800ac86 <_svfiprintf_r+0x32>
 800ac7a:	230c      	movs	r3, #12
 800ac7c:	9a03      	ldr	r2, [sp, #12]
 800ac7e:	3801      	subs	r0, #1
 800ac80:	6013      	str	r3, [r2, #0]
 800ac82:	b021      	add	sp, #132	; 0x84
 800ac84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac86:	2340      	movs	r3, #64	; 0x40
 800ac88:	617b      	str	r3, [r7, #20]
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	ac08      	add	r4, sp, #32
 800ac8e:	6163      	str	r3, [r4, #20]
 800ac90:	3320      	adds	r3, #32
 800ac92:	7663      	strb	r3, [r4, #25]
 800ac94:	3310      	adds	r3, #16
 800ac96:	76a3      	strb	r3, [r4, #26]
 800ac98:	9507      	str	r5, [sp, #28]
 800ac9a:	0035      	movs	r5, r6
 800ac9c:	782b      	ldrb	r3, [r5, #0]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d001      	beq.n	800aca6 <_svfiprintf_r+0x52>
 800aca2:	2b25      	cmp	r3, #37	; 0x25
 800aca4:	d147      	bne.n	800ad36 <_svfiprintf_r+0xe2>
 800aca6:	1bab      	subs	r3, r5, r6
 800aca8:	9305      	str	r3, [sp, #20]
 800acaa:	42b5      	cmp	r5, r6
 800acac:	d00c      	beq.n	800acc8 <_svfiprintf_r+0x74>
 800acae:	0032      	movs	r2, r6
 800acb0:	0039      	movs	r1, r7
 800acb2:	9803      	ldr	r0, [sp, #12]
 800acb4:	f7ff ff6c 	bl	800ab90 <__ssputs_r>
 800acb8:	1c43      	adds	r3, r0, #1
 800acba:	d100      	bne.n	800acbe <_svfiprintf_r+0x6a>
 800acbc:	e0ae      	b.n	800ae1c <_svfiprintf_r+0x1c8>
 800acbe:	6962      	ldr	r2, [r4, #20]
 800acc0:	9b05      	ldr	r3, [sp, #20]
 800acc2:	4694      	mov	ip, r2
 800acc4:	4463      	add	r3, ip
 800acc6:	6163      	str	r3, [r4, #20]
 800acc8:	782b      	ldrb	r3, [r5, #0]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d100      	bne.n	800acd0 <_svfiprintf_r+0x7c>
 800acce:	e0a5      	b.n	800ae1c <_svfiprintf_r+0x1c8>
 800acd0:	2201      	movs	r2, #1
 800acd2:	2300      	movs	r3, #0
 800acd4:	4252      	negs	r2, r2
 800acd6:	6062      	str	r2, [r4, #4]
 800acd8:	a904      	add	r1, sp, #16
 800acda:	3254      	adds	r2, #84	; 0x54
 800acdc:	1852      	adds	r2, r2, r1
 800acde:	1c6e      	adds	r6, r5, #1
 800ace0:	6023      	str	r3, [r4, #0]
 800ace2:	60e3      	str	r3, [r4, #12]
 800ace4:	60a3      	str	r3, [r4, #8]
 800ace6:	7013      	strb	r3, [r2, #0]
 800ace8:	65a3      	str	r3, [r4, #88]	; 0x58
 800acea:	2205      	movs	r2, #5
 800acec:	7831      	ldrb	r1, [r6, #0]
 800acee:	4854      	ldr	r0, [pc, #336]	; (800ae40 <_svfiprintf_r+0x1ec>)
 800acf0:	f7ff fae6 	bl	800a2c0 <memchr>
 800acf4:	1c75      	adds	r5, r6, #1
 800acf6:	2800      	cmp	r0, #0
 800acf8:	d11f      	bne.n	800ad3a <_svfiprintf_r+0xe6>
 800acfa:	6822      	ldr	r2, [r4, #0]
 800acfc:	06d3      	lsls	r3, r2, #27
 800acfe:	d504      	bpl.n	800ad0a <_svfiprintf_r+0xb6>
 800ad00:	2353      	movs	r3, #83	; 0x53
 800ad02:	a904      	add	r1, sp, #16
 800ad04:	185b      	adds	r3, r3, r1
 800ad06:	2120      	movs	r1, #32
 800ad08:	7019      	strb	r1, [r3, #0]
 800ad0a:	0713      	lsls	r3, r2, #28
 800ad0c:	d504      	bpl.n	800ad18 <_svfiprintf_r+0xc4>
 800ad0e:	2353      	movs	r3, #83	; 0x53
 800ad10:	a904      	add	r1, sp, #16
 800ad12:	185b      	adds	r3, r3, r1
 800ad14:	212b      	movs	r1, #43	; 0x2b
 800ad16:	7019      	strb	r1, [r3, #0]
 800ad18:	7833      	ldrb	r3, [r6, #0]
 800ad1a:	2b2a      	cmp	r3, #42	; 0x2a
 800ad1c:	d016      	beq.n	800ad4c <_svfiprintf_r+0xf8>
 800ad1e:	0035      	movs	r5, r6
 800ad20:	2100      	movs	r1, #0
 800ad22:	200a      	movs	r0, #10
 800ad24:	68e3      	ldr	r3, [r4, #12]
 800ad26:	782a      	ldrb	r2, [r5, #0]
 800ad28:	1c6e      	adds	r6, r5, #1
 800ad2a:	3a30      	subs	r2, #48	; 0x30
 800ad2c:	2a09      	cmp	r2, #9
 800ad2e:	d94e      	bls.n	800adce <_svfiprintf_r+0x17a>
 800ad30:	2900      	cmp	r1, #0
 800ad32:	d111      	bne.n	800ad58 <_svfiprintf_r+0x104>
 800ad34:	e017      	b.n	800ad66 <_svfiprintf_r+0x112>
 800ad36:	3501      	adds	r5, #1
 800ad38:	e7b0      	b.n	800ac9c <_svfiprintf_r+0x48>
 800ad3a:	4b41      	ldr	r3, [pc, #260]	; (800ae40 <_svfiprintf_r+0x1ec>)
 800ad3c:	6822      	ldr	r2, [r4, #0]
 800ad3e:	1ac0      	subs	r0, r0, r3
 800ad40:	2301      	movs	r3, #1
 800ad42:	4083      	lsls	r3, r0
 800ad44:	4313      	orrs	r3, r2
 800ad46:	002e      	movs	r6, r5
 800ad48:	6023      	str	r3, [r4, #0]
 800ad4a:	e7ce      	b.n	800acea <_svfiprintf_r+0x96>
 800ad4c:	9b07      	ldr	r3, [sp, #28]
 800ad4e:	1d19      	adds	r1, r3, #4
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	9107      	str	r1, [sp, #28]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	db01      	blt.n	800ad5c <_svfiprintf_r+0x108>
 800ad58:	930b      	str	r3, [sp, #44]	; 0x2c
 800ad5a:	e004      	b.n	800ad66 <_svfiprintf_r+0x112>
 800ad5c:	425b      	negs	r3, r3
 800ad5e:	60e3      	str	r3, [r4, #12]
 800ad60:	2302      	movs	r3, #2
 800ad62:	4313      	orrs	r3, r2
 800ad64:	6023      	str	r3, [r4, #0]
 800ad66:	782b      	ldrb	r3, [r5, #0]
 800ad68:	2b2e      	cmp	r3, #46	; 0x2e
 800ad6a:	d10a      	bne.n	800ad82 <_svfiprintf_r+0x12e>
 800ad6c:	786b      	ldrb	r3, [r5, #1]
 800ad6e:	2b2a      	cmp	r3, #42	; 0x2a
 800ad70:	d135      	bne.n	800adde <_svfiprintf_r+0x18a>
 800ad72:	9b07      	ldr	r3, [sp, #28]
 800ad74:	3502      	adds	r5, #2
 800ad76:	1d1a      	adds	r2, r3, #4
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	9207      	str	r2, [sp, #28]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	db2b      	blt.n	800add8 <_svfiprintf_r+0x184>
 800ad80:	9309      	str	r3, [sp, #36]	; 0x24
 800ad82:	4e30      	ldr	r6, [pc, #192]	; (800ae44 <_svfiprintf_r+0x1f0>)
 800ad84:	2203      	movs	r2, #3
 800ad86:	0030      	movs	r0, r6
 800ad88:	7829      	ldrb	r1, [r5, #0]
 800ad8a:	f7ff fa99 	bl	800a2c0 <memchr>
 800ad8e:	2800      	cmp	r0, #0
 800ad90:	d006      	beq.n	800ada0 <_svfiprintf_r+0x14c>
 800ad92:	2340      	movs	r3, #64	; 0x40
 800ad94:	1b80      	subs	r0, r0, r6
 800ad96:	4083      	lsls	r3, r0
 800ad98:	6822      	ldr	r2, [r4, #0]
 800ad9a:	3501      	adds	r5, #1
 800ad9c:	4313      	orrs	r3, r2
 800ad9e:	6023      	str	r3, [r4, #0]
 800ada0:	7829      	ldrb	r1, [r5, #0]
 800ada2:	2206      	movs	r2, #6
 800ada4:	4828      	ldr	r0, [pc, #160]	; (800ae48 <_svfiprintf_r+0x1f4>)
 800ada6:	1c6e      	adds	r6, r5, #1
 800ada8:	7621      	strb	r1, [r4, #24]
 800adaa:	f7ff fa89 	bl	800a2c0 <memchr>
 800adae:	2800      	cmp	r0, #0
 800adb0:	d03c      	beq.n	800ae2c <_svfiprintf_r+0x1d8>
 800adb2:	4b26      	ldr	r3, [pc, #152]	; (800ae4c <_svfiprintf_r+0x1f8>)
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d125      	bne.n	800ae04 <_svfiprintf_r+0x1b0>
 800adb8:	2207      	movs	r2, #7
 800adba:	9b07      	ldr	r3, [sp, #28]
 800adbc:	3307      	adds	r3, #7
 800adbe:	4393      	bics	r3, r2
 800adc0:	3308      	adds	r3, #8
 800adc2:	9307      	str	r3, [sp, #28]
 800adc4:	6963      	ldr	r3, [r4, #20]
 800adc6:	9a04      	ldr	r2, [sp, #16]
 800adc8:	189b      	adds	r3, r3, r2
 800adca:	6163      	str	r3, [r4, #20]
 800adcc:	e765      	b.n	800ac9a <_svfiprintf_r+0x46>
 800adce:	4343      	muls	r3, r0
 800add0:	0035      	movs	r5, r6
 800add2:	2101      	movs	r1, #1
 800add4:	189b      	adds	r3, r3, r2
 800add6:	e7a6      	b.n	800ad26 <_svfiprintf_r+0xd2>
 800add8:	2301      	movs	r3, #1
 800adda:	425b      	negs	r3, r3
 800addc:	e7d0      	b.n	800ad80 <_svfiprintf_r+0x12c>
 800adde:	2300      	movs	r3, #0
 800ade0:	200a      	movs	r0, #10
 800ade2:	001a      	movs	r2, r3
 800ade4:	3501      	adds	r5, #1
 800ade6:	6063      	str	r3, [r4, #4]
 800ade8:	7829      	ldrb	r1, [r5, #0]
 800adea:	1c6e      	adds	r6, r5, #1
 800adec:	3930      	subs	r1, #48	; 0x30
 800adee:	2909      	cmp	r1, #9
 800adf0:	d903      	bls.n	800adfa <_svfiprintf_r+0x1a6>
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d0c5      	beq.n	800ad82 <_svfiprintf_r+0x12e>
 800adf6:	9209      	str	r2, [sp, #36]	; 0x24
 800adf8:	e7c3      	b.n	800ad82 <_svfiprintf_r+0x12e>
 800adfa:	4342      	muls	r2, r0
 800adfc:	0035      	movs	r5, r6
 800adfe:	2301      	movs	r3, #1
 800ae00:	1852      	adds	r2, r2, r1
 800ae02:	e7f1      	b.n	800ade8 <_svfiprintf_r+0x194>
 800ae04:	ab07      	add	r3, sp, #28
 800ae06:	9300      	str	r3, [sp, #0]
 800ae08:	003a      	movs	r2, r7
 800ae0a:	0021      	movs	r1, r4
 800ae0c:	4b10      	ldr	r3, [pc, #64]	; (800ae50 <_svfiprintf_r+0x1fc>)
 800ae0e:	9803      	ldr	r0, [sp, #12]
 800ae10:	f7fd ffae 	bl	8008d70 <_printf_float>
 800ae14:	9004      	str	r0, [sp, #16]
 800ae16:	9b04      	ldr	r3, [sp, #16]
 800ae18:	3301      	adds	r3, #1
 800ae1a:	d1d3      	bne.n	800adc4 <_svfiprintf_r+0x170>
 800ae1c:	89bb      	ldrh	r3, [r7, #12]
 800ae1e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ae20:	065b      	lsls	r3, r3, #25
 800ae22:	d400      	bmi.n	800ae26 <_svfiprintf_r+0x1d2>
 800ae24:	e72d      	b.n	800ac82 <_svfiprintf_r+0x2e>
 800ae26:	2001      	movs	r0, #1
 800ae28:	4240      	negs	r0, r0
 800ae2a:	e72a      	b.n	800ac82 <_svfiprintf_r+0x2e>
 800ae2c:	ab07      	add	r3, sp, #28
 800ae2e:	9300      	str	r3, [sp, #0]
 800ae30:	003a      	movs	r2, r7
 800ae32:	0021      	movs	r1, r4
 800ae34:	4b06      	ldr	r3, [pc, #24]	; (800ae50 <_svfiprintf_r+0x1fc>)
 800ae36:	9803      	ldr	r0, [sp, #12]
 800ae38:	f7fe fa58 	bl	80092ec <_printf_i>
 800ae3c:	e7ea      	b.n	800ae14 <_svfiprintf_r+0x1c0>
 800ae3e:	46c0      	nop			; (mov r8, r8)
 800ae40:	0800c9d4 	.word	0x0800c9d4
 800ae44:	0800c9da 	.word	0x0800c9da
 800ae48:	0800c9de 	.word	0x0800c9de
 800ae4c:	08008d71 	.word	0x08008d71
 800ae50:	0800ab91 	.word	0x0800ab91

0800ae54 <_sbrk_r>:
 800ae54:	2300      	movs	r3, #0
 800ae56:	b570      	push	{r4, r5, r6, lr}
 800ae58:	4d06      	ldr	r5, [pc, #24]	; (800ae74 <_sbrk_r+0x20>)
 800ae5a:	0004      	movs	r4, r0
 800ae5c:	0008      	movs	r0, r1
 800ae5e:	602b      	str	r3, [r5, #0]
 800ae60:	f7fd fd8e 	bl	8008980 <_sbrk>
 800ae64:	1c43      	adds	r3, r0, #1
 800ae66:	d103      	bne.n	800ae70 <_sbrk_r+0x1c>
 800ae68:	682b      	ldr	r3, [r5, #0]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d000      	beq.n	800ae70 <_sbrk_r+0x1c>
 800ae6e:	6023      	str	r3, [r4, #0]
 800ae70:	bd70      	pop	{r4, r5, r6, pc}
 800ae72:	46c0      	nop			; (mov r8, r8)
 800ae74:	200007cc 	.word	0x200007cc

0800ae78 <__assert_func>:
 800ae78:	b530      	push	{r4, r5, lr}
 800ae7a:	0014      	movs	r4, r2
 800ae7c:	001a      	movs	r2, r3
 800ae7e:	4b09      	ldr	r3, [pc, #36]	; (800aea4 <__assert_func+0x2c>)
 800ae80:	0005      	movs	r5, r0
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	b085      	sub	sp, #20
 800ae86:	68d8      	ldr	r0, [r3, #12]
 800ae88:	4b07      	ldr	r3, [pc, #28]	; (800aea8 <__assert_func+0x30>)
 800ae8a:	2c00      	cmp	r4, #0
 800ae8c:	d101      	bne.n	800ae92 <__assert_func+0x1a>
 800ae8e:	4b07      	ldr	r3, [pc, #28]	; (800aeac <__assert_func+0x34>)
 800ae90:	001c      	movs	r4, r3
 800ae92:	9301      	str	r3, [sp, #4]
 800ae94:	9100      	str	r1, [sp, #0]
 800ae96:	002b      	movs	r3, r5
 800ae98:	4905      	ldr	r1, [pc, #20]	; (800aeb0 <__assert_func+0x38>)
 800ae9a:	9402      	str	r4, [sp, #8]
 800ae9c:	f000 f80a 	bl	800aeb4 <fiprintf>
 800aea0:	f000 fab2 	bl	800b408 <abort>
 800aea4:	20000018 	.word	0x20000018
 800aea8:	0800c9e5 	.word	0x0800c9e5
 800aeac:	0800ca20 	.word	0x0800ca20
 800aeb0:	0800c9f2 	.word	0x0800c9f2

0800aeb4 <fiprintf>:
 800aeb4:	b40e      	push	{r1, r2, r3}
 800aeb6:	b503      	push	{r0, r1, lr}
 800aeb8:	0001      	movs	r1, r0
 800aeba:	ab03      	add	r3, sp, #12
 800aebc:	4804      	ldr	r0, [pc, #16]	; (800aed0 <fiprintf+0x1c>)
 800aebe:	cb04      	ldmia	r3!, {r2}
 800aec0:	6800      	ldr	r0, [r0, #0]
 800aec2:	9301      	str	r3, [sp, #4]
 800aec4:	f000 f88a 	bl	800afdc <_vfiprintf_r>
 800aec8:	b002      	add	sp, #8
 800aeca:	bc08      	pop	{r3}
 800aecc:	b003      	add	sp, #12
 800aece:	4718      	bx	r3
 800aed0:	20000018 	.word	0x20000018

0800aed4 <__ascii_mbtowc>:
 800aed4:	b082      	sub	sp, #8
 800aed6:	2900      	cmp	r1, #0
 800aed8:	d100      	bne.n	800aedc <__ascii_mbtowc+0x8>
 800aeda:	a901      	add	r1, sp, #4
 800aedc:	1e10      	subs	r0, r2, #0
 800aede:	d006      	beq.n	800aeee <__ascii_mbtowc+0x1a>
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d006      	beq.n	800aef2 <__ascii_mbtowc+0x1e>
 800aee4:	7813      	ldrb	r3, [r2, #0]
 800aee6:	600b      	str	r3, [r1, #0]
 800aee8:	7810      	ldrb	r0, [r2, #0]
 800aeea:	1e43      	subs	r3, r0, #1
 800aeec:	4198      	sbcs	r0, r3
 800aeee:	b002      	add	sp, #8
 800aef0:	4770      	bx	lr
 800aef2:	2002      	movs	r0, #2
 800aef4:	4240      	negs	r0, r0
 800aef6:	e7fa      	b.n	800aeee <__ascii_mbtowc+0x1a>

0800aef8 <memmove>:
 800aef8:	b510      	push	{r4, lr}
 800aefa:	4288      	cmp	r0, r1
 800aefc:	d902      	bls.n	800af04 <memmove+0xc>
 800aefe:	188b      	adds	r3, r1, r2
 800af00:	4298      	cmp	r0, r3
 800af02:	d303      	bcc.n	800af0c <memmove+0x14>
 800af04:	2300      	movs	r3, #0
 800af06:	e007      	b.n	800af18 <memmove+0x20>
 800af08:	5c8b      	ldrb	r3, [r1, r2]
 800af0a:	5483      	strb	r3, [r0, r2]
 800af0c:	3a01      	subs	r2, #1
 800af0e:	d2fb      	bcs.n	800af08 <memmove+0x10>
 800af10:	bd10      	pop	{r4, pc}
 800af12:	5ccc      	ldrb	r4, [r1, r3]
 800af14:	54c4      	strb	r4, [r0, r3]
 800af16:	3301      	adds	r3, #1
 800af18:	429a      	cmp	r2, r3
 800af1a:	d1fa      	bne.n	800af12 <memmove+0x1a>
 800af1c:	e7f8      	b.n	800af10 <memmove+0x18>
	...

0800af20 <__malloc_lock>:
 800af20:	b510      	push	{r4, lr}
 800af22:	4802      	ldr	r0, [pc, #8]	; (800af2c <__malloc_lock+0xc>)
 800af24:	f000 fc47 	bl	800b7b6 <__retarget_lock_acquire_recursive>
 800af28:	bd10      	pop	{r4, pc}
 800af2a:	46c0      	nop			; (mov r8, r8)
 800af2c:	200007d4 	.word	0x200007d4

0800af30 <__malloc_unlock>:
 800af30:	b510      	push	{r4, lr}
 800af32:	4802      	ldr	r0, [pc, #8]	; (800af3c <__malloc_unlock+0xc>)
 800af34:	f000 fc40 	bl	800b7b8 <__retarget_lock_release_recursive>
 800af38:	bd10      	pop	{r4, pc}
 800af3a:	46c0      	nop			; (mov r8, r8)
 800af3c:	200007d4 	.word	0x200007d4

0800af40 <_realloc_r>:
 800af40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af42:	0007      	movs	r7, r0
 800af44:	000d      	movs	r5, r1
 800af46:	0016      	movs	r6, r2
 800af48:	2900      	cmp	r1, #0
 800af4a:	d105      	bne.n	800af58 <_realloc_r+0x18>
 800af4c:	0011      	movs	r1, r2
 800af4e:	f7ff fdc1 	bl	800aad4 <_malloc_r>
 800af52:	0004      	movs	r4, r0
 800af54:	0020      	movs	r0, r4
 800af56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af58:	2a00      	cmp	r2, #0
 800af5a:	d103      	bne.n	800af64 <_realloc_r+0x24>
 800af5c:	f7ff fd70 	bl	800aa40 <_free_r>
 800af60:	0034      	movs	r4, r6
 800af62:	e7f7      	b.n	800af54 <_realloc_r+0x14>
 800af64:	f000 fc96 	bl	800b894 <_malloc_usable_size_r>
 800af68:	002c      	movs	r4, r5
 800af6a:	42b0      	cmp	r0, r6
 800af6c:	d2f2      	bcs.n	800af54 <_realloc_r+0x14>
 800af6e:	0031      	movs	r1, r6
 800af70:	0038      	movs	r0, r7
 800af72:	f7ff fdaf 	bl	800aad4 <_malloc_r>
 800af76:	1e04      	subs	r4, r0, #0
 800af78:	d0ec      	beq.n	800af54 <_realloc_r+0x14>
 800af7a:	0029      	movs	r1, r5
 800af7c:	0032      	movs	r2, r6
 800af7e:	f7ff f9aa 	bl	800a2d6 <memcpy>
 800af82:	0029      	movs	r1, r5
 800af84:	0038      	movs	r0, r7
 800af86:	f7ff fd5b 	bl	800aa40 <_free_r>
 800af8a:	e7e3      	b.n	800af54 <_realloc_r+0x14>

0800af8c <__sfputc_r>:
 800af8c:	6893      	ldr	r3, [r2, #8]
 800af8e:	b510      	push	{r4, lr}
 800af90:	3b01      	subs	r3, #1
 800af92:	6093      	str	r3, [r2, #8]
 800af94:	2b00      	cmp	r3, #0
 800af96:	da04      	bge.n	800afa2 <__sfputc_r+0x16>
 800af98:	6994      	ldr	r4, [r2, #24]
 800af9a:	42a3      	cmp	r3, r4
 800af9c:	db07      	blt.n	800afae <__sfputc_r+0x22>
 800af9e:	290a      	cmp	r1, #10
 800afa0:	d005      	beq.n	800afae <__sfputc_r+0x22>
 800afa2:	6813      	ldr	r3, [r2, #0]
 800afa4:	1c58      	adds	r0, r3, #1
 800afa6:	6010      	str	r0, [r2, #0]
 800afa8:	7019      	strb	r1, [r3, #0]
 800afaa:	0008      	movs	r0, r1
 800afac:	bd10      	pop	{r4, pc}
 800afae:	f000 f94f 	bl	800b250 <__swbuf_r>
 800afb2:	0001      	movs	r1, r0
 800afb4:	e7f9      	b.n	800afaa <__sfputc_r+0x1e>

0800afb6 <__sfputs_r>:
 800afb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afb8:	0006      	movs	r6, r0
 800afba:	000f      	movs	r7, r1
 800afbc:	0014      	movs	r4, r2
 800afbe:	18d5      	adds	r5, r2, r3
 800afc0:	42ac      	cmp	r4, r5
 800afc2:	d101      	bne.n	800afc8 <__sfputs_r+0x12>
 800afc4:	2000      	movs	r0, #0
 800afc6:	e007      	b.n	800afd8 <__sfputs_r+0x22>
 800afc8:	7821      	ldrb	r1, [r4, #0]
 800afca:	003a      	movs	r2, r7
 800afcc:	0030      	movs	r0, r6
 800afce:	f7ff ffdd 	bl	800af8c <__sfputc_r>
 800afd2:	3401      	adds	r4, #1
 800afd4:	1c43      	adds	r3, r0, #1
 800afd6:	d1f3      	bne.n	800afc0 <__sfputs_r+0xa>
 800afd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800afdc <_vfiprintf_r>:
 800afdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800afde:	b0a1      	sub	sp, #132	; 0x84
 800afe0:	0006      	movs	r6, r0
 800afe2:	000c      	movs	r4, r1
 800afe4:	001f      	movs	r7, r3
 800afe6:	9203      	str	r2, [sp, #12]
 800afe8:	2800      	cmp	r0, #0
 800afea:	d004      	beq.n	800aff6 <_vfiprintf_r+0x1a>
 800afec:	6983      	ldr	r3, [r0, #24]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d101      	bne.n	800aff6 <_vfiprintf_r+0x1a>
 800aff2:	f000 fb3f 	bl	800b674 <__sinit>
 800aff6:	4b8e      	ldr	r3, [pc, #568]	; (800b230 <_vfiprintf_r+0x254>)
 800aff8:	429c      	cmp	r4, r3
 800affa:	d11c      	bne.n	800b036 <_vfiprintf_r+0x5a>
 800affc:	6874      	ldr	r4, [r6, #4]
 800affe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b000:	07db      	lsls	r3, r3, #31
 800b002:	d405      	bmi.n	800b010 <_vfiprintf_r+0x34>
 800b004:	89a3      	ldrh	r3, [r4, #12]
 800b006:	059b      	lsls	r3, r3, #22
 800b008:	d402      	bmi.n	800b010 <_vfiprintf_r+0x34>
 800b00a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b00c:	f000 fbd3 	bl	800b7b6 <__retarget_lock_acquire_recursive>
 800b010:	89a3      	ldrh	r3, [r4, #12]
 800b012:	071b      	lsls	r3, r3, #28
 800b014:	d502      	bpl.n	800b01c <_vfiprintf_r+0x40>
 800b016:	6923      	ldr	r3, [r4, #16]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d11d      	bne.n	800b058 <_vfiprintf_r+0x7c>
 800b01c:	0021      	movs	r1, r4
 800b01e:	0030      	movs	r0, r6
 800b020:	f000 f97a 	bl	800b318 <__swsetup_r>
 800b024:	2800      	cmp	r0, #0
 800b026:	d017      	beq.n	800b058 <_vfiprintf_r+0x7c>
 800b028:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b02a:	07db      	lsls	r3, r3, #31
 800b02c:	d50d      	bpl.n	800b04a <_vfiprintf_r+0x6e>
 800b02e:	2001      	movs	r0, #1
 800b030:	4240      	negs	r0, r0
 800b032:	b021      	add	sp, #132	; 0x84
 800b034:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b036:	4b7f      	ldr	r3, [pc, #508]	; (800b234 <_vfiprintf_r+0x258>)
 800b038:	429c      	cmp	r4, r3
 800b03a:	d101      	bne.n	800b040 <_vfiprintf_r+0x64>
 800b03c:	68b4      	ldr	r4, [r6, #8]
 800b03e:	e7de      	b.n	800affe <_vfiprintf_r+0x22>
 800b040:	4b7d      	ldr	r3, [pc, #500]	; (800b238 <_vfiprintf_r+0x25c>)
 800b042:	429c      	cmp	r4, r3
 800b044:	d1db      	bne.n	800affe <_vfiprintf_r+0x22>
 800b046:	68f4      	ldr	r4, [r6, #12]
 800b048:	e7d9      	b.n	800affe <_vfiprintf_r+0x22>
 800b04a:	89a3      	ldrh	r3, [r4, #12]
 800b04c:	059b      	lsls	r3, r3, #22
 800b04e:	d4ee      	bmi.n	800b02e <_vfiprintf_r+0x52>
 800b050:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b052:	f000 fbb1 	bl	800b7b8 <__retarget_lock_release_recursive>
 800b056:	e7ea      	b.n	800b02e <_vfiprintf_r+0x52>
 800b058:	2300      	movs	r3, #0
 800b05a:	ad08      	add	r5, sp, #32
 800b05c:	616b      	str	r3, [r5, #20]
 800b05e:	3320      	adds	r3, #32
 800b060:	766b      	strb	r3, [r5, #25]
 800b062:	3310      	adds	r3, #16
 800b064:	76ab      	strb	r3, [r5, #26]
 800b066:	9707      	str	r7, [sp, #28]
 800b068:	9f03      	ldr	r7, [sp, #12]
 800b06a:	783b      	ldrb	r3, [r7, #0]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d001      	beq.n	800b074 <_vfiprintf_r+0x98>
 800b070:	2b25      	cmp	r3, #37	; 0x25
 800b072:	d14e      	bne.n	800b112 <_vfiprintf_r+0x136>
 800b074:	9b03      	ldr	r3, [sp, #12]
 800b076:	1afb      	subs	r3, r7, r3
 800b078:	9305      	str	r3, [sp, #20]
 800b07a:	9b03      	ldr	r3, [sp, #12]
 800b07c:	429f      	cmp	r7, r3
 800b07e:	d00d      	beq.n	800b09c <_vfiprintf_r+0xc0>
 800b080:	9b05      	ldr	r3, [sp, #20]
 800b082:	0021      	movs	r1, r4
 800b084:	0030      	movs	r0, r6
 800b086:	9a03      	ldr	r2, [sp, #12]
 800b088:	f7ff ff95 	bl	800afb6 <__sfputs_r>
 800b08c:	1c43      	adds	r3, r0, #1
 800b08e:	d100      	bne.n	800b092 <_vfiprintf_r+0xb6>
 800b090:	e0b5      	b.n	800b1fe <_vfiprintf_r+0x222>
 800b092:	696a      	ldr	r2, [r5, #20]
 800b094:	9b05      	ldr	r3, [sp, #20]
 800b096:	4694      	mov	ip, r2
 800b098:	4463      	add	r3, ip
 800b09a:	616b      	str	r3, [r5, #20]
 800b09c:	783b      	ldrb	r3, [r7, #0]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d100      	bne.n	800b0a4 <_vfiprintf_r+0xc8>
 800b0a2:	e0ac      	b.n	800b1fe <_vfiprintf_r+0x222>
 800b0a4:	2201      	movs	r2, #1
 800b0a6:	1c7b      	adds	r3, r7, #1
 800b0a8:	9303      	str	r3, [sp, #12]
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	4252      	negs	r2, r2
 800b0ae:	606a      	str	r2, [r5, #4]
 800b0b0:	a904      	add	r1, sp, #16
 800b0b2:	3254      	adds	r2, #84	; 0x54
 800b0b4:	1852      	adds	r2, r2, r1
 800b0b6:	602b      	str	r3, [r5, #0]
 800b0b8:	60eb      	str	r3, [r5, #12]
 800b0ba:	60ab      	str	r3, [r5, #8]
 800b0bc:	7013      	strb	r3, [r2, #0]
 800b0be:	65ab      	str	r3, [r5, #88]	; 0x58
 800b0c0:	9b03      	ldr	r3, [sp, #12]
 800b0c2:	2205      	movs	r2, #5
 800b0c4:	7819      	ldrb	r1, [r3, #0]
 800b0c6:	485d      	ldr	r0, [pc, #372]	; (800b23c <_vfiprintf_r+0x260>)
 800b0c8:	f7ff f8fa 	bl	800a2c0 <memchr>
 800b0cc:	9b03      	ldr	r3, [sp, #12]
 800b0ce:	1c5f      	adds	r7, r3, #1
 800b0d0:	2800      	cmp	r0, #0
 800b0d2:	d120      	bne.n	800b116 <_vfiprintf_r+0x13a>
 800b0d4:	682a      	ldr	r2, [r5, #0]
 800b0d6:	06d3      	lsls	r3, r2, #27
 800b0d8:	d504      	bpl.n	800b0e4 <_vfiprintf_r+0x108>
 800b0da:	2353      	movs	r3, #83	; 0x53
 800b0dc:	a904      	add	r1, sp, #16
 800b0de:	185b      	adds	r3, r3, r1
 800b0e0:	2120      	movs	r1, #32
 800b0e2:	7019      	strb	r1, [r3, #0]
 800b0e4:	0713      	lsls	r3, r2, #28
 800b0e6:	d504      	bpl.n	800b0f2 <_vfiprintf_r+0x116>
 800b0e8:	2353      	movs	r3, #83	; 0x53
 800b0ea:	a904      	add	r1, sp, #16
 800b0ec:	185b      	adds	r3, r3, r1
 800b0ee:	212b      	movs	r1, #43	; 0x2b
 800b0f0:	7019      	strb	r1, [r3, #0]
 800b0f2:	9b03      	ldr	r3, [sp, #12]
 800b0f4:	781b      	ldrb	r3, [r3, #0]
 800b0f6:	2b2a      	cmp	r3, #42	; 0x2a
 800b0f8:	d016      	beq.n	800b128 <_vfiprintf_r+0x14c>
 800b0fa:	2100      	movs	r1, #0
 800b0fc:	68eb      	ldr	r3, [r5, #12]
 800b0fe:	9f03      	ldr	r7, [sp, #12]
 800b100:	783a      	ldrb	r2, [r7, #0]
 800b102:	1c78      	adds	r0, r7, #1
 800b104:	3a30      	subs	r2, #48	; 0x30
 800b106:	4684      	mov	ip, r0
 800b108:	2a09      	cmp	r2, #9
 800b10a:	d94f      	bls.n	800b1ac <_vfiprintf_r+0x1d0>
 800b10c:	2900      	cmp	r1, #0
 800b10e:	d111      	bne.n	800b134 <_vfiprintf_r+0x158>
 800b110:	e017      	b.n	800b142 <_vfiprintf_r+0x166>
 800b112:	3701      	adds	r7, #1
 800b114:	e7a9      	b.n	800b06a <_vfiprintf_r+0x8e>
 800b116:	4b49      	ldr	r3, [pc, #292]	; (800b23c <_vfiprintf_r+0x260>)
 800b118:	682a      	ldr	r2, [r5, #0]
 800b11a:	1ac0      	subs	r0, r0, r3
 800b11c:	2301      	movs	r3, #1
 800b11e:	4083      	lsls	r3, r0
 800b120:	4313      	orrs	r3, r2
 800b122:	602b      	str	r3, [r5, #0]
 800b124:	9703      	str	r7, [sp, #12]
 800b126:	e7cb      	b.n	800b0c0 <_vfiprintf_r+0xe4>
 800b128:	9b07      	ldr	r3, [sp, #28]
 800b12a:	1d19      	adds	r1, r3, #4
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	9107      	str	r1, [sp, #28]
 800b130:	2b00      	cmp	r3, #0
 800b132:	db01      	blt.n	800b138 <_vfiprintf_r+0x15c>
 800b134:	930b      	str	r3, [sp, #44]	; 0x2c
 800b136:	e004      	b.n	800b142 <_vfiprintf_r+0x166>
 800b138:	425b      	negs	r3, r3
 800b13a:	60eb      	str	r3, [r5, #12]
 800b13c:	2302      	movs	r3, #2
 800b13e:	4313      	orrs	r3, r2
 800b140:	602b      	str	r3, [r5, #0]
 800b142:	783b      	ldrb	r3, [r7, #0]
 800b144:	2b2e      	cmp	r3, #46	; 0x2e
 800b146:	d10a      	bne.n	800b15e <_vfiprintf_r+0x182>
 800b148:	787b      	ldrb	r3, [r7, #1]
 800b14a:	2b2a      	cmp	r3, #42	; 0x2a
 800b14c:	d137      	bne.n	800b1be <_vfiprintf_r+0x1e2>
 800b14e:	9b07      	ldr	r3, [sp, #28]
 800b150:	3702      	adds	r7, #2
 800b152:	1d1a      	adds	r2, r3, #4
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	9207      	str	r2, [sp, #28]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	db2d      	blt.n	800b1b8 <_vfiprintf_r+0x1dc>
 800b15c:	9309      	str	r3, [sp, #36]	; 0x24
 800b15e:	2203      	movs	r2, #3
 800b160:	7839      	ldrb	r1, [r7, #0]
 800b162:	4837      	ldr	r0, [pc, #220]	; (800b240 <_vfiprintf_r+0x264>)
 800b164:	f7ff f8ac 	bl	800a2c0 <memchr>
 800b168:	2800      	cmp	r0, #0
 800b16a:	d007      	beq.n	800b17c <_vfiprintf_r+0x1a0>
 800b16c:	4b34      	ldr	r3, [pc, #208]	; (800b240 <_vfiprintf_r+0x264>)
 800b16e:	682a      	ldr	r2, [r5, #0]
 800b170:	1ac0      	subs	r0, r0, r3
 800b172:	2340      	movs	r3, #64	; 0x40
 800b174:	4083      	lsls	r3, r0
 800b176:	4313      	orrs	r3, r2
 800b178:	3701      	adds	r7, #1
 800b17a:	602b      	str	r3, [r5, #0]
 800b17c:	7839      	ldrb	r1, [r7, #0]
 800b17e:	1c7b      	adds	r3, r7, #1
 800b180:	2206      	movs	r2, #6
 800b182:	4830      	ldr	r0, [pc, #192]	; (800b244 <_vfiprintf_r+0x268>)
 800b184:	9303      	str	r3, [sp, #12]
 800b186:	7629      	strb	r1, [r5, #24]
 800b188:	f7ff f89a 	bl	800a2c0 <memchr>
 800b18c:	2800      	cmp	r0, #0
 800b18e:	d045      	beq.n	800b21c <_vfiprintf_r+0x240>
 800b190:	4b2d      	ldr	r3, [pc, #180]	; (800b248 <_vfiprintf_r+0x26c>)
 800b192:	2b00      	cmp	r3, #0
 800b194:	d127      	bne.n	800b1e6 <_vfiprintf_r+0x20a>
 800b196:	2207      	movs	r2, #7
 800b198:	9b07      	ldr	r3, [sp, #28]
 800b19a:	3307      	adds	r3, #7
 800b19c:	4393      	bics	r3, r2
 800b19e:	3308      	adds	r3, #8
 800b1a0:	9307      	str	r3, [sp, #28]
 800b1a2:	696b      	ldr	r3, [r5, #20]
 800b1a4:	9a04      	ldr	r2, [sp, #16]
 800b1a6:	189b      	adds	r3, r3, r2
 800b1a8:	616b      	str	r3, [r5, #20]
 800b1aa:	e75d      	b.n	800b068 <_vfiprintf_r+0x8c>
 800b1ac:	210a      	movs	r1, #10
 800b1ae:	434b      	muls	r3, r1
 800b1b0:	4667      	mov	r7, ip
 800b1b2:	189b      	adds	r3, r3, r2
 800b1b4:	3909      	subs	r1, #9
 800b1b6:	e7a3      	b.n	800b100 <_vfiprintf_r+0x124>
 800b1b8:	2301      	movs	r3, #1
 800b1ba:	425b      	negs	r3, r3
 800b1bc:	e7ce      	b.n	800b15c <_vfiprintf_r+0x180>
 800b1be:	2300      	movs	r3, #0
 800b1c0:	001a      	movs	r2, r3
 800b1c2:	3701      	adds	r7, #1
 800b1c4:	606b      	str	r3, [r5, #4]
 800b1c6:	7839      	ldrb	r1, [r7, #0]
 800b1c8:	1c78      	adds	r0, r7, #1
 800b1ca:	3930      	subs	r1, #48	; 0x30
 800b1cc:	4684      	mov	ip, r0
 800b1ce:	2909      	cmp	r1, #9
 800b1d0:	d903      	bls.n	800b1da <_vfiprintf_r+0x1fe>
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d0c3      	beq.n	800b15e <_vfiprintf_r+0x182>
 800b1d6:	9209      	str	r2, [sp, #36]	; 0x24
 800b1d8:	e7c1      	b.n	800b15e <_vfiprintf_r+0x182>
 800b1da:	230a      	movs	r3, #10
 800b1dc:	435a      	muls	r2, r3
 800b1de:	4667      	mov	r7, ip
 800b1e0:	1852      	adds	r2, r2, r1
 800b1e2:	3b09      	subs	r3, #9
 800b1e4:	e7ef      	b.n	800b1c6 <_vfiprintf_r+0x1ea>
 800b1e6:	ab07      	add	r3, sp, #28
 800b1e8:	9300      	str	r3, [sp, #0]
 800b1ea:	0022      	movs	r2, r4
 800b1ec:	0029      	movs	r1, r5
 800b1ee:	0030      	movs	r0, r6
 800b1f0:	4b16      	ldr	r3, [pc, #88]	; (800b24c <_vfiprintf_r+0x270>)
 800b1f2:	f7fd fdbd 	bl	8008d70 <_printf_float>
 800b1f6:	9004      	str	r0, [sp, #16]
 800b1f8:	9b04      	ldr	r3, [sp, #16]
 800b1fa:	3301      	adds	r3, #1
 800b1fc:	d1d1      	bne.n	800b1a2 <_vfiprintf_r+0x1c6>
 800b1fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b200:	07db      	lsls	r3, r3, #31
 800b202:	d405      	bmi.n	800b210 <_vfiprintf_r+0x234>
 800b204:	89a3      	ldrh	r3, [r4, #12]
 800b206:	059b      	lsls	r3, r3, #22
 800b208:	d402      	bmi.n	800b210 <_vfiprintf_r+0x234>
 800b20a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b20c:	f000 fad4 	bl	800b7b8 <__retarget_lock_release_recursive>
 800b210:	89a3      	ldrh	r3, [r4, #12]
 800b212:	065b      	lsls	r3, r3, #25
 800b214:	d500      	bpl.n	800b218 <_vfiprintf_r+0x23c>
 800b216:	e70a      	b.n	800b02e <_vfiprintf_r+0x52>
 800b218:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b21a:	e70a      	b.n	800b032 <_vfiprintf_r+0x56>
 800b21c:	ab07      	add	r3, sp, #28
 800b21e:	9300      	str	r3, [sp, #0]
 800b220:	0022      	movs	r2, r4
 800b222:	0029      	movs	r1, r5
 800b224:	0030      	movs	r0, r6
 800b226:	4b09      	ldr	r3, [pc, #36]	; (800b24c <_vfiprintf_r+0x270>)
 800b228:	f7fe f860 	bl	80092ec <_printf_i>
 800b22c:	e7e3      	b.n	800b1f6 <_vfiprintf_r+0x21a>
 800b22e:	46c0      	nop			; (mov r8, r8)
 800b230:	0800cb4c 	.word	0x0800cb4c
 800b234:	0800cb6c 	.word	0x0800cb6c
 800b238:	0800cb2c 	.word	0x0800cb2c
 800b23c:	0800c9d4 	.word	0x0800c9d4
 800b240:	0800c9da 	.word	0x0800c9da
 800b244:	0800c9de 	.word	0x0800c9de
 800b248:	08008d71 	.word	0x08008d71
 800b24c:	0800afb7 	.word	0x0800afb7

0800b250 <__swbuf_r>:
 800b250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b252:	0005      	movs	r5, r0
 800b254:	000e      	movs	r6, r1
 800b256:	0014      	movs	r4, r2
 800b258:	2800      	cmp	r0, #0
 800b25a:	d004      	beq.n	800b266 <__swbuf_r+0x16>
 800b25c:	6983      	ldr	r3, [r0, #24]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d101      	bne.n	800b266 <__swbuf_r+0x16>
 800b262:	f000 fa07 	bl	800b674 <__sinit>
 800b266:	4b22      	ldr	r3, [pc, #136]	; (800b2f0 <__swbuf_r+0xa0>)
 800b268:	429c      	cmp	r4, r3
 800b26a:	d12e      	bne.n	800b2ca <__swbuf_r+0x7a>
 800b26c:	686c      	ldr	r4, [r5, #4]
 800b26e:	69a3      	ldr	r3, [r4, #24]
 800b270:	60a3      	str	r3, [r4, #8]
 800b272:	89a3      	ldrh	r3, [r4, #12]
 800b274:	071b      	lsls	r3, r3, #28
 800b276:	d532      	bpl.n	800b2de <__swbuf_r+0x8e>
 800b278:	6923      	ldr	r3, [r4, #16]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d02f      	beq.n	800b2de <__swbuf_r+0x8e>
 800b27e:	6823      	ldr	r3, [r4, #0]
 800b280:	6922      	ldr	r2, [r4, #16]
 800b282:	b2f7      	uxtb	r7, r6
 800b284:	1a98      	subs	r0, r3, r2
 800b286:	6963      	ldr	r3, [r4, #20]
 800b288:	b2f6      	uxtb	r6, r6
 800b28a:	4283      	cmp	r3, r0
 800b28c:	dc05      	bgt.n	800b29a <__swbuf_r+0x4a>
 800b28e:	0021      	movs	r1, r4
 800b290:	0028      	movs	r0, r5
 800b292:	f000 f94d 	bl	800b530 <_fflush_r>
 800b296:	2800      	cmp	r0, #0
 800b298:	d127      	bne.n	800b2ea <__swbuf_r+0x9a>
 800b29a:	68a3      	ldr	r3, [r4, #8]
 800b29c:	3001      	adds	r0, #1
 800b29e:	3b01      	subs	r3, #1
 800b2a0:	60a3      	str	r3, [r4, #8]
 800b2a2:	6823      	ldr	r3, [r4, #0]
 800b2a4:	1c5a      	adds	r2, r3, #1
 800b2a6:	6022      	str	r2, [r4, #0]
 800b2a8:	701f      	strb	r7, [r3, #0]
 800b2aa:	6963      	ldr	r3, [r4, #20]
 800b2ac:	4283      	cmp	r3, r0
 800b2ae:	d004      	beq.n	800b2ba <__swbuf_r+0x6a>
 800b2b0:	89a3      	ldrh	r3, [r4, #12]
 800b2b2:	07db      	lsls	r3, r3, #31
 800b2b4:	d507      	bpl.n	800b2c6 <__swbuf_r+0x76>
 800b2b6:	2e0a      	cmp	r6, #10
 800b2b8:	d105      	bne.n	800b2c6 <__swbuf_r+0x76>
 800b2ba:	0021      	movs	r1, r4
 800b2bc:	0028      	movs	r0, r5
 800b2be:	f000 f937 	bl	800b530 <_fflush_r>
 800b2c2:	2800      	cmp	r0, #0
 800b2c4:	d111      	bne.n	800b2ea <__swbuf_r+0x9a>
 800b2c6:	0030      	movs	r0, r6
 800b2c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2ca:	4b0a      	ldr	r3, [pc, #40]	; (800b2f4 <__swbuf_r+0xa4>)
 800b2cc:	429c      	cmp	r4, r3
 800b2ce:	d101      	bne.n	800b2d4 <__swbuf_r+0x84>
 800b2d0:	68ac      	ldr	r4, [r5, #8]
 800b2d2:	e7cc      	b.n	800b26e <__swbuf_r+0x1e>
 800b2d4:	4b08      	ldr	r3, [pc, #32]	; (800b2f8 <__swbuf_r+0xa8>)
 800b2d6:	429c      	cmp	r4, r3
 800b2d8:	d1c9      	bne.n	800b26e <__swbuf_r+0x1e>
 800b2da:	68ec      	ldr	r4, [r5, #12]
 800b2dc:	e7c7      	b.n	800b26e <__swbuf_r+0x1e>
 800b2de:	0021      	movs	r1, r4
 800b2e0:	0028      	movs	r0, r5
 800b2e2:	f000 f819 	bl	800b318 <__swsetup_r>
 800b2e6:	2800      	cmp	r0, #0
 800b2e8:	d0c9      	beq.n	800b27e <__swbuf_r+0x2e>
 800b2ea:	2601      	movs	r6, #1
 800b2ec:	4276      	negs	r6, r6
 800b2ee:	e7ea      	b.n	800b2c6 <__swbuf_r+0x76>
 800b2f0:	0800cb4c 	.word	0x0800cb4c
 800b2f4:	0800cb6c 	.word	0x0800cb6c
 800b2f8:	0800cb2c 	.word	0x0800cb2c

0800b2fc <__ascii_wctomb>:
 800b2fc:	0003      	movs	r3, r0
 800b2fe:	1e08      	subs	r0, r1, #0
 800b300:	d005      	beq.n	800b30e <__ascii_wctomb+0x12>
 800b302:	2aff      	cmp	r2, #255	; 0xff
 800b304:	d904      	bls.n	800b310 <__ascii_wctomb+0x14>
 800b306:	228a      	movs	r2, #138	; 0x8a
 800b308:	2001      	movs	r0, #1
 800b30a:	601a      	str	r2, [r3, #0]
 800b30c:	4240      	negs	r0, r0
 800b30e:	4770      	bx	lr
 800b310:	2001      	movs	r0, #1
 800b312:	700a      	strb	r2, [r1, #0]
 800b314:	e7fb      	b.n	800b30e <__ascii_wctomb+0x12>
	...

0800b318 <__swsetup_r>:
 800b318:	4b37      	ldr	r3, [pc, #220]	; (800b3f8 <__swsetup_r+0xe0>)
 800b31a:	b570      	push	{r4, r5, r6, lr}
 800b31c:	681d      	ldr	r5, [r3, #0]
 800b31e:	0006      	movs	r6, r0
 800b320:	000c      	movs	r4, r1
 800b322:	2d00      	cmp	r5, #0
 800b324:	d005      	beq.n	800b332 <__swsetup_r+0x1a>
 800b326:	69ab      	ldr	r3, [r5, #24]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d102      	bne.n	800b332 <__swsetup_r+0x1a>
 800b32c:	0028      	movs	r0, r5
 800b32e:	f000 f9a1 	bl	800b674 <__sinit>
 800b332:	4b32      	ldr	r3, [pc, #200]	; (800b3fc <__swsetup_r+0xe4>)
 800b334:	429c      	cmp	r4, r3
 800b336:	d10f      	bne.n	800b358 <__swsetup_r+0x40>
 800b338:	686c      	ldr	r4, [r5, #4]
 800b33a:	230c      	movs	r3, #12
 800b33c:	5ee2      	ldrsh	r2, [r4, r3]
 800b33e:	b293      	uxth	r3, r2
 800b340:	0711      	lsls	r1, r2, #28
 800b342:	d42d      	bmi.n	800b3a0 <__swsetup_r+0x88>
 800b344:	06d9      	lsls	r1, r3, #27
 800b346:	d411      	bmi.n	800b36c <__swsetup_r+0x54>
 800b348:	2309      	movs	r3, #9
 800b34a:	2001      	movs	r0, #1
 800b34c:	6033      	str	r3, [r6, #0]
 800b34e:	3337      	adds	r3, #55	; 0x37
 800b350:	4313      	orrs	r3, r2
 800b352:	81a3      	strh	r3, [r4, #12]
 800b354:	4240      	negs	r0, r0
 800b356:	bd70      	pop	{r4, r5, r6, pc}
 800b358:	4b29      	ldr	r3, [pc, #164]	; (800b400 <__swsetup_r+0xe8>)
 800b35a:	429c      	cmp	r4, r3
 800b35c:	d101      	bne.n	800b362 <__swsetup_r+0x4a>
 800b35e:	68ac      	ldr	r4, [r5, #8]
 800b360:	e7eb      	b.n	800b33a <__swsetup_r+0x22>
 800b362:	4b28      	ldr	r3, [pc, #160]	; (800b404 <__swsetup_r+0xec>)
 800b364:	429c      	cmp	r4, r3
 800b366:	d1e8      	bne.n	800b33a <__swsetup_r+0x22>
 800b368:	68ec      	ldr	r4, [r5, #12]
 800b36a:	e7e6      	b.n	800b33a <__swsetup_r+0x22>
 800b36c:	075b      	lsls	r3, r3, #29
 800b36e:	d513      	bpl.n	800b398 <__swsetup_r+0x80>
 800b370:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b372:	2900      	cmp	r1, #0
 800b374:	d008      	beq.n	800b388 <__swsetup_r+0x70>
 800b376:	0023      	movs	r3, r4
 800b378:	3344      	adds	r3, #68	; 0x44
 800b37a:	4299      	cmp	r1, r3
 800b37c:	d002      	beq.n	800b384 <__swsetup_r+0x6c>
 800b37e:	0030      	movs	r0, r6
 800b380:	f7ff fb5e 	bl	800aa40 <_free_r>
 800b384:	2300      	movs	r3, #0
 800b386:	6363      	str	r3, [r4, #52]	; 0x34
 800b388:	2224      	movs	r2, #36	; 0x24
 800b38a:	89a3      	ldrh	r3, [r4, #12]
 800b38c:	4393      	bics	r3, r2
 800b38e:	81a3      	strh	r3, [r4, #12]
 800b390:	2300      	movs	r3, #0
 800b392:	6063      	str	r3, [r4, #4]
 800b394:	6923      	ldr	r3, [r4, #16]
 800b396:	6023      	str	r3, [r4, #0]
 800b398:	2308      	movs	r3, #8
 800b39a:	89a2      	ldrh	r2, [r4, #12]
 800b39c:	4313      	orrs	r3, r2
 800b39e:	81a3      	strh	r3, [r4, #12]
 800b3a0:	6923      	ldr	r3, [r4, #16]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d10b      	bne.n	800b3be <__swsetup_r+0xa6>
 800b3a6:	21a0      	movs	r1, #160	; 0xa0
 800b3a8:	2280      	movs	r2, #128	; 0x80
 800b3aa:	89a3      	ldrh	r3, [r4, #12]
 800b3ac:	0089      	lsls	r1, r1, #2
 800b3ae:	0092      	lsls	r2, r2, #2
 800b3b0:	400b      	ands	r3, r1
 800b3b2:	4293      	cmp	r3, r2
 800b3b4:	d003      	beq.n	800b3be <__swsetup_r+0xa6>
 800b3b6:	0021      	movs	r1, r4
 800b3b8:	0030      	movs	r0, r6
 800b3ba:	f000 fa27 	bl	800b80c <__smakebuf_r>
 800b3be:	220c      	movs	r2, #12
 800b3c0:	5ea3      	ldrsh	r3, [r4, r2]
 800b3c2:	2001      	movs	r0, #1
 800b3c4:	001a      	movs	r2, r3
 800b3c6:	b299      	uxth	r1, r3
 800b3c8:	4002      	ands	r2, r0
 800b3ca:	4203      	tst	r3, r0
 800b3cc:	d00f      	beq.n	800b3ee <__swsetup_r+0xd6>
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	60a2      	str	r2, [r4, #8]
 800b3d2:	6962      	ldr	r2, [r4, #20]
 800b3d4:	4252      	negs	r2, r2
 800b3d6:	61a2      	str	r2, [r4, #24]
 800b3d8:	2000      	movs	r0, #0
 800b3da:	6922      	ldr	r2, [r4, #16]
 800b3dc:	4282      	cmp	r2, r0
 800b3de:	d1ba      	bne.n	800b356 <__swsetup_r+0x3e>
 800b3e0:	060a      	lsls	r2, r1, #24
 800b3e2:	d5b8      	bpl.n	800b356 <__swsetup_r+0x3e>
 800b3e4:	2240      	movs	r2, #64	; 0x40
 800b3e6:	4313      	orrs	r3, r2
 800b3e8:	81a3      	strh	r3, [r4, #12]
 800b3ea:	3801      	subs	r0, #1
 800b3ec:	e7b3      	b.n	800b356 <__swsetup_r+0x3e>
 800b3ee:	0788      	lsls	r0, r1, #30
 800b3f0:	d400      	bmi.n	800b3f4 <__swsetup_r+0xdc>
 800b3f2:	6962      	ldr	r2, [r4, #20]
 800b3f4:	60a2      	str	r2, [r4, #8]
 800b3f6:	e7ef      	b.n	800b3d8 <__swsetup_r+0xc0>
 800b3f8:	20000018 	.word	0x20000018
 800b3fc:	0800cb4c 	.word	0x0800cb4c
 800b400:	0800cb6c 	.word	0x0800cb6c
 800b404:	0800cb2c 	.word	0x0800cb2c

0800b408 <abort>:
 800b408:	2006      	movs	r0, #6
 800b40a:	b510      	push	{r4, lr}
 800b40c:	f000 fa74 	bl	800b8f8 <raise>
 800b410:	2001      	movs	r0, #1
 800b412:	f7fd fa6f 	bl	80088f4 <_exit>
	...

0800b418 <__sflush_r>:
 800b418:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b41a:	898b      	ldrh	r3, [r1, #12]
 800b41c:	0005      	movs	r5, r0
 800b41e:	000c      	movs	r4, r1
 800b420:	071a      	lsls	r2, r3, #28
 800b422:	d45f      	bmi.n	800b4e4 <__sflush_r+0xcc>
 800b424:	684a      	ldr	r2, [r1, #4]
 800b426:	2a00      	cmp	r2, #0
 800b428:	dc04      	bgt.n	800b434 <__sflush_r+0x1c>
 800b42a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800b42c:	2a00      	cmp	r2, #0
 800b42e:	dc01      	bgt.n	800b434 <__sflush_r+0x1c>
 800b430:	2000      	movs	r0, #0
 800b432:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b434:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b436:	2f00      	cmp	r7, #0
 800b438:	d0fa      	beq.n	800b430 <__sflush_r+0x18>
 800b43a:	2200      	movs	r2, #0
 800b43c:	2180      	movs	r1, #128	; 0x80
 800b43e:	682e      	ldr	r6, [r5, #0]
 800b440:	602a      	str	r2, [r5, #0]
 800b442:	001a      	movs	r2, r3
 800b444:	0149      	lsls	r1, r1, #5
 800b446:	400a      	ands	r2, r1
 800b448:	420b      	tst	r3, r1
 800b44a:	d034      	beq.n	800b4b6 <__sflush_r+0x9e>
 800b44c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b44e:	89a3      	ldrh	r3, [r4, #12]
 800b450:	075b      	lsls	r3, r3, #29
 800b452:	d506      	bpl.n	800b462 <__sflush_r+0x4a>
 800b454:	6863      	ldr	r3, [r4, #4]
 800b456:	1ac0      	subs	r0, r0, r3
 800b458:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d001      	beq.n	800b462 <__sflush_r+0x4a>
 800b45e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b460:	1ac0      	subs	r0, r0, r3
 800b462:	0002      	movs	r2, r0
 800b464:	6a21      	ldr	r1, [r4, #32]
 800b466:	2300      	movs	r3, #0
 800b468:	0028      	movs	r0, r5
 800b46a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b46c:	47b8      	blx	r7
 800b46e:	89a1      	ldrh	r1, [r4, #12]
 800b470:	1c43      	adds	r3, r0, #1
 800b472:	d106      	bne.n	800b482 <__sflush_r+0x6a>
 800b474:	682b      	ldr	r3, [r5, #0]
 800b476:	2b1d      	cmp	r3, #29
 800b478:	d831      	bhi.n	800b4de <__sflush_r+0xc6>
 800b47a:	4a2c      	ldr	r2, [pc, #176]	; (800b52c <__sflush_r+0x114>)
 800b47c:	40da      	lsrs	r2, r3
 800b47e:	07d3      	lsls	r3, r2, #31
 800b480:	d52d      	bpl.n	800b4de <__sflush_r+0xc6>
 800b482:	2300      	movs	r3, #0
 800b484:	6063      	str	r3, [r4, #4]
 800b486:	6923      	ldr	r3, [r4, #16]
 800b488:	6023      	str	r3, [r4, #0]
 800b48a:	04cb      	lsls	r3, r1, #19
 800b48c:	d505      	bpl.n	800b49a <__sflush_r+0x82>
 800b48e:	1c43      	adds	r3, r0, #1
 800b490:	d102      	bne.n	800b498 <__sflush_r+0x80>
 800b492:	682b      	ldr	r3, [r5, #0]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d100      	bne.n	800b49a <__sflush_r+0x82>
 800b498:	6560      	str	r0, [r4, #84]	; 0x54
 800b49a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b49c:	602e      	str	r6, [r5, #0]
 800b49e:	2900      	cmp	r1, #0
 800b4a0:	d0c6      	beq.n	800b430 <__sflush_r+0x18>
 800b4a2:	0023      	movs	r3, r4
 800b4a4:	3344      	adds	r3, #68	; 0x44
 800b4a6:	4299      	cmp	r1, r3
 800b4a8:	d002      	beq.n	800b4b0 <__sflush_r+0x98>
 800b4aa:	0028      	movs	r0, r5
 800b4ac:	f7ff fac8 	bl	800aa40 <_free_r>
 800b4b0:	2000      	movs	r0, #0
 800b4b2:	6360      	str	r0, [r4, #52]	; 0x34
 800b4b4:	e7bd      	b.n	800b432 <__sflush_r+0x1a>
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	0028      	movs	r0, r5
 800b4ba:	6a21      	ldr	r1, [r4, #32]
 800b4bc:	47b8      	blx	r7
 800b4be:	1c43      	adds	r3, r0, #1
 800b4c0:	d1c5      	bne.n	800b44e <__sflush_r+0x36>
 800b4c2:	682b      	ldr	r3, [r5, #0]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d0c2      	beq.n	800b44e <__sflush_r+0x36>
 800b4c8:	2b1d      	cmp	r3, #29
 800b4ca:	d001      	beq.n	800b4d0 <__sflush_r+0xb8>
 800b4cc:	2b16      	cmp	r3, #22
 800b4ce:	d101      	bne.n	800b4d4 <__sflush_r+0xbc>
 800b4d0:	602e      	str	r6, [r5, #0]
 800b4d2:	e7ad      	b.n	800b430 <__sflush_r+0x18>
 800b4d4:	2340      	movs	r3, #64	; 0x40
 800b4d6:	89a2      	ldrh	r2, [r4, #12]
 800b4d8:	4313      	orrs	r3, r2
 800b4da:	81a3      	strh	r3, [r4, #12]
 800b4dc:	e7a9      	b.n	800b432 <__sflush_r+0x1a>
 800b4de:	2340      	movs	r3, #64	; 0x40
 800b4e0:	430b      	orrs	r3, r1
 800b4e2:	e7fa      	b.n	800b4da <__sflush_r+0xc2>
 800b4e4:	690f      	ldr	r7, [r1, #16]
 800b4e6:	2f00      	cmp	r7, #0
 800b4e8:	d0a2      	beq.n	800b430 <__sflush_r+0x18>
 800b4ea:	680a      	ldr	r2, [r1, #0]
 800b4ec:	600f      	str	r7, [r1, #0]
 800b4ee:	1bd2      	subs	r2, r2, r7
 800b4f0:	9201      	str	r2, [sp, #4]
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	079b      	lsls	r3, r3, #30
 800b4f6:	d100      	bne.n	800b4fa <__sflush_r+0xe2>
 800b4f8:	694a      	ldr	r2, [r1, #20]
 800b4fa:	60a2      	str	r2, [r4, #8]
 800b4fc:	9b01      	ldr	r3, [sp, #4]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	dc00      	bgt.n	800b504 <__sflush_r+0xec>
 800b502:	e795      	b.n	800b430 <__sflush_r+0x18>
 800b504:	003a      	movs	r2, r7
 800b506:	0028      	movs	r0, r5
 800b508:	9b01      	ldr	r3, [sp, #4]
 800b50a:	6a21      	ldr	r1, [r4, #32]
 800b50c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b50e:	47b0      	blx	r6
 800b510:	2800      	cmp	r0, #0
 800b512:	dc06      	bgt.n	800b522 <__sflush_r+0x10a>
 800b514:	2340      	movs	r3, #64	; 0x40
 800b516:	2001      	movs	r0, #1
 800b518:	89a2      	ldrh	r2, [r4, #12]
 800b51a:	4240      	negs	r0, r0
 800b51c:	4313      	orrs	r3, r2
 800b51e:	81a3      	strh	r3, [r4, #12]
 800b520:	e787      	b.n	800b432 <__sflush_r+0x1a>
 800b522:	9b01      	ldr	r3, [sp, #4]
 800b524:	183f      	adds	r7, r7, r0
 800b526:	1a1b      	subs	r3, r3, r0
 800b528:	9301      	str	r3, [sp, #4]
 800b52a:	e7e7      	b.n	800b4fc <__sflush_r+0xe4>
 800b52c:	20400001 	.word	0x20400001

0800b530 <_fflush_r>:
 800b530:	690b      	ldr	r3, [r1, #16]
 800b532:	b570      	push	{r4, r5, r6, lr}
 800b534:	0005      	movs	r5, r0
 800b536:	000c      	movs	r4, r1
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d102      	bne.n	800b542 <_fflush_r+0x12>
 800b53c:	2500      	movs	r5, #0
 800b53e:	0028      	movs	r0, r5
 800b540:	bd70      	pop	{r4, r5, r6, pc}
 800b542:	2800      	cmp	r0, #0
 800b544:	d004      	beq.n	800b550 <_fflush_r+0x20>
 800b546:	6983      	ldr	r3, [r0, #24]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d101      	bne.n	800b550 <_fflush_r+0x20>
 800b54c:	f000 f892 	bl	800b674 <__sinit>
 800b550:	4b14      	ldr	r3, [pc, #80]	; (800b5a4 <_fflush_r+0x74>)
 800b552:	429c      	cmp	r4, r3
 800b554:	d11b      	bne.n	800b58e <_fflush_r+0x5e>
 800b556:	686c      	ldr	r4, [r5, #4]
 800b558:	220c      	movs	r2, #12
 800b55a:	5ea3      	ldrsh	r3, [r4, r2]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d0ed      	beq.n	800b53c <_fflush_r+0xc>
 800b560:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b562:	07d2      	lsls	r2, r2, #31
 800b564:	d404      	bmi.n	800b570 <_fflush_r+0x40>
 800b566:	059b      	lsls	r3, r3, #22
 800b568:	d402      	bmi.n	800b570 <_fflush_r+0x40>
 800b56a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b56c:	f000 f923 	bl	800b7b6 <__retarget_lock_acquire_recursive>
 800b570:	0028      	movs	r0, r5
 800b572:	0021      	movs	r1, r4
 800b574:	f7ff ff50 	bl	800b418 <__sflush_r>
 800b578:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b57a:	0005      	movs	r5, r0
 800b57c:	07db      	lsls	r3, r3, #31
 800b57e:	d4de      	bmi.n	800b53e <_fflush_r+0xe>
 800b580:	89a3      	ldrh	r3, [r4, #12]
 800b582:	059b      	lsls	r3, r3, #22
 800b584:	d4db      	bmi.n	800b53e <_fflush_r+0xe>
 800b586:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b588:	f000 f916 	bl	800b7b8 <__retarget_lock_release_recursive>
 800b58c:	e7d7      	b.n	800b53e <_fflush_r+0xe>
 800b58e:	4b06      	ldr	r3, [pc, #24]	; (800b5a8 <_fflush_r+0x78>)
 800b590:	429c      	cmp	r4, r3
 800b592:	d101      	bne.n	800b598 <_fflush_r+0x68>
 800b594:	68ac      	ldr	r4, [r5, #8]
 800b596:	e7df      	b.n	800b558 <_fflush_r+0x28>
 800b598:	4b04      	ldr	r3, [pc, #16]	; (800b5ac <_fflush_r+0x7c>)
 800b59a:	429c      	cmp	r4, r3
 800b59c:	d1dc      	bne.n	800b558 <_fflush_r+0x28>
 800b59e:	68ec      	ldr	r4, [r5, #12]
 800b5a0:	e7da      	b.n	800b558 <_fflush_r+0x28>
 800b5a2:	46c0      	nop			; (mov r8, r8)
 800b5a4:	0800cb4c 	.word	0x0800cb4c
 800b5a8:	0800cb6c 	.word	0x0800cb6c
 800b5ac:	0800cb2c 	.word	0x0800cb2c

0800b5b0 <std>:
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	b510      	push	{r4, lr}
 800b5b4:	0004      	movs	r4, r0
 800b5b6:	6003      	str	r3, [r0, #0]
 800b5b8:	6043      	str	r3, [r0, #4]
 800b5ba:	6083      	str	r3, [r0, #8]
 800b5bc:	8181      	strh	r1, [r0, #12]
 800b5be:	6643      	str	r3, [r0, #100]	; 0x64
 800b5c0:	0019      	movs	r1, r3
 800b5c2:	81c2      	strh	r2, [r0, #14]
 800b5c4:	6103      	str	r3, [r0, #16]
 800b5c6:	6143      	str	r3, [r0, #20]
 800b5c8:	6183      	str	r3, [r0, #24]
 800b5ca:	2208      	movs	r2, #8
 800b5cc:	305c      	adds	r0, #92	; 0x5c
 800b5ce:	f7fd fb1d 	bl	8008c0c <memset>
 800b5d2:	4b05      	ldr	r3, [pc, #20]	; (800b5e8 <std+0x38>)
 800b5d4:	6263      	str	r3, [r4, #36]	; 0x24
 800b5d6:	4b05      	ldr	r3, [pc, #20]	; (800b5ec <std+0x3c>)
 800b5d8:	6224      	str	r4, [r4, #32]
 800b5da:	62a3      	str	r3, [r4, #40]	; 0x28
 800b5dc:	4b04      	ldr	r3, [pc, #16]	; (800b5f0 <std+0x40>)
 800b5de:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b5e0:	4b04      	ldr	r3, [pc, #16]	; (800b5f4 <std+0x44>)
 800b5e2:	6323      	str	r3, [r4, #48]	; 0x30
 800b5e4:	bd10      	pop	{r4, pc}
 800b5e6:	46c0      	nop			; (mov r8, r8)
 800b5e8:	0800b939 	.word	0x0800b939
 800b5ec:	0800b961 	.word	0x0800b961
 800b5f0:	0800b999 	.word	0x0800b999
 800b5f4:	0800b9c5 	.word	0x0800b9c5

0800b5f8 <_cleanup_r>:
 800b5f8:	b510      	push	{r4, lr}
 800b5fa:	4902      	ldr	r1, [pc, #8]	; (800b604 <_cleanup_r+0xc>)
 800b5fc:	f000 f8ba 	bl	800b774 <_fwalk_reent>
 800b600:	bd10      	pop	{r4, pc}
 800b602:	46c0      	nop			; (mov r8, r8)
 800b604:	0800b531 	.word	0x0800b531

0800b608 <__sfmoreglue>:
 800b608:	b570      	push	{r4, r5, r6, lr}
 800b60a:	2568      	movs	r5, #104	; 0x68
 800b60c:	1e4a      	subs	r2, r1, #1
 800b60e:	4355      	muls	r5, r2
 800b610:	000e      	movs	r6, r1
 800b612:	0029      	movs	r1, r5
 800b614:	3174      	adds	r1, #116	; 0x74
 800b616:	f7ff fa5d 	bl	800aad4 <_malloc_r>
 800b61a:	1e04      	subs	r4, r0, #0
 800b61c:	d008      	beq.n	800b630 <__sfmoreglue+0x28>
 800b61e:	2100      	movs	r1, #0
 800b620:	002a      	movs	r2, r5
 800b622:	6001      	str	r1, [r0, #0]
 800b624:	6046      	str	r6, [r0, #4]
 800b626:	300c      	adds	r0, #12
 800b628:	60a0      	str	r0, [r4, #8]
 800b62a:	3268      	adds	r2, #104	; 0x68
 800b62c:	f7fd faee 	bl	8008c0c <memset>
 800b630:	0020      	movs	r0, r4
 800b632:	bd70      	pop	{r4, r5, r6, pc}

0800b634 <__sfp_lock_acquire>:
 800b634:	b510      	push	{r4, lr}
 800b636:	4802      	ldr	r0, [pc, #8]	; (800b640 <__sfp_lock_acquire+0xc>)
 800b638:	f000 f8bd 	bl	800b7b6 <__retarget_lock_acquire_recursive>
 800b63c:	bd10      	pop	{r4, pc}
 800b63e:	46c0      	nop			; (mov r8, r8)
 800b640:	200007d8 	.word	0x200007d8

0800b644 <__sfp_lock_release>:
 800b644:	b510      	push	{r4, lr}
 800b646:	4802      	ldr	r0, [pc, #8]	; (800b650 <__sfp_lock_release+0xc>)
 800b648:	f000 f8b6 	bl	800b7b8 <__retarget_lock_release_recursive>
 800b64c:	bd10      	pop	{r4, pc}
 800b64e:	46c0      	nop			; (mov r8, r8)
 800b650:	200007d8 	.word	0x200007d8

0800b654 <__sinit_lock_acquire>:
 800b654:	b510      	push	{r4, lr}
 800b656:	4802      	ldr	r0, [pc, #8]	; (800b660 <__sinit_lock_acquire+0xc>)
 800b658:	f000 f8ad 	bl	800b7b6 <__retarget_lock_acquire_recursive>
 800b65c:	bd10      	pop	{r4, pc}
 800b65e:	46c0      	nop			; (mov r8, r8)
 800b660:	200007d3 	.word	0x200007d3

0800b664 <__sinit_lock_release>:
 800b664:	b510      	push	{r4, lr}
 800b666:	4802      	ldr	r0, [pc, #8]	; (800b670 <__sinit_lock_release+0xc>)
 800b668:	f000 f8a6 	bl	800b7b8 <__retarget_lock_release_recursive>
 800b66c:	bd10      	pop	{r4, pc}
 800b66e:	46c0      	nop			; (mov r8, r8)
 800b670:	200007d3 	.word	0x200007d3

0800b674 <__sinit>:
 800b674:	b513      	push	{r0, r1, r4, lr}
 800b676:	0004      	movs	r4, r0
 800b678:	f7ff ffec 	bl	800b654 <__sinit_lock_acquire>
 800b67c:	69a3      	ldr	r3, [r4, #24]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d002      	beq.n	800b688 <__sinit+0x14>
 800b682:	f7ff ffef 	bl	800b664 <__sinit_lock_release>
 800b686:	bd13      	pop	{r0, r1, r4, pc}
 800b688:	64a3      	str	r3, [r4, #72]	; 0x48
 800b68a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800b68c:	6523      	str	r3, [r4, #80]	; 0x50
 800b68e:	4b13      	ldr	r3, [pc, #76]	; (800b6dc <__sinit+0x68>)
 800b690:	4a13      	ldr	r2, [pc, #76]	; (800b6e0 <__sinit+0x6c>)
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	62a2      	str	r2, [r4, #40]	; 0x28
 800b696:	9301      	str	r3, [sp, #4]
 800b698:	42a3      	cmp	r3, r4
 800b69a:	d101      	bne.n	800b6a0 <__sinit+0x2c>
 800b69c:	2301      	movs	r3, #1
 800b69e:	61a3      	str	r3, [r4, #24]
 800b6a0:	0020      	movs	r0, r4
 800b6a2:	f000 f81f 	bl	800b6e4 <__sfp>
 800b6a6:	6060      	str	r0, [r4, #4]
 800b6a8:	0020      	movs	r0, r4
 800b6aa:	f000 f81b 	bl	800b6e4 <__sfp>
 800b6ae:	60a0      	str	r0, [r4, #8]
 800b6b0:	0020      	movs	r0, r4
 800b6b2:	f000 f817 	bl	800b6e4 <__sfp>
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	2104      	movs	r1, #4
 800b6ba:	60e0      	str	r0, [r4, #12]
 800b6bc:	6860      	ldr	r0, [r4, #4]
 800b6be:	f7ff ff77 	bl	800b5b0 <std>
 800b6c2:	2201      	movs	r2, #1
 800b6c4:	2109      	movs	r1, #9
 800b6c6:	68a0      	ldr	r0, [r4, #8]
 800b6c8:	f7ff ff72 	bl	800b5b0 <std>
 800b6cc:	2202      	movs	r2, #2
 800b6ce:	2112      	movs	r1, #18
 800b6d0:	68e0      	ldr	r0, [r4, #12]
 800b6d2:	f7ff ff6d 	bl	800b5b0 <std>
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	61a3      	str	r3, [r4, #24]
 800b6da:	e7d2      	b.n	800b682 <__sinit+0xe>
 800b6dc:	0800c7ac 	.word	0x0800c7ac
 800b6e0:	0800b5f9 	.word	0x0800b5f9

0800b6e4 <__sfp>:
 800b6e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6e6:	0007      	movs	r7, r0
 800b6e8:	f7ff ffa4 	bl	800b634 <__sfp_lock_acquire>
 800b6ec:	4b1f      	ldr	r3, [pc, #124]	; (800b76c <__sfp+0x88>)
 800b6ee:	681e      	ldr	r6, [r3, #0]
 800b6f0:	69b3      	ldr	r3, [r6, #24]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d102      	bne.n	800b6fc <__sfp+0x18>
 800b6f6:	0030      	movs	r0, r6
 800b6f8:	f7ff ffbc 	bl	800b674 <__sinit>
 800b6fc:	3648      	adds	r6, #72	; 0x48
 800b6fe:	68b4      	ldr	r4, [r6, #8]
 800b700:	6873      	ldr	r3, [r6, #4]
 800b702:	3b01      	subs	r3, #1
 800b704:	d504      	bpl.n	800b710 <__sfp+0x2c>
 800b706:	6833      	ldr	r3, [r6, #0]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d022      	beq.n	800b752 <__sfp+0x6e>
 800b70c:	6836      	ldr	r6, [r6, #0]
 800b70e:	e7f6      	b.n	800b6fe <__sfp+0x1a>
 800b710:	220c      	movs	r2, #12
 800b712:	5ea5      	ldrsh	r5, [r4, r2]
 800b714:	2d00      	cmp	r5, #0
 800b716:	d11a      	bne.n	800b74e <__sfp+0x6a>
 800b718:	0020      	movs	r0, r4
 800b71a:	4b15      	ldr	r3, [pc, #84]	; (800b770 <__sfp+0x8c>)
 800b71c:	3058      	adds	r0, #88	; 0x58
 800b71e:	60e3      	str	r3, [r4, #12]
 800b720:	6665      	str	r5, [r4, #100]	; 0x64
 800b722:	f000 f847 	bl	800b7b4 <__retarget_lock_init_recursive>
 800b726:	f7ff ff8d 	bl	800b644 <__sfp_lock_release>
 800b72a:	0020      	movs	r0, r4
 800b72c:	2208      	movs	r2, #8
 800b72e:	0029      	movs	r1, r5
 800b730:	6025      	str	r5, [r4, #0]
 800b732:	60a5      	str	r5, [r4, #8]
 800b734:	6065      	str	r5, [r4, #4]
 800b736:	6125      	str	r5, [r4, #16]
 800b738:	6165      	str	r5, [r4, #20]
 800b73a:	61a5      	str	r5, [r4, #24]
 800b73c:	305c      	adds	r0, #92	; 0x5c
 800b73e:	f7fd fa65 	bl	8008c0c <memset>
 800b742:	6365      	str	r5, [r4, #52]	; 0x34
 800b744:	63a5      	str	r5, [r4, #56]	; 0x38
 800b746:	64a5      	str	r5, [r4, #72]	; 0x48
 800b748:	64e5      	str	r5, [r4, #76]	; 0x4c
 800b74a:	0020      	movs	r0, r4
 800b74c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b74e:	3468      	adds	r4, #104	; 0x68
 800b750:	e7d7      	b.n	800b702 <__sfp+0x1e>
 800b752:	2104      	movs	r1, #4
 800b754:	0038      	movs	r0, r7
 800b756:	f7ff ff57 	bl	800b608 <__sfmoreglue>
 800b75a:	1e04      	subs	r4, r0, #0
 800b75c:	6030      	str	r0, [r6, #0]
 800b75e:	d1d5      	bne.n	800b70c <__sfp+0x28>
 800b760:	f7ff ff70 	bl	800b644 <__sfp_lock_release>
 800b764:	230c      	movs	r3, #12
 800b766:	603b      	str	r3, [r7, #0]
 800b768:	e7ef      	b.n	800b74a <__sfp+0x66>
 800b76a:	46c0      	nop			; (mov r8, r8)
 800b76c:	0800c7ac 	.word	0x0800c7ac
 800b770:	ffff0001 	.word	0xffff0001

0800b774 <_fwalk_reent>:
 800b774:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b776:	0004      	movs	r4, r0
 800b778:	0006      	movs	r6, r0
 800b77a:	2700      	movs	r7, #0
 800b77c:	9101      	str	r1, [sp, #4]
 800b77e:	3448      	adds	r4, #72	; 0x48
 800b780:	6863      	ldr	r3, [r4, #4]
 800b782:	68a5      	ldr	r5, [r4, #8]
 800b784:	9300      	str	r3, [sp, #0]
 800b786:	9b00      	ldr	r3, [sp, #0]
 800b788:	3b01      	subs	r3, #1
 800b78a:	9300      	str	r3, [sp, #0]
 800b78c:	d504      	bpl.n	800b798 <_fwalk_reent+0x24>
 800b78e:	6824      	ldr	r4, [r4, #0]
 800b790:	2c00      	cmp	r4, #0
 800b792:	d1f5      	bne.n	800b780 <_fwalk_reent+0xc>
 800b794:	0038      	movs	r0, r7
 800b796:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b798:	89ab      	ldrh	r3, [r5, #12]
 800b79a:	2b01      	cmp	r3, #1
 800b79c:	d908      	bls.n	800b7b0 <_fwalk_reent+0x3c>
 800b79e:	220e      	movs	r2, #14
 800b7a0:	5eab      	ldrsh	r3, [r5, r2]
 800b7a2:	3301      	adds	r3, #1
 800b7a4:	d004      	beq.n	800b7b0 <_fwalk_reent+0x3c>
 800b7a6:	0029      	movs	r1, r5
 800b7a8:	0030      	movs	r0, r6
 800b7aa:	9b01      	ldr	r3, [sp, #4]
 800b7ac:	4798      	blx	r3
 800b7ae:	4307      	orrs	r7, r0
 800b7b0:	3568      	adds	r5, #104	; 0x68
 800b7b2:	e7e8      	b.n	800b786 <_fwalk_reent+0x12>

0800b7b4 <__retarget_lock_init_recursive>:
 800b7b4:	4770      	bx	lr

0800b7b6 <__retarget_lock_acquire_recursive>:
 800b7b6:	4770      	bx	lr

0800b7b8 <__retarget_lock_release_recursive>:
 800b7b8:	4770      	bx	lr
	...

0800b7bc <__swhatbuf_r>:
 800b7bc:	b570      	push	{r4, r5, r6, lr}
 800b7be:	000e      	movs	r6, r1
 800b7c0:	001d      	movs	r5, r3
 800b7c2:	230e      	movs	r3, #14
 800b7c4:	5ec9      	ldrsh	r1, [r1, r3]
 800b7c6:	0014      	movs	r4, r2
 800b7c8:	b096      	sub	sp, #88	; 0x58
 800b7ca:	2900      	cmp	r1, #0
 800b7cc:	da07      	bge.n	800b7de <__swhatbuf_r+0x22>
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	602b      	str	r3, [r5, #0]
 800b7d2:	89b3      	ldrh	r3, [r6, #12]
 800b7d4:	061b      	lsls	r3, r3, #24
 800b7d6:	d411      	bmi.n	800b7fc <__swhatbuf_r+0x40>
 800b7d8:	2380      	movs	r3, #128	; 0x80
 800b7da:	00db      	lsls	r3, r3, #3
 800b7dc:	e00f      	b.n	800b7fe <__swhatbuf_r+0x42>
 800b7de:	466a      	mov	r2, sp
 800b7e0:	f000 f91c 	bl	800ba1c <_fstat_r>
 800b7e4:	2800      	cmp	r0, #0
 800b7e6:	dbf2      	blt.n	800b7ce <__swhatbuf_r+0x12>
 800b7e8:	23f0      	movs	r3, #240	; 0xf0
 800b7ea:	9901      	ldr	r1, [sp, #4]
 800b7ec:	021b      	lsls	r3, r3, #8
 800b7ee:	4019      	ands	r1, r3
 800b7f0:	4b05      	ldr	r3, [pc, #20]	; (800b808 <__swhatbuf_r+0x4c>)
 800b7f2:	18c9      	adds	r1, r1, r3
 800b7f4:	424b      	negs	r3, r1
 800b7f6:	4159      	adcs	r1, r3
 800b7f8:	6029      	str	r1, [r5, #0]
 800b7fa:	e7ed      	b.n	800b7d8 <__swhatbuf_r+0x1c>
 800b7fc:	2340      	movs	r3, #64	; 0x40
 800b7fe:	2000      	movs	r0, #0
 800b800:	6023      	str	r3, [r4, #0]
 800b802:	b016      	add	sp, #88	; 0x58
 800b804:	bd70      	pop	{r4, r5, r6, pc}
 800b806:	46c0      	nop			; (mov r8, r8)
 800b808:	ffffe000 	.word	0xffffe000

0800b80c <__smakebuf_r>:
 800b80c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b80e:	2602      	movs	r6, #2
 800b810:	898b      	ldrh	r3, [r1, #12]
 800b812:	0005      	movs	r5, r0
 800b814:	000c      	movs	r4, r1
 800b816:	4233      	tst	r3, r6
 800b818:	d006      	beq.n	800b828 <__smakebuf_r+0x1c>
 800b81a:	0023      	movs	r3, r4
 800b81c:	3347      	adds	r3, #71	; 0x47
 800b81e:	6023      	str	r3, [r4, #0]
 800b820:	6123      	str	r3, [r4, #16]
 800b822:	2301      	movs	r3, #1
 800b824:	6163      	str	r3, [r4, #20]
 800b826:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800b828:	466a      	mov	r2, sp
 800b82a:	ab01      	add	r3, sp, #4
 800b82c:	f7ff ffc6 	bl	800b7bc <__swhatbuf_r>
 800b830:	9900      	ldr	r1, [sp, #0]
 800b832:	0007      	movs	r7, r0
 800b834:	0028      	movs	r0, r5
 800b836:	f7ff f94d 	bl	800aad4 <_malloc_r>
 800b83a:	2800      	cmp	r0, #0
 800b83c:	d108      	bne.n	800b850 <__smakebuf_r+0x44>
 800b83e:	220c      	movs	r2, #12
 800b840:	5ea3      	ldrsh	r3, [r4, r2]
 800b842:	059a      	lsls	r2, r3, #22
 800b844:	d4ef      	bmi.n	800b826 <__smakebuf_r+0x1a>
 800b846:	2203      	movs	r2, #3
 800b848:	4393      	bics	r3, r2
 800b84a:	431e      	orrs	r6, r3
 800b84c:	81a6      	strh	r6, [r4, #12]
 800b84e:	e7e4      	b.n	800b81a <__smakebuf_r+0xe>
 800b850:	4b0f      	ldr	r3, [pc, #60]	; (800b890 <__smakebuf_r+0x84>)
 800b852:	62ab      	str	r3, [r5, #40]	; 0x28
 800b854:	2380      	movs	r3, #128	; 0x80
 800b856:	89a2      	ldrh	r2, [r4, #12]
 800b858:	6020      	str	r0, [r4, #0]
 800b85a:	4313      	orrs	r3, r2
 800b85c:	81a3      	strh	r3, [r4, #12]
 800b85e:	9b00      	ldr	r3, [sp, #0]
 800b860:	6120      	str	r0, [r4, #16]
 800b862:	6163      	str	r3, [r4, #20]
 800b864:	9b01      	ldr	r3, [sp, #4]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d00d      	beq.n	800b886 <__smakebuf_r+0x7a>
 800b86a:	0028      	movs	r0, r5
 800b86c:	230e      	movs	r3, #14
 800b86e:	5ee1      	ldrsh	r1, [r4, r3]
 800b870:	f000 f8e6 	bl	800ba40 <_isatty_r>
 800b874:	2800      	cmp	r0, #0
 800b876:	d006      	beq.n	800b886 <__smakebuf_r+0x7a>
 800b878:	2203      	movs	r2, #3
 800b87a:	89a3      	ldrh	r3, [r4, #12]
 800b87c:	4393      	bics	r3, r2
 800b87e:	001a      	movs	r2, r3
 800b880:	2301      	movs	r3, #1
 800b882:	4313      	orrs	r3, r2
 800b884:	81a3      	strh	r3, [r4, #12]
 800b886:	89a0      	ldrh	r0, [r4, #12]
 800b888:	4307      	orrs	r7, r0
 800b88a:	81a7      	strh	r7, [r4, #12]
 800b88c:	e7cb      	b.n	800b826 <__smakebuf_r+0x1a>
 800b88e:	46c0      	nop			; (mov r8, r8)
 800b890:	0800b5f9 	.word	0x0800b5f9

0800b894 <_malloc_usable_size_r>:
 800b894:	1f0b      	subs	r3, r1, #4
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	1f18      	subs	r0, r3, #4
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	da01      	bge.n	800b8a2 <_malloc_usable_size_r+0xe>
 800b89e:	580b      	ldr	r3, [r1, r0]
 800b8a0:	18c0      	adds	r0, r0, r3
 800b8a2:	4770      	bx	lr

0800b8a4 <_raise_r>:
 800b8a4:	b570      	push	{r4, r5, r6, lr}
 800b8a6:	0004      	movs	r4, r0
 800b8a8:	000d      	movs	r5, r1
 800b8aa:	291f      	cmp	r1, #31
 800b8ac:	d904      	bls.n	800b8b8 <_raise_r+0x14>
 800b8ae:	2316      	movs	r3, #22
 800b8b0:	6003      	str	r3, [r0, #0]
 800b8b2:	2001      	movs	r0, #1
 800b8b4:	4240      	negs	r0, r0
 800b8b6:	bd70      	pop	{r4, r5, r6, pc}
 800b8b8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d004      	beq.n	800b8c8 <_raise_r+0x24>
 800b8be:	008a      	lsls	r2, r1, #2
 800b8c0:	189b      	adds	r3, r3, r2
 800b8c2:	681a      	ldr	r2, [r3, #0]
 800b8c4:	2a00      	cmp	r2, #0
 800b8c6:	d108      	bne.n	800b8da <_raise_r+0x36>
 800b8c8:	0020      	movs	r0, r4
 800b8ca:	f000 f831 	bl	800b930 <_getpid_r>
 800b8ce:	002a      	movs	r2, r5
 800b8d0:	0001      	movs	r1, r0
 800b8d2:	0020      	movs	r0, r4
 800b8d4:	f000 f81a 	bl	800b90c <_kill_r>
 800b8d8:	e7ed      	b.n	800b8b6 <_raise_r+0x12>
 800b8da:	2000      	movs	r0, #0
 800b8dc:	2a01      	cmp	r2, #1
 800b8de:	d0ea      	beq.n	800b8b6 <_raise_r+0x12>
 800b8e0:	1c51      	adds	r1, r2, #1
 800b8e2:	d103      	bne.n	800b8ec <_raise_r+0x48>
 800b8e4:	2316      	movs	r3, #22
 800b8e6:	3001      	adds	r0, #1
 800b8e8:	6023      	str	r3, [r4, #0]
 800b8ea:	e7e4      	b.n	800b8b6 <_raise_r+0x12>
 800b8ec:	2400      	movs	r4, #0
 800b8ee:	0028      	movs	r0, r5
 800b8f0:	601c      	str	r4, [r3, #0]
 800b8f2:	4790      	blx	r2
 800b8f4:	0020      	movs	r0, r4
 800b8f6:	e7de      	b.n	800b8b6 <_raise_r+0x12>

0800b8f8 <raise>:
 800b8f8:	b510      	push	{r4, lr}
 800b8fa:	4b03      	ldr	r3, [pc, #12]	; (800b908 <raise+0x10>)
 800b8fc:	0001      	movs	r1, r0
 800b8fe:	6818      	ldr	r0, [r3, #0]
 800b900:	f7ff ffd0 	bl	800b8a4 <_raise_r>
 800b904:	bd10      	pop	{r4, pc}
 800b906:	46c0      	nop			; (mov r8, r8)
 800b908:	20000018 	.word	0x20000018

0800b90c <_kill_r>:
 800b90c:	2300      	movs	r3, #0
 800b90e:	b570      	push	{r4, r5, r6, lr}
 800b910:	4d06      	ldr	r5, [pc, #24]	; (800b92c <_kill_r+0x20>)
 800b912:	0004      	movs	r4, r0
 800b914:	0008      	movs	r0, r1
 800b916:	0011      	movs	r1, r2
 800b918:	602b      	str	r3, [r5, #0]
 800b91a:	f7fc ffdb 	bl	80088d4 <_kill>
 800b91e:	1c43      	adds	r3, r0, #1
 800b920:	d103      	bne.n	800b92a <_kill_r+0x1e>
 800b922:	682b      	ldr	r3, [r5, #0]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d000      	beq.n	800b92a <_kill_r+0x1e>
 800b928:	6023      	str	r3, [r4, #0]
 800b92a:	bd70      	pop	{r4, r5, r6, pc}
 800b92c:	200007cc 	.word	0x200007cc

0800b930 <_getpid_r>:
 800b930:	b510      	push	{r4, lr}
 800b932:	f7fc ffc9 	bl	80088c8 <_getpid>
 800b936:	bd10      	pop	{r4, pc}

0800b938 <__sread>:
 800b938:	b570      	push	{r4, r5, r6, lr}
 800b93a:	000c      	movs	r4, r1
 800b93c:	250e      	movs	r5, #14
 800b93e:	5f49      	ldrsh	r1, [r1, r5]
 800b940:	f000 f8a4 	bl	800ba8c <_read_r>
 800b944:	2800      	cmp	r0, #0
 800b946:	db03      	blt.n	800b950 <__sread+0x18>
 800b948:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800b94a:	181b      	adds	r3, r3, r0
 800b94c:	6563      	str	r3, [r4, #84]	; 0x54
 800b94e:	bd70      	pop	{r4, r5, r6, pc}
 800b950:	89a3      	ldrh	r3, [r4, #12]
 800b952:	4a02      	ldr	r2, [pc, #8]	; (800b95c <__sread+0x24>)
 800b954:	4013      	ands	r3, r2
 800b956:	81a3      	strh	r3, [r4, #12]
 800b958:	e7f9      	b.n	800b94e <__sread+0x16>
 800b95a:	46c0      	nop			; (mov r8, r8)
 800b95c:	ffffefff 	.word	0xffffefff

0800b960 <__swrite>:
 800b960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b962:	001f      	movs	r7, r3
 800b964:	898b      	ldrh	r3, [r1, #12]
 800b966:	0005      	movs	r5, r0
 800b968:	000c      	movs	r4, r1
 800b96a:	0016      	movs	r6, r2
 800b96c:	05db      	lsls	r3, r3, #23
 800b96e:	d505      	bpl.n	800b97c <__swrite+0x1c>
 800b970:	230e      	movs	r3, #14
 800b972:	5ec9      	ldrsh	r1, [r1, r3]
 800b974:	2200      	movs	r2, #0
 800b976:	2302      	movs	r3, #2
 800b978:	f000 f874 	bl	800ba64 <_lseek_r>
 800b97c:	89a3      	ldrh	r3, [r4, #12]
 800b97e:	4a05      	ldr	r2, [pc, #20]	; (800b994 <__swrite+0x34>)
 800b980:	0028      	movs	r0, r5
 800b982:	4013      	ands	r3, r2
 800b984:	81a3      	strh	r3, [r4, #12]
 800b986:	0032      	movs	r2, r6
 800b988:	230e      	movs	r3, #14
 800b98a:	5ee1      	ldrsh	r1, [r4, r3]
 800b98c:	003b      	movs	r3, r7
 800b98e:	f000 f81f 	bl	800b9d0 <_write_r>
 800b992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b994:	ffffefff 	.word	0xffffefff

0800b998 <__sseek>:
 800b998:	b570      	push	{r4, r5, r6, lr}
 800b99a:	000c      	movs	r4, r1
 800b99c:	250e      	movs	r5, #14
 800b99e:	5f49      	ldrsh	r1, [r1, r5]
 800b9a0:	f000 f860 	bl	800ba64 <_lseek_r>
 800b9a4:	89a3      	ldrh	r3, [r4, #12]
 800b9a6:	1c42      	adds	r2, r0, #1
 800b9a8:	d103      	bne.n	800b9b2 <__sseek+0x1a>
 800b9aa:	4a05      	ldr	r2, [pc, #20]	; (800b9c0 <__sseek+0x28>)
 800b9ac:	4013      	ands	r3, r2
 800b9ae:	81a3      	strh	r3, [r4, #12]
 800b9b0:	bd70      	pop	{r4, r5, r6, pc}
 800b9b2:	2280      	movs	r2, #128	; 0x80
 800b9b4:	0152      	lsls	r2, r2, #5
 800b9b6:	4313      	orrs	r3, r2
 800b9b8:	81a3      	strh	r3, [r4, #12]
 800b9ba:	6560      	str	r0, [r4, #84]	; 0x54
 800b9bc:	e7f8      	b.n	800b9b0 <__sseek+0x18>
 800b9be:	46c0      	nop			; (mov r8, r8)
 800b9c0:	ffffefff 	.word	0xffffefff

0800b9c4 <__sclose>:
 800b9c4:	b510      	push	{r4, lr}
 800b9c6:	230e      	movs	r3, #14
 800b9c8:	5ec9      	ldrsh	r1, [r1, r3]
 800b9ca:	f000 f815 	bl	800b9f8 <_close_r>
 800b9ce:	bd10      	pop	{r4, pc}

0800b9d0 <_write_r>:
 800b9d0:	b570      	push	{r4, r5, r6, lr}
 800b9d2:	0004      	movs	r4, r0
 800b9d4:	0008      	movs	r0, r1
 800b9d6:	0011      	movs	r1, r2
 800b9d8:	001a      	movs	r2, r3
 800b9da:	2300      	movs	r3, #0
 800b9dc:	4d05      	ldr	r5, [pc, #20]	; (800b9f4 <_write_r+0x24>)
 800b9de:	602b      	str	r3, [r5, #0]
 800b9e0:	f7fc ffb1 	bl	8008946 <_write>
 800b9e4:	1c43      	adds	r3, r0, #1
 800b9e6:	d103      	bne.n	800b9f0 <_write_r+0x20>
 800b9e8:	682b      	ldr	r3, [r5, #0]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d000      	beq.n	800b9f0 <_write_r+0x20>
 800b9ee:	6023      	str	r3, [r4, #0]
 800b9f0:	bd70      	pop	{r4, r5, r6, pc}
 800b9f2:	46c0      	nop			; (mov r8, r8)
 800b9f4:	200007cc 	.word	0x200007cc

0800b9f8 <_close_r>:
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	b570      	push	{r4, r5, r6, lr}
 800b9fc:	4d06      	ldr	r5, [pc, #24]	; (800ba18 <_close_r+0x20>)
 800b9fe:	0004      	movs	r4, r0
 800ba00:	0008      	movs	r0, r1
 800ba02:	602b      	str	r3, [r5, #0]
 800ba04:	f7fc ffe8 	bl	80089d8 <_close>
 800ba08:	1c43      	adds	r3, r0, #1
 800ba0a:	d103      	bne.n	800ba14 <_close_r+0x1c>
 800ba0c:	682b      	ldr	r3, [r5, #0]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d000      	beq.n	800ba14 <_close_r+0x1c>
 800ba12:	6023      	str	r3, [r4, #0]
 800ba14:	bd70      	pop	{r4, r5, r6, pc}
 800ba16:	46c0      	nop			; (mov r8, r8)
 800ba18:	200007cc 	.word	0x200007cc

0800ba1c <_fstat_r>:
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	b570      	push	{r4, r5, r6, lr}
 800ba20:	4d06      	ldr	r5, [pc, #24]	; (800ba3c <_fstat_r+0x20>)
 800ba22:	0004      	movs	r4, r0
 800ba24:	0008      	movs	r0, r1
 800ba26:	0011      	movs	r1, r2
 800ba28:	602b      	str	r3, [r5, #0]
 800ba2a:	f7fc ffdf 	bl	80089ec <_fstat>
 800ba2e:	1c43      	adds	r3, r0, #1
 800ba30:	d103      	bne.n	800ba3a <_fstat_r+0x1e>
 800ba32:	682b      	ldr	r3, [r5, #0]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d000      	beq.n	800ba3a <_fstat_r+0x1e>
 800ba38:	6023      	str	r3, [r4, #0]
 800ba3a:	bd70      	pop	{r4, r5, r6, pc}
 800ba3c:	200007cc 	.word	0x200007cc

0800ba40 <_isatty_r>:
 800ba40:	2300      	movs	r3, #0
 800ba42:	b570      	push	{r4, r5, r6, lr}
 800ba44:	4d06      	ldr	r5, [pc, #24]	; (800ba60 <_isatty_r+0x20>)
 800ba46:	0004      	movs	r4, r0
 800ba48:	0008      	movs	r0, r1
 800ba4a:	602b      	str	r3, [r5, #0]
 800ba4c:	f7fc ffdc 	bl	8008a08 <_isatty>
 800ba50:	1c43      	adds	r3, r0, #1
 800ba52:	d103      	bne.n	800ba5c <_isatty_r+0x1c>
 800ba54:	682b      	ldr	r3, [r5, #0]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d000      	beq.n	800ba5c <_isatty_r+0x1c>
 800ba5a:	6023      	str	r3, [r4, #0]
 800ba5c:	bd70      	pop	{r4, r5, r6, pc}
 800ba5e:	46c0      	nop			; (mov r8, r8)
 800ba60:	200007cc 	.word	0x200007cc

0800ba64 <_lseek_r>:
 800ba64:	b570      	push	{r4, r5, r6, lr}
 800ba66:	0004      	movs	r4, r0
 800ba68:	0008      	movs	r0, r1
 800ba6a:	0011      	movs	r1, r2
 800ba6c:	001a      	movs	r2, r3
 800ba6e:	2300      	movs	r3, #0
 800ba70:	4d05      	ldr	r5, [pc, #20]	; (800ba88 <_lseek_r+0x24>)
 800ba72:	602b      	str	r3, [r5, #0]
 800ba74:	f7fc ffd1 	bl	8008a1a <_lseek>
 800ba78:	1c43      	adds	r3, r0, #1
 800ba7a:	d103      	bne.n	800ba84 <_lseek_r+0x20>
 800ba7c:	682b      	ldr	r3, [r5, #0]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d000      	beq.n	800ba84 <_lseek_r+0x20>
 800ba82:	6023      	str	r3, [r4, #0]
 800ba84:	bd70      	pop	{r4, r5, r6, pc}
 800ba86:	46c0      	nop			; (mov r8, r8)
 800ba88:	200007cc 	.word	0x200007cc

0800ba8c <_read_r>:
 800ba8c:	b570      	push	{r4, r5, r6, lr}
 800ba8e:	0004      	movs	r4, r0
 800ba90:	0008      	movs	r0, r1
 800ba92:	0011      	movs	r1, r2
 800ba94:	001a      	movs	r2, r3
 800ba96:	2300      	movs	r3, #0
 800ba98:	4d05      	ldr	r5, [pc, #20]	; (800bab0 <_read_r+0x24>)
 800ba9a:	602b      	str	r3, [r5, #0]
 800ba9c:	f7fc ff36 	bl	800890c <_read>
 800baa0:	1c43      	adds	r3, r0, #1
 800baa2:	d103      	bne.n	800baac <_read_r+0x20>
 800baa4:	682b      	ldr	r3, [r5, #0]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d000      	beq.n	800baac <_read_r+0x20>
 800baaa:	6023      	str	r3, [r4, #0]
 800baac:	bd70      	pop	{r4, r5, r6, pc}
 800baae:	46c0      	nop			; (mov r8, r8)
 800bab0:	200007cc 	.word	0x200007cc

0800bab4 <_init>:
 800bab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bab6:	46c0      	nop			; (mov r8, r8)
 800bab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800baba:	bc08      	pop	{r3}
 800babc:	469e      	mov	lr, r3
 800babe:	4770      	bx	lr

0800bac0 <_fini>:
 800bac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bac2:	46c0      	nop			; (mov r8, r8)
 800bac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bac6:	bc08      	pop	{r3}
 800bac8:	469e      	mov	lr, r3
 800baca:	4770      	bx	lr
