-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/IEEE_8021513_TX_src_one_hot_coder_block2.vhd
-- Created: 2024-10-06 13:51:04
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: IEEE_8021513_TX_src_one_hot_coder_block2
-- Source Path: HDLTx/full_tx/store_frame_in_ram/write_frame_to_ram/ram_formatting/one_hot_coder
-- Hierarchy Level: 4
-- Model version: 4.149
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY IEEE_8021513_TX_src_one_hot_coder_block2 IS
  PORT( channel_valid                     :   IN    std_logic;
        header_valid                      :   IN    std_logic;
        payload_valid                     :   IN    std_logic;
        data_select                       :   OUT   std_logic_vector(1 DOWNTO 0)  -- ufix2
        );
END IEEE_8021513_TX_src_one_hot_coder_block2;


ARCHITECTURE rtl OF IEEE_8021513_TX_src_one_hot_coder_block2 IS

  -- Signals
  SIGNAL Logical_Operator_out1            : std_logic;
  SIGNAL Logical_Operator1_out1           : std_logic;
  SIGNAL Bit_Concat_out1                  : unsigned(1 DOWNTO 0);  -- ufix2

BEGIN
  Logical_Operator_out1 <= header_valid OR payload_valid;

  Logical_Operator1_out1 <= payload_valid OR channel_valid;

  Bit_Concat_out1 <= unsigned'(Logical_Operator_out1 & Logical_Operator1_out1);

  data_select <= std_logic_vector(Bit_Concat_out1);

END rtl;

