
ADC-Timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a98  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000014  08001c20  08001c20  00011c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001c34  08001c34  00011c34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001c38  08001c38  00011c38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000007c  20000000  08001c3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
  7 .bss          00000020  2000007c  2000007c  0002007c  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  2000009c  2000009c  0002007c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00007228  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001299  00000000  00000000  000272d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000900  00000000  00000000  00028570  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000848  00000000  00000000  00028e70  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002e7e  00000000  00000000  000296b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002db9  00000000  00000000  0002c536  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002f2ef  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000027f8  00000000  00000000  0002f36c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00031b64  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001c08 	.word	0x08001c08

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	08001c08 	.word	0x08001c08

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__gedf2>:
 8000538:	f04f 3cff 	mov.w	ip, #4294967295
 800053c:	e006      	b.n	800054c <__cmpdf2+0x4>
 800053e:	bf00      	nop

08000540 <__ledf2>:
 8000540:	f04f 0c01 	mov.w	ip, #1
 8000544:	e002      	b.n	800054c <__cmpdf2+0x4>
 8000546:	bf00      	nop

08000548 <__cmpdf2>:
 8000548:	f04f 0c01 	mov.w	ip, #1
 800054c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000550:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000554:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000558:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800055c:	bf18      	it	ne
 800055e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000562:	d01b      	beq.n	800059c <__cmpdf2+0x54>
 8000564:	b001      	add	sp, #4
 8000566:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800056a:	bf0c      	ite	eq
 800056c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000570:	ea91 0f03 	teqne	r1, r3
 8000574:	bf02      	ittt	eq
 8000576:	ea90 0f02 	teqeq	r0, r2
 800057a:	2000      	moveq	r0, #0
 800057c:	4770      	bxeq	lr
 800057e:	f110 0f00 	cmn.w	r0, #0
 8000582:	ea91 0f03 	teq	r1, r3
 8000586:	bf58      	it	pl
 8000588:	4299      	cmppl	r1, r3
 800058a:	bf08      	it	eq
 800058c:	4290      	cmpeq	r0, r2
 800058e:	bf2c      	ite	cs
 8000590:	17d8      	asrcs	r0, r3, #31
 8000592:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000596:	f040 0001 	orr.w	r0, r0, #1
 800059a:	4770      	bx	lr
 800059c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005a4:	d102      	bne.n	80005ac <__cmpdf2+0x64>
 80005a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005aa:	d107      	bne.n	80005bc <__cmpdf2+0x74>
 80005ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005b4:	d1d6      	bne.n	8000564 <__cmpdf2+0x1c>
 80005b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005ba:	d0d3      	beq.n	8000564 <__cmpdf2+0x1c>
 80005bc:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <__aeabi_cdrcmple>:
 80005c4:	4684      	mov	ip, r0
 80005c6:	4610      	mov	r0, r2
 80005c8:	4662      	mov	r2, ip
 80005ca:	468c      	mov	ip, r1
 80005cc:	4619      	mov	r1, r3
 80005ce:	4663      	mov	r3, ip
 80005d0:	e000      	b.n	80005d4 <__aeabi_cdcmpeq>
 80005d2:	bf00      	nop

080005d4 <__aeabi_cdcmpeq>:
 80005d4:	b501      	push	{r0, lr}
 80005d6:	f7ff ffb7 	bl	8000548 <__cmpdf2>
 80005da:	2800      	cmp	r0, #0
 80005dc:	bf48      	it	mi
 80005de:	f110 0f00 	cmnmi.w	r0, #0
 80005e2:	bd01      	pop	{r0, pc}

080005e4 <__aeabi_dcmpeq>:
 80005e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005e8:	f7ff fff4 	bl	80005d4 <__aeabi_cdcmpeq>
 80005ec:	bf0c      	ite	eq
 80005ee:	2001      	moveq	r0, #1
 80005f0:	2000      	movne	r0, #0
 80005f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005f6:	bf00      	nop

080005f8 <__aeabi_dcmplt>:
 80005f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005fc:	f7ff ffea 	bl	80005d4 <__aeabi_cdcmpeq>
 8000600:	bf34      	ite	cc
 8000602:	2001      	movcc	r0, #1
 8000604:	2000      	movcs	r0, #0
 8000606:	f85d fb08 	ldr.w	pc, [sp], #8
 800060a:	bf00      	nop

0800060c <__aeabi_dcmple>:
 800060c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000610:	f7ff ffe0 	bl	80005d4 <__aeabi_cdcmpeq>
 8000614:	bf94      	ite	ls
 8000616:	2001      	movls	r0, #1
 8000618:	2000      	movhi	r0, #0
 800061a:	f85d fb08 	ldr.w	pc, [sp], #8
 800061e:	bf00      	nop

08000620 <__aeabi_dcmpge>:
 8000620:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000624:	f7ff ffce 	bl	80005c4 <__aeabi_cdrcmple>
 8000628:	bf94      	ite	ls
 800062a:	2001      	movls	r0, #1
 800062c:	2000      	movhi	r0, #0
 800062e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000632:	bf00      	nop

08000634 <__aeabi_dcmpgt>:
 8000634:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000638:	f7ff ffc4 	bl	80005c4 <__aeabi_cdrcmple>
 800063c:	bf34      	ite	cc
 800063e:	2001      	movcc	r0, #1
 8000640:	2000      	movcs	r0, #0
 8000642:	f85d fb08 	ldr.w	pc, [sp], #8
 8000646:	bf00      	nop

08000648 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000650:	2300      	movs	r3, #0
 8000652:	73fb      	strb	r3, [r7, #15]
 8000654:	2300      	movs	r3, #0
 8000656:	73bb      	strb	r3, [r7, #14]
 8000658:	230f      	movs	r3, #15
 800065a:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	78db      	ldrb	r3, [r3, #3]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d039      	beq.n	80006d8 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000664:	4b27      	ldr	r3, [pc, #156]	; (8000704 <NVIC_Init+0xbc>)
 8000666:	68db      	ldr	r3, [r3, #12]
 8000668:	43db      	mvns	r3, r3
 800066a:	0a1b      	lsrs	r3, r3, #8
 800066c:	b2db      	uxtb	r3, r3
 800066e:	f003 0307 	and.w	r3, r3, #7
 8000672:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000674:	7bfb      	ldrb	r3, [r7, #15]
 8000676:	f1c3 0304 	rsb	r3, r3, #4
 800067a:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 800067c:	7b7a      	ldrb	r2, [r7, #13]
 800067e:	7bfb      	ldrb	r3, [r7, #15]
 8000680:	fa42 f303 	asr.w	r3, r2, r3
 8000684:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	785b      	ldrb	r3, [r3, #1]
 800068a:	461a      	mov	r2, r3
 800068c:	7bbb      	ldrb	r3, [r7, #14]
 800068e:	fa02 f303 	lsl.w	r3, r2, r3
 8000692:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	789a      	ldrb	r2, [r3, #2]
 8000698:	7b7b      	ldrb	r3, [r7, #13]
 800069a:	4013      	ands	r3, r2
 800069c:	b2da      	uxtb	r2, r3
 800069e:	7bfb      	ldrb	r3, [r7, #15]
 80006a0:	4313      	orrs	r3, r2
 80006a2:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 80006a4:	7bfb      	ldrb	r3, [r7, #15]
 80006a6:	011b      	lsls	r3, r3, #4
 80006a8:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80006aa:	4a17      	ldr	r2, [pc, #92]	; (8000708 <NVIC_Init+0xc0>)
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	4413      	add	r3, r2
 80006b2:	7bfa      	ldrb	r2, [r7, #15]
 80006b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80006b8:	4a13      	ldr	r2, [pc, #76]	; (8000708 <NVIC_Init+0xc0>)
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	095b      	lsrs	r3, r3, #5
 80006c0:	b2db      	uxtb	r3, r3
 80006c2:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	f003 031f 	and.w	r3, r3, #31
 80006cc:	2101      	movs	r1, #1
 80006ce:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80006d2:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80006d6:	e00f      	b.n	80006f8 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80006d8:	490b      	ldr	r1, [pc, #44]	; (8000708 <NVIC_Init+0xc0>)
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	095b      	lsrs	r3, r3, #5
 80006e0:	b2db      	uxtb	r3, r3
 80006e2:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	f003 031f 	and.w	r3, r3, #31
 80006ec:	2201      	movs	r2, #1
 80006ee:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80006f0:	f100 0320 	add.w	r3, r0, #32
 80006f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80006f8:	bf00      	nop
 80006fa:	3714      	adds	r7, #20
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr
 8000704:	e000ed00 	.word	0xe000ed00
 8000708:	e000e100 	.word	0xe000e100

0800070c <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 800070c:	b480      	push	{r7}
 800070e:	b085      	sub	sp, #20
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000716:	2300      	movs	r3, #0
 8000718:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800071a:	2300      	movs	r3, #0
 800071c:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	685b      	ldr	r3, [r3, #4]
 8000722:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800072a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800072e:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000730:	683b      	ldr	r3, [r7, #0]
 8000732:	791b      	ldrb	r3, [r3, #4]
 8000734:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 800073a:	4313      	orrs	r3, r2
 800073c:	68fa      	ldr	r2, [r7, #12]
 800073e:	4313      	orrs	r3, r2
 8000740:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	68fa      	ldr	r2, [r7, #12]
 8000746:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	689b      	ldr	r3, [r3, #8]
 800074c:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800074e:	68fa      	ldr	r2, [r7, #12]
 8000750:	4b18      	ldr	r3, [pc, #96]	; (80007b4 <ADC_Init+0xa8>)
 8000752:	4013      	ands	r3, r2
 8000754:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 800075a:	683b      	ldr	r3, [r7, #0]
 800075c:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800075e:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000764:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	795b      	ldrb	r3, [r3, #5]
 800076a:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800076c:	4313      	orrs	r3, r2
 800076e:	68fa      	ldr	r2, [r7, #12]
 8000770:	4313      	orrs	r3, r2
 8000772:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	68fa      	ldr	r2, [r7, #12]
 8000778:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800077e:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000786:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000788:	683b      	ldr	r3, [r7, #0]
 800078a:	7d1b      	ldrb	r3, [r3, #20]
 800078c:	3b01      	subs	r3, #1
 800078e:	b2da      	uxtb	r2, r3
 8000790:	7afb      	ldrb	r3, [r7, #11]
 8000792:	4313      	orrs	r3, r2
 8000794:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000796:	7afb      	ldrb	r3, [r7, #11]
 8000798:	051b      	lsls	r3, r3, #20
 800079a:	68fa      	ldr	r2, [r7, #12]
 800079c:	4313      	orrs	r3, r2
 800079e:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	68fa      	ldr	r2, [r7, #12]
 80007a4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80007a6:	bf00      	nop
 80007a8:	3714      	adds	r7, #20
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	c0fff7fd 	.word	0xc0fff7fd

080007b8 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	2200      	movs	r2, #0
 80007c4:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	2200      	movs	r2, #0
 80007ca:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	2200      	movs	r2, #0
 80007d0:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2200      	movs	r2, #0
 80007dc:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	2200      	movs	r2, #0
 80007e2:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	2201      	movs	r2, #1
 80007e8:	751a      	strb	r2, [r3, #20]
}
 80007ea:	bf00      	nop
 80007ec:	370c      	adds	r7, #12
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
	...

080007f8 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b085      	sub	sp, #20
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8000800:	2300      	movs	r3, #0
 8000802:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000804:	4b0e      	ldr	r3, [pc, #56]	; (8000840 <ADC_CommonInit+0x48>)
 8000806:	685b      	ldr	r3, [r3, #4]
 8000808:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 800080a:	68fa      	ldr	r2, [r7, #12]
 800080c:	4b0d      	ldr	r3, [pc, #52]	; (8000844 <ADC_CommonInit+0x4c>)
 800080e:	4013      	ands	r3, r2
 8000810:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800081a:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000820:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000826:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000828:	68fa      	ldr	r2, [r7, #12]
 800082a:	4313      	orrs	r3, r2
 800082c:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 800082e:	4a04      	ldr	r2, [pc, #16]	; (8000840 <ADC_CommonInit+0x48>)
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	6053      	str	r3, [r2, #4]
}
 8000834:	bf00      	nop
 8000836:	3714      	adds	r7, #20
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr
 8000840:	40012300 	.word	0x40012300
 8000844:	fffc30e0 	.word	0xfffc30e0

08000848 <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	2200      	movs	r2, #0
 800085a:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	2200      	movs	r2, #0
 8000866:	60da      	str	r2, [r3, #12]
}
 8000868:	bf00      	nop
 800086a:	370c      	adds	r7, #12
 800086c:	46bd      	mov	sp, r7
 800086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000872:	4770      	bx	lr

08000874 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
 800087c:	460b      	mov	r3, r1
 800087e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000880:	78fb      	ldrb	r3, [r7, #3]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d006      	beq.n	8000894 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	689b      	ldr	r3, [r3, #8]
 800088a:	f043 0201 	orr.w	r2, r3, #1
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000892:	e005      	b.n	80008a0 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	689b      	ldr	r3, [r3, #8]
 8000898:	f023 0201 	bic.w	r2, r3, #1
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	609a      	str	r2, [r3, #8]
}
 80008a0:	bf00      	nop
 80008a2:	370c      	adds	r7, #12
 80008a4:	46bd      	mov	sp, r7
 80008a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008aa:	4770      	bx	lr

080008ac <ADC_InjectedChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b087      	sub	sp, #28
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	4608      	mov	r0, r1
 80008b6:	4611      	mov	r1, r2
 80008b8:	461a      	mov	r2, r3
 80008ba:	4603      	mov	r3, r0
 80008bc:	70fb      	strb	r3, [r7, #3]
 80008be:	460b      	mov	r3, r1
 80008c0:	70bb      	strb	r3, [r7, #2]
 80008c2:	4613      	mov	r3, r2
 80008c4:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 80008c6:	2300      	movs	r3, #0
 80008c8:	617b      	str	r3, [r7, #20]
 80008ca:	2300      	movs	r3, #0
 80008cc:	613b      	str	r3, [r7, #16]
 80008ce:	2300      	movs	r3, #0
 80008d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80008d2:	78fb      	ldrb	r3, [r7, #3]
 80008d4:	2b09      	cmp	r3, #9
 80008d6:	d923      	bls.n	8000920 <ADC_InjectedChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	68db      	ldr	r3, [r3, #12]
 80008dc:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 80008de:	78fb      	ldrb	r3, [r7, #3]
 80008e0:	f1a3 020a 	sub.w	r2, r3, #10
 80008e4:	4613      	mov	r3, r2
 80008e6:	005b      	lsls	r3, r3, #1
 80008e8:	4413      	add	r3, r2
 80008ea:	2207      	movs	r2, #7
 80008ec:	fa02 f303 	lsl.w	r3, r2, r3
 80008f0:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80008f2:	693b      	ldr	r3, [r7, #16]
 80008f4:	43db      	mvns	r3, r3
 80008f6:	697a      	ldr	r2, [r7, #20]
 80008f8:	4013      	ands	r3, r2
 80008fa:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 80008fc:	7879      	ldrb	r1, [r7, #1]
 80008fe:	78fb      	ldrb	r3, [r7, #3]
 8000900:	f1a3 020a 	sub.w	r2, r3, #10
 8000904:	4613      	mov	r3, r2
 8000906:	005b      	lsls	r3, r3, #1
 8000908:	4413      	add	r3, r2
 800090a:	fa01 f303 	lsl.w	r3, r1, r3
 800090e:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000910:	697a      	ldr	r2, [r7, #20]
 8000912:	693b      	ldr	r3, [r7, #16]
 8000914:	4313      	orrs	r3, r2
 8000916:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	697a      	ldr	r2, [r7, #20]
 800091c:	60da      	str	r2, [r3, #12]
 800091e:	e01e      	b.n	800095e <ADC_InjectedChannelConfig+0xb2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	691b      	ldr	r3, [r3, #16]
 8000924:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000926:	78fa      	ldrb	r2, [r7, #3]
 8000928:	4613      	mov	r3, r2
 800092a:	005b      	lsls	r3, r3, #1
 800092c:	4413      	add	r3, r2
 800092e:	2207      	movs	r2, #7
 8000930:	fa02 f303 	lsl.w	r3, r2, r3
 8000934:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000936:	693b      	ldr	r3, [r7, #16]
 8000938:	43db      	mvns	r3, r3
 800093a:	697a      	ldr	r2, [r7, #20]
 800093c:	4013      	ands	r3, r2
 800093e:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000940:	7879      	ldrb	r1, [r7, #1]
 8000942:	78fa      	ldrb	r2, [r7, #3]
 8000944:	4613      	mov	r3, r2
 8000946:	005b      	lsls	r3, r3, #1
 8000948:	4413      	add	r3, r2
 800094a:	fa01 f303 	lsl.w	r3, r1, r3
 800094e:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000950:	697a      	ldr	r2, [r7, #20]
 8000952:	693b      	ldr	r3, [r7, #16]
 8000954:	4313      	orrs	r3, r2
 8000956:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	697a      	ldr	r2, [r7, #20]
 800095c:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000962:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	0d1b      	lsrs	r3, r3, #20
 8000968:	f003 0303 	and.w	r3, r3, #3
 800096c:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	b2db      	uxtb	r3, r3
 8000972:	78ba      	ldrb	r2, [r7, #2]
 8000974:	1ad3      	subs	r3, r2, r3
 8000976:	b2db      	uxtb	r3, r3
 8000978:	3302      	adds	r3, #2
 800097a:	b2db      	uxtb	r3, r3
 800097c:	461a      	mov	r2, r3
 800097e:	4613      	mov	r3, r2
 8000980:	009b      	lsls	r3, r3, #2
 8000982:	4413      	add	r3, r2
 8000984:	221f      	movs	r2, #31
 8000986:	fa02 f303 	lsl.w	r3, r2, r3
 800098a:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 800098c:	693b      	ldr	r3, [r7, #16]
 800098e:	43db      	mvns	r3, r3
 8000990:	697a      	ldr	r2, [r7, #20]
 8000992:	4013      	ands	r3, r2
 8000994:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8000996:	78fa      	ldrb	r2, [r7, #3]
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	b2db      	uxtb	r3, r3
 800099c:	78b9      	ldrb	r1, [r7, #2]
 800099e:	1acb      	subs	r3, r1, r3
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	3302      	adds	r3, #2
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	4619      	mov	r1, r3
 80009a8:	460b      	mov	r3, r1
 80009aa:	009b      	lsls	r3, r3, #2
 80009ac:	440b      	add	r3, r1
 80009ae:	fa02 f303 	lsl.w	r3, r2, r3
 80009b2:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 80009b4:	697a      	ldr	r2, [r7, #20]
 80009b6:	693b      	ldr	r3, [r7, #16]
 80009b8:	4313      	orrs	r3, r2
 80009ba:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	697a      	ldr	r2, [r7, #20]
 80009c0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80009c2:	bf00      	nop
 80009c4:	371c      	adds	r7, #28
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr

080009ce <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *          This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
 80009ce:	b480      	push	{r7}
 80009d0:	b085      	sub	sp, #20
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	6078      	str	r0, [r7, #4]
 80009d6:	460b      	mov	r3, r1
 80009d8:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 80009da:	2300      	movs	r3, #0
 80009dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 80009de:	2300      	movs	r3, #0
 80009e0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80009ee:	60fb      	str	r3, [r7, #12]
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 80009f0:	78fb      	ldrb	r3, [r7, #3]
 80009f2:	3b01      	subs	r3, #1
 80009f4:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
 80009f6:	68bb      	ldr	r3, [r7, #8]
 80009f8:	051b      	lsls	r3, r3, #20
 80009fa:	68fa      	ldr	r2, [r7, #12]
 80009fc:	4313      	orrs	r3, r2
 80009fe:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	68fa      	ldr	r2, [r7, #12]
 8000a04:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000a06:	bf00      	nop
 8000a08:	3714      	adds	r7, #20
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr

08000a12 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *          This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 8000a12:	b480      	push	{r7}
 8000a14:	b085      	sub	sp, #20
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	6078      	str	r0, [r7, #4]
 8000a1a:	460b      	mov	r3, r1
 8000a1c:	70fb      	strb	r3, [r7, #3]
 8000a1e:	4613      	mov	r3, r2
 8000a20:	803b      	strh	r3, [r7, #0]
    __IO uint32_t tmp = 0;
 8000a22:	2300      	movs	r3, #0
 8000a24:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));
  
  tmp = (uint32_t)ADCx;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
 8000a2a:	78fa      	ldrb	r2, [r7, #3]
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	4413      	add	r3, r2
 8000a30:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
 *(__IO uint32_t *) tmp = (uint32_t)Offset;
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	461a      	mov	r2, r3
 8000a36:	883b      	ldrh	r3, [r7, #0]
 8000a38:	6013      	str	r3, [r2, #0]
}
 8000a3a:	bf00      	nop
 8000a3c:	3714      	adds	r7, #20
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr

08000a46 <ADC_SoftwareStartInjectedConv>:
  * @brief  Enables the selected ADC software start conversion of the injected channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
{
 8000a46:	b480      	push	{r7}
 8000a48:	b083      	sub	sp, #12
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC conversion for injected group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	689b      	ldr	r3, [r3, #8]
 8000a52:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	609a      	str	r2, [r3, #8]
}
 8000a5a:	bf00      	nop
 8000a5c:	370c      	adds	r7, #12
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr

08000a66 <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 8000a66:	b480      	push	{r7}
 8000a68:	b085      	sub	sp, #20
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
 8000a6e:	460b      	mov	r3, r1
 8000a70:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 8000a72:	2300      	movs	r3, #0
 8000a74:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 8000a7a:	78fa      	ldrb	r2, [r7, #3]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	4413      	add	r3, r2
 8000a80:	3328      	adds	r3, #40	; 0x28
 8000a82:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	b29b      	uxth	r3, r3
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3714      	adds	r7, #20
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr

08000a96 <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8000a96:	b480      	push	{r7}
 8000a98:	b085      	sub	sp, #20
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	6078      	str	r0, [r7, #4]
 8000a9e:	460b      	mov	r3, r1
 8000aa0:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681a      	ldr	r2, [r3, #0]
 8000aaa:	78fb      	ldrb	r3, [r7, #3]
 8000aac:	4013      	ands	r3, r2
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d002      	beq.n	8000ab8 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	73fb      	strb	r3, [r7, #15]
 8000ab6:	e001      	b.n	8000abc <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3714      	adds	r7, #20
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr

08000aca <ADC_ClearFlag>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                          
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8000aca:	b480      	push	{r7}
 8000acc:	b083      	sub	sp, #12
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	6078      	str	r0, [r7, #4]
 8000ad2:	460b      	mov	r3, r1
 8000ad4:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8000ad6:	78fb      	ldrb	r3, [r7, #3]
 8000ad8:	43da      	mvns	r2, r3
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	601a      	str	r2, [r3, #0]
}
 8000ade:	bf00      	nop
 8000ae0:	370c      	adds	r7, #12
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr

08000aea <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000aea:	b480      	push	{r7}
 8000aec:	b087      	sub	sp, #28
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	6078      	str	r0, [r7, #4]
 8000af2:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000af4:	2300      	movs	r3, #0
 8000af6:	617b      	str	r3, [r7, #20]
 8000af8:	2300      	movs	r3, #0
 8000afa:	613b      	str	r3, [r7, #16]
 8000afc:	2300      	movs	r3, #0
 8000afe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b00:	2300      	movs	r3, #0
 8000b02:	617b      	str	r3, [r7, #20]
 8000b04:	e076      	b.n	8000bf4 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000b06:	2201      	movs	r2, #1
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0e:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	681a      	ldr	r2, [r3, #0]
 8000b14:	693b      	ldr	r3, [r7, #16]
 8000b16:	4013      	ands	r3, r2
 8000b18:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000b1a:	68fa      	ldr	r2, [r7, #12]
 8000b1c:	693b      	ldr	r3, [r7, #16]
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	d165      	bne.n	8000bee <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681a      	ldr	r2, [r3, #0]
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	2103      	movs	r1, #3
 8000b2c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b30:	43db      	mvns	r3, r3
 8000b32:	401a      	ands	r2, r3
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	791b      	ldrb	r3, [r3, #4]
 8000b40:	4619      	mov	r1, r3
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	005b      	lsls	r3, r3, #1
 8000b46:	fa01 f303 	lsl.w	r3, r1, r3
 8000b4a:	431a      	orrs	r2, r3
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	791b      	ldrb	r3, [r3, #4]
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d003      	beq.n	8000b60 <GPIO_Init+0x76>
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	791b      	ldrb	r3, [r3, #4]
 8000b5c:	2b02      	cmp	r3, #2
 8000b5e:	d12e      	bne.n	8000bbe <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	689a      	ldr	r2, [r3, #8]
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	005b      	lsls	r3, r3, #1
 8000b68:	2103      	movs	r1, #3
 8000b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b6e:	43db      	mvns	r3, r3
 8000b70:	401a      	ands	r2, r3
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	689a      	ldr	r2, [r3, #8]
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	795b      	ldrb	r3, [r3, #5]
 8000b7e:	4619      	mov	r1, r3
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	005b      	lsls	r3, r3, #1
 8000b84:	fa01 f303 	lsl.w	r3, r1, r3
 8000b88:	431a      	orrs	r2, r3
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	685a      	ldr	r2, [r3, #4]
 8000b92:	697b      	ldr	r3, [r7, #20]
 8000b94:	b29b      	uxth	r3, r3
 8000b96:	4619      	mov	r1, r3
 8000b98:	2301      	movs	r3, #1
 8000b9a:	408b      	lsls	r3, r1
 8000b9c:	43db      	mvns	r3, r3
 8000b9e:	401a      	ands	r2, r3
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	683a      	ldr	r2, [r7, #0]
 8000baa:	7992      	ldrb	r2, [r2, #6]
 8000bac:	4611      	mov	r1, r2
 8000bae:	697a      	ldr	r2, [r7, #20]
 8000bb0:	b292      	uxth	r2, r2
 8000bb2:	fa01 f202 	lsl.w	r2, r1, r2
 8000bb6:	b292      	uxth	r2, r2
 8000bb8:	431a      	orrs	r2, r3
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	68da      	ldr	r2, [r3, #12]
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	005b      	lsls	r3, r3, #1
 8000bc8:	2103      	movs	r1, #3
 8000bca:	fa01 f303 	lsl.w	r3, r1, r3
 8000bce:	43db      	mvns	r3, r3
 8000bd0:	401a      	ands	r2, r3
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	68da      	ldr	r2, [r3, #12]
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	79db      	ldrb	r3, [r3, #7]
 8000bde:	4619      	mov	r1, r3
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	005b      	lsls	r3, r3, #1
 8000be4:	fa01 f303 	lsl.w	r3, r1, r3
 8000be8:	431a      	orrs	r2, r3
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	617b      	str	r3, [r7, #20]
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	2b0f      	cmp	r3, #15
 8000bf8:	d985      	bls.n	8000b06 <GPIO_Init+0x1c>
    }
  }
}
 8000bfa:	bf00      	nop
 8000bfc:	371c      	adds	r7, #28
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr

08000c06 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000c06:	b480      	push	{r7}
 8000c08:	b083      	sub	sp, #12
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c14:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	2200      	movs	r2, #0
 8000c1a:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2200      	movs	r2, #0
 8000c20:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2200      	movs	r2, #0
 8000c26:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	71da      	strb	r2, [r3, #7]
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr

08000c3a <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c3a:	b480      	push	{r7}
 8000c3c:	b083      	sub	sp, #12
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	6078      	str	r0, [r7, #4]
 8000c42:	460b      	mov	r3, r1
 8000c44:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	887a      	ldrh	r2, [r7, #2]
 8000c4a:	831a      	strh	r2, [r3, #24]
}
 8000c4c:	bf00      	nop
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr

08000c58 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	460b      	mov	r3, r1
 8000c62:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	887a      	ldrh	r2, [r7, #2]
 8000c68:	835a      	strh	r2, [r3, #26]
}
 8000c6a:	bf00      	nop
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr

08000c76 <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c76:	b480      	push	{r7}
 8000c78:	b083      	sub	sp, #12
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	6078      	str	r0, [r7, #4]
 8000c7e:	460b      	mov	r3, r1
 8000c80:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	695a      	ldr	r2, [r3, #20]
 8000c86:	887b      	ldrh	r3, [r7, #2]
 8000c88:	405a      	eors	r2, r3
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	615a      	str	r2, [r3, #20]
}
 8000c8e:	bf00      	nop
 8000c90:	370c      	adds	r7, #12
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
	...

08000c9c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	460b      	mov	r3, r1
 8000ca6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ca8:	78fb      	ldrb	r3, [r7, #3]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d006      	beq.n	8000cbc <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000cae:	490a      	ldr	r1, [pc, #40]	; (8000cd8 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000cb0:	4b09      	ldr	r3, [pc, #36]	; (8000cd8 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000cb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000cba:	e006      	b.n	8000cca <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000cbc:	4906      	ldr	r1, [pc, #24]	; (8000cd8 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000cbe:	4b06      	ldr	r3, [pc, #24]	; (8000cd8 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000cc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	43db      	mvns	r3, r3
 8000cc6:	4013      	ands	r3, r2
 8000cc8:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000cca:	bf00      	nop
 8000ccc:	370c      	adds	r7, #12
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	40023800 	.word	0x40023800

08000cdc <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000ce8:	78fb      	ldrb	r3, [r7, #3]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d006      	beq.n	8000cfc <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000cee:	490a      	ldr	r1, [pc, #40]	; (8000d18 <RCC_APB1PeriphClockCmd+0x3c>)
 8000cf0:	4b09      	ldr	r3, [pc, #36]	; (8000d18 <RCC_APB1PeriphClockCmd+0x3c>)
 8000cf2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000cfa:	e006      	b.n	8000d0a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000cfc:	4906      	ldr	r1, [pc, #24]	; (8000d18 <RCC_APB1PeriphClockCmd+0x3c>)
 8000cfe:	4b06      	ldr	r3, [pc, #24]	; (8000d18 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	43db      	mvns	r3, r3
 8000d06:	4013      	ands	r3, r2
 8000d08:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000d0a:	bf00      	nop
 8000d0c:	370c      	adds	r7, #12
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	40023800 	.word	0x40023800

08000d1c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	460b      	mov	r3, r1
 8000d26:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d28:	78fb      	ldrb	r3, [r7, #3]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d006      	beq.n	8000d3c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000d2e:	490a      	ldr	r1, [pc, #40]	; (8000d58 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d30:	4b09      	ldr	r3, [pc, #36]	; (8000d58 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	4313      	orrs	r3, r2
 8000d38:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000d3a:	e006      	b.n	8000d4a <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000d3c:	4906      	ldr	r1, [pc, #24]	; (8000d58 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d3e:	4b06      	ldr	r3, [pc, #24]	; (8000d58 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	43db      	mvns	r3, r3
 8000d46:	4013      	ands	r3, r2
 8000d48:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000d4a:	bf00      	nop
 8000d4c:	370c      	adds	r7, #12
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	40023800 	.word	0x40023800

08000d5c <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
 8000d64:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000d66:	2300      	movs	r3, #0
 8000d68:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	881b      	ldrh	r3, [r3, #0]
 8000d6e:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	4a29      	ldr	r2, [pc, #164]	; (8000e18 <TIM_TimeBaseInit+0xbc>)
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d013      	beq.n	8000da0 <TIM_TimeBaseInit+0x44>
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	4a28      	ldr	r2, [pc, #160]	; (8000e1c <TIM_TimeBaseInit+0xc0>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d00f      	beq.n	8000da0 <TIM_TimeBaseInit+0x44>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d86:	d00b      	beq.n	8000da0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	4a25      	ldr	r2, [pc, #148]	; (8000e20 <TIM_TimeBaseInit+0xc4>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d007      	beq.n	8000da0 <TIM_TimeBaseInit+0x44>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	4a24      	ldr	r2, [pc, #144]	; (8000e24 <TIM_TimeBaseInit+0xc8>)
 8000d94:	4293      	cmp	r3, r2
 8000d96:	d003      	beq.n	8000da0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	4a23      	ldr	r2, [pc, #140]	; (8000e28 <TIM_TimeBaseInit+0xcc>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d108      	bne.n	8000db2 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000da0:	89fb      	ldrh	r3, [r7, #14]
 8000da2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000da6:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	885a      	ldrh	r2, [r3, #2]
 8000dac:	89fb      	ldrh	r3, [r7, #14]
 8000dae:	4313      	orrs	r3, r2
 8000db0:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4a1d      	ldr	r2, [pc, #116]	; (8000e2c <TIM_TimeBaseInit+0xd0>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d00c      	beq.n	8000dd4 <TIM_TimeBaseInit+0x78>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4a1c      	ldr	r2, [pc, #112]	; (8000e30 <TIM_TimeBaseInit+0xd4>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d008      	beq.n	8000dd4 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000dc2:	89fb      	ldrh	r3, [r7, #14]
 8000dc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000dc8:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	891a      	ldrh	r2, [r3, #8]
 8000dce:	89fb      	ldrh	r3, [r7, #14]
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	89fa      	ldrh	r2, [r7, #14]
 8000dd8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	685a      	ldr	r2, [r3, #4]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	881a      	ldrh	r2, [r3, #0]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	4a0a      	ldr	r2, [pc, #40]	; (8000e18 <TIM_TimeBaseInit+0xbc>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d003      	beq.n	8000dfa <TIM_TimeBaseInit+0x9e>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	4a09      	ldr	r2, [pc, #36]	; (8000e1c <TIM_TimeBaseInit+0xc0>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d104      	bne.n	8000e04 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	7a9b      	ldrb	r3, [r3, #10]
 8000dfe:	b29a      	uxth	r2, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2201      	movs	r2, #1
 8000e08:	829a      	strh	r2, [r3, #20]
}
 8000e0a:	bf00      	nop
 8000e0c:	3714      	adds	r7, #20
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	40010000 	.word	0x40010000
 8000e1c:	40010400 	.word	0x40010400
 8000e20:	40000400 	.word	0x40000400
 8000e24:	40000800 	.word	0x40000800
 8000e28:	40000c00 	.word	0x40000c00
 8000e2c:	40001000 	.word	0x40001000
 8000e30:	40001400 	.word	0x40001400

08000e34 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	460b      	mov	r3, r1
 8000e3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000e40:	78fb      	ldrb	r3, [r7, #3]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d008      	beq.n	8000e58 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	881b      	ldrh	r3, [r3, #0]
 8000e4a:	b29b      	uxth	r3, r3
 8000e4c:	f043 0301 	orr.w	r3, r3, #1
 8000e50:	b29a      	uxth	r2, r3
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000e56:	e007      	b.n	8000e68 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	881b      	ldrh	r3, [r3, #0]
 8000e5c:	b29b      	uxth	r3, r3
 8000e5e:	f023 0301 	bic.w	r3, r3, #1
 8000e62:	b29a      	uxth	r2, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	801a      	strh	r2, [r3, #0]
}
 8000e68:	bf00      	nop
 8000e6a:	370c      	adds	r7, #12
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr

08000e74 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	460b      	mov	r3, r1
 8000e7e:	807b      	strh	r3, [r7, #2]
 8000e80:	4613      	mov	r3, r2
 8000e82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000e84:	787b      	ldrb	r3, [r7, #1]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d008      	beq.n	8000e9c <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	899b      	ldrh	r3, [r3, #12]
 8000e8e:	b29a      	uxth	r2, r3
 8000e90:	887b      	ldrh	r3, [r7, #2]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	b29a      	uxth	r2, r3
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8000e9a:	e009      	b.n	8000eb0 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	899b      	ldrh	r3, [r3, #12]
 8000ea0:	b29a      	uxth	r2, r3
 8000ea2:	887b      	ldrh	r3, [r7, #2]
 8000ea4:	43db      	mvns	r3, r3
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	b29a      	uxth	r2, r3
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	819a      	strh	r2, [r3, #12]
}
 8000eb0:	bf00      	nop
 8000eb2:	370c      	adds	r7, #12
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr

08000ebc <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b085      	sub	sp, #20
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8000ec8:	2300      	movs	r3, #0
 8000eca:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	81bb      	strh	r3, [r7, #12]
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	8a1b      	ldrh	r3, [r3, #16]
 8000ed8:	b29a      	uxth	r2, r3
 8000eda:	887b      	ldrh	r3, [r7, #2]
 8000edc:	4013      	ands	r3, r2
 8000ede:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	899b      	ldrh	r3, [r3, #12]
 8000ee4:	b29a      	uxth	r2, r3
 8000ee6:	887b      	ldrh	r3, [r7, #2]
 8000ee8:	4013      	ands	r3, r2
 8000eea:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000eec:	89bb      	ldrh	r3, [r7, #12]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d005      	beq.n	8000efe <TIM_GetITStatus+0x42>
 8000ef2:	897b      	ldrh	r3, [r7, #10]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d002      	beq.n	8000efe <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	73fb      	strb	r3, [r7, #15]
 8000efc:	e001      	b.n	8000f02 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8000efe:	2300      	movs	r3, #0
 8000f00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	3714      	adds	r7, #20
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	460b      	mov	r3, r1
 8000f1a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000f1c:	887b      	ldrh	r3, [r7, #2]
 8000f1e:	43db      	mvns	r3, r3
 8000f20:	b29a      	uxth	r2, r3
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	821a      	strh	r2, [r3, #16]
}
 8000f26:	bf00      	nop
 8000f28:	370c      	adds	r7, #12
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr
	...

08000f34 <adc_inicializar>:
/*****************************************************************************/
/**
    @brief Prepara el sistema ADC para leer
    @returns Nada
*/
void adc_inicializar(void) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b08c      	sub	sp, #48	; 0x30
 8000f38:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef        GPIO_InitStructure;
    ADC_InitTypeDef         ADC_InitStructure;
    ADC_CommonInitTypeDef   ADC_CommonInitStructure;
   
    /* Puerto C -------------------------------------------------------------*/
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8000f3a:	2101      	movs	r1, #1
 8000f3c:	2004      	movs	r0, #4
 8000f3e:	f7ff fead 	bl	8000c9c <RCC_AHB1PeriphClockCmd>

    /* PC1 para entrada analgica */
    GPIO_StructInit(&GPIO_InitStructure);
 8000f42:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff fe5d 	bl	8000c06 <GPIO_StructInit>
    GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_1;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AN;
 8000f50:	2303      	movs	r3, #3
 8000f52:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_InitStructure.GPIO_PuPd    = GPIO_PuPd_NOPULL ;
 8000f56:	2300      	movs	r3, #0
 8000f58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_Init(GPIOC, &GPIO_InitStructure); 
 8000f5c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f60:	4619      	mov	r1, r3
 8000f62:	4824      	ldr	r0, [pc, #144]	; (8000ff4 <adc_inicializar+0xc0>)
 8000f64:	f7ff fdc1 	bl	8000aea <GPIO_Init>

    /* Activar ADC1 ----------------------------------------------------------*/
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8000f68:	2101      	movs	r1, #1
 8000f6a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000f6e:	f7ff fed5 	bl	8000d1c <RCC_APB2PeriphClockCmd>

    /* ADC Common Init -------------------------------------------------------*/
    ADC_CommonStructInit(&ADC_CommonInitStructure);
 8000f72:	463b      	mov	r3, r7
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fc67 	bl	8000848 <ADC_CommonStructInit>
    ADC_CommonInitStructure.ADC_Mode                = ADC_Mode_Independent;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	603b      	str	r3, [r7, #0]
    ADC_CommonInitStructure.ADC_Prescaler           = ADC_Prescaler_Div4; // max 36 MHz segun datasheet
 8000f7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f82:	607b      	str	r3, [r7, #4]
    ADC_CommonInitStructure.ADC_DMAAccessMode       = ADC_DMAAccessMode_Disabled;
 8000f84:	2300      	movs	r3, #0
 8000f86:	60bb      	str	r3, [r7, #8]
    ADC_CommonInitStructure.ADC_TwoSamplingDelay    = ADC_TwoSamplingDelay_5Cycles;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	60fb      	str	r3, [r7, #12]
    ADC_CommonInit(&ADC_CommonInitStructure);
 8000f8c:	463b      	mov	r3, r7
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff fc32 	bl	80007f8 <ADC_CommonInit>

    /* ADC Init ---------------------------------------------------------------*/
    ADC_StructInit (&ADC_InitStructure);
 8000f94:	f107 0310 	add.w	r3, r7, #16
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff fc0d 	bl	80007b8 <ADC_StructInit>
    ADC_InitStructure.ADC_Resolution             = ADC_Resolution_12b;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
    ADC_InitStructure.ADC_ScanConvMode           = DISABLE;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	753b      	strb	r3, [r7, #20]
    ADC_InitStructure.ADC_ContinuousConvMode     = DISABLE;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	757b      	strb	r3, [r7, #21]
    ADC_InitStructure.ADC_ExternalTrigConvEdge   = ADC_ExternalTrigConvEdge_None;
 8000faa:	2300      	movs	r3, #0
 8000fac:	61bb      	str	r3, [r7, #24]
    ADC_InitStructure.ADC_DataAlign              = ADC_DataAlign_Right;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	623b      	str	r3, [r7, #32]
    ADC_InitStructure.ADC_NbrOfConversion        = 1;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    ADC_Init(ADC1, &ADC_InitStructure);
 8000fb8:	f107 0310 	add.w	r3, r7, #16
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	480e      	ldr	r0, [pc, #56]	; (8000ff8 <adc_inicializar+0xc4>)
 8000fc0:	f7ff fba4 	bl	800070c <ADC_Init>

    /* Establecer la configuracin de conversin ------------------------------*/
    ADC_InjectedSequencerLengthConfig(ADC1, 1);
 8000fc4:	2101      	movs	r1, #1
 8000fc6:	480c      	ldr	r0, [pc, #48]	; (8000ff8 <adc_inicializar+0xc4>)
 8000fc8:	f7ff fd01 	bl	80009ce <ADC_InjectedSequencerLengthConfig>
    ADC_SetInjectedOffset(ADC1, ADC_InjectedChannel_1, 0);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2114      	movs	r1, #20
 8000fd0:	4809      	ldr	r0, [pc, #36]	; (8000ff8 <adc_inicializar+0xc4>)
 8000fd2:	f7ff fd1e 	bl	8000a12 <ADC_SetInjectedOffset>
    ADC_InjectedChannelConfig(ADC1, ADC_Channel_11, 1, ADC_SampleTime_480Cycles);
 8000fd6:	2307      	movs	r3, #7
 8000fd8:	2201      	movs	r2, #1
 8000fda:	210b      	movs	r1, #11
 8000fdc:	4806      	ldr	r0, [pc, #24]	; (8000ff8 <adc_inicializar+0xc4>)
 8000fde:	f7ff fc65 	bl	80008ac <ADC_InjectedChannelConfig>

    /* Poner en marcha ADC ----------------------------------------------------*/
    ADC_Cmd(ADC1, ENABLE);   
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	4804      	ldr	r0, [pc, #16]	; (8000ff8 <adc_inicializar+0xc4>)
 8000fe6:	f7ff fc45 	bl	8000874 <ADC_Cmd>
}
 8000fea:	bf00      	nop
 8000fec:	3730      	adds	r7, #48	; 0x30
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40020800 	.word	0x40020800
 8000ff8:	40012000 	.word	0x40012000

08000ffc <adc_leer_cuentas>:
/*****************************************************************************/
/**
    @brief Leer tension
    @returns
*/
int32_t adc_leer_cuentas(void) {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
   
    uint32_t valor_adc;

   

    ADC_ClearFlag(ADC1,ADC_FLAG_JEOC);      // borrar flag de fin conversion
 8001002:	2104      	movs	r1, #4
 8001004:	480c      	ldr	r0, [pc, #48]	; (8001038 <adc_leer_cuentas+0x3c>)
 8001006:	f7ff fd60 	bl	8000aca <ADC_ClearFlag>
    
    ADC_SoftwareStartInjectedConv(ADC1);    // iniciar conversion
 800100a:	480b      	ldr	r0, [pc, #44]	; (8001038 <adc_leer_cuentas+0x3c>)
 800100c:	f7ff fd1b 	bl	8000a46 <ADC_SoftwareStartInjectedConv>

    while (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC) == RESET); // Espera fin de conversion
 8001010:	bf00      	nop
 8001012:	2104      	movs	r1, #4
 8001014:	4808      	ldr	r0, [pc, #32]	; (8001038 <adc_leer_cuentas+0x3c>)
 8001016:	f7ff fd3e 	bl	8000a96 <ADC_GetFlagStatus>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d0f8      	beq.n	8001012 <adc_leer_cuentas+0x16>

    valor_adc = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1); // obtiene Valor A-D
 8001020:	2114      	movs	r1, #20
 8001022:	4805      	ldr	r0, [pc, #20]	; (8001038 <adc_leer_cuentas+0x3c>)
 8001024:	f7ff fd1f 	bl	8000a66 <ADC_GetInjectedConversionValue>
 8001028:	4603      	mov	r3, r0
 800102a:	607b      	str	r3, [r7, #4]



    return valor_adc;
 800102c:	687b      	ldr	r3, [r7, #4]


}
 800102e:	4618      	mov	r0, r3
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40012000 	.word	0x40012000

0800103c <TIM4_Init>:
	TIM3_Init(); // Inicializacion del timer.
}
////////////////////////////////////////////////////////////////

/////////////////////////// TIMER 4/////////////////////////////
void TIM4_Init(void){
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
	 *  
	 *	ATENCION: TIM_Period y PrescalerValue no deben superar el valor de 0xFFFF (65536) ya que son de 16bits.
	 */

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	uint16_t PrescalerValue = 0; // Variable para el prescaler.
 8001042:	2300      	movs	r3, #0
 8001044:	81fb      	strh	r3, [r7, #14]
	uint16_t frecuencia = 4e3; // Frecuencia del contador a 4kHz. Tener cuidado de no cometer overflow en la variable PrescalerValue.
 8001046:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 800104a:	81bb      	strh	r3, [r7, #12]
	PrescalerValue = (uint16_t) ((SystemCoreClock /2) / frecuencia) - 1; //Conversion de frecuencia al valor de Prescaler.
 800104c:	4b11      	ldr	r3, [pc, #68]	; (8001094 <TIM4_Init+0x58>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	085a      	lsrs	r2, r3, #1
 8001052:	89bb      	ldrh	r3, [r7, #12]
 8001054:	fbb2 f3f3 	udiv	r3, r2, r3
 8001058:	b29b      	uxth	r3, r3
 800105a:	3b01      	subs	r3, #1
 800105c:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Period = 4e2; // 1seg (4e3 = 1 seg --> 20e3 = 5 seg) de periodo.
 800105e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001062:	607b      	str	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 8001064:	89fb      	ldrh	r3, [r7, #14]
 8001066:	803b      	strh	r3, [r7, #0]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8001068:	2300      	movs	r3, #0
 800106a:	813b      	strh	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800106c:	2300      	movs	r3, #0
 800106e:	807b      	strh	r3, [r7, #2]

	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 8001070:	463b      	mov	r3, r7
 8001072:	4619      	mov	r1, r3
 8001074:	4808      	ldr	r0, [pc, #32]	; (8001098 <TIM4_Init+0x5c>)
 8001076:	f7ff fe71 	bl	8000d5c <TIM_TimeBaseInit>
	TIM_ITConfig(TIM4, TIM_IT_CC1, ENABLE);	// habilitacion de las interrupciones por el timer 4.
 800107a:	2201      	movs	r2, #1
 800107c:	2102      	movs	r1, #2
 800107e:	4806      	ldr	r0, [pc, #24]	; (8001098 <TIM4_Init+0x5c>)
 8001080:	f7ff fef8 	bl	8000e74 <TIM_ITConfig>
	TIM_Cmd(TIM4, ENABLE); // Habilita el contador para el timer 4.
 8001084:	2101      	movs	r1, #1
 8001086:	4804      	ldr	r0, [pc, #16]	; (8001098 <TIM4_Init+0x5c>)
 8001088:	f7ff fed4 	bl	8000e34 <TIM_Cmd>

}
 800108c:	bf00      	nop
 800108e:	3710      	adds	r7, #16
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20000078 	.word	0x20000078
 8001098:	40000800 	.word	0x40000800

0800109c <TIM4_Config>:

void TIM4_Config(void){
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
	 *	TIMX_Config habilita el relog y las interrupciones globales para el timer X
	 */

	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE); // Se habilita el reloj.
 80010a2:	2101      	movs	r1, #1
 80010a4:	2004      	movs	r0, #4
 80010a6:	f7ff fe19 	bl	8000cdc <RCC_APB1PeriphClockCmd>

	/* Se habilitan las interrupciones globales para el timer X*/
	NVIC_InitStructure.NVIC_IRQChannel = TIM4_IRQn;
 80010aa:	231e      	movs	r3, #30
 80010ac:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80010b2:	2301      	movs	r3, #1
 80010b4:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80010b6:	2301      	movs	r3, #1
 80010b8:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 80010ba:	1d3b      	adds	r3, r7, #4
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff fac3 	bl	8000648 <NVIC_Init>

}
 80010c2:	bf00      	nop
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <TIM4_Start>:

void TIM4_Start(void){
 80010ca:	b580      	push	{r7, lr}
 80010cc:	af00      	add	r7, sp, #0
	/* 
	 *	TIMX_Start deja el timer X ready to go.
	 */

	TIM4_Config(); // Configuracion del timer.
 80010ce:	f7ff ffe5 	bl	800109c <TIM4_Config>
	TIM4_Init(); // Inicializacion del timer.
 80010d2:	f7ff ffb3 	bl	800103c <TIM4_Init>
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
	...

080010dc <TIM3_IRQHandler>:
	TIM2_Init(); // Inicializacion del timer.
}
////////////////////////////////////////////////////////////////

/////////// Handlers de interrupciones/////////////////////////
void TIM3_IRQHandler (void)  {
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
	/* TIM3_IRQHandler rutina de interrupcion del timer 3.
	 *  Realiza un toogle en el led verde de la placa discovery.
	 */

	if (TIM_GetITStatus(TIM3, TIM_IT_CC1) != RESET)
 80010e0:	2102      	movs	r1, #2
 80010e2:	4808      	ldr	r0, [pc, #32]	; (8001104 <TIM3_IRQHandler+0x28>)
 80010e4:	f7ff feea 	bl	8000ebc <TIM_GetITStatus>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d008      	beq.n	8001100 <TIM3_IRQHandler+0x24>
	{
		TIM_ClearITPendingBit(TIM3, TIM_IT_CC1); // Se limpia la bandera de interrupcion.
 80010ee:	2102      	movs	r1, #2
 80010f0:	4804      	ldr	r0, [pc, #16]	; (8001104 <TIM3_IRQHandler+0x28>)
 80010f2:	f7ff ff0d 	bl	8000f10 <TIM_ClearITPendingBit>

		GPIO_ToggleBits(GPIOD, L_VERDE); // Se cambia el estado del led verde.
 80010f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010fa:	4803      	ldr	r0, [pc, #12]	; (8001108 <TIM3_IRQHandler+0x2c>)
 80010fc:	f7ff fdbb 	bl	8000c76 <GPIO_ToggleBits>


	}


}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40000400 	.word	0x40000400
 8001108:	40020c00 	.word	0x40020c00

0800110c <TIM4_IRQHandler>:

void TIM4_IRQHandler (void)  {
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
	/* TIM4_IRQHandler rutina de interrupcion del timer 4.
	 *  Realiza un toogle en el led rojo de la placa discovery.
	 */

	if (TIM_GetITStatus(TIM4, TIM_IT_CC1) != RESET)
 8001110:	2102      	movs	r1, #2
 8001112:	4807      	ldr	r0, [pc, #28]	; (8001130 <TIM4_IRQHandler+0x24>)
 8001114:	f7ff fed2 	bl	8000ebc <TIM_GetITStatus>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d005      	beq.n	800112a <TIM4_IRQHandler+0x1e>
	{
		TIM_ClearITPendingBit(TIM4, TIM_IT_CC1); // Se limpia la bandera de interrupcion.
 800111e:	2102      	movs	r1, #2
 8001120:	4803      	ldr	r0, [pc, #12]	; (8001130 <TIM4_IRQHandler+0x24>)
 8001122:	f7ff fef5 	bl	8000f10 <TIM_ClearITPendingBit>

		leer();
 8001126:	f000 f86b 	bl	8001200 <leer>

	}


}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40000800 	.word	0x40000800

08001134 <TIM5_IRQHandler>:

void TIM5_IRQHandler (void)  {
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
	/* TIM5_IRQHandler rutina de interrupcion del timer 5.
	 *  Realiza un toogle en el led azul de la placa discovery.
	 */

	if (TIM_GetITStatus(TIM5, TIM_IT_CC1) != RESET)
 8001138:	2102      	movs	r1, #2
 800113a:	4808      	ldr	r0, [pc, #32]	; (800115c <TIM5_IRQHandler+0x28>)
 800113c:	f7ff febe 	bl	8000ebc <TIM_GetITStatus>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d008      	beq.n	8001158 <TIM5_IRQHandler+0x24>
	{
		TIM_ClearITPendingBit(TIM5, TIM_IT_CC1); // Se limpia la bandera de interrupcion.
 8001146:	2102      	movs	r1, #2
 8001148:	4804      	ldr	r0, [pc, #16]	; (800115c <TIM5_IRQHandler+0x28>)
 800114a:	f7ff fee1 	bl	8000f10 <TIM_ClearITPendingBit>

		GPIO_ToggleBits(GPIOD, L_AZUL); // Se cambia el estado del led azul.
 800114e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001152:	4803      	ldr	r0, [pc, #12]	; (8001160 <TIM5_IRQHandler+0x2c>)
 8001154:	f7ff fd8f 	bl	8000c76 <GPIO_ToggleBits>


	}


}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40000c00 	.word	0x40000c00
 8001160:	40020c00 	.word	0x40020c00

08001164 <TIM2_IRQHandler>:

void TIM2_IRQHandler (void)  {
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
	/* TIM2_IRQHandler rutina de interrupcion del timer 2.
	 *  Realiza un toogle en el led naranja de la placa discovery.
	 */

	if (TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 8001168:	2102      	movs	r1, #2
 800116a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800116e:	f7ff fea5 	bl	8000ebc <TIM_GetITStatus>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d009      	beq.n	800118c <TIM2_IRQHandler+0x28>
	{
		TIM_ClearITPendingBit(TIM2, TIM_IT_CC1); // Se limpia la bandera de interrupcion.
 8001178:	2102      	movs	r1, #2
 800117a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800117e:	f7ff fec7 	bl	8000f10 <TIM_ClearITPendingBit>

		GPIO_ToggleBits(GPIOD, L_NARAN); // Se cambia el estado del led naranja.
 8001182:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001186:	4802      	ldr	r0, [pc, #8]	; (8001190 <TIM2_IRQHandler+0x2c>)
 8001188:	f7ff fd75 	bl	8000c76 <GPIO_ToggleBits>


	}


}
 800118c:	bf00      	nop
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40020c00 	.word	0x40020c00

08001194 <main>:
void PORT_Init(void);
void leer();
int adc_cuentas;

int main(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0

	SystemInit();
 8001198:	f000 fb72 	bl	8001880 <SystemInit>
	adc_inicializar();
 800119c:	f7ff feca 	bl	8000f34 <adc_inicializar>
	PORT_Init();  //Inicializamos los pines donde estan conectados los LEDs
 80011a0:	f000 f80e 	bl	80011c0 <PORT_Init>
	UB_LCD_2x16_Init();
 80011a4:	f000 f908 	bl	80013b8 <UB_LCD_2x16_Init>

	UB_LCD_2x16_Clear();
 80011a8:	f000 f924 	bl	80013f4 <UB_LCD_2x16_Clear>
	UB_LCD_2x16_String(0,0,"Tension:");
 80011ac:	4a03      	ldr	r2, [pc, #12]	; (80011bc <main+0x28>)
 80011ae:	2100      	movs	r1, #0
 80011b0:	2000      	movs	r0, #0
 80011b2:	f000 f92a 	bl	800140a <UB_LCD_2x16_String>
	TIM4_Start();
 80011b6:	f7ff ff88 	bl	80010ca <TIM4_Start>

	while (1)
 80011ba:	e7fe      	b.n	80011ba <main+0x26>
 80011bc:	08001c20 	.word	0x08001c20

080011c0 <PORT_Init>:

//Funcion que inicializa los pines 12, 13, 15 y 15 del puerto D, los cuales son los
//pines en donde estan conectados los LEDs

void PORT_Init()
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure; //Estructura de configuracion

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);	//Habilitacion de la senal de
 80011c6:	2101      	movs	r1, #1
 80011c8:	2008      	movs	r0, #8
 80011ca:	f7ff fd67 	bl	8000c9c <RCC_AHB1PeriphClockCmd>
	//reloj para el periferico GPIOD

	//Enmascaramos los pines que usaremos

	GPIO_InitStructure.GPIO_Pin =	GPIO_Pin_12 |
 80011ce:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80011d2:	603b      	str	r3, [r7, #0]
			GPIO_Pin_13 |
			GPIO_Pin_14 |
			GPIO_Pin_15;

	GPIO_InitStructure.GPIO_Mode	= GPIO_Mode_OUT;		//Los pines seleccionados como salida
 80011d4:	2301      	movs	r3, #1
 80011d6:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType	= GPIO_OType_PP;		//Tipo de salida como push pull
 80011d8:	2300      	movs	r3, #0
 80011da:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed	= GPIO_Speed_100MHz;	//Velocidad del clock para el GPIO
 80011dc:	2303      	movs	r3, #3
 80011de:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd	= GPIO_PuPd_NOPULL;		//Sin pull ups
 80011e0:	2300      	movs	r3, #0
 80011e2:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOD, &GPIO_InitStructure); //Se aplica la configuracion definidas anteriormente
 80011e4:	463b      	mov	r3, r7
 80011e6:	4619      	mov	r1, r3
 80011e8:	4803      	ldr	r0, [pc, #12]	; (80011f8 <PORT_Init+0x38>)
 80011ea:	f7ff fc7e 	bl	8000aea <GPIO_Init>
}
 80011ee:	bf00      	nop
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40020c00 	.word	0x40020c00
 80011fc:	00000000 	.word	0x00000000

08001200 <leer>:

void leer(){
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
	char buffer[10];

	adc_cuentas=adc_leer_cuentas();
 8001206:	f7ff fef9 	bl	8000ffc <adc_leer_cuentas>
 800120a:	4602      	mov	r2, r0
 800120c:	4b52      	ldr	r3, [pc, #328]	; (8001358 <leer+0x158>)
 800120e:	601a      	str	r2, [r3, #0]
	GPIO_ResetBits(GPIOD,GPIO_Pin_12|GPIO_Pin_13|GPIO_Pin_14|GPIO_Pin_15);
 8001210:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001214:	4851      	ldr	r0, [pc, #324]	; (800135c <leer+0x15c>)
 8001216:	f7ff fd1f 	bl	8000c58 <GPIO_ResetBits>

	if(adc_cuentas<MAX_ADC/4 && adc_cuentas>0.05 * MAX_ADC)
 800121a:	4b4f      	ldr	r3, [pc, #316]	; (8001358 <leer+0x158>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff f924 	bl	800046c <__aeabi_i2d>
 8001224:	a344      	add	r3, pc, #272	; (adr r3, 8001338 <leer+0x138>)
 8001226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800122a:	f7ff f9e5 	bl	80005f8 <__aeabi_dcmplt>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d016      	beq.n	8001262 <leer+0x62>
 8001234:	4b48      	ldr	r3, [pc, #288]	; (8001358 <leer+0x158>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff f917 	bl	800046c <__aeabi_i2d>
 800123e:	a340      	add	r3, pc, #256	; (adr r3, 8001340 <leer+0x140>)
 8001240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001244:	f7ff f9f6 	bl	8000634 <__aeabi_dcmpgt>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d009      	beq.n	8001262 <leer+0x62>
	{
		GPIO_SetBits(GPIOD,GPIO_Pin_12);
 800124e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001252:	4842      	ldr	r0, [pc, #264]	; (800135c <leer+0x15c>)
 8001254:	f7ff fcf1 	bl	8000c3a <GPIO_SetBits>
		GPIO_ResetBits(GPIOD,GPIO_Pin_13|GPIO_Pin_14|GPIO_Pin_15);
 8001258:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 800125c:	483f      	ldr	r0, [pc, #252]	; (800135c <leer+0x15c>)
 800125e:	f7ff fcfb 	bl	8000c58 <GPIO_ResetBits>
	}

	if(adc_cuentas>MAX_ADC/4 && adc_cuentas<MAX_ADC/2)
 8001262:	4b3d      	ldr	r3, [pc, #244]	; (8001358 <leer+0x158>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff f900 	bl	800046c <__aeabi_i2d>
 800126c:	a332      	add	r3, pc, #200	; (adr r3, 8001338 <leer+0x138>)
 800126e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001272:	f7ff f9df 	bl	8000634 <__aeabi_dcmpgt>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d016      	beq.n	80012aa <leer+0xaa>
 800127c:	4b36      	ldr	r3, [pc, #216]	; (8001358 <leer+0x158>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff f8f3 	bl	800046c <__aeabi_i2d>
 8001286:	a330      	add	r3, pc, #192	; (adr r3, 8001348 <leer+0x148>)
 8001288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800128c:	f7ff f9b4 	bl	80005f8 <__aeabi_dcmplt>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d009      	beq.n	80012aa <leer+0xaa>
	{
		GPIO_SetBits(GPIOD,GPIO_Pin_12|GPIO_Pin_13);
 8001296:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800129a:	4830      	ldr	r0, [pc, #192]	; (800135c <leer+0x15c>)
 800129c:	f7ff fccd 	bl	8000c3a <GPIO_SetBits>
		GPIO_ResetBits(GPIOD,GPIO_Pin_14|GPIO_Pin_15);
 80012a0:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 80012a4:	482d      	ldr	r0, [pc, #180]	; (800135c <leer+0x15c>)
 80012a6:	f7ff fcd7 	bl	8000c58 <GPIO_ResetBits>
	}

	if(adc_cuentas>MAX_ADC/2 && adc_cuentas<MAX_ADC*3/4)
 80012aa:	4b2b      	ldr	r3, [pc, #172]	; (8001358 <leer+0x158>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4618      	mov	r0, r3
 80012b0:	f7ff f8dc 	bl	800046c <__aeabi_i2d>
 80012b4:	a324      	add	r3, pc, #144	; (adr r3, 8001348 <leer+0x148>)
 80012b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ba:	f7ff f9bb 	bl	8000634 <__aeabi_dcmpgt>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d016      	beq.n	80012f2 <leer+0xf2>
 80012c4:	4b24      	ldr	r3, [pc, #144]	; (8001358 <leer+0x158>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff f8cf 	bl	800046c <__aeabi_i2d>
 80012ce:	a320      	add	r3, pc, #128	; (adr r3, 8001350 <leer+0x150>)
 80012d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d4:	f7ff f990 	bl	80005f8 <__aeabi_dcmplt>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d009      	beq.n	80012f2 <leer+0xf2>
	{
		GPIO_SetBits(GPIOD,GPIO_Pin_12|GPIO_Pin_13|GPIO_Pin_14);
 80012de:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 80012e2:	481e      	ldr	r0, [pc, #120]	; (800135c <leer+0x15c>)
 80012e4:	f7ff fca9 	bl	8000c3a <GPIO_SetBits>
		GPIO_ResetBits(GPIOD,GPIO_Pin_15);
 80012e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012ec:	481b      	ldr	r0, [pc, #108]	; (800135c <leer+0x15c>)
 80012ee:	f7ff fcb3 	bl	8000c58 <GPIO_ResetBits>
	}
	if(adc_cuentas>MAX_ADC*3/4)
 80012f2:	4b19      	ldr	r3, [pc, #100]	; (8001358 <leer+0x158>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff f8b8 	bl	800046c <__aeabi_i2d>
 80012fc:	a314      	add	r3, pc, #80	; (adr r3, 8001350 <leer+0x150>)
 80012fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001302:	f7ff f997 	bl	8000634 <__aeabi_dcmpgt>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d004      	beq.n	8001316 <leer+0x116>
	{
		GPIO_SetBits(GPIOD,GPIO_Pin_12|GPIO_Pin_13|GPIO_Pin_14|GPIO_Pin_15);
 800130c:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001310:	4812      	ldr	r0, [pc, #72]	; (800135c <leer+0x15c>)
 8001312:	f7ff fc92 	bl	8000c3a <GPIO_SetBits>
	}

	sprintf(buffer,"%d   ",adc_cuentas);
 8001316:	4b10      	ldr	r3, [pc, #64]	; (8001358 <leer+0x158>)
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	1d3b      	adds	r3, r7, #4
 800131c:	4910      	ldr	r1, [pc, #64]	; (8001360 <leer+0x160>)
 800131e:	4618      	mov	r0, r3
 8001320:	f000 fc38 	bl	8001b94 <siprintf>
	UB_LCD_2x16_String(9,0,buffer);
 8001324:	1d3b      	adds	r3, r7, #4
 8001326:	461a      	mov	r2, r3
 8001328:	2100      	movs	r1, #0
 800132a:	2009      	movs	r0, #9
 800132c:	f000 f86d 	bl	800140a <UB_LCD_2x16_String>
}
 8001330:	bf00      	nop
 8001332:	3710      	adds	r7, #16
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	00000000 	.word	0x00000000
 800133c:	408ffe00 	.word	0x408ffe00
 8001340:	00000000 	.word	0x00000000
 8001344:	40699800 	.word	0x40699800
 8001348:	00000000 	.word	0x00000000
 800134c:	409ffe00 	.word	0x409ffe00
 8001350:	00000000 	.word	0x00000000
 8001354:	40a7fe80 	.word	0x40a7fe80
 8001358:	20000098 	.word	0x20000098
 800135c:	40020c00 	.word	0x40020c00
 8001360:	08001c2c 	.word	0x08001c2c

08001364 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001364:	f8df d034 	ldr.w	sp, [pc, #52]	; 800139c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001368:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800136a:	e003      	b.n	8001374 <LoopCopyDataInit>

0800136c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800136e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001370:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001372:	3104      	adds	r1, #4

08001374 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001374:	480b      	ldr	r0, [pc, #44]	; (80013a4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001376:	4b0c      	ldr	r3, [pc, #48]	; (80013a8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001378:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800137a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800137c:	d3f6      	bcc.n	800136c <CopyDataInit>
  ldr  r2, =_sbss
 800137e:	4a0b      	ldr	r2, [pc, #44]	; (80013ac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001380:	e002      	b.n	8001388 <LoopFillZerobss>

08001382 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001382:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001384:	f842 3b04 	str.w	r3, [r2], #4

08001388 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001388:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800138a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800138c:	d3f9      	bcc.n	8001382 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800138e:	f000 fa77 	bl	8001880 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001392:	f000 fc15 	bl	8001bc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001396:	f7ff fefd 	bl	8001194 <main>
  bx  lr    
 800139a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800139c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80013a0:	08001c3c 	.word	0x08001c3c
  ldr  r0, =_sdata
 80013a4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80013a8:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 80013ac:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 80013b0:	2000009c 	.word	0x2000009c

080013b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013b4:	e7fe      	b.n	80013b4 <ADC_IRQHandler>
	...

080013b8 <UB_LCD_2x16_Init>:

//--------------------------------------------------------------
// Init vom Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_2x16_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  // init aller IO-Pins
  P_LCD_2x16_InitIO();
 80013bc:	f000 f844 	bl	8001448 <P_LCD_2x16_InitIO>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_INIT_PAUSE);
 80013c0:	480b      	ldr	r0, [pc, #44]	; (80013f0 <UB_LCD_2x16_Init+0x38>)
 80013c2:	f000 fa1e 	bl	8001802 <P_LCD_2x16_Delay>
  // Init Sequenz starten
  P_LCD_2x16_InitSequenz();
 80013c6:	f000 f8e5 	bl	8001594 <P_LCD_2x16_InitSequenz>
  // LCD-Settings einstellen
  P_LCD_2x16_Cmd(TLCD_CMD_INIT_DISPLAY);
 80013ca:	2028      	movs	r0, #40	; 0x28
 80013cc:	f000 f916 	bl	80015fc <P_LCD_2x16_Cmd>
  P_LCD_2x16_Cmd(TLCD_CMD_ENTRY_MODE);
 80013d0:	2006      	movs	r0, #6
 80013d2:	f000 f913 	bl	80015fc <P_LCD_2x16_Cmd>
  // Display einschalten
  P_LCD_2x16_Cmd(TLCD_CMD_DISP_M1);
 80013d6:	200c      	movs	r0, #12
 80013d8:	f000 f910 	bl	80015fc <P_LCD_2x16_Cmd>
  // Display lschen
  P_LCD_2x16_Cmd(TLCD_CMD_CLEAR);
 80013dc:	2001      	movs	r0, #1
 80013de:	f000 f90d 	bl	80015fc <P_LCD_2x16_Cmd>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_PAUSE);
 80013e2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80013e6:	f000 fa0c 	bl	8001802 <P_LCD_2x16_Delay>
}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	000186a0 	.word	0x000186a0

080013f4 <UB_LCD_2x16_Clear>:

//--------------------------------------------------------------
// Lscht das Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_2x16_Clear(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  // Display lschen
  P_LCD_2x16_Cmd(TLCD_CMD_CLEAR);
 80013f8:	2001      	movs	r0, #1
 80013fa:	f000 f8ff 	bl	80015fc <P_LCD_2x16_Cmd>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_PAUSE);
 80013fe:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001402:	f000 f9fe 	bl	8001802 <P_LCD_2x16_Delay>
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}

0800140a <UB_LCD_2x16_String>:
// Ausgabe von einem String auf dem Display an x,y Position
// x : 0 bis 15
// y : 0 bis 1
//--------------------------------------------------------------
void UB_LCD_2x16_String(uint8_t x, uint8_t y, char *ptr)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	b082      	sub	sp, #8
 800140e:	af00      	add	r7, sp, #0
 8001410:	4603      	mov	r3, r0
 8001412:	603a      	str	r2, [r7, #0]
 8001414:	71fb      	strb	r3, [r7, #7]
 8001416:	460b      	mov	r3, r1
 8001418:	71bb      	strb	r3, [r7, #6]
  // Cursor setzen
  P_LCD_2x16_Cursor(x,y);
 800141a:	79ba      	ldrb	r2, [r7, #6]
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	4611      	mov	r1, r2
 8001420:	4618      	mov	r0, r3
 8001422:	f000 f9c9 	bl	80017b8 <P_LCD_2x16_Cursor>
  // kompletten String ausgeben
  while (*ptr != 0) {
 8001426:	e007      	b.n	8001438 <UB_LCD_2x16_String+0x2e>
    P_LCD_2x16_Data(*ptr);
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	4618      	mov	r0, r3
 800142e:	f000 f954 	bl	80016da <P_LCD_2x16_Data>
    ptr++;
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	3301      	adds	r3, #1
 8001436:	603b      	str	r3, [r7, #0]
  while (*ptr != 0) {
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d1f3      	bne.n	8001428 <UB_LCD_2x16_String+0x1e>
  }
}
 8001440:	bf00      	nop
 8001442:	3708      	adds	r7, #8
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}

08001448 <P_LCD_2x16_InitIO>:
//--------------------------------------------------------------
// interne Funktion
// init aller IO-Pins
//--------------------------------------------------------------
void P_LCD_2x16_InitIO(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  TLCD_NAME_t lcd_pin;
  
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 800144e:	2300      	movs	r3, #0
 8001450:	73fb      	strb	r3, [r7, #15]
 8001452:	e043      	b.n	80014dc <P_LCD_2x16_InitIO+0x94>
    // Clock Enable
    RCC_AHB1PeriphClockCmd(LCD_2X16[lcd_pin].TLCD_CLK, ENABLE);
 8001454:	7bfa      	ldrb	r2, [r7, #15]
 8001456:	4925      	ldr	r1, [pc, #148]	; (80014ec <P_LCD_2x16_InitIO+0xa4>)
 8001458:	4613      	mov	r3, r2
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	4413      	add	r3, r2
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	440b      	add	r3, r1
 8001462:	330c      	adds	r3, #12
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2101      	movs	r1, #1
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff fc17 	bl	8000c9c <RCC_AHB1PeriphClockCmd>

    // Config als Digital-Ausgang
    GPIO_InitStructure.GPIO_Pin = LCD_2X16[lcd_pin].TLCD_PIN;
 800146e:	7bfa      	ldrb	r2, [r7, #15]
 8001470:	491e      	ldr	r1, [pc, #120]	; (80014ec <P_LCD_2x16_InitIO+0xa4>)
 8001472:	4613      	mov	r3, r2
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	4413      	add	r3, r2
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	440b      	add	r3, r1
 800147c:	3308      	adds	r3, #8
 800147e:	881b      	ldrh	r3, [r3, #0]
 8001480:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001482:	2301      	movs	r3, #1
 8001484:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001486:	2300      	movs	r3, #0
 8001488:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800148a:	2301      	movs	r3, #1
 800148c:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800148e:	2302      	movs	r3, #2
 8001490:	727b      	strb	r3, [r7, #9]
    GPIO_Init(LCD_2X16[lcd_pin].TLCD_PORT, &GPIO_InitStructure);
 8001492:	7bfa      	ldrb	r2, [r7, #15]
 8001494:	4915      	ldr	r1, [pc, #84]	; (80014ec <P_LCD_2x16_InitIO+0xa4>)
 8001496:	4613      	mov	r3, r2
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	4413      	add	r3, r2
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	440b      	add	r3, r1
 80014a0:	3304      	adds	r3, #4
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	1d3a      	adds	r2, r7, #4
 80014a6:	4611      	mov	r1, r2
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff fb1e 	bl	8000aea <GPIO_Init>

    // Default Wert einstellen
    if(LCD_2X16[lcd_pin].TLCD_INIT==Bit_RESET) {
 80014ae:	7bfa      	ldrb	r2, [r7, #15]
 80014b0:	490e      	ldr	r1, [pc, #56]	; (80014ec <P_LCD_2x16_InitIO+0xa4>)
 80014b2:	4613      	mov	r3, r2
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	4413      	add	r3, r2
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	440b      	add	r3, r1
 80014bc:	3310      	adds	r3, #16
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d104      	bne.n	80014ce <P_LCD_2x16_InitIO+0x86>
      P_LCD_2x16_PinLo(lcd_pin);
 80014c4:	7bfb      	ldrb	r3, [r7, #15]
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 f812 	bl	80014f0 <P_LCD_2x16_PinLo>
 80014cc:	e003      	b.n	80014d6 <P_LCD_2x16_InitIO+0x8e>
    }
    else {
      P_LCD_2x16_PinHi(lcd_pin);
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f000 f82d 	bl	8001530 <P_LCD_2x16_PinHi>
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 80014d6:	7bfb      	ldrb	r3, [r7, #15]
 80014d8:	3301      	adds	r3, #1
 80014da:	73fb      	strb	r3, [r7, #15]
 80014dc:	7bfb      	ldrb	r3, [r7, #15]
 80014de:	2b05      	cmp	r3, #5
 80014e0:	d9b8      	bls.n	8001454 <P_LCD_2x16_InitIO+0xc>
    }
  }  
}
 80014e2:	bf00      	nop
 80014e4:	3710      	adds	r7, #16
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000000 	.word	0x20000000

080014f0 <P_LCD_2x16_PinLo>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Lo setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinLo(TLCD_NAME_t lcd_pin)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRH = LCD_2X16[lcd_pin].TLCD_PIN;
 80014fa:	79fa      	ldrb	r2, [r7, #7]
 80014fc:	490b      	ldr	r1, [pc, #44]	; (800152c <P_LCD_2x16_PinLo+0x3c>)
 80014fe:	4613      	mov	r3, r2
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	4413      	add	r3, r2
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	440b      	add	r3, r1
 8001508:	3304      	adds	r3, #4
 800150a:	6819      	ldr	r1, [r3, #0]
 800150c:	79fa      	ldrb	r2, [r7, #7]
 800150e:	4807      	ldr	r0, [pc, #28]	; (800152c <P_LCD_2x16_PinLo+0x3c>)
 8001510:	4613      	mov	r3, r2
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	4413      	add	r3, r2
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	4403      	add	r3, r0
 800151a:	3308      	adds	r3, #8
 800151c:	881b      	ldrh	r3, [r3, #0]
 800151e:	834b      	strh	r3, [r1, #26]
}
 8001520:	bf00      	nop
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	20000000 	.word	0x20000000

08001530 <P_LCD_2x16_PinHi>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Hi setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinHi(TLCD_NAME_t lcd_pin)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRL = LCD_2X16[lcd_pin].TLCD_PIN;
 800153a:	79fa      	ldrb	r2, [r7, #7]
 800153c:	490b      	ldr	r1, [pc, #44]	; (800156c <P_LCD_2x16_PinHi+0x3c>)
 800153e:	4613      	mov	r3, r2
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	4413      	add	r3, r2
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	440b      	add	r3, r1
 8001548:	3304      	adds	r3, #4
 800154a:	6819      	ldr	r1, [r3, #0]
 800154c:	79fa      	ldrb	r2, [r7, #7]
 800154e:	4807      	ldr	r0, [pc, #28]	; (800156c <P_LCD_2x16_PinHi+0x3c>)
 8001550:	4613      	mov	r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	4413      	add	r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	4403      	add	r3, r0
 800155a:	3308      	adds	r3, #8
 800155c:	881b      	ldrh	r3, [r3, #0]
 800155e:	830b      	strh	r3, [r1, #24]
}
 8001560:	bf00      	nop
 8001562:	370c      	adds	r7, #12
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr
 800156c:	20000000 	.word	0x20000000

08001570 <P_LCD_2x16_Clk>:
//--------------------------------------------------------------
// interne Funktion
// einen Clock Impuls ausgeben
//--------------------------------------------------------------
void P_LCD_2x16_Clk(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  // Pin-E auf Hi
  P_LCD_2x16_PinHi(TLCD_E);
 8001574:	2001      	movs	r0, #1
 8001576:	f7ff ffdb 	bl	8001530 <P_LCD_2x16_PinHi>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);
 800157a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800157e:	f000 f940 	bl	8001802 <P_LCD_2x16_Delay>
  // Pin-E auf Lo
  P_LCD_2x16_PinLo(TLCD_E);
 8001582:	2001      	movs	r0, #1
 8001584:	f7ff ffb4 	bl	80014f0 <P_LCD_2x16_PinLo>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);  
 8001588:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800158c:	f000 f939 	bl	8001802 <P_LCD_2x16_Delay>
}
 8001590:	bf00      	nop
 8001592:	bd80      	pop	{r7, pc}

08001594 <P_LCD_2x16_InitSequenz>:
//--------------------------------------------------------------
// interne Funktion
// init Sequenz fr das Display
//--------------------------------------------------------------
void P_LCD_2x16_InitSequenz(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  // Init Sequenz
  P_LCD_2x16_PinHi(TLCD_D4);
 8001598:	2002      	movs	r0, #2
 800159a:	f7ff ffc9 	bl	8001530 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinHi(TLCD_D5);
 800159e:	2003      	movs	r0, #3
 80015a0:	f7ff ffc6 	bl	8001530 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 80015a4:	2004      	movs	r0, #4
 80015a6:	f7ff ffa3 	bl	80014f0 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 80015aa:	2005      	movs	r0, #5
 80015ac:	f7ff ffa0 	bl	80014f0 <P_LCD_2x16_PinLo>
  // Erster Init Impuls
  P_LCD_2x16_Clk();
 80015b0:	f7ff ffde 	bl	8001570 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 80015b4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80015b8:	f000 f923 	bl	8001802 <P_LCD_2x16_Delay>
  // Zweiter Init Impuls
  P_LCD_2x16_Clk();
 80015bc:	f7ff ffd8 	bl	8001570 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 80015c0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80015c4:	f000 f91d 	bl	8001802 <P_LCD_2x16_Delay>
  // Dritter Init Impuls
  P_LCD_2x16_Clk();
 80015c8:	f7ff ffd2 	bl	8001570 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 80015cc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80015d0:	f000 f917 	bl	8001802 <P_LCD_2x16_Delay>
  // LCD-Modus einstellen (4Bit-Mode)
  P_LCD_2x16_PinLo(TLCD_D4);
 80015d4:	2002      	movs	r0, #2
 80015d6:	f7ff ff8b 	bl	80014f0 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinHi(TLCD_D5);
 80015da:	2003      	movs	r0, #3
 80015dc:	f7ff ffa8 	bl	8001530 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 80015e0:	2004      	movs	r0, #4
 80015e2:	f7ff ff85 	bl	80014f0 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 80015e6:	2005      	movs	r0, #5
 80015e8:	f7ff ff82 	bl	80014f0 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 80015ec:	f7ff ffc0 	bl	8001570 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 80015f0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80015f4:	f000 f905 	bl	8001802 <P_LCD_2x16_Delay>
}
 80015f8:	bf00      	nop
 80015fa:	bd80      	pop	{r7, pc}

080015fc <P_LCD_2x16_Cmd>:
//--------------------------------------------------------------
// interne Funktion
// Kommando an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Cmd(uint8_t wert)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	71fb      	strb	r3, [r7, #7]
  // RS=Lo (Command)
  P_LCD_2x16_PinLo(TLCD_RS);
 8001606:	2000      	movs	r0, #0
 8001608:	f7ff ff72 	bl	80014f0 <P_LCD_2x16_PinLo>
  // Hi-Nibble ausgeben         
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 800160c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001610:	2b00      	cmp	r3, #0
 8001612:	da03      	bge.n	800161c <P_LCD_2x16_Cmd+0x20>
 8001614:	2005      	movs	r0, #5
 8001616:	f7ff ff8b 	bl	8001530 <P_LCD_2x16_PinHi>
 800161a:	e002      	b.n	8001622 <P_LCD_2x16_Cmd+0x26>
 800161c:	2005      	movs	r0, #5
 800161e:	f7ff ff67 	bl	80014f0 <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001628:	2b00      	cmp	r3, #0
 800162a:	d003      	beq.n	8001634 <P_LCD_2x16_Cmd+0x38>
 800162c:	2004      	movs	r0, #4
 800162e:	f7ff ff7f 	bl	8001530 <P_LCD_2x16_PinHi>
 8001632:	e002      	b.n	800163a <P_LCD_2x16_Cmd+0x3e>
 8001634:	2004      	movs	r0, #4
 8001636:	f7ff ff5b 	bl	80014f0 <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 800163a:	79fb      	ldrb	r3, [r7, #7]
 800163c:	f003 0320 	and.w	r3, r3, #32
 8001640:	2b00      	cmp	r3, #0
 8001642:	d003      	beq.n	800164c <P_LCD_2x16_Cmd+0x50>
 8001644:	2003      	movs	r0, #3
 8001646:	f7ff ff73 	bl	8001530 <P_LCD_2x16_PinHi>
 800164a:	e002      	b.n	8001652 <P_LCD_2x16_Cmd+0x56>
 800164c:	2003      	movs	r0, #3
 800164e:	f7ff ff4f 	bl	80014f0 <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001652:	79fb      	ldrb	r3, [r7, #7]
 8001654:	f003 0310 	and.w	r3, r3, #16
 8001658:	2b00      	cmp	r3, #0
 800165a:	d003      	beq.n	8001664 <P_LCD_2x16_Cmd+0x68>
 800165c:	2002      	movs	r0, #2
 800165e:	f7ff ff67 	bl	8001530 <P_LCD_2x16_PinHi>
 8001662:	e002      	b.n	800166a <P_LCD_2x16_Cmd+0x6e>
 8001664:	2002      	movs	r0, #2
 8001666:	f7ff ff43 	bl	80014f0 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 800166a:	f7ff ff81 	bl	8001570 <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben         
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 800166e:	79fb      	ldrb	r3, [r7, #7]
 8001670:	f003 0308 	and.w	r3, r3, #8
 8001674:	2b00      	cmp	r3, #0
 8001676:	d003      	beq.n	8001680 <P_LCD_2x16_Cmd+0x84>
 8001678:	2005      	movs	r0, #5
 800167a:	f7ff ff59 	bl	8001530 <P_LCD_2x16_PinHi>
 800167e:	e002      	b.n	8001686 <P_LCD_2x16_Cmd+0x8a>
 8001680:	2005      	movs	r0, #5
 8001682:	f7ff ff35 	bl	80014f0 <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	f003 0304 	and.w	r3, r3, #4
 800168c:	2b00      	cmp	r3, #0
 800168e:	d003      	beq.n	8001698 <P_LCD_2x16_Cmd+0x9c>
 8001690:	2004      	movs	r0, #4
 8001692:	f7ff ff4d 	bl	8001530 <P_LCD_2x16_PinHi>
 8001696:	e002      	b.n	800169e <P_LCD_2x16_Cmd+0xa2>
 8001698:	2004      	movs	r0, #4
 800169a:	f7ff ff29 	bl	80014f0 <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 800169e:	79fb      	ldrb	r3, [r7, #7]
 80016a0:	f003 0302 	and.w	r3, r3, #2
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d003      	beq.n	80016b0 <P_LCD_2x16_Cmd+0xb4>
 80016a8:	2003      	movs	r0, #3
 80016aa:	f7ff ff41 	bl	8001530 <P_LCD_2x16_PinHi>
 80016ae:	e002      	b.n	80016b6 <P_LCD_2x16_Cmd+0xba>
 80016b0:	2003      	movs	r0, #3
 80016b2:	f7ff ff1d 	bl	80014f0 <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 80016b6:	79fb      	ldrb	r3, [r7, #7]
 80016b8:	f003 0301 	and.w	r3, r3, #1
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d003      	beq.n	80016c8 <P_LCD_2x16_Cmd+0xcc>
 80016c0:	2002      	movs	r0, #2
 80016c2:	f7ff ff35 	bl	8001530 <P_LCD_2x16_PinHi>
 80016c6:	e002      	b.n	80016ce <P_LCD_2x16_Cmd+0xd2>
 80016c8:	2002      	movs	r0, #2
 80016ca:	f7ff ff11 	bl	80014f0 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 80016ce:	f7ff ff4f 	bl	8001570 <P_LCD_2x16_Clk>
}
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <P_LCD_2x16_Data>:
//--------------------------------------------------------------
// interne Funktion
// Daten an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Data(uint8_t wert)
{
 80016da:	b580      	push	{r7, lr}
 80016dc:	b082      	sub	sp, #8
 80016de:	af00      	add	r7, sp, #0
 80016e0:	4603      	mov	r3, r0
 80016e2:	71fb      	strb	r3, [r7, #7]
  // RS=Hi (Data)
  P_LCD_2x16_PinHi(TLCD_RS);
 80016e4:	2000      	movs	r0, #0
 80016e6:	f7ff ff23 	bl	8001530 <P_LCD_2x16_PinHi>
  // Hi-Nibble ausgeben          
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 80016ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	da03      	bge.n	80016fa <P_LCD_2x16_Data+0x20>
 80016f2:	2005      	movs	r0, #5
 80016f4:	f7ff ff1c 	bl	8001530 <P_LCD_2x16_PinHi>
 80016f8:	e002      	b.n	8001700 <P_LCD_2x16_Data+0x26>
 80016fa:	2005      	movs	r0, #5
 80016fc:	f7ff fef8 	bl	80014f0 <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001706:	2b00      	cmp	r3, #0
 8001708:	d003      	beq.n	8001712 <P_LCD_2x16_Data+0x38>
 800170a:	2004      	movs	r0, #4
 800170c:	f7ff ff10 	bl	8001530 <P_LCD_2x16_PinHi>
 8001710:	e002      	b.n	8001718 <P_LCD_2x16_Data+0x3e>
 8001712:	2004      	movs	r0, #4
 8001714:	f7ff feec 	bl	80014f0 <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	f003 0320 	and.w	r3, r3, #32
 800171e:	2b00      	cmp	r3, #0
 8001720:	d003      	beq.n	800172a <P_LCD_2x16_Data+0x50>
 8001722:	2003      	movs	r0, #3
 8001724:	f7ff ff04 	bl	8001530 <P_LCD_2x16_PinHi>
 8001728:	e002      	b.n	8001730 <P_LCD_2x16_Data+0x56>
 800172a:	2003      	movs	r0, #3
 800172c:	f7ff fee0 	bl	80014f0 <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001730:	79fb      	ldrb	r3, [r7, #7]
 8001732:	f003 0310 	and.w	r3, r3, #16
 8001736:	2b00      	cmp	r3, #0
 8001738:	d003      	beq.n	8001742 <P_LCD_2x16_Data+0x68>
 800173a:	2002      	movs	r0, #2
 800173c:	f7ff fef8 	bl	8001530 <P_LCD_2x16_PinHi>
 8001740:	e002      	b.n	8001748 <P_LCD_2x16_Data+0x6e>
 8001742:	2002      	movs	r0, #2
 8001744:	f7ff fed4 	bl	80014f0 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8001748:	f7ff ff12 	bl	8001570 <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben        
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 800174c:	79fb      	ldrb	r3, [r7, #7]
 800174e:	f003 0308 	and.w	r3, r3, #8
 8001752:	2b00      	cmp	r3, #0
 8001754:	d003      	beq.n	800175e <P_LCD_2x16_Data+0x84>
 8001756:	2005      	movs	r0, #5
 8001758:	f7ff feea 	bl	8001530 <P_LCD_2x16_PinHi>
 800175c:	e002      	b.n	8001764 <P_LCD_2x16_Data+0x8a>
 800175e:	2005      	movs	r0, #5
 8001760:	f7ff fec6 	bl	80014f0 <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001764:	79fb      	ldrb	r3, [r7, #7]
 8001766:	f003 0304 	and.w	r3, r3, #4
 800176a:	2b00      	cmp	r3, #0
 800176c:	d003      	beq.n	8001776 <P_LCD_2x16_Data+0x9c>
 800176e:	2004      	movs	r0, #4
 8001770:	f7ff fede 	bl	8001530 <P_LCD_2x16_PinHi>
 8001774:	e002      	b.n	800177c <P_LCD_2x16_Data+0xa2>
 8001776:	2004      	movs	r0, #4
 8001778:	f7ff feba 	bl	80014f0 <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 800177c:	79fb      	ldrb	r3, [r7, #7]
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	2b00      	cmp	r3, #0
 8001784:	d003      	beq.n	800178e <P_LCD_2x16_Data+0xb4>
 8001786:	2003      	movs	r0, #3
 8001788:	f7ff fed2 	bl	8001530 <P_LCD_2x16_PinHi>
 800178c:	e002      	b.n	8001794 <P_LCD_2x16_Data+0xba>
 800178e:	2003      	movs	r0, #3
 8001790:	f7ff feae 	bl	80014f0 <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001794:	79fb      	ldrb	r3, [r7, #7]
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	2b00      	cmp	r3, #0
 800179c:	d003      	beq.n	80017a6 <P_LCD_2x16_Data+0xcc>
 800179e:	2002      	movs	r0, #2
 80017a0:	f7ff fec6 	bl	8001530 <P_LCD_2x16_PinHi>
 80017a4:	e002      	b.n	80017ac <P_LCD_2x16_Data+0xd2>
 80017a6:	2002      	movs	r0, #2
 80017a8:	f7ff fea2 	bl	80014f0 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 80017ac:	f7ff fee0 	bl	8001570 <P_LCD_2x16_Clk>
}
 80017b0:	bf00      	nop
 80017b2:	3708      	adds	r7, #8
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}

080017b8 <P_LCD_2x16_Cursor>:
//--------------------------------------------------------------
// interne Funktion
// Cursor auf x,y stellen
//--------------------------------------------------------------
void P_LCD_2x16_Cursor(uint8_t x, uint8_t y)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	4603      	mov	r3, r0
 80017c0:	460a      	mov	r2, r1
 80017c2:	71fb      	strb	r3, [r7, #7]
 80017c4:	4613      	mov	r3, r2
 80017c6:	71bb      	strb	r3, [r7, #6]
  uint8_t wert;

  if(x>=TLCD_MAXX) x=0;
 80017c8:	79fb      	ldrb	r3, [r7, #7]
 80017ca:	2b0f      	cmp	r3, #15
 80017cc:	d901      	bls.n	80017d2 <P_LCD_2x16_Cursor+0x1a>
 80017ce:	2300      	movs	r3, #0
 80017d0:	71fb      	strb	r3, [r7, #7]
  if(y>=TLCD_MAXY) y=0;
 80017d2:	79bb      	ldrb	r3, [r7, #6]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d901      	bls.n	80017dc <P_LCD_2x16_Cursor+0x24>
 80017d8:	2300      	movs	r3, #0
 80017da:	71bb      	strb	r3, [r7, #6]

  wert=(y<<6);
 80017dc:	79bb      	ldrb	r3, [r7, #6]
 80017de:	019b      	lsls	r3, r3, #6
 80017e0:	73fb      	strb	r3, [r7, #15]
  wert|=x;
 80017e2:	7bfa      	ldrb	r2, [r7, #15]
 80017e4:	79fb      	ldrb	r3, [r7, #7]
 80017e6:	4313      	orrs	r3, r2
 80017e8:	73fb      	strb	r3, [r7, #15]
  wert|=0x80;
 80017ea:	7bfb      	ldrb	r3, [r7, #15]
 80017ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80017f0:	73fb      	strb	r3, [r7, #15]
  P_LCD_2x16_Cmd(wert);
 80017f2:	7bfb      	ldrb	r3, [r7, #15]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff ff01 	bl	80015fc <P_LCD_2x16_Cmd>
}
 80017fa:	bf00      	nop
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <P_LCD_2x16_Delay>:

//--------------------------------------------------------------
// kleine Pause (ohne Timer)
//--------------------------------------------------------------
void P_LCD_2x16_Delay(volatile uint32_t nCount)
{
 8001802:	b480      	push	{r7}
 8001804:	b083      	sub	sp, #12
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
  while(nCount--)
 800180a:	bf00      	nop
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	1e5a      	subs	r2, r3, #1
 8001810:	607a      	str	r2, [r7, #4]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d1fa      	bne.n	800180c <P_LCD_2x16_Delay+0xa>
  {
  }
}
 8001816:	bf00      	nop
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr

08001822 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001822:	b480      	push	{r7}
 8001824:	af00      	add	r7, sp, #0
}
 8001826:	bf00      	nop
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001834:	e7fe      	b.n	8001834 <HardFault_Handler+0x4>

08001836 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001836:	b480      	push	{r7}
 8001838:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800183a:	e7fe      	b.n	800183a <MemManage_Handler+0x4>

0800183c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001840:	e7fe      	b.n	8001840 <BusFault_Handler+0x4>

08001842 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001842:	b480      	push	{r7}
 8001844:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001846:	e7fe      	b.n	8001846 <UsageFault_Handler+0x4>

08001848 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
}
 800184c:	bf00      	nop
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr

08001856 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001856:	b480      	push	{r7}
 8001858:	af00      	add	r7, sp, #0
}
 800185a:	bf00      	nop
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
}
 8001868:	bf00      	nop
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr

08001872 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001872:	b480      	push	{r7}
 8001874:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8001876:	bf00      	nop
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr

08001880 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001884:	4a12      	ldr	r2, [pc, #72]	; (80018d0 <SystemInit+0x50>)
 8001886:	4b12      	ldr	r3, [pc, #72]	; (80018d0 <SystemInit+0x50>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f043 0301 	orr.w	r3, r3, #1
 800188e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001890:	4b0f      	ldr	r3, [pc, #60]	; (80018d0 <SystemInit+0x50>)
 8001892:	2200      	movs	r2, #0
 8001894:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001896:	4a0e      	ldr	r2, [pc, #56]	; (80018d0 <SystemInit+0x50>)
 8001898:	4b0d      	ldr	r3, [pc, #52]	; (80018d0 <SystemInit+0x50>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80018a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018a4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80018a6:	4b0a      	ldr	r3, [pc, #40]	; (80018d0 <SystemInit+0x50>)
 80018a8:	4a0a      	ldr	r2, [pc, #40]	; (80018d4 <SystemInit+0x54>)
 80018aa:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80018ac:	4a08      	ldr	r2, [pc, #32]	; (80018d0 <SystemInit+0x50>)
 80018ae:	4b08      	ldr	r3, [pc, #32]	; (80018d0 <SystemInit+0x50>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018b6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80018b8:	4b05      	ldr	r3, [pc, #20]	; (80018d0 <SystemInit+0x50>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80018be:	f000 f80d 	bl	80018dc <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80018c2:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <SystemInit+0x58>)
 80018c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018c8:	609a      	str	r2, [r3, #8]
#endif
}
 80018ca:	bf00      	nop
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40023800 	.word	0x40023800
 80018d4:	24003010 	.word	0x24003010
 80018d8:	e000ed00 	.word	0xe000ed00

080018dc <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80018e2:	2300      	movs	r3, #0
 80018e4:	607b      	str	r3, [r7, #4]
 80018e6:	2300      	movs	r3, #0
 80018e8:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80018ea:	4a36      	ldr	r2, [pc, #216]	; (80019c4 <SetSysClock+0xe8>)
 80018ec:	4b35      	ldr	r3, [pc, #212]	; (80019c4 <SetSysClock+0xe8>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018f4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80018f6:	4b33      	ldr	r3, [pc, #204]	; (80019c4 <SetSysClock+0xe8>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018fe:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	3301      	adds	r3, #1
 8001904:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d103      	bne.n	8001914 <SetSysClock+0x38>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001912:	d1f0      	bne.n	80018f6 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001914:	4b2b      	ldr	r3, [pc, #172]	; (80019c4 <SetSysClock+0xe8>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d002      	beq.n	8001926 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001920:	2301      	movs	r3, #1
 8001922:	603b      	str	r3, [r7, #0]
 8001924:	e001      	b.n	800192a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001926:	2300      	movs	r3, #0
 8001928:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d142      	bne.n	80019b6 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001930:	4a24      	ldr	r2, [pc, #144]	; (80019c4 <SetSysClock+0xe8>)
 8001932:	4b24      	ldr	r3, [pc, #144]	; (80019c4 <SetSysClock+0xe8>)
 8001934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001936:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800193a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 800193c:	4a22      	ldr	r2, [pc, #136]	; (80019c8 <SetSysClock+0xec>)
 800193e:	4b22      	ldr	r3, [pc, #136]	; (80019c8 <SetSysClock+0xec>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001946:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001948:	4a1e      	ldr	r2, [pc, #120]	; (80019c4 <SetSysClock+0xe8>)
 800194a:	4b1e      	ldr	r3, [pc, #120]	; (80019c4 <SetSysClock+0xe8>)
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001950:	4a1c      	ldr	r2, [pc, #112]	; (80019c4 <SetSysClock+0xe8>)
 8001952:	4b1c      	ldr	r3, [pc, #112]	; (80019c4 <SetSysClock+0xe8>)
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800195a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800195c:	4a19      	ldr	r2, [pc, #100]	; (80019c4 <SetSysClock+0xe8>)
 800195e:	4b19      	ldr	r3, [pc, #100]	; (80019c4 <SetSysClock+0xe8>)
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001966:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001968:	4b16      	ldr	r3, [pc, #88]	; (80019c4 <SetSysClock+0xe8>)
 800196a:	4a18      	ldr	r2, [pc, #96]	; (80019cc <SetSysClock+0xf0>)
 800196c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800196e:	4a15      	ldr	r2, [pc, #84]	; (80019c4 <SetSysClock+0xe8>)
 8001970:	4b14      	ldr	r3, [pc, #80]	; (80019c4 <SetSysClock+0xe8>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001978:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800197a:	bf00      	nop
 800197c:	4b11      	ldr	r3, [pc, #68]	; (80019c4 <SetSysClock+0xe8>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d0f9      	beq.n	800197c <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001988:	4b11      	ldr	r3, [pc, #68]	; (80019d0 <SetSysClock+0xf4>)
 800198a:	f240 6205 	movw	r2, #1541	; 0x605
 800198e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001990:	4a0c      	ldr	r2, [pc, #48]	; (80019c4 <SetSysClock+0xe8>)
 8001992:	4b0c      	ldr	r3, [pc, #48]	; (80019c4 <SetSysClock+0xe8>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f023 0303 	bic.w	r3, r3, #3
 800199a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800199c:	4a09      	ldr	r2, [pc, #36]	; (80019c4 <SetSysClock+0xe8>)
 800199e:	4b09      	ldr	r3, [pc, #36]	; (80019c4 <SetSysClock+0xe8>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f043 0302 	orr.w	r3, r3, #2
 80019a6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80019a8:	bf00      	nop
 80019aa:	4b06      	ldr	r3, [pc, #24]	; (80019c4 <SetSysClock+0xe8>)
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	f003 030c 	and.w	r3, r3, #12
 80019b2:	2b08      	cmp	r3, #8
 80019b4:	d1f9      	bne.n	80019aa <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80019b6:	bf00      	nop
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	40023800 	.word	0x40023800
 80019c8:	40007000 	.word	0x40007000
 80019cc:	07405408 	.word	0x07405408
 80019d0:	40023c00 	.word	0x40023c00

080019d4 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b087      	sub	sp, #28
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	607a      	str	r2, [r7, #4]
	int div = 1;
 80019e0:	2301      	movs	r3, #1
 80019e2:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80019e4:	e004      	b.n	80019f0 <ts_itoa+0x1c>
		div *= base;
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	fb02 f303 	mul.w	r3, r2, r3
 80019ee:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	68ba      	ldr	r2, [r7, #8]
 80019f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d2f3      	bcs.n	80019e6 <ts_itoa+0x12>

	while (div != 0)
 80019fe:	e029      	b.n	8001a54 <ts_itoa+0x80>
	{
		int num = d/div;
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	68ba      	ldr	r2, [r7, #8]
 8001a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a08:	613b      	str	r3, [r7, #16]
		d = d%div;
 8001a0a:	697a      	ldr	r2, [r7, #20]
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001a12:	fb02 f201 	mul.w	r2, r2, r1
 8001a16:	1a9b      	subs	r3, r3, r2
 8001a18:	60bb      	str	r3, [r7, #8]
		div /= base;
 8001a1a:	697a      	ldr	r2, [r7, #20]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a22:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	2b09      	cmp	r3, #9
 8001a28:	dd0a      	ble.n	8001a40 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	1c59      	adds	r1, r3, #1
 8001a30:	68fa      	ldr	r2, [r7, #12]
 8001a32:	6011      	str	r1, [r2, #0]
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	b2d2      	uxtb	r2, r2
 8001a38:	3237      	adds	r2, #55	; 0x37
 8001a3a:	b2d2      	uxtb	r2, r2
 8001a3c:	701a      	strb	r2, [r3, #0]
 8001a3e:	e009      	b.n	8001a54 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	1c59      	adds	r1, r3, #1
 8001a46:	68fa      	ldr	r2, [r7, #12]
 8001a48:	6011      	str	r1, [r2, #0]
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	b2d2      	uxtb	r2, r2
 8001a4e:	3230      	adds	r2, #48	; 0x30
 8001a50:	b2d2      	uxtb	r2, r2
 8001a52:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d1d2      	bne.n	8001a00 <ts_itoa+0x2c>
	}
}
 8001a5a:	bf00      	nop
 8001a5c:	371c      	adds	r7, #28
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b088      	sub	sp, #32
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	60f8      	str	r0, [r7, #12]
 8001a6e:	60b9      	str	r1, [r7, #8]
 8001a70:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001a76:	e07d      	b.n	8001b74 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	2b25      	cmp	r3, #37	; 0x25
 8001a7e:	d171      	bne.n	8001b64 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	3301      	adds	r3, #1
 8001a84:	60bb      	str	r3, [r7, #8]
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	2b64      	cmp	r3, #100	; 0x64
 8001a8c:	d01e      	beq.n	8001acc <ts_formatstring+0x66>
 8001a8e:	2b64      	cmp	r3, #100	; 0x64
 8001a90:	dc06      	bgt.n	8001aa0 <ts_formatstring+0x3a>
 8001a92:	2b58      	cmp	r3, #88	; 0x58
 8001a94:	d050      	beq.n	8001b38 <ts_formatstring+0xd2>
 8001a96:	2b63      	cmp	r3, #99	; 0x63
 8001a98:	d00e      	beq.n	8001ab8 <ts_formatstring+0x52>
 8001a9a:	2b25      	cmp	r3, #37	; 0x25
 8001a9c:	d058      	beq.n	8001b50 <ts_formatstring+0xea>
 8001a9e:	e05d      	b.n	8001b5c <ts_formatstring+0xf6>
 8001aa0:	2b73      	cmp	r3, #115	; 0x73
 8001aa2:	d02b      	beq.n	8001afc <ts_formatstring+0x96>
 8001aa4:	2b73      	cmp	r3, #115	; 0x73
 8001aa6:	dc02      	bgt.n	8001aae <ts_formatstring+0x48>
 8001aa8:	2b69      	cmp	r3, #105	; 0x69
 8001aaa:	d00f      	beq.n	8001acc <ts_formatstring+0x66>
 8001aac:	e056      	b.n	8001b5c <ts_formatstring+0xf6>
 8001aae:	2b75      	cmp	r3, #117	; 0x75
 8001ab0:	d037      	beq.n	8001b22 <ts_formatstring+0xbc>
 8001ab2:	2b78      	cmp	r3, #120	; 0x78
 8001ab4:	d040      	beq.n	8001b38 <ts_formatstring+0xd2>
 8001ab6:	e051      	b.n	8001b5c <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	1c5a      	adds	r2, r3, #1
 8001abc:	60fa      	str	r2, [r7, #12]
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	1d11      	adds	r1, r2, #4
 8001ac2:	6079      	str	r1, [r7, #4]
 8001ac4:	6812      	ldr	r2, [r2, #0]
 8001ac6:	b2d2      	uxtb	r2, r2
 8001ac8:	701a      	strb	r2, [r3, #0]
				break;
 8001aca:	e047      	b.n	8001b5c <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	1d1a      	adds	r2, r3, #4
 8001ad0:	607a      	str	r2, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	da07      	bge.n	8001aec <ts_formatstring+0x86>
					{
						val *= -1;
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	425b      	negs	r3, r3
 8001ae0:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	1c5a      	adds	r2, r3, #1
 8001ae6:	60fa      	str	r2, [r7, #12]
 8001ae8:	222d      	movs	r2, #45	; 0x2d
 8001aea:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8001aec:	69f9      	ldr	r1, [r7, #28]
 8001aee:	f107 030c 	add.w	r3, r7, #12
 8001af2:	220a      	movs	r2, #10
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff ff6d 	bl	80019d4 <ts_itoa>
				}
				break;
 8001afa:	e02f      	b.n	8001b5c <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	1d1a      	adds	r2, r3, #4
 8001b00:	607a      	str	r2, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001b06:	e007      	b.n	8001b18 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	1c5a      	adds	r2, r3, #1
 8001b0c:	60fa      	str	r2, [r7, #12]
 8001b0e:	69ba      	ldr	r2, [r7, #24]
 8001b10:	1c51      	adds	r1, r2, #1
 8001b12:	61b9      	str	r1, [r7, #24]
 8001b14:	7812      	ldrb	r2, [r2, #0]
 8001b16:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8001b18:	69bb      	ldr	r3, [r7, #24]
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d1f3      	bne.n	8001b08 <ts_formatstring+0xa2>
					}
				}
				break;
 8001b20:	e01c      	b.n	8001b5c <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	1d1a      	adds	r2, r3, #4
 8001b26:	607a      	str	r2, [r7, #4]
 8001b28:	6819      	ldr	r1, [r3, #0]
 8001b2a:	f107 030c 	add.w	r3, r7, #12
 8001b2e:	220a      	movs	r2, #10
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff ff4f 	bl	80019d4 <ts_itoa>
				break;
 8001b36:	e011      	b.n	8001b5c <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	1d1a      	adds	r2, r3, #4
 8001b3c:	607a      	str	r2, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4619      	mov	r1, r3
 8001b42:	f107 030c 	add.w	r3, r7, #12
 8001b46:	2210      	movs	r2, #16
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff ff43 	bl	80019d4 <ts_itoa>
				break;
 8001b4e:	e005      	b.n	8001b5c <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	1c5a      	adds	r2, r3, #1
 8001b54:	60fa      	str	r2, [r7, #12]
 8001b56:	2225      	movs	r2, #37	; 0x25
 8001b58:	701a      	strb	r2, [r3, #0]
				  break;
 8001b5a:	bf00      	nop
			}
			fmt++;
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	60bb      	str	r3, [r7, #8]
 8001b62:	e007      	b.n	8001b74 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	1c5a      	adds	r2, r3, #1
 8001b68:	60fa      	str	r2, [r7, #12]
 8001b6a:	68ba      	ldr	r2, [r7, #8]
 8001b6c:	1c51      	adds	r1, r2, #1
 8001b6e:	60b9      	str	r1, [r7, #8]
 8001b70:	7812      	ldrb	r2, [r2, #0]
 8001b72:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	f47f af7d 	bne.w	8001a78 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2200      	movs	r2, #0
 8001b82:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	461a      	mov	r2, r3
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	1ad3      	subs	r3, r2, r3
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3720      	adds	r7, #32
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8001b94:	b40e      	push	{r1, r2, r3}
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b085      	sub	sp, #20
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8001b9e:	f107 0320 	add.w	r3, r7, #32
 8001ba2:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8001ba4:	68ba      	ldr	r2, [r7, #8]
 8001ba6:	69f9      	ldr	r1, [r7, #28]
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f7ff ff5c 	bl	8001a66 <ts_formatstring>
 8001bae:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3714      	adds	r7, #20
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001bbc:	b003      	add	sp, #12
 8001bbe:	4770      	bx	lr

08001bc0 <__libc_init_array>:
 8001bc0:	b570      	push	{r4, r5, r6, lr}
 8001bc2:	4e0d      	ldr	r6, [pc, #52]	; (8001bf8 <__libc_init_array+0x38>)
 8001bc4:	4c0d      	ldr	r4, [pc, #52]	; (8001bfc <__libc_init_array+0x3c>)
 8001bc6:	1ba4      	subs	r4, r4, r6
 8001bc8:	10a4      	asrs	r4, r4, #2
 8001bca:	2500      	movs	r5, #0
 8001bcc:	42a5      	cmp	r5, r4
 8001bce:	d109      	bne.n	8001be4 <__libc_init_array+0x24>
 8001bd0:	4e0b      	ldr	r6, [pc, #44]	; (8001c00 <__libc_init_array+0x40>)
 8001bd2:	4c0c      	ldr	r4, [pc, #48]	; (8001c04 <__libc_init_array+0x44>)
 8001bd4:	f000 f818 	bl	8001c08 <_init>
 8001bd8:	1ba4      	subs	r4, r4, r6
 8001bda:	10a4      	asrs	r4, r4, #2
 8001bdc:	2500      	movs	r5, #0
 8001bde:	42a5      	cmp	r5, r4
 8001be0:	d105      	bne.n	8001bee <__libc_init_array+0x2e>
 8001be2:	bd70      	pop	{r4, r5, r6, pc}
 8001be4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001be8:	4798      	blx	r3
 8001bea:	3501      	adds	r5, #1
 8001bec:	e7ee      	b.n	8001bcc <__libc_init_array+0xc>
 8001bee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001bf2:	4798      	blx	r3
 8001bf4:	3501      	adds	r5, #1
 8001bf6:	e7f2      	b.n	8001bde <__libc_init_array+0x1e>
 8001bf8:	08001c34 	.word	0x08001c34
 8001bfc:	08001c34 	.word	0x08001c34
 8001c00:	08001c34 	.word	0x08001c34
 8001c04:	08001c38 	.word	0x08001c38

08001c08 <_init>:
 8001c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c0a:	bf00      	nop
 8001c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c0e:	bc08      	pop	{r3}
 8001c10:	469e      	mov	lr, r3
 8001c12:	4770      	bx	lr

08001c14 <_fini>:
 8001c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c16:	bf00      	nop
 8001c18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c1a:	bc08      	pop	{r3}
 8001c1c:	469e      	mov	lr, r3
 8001c1e:	4770      	bx	lr
