@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\write_address_traversal.v":36:0:36:5|Found inferred clock write_address_traversal|NEXT which controls 24 sequential elements including current_count[23:0]. This clock has no specified timing constraint which may adversely impact design performance. 
