// Seed: 1613536563
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input wand id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri id_8
    , id_21,
    input uwire id_9,
    output uwire id_10
    , id_22,
    output wor id_11,
    output wor id_12,
    input uwire id_13
    , id_23,
    input uwire id_14,
    output uwire id_15,
    input supply0 id_16,
    input supply1 id_17,
    input tri id_18,
    output wor id_19
);
  assign id_10 = 1;
  wire id_24;
  module_0(
      id_23, id_24, id_22, id_24
  );
endmodule
