window.SIDEBAR_ITEMS = {"struct":["CONF_SPEC"],"type":["BS_CLK_EN_R","BS_CLK_EN_W","CAVLC_RAM_CLK_EN_R","CAVLC_RAM_CLK_EN_W","CLAVLC_CLK_EN_R","CLAVLC_CLK_EN_W","CLK_EN_R","CLK_EN_W","CUR_MB_RAM_CLK_EN_R","CUR_MB_RAM_CLK_EN_W","DB_CLK_EN_R","DB_CLK_EN_W","DB_RAM_CLK_EN_R","DB_RAM_CLK_EN_W","DECI_CLK_EN_R","DECI_CLK_EN_W","FETCH_RAM_CLK_EN_R","FETCH_RAM_CLK_EN_W","FME_CLK_EN_R","FME_CLK_EN_W","FME_RAM_CLK_EN_R","FME_RAM_CLK_EN_W","I4X4_REF_RAM_CLK_EN_R","I4X4_REF_RAM_CLK_EN_W","IME_CLK_EN_R","IME_CLK_EN_W","IME_RAM_CLK_EN_R","IME_RAM_CLK_EN_W","INTERPOLATOR_CLK_EN_R","INTERPOLATOR_CLK_EN_W","INTRA_CLK_EN_R","INTRA_CLK_EN_W","MC_CLK_EN_R","MC_CLK_EN_W","MC_RAM_CLK_EN_R","MC_RAM_CLK_EN_W","MVD_RAM_CLK_EN_R","MVD_RAM_CLK_EN_W","MV_MERGE_CLK_EN_R","MV_MERGE_CLK_EN_W","PRE_RAM_CLK_EN_R","PRE_RAM_CLK_EN_W","QUANT_RAM_CLK_EN1_R","QUANT_RAM_CLK_EN1_W","QUANT_RAM_CLK_EN2_R","QUANT_RAM_CLK_EN2_W","R","REC_RAM_CLK_EN1_R","REC_RAM_CLK_EN1_W","REC_RAM_CLK_EN2_R","REC_RAM_CLK_EN2_W","REF_RAM_CLK_EN_R","REF_RAM_CLK_EN_W","W"]};