#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000303e0a0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v00000000030c79f0_0 .var "Clk", 0 0;
v00000000030c7090_0 .var "Reset", 0 0;
v00000000030c82b0_0 .var "Start", 0 0;
v00000000030c8530_0 .var/i "counter", 31 0;
v00000000030c7130_0 .var/i "i", 31 0;
v00000000030c7c70_0 .var/i "outfile", 31 0;
S_000000000303e220 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_000000000303e0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v00000000030c7db0_0 .net "aluctrl", 2 0, v00000000030646d0_0;  1 drivers
v00000000030c8ad0_0 .net "aluop_o", 31 0, v0000000003064db0_0;  1 drivers
v00000000030c8350_0 .net "alusrc_o", 31 0, v0000000003064590_0;  1 drivers
v00000000030c8490_0 .net "clk_i", 0 0, v00000000030c79f0_0;  1 drivers
v00000000030c8170_0 .net "ctrl_aluop", 1 0, L_00000000030c7f90;  1 drivers
v00000000030c7450_0 .net "ctrl_alusrc", 0 0, L_00000000030c7d10;  1 drivers
v00000000030c88f0_0 .net "ctrl_regdst", 0 0, L_0000000003041a90;  1 drivers
L_0000000004c400d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000030c7b30_0 .net "ctrl_regwrite", 0 0, L_0000000004c400d0;  1 drivers
v00000000030c7950_0 .net "imm32", 31 0, L_00000000030daeb0;  1 drivers
v00000000030c8990_0 .net "inst", 31 0, L_0000000003041b00;  1 drivers
v00000000030c74f0_0 .net "inst_addr", 31 0, v0000000003065490_0;  1 drivers
v00000000030c83f0_0 .net "pc_i", 31 0, L_00000000030c7630;  1 drivers
v00000000030c8f30_0 .net "regdst_o", 4 0, v0000000003064b30_0;  1 drivers
v00000000030c7270_0 .net "rsData_o", 31 0, L_0000000003041940;  1 drivers
v00000000030c8670_0 .net "rst_i", 0 0, v00000000030c7090_0;  1 drivers
v00000000030c8210_0 .net "rtData_o", 31 0, L_0000000003041b70;  1 drivers
v00000000030c8b70_0 .net "start_i", 0 0, v00000000030c82b0_0;  1 drivers
L_00000000030c85d0 .part L_0000000003041b00, 26, 6;
L_00000000030c8710 .part L_0000000003041b00, 21, 5;
L_00000000030da7d0 .part L_0000000003041b00, 16, 5;
L_00000000030d9830 .part L_0000000003041b00, 16, 5;
L_00000000030da9b0 .part L_0000000003041b00, 11, 5;
L_00000000030da190 .part L_0000000003041b00, 0, 16;
L_00000000030da0f0 .part L_0000000003041b00, 0, 6;
S_000000000303d310 .scope module, "ALU" "ALU" 3 85, 4 1 0, S_000000000303e220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0000000003065fd0_0 .net "ALUCtrl_i", 2 0, v00000000030646d0_0;  alias, 1 drivers
L_0000000004c40238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000003065030_0 .net "Zero_o", 0 0, L_0000000004c40238;  1 drivers
v00000000030650d0_0 .net "data1_i", 31 0, L_0000000003041940;  alias, 1 drivers
v00000000030657b0_0 .net "data2_i", 31 0, v0000000003064590_0;  alias, 1 drivers
v0000000003064db0_0 .var "data_o", 31 0;
E_000000000306eb20 .event edge, v0000000003065fd0_0, v00000000030657b0_0, v00000000030650d0_0;
S_000000000303d490 .scope module, "ALU_Control" "ALU_Control" 3 93, 5 1 0, S_000000000303e220;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v00000000030646d0_0 .var "ALUCtrl_o", 2 0;
v0000000003065b70_0 .net "ALUOp_i", 1 0, L_00000000030c7f90;  alias, 1 drivers
v0000000003065170_0 .net "funct_i", 5 0, L_00000000030da0f0;  1 drivers
E_000000000306e2e0 .event edge, v0000000003065b70_0, v0000000003065170_0;
S_0000000003037c20 .scope module, "Add_PC" "Adder" 3 36, 6 1 0, S_000000000303e220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0000000003066070_0 .net "data1_i", 31 0, v0000000003065490_0;  alias, 1 drivers
L_0000000004c40118 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000003065850_0 .net "data2_i", 31 0, L_0000000004c40118;  1 drivers
v0000000003064f90_0 .net "data_o", 31 0, L_00000000030c7630;  alias, 1 drivers
L_00000000030c7630 .arith/sum 32, v0000000003065490_0, L_0000000004c40118;
S_0000000003037da0 .scope module, "Control" "Control" 3 28, 7 1 0, S_000000000303e220;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 1 "RegDst_o"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
L_0000000003041a90 .functor NOT 1, L_00000000030c7590, C4<0>, C4<0>, C4<0>;
v0000000003064a90_0 .net "ALUOp_o", 1 0, L_00000000030c7f90;  alias, 1 drivers
v0000000003065ad0_0 .net "ALUSrc_o", 0 0, L_00000000030c7d10;  alias, 1 drivers
v0000000003064770_0 .net "Op_i", 5 0, L_00000000030c85d0;  1 drivers
v0000000003065350_0 .net "RegDst_o", 0 0, L_0000000003041a90;  alias, 1 drivers
v00000000030641d0_0 .net "RegWrite_o", 0 0, L_0000000004c400d0;  alias, 1 drivers
v00000000030644f0_0 .net *"_s1", 0 0, L_00000000030c7590;  1 drivers
L_0000000004c40088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000003064810_0 .net/2u *"_s4", 0 0, L_0000000004c40088;  1 drivers
v00000000030648b0_0 .net *"_s7", 0 0, L_00000000030c73b0;  1 drivers
L_00000000030c7590 .part L_00000000030c85d0, 3, 1;
L_00000000030c73b0 .part L_00000000030c85d0, 3, 1;
L_00000000030c7f90 .concat [ 1 1 0 0], L_00000000030c73b0, L_0000000004c40088;
L_00000000030c7d10 .part L_00000000030c85d0, 3, 1;
S_0000000003035760 .scope module, "Instruction_Memory" "Instruction_Memory" 3 50, 8 1 0, S_000000000303e220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0000000003041b00 .functor BUFZ 32, L_00000000030c8030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000003064950_0 .net *"_s0", 31 0, L_00000000030c8030;  1 drivers
v0000000003064270_0 .net *"_s2", 31 0, L_00000000030c7bd0;  1 drivers
v0000000003065990_0 .net *"_s4", 29 0, L_00000000030c7a90;  1 drivers
L_0000000004c40160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000030652b0_0 .net *"_s6", 1 0, L_0000000004c40160;  1 drivers
v0000000003064d10_0 .net "addr_i", 31 0, v0000000003065490_0;  alias, 1 drivers
v0000000003065710_0 .net "instr_o", 31 0, L_0000000003041b00;  alias, 1 drivers
v00000000030649f0 .array "memory", 255 0, 31 0;
L_00000000030c8030 .array/port v00000000030649f0, L_00000000030c7bd0;
L_00000000030c7a90 .part v0000000003065490_0, 2, 30;
L_00000000030c7bd0 .concat [ 30 2 0 0], L_00000000030c7a90, L_0000000004c40160;
S_00000000030358e0 .scope module, "MUX_ALUSrc" "MUX32" 3 73, 9 1 0, S_000000000303e220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v00000000030658f0_0 .net "data1_i", 31 0, L_0000000003041b70;  alias, 1 drivers
v0000000003065a30_0 .net "data2_i", 31 0, L_00000000030daeb0;  alias, 1 drivers
v0000000003064590_0 .var "data_o", 31 0;
v0000000003064e50_0 .net "select_i", 0 0, L_00000000030c7d10;  alias, 1 drivers
E_000000000306e1e0 .event edge, v0000000003065ad0_0, v0000000003065a30_0, v00000000030658f0_0;
S_0000000003032ab0 .scope module, "MUX_RegDst" "MUX5" 3 66, 10 1 0, S_000000000303e220;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
v0000000003064310_0 .net "data1_i", 4 0, L_00000000030d9830;  1 drivers
v0000000003065c10_0 .net "data2_i", 4 0, L_00000000030da9b0;  1 drivers
v0000000003064b30_0 .var "data_o", 4 0;
v0000000003064ef0_0 .net "select_i", 0 0, L_0000000003041a90;  alias, 1 drivers
E_000000000306eae0 .event edge, v0000000003065350_0, v0000000003065c10_0, v0000000003064310_0;
S_0000000003032c30 .scope module, "PC" "PC" 3 42, 11 1 0, S_000000000303e220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v00000000030653f0_0 .net "clk_i", 0 0, v00000000030c79f0_0;  alias, 1 drivers
v0000000003064bd0_0 .net "pc_i", 31 0, L_00000000030c7630;  alias, 1 drivers
v0000000003065490_0 .var "pc_o", 31 0;
v0000000003065530_0 .net "rst_i", 0 0, v00000000030c7090_0;  alias, 1 drivers
v0000000003065cb0_0 .net "start_i", 0 0, v00000000030c82b0_0;  alias, 1 drivers
E_000000000306e960/0 .event negedge, v0000000003065530_0;
E_000000000306e960/1 .event posedge, v00000000030653f0_0;
E_000000000306e960 .event/or E_000000000306e960/0, E_000000000306e960/1;
S_0000000003031e00 .scope module, "Registers" "Registers" 3 55, 12 1 0, S_000000000303e220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0000000003041940 .functor BUFZ 32, L_00000000030c76d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000003041b70 .functor BUFZ 32, L_00000000030c7810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000003065d50_0 .net "RDaddr_i", 4 0, v0000000003064b30_0;  alias, 1 drivers
v0000000003065df0_0 .net "RDdata_i", 31 0, v0000000003064db0_0;  alias, 1 drivers
v0000000003065e90_0 .net "RSaddr_i", 4 0, L_00000000030c8710;  1 drivers
v0000000003065f30_0 .net "RSdata_o", 31 0, L_0000000003041940;  alias, 1 drivers
v00000000030643b0_0 .net "RTaddr_i", 4 0, L_00000000030da7d0;  1 drivers
v0000000003064450_0 .net "RTdata_o", 31 0, L_0000000003041b70;  alias, 1 drivers
v00000000030c87b0_0 .net "RegWrite_i", 0 0, L_0000000004c400d0;  alias, 1 drivers
v00000000030c80d0_0 .net *"_s0", 31 0, L_00000000030c76d0;  1 drivers
v00000000030c8850_0 .net *"_s10", 6 0, L_00000000030c78b0;  1 drivers
L_0000000004c401f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000030c8d50_0 .net *"_s13", 1 0, L_0000000004c401f0;  1 drivers
v00000000030c7310_0 .net *"_s2", 6 0, L_00000000030c7770;  1 drivers
L_0000000004c401a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000030c71d0_0 .net *"_s5", 1 0, L_0000000004c401a8;  1 drivers
v00000000030c8c10_0 .net *"_s8", 31 0, L_00000000030c7810;  1 drivers
v00000000030c8cb0_0 .net "clk_i", 0 0, v00000000030c79f0_0;  alias, 1 drivers
v00000000030c8df0 .array "register", 31 0, 31 0;
E_000000000306efa0 .event posedge, v00000000030653f0_0;
L_00000000030c76d0 .array/port v00000000030c8df0, L_00000000030c7770;
L_00000000030c7770 .concat [ 5 2 0 0], L_00000000030c8710, L_0000000004c401a8;
L_00000000030c7810 .array/port v00000000030c8df0, L_00000000030c78b0;
L_00000000030c78b0 .concat [ 5 2 0 0], L_00000000030da7d0, L_0000000004c401f0;
S_0000000003031f80 .scope module, "Sign_Extend" "Sign_Extend" 3 80, 13 1 0, S_000000000303e220;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v00000000030c7ef0_0 .net *"_s1", 0 0, L_00000000030d9d30;  1 drivers
v00000000030c7e50_0 .net *"_s2", 15 0, L_00000000030d9290;  1 drivers
v00000000030c8e90_0 .net "data_i", 15 0, L_00000000030da190;  1 drivers
v00000000030c8a30_0 .net "data_o", 31 0, L_00000000030daeb0;  alias, 1 drivers
L_00000000030d9d30 .part L_00000000030da190, 15, 1;
LS_00000000030d9290_0_0 .concat [ 1 1 1 1], L_00000000030d9d30, L_00000000030d9d30, L_00000000030d9d30, L_00000000030d9d30;
LS_00000000030d9290_0_4 .concat [ 1 1 1 1], L_00000000030d9d30, L_00000000030d9d30, L_00000000030d9d30, L_00000000030d9d30;
LS_00000000030d9290_0_8 .concat [ 1 1 1 1], L_00000000030d9d30, L_00000000030d9d30, L_00000000030d9d30, L_00000000030d9d30;
LS_00000000030d9290_0_12 .concat [ 1 1 1 1], L_00000000030d9d30, L_00000000030d9d30, L_00000000030d9d30, L_00000000030d9d30;
L_00000000030d9290 .concat [ 4 4 4 4], LS_00000000030d9290_0_0, LS_00000000030d9290_0_4, LS_00000000030d9290_0_8, LS_00000000030d9290_0_12;
L_00000000030daeb0 .concat [ 16 16 0 0], L_00000000030da190, L_00000000030d9290;
    .scope S_0000000003032c30;
T_0 ;
    %wait E_000000000306e960;
    %load/vec4 v0000000003065530_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000003065490_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000003065cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000003064bd0_0;
    %assign/vec4 v0000000003065490_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000003065490_0;
    %assign/vec4 v0000000003065490_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000003031e00;
T_1 ;
    %wait E_000000000306efa0;
    %load/vec4 v00000000030c87b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000003065df0_0;
    %load/vec4 v0000000003065d50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000030c8df0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000003032ab0;
T_2 ;
    %wait E_000000000306eae0;
    %load/vec4 v0000000003064ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000000003065c10_0;
    %store/vec4 v0000000003064b30_0, 0, 5;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000003064310_0;
    %store/vec4 v0000000003064b30_0, 0, 5;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000030358e0;
T_3 ;
    %wait E_000000000306e1e0;
    %load/vec4 v0000000003064e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000000003065a30_0;
    %store/vec4 v0000000003064590_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000030658f0_0;
    %store/vec4 v0000000003064590_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000303d310;
T_4 ;
    %wait E_000000000306eb20;
    %load/vec4 v0000000003065fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v00000000030650d0_0;
    %load/vec4 v00000000030657b0_0;
    %add;
    %store/vec4 v0000000003064db0_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v00000000030650d0_0;
    %load/vec4 v00000000030657b0_0;
    %sub;
    %store/vec4 v0000000003064db0_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v00000000030650d0_0;
    %load/vec4 v00000000030657b0_0;
    %and;
    %store/vec4 v0000000003064db0_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v00000000030650d0_0;
    %load/vec4 v00000000030657b0_0;
    %or;
    %store/vec4 v0000000003064db0_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000000030650d0_0;
    %load/vec4 v00000000030657b0_0;
    %mul;
    %store/vec4 v0000000003064db0_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000303d490;
T_5 ;
    %wait E_000000000306e2e0;
    %load/vec4 v0000000003065b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0000000003065170_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000030646d0_0, 0, 3;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000030646d0_0, 0, 3;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000030646d0_0, 0, 3;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000030646d0_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000030646d0_0, 0, 3;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000030646d0_0, 0, 3;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000303e0a0;
T_6 ;
    %delay 25, 0;
    %load/vec4 v00000000030c79f0_0;
    %inv;
    %store/vec4 v00000000030c79f0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000303e0a0;
T_7 ;
    %vpi_call 2 19 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000030c8530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000030c7130_0, 0, 32;
T_7.0 ;
    %load/vec4 v00000000030c7130_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000030c7130_0;
    %store/vec4a v00000000030649f0, 4, 0;
    %load/vec4 v00000000030c7130_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000030c7130_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000030c7130_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000000030c7130_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000030c7130_0;
    %store/vec4a v00000000030c8df0, 4, 0;
    %load/vec4 v00000000030c7130_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000030c7130_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %vpi_call 2 36 "$readmemb", "instruction.txt", v00000000030649f0 {0 0 0};
    %vpi_func 2 39 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v00000000030c7c70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000030c79f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000030c7090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000030c82b0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000030c7090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000030c82b0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000000000303e0a0;
T_8 ;
    %wait E_000000000306efa0;
    %load/vec4 v00000000030c8530_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 2 54 "$stop" {0 0 0};
T_8.0 ;
    %vpi_call 2 57 "$fdisplay", v00000000030c7c70_0, "PC = %d", v0000000003065490_0 {0 0 0};
    %vpi_call 2 60 "$fdisplay", v00000000030c7c70_0, "Registers" {0 0 0};
    %vpi_call 2 61 "$fdisplay", v00000000030c7c70_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v00000000030c8df0, 0>, &A<v00000000030c8df0, 8>, &A<v00000000030c8df0, 16>, &A<v00000000030c8df0, 24> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v00000000030c7c70_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v00000000030c8df0, 1>, &A<v00000000030c8df0, 9>, &A<v00000000030c8df0, 17>, &A<v00000000030c8df0, 25> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v00000000030c7c70_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v00000000030c8df0, 2>, &A<v00000000030c8df0, 10>, &A<v00000000030c8df0, 18>, &A<v00000000030c8df0, 26> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v00000000030c7c70_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v00000000030c8df0, 3>, &A<v00000000030c8df0, 11>, &A<v00000000030c8df0, 19>, &A<v00000000030c8df0, 27> {0 0 0};
    %vpi_call 2 65 "$fdisplay", v00000000030c7c70_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v00000000030c8df0, 4>, &A<v00000000030c8df0, 12>, &A<v00000000030c8df0, 20>, &A<v00000000030c8df0, 28> {0 0 0};
    %vpi_call 2 66 "$fdisplay", v00000000030c7c70_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v00000000030c8df0, 5>, &A<v00000000030c8df0, 13>, &A<v00000000030c8df0, 21>, &A<v00000000030c8df0, 29> {0 0 0};
    %vpi_call 2 67 "$fdisplay", v00000000030c7c70_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v00000000030c8df0, 6>, &A<v00000000030c8df0, 14>, &A<v00000000030c8df0, 22>, &A<v00000000030c8df0, 30> {0 0 0};
    %vpi_call 2 68 "$fdisplay", v00000000030c7c70_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v00000000030c8df0, 7>, &A<v00000000030c8df0, 15>, &A<v00000000030c8df0, 23>, &A<v00000000030c8df0, 31> {0 0 0};
    %vpi_call 2 70 "$fdisplay", v00000000030c7c70_0, "\012" {0 0 0};
    %load/vec4 v00000000030c8530_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000030c8530_0, 0, 32;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "MUX5.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
