

================================================================
== Vitis HLS Report for 'relu_combined'
================================================================
* Date:           Thu May 19 16:02:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        relu_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.936 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    2|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_18_1  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_29_2  |        6|        ?|         7|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 2
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 8 5 6 7 }
  Pipeline-1 : II = 1, D = 4, States = { 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 9 2 10 
2 --> 9 3 
3 --> 4 
4 --> 8 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 5 
9 --> 
10 --> 9 11 
11 --> 12 
12 --> 13 
13 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.45>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 14 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty, i32 0, i32 0, void @empty_0, i32 2, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty, i32 0, i32 0, void @empty_0, i32 2, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty, i32 0, i32 0, void @empty_0, i32 2, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 2"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty, i32 0, i32 0, void @empty_0, i32 2, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 2"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop" [relu_combined/main.cpp:5]   --->   Operation 34 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim" [relu_combined/main.cpp:5]   --->   Operation 35 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (2.47ns)   --->   "%cmp171 = icmp_sgt  i32 %dim_read, i32 0" [relu_combined/main.cpp:5]   --->   Operation 36 'icmp' 'cmp171' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %fwprop_read, void, void" [relu_combined/main.cpp:16]   --->   Operation 37 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %cmp171, void %._crit_edge, void %.lr.ph78" [relu_combined/main.cpp:29]   --->   Operation 38 'br' 'br_ln29' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %dim_read" [relu_combined/main.cpp:29]   --->   Operation 39 'trunc' 'trunc_ln29' <Predicate = (!fwprop_read & cmp171)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%br_ln29 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21" [relu_combined/main.cpp:29]   --->   Operation 40 'br' 'br_ln29' <Predicate = (!fwprop_read & cmp171)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %cmp171, void %._crit_edge, void %.lr.ph" [relu_combined/main.cpp:18]   --->   Operation 41 'br' 'br_ln18' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %dim_read" [relu_combined/main.cpp:18]   --->   Operation 42 'trunc' 'trunc_ln18' <Predicate = (fwprop_read & cmp171)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%br_ln18 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [relu_combined/main.cpp:18]   --->   Operation 43 'br' 'br_ln18' <Predicate = (fwprop_read & cmp171)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i_1 = phi i31 0, void %.lr.ph78, i31 %add_ln29, void" [relu_combined/main.cpp:29]   --->   Operation 44 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.52ns)   --->   "%add_ln29 = add i31 %i_1, i31 1" [relu_combined/main.cpp:29]   --->   Operation 45 'add' 'add_ln29' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln29 = icmp_eq  i31 %i_1, i31 %trunc_ln29" [relu_combined/main.cpp:29]   --->   Operation 47 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 48 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21.split, void %._crit_edge.loopexit" [relu_combined/main.cpp:29]   --->   Operation 49 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln1494_2 = trunc i31 %i_1"   --->   Operation 50 'trunc' 'trunc_ln1494_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i10 %trunc_ln1494_2"   --->   Operation 51 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1494_1"   --->   Operation 52 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 53 [3/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 53 'load' 'x_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 55 [2/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 55 'load' 'x_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 4.11>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [relu_combined/main.cpp:29]   --->   Operation 56 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 57 'load' 'x_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 58 [1/1] (2.42ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i16 %x_load_1, i16 0"   --->   Operation 58 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln1494_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, void" [relu_combined/main.cpp:30]   --->   Operation 59 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln1494_1" [relu_combined/main.cpp:31]   --->   Operation 60 'getelementptr' 'dy_addr' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_4 : Operation 61 [3/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr" [relu_combined/main.cpp:31]   --->   Operation 61 'load' 'dy_load' <Predicate = (icmp_ln1494_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 5 <SV = 5> <Delay = 4.93>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%dx_addr_1 = getelementptr i16 %dx, i32 0, i32 %zext_ln1494_1" [relu_combined/main.cpp:34]   --->   Operation 62 'getelementptr' 'dx_addr_1' <Predicate = (!icmp_ln1494_1)> <Delay = 0.00>
ST_5 : Operation 63 [3/3] (3.25ns)   --->   "%store_ln34 = store i16 0, i10 %dx_addr_1" [relu_combined/main.cpp:34]   --->   Operation 63 'store' 'store_ln34' <Predicate = (!icmp_ln1494_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 64 [1/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr" [relu_combined/main.cpp:31]   --->   Operation 64 'load' 'dy_load' <Predicate = (icmp_ln1494_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln1494_1" [relu_combined/main.cpp:31]   --->   Operation 65 'getelementptr' 'dx_addr' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln31 = store i16 %dy_load, i10 %dx_addr" [relu_combined/main.cpp:31]   --->   Operation 66 'store' 'store_ln31' <Predicate = (icmp_ln1494_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln32 = br void" [relu_combined/main.cpp:32]   --->   Operation 67 'br' 'br_ln32' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>

State 6 <SV = 6> <Delay = 3.25>
ST_6 : Operation 68 [2/3] (3.25ns)   --->   "%store_ln34 = store i16 0, i10 %dx_addr_1" [relu_combined/main.cpp:34]   --->   Operation 68 'store' 'store_ln34' <Predicate = (!icmp_ln1494_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 7 <SV = 7> <Delay = 3.25>
ST_7 : Operation 69 [1/3] (3.25ns)   --->   "%store_ln34 = store i16 0, i10 %dx_addr_1" [relu_combined/main.cpp:34]   --->   Operation 69 'store' 'store_ln34' <Predicate = (!icmp_ln1494_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!icmp_ln1494_1)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.68>
ST_8 : Operation 71 [2/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr" [relu_combined/main.cpp:31]   --->   Operation 71 'load' 'dy_load' <Predicate = (icmp_ln1494_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!fwprop_read & cmp171)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 73 'br' 'br_ln0' <Predicate = (fwprop_read & cmp171)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [relu_combined/main.cpp:39]   --->   Operation 74 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 2.52>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %.lr.ph, i31 %add_ln18, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split" [relu_combined/main.cpp:18]   --->   Operation 75 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (2.52ns)   --->   "%add_ln18 = add i31 %i, i31 1" [relu_combined/main.cpp:18]   --->   Operation 76 'add' 'add_ln18' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (2.47ns)   --->   "%icmp_ln18 = icmp_eq  i31 %i, i31 %trunc_ln18" [relu_combined/main.cpp:18]   --->   Operation 78 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 79 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void %._crit_edge.loopexit6" [relu_combined/main.cpp:18]   --->   Operation 80 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i31 %i"   --->   Operation 81 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i10 %trunc_ln1494"   --->   Operation 82 'zext' 'zext_ln1494' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1494"   --->   Operation 83 'getelementptr' 'x_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 84 [3/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 84 'load' 'x_load' <Predicate = (!icmp_ln18)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 11 <SV = 2> <Delay = 1.68>
ST_11 : Operation 85 [2/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 85 'load' 'x_load' <Predicate = (!icmp_ln18)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 12 <SV = 3> <Delay = 4.86>
ST_12 : Operation 86 [1/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 86 'load' 'x_load' <Predicate = (!icmp_ln18)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = trunc i16 %x_load"   --->   Operation 87 'trunc' 'trunc_ln1494_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %x_load, i16 0"   --->   Operation 88 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln18)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.75ns)   --->   "%select_ln19 = select i1 %icmp_ln1494, i15 %trunc_ln1494_1, i15 0" [relu_combined/main.cpp:19]   --->   Operation 89 'select' 'select_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 4> <Delay = 3.25>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [relu_combined/main.cpp:18]   --->   Operation 90 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln1494" [relu_combined/main.cpp:20]   --->   Operation 91 'getelementptr' 'y_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i15 %select_ln19" [relu_combined/main.cpp:20]   --->   Operation 92 'zext' 'zext_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln20 = store i16 %zext_ln20, i10 %y_addr" [relu_combined/main.cpp:20]   --->   Operation 93 'store' 'store_ln20' <Predicate = (!icmp_ln18)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.45ns
The critical path consists of the following:
	s_axi read on port 'dim' (relu_combined/main.cpp:5) [28]  (1 ns)
	'icmp' operation ('cmp171', relu_combined/main.cpp:5) [29]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 2>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', relu_combined/main.cpp:29) with incoming values : ('add_ln29', relu_combined/main.cpp:29) [37]  (0 ns)
	'add' operation ('add_ln29', relu_combined/main.cpp:29) [38]  (2.52 ns)

 <State 3>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load_1') on array 'x' [48]  (1.68 ns)

 <State 4>: 4.11ns
The critical path consists of the following:
	'load' operation ('x_load_1') on array 'x' [48]  (1.68 ns)
	'icmp' operation ('icmp_ln1494_1') [49]  (2.43 ns)

 <State 5>: 4.94ns
The critical path consists of the following:
	'load' operation ('dy_load', relu_combined/main.cpp:31) on array 'dy' [57]  (1.68 ns)
	'store' operation ('store_ln31', relu_combined/main.cpp:31) of variable 'dy_load', relu_combined/main.cpp:31 on array 'dx' [59]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln34', relu_combined/main.cpp:34) of constant 0 on array 'dx' [53]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln34', relu_combined/main.cpp:34) of constant 0 on array 'dx' [53]  (3.25 ns)

 <State 8>: 1.68ns
The critical path consists of the following:
	'load' operation ('dy_load', relu_combined/main.cpp:31) on array 'dy' [57]  (1.68 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', relu_combined/main.cpp:18) with incoming values : ('add_ln18', relu_combined/main.cpp:18) [71]  (0 ns)
	'add' operation ('add_ln18', relu_combined/main.cpp:18) [72]  (2.52 ns)

 <State 11>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load') on array 'x' [82]  (1.68 ns)

 <State 12>: 4.86ns
The critical path consists of the following:
	'load' operation ('x_load') on array 'x' [82]  (1.68 ns)
	'icmp' operation ('icmp_ln1494') [84]  (2.43 ns)
	'select' operation ('select_ln19', relu_combined/main.cpp:19) [86]  (0.754 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('y_addr', relu_combined/main.cpp:20) [85]  (0 ns)
	'store' operation ('store_ln20', relu_combined/main.cpp:20) of variable 'zext_ln20', relu_combined/main.cpp:20 on array 'y' [88]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
