#ChipScope Core Generator Project File Version 3.0
#Fri Jun 11 22:42:32 UTC 2021
SignalExport.asyncInputWidth=0
SignalExport.asyncOutputWidth=0
SignalExport.clockChannel=CLK
SignalExport.syncInput<0000>=SyncIn[0]
SignalExport.syncInputWidth=1
SignalExport.syncOutput<0000>=SyncOut[0]
SignalExport.syncOutputWidth=1
SignalExport.type=vio

