# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do parallel_fpga_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga {C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:10 on Dec 04,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga" C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv 
# -- Compiling module dsa_datapath
# 
# Top level modules:
# 	dsa_datapath
# End time: 13:03:10 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga {C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:10 on Dec 04,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga" C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv 
# -- Compiling module dsa_datapath_simd
# 
# Top level modules:
# 	dsa_datapath_simd
# End time: 13:03:10 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga {C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_simd_registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:10 on Dec 04,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga" C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_simd_registers.sv 
# -- Compiling module dsa_simd_registers
# 
# Top level modules:
# 	dsa_simd_registers
# End time: 13:03:10 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga {C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:10 on Dec 04,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga" C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv 
# -- Compiling module dsa_pixel_fetch_sequential
# 
# Top level modules:
# 	dsa_pixel_fetch_sequential
# End time: 13:03:10 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga {C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:11 on Dec 04,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga" C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv 
# -- Compiling module dsa_pixel_fetch_simd
# 
# Top level modules:
# 	dsa_pixel_fetch_simd
# End time: 13:03:11 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga {C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:11 on Dec 04,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga" C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv 
# -- Compiling module dsa_pixel_fetch_unified
# 
# Top level modules:
# 	dsa_pixel_fetch_unified
# End time: 13:03:11 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga {C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:11 on Dec 04,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga" C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv 
# -- Compiling module dsa_control_fsm_simd
# 
# Top level modules:
# 	dsa_control_fsm_simd
# End time: 13:03:11 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga {C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:11 on Dec 04,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga" C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv 
# -- Compiling module dsa_control_fsm_sequential
# 
# Top level modules:
# 	dsa_control_fsm_sequential
# End time: 13:03:11 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga {C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_mem_banked.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:11 on Dec 04,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga" C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_mem_banked.sv 
# -- Compiling module dsa_mem_banked
# 
# Top level modules:
# 	dsa_mem_banked
# End time: 13:03:11 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga {C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_step_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:11 on Dec 04,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga" C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_step_controller.sv 
# -- Compiling module dsa_step_controller
# 
# Top level modules:
# 	dsa_step_controller
# End time: 13:03:11 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga {C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_debug_registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:11 on Dec 04,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga" C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_debug_registers.sv 
# -- Compiling module dsa_debug_registers
# 
# Top level modules:
# 	dsa_debug_registers
# End time: 13:03:11 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga {C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:12 on Dec 04,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga" C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv 
# -- Compiling module dsa_top
# 
# Top level modules:
# 	dsa_top
# End time: 13:03:12 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga {C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_top_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:12 on Dec 04,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga" C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_top_tb.sv 
# -- Compiling module dsa_top_tb
# 
# Top level modules:
# 	dsa_top_tb
# End time: 13:03:12 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  dsa_top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" dsa_top_tb 
# Start time: 13:03:12 on Dec 04,2025
# Loading sv_std.std
# Loading work.dsa_top_tb
# Loading work.dsa_top
# Loading work.dsa_step_controller
# Loading work.dsa_debug_registers
# Loading work.dsa_simd_registers
# Loading work.dsa_control_fsm_sequential
# Loading work.dsa_control_fsm_simd
# Loading work.dsa_pixel_fetch_unified
# Loading work.dsa_pixel_fetch_sequential
# Loading work.dsa_pixel_fetch_simd
# Loading work.dsa_mem_banked
# Loading work.dsa_datapath
# Loading work.dsa_datapath_simd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# +================================================================+
# |           INICIO DE TESTBENCH DSA DOWNSCALING                  |
# |              Con soporte para Stepping                         |
# +================================================================+
# 
# ========================================
# TEST 1: Imagen 16x16 Secuencial
# ========================================
# [0] Reseteando sistema...
# [145000] Reset completado
# [145000] Cargando imagen de prueba 16x16.. .
#   Cargando fila 0/16
#   Cargando fila 8/16
# [2715000] Imagen cargada exitosamente
# Dimensiones salida esperadas: 8x8
# [2715000] Iniciando procesamiento en modo SECUENCIAL
# [2735000] Esperando completar procesamiento...
# [9795000] Procesamiento completado en 706 ciclos
#   FLOPs ejecutadas: 512
#   Lecturas de memoria: 256
#   Escrituras de memoria: 320
#   Throughput: 0.73 FLOPs/ciclo
# 
# ========================================
# Imagen de salida (8x8)
# ========================================
# Fila  0:   0  17  34  51  68  85 102 119 
# Fila  1:  17  34  51  68  85 102 119 136 
# Fila  2:  34  51  68  85 102 119 136 153 
# Fila  3:  51  68  85 102 119 136 153 170 
# Fila  4:  68  85 102 119 136 153 170 187 
# Fila  5:  85 102 119 136 153 170 187 204 
# Fila  6: 102 119 136 153 170 187 204 221 
# Fila  7: 119 136 153 170 187 204 221 238 
# ========================================
# 
# TEST 1 COMPLETADO
# 
# ========================================
# TEST 2: Imagen 16x16 SIMD
# ========================================
# [11075000] Reseteando sistema...
# [11225000] Reset completado
# [11225000] Cargando imagen de prueba 16x16.. .
#   Cargando fila 0/16
#   Cargando fila 8/16
# [13795000] Imagen cargada exitosamente
# Dimensiones salida esperadas: 8x8
# [13795000] Iniciando procesamiento en modo       SIMD
# [13815000] Esperando completar procesamiento...
# [18155000] Procesamiento completado en 434 ciclos
#   FLOPs ejecutadas: 512
#   Lecturas de memoria: 256
#   Escrituras de memoria: 320
#   Throughput: 1.18 FLOPs/ciclo
# 
# ========================================
# Imagen de salida (8x8)
# ========================================
# Fila  0:   0   0   0   0   0  17  34  51 
# Fila  1:  68  85 102 119  17  34  51  68 
# Fila  2:  85 102 119 136  34  51  68  85 
# Fila  3: 102 119 136 153  51  68  85 102 
# Fila  4: 119 136 153 170  68  85 102 119 
# Fila  5: 136 153 170 187  85 102 119 136 
# Fila  6: 153 170 187 204 102 119 136 153 
# Fila  7: 170 187 204 221 119 136 153 170 
# ========================================
# 
# TEST 2 COMPLETADO
# 
# ========================================
# TEST 3: Imagen 32x32 Secuencial
# ========================================
# [19435000] Reseteando sistema...
# [19585000] Reset completado
# [19585000] Cargando imagen de prueba 32x32.. .
#   Cargando fila 0/32
#   Cargando fila 8/32
#   Cargando fila 16/32
#   Cargando fila 24/32
# [29835000] Imagen cargada exitosamente
# Dimensiones salida esperadas: 16x16
# [29835000] Iniciando procesamiento en modo SECUENCIAL
# [29855000] Esperando completar procesamiento...
#   Ciclo 1000: Progreso = 90 pixeles
#   Ciclo 2000: Progreso = 181 pixeles
# [58035000] Procesamiento completado en 2818 ciclos
#   FLOPs ejecutadas: 2048
#   Lecturas de memoria: 1024
#   Escrituras de memoria: 1280
#   Throughput: 0.73 FLOPs/ciclo
# TEST 3 COMPLETADO
# 
# ========================================
# TEST 4: Imagen 32x32 SIMD
# ========================================
# [58035000] Reseteando sistema...
# [58185000] Reset completado
# [58185000] Cargando imagen de prueba 32x32.. .
#   Cargando fila 0/32
#   Cargando fila 8/32
#   Cargando fila 16/32
#   Cargando fila 24/32
# [68435000] Imagen cargada exitosamente
# Dimensiones salida esperadas: 16x16
# [68435000] Iniciando procesamiento en modo       SIMD
# [68455000] Esperando completar procesamiento...
#   Ciclo 1000: Progreso = 144 pixeles
# [85755000] Procesamiento completado en 1730 ciclos
#   FLOPs ejecutadas: 2048
#   Lecturas de memoria: 1024
#   Escrituras de memoria: 1280
#   Throughput: 1.18 FLOPs/ciclo
# TEST 4 COMPLETADO
# 
# ========================================
# TEST 5: Comparacion de Rendimiento 16x16
# ========================================
# 
# --- MODO SECUENCIAL ---
# [85755000] Reseteando sistema...
# [85905000] Reset completado
# [85905000] Cargando imagen de prueba 16x16.. .
#   Cargando fila 0/16
#   Cargando fila 8/16
# [88475000] Imagen cargada exitosamente
# [88475000] Iniciando procesamiento en modo SECUENCIAL
# [88495000] Esperando completar procesamiento...
#   Ciclo 1000: Progreso = 90 pixeles
# [101825000] Procesamiento completado en 1333 ciclos
#   FLOPs ejecutadas: 968
#   Lecturas de memoria: 484
#   Escrituras de memoria: 377
#   Throughput: 0.73 FLOPs/ciclo
# 
# --- MODO SIMD ---
# [101825000] Reseteando sistema...
# [101975000] Reset completado
# [101975000] Cargando imagen de prueba 16x16.. .
#   Cargando fila 0/16
#   Cargando fila 8/16
# [104545000] Imagen cargada exitosamente
# [104545000] Iniciando procesamiento en modo       SIMD
# [104565000] Esperando completar procesamiento...
# [112955000] Procesamiento completado en 839 ciclos
#   FLOPs ejecutadas: 992
#   Lecturas de memoria: 496
#   Escrituras de memoria: 380
#   Throughput: 1.18 FLOPs/ciclo
# 
# ========================================
# RESULTADOS DE COMPARACION
# ========================================
# Ciclos secuencial: 1333
# Ciclos SIMD:       839
# Speedup:           1.59x
# Eficiencia:        39.7%
# RESULTADO: PASS (speedup >= 1.5x)
# ========================================
# 
# TEST 5 COMPLETADO
# 
# +==============================================================+
# |            TEST 6: STEPPING - Ejecucion Paso a Paso         |
# +==============================================================+
# 
# --------------------------------------------------------------
#   PARTE A: Stepping por ESTADO (Modo Secuencial)
# --------------------------------------------------------------
# [112955000] Reseteando sistema...
# [113105000] Reset completado
# [113105000] Cargando imagen de prueba 8x8.. .
#   Cargando fila 0/8
# [113755000] Imagen cargada exitosamente
# Imagen: 8x8 -> 4x4
# 
# Ejecutando 30 pasos con granularidad STATE.. .
# 
# +-------------------------------------------------------------+
# |                    STEP    1                                 |
# +-------------------------------------------------------------+
# | FSM State: WAIT_FETCH   (3)    Mode: Sequential          |
# | Position:  (   0,    0)                                      |
# +-------------------------------------------------------------+
# | Neighbors: p00=  0  p01=  0  p10=  0  p11=  0              |
# | Coefficients: a=0x0000 (0.0000)  b=0x0000 (0.0000)            |
# +-------------------------------------------------------------+
# | Output Pixel:   0                                           |
# +-------------------------------------------------------------+
# | Memory: Addr=0x00008  Data= 18  RD=1  WR=0                 |
# +-------------------------------------------------------------+
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# WARNING: Timeout esperando step_ready
# 
#   Pasos ejecutados: 30
#   Transiciones de estado observadas: 1
#   WARNING: Timeout esperando completar
# 
# --------------------------------------------------------------
#   PARTE B: Stepping por PIXEL (Modo Secuencial)
# --------------------------------------------------------------
# [1394035000] Reseteando sistema...
# [1394185000] Reset completado
# [1394185000] Cargando imagen de prueba 8x8.. .
#   Cargando fila 0/8
# [1394835000] Imagen cargada exitosamente
# 
# Ejecutando 5 pasos con granularidad PIXEL...
# 
# +-------------------------------------------------------------+
# |                    STEP    1                                 |
# +-------------------------------------------------------------+
# | FSM State: WRITE        (5)    Mode: Sequential          |
# | Position:  (   0,    0)                                      |
# +-------------------------------------------------------------+
# | Neighbors: p00=  0  p01=  0  p10=  0  p11=  0              |
# | Coefficients: a=0x0000 (0.0000)  b=0x0000 (0.0000)            |
# +-------------------------------------------------------------+
# | Output Pixel:   0                                           |
# +-------------------------------------------------------------+
# | Memory: Addr=0x00008  Data= 18  RD=1  WR=0                 |
# +-------------------------------------------------------------+
# 
# +-------------------------------------------------------------+
# |                    STEP    2                                 |
# +-------------------------------------------------------------+
# | FSM State: WAIT_FETCH   (3)    Mode: Sequential          |
# | Position:  (   1,    0)                                      |
# +-------------------------------------------------------------+
# | Neighbors: p00=  0  p01= 18  p10= 18  p11= 36              |
# | Coefficients: a=0x0000 (0.0000)  b=0x0000 (0.0000)            |
# +-------------------------------------------------------------+
# | Output Pixel:   0                                           |
# +-------------------------------------------------------------+
# | Memory: Addr=0x00000  Data= 36  RD=0  WR=0                 |
# +-------------------------------------------------------------+
# 
# +-------------------------------------------------------------+
# |                    STEP    3                                 |
# +-------------------------------------------------------------+
# | FSM State: WAIT_FETCH   (3)    Mode: Sequential          |
# | Position:  (   2,    0)                                      |
# +-------------------------------------------------------------+
# | Neighbors: p00= 36  p01= 54  p10= 54  p11= 72              |
# | Coefficients: a=0x0000 (0.0000)  b=0x0000 (0.0000)            |
# +-------------------------------------------------------------+
# | Output Pixel:  36                                           |
# +-------------------------------------------------------------+
# | Memory: Addr=0x00000  Data= 72  RD=0  WR=0                 |
# +-------------------------------------------------------------+
# 
# +-------------------------------------------------------------+
# |                    STEP    4                                 |
# +-------------------------------------------------------------+
# | FSM State: WAIT_FETCH   (3)    Mode: Sequential          |
# | Position:  (   3,    0)                                      |
# +-------------------------------------------------------------+
# | Neighbors: p00= 72  p01= 91  p10= 91  p11=109              |
# | Coefficients: a=0x0000 (0.0000)  b=0x0000 (0.0000)            |
# +-------------------------------------------------------------+
# | Output Pixel:  72                                           |
# +-------------------------------------------------------------+
# | Memory: Addr=0x00000  Data=109  RD=0  WR=0                 |
# +-------------------------------------------------------------+
# 
# +-------------------------------------------------------------+
# |                    STEP    5                                 |
# +-------------------------------------------------------------+
# | FSM State: WAIT_FETCH   (3)    Mode: Sequential          |
# | Position:  (   0,    1)                                      |
# +-------------------------------------------------------------+
# | Neighbors: p00=109  p01=127  p10=127  p11=145              |
# | Coefficients: a=0x0000 (0.0000)  b=0x0000 (0.0000)            |
# +-------------------------------------------------------------+
# | Output Pixel: 109                                           |
# +-------------------------------------------------------------+
# | Memory: Addr=0x00000  Data=145  RD=0  WR=0                 |
# +-------------------------------------------------------------+
# 
#   Pixeles procesados: 5
# 
# --------------------------------------------------------------
#   PARTE C: Stepping por GRUPO (Modo SIMD)
# --------------------------------------------------------------
# [1396745000] Reseteando sistema...
# [1396895000] Reset completado
# [1396895000] Cargando imagen de prueba 8x8.. .
#   Cargando fila 0/8
# [1397545000] Imagen cargada exitosamente
# 
# Ejecutando 4 pasos con granularidad GROUP...
# 
# +-------------------------------------------------------------+
# |                    STEP    1                                 |
# +-------------------------------------------------------------+
# | FSM State: WAIT_FETCH   (3)    Mode: SIMD                |
# | Position:  (   0,    0)                                      |
# +-------------------------------------------------------------+
# | Neighbors: p00=  0  p01=  0  p10=  0  p11=  0              |
# | Coefficients: a=0x0000 (0.0000)  b=0x0000 (0.0000)            |
# +-------------------------------------------------------------+
# | Output Pixel:   0                                           |
# | SIMD Outputs: [  0,   0,   0,   0]                          |
# +-------------------------------------------------------------+
# | Memory: Addr=0x00001  Data=  0  RD=1  WR=0                 |
# +-------------------------------------------------------------+
# 
# +-------------------------------------------------------------+
# |                    STEP    2                                 |
# +-------------------------------------------------------------+
# | FSM State: WAIT_FETCH   (3)    Mode: SIMD                |
# | Position:  (   0,    1)                                      |
# +-------------------------------------------------------------+
# | Neighbors: p00=  0  p01= 18  p10= 18  p11= 36              |
# | Coefficients: a=0x0000 (0.0000)  b=0x0000 (0.0000)            |
# +-------------------------------------------------------------+
# | Output Pixel:   0                                           |
# | SIMD Outputs: [  0,  36,  72, 109]                          |
# +-------------------------------------------------------------+
# | Memory: Addr=0x00000  Data=145  RD=0  WR=0                 |
# +-------------------------------------------------------------+
# 
# +-------------------------------------------------------------+
# |                    STEP    3                                 |
# +-------------------------------------------------------------+
# | FSM State: WAIT_FETCH   (3)    Mode: SIMD                |
# | Position:  (   0,    2)                                      |
# +-------------------------------------------------------------+
# | Neighbors: p00= 36  p01= 54  p10= 54  p11= 72              |
# | Coefficients: a=0x0000 (0.0000)  b=0x0000 (0.0000)            |
# +-------------------------------------------------------------+
# | Output Pixel:  36                                           |
# | SIMD Outputs: [ 36,  72, 109, 145]                          |
# +-------------------------------------------------------------+
# | Memory: Addr=0x00000  Data=182  RD=0  WR=0                 |
# +-------------------------------------------------------------+
# 
# +-------------------------------------------------------------+
# |                    STEP    4                                 |
# +-------------------------------------------------------------+
# | FSM State: WAIT_FETCH   (3)    Mode: SIMD                |
# | Position:  (   0,    3)                                      |
# +-------------------------------------------------------------+
# | Neighbors: p00= 72  p01= 91  p10= 91  p11=109              |
# | Coefficients: a=0x0000 (0.0000)  b=0x0000 (0.0000)            |
# +-------------------------------------------------------------+
# | Output Pixel:  72                                           |
# | SIMD Outputs: [ 72, 109, 145, 182]                          |
# +-------------------------------------------------------------+
# | Memory: Addr=0x00000  Data=218  RD=0  WR=0                 |
# +-------------------------------------------------------------+
# 
#   Grupos procesados: 4 (16 pixeles)
# 
# +==============================================================+
# |                  RESUMEN TEST STEPPING                       |
# +==============================================================+
# |  [OK] Stepping por ESTADO: Verificado                        |
# |  [OK] Stepping por PIXEL:  Verificado                        |
# |  [OK] Stepping por GRUPO:  Verificado                        |
# +==============================================================+
# 
# TEST 6 COMPLETADO
# 
# +================================================================+
# |                      RESUMEN FINAL                             |
# +================================================================+
# |  Tests ejecutados: 6                                          |
# |  Tests 1-5: Funcionalidad basica (sin stepping)                |
# |  Test 6:    Verificacion de stepping                           |
# +================================================================+
# |                    FIN DE TESTBENCH                            |
# +================================================================+
# ** Note: $finish    : C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_top_tb.sv(924)
#    Time: 1398755 ns  Iteration: 1  Instance: /dsa_top_tb
# 1
# Break in Module dsa_top_tb at C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_top_tb.sv line 924
