Library IEEE;
use ieee.std_logic_1164.all;
entity lab_02_01 is
	port (
			Dec0,Dec1,Inc0,Inc1 : out std_logic_vector (7 downto 0);
			clk : in std_logic;
			);
end twoDigcountDecComp;
architecture lab_02_01_arch of lab_02_01 is

component twoDigcountInc is
	port (
			D0,D1 : out std_logic_vector (3 downto 0);
			clk: in std_logic;
			Co	:	out std_logic
			);
end component;
component twoDigcountDecComp is
	port (
			D0,D1 : out std_logic_vector (3 downto 0);
			clk: in std_logic;
			Co	:	out std_logic
			);
end component;
component Timing_Reference is
	port ( clk: in std_logic; -- Pin connected to P11 (N14)
			clk_2Hz: out std_logic);-- Can check it using PIN A8 - LEDR0

end component;


	signal 	Dec_0, Dec_1, Inc_0, Inc_1 , Nine_s:  std_logic_vector (3 downto 0);
	--signal 	T_s :  std_logic_vector (3 downto 0);
	signal	o_Co_s , C_s : std_logic ;
	signal 	s_clk : std_logic; 
	
	begin
	Nine_s<="1001";
	a0: twoDigcountInc port map
	 (
			D0 => Inc_0 , D1 =>Inc_1,
			clk=>s_clk,
			Co=>o_Co_s
			);
	a1: four_bit_add_sub_b 
	Port map ( 
			A =>Nine_s,
			B =>Inc_0,
			Ctrl=>'1',
			S =>Dec_0
			);
	a2: four_bit_add_sub_b 
	Port map ( 
			A =>Nine_s,
			B =>Inc_1,
			Ctrl=>'1',
			S =>Dec_1
			);
	
	
	D0<=Dec_0;D1<=Dec_1;-- : out std_logic_vector (3 downto 0);
	s_clk<=clk;
	Co<=o_Co_s;

end lab_02_01_arch;