// Seed: 257523704
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  assign module_1.id_23 = 0;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd82,
    parameter id_3 = 32'd58
) (
    _id_1,
    id_2,
    _id_3,
    id_4[1 :-1&id_1],
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16[1 : id_3],
    id_17[1'b0 :-1],
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  input logic [7:0] id_17;
  input logic [7:0] id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  module_0 modCall_1 (
      id_15,
      id_13,
      id_15,
      id_5
  );
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input logic [7:0] id_4;
  inout wire _id_3;
  output wire id_2;
  output wire _id_1;
  wor  id_20 = id_12 == 1;
  wire id_21 = id_14, id_22 = id_20.id_20, id_23 = -1'b0;
  generate
    wire id_24 = id_21#(
        .id_13(1),
        .id_11(1),
        .id_19(1)
    );
  endgenerate
endmodule
