<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com"
		xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
		xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
	<spirit:vendor>imperial</spirit:vendor>
	<spirit:library>customized_ip</spirit:library>
	<spirit:name>zynq_system_vivado_activity_thread_0_0</spirit:name>
	<spirit:version>1.0</spirit:version>
	<spirit:busInterfaces>
		<spirit:busInterface>
			<spirit:name>M_AXI_A</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="aximm"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="aximm_rtl"
					spirit:version="1.0"/>
			<spirit:master>
				<spirit:addressSpaceRef spirit:addressSpaceRef="Data"/>
			</spirit:master>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_AWID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWADDR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_AWADDR</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWLEN</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_AWLEN</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWSIZE</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_AWSIZE</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWBURST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_AWBURST</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWLOCK</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_AWLOCK</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWCACHE</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_AWCACHE</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWPROT</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_AWPROT</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWQOS</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_AWQOS</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWUSER</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_AWUSER</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_AWVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_AWREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_WDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WSTRB</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_WSTRB</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WLAST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_WLAST</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WUSER</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_WUSER</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_WVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_WREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_BID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BRESP</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_BRESP</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BUSER</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_BUSER</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_BVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_BREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_ARID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARADDR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_ARADDR</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARLEN</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_ARLEN</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARSIZE</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_ARSIZE</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARBURST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_ARBURST</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARLOCK</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_ARLOCK</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARCACHE</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_ARCACHE</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARPROT</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_ARPROT</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARQOS</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_ARQOS</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARUSER</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_ARUSER</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_ARVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_ARREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_RID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_RDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RRESP</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_RRESP</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RLAST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_RLAST</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RUSER</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_RUSER</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_RVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_a_RREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:endianness>little</spirit:endianness>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>ADDR_WIDTH</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_A.ADDR_WIDTH">32</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>MAX_BURST_LENGTH</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_A.MAX_BURST_LENGTH">256</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>NUM_READ_OUTSTANDING</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_A.NUM_READ_OUTSTANDING">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_A.NUM_WRITE_OUTSTANDING">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>PROTOCOL</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_A.PROTOCOL">AXI4</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>READ_WRITE_MODE</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_A.READ_WRITE_MODE">READ_WRITE</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_A.SUPPORTS_NARROW_BURST">0</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>S_AXI_CORE_IO</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="aximm"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="aximm_rtl"
					spirit:version="1.0"/>
			<spirit:slave>
				<spirit:memoryMapRef spirit:memoryMapRef="S_AXI_CORE_IO"/>
			</spirit:slave>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWADDR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_AWADDR</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_AWVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_AWREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_WDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WSTRB</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_WSTRB</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_WVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_WREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BRESP</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_BRESP</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_BVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_BREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARADDR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_ARADDR</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_ARVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_ARREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_RDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RRESP</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_RRESP</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_RVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_CORE_IO_RREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:endianness>little</spirit:endianness>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>ADDR_WIDTH</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_CORE_IO.ADDR_WIDTH">8</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>DATA_WIDTH</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_CORE_IO.DATA_WIDTH">32</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>PROTOCOL</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_CORE_IO.PROTOCOL">AXI4LITE</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>READ_WRITE_MODE</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_CORE_IO.READ_WRITE_MODE">READ_WRITE</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>interrupt</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="interrupt"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="interrupt_rtl"
					spirit:version="1.0"/>
			<spirit:master/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>INTERRUPT</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>interrupt</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>SENSITIVITY</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.INTERRUPT.SENSITIVITY">LEVEL_HIGH</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>aclk</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="clock"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="clock_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>CLK</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>aclk</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>ASSOCIATED_BUSIF</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">M_AXI_A:S_AXI_CORE_IO</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>ASSOCIATED_RESET</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>aresetn</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="reset"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="reset_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>aresetn</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>POLARITY</spirit:name>
					<spirit:value spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY">ACTIVE_LOW</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
	</spirit:busInterfaces>
	<spirit:addressSpaces>
		<spirit:addressSpace>
			<spirit:name>Data</spirit:name>
			<spirit:range spirit:format="string">4G</spirit:range>
			<spirit:width>32</spirit:width>
		</spirit:addressSpace>
	</spirit:addressSpaces>
	<spirit:memoryMaps>
		<spirit:memoryMap>
			<spirit:name>S_AXI_CORE_IO</spirit:name>
			<spirit:addressBlock>
				<spirit:name>Reg</spirit:name>
				<spirit:baseAddress spirit:format="long"
						spirit:resolve="immediate">0</spirit:baseAddress>
				<spirit:range spirit:format="long"
						spirit:resolve="generated">65536</spirit:range>
				<spirit:width>32</spirit:width>
				<spirit:usage>register</spirit:usage>
				<spirit:access>read-write</spirit:access>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>OFFSET_BASE_PARAM</spirit:name>
						<spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.REG.OFFSET_BASE_PARAM">C_S_AXI_CORE_IO_BASEADDR</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>OFFSET_HIGH_PARAM</spirit:name>
						<spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.REG.OFFSET_HIGH_PARAM">C_S_AXI_CORE_IO_HIGHADDR</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:addressBlock>
		</spirit:memoryMap>
	</spirit:memoryMaps>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>xilinx_veriloginstantiationtemplate</spirit:name>
				<spirit:displayName>Verilog Instantiation Template</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_veriloginstantiationtemplate_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>3822515105</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>3</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Tue Jul 08 14:48:53 UTC 2014</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>StaleAtRelink</spirit:name>
						<spirit:value>false</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_verilogsynthesis</spirit:name>
				<spirit:displayName>Verilog Synthesis</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>3822515105</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>3</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Tue Jul 08 14:49:13 UTC 2014</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>StaleAtRelink</spirit:name>
						<spirit:value>false</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
				<spirit:displayName>Verilog Simulation</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>2561809169</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>3</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Tue Jul 08 14:49:39 UTC 2014</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>StaleAtRelink</spirit:name>
						<spirit:value>false</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_miscfiles</spirit:name>
				<spirit:displayName>Miscellaneous</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:misc.files</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_miscfiles_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>3822515105</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>3</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Tue Jul 08 14:49:40 UTC 2014</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>StaleAtRelink</spirit:name>
						<spirit:value>false</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_softwaredriver</spirit:name>
				<spirit:displayName>Software Driver</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>3822515105</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>3</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Tue Jul 08 14:49:41 UTC 2014</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>StaleAtRelink</spirit:name>
						<spirit:value>false</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
		</spirit:views>
		<spirit:ports>
			<spirit:port>
				<spirit:name>m_axi_a_AWID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_A_ID_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_AWADDR</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_A_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_AWLEN</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>7</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_AWSIZE</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>2</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_AWBURST</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_AWLOCK</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_AWCACHE</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>3</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_AWPROT</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>2</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_AWQOS</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>3</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_AWUSER</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_A_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_A_ENABLE_USER_PORTS&apos;)))">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_AWVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_AWREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_WDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_A_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_WSTRB</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_A_DATA_WIDTH&apos;)) div 8) - 1)">3</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_WLAST</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_WUSER</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_A_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_A_ENABLE_USER_PORTS&apos;)))">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_WVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_WREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_BID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_A_ID_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_BRESP</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_BUSER</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_A_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_A_ENABLE_USER_PORTS&apos;)))">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_BVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_BREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_ARID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_A_ID_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_ARADDR</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_A_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_ARLEN</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>7</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_ARSIZE</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>2</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_ARBURST</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_ARLOCK</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_ARCACHE</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>3</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_ARPROT</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>2</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_ARQOS</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>3</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_ARUSER</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_A_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_A_ENABLE_USER_PORTS&apos;)))">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_ARVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_ARREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_RID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_A_ID_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_RDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_A_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_RRESP</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_RLAST</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_RUSER</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_A_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_A_ENABLE_USER_PORTS&apos;)))">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_RVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_a_RREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_AWADDR</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CORE_IO_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_AWVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_AWREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_WDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CORE_IO_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_WSTRB</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CORE_IO_DATA_WIDTH&apos;)) div 8) - 1)">3</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_WVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_WREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_BRESP</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_BVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_BREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_ARADDR</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CORE_IO_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_ARVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_ARREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_RDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CORE_IO_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_RRESP</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_RVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_CORE_IO_RREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>interrupt</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>aclk</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>aresetn</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
		</spirit:ports>
		<spirit:modelParameters>
			<spirit:modelParameter xsi:type="spirit:nameValueTypeType"
					spirit:dataType="integer">
				<spirit:name>C_M_AXI_A_ID_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_A_ID_WIDTH">1</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_A_ADDR_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="immediate"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_A_ADDR_WIDTH">32</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_A_DATA_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_A_DATA_WIDTH">32</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_A_AWUSER_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_A_AWUSER_WIDTH">1</spirit:value>
				<spirit:vendorExtensions>
					<xilinx:parameterInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:parameterInfo>
				</spirit:vendorExtensions>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_A_ARUSER_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_A_ARUSER_WIDTH">1</spirit:value>
				<spirit:vendorExtensions>
					<xilinx:parameterInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:parameterInfo>
				</spirit:vendorExtensions>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_A_WUSER_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_A_WUSER_WIDTH">1</spirit:value>
				<spirit:vendorExtensions>
					<xilinx:parameterInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:parameterInfo>
				</spirit:vendorExtensions>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_A_RUSER_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_A_RUSER_WIDTH">1</spirit:value>
				<spirit:vendorExtensions>
					<xilinx:parameterInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:parameterInfo>
				</spirit:vendorExtensions>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_A_BUSER_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_A_BUSER_WIDTH">1</spirit:value>
				<spirit:vendorExtensions>
					<xilinx:parameterInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:parameterInfo>
				</spirit:vendorExtensions>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="std_logic_vector">
				<spirit:name>C_M_AXI_A_TARGET_ADDR</spirit:name>
				<spirit:value spirit:format="bitString"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_A_TARGET_ADDR"
						spirit:bitStringLength="32">0x00000000</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="std_logic_vector">
				<spirit:name>C_M_AXI_A_USER_VALUE</spirit:name>
				<spirit:value spirit:format="bitString"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_A_USER_VALUE"
						spirit:bitStringLength="32">0x00000000</spirit:value>
				<spirit:vendorExtensions>
					<xilinx:parameterInfo>
						<xilinx:enablement>
							<xilinx:presence>optional</xilinx:presence>
							<xilinx:isEnabled xilinx:resolve="dependent">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:parameterInfo>
				</spirit:vendorExtensions>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="std_logic_vector">
				<spirit:name>C_M_AXI_A_PROT_VALUE</spirit:name>
				<spirit:value spirit:format="bitString"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_A_PROT_VALUE"
						spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="std_logic_vector">
				<spirit:name>C_M_AXI_A_CACHE_VALUE</spirit:name>
				<spirit:value spirit:format="bitString"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_A_CACHE_VALUE"
						spirit:bitStringLength="4">&quot;0011&quot;</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_S_AXI_CORE_IO_ADDR_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_S_AXI_CORE_IO_ADDR_WIDTH">8</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_S_AXI_CORE_IO_DATA_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="immediate"
						spirit:id="MODELPARAM_VALUE.C_S_AXI_CORE_IO_DATA_WIDTH">32</spirit:value>
			</spirit:modelParameter>
		</spirit:modelParameters>
	</spirit:model>
	<spirit:choices>
		<spirit:choice>
			<spirit:name>choices_0</spirit:name>
			<spirit:enumeration spirit:text="32">32</spirit:enumeration>
			<spirit:enumeration spirit:text="64">64</spirit:enumeration>
			<spirit:enumeration spirit:text="128">128</spirit:enumeration>
			<spirit:enumeration spirit:text="256">256</spirit:enumeration>
		</spirit:choice>
	</spirit:choices>
	<spirit:fileSets>
		<spirit:fileSet>
			<spirit:name>xilinx_veriloginstantiationtemplate_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>zynq_system_vivado_activity_thread_0_0.veo</spirit:name>
				<spirit:userFileType>verilogTemplate</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>xbip_utils_v3_0/hdl/xbip_utils_v3_0_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_utils_v3_0/hdl/xcc_utils_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/global_util_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/axi_utils_v2_0_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/axi_utils_comps.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/glb_srl_fifo.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/glb_ifx_slave.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/glb_ifx_master.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/axi_slave_2to1.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/axi_slave_3to1.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/axi_slave_4to1.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48a_wrapper_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48a1_wrapper_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e_wrapper_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e2_wrapper_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_rtl.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_bram18k_v3_0/hdl/xbip_bram18k_hdl_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_bram18k_v3_0/hdl/xbip_bram18k_synth.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_bram18k_v3_0/hdl/xbip_bram18k_rtl.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/mult_gen_v12_0_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/mult_gen_v12_0_viv_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/mult_gen_v12_0_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/op_resize.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/delay_line.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/cc_compare.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/luts.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/mult18.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/dsp_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/hybrid.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/ccm_dist_mem.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/ccm_sp_block_mem.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/ccm_dp_block_mem.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/ccm_syncmem.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/ccm_scaled_adder.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/ccm_operation.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/ccm.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/three_input_adder.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/multMxN_lut6.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/mult_gen_v12_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/floating_point_v7_0_viv_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/floating_point_v7_0_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/floating_point_v7_0_consts.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_exp/floating_point_v7_0_exp_table_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/floating_point_v7_0_table_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vt2m/vt2mUtils.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vt2m/vt2mComps.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vt2m/vt2mArch.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vm2/vm2Utils.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vm2/vm2Comps.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vm2/vm2Arch.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vm2/vmsMultCore.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vm2/dsp48MultALine.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vm2/dsp48Mult.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vm2/xMult.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/flt_utils.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/delay.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/mux_bus2.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/twos_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/carry_chain.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/mux4.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/compare_gt.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/compare_eq_im.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/compare_ne_im.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/compare_eq.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/compare.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/special_detect.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/norm_zero_det.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/zero_det_sel.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/shift_msb_first.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/flt_dec_op.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/lead_zero_encode.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/dsp48e2_wrapper.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/addsub_logic.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/addsub_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/addsub.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/flt_round_bit.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/norm_and_round_dsp48e1_sgl.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/norm_and_round_logic.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/alignment.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/normalize.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/align_add_dsp48e1_sgl.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/align_add.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/multadd.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/compare_ge.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/fix_to_flt_conv/fix_to_flt_conv_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/fix_to_flt_conv/fix_to_flt_conv.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_to_fix_conv/flt_to_fix_conv.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_cmp/flt_cmp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_sqrt/flt_sqrt.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_div/flt_div_mant_addsub.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_div/flt_div_mant.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_div/flt_div_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_div/flt_div.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_lat_dbl.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_sgl.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_dbl.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e2_dbl.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_qq.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_xx.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_part.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/flt_mult.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_add/flt_add_lat_align_add.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_add/flt_add_lat_norm.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_add/flt_add_lat_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_add/flt_add_lat.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_add/flt_add.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recip_approx.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recip_nr.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recip_reduction_calc.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recip_eval.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recip_postprocess.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recip_specialcase.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recip_recomb.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recipsqrt_sp_sqrt_r_rom.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recipsqrt_dp_recsqrt_r_rom.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recipsqrt_dp_m_calc.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recip.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_addsub_taylor_fabric.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_addsub_taylor_combiner_fabric.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_single_one_detect.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_inproc.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_L_block_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_L_memory.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_L_block.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_rr_mul_iter.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_rr_mul.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_rr.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_taylor.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_shift_msb_first.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_lead_zero_encode.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_normalize.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_norm.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_rnd.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_specialcase.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_recomb.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_exp/flt_exp_specialcase.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_exp/flt_exp_recomb.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_exp/flt_exp_e2zmzm1.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_exp/flt_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_specialcase.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_round_bit.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_renorm_and_round_logic.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_special_detect.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_add_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_alignment.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_addsub_dsp1.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_addsub_dsp2.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_addsub.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_align_add.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_norm_logic.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_add_logic.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_add.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_mul.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_accum/flt_accum_flt_to_fix.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_accum/flt_accum_bit_encode.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_accum/flt_accum.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/floating_point_v7_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/sinf_or_cosf_hls_sin_cos_K0_V_rom.dat</spirit:name>
				<spirit:userFileType>mif</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_fexp_32ns_32ns_32_8_full_dsp.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_fsqrt_32ns_32ns_32_10.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_ap_rst_if.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/sinf_or_cosf_hls_sin_cos_K0_V.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_uitofp_64ns_32_4.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_fsub_32ns_32ns_32_4_full_dsp.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_fdiv_32ns_32ns_32_12.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_kernel_loop.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_fcmp_32ns_32ns_1_3.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_mul_31ns_31s_62_6.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_thread_result_buff_0.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/sinf_or_cosf.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_CORE_IO_if.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/taus_ran_gaussian_boxmuller.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_flog_32ns_32ns_32_9_full_dsp.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_fadd_32ns_32ns_32_4_full_dsp.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_a_if.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_fexp_6_full_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_fdiv_10_no_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_fsqrt_8_no_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_uitofp_2_no_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_fcmp_1_no_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_flog_7_full_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_fadd_2_full_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_fmul_1_max_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_fsub_2_full_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>constraints/vivado_activity_thread_ooc.xdc</spirit:name>
				<spirit:userFileType>xdc</spirit:userFileType>
				<spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
				<spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
				<spirit:userFileType>USED_IN_implementation</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>synth/zynq_system_vivado_activity_thread_0_0.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>xbip_utils_v3_0/hdl/xbip_utils_v3_0_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_utils_v3_0/hdl/xcc_utils_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/global_util_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/axi_utils_v2_0_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/axi_utils_comps.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/glb_srl_fifo.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/glb_ifx_slave.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/glb_ifx_master.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/axi_slave_2to1.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/axi_slave_3to1.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>axi_utils_v2_0/hdl/axi_slave_4to1.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48a_wrapper_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48a1_wrapper_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e_wrapper_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e2_wrapper_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_rtl.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_bram18k_v3_0/hdl/xbip_bram18k_hdl_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_bram18k_v3_0/hdl/xbip_bram18k_synth.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_bram18k_v3_0/hdl/xbip_bram18k_rtl.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/mult_gen_v12_0_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/mult_gen_v12_0_viv_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/mult_gen_v12_0_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/op_resize.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/delay_line.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/cc_compare.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/luts.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/mult18.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/dsp_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/hybrid.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/ccm_dist_mem.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/ccm_sp_block_mem.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/ccm_dp_block_mem.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/ccm_syncmem.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/ccm_scaled_adder.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/ccm_operation.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/ccm.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/three_input_adder.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/multMxN_lut6.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>mult_gen_v12_0/hdl/mult_gen_v12_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/floating_point_v7_0_viv_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/floating_point_v7_0_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/floating_point_v7_0_consts.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_exp/floating_point_v7_0_exp_table_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/floating_point_v7_0_table_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vt2m/vt2mUtils.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vt2m/vt2mComps.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vt2m/vt2mArch.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vm2/vm2Utils.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vm2/vm2Comps.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vm2/vm2Arch.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vm2/vmsMultCore.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vm2/dsp48MultALine.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vm2/dsp48Mult.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/vm2/xMult.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/flt_utils.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/delay.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/mux_bus2.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/twos_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/carry_chain.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/mux4.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/compare_gt.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/compare_eq_im.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/compare_ne_im.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/compare_eq.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/compare.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/special_detect.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/norm_zero_det.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/zero_det_sel.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/shift_msb_first.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/flt_dec_op.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/lead_zero_encode.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/dsp48e2_wrapper.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/addsub_logic.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/addsub_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/addsub.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/flt_round_bit.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/norm_and_round_dsp48e1_sgl.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/norm_and_round_logic.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/alignment.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/normalize.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/align_add_dsp48e1_sgl.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/align_add.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/multadd.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/shared/compare_ge.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/fix_to_flt_conv/fix_to_flt_conv_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/fix_to_flt_conv/fix_to_flt_conv.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_to_fix_conv/flt_to_fix_conv.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_cmp/flt_cmp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_sqrt/flt_sqrt.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_div/flt_div_mant_addsub.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_div/flt_div_mant.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_div/flt_div_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_div/flt_div.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_lat_dbl.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_sgl.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_dbl.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e2_dbl.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_qq.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_xx.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_part.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_mult/flt_mult.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_add/flt_add_lat_align_add.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_add/flt_add_lat_norm.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_add/flt_add_lat_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_add/flt_add_lat.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_add/flt_add.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recip_approx.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recip_nr.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recip_reduction_calc.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recip_eval.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recip_postprocess.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recip_specialcase.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recip_recomb.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recipsqrt_sp_sqrt_r_rom.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recipsqrt_dp_recsqrt_r_rom.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recipsqrt_dp_m_calc.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_recip/flt_recip.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_addsub_taylor_fabric.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_addsub_taylor_combiner_fabric.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_single_one_detect.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_inproc.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_L_block_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_L_memory.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_L_block.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_rr_mul_iter.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_rr_mul.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_rr.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_taylor.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_shift_msb_first.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_lead_zero_encode.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_normalize.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_norm.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_rnd.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_specialcase.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log_recomb.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_log/flt_log.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_exp/flt_exp_specialcase.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_exp/flt_exp_recomb.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_exp/flt_exp_e2zmzm1.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_exp/flt_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_specialcase.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_round_bit.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_renorm_and_round_logic.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_special_detect.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_add_exp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_alignment.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_addsub_dsp1.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_addsub_dsp2.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_addsub.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_align_add.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_norm_logic.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_add_logic.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_add.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma_mul.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_fma/flt_fma.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_accum/flt_accum_flt_to_fix.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_accum/flt_accum_bit_encode.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/flt_accum/flt_accum.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>floating_point_v7_0/hdl/floating_point_v7_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/sinf_or_cosf_hls_sin_cos_K0_V_rom.dat</spirit:name>
				<spirit:userFileType>mif</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_fexp_32ns_32ns_32_8_full_dsp.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_fsqrt_32ns_32ns_32_10.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_ap_rst_if.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/sinf_or_cosf_hls_sin_cos_K0_V.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_uitofp_64ns_32_4.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_fsub_32ns_32ns_32_4_full_dsp.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_fdiv_32ns_32ns_32_12.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_kernel_loop.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_fcmp_32ns_32ns_1_3.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_mul_31ns_31s_62_6.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_top.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_thread_result_buff_0.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/sinf_or_cosf.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_CORE_IO_if.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/taus_ran_gaussian_boxmuller.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_flog_32ns_32ns_32_9_full_dsp.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_fadd_32ns_32ns_32_4_full_dsp.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/vivado_activity_thread_a_if.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_fexp_6_full_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_fdiv_10_no_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_fsqrt_8_no_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_uitofp_2_no_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_fcmp_1_no_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_flog_7_full_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_fadd_2_full_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_fmul_1_max_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/ip/vivado_activity_thread_ap_fsub_2_full_dsp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>sim/zynq_system_vivado_activity_thread_0_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_miscfiles_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>misc/logo.png</spirit:name>
				<spirit:userFileType>image</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>drivers/vivado_activity_thread_top_v1_00_a/data/vivado_activity_thread_top_v2_1_0.mdd</spirit:name>
				<spirit:userFileType>mdd</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>drivers/vivado_activity_thread_top_v1_00_a/data/vivado_activity_thread_top_v2_1_0.tcl</spirit:name>
				<spirit:fileType>tclSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>drivers/vivado_activity_thread_top_v1_00_a/src/xvivado_activity_thread_hw.h</spirit:name>
				<spirit:fileType>cSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>drivers/vivado_activity_thread_top_v1_00_a/src/xvivado_activity_thread_sinit.c</spirit:name>
				<spirit:fileType>cSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>drivers/vivado_activity_thread_top_v1_00_a/src/xvivado_activity_thread_linux.c</spirit:name>
				<spirit:fileType>cSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>drivers/vivado_activity_thread_top_v1_00_a/src/xvivado_activity_thread.c</spirit:name>
				<spirit:fileType>cSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>drivers/vivado_activity_thread_top_v1_00_a/src/Makefile</spirit:name>
				<spirit:userFileType>unknown</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>drivers/vivado_activity_thread_top_v1_00_a/src/xvivado_activity_thread.h</spirit:name>
				<spirit:fileType>cSource</spirit:fileType>
			</spirit:file>
		</spirit:fileSet>
	</spirit:fileSets>
	<spirit:description>An IP generated by Vivado HLS</spirit:description>
	<spirit:parameters>
		<spirit:parameter>
			<spirit:name>C_M_AXI_A_ID_WIDTH</spirit:name>
			<spirit:displayName>ID width</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_A_ID_WIDTH"
					spirit:order="2"
					spirit:configGroups="1 M_AXI_A (AXI4 Master Interface)"
					spirit:minimum="1"
					spirit:maximum="32">1</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_A_DATA_WIDTH</spirit:name>
			<spirit:displayName>Data width</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_A_DATA_WIDTH"
					spirit:choiceRef="choices_0"
					spirit:order="3"
					spirit:configGroups="1 M_AXI_A (AXI4 Master Interface)">32</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_A_ENABLE_USER_PORTS</spirit:name>
			<spirit:displayName>Enable USER ports</spirit:displayName>
			<spirit:value spirit:format="bool"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_A_ENABLE_USER_PORTS"
					spirit:order="4"
					spirit:configGroups="1 M_AXI_A (AXI4 Master Interface)">false</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_A_AWUSER_WIDTH</spirit:name>
			<spirit:displayName>AWUSER width</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_A_AWUSER_WIDTH"
					spirit:order="5"
					spirit:configGroups="1 M_AXI_A (AXI4 Master Interface)"
					spirit:minimum="1"
					spirit:maximum="1024">1</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:presence>optional</xilinx:presence>
						<xilinx:isEnabled xilinx:resolve="dependent"
								xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_A_ENABLE_USER_PORTS&apos;)))">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_A_WUSER_WIDTH</spirit:name>
			<spirit:displayName>WUSER width</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_A_WUSER_WIDTH"
					spirit:order="6"
					spirit:configGroups="1 M_AXI_A (AXI4 Master Interface)"
					spirit:minimum="1"
					spirit:maximum="1024">1</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:presence>optional</xilinx:presence>
						<xilinx:isEnabled xilinx:resolve="dependent"
								xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_A_ENABLE_USER_PORTS&apos;)))">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_A_BUSER_WIDTH</spirit:name>
			<spirit:displayName>BUSER width</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_A_BUSER_WIDTH"
					spirit:order="7"
					spirit:configGroups="1 M_AXI_A (AXI4 Master Interface)"
					spirit:minimum="1"
					spirit:maximum="1024">1</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:presence>optional</xilinx:presence>
						<xilinx:isEnabled xilinx:resolve="dependent"
								xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_A_ENABLE_USER_PORTS&apos;)))">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_A_ARUSER_WIDTH</spirit:name>
			<spirit:displayName>ARUSER width</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_A_ARUSER_WIDTH"
					spirit:order="8"
					spirit:configGroups="1 M_AXI_A (AXI4 Master Interface)"
					spirit:minimum="1"
					spirit:maximum="1024">1</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:presence>optional</xilinx:presence>
						<xilinx:isEnabled xilinx:resolve="dependent"
								xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_A_ENABLE_USER_PORTS&apos;)))">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_A_RUSER_WIDTH</spirit:name>
			<spirit:displayName>RUSER width</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_A_RUSER_WIDTH"
					spirit:order="9"
					spirit:configGroups="1 M_AXI_A (AXI4 Master Interface)"
					spirit:minimum="1"
					spirit:maximum="1024">1</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:presence>optional</xilinx:presence>
						<xilinx:isEnabled xilinx:resolve="dependent"
								xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_A_ENABLE_USER_PORTS&apos;)))">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_A_TARGET_ADDR</spirit:name>
			<spirit:displayName>Base address of target slave</spirit:displayName>
			<spirit:value spirit:format="bitString"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_A_TARGET_ADDR"
					spirit:order="10"
					spirit:configGroups="1 M_AXI_A (AXI4 Master Interface)"
					spirit:bitStringLength="32">0x00000000</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_A_USER_VALUE</spirit:name>
			<spirit:displayName>USER value</spirit:displayName>
			<spirit:value spirit:format="bitString"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_A_USER_VALUE"
					spirit:order="11"
					spirit:configGroups="1 M_AXI_A (AXI4 Master Interface)"
					spirit:bitStringLength="32">0x00000000</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:presence>optional</xilinx:presence>
						<xilinx:isEnabled xilinx:resolve="dependent"
								xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_A_ENABLE_USER_PORTS&apos;)))">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_A_PROT_VALUE</spirit:name>
			<spirit:displayName>PROT value</spirit:displayName>
			<spirit:value spirit:format="bitString"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_A_PROT_VALUE"
					spirit:order="12"
					spirit:configGroups="1 M_AXI_A (AXI4 Master Interface)"
					spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_A_CACHE_VALUE</spirit:name>
			<spirit:displayName>CACHE value</spirit:displayName>
			<spirit:value spirit:format="bitString"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_A_CACHE_VALUE"
					spirit:order="13"
					spirit:configGroups="1 M_AXI_A (AXI4 Master Interface)"
					spirit:bitStringLength="4">&quot;0011&quot;</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_S_AXI_CORE_IO_ADDR_WIDTH</spirit:name>
			<spirit:displayName>Address width</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_S_AXI_CORE_IO_ADDR_WIDTH"
					spirit:order="14"
					spirit:configGroups="1 S_AXI_CORE_IO (AXI4Lite Slave Interface)"
					spirit:minimum="8"
					spirit:maximum="32">8</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>Component_Name</spirit:name>
			<spirit:value spirit:resolve="user"
					spirit:id="PARAM_VALUE.Component_Name"
					spirit:order="1">zynq_system_vivado_activity_thread_0_0</spirit:value>
		</spirit:parameter>
	</spirit:parameters>
	<spirit:vendorExtensions>
		<xilinx:coreExtensions>
			<xilinx:supportedFamilies>
				<xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
			</xilinx:supportedFamilies>
			<xilinx:taxonomies>
				<xilinx:taxonomy>/VIVADO_HLS_IP</xilinx:taxonomy>
			</xilinx:taxonomies>
			<xilinx:displayName>Vivado_activity_thread</xilinx:displayName>
			<xilinx:coreRevision>1407070002</xilinx:coreRevision>
			<xilinx:coreCreationDateTime>2014-07-06T23:05:53Z</xilinx:coreCreationDateTime>
		</xilinx:coreExtensions>
		<xilinx:packagingInfo>
			<xilinx:xilinxVersion>2013.4</xilinx:xilinxVersion>
		</xilinx:packagingInfo>
	</spirit:vendorExtensions>
</spirit:component>
