{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566263157420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566263157427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 22:05:57 2019 " "Processing started: Mon Aug 19 22:05:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566263157427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566263157427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566263157427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566263157895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566263157895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dualregfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dualregfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dualregfile-DualRegFile64 " "Found design unit 1: dualregfile-DualRegFile64" {  } { { "src/dualregfile.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/dualregfile.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168963 ""} { "Info" "ISGN_ENTITY_NAME" "1 dualregfile " "Found entity 1: dualregfile" {  } { { "src/dualregfile.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/dualregfile.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566263168963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtend-combinational " "Found design unit 1: signExtend-combinational" {  } { { "src/signExtend.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/signExtend.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168968 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "src/signExtend.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/signExtend.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566263168968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shiftleft2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/shiftleft2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftleft2-structural " "Found design unit 1: shiftleft2-structural" {  } { { "src/shiftleft2.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/shiftleft2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168973 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftleft2 " "Found entity 1: shiftleft2" {  } { { "src/shiftleft2.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/shiftleft2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566263168973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-vendorfree " "Found design unit 1: rom-vendorfree" {  } { { "src/rom.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/rom.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168978 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "src/rom.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566263168978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-flipflop " "Found design unit 1: reg-flipflop" {  } { { "src/reg.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/reg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168984 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "src/reg.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/reg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566263168984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-vendorfree " "Found design unit 1: ram-vendorfree" {  } { { "src/ram.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/ram.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168989 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "src/ram.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566263168989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2to1.vhd 8 1 " "Found 8 design units, including 1 entities, in source file src/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-whenelse " "Found design unit 1: mux2to1-whenelse" {  } { { "src/mux2to1.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/mux2to1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux2to1-withselect " "Found design unit 2: mux2to1-withselect" {  } { { "src/mux2to1.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/mux2to1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux2to1-struct " "Found design unit 3: mux2to1-struct" {  } { { "src/mux2to1.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/mux2to1.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux2to1-structvec " "Found design unit 4: mux2to1-structvec" {  } { { "src/mux2to1.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/mux2to1.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux2to1-structgen " "Found design unit 5: mux2to1-structgen" {  } { { "src/mux2to1.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/mux2to1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mux2to1-proccase " "Found design unit 6: mux2to1-proccase" {  } { { "src/mux2to1.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/mux2to1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 mux2to1-procif " "Found design unit 7: mux2to1-procif" {  } { { "src/mux2to1.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/mux2to1.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168994 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "src/mux2to1.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/mux2to1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263168994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566263168994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-functional " "Found design unit 1: alu-functional" {  } { { "src/alu.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263169000 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/alu.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263169000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566263169000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fluxo_de_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fluxo_de_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-arch " "Found design unit 1: data_path-arch" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263169005 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263169005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566263169005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-arch " "Found design unit 1: processor-arch" {  } { { "src/processador.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/processador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263169011 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "src/processador.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566263169011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566263169011 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clock processador.vhd(74) " "VHDL error at processador.vhd(74): formal port or parameter \"clock\" must have actual or default value" {  } { { "src/processador.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/processador.vhd" 74 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1566263169013 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clock processador.vhd(29) " "HDL error at processador.vhd(29): see declaration for object \"clock\"" {  } { { "src/processador.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/processador.vhd" 29 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566263169115 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "reset processador.vhd(74) " "VHDL error at processador.vhd(74): formal port or parameter \"reset\" must have actual or default value" {  } { { "src/processador.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/processador.vhd" 74 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1566263169115 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "reset processador.vhd(31) " "HDL error at processador.vhd(31): see declaration for object \"reset\"" {  } { { "src/processador.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/processador.vhd" 31 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566263169115 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566263169262 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 19 22:06:09 2019 " "Processing ended: Mon Aug 19 22:06:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566263169262 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566263169262 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566263169262 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566263169262 ""}
