// Seed: 3920348500
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  reg id_3;
  always @(posedge 1 or posedge 1'b0) begin
    id_2 <= id_3;
  end
endmodule
