

================================================================
== Vitis HLS Report for 'yuv_filter'
================================================================
* Date:           Mon Nov  1 17:17:30 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.651 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+--------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |      Interval     | Pipeline|
    |   min   |    max   |    min   |    max    |   min  |    max   |   Type  |
    +---------+----------+----------+-----------+--------+----------+---------+
    |   721205|  44248325|  7.212 ms|  0.442 sec|  721206|  44248326|       no|
    +---------+----------+----------+-----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+----------+----------+-----------+--------+----------+---------+
        |                      |           |  Latency (cycles)  |  Latency (absolute)  |      Interval     | Pipeline|
        |       Instance       |   Module  |   min   |    max   |    min   |    max    |   min  |    max   |   Type  |
        +----------------------+-----------+---------+----------+----------+-----------+--------+----------+---------+
        |grp_rgb2yuv_1_fu_251  |rgb2yuv_1  |   240401|  14749441|  2.404 ms|  0.147 sec|  240401|  14749441|       no|
        |grp_yuv2rgb_1_fu_271  |yuv2rgb_1  |   320401|  19664641|  3.204 ms|  0.197 sec|  320401|  19664641|       no|
        +----------------------+-----------+---------+----------+----------+-----------+--------+----------+---------+

        * Loop: 
        +---------------------+---------+---------+------------+-----------+-----------+------------+----------+
        |                     |  Latency (cycles) |  Iteration |  Initiation Interval  |    Trip    |          |
        |      Loop Name      |   min   |   max   |   Latency  |  achieved |   target  |    Count   | Pipelined|
        +---------------------+---------+---------+------------+-----------+-----------+------------+----------+
        |- YUV_SCALE_LOOP_X   |   160400|  9834240|  802 ~ 5122|          -|          -|  200 ~ 1920|        no|
        | + YUV_SCALE_LOOP_Y  |      800|     5120|           4|          -|          -|  200 ~ 1280|        no|
        +---------------------+---------+---------+------------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 9 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%p_yuv_channels_ch1 = alloca i64 1" [yuv_filter.c:17]   --->   Operation 10 'alloca' 'p_yuv_channels_ch1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%p_yuv_channels_ch2 = alloca i64 1" [yuv_filter.c:17]   --->   Operation 11 'alloca' 'p_yuv_channels_ch2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%p_yuv_channels_ch3 = alloca i64 1" [yuv_filter.c:17]   --->   Operation 12 'alloca' 'p_yuv_channels_ch3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%p_scale_channels_ch1 = alloca i64 1" [yuv_filter.c:18]   --->   Operation 13 'alloca' 'p_scale_channels_ch1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%p_scale_channels_ch2 = alloca i64 1" [yuv_filter.c:18]   --->   Operation 14 'alloca' 'p_scale_channels_ch2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%p_scale_channels_ch3 = alloca i64 1" [yuv_filter.c:18]   --->   Operation 15 'alloca' 'p_scale_channels_ch3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_width_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_width" [yuv_filter.c:23]   --->   Operation 16 'read' 'in_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_height_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_height" [yuv_filter.c:23]   --->   Operation 17 'read' 'in_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ret = call i32 @rgb2yuv.1, i8 %in_channels_ch1, i8 %in_channels_ch2, i8 %in_channels_ch3, i16 %in_width_read, i16 %in_height_read, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3" [yuv_filter.c:23]   --->   Operation 18 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln129 = store i16 0, i16 %x" [yuv_filter.c:129->yuv_filter.c:24]   --->   Operation 19 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 20 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_channels_ch1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_channels_ch2"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_channels_ch3"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_width"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_width, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_height"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_height, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_channels_ch1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_channels_ch2"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_channels_ch3"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_width"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_width, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_height"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_height, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Y_scale"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Y_scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %U_scale"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %U_scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %V_scale"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %V_scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%V_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %V_scale"   --->   Operation 47 'read' 'V_scale_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%U_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %U_scale"   --->   Operation 48 'read' 'U_scale_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%Y_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Y_scale"   --->   Operation 49 'read' 'Y_scale_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (0.00ns)   --->   "%call_ret = call i32 @rgb2yuv.1, i8 %in_channels_ch1, i8 %in_channels_ch2, i8 %in_channels_ch3, i16 %in_width_read, i16 %in_height_read, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3" [yuv_filter.c:23]   --->   Operation 50 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_yuv_width = extractvalue i32 %call_ret" [yuv_filter.c:23]   --->   Operation 51 'extractvalue' 'p_yuv_width' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_yuv_height = extractvalue i32 %call_ret" [yuv_filter.c:23]   --->   Operation 52 'extractvalue' 'p_yuv_height' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i8 %Y_scale_read" [yuv_filter.c:137->yuv_filter.c:24]   --->   Operation 53 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i8 %U_scale_read" [yuv_filter.c:138->yuv_filter.c:24]   --->   Operation 54 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %V_scale_read" [yuv_filter.c:139->yuv_filter.c:24]   --->   Operation 55 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln129 = br void" [yuv_filter.c:129->yuv_filter.c:24]   --->   Operation 56 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%x_1 = load i16 %x" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 57 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.42ns)   --->   "%icmp_ln129 = icmp_eq  i16 %x_1, i16 %p_yuv_width" [yuv_filter.c:129->yuv_filter.c:24]   --->   Operation 58 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (2.07ns)   --->   "%x_2 = add i16 %x_1, i16 1" [yuv_filter.c:129->yuv_filter.c:24]   --->   Operation 59 'add' 'x_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %.split3.i, void %yuv_scale.exit" [yuv_filter.c:129->yuv_filter.c:24]   --->   Operation 60 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 1920, i64 1060" [yuv_filter.c:118->yuv_filter.c:24]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [yuv_filter.c:118->yuv_filter.c:24]   --->   Operation 62 'specloopname' 'specloopname_ln118' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i16 %x_1" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 63 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln134, i10 0" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 64 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln134_1 = trunc i16 %x_1" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 65 'trunc' 'trunc_ln134_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln134_1, i8 0" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 66 'bitconcatenate' 'tmp_1_cast' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.25ns)   --->   "%add_ln134 = add i22 %tmp_cast, i22 %tmp_1_cast" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 67 'add' 'add_ln134' <Predicate = (!icmp_ln129)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln132 = br void" [yuv_filter.c:132->yuv_filter.c:24]   --->   Operation 68 'br' 'br_ln132' <Predicate = (!icmp_ln129)> <Delay = 1.58>
ST_3 : Operation 69 [2/2] (0.00ns)   --->   "%call_ret1 = call i32 @yuv2rgb.1, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3, i16 %p_yuv_width, i16 %p_yuv_height, i8 %out_channels_ch1, i8 %out_channels_ch2, i8 %out_channels_ch3" [yuv_filter.c:25]   --->   Operation 69 'call' 'call_ret1' <Predicate = (icmp_ln129)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.50>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%y = phi i16 0, void %.split3.i, i16 %y_1, void %.split.i"   --->   Operation 70 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (2.42ns)   --->   "%icmp_ln132 = icmp_eq  i16 %y, i16 %p_yuv_height" [yuv_filter.c:132->yuv_filter.c:24]   --->   Operation 71 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (2.07ns)   --->   "%y_1 = add i16 %y, i16 1" [yuv_filter.c:132->yuv_filter.c:24]   --->   Operation 72 'add' 'y_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %.split.i, void %._crit_edge.loopexit.i" [yuv_filter.c:132->yuv_filter.c:24]   --->   Operation 73 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i16 %y" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 74 'zext' 'zext_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (2.25ns)   --->   "%add_ln134_1 = add i22 %add_ln134, i22 %zext_ln134" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 75 'add' 'add_ln134_1' <Predicate = (!icmp_ln132)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i22 %add_ln134_1" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 76 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr i8 %p_yuv_channels_ch1, i64 0, i64 %zext_ln134_1" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 77 'getelementptr' 'in_channels_ch1_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr i8 %p_yuv_channels_ch2, i64 0, i64 %zext_ln134_1" [yuv_filter.c:135->yuv_filter.c:24]   --->   Operation 78 'getelementptr' 'in_channels_ch2_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr i8 %p_yuv_channels_ch3, i64 0, i64 %zext_ln134_1" [yuv_filter.c:136->yuv_filter.c:24]   --->   Operation 79 'getelementptr' 'in_channels_ch3_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (3.25ns)   --->   "%Y = load i22 %in_channels_ch1_addr" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 80 'load' 'Y' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 81 [2/2] (3.25ns)   --->   "%U = load i22 %in_channels_ch2_addr" [yuv_filter.c:135->yuv_filter.c:24]   --->   Operation 81 'load' 'U' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 82 [2/2] (3.25ns)   --->   "%V = load i22 %in_channels_ch3_addr" [yuv_filter.c:136->yuv_filter.c:24]   --->   Operation 82 'load' 'V' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln129 = store i16 %x_2, i16 %x" [yuv_filter.c:129->yuv_filter.c:24]   --->   Operation 83 'store' 'store_ln129' <Predicate = (icmp_ln132)> <Delay = 1.58>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 85 [1/2] (3.25ns)   --->   "%Y = load i22 %in_channels_ch1_addr" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 85 'load' 'Y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 86 [1/2] (3.25ns)   --->   "%U = load i22 %in_channels_ch2_addr" [yuv_filter.c:135->yuv_filter.c:24]   --->   Operation 86 'load' 'U' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 87 [1/2] (3.25ns)   --->   "%V = load i22 %in_channels_ch3_addr" [yuv_filter.c:136->yuv_filter.c:24]   --->   Operation 87 'load' 'V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 6 <SV = 5> <Delay = 4.17>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i8 %Y" [yuv_filter.c:137->yuv_filter.c:24]   --->   Operation 88 'zext' 'zext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (4.17ns)   --->   "%mul_ln137 = mul i15 %zext_ln137_1, i15 %zext_ln137" [yuv_filter.c:137->yuv_filter.c:24]   --->   Operation 89 'mul' 'mul_ln137' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i8 %U" [yuv_filter.c:138->yuv_filter.c:24]   --->   Operation 90 'zext' 'zext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (4.17ns)   --->   "%mul_ln138 = mul i15 %zext_ln138_1, i15 %zext_ln138" [yuv_filter.c:138->yuv_filter.c:24]   --->   Operation 91 'mul' 'mul_ln138' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i8 %V" [yuv_filter.c:139->yuv_filter.c:24]   --->   Operation 92 'zext' 'zext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (4.17ns)   --->   "%mul_ln139 = mul i15 %zext_ln139_1, i15 %zext_ln139" [yuv_filter.c:139->yuv_filter.c:24]   --->   Operation 93 'mul' 'mul_ln139' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln137, i32 7, i32 14" [yuv_filter.c:140->yuv_filter.c:24]   --->   Operation 94 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln138, i32 7, i32 14" [yuv_filter.c:141->yuv_filter.c:24]   --->   Operation 95 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln139, i32 7, i32 14" [yuv_filter.c:142->yuv_filter.c:24]   --->   Operation 96 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 1280, i64 740" [yuv_filter.c:118->yuv_filter.c:24]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [yuv_filter.c:118->yuv_filter.c:24]   --->   Operation 98 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%out_channels_ch1_addr = getelementptr i8 %p_scale_channels_ch1, i64 0, i64 %zext_ln134_1" [yuv_filter.c:140->yuv_filter.c:24]   --->   Operation 99 'getelementptr' 'out_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%out_channels_ch2_addr = getelementptr i8 %p_scale_channels_ch2, i64 0, i64 %zext_ln134_1" [yuv_filter.c:141->yuv_filter.c:24]   --->   Operation 100 'getelementptr' 'out_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%out_channels_ch3_addr = getelementptr i8 %p_scale_channels_ch3, i64 0, i64 %zext_ln134_1" [yuv_filter.c:142->yuv_filter.c:24]   --->   Operation 101 'getelementptr' 'out_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln140 = store i8 %trunc_ln, i22 %out_channels_ch1_addr" [yuv_filter.c:140->yuv_filter.c:24]   --->   Operation 102 'store' 'store_ln140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %trunc_ln1, i22 %out_channels_ch2_addr" [yuv_filter.c:141->yuv_filter.c:24]   --->   Operation 103 'store' 'store_ln141' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln142 = store i8 %trunc_ln2, i22 %out_channels_ch3_addr" [yuv_filter.c:142->yuv_filter.c:24]   --->   Operation 104 'store' 'store_ln142' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 106 [1/2] (0.00ns)   --->   "%call_ret1 = call i32 @yuv2rgb.1, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3, i16 %p_yuv_width, i16 %p_yuv_height, i8 %out_channels_ch1, i8 %out_channels_ch2, i8 %out_channels_ch3" [yuv_filter.c:25]   --->   Operation 106 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%out_width_ret = extractvalue i32 %call_ret1" [yuv_filter.c:25]   --->   Operation 107 'extractvalue' 'out_width_ret' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_width, i16 %out_width_ret" [yuv_filter.c:25]   --->   Operation 108 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%out_height_ret = extractvalue i32 %call_ret1" [yuv_filter.c:25]   --->   Operation 109 'extractvalue' 'out_height_ret' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_height, i16 %out_height_ret" [yuv_filter.c:25]   --->   Operation 110 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [yuv_filter.c:26]   --->   Operation 111 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Y_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                       (alloca           ) [ 011111110]
p_yuv_channels_ch1      (alloca           ) [ 001111110]
p_yuv_channels_ch2      (alloca           ) [ 001111110]
p_yuv_channels_ch3      (alloca           ) [ 001111110]
p_scale_channels_ch1    (alloca           ) [ 001111111]
p_scale_channels_ch2    (alloca           ) [ 001111111]
p_scale_channels_ch3    (alloca           ) [ 001111111]
in_width_read           (read             ) [ 001000000]
in_height_read          (read             ) [ 001000000]
store_ln129             (store            ) [ 000000000]
spectopmodule_ln0       (spectopmodule    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
V_scale_read            (read             ) [ 000000000]
U_scale_read            (read             ) [ 000000000]
Y_scale_read            (read             ) [ 000000000]
call_ret                (call             ) [ 000000000]
p_yuv_width             (extractvalue     ) [ 000111111]
p_yuv_height            (extractvalue     ) [ 000111111]
zext_ln137              (zext             ) [ 000111110]
zext_ln138              (zext             ) [ 000111110]
zext_ln139              (zext             ) [ 000111110]
br_ln129                (br               ) [ 000000000]
x_1                     (load             ) [ 000000000]
icmp_ln129              (icmp             ) [ 000111110]
x_2                     (add              ) [ 000011110]
br_ln129                (br               ) [ 000000000]
speclooptripcount_ln118 (speclooptripcount) [ 000000000]
specloopname_ln118      (specloopname     ) [ 000000000]
trunc_ln134             (trunc            ) [ 000000000]
tmp_cast                (bitconcatenate   ) [ 000000000]
trunc_ln134_1           (trunc            ) [ 000000000]
tmp_1_cast              (bitconcatenate   ) [ 000000000]
add_ln134               (add              ) [ 000011110]
br_ln132                (br               ) [ 000111110]
y                       (phi              ) [ 000010000]
icmp_ln132              (icmp             ) [ 000111110]
y_1                     (add              ) [ 000111110]
br_ln132                (br               ) [ 000000000]
zext_ln134              (zext             ) [ 000000000]
add_ln134_1             (add              ) [ 000000000]
zext_ln134_1            (zext             ) [ 000001110]
in_channels_ch1_addr    (getelementptr    ) [ 000001000]
in_channels_ch2_addr    (getelementptr    ) [ 000001000]
in_channels_ch3_addr    (getelementptr    ) [ 000001000]
store_ln129             (store            ) [ 000000000]
br_ln0                  (br               ) [ 000000000]
Y                       (load             ) [ 000000100]
U                       (load             ) [ 000000100]
V                       (load             ) [ 000000100]
zext_ln137_1            (zext             ) [ 000000000]
mul_ln137               (mul              ) [ 000000000]
zext_ln138_1            (zext             ) [ 000000000]
mul_ln138               (mul              ) [ 000000000]
zext_ln139_1            (zext             ) [ 000000000]
mul_ln139               (mul              ) [ 000000000]
trunc_ln                (partselect       ) [ 000000010]
trunc_ln1               (partselect       ) [ 000000010]
trunc_ln2               (partselect       ) [ 000000010]
speclooptripcount_ln118 (speclooptripcount) [ 000000000]
specloopname_ln118      (specloopname     ) [ 000000000]
out_channels_ch1_addr   (getelementptr    ) [ 000000000]
out_channels_ch2_addr   (getelementptr    ) [ 000000000]
out_channels_ch3_addr   (getelementptr    ) [ 000000000]
store_ln140             (store            ) [ 000000000]
store_ln141             (store            ) [ 000000000]
store_ln142             (store            ) [ 000000000]
br_ln0                  (br               ) [ 000111110]
call_ret1               (call             ) [ 000000000]
out_width_ret           (extractvalue     ) [ 000000000]
write_ln25              (write            ) [ 000000000]
out_height_ret          (extractvalue     ) [ 000000000]
write_ln25              (write            ) [ 000000000]
ret_ln26                (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Y_scale">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="U_scale">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_scale">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb2yuv.1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yuv2rgb.1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="x_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_yuv_channels_ch1_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_yuv_channels_ch2_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_yuv_channels_ch3_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_scale_channels_ch1_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_scale_channels_ch2_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_scale_channels_ch3_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch3/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="in_width_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_width_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="in_height_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_height_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="V_scale_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_scale_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="U_scale_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_scale_read/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="Y_scale_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_scale_read/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln25_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="0" index="2" bw="16" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="write_ln25_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="0" index="2" bw="16" slack="0"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/8 "/>
</bind>
</comp>

<comp id="168" class="1004" name="in_channels_ch1_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="22" slack="0"/>
<pin id="172" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="in_channels_ch2_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="22" slack="0"/>
<pin id="178" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="in_channels_ch3_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="22" slack="0"/>
<pin id="184" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="22" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="22" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="22" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="out_channels_ch1_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="22" slack="3"/>
<pin id="208" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_addr/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="out_channels_ch2_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="22" slack="3"/>
<pin id="214" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_addr/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="out_channels_ch3_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="22" slack="3"/>
<pin id="220" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_addr/7 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln140_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="22" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="1"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln141_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="22" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="1"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln142_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="22" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="1"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/7 "/>
</bind>
</comp>

<comp id="240" class="1005" name="y_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="1"/>
<pin id="242" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="y_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="16" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_rgb2yuv_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="0" index="2" bw="8" slack="0"/>
<pin id="255" dir="0" index="3" bw="8" slack="0"/>
<pin id="256" dir="0" index="4" bw="16" slack="0"/>
<pin id="257" dir="0" index="5" bw="16" slack="0"/>
<pin id="258" dir="0" index="6" bw="8" slack="0"/>
<pin id="259" dir="0" index="7" bw="8" slack="0"/>
<pin id="260" dir="0" index="8" bw="8" slack="0"/>
<pin id="261" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_yuv2rgb_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="275" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="276" dir="0" index="4" bw="16" slack="1"/>
<pin id="277" dir="0" index="5" bw="16" slack="1"/>
<pin id="278" dir="0" index="6" bw="8" slack="0"/>
<pin id="279" dir="0" index="7" bw="8" slack="0"/>
<pin id="280" dir="0" index="8" bw="8" slack="0"/>
<pin id="281" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln129_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_yuv_width_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_yuv_width/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_yuv_height_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_yuv_height/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln137_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln138_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln139_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="x_1_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="2"/>
<pin id="313" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln129_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="1"/>
<pin id="317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="x_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln134_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_cast_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="22" slack="0"/>
<pin id="331" dir="0" index="1" bw="12" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln134_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_1/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_1_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="22" slack="0"/>
<pin id="343" dir="0" index="1" bw="14" slack="0"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_cast/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln134_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="22" slack="0"/>
<pin id="351" dir="0" index="1" bw="22" slack="0"/>
<pin id="352" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln132_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="2"/>
<pin id="358" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="y_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln134_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln134_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="22" slack="1"/>
<pin id="372" dir="0" index="1" bw="16" slack="0"/>
<pin id="373" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_1/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln134_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="22" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_1/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln129_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="1"/>
<pin id="384" dir="0" index="1" bw="16" slack="3"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln137_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_1/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="mul_ln137_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="4"/>
<pin id="392" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln137/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln138_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="1"/>
<pin id="396" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_1/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="mul_ln138_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="4"/>
<pin id="400" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln138/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln139_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="1"/>
<pin id="404" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_1/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="mul_ln139_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="4"/>
<pin id="408" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln139/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="15" slack="0"/>
<pin id="413" dir="0" index="2" bw="4" slack="0"/>
<pin id="414" dir="0" index="3" bw="5" slack="0"/>
<pin id="415" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="15" slack="0"/>
<pin id="423" dir="0" index="2" bw="4" slack="0"/>
<pin id="424" dir="0" index="3" bw="5" slack="0"/>
<pin id="425" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="15" slack="0"/>
<pin id="433" dir="0" index="2" bw="4" slack="0"/>
<pin id="434" dir="0" index="3" bw="5" slack="0"/>
<pin id="435" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="out_width_ret_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_width_ret/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="out_height_ret_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_height_ret/8 "/>
</bind>
</comp>

<comp id="450" class="1005" name="x_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="0"/>
<pin id="452" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="457" class="1005" name="in_width_read_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="1"/>
<pin id="459" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_width_read "/>
</bind>
</comp>

<comp id="462" class="1005" name="in_height_read_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="1"/>
<pin id="464" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_height_read "/>
</bind>
</comp>

<comp id="467" class="1005" name="p_yuv_width_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="1"/>
<pin id="469" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_width "/>
</bind>
</comp>

<comp id="473" class="1005" name="p_yuv_height_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="1"/>
<pin id="475" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_height "/>
</bind>
</comp>

<comp id="479" class="1005" name="zext_ln137_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="15" slack="4"/>
<pin id="481" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln137 "/>
</bind>
</comp>

<comp id="484" class="1005" name="zext_ln138_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="15" slack="4"/>
<pin id="486" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln138 "/>
</bind>
</comp>

<comp id="489" class="1005" name="zext_ln139_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="15" slack="4"/>
<pin id="491" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln139 "/>
</bind>
</comp>

<comp id="497" class="1005" name="x_2_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="add_ln134_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="22" slack="1"/>
<pin id="504" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134 "/>
</bind>
</comp>

<comp id="510" class="1005" name="y_1_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="zext_ln134_1_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="3"/>
<pin id="517" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln134_1 "/>
</bind>
</comp>

<comp id="522" class="1005" name="in_channels_ch1_addr_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="22" slack="1"/>
<pin id="524" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="527" class="1005" name="in_channels_ch2_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="22" slack="1"/>
<pin id="529" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="in_channels_ch3_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="22" slack="1"/>
<pin id="534" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="537" class="1005" name="Y_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="1"/>
<pin id="539" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Y "/>
</bind>
</comp>

<comp id="542" class="1005" name="U_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="1"/>
<pin id="544" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="U "/>
</bind>
</comp>

<comp id="547" class="1005" name="V_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="1"/>
<pin id="549" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V "/>
</bind>
</comp>

<comp id="552" class="1005" name="trunc_ln_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="1"/>
<pin id="554" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="557" class="1005" name="trunc_ln1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="1"/>
<pin id="559" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="trunc_ln2_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="1"/>
<pin id="564" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="54" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="54" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="94" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="94" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="80" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="80" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="80" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="168" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="174" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="180" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="80" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="80" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="80" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="204" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="210" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="216" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="264"><net_src comp="2" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="265"><net_src comp="4" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="266"><net_src comp="124" pin="2"/><net_sink comp="251" pin=4"/></net>

<net id="267"><net_src comp="130" pin="2"/><net_sink comp="251" pin=5"/></net>

<net id="268"><net_src comp="100" pin="1"/><net_sink comp="251" pin=6"/></net>

<net id="269"><net_src comp="104" pin="1"/><net_sink comp="251" pin=7"/></net>

<net id="270"><net_src comp="108" pin="1"/><net_sink comp="251" pin=8"/></net>

<net id="282"><net_src comp="78" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="283"><net_src comp="10" pin="0"/><net_sink comp="271" pin=6"/></net>

<net id="284"><net_src comp="12" pin="0"/><net_sink comp="271" pin=7"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="271" pin=8"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="251" pin="9"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="251" pin="9"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="148" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="142" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="136" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="311" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="311" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="56" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="311" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="72" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="311" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="74" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="76" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="329" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="341" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="244" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="244" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="56" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="244" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="370" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="416"><net_src comp="82" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="389" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="84" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="86" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="426"><net_src comp="82" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="397" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="84" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="86" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="436"><net_src comp="82" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="405" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="84" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="86" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="443"><net_src comp="271" pin="9"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="448"><net_src comp="271" pin="9"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="453"><net_src comp="96" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="460"><net_src comp="124" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="251" pin=4"/></net>

<net id="465"><net_src comp="130" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="251" pin=5"/></net>

<net id="470"><net_src comp="291" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="271" pin=4"/></net>

<net id="476"><net_src comp="295" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="271" pin=5"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="482"><net_src comp="299" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="487"><net_src comp="303" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="492"><net_src comp="307" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="500"><net_src comp="319" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="505"><net_src comp="349" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="513"><net_src comp="360" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="518"><net_src comp="375" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="525"><net_src comp="168" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="530"><net_src comp="174" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="535"><net_src comp="180" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="540"><net_src comp="186" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="545"><net_src comp="192" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="550"><net_src comp="198" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="555"><net_src comp="410" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="560"><net_src comp="420" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="565"><net_src comp="430" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="234" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {3 8 }
	Port: out_channels_ch2 | {3 8 }
	Port: out_channels_ch3 | {3 8 }
	Port: out_width | {8 }
	Port: out_height | {8 }
 - Input state : 
	Port: yuv_filter : in_channels_ch1 | {1 2 }
	Port: yuv_filter : in_channels_ch2 | {1 2 }
	Port: yuv_filter : in_channels_ch3 | {1 2 }
	Port: yuv_filter : in_width | {1 }
	Port: yuv_filter : in_height | {1 }
	Port: yuv_filter : Y_scale | {2 }
	Port: yuv_filter : U_scale | {2 }
	Port: yuv_filter : V_scale | {2 }
  - Chain level:
	State 1
		store_ln129 : 1
	State 2
		p_yuv_width : 1
		p_yuv_height : 1
	State 3
		icmp_ln129 : 1
		x_2 : 1
		br_ln129 : 2
		trunc_ln134 : 1
		tmp_cast : 2
		trunc_ln134_1 : 1
		tmp_1_cast : 2
		add_ln134 : 3
	State 4
		icmp_ln132 : 1
		y_1 : 1
		br_ln132 : 2
		zext_ln134 : 1
		add_ln134_1 : 2
		zext_ln134_1 : 3
		in_channels_ch1_addr : 4
		in_channels_ch2_addr : 4
		in_channels_ch3_addr : 4
		Y : 5
		U : 5
		V : 5
	State 5
	State 6
		mul_ln137 : 1
		mul_ln138 : 1
		mul_ln139 : 1
		trunc_ln : 2
		trunc_ln1 : 2
		trunc_ln2 : 2
	State 7
		store_ln140 : 1
		store_ln141 : 1
		store_ln142 : 1
	State 8
		out_width_ret : 1
		write_ln25 : 2
		out_height_ret : 1
		write_ln25 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |    grp_rgb2yuv_1_fu_251    |    3    | 12.8233 |   399   |   493   |
|          |    grp_yuv2rgb_1_fu_271    |    4    | 12.9426 |   385   |   353   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      mul_ln137_fu_389      |    0    |    0    |    0    |    41   |
|    mul   |      mul_ln138_fu_397      |    0    |    0    |    0    |    41   |
|          |      mul_ln139_fu_405      |    0    |    0    |    0    |    41   |
|----------|----------------------------|---------|---------|---------|---------|
|          |         x_2_fu_319         |    0    |    0    |    0    |    23   |
|    add   |      add_ln134_fu_349      |    0    |    0    |    0    |    29   |
|          |         y_1_fu_360         |    0    |    0    |    0    |    23   |
|          |     add_ln134_1_fu_370     |    0    |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|---------|
|   icmp   |      icmp_ln129_fu_314     |    0    |    0    |    0    |    13   |
|          |      icmp_ln132_fu_355     |    0    |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|---------|
|          |  in_width_read_read_fu_124 |    0    |    0    |    0    |    0    |
|          | in_height_read_read_fu_130 |    0    |    0    |    0    |    0    |
|   read   |  V_scale_read_read_fu_136  |    0    |    0    |    0    |    0    |
|          |  U_scale_read_read_fu_142  |    0    |    0    |    0    |    0    |
|          |  Y_scale_read_read_fu_148  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   write  |   write_ln25_write_fu_154  |    0    |    0    |    0    |    0    |
|          |   write_ln25_write_fu_161  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |     p_yuv_width_fu_291     |    0    |    0    |    0    |    0    |
|extractvalue|     p_yuv_height_fu_295    |    0    |    0    |    0    |    0    |
|          |    out_width_ret_fu_440    |    0    |    0    |    0    |    0    |
|          |    out_height_ret_fu_445   |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      zext_ln137_fu_299     |    0    |    0    |    0    |    0    |
|          |      zext_ln138_fu_303     |    0    |    0    |    0    |    0    |
|          |      zext_ln139_fu_307     |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln134_fu_366     |    0    |    0    |    0    |    0    |
|          |     zext_ln134_1_fu_375    |    0    |    0    |    0    |    0    |
|          |     zext_ln137_1_fu_386    |    0    |    0    |    0    |    0    |
|          |     zext_ln138_1_fu_394    |    0    |    0    |    0    |    0    |
|          |     zext_ln139_1_fu_402    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   trunc  |     trunc_ln134_fu_325     |    0    |    0    |    0    |    0    |
|          |    trunc_ln134_1_fu_337    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|bitconcatenate|       tmp_cast_fu_329      |    0    |    0    |    0    |    0    |
|          |      tmp_1_cast_fu_341     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |       trunc_ln_fu_410      |    0    |    0    |    0    |    0    |
|partselect|      trunc_ln1_fu_420      |    0    |    0    |    0    |    0    |
|          |      trunc_ln2_fu_430      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    7    | 25.7659 |   784   |   1099  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|p_scale_channels_ch1|  2048  |    0   |    0   |    0   |
|p_scale_channels_ch2|  2048  |    0   |    0   |    0   |
|p_scale_channels_ch3|  2048  |    0   |    0   |    0   |
| p_yuv_channels_ch1 |  2048  |    0   |    0   |    0   |
| p_yuv_channels_ch2 |  2048  |    0   |    0   |    0   |
| p_yuv_channels_ch3 |  2048  |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |  12288 |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          U_reg_542         |    8   |
|          V_reg_547         |    8   |
|          Y_reg_537         |    8   |
|      add_ln134_reg_502     |   22   |
|in_channels_ch1_addr_reg_522|   22   |
|in_channels_ch2_addr_reg_527|   22   |
|in_channels_ch3_addr_reg_532|   22   |
|   in_height_read_reg_462   |   16   |
|    in_width_read_reg_457   |   16   |
|    p_yuv_height_reg_473    |   16   |
|     p_yuv_width_reg_467    |   16   |
|      trunc_ln1_reg_557     |    8   |
|      trunc_ln2_reg_562     |    8   |
|      trunc_ln_reg_552      |    8   |
|         x_2_reg_497        |   16   |
|          x_reg_450         |   16   |
|         y_1_reg_510        |   16   |
|          y_reg_240         |   16   |
|    zext_ln134_1_reg_515    |   64   |
|     zext_ln137_reg_479     |   15   |
|     zext_ln138_reg_484     |   15   |
|     zext_ln139_reg_489     |   15   |
+----------------------------+--------+
|            Total           |   373  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_186  |  p0  |   2  |  22  |   44   ||    9    |
|   grp_access_fu_192  |  p0  |   2  |  22  |   44   ||    9    |
|   grp_access_fu_198  |  p0  |   2  |  22  |   44   ||    9    |
| grp_rgb2yuv_1_fu_251 |  p4  |   2  |  16  |   32   ||    9    |
| grp_rgb2yuv_1_fu_251 |  p5  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   196  ||   7.94  ||    45   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |   25   |   784  |  1099  |    -   |
|   Memory  |  12288 |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   373  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  12288 |    7   |   33   |  1157  |  1144  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
