$comment
	File created using the following command:
		vcd file MU0CPUFINAL.msim.vcd -direction
$end
$date
	Mon Mar  2 16:59:04 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module MU0CPU_vlg_vec_tst $end
$var reg 1 ! CLK_INPUT $end
$var wire 1 " ACC_OUT [15] $end
$var wire 1 # ACC_OUT [14] $end
$var wire 1 $ ACC_OUT [13] $end
$var wire 1 % ACC_OUT [12] $end
$var wire 1 & ACC_OUT [11] $end
$var wire 1 ' ACC_OUT [10] $end
$var wire 1 ( ACC_OUT [9] $end
$var wire 1 ) ACC_OUT [8] $end
$var wire 1 * ACC_OUT [7] $end
$var wire 1 + ACC_OUT [6] $end
$var wire 1 , ACC_OUT [5] $end
$var wire 1 - ACC_OUT [4] $end
$var wire 1 . ACC_OUT [3] $end
$var wire 1 / ACC_OUT [2] $end
$var wire 1 0 ACC_OUT [1] $end
$var wire 1 1 ACC_OUT [0] $end
$var wire 1 2 COUNT_debug $end
$var wire 1 3 ctrl_mux3 $end
$var wire 1 4 EXEC1 $end
$var wire 1 5 EXEC2 $end
$var wire 1 6 FETCH $end
$var wire 1 7 k [15] $end
$var wire 1 8 k [14] $end
$var wire 1 9 k [13] $end
$var wire 1 : k [12] $end
$var wire 1 ; k [11] $end
$var wire 1 < k [10] $end
$var wire 1 = k [9] $end
$var wire 1 > k [8] $end
$var wire 1 ? k [7] $end
$var wire 1 @ k [6] $end
$var wire 1 A k [5] $end
$var wire 1 B k [4] $end
$var wire 1 C k [3] $end
$var wire 1 D k [2] $end
$var wire 1 E k [1] $end
$var wire 1 F k [0] $end
$var wire 1 G MERGED [15] $end
$var wire 1 H MERGED [14] $end
$var wire 1 I MERGED [13] $end
$var wire 1 J MERGED [12] $end
$var wire 1 K MERGED [11] $end
$var wire 1 L MERGED [10] $end
$var wire 1 M MERGED [9] $end
$var wire 1 N MERGED [8] $end
$var wire 1 O MERGED [7] $end
$var wire 1 P MERGED [6] $end
$var wire 1 Q MERGED [5] $end
$var wire 1 R MERGED [4] $end
$var wire 1 S MERGED [3] $end
$var wire 1 T MERGED [2] $end
$var wire 1 U MERGED [1] $end
$var wire 1 V MERGED [0] $end
$var wire 1 W MUXX $end
$var wire 1 X PC_OUT [11] $end
$var wire 1 Y PC_OUT [10] $end
$var wire 1 Z PC_OUT [9] $end
$var wire 1 [ PC_OUT [8] $end
$var wire 1 \ PC_OUT [7] $end
$var wire 1 ] PC_OUT [6] $end
$var wire 1 ^ PC_OUT [5] $end
$var wire 1 _ PC_OUT [4] $end
$var wire 1 ` PC_OUT [3] $end
$var wire 1 a PC_OUT [2] $end
$var wire 1 b PC_OUT [1] $end
$var wire 1 c PC_OUT [0] $end
$var wire 1 d PL $end
$var wire 1 e RAM_ADDRESS_IN [11] $end
$var wire 1 f RAM_ADDRESS_IN [10] $end
$var wire 1 g RAM_ADDRESS_IN [9] $end
$var wire 1 h RAM_ADDRESS_IN [8] $end
$var wire 1 i RAM_ADDRESS_IN [7] $end
$var wire 1 j RAM_ADDRESS_IN [6] $end
$var wire 1 k RAM_ADDRESS_IN [5] $end
$var wire 1 l RAM_ADDRESS_IN [4] $end
$var wire 1 m RAM_ADDRESS_IN [3] $end
$var wire 1 n RAM_ADDRESS_IN [2] $end
$var wire 1 o RAM_ADDRESS_IN [1] $end
$var wire 1 p RAM_ADDRESS_IN [0] $end
$var wire 1 q RAM_OUT [15] $end
$var wire 1 r RAM_OUT [14] $end
$var wire 1 s RAM_OUT [13] $end
$var wire 1 t RAM_OUT [12] $end
$var wire 1 u RAM_OUT [11] $end
$var wire 1 v RAM_OUT [10] $end
$var wire 1 w RAM_OUT [9] $end
$var wire 1 x RAM_OUT [8] $end
$var wire 1 y RAM_OUT [7] $end
$var wire 1 z RAM_OUT [6] $end
$var wire 1 { RAM_OUT [5] $end
$var wire 1 | RAM_OUT [4] $end
$var wire 1 } RAM_OUT [3] $end
$var wire 1 ~ RAM_OUT [2] $end
$var wire 1 !! RAM_OUT [1] $end
$var wire 1 "! RAM_OUT [0] $end
$var wire 1 #! RESULT [15] $end
$var wire 1 $! RESULT [14] $end
$var wire 1 %! RESULT [13] $end
$var wire 1 &! RESULT [12] $end
$var wire 1 '! RESULT [11] $end
$var wire 1 (! RESULT [10] $end
$var wire 1 )! RESULT [9] $end
$var wire 1 *! RESULT [8] $end
$var wire 1 +! RESULT [7] $end
$var wire 1 ,! RESULT [6] $end
$var wire 1 -! RESULT [5] $end
$var wire 1 .! RESULT [4] $end
$var wire 1 /! RESULT [3] $end
$var wire 1 0! RESULT [2] $end
$var wire 1 1! RESULT [1] $end
$var wire 1 2! RESULT [0] $end

$scope module i1 $end
$var wire 1 3! gnd $end
$var wire 1 4! vcc $end
$var wire 1 5! unknown $end
$var tri1 1 6! devclrn $end
$var tri1 1 7! devpor $end
$var tri1 1 8! devoe $end
$var wire 1 9! MUXX~output_o $end
$var wire 1 :! ACC_OUT[15]~output_o $end
$var wire 1 ;! ACC_OUT[14]~output_o $end
$var wire 1 <! ACC_OUT[13]~output_o $end
$var wire 1 =! ACC_OUT[12]~output_o $end
$var wire 1 >! ACC_OUT[11]~output_o $end
$var wire 1 ?! ACC_OUT[10]~output_o $end
$var wire 1 @! ACC_OUT[9]~output_o $end
$var wire 1 A! ACC_OUT[8]~output_o $end
$var wire 1 B! ACC_OUT[7]~output_o $end
$var wire 1 C! ACC_OUT[6]~output_o $end
$var wire 1 D! ACC_OUT[5]~output_o $end
$var wire 1 E! ACC_OUT[4]~output_o $end
$var wire 1 F! ACC_OUT[3]~output_o $end
$var wire 1 G! ACC_OUT[2]~output_o $end
$var wire 1 H! ACC_OUT[1]~output_o $end
$var wire 1 I! ACC_OUT[0]~output_o $end
$var wire 1 J! ctrl_mux3~output_o $end
$var wire 1 K! RAM_OUT[15]~output_o $end
$var wire 1 L! RAM_OUT[14]~output_o $end
$var wire 1 M! RAM_OUT[13]~output_o $end
$var wire 1 N! RAM_OUT[12]~output_o $end
$var wire 1 O! RAM_OUT[11]~output_o $end
$var wire 1 P! RAM_OUT[10]~output_o $end
$var wire 1 Q! RAM_OUT[9]~output_o $end
$var wire 1 R! RAM_OUT[8]~output_o $end
$var wire 1 S! RAM_OUT[7]~output_o $end
$var wire 1 T! RAM_OUT[6]~output_o $end
$var wire 1 U! RAM_OUT[5]~output_o $end
$var wire 1 V! RAM_OUT[4]~output_o $end
$var wire 1 W! RAM_OUT[3]~output_o $end
$var wire 1 X! RAM_OUT[2]~output_o $end
$var wire 1 Y! RAM_OUT[1]~output_o $end
$var wire 1 Z! RAM_OUT[0]~output_o $end
$var wire 1 [! RAM_ADDRESS_IN[11]~output_o $end
$var wire 1 \! RAM_ADDRESS_IN[10]~output_o $end
$var wire 1 ]! RAM_ADDRESS_IN[9]~output_o $end
$var wire 1 ^! RAM_ADDRESS_IN[8]~output_o $end
$var wire 1 _! RAM_ADDRESS_IN[7]~output_o $end
$var wire 1 `! RAM_ADDRESS_IN[6]~output_o $end
$var wire 1 a! RAM_ADDRESS_IN[5]~output_o $end
$var wire 1 b! RAM_ADDRESS_IN[4]~output_o $end
$var wire 1 c! RAM_ADDRESS_IN[3]~output_o $end
$var wire 1 d! RAM_ADDRESS_IN[2]~output_o $end
$var wire 1 e! RAM_ADDRESS_IN[1]~output_o $end
$var wire 1 f! RAM_ADDRESS_IN[0]~output_o $end
$var wire 1 g! PC_OUT[11]~output_o $end
$var wire 1 h! PC_OUT[10]~output_o $end
$var wire 1 i! PC_OUT[9]~output_o $end
$var wire 1 j! PC_OUT[8]~output_o $end
$var wire 1 k! PC_OUT[7]~output_o $end
$var wire 1 l! PC_OUT[6]~output_o $end
$var wire 1 m! PC_OUT[5]~output_o $end
$var wire 1 n! PC_OUT[4]~output_o $end
$var wire 1 o! PC_OUT[3]~output_o $end
$var wire 1 p! PC_OUT[2]~output_o $end
$var wire 1 q! PC_OUT[1]~output_o $end
$var wire 1 r! PC_OUT[0]~output_o $end
$var wire 1 s! k[15]~output_o $end
$var wire 1 t! k[14]~output_o $end
$var wire 1 u! k[13]~output_o $end
$var wire 1 v! k[12]~output_o $end
$var wire 1 w! k[11]~output_o $end
$var wire 1 x! k[10]~output_o $end
$var wire 1 y! k[9]~output_o $end
$var wire 1 z! k[8]~output_o $end
$var wire 1 {! k[7]~output_o $end
$var wire 1 |! k[6]~output_o $end
$var wire 1 }! k[5]~output_o $end
$var wire 1 ~! k[4]~output_o $end
$var wire 1 !" k[3]~output_o $end
$var wire 1 "" k[2]~output_o $end
$var wire 1 #" k[1]~output_o $end
$var wire 1 $" k[0]~output_o $end
$var wire 1 %" FETCH~output_o $end
$var wire 1 &" EXEC2~output_o $end
$var wire 1 '" EXEC1~output_o $end
$var wire 1 (" COUNT_debug~output_o $end
$var wire 1 )" PL~output_o $end
$var wire 1 *" MERGED[15]~output_o $end
$var wire 1 +" MERGED[14]~output_o $end
$var wire 1 ," MERGED[13]~output_o $end
$var wire 1 -" MERGED[12]~output_o $end
$var wire 1 ." MERGED[11]~output_o $end
$var wire 1 /" MERGED[10]~output_o $end
$var wire 1 0" MERGED[9]~output_o $end
$var wire 1 1" MERGED[8]~output_o $end
$var wire 1 2" MERGED[7]~output_o $end
$var wire 1 3" MERGED[6]~output_o $end
$var wire 1 4" MERGED[5]~output_o $end
$var wire 1 5" MERGED[4]~output_o $end
$var wire 1 6" MERGED[3]~output_o $end
$var wire 1 7" MERGED[2]~output_o $end
$var wire 1 8" MERGED[1]~output_o $end
$var wire 1 9" MERGED[0]~output_o $end
$var wire 1 :" RESULT[15]~output_o $end
$var wire 1 ;" RESULT[14]~output_o $end
$var wire 1 <" RESULT[13]~output_o $end
$var wire 1 =" RESULT[12]~output_o $end
$var wire 1 >" RESULT[11]~output_o $end
$var wire 1 ?" RESULT[10]~output_o $end
$var wire 1 @" RESULT[9]~output_o $end
$var wire 1 A" RESULT[8]~output_o $end
$var wire 1 B" RESULT[7]~output_o $end
$var wire 1 C" RESULT[6]~output_o $end
$var wire 1 D" RESULT[5]~output_o $end
$var wire 1 E" RESULT[4]~output_o $end
$var wire 1 F" RESULT[3]~output_o $end
$var wire 1 G" RESULT[2]~output_o $end
$var wire 1 H" RESULT[1]~output_o $end
$var wire 1 I" RESULT[0]~output_o $end
$var wire 1 J" inst11|NS~0_combout $end
$var wire 1 K" inst|PL~1_combout $end
$var wire 1 L" inst|PL~2_combout $end
$var wire 1 M" inst|MUX3~0_combout $end
$var wire 1 N" inst|add_sub~0_combout $end
$var wire 1 O" inst|pipeline_enable~0_combout $end
$var wire 1 P" inst|MUX1~1_combout $end
$var wire 1 Q" inst4|auto_generated|counter_comb_bita0~sumout $end
$var wire 1 R" inst|CNT_EN~0_combout $end
$var wire 1 S" inst4|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 T" inst4|auto_generated|counter_comb_bita1~sumout $end
$var wire 1 U" inst4|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 V" inst4|auto_generated|counter_comb_bita2~sumout $end
$var wire 1 W" inst4|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 X" inst4|auto_generated|counter_comb_bita3~sumout $end
$var wire 1 Y" inst4|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 Z" inst4|auto_generated|counter_comb_bita4~sumout $end
$var wire 1 [" inst4|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 \" inst4|auto_generated|counter_comb_bita5~sumout $end
$var wire 1 ]" inst4|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 ^" inst4|auto_generated|counter_comb_bita6~sumout $end
$var wire 1 _" inst4|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 `" inst4|auto_generated|counter_comb_bita7~sumout $end
$var wire 1 a" inst4|auto_generated|counter_comb_bita7~COUT $end
$var wire 1 b" inst4|auto_generated|counter_comb_bita8~sumout $end
$var wire 1 c" inst4|auto_generated|counter_comb_bita8~COUT $end
$var wire 1 d" inst4|auto_generated|counter_comb_bita9~sumout $end
$var wire 1 e" MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 f" MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 g" inst4|auto_generated|counter_comb_bita9~COUT $end
$var wire 1 h" inst4|auto_generated|counter_comb_bita10~sumout $end
$var wire 1 i" inst4|auto_generated|counter_comb_bita10~COUT $end
$var wire 1 j" inst4|auto_generated|counter_comb_bita11~sumout $end
$var wire 1 k" MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 l" MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 m" MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 n" MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 o" MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 p" MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 q" MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 r" MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 s" MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 t" MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 u" MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 v" MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 w" MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 x" MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 y" MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 z" MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 {" MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 |" MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 }" ALU2|auto_generated|add_sub_cella[0]~2_cout $end
$var wire 1 ~" ALU2|auto_generated|add_sub_cella[0]~COUT $end
$var wire 1 !# ALU2|auto_generated|add_sub_cella[1]~COUT $end
$var wire 1 "# ALU2|auto_generated|add_sub_cella[2]~COUT $end
$var wire 1 ## ALU2|auto_generated|add_sub_cella[3]~COUT $end
$var wire 1 $# ALU2|auto_generated|add_sub_cella[4]~COUT $end
$var wire 1 %# ALU2|auto_generated|add_sub_cella[5]~COUT $end
$var wire 1 &# ALU2|auto_generated|add_sub_cella[6]~COUT $end
$var wire 1 '# ALU2|auto_generated|add_sub_cella[7]~COUT $end
$var wire 1 (# ALU2|auto_generated|add_sub_cella[8]~COUT $end
$var wire 1 )# MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 *# inst|SLOAD_ACC~combout $end
$var wire 1 +# inst|enable_acc~combout $end
$var wire 1 ,# MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 -# MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 .# MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 /# MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 0# MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 1# MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 2# MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 3# MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 4# MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 5# inst|pipeline_enable~1_combout $end
$var wire 1 6# inst|pipeline_enable~2_combout $end
$var wire 1 7# inst|pipeline_enable~4_combout $end
$var wire 1 8# inst|pipeline_enable~5_combout $end
$var wire 1 9# MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 :# MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 ;# ALU2|auto_generated|add_sub_cella[9]~COUT $end
$var wire 1 <# ALU2|auto_generated|add_sub_cella[10]~COUT $end
$var wire 1 =# ALU2|auto_generated|add_sub_cella[11]~COUT $end
$var wire 1 ># MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout $end
$var wire 1 ?# MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 @# MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 A# inst|pipeline_enable~3_combout $end
$var wire 1 B# inst11|NS[0]~2_combout $end
$var wire 1 C# inst11|NS[0]~3_combout $end
$var wire 1 D# register3|stupid_dff~q $end
$var wire 1 E# inst|MUX1~0_combout $end
$var wire 1 F# MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 G# MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 H# MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout $end
$var wire 1 I# inst|shift~0_combout $end
$var wire 1 J# ALU2|auto_generated|add_sub_cella[12]~COUT $end
$var wire 1 K# ALU2|auto_generated|add_sub_cella[13]~COUT $end
$var wire 1 L# ALU2|auto_generated|add_sub_cella[14]~COUT $end
$var wire 1 M# MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout $end
$var wire 1 N# MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout $end
$var wire 1 O# MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout $end
$var wire 1 P# MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout $end
$var wire 1 Q# inst11|NS[1]~1_combout $end
$var wire 1 R# register3|inst1~q $end
$var wire 1 S# inst11|EXEC1~0_combout $end
$var wire 1 T# inst|WREN~0_combout $end
$var wire 1 U# MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout $end
$var wire 1 V# CLK_INPUT~input_o $end
$var wire 1 W# inst9|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 X# MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout $end
$var wire 1 Y# inst|PL~0_combout $end
$var wire 1 Z# inst|MUX1~2_combout $end
$var wire 1 [# inst11|EXEC2~0_combout $end
$var wire 1 \# ALU2|auto_generated|result [15] $end
$var wire 1 ]# ALU2|auto_generated|result [14] $end
$var wire 1 ^# ALU2|auto_generated|result [13] $end
$var wire 1 _# ALU2|auto_generated|result [12] $end
$var wire 1 `# ALU2|auto_generated|result [11] $end
$var wire 1 a# ALU2|auto_generated|result [10] $end
$var wire 1 b# ALU2|auto_generated|result [9] $end
$var wire 1 c# ALU2|auto_generated|result [8] $end
$var wire 1 d# ALU2|auto_generated|result [7] $end
$var wire 1 e# ALU2|auto_generated|result [6] $end
$var wire 1 f# ALU2|auto_generated|result [5] $end
$var wire 1 g# ALU2|auto_generated|result [4] $end
$var wire 1 h# ALU2|auto_generated|result [3] $end
$var wire 1 i# ALU2|auto_generated|result [2] $end
$var wire 1 j# ALU2|auto_generated|result [1] $end
$var wire 1 k# ALU2|auto_generated|result [0] $end
$var wire 1 l# inst4|auto_generated|counter_reg_bit [11] $end
$var wire 1 m# inst4|auto_generated|counter_reg_bit [10] $end
$var wire 1 n# inst4|auto_generated|counter_reg_bit [9] $end
$var wire 1 o# inst4|auto_generated|counter_reg_bit [8] $end
$var wire 1 p# inst4|auto_generated|counter_reg_bit [7] $end
$var wire 1 q# inst4|auto_generated|counter_reg_bit [6] $end
$var wire 1 r# inst4|auto_generated|counter_reg_bit [5] $end
$var wire 1 s# inst4|auto_generated|counter_reg_bit [4] $end
$var wire 1 t# inst4|auto_generated|counter_reg_bit [3] $end
$var wire 1 u# inst4|auto_generated|counter_reg_bit [2] $end
$var wire 1 v# inst4|auto_generated|counter_reg_bit [1] $end
$var wire 1 w# inst4|auto_generated|counter_reg_bit [0] $end
$var wire 1 x# inst1|dffs [15] $end
$var wire 1 y# inst1|dffs [14] $end
$var wire 1 z# inst1|dffs [13] $end
$var wire 1 {# inst1|dffs [12] $end
$var wire 1 |# inst1|dffs [11] $end
$var wire 1 }# inst1|dffs [10] $end
$var wire 1 ~# inst1|dffs [9] $end
$var wire 1 !$ inst1|dffs [8] $end
$var wire 1 "$ inst1|dffs [7] $end
$var wire 1 #$ inst1|dffs [6] $end
$var wire 1 $$ inst1|dffs [5] $end
$var wire 1 %$ inst1|dffs [4] $end
$var wire 1 &$ inst1|dffs [3] $end
$var wire 1 '$ inst1|dffs [2] $end
$var wire 1 ($ inst1|dffs [1] $end
$var wire 1 )$ inst1|dffs [0] $end
$var wire 1 *$ ram|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 +$ ram|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 ,$ ram|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 -$ ram|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 .$ ram|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 /$ ram|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 0$ ram|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 1$ ram|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 2$ ram|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 3$ ram|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 4$ ram|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 5$ ram|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 6$ ram|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 7$ ram|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 8$ ram|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 9$ ram|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 :$ IR|dffs [15] $end
$var wire 1 ;$ IR|dffs [14] $end
$var wire 1 <$ IR|dffs [13] $end
$var wire 1 =$ IR|dffs [12] $end
$var wire 1 >$ IR|dffs [11] $end
$var wire 1 ?$ IR|dffs [10] $end
$var wire 1 @$ IR|dffs [9] $end
$var wire 1 A$ IR|dffs [8] $end
$var wire 1 B$ IR|dffs [7] $end
$var wire 1 C$ IR|dffs [6] $end
$var wire 1 D$ IR|dffs [5] $end
$var wire 1 E$ IR|dffs [4] $end
$var wire 1 F$ IR|dffs [3] $end
$var wire 1 G$ IR|dffs [2] $end
$var wire 1 H$ IR|dffs [1] $end
$var wire 1 I$ IR|dffs [0] $end
$var wire 1 J$ ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 K$ ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 L$ ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 M$ ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 N$ ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 O$ ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 P$ ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 Q$ ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 R$ ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 S$ ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 T$ ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 U$ ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 V$ ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 W$ ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 X$ ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 Y$ ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
12
13
04
05
16
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0W
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
1d
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
03!
14!
x5!
16!
17!
18!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
1J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
1%"
0&"
0'"
1("
1)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
1M"
0N"
1O"
0P"
1Q"
1R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
15#
16#
17#
08#
09#
0:#
1;#
1<#
1=#
0>#
0?#
0@#
1A#
0B#
1C#
0D#
0E#
0F#
0G#
0H#
0I#
1J#
1K#
1L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
1V#
1W#
0X#
0Y#
1Z#
0[#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
$end
#5000
0!
0V#
0W#
#10000
1!
1V#
1W#
1D#
1w#
1r!
1B#
1J"
1S"
1c
1S#
1G#
0Q"
1f!
1'"
0%"
1P"
06
14
1p
1T"
0C#
0R"
1Q#
0("
0Z#
02
0G#
0f!
19!
1W
0p
#10001
1K$
1*$
1K!
1q
1\#
1H#
1s!
1:"
1E#
0B#
1+#
1*#
1#!
17
0Q#
1Z#
1C#
1G#
1R"
1("
1f!
09!
0W
1p
12
#15000
0!
0V#
0W#
#20000
1!
1V#
1W#
1:$
1v#
0w#
0r!
1q!
0S"
1U"
1b
0c
0G#
1Q"
1:#
0T"
1e!
0f!
0U"
0p
1o
1T"
1V"
0V"
#20001
1X$
1Y$
0K$
1J$
18$
19$
0*$
1+$
1L!
0K!
1Z!
1Y!
0L#
0~"
0!#
1!!
1"!
0q
1r
1X#
1]#
0\#
0H#
1F#
14#
1k#
19#
13#
1j#
1H"
18"
1#"
1I"
19"
1$"
0s!
0:"
1;"
1t!
0"#
1Y#
18#
0+#
0*#
18
1$!
0#!
07
1F
1V
12!
1E
1U
11!
1\#
0j#
1i#
0M"
0J!
1G"
0H"
1:"
0)"
0##
0Z#
0d
1#!
01!
10!
03
1h#
1G#
0R"
0C#
1N#
1M#
03#
12#
17"
08"
1*"
1+"
0("
1f!
1F"
19!
0$#
1W
1/!
1p
02
1H
1G
0U
1T
1g#
11#
16"
1E"
0%#
1.!
1S
1f#
10#
15"
1D"
0&#
1-!
1R
1e#
1/#
14"
1C"
0'#
1,!
1Q
1d#
1.#
13"
1B"
0(#
1+!
1P
1c#
1-#
12"
1A"
0;#
1*!
1O
1b#
1,#
11"
1@"
0<#
1)!
1N
1a#
1)#
10"
1?"
0=#
1(!
1M
1`#
1@#
1/"
1>"
0J#
1'!
1L
1_#
1?#
1."
1="
0K#
1&!
1K
1^#
1>#
1-"
1<"
1%!
1J
0]#
1O#
1,"
0;"
0$!
1I
0N#
0+"
0H
#25000
0!
0V#
0W#
#30000
1!
1V#
1W#
1;$
0:$
1I$
0D#
1H$
0E#
0J"
0S#
0'"
1%"
0P"
16
04
1C#
1Z#
0G#
0f!
09!
0W
0p
#30001
0X$
1K$
0J$
08$
1*$
0+$
0L!
1K!
0Y!
0!!
1q
0r
1]#
0\#
1j#
1H"
0:"
1;"
1$!
0#!
11!
13#
0M#
1N#
1+"
0*"
18"
1U
0G
1H
#35000
0!
0V#
0W#
#40000
1!
1V#
1W#
0;$
1:$
1D#
0H$
1E#
1J"
09#
1S#
1H#
0X#
0t!
1s!
1'"
0#"
0%"
1P"
0Y#
08#
1+#
1*#
06
0E
14
17
08
0C#
1M"
1J!
1)"
1d
13
1R"
1C#
0O#
0N#
0@#
0?#
0>#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0)#
00"
01"
02"
03"
04"
05"
06"
07"
08"
0-"
0."
0/"
0+"
0,"
1("
12
0I
0H
0L
0K
0J
0U
0T
0S
0R
0Q
0P
0O
0N
0M
#45000
0!
0V#
0W#
#50000
1!
1V#
1W#
1)$
1w#
1r!
1I!
1S"
05#
1~"
11
1c
1G#
0Q"
0k#
0I"
1f!
1U"
1!#
07#
1p
02!
0T"
0j#
0H"
1"#
01!
1V"
0i#
0G"
1##
00!
0h#
0F"
1$#
0/!
0g#
0E"
1%#
0.!
0f#
0D"
1&#
0-!
0e#
0C"
1'#
0,!
0d#
0B"
1(#
0+!
0c#
0A"
1;#
0*!
0b#
0@"
1<#
0)!
0a#
0?"
1=#
0(!
0`#
0>"
1J#
0'!
0_#
0="
1K#
0&!
0^#
0<"
1L#
0%!
0]#
0;"
0$!
1\#
1:"
1#!
#55000
0!
0V#
0W#
#60000
1!
1V#
1W#
1u#
0v#
0w#
0r!
0q!
1p!
0S"
0U"
1W"
1a
0b
0c
0G#
1Q"
0:#
1T"
1|"
0V"
1d!
0e!
0f!
0W"
0p
0o
1n
0T"
1V"
1X"
0X"
#65000
0!
0V#
0W#
#70000
1!
1V#
1W#
1w#
1r!
1S"
1c
1G#
0Q"
1f!
1p
1T"
#70001
1V$
0Y$
0K$
1L$
16$
09$
0*$
1-$
1N!
0K!
0Z!
1W!
0J#
0##
1}
0"!
0q
1t
1U#
1_#
0\#
0H#
0F#
04#
1k#
11#
1h#
1y"
1!"
1F"
16"
1I"
09"
0$"
0s!
0:"
1="
1v!
0K#
0$#
1T#
18#
0+#
0*#
1L"
0A#
1:
1&!
0#!
07
0F
0V
12!
1S
1/!
1C
1^#
1g#
0M"
0J!
1E"
1<"
0)"
0L#
0%#
0Z#
0d
1%!
1.!
03
1]#
1f#
0C#
0G#
0|"
1z"
1O#
1>#
14#
10#
15"
19"
1-"
1,"
1c!
0d!
0f!
1D"
1;"
19!
0&#
1W
1$!
1-!
0p
0n
1m
1I
1J
1V
1R
1\#
1e#
1/#
1N#
1+"
14"
1C"
1:"
0'#
1#!
1,!
1Q
1H
1d#
1.#
1M#
1*"
13"
1B"
0(#
1+!
1P
1G
1c#
1-#
12"
1A"
0;#
1*!
1O
1b#
1,#
11"
1@"
0<#
1)!
1N
1a#
1)#
10"
1?"
0=#
1(!
1M
1`#
1@#
1/"
1>"
1'!
1L
0_#
1?#
1."
0="
0&!
1K
0>#
0-"
0J
#75000
0!
0V#
0W#
#80000
1!
1V#
1W#
1=$
0:$
0I$
0D#
1F$
1v#
0w#
0r!
1q!
0E#
0J"
0S"
1U"
1b
0c
0S#
1Q"
0T"
0'"
1%"
0U"
1W"
0P"
0T#
16
04
1T"
0V"
1C#
0W"
1Z#
1V"
1X"
0R"
1:#
1|"
0z"
0c!
1d!
1e!
0("
09!
0W
02
1o
1n
0m
0X"
#80001
0V$
1Y$
0L$
06$
19$
0-$
0N!
1Z!
0W!
1##
0}
1"!
0t
1_#
0k#
0h#
0F"
0I"
1="
1$#
1&!
02!
0/!
0g#
01#
04#
1>#
1-"
09"
06"
0E"
1%#
0.!
0S
0V
1J
0f#
00#
05"
0D"
1&#
0-!
0R
0e#
0/#
04"
0C"
1'#
0,!
0Q
0d#
0.#
03"
0B"
1(#
0+!
0P
0c#
0-#
02"
0A"
1;#
0*!
0O
0b#
0,#
01"
0@"
1<#
0)!
0N
0a#
0)#
00"
0?"
1=#
0(!
0M
0`#
0@#
0/"
0>"
1J#
0'!
0L
0_#
0?#
0."
0="
1K#
0&!
0K
0^#
0>#
0-"
0<"
1L#
0%!
0J
0]#
0O#
0,"
0;"
0$!
0I
0\#
0N#
0+"
0:"
0#!
0H
0M#
0*"
0G
#85000
0!
0V#
0W#
#90000
1!
1V#
1W#
0=$
1I$
1D#
0F$
1E#
1J"
0y"
1S#
1F#
0U#
0v!
1$"
1'"
0!"
0%"
1P"
0E#
1B#
1A#
08#
0L"
06
0C
14
1F
0:
0C#
1Q#
1M"
1J!
1)"
0Z#
1d
13
1G#
0:#
0|"
14#
19"
0d!
0e!
1f!
19!
1W
1p
0o
0n
1V
#90001
0Y$
1J$
1M$
1L$
09$
1+$
1,$
1-$
1N!
1M!
1L!
0Z!
0J#
0K#
0L#
0"!
1r
1s
1t
1U#
1_#
1P#
1^#
1X#
1]#
0F#
04#
1k#
1I"
09"
0$"
1;"
1t!
1<"
1u!
1="
1v!
1Y#
1E#
0B#
18#
0P"
1L"
0A#
1:
1&!
19
1%!
18
1$!
0F
0V
12!
0^#
0]#
1\#
0G#
0W#
0Q#
0M"
0J!
0f!
1:"
0;"
0<"
0)"
1Z#
0d
0%!
0$!
1#!
0p
03
1:#
1|"
1M#
1>#
14#
19"
1-"
1*"
1d!
1e!
09!
0W
1o
1n
1G
1J
1V
#95000
0!
0V#
#100000
1!
1V#
#105000
0!
0V#
#110000
1!
1V#
#115000
0!
0V#
#120000
1!
1V#
#125000
0!
0V#
#130000
1!
1V#
#135000
0!
0V#
#140000
1!
1V#
#145000
0!
0V#
#150000
1!
1V#
#155000
0!
0V#
#160000
1!
1V#
#165000
0!
0V#
#170000
1!
1V#
#175000
0!
0V#
#180000
1!
1V#
#185000
0!
0V#
#190000
1!
1V#
#195000
0!
0V#
#200000
1!
1V#
#205000
0!
0V#
#210000
1!
1V#
#215000
0!
0V#
#220000
1!
1V#
#225000
0!
0V#
#230000
1!
1V#
#235000
0!
0V#
#240000
1!
1V#
#245000
0!
0V#
#250000
1!
1V#
#255000
0!
0V#
#260000
1!
1V#
#265000
0!
0V#
#270000
1!
1V#
#275000
0!
0V#
#280000
1!
1V#
#285000
0!
0V#
#290000
1!
1V#
#295000
0!
0V#
#300000
1!
1V#
#305000
0!
0V#
#310000
1!
1V#
#315000
0!
0V#
#320000
1!
1V#
#325000
0!
0V#
#330000
1!
1V#
#335000
0!
0V#
#340000
1!
1V#
#345000
0!
0V#
#350000
1!
1V#
#355000
0!
0V#
#360000
1!
1V#
#365000
0!
0V#
#370000
1!
1V#
#375000
0!
0V#
#380000
1!
1V#
#385000
0!
0V#
#390000
1!
1V#
#395000
0!
0V#
#400000
1!
1V#
#405000
0!
0V#
#410000
1!
1V#
#415000
0!
0V#
#420000
1!
1V#
#425000
0!
0V#
#430000
1!
1V#
#435000
0!
0V#
#440000
1!
1V#
#445000
0!
0V#
#450000
1!
1V#
#455000
0!
0V#
#460000
1!
1V#
#465000
0!
0V#
#470000
1!
1V#
#475000
0!
0V#
#480000
1!
1V#
#485000
0!
0V#
#490000
1!
1V#
#495000
0!
0V#
#500000
1!
1V#
#505000
0!
0V#
#510000
1!
1V#
#515000
0!
0V#
#520000
1!
1V#
#525000
0!
0V#
#530000
1!
1V#
#535000
0!
0V#
#540000
1!
1V#
#545000
0!
0V#
#550000
1!
1V#
#555000
0!
0V#
#560000
1!
1V#
#565000
0!
0V#
#570000
1!
1V#
#575000
0!
0V#
#580000
1!
1V#
#585000
0!
0V#
#590000
1!
1V#
#595000
0!
0V#
#600000
1!
1V#
#605000
0!
0V#
#610000
1!
1V#
#615000
0!
0V#
#620000
1!
1V#
#625000
0!
0V#
#630000
1!
1V#
#635000
0!
0V#
#640000
1!
1V#
#645000
0!
0V#
#650000
1!
1V#
#655000
0!
0V#
#660000
1!
1V#
#665000
0!
0V#
#670000
1!
1V#
#675000
0!
0V#
#680000
1!
1V#
#685000
0!
0V#
#690000
1!
1V#
#695000
0!
0V#
#700000
1!
1V#
#705000
0!
0V#
#710000
1!
1V#
#715000
0!
0V#
#720000
1!
1V#
#725000
0!
0V#
#730000
1!
1V#
#735000
0!
0V#
#740000
1!
1V#
#745000
0!
0V#
#750000
1!
1V#
#755000
0!
0V#
#760000
1!
1V#
#765000
0!
0V#
#770000
1!
1V#
#775000
0!
0V#
#780000
1!
1V#
#785000
0!
0V#
#790000
1!
1V#
#795000
0!
0V#
#800000
1!
1V#
#805000
0!
0V#
#810000
1!
1V#
#815000
0!
0V#
#820000
1!
1V#
#825000
0!
0V#
#830000
1!
1V#
#835000
0!
0V#
#840000
1!
1V#
#845000
0!
0V#
#850000
1!
1V#
#855000
0!
0V#
#860000
1!
1V#
#865000
0!
0V#
#870000
1!
1V#
#875000
0!
0V#
#880000
1!
1V#
#885000
0!
0V#
#890000
1!
1V#
#895000
0!
0V#
#900000
1!
1V#
#905000
0!
0V#
#910000
1!
1V#
#915000
0!
0V#
#920000
1!
1V#
#925000
0!
0V#
#930000
1!
1V#
#935000
0!
0V#
#940000
1!
1V#
#945000
0!
0V#
#950000
1!
1V#
#955000
0!
0V#
#960000
1!
1V#
#965000
0!
0V#
#970000
1!
1V#
#975000
0!
0V#
#980000
1!
1V#
#985000
0!
0V#
#990000
1!
1V#
#995000
0!
0V#
#1000000
