--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    2.930(R)|      SLOW  |    1.144(R)|      SLOW  |clk_BUFGP         |   0.000|
div         |    0.350(R)|      FAST  |    1.694(R)|      SLOW  |clk_BUFGP         |   0.000|
equals      |    2.866(R)|      SLOW  |    1.143(R)|      SLOW  |clk_BUFGP         |   0.000|
input<0>    |   72.609(R)|      SLOW  |    0.754(R)|      SLOW  |clk_BUFGP         |   0.000|
input<1>    |   73.430(R)|      SLOW  |    0.353(R)|      SLOW  |clk_BUFGP         |   0.000|
input<2>    |   72.453(R)|      SLOW  |    0.717(R)|      SLOW  |clk_BUFGP         |   0.000|
input<3>    |   72.103(R)|      SLOW  |    0.626(R)|      SLOW  |clk_BUFGP         |   0.000|
input<4>    |   72.305(R)|      SLOW  |    0.393(R)|      SLOW  |clk_BUFGP         |   0.000|
input<5>    |   71.049(R)|      SLOW  |    0.843(R)|      SLOW  |clk_BUFGP         |   0.000|
input<6>    |   71.343(R)|      SLOW  |    0.724(R)|      SLOW  |clk_BUFGP         |   0.000|
input<7>    |   72.046(R)|      SLOW  |    0.966(R)|      SLOW  |clk_BUFGP         |   0.000|
minus       |    0.913(R)|      FAST  |    1.437(R)|      SLOW  |clk_BUFGP         |   0.000|
mult        |    0.965(R)|      FAST  |    1.258(R)|      SLOW  |clk_BUFGP         |   0.000|
plus        |    1.002(R)|      FAST  |    1.259(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   70.826|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 03 18:04:34 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5022 MB



