{
  "tech_name": "NPU",
  "query": "(NPU OR \"NPU\") (AI OR accelerator OR processor)",
  "serpapi_url": "https://serpapi.com/search.json?engine=google_patents&q=%28NPU+OR+%22NPU%22%29+%28AI+OR+accelerator+OR+processor%29&num=10&page=1&country=JP&type=PATENT",
  "count": 10,
  "items": [
    {
      "title": "Processor having memory array operable as cache memory or neural network unit …",
      "abstract": "A mode indicator, Multiple processing cores, Memory array, An array of neural processing units (NPUs), Cache control logic, and Selection logic configured to selectively couple the plurality of NPUs and the cache control logic to the memory array; A neural network unit (NNU) including: Including",
      "patent_id": "patent/JP6250780B1/en",
      "publication_number": "JP6250780B1",
      "publication_date": "2017-12-20",
      "filing_date": "2016-12-27",
      "priority_date": "2016-12-01",
      "assignee": "ヴィア アライアンス セミコンダクター カンパニー リミテッド",
      "inventor": "グレン ヘンリー ジー",
      "link": "https://patents.google.com/patent/JP6250780B1/en",
      "pdf": "https://patentimages.storage.googleapis.com/d1/88/38/9b8645e08d5288/JP6250780B1.pdf"
    },
    {
      "title": "Processor with memory array operable as last level cache slice or neural …",
      "abstract": "The processor of claim 8 further comprising: In order to transition from the first mode to the second mode, and to transition from the second mode to the first mode, the processor may perform the plurality of operations prior to invalidating the write-back of the LLC. The processing cores are …",
      "patent_id": "patent/JP6250781B1/en",
      "publication_number": "JP6250781B1",
      "publication_date": "2017-12-20",
      "filing_date": "2016-12-27",
      "priority_date": "2016-12-01",
      "assignee": "ヴィア アライアンス セミコンダクター カンパニー リミテッド",
      "inventor": "グレン ヘンリー ジー",
      "link": "https://patents.google.com/patent/JP6250781B1/en",
      "pdf": "https://patentimages.storage.googleapis.com/7d/c7/a8/c3fea94c0f92d4/JP6250781B1.pdf"
    },
    {
      "title": "Processor having memory array operable as victim cache or neural network unit …",
      "abstract": "Including From a first mode in which the memory array operates to hold neural network weights read by the array of NPUs, the memory array and cache control logic operate as a victim cache for the processing complex. To enter the mode, The cache control logic initiates caching in the memory array …",
      "patent_id": "patent/JP6250782B1/en",
      "publication_number": "JP6250782B1",
      "publication_date": "2017-12-20",
      "filing_date": "2016-12-27",
      "priority_date": "2016-12-01",
      "assignee": "ヴィア アライアンス セミコンダクター カンパニー リミテッド",
      "inventor": "グレン ヘンリー ジー",
      "link": "https://patents.google.com/patent/JP6250782B1/en",
      "pdf": "https://patentimages.storage.googleapis.com/50/72/d2/3a16697538dd9c/JP6250782B1.pdf"
    },
    {
      "title": "Neural network unit comprising a neural memory and an array of neural processing …",
      "abstract": "A method of operating a device comprising an array of N processing units (PUs), each PU having an accumulator having an output and first, second and third inputs, said input An arithmetic unit that performs an operation on the accumulator and generates a result to be stored in the accumulator, …",
      "patent_id": "patent/JP6357524B2/en",
      "publication_number": "JP6357524B2",
      "publication_date": "2018-07-11",
      "filing_date": "2016-12-27",
      "priority_date": "2016-12-01",
      "assignee": "ヴィア アライアンス セミコンダクター カンパニー リミテッド",
      "inventor": "グレン ヘンリー ジー",
      "link": "https://patents.google.com/patent/JP6357524B2/en",
      "pdf": "https://patentimages.storage.googleapis.com/30/dd/6c/e71783b65a39cd/JP6357524B2.pdf"
    },
    {
      "title": "Neural network unit for efficient 3D convolution",
      "abstract": "An array of N processing units (PUs), each PU of the array being configured to receive an accumulator and a respective word of the N words from the at least one row of memory. The multiplexing register configured to selectively receive each word of the N words from the at least one row of memory or …",
      "patent_id": "patent/JP6357525B2/en",
      "publication_number": "JP6357525B2",
      "publication_date": "2018-07-11",
      "filing_date": "2016-12-27",
      "priority_date": "2016-12-01",
      "assignee": "ヴィア アライアンス セミコンダクター カンパニー リミテッド",
      "inventor": "グレン ヘンリー ジー",
      "link": "https://patents.google.com/patent/JP6357525B2/en",
      "pdf": "https://patentimages.storage.googleapis.com/aa/17/2a/bcff3f596b1c6f/JP6357525B2.pdf"
    },
    {
      "title": "Feature pyramid warping for video frame interpolation",
      "abstract": "Each execution unit or processor core of a general purpose processor, or each digital signal processor (DSP), field programmable gate array (FPGA), application specific integrated circuit (ASIC), programmable logic device (PLD), system on a chip (SoC), a graphics processing unit (GPU), SiP, MCP, or …",
      "patent_id": "patent/JP7392227B2/en",
      "publication_number": "JP7392227B2",
      "publication_date": "2023-12-06",
      "filing_date": "2020-01-14",
      "priority_date": "2019-01-15",
      "assignee": "ポートランド ステイト ユニヴァーシティ",
      "inventor": "フェン リュウ，",
      "link": "https://patents.google.com/patent/JP7392227B2/en",
      "pdf": "https://patentimages.storage.googleapis.com/e7/c4/35/114e966017563c/JP7392227B2.pdf"
    },
    {
      "title": "Image processing method and related device",
      "abstract": "A storage medium storing encoded data obtained by using an image processing method using the method according to any one of claims 1 to 5. A chip system comprising a processor and a memory, the memory configured to store program instructions that, when executed by the processor, cause the processor …",
      "patent_id": "patent/JP7551759B2/en",
      "publication_number": "JP7551759B2",
      "publication_date": "2024-09-17",
      "filing_date": "2021-02-05",
      "priority_date": "2020-02-07",
      "assignee": "華為技術有限公司",
      "inventor": "晶 王",
      "link": "https://patents.google.com/patent/JP7551759B2/en",
      "pdf": "https://patentimages.storage.googleapis.com/71/56/f5/79bd9d4f857754/JP7551759B2.pdf"
    },
    {
      "title": "Neuromorphic accelerator multitasking",
      "abstract": "A system for neuromorphic accelerator multitasking, said system comprising: an axon processor; a neuron address translation circuit (NATC), the NATC comprising: a first interface for receiving a spike message including a physical neuron identifier (PNID) of the neuron that caused the spike; a …",
      "patent_id": "patent/JP7242998B2/en",
      "publication_number": "JP7242998B2",
      "publication_date": "2023-03-22",
      "filing_date": "2019-02-27",
      "priority_date": "2018-03-27",
      "assignee": "インテル・コーポレーション",
      "inventor": "パグスリー セス",
      "link": "https://patents.google.com/patent/JP7242998B2/en",
      "pdf": "https://patentimages.storage.googleapis.com/4b/87/cb/99fceaaeb42fe1/JP7242998B2.pdf"
    },
    {
      "title": "Associative Mixture Models",
      "abstract": "performing an optimization of the respective machine learning models based on the updated set of model parameters received from each remote processing device of the plurality of remote processing devices to generate an updated set of global model parameters and further based on the density …",
      "patent_id": "patent/JP7635234B2/en",
      "publication_number": "JP7635234B2",
      "publication_date": "2025-02-25",
      "filing_date": "2020-12-14",
      "priority_date": "2019-12-13",
      "assignee": "クアルコム テクノロジーズ インコーポレイテッド",
      "inventor": "マティアス・ライサー",
      "link": "https://patents.google.com/patent/JP7635234B2/en",
      "pdf": "https://patentimages.storage.googleapis.com/3b/41/58/1771665b86111a/JP7635234B2.pdf"
    },
    {
      "title": "Neural network data processor, method and electronics",
      "abstract": "a data reading module for reading a first data sub-block, which is a data sub-block among data sub-blocks corresponding to the plurality of sub-tasks, based on the arrangement information; a data processing module for real-time compression of the first data sub-block; a data writing module capable …",
      "patent_id": "patent/JP7221242B2/en",
      "publication_number": "JP7221242B2",
      "publication_date": "2023-02-13",
      "filing_date": "2020-06-04",
      "priority_date": "2019-12-31",
      "assignee": "ベイジン バイドゥ ネットコム サイエンス テクノロジー カンパニー リミテッド",
      "inventor": "浩洋 李",
      "link": "https://patents.google.com/patent/JP7221242B2/en",
      "pdf": "https://patentimages.storage.googleapis.com/3b/64/55/e0433f683abcb0/JP7221242B2.pdf"
    }
  ],
  "first_item": {
    "title": "Processor having memory array operable as cache memory or neural network unit …",
    "abstract": "A mode indicator, Multiple processing cores, Memory array, An array of neural processing units (NPUs), Cache control logic, and Selection logic configured to selectively couple the plurality of NPUs and the cache control logic to the memory array; A neural network unit (NNU) including: Including",
    "patent_id": "patent/JP6250780B1/en",
    "publication_number": "JP6250780B1",
    "publication_date": "2017-12-20",
    "filing_date": "2016-12-27",
    "priority_date": "2016-12-01",
    "assignee": "ヴィア アライアンス セミコンダクター カンパニー リミテッド",
    "inventor": "グレン ヘンリー ジー",
    "link": "https://patents.google.com/patent/JP6250780B1/en",
    "pdf": "https://patentimages.storage.googleapis.com/d1/88/38/9b8645e08d5288/JP6250780B1.pdf",
    "abstract_full": "PROBLEM TO BE SOLVED: To provide a processor having a memory array operable as a cache memory or a neural network unit memory.  A processor includes a mode indicator, a plurality of processing cores, and a neural network unit (NNU), the NNU including a memory array, an array of neural processing units (NPU), cache control logic, and selection logic; The selection logic selectively couples a plurality of NPUs and cache control logic to the memory array. When the mode indicator indicates the first mode, the selection logic allows multiple NPUs to read neural network weights from the memory array and perform calculations using the weights. When the mode indicator indicates the second mode, the selection logic allows multiple processing cores to access the memory array as cache memory through the cache control logic.  [Selection] FIG. 40"
  },
  "top_items": [
    {
      "title": "Processor having memory array operable as cache memory or neural network unit …",
      "abstract": "A mode indicator, Multiple processing cores, Memory array, An array of neural processing units (NPUs), Cache control logic, and Selection logic configured to selectively couple the plurality of NPUs and the cache control logic to the memory array; A neural network unit (NNU) including: Including",
      "patent_id": "patent/JP6250780B1/en",
      "publication_number": "JP6250780B1",
      "publication_date": "2017-12-20",
      "filing_date": "2016-12-27",
      "priority_date": "2016-12-01",
      "assignee": "ヴィア アライアンス セミコンダクター カンパニー リミテッド",
      "inventor": "グレン ヘンリー ジー",
      "link": "https://patents.google.com/patent/JP6250780B1/en",
      "pdf": "https://patentimages.storage.googleapis.com/d1/88/38/9b8645e08d5288/JP6250780B1.pdf",
      "abstract_full": "PROBLEM TO BE SOLVED: To provide a processor having a memory array operable as a cache memory or a neural network unit memory.  A processor includes a mode indicator, a plurality of processing cores, and a neural network unit (NNU), the NNU including a memory array, an array of neural processing units (NPU), cache control logic, and selection logic; The selection logic selectively couples a plurality of NPUs and cache control logic to the memory array. When the mode indicator indicates the first mode, the selection logic allows multiple NPUs to read neural network weights from the memory array and perform calculations using the weights. When the mode indicator indicates the second mode, the selection logic allows multiple processing cores to access the memory array as cache memory through the cache control logic.  [Selection] FIG. 40"
    },
    {
      "title": "Processor with memory array operable as last level cache slice or neural …",
      "abstract": "The processor of claim 8 further comprising: In order to transition from the first mode to the second mode, and to transition from the second mode to the first mode, the processor may perform the plurality of operations prior to invalidating the write-back of the LLC. The processing cores are …",
      "patent_id": "patent/JP6250781B1/en",
      "publication_number": "JP6250781B1",
      "publication_date": "2017-12-20",
      "filing_date": "2016-12-27",
      "priority_date": "2016-12-01",
      "assignee": "ヴィア アライアンス セミコンダクター カンパニー リミテッド",
      "inventor": "グレン ヘンリー ジー",
      "link": "https://patents.google.com/patent/JP6250781B1/en",
      "pdf": "https://patentimages.storage.googleapis.com/7d/c7/a8/c3fea94c0f92d4/JP6250781B1.pdf",
      "abstract_full": "A processor having a memory array operable as a last level cache slice or a neural network unit memory is provided.  A processor includes a plurality of processing cores, a last level cache memory (LLC) shared by the plurality of processing cores, and a neural network unit (NNU). The NNU includes an array of neural processing units (NPUs) and a memory array. To transition from a first mode in which the memory array operates to store neural network weights read by multiple NPUs to a second mode in which the memory array additionally operates as a slice of LLC for multiple slices In addition, the processor write-back-invalidates the LLC and updates the hash algorithm to include the memory array as an additional slice of the LLC for multiple slices.  [Selection] Figure 40"
    },
    {
      "title": "Processor having memory array operable as victim cache or neural network unit …",
      "abstract": "Including From a first mode in which the memory array operates to hold neural network weights read by the array of NPUs, the memory array and cache control logic operate as a victim cache for the processing complex. To enter the mode, The cache control logic initiates caching in the memory array …",
      "patent_id": "patent/JP6250782B1/en",
      "publication_number": "JP6250782B1",
      "publication_date": "2017-12-20",
      "filing_date": "2016-12-27",
      "priority_date": "2016-12-01",
      "assignee": "ヴィア アライアンス セミコンダクター カンパニー リミテッド",
      "inventor": "グレン ヘンリー ジー",
      "link": "https://patents.google.com/patent/JP6250782B1/en",
      "pdf": "https://patentimages.storage.googleapis.com/50/72/d2/3a16697538dd9c/JP6250782B1.pdf",
      "abstract_full": "A processor having a memory array operable as a victim cache or neural network unit memory is provided.  A processing complex PC includes a processing core and a cache memory. The neural network unit NNU includes a neural processing unit NPU, cache control logic CCL, and a memory array MA. In order to transition from the first mode in which the MA operates to hold the neural network weights for the array of NPUs to the second mode in which the MA and CCL operate as victim caches, the CCL is cached by an eviction request. The line is cached in the MA, and the line that hits in the MA by the load request is provided to the PC. In order to transition from the second mode to the first mode, the CCL invalidates all the lines of the MA, stops the cache to the MA due to the eviction request, and stops providing the line to the PC due to the load request. .  [Selection] Figure 40"
    }
  ]
}