/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

#ifndef _DT_BINDINGS_POWER_MT6879_POWER_H
#define _DT_BINDINGS_POWER_MT6879_POWER_H

#define MT6879_POWER_DOMAIN_MD				0
#define MT6879_POWER_DOMAIN_CONN			1
#define MT6879_POWER_DOMAIN_UFS0_DORMANT		2
#define MT6879_POWER_DOMAIN_AUDIO			3
#define MT6879_POWER_DOMAIN_ADSP_TOP_DORMANT		4
#define MT6879_POWER_DOMAIN_ADSP_INFRA			5
#define MT6879_POWER_DOMAIN_ADSP_AO			6
#define MT6879_POWER_DOMAIN_ISP_MAIN			7
#define MT6879_POWER_DOMAIN_ISP_DIP1			8
#define MT6879_POWER_DOMAIN_ISP_IPE			9
#define MT6879_POWER_DOMAIN_ISP_VCORE			10
#define MT6879_POWER_DOMAIN_VDE0			11
#define MT6879_POWER_DOMAIN_VEN0			12
#define MT6879_POWER_DOMAIN_CAM_MAIN			13
#define MT6879_POWER_DOMAIN_CAM_MRAW			14
#define MT6879_POWER_DOMAIN_CAM_SUBA			15
#define MT6879_POWER_DOMAIN_CAM_SUBB			16
#define MT6879_POWER_DOMAIN_CAM_VCORE			17
#define MT6879_POWER_DOMAIN_DISP			18
#define MT6879_POWER_DOMAIN_MM_INFRA			19
#define MT6879_POWER_DOMAIN_MM_PROC_DORMANT		20
#define MT6879_POWER_DOMAIN_CSI_RX			21
#define MT6879_POWER_DOMAIN_MFG0_DORMANT		22
#define MT6879_POWER_DOMAIN_MFG1			23
#define MT6879_POWER_DOMAIN_MFG2			24
#define MT6879_POWER_DOMAIN_MFG3			25
#define MT6879_POWER_DOMAIN_MFG4			26
#define MT6879_POWER_DOMAIN_MFG5			27
#define MT6879_POWER_DOMAIN_APU				28
#define MT6879_POWER_DOMAIN_NR				29

#endif /* _DT_BINDINGS_POWER_MT6879_POWER_H */