v 20100214 2
C 40000 40000 0 0 0 title-B.sym
C 50400 46800 1 0 0 asic-pmos-1.sym
{
T 51800 47600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 51200 47600 5 10 1 1 0 0 1
refdes=M1
T 51200 47400 5 8 1 1 0 0 1
model-name=nch
T 51600 47100 5 8 1 0 180 0 1
w=1.2u
T 51600 46900 5 8 1 0 180 0 1
l=0.4u
}
C 50400 45200 1 0 0 asic-nmos-1.sym
{
T 51800 46000 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51200 46000 5 10 1 1 0 0 1
refdes=M2
T 51200 45800 5 8 1 1 0 0 1
model-name=pch
T 51600 45500 5 8 1 0 180 0 1
w=1.2u
T 51600 45300 5 8 1 0 180 0 1
l=0.4u
}
N 51000 46800 51000 46200 4
N 50400 47300 50400 45700 4
N 51000 47800 51000 48100 4
{
T 50800 48200 5 10 1 1 0 0 1
netname=Vdd
}
C 45900 46200 1 0 1 spice-subcircuit-IO-1.sym
{
T 45000 46600 5 10 0 1 0 6 1
device=spice-IO
T 45050 46450 5 10 1 1 0 6 1
refdes=P1
}
N 51000 47800 51100 47800 4
N 51100 47800 51100 47300 4
N 51100 45700 51500 45700 4
{
T 51600 45600 5 10 1 1 0 0 1
netname=Vss
}
N 51000 45200 51000 44900 4
{
T 50800 44700 5 10 1 1 0 0 1
netname=Vss
}
C 48800 46500 1 270 0 asic-pmos-1.sym
{
T 49600 45100 5 8 0 0 270 0 1
device=PMOS_TRANSISTOR
T 49500 45600 5 10 1 1 0 0 1
refdes=M4
T 49500 45400 5 8 1 1 0 0 1
model-name=pch
T 49200 45700 5 8 1 0 180 0 1
w=10u
T 49100 45500 5 8 1 0 180 0 1
l=1u
}
C 49800 43500 1 90 0 asic-nmos-1.sym
{
T 49000 44900 5 8 0 0 90 0 1
device=NMOS_TRANSISTOR
T 48800 44500 5 10 1 1 0 0 1
refdes=M3
T 48800 44300 5 8 1 1 0 0 1
model-name=nch
T 49400 44500 5 8 1 0 0 0 1
w=1.2u
T 49400 44300 5 8 1 0 0 0 1
l=0.4u
}
N 45700 46500 50400 46500 4
N 48800 45900 48600 45900 4
N 48600 45900 48600 44100 4
N 48600 44100 48800 44100 4
N 49800 44100 50000 44100 4
N 50000 44100 50000 45900 4
N 50000 45900 49800 45900 4
N 49300 45800 49300 45400 4
{
T 49100 45200 5 10 1 1 0 0 1
netname=Vdd
}
N 49300 44200 49300 44600 4
{
T 49100 44700 5 10 1 1 0 0 1
netname=Vss
}
N 51000 46500 52400 46500 4
N 52400 46500 52400 43500 4
N 46900 43500 52400 43500 4
C 46300 45400 1 0 0 asic-pmos-1.sym
{
T 47700 46200 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 47100 46200 5 10 1 1 0 0 1
refdes=M5
T 47100 46000 5 8 1 1 0 0 1
model-name=nch
T 47500 45700 5 8 1 0 180 0 1
w=1.2u
T 47500 45500 5 8 1 0 180 0 1
l=0.4u
}
C 46300 43700 1 0 0 asic-nmos-1.sym
{
T 47700 44500 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47100 44500 5 10 1 1 0 0 1
refdes=M6
T 47100 44300 5 8 1 1 0 0 1
model-name=pch
T 47400 44100 5 8 1 0 180 0 1
w=1.2u
T 47400 43900 5 8 1 0 180 0 1
l=0.4u
}
N 46900 45400 46900 44700 4
N 46300 43400 46300 45900 4
N 47400 45900 47000 45900 4
{
T 47500 45800 5 10 1 1 0 0 1
netname=Vdd
}
N 47000 44200 47400 44200 4
{
T 47500 44100 5 10 1 1 0 0 1
netname=Vss
}
N 46900 46400 46900 46500 4
N 46900 43500 46900 43700 4
N 46300 43400 50200 43400 4
N 50200 43400 50200 45000 4
N 50200 45000 50000 45000 4
C 45900 44700 1 0 1 spice-subcircuit-IO-1.sym
{
T 45000 45100 5 10 0 1 0 6 1
device=spice-IO
T 45050 44950 5 10 1 1 0 6 1
refdes=P2
}
N 45700 45000 46300 45000 4
N 46900 45000 48600 45000 4
C 47800 43500 1 0 0 spice-subcircuit-IO-1.sym
{
T 48700 43900 5 10 0 1 0 0 1
device=spice-IO
T 48650 43750 5 10 1 1 0 0 1
refdes=P3
}
N 48000 45000 48000 43800 4
C 44100 48100 1 0 0 spice-subcircuit-LL-1.sym
{
T 44200 48400 5 10 0 1 0 0 1
device=spice-subcircuit-LL
T 44200 48500 5 10 1 1 0 0 1
refdes=A1
T 44200 48200 5 10 1 1 0 0 1
model-name=XOR
}
T 50100 40800 9 10 1 0 0 0 2
SPICE subcircuit for analogue eXclusive OR
(in 6 CMOS transistors)
T 50100 40400 9 10 1 0 0 0 1
XOR.sch
T 50400 40100 9 10 1 0 0 0 1
1
T 52100 40100 9 10 1 0 0 0 1
1
T 54100 40100 9 10 1 0 0 0 1
Matthew P. Wampler-Doty
C 41400 49000 1 0 0 XOR-1.sym
{
T 42100 49900 5 10 0 0 0 0 1
device=XOR
T 41700 49900 5 10 0 1 0 0 1
refdes=U?
T 42100 51300 5 10 0 0 0 0 1
model-name=XOR
T 41400 49000 5 10 0 0 0 0 1
graphical=1
}
