// Seed: 4119534448
module module_0 (
    input tri0 id_0,
    input wire id_1
);
  wire [1 : -1] id_3;
  assign id_3 = 1;
  wire id_4, id_5, id_6, id_7;
  wire  id_8;
  logic id_9;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1,
    input  tri  id_2,
    input  wand id_3,
    input  wire id_4,
    input  tri1 id_5
);
  wire id_7 = id_3;
  module_0 modCall_1 (
      id_3,
      id_5
  );
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input supply0 id_8
    , id_24,
    output wor id_9,
    input tri1 id_10,
    input uwire id_11,
    output supply1 id_12,
    input uwire id_13,
    output supply0 id_14,
    input tri id_15,
    input wire id_16,
    output wor id_17,
    input tri1 id_18,
    output uwire id_19
    , id_25,
    input wire id_20,
    input wand id_21,
    input supply0 id_22
);
  assign (pull1, highz0) id_14 = -1;
  assign id_17 = id_1;
  parameter id_26 = 1'b0;
  module_0 modCall_1 (
      id_5,
      id_10
  );
endmodule
