

================================================================
== Vitis HLS Report for 'depolarize_hls_Pipeline_read_bwsup'
================================================================
* Date:           Thu Apr 25 16:51:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        depolarize_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1003|     1003|  10.030 us|  10.030 us|  1003|  1003|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_bwsup  |     1001|     1001|         3|          1|          1|  1000|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      80|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      54|    -|
|Register         |        -|    -|      68|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      68|     134|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln522_fu_100_p2        |         +|   0|  0|  38|          31|           1|
    |icmp_ln522_fu_94_p2        |      icmp|   0|  0|  38|          31|          31|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  80|          64|          35|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|   31|         62|
    |bwsup_stream_blk_n       |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |j_fu_54                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem_addr_read_reg_133            |  32|   0|   32|          0|
    |j_fu_54                           |  31|   0|   31|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  68|   0|   68|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  depolarize_hls_Pipeline_read_bwsup|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  depolarize_hls_Pipeline_read_bwsup|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  depolarize_hls_Pipeline_read_bwsup|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  depolarize_hls_Pipeline_read_bwsup|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  depolarize_hls_Pipeline_read_bwsup|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  depolarize_hls_Pipeline_read_bwsup|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                gmem|       pointer|
|bwsup_stream_din     |  out|   32|     ap_fifo|                        bwsup_stream|       pointer|
|bwsup_stream_full_n  |   in|    1|     ap_fifo|                        bwsup_stream|       pointer|
|bwsup_stream_write   |  out|    1|     ap_fifo|                        bwsup_stream|       pointer|
|empty                |   in|   31|     ap_none|                               empty|        scalar|
|sext_ln522           |   in|   62|     ap_none|                          sext_ln522|        scalar|
+---------------------+-----+-----+------------+------------------------------------+--------------+

