{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628589660418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628589660425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 10 15:31:00 2021 " "Processing started: Tue Aug 10 15:31:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628589660425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589660425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rx -c Rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rx -c Rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589660425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628589660984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628589660984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file txv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModuleTx-Version2_transmit " "Found design unit 1: ModuleTx-Version2_transmit" {  } { { "TxV2.vhd" "" { Text "D:/Semester2/UART/UART/RX/TxV2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589671511 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModuleTx " "Found entity 1: ModuleTx" {  } { { "TxV2.vhd" "" { Text "D:/Semester2/UART/UART/RX/TxV2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589671511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589671511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo-one " "Found design unit 1: demo-one" {  } { { "Testbench.vhd" "" { Text "D:/Semester2/UART/UART/RX/Testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589671514 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "Testbench.vhd" "" { Text "D:/Semester2/UART/UART/RX/Testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589671514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589671514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proclock.vhd 4 2 " "Found 4 design units, including 2 entities, in source file proclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullspeed-fs " "Found design unit 1: fullspeed-fs" {  } { { "proclock.vhd" "" { Text "D:/Semester2/UART/UART/RX/proclock.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589671516 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 proclock-pro " "Found design unit 2: proclock-pro" {  } { { "proclock.vhd" "" { Text "D:/Semester2/UART/UART/RX/proclock.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589671516 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullspeed " "Found entity 1: fullspeed" {  } { { "proclock.vhd" "" { Text "D:/Semester2/UART/UART/RX/proclock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589671516 ""} { "Info" "ISGN_ENTITY_NAME" "2 proclock " "Found entity 2: proclock" {  } { { "proclock.vhd" "" { Text "D:/Semester2/UART/UART/RX/proclock.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589671516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589671516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-one " "Found design unit 1: counter-one" {  } { { "Counter.vhd" "" { Text "D:/Semester2/UART/UART/RX/Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589671518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "D:/Semester2/UART/UART/RX/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589671518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589671518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModuleRx-RxFSM " "Found design unit 1: ModuleRx-RxFSM" {  } { { "Rx.vhd" "" { Text "D:/Semester2/UART/UART/RX/Rx.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589671521 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModuleRx " "Found entity 1: ModuleRx" {  } { { "Rx.vhd" "" { Text "D:/Semester2/UART/UART/RX/Rx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589671521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589671521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ModuleRx " "Elaborating entity \"ModuleRx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628589671562 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InternalData Rx.vhd(50) " "VHDL Process Statement warning at Rx.vhd(50): signal \"InternalData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Rx.vhd" "" { Text "D:/Semester2/UART/UART/RX/Rx.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628589671563 "|ModuleRx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Rx.vhd(61) " "VHDL Process Statement warning at Rx.vhd(61): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Rx.vhd" "" { Text "D:/Semester2/UART/UART/RX/Rx.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628589671563 "|ModuleRx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InternalData Rx.vhd(71) " "VHDL Process Statement warning at Rx.vhd(71): signal \"InternalData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Rx.vhd" "" { Text "D:/Semester2/UART/UART/RX/Rx.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628589671563 "|ModuleRx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proclock proclock:probhaiRx " "Elaborating entity \"proclock\" for hierarchy \"proclock:probhaiRx\"" {  } { { "Rx.vhd" "probhaiRx" { Text "D:/Semester2/UART/UART/RX/Rx.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628589671564 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchedPre\[0\] proclock.vhd(46) " "Inferred latch for \"latchedPre\[0\]\" at proclock.vhd(46)" {  } { { "proclock.vhd" "" { Text "D:/Semester2/UART/UART/RX/proclock.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589671565 "|Rx|proclock:probhaiRx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchedPre\[1\] proclock.vhd(46) " "Inferred latch for \"latchedPre\[1\]\" at proclock.vhd(46)" {  } { { "proclock.vhd" "" { Text "D:/Semester2/UART/UART/RX/proclock.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589671565 "|Rx|proclock:probhaiRx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchedPre\[2\] proclock.vhd(46) " "Inferred latch for \"latchedPre\[2\]\" at proclock.vhd(46)" {  } { { "proclock.vhd" "" { Text "D:/Semester2/UART/UART/RX/proclock.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589671565 "|Rx|proclock:probhaiRx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullspeed proclock:probhaiRx\|fullspeed:fulsped " "Elaborating entity \"fullspeed\" for hierarchy \"proclock:probhaiRx\|fullspeed:fulsped\"" {  } { { "proclock.vhd" "fulsped" { Text "D:/Semester2/UART/UART/RX/proclock.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628589671565 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628589671899 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628589671899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628589671899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628589671899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628589671966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 10 15:31:11 2021 " "Processing ended: Tue Aug 10 15:31:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628589671966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628589671966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628589671966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589671966 ""}
