// Seed: 2830844213
module module_0 (
    output tri id_0,
    input wor id_1,
    output supply1 id_2,
    output tri0 id_3,
    input uwire id_4,
    output wor id_5,
    input uwire id_6,
    output wire id_7,
    input uwire id_8
);
  tri1 id_10 = 1 ? id_4 & id_8 & 1 : id_10;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output tri id_2,
    output tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri1 id_6
);
  tri0 id_8 = 1;
  assign id_2 = 1 == id_5;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_0,
      id_5,
      id_3,
      id_6,
      id_0,
      id_6
  );
  assign modCall_1.id_7 = 0;
  wire id_10;
endmodule
