INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft/ctr_pre_fft.srcs/sources_1/new/ctr_pre_fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_pre_fft
INFO: [VRFC 10-311] analyzing module extend_valid_4096
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft/ctr_pre_fft.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol i_real_pucch_ofdm, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft/ctr_pre_fft.srcs/sim_1/new/tb.v:29]
INFO: [VRFC 10-2458] undeclared symbol o_imag_pucch_ofdm, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft/ctr_pre_fft.srcs/sim_1/new/tb.v:30]
INFO: [VRFC 10-2458] undeclared symbol o_real_pucch_ofdm, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft/ctr_pre_fft.srcs/sim_1/new/tb.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft/ctr_pre_fft.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
