// Seed: 694883693
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri [-1 : 1 'b0] id_8 = -1'b0 ? -1 >= id_4 : -1;
  id_9 :
  assert property (@(posedge id_4) -1)
  else $unsigned(81);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout uwire id_1;
  assign id_1 = -1 ? id_1 : -1 ? id_1 : 1'b0;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3
  );
  uwire id_5;
  assign id_5 = -1'b0 ? id_2 : 1;
  parameter id_6 = 1 == 1;
  logic id_7;
  assign id_4 = id_3;
  logic id_8;
  ;
  assign id_5 = id_4;
  wire id_9;
  wire id_10;
endmodule
