

================================================================
== Vivado HLS Report for 'HessianDetector'
================================================================
* Date:           Tue Aug 18 15:45:05 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_SURF_Simplified
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.326|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+-----------+---------+-----------+----------+
    |       Latency       |       Interval      | Pipeline |
    |   min   |    max    |   min   |    max    |   Type   |
    +---------+-----------+---------+-----------+----------+
    |  1926807|  141533097|  1926808|  141533098| dataflow |
    +---------+-----------+---------+-----------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+-----------+---------+-----------+---------+
        |                         |                      |       Latency       |       Interval      | Pipeline|
        |         Instance        |        Module        |   min   |    max    |   min   |    max    |   Type  |
        +-------------------------+----------------------+---------+-----------+---------+-----------+---------+
        |calcLayerDetAndTrace_U0  |calcLayerDetAndTrace  |  1926807|  141533097|  1926807|  141533097|   none  |
        |findCharacteristicPo_U0  |findCharacteristicPo  |  1404223|   30855526|  1404223|   30855526|   none  |
        +-------------------------+----------------------+---------+-----------+---------+-----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      1|
|FIFO             |        0|      -|      15|    132|
|Instance         |       60|     28|    9627|  43294|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       60|     28|    9642|  43427|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       21|     12|       9|     81|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+-------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  |
    +-------------------------+----------------------+---------+-------+------+-------+
    |calcLayerDetAndTrace_U0  |calcLayerDetAndTrace  |       44|     27|  8628|  41518|
    |findCharacteristicPo_U0  |findCharacteristicPo  |       16|      1|   999|   1776|
    +-------------------------+----------------------+---------+-------+------+-------+
    |Total                    |                      |       60|     28|  9627|  43294|
    +-------------------------+----------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------+---------+---+----+------+-----+---------+
    |    Name    | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------+---------+---+----+------+-----+---------+
    |dets_0_V_U  |        0|  5|  44|     2|   32|       64|
    |dets_1_V_U  |        0|  5|  44|     2|   32|       64|
    |dets_2_V_U  |        0|  5|  44|     2|   32|       64|
    +------------+---------+---+----+------+-----+---------+
    |Total       |        0| 15| 132|     6|   96|      192|
    +------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------------+-----+-----+------------+-----------------+--------------+
|m_axi_keyPoints_V_AWVALID   | out |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_AWREADY   |  in |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_AWADDR    | out |   32|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_AWID      | out |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_AWLEN     | out |   32|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_AWSIZE    | out |    3|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_AWBURST   | out |    2|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_AWLOCK    | out |    2|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_AWCACHE   | out |    4|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_AWPROT    | out |    3|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_AWQOS     | out |    4|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_AWREGION  | out |    4|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_AWUSER    | out |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_WVALID    | out |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_WREADY    |  in |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_WDATA     | out |   32|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_WSTRB     | out |    4|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_WLAST     | out |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_WID       | out |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_WUSER     | out |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_ARVALID   | out |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_ARREADY   |  in |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_ARADDR    | out |   32|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_ARID      | out |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_ARLEN     | out |   32|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_ARSIZE    | out |    3|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_ARBURST   | out |    2|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_ARLOCK    | out |    2|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_ARCACHE   | out |    4|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_ARPROT    | out |    3|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_ARQOS     | out |    4|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_ARREGION  | out |    4|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_ARUSER    | out |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_RVALID    |  in |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_RREADY    | out |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_RDATA     |  in |   32|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_RLAST     |  in |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_RID       |  in |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_RUSER     |  in |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_RRESP     |  in |    2|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_BVALID    |  in |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_BREADY    | out |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_BRESP     |  in |    2|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_BID       |  in |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_keyPoints_V_BUSER     |  in |    1|    m_axi   |   keyPoints_V   |    pointer   |
|m_axi_pointNumber_AWVALID   | out |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_AWREADY   |  in |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_AWADDR    | out |   32|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_AWID      | out |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_AWLEN     | out |   32|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_AWSIZE    | out |    3|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_AWBURST   | out |    2|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_AWLOCK    | out |    2|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_AWCACHE   | out |    4|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_AWPROT    | out |    3|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_AWQOS     | out |    4|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_AWREGION  | out |    4|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_AWUSER    | out |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_WVALID    | out |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_WREADY    |  in |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_WDATA     | out |   32|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_WSTRB     | out |    4|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_WLAST     | out |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_WID       | out |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_WUSER     | out |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_ARVALID   | out |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_ARREADY   |  in |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_ARADDR    | out |   32|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_ARID      | out |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_ARLEN     | out |   32|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_ARSIZE    | out |    3|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_ARBURST   | out |    2|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_ARLOCK    | out |    2|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_ARCACHE   | out |    4|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_ARPROT    | out |    3|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_ARQOS     | out |    4|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_ARREGION  | out |    4|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_ARUSER    | out |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_RVALID    |  in |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_RREADY    | out |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_RDATA     |  in |   32|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_RLAST     |  in |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_RID       |  in |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_RUSER     |  in |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_RRESP     |  in |    2|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_BVALID    |  in |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_BREADY    | out |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_BRESP     |  in |    2|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_BID       |  in |    1|    m_axi   |   pointNumber   |    pointer   |
|m_axi_pointNumber_BUSER     |  in |    1|    m_axi   |   pointNumber   |    pointer   |
|sum_V_dout                  |  in |   32|   ap_fifo  |      sum_V      |    pointer   |
|sum_V_empty_n               |  in |    1|   ap_fifo  |      sum_V      |    pointer   |
|sum_V_read                  | out |    1|   ap_fifo  |      sum_V      |    pointer   |
|ap_clk                      |  in |    1| ap_ctrl_hs | HessianDetector | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | HessianDetector | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | HessianDetector | return value |
|ap_done                     | out |    1| ap_ctrl_hs | HessianDetector | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | HessianDetector | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | HessianDetector | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | HessianDetector | return value |
+----------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dets_0_V = alloca float, align 4" [mSURF.cpp:538]   --->   Operation 5 'alloca' 'dets_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dets_1_V = alloca float, align 4" [mSURF.cpp:538]   --->   Operation 6 'alloca' 'dets_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dets_2_V = alloca float, align 4" [mSURF.cpp:538]   --->   Operation 7 'alloca' 'dets_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "call fastcc void @calcLayerDetAndTrace(float* %dets_0_V, float* %dets_1_V, float* %dets_2_V)" [mSURF.cpp:541]   --->   Operation 8 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "call fastcc void @calcLayerDetAndTrace(float* %dets_0_V, float* %dets_1_V, float* %dets_2_V)" [mSURF.cpp:541]   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [2/2] (0.00ns)   --->   "call fastcc void @findCharacteristicPo(float* %dets_0_V, float* %dets_1_V, float* %dets_2_V, i32* %keyPoints_V, i32* %pointNumber)" [mSURF.cpp:547]   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str108, i32 0, i32 0, [1 x i8]* @p_str109, [1 x i8]* @p_str110, [1 x i8]* @p_str111, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str113)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str16) nounwind" [mSURF.cpp:537]   --->   Operation 12 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @dets_LF_0_NF_OC_V_s, i32 1, [1 x i8]* @p_str86, [1 x i8]* @p_str86, i32 2, i32 2, float* %dets_0_V, float* %dets_0_V)"   --->   Operation 15 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %dets_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str87, i32 0, i32 0, [1 x i8]* @p_str88, [1 x i8]* @p_str89, [1 x i8]* @p_str90, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str91, [1 x i8]* @p_str92)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @dets_LF_1_NF_OC_V_s, i32 1, [1 x i8]* @p_str93, [1 x i8]* @p_str93, i32 2, i32 2, float* %dets_1_V, float* %dets_1_V)"   --->   Operation 17 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %dets_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str94, i32 0, i32 0, [1 x i8]* @p_str95, [1 x i8]* @p_str96, [1 x i8]* @p_str97, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str98, [1 x i8]* @p_str99)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @dets_LF_2_NF_OC_V_s, i32 1, [1 x i8]* @p_str100, [1 x i8]* @p_str100, i32 2, i32 2, float* %dets_2_V, float* %dets_2_V)"   --->   Operation 19 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %dets_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str101, i32 0, i32 0, [1 x i8]* @p_str102, [1 x i8]* @p_str103, [1 x i8]* @p_str104, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str105, [1 x i8]* @p_str106)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (0.00ns)   --->   "call fastcc void @findCharacteristicPo(float* %dets_0_V, float* %dets_1_V, float* %dets_2_V, i32* %keyPoints_V, i32* %pointNumber)" [mSURF.cpp:547]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 22 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ keyPoints_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ pointNumber]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ MSB_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sum_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ sumBuf_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sumBuf_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ tmpPointNum]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bRow_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bRow_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bRow_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ MSB_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ N1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dets_0_V    (alloca              ) [ 01111]
dets_1_V    (alloca              ) [ 01111]
dets_2_V    (alloca              ) [ 01111]
StgValue_9  (call                ) [ 00000]
StgValue_11 (specinterface       ) [ 00000]
StgValue_12 (specdataflowpipeline) [ 00000]
StgValue_13 (specinterface       ) [ 00000]
StgValue_14 (specinterface       ) [ 00000]
empty       (specchannel         ) [ 00000]
StgValue_16 (specinterface       ) [ 00000]
empty_84    (specchannel         ) [ 00000]
StgValue_18 (specinterface       ) [ 00000]
empty_85    (specchannel         ) [ 00000]
StgValue_20 (specinterface       ) [ 00000]
StgValue_21 (call                ) [ 00000]
StgValue_22 (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="keyPoints_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keyPoints_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pointNumber">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointNumber"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MSB_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MSB_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sumBuf_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sumBuf_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sumBuf_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sumBuf_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sumBuf_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sumBuf_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sumBuf_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_6"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sumBuf_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_7"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sumBuf_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_8"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sumBuf_9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_9"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sumBuf_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_10"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sumBuf_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_11"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sumBuf_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_12"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sumBuf_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_13"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sumBuf_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_14"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sumBuf_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_15"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sumBuf_16">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_16"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sumBuf_17">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_17"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="sumBuf_18">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_18"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="sumBuf_19">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_19"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="sumBuf_20">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_20"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="sumBuf_21">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf_21"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="tmpPointNum">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmpPointNum"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="bRow_V_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bRow_V_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="bRow_V_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bRow_V_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="bRow_V_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bRow_V_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="MSB_V_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MSB_V_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="N1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="calcLayerDetAndTrace"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="findCharacteristicPo"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str109"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str113"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dets_LF_0_NF_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dets_LF_1_NF_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str93"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str94"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dets_LF_2_NF_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str102"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str103"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str104"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str105"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str106"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="dets_0_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dets_0_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="dets_1_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dets_1_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="dets_2_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dets_2_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_calcLayerDetAndTrace_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="0" index="3" bw="32" slack="0"/>
<pin id="173" dir="0" index="4" bw="176" slack="0"/>
<pin id="174" dir="0" index="5" bw="32" slack="0"/>
<pin id="175" dir="0" index="6" bw="32" slack="0"/>
<pin id="176" dir="0" index="7" bw="32" slack="0"/>
<pin id="177" dir="0" index="8" bw="32" slack="0"/>
<pin id="178" dir="0" index="9" bw="32" slack="0"/>
<pin id="179" dir="0" index="10" bw="32" slack="0"/>
<pin id="180" dir="0" index="11" bw="32" slack="0"/>
<pin id="181" dir="0" index="12" bw="32" slack="0"/>
<pin id="182" dir="0" index="13" bw="32" slack="0"/>
<pin id="183" dir="0" index="14" bw="32" slack="0"/>
<pin id="184" dir="0" index="15" bw="32" slack="0"/>
<pin id="185" dir="0" index="16" bw="32" slack="0"/>
<pin id="186" dir="0" index="17" bw="32" slack="0"/>
<pin id="187" dir="0" index="18" bw="32" slack="0"/>
<pin id="188" dir="0" index="19" bw="32" slack="0"/>
<pin id="189" dir="0" index="20" bw="32" slack="0"/>
<pin id="190" dir="0" index="21" bw="32" slack="0"/>
<pin id="191" dir="0" index="22" bw="32" slack="0"/>
<pin id="192" dir="0" index="23" bw="32" slack="0"/>
<pin id="193" dir="0" index="24" bw="32" slack="0"/>
<pin id="194" dir="0" index="25" bw="32" slack="0"/>
<pin id="195" dir="0" index="26" bw="32" slack="0"/>
<pin id="196" dir="0" index="27" bw="32" slack="0"/>
<pin id="197" dir="1" index="28" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_8/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_findCharacteristicPo_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="2"/>
<pin id="226" dir="0" index="2" bw="32" slack="2"/>
<pin id="227" dir="0" index="3" bw="32" slack="2"/>
<pin id="228" dir="0" index="4" bw="32" slack="0"/>
<pin id="229" dir="0" index="5" bw="32" slack="0"/>
<pin id="230" dir="0" index="6" bw="32" slack="0"/>
<pin id="231" dir="0" index="7" bw="2" slack="0"/>
<pin id="232" dir="0" index="8" bw="2" slack="0"/>
<pin id="233" dir="0" index="9" bw="2" slack="0"/>
<pin id="234" dir="0" index="10" bw="6" slack="0"/>
<pin id="235" dir="0" index="11" bw="32" slack="0"/>
<pin id="236" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_10/3 "/>
</bind>
</comp>

<comp id="246" class="1005" name="dets_0_V_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dets_0_V "/>
</bind>
</comp>

<comp id="252" class="1005" name="dets_1_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dets_1_V "/>
</bind>
</comp>

<comp id="258" class="1005" name="dets_2_V_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dets_2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="64" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="64" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="64" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="198"><net_src comp="66" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="168" pin=6"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="168" pin=7"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="168" pin=8"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="168" pin=9"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="168" pin=10"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="168" pin=11"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="168" pin=12"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="168" pin=13"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="168" pin=14"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="168" pin=15"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="168" pin=16"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="168" pin=17"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="168" pin=18"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="168" pin=19"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="168" pin=20"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="168" pin=21"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="168" pin=22"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="168" pin=23"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="168" pin=24"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="168" pin=25"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="168" pin=26"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="168" pin=27"/></net>

<net id="237"><net_src comp="68" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="223" pin=4"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="223" pin=5"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="223" pin=6"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="223" pin=7"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="223" pin=8"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="223" pin=9"/></net>

<net id="244"><net_src comp="60" pin="0"/><net_sink comp="223" pin=10"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="223" pin=11"/></net>

<net id="249"><net_src comp="156" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="255"><net_src comp="160" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="261"><net_src comp="164" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="168" pin=3"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="223" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: keyPoints_V | {3 4 }
	Port: pointNumber | {3 4 }
	Port: MSB_V | {1 2 }
	Port: sum_V | {}
	Port: sumBuf_0 | {1 2 }
	Port: sumBuf_1 | {1 2 }
	Port: sumBuf_2 | {1 2 }
	Port: sumBuf_3 | {1 2 }
	Port: sumBuf_4 | {1 2 }
	Port: sumBuf_5 | {1 2 }
	Port: sumBuf_6 | {1 2 }
	Port: sumBuf_7 | {1 2 }
	Port: sumBuf_8 | {1 2 }
	Port: sumBuf_9 | {1 2 }
	Port: sumBuf_10 | {1 2 }
	Port: sumBuf_11 | {1 2 }
	Port: sumBuf_12 | {1 2 }
	Port: sumBuf_13 | {1 2 }
	Port: sumBuf_14 | {1 2 }
	Port: sumBuf_15 | {1 2 }
	Port: sumBuf_16 | {1 2 }
	Port: sumBuf_17 | {1 2 }
	Port: sumBuf_18 | {1 2 }
	Port: sumBuf_19 | {1 2 }
	Port: sumBuf_20 | {1 2 }
	Port: sumBuf_21 | {1 2 }
	Port: tmpPointNum | {3 4 }
	Port: bRow_V_0 | {3 4 }
	Port: bRow_V_1 | {3 4 }
	Port: bRow_V_2 | {3 4 }
	Port: MSB_V_1 | {3 4 }
	Port: N1 | {3 4 }
 - Input state : 
	Port: HessianDetector : keyPoints_V | {}
	Port: HessianDetector : pointNumber | {}
	Port: HessianDetector : MSB_V | {1 2 }
	Port: HessianDetector : sum_V | {1 2 }
	Port: HessianDetector : sumBuf_0 | {1 2 }
	Port: HessianDetector : sumBuf_1 | {1 2 }
	Port: HessianDetector : sumBuf_2 | {1 2 }
	Port: HessianDetector : sumBuf_3 | {1 2 }
	Port: HessianDetector : sumBuf_4 | {1 2 }
	Port: HessianDetector : sumBuf_5 | {1 2 }
	Port: HessianDetector : sumBuf_6 | {1 2 }
	Port: HessianDetector : sumBuf_7 | {1 2 }
	Port: HessianDetector : sumBuf_8 | {1 2 }
	Port: HessianDetector : sumBuf_9 | {1 2 }
	Port: HessianDetector : sumBuf_10 | {1 2 }
	Port: HessianDetector : sumBuf_11 | {1 2 }
	Port: HessianDetector : sumBuf_12 | {1 2 }
	Port: HessianDetector : sumBuf_13 | {1 2 }
	Port: HessianDetector : sumBuf_14 | {1 2 }
	Port: HessianDetector : sumBuf_15 | {1 2 }
	Port: HessianDetector : sumBuf_16 | {1 2 }
	Port: HessianDetector : sumBuf_17 | {1 2 }
	Port: HessianDetector : sumBuf_18 | {1 2 }
	Port: HessianDetector : sumBuf_19 | {1 2 }
	Port: HessianDetector : sumBuf_20 | {1 2 }
	Port: HessianDetector : sumBuf_21 | {1 2 }
	Port: HessianDetector : tmpPointNum | {3 4 }
	Port: HessianDetector : bRow_V_0 | {3 4 }
	Port: HessianDetector : bRow_V_1 | {3 4 }
	Port: HessianDetector : bRow_V_2 | {3 4 }
	Port: HessianDetector : MSB_V_1 | {3 4 }
	Port: HessianDetector : N1 | {3 4 }
  - Chain level:
	State 1
		StgValue_8 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_calcLayerDetAndTrace_fu_168 |    27   | 139.545 |   9536  |  29178  |
|          | grp_findCharacteristicPo_fu_223 |    1    | 6.60425 |   960   |   1512  |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    28   | 146.149 |  10496  |  30690  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|dets_0_V_reg_246|   32   |
|dets_1_V_reg_252|   32   |
|dets_2_V_reg_258|   32   |
+----------------+--------+
|      Total     |   96   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |   146  |  10496 |  30690 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   146  |  10592 |  30690 |
+-----------+--------+--------+--------+--------+
