#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 24 16:05:29 2025
# Process ID: 21960
# Current directory: D:/vivadoproject/project532/integration/integrate_camera_vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21684 D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.xpr
# Log file: D:/vivadoproject/project532/integration/integrate_camera_vga/vivado.log
# Journal file: D:/vivadoproject/project532/integration/integrate_camera_vga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivadoproject/project532/important_ip/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 926.371 ; gain = 287.543
update_compile_order -fileset sources_1
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Adding cell -- xilinx.com:ip:axi_vip:1.1 - axi_vip_1
Adding cell -- xilinx.com:user:stream2vga:1.0 - stream2vga_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_vip:1.1 - axi_vip_0
Adding cell -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Successfully read diagram <design_1> from BD file <D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 967.926 ; gain = 41.555
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 16:24:18 2025...
