

================================================================
== Vivado HLS Report for 'busqueda_cam'
================================================================
* Date:           Fri Jul 24 18:41:38 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_simple
* Solution:       binaria_normal_optimizada
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.090|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  1027|    1|  1027|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1025|  1025|         4|          2|          1|   512|    yes   |
        |- Loop 2  |  1025|  1025|         4|          2|          1|   512|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4
  * Pipeline-1: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 2, D = 4, States = { 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 7 6 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 
7 --> 6 8 
8 --> 9 
9 --> 10 
10 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.83>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i11* %result_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str20, [1 x i8]* @p_str21, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str22, [1 x i8]* @p_str23)"   --->   Operation 11 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fatherSearch_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %fatherSearch)"   --->   Operation 12 'read' 'fatherSearch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%relationship_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %relationship_V)"   --->   Operation 13 'read' 'relationship_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nodo_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %nodo_V)"   --->   Operation 14 'read' 'nodo_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.88ns)   --->   "%icmp_ln25 = icmp eq i11 %nodo_V_read, 1" [cam_simple/cam.cpp:25]   --->   Operation 15 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.97ns)   --->   "%and_ln25 = and i1 %icmp_ln25, %fatherSearch_read" [cam_simple/cam.cpp:25]   --->   Operation 16 'and' 'and_ln25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %and_ln25, label %1, label %2" [cam_simple/cam.cpp:25]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.95ns)   --->   "%icmp_ln36_1 = icmp ne i2 %relationship_V_read, 0" [cam_simple/cam.cpp:36]   --->   Operation 18 'icmp' 'icmp_ln36_1' <Predicate = (!and_ln25)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %fatherSearch_read, label %.preheader329.preheader, label %.preheader.preheader" [cam_simple/cam.cpp:29]   --->   Operation 19 'br' <Predicate = (!and_ln25)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %.preheader" [cam_simple/cam.cpp:40]   --->   Operation 20 'br' <Predicate = (!and_ln25 & !fatherSearch_read)> <Delay = 1.76>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %.preheader329" [cam_simple/cam.cpp:30]   --->   Operation 21 'br' <Predicate = (!and_ln25 & fatherSearch_read)> <Delay = 1.76>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 0)" [cam_simple/cam.cpp:26]   --->   Operation 22 'write' <Predicate = (and_ln25)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br label %7" [cam_simple/cam.cpp:27]   --->   Operation 23 'br' <Predicate = (and_ln25)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i1_0 = phi i11 [ %i_1, %hls_label_1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 24 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %i1_0, i32 10)" [cam_simple/cam.cpp:40]   --->   Operation 25 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 26 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.loopexit.loopexit, label %hls_label_1_begin" [cam_simple/cam.cpp:40]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i11 %i1_0 to i10" [cam_simple/cam.cpp:40]   --->   Operation 28 'trunc' 'trunc_ln40' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i11 %i1_0 to i64" [cam_simple/cam.cpp:42]   --->   Operation 29 'zext' 'zext_ln42' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tree_V_addr_2 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln42" [cam_simple/cam.cpp:42]   --->   Operation 30 'getelementptr' 'tree_V_addr_2' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%valor_V_1 = load i24* %tree_V_addr_2, align 4" [cam_simple/cam.cpp:42]   --->   Operation 31 'load' 'valor_V_1' <Predicate = (!tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln43 = or i10 %trunc_ln40, 1" [cam_simple/cam.cpp:43]   --->   Operation 32 'or' 'or_ln43' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i10 %or_ln43 to i64" [cam_simple/cam.cpp:43]   --->   Operation 33 'zext' 'zext_ln43' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tree_V_addr_3 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln43" [cam_simple/cam.cpp:43]   --->   Operation 34 'getelementptr' 'tree_V_addr_3' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%valor2_V_1 = load i24* %tree_V_addr_3, align 4" [cam_simple/cam.cpp:43]   --->   Operation 35 'load' 'valor2_V_1' <Predicate = (!tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 36 [1/2] (3.25ns)   --->   "%valor_V_1 = load i24* %tree_V_addr_2, align 4" [cam_simple/cam.cpp:42]   --->   Operation 36 'load' 'valor_V_1' <Predicate = (!tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%valor2_V_1 = load i24* %tree_V_addr_3, align 4" [cam_simple/cam.cpp:43]   --->   Operation 37 'load' 'valor2_V_1' <Predicate = (!tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%compare_node_min_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V_1, i32 13, i32 23)" [cam_simple/cam.cpp:44]   --->   Operation 38 'partselect' 'compare_node_min_V_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%compare_node_max_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor2_V_1, i32 13, i32 23)" [cam_simple/cam.cpp:45]   --->   Operation 39 'partselect' 'compare_node_max_V_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.88ns)   --->   "%icmp_ln46 = icmp ne i11 %compare_node_min_V_1, %nodo_V_read" [cam_simple/cam.cpp:46]   --->   Operation 40 'icmp' 'icmp_ln46' <Predicate = (!tmp_3)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.97ns)   --->   "%or_ln46 = or i1 %icmp_ln46, %icmp_ln36_1" [cam_simple/cam.cpp:46]   --->   Operation 41 'or' 'or_ln46' <Predicate = (!tmp_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %or_ln46, label %._crit_edge337, label %5" [cam_simple/cam.cpp:46]   --->   Operation 42 'br' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V_1, i32 2, i32 12)" [cam_simple/cam.cpp:46]   --->   Operation 43 'partselect' 'tmp_V_1' <Predicate = (!tmp_3 & !or_ln46)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.88ns)   --->   "%icmp_ln47 = icmp ne i11 %compare_node_max_V_1, %nodo_V_read" [cam_simple/cam.cpp:47]   --->   Operation 44 'icmp' 'icmp_ln47' <Predicate = (!tmp_3)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.97ns)   --->   "%or_ln47 = or i1 %icmp_ln47, %icmp_ln36_1" [cam_simple/cam.cpp:47]   --->   Operation 45 'or' 'or_ln47' <Predicate = (!tmp_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %or_ln47, label %hls_label_1_end, label %6" [cam_simple/cam.cpp:47]   --->   Operation 46 'br' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor2_V_1, i32 2, i32 12)" [cam_simple/cam.cpp:47]   --->   Operation 47 'partselect' 'tmp_V_3' <Predicate = (!tmp_3 & !or_ln47)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.63ns)   --->   "%i_1 = add i11 %i1_0, 2" [cam_simple/cam.cpp:40]   --->   Operation 48 'add' 'i_1' <Predicate = (!tmp_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 49 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_1)" [cam_simple/cam.cpp:46]   --->   Operation 49 'write' <Predicate = (!or_ln46)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [cam_simple/cam.cpp:40]   --->   Operation 50 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cam_simple/cam.cpp:41]   --->   Operation 51 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br label %._crit_edge337" [cam_simple/cam.cpp:46]   --->   Operation 52 'br' <Predicate = (!or_ln46)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_3)" [cam_simple/cam.cpp:47]   --->   Operation 53 'write' <Predicate = (!or_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [cam_simple/cam.cpp:47]   --->   Operation 54 'br' <Predicate = (!or_ln47)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1)" [cam_simple/cam.cpp:48]   --->   Operation 55 'specregionend' 'empty_8' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader" [cam_simple/cam.cpp:40]   --->   Operation 56 'br' <Predicate = (!tmp_3)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.63>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 57 'br' <Predicate = (!and_ln25 & !fatherSearch_read)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 58 'br' <Predicate = (!and_ln25 & fatherSearch_read)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 0)" [cam_simple/cam.cpp:50]   --->   Operation 59 'write' <Predicate = (!and_ln25)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "br label %7" [cam_simple/cam.cpp:51]   --->   Operation 60 'br' <Predicate = (!and_ln25)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [cam_simple/cam.cpp:51]   --->   Operation 61 'ret' <Predicate = true> <Delay = 0.00>

State 7 <SV = 1> <Delay = 3.25>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ %i, %hls_label_0_end ], [ 0, %.preheader329.preheader ]"   --->   Operation 62 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %i_0, i32 10)" [cam_simple/cam.cpp:30]   --->   Operation 63 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 64 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.loopexit.loopexit51, label %hls_label_0_begin" [cam_simple/cam.cpp:30]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i11 %i_0 to i10" [cam_simple/cam.cpp:30]   --->   Operation 66 'trunc' 'trunc_ln30' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i11 %i_0 to i64" [cam_simple/cam.cpp:32]   --->   Operation 67 'zext' 'zext_ln32' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tree_V_addr = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln32" [cam_simple/cam.cpp:32]   --->   Operation 68 'getelementptr' 'tree_V_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 69 [2/2] (3.25ns)   --->   "%valor_V = load i24* %tree_V_addr, align 4" [cam_simple/cam.cpp:32]   --->   Operation 69 'load' 'valor_V' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln33 = or i10 %trunc_ln30, 1" [cam_simple/cam.cpp:33]   --->   Operation 70 'or' 'or_ln33' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %or_ln33 to i64" [cam_simple/cam.cpp:33]   --->   Operation 71 'zext' 'zext_ln33' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tree_V_addr_1 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln33" [cam_simple/cam.cpp:33]   --->   Operation 72 'getelementptr' 'tree_V_addr_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 73 [2/2] (3.25ns)   --->   "%valor2_V = load i24* %tree_V_addr_1, align 4" [cam_simple/cam.cpp:33]   --->   Operation 73 'load' 'valor2_V' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>

State 8 <SV = 2> <Delay = 7.09>
ST_8 : Operation 74 [1/2] (3.25ns)   --->   "%valor_V = load i24* %tree_V_addr, align 4" [cam_simple/cam.cpp:32]   --->   Operation 74 'load' 'valor_V' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_8 : Operation 75 [1/2] (3.25ns)   --->   "%valor2_V = load i24* %tree_V_addr_1, align 4" [cam_simple/cam.cpp:33]   --->   Operation 75 'load' 'valor2_V' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%compare_node_min_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V, i32 2, i32 12)" [cam_simple/cam.cpp:34]   --->   Operation 76 'partselect' 'compare_node_min_V' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%compare_node_max_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor2_V, i32 2, i32 12)" [cam_simple/cam.cpp:35]   --->   Operation 77 'partselect' 'compare_node_max_V' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.88ns)   --->   "%icmp_ln36 = icmp ne i11 %compare_node_min_V, %nodo_V_read" [cam_simple/cam.cpp:36]   --->   Operation 78 'icmp' 'icmp_ln36' <Predicate = (!tmp_2)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.97ns)   --->   "%or_ln36 = or i1 %icmp_ln36, %icmp_ln36_1" [cam_simple/cam.cpp:36]   --->   Operation 79 'or' 'or_ln36' <Predicate = (!tmp_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %or_ln36, label %._crit_edge, label %3" [cam_simple/cam.cpp:36]   --->   Operation 80 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V, i32 13, i32 23)" [cam_simple/cam.cpp:36]   --->   Operation 81 'partselect' 'tmp_V' <Predicate = (!tmp_2 & !or_ln36)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (1.88ns)   --->   "%icmp_ln37 = icmp ne i11 %compare_node_max_V, %nodo_V_read" [cam_simple/cam.cpp:37]   --->   Operation 82 'icmp' 'icmp_ln37' <Predicate = (!tmp_2)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.97ns)   --->   "%or_ln37 = or i1 %icmp_ln37, %icmp_ln36_1" [cam_simple/cam.cpp:37]   --->   Operation 83 'or' 'or_ln37' <Predicate = (!tmp_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %or_ln37, label %hls_label_0_end, label %4" [cam_simple/cam.cpp:37]   --->   Operation 84 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor2_V, i32 13, i32 23)" [cam_simple/cam.cpp:37]   --->   Operation 85 'partselect' 'tmp_V_2' <Predicate = (!tmp_2 & !or_ln37)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 2" [cam_simple/cam.cpp:30]   --->   Operation 86 'add' 'i' <Predicate = (!tmp_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 3> <Delay = 3.63>
ST_9 : Operation 87 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V)" [cam_simple/cam.cpp:36]   --->   Operation 87 'write' <Predicate = (!or_ln36)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>

State 10 <SV = 4> <Delay = 3.63>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [cam_simple/cam.cpp:30]   --->   Operation 88 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cam_simple/cam.cpp:31]   --->   Operation 89 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "br label %._crit_edge" [cam_simple/cam.cpp:36]   --->   Operation 90 'br' <Predicate = (!or_ln36)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_2)" [cam_simple/cam.cpp:37]   --->   Operation 91 'write' <Predicate = (!or_ln37)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [cam_simple/cam.cpp:37]   --->   Operation 92 'br' <Predicate = (!or_ln37)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [cam_simple/cam.cpp:38]   --->   Operation 93 'specregionend' 'empty_6' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader329" [cam_simple/cam.cpp:30]   --->   Operation 94 'br' <Predicate = (!tmp_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tree_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ nodo_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relationship_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fatherSearch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                (specinterface    ) [ 00000000000]
fatherSearch_read    (read             ) [ 01111111111]
relationship_V_read  (read             ) [ 00000000000]
nodo_V_read          (read             ) [ 00111101111]
icmp_ln25            (icmp             ) [ 00000000000]
and_ln25             (and              ) [ 01111111111]
br_ln25              (br               ) [ 00000000000]
icmp_ln36_1          (icmp             ) [ 00111101111]
br_ln29              (br               ) [ 00000000000]
br_ln40              (br               ) [ 01111100000]
br_ln30              (br               ) [ 01000001111]
write_ln26           (write            ) [ 00000000000]
br_ln27              (br               ) [ 00000000000]
i1_0                 (phi              ) [ 00110000000]
tmp_3                (bitselect        ) [ 00111100000]
empty_7              (speclooptripcount) [ 00000000000]
br_ln40              (br               ) [ 00000000000]
trunc_ln40           (trunc            ) [ 00000000000]
zext_ln42            (zext             ) [ 00000000000]
tree_V_addr_2        (getelementptr    ) [ 00010000000]
or_ln43              (or               ) [ 00000000000]
zext_ln43            (zext             ) [ 00000000000]
tree_V_addr_3        (getelementptr    ) [ 00010000000]
valor_V_1            (load             ) [ 00000000000]
valor2_V_1           (load             ) [ 00000000000]
compare_node_min_V_1 (partselect       ) [ 00000000000]
compare_node_max_V_1 (partselect       ) [ 00000000000]
icmp_ln46            (icmp             ) [ 00000000000]
or_ln46              (or               ) [ 00111100000]
br_ln46              (br               ) [ 00000000000]
tmp_V_1              (partselect       ) [ 00101000000]
icmp_ln47            (icmp             ) [ 00000000000]
or_ln47              (or               ) [ 00111100000]
br_ln47              (br               ) [ 00000000000]
tmp_V_3              (partselect       ) [ 00111100000]
i_1                  (add              ) [ 01111100000]
write_ln46           (write            ) [ 00000000000]
tmp_1                (specregionbegin  ) [ 00000000000]
specpipeline_ln41    (specpipeline     ) [ 00000000000]
br_ln46              (br               ) [ 00000000000]
write_ln47           (write            ) [ 00000000000]
br_ln47              (br               ) [ 00000000000]
empty_8              (specregionend    ) [ 00000000000]
br_ln40              (br               ) [ 01111100000]
br_ln0               (br               ) [ 00000000000]
br_ln0               (br               ) [ 00000000000]
write_ln50           (write            ) [ 00000000000]
br_ln51              (br               ) [ 00000000000]
ret_ln51             (ret              ) [ 00000000000]
i_0                  (phi              ) [ 00000001100]
tmp_2                (bitselect        ) [ 00000001111]
empty_5              (speclooptripcount) [ 00000000000]
br_ln30              (br               ) [ 00000000000]
trunc_ln30           (trunc            ) [ 00000000000]
zext_ln32            (zext             ) [ 00000000000]
tree_V_addr          (getelementptr    ) [ 00000000100]
or_ln33              (or               ) [ 00000000000]
zext_ln33            (zext             ) [ 00000000000]
tree_V_addr_1        (getelementptr    ) [ 00000000100]
valor_V              (load             ) [ 00000000000]
valor2_V             (load             ) [ 00000000000]
compare_node_min_V   (partselect       ) [ 00000000000]
compare_node_max_V   (partselect       ) [ 00000000000]
icmp_ln36            (icmp             ) [ 00000000000]
or_ln36              (or               ) [ 00000001111]
br_ln36              (br               ) [ 00000000000]
tmp_V                (partselect       ) [ 00000001010]
icmp_ln37            (icmp             ) [ 00000000000]
or_ln37              (or               ) [ 00000001111]
br_ln37              (br               ) [ 00000000000]
tmp_V_2              (partselect       ) [ 00000001111]
i                    (add              ) [ 01000001111]
write_ln36           (write            ) [ 00000000000]
tmp                  (specregionbegin  ) [ 00000000000]
specpipeline_ln31    (specpipeline     ) [ 00000000000]
br_ln36              (br               ) [ 00000000000]
write_ln37           (write            ) [ 00000000000]
br_ln37              (br               ) [ 00000000000]
empty_6              (specregionend    ) [ 00000000000]
br_ln30              (br               ) [ 01000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tree_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nodo_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodo_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="relationship_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relationship_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fatherSearch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fatherSearch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i11P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="fatherSearch_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fatherSearch_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="relationship_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="2" slack="0"/>
<pin id="93" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relationship_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="nodo_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="11" slack="0"/>
<pin id="99" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nodo_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="11" slack="0"/>
<pin id="105" dir="0" index="2" bw="11" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/1 write_ln46/4 write_ln47/5 write_ln50/6 write_ln36/9 write_ln37/10 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tree_V_addr_2_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="11" slack="0"/>
<pin id="114" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr_2/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="0"/>
<pin id="130" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="131" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="24" slack="0"/>
<pin id="133" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="valor_V_1/2 valor2_V_1/2 valor_V/7 valor2_V/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tree_V_addr_3_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="24" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="10" slack="0"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr_3/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tree_V_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="24" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="11" slack="0"/>
<pin id="139" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tree_V_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="24" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="10" slack="0"/>
<pin id="147" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr_1/7 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i1_0_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="1"/>
<pin id="153" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="i1_0_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="i_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="1"/>
<pin id="165" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_0_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="0"/>
<pin id="177" dir="0" index="1" bw="24" slack="0"/>
<pin id="178" dir="0" index="2" bw="5" slack="0"/>
<pin id="179" dir="0" index="3" bw="6" slack="0"/>
<pin id="180" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="compare_node_min_V_1/3 tmp_V/8 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="0"/>
<pin id="187" dir="0" index="1" bw="24" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="0" index="3" bw="6" slack="0"/>
<pin id="190" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="compare_node_max_V_1/3 tmp_V_2/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_V_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="0" index="1" bw="24" slack="0"/>
<pin id="198" dir="0" index="2" bw="3" slack="0"/>
<pin id="199" dir="0" index="3" bw="5" slack="0"/>
<pin id="200" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="compare_node_min_V_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="0" index="1" bw="24" slack="0"/>
<pin id="208" dir="0" index="2" bw="3" slack="0"/>
<pin id="209" dir="0" index="3" bw="5" slack="0"/>
<pin id="210" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="compare_node_min_V/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_V_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="0" index="1" bw="24" slack="0"/>
<pin id="218" dir="0" index="2" bw="3" slack="0"/>
<pin id="219" dir="0" index="3" bw="5" slack="0"/>
<pin id="220" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_3/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="compare_node_max_V_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="0" index="1" bw="24" slack="0"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="0" index="3" bw="5" slack="0"/>
<pin id="230" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="compare_node_max_V/8 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln25_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="and_ln25_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln36_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="11" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln40_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln42_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="or_ln43_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln43_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln46_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="0" index="1" bw="11" slack="2"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="or_ln46_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="2"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln47_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="0" index="1" bw="11" slack="2"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_ln47_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="2"/>
<pin id="299" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="i_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="1"/>
<pin id="303" dir="0" index="1" bw="3" slack="0"/>
<pin id="304" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="11" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln30_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="0"/>
<pin id="317" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln32_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="or_ln33_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln33_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln36_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="0"/>
<pin id="337" dir="0" index="1" bw="11" slack="2"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/8 "/>
</bind>
</comp>

<comp id="340" class="1004" name="or_ln36_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="2"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/8 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln37_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="0"/>
<pin id="347" dir="0" index="1" bw="11" slack="2"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln37_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="2"/>
<pin id="353" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="i_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="1"/>
<pin id="357" dir="0" index="1" bw="3" slack="0"/>
<pin id="358" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="361" class="1005" name="fatherSearch_read_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fatherSearch_read "/>
</bind>
</comp>

<comp id="365" class="1005" name="nodo_V_read_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="2"/>
<pin id="367" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="nodo_V_read "/>
</bind>
</comp>

<comp id="373" class="1005" name="and_ln25_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln25 "/>
</bind>
</comp>

<comp id="377" class="1005" name="icmp_ln36_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="2"/>
<pin id="379" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln36_1 "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_3_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="389" class="1005" name="tree_V_addr_2_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="1"/>
<pin id="391" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr_2 "/>
</bind>
</comp>

<comp id="394" class="1005" name="tree_V_addr_3_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="1"/>
<pin id="396" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr_3 "/>
</bind>
</comp>

<comp id="399" class="1005" name="or_ln46_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln46 "/>
</bind>
</comp>

<comp id="403" class="1005" name="tmp_V_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="1"/>
<pin id="405" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="408" class="1005" name="or_ln47_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="2"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln47 "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_V_3_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="11" slack="2"/>
<pin id="414" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="417" class="1005" name="i_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="1"/>
<pin id="419" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="422" class="1005" name="tmp_2_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="tree_V_addr_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="1"/>
<pin id="428" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr "/>
</bind>
</comp>

<comp id="431" class="1005" name="tree_V_addr_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="1"/>
<pin id="433" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr_1 "/>
</bind>
</comp>

<comp id="436" class="1005" name="or_ln36_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln36 "/>
</bind>
</comp>

<comp id="440" class="1005" name="tmp_V_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="11" slack="1"/>
<pin id="442" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="445" class="1005" name="or_ln37_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="2"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln37 "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp_V_2_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="11" slack="2"/>
<pin id="451" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="454" class="1005" name="i_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="1"/>
<pin id="456" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="42" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="54" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="54" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="54" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="117" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="60" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="117" pin="7"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="60" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="62" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="201"><net_src comp="58" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="117" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="64" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="211"><net_src comp="58" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="117" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="64" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="117" pin="7"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="64" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="117" pin="7"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="64" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="239"><net_src comp="96" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="84" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="90" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="155" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="155" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="155" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="274"><net_src comp="261" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="56" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="285"><net_src comp="175" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="185" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="151" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="66" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="46" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="167" pin="4"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="167" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="167" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="328"><net_src comp="315" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="56" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="339"><net_src comp="205" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="225" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="163" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="66" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="84" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="96" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="376"><net_src comp="241" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="247" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="388"><net_src comp="253" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="110" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="397"><net_src comp="123" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="402"><net_src comp="286" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="195" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="411"><net_src comp="296" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="215" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="420"><net_src comp="301" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="425"><net_src comp="307" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="135" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="434"><net_src comp="143" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="439"><net_src comp="340" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="175" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="448"><net_src comp="350" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="185" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="457"><net_src comp="355" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="167" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V_V | {1 4 5 6 9 10 }
 - Input state : 
	Port: busqueda_cam : tree_V | {2 3 7 8 }
	Port: busqueda_cam : nodo_V | {1 }
	Port: busqueda_cam : relationship_V | {1 }
	Port: busqueda_cam : fatherSearch | {1 }
  - Chain level:
	State 1
		and_ln25 : 1
		br_ln25 : 1
	State 2
		tmp_3 : 1
		br_ln40 : 2
		trunc_ln40 : 1
		zext_ln42 : 1
		tree_V_addr_2 : 2
		valor_V_1 : 3
		or_ln43 : 2
		zext_ln43 : 2
		tree_V_addr_3 : 3
		valor2_V_1 : 4
	State 3
		compare_node_min_V_1 : 1
		compare_node_max_V_1 : 1
		icmp_ln46 : 2
		or_ln46 : 3
		br_ln46 : 3
		tmp_V_1 : 1
		icmp_ln47 : 2
		or_ln47 : 3
		br_ln47 : 3
		tmp_V_3 : 1
	State 4
	State 5
		empty_8 : 1
	State 6
	State 7
		tmp_2 : 1
		br_ln30 : 2
		trunc_ln30 : 1
		zext_ln32 : 1
		tree_V_addr : 2
		valor_V : 3
		or_ln33 : 2
		zext_ln33 : 2
		tree_V_addr_1 : 3
		valor2_V : 4
	State 8
		compare_node_min_V : 1
		compare_node_max_V : 1
		icmp_ln36 : 2
		or_ln36 : 3
		br_ln36 : 3
		tmp_V : 1
		icmp_ln37 : 2
		or_ln37 : 3
		br_ln37 : 3
		tmp_V_2 : 1
	State 9
	State 10
		empty_6 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln25_fu_235        |    0    |    13   |
|          |       icmp_ln36_1_fu_247       |    0    |    8    |
|   icmp   |        icmp_ln46_fu_281        |    0    |    13   |
|          |        icmp_ln47_fu_291        |    0    |    13   |
|          |        icmp_ln36_fu_335        |    0    |    13   |
|          |        icmp_ln37_fu_345        |    0    |    13   |
|----------|--------------------------------|---------|---------|
|    add   |           i_1_fu_301           |    0    |    13   |
|          |            i_fu_355            |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |         or_ln43_fu_270         |    0    |    0    |
|          |         or_ln46_fu_286         |    0    |    2    |
|    or    |         or_ln47_fu_296         |    0    |    2    |
|          |         or_ln33_fu_324         |    0    |    0    |
|          |         or_ln36_fu_340         |    0    |    2    |
|          |         or_ln37_fu_350         |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    and   |         and_ln25_fu_241        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |  fatherSearch_read_read_fu_84  |    0    |    0    |
|   read   | relationship_V_read_read_fu_90 |    0    |    0    |
|          |     nodo_V_read_read_fu_96     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |        grp_write_fu_102        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_175           |    0    |    0    |
|          |           grp_fu_185           |    0    |    0    |
|partselect|         tmp_V_1_fu_195         |    0    |    0    |
|          |    compare_node_min_V_fu_205   |    0    |    0    |
|          |         tmp_V_3_fu_215         |    0    |    0    |
|          |    compare_node_max_V_fu_225   |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|          tmp_3_fu_253          |    0    |    0    |
|          |          tmp_2_fu_307          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |        trunc_ln40_fu_261       |    0    |    0    |
|          |        trunc_ln30_fu_315       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln42_fu_265        |    0    |    0    |
|   zext   |        zext_ln43_fu_276        |    0    |    0    |
|          |        zext_ln32_fu_319        |    0    |    0    |
|          |        zext_ln33_fu_330        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   109   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     and_ln25_reg_373    |    1   |
|fatherSearch_read_reg_361|    1   |
|       i1_0_reg_151      |   11   |
|       i_0_reg_163       |   11   |
|       i_1_reg_417       |   11   |
|        i_reg_454        |   11   |
|   icmp_ln36_1_reg_377   |    1   |
|   nodo_V_read_reg_365   |   11   |
|     or_ln36_reg_436     |    1   |
|     or_ln37_reg_445     |    1   |
|     or_ln46_reg_399     |    1   |
|     or_ln47_reg_408     |    1   |
|      tmp_2_reg_422      |    1   |
|      tmp_3_reg_385      |    1   |
|     tmp_V_1_reg_403     |   11   |
|     tmp_V_2_reg_449     |   11   |
|     tmp_V_3_reg_412     |   11   |
|      tmp_V_reg_440      |   11   |
|  tree_V_addr_1_reg_431  |   10   |
|  tree_V_addr_2_reg_389  |   10   |
|  tree_V_addr_3_reg_394  |   10   |
|   tree_V_addr_reg_426   |   10   |
+-------------------------+--------+
|          Total          |   148  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_102 |  p2  |   5  |  11  |   55   ||    27   |
| grp_access_fu_117 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_117 |  p2  |   4  |   0  |    0   ||    21   |
|    i1_0_reg_151   |  p0  |   2  |  11  |   22   ||    9    |
|    i_0_reg_163    |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   139  || 9.16525 ||    87   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   109  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   87   |
|  Register |    -   |   148  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   148  |   196  |
+-----------+--------+--------+--------+
