$date
	Sun Sep 17 19:09:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Cout $end
$var wire 1 " SUM $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( Cin $end
$var reg 1 ) Cout $end
$var reg 1 * SUM $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1*
1"
1$
1'
#10
0$
0'
1#
1&
#15
1)
1!
0*
0"
1$
1'
#20
0)
0!
1*
1"
1%
1(
0$
0'
0#
0&
#25
1)
1!
0*
0"
1$
1'
#30
0$
0'
1#
1&
#35
1*
1"
1$
1'
