<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>systemc-clang: parselib.transforms.verilog_tranlation.VerilogTranslationPass Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">systemc-clang
   &#160;<span id="projectnumber">2.0.0</span>
   </div>
   <div id="projectbrief">Parsing SystemC constructs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceparselib.html">parselib</a></li><li class="navelem"><a class="el" href="namespaceparselib_1_1transforms.html">transforms</a></li><li class="navelem"><a class="el" href="namespaceparselib_1_1transforms_1_1verilog__tranlation.html">verilog_tranlation</a></li><li class="navelem"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html">VerilogTranslationPass</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">parselib.transforms.verilog_tranlation.VerilogTranslationPass Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Inheritance diagram for parselib.transforms.verilog_tranlation.VerilogTranslationPass:</div>
<div class="dyncontent">
<div class="center"><img src="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass__inherit__graph.png" border="0" usemap="#aparselib_8transforms_8verilog__tranlation_8VerilogTranslationPass_inherit__map" alt="Inheritance graph"/></div>
<map name="aparselib_8transforms_8verilog__tranlation_8VerilogTranslationPass_inherit__map" id="aparselib_8transforms_8verilog__tranlation_8VerilogTranslationPass_inherit__map">
<area shape="rect" title=" " alt="" coords="5,169,224,211"/>
<area shape="rect" href="classparselib_1_1transforms_1_1top__down_1_1TopDown.html" title=" " alt="" coords="38,80,191,121"/>
<area shape="rect" title=" " alt="" coords="74,5,155,32"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for parselib.transforms.verilog_tranlation.VerilogTranslationPass:</div>
<div class="dyncontent">
<div class="center"><img src="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass__coll__graph.png" border="0" usemap="#aparselib_8transforms_8verilog__tranlation_8VerilogTranslationPass_coll__map" alt="Collaboration graph"/></div>
<map name="aparselib_8transforms_8verilog__tranlation_8VerilogTranslationPass_coll__map" id="aparselib_8transforms_8verilog__tranlation_8VerilogTranslationPass_coll__map">
<area shape="rect" title=" " alt="" coords="5,169,224,211"/>
<area shape="rect" href="classparselib_1_1transforms_1_1top__down_1_1TopDown.html" title=" " alt="" coords="38,80,191,121"/>
<area shape="rect" title=" " alt="" coords="74,5,155,32"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab2481ae6da2d740bc0b872e91645632c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ab2481ae6da2d740bc0b872e91645632c">__init__</a> (self)</td></tr>
<tr class="separator:ab2481ae6da2d740bc0b872e91645632c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ea97a113b23d544eda9a548806a94c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a55ea97a113b23d544eda9a548806a94c">start</a> (self, tree)</td></tr>
<tr class="separator:a55ea97a113b23d544eda9a548806a94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb49a21849727e08f236d3e11f7725d"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#afeb49a21849727e08f236d3e11f7725d">modulelist</a> (self, tree)</td></tr>
<tr class="separator:afeb49a21849727e08f236d3e11f7725d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8ccb6656571047027033fceb7db634"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a9c8ccb6656571047027033fceb7db634">nonrefexp</a> (self, tree)</td></tr>
<tr class="separator:a9c8ccb6656571047027033fceb7db634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4751b27d52abb4ff2d8a53596064563"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ab4751b27d52abb4ff2d8a53596064563">hmethodcall</a> (self, tree)</td></tr>
<tr class="separator:ab4751b27d52abb4ff2d8a53596064563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08e1cdc70cc8b1d29c6d32e85589fec"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ab08e1cdc70cc8b1d29c6d32e85589fec">blkassign</a> (self, tree)</td></tr>
<tr class="separator:ab08e1cdc70cc8b1d29c6d32e85589fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf052f53b76385dfb53286209efb7ad"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a4bf052f53b76385dfb53286209efb7ad">syscwrite</a> (self, tree)</td></tr>
<tr class="separator:a4bf052f53b76385dfb53286209efb7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6128b055da8f6a3a738fa6e152a5d72"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ae6128b055da8f6a3a738fa6e152a5d72">numlitwidth</a> (self, tree)</td></tr>
<tr class="separator:ae6128b055da8f6a3a738fa6e152a5d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29392ddf8edfbef8a4f746e9c3bfc93e"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a29392ddf8edfbef8a4f746e9c3bfc93e">hcondop</a> (self, tree)</td></tr>
<tr class="separator:a29392ddf8edfbef8a4f746e9c3bfc93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352bec148cc19c52dcfdb1fb0212a817"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a352bec148cc19c52dcfdb1fb0212a817">hliteral</a> (self, tree)</td></tr>
<tr class="separator:a352bec148cc19c52dcfdb1fb0212a817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e586a5ee2474f50fbcfd4e9ea7dbdc3"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a3e586a5ee2474f50fbcfd4e9ea7dbdc3">hvarref</a> (self, tree)</td></tr>
<tr class="separator:a3e586a5ee2474f50fbcfd4e9ea7dbdc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ababcba8d2a22b04b52d8ccb04dc73369"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ababcba8d2a22b04b52d8ccb04dc73369">syscread</a> (self, tree)</td></tr>
<tr class="separator:ababcba8d2a22b04b52d8ccb04dc73369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86b58a805de8b328f1e85809cce603fd"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a86b58a805de8b328f1e85809cce603fd">harrayref</a> (self, tree)</td></tr>
<tr class="separator:a86b58a805de8b328f1e85809cce603fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe638a54827bbf8feaba7c79047a5b6a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#afe638a54827bbf8feaba7c79047a5b6a">hsigassignl</a> (self, tree)</td></tr>
<tr class="separator:afe638a54827bbf8feaba7c79047a5b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a495b61bc613459f1a3d67636be215413"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a495b61bc613459f1a3d67636be215413">hbinop</a> (self, tree)</td></tr>
<tr class="separator:a495b61bc613459f1a3d67636be215413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8585efd789384ff819e52189770d668"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ac8585efd789384ff819e52189770d668">hunop</a> (self, tree)</td></tr>
<tr class="separator:ac8585efd789384ff819e52189770d668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f073f74e679ee8411991842f43477fa"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a8f073f74e679ee8411991842f43477fa">hcstmt</a> (self, tree)</td></tr>
<tr class="separator:a8f073f74e679ee8411991842f43477fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea5a94ba463794adf7d38607e42e205"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#abea5a94ba463794adf7d38607e42e205">get_current_ind_prefix</a> (self)</td></tr>
<tr class="separator:abea5a94ba463794adf7d38607e42e205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac92b2a5d2fd24f30ae391f2e9a4b33fc"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ac92b2a5d2fd24f30ae391f2e9a4b33fc">casevalue</a> (self, tree)</td></tr>
<tr class="separator:ac92b2a5d2fd24f30ae391f2e9a4b33fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dae8552c03e3e5c66ccddb3aa235845"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a3dae8552c03e3e5c66ccddb3aa235845">switchbody</a> (self, tree)</td></tr>
<tr class="separator:a3dae8552c03e3e5c66ccddb3aa235845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4d943a5b27933d754d5338db1993fc"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a4a4d943a5b27933d754d5338db1993fc">casestmt</a> (self, tree)</td></tr>
<tr class="separator:a4a4d943a5b27933d754d5338db1993fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ff3ed6f86d32b5c26750e8c91c1dad"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ad0ff3ed6f86d32b5c26750e8c91c1dad">switchcond</a> (self, tree)</td></tr>
<tr class="separator:ad0ff3ed6f86d32b5c26750e8c91c1dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c40c3882f85928e7d9d3db10f3d932e"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a3c40c3882f85928e7d9d3db10f3d932e">switchstmt</a> (self, tree)</td></tr>
<tr class="separator:a3c40c3882f85928e7d9d3db10f3d932e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed1b086a44b8256d05b1ecc458836ce"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aaed1b086a44b8256d05b1ecc458836ce">stmt</a> (self, tree)</td></tr>
<tr class="separator:aaed1b086a44b8256d05b1ecc458836ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcfaa26c49a2cb05f50e5b23919a868a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#abcfaa26c49a2cb05f50e5b23919a868a">hnoop</a> (self, tree)</td></tr>
<tr class="separator:abcfaa26c49a2cb05f50e5b23919a868a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ecb8fa304aed5206b7e22a5c14d4978"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a0ecb8fa304aed5206b7e22a5c14d4978">whilestmt</a> (self, tree)</td></tr>
<tr class="separator:a0ecb8fa304aed5206b7e22a5c14d4978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99339ecf8fbb287273bc8bde83030e96"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a99339ecf8fbb287273bc8bde83030e96">stmts</a> (self, tree)</td></tr>
<tr class="separator:a99339ecf8fbb287273bc8bde83030e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03df8ef2458c8724e0a5ed35350a6810"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a03df8ef2458c8724e0a5ed35350a6810">inc_indent</a> (self)</td></tr>
<tr class="separator:a03df8ef2458c8724e0a5ed35350a6810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b34d5e18ccbb61654bb684632db05d2"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a2b34d5e18ccbb61654bb684632db05d2">dec_indent</a> (self)</td></tr>
<tr class="separator:a2b34d5e18ccbb61654bb684632db05d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fef246c15925c9cf198880f7d374d68"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a1fef246c15925c9cf198880f7d374d68">push_indent</a> (self)</td></tr>
<tr class="separator:a1fef246c15925c9cf198880f7d374d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ba36588386aa5316523fefb96c3c356"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a1ba36588386aa5316523fefb96c3c356">pop_indent</a> (self)</td></tr>
<tr class="separator:a1ba36588386aa5316523fefb96c3c356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a243def17c262593eea32940b00cd00a1"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a243def17c262593eea32940b00cd00a1">ifstmt</a> (self, tree)</td></tr>
<tr class="separator:a243def17c262593eea32940b00cd00a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a4bb416346cfb0cafe781324c9904c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a82a4bb416346cfb0cafe781324c9904c">forinit</a> (self, tree)</td></tr>
<tr class="separator:a82a4bb416346cfb0cafe781324c9904c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3aa0d5132a30ad88a7afc7b613a2a6"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a5a3aa0d5132a30ad88a7afc7b613a2a6">forcond</a> (self, tree)</td></tr>
<tr class="separator:a5a3aa0d5132a30ad88a7afc7b613a2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8865d7be05caddebe29dff722ccb9f3e"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a8865d7be05caddebe29dff722ccb9f3e">forpostcond</a> (self, tree)</td></tr>
<tr class="separator:a8865d7be05caddebe29dff722ccb9f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a954af6bf5edb21a915bae50bc70ed4b8"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a954af6bf5edb21a915bae50bc70ed4b8">forbody</a> (self, tree)</td></tr>
<tr class="separator:a954af6bf5edb21a915bae50bc70ed4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3effa1ae9e1a59c6e615d2f3642282a2"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a3effa1ae9e1a59c6e615d2f3642282a2">forstmt</a> (self, tree)</td></tr>
<tr class="separator:a3effa1ae9e1a59c6e615d2f3642282a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5c61a14dbb66c63a84c113a911c32b2"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ab5c61a14dbb66c63a84c113a911c32b2">hsensvars</a> (self, tree)</td></tr>
<tr class="separator:ab5c61a14dbb66c63a84c113a911c32b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a849f443d58f573b67fe1e6637e9e5280"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a849f443d58f573b67fe1e6637e9e5280">npa</a> (self, tree)</td></tr>
<tr class="separator:a849f443d58f573b67fe1e6637e9e5280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f9f1b1ef3e813893dc152009edd8b7"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ab1f9f1b1ef3e813893dc152009edd8b7">hsensedge</a> (self, tree)</td></tr>
<tr class="separator:ab1f9f1b1ef3e813893dc152009edd8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae56fdab273e422e0d1a8a6a8b9dba7a7"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ae56fdab273e422e0d1a8a6a8b9dba7a7">get_sense_list</a> (self)</td></tr>
<tr class="separator:ae56fdab273e422e0d1a8a6a8b9dba7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f1ba825843fcec2e9c921ea8b3551f"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a47f1ba825843fcec2e9c921ea8b3551f">hsenslist</a> (self, tree)</td></tr>
<tr class="separator:a47f1ba825843fcec2e9c921ea8b3551f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0abc55c0077f81839f36553cd4e9f9c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aa0abc55c0077f81839f36553cd4e9f9c">hvalchange</a> (self, tree)</td></tr>
<tr class="separator:aa0abc55c0077f81839f36553cd4e9f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d297dd33b500fab12ddf51203920a29"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a4d297dd33b500fab12ddf51203920a29">set_current_proc_name</a> (self, name)</td></tr>
<tr class="separator:a4d297dd33b500fab12ddf51203920a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5769f2c46d63632b1fdb941dda82ef44"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a5769f2c46d63632b1fdb941dda82ef44">reset_current_proc_name</a> (self)</td></tr>
<tr class="separator:a5769f2c46d63632b1fdb941dda82ef44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759ad60f4ec256e3573c99adaa4e8e1a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a759ad60f4ec256e3573c99adaa4e8e1a">get_current_proc_name</a> (self)</td></tr>
<tr class="separator:a759ad60f4ec256e3573c99adaa4e8e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a879e6bda7c996ff0fa1b361a1507352d"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a879e6bda7c996ff0fa1b361a1507352d">hprocess</a> (self, tree)</td></tr>
<tr class="separator:a879e6bda7c996ff0fa1b361a1507352d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb9c2da3a0d6c08a387d55be2229eff0"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aeb9c2da3a0d6c08a387d55be2229eff0">htype</a> (self, tree)</td></tr>
<tr class="separator:aeb9c2da3a0d6c08a387d55be2229eff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70fc878385404a664a0a86dd6dc3a203"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a70fc878385404a664a0a86dd6dc3a203">hreturnstmt</a> (self, tree)</td></tr>
<tr class="separator:a70fc878385404a664a0a86dd6dc3a203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25de18c58d37166a65b34a62022dcba"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aa25de18c58d37166a65b34a62022dcba">funcparami</a> (self, tree)</td></tr>
<tr class="separator:aa25de18c58d37166a65b34a62022dcba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15490dbaa7b3e11d73f0348100978e0e"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a15490dbaa7b3e11d73f0348100978e0e">funcparamio</a> (self, tree)</td></tr>
<tr class="separator:a15490dbaa7b3e11d73f0348100978e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4bea6a6f32ed226b20ff6bec5cc85af"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#af4bea6a6f32ed226b20ff6bec5cc85af">vardeclinit</a> (self, tree)</td></tr>
<tr class="separator:af4bea6a6f32ed226b20ff6bec5cc85af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57b8b8e1b9335502e754697ca5ac9e33"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a57b8b8e1b9335502e754697ca5ac9e33">hbindingarrayref</a> (self, tree)</td></tr>
<tr class="separator:a57b8b8e1b9335502e754697ca5ac9e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d986773b4ba45a35d884a4dbdd9540a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a7d986773b4ba45a35d884a4dbdd9540a">expand_binding_ref</a> (self, tree)</td></tr>
<tr class="separator:a7d986773b4ba45a35d884a4dbdd9540a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bc2394931bd4cac1e1eb9ed3daa7471"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a6bc2394931bd4cac1e1eb9ed3daa7471">moduleinst</a> (self, tree)</td></tr>
<tr class="separator:a6bc2394931bd4cac1e1eb9ed3daa7471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff6d1c54cf52889998d388042b2c61b"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a9ff6d1c54cf52889998d388042b2c61b">hlrotate</a> (self, tree)</td></tr>
<tr class="separator:a9ff6d1c54cf52889998d388042b2c61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f26ed07c8571773b81920bbb43f3e63"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a0f26ed07c8571773b81920bbb43f3e63">hconcat</a> (self, tree)</td></tr>
<tr class="separator:a0f26ed07c8571773b81920bbb43f3e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5784b6cf6e4c57ac148bbb521c760373"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a5784b6cf6e4c57ac148bbb521c760373">vardecl</a> (self, tree)</td></tr>
<tr class="separator:a5784b6cf6e4c57ac148bbb521c760373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac34e1feae0ee799382ecfef6608036"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a7ac34e1feae0ee799382ecfef6608036">prevardecl</a> (self, tree)</td></tr>
<tr class="separator:a7ac34e1feae0ee799382ecfef6608036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0d99f10e5a727155012714e19d8dce"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a5e0d99f10e5a727155012714e19d8dce">htypeinfo</a> (self, tree)</td></tr>
<tr class="separator:a5e0d99f10e5a727155012714e19d8dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9acf834d680849538d7d834195af9d"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a5d9acf834d680849538d7d834195af9d">hfunctionparams</a> (self, tree)</td></tr>
<tr class="separator:a5d9acf834d680849538d7d834195af9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb14ba5c6bfa8af3f1a35de8eaaeaab8"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aeb14ba5c6bfa8af3f1a35de8eaaeaab8">hfunctionrettype</a> (self, tree)</td></tr>
<tr class="separator:aeb14ba5c6bfa8af3f1a35de8eaaeaab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a32f1a2ba0f6d93701653d63329098"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a06a32f1a2ba0f6d93701653d63329098">htouint</a> (self, tree)</td></tr>
<tr class="separator:a06a32f1a2ba0f6d93701653d63329098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0437c7e1ae85a7bf27685ae66578b1"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a6d0437c7e1ae85a7bf27685ae66578b1">htoint</a> (self, tree)</td></tr>
<tr class="separator:a6d0437c7e1ae85a7bf27685ae66578b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbddd14baa0cd3c812f0f093a9916e81"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#acbddd14baa0cd3c812f0f093a9916e81">hfunction</a> (self, tree)</td></tr>
<tr class="separator:acbddd14baa0cd3c812f0f093a9916e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c52d48299e59673a701e7da208e36d1"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a9c52d48299e59673a701e7da208e36d1">collect_type</a> (self, port_or_sig)</td></tr>
<tr class="separator:a9c52d48299e59673a701e7da208e36d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7facc37e9b88b38211679746318b8e2"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#af7facc37e9b88b38211679746318b8e2">sigdecltype</a> (self, tree)</td></tr>
<tr class="separator:af7facc37e9b88b38211679746318b8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad667b52c6466a20e80eb179d471016da"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ad667b52c6466a20e80eb179d471016da">portdecltype</a> (self, tree)</td></tr>
<tr class="separator:ad667b52c6466a20e80eb179d471016da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2d29a3e2c4f93e1460527ba7041fa8"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aee2d29a3e2c4f93e1460527ba7041fa8">modportsiglist</a> (self, tree)</td></tr>
<tr class="separator:aee2d29a3e2c4f93e1460527ba7041fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bcdcabb274a0c6376934defe71f5eb8"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a4bcdcabb274a0c6376934defe71f5eb8">get_current_module_var_type</a> (self, id)</td></tr>
<tr class="separator:a4bcdcabb274a0c6376934defe71f5eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af54cfc249ff6c43174972b4c34f4e4bb"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#af54cfc249ff6c43174972b4c34f4e4bb">get_current_module_var_type_or_default</a> (self, id, default=None)</td></tr>
<tr class="separator:af54cfc249ff6c43174972b4c34f4e4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4936e310c08d75dcfbd5cb94b1b6e3c8"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a4936e310c08d75dcfbd5cb94b1b6e3c8">reset_current_module_var_type</a> (self)</td></tr>
<tr class="separator:a4936e310c08d75dcfbd5cb94b1b6e3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc17c6dfe6918095eba9aff3ebba7e4d"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#acc17c6dfe6918095eba9aff3ebba7e4d">insert_current_module_var_type</a> (self, id, tpe)</td></tr>
<tr class="separator:acc17c6dfe6918095eba9aff3ebba7e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab74950c928ab738f41ed4e6d9b2b410c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ab74950c928ab738f41ed4e6d9b2b410c">hmodule</a> (self, tree)</td></tr>
<tr class="separator:ab74950c928ab738f41ed4e6d9b2b410c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classparselib_1_1transforms_1_1top__down_1_1TopDown"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classparselib_1_1transforms_1_1top__down_1_1TopDown')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classparselib_1_1transforms_1_1top__down_1_1TopDown.html">parselib.transforms.top_down.TopDown</a></td></tr>
<tr class="memitem:a2738f9bf2467d410d3990343dcaf88ff inherit pub_methods_classparselib_1_1transforms_1_1top__down_1_1TopDown"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1top__down_1_1TopDown.html#a2738f9bf2467d410d3990343dcaf88ff">__default__</a> (self, t)</td></tr>
<tr class="separator:a2738f9bf2467d410d3990343dcaf88ff inherit pub_methods_classparselib_1_1transforms_1_1top__down_1_1TopDown"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a062b064734e7160348d624fb02fe2f3a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a062b064734e7160348d624fb02fe2f3a">indent_character</a></td></tr>
<tr class="separator:a062b064734e7160348d624fb02fe2f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfe5e638145d76f2991f6cdbe339345"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aadfe5e638145d76f2991f6cdbe339345">current_indent</a></td></tr>
<tr class="separator:aadfe5e638145d76f2991f6cdbe339345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf2d58e737f8f426ee57243d54d742f3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#aaf2d58e737f8f426ee57243d54d742f3">indent_inc</a></td></tr>
<tr class="separator:aaf2d58e737f8f426ee57243d54d742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8036224acb17dc18b74915df4a349747"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a8036224acb17dc18b74915df4a349747">indent_stack</a></td></tr>
<tr class="separator:a8036224acb17dc18b74915df4a349747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade420ad95186a35a6598f76b2f55022c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#ade420ad95186a35a6598f76b2f55022c">bindings</a></td></tr>
<tr class="separator:ade420ad95186a35a6598f76b2f55022c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e6c5ded3d6e57ee4c52fb73608a2531"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a0e6c5ded3d6e57ee4c52fb73608a2531">local_variables</a></td></tr>
<tr class="separator:a0e6c5ded3d6e57ee4c52fb73608a2531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aa0839f1911a8aebd8d3d9a664ed8a8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a1aa0839f1911a8aebd8d3d9a664ed8a8">in_for_init</a></td></tr>
<tr class="separator:a1aa0839f1911a8aebd8d3d9a664ed8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850cf1bffa018941c8fb933d5442ffbf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a850cf1bffa018941c8fb933d5442ffbf">module_var_type</a></td></tr>
<tr class="separator:a850cf1bffa018941c8fb933d5442ffbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e8660b3ec8a7fc8bc1e3fd63ef81578"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a7e8660b3ec8a7fc8bc1e3fd63ef81578">current_proc_name</a></td></tr>
<tr class="separator:a7e8660b3ec8a7fc8bc1e3fd63ef81578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a354d2a73b686cb8939e2c6109214c187"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a354d2a73b686cb8939e2c6109214c187">current_module</a></td></tr>
<tr class="separator:a354d2a73b686cb8939e2c6109214c187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631a23fbc6998274af5f3ab977a1ff05"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a631a23fbc6998274af5f3ab977a1ff05">senselist</a></td></tr>
<tr class="separator:a631a23fbc6998274af5f3ab977a1ff05"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:acc8d0c53ff1a67ddfe789009d35adc85"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#acc8d0c53ff1a67ddfe789009d35adc85">__get_var_name</a> (self, tree)</td></tr>
<tr class="separator:acc8d0c53ff1a67ddfe789009d35adc85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a0a6adbe0cee05670325cc6612ba283"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a2a0a6adbe0cee05670325cc6612ba283">__get_var_names</a> (self, tree)</td></tr>
<tr class="separator:a2a0a6adbe0cee05670325cc6612ba283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a553c840a51fe89767813aedf3c819535"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a553c840a51fe89767813aedf3c819535">__check_const</a> (self, tree)</td></tr>
<tr class="separator:a553c840a51fe89767813aedf3c819535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696dbe0614357ad94959085c37ab84e0"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a696dbe0614357ad94959085c37ab84e0">__is_local_variable</a> (self, var_name)</td></tr>
<tr class="separator:a696dbe0614357ad94959085c37ab84e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e6115e967438cf63840c985a7622f4"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a03e6115e967438cf63840c985a7622f4">__all_local_variables</a> (self, var_names)</td></tr>
<tr class="separator:a03e6115e967438cf63840c985a7622f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293bfe281342adf605e19da901121fa4"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a293bfe281342adf605e19da901121fa4">__reset_local_variables</a> (self)</td></tr>
<tr class="separator:a293bfe281342adf605e19da901121fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b2193437df2e002e259ae4ddeb2e123"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a3b2193437df2e002e259ae4ddeb2e123">__add_local_variables</a> (self, var_name)</td></tr>
<tr class="separator:a3b2193437df2e002e259ae4ddeb2e123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c49e6e983f5e051456b763addb2e776"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classparselib_1_1transforms_1_1verilog__tranlation_1_1VerilogTranslationPass.html#a6c49e6e983f5e051456b763addb2e776">__gen_funcparam</a> (self, tree)</td></tr>
<tr class="separator:a6c49e6e983f5e051456b763addb2e776"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">Translate low-level format of the _hdl.txt into Verilog
Note that type defs are already expanded at this point, so all htypeinfo/htype should only include primitive types
This pass does not perform any tree transformation that alters the semantics, but **only** generates Verilog
</pre> </div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ab2481ae6da2d740bc0b872e91645632c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2481ae6da2d740bc0b872e91645632c">&#9670;&nbsp;</a></span>__init__()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.__init__ </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classparselib_1_1transforms_1_1top__down_1_1TopDown.html#aba7572132ec76ea47811c9d077763441">parselib.transforms.top_down.TopDown</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a3b2193437df2e002e259ae4ddeb2e123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b2193437df2e002e259ae4ddeb2e123">&#9670;&nbsp;</a></span>__add_local_variables()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.__add_local_variables </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>var_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a03e6115e967438cf63840c985a7622f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e6115e967438cf63840c985a7622f4">&#9670;&nbsp;</a></span>__all_local_variables()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.__all_local_variables </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>var_names</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a553c840a51fe89767813aedf3c819535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a553c840a51fe89767813aedf3c819535">&#9670;&nbsp;</a></span>__check_const()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.__check_const </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<pre class="fragment">check whether the tree valuates to constant</pre> 
</div>
</div>
<a id="a6c49e6e983f5e051456b763addb2e776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c49e6e983f5e051456b763addb2e776">&#9670;&nbsp;</a></span>__gen_funcparam()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.__gen_funcparam </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acc8d0c53ff1a67ddfe789009d35adc85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc8d0c53ff1a67ddfe789009d35adc85">&#9670;&nbsp;</a></span>__get_var_name()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.__get_var_name </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a0a6adbe0cee05670325cc6612ba283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a0a6adbe0cee05670325cc6612ba283">&#9670;&nbsp;</a></span>__get_var_names()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.__get_var_names </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<pre class="fragment">return a list of variable names</pre> 
</div>
</div>
<a id="a696dbe0614357ad94959085c37ab84e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a696dbe0614357ad94959085c37ab84e0">&#9670;&nbsp;</a></span>__is_local_variable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.__is_local_variable </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>var_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a293bfe281342adf605e19da901121fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a293bfe281342adf605e19da901121fa4">&#9670;&nbsp;</a></span>__reset_local_variables()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.__reset_local_variables </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab08e1cdc70cc8b1d29c6d32e85589fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab08e1cdc70cc8b1d29c6d32e85589fec">&#9670;&nbsp;</a></span>blkassign()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.blkassign </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a4d943a5b27933d754d5338db1993fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a4d943a5b27933d754d5338db1993fc">&#9670;&nbsp;</a></span>casestmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.casestmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac92b2a5d2fd24f30ae391f2e9a4b33fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac92b2a5d2fd24f30ae391f2e9a4b33fc">&#9670;&nbsp;</a></span>casevalue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.casevalue </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c52d48299e59673a701e7da208e36d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c52d48299e59673a701e7da208e36d1">&#9670;&nbsp;</a></span>collect_type()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.collect_type </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>port_or_sig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b34d5e18ccbb61654bb684632db05d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b34d5e18ccbb61654bb684632db05d2">&#9670;&nbsp;</a></span>dec_indent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.dec_indent </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d986773b4ba45a35d884a4dbdd9540a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d986773b4ba45a35d884a4dbdd9540a">&#9670;&nbsp;</a></span>expand_binding_ref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.expand_binding_ref </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a954af6bf5edb21a915bae50bc70ed4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a954af6bf5edb21a915bae50bc70ed4b8">&#9670;&nbsp;</a></span>forbody()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.forbody </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a3aa0d5132a30ad88a7afc7b613a2a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a3aa0d5132a30ad88a7afc7b613a2a6">&#9670;&nbsp;</a></span>forcond()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.forcond </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82a4bb416346cfb0cafe781324c9904c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82a4bb416346cfb0cafe781324c9904c">&#9670;&nbsp;</a></span>forinit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.forinit </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8865d7be05caddebe29dff722ccb9f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8865d7be05caddebe29dff722ccb9f3e">&#9670;&nbsp;</a></span>forpostcond()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.forpostcond </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3effa1ae9e1a59c6e615d2f3642282a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3effa1ae9e1a59c6e615d2f3642282a2">&#9670;&nbsp;</a></span>forstmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.forstmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa25de18c58d37166a65b34a62022dcba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa25de18c58d37166a65b34a62022dcba">&#9670;&nbsp;</a></span>funcparami()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.funcparami </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15490dbaa7b3e11d73f0348100978e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15490dbaa7b3e11d73f0348100978e0e">&#9670;&nbsp;</a></span>funcparamio()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.funcparamio </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abea5a94ba463794adf7d38607e42e205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abea5a94ba463794adf7d38607e42e205">&#9670;&nbsp;</a></span>get_current_ind_prefix()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.get_current_ind_prefix </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bcdcabb274a0c6376934defe71f5eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bcdcabb274a0c6376934defe71f5eb8">&#9670;&nbsp;</a></span>get_current_module_var_type()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.get_current_module_var_type </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af54cfc249ff6c43174972b4c34f4e4bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af54cfc249ff6c43174972b4c34f4e4bb">&#9670;&nbsp;</a></span>get_current_module_var_type_or_default()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.get_current_module_var_type_or_default </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>default</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a759ad60f4ec256e3573c99adaa4e8e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759ad60f4ec256e3573c99adaa4e8e1a">&#9670;&nbsp;</a></span>get_current_proc_name()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.get_current_proc_name </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae56fdab273e422e0d1a8a6a8b9dba7a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae56fdab273e422e0d1a8a6a8b9dba7a7">&#9670;&nbsp;</a></span>get_sense_list()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.get_sense_list </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86b58a805de8b328f1e85809cce603fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86b58a805de8b328f1e85809cce603fd">&#9670;&nbsp;</a></span>harrayref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.harrayref </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57b8b8e1b9335502e754697ca5ac9e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57b8b8e1b9335502e754697ca5ac9e33">&#9670;&nbsp;</a></span>hbindingarrayref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hbindingarrayref </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">this expansion should only be invoked by expanding_binding_ref and should not be invoked elsewhere
the reason is that we need to collect binding information per arry-like port
</pre> 
</div>
</div>
<a id="a495b61bc613459f1a3d67636be215413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a495b61bc613459f1a3d67636be215413">&#9670;&nbsp;</a></span>hbinop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hbinop </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f26ed07c8571773b81920bbb43f3e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f26ed07c8571773b81920bbb43f3e63">&#9670;&nbsp;</a></span>hconcat()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hconcat </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29392ddf8edfbef8a4f746e9c3bfc93e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29392ddf8edfbef8a4f746e9c3bfc93e">&#9670;&nbsp;</a></span>hcondop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hcondop </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f073f74e679ee8411991842f43477fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f073f74e679ee8411991842f43477fa">&#9670;&nbsp;</a></span>hcstmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hcstmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbddd14baa0cd3c812f0f093a9916e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbddd14baa0cd3c812f0f093a9916e81">&#9670;&nbsp;</a></span>hfunction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hfunction </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d9acf834d680849538d7d834195af9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d9acf834d680849538d7d834195af9d">&#9670;&nbsp;</a></span>hfunctionparams()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hfunctionparams </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb14ba5c6bfa8af3f1a35de8eaaeaab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb14ba5c6bfa8af3f1a35de8eaaeaab8">&#9670;&nbsp;</a></span>hfunctionrettype()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hfunctionrettype </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a352bec148cc19c52dcfdb1fb0212a817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352bec148cc19c52dcfdb1fb0212a817">&#9670;&nbsp;</a></span>hliteral()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hliteral </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">stops at literal, it is some kinds of terminal</pre> 
</div>
</div>
<a id="a9ff6d1c54cf52889998d388042b2c61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff6d1c54cf52889998d388042b2c61b">&#9670;&nbsp;</a></span>hlrotate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hlrotate </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4751b27d52abb4ff2d8a53596064563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4751b27d52abb4ff2d8a53596064563">&#9670;&nbsp;</a></span>hmethodcall()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hmethodcall </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab74950c928ab738f41ed4e6d9b2b410c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab74950c928ab738f41ed4e6d9b2b410c">&#9670;&nbsp;</a></span>hmodule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hmodule </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcfaa26c49a2cb05f50e5b23919a868a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcfaa26c49a2cb05f50e5b23919a868a">&#9670;&nbsp;</a></span>hnoop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hnoop </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a879e6bda7c996ff0fa1b361a1507352d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a879e6bda7c996ff0fa1b361a1507352d">&#9670;&nbsp;</a></span>hprocess()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hprocess </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70fc878385404a664a0a86dd6dc3a203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70fc878385404a664a0a86dd6dc3a203">&#9670;&nbsp;</a></span>hreturnstmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hreturnstmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1f9f1b1ef3e813893dc152009edd8b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1f9f1b1ef3e813893dc152009edd8b7">&#9670;&nbsp;</a></span>hsensedge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hsensedge </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47f1ba825843fcec2e9c921ea8b3551f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47f1ba825843fcec2e9c921ea8b3551f">&#9670;&nbsp;</a></span>hsenslist()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hsenslist </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5c61a14dbb66c63a84c113a911c32b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5c61a14dbb66c63a84c113a911c32b2">&#9670;&nbsp;</a></span>hsensvars()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hsensvars </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe638a54827bbf8feaba7c79047a5b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe638a54827bbf8feaba7c79047a5b6a">&#9670;&nbsp;</a></span>hsigassignl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hsigassignl </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d0437c7e1ae85a7bf27685ae66578b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d0437c7e1ae85a7bf27685ae66578b1">&#9670;&nbsp;</a></span>htoint()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.htoint </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06a32f1a2ba0f6d93701653d63329098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06a32f1a2ba0f6d93701653d63329098">&#9670;&nbsp;</a></span>htouint()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.htouint </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb9c2da3a0d6c08a387d55be2229eff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb9c2da3a0d6c08a387d55be2229eff0">&#9670;&nbsp;</a></span>htype()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.htype </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e0d99f10e5a727155012714e19d8dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e0d99f10e5a727155012714e19d8dce">&#9670;&nbsp;</a></span>htypeinfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.htypeinfo </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8585efd789384ff819e52189770d668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8585efd789384ff819e52189770d668">&#9670;&nbsp;</a></span>hunop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hunop </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0abc55c0077f81839f36553cd4e9f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0abc55c0077f81839f36553cd4e9f9c">&#9670;&nbsp;</a></span>hvalchange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hvalchange </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e586a5ee2474f50fbcfd4e9ea7dbdc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e586a5ee2474f50fbcfd4e9ea7dbdc3">&#9670;&nbsp;</a></span>hvarref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.hvarref </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a243def17c262593eea32940b00cd00a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a243def17c262593eea32940b00cd00a1">&#9670;&nbsp;</a></span>ifstmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.ifstmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03df8ef2458c8724e0a5ed35350a6810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03df8ef2458c8724e0a5ed35350a6810">&#9670;&nbsp;</a></span>inc_indent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.inc_indent </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc17c6dfe6918095eba9aff3ebba7e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc17c6dfe6918095eba9aff3ebba7e4d">&#9670;&nbsp;</a></span>insert_current_module_var_type()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.insert_current_module_var_type </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tpe</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee2d29a3e2c4f93e1460527ba7041fa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2d29a3e2c4f93e1460527ba7041fa8">&#9670;&nbsp;</a></span>modportsiglist()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.modportsiglist </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bc2394931bd4cac1e1eb9ed3daa7471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bc2394931bd4cac1e1eb9ed3daa7471">&#9670;&nbsp;</a></span>moduleinst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.moduleinst </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afeb49a21849727e08f236d3e11f7725d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb49a21849727e08f236d3e11f7725d">&#9670;&nbsp;</a></span>modulelist()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.modulelist </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c8ccb6656571047027033fceb7db634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8ccb6656571047027033fceb7db634">&#9670;&nbsp;</a></span>nonrefexp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.nonrefexp </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a849f443d58f573b67fe1e6637e9e5280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a849f443d58f573b67fe1e6637e9e5280">&#9670;&nbsp;</a></span>npa()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.npa </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6128b055da8f6a3a738fa6e152a5d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6128b055da8f6a3a738fa6e152a5d72">&#9670;&nbsp;</a></span>numlitwidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.numlitwidth </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ba36588386aa5316523fefb96c3c356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ba36588386aa5316523fefb96c3c356">&#9670;&nbsp;</a></span>pop_indent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.pop_indent </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad667b52c6466a20e80eb179d471016da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad667b52c6466a20e80eb179d471016da">&#9670;&nbsp;</a></span>portdecltype()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.portdecltype </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ac34e1feae0ee799382ecfef6608036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ac34e1feae0ee799382ecfef6608036">&#9670;&nbsp;</a></span>prevardecl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.prevardecl </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fef246c15925c9cf198880f7d374d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fef246c15925c9cf198880f7d374d68">&#9670;&nbsp;</a></span>push_indent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.push_indent </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">used to service temporary indent removal, such as that in for condition</pre> 
</div>
</div>
<a id="a4936e310c08d75dcfbd5cb94b1b6e3c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4936e310c08d75dcfbd5cb94b1b6e3c8">&#9670;&nbsp;</a></span>reset_current_module_var_type()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.reset_current_module_var_type </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5769f2c46d63632b1fdb941dda82ef44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5769f2c46d63632b1fdb941dda82ef44">&#9670;&nbsp;</a></span>reset_current_proc_name()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.reset_current_proc_name </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d297dd33b500fab12ddf51203920a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d297dd33b500fab12ddf51203920a29">&#9670;&nbsp;</a></span>set_current_proc_name()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.set_current_proc_name </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7facc37e9b88b38211679746318b8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7facc37e9b88b38211679746318b8e2">&#9670;&nbsp;</a></span>sigdecltype()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.sigdecltype </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55ea97a113b23d544eda9a548806a94c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55ea97a113b23d544eda9a548806a94c">&#9670;&nbsp;</a></span>start()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.start </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaed1b086a44b8256d05b1ecc458836ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaed1b086a44b8256d05b1ecc458836ce">&#9670;&nbsp;</a></span>stmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.stmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99339ecf8fbb287273bc8bde83030e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99339ecf8fbb287273bc8bde83030e96">&#9670;&nbsp;</a></span>stmts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.stmts </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dae8552c03e3e5c66ccddb3aa235845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dae8552c03e3e5c66ccddb3aa235845">&#9670;&nbsp;</a></span>switchbody()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.switchbody </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0ff3ed6f86d32b5c26750e8c91c1dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0ff3ed6f86d32b5c26750e8c91c1dad">&#9670;&nbsp;</a></span>switchcond()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.switchcond </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c40c3882f85928e7d9d3db10f3d932e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c40c3882f85928e7d9d3db10f3d932e">&#9670;&nbsp;</a></span>switchstmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.switchstmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ababcba8d2a22b04b52d8ccb04dc73369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ababcba8d2a22b04b52d8ccb04dc73369">&#9670;&nbsp;</a></span>syscread()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.syscread </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">syscread: hsigassignr, token</pre> 
</div>
</div>
<a id="a4bf052f53b76385dfb53286209efb7ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bf052f53b76385dfb53286209efb7ad">&#9670;&nbsp;</a></span>syscwrite()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.syscwrite </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5784b6cf6e4c57ac148bbb521c760373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5784b6cf6e4c57ac148bbb521c760373">&#9670;&nbsp;</a></span>vardecl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.vardecl </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4bea6a6f32ed226b20ff6bec5cc85af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4bea6a6f32ed226b20ff6bec5cc85af">&#9670;&nbsp;</a></span>vardeclinit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.vardeclinit </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ecb8fa304aed5206b7e22a5c14d4978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ecb8fa304aed5206b7e22a5c14d4978">&#9670;&nbsp;</a></span>whilestmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">def parselib.transforms.verilog_tranlation.VerilogTranslationPass.whilestmt </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>self</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>tree</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ade420ad95186a35a6598f76b2f55022c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade420ad95186a35a6598f76b2f55022c">&#9670;&nbsp;</a></span>bindings</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.bindings</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadfe5e638145d76f2991f6cdbe339345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadfe5e638145d76f2991f6cdbe339345">&#9670;&nbsp;</a></span>current_indent</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.current_indent</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a354d2a73b686cb8939e2c6109214c187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a354d2a73b686cb8939e2c6109214c187">&#9670;&nbsp;</a></span>current_module</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.current_module</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e8660b3ec8a7fc8bc1e3fd63ef81578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e8660b3ec8a7fc8bc1e3fd63ef81578">&#9670;&nbsp;</a></span>current_proc_name</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.current_proc_name</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1aa0839f1911a8aebd8d3d9a664ed8a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aa0839f1911a8aebd8d3d9a664ed8a8">&#9670;&nbsp;</a></span>in_for_init</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.in_for_init</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a062b064734e7160348d624fb02fe2f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062b064734e7160348d624fb02fe2f3a">&#9670;&nbsp;</a></span>indent_character</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.indent_character</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf2d58e737f8f426ee57243d54d742f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf2d58e737f8f426ee57243d54d742f3">&#9670;&nbsp;</a></span>indent_inc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.indent_inc</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8036224acb17dc18b74915df4a349747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8036224acb17dc18b74915df4a349747">&#9670;&nbsp;</a></span>indent_stack</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.indent_stack</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e6c5ded3d6e57ee4c52fb73608a2531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e6c5ded3d6e57ee4c52fb73608a2531">&#9670;&nbsp;</a></span>local_variables</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.local_variables</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a850cf1bffa018941c8fb933d5442ffbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850cf1bffa018941c8fb933d5442ffbf">&#9670;&nbsp;</a></span>module_var_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.module_var_type</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a631a23fbc6998274af5f3ab977a1ff05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a631a23fbc6998274af5f3ab977a1ff05">&#9670;&nbsp;</a></span>senselist</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">parselib.transforms.verilog_tranlation.VerilogTranslationPass.senselist</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>plugins/hdl/parselib/transforms/<a class="el" href="verilog__tranlation_8py.html">verilog_tranlation.py</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
