// Seed: 480713775
module module_0 (
    id_1,
    access,
    module_0,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout tri1 id_1;
  assign id_5 = id_5;
  assign id_1 = 1'd0;
  parameter id_8 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd24,
    parameter id_2 = 32'd82
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  output wire _id_1;
  logic [-1  +  (  id_2  ) : {  id_1  ,  id_2  }] id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
