firmware
========

为了研究AirSpy SDR的运行方式，我们分析了他的Firmware (called also airspy_fw)代码仓库，并编写了以下文档。

For more details ... see the Wiki: https://github.com/airspy/firmware/wiki

## 中文文档 (Chinese Documentation)

本项目包含以下中文文档，提供 Airspy 硬件架构的详细信息：

1. [Airspy 硬件架构概述](Airspy_Hardware_Summary_CN.md) - 提供 Airspy 硬件架构的概述，包括主要组件、规格和系统架构亮点
2. [Airspy 硬件 IO 引脚分布](Airspy_IO_Pin_Distribution_CN.md) - 描述基本 IO 引脚分布，包括关键控制引脚、I2C 接口、SPI 接口和时钟信号
3. [Airspy 硬件 IO 引脚分布详细文档](Airspy_IO_Pin_Distribution_Detailed_CN.md) - 提供更详细的 IO 引脚和系统配置信息，包括 SCU 引脚配置、时钟系统详解和 GPIO 配置表
4. [Airspy 硬件系统框图](Airspy_Block_Diagram_CN.md) - 使用图表展示系统架构，包括系统总体框图、多核处理架构、时钟系统、信号处理流程和电源控制系统

This project includes the following Chinese documentation providing detailed information about the Airspy hardware architecture:

1. [Airspy Hardware Summary](Airspy_Hardware_Summary_CN.md) - Provides an overview of the Airspy hardware architecture, including main components, specifications, and system architecture highlights
2. [Airspy IO Pin Distribution](Airspy_IO_Pin_Distribution_CN.md) - Describes basic IO pin distribution, including key control pins, I2C interfaces, SPI interface, and clock signals
3. [Airspy IO Pin Distribution Detailed](Airspy_IO_Pin_Distribution_Detailed_CN.md) - Provides more detailed information about IO pins and system configuration, including SCU pin configuration, clock system details, and GPIO configuration table
4. [Airspy Block Diagram](Airspy_Block_Diagram_CN.md) - Uses diagrams to illustrate the system architecture, including overall system block diagram, multi-core processing architecture, clock system, signal processing flow, and power control system
