Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.3 (lin64) Build 3173277 Wed Apr  7 05:07:21 MDT 2021
| Date         : Tue Jun 22 21:49:06 2021
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_utilization -file alarm_cage_utilization_placed.rpt -pb alarm_cage_utilization_placed.pb
| Design       : alarm_cage
| Device       : xcvc1802viva1596-3HP
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. CLB Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. NOC Interfaces
8. AI Engines
9. ADVANCED
10. Primitives
11. Black Boxes
12. Instantiated Netlists

1. Netlist Logic
----------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Registers               |    0 |     0 |          0 |   1450000 |  0.00 |
|   Register as Flip Flop |    0 |     0 |          0 |   1450000 |  0.00 |
|   Register as Latch     |    0 |     0 |          0 |   1450000 |  0.00 |
| CLB LUTs                |    1 |     0 |          0 |    725000 | <0.01 |
|   LUT as Logic          |    1 |     0 |          0 |    725000 | <0.01 |
|   LUT as Memory         |    0 |     0 |          0 |    449920 |  0.00 |
| LOOKAHEAD8              |    0 |     0 |          0 |    112480 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+


2. CLB Distribution
-------------------

+-----------------------------------------------+------+-------+------------+-----------+-------+
|                   Site Type                   | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------------------------+------+-------+------------+-----------+-------+
| SLICE                                         |    1 |     0 |          0 |    112480 | <0.01 |
|   SLICEL                                      |    1 |     0 |            |           |       |
|   SLICEM                                      |    0 |     0 |            |           |       |
|      using Distributed RAM or Shift Registers |    0 |     0 |            |           |       |
| CLB LUTs                                      |    1 |     0 |          0 |    725000 | <0.01 |
|    using CASCADE                              |    0 |     0 |          0 |    899840 |  0.00 |
|   LUT as Logic                                |    1 |     0 |          0 |    725000 | <0.01 |
|     single output                             |    1 |       |            |           |       |
|     dual output                               |    0 |       |            |           |       |
|   LUT as Memory                               |    0 |     0 |          0 |    449920 |  0.00 |
|     LUT as Distributed RAM                    |    0 |     0 |            |           |       |
|     LUT as Shift Register                     |    0 |     0 |            |           |       |
| CLB Registers                                 |    0 |     0 |          0 |   1450000 |  0.00 |
|   Register driven from within the CLB         |    0 |       |            |           |       |
|   Register driven from outside the CLB        |    0 |       |            |           |       |
| CLB Imux registers                            |    0 |     0 |            |           |       |
|   Pipelining                                  |    0 |       |            |           |       |
| Unique Control Sets                           |    0 |       |          0 |    224960 |  0.00 |
+-----------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           |    0 |     0 |          0 |       800 |  0.00 |
|   RAMB36E5               |    0 |     0 |          0 |       800 |  0.00 |
|   RAMB18E5*              |    0 |     0 |          0 |      1600 |  0.00 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |    0 |     0 |          0 |       325 |  0.00 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


4. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |    0 |     0 |          0 |      1968 |  0.00 |
|   DSP58            |    0 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    0 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    4 |     0 |          0 |       422 |  0.95 |
|   XPIO IOB |    0 |     0 |          0 |       378 |  0.00 |
|   HDIO IOB |    4 |     0 |          0 |        44 |  9.09 |
|     INPUT  |    3 |       |            |           |       |
|     OUTPUT |    1 |       |            |           |       |
|     BIDIR  |    0 |       |            |           |       |
| XPHY       |    0 |     0 |          0 |       108 |  0.00 |
| IDELAY     |    0 |     0 |          0 |       692 |  0.00 |
| ODELAY     |    0 |     0 |          0 |       692 |  0.00 |
| IDDR       |    0 |     0 |          0 |       692 |  0.00 |
| ODDR       |    0 |     0 |          0 |      1384 |  0.00 |
+------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+-----------------------+------+-------+------------+-----------+-------+
|       Site Type       | Used | Fixed | Prohibited | Available | Util% |
+-----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs  |    0 |     0 |          0 |       980 |  0.00 |
|   BUFG_GT/MBUFG_GT    |    0 |     0 |          0 |       168 |  0.00 |
|   BUFGCE/MBUFGCE      |    0 |     0 |          0 |       296 |  0.00 |
|   BUFGCTRL/MBUFGCTRL* |    0 |     0 |          0 |        80 |  0.00 |
|   BUFGCE_DIV          |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_FABRIC         |    0 |     0 |          0 |       384 |  0.00 |
|   BUFG_PS             |    0 |     0 |          0 |        12 |  0.00 |
|   MBUFGCE_DIV         |    0 |     0 |          0 |        40 |  0.00 |
|   MBUFG_PS            |    0 |     0 |          0 |        12 |  0.00 |
| BUFDIV_LEAF           |    0 |     0 |          0 |     16800 |  0.00 |
| DPLL/XPLL             |    0 |     0 |          0 |        47 |  0.00 |
| MMCM                  |    0 |     0 |          0 |        12 |  0.00 |
+-----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. NOC Interfaces
-----------------

+---------------------------+------+-------+------------+-----------+-------+
|         Site Type         | Used | Fixed | Prohibited | Available | Util% |
+---------------------------+------+-------+------------+-----------+-------+
| PL NOC Master Unit        |    0 |     0 |          0 |        28 |  0.00 |
| PL NOC Slave Unit         |    0 |     0 |          0 |        28 |  0.00 |
| PS NOC Master Unit        |    0 |     0 |          0 |        10 |  0.00 |
| PS NOC Slave Unit         |    0 |     0 |          0 |         6 |  0.00 |
| AI Engine NOC Master Unit |    0 |     0 |          0 |        16 |  0.00 |
| AI Engine NOC Slave Unit  |    0 |     0 |          0 |        16 |  0.00 |
+---------------------------+------+-------+------------+-----------+-------+


8. AI Engines
-------------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| AI Engines |    0 |     0 |          0 |       300 |  0.00 |
| PL Master  |    0 |     0 |          0 |       234 |  0.00 |
| PL Slave   |    0 |     0 |          0 |       312 |  0.00 |
| NOC Master |    0 |     0 |          0 |        16 |  0.00 |
| NOC Slave  |    0 |     0 |          0 |        16 |  0.00 |
+------------+------+-------+------------+-----------+-------+


9. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| CPM_EXT            |    0 |     0 |          0 |         1 |  0.00 |
| CPM_MAIN           |    0 |     0 |          0 |         1 |  0.00 |
| DDRMC              |    0 |     0 |          0 |         4 |  0.00 |
| DDRMC_RIU          |    0 |     0 |          0 |         4 |  0.00 |
| GTYE5_QUAD         |    0 |     0 |          0 |        11 |  0.00 |
| MRMAC              |    0 |     0 |          0 |         4 |  0.00 |
| NPI_NIR            |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        22 |  0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        22 |  0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       189 |  0.00 |
| PCIE40E5           |    0 |     0 |          0 |         4 |  0.00 |
| PS9                |    0 |     0 |          0 |         1 |  0.00 |
| XPIPE_QUAD         |    0 |     0 |          0 |         4 |  0.00 |
| BLI Registers      |    0 |     0 |          0 |     88264 |  0.00 |
| BLI Imux Registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |     0 |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


10. Primitives
--------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| IBUF     |    3 |                 I/O |
| OBUF     |    1 |                 I/O |
| LUT3     |    1 |                 CLB |
+----------+------+---------------------+


11. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


12. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


