--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7939 paths analyzed, 134 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.065ns.
--------------------------------------------------------------------------------
Slack:                  90.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.937ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y24.A4       net (fanout=12)       1.975   M_reg_d_q[1]
    SLICE_X2Y24.A        Tilo                  0.235   decoder/tpmux[4]
                                                       ctrl/Mmux_sel_new_pos11
    SLICE_X4Y22.C3       net (fanout=12)       1.097   M_ctrl_sel_new_pos[1]
    SLICE_X4Y22.CMUX     Topcc                 0.495   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Mmux_tpmux311
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B1       net (fanout=11)       1.279   decoder/Maddsub_n0050_4
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X2Y21.A3       net (fanout=10)       0.593   decoder/N19
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.937ns (2.190ns logic, 6.747ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  90.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.900ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.CQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_0
    SLICE_X2Y22.A1       net (fanout=10)       1.983   M_reg_d_q[0]
    SLICE_X2Y22.A        Tilo                  0.235   M_reg_tp_b_q_2
                                                       decoder/Mmux_tpmux21
    SLICE_X4Y22.BX       net (fanout=2)        1.171   decoder/tpmux[1]
    SLICE_X4Y22.CMUX     Taxc                  0.376   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B1       net (fanout=11)       1.279   decoder/Maddsub_n0050_4
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X2Y21.A3       net (fanout=10)       0.593   decoder/N19
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.900ns (2.071ns logic, 6.829ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  91.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.857ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y24.A4       net (fanout=12)       1.975   M_reg_d_q[1]
    SLICE_X2Y24.A        Tilo                  0.235   decoder/tpmux[4]
                                                       ctrl/Mmux_sel_new_pos11
    SLICE_X4Y22.B6       net (fanout=12)       0.862   M_ctrl_sel_new_pos[1]
    SLICE_X4Y22.CMUX     Topbc                 0.650   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_lut<3>
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B1       net (fanout=11)       1.279   decoder/Maddsub_n0050_4
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X2Y21.A3       net (fanout=10)       0.593   decoder/N19
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.857ns (2.345ns logic, 6.512ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  91.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.794ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y22.A4       net (fanout=12)       1.877   M_reg_d_q[1]
    SLICE_X2Y22.A        Tilo                  0.235   M_reg_tp_b_q_2
                                                       decoder/Mmux_tpmux21
    SLICE_X4Y22.BX       net (fanout=2)        1.171   decoder/tpmux[1]
    SLICE_X4Y22.CMUX     Taxc                  0.376   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B1       net (fanout=11)       1.279   decoder/Maddsub_n0050_4
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X2Y21.A3       net (fanout=10)       0.593   decoder/N19
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.794ns (2.071ns logic, 6.723ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  91.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.738ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.CQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_0
    SLICE_X0Y24.D5       net (fanout=10)       1.722   M_reg_d_q[0]
    SLICE_X0Y24.D        Tilo                  0.254   M_state_q_FSM_FFd2
                                                       N2LogicTrst1
    SLICE_X4Y22.B4       net (fanout=8)        0.977   N2
    SLICE_X4Y22.CMUX     Topbc                 0.650   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_lut<3>
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B1       net (fanout=11)       1.279   decoder/Maddsub_n0050_4
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X2Y21.A3       net (fanout=10)       0.593   decoder/N19
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.738ns (2.364ns logic, 6.374ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  91.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.673ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y24.A4       net (fanout=12)       1.975   M_reg_d_q[1]
    SLICE_X2Y24.A        Tilo                  0.235   decoder/tpmux[4]
                                                       ctrl/Mmux_sel_new_pos11
    SLICE_X4Y22.B6       net (fanout=12)       0.862   M_ctrl_sel_new_pos[1]
    SLICE_X4Y22.BMUX     Topbb                 0.464   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_lut<3>
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B3       net (fanout=17)       1.281   decoder/Maddsub_n0050_3
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X2Y21.A3       net (fanout=10)       0.593   decoder/N19
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.673ns (2.159ns logic, 6.514ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  91.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.637ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.CQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_0
    SLICE_X2Y22.A1       net (fanout=10)       1.983   M_reg_d_q[0]
    SLICE_X2Y22.A        Tilo                  0.235   M_reg_tp_b_q_2
                                                       decoder/Mmux_tpmux21
    SLICE_X4Y22.AX       net (fanout=2)        0.893   decoder/tpmux[1]
    SLICE_X4Y22.CMUX     Taxc                  0.391   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B1       net (fanout=11)       1.279   decoder/Maddsub_n0050_4
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X2Y21.A3       net (fanout=10)       0.593   decoder/N19
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.637ns (2.086ns logic, 6.551ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  91.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.586ns (Levels of Logic = 5)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y24.A4       net (fanout=12)       1.975   M_reg_d_q[1]
    SLICE_X2Y24.A        Tilo                  0.235   decoder/tpmux[4]
                                                       ctrl/Mmux_sel_new_pos11
    SLICE_X3Y21.A2       net (fanout=12)       1.458   M_ctrl_sel_new_pos[1]
    SLICE_X3Y21.A        Tilo                  0.259   decoder/N13
                                                       decoder/Mmux_tpmux611
    SLICE_X2Y23.A2       net (fanout=18)       1.347   decoder/Mmux_tpmux61
    SLICE_X2Y23.A        Tilo                  0.235   decoder/N49
                                                       decoder/Sh1774
    SLICE_X2Y23.C1       net (fanout=2)        0.544   decoder/Sh1776
    SLICE_X2Y23.C        Tilo                  0.235   decoder/N49
                                                       decoder/Mmux_GND_27_o_curr_tp[0]_MUX_2378_o11_SW1
    SLICE_X3Y22.C3       net (fanout=1)        1.015   decoder/N57
    SLICE_X3Y22.C        Tilo                  0.259   M_reg_tp_b_q_0_1
                                                       decoder/Mmux_GND_27_o_curr_tp[0]_MUX_2378_o11
    SLICE_X2Y22.AX       net (fanout=1)        0.480   M_decoder_new_tp[0]
    SLICE_X2Y22.CLK      Tdick                 0.114   M_reg_tp_b_q_2
                                                       data_mem_call/M_reg_tp_b_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.586ns (1.767ns logic, 6.819ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  91.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.577ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (0.632 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y24.A4       net (fanout=12)       1.975   M_reg_d_q[1]
    SLICE_X2Y24.A        Tilo                  0.235   decoder/tpmux[4]
                                                       ctrl/Mmux_sel_new_pos11
    SLICE_X4Y22.C3       net (fanout=12)       1.097   M_ctrl_sel_new_pos[1]
    SLICE_X4Y22.CMUX     Topcc                 0.495   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Mmux_tpmux311
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B1       net (fanout=11)       1.279   decoder/Maddsub_n0050_4
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X5Y23.A1       net (fanout=10)       1.234   decoder/N19
    SLICE_X5Y23.A        Tilo                  0.259   decoder/N53
                                                       decoder/Mmux_new_tp51_SW0
    SLICE_X3Y23.C2       net (fanout=1)        0.946   decoder/N52
    SLICE_X3Y23.CLK      Tas                   0.373   M_reg_tp_b_q_5
                                                       decoder/Mmux_new_tp51
                                                       data_mem_call/M_reg_tp_b_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.577ns (2.046ns logic, 6.531ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  91.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.554ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.CQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_0
    SLICE_X0Y24.D5       net (fanout=10)       1.722   M_reg_d_q[0]
    SLICE_X0Y24.D        Tilo                  0.254   M_state_q_FSM_FFd2
                                                       N2LogicTrst1
    SLICE_X4Y22.B4       net (fanout=8)        0.977   N2
    SLICE_X4Y22.BMUX     Topbb                 0.464   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_lut<3>
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B3       net (fanout=17)       1.281   decoder/Maddsub_n0050_3
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X2Y21.A3       net (fanout=10)       0.593   decoder/N19
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.554ns (2.178ns logic, 6.376ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  91.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.540ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (0.632 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to data_mem_call/M_reg_tp_b_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.CQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_0
    SLICE_X2Y22.A1       net (fanout=10)       1.983   M_reg_d_q[0]
    SLICE_X2Y22.A        Tilo                  0.235   M_reg_tp_b_q_2
                                                       decoder/Mmux_tpmux21
    SLICE_X4Y22.BX       net (fanout=2)        1.171   decoder/tpmux[1]
    SLICE_X4Y22.CMUX     Taxc                  0.376   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B1       net (fanout=11)       1.279   decoder/Maddsub_n0050_4
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X5Y23.A1       net (fanout=10)       1.234   decoder/N19
    SLICE_X5Y23.A        Tilo                  0.259   decoder/N53
                                                       decoder/Mmux_new_tp51_SW0
    SLICE_X3Y23.C2       net (fanout=1)        0.946   decoder/N52
    SLICE_X3Y23.CLK      Tas                   0.373   M_reg_tp_b_q_5
                                                       decoder/Mmux_new_tp51
                                                       data_mem_call/M_reg_tp_b_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.540ns (1.927ns logic, 6.613ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  91.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.540ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.CQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_0
    SLICE_X2Y22.A1       net (fanout=10)       1.983   M_reg_d_q[0]
    SLICE_X2Y22.A        Tilo                  0.235   M_reg_tp_b_q_2
                                                       decoder/Mmux_tpmux21
    SLICE_X4Y22.AX       net (fanout=2)        0.893   decoder/tpmux[1]
    SLICE_X4Y22.BMUX     Taxb                  0.292   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B3       net (fanout=17)       1.281   decoder/Maddsub_n0050_3
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X2Y21.A3       net (fanout=10)       0.593   decoder/N19
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.540ns (1.987ns logic, 6.553ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  91.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.531ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y22.A4       net (fanout=12)       1.877   M_reg_d_q[1]
    SLICE_X2Y22.A        Tilo                  0.235   M_reg_tp_b_q_2
                                                       decoder/Mmux_tpmux21
    SLICE_X4Y22.AX       net (fanout=2)        0.893   decoder/tpmux[1]
    SLICE_X4Y22.CMUX     Taxc                  0.391   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B1       net (fanout=11)       1.279   decoder/Maddsub_n0050_4
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X2Y21.A3       net (fanout=10)       0.593   decoder/N19
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.531ns (2.086ns logic, 6.445ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  91.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.497ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (0.632 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y24.A4       net (fanout=12)       1.975   M_reg_d_q[1]
    SLICE_X2Y24.A        Tilo                  0.235   decoder/tpmux[4]
                                                       ctrl/Mmux_sel_new_pos11
    SLICE_X4Y22.B6       net (fanout=12)       0.862   M_ctrl_sel_new_pos[1]
    SLICE_X4Y22.CMUX     Topbc                 0.650   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_lut<3>
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B1       net (fanout=11)       1.279   decoder/Maddsub_n0050_4
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X5Y23.A1       net (fanout=10)       1.234   decoder/N19
    SLICE_X5Y23.A        Tilo                  0.259   decoder/N53
                                                       decoder/Mmux_new_tp51_SW0
    SLICE_X3Y23.C2       net (fanout=1)        0.946   decoder/N52
    SLICE_X3Y23.CLK      Tas                   0.373   M_reg_tp_b_q_5
                                                       decoder/Mmux_new_tp51
                                                       data_mem_call/M_reg_tp_b_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.497ns (2.201ns logic, 6.296ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  91.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.496ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y24.A4       net (fanout=12)       1.975   M_reg_d_q[1]
    SLICE_X2Y24.A        Tilo                  0.235   decoder/tpmux[4]
                                                       ctrl/Mmux_sel_new_pos11
    SLICE_X3Y21.A2       net (fanout=12)       1.458   M_ctrl_sel_new_pos[1]
    SLICE_X3Y21.A        Tilo                  0.259   decoder/N13
                                                       decoder/Mmux_tpmux611
    SLICE_X0Y22.B5       net (fanout=18)       0.713   decoder/Mmux_tpmux61
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X2Y21.A3       net (fanout=10)       0.593   decoder/N19
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.496ns (1.954ns logic, 6.542ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  91.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.487ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.CQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_0
    SLICE_X0Y24.D5       net (fanout=10)       1.722   M_reg_d_q[0]
    SLICE_X0Y24.D        Tilo                  0.254   M_state_q_FSM_FFd2
                                                       N2LogicTrst1
    SLICE_X4Y22.C5       net (fanout=8)        0.881   N2
    SLICE_X4Y22.CMUX     Topcc                 0.495   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Mmux_tpmux311
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B1       net (fanout=11)       1.279   decoder/Maddsub_n0050_4
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X2Y21.A3       net (fanout=10)       0.593   decoder/N19
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.487ns (2.209ns logic, 6.278ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  91.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.434ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (0.632 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y22.A4       net (fanout=12)       1.877   M_reg_d_q[1]
    SLICE_X2Y22.A        Tilo                  0.235   M_reg_tp_b_q_2
                                                       decoder/Mmux_tpmux21
    SLICE_X4Y22.BX       net (fanout=2)        1.171   decoder/tpmux[1]
    SLICE_X4Y22.CMUX     Taxc                  0.376   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B1       net (fanout=11)       1.279   decoder/Maddsub_n0050_4
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X5Y23.A1       net (fanout=10)       1.234   decoder/N19
    SLICE_X5Y23.A        Tilo                  0.259   decoder/N53
                                                       decoder/Mmux_new_tp51_SW0
    SLICE_X3Y23.C2       net (fanout=1)        0.946   decoder/N52
    SLICE_X3Y23.CLK      Tas                   0.373   M_reg_tp_b_q_5
                                                       decoder/Mmux_new_tp51
                                                       data_mem_call/M_reg_tp_b_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.434ns (1.927ns logic, 6.507ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  91.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.434ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y22.A4       net (fanout=12)       1.877   M_reg_d_q[1]
    SLICE_X2Y22.A        Tilo                  0.235   M_reg_tp_b_q_2
                                                       decoder/Mmux_tpmux21
    SLICE_X4Y22.AX       net (fanout=2)        0.893   decoder/tpmux[1]
    SLICE_X4Y22.BMUX     Taxb                  0.292   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B3       net (fanout=17)       1.281   decoder/Maddsub_n0050_3
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X2Y21.A3       net (fanout=10)       0.593   decoder/N19
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.434ns (1.987ns logic, 6.447ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  91.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.426ns (Levels of Logic = 5)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y24.A4       net (fanout=12)       1.975   M_reg_d_q[1]
    SLICE_X2Y24.A        Tilo                  0.235   decoder/tpmux[4]
                                                       ctrl/Mmux_sel_new_pos11
    SLICE_X3Y21.A2       net (fanout=12)       1.458   M_ctrl_sel_new_pos[1]
    SLICE_X3Y21.A        Tilo                  0.259   decoder/N13
                                                       decoder/Mmux_tpmux611
    SLICE_X7Y22.C3       net (fanout=18)       1.302   decoder/Mmux_tpmux61
    SLICE_X7Y22.C        Tilo                  0.259   decoder/N87
                                                       decoder/Sh1774_SW6
    SLICE_X7Y22.B1       net (fanout=1)        0.705   decoder/N87
    SLICE_X7Y22.B        Tilo                  0.259   decoder/N87
                                                       decoder/Sh1775_SW1
    SLICE_X2Y22.D2       net (fanout=1)        1.195   decoder/N65
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.426ns (1.791ns logic, 6.635ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  91.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.385ns (Levels of Logic = 5)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X4Y22.A2       net (fanout=12)       2.617   M_reg_d_q[1]
    SLICE_X4Y22.CMUX     Topac                 0.633   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_lut<2>
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B1       net (fanout=11)       1.279   decoder/Maddsub_n0050_4
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X2Y21.A3       net (fanout=10)       0.593   decoder/N19
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.385ns (2.093ns logic, 6.292ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  91.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.378ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (0.632 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to data_mem_call/M_reg_tp_b_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.CQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_0
    SLICE_X0Y24.D5       net (fanout=10)       1.722   M_reg_d_q[0]
    SLICE_X0Y24.D        Tilo                  0.254   M_state_q_FSM_FFd2
                                                       N2LogicTrst1
    SLICE_X4Y22.B4       net (fanout=8)        0.977   N2
    SLICE_X4Y22.CMUX     Topbc                 0.650   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_lut<3>
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B1       net (fanout=11)       1.279   decoder/Maddsub_n0050_4
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X5Y23.A1       net (fanout=10)       1.234   decoder/N19
    SLICE_X5Y23.A        Tilo                  0.259   decoder/N53
                                                       decoder/Mmux_new_tp51_SW0
    SLICE_X3Y23.C2       net (fanout=1)        0.946   decoder/N52
    SLICE_X3Y23.CLK      Tas                   0.373   M_reg_tp_b_q_5
                                                       decoder/Mmux_new_tp51
                                                       data_mem_call/M_reg_tp_b_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.378ns (2.220ns logic, 6.158ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  91.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.313ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (0.632 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y24.A4       net (fanout=12)       1.975   M_reg_d_q[1]
    SLICE_X2Y24.A        Tilo                  0.235   decoder/tpmux[4]
                                                       ctrl/Mmux_sel_new_pos11
    SLICE_X4Y22.B6       net (fanout=12)       0.862   M_ctrl_sel_new_pos[1]
    SLICE_X4Y22.BMUX     Topbb                 0.464   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_lut<3>
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B3       net (fanout=17)       1.281   decoder/Maddsub_n0050_3
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X5Y23.A1       net (fanout=10)       1.234   decoder/N19
    SLICE_X5Y23.A        Tilo                  0.259   decoder/N53
                                                       decoder/Mmux_new_tp51_SW0
    SLICE_X3Y23.C2       net (fanout=1)        0.946   decoder/N52
    SLICE_X3Y23.CLK      Tas                   0.373   M_reg_tp_b_q_5
                                                       decoder/Mmux_new_tp51
                                                       data_mem_call/M_reg_tp_b_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.313ns (2.015ns logic, 6.298ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  91.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.304ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y24.A4       net (fanout=12)       1.975   M_reg_d_q[1]
    SLICE_X2Y24.A        Tilo                  0.235   decoder/tpmux[4]
                                                       ctrl/Mmux_sel_new_pos11
    SLICE_X4Y22.C3       net (fanout=12)       1.097   M_ctrl_sel_new_pos[1]
    SLICE_X4Y22.CMUX     Topcc                 0.495   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Mmux_tpmux311
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X2Y21.B6       net (fanout=11)       1.049   decoder/Maddsub_n0050_4
    SLICE_X2Y21.B        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773_SW1
    SLICE_X2Y21.A5       net (fanout=10)       0.209   decoder/N20
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.304ns (2.171ns logic, 6.133ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  91.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.286ns (Levels of Logic = 5)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X4Y22.A2       net (fanout=12)       2.617   M_reg_d_q[1]
    SLICE_X4Y22.BMUX     Topab                 0.532   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_lut<2>
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B3       net (fanout=17)       1.281   decoder/Maddsub_n0050_3
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X2Y21.A3       net (fanout=10)       0.593   decoder/N19
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.286ns (1.992ns logic, 6.294ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  91.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.277ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (0.632 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to data_mem_call/M_reg_tp_b_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.CQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_0
    SLICE_X2Y22.A1       net (fanout=10)       1.983   M_reg_d_q[0]
    SLICE_X2Y22.A        Tilo                  0.235   M_reg_tp_b_q_2
                                                       decoder/Mmux_tpmux21
    SLICE_X4Y22.AX       net (fanout=2)        0.893   decoder/tpmux[1]
    SLICE_X4Y22.CMUX     Taxc                  0.391   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X0Y22.B1       net (fanout=11)       1.279   decoder/Maddsub_n0050_4
    SLICE_X0Y22.B        Tilo                  0.254   decoder/N58
                                                       decoder/Sh1773_SW0
    SLICE_X5Y23.A1       net (fanout=10)       1.234   decoder/N19
    SLICE_X5Y23.A        Tilo                  0.259   decoder/N53
                                                       decoder/Mmux_new_tp51_SW0
    SLICE_X3Y23.C2       net (fanout=1)        0.946   decoder/N52
    SLICE_X3Y23.CLK      Tas                   0.373   M_reg_tp_b_q_5
                                                       decoder/Mmux_new_tp51
                                                       data_mem_call/M_reg_tp_b_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.277ns (1.942ns logic, 6.335ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  91.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.267ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.CQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_0
    SLICE_X2Y22.A1       net (fanout=10)       1.983   M_reg_d_q[0]
    SLICE_X2Y22.A        Tilo                  0.235   M_reg_tp_b_q_2
                                                       decoder/Mmux_tpmux21
    SLICE_X4Y22.BX       net (fanout=2)        1.171   decoder/tpmux[1]
    SLICE_X4Y22.CMUX     Taxc                  0.376   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X2Y21.B6       net (fanout=11)       1.049   decoder/Maddsub_n0050_4
    SLICE_X2Y21.B        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773_SW1
    SLICE_X2Y21.A5       net (fanout=10)       0.209   decoder/N20
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.267ns (2.052ns logic, 6.215ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  91.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.259ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y24.A4       net (fanout=12)       1.975   M_reg_d_q[1]
    SLICE_X2Y24.A        Tilo                  0.235   decoder/tpmux[4]
                                                       ctrl/Mmux_sel_new_pos11
    SLICE_X4Y22.C3       net (fanout=12)       1.097   M_ctrl_sel_new_pos[1]
    SLICE_X4Y22.CMUX     Topcc                 0.495   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Mmux_tpmux311
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X3Y21.C5       net (fanout=11)       0.902   decoder/Maddsub_n0050_4
    SLICE_X3Y21.C        Tilo                  0.259   decoder/N13
                                                       decoder/Sh1773_SW2
    SLICE_X2Y21.A4       net (fanout=1)        0.287   decoder/N21
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.259ns (2.195ns logic, 6.064ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  91.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.245ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (0.632 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y24.A4       net (fanout=12)       1.975   M_reg_d_q[1]
    SLICE_X2Y24.A        Tilo                  0.235   decoder/tpmux[4]
                                                       ctrl/Mmux_sel_new_pos11
    SLICE_X4Y22.C3       net (fanout=12)       1.097   M_ctrl_sel_new_pos[1]
    SLICE_X4Y22.CMUX     Topcc                 0.495   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Mmux_tpmux311
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X2Y21.B6       net (fanout=11)       1.049   decoder/Maddsub_n0050_4
    SLICE_X2Y21.B        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773_SW1
    SLICE_X1Y23.A1       net (fanout=10)       1.163   decoder/N20
    SLICE_X1Y23.A        Tilo                  0.259   decoder/N48
                                                       decoder/Mmux_new_tp41_SW2
    SLICE_X3Y23.B2       net (fanout=1)        0.934   decoder/N50
    SLICE_X3Y23.CLK      Tas                   0.373   M_reg_tp_b_q_5
                                                       decoder/Mmux_new_tp41
                                                       data_mem_call/M_reg_tp_b_q_4
    -------------------------------------------------  ---------------------------
    Total                                      8.245ns (2.027ns logic, 6.218ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  91.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.235ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (0.632 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y24.A4       net (fanout=12)       1.975   M_reg_d_q[1]
    SLICE_X2Y24.A        Tilo                  0.235   decoder/tpmux[4]
                                                       ctrl/Mmux_sel_new_pos11
    SLICE_X4Y22.C3       net (fanout=12)       1.097   M_ctrl_sel_new_pos[1]
    SLICE_X4Y22.CMUX     Topcc                 0.495   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Mmux_tpmux311
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X2Y21.B6       net (fanout=11)       1.049   decoder/Maddsub_n0050_4
    SLICE_X2Y21.B        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773_SW1
    SLICE_X5Y23.A3       net (fanout=10)       1.141   decoder/N20
    SLICE_X5Y23.A        Tilo                  0.259   decoder/N53
                                                       decoder/Mmux_new_tp51_SW0
    SLICE_X3Y23.C2       net (fanout=1)        0.946   decoder/N52
    SLICE_X3Y23.CLK      Tas                   0.373   M_reg_tp_b_q_5
                                                       decoder/Mmux_new_tp51
                                                       data_mem_call/M_reg_tp_b_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.235ns (2.027ns logic, 6.208ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  91.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          data_mem_call/M_reg_tp_b_q_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.634 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to data_mem_call/M_reg_tp_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AQ        Tcko                  0.430   M_reg_d_q[0]
                                                       M_reg_d_q_1
    SLICE_X2Y24.A4       net (fanout=12)       1.975   M_reg_d_q[1]
    SLICE_X2Y24.A        Tilo                  0.235   decoder/tpmux[4]
                                                       ctrl/Mmux_sel_new_pos11
    SLICE_X4Y22.B6       net (fanout=12)       0.862   M_ctrl_sel_new_pos[1]
    SLICE_X4Y22.CMUX     Topbc                 0.650   decoder/Maddsub_n0050_Madd1_cy[4]
                                                       decoder/Maddsub_n0050_Madd1_lut<3>
                                                       decoder/Maddsub_n0050_Madd1_cy<4>
    SLICE_X2Y21.B6       net (fanout=11)       1.049   decoder/Maddsub_n0050_4
    SLICE_X2Y21.B        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773_SW1
    SLICE_X2Y21.A5       net (fanout=10)       0.209   decoder/N20
    SLICE_X2Y21.A        Tilo                  0.235   decoder/N20
                                                       decoder/Sh1773
    SLICE_X2Y21.CX       net (fanout=2)        0.639   decoder/Sh1775
    SLICE_X2Y21.CMUX     Tcxc                  0.192   decoder/N20
                                                       decoder/Sh1775_SW0
    SLICE_X2Y22.D1       net (fanout=1)        1.164   decoder/N64
    SLICE_X2Y22.CLK      Tas                   0.349   M_reg_tp_b_q_2
                                                       decoder/Mmux_new_tp21
                                                       data_mem_call/M_reg_tp_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.224ns (2.326ns logic, 5.898ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 98.134ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: reset_btn_IBUF/CLK0
  Logical resource: reset_edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X0Y31.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.134ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: down_btn_IBUF/CLK0
  Logical resource: down_edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X0Y7.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.134ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: start_btn_IBUF/CLK0
  Logical resource: start_edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X0Y29.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.134ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: left_btn_IBUF/CLK0
  Logical resource: left_edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.134ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: right_btn_IBUF/CLK0
  Logical resource: right_edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X1Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.134ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: up_btn_IBUF/CLK0
  Logical resource: up_edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X0Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/counter_r/M_ctr_q[3]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_0/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/counter_r/M_ctr_q[3]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_1/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/counter_r/M_ctr_q[3]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_2/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/counter_r/M_ctr_q[3]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_3/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/counter_r/M_ctr_q[7]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_4/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/counter_r/M_ctr_q[7]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_5/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/counter_r/M_ctr_q[7]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_6/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/counter_r/M_ctr_q[7]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_7/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/counter_r/M_ctr_q[11]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_8/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/counter_r/M_ctr_q[11]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_9/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/counter_r/M_ctr_q[11]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_10/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/counter_r/M_ctr_q[11]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_11/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/counter_r/M_ctr_q[15]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_12/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/counter_r/M_ctr_q[15]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_13/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/counter_r/M_ctr_q[15]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_14/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/counter_r/M_ctr_q[15]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_15/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/M_counter_r_value[2]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_16/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/M_counter_r_value[2]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_17/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_dis/M_counter_r_value[2]/CLK
  Logical resource: mat_dis/counter_r/M_ctr_q_18/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_reg_tp_b_q_2/CLK
  Logical resource: data_mem_call/M_reg_tp_b_q_0/CK
  Location pin: SLICE_X2Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_reg_tp_b_q_2/CLK
  Logical resource: data_mem_call/M_reg_tp_b_q_1/CK
  Location pin: SLICE_X2Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.065|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7939 paths, 0 nets, and 424 connections

Design statistics:
   Minimum period:   9.065ns{1}   (Maximum frequency: 110.314MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  6 11:11:44 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 138 MB



