INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.srcs/sources_1/new/Clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.srcs/sources_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/laboratorio/Downloads/Projectos_FPGA-main/project_5/project_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
