@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/nfs/tools/xilinx/Vivado_HLS/2013.3/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'ga38qoh' on host 'reisen.regent.e-technik.tu-muenchen.de' (Linux_x86_64 version 3.2.0-77-generic) on Fri Mar 13 22:25:19 CET 2015
            in directory '/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabB'
@I [HLS-10] Opening project '/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabB/DCT_HLS_Project'.
@I [HLS-10] Opening solution '/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabB/DCT_HLS_Project/solution5'.
@I [SYN-201] Setting up clock 'default' with a period of 8ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [RTMG-278] Implementing memory 'dct_buf_2d_in_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_row_outbuf_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_buf_2d_in_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_row_outbuf_memcore_ram' using block RAMs.

****** Vivado v2013.3 (64-bit)
  **** SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
  **** IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /nfs/tools/xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/nfs/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/nfs/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source run_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Fri Mar 13 22:26:01 2015...
@I [LIC-101] Checked in feature [HLS]
Starting export RTL ...
/nfs/tools/xilinx/Vivado_HLS/2013.3/bin/vivado_hls /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabB/DCT_HLS_Project/solution5/export.tcl
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/nfs/tools/xilinx/Vivado_HLS/2013.3/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'ga38qoh' on host 'reisen.regent.e-technik.tu-muenchen.de' (Linux_x86_64 version 3.2.0-77-generic) on Fri Mar 13 22:25:19 CET 2015
            in directory '/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabB'
@I [HLS-10] Opening project '/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabB/DCT_HLS_Project'.
@I [HLS-10] Opening solution '/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabB/DCT_HLS_Project/solution5'.
@I [SYN-201] Setting up clock 'default' with a period of 8ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [RTMG-278] Implementing memory 'dct_buf_2d_in_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_row_outbuf_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_buf_2d_in_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_row_outbuf_memcore_ram' using block RAMs.

****** Vivado v2013.3 (64-bit)
  **** SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
  **** IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /nfs/tools/xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/nfs/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/nfs/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source run_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Fri Mar 13 22:26:01 2015...
@I [LIC-101] Checked in feature [HLS]


