set_property SRC_FILE_INFO {cfile:d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_REC/ip_0/synth/xCORE_CPRI_RUn77_REC_gt.xdc rfile:../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_REC/ip_0/synth/xCORE_CPRI_RUn77_REC_gt.xdc id:1 order:EARLY scoped_inst:U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst} [current_design]
set_property SRC_FILE_INFO {cfile:d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_REC/synth/xCORE_CPRI_RUn77_REC.xdc rfile:../../../RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_REC/synth/xCORE_CPRI_RUn77_REC.xdc id:2 order:EARLY scoped_inst:U0} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:3 order:LATE scoped_inst:U0/cpri_block_i/cpri_i/cpri_i/hyperframe_number_sync_i/cdc_gray_i unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:4 order:LATE scoped_inst:U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/RX_ETH_INST.rx_ethernet_I/RX_ETH_CPRI_64BIT.rx_eth_cpri_I/GMII_FIFO_GEN.rx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:5 order:LATE scoped_inst:U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/TX_ETH_INST.tx_ethernet_i/TX_ETH_CPRI_64BIT.tx_eth_cpri_I/GMII_FIFO_GEN.tx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:6 order:LATE scoped_inst:U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/TX_ETH_INST.tx_ethernet_i/TX_ETH_CPRI_64BIT.tx_eth_cpri_I/GMII_FIFO_GEN.tx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:7 order:LATE scoped_inst:U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/RX_ETH_INST.rx_ethernet_I/RX_ETH_CPRI_64BIT.rx_eth_cpri_I/GMII_FIFO_GEN.rx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:8 order:LATE scoped_inst:U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/RX_ETH_INST.rx_ethernet_I/RX_ETH_CPRI_64BIT.rx_eth_cpri_I/GMII_FIFO_GEN.rx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:9 order:LATE scoped_inst:U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/TX_ETH_INST.tx_ethernet_i/TX_ETH_CPRI_64BIT.tx_eth_cpri_I/GMII_FIFO_GEN.tx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:10 order:LATE scoped_inst:U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/TX_ETH_INST.tx_ethernet_i/TX_ETH_CPRI_64BIT.tx_eth_cpri_I/GMII_FIFO_GEN.tx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:11 order:LATE scoped_inst:U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/RX_ETH_INST.rx_ethernet_I/RX_ETH_CPRI_64BIT.rx_eth_cpri_I/GMII_FIFO_GEN.rx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl rfile:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl id:12 order:LATE scoped_inst:U0/cpri_block_i/cpri_i/cpri_i/clk_sync_i/LINE_RATE_SYNC_NO_HFEC.speed_select_sync/xpm_cdc_handshake_inst unmanaged:yes} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[0]}]
current_instance U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTYE4_CHANNEL_X0Y4 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[1].*gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST}]
current_instance
set_property src_info {type:SCOPED_XDC file:1 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/Q}]
current_instance U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst
set_property src_info {type:SCOPED_XDC file:1 line:86 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user gtwizard_ultrascale -tags 1025417 -type METHODOLOGY -id TIMING-3 -description "added waiver for CPLL CAL local BUFG_GT usecase"  -scope -objects [get_pins -filter {REF_PIN_NAME=~*O} -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[*].*bufg_gt_*xoutclkmon_inst}]]
set_property src_info {type:SCOPED_XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -type CDC -id {CDC-11} -user gtwizard_ultrascale -tags "1074717" -description "CDC-11 waiver for CPLL Calibration logic" -scope -from [get_pins -quiet -filter {REF_PIN_NAME=~*C} -of_objects [get_cells -hierarchical -filter {NAME =~*OUTCLK_FREQ_COUNTER/state_reg[0]}]]  -to [get_pins -quiet -filter {REF_PIN_NAME=~*PRE} -of_objects [get_cells -hierarchical -filter {NAME =~*OUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg*}]]
set_property src_info {type:SCOPED_XDC file:1 line:89 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -type CDC -id {CDC-11} -user gtwizard_ultrascale -tags "1074717" -description "CDC-11 waiver for CPLL Calibration logic" -scope -from [get_pins -quiet -filter {REF_PIN_NAME=~*C} -of_objects [get_cells -hierarchical -filter {NAME =~*OUTCLK_FREQ_COUNTER/state_reg[0]}]]  -to [get_pins -quiet -filter {REF_PIN_NAME=~*D} -of_objects [get_cells -hierarchical -filter {NAME =~*OUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}]]
current_instance
set_property src_info {type:SCOPED_XDC file:2 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins [list {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[0]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[10]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[11]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[12]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[13]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[14]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[15]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[16]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[17]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[18]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[19]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[1]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[20]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[21]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[22]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[23]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[24]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[2]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[3]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[4]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[5]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[6]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[7]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[8]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM0DATA[9]}]]
set_property src_info {type:SCOPED_XDC file:2 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins [list {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[0]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[10]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[11]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[12]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[13]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[14]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[15]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[16]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[17]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[18]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[19]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[1]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[20]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[21]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[22]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[23]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[24]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[2]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[3]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[4]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[5]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[6]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[7]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[8]} \
          {U0/cpri_gt_common_i/xCORE_CPRI_RUn77_REC_gt_common_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/SDM1DATA[9]}]]
set_property src_info {type:SCOPED_XDC file:2 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {U0/cpri_shared_clocks_i/txusrclk_bufg0/DIV[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {U0/cpri_shared_clocks_i/txusrclk_bufg0/DIV[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {U0/cpri_shared_clocks_i/txusrclk_bufg0/DIV[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {U0/cpri_shared_clocks_i/txusrclk2_bufg0/DIV[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {U0/cpri_shared_clocks_i/txusrclk2_bufg0/DIV[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {U0/cpri_shared_clocks_i/txusrclk2_bufg0/DIV[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXPLLCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXPLLCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXSYSCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXSYSCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXPLLCLKSEL[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXPLLCLKSEL[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXSYSCLKSEL[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXSYSCLKSEL[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[2]}]
set_property src_info {type:SCOPED_XDC file:2 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:2 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_REC_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_REC_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[0]}]
current_instance U0
set_property src_info {type:SCOPED_XDC file:2 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/link_manager_i/protocol_ver_i_reg[*]}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/clk_sync_i/no_hard_fec_protocol.rec_protocol_version_reg[*]}] -datapath_only 2.712
set_property src_info {type:SCOPED_XDC file:2 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/link_manager_i/protocol_ver_toggle_i_reg}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/clk_sync_i/no_hard_fec_protocol.protocol_ver_td_i/d*_reg}] -datapath_only 2.712
set_property src_info {type:SCOPED_XDC file:2 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/G_CDC_MASTER.cdc_i/G_R21_TIMER*.average_handshake_i/q_reg[*]}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/mgmnt_i/cdc_average_int_reg[*]}] -datapath_only 8.000
set_property src_info {type:SCOPED_XDC file:2 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/tx_modules_I/TX_ETH_INST.tx_ethernet_i/tx_eth_mii_I/tx_eth_packet_was_written_i_reg}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/tx_modules_I/TX_ETH_INST.tx_ethernet_i/TX_ETH_CPRI_*64BIT.tx_eth_cpri_I/packet_was_written_d1_reg}] -datapath_only 2.000
set_property src_info {type:SCOPED_XDC file:2 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/RX_ETH_INST.rx_ethernet_I/rx_eth_mii_I/*MII_NEXT_STATE_GEN.rx_eth_packet_was_read_int_reg}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/RX_ETH_INST.rx_ethernet_I/RX_ETH_CPRI_*64BIT.rx_eth_cpri_I/rx_eth_packet_was_read_del_reg}] -datapath_only 2.000
set_property src_info {type:SCOPED_XDC file:2 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/tx_modules_I/TX_ETH_RESETS.reset_tx_eth_synch_reg}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/tx_modules_I/TX_ETH_INST.tx_ethernet_i/TX_ETH_CPRI_*64BIT.tx_eth_cpri_I/*MII_FIFO_GEN.tx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo*_reg}] -datapath_only 8.000
set_property src_info {type:SCOPED_XDC file:2 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/tx_modules_I/TX_ETH_RESETS.reset_tx_eth_synch_reg}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/tx_modules_I/TX_ETH_INST.tx_ethernet_i/TX_ETH_CPRI_*64BIT.tx_eth_cpri_I/*MII_FIFO_GEN.tx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg}] -datapath_only 8.000
set_property src_info {type:SCOPED_XDC file:2 line:129 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/tx_modules_I/TX_ETH_RESETS.reset_tx_eth_synch_reg}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/tx_modules_I/TX_ETH_INST.tx_ethernet_i/TX_ETH_CPRI_*64BIT.tx_eth_cpri_I/*MII_FIFO_GEN.tx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic.prog_full_i_reg}] -datapath_only 8.000
set_property src_info {type:SCOPED_XDC file:2 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/RX_CW_VOTE_INST.rx_cw_vote_i/rx_cw_eth_ptr_vote_reg[*]}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/aux_sync_i/aux_rx_cw_eth_ptr_vote_reg[*]}] -datapath_only 8.000
set_property src_info {type:SCOPED_XDC file:2 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/RX_CW_VOTE_INST.rx_cw_vote_i/rx_cw_protocol_vote_reg[*]}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/aux_sync_i/aux_rx_cw_protocol_vote_reg[*]}] -datapath_only 8.000
set_property src_info {type:SCOPED_XDC file:2 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/RX_CW_VOTE_INST.rx_cw_vote_i/rx_cw_hdlc_rate_vote_reg[*]}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/aux_sync_i/aux_rx_cw_hdlc_rate_vote_reg[*]}] -datapath_only 8.000
set_property src_info {type:SCOPED_XDC file:2 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/RX_CW_VOTE_INST.rx_cw_vote_i/rx_cw_alarms_vote_reg[*]}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/aux_sync_i/aux_rx_cw_alarms_vote_reg[*]}] -datapath_only 8.000
set_property src_info {type:SCOPED_XDC file:2 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/tx_modules_I/tx_framing_i/basic_frame_cnt_reg[*]}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/link_manager_i/tx_hfn_toggle_d1_reg}] -datapath_only 8.000
set_property src_info {type:SCOPED_XDC file:2 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/rx_framing_i/rx_control_word_sc2_toggle_i_reg}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/aux_sync_i/sc2_toggle_detect_i/d*_reg}] -datapath_only 8.000
set_property src_info {type:SCOPED_XDC file:2 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/R21_timer_interface.r21_timer_counter_I/time_cnt_int_reg[*]}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/mgmnt_i/r21_time_int_reg[*]}] -datapath_only 8.000
set_property src_info {type:SCOPED_XDC file:2 line:141 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/G_CDC_MASTER.cdc_i/fifo_i/rd_error_reg}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/mgmnt_i/mgmnt_rd_data_reg[*]}] -datapath_only 8.000
set_property src_info {type:SCOPED_XDC file:2 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/G_CDC_MASTER.cdc_i/fifo_i/rd_addr_reg[*]}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/G_CDC_MASTER.cdc_i/G_R21_TIMER*.cnt_i/rd_addr_inc_d_reg}] -datapath_only 2.631
set_property src_info {type:SCOPED_XDC file:2 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/RX_HFNSYNC_64BIT.rx_hfnsync_i*seed_out_reg[*]}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/aux_sync_i/aux_recovered_seed_reg[*]}] -datapath_only 8.000
set_property src_info {type:SCOPED_XDC file:2 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/RX_HFNSYNC_64BIT.rx_hfnsync_i/seed_toggle_i_reg}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/aux_sync_i/seed_toggle_detect_i/d*_reg}] -datapath_only 8.000
set_property src_info {type:SCOPED_XDC file:2 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/G_CDC_MASTER.cdc_i/fifo_i/wr_error_sync_i/cdc_single_i/syncstages_ff_reg[3]}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/mgmnt_i/mgmnt_rd_data_reg[*]}] -datapath_only 8.000
set_property src_info {type:SCOPED_XDC file:2 line:148 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/G_CDC_MASTER.cdc_i/fifo_i/wr_addr_reg[*]}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/G_CDC_MASTER.cdc_i/G_R21_TIMER*.cnt_i/wr_addr_inc_d_reg}] -datapath_only 2.631
set_property src_info {type:SCOPED_XDC file:2 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/G_CDC_MASTER.cdc_i/fifo_i/rd_addr_gray_reg[*]}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/G_CDC_MASTER.cdc_i/fifo_i/wr_rd_addr_gray_reg[*]}] -datapath_only 2.712
set_property src_info {type:SCOPED_XDC file:2 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/G_CDC_MASTER.cdc_i/fifo_i/wr_addr_gray_reg[*]}] -to [get_cells -hier -filter {name =~ *cpri_i/cpri_i/rx_modules_I/G_CDC_MASTER.cdc_i/fifo_i/rd_wr_addr_gray_reg[*]}] -datapath_only 2.712
set_property src_info {type:SCOPED_XDC file:2 line:160 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user cpri -tags 1035981 -type CDC -id CDC-1 -description {gap_bytes_int_reg is safe as it only changes at start up} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*mgmnt_i/gap_bytes_int_reg[*]}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*gap_count_reg[*]}] ]
set_property src_info {type:SCOPED_XDC file:2 line:164 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user cpri -tags 1035981 -type CDC -id CDC-1 -description {jam_bytes_int_reg is safe as it only changes at start up} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*mgmnt_i/jam_bytes_int_reg[*]}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*jam_count_reg[*]}] ]
set_property src_info {type:SCOPED_XDC file:2 line:168 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user cpri -tags 1035981 -type CDC -id CDC-1 -description {hdlc_byte_valid_int_reg is safe as it only changes at start up} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*mgmnt_i/hdlc_byte_valid_int_reg[*]}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*hdlc_*_reg}] ]
set_property src_info {type:SCOPED_XDC file:2 line:172 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user cpri -tags 1035981 -type CDC -id CDC-1 -description {scrambler_seed_tx_int_reg is safe as it only changes at start up} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*mgmnt_i/protocol_write_6g.scrambler_seed_tx_int_reg[*]}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*tx_mux_i/*lfsr_reg[*]}] ]
set_property src_info {type:SCOPED_XDC file:2 line:176 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user cpri -tags 1035981 -type CDC -id CDC-1 -description {tx_cw_ram_reg writing sub-address 2 data to tx mux is safe} -from [get_pins -filter {REF_PIN_NAME=~CLK} -of [get_cells -hier -filter {name=~*link_manager_i/G_NOT_AGN_TX_CW_RAM.tx_cw_ram_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*tx_mux_i/*_reg[*]}] ]
set_property src_info {type:SCOPED_XDC file:2 line:180 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user cpri -tags 1035981 -type CDC -id CDC-1 -description {line_rate_i_reg is safe as it only changes at link negotiation} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*link_manager_i/*.line_rate_i_reg[*]}] ] -to   [get_pins -filter {REF_PIN_NAME=~*} -of [get_cells -hier -filter {name=~*cpri_i/fec_gen.fec_en_*clk_reg*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:184 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user cpri -tags 1035981 -type CDC -id CDC-1 -description {line_rate_i_reg is safe as it only changes at link negotiation} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*link_manager_i/*.line_rate_i_reg[*]}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*rx_eth_mii_I/gap_count_reg[*]}] ]
set_property src_info {type:SCOPED_XDC file:2 line:188 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user cpri -tags 1035981 -type CDC -id CDC-1 -description {line_rate_i_reg is safe as it only changes at link negotiation} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*link_manager_i/*.line_rate_i_reg[*]}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*rx_eth_cpri_I/codeword_length_reg[*]*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:193 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user cpri -tags 1035981 -type CDC -id CDC-4 -description {tx_hdlc_rate_reg is safe as it is synchronized through a handshake synchronizer} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*link_manager_i/tx_hdlc_rate_i_reg[*]}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*clk_sync_i/clk_tx_hdlc_rate_reg[*]}] ]
set_property src_info {type:SCOPED_XDC file:2 line:197 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user cpri -tags 1035981 -type CDC -id CDC-4 -description {scrambler_seed_tx_int_reg is safe as it only changes at start up} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*mgmnt_i/protocol_write_6g.scrambler_seed_tx_int_reg[*]}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*tx_mux_i/*lfsr_reg[*]}] ]
set_property src_info {type:SCOPED_XDC file:2 line:202 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user cpri -tags 1035981 -type CDC -id CDC-11 -description {GT Wizard Reset block synchronizers are safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*gt_and_clocks_i/plllock_in_i_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*bit_synchronizer_plllock_*x_inst/i_in_meta_reg}] ]
set_property src_info {type:SCOPED_XDC file:2 line:206 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user cpri -tags 1035981 -type CDC -id CDC-11 -description {GT Wizard Reset block synchronizers are safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*gt_and_clocks_i/plllock_in_i_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg}] ]
current_instance
current_instance U0/cpri_block_i/cpri_i/cpri_i/hyperframe_number_sync_i/cdc_gray_i
set_property src_info {type:SCOPED_XDC file:3 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/RX_ETH_INST.rx_ethernet_I/RX_ETH_CPRI_64BIT.rx_eth_cpri_I/GMII_FIFO_GEN.rx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:4 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/TX_ETH_INST.tx_ethernet_i/TX_ETH_CPRI_64BIT.tx_eth_cpri_I/GMII_FIFO_GEN.tx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:5 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/TX_ETH_INST.tx_ethernet_i/TX_ETH_CPRI_64BIT.tx_eth_cpri_I/GMII_FIFO_GEN.tx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:6 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/RX_ETH_INST.rx_ethernet_I/RX_ETH_CPRI_64BIT.rx_eth_cpri_I/GMII_FIFO_GEN.rx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:7 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/RX_ETH_INST.rx_ethernet_I/RX_ETH_CPRI_64BIT.rx_eth_cpri_I/GMII_FIFO_GEN.rx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:8 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/TX_ETH_INST.tx_ethernet_i/TX_ETH_CPRI_64BIT.tx_eth_cpri_I/GMII_FIFO_GEN.tx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:9 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/TX_ETH_INST.tx_ethernet_i/TX_ETH_CPRI_64BIT.tx_eth_cpri_I/GMII_FIFO_GEN.tx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/RX_ETH_INST.rx_ethernet_I/RX_ETH_CPRI_64BIT.rx_eth_cpri_I/GMII_FIFO_GEN.rx_buffer_I/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance U0/cpri_block_i/cpri_i/cpri_i/clk_sync_i/LINE_RATE_SYNC_NO_HFEC.speed_select_sync/xpm_cdc_handshake_inst
set_property src_info {type:SCOPED_XDC file:12 line:30 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-15} -user "xpm_cdc" -tags "1009444" -desc "The CDC-15 warning is waived as it is safe in the context of XPM_CDC_HANDSHAKE." -from [get_pins -quiet {src_hsdata_ff_reg*/C}] -to [get_pins -quiet {dest_hsdata_ff_reg*/D}]
