// DO NOT EDIT THIS FILE. GENERATED BY svdxgen.

//go:build stm32h7x3

// Package hrtim_master provides access to the registers of the HRTIM_Master peripheral.
//
// Instances:
//
//	HRTIM_Master  HRTIM_Master_BASE  -  -  High Resolution Timer: Master Timers
//
// Registers:
//
//	0x000 32  MCR     Master Timer Control Register
//	0x004 32  MISR    Master Timer Interrupt Status Register
//	0x008 32  MICR    Master Timer Interrupt Clear Register
//	0x00C 32  MDIER4  MDIER4
//	0x010 32  MCNTR   Master Timer Counter Register
//	0x014 32  MPER    Master Timer Period Register
//	0x018 32  MREP    Master Timer Repetition Register
//	0x01C 32  MCMP1R  Master Timer Compare 1 Register
//	0x024 32  MCMP2R  Master Timer Compare 2 Register
//	0x028 32  MCMP3R  Master Timer Compare 3 Register
//	0x02C 32  MCMP4R  Master Timer Compare 4 Register
//
// Import:
//
//	github.com/embeddedgo/stm32/p/mmap
package hrtim_master

const (
	CK_PSC    MCR = 0x07 << 0  //+ HRTIM Master Clock prescaler
	CONT      MCR = 0x01 << 3  //+ Master Continuous mode
	RETRIG    MCR = 0x01 << 4  //+ Master Re-triggerable mode
	HALF      MCR = 0x01 << 5  //+ Half mode enable
	SYNC_IN   MCR = 0x03 << 8  //+ ynchronization input
	SYNCRSTM  MCR = 0x01 << 10 //+ Synchronization Resets Master
	SYNCSTRTM MCR = 0x01 << 11 //+ Synchronization Starts Master
	SYNC_OUT  MCR = 0x03 << 12 //+ Synchronization output
	SYNC_SRC  MCR = 0x03 << 14 //+ Synchronization source
	MCEN      MCR = 0x01 << 16 //+ Master Counter enable
	TACEN     MCR = 0x01 << 17 //+ Timer A counter enable
	TBCEN     MCR = 0x01 << 18 //+ Timer B counter enable
	TCCEN     MCR = 0x01 << 19 //+ Timer C counter enable
	TDCEN     MCR = 0x01 << 20 //+ Timer D counter enable
	TECEN     MCR = 0x01 << 21 //+ Timer E counter enable
	DACSYNC   MCR = 0x03 << 25 //+ AC Synchronization
	PREEN     MCR = 0x01 << 27 //+ Preload enable
	MREPU     MCR = 0x01 << 29 //+ Master Timer Repetition update
	BRSTDMA   MCR = 0x03 << 30 //+ Burst DMA Update
)

const (
	CK_PSCn    = 0
	CONTn      = 3
	RETRIGn    = 4
	HALFn      = 5
	SYNC_INn   = 8
	SYNCRSTMn  = 10
	SYNCSTRTMn = 11
	SYNC_OUTn  = 12
	SYNC_SRCn  = 14
	MCENn      = 16
	TACENn     = 17
	TBCENn     = 18
	TCCENn     = 19
	TDCENn     = 20
	TECENn     = 21
	DACSYNCn   = 25
	PREENn     = 27
	MREPUn     = 29
	BRSTDMAn   = 30
)

const (
	MCMP1 MISR = 0x01 << 0 //+ Master Compare 1 Interrupt Flag
	MCMP2 MISR = 0x01 << 1 //+ Master Compare 2 Interrupt Flag
	MCMP3 MISR = 0x01 << 2 //+ Master Compare 3 Interrupt Flag
	MCMP4 MISR = 0x01 << 3 //+ Master Compare 4 Interrupt Flag
	MREP  MISR = 0x01 << 4 //+ Master Repetition Interrupt Flag
	SYNC  MISR = 0x01 << 5 //+ Sync Input Interrupt Flag
	MUPD  MISR = 0x01 << 6 //+ Master Update Interrupt Flag
)

const (
	MCMP1n = 0
	MCMP2n = 1
	MCMP3n = 2
	MCMP4n = 3
	MREPn  = 4
	SYNCn  = 5
	MUPDn  = 6
)

const (
	MCMP1C MICR = 0x01 << 0 //+ Master Compare 1 Interrupt flag clear
	MCMP2C MICR = 0x01 << 1 //+ Master Compare 2 Interrupt flag clear
	MCMP3C MICR = 0x01 << 2 //+ Master Compare 3 Interrupt flag clear
	MCMP4C MICR = 0x01 << 3 //+ Master Compare 4 Interrupt flag clear
	MREPC  MICR = 0x01 << 4 //+ Repetition Interrupt flag clear
	SYNCC  MICR = 0x01 << 5 //+ Sync Input Interrupt flag clear
	MUPDC  MICR = 0x01 << 6 //+ Master update Interrupt flag clear
)

const (
	MCMP1Cn = 0
	MCMP2Cn = 1
	MCMP3Cn = 2
	MCMP4Cn = 3
	MREPCn  = 4
	SYNCCn  = 5
	MUPDCn  = 6
)

const (
	MCMP1IE MDIER4 = 0x01 << 0  //+ MCMP1IE
	MCMP2IE MDIER4 = 0x01 << 1  //+ MCMP2IE
	MCMP3IE MDIER4 = 0x01 << 2  //+ MCMP3IE
	MCMP4IE MDIER4 = 0x01 << 3  //+ MCMP4IE
	MREPIE  MDIER4 = 0x01 << 4  //+ MREPIE
	SYNCIE  MDIER4 = 0x01 << 5  //+ SYNCIE
	MUPDIE  MDIER4 = 0x01 << 6  //+ MUPDIE
	MCMP1DE MDIER4 = 0x01 << 16 //+ MCMP1DE
	MCMP2DE MDIER4 = 0x01 << 17 //+ MCMP2DE
	MCMP3DE MDIER4 = 0x01 << 18 //+ MCMP3DE
	MCMP4DE MDIER4 = 0x01 << 19 //+ MCMP4DE
	MREPDE  MDIER4 = 0x01 << 20 //+ MREPDE
	SYNCDE  MDIER4 = 0x01 << 21 //+ SYNCDE
	MUPDDE  MDIER4 = 0x01 << 22 //+ MUPDDE
)

const (
	MCMP1IEn = 0
	MCMP2IEn = 1
	MCMP3IEn = 2
	MCMP4IEn = 3
	MREPIEn  = 4
	SYNCIEn  = 5
	MUPDIEn  = 6
	MCMP1DEn = 16
	MCMP2DEn = 17
	MCMP3DEn = 18
	MCMP4DEn = 19
	MREPDEn  = 20
	SYNCDEn  = 21
	MUPDDEn  = 22
)

const (
	MCNT MCNTR = 0xFFFF << 0 //+ Counter value
)

const (
	MCNTn = 0
)

const (
	MPER MPER = 0xFFFF << 0 //+ Master Timer Period value
)

const (
	MPERn = 0
)

const (
	MREP MREP = 0xFF << 0 //+ Master Timer Repetition counter value
)

const (
	MREPn = 0
)

const (
	MCMP1 MCMP1R = 0xFFFF << 0 //+ Master Timer Compare 1 value
)

const (
	MCMP1n = 0
)

const (
	MCMP2 MCMP2R = 0xFFFF << 0 //+ Master Timer Compare 2 value
)

const (
	MCMP2n = 0
)

const (
	MCMP3 MCMP3R = 0xFFFF << 0 //+ Master Timer Compare 3 value
)

const (
	MCMP3n = 0
)

const (
	MCMP4 MCMP4R = 0xFFFF << 0 //+ Master Timer Compare 4 value
)

const (
	MCMP4n = 0
)
