============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/Anlogic/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     77988
   Run Date =   Sat Nov 23 17:18:59 2019

   Run on =     DESKTOP-S3N7N2H
============================================================
RUN-1002 : start command "open_project competition_code.al"
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1003 : finish command "import_device eagle_s20.db -package BG256" in  1.353592s wall, 1.703125s user + 0.421875s system = 2.125000s CPU (157.0%)

RUN-1004 : used memory is 87 MB, reserved memory is 66 MB, peak memory is 87 MB
RUN-1002 : start command "import_db competition_code_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14314.
RUN-1001 : Database version number 46116.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db competition_code_pr.db" in  6.291332s wall, 5.718750s user + 0.562500s system = 6.281250s CPU (99.8%)

RUN-1004 : used memory is 231 MB, reserved memory is 215 MB, peak memory is 231 MB
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top camera_top" in  1.298432s wall, 0.781250s user + 0.078125s system = 0.859375s CPU (66.2%)

RUN-1004 : used memory is 167 MB, reserved memory is 146 MB, peak memory is 250 MB
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b0", d: "n78[0]", q: "num_in[0]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b1", d: "n78[1]", q: "num_in[1]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b2", d: "n78[2]", q: "num_in[2]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b3", d: "n78[3]", q: "num_in[3]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b4", d: "n78[4]", q: "num_in[4]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b5", d: "n78[5]", q: "num_in[5]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b6", d: "n78[6]", q: "num_in[6]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b7", d: "n78[7]", q: "num_in[7]" // seg_4.v(84)
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5091/189 useful/useless nets, 4529/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4614 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5493/221 useful/useless nets, 4942/2141 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2224 better
SYN-1014 : Optimize round 3
SYN-1032 : 5492/0 useful/useless nets, 4941/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  6.132070s wall, 5.578125s user + 0.125000s system = 5.703125s CPU (93.0%)

RUN-1004 : used memory is 215 MB, reserved memory is 191 MB, peak memory is 250 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3685
  #and               1969
  #nand                 0
  #or                 593
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                298
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                300
  #LATCH                8
#MACRO_ADD            103
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            907

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3376   |308    |346    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_rtl.db" in  2.093462s wall, 2.031250s user + 0.281250s system = 2.312500s CPU (110.5%)

RUN-1004 : used memory is 242 MB, reserved memory is 219 MB, peak memory is 250 MB
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6160/1 useful/useless nets, 5353/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5943/0 useful/useless nets, 5136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8258/0 useful/useless nets, 7530/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 6270/0 useful/useless nets, 5559/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 99 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 9297/23 useful/useless nets, 8586/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31441, tnet num: 9271, tinst num: 8540, tnode num: 35917, tedge num: 47554.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1268 (3.78), #lev = 23 (4.24)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.62 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7040 instances into 1182 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 14 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3366/1 useful/useless nets, 2659/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 3363/0 useful/useless nets, 2656/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 41 carry chain into lslice
SYN-4007 : Packing 580 adder to BLE ...
SYN-4008 : Packed 580 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1174 LUT to BLE ...
SYN-4008 : Packed 1174 LUT and 183 SEQ to BLE.
SYN-4003 : Packing 127 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (127 nodes)...
SYN-4004 : #1: Packed 51 SEQ (1334 nodes)...
SYN-4005 : Packed 51 SEQ with LUT/SLICE
SYN-4006 : 954 single LUT's are left
SYN-4006 : 76 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1250/1811 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2102   out of  19600   10.72%
#reg                  311   out of  19600    1.59%
#le                  2166
  #lut only          1855   out of   2166   85.64%
  #reg only            64   out of   2166    2.95%
  #lut&reg            247   out of   2166   11.40%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |2166  |2102  |311   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  6.275624s wall, 4.921875s user + 0.312500s system = 5.234375s CPU (83.4%)

RUN-1004 : used memory is 264 MB, reserved memory is 239 MB, peak memory is 334 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.197242s wall, 1.125000s user + 0.062500s system = 1.187500s CPU (99.2%)

RUN-1004 : used memory is 294 MB, reserved memory is 271 MB, peak memory is 334 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (99 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4024 : Net "u_seg4/n79" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_seg4/n79 as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_seg4/n79 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1221 instances
RUN-1001 : 544 mslices, 544 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2575 nets
RUN-1001 : 1773 nets have 2 pins
RUN-1001 : 537 nets have [3 - 5] pins
RUN-1001 : 93 nets have [6 - 10] pins
RUN-1001 : 76 nets have [11 - 20] pins
RUN-1001 : 90 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1219 instances, 1088 slices, 96 macros(431 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11797, tnet num: 2573, tinst num: 1219, tnode num: 12919, tedge num: 20353.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.323729s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (101.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 786865
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.933388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 615783, overlap = 139.5
PHY-3002 : Step(2): len = 531343, overlap = 139.5
PHY-3002 : Step(3): len = 479356, overlap = 135
PHY-3002 : Step(4): len = 435130, overlap = 135
PHY-3002 : Step(5): len = 396276, overlap = 135
PHY-3002 : Step(6): len = 362935, overlap = 136.5
PHY-3002 : Step(7): len = 331444, overlap = 135
PHY-3002 : Step(8): len = 303132, overlap = 136.5
PHY-3002 : Step(9): len = 276877, overlap = 138.25
PHY-3002 : Step(10): len = 248365, overlap = 140.25
PHY-3002 : Step(11): len = 225378, overlap = 142.75
PHY-3002 : Step(12): len = 203558, overlap = 145.5
PHY-3002 : Step(13): len = 179303, overlap = 143.75
PHY-3002 : Step(14): len = 159071, overlap = 150.75
PHY-3002 : Step(15): len = 139858, overlap = 151.5
PHY-3002 : Step(16): len = 123289, overlap = 152.75
PHY-3002 : Step(17): len = 109517, overlap = 153.25
PHY-3002 : Step(18): len = 93968.4, overlap = 160.75
PHY-3002 : Step(19): len = 80261.9, overlap = 171.5
PHY-3002 : Step(20): len = 73392.6, overlap = 178.5
PHY-3002 : Step(21): len = 63658.1, overlap = 187.25
PHY-3002 : Step(22): len = 57401.3, overlap = 199
PHY-3002 : Step(23): len = 52091.1, overlap = 209.5
PHY-3002 : Step(24): len = 47164.1, overlap = 216.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.47764e-06
PHY-3002 : Step(25): len = 63561.9, overlap = 216.75
PHY-3002 : Step(26): len = 75856, overlap = 204
PHY-3002 : Step(27): len = 69175, overlap = 202.75
PHY-3002 : Step(28): len = 67876.9, overlap = 202.5
PHY-3002 : Step(29): len = 68881.9, overlap = 196.75
PHY-3002 : Step(30): len = 65061.7, overlap = 183.25
PHY-3002 : Step(31): len = 61879.9, overlap = 172.5
PHY-3002 : Step(32): len = 58950.4, overlap = 174.5
PHY-3002 : Step(33): len = 57835.9, overlap = 180.5
PHY-3002 : Step(34): len = 57359.9, overlap = 181.25
PHY-3002 : Step(35): len = 57337, overlap = 181.5
PHY-3002 : Step(36): len = 56580.9, overlap = 177.75
PHY-3002 : Step(37): len = 55862.2, overlap = 178.5
PHY-3002 : Step(38): len = 55438.7, overlap = 174
PHY-3002 : Step(39): len = 55667.9, overlap = 173.75
PHY-3002 : Step(40): len = 55979.7, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.95528e-06
PHY-3002 : Step(41): len = 60776.3, overlap = 169
PHY-3002 : Step(42): len = 63179.3, overlap = 175.5
PHY-3002 : Step(43): len = 62644.5, overlap = 173.5
PHY-3002 : Step(44): len = 61715.2, overlap = 162
PHY-3002 : Step(45): len = 61400.5, overlap = 154.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.82496e-06
PHY-3002 : Step(46): len = 65642.4, overlap = 156.75
PHY-3002 : Step(47): len = 70268, overlap = 159.25
PHY-3002 : Step(48): len = 72863.4, overlap = 160.25
PHY-3002 : Step(49): len = 71128, overlap = 164.75
PHY-3002 : Step(50): len = 70743.1, overlap = 152.25
PHY-3002 : Step(51): len = 71069.9, overlap = 153
PHY-3002 : Step(52): len = 71072.1, overlap = 160.5
PHY-3002 : Step(53): len = 71213.7, overlap = 165.5
PHY-3002 : Step(54): len = 70876.6, overlap = 165.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.16499e-05
PHY-3002 : Step(55): len = 75821.1, overlap = 165.75
PHY-3002 : Step(56): len = 78188.7, overlap = 160.75
PHY-3002 : Step(57): len = 77719.6, overlap = 151.5
PHY-3002 : Step(58): len = 77166.8, overlap = 151.25
PHY-3002 : Step(59): len = 77575.2, overlap = 150.25
PHY-3002 : Step(60): len = 79039.4, overlap = 153.5
PHY-3002 : Step(61): len = 79129, overlap = 157
PHY-3002 : Step(62): len = 77730.6, overlap = 165.75
PHY-3002 : Step(63): len = 77520, overlap = 175.5
PHY-3002 : Step(64): len = 78422.6, overlap = 179.75
PHY-3002 : Step(65): len = 78254.4, overlap = 176
PHY-3002 : Step(66): len = 77248.3, overlap = 174.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.32998e-05
PHY-3002 : Step(67): len = 79390.7, overlap = 176.5
PHY-3002 : Step(68): len = 81468.3, overlap = 163.25
PHY-3002 : Step(69): len = 81933.7, overlap = 149.5
PHY-3002 : Step(70): len = 81153.8, overlap = 151
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.26066e-05
PHY-3002 : Step(71): len = 82719.8, overlap = 151
PHY-3002 : Step(72): len = 84096.7, overlap = 146.5
PHY-3002 : Step(73): len = 85174.8, overlap = 153
PHY-3002 : Step(74): len = 85631.9, overlap = 147.75
PHY-3002 : Step(75): len = 86312.3, overlap = 151.25
PHY-3002 : Step(76): len = 86764.3, overlap = 151.25
PHY-3002 : Step(77): len = 87312.9, overlap = 143.5
PHY-3002 : Step(78): len = 87601, overlap = 143.5
PHY-3002 : Step(79): len = 87745.5, overlap = 147.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.44855e-05
PHY-3002 : Step(80): len = 89210.1, overlap = 143
PHY-3002 : Step(81): len = 90260.2, overlap = 141.5
PHY-3002 : Step(82): len = 90312.2, overlap = 137
PHY-3002 : Step(83): len = 90587.6, overlap = 136.75
PHY-3002 : Step(84): len = 91557.5, overlap = 131
PHY-3002 : Step(85): len = 92752.6, overlap = 133
PHY-3002 : Step(86): len = 93214.2, overlap = 131.75
PHY-3002 : Step(87): len = 94174.7, overlap = 123.5
PHY-3002 : Step(88): len = 94164.1, overlap = 123
PHY-3002 : Step(89): len = 94130.1, overlap = 119.75
PHY-3002 : Step(90): len = 93932.2, overlap = 113
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000151649
PHY-3002 : Step(91): len = 94478.2, overlap = 117.5
PHY-3002 : Step(92): len = 95315.8, overlap = 117.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000228829
PHY-3002 : Step(93): len = 95413.6, overlap = 113
PHY-3002 : Step(94): len = 96238.1, overlap = 115
PHY-3002 : Step(95): len = 97900.9, overlap = 112.5
PHY-3002 : Step(96): len = 98159.6, overlap = 112
PHY-3002 : Step(97): len = 98219.5, overlap = 111.5
PHY-3002 : Step(98): len = 98557.8, overlap = 111.25
PHY-3002 : Step(99): len = 98666.8, overlap = 111
PHY-3002 : Step(100): len = 99024.1, overlap = 110.25
PHY-3002 : Step(101): len = 99170.2, overlap = 110.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000404746
PHY-3002 : Step(102): len = 99254.3, overlap = 110.25
PHY-3002 : Step(103): len = 99462, overlap = 110.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000451342
PHY-3002 : Step(104): len = 99519.5, overlap = 110.25
PHY-3002 : Step(105): len = 99795.2, overlap = 110
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021594s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (434.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.47507e-06
PHY-3002 : Step(106): len = 118167, overlap = 57.25
PHY-3002 : Step(107): len = 116075, overlap = 58.5
PHY-3002 : Step(108): len = 113930, overlap = 59.75
PHY-3002 : Step(109): len = 112559, overlap = 59
PHY-3002 : Step(110): len = 111104, overlap = 58.5
PHY-3002 : Step(111): len = 109860, overlap = 61
PHY-3002 : Step(112): len = 108962, overlap = 59.75
PHY-3002 : Step(113): len = 107681, overlap = 61.25
PHY-3002 : Step(114): len = 106783, overlap = 60.75
PHY-3002 : Step(115): len = 106313, overlap = 60
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.95014e-06
PHY-3002 : Step(116): len = 105992, overlap = 59.5
PHY-3002 : Step(117): len = 105992, overlap = 59.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.39003e-05
PHY-3002 : Step(118): len = 106251, overlap = 58.25
PHY-3002 : Step(119): len = 106655, overlap = 57.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.53939e-05
PHY-3002 : Step(120): len = 106972, overlap = 58.75
PHY-3002 : Step(121): len = 107728, overlap = 59
PHY-3002 : Step(122): len = 109296, overlap = 59.25
PHY-3002 : Step(123): len = 110615, overlap = 59.5
PHY-3002 : Step(124): len = 111130, overlap = 60.75
PHY-3002 : Step(125): len = 111545, overlap = 59
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.07877e-05
PHY-3002 : Step(126): len = 111876, overlap = 58
PHY-3002 : Step(127): len = 112317, overlap = 57
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000101575
PHY-3002 : Step(128): len = 113246, overlap = 56.25
PHY-3002 : Step(129): len = 115913, overlap = 52.25
PHY-3002 : Step(130): len = 119572, overlap = 44.5
PHY-3002 : Step(131): len = 119547, overlap = 41.5
PHY-3002 : Step(132): len = 119702, overlap = 40.5
PHY-3002 : Step(133): len = 119520, overlap = 37.25
PHY-3002 : Step(134): len = 119593, overlap = 35
PHY-3002 : Step(135): len = 119865, overlap = 33.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000203151
PHY-3002 : Step(136): len = 121265, overlap = 31.5
PHY-3002 : Step(137): len = 122413, overlap = 30
PHY-3002 : Step(138): len = 122438, overlap = 29.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000406302
PHY-3002 : Step(139): len = 124100, overlap = 26.75
PHY-3002 : Step(140): len = 124935, overlap = 24.5
PHY-3002 : Step(141): len = 124972, overlap = 22.5
PHY-3002 : Step(142): len = 124754, overlap = 20.5
PHY-3002 : Step(143): len = 124494, overlap = 20
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.87717e-05
PHY-3002 : Step(144): len = 124373, overlap = 49.5
PHY-3002 : Step(145): len = 124568, overlap = 48
PHY-3002 : Step(146): len = 123714, overlap = 47.25
PHY-3002 : Step(147): len = 123192, overlap = 45
PHY-3002 : Step(148): len = 123026, overlap = 44.75
PHY-3002 : Step(149): len = 122641, overlap = 42
PHY-3002 : Step(150): len = 122524, overlap = 43.25
PHY-3002 : Step(151): len = 122405, overlap = 42
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.75433e-05
PHY-3002 : Step(152): len = 123585, overlap = 39
PHY-3002 : Step(153): len = 124448, overlap = 37
PHY-3002 : Step(154): len = 125021, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000155087
PHY-3002 : Step(155): len = 127238, overlap = 35.5
PHY-3002 : Step(156): len = 128049, overlap = 34.25
PHY-3002 : Step(157): len = 128193, overlap = 34.5
PHY-3002 : Step(158): len = 128256, overlap = 32.25
PHY-3002 : Step(159): len = 128326, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.220917s wall, 0.218750s user + 0.187500s system = 0.406250s CPU (183.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000339289
PHY-3002 : Step(160): len = 138242, overlap = 10
PHY-3002 : Step(161): len = 136521, overlap = 17.25
PHY-3002 : Step(162): len = 134968, overlap = 22.75
PHY-3002 : Step(163): len = 133962, overlap = 26.5
PHY-3002 : Step(164): len = 133406, overlap = 30
PHY-3002 : Step(165): len = 133099, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000678578
PHY-3002 : Step(166): len = 133545, overlap = 29.5
PHY-3002 : Step(167): len = 133700, overlap = 29.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00135716
PHY-3002 : Step(168): len = 134051, overlap = 29.5
PHY-3002 : Step(169): len = 134198, overlap = 29.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010865s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 138226, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 6, deltaY = 4.
PHY-3001 : Final: Len = 138422, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 445288, over cnt = 100(0%), over = 117, worst = 3
PHY-1002 : len = 445344, over cnt = 74(0%), over = 84, worst = 2
PHY-1002 : len = 444136, over cnt = 43(0%), over = 48, worst = 2
PHY-1002 : len = 444032, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 404424, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 404424, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 404424, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End global iterations;  0.796889s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (102.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1147 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 1235 instances, 1104 slices, 96 macros(431 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11883, tnet num: 2589, tinst num: 1235, tnode num: 13051, tedge num: 20481.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2589 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.344966s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (104.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 140440
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.932408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(170): len = 140178, overlap = 0
PHY-3002 : Step(171): len = 140178, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004948s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.59009e-05
PHY-3002 : Step(172): len = 140017, overlap = 0.25
PHY-3002 : Step(173): len = 140017, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.34341e-05
PHY-3002 : Step(174): len = 140055, overlap = 1.75
PHY-3002 : Step(175): len = 140055, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027634s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (56.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000111906
PHY-3002 : Step(176): len = 140080, overlap = 1
PHY-3002 : Step(177): len = 140080, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007181s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (217.6%)

PHY-3001 : Legalized: Len = 140154, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 1.
PHY-3001 : Final: Len = 140292, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  10.307417s wall, 18.625000s user + 5.406250s system = 24.031250s CPU (233.1%)

RUN-1004 : used memory is 330 MB, reserved memory is 310 MB, peak memory is 352 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 1028 to 839
PHY-1001 : Pin misalignment score is improved from 839 to 828
PHY-1001 : Pin misalignment score is improved from 828 to 827
PHY-1001 : Pin misalignment score is improved from 827 to 827
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1237 instances
RUN-1001 : 560 mslices, 544 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2591 nets
RUN-1001 : 1768 nets have 2 pins
RUN-1001 : 537 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 96 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 444720, over cnt = 103(0%), over = 122, worst = 2
PHY-1002 : len = 444816, over cnt = 78(0%), over = 90, worst = 2
PHY-1002 : len = 443688, over cnt = 45(0%), over = 52, worst = 2
PHY-1002 : len = 443152, over cnt = 35(0%), over = 40, worst = 2
PHY-1002 : len = 404336, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 404336, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 404336, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 404336, over cnt = 10(0%), over = 11, worst = 2
PHY-1001 : End global iterations;  1.692081s wall, 1.671875s user + 0.046875s system = 1.718750s CPU (101.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 404 to 25
PHY-1001 : End pin swap;  0.054052s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (115.6%)

PHY-1001 : End global routing;  4.237091s wall, 4.171875s user + 0.078125s system = 4.250000s CPU (100.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 43672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.703049s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 12% nets.
PHY-1002 : len = 76656, over cnt = 81(0%), over = 83, worst = 2
PHY-1001 : End Routed; 0.423691s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (103.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 76048, over cnt = 30(0%), over = 31, worst = 2
PHY-1001 : End DR Iter 1; 0.050196s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 75864, over cnt = 18(0%), over = 19, worst = 2
PHY-1001 : End DR Iter 2; 0.033197s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (141.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 75864, over cnt = 16(0%), over = 17, worst = 2
PHY-1001 : End DR Iter 3; 0.021198s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 75856, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 4; 0.017870s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 75856, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 5; 0.016202s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 75856, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 6; 0.013550s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (230.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 75856, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 0.014930s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (209.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 75856, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 8; 0.016459s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 75856, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 9; 0.019210s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (244.0%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 75888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 10; 0.018735s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.4%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1002 : len = 75904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 11; 0.015592s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (200.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 647376, over cnt = 119(0%), over = 119, worst = 1
PHY-1001 : End Routed; 11.335438s wall, 13.578125s user + 0.562500s system = 14.140625s CPU (124.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 639520, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 1; 1.055201s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (99.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 638288, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.143980s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 638280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 638280
PHY-1001 : End DR Iter 3; 0.034268s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  21.893948s wall, 23.734375s user + 1.046875s system = 24.781250s CPU (113.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  26.850204s wall, 28.593750s user + 1.140625s system = 29.734375s CPU (110.7%)

RUN-1004 : used memory is 472 MB, reserved memory is 461 MB, peak memory is 869 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2114   out of  19600   10.79%
#reg                  321   out of  19600    1.64%
#le                  2188
  #lut only          1867   out of   2188   85.33%
  #reg only            74   out of   2188    3.38%
  #lut&reg            247   out of   2188   11.29%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.309323s wall, 1.250000s user + 0.046875s system = 1.296875s CPU (99.0%)

RUN-1004 : used memory is 456 MB, reserved memory is 441 MB, peak memory is 869 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11883, tnet num: 2589, tinst num: 1235, tnode num: 13051, tedge num: 20481.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2589 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 9, clk_num = 5.
TMR-5009 WARNING: There are(is) 5 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.574368s wall, 1.421875s user + 0.156250s system = 1.578125s CPU (100.2%)

RUN-1004 : used memory is 866 MB, reserved memory is 853 MB, peak memory is 869 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1237
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2591, pip num: 33166
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1973 valid insts, and 90062 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.910740s wall, 36.187500s user + 0.140625s system = 36.328125s CPU (614.6%)

RUN-1004 : used memory is 898 MB, reserved memory is 884 MB, peak memory is 960 MB
