Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Aug 22 21:55:23 2018
| Host         : Evil_Laptop running 64-bit Linux Mint 18 Sarah
| Command      : report_control_sets -verbose -file LEDs_control_sets_placed.rpt
| Design       : LEDs
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           25 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+----------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+---------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG |               | count_reg[0]_i_1_n_1 |               17 |             64 |
|  clk_IBUF_BUFG |               | clear                |                8 |             64 |
|  clk_IBUF_BUFG | cnt_1s        | clear                |                8 |             64 |
|  clk_IBUF_BUFG | cnt           | count_reg[0]_i_1_n_1 |                8 |             64 |
+----------------+---------------+----------------------+------------------+----------------+


