// Generated by CIRCT firtool-1.62.0
module IFU(	// @[src/main/scala/npc/IFU.scala:7:7]
  input         clock,	// @[src/main/scala/npc/IFU.scala:7:7]
                reset,	// @[src/main/scala/npc/IFU.scala:7:7]
  input  [31:0] io_pc,	// @[src/main/scala/npc/IFU.scala:8:16]
  input         io_out_ready,	// @[src/main/scala/npc/IFU.scala:8:16]
  output        io_out_valid,	// @[src/main/scala/npc/IFU.scala:8:16]
  input         io_ifu_axi_out_ready,	// @[src/main/scala/npc/IFU.scala:8:16]
  output        io_ifu_axi_out_valid,	// @[src/main/scala/npc/IFU.scala:8:16]
                io_ifu_axi_out_bits_arvalid,	// @[src/main/scala/npc/IFU.scala:8:16]
  output [31:0] io_ifu_axi_out_bits_araddr,	// @[src/main/scala/npc/IFU.scala:8:16]
  output        io_ifu_axi_in_ready,	// @[src/main/scala/npc/IFU.scala:8:16]
  input         io_ifu_axi_in_valid,	// @[src/main/scala/npc/IFU.scala:8:16]
                io_ifu_axi_in_bits_arready,	// @[src/main/scala/npc/IFU.scala:8:16]
                io_ifu_axi_in_bits_rvalid,	// @[src/main/scala/npc/IFU.scala:8:16]
  input  [31:0] io_ifu_axi_in_bits_rdata,	// @[src/main/scala/npc/IFU.scala:8:16]
  input         io_ifu_axi_in_bits_awready,	// @[src/main/scala/npc/IFU.scala:8:16]
                io_ifu_axi_in_bits_wready,	// @[src/main/scala/npc/IFU.scala:8:16]
                io_ifu_axi_in_bits_bvalid,	// @[src/main/scala/npc/IFU.scala:8:16]
  output        io_ifu_valid,	// @[src/main/scala/npc/IFU.scala:8:16]
                io_diff_test	// @[src/main/scala/npc/IFU.scala:8:16]
);

  wire [31:0]     io_pc_0 = io_pc;	// @[src/main/scala/npc/IFU.scala:7:7]
  wire            io_out_ready_0 = io_out_ready;	// @[src/main/scala/npc/IFU.scala:7:7]
  wire            io_ifu_axi_out_ready_0 = io_ifu_axi_out_ready;	// @[src/main/scala/npc/IFU.scala:7:7]
  wire            io_ifu_axi_in_valid_0 = io_ifu_axi_in_valid;	// @[src/main/scala/npc/IFU.scala:7:7]
  wire            io_ifu_axi_in_bits_arready_0 = io_ifu_axi_in_bits_arready;	// @[src/main/scala/npc/IFU.scala:7:7]
  wire            io_ifu_axi_in_bits_rvalid_0 = io_ifu_axi_in_bits_rvalid;	// @[src/main/scala/npc/IFU.scala:7:7]
  wire [31:0]     io_ifu_axi_in_bits_rdata_0 = io_ifu_axi_in_bits_rdata;	// @[src/main/scala/npc/IFU.scala:7:7]
  wire            io_ifu_axi_in_bits_awready_0 = io_ifu_axi_in_bits_awready;	// @[src/main/scala/npc/IFU.scala:7:7]
  wire            io_ifu_axi_in_bits_wready_0 = io_ifu_axi_in_bits_wready;	// @[src/main/scala/npc/IFU.scala:7:7]
  wire            io_ifu_axi_in_bits_bvalid_0 = io_ifu_axi_in_bits_bvalid;	// @[src/main/scala/npc/IFU.scala:7:7]
  wire            io_ifu_axi_out_bits_rready = 1'h1;	// @[src/main/scala/npc/IFU.scala:7:7, :23:37]
  wire            io_ifu_axi_out_bits_bready = 1'h1;	// @[src/main/scala/npc/IFU.scala:7:7, :23:37]
  wire [31:0]     io_out_bits_inst = 32'h0;	// @[src/main/scala/npc/IFU.scala:7:7, :33:22]
  wire [31:0]     io_out_bits_pc = 32'h0;	// @[src/main/scala/npc/IFU.scala:7:7, :33:22]
  wire [31:0]     io_ifu_axi_out_bits_awaddr = 32'h0;	// @[src/main/scala/npc/IFU.scala:7:7, :33:22]
  wire [31:0]     io_ifu_axi_out_bits_wdata = 32'h0;	// @[src/main/scala/npc/IFU.scala:7:7, :33:22]
  wire [31:0]     io_ifu_axi_out_bits_wstrb = 32'h4;	// @[src/main/scala/npc/IFU.scala:7:7, :26:37]
  wire            io_ifu_axi_out_bits_load_unsign = 1'h0;	// @[src/main/scala/npc/IFU.scala:7:7, :8:16, :19:26, :33:22, :34:22, :37:24, :39:19, :57:71, :58:42, :59:19, :60:19, :61:19, :62:19]
  wire            io_ifu_axi_out_bits_awvalid = 1'h0;	// @[src/main/scala/npc/IFU.scala:7:7, :8:16, :19:26, :33:22, :34:22, :37:24, :39:19, :57:71, :58:42, :59:19, :60:19, :61:19, :62:19]
  wire            io_ifu_axi_out_bits_wvalid = 1'h0;	// @[src/main/scala/npc/IFU.scala:7:7, :8:16, :19:26, :33:22, :34:22, :37:24, :39:19, :57:71, :58:42, :59:19, :60:19, :61:19, :62:19]
  wire            io_ifu_axi_in_bits_rresp = 1'h0;	// @[src/main/scala/npc/IFU.scala:7:7, :8:16, :19:26, :33:22, :34:22, :37:24, :39:19, :57:71, :58:42, :59:19, :60:19, :61:19, :62:19]
  wire            io_ifu_axi_in_bits_bresp = 1'h0;	// @[src/main/scala/npc/IFU.scala:7:7, :8:16, :19:26, :33:22, :34:22, :37:24, :39:19, :57:71, :58:42, :59:19, :60:19, :61:19, :62:19]
  wire [31:0]     io_ifu_axi_out_bits_araddr_0 = io_pc_0;	// @[src/main/scala/npc/IFU.scala:7:7]
  reg             arvalid;	// @[src/main/scala/npc/IFU.scala:18:26]
  wire            io_ifu_axi_out_bits_arvalid_0 = arvalid;	// @[src/main/scala/npc/IFU.scala:7:7, :18:26]
  reg             valid;	// @[src/main/scala/npc/IFU.scala:19:26]
  wire            io_ifu_axi_out_valid_0 = valid;	// @[src/main/scala/npc/IFU.scala:7:7, :19:26]
  wire            io_ifu_axi_in_ready_0 = valid;	// @[src/main/scala/npc/IFU.scala:7:7, :19:26]
  wire            io_ifu_valid_0 = valid;	// @[src/main/scala/npc/IFU.scala:7:7, :19:26]
  reg  [1:0]      state;	// @[src/main/scala/npc/IFU.scala:37:24]
  wire            _GEN = state == 2'h0;	// @[src/main/scala/npc/IFU.scala:37:24, :39:19]
  wire            _GEN_0 = io_pc_0 == 32'h0;	// @[src/main/scala/npc/IFU.scala:7:7, :19:26, :33:22, :41:{20,29}, :42:19]
  wire            io_diff_test_0 = _GEN & ~_GEN_0 & io_ifu_axi_out_ready_0;	// @[src/main/scala/npc/IFU.scala:7:7, :16:18, :19:26, :39:19, :41:{20,29}, :42:19]
  wire            io_out_valid_0 = &state;	// @[src/main/scala/npc/IFU.scala:7:7, :37:24, :76:32]
  wire            _GEN_1 = io_ifu_axi_out_bits_arvalid_0 & io_ifu_axi_in_bits_arready_0;	// @[src/main/scala/npc/IFU.scala:7:7, :51:42]
  wire [3:0][1:0] _GEN_2 =
    {{state == 2'h2 | ~((&state) & io_out_ready_0) ? state : 2'h0},
     {state},
     {_GEN_1 ? 2'h2 : state},
     {_GEN_0 | ~io_ifu_axi_out_ready_0 ? state : 2'h1}};	// @[src/main/scala/npc/IFU.scala:7:7, :19:26, :37:24, :39:19, :41:{20,29}, :42:19, :43:39, :46:30, :51:{42,73}, :53:19, :57:71, :67:29, :68:21]
  (* keep = "true" *)
  wire [1:0]      _GEN_ARRAY_IDX = state;	// @[src/main/scala/npc/IFU.scala:37:24, :39:19, :41:29]
  always @(posedge clock) begin	// @[src/main/scala/npc/IFU.scala:7:7]
    if (reset) begin	// @[src/main/scala/npc/IFU.scala:7:7]
      arvalid <= 1'h0;	// @[src/main/scala/npc/IFU.scala:7:7, :8:16, :18:26, :19:26, :33:22, :34:22, :37:24, :39:19, :57:71, :58:42, :59:19, :60:19, :61:19, :62:19]
      valid <= 1'h0;	// @[src/main/scala/npc/IFU.scala:7:7, :8:16, :19:26, :33:22, :34:22, :37:24, :39:19, :57:71, :58:42, :59:19, :60:19, :61:19, :62:19]
      state <= 2'h0;	// @[src/main/scala/npc/IFU.scala:37:24]
    end
    else begin	// @[src/main/scala/npc/IFU.scala:7:7]
      if (_GEN)	// @[src/main/scala/npc/IFU.scala:39:19]
        arvalid <= ~_GEN_0 & io_ifu_axi_out_ready_0 | arvalid;	// @[src/main/scala/npc/IFU.scala:7:7, :18:26, :19:26, :41:{20,29}, :42:19, :43:39]
      else	// @[src/main/scala/npc/IFU.scala:39:19]
        arvalid <= ~(state == 2'h1 & _GEN_1) & arvalid;	// @[src/main/scala/npc/IFU.scala:18:26, :37:24, :39:19, :46:30, :51:{42,73}, :52:19]
      valid <= _GEN & ~_GEN_0 | valid;	// @[src/main/scala/npc/IFU.scala:19:26, :39:19, :41:{20,29}, :42:19]
      state <= _GEN_2[_GEN_ARRAY_IDX];	// @[src/main/scala/npc/IFU.scala:37:24, :39:19, :41:29, :51:73, :57:71]
    end
  end // always @(posedge)
  assign io_out_valid = io_out_valid_0;	// @[src/main/scala/npc/IFU.scala:7:7]
  assign io_ifu_axi_out_valid = io_ifu_axi_out_valid_0;	// @[src/main/scala/npc/IFU.scala:7:7]
  assign io_ifu_axi_out_bits_arvalid = io_ifu_axi_out_bits_arvalid_0;	// @[src/main/scala/npc/IFU.scala:7:7]
  assign io_ifu_axi_out_bits_araddr = io_ifu_axi_out_bits_araddr_0;	// @[src/main/scala/npc/IFU.scala:7:7]
  assign io_ifu_axi_in_ready = io_ifu_axi_in_ready_0;	// @[src/main/scala/npc/IFU.scala:7:7]
  assign io_ifu_valid = io_ifu_valid_0;	// @[src/main/scala/npc/IFU.scala:7:7]
  assign io_diff_test = io_diff_test_0;	// @[src/main/scala/npc/IFU.scala:7:7]
endmodule

module CONTORLLER(	// @[src/main/scala/npc/controller.scala:7:7]
  input [31:0] io_rs1,	// @[src/main/scala/npc/controller.scala:8:16]
               io_rs2	// @[src/main/scala/npc/controller.scala:8:16]
);

  wire [31:0] io_rs1_0 = io_rs1;	// @[src/main/scala/npc/controller.scala:7:7]
  wire [31:0] io_rs2_0 = io_rs2;	// @[src/main/scala/npc/controller.scala:7:7]
  wire [6:0]  opcode = 7'h0;	// @[src/main/scala/npc/controller.scala:61:22, :62:22, :74:20, :76:20]
  wire [6:0]  fun7 = 7'h0;	// @[src/main/scala/npc/controller.scala:61:22, :62:22, :74:20, :76:20]
  wire [10:0] io_imm_lo = 11'h0;	// @[src/main/scala/npc/controller.scala:101:23]
  wire [19:0] io_imm_hi_hi = 20'h0;	// @[src/main/scala/npc/controller.scala:101:23]
  wire [4:0]  io_imm_lo_1 = 5'h0;	// @[src/main/scala/npc/controller.scala:113:22]
  wire [20:0] io_imm_hi = 21'h0;	// @[src/main/scala/npc/controller.scala:101:23, :113:22]
  wire [20:0] io_imm_hi_hi_1 = 21'h0;	// @[src/main/scala/npc/controller.scala:101:23, :113:22]
  wire [26:0] io_imm_hi_1 = 27'h0;	// @[src/main/scala/npc/controller.scala:110:22, :113:22]
  wire [26:0] io_imm_hi_2 = 27'h0;	// @[src/main/scala/npc/controller.scala:110:22, :113:22]
  wire [31:0] io_len = 32'h4;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :263:42, :271:42, :275:16]
  wire [12:0] io_alu_sel = 13'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :408:69, :416:69, :417:20]
  wire [2:0]  io_rf_wr_sel = 3'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :73:20, :75:20, :244:41, :279:42, :284:22, :287:42, :292:22, :295:42, :300:22, :303:42, :308:22, :311:41, :316:22, :319:69, :324:22, :327:69, :332:22, :335:69, :340:22, :344:69, :349:22, :352:68, :357:22, :360:69, :365:22, :368:69, :373:22, :376:69, :381:22, :384:69, :389:22, :392:69, :397:22, :400:69, :405:22, :408:69, :413:22, :416:69, :421:22]
  wire [2:0]  fun3 = 3'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :73:20, :75:20, :244:41, :279:42, :284:22, :287:42, :292:22, :295:42, :300:22, :303:42, :308:22, :311:41, :316:22, :319:69, :324:22, :327:69, :332:22, :335:69, :340:22, :344:69, :349:22, :352:68, :357:22, :360:69, :365:22, :368:69, :373:22, :376:69, :381:22, :384:69, :389:22, :392:69, :397:22, :400:69, :405:22, :408:69, :413:22, :416:69, :421:22]
  wire        io_rf_wr_en = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        io_alu_a_sel = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        io_alu_b_sel = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        io_mem_wr_en = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        io_mem_rd_en = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        io_jump_en = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        io_jump_jalr = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        io_load_unsign = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        io_is_ecall = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        io_is_csr = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        io_is_mret = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        io_is_cmp = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        io_is_load = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        io_isS_type = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        io_is_j = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        isR_type = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        isI_type = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        isS_type = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        isB_type = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        is_load = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        is_auipc = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        is_lui = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        is_jal = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire        is_jalr = 1'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :63:28, :64:28, :65:28, :66:28, :67:28, :80:28, :81:26, :82:26, :83:27, :119:17, :127:19, :131:21, :135:17, :140:21, :145:18, :150:21, :152:17, :155:42, :163:42, :168:19, :171:42, :176:19, :179:42, :184:19, :187:42, :192:19, :195:42, :199:20, :200:19, :203:41, :204:22, :209:21, :213:41, :214:22, :218:22, :219:21, :223:41, :224:22, :228:22, :229:21, :233:41, :234:22, :239:22, :240:21, :244:41, :245:22, :249:24, :250:22, :251:21, :255:42, :257:22, :263:42, :265:22, :268:22, :271:42, :273:22, :276:22, :279:42, :281:22, :283:21, :287:42, :289:22, :291:21, :295:42, :297:22, :299:21, :303:42, :305:22, :307:21, :311:41, :313:22, :315:21, :319:69, :321:22, :323:21, :327:69, :329:22, :331:21, :335:69, :337:22, :339:21, :344:69, :346:22, :348:21, :352:68, :354:22, :355:22, :356:21, :360:69, :362:22, :363:22, :364:21, :368:69, :370:22, :371:22, :372:21, :376:69, :378:22, :379:22, :380:21, :384:69, :386:22, :387:22, :388:21, :392:69, :394:22, :395:22, :396:21, :400:69, :402:22, :403:22, :404:21, :408:69, :410:22, :411:22, :412:21, :416:69, :418:22, :419:22, :420:21, :424:18, :428:18, :432:44]
  wire [31:0] io_inst = 32'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :96:27, :97:17, :109:19, :112:19, :113:16]
  wire [31:0] io_imm = 32'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :96:27, :97:17, :109:19, :112:19, :113:16]
  wire [31:0] imm_lui = 32'h0;	// @[src/main/scala/npc/controller.scala:7:7, :8:16, :96:27, :97:17, :109:19, :112:19, :113:16]
  wire [31:0] op1_signed = io_rs1_0;	// @[src/main/scala/npc/controller.scala:7:7, :35:29]
  wire [31:0] op2_signed = io_rs2_0;	// @[src/main/scala/npc/controller.scala:7:7, :36:29]
endmodule

module REGISTERFILE(	// @[src/main/scala/npc/registerfile.scala:6:7]
  input         clock,	// @[src/main/scala/npc/registerfile.scala:6:7]
                reset,	// @[src/main/scala/npc/registerfile.scala:6:7]
  input  [31:0] io_dm_out,	// @[src/main/scala/npc/registerfile.scala:7:16]
  output [31:0] io_rd1,	// @[src/main/scala/npc/registerfile.scala:7:16]
                io_rd2	// @[src/main/scala/npc/registerfile.scala:7:16]
);

  wire [31:0]       io_dm_out_0 = io_dm_out;	// @[src/main/scala/npc/registerfile.scala:6:7]
  wire [1:0]        csr_sel = 2'h0;	// @[src/main/scala/npc/registerfile.scala:37:23, :61:22]
  wire [4:0]        rs1 = 5'h0;	// @[src/main/scala/npc/registerfile.scala:24:26, :61:22, :97:16]
  wire [4:0]        rs2 = 5'h0;	// @[src/main/scala/npc/registerfile.scala:25:26, :61:22, :97:16]
  wire [4:0]        rd = 5'h0;	// @[src/main/scala/npc/registerfile.scala:26:26, :61:22, :97:16]
  wire [31:0]       storepc = 32'h4;	// @[src/main/scala/npc/registerfile.scala:30:25, :31:26]
  wire [11:0]       csr = 12'h0;	// @[src/main/scala/npc/registerfile.scala:36:26]
  wire [2:0]        io_rf_wr_sel = 3'h0;	// @[src/main/scala/npc/registerfile.scala:6:7, :7:16, :35:26]
  wire [2:0]        fun3 = 3'h0;	// @[src/main/scala/npc/registerfile.scala:6:7, :7:16, :35:26]
  wire              io_wr_en = 1'h0;	// @[src/main/scala/npc/registerfile.scala:6:7, :7:16, :27:16, :28:16, :51:26, :52:26, :61:22, :69:27, :75:26, :76:23, :77:33, :78:33, :80:29, :81:33, :82:33, :84:42, :85:33, :86:33, :92:21, :93:21, :94:21]
  wire              io_is_csr = 1'h0;	// @[src/main/scala/npc/registerfile.scala:6:7, :7:16, :27:16, :28:16, :51:26, :52:26, :61:22, :69:27, :75:26, :76:23, :77:33, :78:33, :80:29, :81:33, :82:33, :84:42, :85:33, :86:33, :92:21, :93:21, :94:21]
  wire              io_is_ecall = 1'h0;	// @[src/main/scala/npc/registerfile.scala:6:7, :7:16, :27:16, :28:16, :51:26, :52:26, :61:22, :69:27, :75:26, :76:23, :77:33, :78:33, :80:29, :81:33, :82:33, :84:42, :85:33, :86:33, :92:21, :93:21, :94:21]
  wire              io_is_mret = 1'h0;	// @[src/main/scala/npc/registerfile.scala:6:7, :7:16, :27:16, :28:16, :51:26, :52:26, :61:22, :69:27, :75:26, :76:23, :77:33, :78:33, :80:29, :81:33, :82:33, :84:42, :85:33, :86:33, :92:21, :93:21, :94:21]
  wire [31:0]       io_inst = 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/registerfile.scala:6:7, :7:16, :31:26, :51:34, :52:34, :56:16, :57:16, :61:22, :68:25, :69:27]
  wire [31:0]       io_alu_out = 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/registerfile.scala:6:7, :7:16, :31:26, :51:34, :52:34, :56:16, :57:16, :61:22, :68:25, :69:27]
  wire [31:0]       io_pc = 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/registerfile.scala:6:7, :7:16, :31:26, :51:34, :52:34, :56:16, :57:16, :61:22, :68:25, :69:27]
  wire [31:0]       io_mtvec = 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/registerfile.scala:6:7, :7:16, :31:26, :51:34, :52:34, :56:16, :57:16, :61:22, :68:25, :69:27]
  wire [31:0]       io_epc = 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/registerfile.scala:6:7, :7:16, :31:26, :51:34, :52:34, :56:16, :57:16, :61:22, :68:25, :69:27]
  wire [31:0]       wd = 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/registerfile.scala:6:7, :7:16, :31:26, :51:34, :52:34, :56:16, :57:16, :61:22, :68:25, :69:27]
  wire [2:0][31:0]  rf_wr = {{32'h4}, {io_dm_out_0}, {32'h0}};	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/registerfile.scala:6:7, :7:16, :30:25, :31:26, :51:34, :52:34, :56:16, :57:16, :61:22, :68:25, :69:27]
  reg  [31:0][31:0] FileReg;	// @[src/main/scala/npc/registerfile.scala:51:26]
  reg  [3:0][31:0]  CsrReg;	// @[src/main/scala/npc/registerfile.scala:52:26]
  (* keep = "true" *)
  wire [1:0]        _GEN_ARRAY_IDX = 2'h0;	// @[src/main/scala/npc/registerfile.scala:55:16, :61:22]
  wire              MIE = CsrReg[_GEN_ARRAY_IDX][3];	// @[src/main/scala/npc/registerfile.scala:52:26, :55:16, :62:32]
  wire              MPIE = CsrReg[_GEN_ARRAY_IDX][7];	// @[src/main/scala/npc/registerfile.scala:52:26, :55:16, :70:33]
  (* keep = "true" *)
  wire [4:0]        _GEN_ARRAY_IDX_0 = 5'h0;	// @[src/main/scala/npc/registerfile.scala:61:22, :92:21, :97:16]
  wire [31:0]       io_rd1_0 = FileReg[_GEN_ARRAY_IDX_0];	// @[src/main/scala/npc/registerfile.scala:6:7, :51:26, :92:21]
  wire [31:0]       io_rd2_0 = FileReg[_GEN_ARRAY_IDX_0];	// @[src/main/scala/npc/registerfile.scala:6:7, :51:26, :92:21]
  always @(posedge clock) begin	// @[src/main/scala/npc/registerfile.scala:6:7]
    if (reset) begin	// @[src/main/scala/npc/registerfile.scala:6:7]
      FileReg <=
        '{32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0,
          32'h0};	// @[src/main/scala/npc/registerfile.scala:51:{26,34}]
      CsrReg <= '{32'h0, 32'h0, 32'h0, 32'h0};	// @[src/main/scala/npc/registerfile.scala:52:{26,34}]
    end
    else begin	// @[src/main/scala/npc/registerfile.scala:6:7]
      FileReg[5'h0] <= 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/registerfile.scala:6:7, :7:16, :31:26, :51:{26,34}, :52:34, :56:16, :57:16, :61:22, :68:25, :69:27, :97:16]
      CsrReg[2'h0] <= 32'h1800;	// @[src/main/scala/npc/registerfile.scala:52:26, :61:22, :65:25, :69:27]
    end
  end // always @(posedge)
  assign io_rd1 = io_rd1_0;	// @[src/main/scala/npc/registerfile.scala:6:7]
  assign io_rd2 = io_rd2_0;	// @[src/main/scala/npc/registerfile.scala:6:7]
endmodule

module IDU(	// @[src/main/scala/npc/IDU.scala:13:7]
  input         clock,	// @[src/main/scala/npc/IDU.scala:13:7]
                reset,	// @[src/main/scala/npc/IDU.scala:13:7]
  output        io_in_ready,	// @[src/main/scala/npc/IDU.scala:14:16]
  input         io_in_valid,	// @[src/main/scala/npc/IDU.scala:14:16]
                io_out_ready,	// @[src/main/scala/npc/IDU.scala:14:16]
  output        io_out_valid,	// @[src/main/scala/npc/IDU.scala:14:16]
  output [31:0] io_out_bits_rs1,	// @[src/main/scala/npc/IDU.scala:14:16]
                io_out_bits_rs2,	// @[src/main/scala/npc/IDU.scala:14:16]
  input  [31:0] io_dm_out,	// @[src/main/scala/npc/IDU.scala:14:16]
  input         io_wbu_valid	// @[src/main/scala/npc/IDU.scala:14:16]
);

  wire [31:0] _RegisterFile_io_rd1;	// @[src/main/scala/npc/IDU.scala:24:30]
  wire [31:0] _RegisterFile_io_rd2;	// @[src/main/scala/npc/IDU.scala:24:30]
  wire        io_in_valid_0 = io_in_valid;	// @[src/main/scala/npc/IDU.scala:13:7]
  wire        io_out_ready_0 = io_out_ready;	// @[src/main/scala/npc/IDU.scala:13:7]
  wire [31:0] io_dm_out_0 = io_dm_out;	// @[src/main/scala/npc/IDU.scala:13:7]
  wire        io_wbu_valid_0 = io_wbu_valid;	// @[src/main/scala/npc/IDU.scala:13:7]
  wire        io_out_bits_alu_a_sel = 1'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire        io_out_bits_alu_b_sel = 1'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire        io_out_bits_jump_en = 1'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire        io_out_bits_jump_jalr = 1'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire        io_out_bits_is_ecall = 1'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire        io_out_bits_is_mret = 1'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire        io_out_bits_is_csr = 1'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire        io_out_bits_mem_rd_en = 1'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire        io_out_bits_mem_wr_en = 1'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire        io_out_bits_rf_wr_en = 1'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire        io_out_bits_load_unsign = 1'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire        io_out_bits_is_load = 1'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire        io_out_bits_isS_type = 1'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire        io_out_bits_is_j = 1'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire        io_out_bits_is_cmp = 1'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire [31:0] io_out_bits_len = 32'h4;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30]
  wire [12:0] io_out_bits_alu_sel = 13'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30]
  wire [31:0] io_in_bits_inst = 32'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire [31:0] io_in_bits_pc = 32'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire [31:0] io_out_bits_imm = 32'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire [31:0] io_out_bits_pc = 32'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire [31:0] io_out_bits_mtvec = 32'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire [31:0] io_out_bits_epc = 32'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  wire [31:0] io_alu_rsl = 32'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30]
  reg         state;	// @[src/main/scala/npc/IDU.scala:73:39]
  wire        io_out_valid_0 = state;	// @[src/main/scala/npc/IDU.scala:13:7, :73:39]
  wire        io_in_ready_0 = ~state;	// @[src/main/scala/npc/IDU.scala:13:7, :73:39, :86:26]
  always @(posedge clock) begin	// @[src/main/scala/npc/IDU.scala:13:7]
    if (reset)	// @[src/main/scala/npc/IDU.scala:13:7]
      state <= 1'h0;	// @[src/main/scala/npc/IDU.scala:13:7, :14:16, :23:30, :24:30, :73:39]
    else	// @[src/main/scala/npc/IDU.scala:13:7]
      state <= ~state & (io_in_valid_0 | state);	// @[src/main/scala/npc/IDU.scala:13:7, :73:39, :75:17, :77:25, :78:15]
  end // always @(posedge)
  CONTORLLER Contorller (	// @[src/main/scala/npc/IDU.scala:23:30]
    .io_rs1 (_RegisterFile_io_rd1),	// @[src/main/scala/npc/IDU.scala:24:30]
    .io_rs2 (_RegisterFile_io_rd2)	// @[src/main/scala/npc/IDU.scala:24:30]
  );
  REGISTERFILE RegisterFile (	// @[src/main/scala/npc/IDU.scala:24:30]
    .clock     (clock),
    .reset     (reset),
    .io_dm_out (io_dm_out_0),	// @[src/main/scala/npc/IDU.scala:13:7]
    .io_rd1    (_RegisterFile_io_rd1),
    .io_rd2    (_RegisterFile_io_rd2)
  );
  wire [31:0] io_out_bits_rs1_0;	// @[src/main/scala/npc/IDU.scala:13:7]
  assign io_out_bits_rs1_0 = _RegisterFile_io_rd1;	// @[src/main/scala/npc/IDU.scala:13:7, :24:30]
  wire [31:0] io_out_bits_rs2_0;	// @[src/main/scala/npc/IDU.scala:13:7]
  assign io_out_bits_rs2_0 = _RegisterFile_io_rd2;	// @[src/main/scala/npc/IDU.scala:13:7, :24:30]
  assign io_in_ready = io_in_ready_0;	// @[src/main/scala/npc/IDU.scala:13:7]
  assign io_out_valid = io_out_valid_0;	// @[src/main/scala/npc/IDU.scala:13:7]
  assign io_out_bits_rs1 = io_out_bits_rs1_0;	// @[src/main/scala/npc/IDU.scala:13:7]
  assign io_out_bits_rs2 = io_out_bits_rs2_0;	// @[src/main/scala/npc/IDU.scala:13:7]
endmodule

module ALU(	// @[src/main/scala/npc/alu.scala:6:7]
  input [31:0] io_rs1,	// @[src/main/scala/npc/alu.scala:7:16]
               io_rs2	// @[src/main/scala/npc/alu.scala:7:16]
);

  wire [31:0]       io_rs1_0 = io_rs1;	// @[src/main/scala/npc/alu.scala:6:7]
  wire [31:0]       io_rs2_0 = io_rs2;	// @[src/main/scala/npc/alu.scala:6:7]
  wire [31:0]       not_0 = 32'hFFFFFFFF;	// @[src/main/scala/npc/alu.scala:34:15]
  wire              eql = 1'h1;	// @[src/main/scala/npc/alu.scala:42:{18,33}]
  wire [62:0]       umovl = 63'h0;	// @[src/main/scala/npc/alu.scala:30:30, :44:22]
  wire [12:0]       io_alu_sel = 13'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16]
  wire              io_alu_a_sel = 1'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :40:{19,34}, :41:{18,31}]
  wire              io_alu_b_sel = 1'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :40:{19,34}, :41:{18,31}]
  wire              cmpu = 1'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :40:{19,34}, :41:{18,31}]
  wire              cmp = 1'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :40:{19,34}, :41:{18,31}]
  wire [31:0]       io_imm = 32'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :18:18, :19:18, :28:{27,41}, :29:{27,41}, :31:30, :32:50, :36:28, :37:27, :38:28, :46:16]
  wire [31:0]       io_pc = 32'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :18:18, :19:18, :28:{27,41}, :29:{27,41}, :31:30, :32:50, :36:28, :37:27, :38:28, :46:16]
  wire [31:0]       io_rsl = 32'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :18:18, :19:18, :28:{27,41}, :29:{27,41}, :31:30, :32:50, :36:28, :37:27, :38:28, :46:16]
  wire [31:0]       op1 = 32'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :18:18, :19:18, :28:{27,41}, :29:{27,41}, :31:30, :32:50, :36:28, :37:27, :38:28, :46:16]
  wire [31:0]       op2 = 32'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :18:18, :19:18, :28:{27,41}, :29:{27,41}, :31:30, :32:50, :36:28, :37:27, :38:28, :46:16]
  wire [31:0]       op1_signed = 32'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :18:18, :19:18, :23:26, :28:{27,41}, :29:{27,41}, :31:30, :32:50, :36:28, :37:27, :38:28, :46:16]
  wire [31:0]       op2_signed = 32'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :18:18, :19:18, :24:26, :28:{27,41}, :29:{27,41}, :31:30, :32:50, :36:28, :37:27, :38:28, :46:16]
  wire [31:0]       add = 32'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :18:18, :19:18, :28:{27,41}, :29:{27,41}, :31:30, :32:50, :36:28, :37:27, :38:28, :46:16]
  wire [31:0]       sub = 32'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :18:18, :19:18, :28:{27,41}, :29:{27,41}, :31:30, :32:50, :36:28, :37:27, :38:28, :46:16]
  wire [31:0]       umovr = 32'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :18:18, :19:18, :28:{27,41}, :29:{27,41}, :31:30, :32:50, :36:28, :37:27, :38:28, :46:16]
  wire [31:0]       smovr = 32'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :18:18, :19:18, :28:{27,41}, :29:{27,41}, :31:30, :32:50, :36:28, :37:27, :38:28, :46:16]
  wire [31:0]       and_0 = 32'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :18:18, :19:18, :28:{27,41}, :29:{27,41}, :31:30, :32:50, :36:28, :37:27, :38:28, :46:16]
  wire [31:0]       or_0 = 32'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :18:18, :19:18, :28:{27,41}, :29:{27,41}, :31:30, :32:50, :36:28, :37:27, :38:28, :46:16]
  wire [31:0]       xor_0 = 32'h0;	// @[src/main/scala/npc/alu.scala:6:7, :7:16, :18:18, :19:18, :28:{27,41}, :29:{27,41}, :31:30, :32:50, :36:28, :37:27, :38:28, :46:16]
  wire [12:0][62:0] res =
    '{63'h1,
      63'h0,
      63'h0,
      63'h0,
      63'h0,
      63'h0,
      63'h0,
      63'hFFFFFFFF,
      63'h0,
      63'h0,
      63'h0,
      63'h0,
      63'h0};	// @[src/main/scala/npc/alu.scala:44:22]
endmodule

module EXU(	// @[src/main/scala/npc/EXU.scala:6:7]
  input         clock,	// @[src/main/scala/npc/EXU.scala:6:7]
                reset,	// @[src/main/scala/npc/EXU.scala:6:7]
  output        io_in_ready,	// @[src/main/scala/npc/EXU.scala:7:16]
  input         io_in_valid,	// @[src/main/scala/npc/EXU.scala:7:16]
  input  [31:0] io_in_bits_rs1,	// @[src/main/scala/npc/EXU.scala:7:16]
                io_in_bits_rs2,	// @[src/main/scala/npc/EXU.scala:7:16]
  input         io_out_ready,	// @[src/main/scala/npc/EXU.scala:7:16]
  output        io_out_valid,	// @[src/main/scala/npc/EXU.scala:7:16]
  output [31:0] io_out_bits_data,	// @[src/main/scala/npc/EXU.scala:7:16]
                io_out_bits_rd1	// @[src/main/scala/npc/EXU.scala:7:16]
);

  wire        io_in_valid_0 = io_in_valid;	// @[src/main/scala/npc/EXU.scala:6:7]
  wire [31:0] io_in_bits_rs1_0 = io_in_bits_rs1;	// @[src/main/scala/npc/EXU.scala:6:7]
  wire [31:0] io_in_bits_rs2_0 = io_in_bits_rs2;	// @[src/main/scala/npc/EXU.scala:6:7]
  wire        io_out_ready_0 = io_out_ready;	// @[src/main/scala/npc/EXU.scala:6:7]
  wire        io_in_bits_alu_a_sel = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_in_bits_alu_b_sel = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_in_bits_jump_en = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_in_bits_jump_jalr = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_in_bits_is_ecall = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_in_bits_is_mret = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_in_bits_is_csr = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_in_bits_mem_rd_en = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_in_bits_mem_wr_en = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_in_bits_rf_wr_en = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_in_bits_load_unsign = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_in_bits_is_load = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_in_bits_isS_type = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_in_bits_is_j = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_in_bits_is_cmp = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_out_bits_mem_wr_en = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_out_bits_mem_rd_en = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_out_bits_rf_wr_en = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_out_bits_load_unsign = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_out_bits_jump_jalr = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_out_bits_jump_en = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_out_bits_is_ecall = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_out_bits_is_mret = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_out_bits_is_csr = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_out_bits_is_load = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_out_bits_isS_type = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_out_bits_is_j = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire        io_out_bits_is_cmp = 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire [31:0] io_in_bits_len = 32'h4;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16]
  wire [31:0] io_out_bits_len = 32'h4;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16]
  wire [12:0] io_in_bits_alu_sel = 13'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire [31:0] io_in_bits_imm = 32'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire [31:0] io_in_bits_pc = 32'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire [31:0] io_in_bits_mtvec = 32'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire [31:0] io_in_bits_epc = 32'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire [31:0] io_out_bits_alu_out = 32'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire [31:0] io_out_bits_imm = 32'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire [31:0] io_out_bits_mtvec = 32'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire [31:0] io_out_bits_epc = 32'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire [31:0] io_out_bits_pc = 32'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire [31:0] io_alu_rsl = 32'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39]
  wire [31:0] io_out_bits_rd1_0 = io_in_bits_rs1_0;	// @[src/main/scala/npc/EXU.scala:6:7]
  wire [31:0] io_out_bits_data_0 = io_in_bits_rs2_0;	// @[src/main/scala/npc/EXU.scala:6:7]
  reg         state;	// @[src/main/scala/npc/EXU.scala:54:45]
  wire        io_out_valid_0 = state;	// @[src/main/scala/npc/EXU.scala:6:7, :54:45]
  wire        io_in_ready_0 = ~state;	// @[src/main/scala/npc/EXU.scala:6:7, :54:45, :65:32]
  always @(posedge clock) begin	// @[src/main/scala/npc/EXU.scala:6:7]
    if (reset)	// @[src/main/scala/npc/EXU.scala:6:7]
      state <= 1'h0;	// @[src/main/scala/npc/EXU.scala:6:7, :7:16, :13:39, :54:45]
    else	// @[src/main/scala/npc/EXU.scala:6:7]
      state <= ~state & (io_in_valid_0 | state);	// @[src/main/scala/npc/EXU.scala:6:7, :54:45, :55:23, :57:31, :58:21]
  end // always @(posedge)
  ALU Alu (	// @[src/main/scala/npc/EXU.scala:13:39]
    .io_rs1 (io_in_bits_rs1_0),	// @[src/main/scala/npc/EXU.scala:6:7]
    .io_rs2 (io_in_bits_rs2_0)	// @[src/main/scala/npc/EXU.scala:6:7]
  );
  assign io_in_ready = io_in_ready_0;	// @[src/main/scala/npc/EXU.scala:6:7]
  assign io_out_valid = io_out_valid_0;	// @[src/main/scala/npc/EXU.scala:6:7]
  assign io_out_bits_data = io_out_bits_data_0;	// @[src/main/scala/npc/EXU.scala:6:7]
  assign io_out_bits_rd1 = io_out_bits_rd1_0;	// @[src/main/scala/npc/EXU.scala:6:7]
endmodule

module ISU(	// @[src/main/scala/npc/ISU.scala:7:7]
  input         clock,	// @[src/main/scala/npc/ISU.scala:7:7]
                reset,	// @[src/main/scala/npc/ISU.scala:7:7]
  output        io_in_ready,	// @[src/main/scala/npc/ISU.scala:8:14]
  input         io_in_valid,	// @[src/main/scala/npc/ISU.scala:8:14]
  input  [31:0] io_in_bits_data,	// @[src/main/scala/npc/ISU.scala:8:14]
                io_in_bits_rd1,	// @[src/main/scala/npc/ISU.scala:8:14]
  input         io_out_ready,	// @[src/main/scala/npc/ISU.scala:8:14]
  output        io_out_valid,	// @[src/main/scala/npc/ISU.scala:8:14]
  output [31:0] io_out_bits_dm_out,	// @[src/main/scala/npc/ISU.scala:8:14]
                io_out_bits_rd1,	// @[src/main/scala/npc/ISU.scala:8:14]
  input         io_isu_axi_out_ready,	// @[src/main/scala/npc/ISU.scala:8:14]
  output        io_isu_axi_out_valid,	// @[src/main/scala/npc/ISU.scala:8:14]
                io_isu_axi_out_bits_arvalid,	// @[src/main/scala/npc/ISU.scala:8:14]
                io_isu_axi_out_bits_awvalid,	// @[src/main/scala/npc/ISU.scala:8:14]
                io_isu_axi_out_bits_wvalid,	// @[src/main/scala/npc/ISU.scala:8:14]
  output [31:0] io_isu_axi_out_bits_wdata,	// @[src/main/scala/npc/ISU.scala:8:14]
  output        io_isu_axi_in_ready,	// @[src/main/scala/npc/ISU.scala:8:14]
  input         io_isu_axi_in_valid,	// @[src/main/scala/npc/ISU.scala:8:14]
                io_isu_axi_in_bits_arready,	// @[src/main/scala/npc/ISU.scala:8:14]
                io_isu_axi_in_bits_rvalid,	// @[src/main/scala/npc/ISU.scala:8:14]
  input  [31:0] io_isu_axi_in_bits_rdata,	// @[src/main/scala/npc/ISU.scala:8:14]
  input         io_isu_axi_in_bits_awready,	// @[src/main/scala/npc/ISU.scala:8:14]
                io_isu_axi_in_bits_wready,	// @[src/main/scala/npc/ISU.scala:8:14]
                io_isu_axi_in_bits_bvalid,	// @[src/main/scala/npc/ISU.scala:8:14]
  output        io_isu_valid,	// @[src/main/scala/npc/ISU.scala:8:14]
  input         io_wbu_valid	// @[src/main/scala/npc/ISU.scala:8:14]
);

  wire            io_in_valid_0 = io_in_valid;	// @[src/main/scala/npc/ISU.scala:7:7]
  wire [31:0]     io_in_bits_data_0 = io_in_bits_data;	// @[src/main/scala/npc/ISU.scala:7:7]
  wire [31:0]     io_in_bits_rd1_0 = io_in_bits_rd1;	// @[src/main/scala/npc/ISU.scala:7:7]
  wire            io_out_ready_0 = io_out_ready;	// @[src/main/scala/npc/ISU.scala:7:7]
  wire            io_isu_axi_out_ready_0 = io_isu_axi_out_ready;	// @[src/main/scala/npc/ISU.scala:7:7]
  wire            io_isu_axi_in_valid_0 = io_isu_axi_in_valid;	// @[src/main/scala/npc/ISU.scala:7:7]
  wire            io_isu_axi_in_bits_arready_0 = io_isu_axi_in_bits_arready;	// @[src/main/scala/npc/ISU.scala:7:7]
  wire            io_isu_axi_in_bits_rvalid_0 = io_isu_axi_in_bits_rvalid;	// @[src/main/scala/npc/ISU.scala:7:7]
  wire [31:0]     io_isu_axi_in_bits_rdata_0 = io_isu_axi_in_bits_rdata;	// @[src/main/scala/npc/ISU.scala:7:7]
  wire            io_isu_axi_in_bits_awready_0 = io_isu_axi_in_bits_awready;	// @[src/main/scala/npc/ISU.scala:7:7]
  wire            io_isu_axi_in_bits_wready_0 = io_isu_axi_in_bits_wready;	// @[src/main/scala/npc/ISU.scala:7:7]
  wire            io_isu_axi_in_bits_bvalid_0 = io_isu_axi_in_bits_bvalid;	// @[src/main/scala/npc/ISU.scala:7:7]
  wire            io_wbu_valid_0 = io_wbu_valid;	// @[src/main/scala/npc/ISU.scala:7:7]
  wire            io_isu_axi_out_bits_rready = 1'h1;	// @[src/main/scala/npc/ISU.scala:7:7, :28:31]
  wire            io_isu_axi_out_bits_bready = 1'h1;	// @[src/main/scala/npc/ISU.scala:7:7, :28:31]
  wire [31:0]     io_in_bits_len = 32'h4;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14]
  wire [31:0]     io_isu_axi_out_bits_wstrb = 32'h4;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14]
  wire            io_in_bits_mem_wr_en = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_in_bits_mem_rd_en = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_in_bits_rf_wr_en = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_in_bits_load_unsign = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_in_bits_jump_jalr = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_in_bits_jump_en = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_in_bits_is_ecall = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_in_bits_is_mret = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_in_bits_is_csr = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_in_bits_is_load = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_in_bits_isS_type = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_in_bits_is_j = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_in_bits_is_cmp = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_out_bits_jump_jalr = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_out_bits_jump_en = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_out_bits_is_ecall = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_out_bits_is_mret = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_out_bits_is_csr = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_out_bits_mem_rd_en = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_out_bits_mem_wr_en = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_out_bits_rf_wr_en = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_out_bits_load_finish = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_out_bits_store_finish = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_out_bits_is_cmp = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_out_bits_is_load = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_out_bits_isS_type = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_out_bits_is_j = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_isu_axi_out_bits_load_unsign = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_isu_axi_in_bits_rresp = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire            io_isu_axi_in_bits_bresp = 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
  wire [31:0]     io_in_bits_alu_out = 32'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14]
  wire [31:0]     io_in_bits_imm = 32'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14]
  wire [31:0]     io_in_bits_mtvec = 32'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14]
  wire [31:0]     io_in_bits_epc = 32'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14]
  wire [31:0]     io_in_bits_pc = 32'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14]
  wire [31:0]     io_out_bits_alu_out = 32'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14]
  wire [31:0]     io_out_bits_imm = 32'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14]
  wire [31:0]     io_out_bits_mtvec = 32'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14]
  wire [31:0]     io_out_bits_epc = 32'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14]
  wire [31:0]     io_out_bits_pc = 32'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14]
  wire [31:0]     io_isu_axi_out_bits_araddr = 32'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14]
  wire [31:0]     io_isu_axi_out_bits_awaddr = 32'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14]
  wire [31:0]     io_isu_axi_out_bits_wdata_0 = io_in_bits_data_0;	// @[src/main/scala/npc/ISU.scala:7:7]
  wire [31:0]     io_out_bits_rd1_0 = io_in_bits_rd1_0;	// @[src/main/scala/npc/ISU.scala:7:7]
  wire [31:0]     io_out_bits_dm_out_0 = io_isu_axi_in_bits_rdata_0;	// @[src/main/scala/npc/ISU.scala:7:7]
  reg             arvalid;	// @[src/main/scala/npc/ISU.scala:19:29]
  wire            io_isu_axi_out_bits_arvalid_0 = arvalid;	// @[src/main/scala/npc/ISU.scala:7:7, :19:29]
  reg             awvalid;	// @[src/main/scala/npc/ISU.scala:20:29]
  wire            io_isu_axi_out_bits_awvalid_0 = awvalid;	// @[src/main/scala/npc/ISU.scala:7:7, :20:29]
  reg             wvalid;	// @[src/main/scala/npc/ISU.scala:21:29]
  wire            io_isu_axi_out_bits_wvalid_0 = wvalid;	// @[src/main/scala/npc/ISU.scala:7:7, :21:29]
  reg             valid;	// @[src/main/scala/npc/ISU.scala:22:29]
  wire            io_isu_axi_out_valid_0 = valid;	// @[src/main/scala/npc/ISU.scala:7:7, :22:29]
  wire            io_isu_axi_in_ready_0 = valid;	// @[src/main/scala/npc/ISU.scala:7:7, :22:29]
  wire            io_isu_valid_0 = valid;	// @[src/main/scala/npc/ISU.scala:7:7, :22:29]
  reg  [2:0]      state;	// @[src/main/scala/npc/ISU.scala:45:22]
  wire            io_in_ready_0 = ~(|state);	// @[src/main/scala/npc/ISU.scala:7:7, :45:22, :47:17, :127:30]
  wire            io_out_valid_0 = state == 3'h5;	// @[src/main/scala/npc/ISU.scala:7:7, :45:22, :50:56, :52:17, :54:15, :128:30]
  wire            _GEN = state == 3'h1;	// @[src/main/scala/npc/ISU.scala:45:22, :47:17, :52:17]
  wire            _GEN_0 = state == 3'h2;	// @[src/main/scala/npc/ISU.scala:45:22, :47:17, :62:19]
  wire            _GEN_1 = io_isu_axi_out_bits_arvalid_0 & io_isu_axi_in_bits_arready_0;	// @[src/main/scala/npc/ISU.scala:7:7, :70:40]
  wire            _GEN_2 = state == 3'h3;	// @[src/main/scala/npc/ISU.scala:45:22, :47:17, :65:19]
  wire            _GEN_3 = io_isu_axi_out_bits_awvalid_0 & io_isu_axi_in_bits_awready_0;	// @[src/main/scala/npc/ISU.scala:7:7, :76:40]
  wire            _GEN_4 = state == 3'h4;	// @[src/main/scala/npc/ISU.scala:45:22, :47:17, :79:16]
  wire            _GEN_5 = io_isu_axi_out_bits_wvalid_0 & io_isu_axi_in_bits_wready_0;	// @[src/main/scala/npc/ISU.scala:7:7, :83:39]
  wire [7:0][2:0] _GEN_6 =
    {{state},
     {state},
     {3'h0},
     {_GEN_5 ? 3'h5 : state},
     {_GEN_3 ? 3'h4 : state},
     {_GEN_1 ? 3'h5 : state},
     {state},
     {state}};	// @[src/main/scala/npc/ISU.scala:45:22, :47:17, :50:56, :52:17, :54:15, :59:33, :70:{40,71}, :72:17, :76:{40,71}, :79:16, :83:{39,69}, :85:16, :95:13]
  (* keep = "true" *)
  wire [2:0]      _GEN_ARRAY_IDX = state;	// @[src/main/scala/npc/ISU.scala:45:22, :47:17, :59:33]
  always @(posedge clock) begin	// @[src/main/scala/npc/ISU.scala:7:7]
    if (reset) begin	// @[src/main/scala/npc/ISU.scala:7:7]
      arvalid <= 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
      awvalid <= 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :20:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
      wvalid <= 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :21:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
      valid <= 1'h0;	// @[src/main/scala/npc/ISU.scala:7:7, :8:14, :19:29, :22:29, :49:25, :50:56, :51:17, :59:33, :60:34, :61:19]
      state <= 3'h0;	// @[src/main/scala/npc/ISU.scala:45:22]
    end
    else begin	// @[src/main/scala/npc/ISU.scala:7:7]
      arvalid <= (~(|state) | _GEN | ~(_GEN_0 & _GEN_1)) & arvalid;	// @[src/main/scala/npc/ISU.scala:19:29, :45:22, :47:17, :70:{40,71}, :71:17]
      awvalid <= (~(|state) | _GEN | _GEN_0 | ~(_GEN_2 & _GEN_3)) & awvalid;	// @[src/main/scala/npc/ISU.scala:19:29, :20:29, :45:22, :47:17, :76:{40,71}, :77:17]
      if (~(~(|state) | _GEN | _GEN_0)) begin	// @[src/main/scala/npc/ISU.scala:21:29, :45:22, :47:17]
        if (_GEN_2)	// @[src/main/scala/npc/ISU.scala:47:17]
          wvalid <= _GEN_3 | wvalid;	// @[src/main/scala/npc/ISU.scala:21:29, :76:{40,71}, :78:16]
        else	// @[src/main/scala/npc/ISU.scala:47:17]
          wvalid <= ~(_GEN_4 & _GEN_5) & wvalid;	// @[src/main/scala/npc/ISU.scala:21:29, :47:17, :83:{39,69}, :84:16]
      end
      valid <= (~(|state) | _GEN | _GEN_0 | _GEN_2 | _GEN_4 | state != 3'h5) & valid;	// @[src/main/scala/npc/ISU.scala:19:29, :22:29, :45:22, :47:17, :49:25, :50:56, :52:17, :54:15]
      if (|state)	// @[src/main/scala/npc/ISU.scala:45:22, :47:17]
        state <= _GEN_6[_GEN_ARRAY_IDX];	// @[src/main/scala/npc/ISU.scala:45:22, :47:17, :59:33, :70:71, :76:71, :83:69, :95:13]
      else if (io_in_valid_0)	// @[src/main/scala/npc/ISU.scala:7:7]
        state <= 3'h5;	// @[src/main/scala/npc/ISU.scala:45:22, :50:56, :52:17, :54:15]
    end
  end // always @(posedge)
  assign io_in_ready = io_in_ready_0;	// @[src/main/scala/npc/ISU.scala:7:7]
  assign io_out_valid = io_out_valid_0;	// @[src/main/scala/npc/ISU.scala:7:7]
  assign io_out_bits_dm_out = io_out_bits_dm_out_0;	// @[src/main/scala/npc/ISU.scala:7:7]
  assign io_out_bits_rd1 = io_out_bits_rd1_0;	// @[src/main/scala/npc/ISU.scala:7:7]
  assign io_isu_axi_out_valid = io_isu_axi_out_valid_0;	// @[src/main/scala/npc/ISU.scala:7:7]
  assign io_isu_axi_out_bits_arvalid = io_isu_axi_out_bits_arvalid_0;	// @[src/main/scala/npc/ISU.scala:7:7]
  assign io_isu_axi_out_bits_awvalid = io_isu_axi_out_bits_awvalid_0;	// @[src/main/scala/npc/ISU.scala:7:7]
  assign io_isu_axi_out_bits_wvalid = io_isu_axi_out_bits_wvalid_0;	// @[src/main/scala/npc/ISU.scala:7:7]
  assign io_isu_axi_out_bits_wdata = io_isu_axi_out_bits_wdata_0;	// @[src/main/scala/npc/ISU.scala:7:7]
  assign io_isu_axi_in_ready = io_isu_axi_in_ready_0;	// @[src/main/scala/npc/ISU.scala:7:7]
  assign io_isu_valid = io_isu_valid_0;	// @[src/main/scala/npc/ISU.scala:7:7]
endmodule

module WBU(	// @[src/main/scala/npc/WBU.scala:6:7]
  input         clock,	// @[src/main/scala/npc/WBU.scala:6:7]
                reset,	// @[src/main/scala/npc/WBU.scala:6:7]
  output        io_in_ready,	// @[src/main/scala/npc/WBU.scala:7:16]
  input         io_in_valid,	// @[src/main/scala/npc/WBU.scala:7:16]
  input  [31:0] io_in_bits_dm_out,	// @[src/main/scala/npc/WBU.scala:7:16]
                io_in_bits_rd1,	// @[src/main/scala/npc/WBU.scala:7:16]
  output        io_out_valid,	// @[src/main/scala/npc/WBU.scala:7:16]
  output [31:0] io_out_bits_rd1,	// @[src/main/scala/npc/WBU.scala:7:16]
                io_dm_out,	// @[src/main/scala/npc/WBU.scala:7:16]
  output        io_wbu_valid	// @[src/main/scala/npc/WBU.scala:7:16]
);

  wire        io_in_valid_0 = io_in_valid;	// @[src/main/scala/npc/WBU.scala:6:7]
  wire [31:0] io_in_bits_dm_out_0 = io_in_bits_dm_out;	// @[src/main/scala/npc/WBU.scala:6:7]
  wire [31:0] io_in_bits_rd1_0 = io_in_bits_rd1;	// @[src/main/scala/npc/WBU.scala:6:7]
  wire        isu_finish = 1'h1;	// @[src/main/scala/npc/WBU.scala:19:27, :21:29, :22:20, :23:36]
  wire        io_in_bits_jump_jalr = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_in_bits_jump_en = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_in_bits_is_ecall = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_in_bits_is_mret = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_in_bits_is_csr = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_in_bits_mem_rd_en = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_in_bits_mem_wr_en = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_in_bits_rf_wr_en = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_in_bits_load_finish = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_in_bits_store_finish = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_in_bits_is_cmp = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_in_bits_is_load = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_in_bits_isS_type = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_in_bits_is_j = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_out_ready = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_out_bits_jump_jalr = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_out_bits_jump_en = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_out_bits_is_ecall = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire        io_out_bits_is_mret = 1'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire [31:0] io_in_bits_alu_out = 32'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire [31:0] io_in_bits_imm = 32'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire [31:0] io_in_bits_mtvec = 32'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire [31:0] io_in_bits_epc = 32'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire [31:0] io_in_bits_pc = 32'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire [31:0] io_out_bits_imm = 32'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire [31:0] io_out_bits_mtvec = 32'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire [31:0] io_out_bits_epc = 32'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire [31:0] io_alu_out = 32'h0;	// @[src/main/scala/npc/WBU.scala:6:7, :7:16]
  wire [31:0] io_dm_out_0 = io_in_bits_dm_out_0;	// @[src/main/scala/npc/WBU.scala:6:7]
  wire [31:0] io_out_bits_rd1_0 = io_in_bits_rd1_0;	// @[src/main/scala/npc/WBU.scala:6:7]
  reg  [1:0]  state;	// @[src/main/scala/npc/WBU.scala:42:24]
  wire        io_in_ready_0 = ~(|state);	// @[src/main/scala/npc/WBU.scala:6:7, :42:24, :43:19, :59:28]
  wire        _io_wbu_valid_T = state == 2'h2;	// @[src/main/scala/npc/WBU.scala:42:24, :50:25, :51:19, :60:28]
  wire        io_out_valid_0;	// @[src/main/scala/npc/WBU.scala:6:7]
  assign io_out_valid_0 = _io_wbu_valid_T;	// @[src/main/scala/npc/WBU.scala:6:7, :60:28]
  wire        io_wbu_valid_0;	// @[src/main/scala/npc/WBU.scala:6:7]
  assign io_wbu_valid_0 = _io_wbu_valid_T;	// @[src/main/scala/npc/WBU.scala:6:7, :60:28]
  always @(posedge clock) begin	// @[src/main/scala/npc/WBU.scala:6:7]
    if (reset)	// @[src/main/scala/npc/WBU.scala:6:7]
      state <= 2'h0;	// @[src/main/scala/npc/WBU.scala:42:24]
    else if (|state) begin	// @[src/main/scala/npc/WBU.scala:42:24, :43:19]
      if (state == 2'h1)	// @[src/main/scala/npc/WBU.scala:42:24, :43:19, :46:17]
        state <= 2'h2;	// @[src/main/scala/npc/WBU.scala:42:24, :50:25, :51:19]
      else if (state == 2'h2)	// @[src/main/scala/npc/WBU.scala:42:24, :43:19, :50:25, :51:19]
        state <= 2'h0;	// @[src/main/scala/npc/WBU.scala:42:24]
    end
    else if (io_in_valid_0)	// @[src/main/scala/npc/WBU.scala:6:7]
      state <= 2'h1;	// @[src/main/scala/npc/WBU.scala:42:24, :46:17]
  end // always @(posedge)
  assign io_in_ready = io_in_ready_0;	// @[src/main/scala/npc/WBU.scala:6:7]
  assign io_out_valid = io_out_valid_0;	// @[src/main/scala/npc/WBU.scala:6:7]
  assign io_out_bits_rd1 = io_out_bits_rd1_0;	// @[src/main/scala/npc/WBU.scala:6:7]
  assign io_dm_out = io_dm_out_0;	// @[src/main/scala/npc/WBU.scala:6:7]
  assign io_wbu_valid = io_wbu_valid_0;	// @[src/main/scala/npc/WBU.scala:6:7]
endmodule

module PC(	// @[src/main/scala/npc/PC.scala:6:7]
  input         clock,	// @[src/main/scala/npc/PC.scala:6:7]
                reset,	// @[src/main/scala/npc/PC.scala:6:7]
  output [31:0] io_next_pc,	// @[src/main/scala/npc/PC.scala:7:16]
  input         io_in_valid,	// @[src/main/scala/npc/PC.scala:7:16]
  input  [31:0] io_in_bits_rd1	// @[src/main/scala/npc/PC.scala:7:16]
);

  wire        io_in_valid_0 = io_in_valid;	// @[src/main/scala/npc/PC.scala:6:7]
  wire [31:0] io_in_bits_rd1_0 = io_in_bits_rd1;	// @[src/main/scala/npc/PC.scala:6:7]
  wire        io_in_ready = 1'h0;	// @[src/main/scala/npc/PC.scala:6:7, :7:16]
  wire        io_in_bits_jump_jalr = 1'h0;	// @[src/main/scala/npc/PC.scala:6:7, :7:16]
  wire        io_in_bits_jump_en = 1'h0;	// @[src/main/scala/npc/PC.scala:6:7, :7:16]
  wire        io_in_bits_is_ecall = 1'h0;	// @[src/main/scala/npc/PC.scala:6:7, :7:16]
  wire        io_in_bits_is_mret = 1'h0;	// @[src/main/scala/npc/PC.scala:6:7, :7:16]
  wire [31:0] io_in_bits_imm = 32'h0;	// @[src/main/scala/npc/PC.scala:6:7, :7:16]
  wire [31:0] io_in_bits_mtvec = 32'h0;	// @[src/main/scala/npc/PC.scala:6:7, :7:16]
  wire [31:0] io_in_bits_epc = 32'h0;	// @[src/main/scala/npc/PC.scala:6:7, :7:16]
  wire [31:0] jalr_pc = io_in_bits_rd1_0;	// @[src/main/scala/npc/PC.scala:6:7, :17:34]
  reg  [31:0] pc;	// @[src/main/scala/npc/PC.scala:14:21]
  wire [31:0] io_next_pc_0 = pc;	// @[src/main/scala/npc/PC.scala:6:7, :14:21]
  wire [31:0] jump_pc = pc;	// @[src/main/scala/npc/PC.scala:14:21, :16:22]
  reg         state;	// @[src/main/scala/npc/PC.scala:35:24]
  always @(posedge clock) begin	// @[src/main/scala/npc/PC.scala:6:7]
    if (reset) begin	// @[src/main/scala/npc/PC.scala:6:7]
      pc <= 32'h80000000;	// @[src/main/scala/npc/PC.scala:14:21]
      state <= 1'h0;	// @[src/main/scala/npc/PC.scala:6:7, :7:16, :35:24]
    end
    else begin	// @[src/main/scala/npc/PC.scala:6:7]
      if (io_in_valid_0)	// @[src/main/scala/npc/PC.scala:6:7]
        pc <= pc + 32'h4;	// @[src/main/scala/npc/PC.scala:14:21, :30:22]
      state <= ~state & io_in_valid_0 | state;	// @[src/main/scala/npc/PC.scala:6:7, :35:24, :37:19, :39:31, :41:23]
    end
  end // always @(posedge)
  assign io_next_pc = io_next_pc_0;	// @[src/main/scala/npc/PC.scala:6:7]
endmodule

// VCS coverage exclude_file
module mem_10240x8(	// @[src/main/scala/npc/AXI.scala:68:16]
  input  [13:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [7:0]  R0_data,
  input  [13:0] R1_addr,
  input         R1_en,
                R1_clk,
  output [7:0]  R1_data,
  input  [13:0] R2_addr,
  input         R2_en,
                R2_clk,
  output [7:0]  R2_data,
  input  [13:0] R3_addr,
  input         R3_en,
                R3_clk,
  output [7:0]  R3_data,
  input  [13:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [7:0]  W0_data
);

  reg [7:0] Memory[0:10239];	// @[src/main/scala/npc/AXI.scala:68:16]
  always @(posedge W0_clk) begin	// @[src/main/scala/npc/AXI.scala:68:16]
    if (W0_en & 1'h1)	// @[src/main/scala/npc/AXI.scala:68:16]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/npc/AXI.scala:68:16]
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 8'bx;	// @[src/main/scala/npc/AXI.scala:68:16]
  assign R1_data = R1_en ? Memory[R1_addr] : 8'bx;	// @[src/main/scala/npc/AXI.scala:68:16]
  assign R2_data = R2_en ? Memory[R2_addr] : 8'bx;	// @[src/main/scala/npc/AXI.scala:68:16]
  assign R3_data = R3_en ? Memory[R3_addr] : 8'bx;	// @[src/main/scala/npc/AXI.scala:68:16]
endmodule

module Date_Memory(	// @[src/main/scala/npc/AXI.scala:39:7]
  input         clock,	// @[src/main/scala/npc/AXI.scala:39:7]
                reset,	// @[src/main/scala/npc/AXI.scala:39:7]
                io_clk,	// @[src/main/scala/npc/AXI.scala:40:14]
                io_arvalid,	// @[src/main/scala/npc/AXI.scala:40:14]
  input  [31:0] io_araddr,	// @[src/main/scala/npc/AXI.scala:40:14]
  output        io_arready,	// @[src/main/scala/npc/AXI.scala:40:14]
  output [31:0] io_rdata,	// @[src/main/scala/npc/AXI.scala:40:14]
  output        io_rvalid,	// @[src/main/scala/npc/AXI.scala:40:14]
  input         io_rready,	// @[src/main/scala/npc/AXI.scala:40:14]
                io_awvalid,	// @[src/main/scala/npc/AXI.scala:40:14]
  output        io_awready,	// @[src/main/scala/npc/AXI.scala:40:14]
  input         io_wvalid,	// @[src/main/scala/npc/AXI.scala:40:14]
  input  [31:0] io_wdata,	// @[src/main/scala/npc/AXI.scala:40:14]
  output        io_wready,	// @[src/main/scala/npc/AXI.scala:40:14]
                io_bvalid,	// @[src/main/scala/npc/AXI.scala:40:14]
  input         io_bready	// @[src/main/scala/npc/AXI.scala:40:14]
);

  wire [7:0]  _mem_ext_R0_data;	// @[src/main/scala/npc/AXI.scala:68:16]
  wire [7:0]  _mem_ext_R1_data;	// @[src/main/scala/npc/AXI.scala:68:16]
  wire [7:0]  _mem_ext_R2_data;	// @[src/main/scala/npc/AXI.scala:68:16]
  wire [7:0]  _mem_ext_R3_data;	// @[src/main/scala/npc/AXI.scala:68:16]
  wire        io_clk_0 = io_clk;	// @[src/main/scala/npc/AXI.scala:39:7]
  wire        io_arvalid_0 = io_arvalid;	// @[src/main/scala/npc/AXI.scala:39:7]
  wire [31:0] io_araddr_0 = io_araddr;	// @[src/main/scala/npc/AXI.scala:39:7]
  wire        io_rready_0 = io_rready;	// @[src/main/scala/npc/AXI.scala:39:7]
  wire        io_awvalid_0 = io_awvalid;	// @[src/main/scala/npc/AXI.scala:39:7]
  wire        io_wvalid_0 = io_wvalid;	// @[src/main/scala/npc/AXI.scala:39:7]
  wire [31:0] io_wdata_0 = io_wdata;	// @[src/main/scala/npc/AXI.scala:39:7]
  wire        io_bready_0 = io_bready;	// @[src/main/scala/npc/AXI.scala:39:7]
  wire        io_load_unsign = 1'h0;	// @[src/main/scala/npc/AXI.scala:39:7, :40:14, :68:16, :119:60, :121:21, :122:21, :124:21]
  wire        io_rresp = 1'h0;	// @[src/main/scala/npc/AXI.scala:39:7, :40:14, :68:16, :119:60, :121:21, :122:21, :124:21]
  wire        io_bresp = 1'h0;	// @[src/main/scala/npc/AXI.scala:39:7, :40:14, :68:16, :119:60, :121:21, :122:21, :124:21]
  wire [29:0] writeAddr = 30'h0;	// @[src/main/scala/npc/AXI.scala:120:30]
  wire [31:0] io_len = 32'h4;	// @[src/main/scala/npc/AXI.scala:39:7, :40:14]
  wire [31:0] io_awaddr = 32'h0;	// @[src/main/scala/npc/AXI.scala:39:7, :40:14]
  wire        io_arready_0 = io_arvalid_0;	// @[src/main/scala/npc/AXI.scala:39:7]
  wire        io_awready_0 = io_awvalid_0;	// @[src/main/scala/npc/AXI.scala:39:7]
  wire        io_wready_0 = io_wvalid_0;	// @[src/main/scala/npc/AXI.scala:39:7]
  reg         rvalidReg;	// @[src/main/scala/npc/AXI.scala:79:26]
  wire        io_rvalid_0 = rvalidReg;	// @[src/main/scala/npc/AXI.scala:39:7, :79:26]
  reg         bvalidReg;	// @[src/main/scala/npc/AXI.scala:80:26]
  wire        io_bvalid_0 = bvalidReg;	// @[src/main/scala/npc/AXI.scala:39:7, :80:26]
  wire        _GEN = io_arvalid_0 & io_arready_0 & ~io_rvalid_0;	// @[src/main/scala/npc/AXI.scala:39:7, :91:{33,36}]
  wire [29:0] readAddr = io_araddr_0[31:2];	// @[src/main/scala/npc/AXI.scala:39:7, :92:29]
  wire [15:0] io_rdata_lo = {_mem_ext_R1_data, _mem_ext_R0_data};	// @[src/main/scala/npc/AXI.scala:68:16, :93:20]
  wire [15:0] io_rdata_hi = {_mem_ext_R3_data, _mem_ext_R2_data};	// @[src/main/scala/npc/AXI.scala:68:16, :93:20]
  wire [31:0] io_rdata_0 = _GEN ? {io_rdata_hi, io_rdata_lo} : 32'h0;	// @[src/main/scala/npc/AXI.scala:39:7, :40:14, :76:12, :91:{33,48}, :93:{14,20}]
  wire        _GEN_0 = io_awvalid_0 & io_awready_0 & io_wvalid_0 & io_wready_0;	// @[src/main/scala/npc/AXI.scala:39:7, :119:46]
  always @(posedge clock) begin	// @[src/main/scala/npc/AXI.scala:39:7]
    if (reset) begin	// @[src/main/scala/npc/AXI.scala:39:7]
      rvalidReg <= 1'h0;	// @[src/main/scala/npc/AXI.scala:39:7, :40:14, :68:16, :79:26, :119:60, :121:21, :122:21, :124:21]
      bvalidReg <= 1'h0;	// @[src/main/scala/npc/AXI.scala:39:7, :40:14, :68:16, :80:26, :119:60, :121:21, :122:21, :124:21]
    end
    else begin	// @[src/main/scala/npc/AXI.scala:39:7]
      rvalidReg <= ~(io_rvalid_0 & io_rready_0) & (_GEN | rvalidReg);	// @[src/main/scala/npc/AXI.scala:39:7, :79:26, :91:{33,48}, :99:15, :104:{18,32}, :105:15]
      bvalidReg <= ~(io_bvalid_0 & io_bready_0) & (_GEN_0 | bvalidReg);	// @[src/main/scala/npc/AXI.scala:39:7, :80:26, :119:{46,60}, :126:15, :131:{18,32}, :132:15]
    end
  end // always @(posedge)
  mem_10240x8 mem_ext (	// @[src/main/scala/npc/AXI.scala:68:16]
    .R0_addr (readAddr[13:0]),	// @[src/main/scala/npc/AXI.scala:92:29, :97:10]
    .R0_en   (_GEN),	// @[src/main/scala/npc/AXI.scala:91:33]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .R1_addr (readAddr[13:0] + 14'h1),	// @[src/main/scala/npc/AXI.scala:92:29, :94:20, :96:20]
    .R1_en   (_GEN),	// @[src/main/scala/npc/AXI.scala:91:33]
    .R1_clk  (clock),
    .R1_data (_mem_ext_R1_data),
    .R2_addr (readAddr[13:0] + 14'h2),	// @[src/main/scala/npc/AXI.scala:92:29, :94:20, :95:20, :123:{26,37}]
    .R2_en   (_GEN),	// @[src/main/scala/npc/AXI.scala:91:33]
    .R2_clk  (clock),
    .R2_data (_mem_ext_R2_data),
    .R3_addr (readAddr[13:0] + 14'h3),	// @[src/main/scala/npc/AXI.scala:92:29, :94:20]
    .R3_en   (_GEN),	// @[src/main/scala/npc/AXI.scala:91:33]
    .R3_clk  (clock),
    .R3_data (_mem_ext_R3_data),
    .W0_addr (14'h2),	// @[src/main/scala/npc/AXI.scala:123:{26,37}]
    .W0_en   (_GEN_0),	// @[src/main/scala/npc/AXI.scala:119:46]
    .W0_clk  (clock),
    .W0_data (io_wdata_0[23:16])	// @[src/main/scala/npc/AXI.scala:39:7, :123:55]
  );
  assign io_arready = io_arready_0;	// @[src/main/scala/npc/AXI.scala:39:7]
  assign io_rdata = io_rdata_0;	// @[src/main/scala/npc/AXI.scala:39:7]
  assign io_rvalid = io_rvalid_0;	// @[src/main/scala/npc/AXI.scala:39:7]
  assign io_awready = io_awready_0;	// @[src/main/scala/npc/AXI.scala:39:7]
  assign io_wready = io_wready_0;	// @[src/main/scala/npc/AXI.scala:39:7]
  assign io_bvalid = io_bvalid_0;	// @[src/main/scala/npc/AXI.scala:39:7]
endmodule

module AXI(	// @[src/main/scala/npc/AXI.scala:137:7]
  input         clock,	// @[src/main/scala/npc/AXI.scala:137:7]
                reset,	// @[src/main/scala/npc/AXI.scala:137:7]
  output        io_ifu_axi_in_ready,	// @[src/main/scala/npc/AXI.scala:138:16]
  input         io_ifu_axi_in_valid,	// @[src/main/scala/npc/AXI.scala:138:16]
                io_ifu_axi_in_bits_arvalid,	// @[src/main/scala/npc/AXI.scala:138:16]
  input  [31:0] io_ifu_axi_in_bits_araddr,	// @[src/main/scala/npc/AXI.scala:138:16]
  input         io_ifu_axi_out_ready,	// @[src/main/scala/npc/AXI.scala:138:16]
  output        io_ifu_axi_out_valid,	// @[src/main/scala/npc/AXI.scala:138:16]
                io_ifu_axi_out_bits_arready,	// @[src/main/scala/npc/AXI.scala:138:16]
                io_ifu_axi_out_bits_rvalid,	// @[src/main/scala/npc/AXI.scala:138:16]
  output [31:0] io_ifu_axi_out_bits_rdata,	// @[src/main/scala/npc/AXI.scala:138:16]
  output        io_ifu_axi_out_bits_awready,	// @[src/main/scala/npc/AXI.scala:138:16]
                io_ifu_axi_out_bits_wready,	// @[src/main/scala/npc/AXI.scala:138:16]
                io_ifu_axi_out_bits_bvalid,	// @[src/main/scala/npc/AXI.scala:138:16]
                io_isu_axi_in_ready,	// @[src/main/scala/npc/AXI.scala:138:16]
  input         io_isu_axi_in_valid,	// @[src/main/scala/npc/AXI.scala:138:16]
                io_isu_axi_in_bits_arvalid,	// @[src/main/scala/npc/AXI.scala:138:16]
                io_isu_axi_in_bits_awvalid,	// @[src/main/scala/npc/AXI.scala:138:16]
                io_isu_axi_in_bits_wvalid,	// @[src/main/scala/npc/AXI.scala:138:16]
  input  [31:0] io_isu_axi_in_bits_wdata,	// @[src/main/scala/npc/AXI.scala:138:16]
  input         io_isu_axi_out_ready,	// @[src/main/scala/npc/AXI.scala:138:16]
  output        io_isu_axi_out_valid,	// @[src/main/scala/npc/AXI.scala:138:16]
                io_isu_axi_out_bits_arready,	// @[src/main/scala/npc/AXI.scala:138:16]
                io_isu_axi_out_bits_rvalid,	// @[src/main/scala/npc/AXI.scala:138:16]
  output [31:0] io_isu_axi_out_bits_rdata,	// @[src/main/scala/npc/AXI.scala:138:16]
  output        io_isu_axi_out_bits_awready,	// @[src/main/scala/npc/AXI.scala:138:16]
                io_isu_axi_out_bits_wready,	// @[src/main/scala/npc/AXI.scala:138:16]
                io_isu_axi_out_bits_bvalid,	// @[src/main/scala/npc/AXI.scala:138:16]
  input         io_ifu_valid,	// @[src/main/scala/npc/AXI.scala:138:16]
                io_isu_valid	// @[src/main/scala/npc/AXI.scala:138:16]
);

  wire        _Mem_io_arready;	// @[src/main/scala/npc/AXI.scala:147:21]
  wire [31:0] _Mem_io_rdata;	// @[src/main/scala/npc/AXI.scala:147:21]
  wire        _Mem_io_rvalid;	// @[src/main/scala/npc/AXI.scala:147:21]
  wire        _Mem_io_awready;	// @[src/main/scala/npc/AXI.scala:147:21]
  wire        _Mem_io_wready;	// @[src/main/scala/npc/AXI.scala:147:21]
  wire        _Mem_io_bvalid;	// @[src/main/scala/npc/AXI.scala:147:21]
  wire        io_ifu_axi_in_valid_0 = io_ifu_axi_in_valid;	// @[src/main/scala/npc/AXI.scala:137:7]
  wire        io_ifu_axi_in_bits_arvalid_0 = io_ifu_axi_in_bits_arvalid;	// @[src/main/scala/npc/AXI.scala:137:7]
  wire [31:0] io_ifu_axi_in_bits_araddr_0 = io_ifu_axi_in_bits_araddr;	// @[src/main/scala/npc/AXI.scala:137:7]
  wire        io_ifu_axi_out_ready_0 = io_ifu_axi_out_ready;	// @[src/main/scala/npc/AXI.scala:137:7]
  wire        io_isu_axi_in_valid_0 = io_isu_axi_in_valid;	// @[src/main/scala/npc/AXI.scala:137:7]
  wire        io_isu_axi_in_bits_arvalid_0 = io_isu_axi_in_bits_arvalid;	// @[src/main/scala/npc/AXI.scala:137:7]
  wire        io_isu_axi_in_bits_awvalid_0 = io_isu_axi_in_bits_awvalid;	// @[src/main/scala/npc/AXI.scala:137:7]
  wire        io_isu_axi_in_bits_wvalid_0 = io_isu_axi_in_bits_wvalid;	// @[src/main/scala/npc/AXI.scala:137:7]
  wire [31:0] io_isu_axi_in_bits_wdata_0 = io_isu_axi_in_bits_wdata;	// @[src/main/scala/npc/AXI.scala:137:7]
  wire        io_isu_axi_out_ready_0 = io_isu_axi_out_ready;	// @[src/main/scala/npc/AXI.scala:137:7]
  wire        io_ifu_valid_0 = io_ifu_valid;	// @[src/main/scala/npc/AXI.scala:137:7]
  wire        io_isu_valid_0 = io_isu_valid;	// @[src/main/scala/npc/AXI.scala:137:7]
  wire        io_ifu_axi_in_bits_rready = 1'h1;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :195:23, :214:23]
  wire        io_ifu_axi_in_bits_bready = 1'h1;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :195:23, :214:23]
  wire        io_isu_axi_in_bits_rready = 1'h1;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :195:23, :214:23]
  wire        io_isu_axi_in_bits_bready = 1'h1;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :195:23, :214:23]
  wire [31:0] io_ifu_axi_in_bits_wstrb = 32'h4;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :147:21]
  wire [31:0] io_isu_axi_in_bits_wstrb = 32'h4;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :147:21]
  wire [31:0] io_ifu_axi_in_bits_awaddr = 32'h0;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :147:21]
  wire [31:0] io_ifu_axi_in_bits_wdata = 32'h0;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :147:21]
  wire [31:0] io_isu_axi_in_bits_araddr = 32'h0;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :147:21]
  wire [31:0] io_isu_axi_in_bits_awaddr = 32'h0;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :147:21]
  wire        io_ifu_axi_in_bits_load_unsign = 1'h0;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :147:21]
  wire        io_ifu_axi_in_bits_awvalid = 1'h0;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :147:21]
  wire        io_ifu_axi_in_bits_wvalid = 1'h0;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :147:21]
  wire        io_ifu_axi_out_bits_rresp = 1'h0;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :147:21]
  wire        io_ifu_axi_out_bits_bresp = 1'h0;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :147:21]
  wire        io_isu_axi_in_bits_load_unsign = 1'h0;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :147:21]
  wire        io_isu_axi_out_bits_rresp = 1'h0;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :147:21]
  wire        io_isu_axi_out_bits_bresp = 1'h0;	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :147:21]
  wire        ifu_selected;	// @[src/main/scala/npc/AXI.scala:183:39]
  wire        isu_selected;	// @[src/main/scala/npc/AXI.scala:184:39]
  reg  [2:0]  state;	// @[src/main/scala/npc/AXI.scala:151:24]
  wire        _io_isu_axi_out_valid_T = state == 3'h4;	// @[src/main/scala/npc/AXI.scala:151:24, :173:17, :183:49]
  assign ifu_selected = state == 3'h1 | _io_isu_axi_out_valid_T & io_ifu_valid_0;	// @[src/main/scala/npc/AXI.scala:137:7, :151:24, :156:17, :183:{29,39,49,59}]
  wire        io_ifu_axi_in_ready_0 = ifu_selected;	// @[src/main/scala/npc/AXI.scala:137:7, :183:39]
  assign isu_selected = state == 3'h2 | _io_isu_axi_out_valid_T & io_isu_valid_0;	// @[src/main/scala/npc/AXI.scala:137:7, :151:24, :158:17, :183:49, :184:{29,39,59}]
  wire        io_isu_axi_in_ready_0 = isu_selected;	// @[src/main/scala/npc/AXI.scala:137:7, :184:39]
  wire        io_ifu_axi_out_bits_arready_0 =
    ifu_selected & _Mem_io_arready & _io_isu_axi_out_valid_T;	// @[src/main/scala/npc/AXI.scala:137:7, :147:21, :183:{39,49}, :188:77]
  wire        io_isu_axi_out_bits_arready_0 =
    isu_selected & _Mem_io_arready & _io_isu_axi_out_valid_T;	// @[src/main/scala/npc/AXI.scala:137:7, :147:21, :183:49, :184:39, :189:77]
  wire        io_ifu_axi_out_bits_rvalid_0 =
    ifu_selected & _Mem_io_rvalid & _io_isu_axi_out_valid_T;	// @[src/main/scala/npc/AXI.scala:137:7, :147:21, :183:{39,49}, :193:75]
  wire        io_isu_axi_out_bits_rvalid_0 =
    isu_selected & _Mem_io_rvalid & _io_isu_axi_out_valid_T;	// @[src/main/scala/npc/AXI.scala:137:7, :147:21, :183:49, :184:39, :194:75]
  wire        io_ifu_axi_out_bits_awready_0 =
    ifu_selected & _Mem_io_awready & _io_isu_axi_out_valid_T;	// @[src/main/scala/npc/AXI.scala:137:7, :147:21, :183:{39,49}, :202:77]
  wire        io_isu_axi_out_bits_awready_0 =
    isu_selected & _Mem_io_awready & _io_isu_axi_out_valid_T;	// @[src/main/scala/npc/AXI.scala:137:7, :147:21, :183:49, :184:39, :203:77]
  wire        io_ifu_axi_out_bits_wready_0 =
    ifu_selected & _Mem_io_wready & _io_isu_axi_out_valid_T;	// @[src/main/scala/npc/AXI.scala:137:7, :147:21, :183:{39,49}, :207:75]
  wire        io_isu_axi_out_bits_wready_0 =
    isu_selected & _Mem_io_wready & _io_isu_axi_out_valid_T;	// @[src/main/scala/npc/AXI.scala:137:7, :147:21, :183:49, :184:39, :208:75]
  wire        io_ifu_axi_out_bits_bvalid_0 =
    ifu_selected & _Mem_io_bvalid & _io_isu_axi_out_valid_T;	// @[src/main/scala/npc/AXI.scala:137:7, :147:21, :183:{39,49}, :212:75]
  wire        io_isu_axi_out_bits_bvalid_0 =
    isu_selected & _Mem_io_bvalid & _io_isu_axi_out_valid_T;	// @[src/main/scala/npc/AXI.scala:137:7, :147:21, :183:49, :184:39, :213:75]
  wire        io_ifu_axi_out_valid_0 = _io_isu_axi_out_valid_T & ifu_selected;	// @[src/main/scala/npc/AXI.scala:137:7, :183:{39,49}, :220:48]
  wire        io_isu_axi_out_valid_0 = _io_isu_axi_out_valid_T & isu_selected;	// @[src/main/scala/npc/AXI.scala:137:7, :183:49, :184:39, :221:48]
  always @(posedge clock) begin	// @[src/main/scala/npc/AXI.scala:137:7]
    if (reset)	// @[src/main/scala/npc/AXI.scala:137:7]
      state <= 3'h0;	// @[src/main/scala/npc/AXI.scala:151:24]
    else if (state == 3'h0) begin	// @[src/main/scala/npc/AXI.scala:151:24, :153:19]
      if (io_ifu_valid_0)	// @[src/main/scala/npc/AXI.scala:137:7]
        state <= 3'h1;	// @[src/main/scala/npc/AXI.scala:151:24, :156:17]
      else if (io_isu_valid_0)	// @[src/main/scala/npc/AXI.scala:137:7]
        state <= 3'h2;	// @[src/main/scala/npc/AXI.scala:151:24, :158:17]
    end
    else if (state == 3'h1) begin	// @[src/main/scala/npc/AXI.scala:151:24, :153:19, :156:17]
      if (io_ifu_axi_in_valid_0 & io_ifu_axi_in_bits_arvalid_0)	// @[src/main/scala/npc/AXI.scala:137:7, :162:34]
        state <= 3'h3;	// @[src/main/scala/npc/AXI.scala:151:24, :163:17]
    end
    else if (state == 3'h2) begin	// @[src/main/scala/npc/AXI.scala:151:24, :153:19, :158:17]
      if (io_isu_axi_in_valid_0
          & (io_isu_axi_in_bits_arvalid_0 | io_isu_axi_in_bits_awvalid_0))	// @[src/main/scala/npc/AXI.scala:137:7, :167:{34,65}]
        state <= 3'h3;	// @[src/main/scala/npc/AXI.scala:151:24, :163:17]
    end
    else if (state == 3'h3 & (io_ifu_axi_out_ready_0 | io_isu_axi_out_ready_0))	// @[src/main/scala/npc/AXI.scala:137:7, :151:24, :153:19, :163:17, :172:{35,60}, :173:17]
      state <= 3'h4;	// @[src/main/scala/npc/AXI.scala:151:24, :173:17]
  end // always @(posedge)
  Date_Memory Mem (	// @[src/main/scala/npc/AXI.scala:147:21]
    .clock      (clock),
    .reset      (reset),
    .io_clk     (clock),
    .io_arvalid
      (ifu_selected ? io_ifu_axi_in_bits_arvalid_0 : io_isu_axi_in_bits_arvalid_0),	// @[src/main/scala/npc/AXI.scala:137:7, :183:39, :187:24]
    .io_araddr  (ifu_selected ? io_ifu_axi_in_bits_araddr_0 : 32'h0),	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :147:21, :183:39, :190:23]
    .io_arready (_Mem_io_arready),
    .io_rdata   (_Mem_io_rdata),
    .io_rvalid  (_Mem_io_rvalid),
    .io_rready  (_io_isu_axi_out_valid_T),	// @[src/main/scala/npc/AXI.scala:183:49]
    .io_awvalid (~ifu_selected & io_isu_axi_in_bits_awvalid_0),	// @[src/main/scala/npc/AXI.scala:137:7, :183:39, :201:24]
    .io_awready (_Mem_io_awready),
    .io_wvalid  (~ifu_selected & io_isu_axi_in_bits_wvalid_0 & _io_isu_axi_out_valid_T),	// @[src/main/scala/npc/AXI.scala:137:7, :183:{39,49}, :201:24, :206:92]
    .io_wdata   (ifu_selected ? 32'h0 : io_isu_axi_in_bits_wdata_0),	// @[src/main/scala/npc/AXI.scala:137:7, :138:16, :147:21, :183:39, :209:22]
    .io_wready  (_Mem_io_wready),
    .io_bvalid  (_Mem_io_bvalid),
    .io_bready  (_io_isu_axi_out_valid_T)	// @[src/main/scala/npc/AXI.scala:183:49]
  );
  wire [31:0] io_ifu_axi_out_bits_rdata_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_ifu_axi_out_bits_rdata_0 = _Mem_io_rdata;	// @[src/main/scala/npc/AXI.scala:137:7, :147:21]
  wire [31:0] io_isu_axi_out_bits_rdata_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_isu_axi_out_bits_rdata_0 = _Mem_io_rdata;	// @[src/main/scala/npc/AXI.scala:137:7, :147:21]
  assign io_ifu_axi_in_ready = io_ifu_axi_in_ready_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_ifu_axi_out_valid = io_ifu_axi_out_valid_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_ifu_axi_out_bits_arready = io_ifu_axi_out_bits_arready_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_ifu_axi_out_bits_rvalid = io_ifu_axi_out_bits_rvalid_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_ifu_axi_out_bits_rdata = io_ifu_axi_out_bits_rdata_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_ifu_axi_out_bits_awready = io_ifu_axi_out_bits_awready_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_ifu_axi_out_bits_wready = io_ifu_axi_out_bits_wready_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_ifu_axi_out_bits_bvalid = io_ifu_axi_out_bits_bvalid_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_isu_axi_in_ready = io_isu_axi_in_ready_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_isu_axi_out_valid = io_isu_axi_out_valid_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_isu_axi_out_bits_arready = io_isu_axi_out_bits_arready_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_isu_axi_out_bits_rvalid = io_isu_axi_out_bits_rvalid_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_isu_axi_out_bits_rdata = io_isu_axi_out_bits_rdata_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_isu_axi_out_bits_awready = io_isu_axi_out_bits_awready_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_isu_axi_out_bits_wready = io_isu_axi_out_bits_wready_0;	// @[src/main/scala/npc/AXI.scala:137:7]
  assign io_isu_axi_out_bits_bvalid = io_isu_axi_out_bits_bvalid_0;	// @[src/main/scala/npc/AXI.scala:137:7]
endmodule

module top(	// @[src/main/scala/npc/top.scala:8:7]
  input         clock,	// @[src/main/scala/npc/top.scala:8:7]
                reset,	// @[src/main/scala/npc/top.scala:8:7]
  output [31:0] io_pc,	// @[src/main/scala/npc/top.scala:9:16]
                io_alu_rsl,	// @[src/main/scala/npc/top.scala:9:16]
                io_inst,	// @[src/main/scala/npc/top.scala:9:16]
                io_imm,	// @[src/main/scala/npc/top.scala:9:16]
  output        io_diff_test,	// @[src/main/scala/npc/top.scala:9:16]
                io_wbu_valid	// @[src/main/scala/npc/top.scala:9:16]
);

  wire        _axi_io_ifu_axi_in_ready;	// @[src/main/scala/npc/top.scala:24:21]
  wire        _axi_io_ifu_axi_out_valid;	// @[src/main/scala/npc/top.scala:24:21]
  wire        _axi_io_ifu_axi_out_bits_arready;	// @[src/main/scala/npc/top.scala:24:21]
  wire        _axi_io_ifu_axi_out_bits_rvalid;	// @[src/main/scala/npc/top.scala:24:21]
  wire [31:0] _axi_io_ifu_axi_out_bits_rdata;	// @[src/main/scala/npc/top.scala:24:21]
  wire        _axi_io_ifu_axi_out_bits_awready;	// @[src/main/scala/npc/top.scala:24:21]
  wire        _axi_io_ifu_axi_out_bits_wready;	// @[src/main/scala/npc/top.scala:24:21]
  wire        _axi_io_ifu_axi_out_bits_bvalid;	// @[src/main/scala/npc/top.scala:24:21]
  wire        _axi_io_isu_axi_in_ready;	// @[src/main/scala/npc/top.scala:24:21]
  wire        _axi_io_isu_axi_out_valid;	// @[src/main/scala/npc/top.scala:24:21]
  wire        _axi_io_isu_axi_out_bits_arready;	// @[src/main/scala/npc/top.scala:24:21]
  wire        _axi_io_isu_axi_out_bits_rvalid;	// @[src/main/scala/npc/top.scala:24:21]
  wire [31:0] _axi_io_isu_axi_out_bits_rdata;	// @[src/main/scala/npc/top.scala:24:21]
  wire        _axi_io_isu_axi_out_bits_awready;	// @[src/main/scala/npc/top.scala:24:21]
  wire        _axi_io_isu_axi_out_bits_wready;	// @[src/main/scala/npc/top.scala:24:21]
  wire        _axi_io_isu_axi_out_bits_bvalid;	// @[src/main/scala/npc/top.scala:24:21]
  wire [31:0] _pc_io_next_pc;	// @[src/main/scala/npc/top.scala:23:21]
  wire        _wbu_io_in_ready;	// @[src/main/scala/npc/top.scala:22:21]
  wire        _wbu_io_out_valid;	// @[src/main/scala/npc/top.scala:22:21]
  wire [31:0] _wbu_io_out_bits_rd1;	// @[src/main/scala/npc/top.scala:22:21]
  wire [31:0] _wbu_io_dm_out;	// @[src/main/scala/npc/top.scala:22:21]
  wire        _wbu_io_wbu_valid;	// @[src/main/scala/npc/top.scala:22:21]
  wire        _isu_io_in_ready;	// @[src/main/scala/npc/top.scala:21:21]
  wire        _isu_io_out_valid;	// @[src/main/scala/npc/top.scala:21:21]
  wire [31:0] _isu_io_out_bits_dm_out;	// @[src/main/scala/npc/top.scala:21:21]
  wire [31:0] _isu_io_out_bits_rd1;	// @[src/main/scala/npc/top.scala:21:21]
  wire        _isu_io_isu_axi_out_valid;	// @[src/main/scala/npc/top.scala:21:21]
  wire        _isu_io_isu_axi_out_bits_arvalid;	// @[src/main/scala/npc/top.scala:21:21]
  wire        _isu_io_isu_axi_out_bits_awvalid;	// @[src/main/scala/npc/top.scala:21:21]
  wire        _isu_io_isu_axi_out_bits_wvalid;	// @[src/main/scala/npc/top.scala:21:21]
  wire [31:0] _isu_io_isu_axi_out_bits_wdata;	// @[src/main/scala/npc/top.scala:21:21]
  wire        _isu_io_isu_axi_in_ready;	// @[src/main/scala/npc/top.scala:21:21]
  wire        _isu_io_isu_valid;	// @[src/main/scala/npc/top.scala:21:21]
  wire        _exu_io_in_ready;	// @[src/main/scala/npc/top.scala:20:21]
  wire        _exu_io_out_valid;	// @[src/main/scala/npc/top.scala:20:21]
  wire [31:0] _exu_io_out_bits_data;	// @[src/main/scala/npc/top.scala:20:21]
  wire [31:0] _exu_io_out_bits_rd1;	// @[src/main/scala/npc/top.scala:20:21]
  wire        _idu_io_in_ready;	// @[src/main/scala/npc/top.scala:19:21]
  wire        _idu_io_out_valid;	// @[src/main/scala/npc/top.scala:19:21]
  wire [31:0] _idu_io_out_bits_rs1;	// @[src/main/scala/npc/top.scala:19:21]
  wire [31:0] _idu_io_out_bits_rs2;	// @[src/main/scala/npc/top.scala:19:21]
  wire        _ifu_io_out_valid;	// @[src/main/scala/npc/top.scala:18:21]
  wire        _ifu_io_ifu_axi_out_valid;	// @[src/main/scala/npc/top.scala:18:21]
  wire        _ifu_io_ifu_axi_out_bits_arvalid;	// @[src/main/scala/npc/top.scala:18:21]
  wire [31:0] _ifu_io_ifu_axi_out_bits_araddr;	// @[src/main/scala/npc/top.scala:18:21]
  wire        _ifu_io_ifu_axi_in_ready;	// @[src/main/scala/npc/top.scala:18:21]
  wire        _ifu_io_ifu_valid;	// @[src/main/scala/npc/top.scala:18:21]
  IFU ifu (	// @[src/main/scala/npc/top.scala:18:21]
    .clock                       (clock),
    .reset                       (reset),
    .io_pc                       (_pc_io_next_pc),	// @[src/main/scala/npc/top.scala:23:21]
    .io_out_ready                (_idu_io_in_ready),	// @[src/main/scala/npc/top.scala:19:21]
    .io_out_valid                (_ifu_io_out_valid),
    .io_ifu_axi_out_ready        (_axi_io_ifu_axi_in_ready),	// @[src/main/scala/npc/top.scala:24:21]
    .io_ifu_axi_out_valid        (_ifu_io_ifu_axi_out_valid),
    .io_ifu_axi_out_bits_arvalid (_ifu_io_ifu_axi_out_bits_arvalid),
    .io_ifu_axi_out_bits_araddr  (_ifu_io_ifu_axi_out_bits_araddr),
    .io_ifu_axi_in_ready         (_ifu_io_ifu_axi_in_ready),
    .io_ifu_axi_in_valid         (_axi_io_ifu_axi_out_valid),	// @[src/main/scala/npc/top.scala:24:21]
    .io_ifu_axi_in_bits_arready  (_axi_io_ifu_axi_out_bits_arready),	// @[src/main/scala/npc/top.scala:24:21]
    .io_ifu_axi_in_bits_rvalid   (_axi_io_ifu_axi_out_bits_rvalid),	// @[src/main/scala/npc/top.scala:24:21]
    .io_ifu_axi_in_bits_rdata    (_axi_io_ifu_axi_out_bits_rdata),	// @[src/main/scala/npc/top.scala:24:21]
    .io_ifu_axi_in_bits_awready  (_axi_io_ifu_axi_out_bits_awready),	// @[src/main/scala/npc/top.scala:24:21]
    .io_ifu_axi_in_bits_wready   (_axi_io_ifu_axi_out_bits_wready),	// @[src/main/scala/npc/top.scala:24:21]
    .io_ifu_axi_in_bits_bvalid   (_axi_io_ifu_axi_out_bits_bvalid),	// @[src/main/scala/npc/top.scala:24:21]
    .io_ifu_valid                (_ifu_io_ifu_valid),
    .io_diff_test                (io_diff_test)
  );
  IDU idu (	// @[src/main/scala/npc/top.scala:19:21]
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_idu_io_in_ready),
    .io_in_valid     (_ifu_io_out_valid),	// @[src/main/scala/npc/top.scala:18:21]
    .io_out_ready    (_exu_io_in_ready),	// @[src/main/scala/npc/top.scala:20:21]
    .io_out_valid    (_idu_io_out_valid),
    .io_out_bits_rs1 (_idu_io_out_bits_rs1),
    .io_out_bits_rs2 (_idu_io_out_bits_rs2),
    .io_dm_out       (_wbu_io_dm_out),	// @[src/main/scala/npc/top.scala:22:21]
    .io_wbu_valid    (_wbu_io_wbu_valid)	// @[src/main/scala/npc/top.scala:22:21]
  );
  EXU exu (	// @[src/main/scala/npc/top.scala:20:21]
    .clock            (clock),
    .reset            (reset),
    .io_in_ready      (_exu_io_in_ready),
    .io_in_valid      (_idu_io_out_valid),	// @[src/main/scala/npc/top.scala:19:21]
    .io_in_bits_rs1   (_idu_io_out_bits_rs1),	// @[src/main/scala/npc/top.scala:19:21]
    .io_in_bits_rs2   (_idu_io_out_bits_rs2),	// @[src/main/scala/npc/top.scala:19:21]
    .io_out_ready     (_isu_io_in_ready),	// @[src/main/scala/npc/top.scala:21:21]
    .io_out_valid     (_exu_io_out_valid),
    .io_out_bits_data (_exu_io_out_bits_data),
    .io_out_bits_rd1  (_exu_io_out_bits_rd1)
  );
  ISU isu (	// @[src/main/scala/npc/top.scala:21:21]
    .clock                       (clock),
    .reset                       (reset),
    .io_in_ready                 (_isu_io_in_ready),
    .io_in_valid                 (_exu_io_out_valid),	// @[src/main/scala/npc/top.scala:20:21]
    .io_in_bits_data             (_exu_io_out_bits_data),	// @[src/main/scala/npc/top.scala:20:21]
    .io_in_bits_rd1              (_exu_io_out_bits_rd1),	// @[src/main/scala/npc/top.scala:20:21]
    .io_out_ready                (_wbu_io_in_ready),	// @[src/main/scala/npc/top.scala:22:21]
    .io_out_valid                (_isu_io_out_valid),
    .io_out_bits_dm_out          (_isu_io_out_bits_dm_out),
    .io_out_bits_rd1             (_isu_io_out_bits_rd1),
    .io_isu_axi_out_ready        (_axi_io_isu_axi_in_ready),	// @[src/main/scala/npc/top.scala:24:21]
    .io_isu_axi_out_valid        (_isu_io_isu_axi_out_valid),
    .io_isu_axi_out_bits_arvalid (_isu_io_isu_axi_out_bits_arvalid),
    .io_isu_axi_out_bits_awvalid (_isu_io_isu_axi_out_bits_awvalid),
    .io_isu_axi_out_bits_wvalid  (_isu_io_isu_axi_out_bits_wvalid),
    .io_isu_axi_out_bits_wdata   (_isu_io_isu_axi_out_bits_wdata),
    .io_isu_axi_in_ready         (_isu_io_isu_axi_in_ready),
    .io_isu_axi_in_valid         (_axi_io_isu_axi_out_valid),	// @[src/main/scala/npc/top.scala:24:21]
    .io_isu_axi_in_bits_arready  (_axi_io_isu_axi_out_bits_arready),	// @[src/main/scala/npc/top.scala:24:21]
    .io_isu_axi_in_bits_rvalid   (_axi_io_isu_axi_out_bits_rvalid),	// @[src/main/scala/npc/top.scala:24:21]
    .io_isu_axi_in_bits_rdata    (_axi_io_isu_axi_out_bits_rdata),	// @[src/main/scala/npc/top.scala:24:21]
    .io_isu_axi_in_bits_awready  (_axi_io_isu_axi_out_bits_awready),	// @[src/main/scala/npc/top.scala:24:21]
    .io_isu_axi_in_bits_wready   (_axi_io_isu_axi_out_bits_wready),	// @[src/main/scala/npc/top.scala:24:21]
    .io_isu_axi_in_bits_bvalid   (_axi_io_isu_axi_out_bits_bvalid),	// @[src/main/scala/npc/top.scala:24:21]
    .io_isu_valid                (_isu_io_isu_valid),
    .io_wbu_valid                (_wbu_io_wbu_valid)	// @[src/main/scala/npc/top.scala:22:21]
  );
  WBU wbu (	// @[src/main/scala/npc/top.scala:22:21]
    .clock             (clock),
    .reset             (reset),
    .io_in_ready       (_wbu_io_in_ready),
    .io_in_valid       (_isu_io_out_valid),	// @[src/main/scala/npc/top.scala:21:21]
    .io_in_bits_dm_out (_isu_io_out_bits_dm_out),	// @[src/main/scala/npc/top.scala:21:21]
    .io_in_bits_rd1    (_isu_io_out_bits_rd1),	// @[src/main/scala/npc/top.scala:21:21]
    .io_out_valid      (_wbu_io_out_valid),
    .io_out_bits_rd1   (_wbu_io_out_bits_rd1),
    .io_dm_out         (_wbu_io_dm_out),
    .io_wbu_valid      (_wbu_io_wbu_valid)
  );
  PC pc (	// @[src/main/scala/npc/top.scala:23:21]
    .clock          (clock),
    .reset          (reset),
    .io_next_pc     (_pc_io_next_pc),
    .io_in_valid    (_wbu_io_out_valid),	// @[src/main/scala/npc/top.scala:22:21]
    .io_in_bits_rd1 (_wbu_io_out_bits_rd1)	// @[src/main/scala/npc/top.scala:22:21]
  );
  AXI axi (	// @[src/main/scala/npc/top.scala:24:21]
    .clock                       (clock),
    .reset                       (reset),
    .io_ifu_axi_in_ready         (_axi_io_ifu_axi_in_ready),
    .io_ifu_axi_in_valid         (_ifu_io_ifu_axi_out_valid),	// @[src/main/scala/npc/top.scala:18:21]
    .io_ifu_axi_in_bits_arvalid  (_ifu_io_ifu_axi_out_bits_arvalid),	// @[src/main/scala/npc/top.scala:18:21]
    .io_ifu_axi_in_bits_araddr   (_ifu_io_ifu_axi_out_bits_araddr),	// @[src/main/scala/npc/top.scala:18:21]
    .io_ifu_axi_out_ready        (_ifu_io_ifu_axi_in_ready),	// @[src/main/scala/npc/top.scala:18:21]
    .io_ifu_axi_out_valid        (_axi_io_ifu_axi_out_valid),
    .io_ifu_axi_out_bits_arready (_axi_io_ifu_axi_out_bits_arready),
    .io_ifu_axi_out_bits_rvalid  (_axi_io_ifu_axi_out_bits_rvalid),
    .io_ifu_axi_out_bits_rdata   (_axi_io_ifu_axi_out_bits_rdata),
    .io_ifu_axi_out_bits_awready (_axi_io_ifu_axi_out_bits_awready),
    .io_ifu_axi_out_bits_wready  (_axi_io_ifu_axi_out_bits_wready),
    .io_ifu_axi_out_bits_bvalid  (_axi_io_ifu_axi_out_bits_bvalid),
    .io_isu_axi_in_ready         (_axi_io_isu_axi_in_ready),
    .io_isu_axi_in_valid         (_isu_io_isu_axi_out_valid),	// @[src/main/scala/npc/top.scala:21:21]
    .io_isu_axi_in_bits_arvalid  (_isu_io_isu_axi_out_bits_arvalid),	// @[src/main/scala/npc/top.scala:21:21]
    .io_isu_axi_in_bits_awvalid  (_isu_io_isu_axi_out_bits_awvalid),	// @[src/main/scala/npc/top.scala:21:21]
    .io_isu_axi_in_bits_wvalid   (_isu_io_isu_axi_out_bits_wvalid),	// @[src/main/scala/npc/top.scala:21:21]
    .io_isu_axi_in_bits_wdata    (_isu_io_isu_axi_out_bits_wdata),	// @[src/main/scala/npc/top.scala:21:21]
    .io_isu_axi_out_ready        (_isu_io_isu_axi_in_ready),	// @[src/main/scala/npc/top.scala:21:21]
    .io_isu_axi_out_valid        (_axi_io_isu_axi_out_valid),
    .io_isu_axi_out_bits_arready (_axi_io_isu_axi_out_bits_arready),
    .io_isu_axi_out_bits_rvalid  (_axi_io_isu_axi_out_bits_rvalid),
    .io_isu_axi_out_bits_rdata   (_axi_io_isu_axi_out_bits_rdata),
    .io_isu_axi_out_bits_awready (_axi_io_isu_axi_out_bits_awready),
    .io_isu_axi_out_bits_wready  (_axi_io_isu_axi_out_bits_wready),
    .io_isu_axi_out_bits_bvalid  (_axi_io_isu_axi_out_bits_bvalid),
    .io_ifu_valid                (_ifu_io_ifu_valid),	// @[src/main/scala/npc/top.scala:18:21]
    .io_isu_valid                (_isu_io_isu_valid)	// @[src/main/scala/npc/top.scala:21:21]
  );
  assign io_pc = 32'h0;	// @[src/main/scala/npc/top.scala:8:7, :18:21, :19:21, :20:21, :21:21, :22:21, :23:21, :24:21]
  assign io_alu_rsl = 32'h0;	// @[src/main/scala/npc/top.scala:8:7, :18:21, :19:21, :20:21, :21:21, :22:21, :23:21, :24:21]
  assign io_inst = 32'h0;	// @[src/main/scala/npc/top.scala:8:7, :18:21, :19:21, :20:21, :21:21, :22:21, :23:21, :24:21]
  assign io_imm = 32'h0;	// @[src/main/scala/npc/top.scala:8:7, :18:21, :19:21, :20:21, :21:21, :22:21, :23:21, :24:21]
  assign io_wbu_valid = _wbu_io_wbu_valid;	// @[src/main/scala/npc/top.scala:8:7, :22:21]
endmodule

