// Seed: 4148904474
module module_0 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    input tri1 id_3,
    output id_4
);
  assign id_4[1] = id_3[1];
endmodule
