#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct  8 11:50:10 2020
# Process ID: 16156
# Current directory: C:/Users/abby_joseph1/Documents/GitHub/Lab07/Lab07
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16432 C:\Users\abby_joseph1\Documents\GitHub\Lab07\Lab07\Lab07.xpr
# Log file: C:/Users/abby_joseph1/Documents/GitHub/Lab07/Lab07/vivado.log
# Journal file: C:/Users/abby_joseph1/Documents/GitHub/Lab07/Lab07\vivado.jou
#---------------------------------------------------------stastart_gopen_project C:/Users/abby_joseph1/Documents/GitHub/Lab07/Lab07/Lab07.xpr
pr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/add3_test.sv w ]
add_files -fileset sim_1 C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/add3_test.sv
update_compile_order -fileset sim_1
launch_simulation
source add3_test.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
source add3_test.tcl
close_sim
launch_simulation
source add3_test.tcl
close_sim
launch_simulation
source add3_test.tcl
close_sim
launch_simulation
source add3_test.tcl
close_sim
launch_simulation
source add3_test.tcl
close_sim
close [ open C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/BCD6b.sv w ]
add_files C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/BCD6b.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_fileset -simset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_2]
close [ open C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/BCD6b_test.sv w ]
add_files -fileset sim_2 C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/BCD6b_test.sv
current_fileset -simset [ get_filesets sim_2 ]
update_compile_order -fileset sim_2
launch_simulation -simset [get_filesets sim_2 ]
source BCD6b_test.tcl
update_compile_order -fileset sim_2
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source BCD6b_test.tcl
close_sim
close [ open C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv w ]
add_files C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv
update_compile_order -fileset sources_1
create_fileset -simset sim_3
set_property SOURCE_SET sources_1 [get_filesets sim_3]
close [ open C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv w ]
add_files -fileset sim_3 C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv
update_compile_order -fileset sim_3
