 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : openMSP430
Version: K-2015.06
Date   : Wed Jan 26 23:48:30 2022
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: irq[5] (input port clocked by dco_clk)
  Endpoint: pmem_addr[10]
            (output port clocked by dco_clk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  input external delay                                  300.00     800.00 r
  irq[5] (in)                                             0.00     800.00 r
  frontend_0/irq[5] (omsp_frontend)                       0.00     800.00 r
  frontend_0/U276/QN (NOR4X0)                             0.96     800.96 f
  frontend_0/U420/QN (NAND4X0)                            0.15     801.11 r
  frontend_0/U49/QN (NAND2X0)                             0.10     801.21 f
  frontend_0/U52/QN (NAND2X0)                             0.10     801.31 r
  frontend_0/U423/QN (NAND3X0)                            0.18     801.49 f
  frontend_0/U92/Q (AND3X1)                               0.29     801.78 f
  frontend_0/U447/Q (MUX21X1)                             0.27     802.05 f
  frontend_0/U95/ZN (INVX0)                               0.08     802.13 r
  frontend_0/U450/QN (NAND2X1)                            0.10     802.23 f
  frontend_0/U70/ZN (INVX0)                               0.09     802.33 r
  frontend_0/U50/QN (NAND2X0)                             0.11     802.43 f
  frontend_0/U452/QN (NAND3X0)                            0.13     802.57 r
  frontend_0/U68/ZN (INVX0)                               0.12     802.68 f
  frontend_0/U493/QN (NAND3X0)                            0.16     802.85 r
  frontend_0/U109/Q (AND2X1)                              0.15     803.00 r
  frontend_0/U501/QN (NAND4X0)                            0.12     803.12 f
  frontend_0/U105/ZN (INVX0)                              0.10     803.22 r
  frontend_0/U502/Q (OA21X1)                              0.14     803.36 r
  frontend_0/U279/QN (NOR3X0)                             0.12     803.48 f
  frontend_0/U169/QN (NOR4X0)                             0.19     803.67 r
  frontend_0/U277/QN (NAND4X0)                            0.12     803.78 f
  frontend_0/U69/QN (NAND3X0)                             0.13     803.92 r
  frontend_0/U54/QN (NAND2X0)                             0.12     804.03 f
  frontend_0/U113/ZN (INVX0)                              0.12     804.15 r
  frontend_0/U548/Q (AND2X1)                              0.15     804.30 r
  frontend_0/U546/Q (AND2X1)                              0.14     804.44 r
  frontend_0/U544/Q (AND2X1)                              0.14     804.58 r
  frontend_0/U542/Q (AND2X1)                              0.14     804.72 r
  frontend_0/U540/Q (AND2X1)                              0.14     804.86 r
  frontend_0/U538/Q (AND2X1)                              0.14     805.00 r
  frontend_0/U536/Q (AND2X1)                              0.14     805.14 r
  frontend_0/U534/Q (AND2X1)                              0.14     805.28 r
  frontend_0/U532/Q (AND2X1)                              0.14     805.42 r
  frontend_0/U530/Q (AND2X1)                              0.14     805.56 r
  frontend_0/U529/Q (XOR2X1)                              0.21     805.77 f
  frontend_0/U32/Q (AO21X1)                               0.17     805.93 f
  frontend_0/U31/Q (AO221X1)                              0.17     806.10 f
  frontend_0/U406/Z (NBUFFX2)                             1.13     807.23 f
  frontend_0/mab[11] (omsp_frontend)                      0.00     807.23 f
  mem_backbone_0/fe_mab[10] (omsp_mem_backbone)           0.00     807.23 f
  mem_backbone_0/U79/Q (AO222X1)                          0.56     807.79 f
  mem_backbone_0/pmem_addr[10] (omsp_mem_backbone)        0.00     807.79 f
  pmem_addr[10] (out)                                     0.00     807.79 f
  data arrival time                                                807.79

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                  -1.00    1499.00
  data required time                                              1499.00
  --------------------------------------------------------------------------
  data required time                                              1499.00
  data arrival time                                               -807.79
  --------------------------------------------------------------------------
  slack (MET)                                                      691.21


  Startpoint: irq[5] (input port clocked by dco_clk)
  Endpoint: pmem_addr[9]
            (output port clocked by dco_clk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  input external delay                                  300.00     800.00 r
  irq[5] (in)                                             0.00     800.00 r
  frontend_0/irq[5] (omsp_frontend)                       0.00     800.00 r
  frontend_0/U276/QN (NOR4X0)                             0.96     800.96 f
  frontend_0/U420/QN (NAND4X0)                            0.15     801.11 r
  frontend_0/U49/QN (NAND2X0)                             0.10     801.21 f
  frontend_0/U52/QN (NAND2X0)                             0.10     801.31 r
  frontend_0/U423/QN (NAND3X0)                            0.18     801.49 f
  frontend_0/U92/Q (AND3X1)                               0.29     801.78 f
  frontend_0/U447/Q (MUX21X1)                             0.27     802.05 f
  frontend_0/U95/ZN (INVX0)                               0.08     802.13 r
  frontend_0/U450/QN (NAND2X1)                            0.10     802.23 f
  frontend_0/U70/ZN (INVX0)                               0.09     802.33 r
  frontend_0/U50/QN (NAND2X0)                             0.11     802.43 f
  frontend_0/U452/QN (NAND3X0)                            0.13     802.57 r
  frontend_0/U68/ZN (INVX0)                               0.12     802.68 f
  frontend_0/U493/QN (NAND3X0)                            0.16     802.85 r
  frontend_0/U109/Q (AND2X1)                              0.15     803.00 r
  frontend_0/U501/QN (NAND4X0)                            0.12     803.12 f
  frontend_0/U105/ZN (INVX0)                              0.10     803.22 r
  frontend_0/U502/Q (OA21X1)                              0.14     803.36 r
  frontend_0/U279/QN (NOR3X0)                             0.12     803.48 f
  frontend_0/U169/QN (NOR4X0)                             0.19     803.67 r
  frontend_0/U277/QN (NAND4X0)                            0.12     803.78 f
  frontend_0/U69/QN (NAND3X0)                             0.13     803.92 r
  frontend_0/U54/QN (NAND2X0)                             0.12     804.03 f
  frontend_0/U113/ZN (INVX0)                              0.12     804.15 r
  frontend_0/U548/Q (AND2X1)                              0.15     804.30 r
  frontend_0/U546/Q (AND2X1)                              0.14     804.44 r
  frontend_0/U544/Q (AND2X1)                              0.14     804.58 r
  frontend_0/U542/Q (AND2X1)                              0.14     804.72 r
  frontend_0/U540/Q (AND2X1)                              0.14     804.86 r
  frontend_0/U538/Q (AND2X1)                              0.14     805.00 r
  frontend_0/U536/Q (AND2X1)                              0.14     805.14 r
  frontend_0/U534/Q (AND2X1)                              0.14     805.28 r
  frontend_0/U532/Q (AND2X1)                              0.14     805.42 r
  frontend_0/U531/Q (XOR2X1)                              0.21     805.63 f
  frontend_0/U34/Q (AO21X1)                               0.17     805.79 f
  frontend_0/U33/Q (AO221X1)                              0.17     805.96 f
  frontend_0/U399/Z (NBUFFX2)                             1.13     807.09 f
  frontend_0/mab[10] (omsp_frontend)                      0.00     807.09 f
  mem_backbone_0/fe_mab[9] (omsp_mem_backbone)            0.00     807.09 f
  mem_backbone_0/U70/Q (AO222X1)                          0.56     807.65 f
  mem_backbone_0/pmem_addr[9] (omsp_mem_backbone)         0.00     807.65 f
  pmem_addr[9] (out)                                      0.00     807.65 f
  data arrival time                                                807.65

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                  -1.00    1499.00
  data required time                                              1499.00
  --------------------------------------------------------------------------
  data required time                                              1499.00
  data arrival time                                               -807.65
  --------------------------------------------------------------------------
  slack (MET)                                                      691.35


  Startpoint: irq[5] (input port clocked by dco_clk)
  Endpoint: pmem_cen (output port clocked by dco_clk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  input external delay                                  300.00     800.00 r
  irq[5] (in)                                             0.00     800.00 r
  frontend_0/irq[5] (omsp_frontend)                       0.00     800.00 r
  frontend_0/U276/QN (NOR4X0)                             0.96     800.96 f
  frontend_0/U420/QN (NAND4X0)                            0.15     801.11 r
  frontend_0/U49/QN (NAND2X0)                             0.10     801.21 f
  frontend_0/U52/QN (NAND2X0)                             0.10     801.31 r
  frontend_0/U423/QN (NAND3X0)                            0.18     801.49 f
  frontend_0/U92/Q (AND3X1)                               0.29     801.78 f
  frontend_0/U447/Q (MUX21X1)                             0.27     802.05 f
  frontend_0/U95/ZN (INVX0)                               0.08     802.13 r
  frontend_0/U450/QN (NAND2X1)                            0.10     802.23 f
  frontend_0/U70/ZN (INVX0)                               0.09     802.33 r
  frontend_0/U50/QN (NAND2X0)                             0.11     802.43 f
  frontend_0/U452/QN (NAND3X0)                            0.13     802.57 r
  frontend_0/U68/ZN (INVX0)                               0.12     802.68 f
  frontend_0/U493/QN (NAND3X0)                            0.16     802.85 r
  frontend_0/U109/Q (AND2X1)                              0.15     803.00 r
  frontend_0/U501/QN (NAND4X0)                            0.12     803.12 f
  frontend_0/U105/ZN (INVX0)                              0.10     803.22 r
  frontend_0/U502/Q (OA21X1)                              0.14     803.36 r
  frontend_0/U279/QN (NOR3X0)                             0.12     803.48 f
  frontend_0/U169/QN (NOR4X0)                             0.19     803.67 r
  frontend_0/U277/QN (NAND4X0)                            0.12     803.78 f
  frontend_0/U69/QN (NAND3X0)                             0.13     803.92 r
  frontend_0/U54/QN (NAND2X0)                             0.12     804.03 f
  frontend_0/U113/ZN (INVX0)                              0.12     804.15 r
  frontend_0/U548/Q (AND2X1)                              0.15     804.30 r
  frontend_0/U546/Q (AND2X1)                              0.14     804.44 r
  frontend_0/U544/Q (AND2X1)                              0.14     804.58 r
  frontend_0/U542/Q (AND2X1)                              0.14     804.72 r
  frontend_0/U540/Q (AND2X1)                              0.14     804.86 r
  frontend_0/U538/Q (AND2X1)                              0.14     805.00 r
  frontend_0/U536/Q (AND2X1)                              0.14     805.14 r
  frontend_0/U534/Q (AND2X1)                              0.14     805.28 r
  frontend_0/U532/Q (AND2X1)                              0.14     805.42 r
  frontend_0/U530/Q (AND2X1)                              0.14     805.56 r
  frontend_0/U528/Q (AND2X1)                              0.14     805.70 r
  frontend_0/U526/Q (AND2X1)                              0.14     805.84 r
  frontend_0/U524/Q (AND2X1)                              0.14     805.98 r
  frontend_0/U522/Q (AND2X1)                              0.13     806.11 r
  frontend_0/U521/Q (XOR2X1)                              0.19     806.31 f
  frontend_0/U24/Q (AO21X1)                               0.17     806.47 f
  frontend_0/U23/Q (AO221X1)                              0.17     806.64 f
  frontend_0/mab[15] (omsp_frontend)                      0.00     806.64 f
  mem_backbone_0/fe_mab[14] (omsp_mem_backbone)           0.00     806.64 f
  mem_backbone_0/U66/Q (AND4X1)                           0.57     807.21 f
  mem_backbone_0/U118/QN (NAND2X0)                        0.13     807.34 r
  mem_backbone_0/U116/ZN (INVX0)                          0.12     807.46 f
  mem_backbone_0/U69/QN (NOR2X0)                          0.10     807.56 r
  mem_backbone_0/pmem_cen (omsp_mem_backbone)             0.00     807.56 r
  pmem_cen (out)                                          0.00     807.56 r
  data arrival time                                                807.56

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                  -1.00    1499.00
  data required time                                              1499.00
  --------------------------------------------------------------------------
  data required time                                              1499.00
  data arrival time                                               -807.56
  --------------------------------------------------------------------------
  slack (MET)                                                      691.44


  Startpoint: irq[5] (input port clocked by dco_clk)
  Endpoint: pmem_addr[8]
            (output port clocked by dco_clk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  input external delay                                  300.00     800.00 r
  irq[5] (in)                                             0.00     800.00 r
  frontend_0/irq[5] (omsp_frontend)                       0.00     800.00 r
  frontend_0/U276/QN (NOR4X0)                             0.96     800.96 f
  frontend_0/U420/QN (NAND4X0)                            0.15     801.11 r
  frontend_0/U49/QN (NAND2X0)                             0.10     801.21 f
  frontend_0/U52/QN (NAND2X0)                             0.10     801.31 r
  frontend_0/U423/QN (NAND3X0)                            0.18     801.49 f
  frontend_0/U92/Q (AND3X1)                               0.29     801.78 f
  frontend_0/U447/Q (MUX21X1)                             0.27     802.05 f
  frontend_0/U95/ZN (INVX0)                               0.08     802.13 r
  frontend_0/U450/QN (NAND2X1)                            0.10     802.23 f
  frontend_0/U70/ZN (INVX0)                               0.09     802.33 r
  frontend_0/U50/QN (NAND2X0)                             0.11     802.43 f
  frontend_0/U452/QN (NAND3X0)                            0.13     802.57 r
  frontend_0/U68/ZN (INVX0)                               0.12     802.68 f
  frontend_0/U493/QN (NAND3X0)                            0.16     802.85 r
  frontend_0/U109/Q (AND2X1)                              0.15     803.00 r
  frontend_0/U501/QN (NAND4X0)                            0.12     803.12 f
  frontend_0/U105/ZN (INVX0)                              0.10     803.22 r
  frontend_0/U502/Q (OA21X1)                              0.14     803.36 r
  frontend_0/U279/QN (NOR3X0)                             0.12     803.48 f
  frontend_0/U169/QN (NOR4X0)                             0.19     803.67 r
  frontend_0/U277/QN (NAND4X0)                            0.12     803.78 f
  frontend_0/U69/QN (NAND3X0)                             0.13     803.92 r
  frontend_0/U54/QN (NAND2X0)                             0.12     804.03 f
  frontend_0/U113/ZN (INVX0)                              0.12     804.15 r
  frontend_0/U548/Q (AND2X1)                              0.15     804.30 r
  frontend_0/U546/Q (AND2X1)                              0.14     804.44 r
  frontend_0/U544/Q (AND2X1)                              0.14     804.58 r
  frontend_0/U542/Q (AND2X1)                              0.14     804.72 r
  frontend_0/U540/Q (AND2X1)                              0.14     804.86 r
  frontend_0/U538/Q (AND2X1)                              0.14     805.00 r
  frontend_0/U536/Q (AND2X1)                              0.14     805.14 r
  frontend_0/U534/Q (AND2X1)                              0.14     805.28 r
  frontend_0/U533/Q (XOR2X1)                              0.21     805.49 f
  frontend_0/U4/Q (AO21X1)                                0.17     805.65 f
  frontend_0/U3/Q (AO221X1)                               0.17     805.82 f
  frontend_0/U398/Z (NBUFFX2)                             1.13     806.95 f
  frontend_0/mab[9] (omsp_frontend)                       0.00     806.95 f
  mem_backbone_0/fe_mab[8] (omsp_mem_backbone)            0.00     806.95 f
  mem_backbone_0/U71/Q (AO222X1)                          0.56     807.51 f
  mem_backbone_0/pmem_addr[8] (omsp_mem_backbone)         0.00     807.51 f
  pmem_addr[8] (out)                                      0.00     807.51 f
  data arrival time                                                807.51

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                  -1.00    1499.00
  data required time                                              1499.00
  --------------------------------------------------------------------------
  data required time                                              1499.00
  data arrival time                                               -807.51
  --------------------------------------------------------------------------
  slack (MET)                                                      691.49


  Startpoint: irq[5] (input port clocked by dco_clk)
  Endpoint: pmem_addr[7]
            (output port clocked by dco_clk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  input external delay                                  300.00     800.00 r
  irq[5] (in)                                             0.00     800.00 r
  frontend_0/irq[5] (omsp_frontend)                       0.00     800.00 r
  frontend_0/U276/QN (NOR4X0)                             0.96     800.96 f
  frontend_0/U420/QN (NAND4X0)                            0.15     801.11 r
  frontend_0/U49/QN (NAND2X0)                             0.10     801.21 f
  frontend_0/U52/QN (NAND2X0)                             0.10     801.31 r
  frontend_0/U423/QN (NAND3X0)                            0.18     801.49 f
  frontend_0/U92/Q (AND3X1)                               0.29     801.78 f
  frontend_0/U447/Q (MUX21X1)                             0.27     802.05 f
  frontend_0/U95/ZN (INVX0)                               0.08     802.13 r
  frontend_0/U450/QN (NAND2X1)                            0.10     802.23 f
  frontend_0/U70/ZN (INVX0)                               0.09     802.33 r
  frontend_0/U50/QN (NAND2X0)                             0.11     802.43 f
  frontend_0/U452/QN (NAND3X0)                            0.13     802.57 r
  frontend_0/U68/ZN (INVX0)                               0.12     802.68 f
  frontend_0/U493/QN (NAND3X0)                            0.16     802.85 r
  frontend_0/U109/Q (AND2X1)                              0.15     803.00 r
  frontend_0/U501/QN (NAND4X0)                            0.12     803.12 f
  frontend_0/U105/ZN (INVX0)                              0.10     803.22 r
  frontend_0/U502/Q (OA21X1)                              0.14     803.36 r
  frontend_0/U279/QN (NOR3X0)                             0.12     803.48 f
  frontend_0/U169/QN (NOR4X0)                             0.19     803.67 r
  frontend_0/U277/QN (NAND4X0)                            0.12     803.78 f
  frontend_0/U69/QN (NAND3X0)                             0.13     803.92 r
  frontend_0/U54/QN (NAND2X0)                             0.12     804.03 f
  frontend_0/U113/ZN (INVX0)                              0.12     804.15 r
  frontend_0/U548/Q (AND2X1)                              0.15     804.30 r
  frontend_0/U546/Q (AND2X1)                              0.14     804.44 r
  frontend_0/U544/Q (AND2X1)                              0.14     804.58 r
  frontend_0/U542/Q (AND2X1)                              0.14     804.72 r
  frontend_0/U540/Q (AND2X1)                              0.14     804.86 r
  frontend_0/U538/Q (AND2X1)                              0.14     805.00 r
  frontend_0/U536/Q (AND2X1)                              0.14     805.14 r
  frontend_0/U535/Q (XOR2X1)                              0.21     805.35 f
  frontend_0/U8/Q (AO21X1)                                0.17     805.51 f
  frontend_0/U5/Q (AO221X1)                               0.17     805.68 f
  frontend_0/U394/Z (NBUFFX2)                             1.13     806.81 f
  frontend_0/mab[8] (omsp_frontend)                       0.00     806.81 f
  mem_backbone_0/fe_mab[7] (omsp_mem_backbone)            0.00     806.81 f
  mem_backbone_0/U72/Q (AO222X1)                          0.56     807.37 f
  mem_backbone_0/pmem_addr[7] (omsp_mem_backbone)         0.00     807.37 f
  pmem_addr[7] (out)                                      0.00     807.37 f
  data arrival time                                                807.37

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                  -1.00    1499.00
  data required time                                              1499.00
  --------------------------------------------------------------------------
  data required time                                              1499.00
  data arrival time                                               -807.37
  --------------------------------------------------------------------------
  slack (MET)                                                      691.63


  Startpoint: irq[5] (input port clocked by dco_clk)
  Endpoint: pmem_addr[6]
            (output port clocked by dco_clk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  input external delay                                  300.00     800.00 r
  irq[5] (in)                                             0.00     800.00 r
  frontend_0/irq[5] (omsp_frontend)                       0.00     800.00 r
  frontend_0/U276/QN (NOR4X0)                             0.96     800.96 f
  frontend_0/U420/QN (NAND4X0)                            0.15     801.11 r
  frontend_0/U49/QN (NAND2X0)                             0.10     801.21 f
  frontend_0/U52/QN (NAND2X0)                             0.10     801.31 r
  frontend_0/U423/QN (NAND3X0)                            0.18     801.49 f
  frontend_0/U92/Q (AND3X1)                               0.29     801.78 f
  frontend_0/U447/Q (MUX21X1)                             0.27     802.05 f
  frontend_0/U95/ZN (INVX0)                               0.08     802.13 r
  frontend_0/U450/QN (NAND2X1)                            0.10     802.23 f
  frontend_0/U70/ZN (INVX0)                               0.09     802.33 r
  frontend_0/U50/QN (NAND2X0)                             0.11     802.43 f
  frontend_0/U452/QN (NAND3X0)                            0.13     802.57 r
  frontend_0/U68/ZN (INVX0)                               0.12     802.68 f
  frontend_0/U493/QN (NAND3X0)                            0.16     802.85 r
  frontend_0/U109/Q (AND2X1)                              0.15     803.00 r
  frontend_0/U501/QN (NAND4X0)                            0.12     803.12 f
  frontend_0/U105/ZN (INVX0)                              0.10     803.22 r
  frontend_0/U502/Q (OA21X1)                              0.14     803.36 r
  frontend_0/U279/QN (NOR3X0)                             0.12     803.48 f
  frontend_0/U169/QN (NOR4X0)                             0.19     803.67 r
  frontend_0/U277/QN (NAND4X0)                            0.12     803.78 f
  frontend_0/U69/QN (NAND3X0)                             0.13     803.92 r
  frontend_0/U54/QN (NAND2X0)                             0.12     804.03 f
  frontend_0/U113/ZN (INVX0)                              0.12     804.15 r
  frontend_0/U548/Q (AND2X1)                              0.15     804.30 r
  frontend_0/U546/Q (AND2X1)                              0.14     804.44 r
  frontend_0/U544/Q (AND2X1)                              0.14     804.58 r
  frontend_0/U542/Q (AND2X1)                              0.14     804.72 r
  frontend_0/U540/Q (AND2X1)                              0.14     804.86 r
  frontend_0/U538/Q (AND2X1)                              0.14     805.00 r
  frontend_0/U537/Q (XOR2X1)                              0.21     805.21 f
  frontend_0/U10/Q (AO21X1)                               0.17     805.37 f
  frontend_0/U9/Q (AO221X1)                               0.17     805.54 f
  frontend_0/U397/Z (NBUFFX2)                             1.13     806.67 f
  frontend_0/mab[7] (omsp_frontend)                       0.00     806.67 f
  mem_backbone_0/fe_mab[6] (omsp_mem_backbone)            0.00     806.67 f
  mem_backbone_0/U73/Q (AO222X1)                          0.56     807.23 f
  mem_backbone_0/pmem_addr[6] (omsp_mem_backbone)         0.00     807.23 f
  pmem_addr[6] (out)                                      0.00     807.23 f
  data arrival time                                                807.23

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                  -1.00    1499.00
  data required time                                              1499.00
  --------------------------------------------------------------------------
  data required time                                              1499.00
  data arrival time                                               -807.23
  --------------------------------------------------------------------------
  slack (MET)                                                      691.77


  Startpoint: irq[5] (input port clocked by dco_clk)
  Endpoint: pmem_addr[5]
            (output port clocked by dco_clk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  input external delay                                  300.00     800.00 r
  irq[5] (in)                                             0.00     800.00 r
  frontend_0/irq[5] (omsp_frontend)                       0.00     800.00 r
  frontend_0/U276/QN (NOR4X0)                             0.96     800.96 f
  frontend_0/U420/QN (NAND4X0)                            0.15     801.11 r
  frontend_0/U49/QN (NAND2X0)                             0.10     801.21 f
  frontend_0/U52/QN (NAND2X0)                             0.10     801.31 r
  frontend_0/U423/QN (NAND3X0)                            0.18     801.49 f
  frontend_0/U92/Q (AND3X1)                               0.29     801.78 f
  frontend_0/U447/Q (MUX21X1)                             0.27     802.05 f
  frontend_0/U95/ZN (INVX0)                               0.08     802.13 r
  frontend_0/U450/QN (NAND2X1)                            0.10     802.23 f
  frontend_0/U70/ZN (INVX0)                               0.09     802.33 r
  frontend_0/U50/QN (NAND2X0)                             0.11     802.43 f
  frontend_0/U452/QN (NAND3X0)                            0.13     802.57 r
  frontend_0/U68/ZN (INVX0)                               0.12     802.68 f
  frontend_0/U493/QN (NAND3X0)                            0.16     802.85 r
  frontend_0/U109/Q (AND2X1)                              0.15     803.00 r
  frontend_0/U501/QN (NAND4X0)                            0.12     803.12 f
  frontend_0/U105/ZN (INVX0)                              0.10     803.22 r
  frontend_0/U502/Q (OA21X1)                              0.14     803.36 r
  frontend_0/U279/QN (NOR3X0)                             0.12     803.48 f
  frontend_0/U169/QN (NOR4X0)                             0.19     803.67 r
  frontend_0/U277/QN (NAND4X0)                            0.12     803.78 f
  frontend_0/U69/QN (NAND3X0)                             0.13     803.92 r
  frontend_0/U54/QN (NAND2X0)                             0.12     804.03 f
  frontend_0/U113/ZN (INVX0)                              0.12     804.15 r
  frontend_0/U548/Q (AND2X1)                              0.15     804.30 r
  frontend_0/U546/Q (AND2X1)                              0.14     804.44 r
  frontend_0/U544/Q (AND2X1)                              0.14     804.58 r
  frontend_0/U542/Q (AND2X1)                              0.14     804.72 r
  frontend_0/U540/Q (AND2X1)                              0.14     804.86 r
  frontend_0/U539/Q (XOR2X1)                              0.21     805.07 f
  frontend_0/U12/Q (AO21X1)                               0.17     805.23 f
  frontend_0/U11/Q (AO221X1)                              0.17     805.40 f
  frontend_0/U395/Z (NBUFFX2)                             1.13     806.53 f
  frontend_0/mab[6] (omsp_frontend)                       0.00     806.53 f
  mem_backbone_0/fe_mab[5] (omsp_mem_backbone)            0.00     806.53 f
  mem_backbone_0/U74/Q (AO222X1)                          0.56     807.09 f
  mem_backbone_0/pmem_addr[5] (omsp_mem_backbone)         0.00     807.09 f
  pmem_addr[5] (out)                                      0.00     807.09 f
  data arrival time                                                807.09

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                  -1.00    1499.00
  data required time                                              1499.00
  --------------------------------------------------------------------------
  data required time                                              1499.00
  data arrival time                                               -807.09
  --------------------------------------------------------------------------
  slack (MET)                                                      691.91


  Startpoint: irq[5] (input port clocked by dco_clk)
  Endpoint: pmem_addr[4]
            (output port clocked by dco_clk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  input external delay                                  300.00     800.00 r
  irq[5] (in)                                             0.00     800.00 r
  frontend_0/irq[5] (omsp_frontend)                       0.00     800.00 r
  frontend_0/U276/QN (NOR4X0)                             0.96     800.96 f
  frontend_0/U420/QN (NAND4X0)                            0.15     801.11 r
  frontend_0/U49/QN (NAND2X0)                             0.10     801.21 f
  frontend_0/U52/QN (NAND2X0)                             0.10     801.31 r
  frontend_0/U423/QN (NAND3X0)                            0.18     801.49 f
  frontend_0/U92/Q (AND3X1)                               0.29     801.78 f
  frontend_0/U447/Q (MUX21X1)                             0.27     802.05 f
  frontend_0/U95/ZN (INVX0)                               0.08     802.13 r
  frontend_0/U450/QN (NAND2X1)                            0.10     802.23 f
  frontend_0/U70/ZN (INVX0)                               0.09     802.33 r
  frontend_0/U50/QN (NAND2X0)                             0.11     802.43 f
  frontend_0/U452/QN (NAND3X0)                            0.13     802.57 r
  frontend_0/U68/ZN (INVX0)                               0.12     802.68 f
  frontend_0/U493/QN (NAND3X0)                            0.16     802.85 r
  frontend_0/U109/Q (AND2X1)                              0.15     803.00 r
  frontend_0/U501/QN (NAND4X0)                            0.12     803.12 f
  frontend_0/U105/ZN (INVX0)                              0.10     803.22 r
  frontend_0/U502/Q (OA21X1)                              0.14     803.36 r
  frontend_0/U279/QN (NOR3X0)                             0.12     803.48 f
  frontend_0/U169/QN (NOR4X0)                             0.19     803.67 r
  frontend_0/U277/QN (NAND4X0)                            0.12     803.78 f
  frontend_0/U69/QN (NAND3X0)                             0.13     803.92 r
  frontend_0/U54/QN (NAND2X0)                             0.12     804.03 f
  frontend_0/U113/ZN (INVX0)                              0.12     804.15 r
  frontend_0/U548/Q (AND2X1)                              0.15     804.30 r
  frontend_0/U546/Q (AND2X1)                              0.14     804.44 r
  frontend_0/U544/Q (AND2X1)                              0.14     804.58 r
  frontend_0/U542/Q (AND2X1)                              0.14     804.72 r
  frontend_0/U541/Q (XOR2X1)                              0.21     804.93 f
  frontend_0/U14/Q (AO21X1)                               0.17     805.09 f
  frontend_0/U13/Q (AO221X1)                              0.17     805.26 f
  frontend_0/U404/Z (NBUFFX2)                             1.13     806.39 f
  frontend_0/mab[5] (omsp_frontend)                       0.00     806.39 f
  mem_backbone_0/fe_mab[4] (omsp_mem_backbone)            0.00     806.39 f
  mem_backbone_0/U75/Q (AO222X1)                          0.56     806.95 f
  mem_backbone_0/pmem_addr[4] (omsp_mem_backbone)         0.00     806.95 f
  pmem_addr[4] (out)                                      0.00     806.95 f
  data arrival time                                                806.95

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                  -1.00    1499.00
  data required time                                              1499.00
  --------------------------------------------------------------------------
  data required time                                              1499.00
  data arrival time                                               -806.95
  --------------------------------------------------------------------------
  slack (MET)                                                      692.05


  Startpoint: irq[5] (input port clocked by dco_clk)
  Endpoint: pmem_addr[3]
            (output port clocked by dco_clk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  input external delay                                  300.00     800.00 r
  irq[5] (in)                                             0.00     800.00 r
  frontend_0/irq[5] (omsp_frontend)                       0.00     800.00 r
  frontend_0/U276/QN (NOR4X0)                             0.96     800.96 f
  frontend_0/U420/QN (NAND4X0)                            0.15     801.11 r
  frontend_0/U49/QN (NAND2X0)                             0.10     801.21 f
  frontend_0/U52/QN (NAND2X0)                             0.10     801.31 r
  frontend_0/U423/QN (NAND3X0)                            0.18     801.49 f
  frontend_0/U92/Q (AND3X1)                               0.29     801.78 f
  frontend_0/U447/Q (MUX21X1)                             0.27     802.05 f
  frontend_0/U95/ZN (INVX0)                               0.08     802.13 r
  frontend_0/U450/QN (NAND2X1)                            0.10     802.23 f
  frontend_0/U70/ZN (INVX0)                               0.09     802.33 r
  frontend_0/U50/QN (NAND2X0)                             0.11     802.43 f
  frontend_0/U452/QN (NAND3X0)                            0.13     802.57 r
  frontend_0/U68/ZN (INVX0)                               0.12     802.68 f
  frontend_0/U493/QN (NAND3X0)                            0.16     802.85 r
  frontend_0/U109/Q (AND2X1)                              0.15     803.00 r
  frontend_0/U501/QN (NAND4X0)                            0.12     803.12 f
  frontend_0/U105/ZN (INVX0)                              0.10     803.22 r
  frontend_0/U502/Q (OA21X1)                              0.14     803.36 r
  frontend_0/U279/QN (NOR3X0)                             0.12     803.48 f
  frontend_0/U169/QN (NOR4X0)                             0.19     803.67 r
  frontend_0/U277/QN (NAND4X0)                            0.12     803.78 f
  frontend_0/U69/QN (NAND3X0)                             0.13     803.92 r
  frontend_0/U54/QN (NAND2X0)                             0.12     804.03 f
  frontend_0/U113/ZN (INVX0)                              0.12     804.15 r
  frontend_0/U548/Q (AND2X1)                              0.15     804.30 r
  frontend_0/U546/Q (AND2X1)                              0.14     804.44 r
  frontend_0/U544/Q (AND2X1)                              0.14     804.58 r
  frontend_0/U543/Q (XOR2X1)                              0.21     804.79 f
  frontend_0/U15/Q (AO221X1)                              0.22     805.00 f
  frontend_0/U403/Z (NBUFFX2)                             1.13     806.13 f
  frontend_0/mab[4] (omsp_frontend)                       0.00     806.13 f
  mem_backbone_0/fe_mab[3] (omsp_mem_backbone)            0.00     806.13 f
  mem_backbone_0/U76/Q (AO222X1)                          0.56     806.69 f
  mem_backbone_0/pmem_addr[3] (omsp_mem_backbone)         0.00     806.69 f
  pmem_addr[3] (out)                                      0.00     806.69 f
  data arrival time                                                806.69

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                  -1.00    1499.00
  data required time                                              1499.00
  --------------------------------------------------------------------------
  data required time                                              1499.00
  data arrival time                                               -806.69
  --------------------------------------------------------------------------
  slack (MET)                                                      692.31


  Startpoint: irq[5] (input port clocked by dco_clk)
  Endpoint: pmem_addr[2]
            (output port clocked by dco_clk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  input external delay                                  300.00     800.00 r
  irq[5] (in)                                             0.00     800.00 r
  frontend_0/irq[5] (omsp_frontend)                       0.00     800.00 r
  frontend_0/U276/QN (NOR4X0)                             0.96     800.96 f
  frontend_0/U420/QN (NAND4X0)                            0.15     801.11 r
  frontend_0/U49/QN (NAND2X0)                             0.10     801.21 f
  frontend_0/U52/QN (NAND2X0)                             0.10     801.31 r
  frontend_0/U423/QN (NAND3X0)                            0.18     801.49 f
  frontend_0/U92/Q (AND3X1)                               0.29     801.78 f
  frontend_0/U447/Q (MUX21X1)                             0.27     802.05 f
  frontend_0/U95/ZN (INVX0)                               0.08     802.13 r
  frontend_0/U450/QN (NAND2X1)                            0.10     802.23 f
  frontend_0/U70/ZN (INVX0)                               0.09     802.33 r
  frontend_0/U50/QN (NAND2X0)                             0.11     802.43 f
  frontend_0/U452/QN (NAND3X0)                            0.13     802.57 r
  frontend_0/U68/ZN (INVX0)                               0.12     802.68 f
  frontend_0/U493/QN (NAND3X0)                            0.16     802.85 r
  frontend_0/U109/Q (AND2X1)                              0.15     803.00 r
  frontend_0/U501/QN (NAND4X0)                            0.12     803.12 f
  frontend_0/U105/ZN (INVX0)                              0.10     803.22 r
  frontend_0/U502/Q (OA21X1)                              0.14     803.36 r
  frontend_0/U279/QN (NOR3X0)                             0.12     803.48 f
  frontend_0/U169/QN (NOR4X0)                             0.19     803.67 r
  frontend_0/U277/QN (NAND4X0)                            0.12     803.78 f
  frontend_0/U69/QN (NAND3X0)                             0.13     803.92 r
  frontend_0/U54/QN (NAND2X0)                             0.12     804.03 f
  frontend_0/U113/ZN (INVX0)                              0.12     804.15 r
  frontend_0/U548/Q (AND2X1)                              0.15     804.30 r
  frontend_0/U546/Q (AND2X1)                              0.14     804.44 r
  frontend_0/U545/Q (XOR2X1)                              0.21     804.65 f
  frontend_0/U17/Q (AO221X1)                              0.22     804.86 f
  frontend_0/U402/Z (NBUFFX2)                             1.13     805.99 f
  frontend_0/mab[3] (omsp_frontend)                       0.00     805.99 f
  mem_backbone_0/fe_mab[2] (omsp_mem_backbone)            0.00     805.99 f
  mem_backbone_0/U77/Q (AO222X1)                          0.56     806.55 f
  mem_backbone_0/pmem_addr[2] (omsp_mem_backbone)         0.00     806.55 f
  pmem_addr[2] (out)                                      0.00     806.55 f
  data arrival time                                                806.55

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                  -1.00    1499.00
  data required time                                              1499.00
  --------------------------------------------------------------------------
  data required time                                              1499.00
  data arrival time                                               -806.55
  --------------------------------------------------------------------------
  slack (MET)                                                      692.45


  Startpoint: irq[5] (input port clocked by dco_clk)
  Endpoint: frontend_0/clock_gate_irq_num/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht
  omsp_clock_gate_28 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  input external delay                                  300.00   15800.00 r
  irq[5] (in)                                             0.00   15800.00 r
  frontend_0/irq[5] (omsp_frontend)                       0.00   15800.00 r
  frontend_0/U276/QN (NOR4X0)                             0.96   15800.96 f
  frontend_0/U420/QN (NAND4X0)                            0.15   15801.11 r
  frontend_0/U49/QN (NAND2X0)                             0.10   15801.21 f
  frontend_0/U52/QN (NAND2X0)                             0.10   15801.31 r
  frontend_0/U423/QN (NAND3X0)                            0.18   15801.49 f
  frontend_0/U96/ZN (INVX0)                               0.14   15801.63 r
  frontend_0/clock_gate_irq_num/enable (omsp_clock_gate_28)
                                                          0.00   15801.63 r
  frontend_0/clock_gate_irq_num/U4/Q (OR2X1)              0.15   15801.78 r
  frontend_0/clock_gate_irq_num/enable_latch_reg/D (LATCHX1)
                                                          0.03   15801.81 r
  data arrival time                                              15801.81

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  frontend_0/clock_gate_irq_num/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15801.81   15801.81
  data required time                                             15801.81
  --------------------------------------------------------------------------
  data required time                                             15801.81
  data arrival time                                              -15801.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.05   
  --------------------------------------------------------------
  max time borrow                                     15999.95   
  actual time borrow                                  15801.81   
  --------------------------------------------------------------


  Startpoint: irq[5] (input port clocked by dco_clk)
  Endpoint: frontend_0/clock_gate_pc/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht
  omsp_clock_gate_27 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  input external delay                                  300.00   15800.00 r
  irq[5] (in)                                             0.00   15800.00 r
  frontend_0/irq[5] (omsp_frontend)                       0.00   15800.00 r
  frontend_0/U276/QN (NOR4X0)                             0.96   15800.96 f
  frontend_0/U420/QN (NAND4X0)                            0.15   15801.11 r
  frontend_0/U49/QN (NAND2X0)                             0.10   15801.21 f
  frontend_0/U52/QN (NAND2X0)                             0.10   15801.31 r
  frontend_0/U423/QN (NAND3X0)                            0.18   15801.49 f
  frontend_0/U92/Q (AND3X1)                               0.29   15801.78 f
  frontend_0/U447/Q (MUX21X1)                             0.27   15802.05 f
  frontend_0/U95/ZN (INVX0)                               0.08   15802.13 r
  frontend_0/U450/QN (NAND2X1)                            0.10   15802.23 f
  frontend_0/U70/ZN (INVX0)                               0.09   15802.33 r
  frontend_0/U50/QN (NAND2X0)                             0.11   15802.43 f
  frontend_0/U452/QN (NAND3X0)                            0.13   15802.57 r
  frontend_0/U68/ZN (INVX0)                               0.12   15802.68 f
  frontend_0/U493/QN (NAND3X0)                            0.16   15802.84 r
  frontend_0/U109/Q (AND2X1)                              0.15   15803.00 r
  frontend_0/U501/QN (NAND4X0)                            0.12   15803.12 f
  frontend_0/U105/ZN (INVX0)                              0.10   15803.22 r
  frontend_0/U502/Q (OA21X1)                              0.14   15803.36 r
  frontend_0/U279/QN (NOR3X0)                             0.12   15803.48 f
  frontend_0/U169/QN (NOR4X0)                             0.19   15803.67 r
  frontend_0/U277/QN (NAND4X0)                            0.12   15803.78 f
  frontend_0/U69/QN (NAND3X0)                             0.13   15803.92 r
  frontend_0/U54/QN (NAND2X0)                             0.12   15804.04 f
  frontend_0/U40/QN (NAND3X0)                             0.13   15804.16 r
  frontend_0/clock_gate_pc/enable (omsp_clock_gate_27)
                                                          0.00   15804.16 r
  frontend_0/clock_gate_pc/U4/Q (OR2X1)                   0.14   15804.30 r
  frontend_0/clock_gate_pc/enable_latch_reg/D (LATCHX1)
                                                          0.03   15804.34 r
  data arrival time                                              15804.34

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  frontend_0/clock_gate_pc/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15804.34   15804.34
  data required time                                             15804.34
  --------------------------------------------------------------------------
  data required time                                             15804.34
  data arrival time                                              -15804.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.05   
  --------------------------------------------------------------
  max time borrow                                     15999.95   
  actual time borrow                                  15804.34   
  --------------------------------------------------------------


  Startpoint: pmem_dout[8]
              (input port clocked by dco_clk)
  Endpoint: watchdog_0/clock_gate_wdtctl/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu           8000                  saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_watchdog      8000                  saed90nm_typ_ht
  omsp_clock_gate_20 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  input external delay                                    2.00   15502.00 r
  pmem_dout[8] (in)                                       0.00   15502.00 r
  mem_backbone_0/pmem_dout[8] (omsp_mem_backbone)         0.00   15502.00 r
  mem_backbone_0/U136/Q (AO222X1)                         0.72   15502.72 r
  mem_backbone_0/eu_mdb_in[8] (omsp_mem_backbone)         0.00   15502.72 r
  execution_unit_0/mdb_in[8] (omsp_execution_unit)        0.00   15502.72 r
  execution_unit_0/U195/Q (AO22X1)                        0.63   15503.35 r
  execution_unit_0/U53/QN (NAND2X1)                       0.11   15503.47 f
  execution_unit_0/U51/QN (NAND2X1)                       0.12   15503.59 r
  execution_unit_0/U21/QN (NOR2X0)                        0.11   15503.70 f
  execution_unit_0/U20/QN (NAND2X1)                       0.12   15503.82 r
  execution_unit_0/alu_0/op_src[0] (omsp_alu)             0.00   15503.82 r
  execution_unit_0/alu_0/U299/Q (XOR2X1)                  0.22   15504.05 r
  execution_unit_0/alu_0/U86/QN (NOR2X0)                  0.13   15504.18 f
  execution_unit_0/alu_0/add_171/A[0] (omsp_alu_DW01_add_9)
                                                          0.00   15504.18 f
  execution_unit_0/alu_0/add_171/U1/Q (AND2X1)            0.17   15504.35 f
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.34   15504.69 f
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.34   15505.03 f
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.34   15505.37 f
  execution_unit_0/alu_0/add_171/U1_4/CO (FADDX1)         0.34   15505.71 f
  execution_unit_0/alu_0/add_171/U1_5/CO (FADDX1)         0.34   15506.06 f
  execution_unit_0/alu_0/add_171/U1_6/CO (FADDX1)         0.34   15506.40 f
  execution_unit_0/alu_0/add_171/U1_7/CO (FADDX1)         0.34   15506.74 f
  execution_unit_0/alu_0/add_171/U1_8/CO (FADDX1)         0.34   15507.08 f
  execution_unit_0/alu_0/add_171/U1_9/CO (FADDX1)         0.34   15507.42 f
  execution_unit_0/alu_0/add_171/U1_10/CO (FADDX1)        0.34   15507.76 f
  execution_unit_0/alu_0/add_171/U1_11/CO (FADDX1)        0.34   15508.10 f
  execution_unit_0/alu_0/add_171/U1_12/CO (FADDX1)        0.34   15508.45 f
  execution_unit_0/alu_0/add_171/U1_13/CO (FADDX1)        0.34   15508.79 f
  execution_unit_0/alu_0/add_171/U1_14/CO (FADDX1)        0.34   15509.13 f
  execution_unit_0/alu_0/add_171/U1_15/S (FADDX1)         0.33   15509.46 r
  execution_unit_0/alu_0/add_171/SUM[15] (omsp_alu_DW01_add_9)
                                                          0.00   15509.46 r
  execution_unit_0/alu_0/alu_out_add[15] (omsp_alu)       0.00   15509.46 r
  execution_unit_0/mab[15] (omsp_execution_unit)          0.00   15509.46 r
  mem_backbone_0/eu_mab[14] (omsp_mem_backbone)           0.00   15509.46 r
  mem_backbone_0/U85/QN (NOR4X0)                          1.18   15510.63 f
  mem_backbone_0/U20/Q (AND4X1)                           0.21   15510.85 f
  mem_backbone_0/U19/Q (OR2X1)                            0.19   15511.03 f
  mem_backbone_0/per_en (omsp_mem_backbone)               0.00   15511.03 f
  watchdog_0/per_en (omsp_watchdog)                       0.00   15511.03 f
  watchdog_0/U46/QN (NAND4X0)                             1.06   15512.09 r
  watchdog_0/U42/QN (NOR4X0)                              0.19   15512.28 f
  watchdog_0/clock_gate_wdtctl/enable (omsp_clock_gate_20)
                                                          0.00   15512.28 f
  watchdog_0/clock_gate_wdtctl/U4/Q (OR2X1)               0.18   15512.45 f
  watchdog_0/clock_gate_wdtctl/enable_latch_reg/D (LATCHX1)
                                                          0.03   15512.48 f
  data arrival time                                              15512.48

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  watchdog_0/clock_gate_wdtctl/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15512.48   15512.48
  data required time                                             15512.48
  --------------------------------------------------------------------------
  data required time                                             15512.48
  data arrival time                                              -15512.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                     15999.88   
  actual time borrow                                  15512.48   
  --------------------------------------------------------------


  Startpoint: pmem_dout[8]
              (input port clocked by dco_clk)
  Endpoint: multiplier_0/clock_gate_reslo/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu           8000                  saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_multiplier    16000                 saed90nm_typ_ht
  omsp_clock_gate_16 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  input external delay                                    2.00   15502.00 r
  pmem_dout[8] (in)                                       0.00   15502.00 r
  mem_backbone_0/pmem_dout[8] (omsp_mem_backbone)         0.00   15502.00 r
  mem_backbone_0/U136/Q (AO222X1)                         0.72   15502.72 r
  mem_backbone_0/eu_mdb_in[8] (omsp_mem_backbone)         0.00   15502.72 r
  execution_unit_0/mdb_in[8] (omsp_execution_unit)        0.00   15502.72 r
  execution_unit_0/U195/Q (AO22X1)                        0.63   15503.35 r
  execution_unit_0/U53/QN (NAND2X1)                       0.11   15503.47 f
  execution_unit_0/U51/QN (NAND2X1)                       0.12   15503.59 r
  execution_unit_0/U21/QN (NOR2X0)                        0.11   15503.70 f
  execution_unit_0/U20/QN (NAND2X1)                       0.12   15503.82 r
  execution_unit_0/alu_0/op_src[0] (omsp_alu)             0.00   15503.82 r
  execution_unit_0/alu_0/U299/Q (XOR2X1)                  0.22   15504.05 r
  execution_unit_0/alu_0/U86/QN (NOR2X0)                  0.13   15504.18 f
  execution_unit_0/alu_0/add_171/A[0] (omsp_alu_DW01_add_9)
                                                          0.00   15504.18 f
  execution_unit_0/alu_0/add_171/U1/Q (AND2X1)            0.17   15504.35 f
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.34   15504.69 f
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.34   15505.03 f
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.34   15505.37 f
  execution_unit_0/alu_0/add_171/U1_4/CO (FADDX1)         0.34   15505.71 f
  execution_unit_0/alu_0/add_171/U1_5/CO (FADDX1)         0.34   15506.06 f
  execution_unit_0/alu_0/add_171/U1_6/CO (FADDX1)         0.34   15506.40 f
  execution_unit_0/alu_0/add_171/U1_7/CO (FADDX1)         0.34   15506.74 f
  execution_unit_0/alu_0/add_171/U1_8/CO (FADDX1)         0.34   15507.08 f
  execution_unit_0/alu_0/add_171/U1_9/CO (FADDX1)         0.34   15507.42 f
  execution_unit_0/alu_0/add_171/U1_10/CO (FADDX1)        0.34   15507.76 f
  execution_unit_0/alu_0/add_171/U1_11/CO (FADDX1)        0.34   15508.10 f
  execution_unit_0/alu_0/add_171/U1_12/CO (FADDX1)        0.34   15508.45 f
  execution_unit_0/alu_0/add_171/U1_13/CO (FADDX1)        0.34   15508.79 f
  execution_unit_0/alu_0/add_171/U1_14/CO (FADDX1)        0.34   15509.13 f
  execution_unit_0/alu_0/add_171/U1_15/S (FADDX1)         0.39   15509.52 f
  execution_unit_0/alu_0/add_171/SUM[15] (omsp_alu_DW01_add_9)
                                                          0.00   15509.52 f
  execution_unit_0/alu_0/alu_out_add[15] (omsp_alu)       0.00   15509.52 f
  execution_unit_0/mab[15] (omsp_execution_unit)          0.00   15509.52 f
  mem_backbone_0/eu_mab[14] (omsp_mem_backbone)           0.00   15509.52 f
  mem_backbone_0/U85/QN (NOR4X0)                          0.92   15510.44 r
  mem_backbone_0/U20/Q (AND4X1)                           0.18   15510.62 r
  mem_backbone_0/U19/Q (OR2X1)                            0.20   15510.82 r
  mem_backbone_0/per_en (omsp_mem_backbone)               0.00   15510.82 r
  multiplier_0/per_en (omsp_multiplier)                   0.00   15510.82 r
  multiplier_0/U192/Q (AND3X1)                            0.71   15511.53 r
  multiplier_0/U190/QN (NAND4X0)                          0.12   15511.65 f
  multiplier_0/U21/ZN (INVX0)                             0.08   15511.73 r
  multiplier_0/U189/Q (OA21X1)                            0.15   15511.88 r
  multiplier_0/U187/QN (NAND3X0)                          0.13   15512.02 f
  multiplier_0/U186/Q (OR2X1)                             0.17   15512.18 f
  multiplier_0/U18/Q (AND2X1)                             0.20   15512.38 f
  multiplier_0/U31/QN (NAND2X1)                           0.22   15512.60 r
  multiplier_0/clock_gate_reslo/enable (omsp_clock_gate_16)
                                                          0.00   15512.60 r
  multiplier_0/clock_gate_reslo/U4/Q (OR2X1)              0.14   15512.74 r
  multiplier_0/clock_gate_reslo/enable_latch_reg/D (LATCHX1)
                                                          0.03   15512.77 r
  data arrival time                                              15512.77

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplier_0/clock_gate_reslo/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15512.77   15512.77
  data required time                                             15512.77
  --------------------------------------------------------------------------
  data required time                                             15512.77
  data arrival time                                              -15512.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.05   
  --------------------------------------------------------------
  max time borrow                                     15999.95   
  actual time borrow                                  15512.77   
  --------------------------------------------------------------


  Startpoint: pmem_dout[8]
              (input port clocked by dco_clk)
  Endpoint: multiplier_0/clock_gate_op1/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu           8000                  saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_multiplier    16000                 saed90nm_typ_ht
  omsp_clock_gate_18 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  input external delay                                    2.00   15502.00 r
  pmem_dout[8] (in)                                       0.00   15502.00 r
  mem_backbone_0/pmem_dout[8] (omsp_mem_backbone)         0.00   15502.00 r
  mem_backbone_0/U136/Q (AO222X1)                         0.72   15502.72 r
  mem_backbone_0/eu_mdb_in[8] (omsp_mem_backbone)         0.00   15502.72 r
  execution_unit_0/mdb_in[8] (omsp_execution_unit)        0.00   15502.72 r
  execution_unit_0/U195/Q (AO22X1)                        0.63   15503.35 r
  execution_unit_0/U53/QN (NAND2X1)                       0.11   15503.47 f
  execution_unit_0/U51/QN (NAND2X1)                       0.12   15503.59 r
  execution_unit_0/U21/QN (NOR2X0)                        0.11   15503.70 f
  execution_unit_0/U20/QN (NAND2X1)                       0.12   15503.82 r
  execution_unit_0/alu_0/op_src[0] (omsp_alu)             0.00   15503.82 r
  execution_unit_0/alu_0/U299/Q (XOR2X1)                  0.22   15504.05 r
  execution_unit_0/alu_0/U86/QN (NOR2X0)                  0.13   15504.18 f
  execution_unit_0/alu_0/add_171/A[0] (omsp_alu_DW01_add_9)
                                                          0.00   15504.18 f
  execution_unit_0/alu_0/add_171/U1/Q (AND2X1)            0.17   15504.35 f
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.34   15504.69 f
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.34   15505.03 f
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.34   15505.37 f
  execution_unit_0/alu_0/add_171/U1_4/CO (FADDX1)         0.34   15505.71 f
  execution_unit_0/alu_0/add_171/U1_5/CO (FADDX1)         0.34   15506.06 f
  execution_unit_0/alu_0/add_171/U1_6/CO (FADDX1)         0.34   15506.40 f
  execution_unit_0/alu_0/add_171/U1_7/CO (FADDX1)         0.34   15506.74 f
  execution_unit_0/alu_0/add_171/U1_8/CO (FADDX1)         0.34   15507.08 f
  execution_unit_0/alu_0/add_171/U1_9/CO (FADDX1)         0.34   15507.42 f
  execution_unit_0/alu_0/add_171/U1_10/CO (FADDX1)        0.34   15507.76 f
  execution_unit_0/alu_0/add_171/U1_11/CO (FADDX1)        0.34   15508.10 f
  execution_unit_0/alu_0/add_171/U1_12/CO (FADDX1)        0.34   15508.45 f
  execution_unit_0/alu_0/add_171/U1_13/CO (FADDX1)        0.34   15508.79 f
  execution_unit_0/alu_0/add_171/U1_14/CO (FADDX1)        0.34   15509.13 f
  execution_unit_0/alu_0/add_171/U1_15/S (FADDX1)         0.39   15509.52 f
  execution_unit_0/alu_0/add_171/SUM[15] (omsp_alu_DW01_add_9)
                                                          0.00   15509.52 f
  execution_unit_0/alu_0/alu_out_add[15] (omsp_alu)       0.00   15509.52 f
  execution_unit_0/mab[15] (omsp_execution_unit)          0.00   15509.52 f
  mem_backbone_0/eu_mab[14] (omsp_mem_backbone)           0.00   15509.52 f
  mem_backbone_0/U85/QN (NOR4X0)                          0.92   15510.44 r
  mem_backbone_0/U20/Q (AND4X1)                           0.18   15510.62 r
  mem_backbone_0/U19/Q (OR2X1)                            0.20   15510.82 r
  mem_backbone_0/per_en (omsp_mem_backbone)               0.00   15510.82 r
  multiplier_0/per_en (omsp_multiplier)                   0.00   15510.82 r
  multiplier_0/U192/Q (AND3X1)                            0.71   15511.53 r
  multiplier_0/U190/QN (NAND4X0)                          0.12   15511.65 f
  multiplier_0/U21/ZN (INVX0)                             0.08   15511.73 r
  multiplier_0/U189/Q (OA21X1)                            0.15   15511.88 r
  multiplier_0/U3/QN (NAND2X0)                            0.13   15512.01 f
  multiplier_0/U29/ZN (INVX0)                             0.10   15512.11 r
  multiplier_0/clock_gate_op1/enable (omsp_clock_gate_18)
                                                          0.00   15512.11 r
  multiplier_0/clock_gate_op1/U4/Q (OR2X1)                0.13   15512.24 r
  multiplier_0/clock_gate_op1/enable_latch_reg/D (LATCHX1)
                                                          0.03   15512.28 r
  data arrival time                                              15512.28

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplier_0/clock_gate_op1/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15512.28   15512.28
  data required time                                             15512.28
  --------------------------------------------------------------------------
  data required time                                             15512.28
  data arrival time                                              -15512.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.05   
  --------------------------------------------------------------
  max time borrow                                     15999.95   
  actual time borrow                                  15512.28   
  --------------------------------------------------------------


  Startpoint: pmem_dout[8]
              (input port clocked by dco_clk)
  Endpoint: multiplier_0/clock_gate_op2/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu           8000                  saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_multiplier    16000                 saed90nm_typ_ht
  omsp_clock_gate_17 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  input external delay                                    2.00   15502.00 r
  pmem_dout[8] (in)                                       0.00   15502.00 r
  mem_backbone_0/pmem_dout[8] (omsp_mem_backbone)         0.00   15502.00 r
  mem_backbone_0/U136/Q (AO222X1)                         0.72   15502.72 r
  mem_backbone_0/eu_mdb_in[8] (omsp_mem_backbone)         0.00   15502.72 r
  execution_unit_0/mdb_in[8] (omsp_execution_unit)        0.00   15502.72 r
  execution_unit_0/U195/Q (AO22X1)                        0.63   15503.35 r
  execution_unit_0/U53/QN (NAND2X1)                       0.11   15503.47 f
  execution_unit_0/U51/QN (NAND2X1)                       0.12   15503.59 r
  execution_unit_0/U21/QN (NOR2X0)                        0.11   15503.70 f
  execution_unit_0/U20/QN (NAND2X1)                       0.12   15503.82 r
  execution_unit_0/alu_0/op_src[0] (omsp_alu)             0.00   15503.82 r
  execution_unit_0/alu_0/U299/Q (XOR2X1)                  0.22   15504.05 r
  execution_unit_0/alu_0/U86/QN (NOR2X0)                  0.13   15504.18 f
  execution_unit_0/alu_0/add_171/A[0] (omsp_alu_DW01_add_9)
                                                          0.00   15504.18 f
  execution_unit_0/alu_0/add_171/U1/Q (AND2X1)            0.17   15504.35 f
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.34   15504.69 f
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.34   15505.03 f
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.34   15505.37 f
  execution_unit_0/alu_0/add_171/U1_4/CO (FADDX1)         0.34   15505.71 f
  execution_unit_0/alu_0/add_171/U1_5/CO (FADDX1)         0.34   15506.06 f
  execution_unit_0/alu_0/add_171/U1_6/CO (FADDX1)         0.34   15506.40 f
  execution_unit_0/alu_0/add_171/U1_7/CO (FADDX1)         0.34   15506.74 f
  execution_unit_0/alu_0/add_171/U1_8/CO (FADDX1)         0.34   15507.08 f
  execution_unit_0/alu_0/add_171/U1_9/CO (FADDX1)         0.34   15507.42 f
  execution_unit_0/alu_0/add_171/U1_10/CO (FADDX1)        0.34   15507.76 f
  execution_unit_0/alu_0/add_171/U1_11/CO (FADDX1)        0.34   15508.10 f
  execution_unit_0/alu_0/add_171/U1_12/CO (FADDX1)        0.34   15508.45 f
  execution_unit_0/alu_0/add_171/U1_13/CO (FADDX1)        0.34   15508.79 f
  execution_unit_0/alu_0/add_171/U1_14/CO (FADDX1)        0.34   15509.13 f
  execution_unit_0/alu_0/add_171/U1_15/S (FADDX1)         0.33   15509.46 r
  execution_unit_0/alu_0/add_171/SUM[15] (omsp_alu_DW01_add_9)
                                                          0.00   15509.46 r
  execution_unit_0/alu_0/alu_out_add[15] (omsp_alu)       0.00   15509.46 r
  execution_unit_0/mab[15] (omsp_execution_unit)          0.00   15509.46 r
  mem_backbone_0/eu_mab[14] (omsp_mem_backbone)           0.00   15509.46 r
  mem_backbone_0/U85/QN (NOR4X0)                          1.18   15510.63 f
  mem_backbone_0/U20/Q (AND4X1)                           0.21   15510.85 f
  mem_backbone_0/U19/Q (OR2X1)                            0.19   15511.03 f
  mem_backbone_0/per_en (omsp_mem_backbone)               0.00   15511.03 f
  multiplier_0/per_en (omsp_multiplier)                   0.00   15511.03 f
  multiplier_0/U192/Q (AND3X1)                            0.71   15511.75 f
  multiplier_0/U190/QN (NAND4X0)                          0.14   15511.89 r
  multiplier_0/U21/ZN (INVX0)                             0.08   15511.97 f
  multiplier_0/U189/Q (OA21X1)                            0.16   15512.13 f
  multiplier_0/U187/QN (NAND3X0)                          0.16   15512.29 r
  multiplier_0/U30/ZN (INVX0)                             0.09   15512.38 f
  multiplier_0/clock_gate_op2/enable (omsp_clock_gate_17)
                                                          0.00   15512.38 f
  multiplier_0/clock_gate_op2/U4/Q (OR2X1)                0.13   15512.52 f
  multiplier_0/clock_gate_op2/enable_latch_reg/D (LATCHX1)
                                                          0.03   15512.55 f
  data arrival time                                              15512.55

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplier_0/clock_gate_op2/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15512.55   15512.55
  data required time                                             15512.55
  --------------------------------------------------------------------------
  data required time                                             15512.55
  data arrival time                                              -15512.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                     15999.88   
  actual time borrow                                  15512.55   
  --------------------------------------------------------------


  Startpoint: irq[5] (input port clocked by dco_clk)
  Endpoint: mem_backbone_0/clock_gate_bckup/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_clock_gate_21 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  input external delay                                  300.00   15800.00 r
  irq[5] (in)                                             0.00   15800.00 r
  frontend_0/irq[5] (omsp_frontend)                       0.00   15800.00 r
  frontend_0/U276/QN (NOR4X0)                             0.96   15800.96 f
  frontend_0/U420/QN (NAND4X0)                            0.15   15801.11 r
  frontend_0/U49/QN (NAND2X0)                             0.10   15801.21 f
  frontend_0/U52/QN (NAND2X0)                             0.10   15801.31 r
  frontend_0/U423/QN (NAND3X0)                            0.18   15801.49 f
  frontend_0/U92/Q (AND3X1)                               0.29   15801.78 f
  frontend_0/U447/Q (MUX21X1)                             0.27   15802.05 f
  frontend_0/U95/ZN (INVX0)                               0.08   15802.13 r
  frontend_0/U450/QN (NAND2X1)                            0.10   15802.23 f
  frontend_0/U70/ZN (INVX0)                               0.09   15802.33 r
  frontend_0/U50/QN (NAND2X0)                             0.11   15802.43 f
  frontend_0/U452/QN (NAND3X0)                            0.13   15802.57 r
  frontend_0/U68/ZN (INVX0)                               0.12   15802.68 f
  frontend_0/U493/QN (NAND3X0)                            0.16   15802.84 r
  frontend_0/U109/Q (AND2X1)                              0.15   15803.00 r
  frontend_0/U501/QN (NAND4X0)                            0.12   15803.12 f
  frontend_0/U105/ZN (INVX0)                              0.10   15803.22 r
  frontend_0/U502/Q (OA21X1)                              0.14   15803.36 r
  frontend_0/U279/QN (NOR3X0)                             0.12   15803.48 f
  frontend_0/U169/QN (NOR4X0)                             0.19   15803.67 r
  frontend_0/U277/QN (NAND4X0)                            0.12   15803.78 f
  frontend_0/U69/QN (NAND3X0)                             0.13   15803.92 r
  frontend_0/U54/QN (NAND2X0)                             0.12   15804.04 f
  frontend_0/U113/ZN (INVX0)                              0.12   15804.15 r
  frontend_0/U548/Q (AND2X1)                              0.15   15804.30 r
  frontend_0/U546/Q (AND2X1)                              0.14   15804.44 r
  frontend_0/U544/Q (AND2X1)                              0.14   15804.58 r
  frontend_0/U542/Q (AND2X1)                              0.14   15804.72 r
  frontend_0/U540/Q (AND2X1)                              0.14   15804.86 r
  frontend_0/U538/Q (AND2X1)                              0.14   15805.00 r
  frontend_0/U536/Q (AND2X1)                              0.14   15805.14 r
  frontend_0/U534/Q (AND2X1)                              0.14   15805.28 r
  frontend_0/U532/Q (AND2X1)                              0.14   15805.42 r
  frontend_0/U530/Q (AND2X1)                              0.14   15805.56 r
  frontend_0/U528/Q (AND2X1)                              0.14   15805.70 r
  frontend_0/U526/Q (AND2X1)                              0.14   15805.84 r
  frontend_0/U524/Q (AND2X1)                              0.14   15805.98 r
  frontend_0/U522/Q (AND2X1)                              0.13   15806.11 r
  frontend_0/U521/Q (XOR2X1)                              0.17   15806.29 r
  frontend_0/U24/Q (AO21X1)                               0.16   15806.44 r
  frontend_0/U23/Q (AO221X1)                              0.18   15806.62 r
  frontend_0/mab[15] (omsp_frontend)                      0.00   15806.62 r
  mem_backbone_0/fe_mab[14] (omsp_mem_backbone)           0.00   15806.62 r
  mem_backbone_0/U66/Q (AND4X1)                           0.56   15807.17 r
  mem_backbone_0/U118/QN (NAND2X0)                        0.11   15807.28 f
  mem_backbone_0/U116/ZN (INVX0)                          0.13   15807.41 r
  mem_backbone_0/U115/QN (NOR3X0)                         0.18   15807.59 f
  mem_backbone_0/clock_gate_bckup/enable (omsp_clock_gate_21)
                                                          0.00   15807.59 f
  mem_backbone_0/clock_gate_bckup/U4/Q (OR2X1)            0.16   15807.75 f
  mem_backbone_0/clock_gate_bckup/enable_latch_reg/D (LATCHX1)
                                                          0.03   15807.78 f
  data arrival time                                              15807.78

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_backbone_0/clock_gate_bckup/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15807.78   15807.78
  data required time                                             15807.78
  --------------------------------------------------------------------------
  data required time                                             15807.78
  data arrival time                                              -15807.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                     15999.88   
  actual time borrow                                  15807.78   
  --------------------------------------------------------------


  Startpoint: irq[5] (input port clocked by dco_clk)
  Endpoint: frontend_0/clock_gate_inst_sext/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht
  omsp_clock_gate_26 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  input external delay                                  300.00   15800.00 r
  irq[5] (in)                                             0.00   15800.00 r
  frontend_0/irq[5] (omsp_frontend)                       0.00   15800.00 r
  frontend_0/U276/QN (NOR4X0)                             0.96   15800.96 f
  frontend_0/U420/QN (NAND4X0)                            0.15   15801.11 r
  frontend_0/U49/QN (NAND2X0)                             0.10   15801.21 f
  frontend_0/U52/QN (NAND2X0)                             0.10   15801.31 r
  frontend_0/U423/QN (NAND3X0)                            0.18   15801.49 f
  frontend_0/U92/Q (AND3X1)                               0.29   15801.78 f
  frontend_0/U447/Q (MUX21X1)                             0.27   15802.05 f
  frontend_0/U95/ZN (INVX0)                               0.08   15802.13 r
  frontend_0/U450/QN (NAND2X1)                            0.10   15802.23 f
  frontend_0/U70/ZN (INVX0)                               0.09   15802.33 r
  frontend_0/U50/QN (NAND2X0)                             0.11   15802.43 f
  frontend_0/U452/QN (NAND3X0)                            0.13   15802.57 r
  frontend_0/U68/ZN (INVX0)                               0.12   15802.68 f
  frontend_0/U453/QN (NAND3X0)                            0.15   15802.84 r
  frontend_0/U456/QN (NAND3X0)                            0.12   15802.95 f
  frontend_0/U457/Q (AO21X1)                              0.14   15803.09 f
  frontend_0/U66/Q (AND2X1)                               0.16   15803.25 f
  frontend_0/U61/QN (NOR2X0)                              0.36   15803.61 r
  frontend_0/U299/ZN (INVX0)                              0.17   15803.78 f
  frontend_0/U140/Q (AO21X1)                              0.14   15803.92 f
  frontend_0/clock_gate_inst_sext/enable (omsp_clock_gate_26)
                                                          0.00   15803.92 f
  frontend_0/clock_gate_inst_sext/U4/Q (OR2X1)            0.13   15804.05 f
  frontend_0/clock_gate_inst_sext/enable_latch_reg/D (LATCHX1)
                                                          0.03   15804.09 f
  data arrival time                                              15804.09

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  frontend_0/clock_gate_inst_sext/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15804.09   15804.09
  data required time                                             15804.09
  --------------------------------------------------------------------------
  data required time                                             15804.09
  data arrival time                                              -15804.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                     15999.88   
  actual time borrow                                  15804.09   
  --------------------------------------------------------------


  Startpoint: irq[5] (input port clocked by dco_clk)
  Endpoint: frontend_0/clock_gate_decode/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht
  omsp_clock_gate_24 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  input external delay                                  300.00   15800.00 r
  irq[5] (in)                                             0.00   15800.00 r
  frontend_0/irq[5] (omsp_frontend)                       0.00   15800.00 r
  frontend_0/U276/QN (NOR4X0)                             0.96   15800.96 f
  frontend_0/U420/QN (NAND4X0)                            0.15   15801.11 r
  frontend_0/U49/QN (NAND2X0)                             0.10   15801.21 f
  frontend_0/U52/QN (NAND2X0)                             0.10   15801.31 r
  frontend_0/U423/QN (NAND3X0)                            0.18   15801.49 f
  frontend_0/U424/QN (NAND2X1)                            0.22   15801.70 r
  frontend_0/clock_gate_decode/enable (omsp_clock_gate_24)
                                                          0.00   15801.70 r
  frontend_0/clock_gate_decode/U4/Q (OR2X1)               0.18   15801.88 r
  frontend_0/clock_gate_decode/enable_latch_reg/D (LATCHX1)
                                                          0.03   15801.91 r
  data arrival time                                              15801.91

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  frontend_0/clock_gate_decode/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15801.91   15801.91
  data required time                                             15801.91
  --------------------------------------------------------------------------
  data required time                                             15801.91
  data arrival time                                              -15801.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.05   
  --------------------------------------------------------------
  max time borrow                                     15999.95   
  actual time borrow                                  15801.91   
  --------------------------------------------------------------


  Startpoint: pmem_dout[8]
              (input port clocked by dco_clk)
  Endpoint: multiplier_0/clock_gate_reshi/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu           8000                  saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_multiplier    16000                 saed90nm_typ_ht
  omsp_clock_gate_15 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  input external delay                                    2.00   15502.00 r
  pmem_dout[8] (in)                                       0.00   15502.00 r
  mem_backbone_0/pmem_dout[8] (omsp_mem_backbone)         0.00   15502.00 r
  mem_backbone_0/U136/Q (AO222X1)                         0.72   15502.72 r
  mem_backbone_0/eu_mdb_in[8] (omsp_mem_backbone)         0.00   15502.72 r
  execution_unit_0/mdb_in[8] (omsp_execution_unit)        0.00   15502.72 r
  execution_unit_0/U195/Q (AO22X1)                        0.63   15503.35 r
  execution_unit_0/U53/QN (NAND2X1)                       0.11   15503.47 f
  execution_unit_0/U51/QN (NAND2X1)                       0.12   15503.59 r
  execution_unit_0/U21/QN (NOR2X0)                        0.11   15503.70 f
  execution_unit_0/U20/QN (NAND2X1)                       0.12   15503.82 r
  execution_unit_0/alu_0/op_src[0] (omsp_alu)             0.00   15503.82 r
  execution_unit_0/alu_0/U299/Q (XOR2X1)                  0.22   15504.05 r
  execution_unit_0/alu_0/U86/QN (NOR2X0)                  0.13   15504.18 f
  execution_unit_0/alu_0/add_171/A[0] (omsp_alu_DW01_add_9)
                                                          0.00   15504.18 f
  execution_unit_0/alu_0/add_171/U1/Q (AND2X1)            0.17   15504.35 f
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.34   15504.69 f
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.34   15505.03 f
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.34   15505.37 f
  execution_unit_0/alu_0/add_171/U1_4/CO (FADDX1)         0.34   15505.71 f
  execution_unit_0/alu_0/add_171/U1_5/CO (FADDX1)         0.34   15506.06 f
  execution_unit_0/alu_0/add_171/U1_6/CO (FADDX1)         0.34   15506.40 f
  execution_unit_0/alu_0/add_171/U1_7/CO (FADDX1)         0.34   15506.74 f
  execution_unit_0/alu_0/add_171/U1_8/CO (FADDX1)         0.34   15507.08 f
  execution_unit_0/alu_0/add_171/U1_9/CO (FADDX1)         0.34   15507.42 f
  execution_unit_0/alu_0/add_171/U1_10/CO (FADDX1)        0.34   15507.76 f
  execution_unit_0/alu_0/add_171/U1_11/CO (FADDX1)        0.34   15508.10 f
  execution_unit_0/alu_0/add_171/U1_12/CO (FADDX1)        0.34   15508.45 f
  execution_unit_0/alu_0/add_171/U1_13/CO (FADDX1)        0.34   15508.79 f
  execution_unit_0/alu_0/add_171/U1_14/CO (FADDX1)        0.34   15509.13 f
  execution_unit_0/alu_0/add_171/U1_15/S (FADDX1)         0.33   15509.46 r
  execution_unit_0/alu_0/add_171/SUM[15] (omsp_alu_DW01_add_9)
                                                          0.00   15509.46 r
  execution_unit_0/alu_0/alu_out_add[15] (omsp_alu)       0.00   15509.46 r
  execution_unit_0/mab[15] (omsp_execution_unit)          0.00   15509.46 r
  mem_backbone_0/eu_mab[14] (omsp_mem_backbone)           0.00   15509.46 r
  mem_backbone_0/U85/QN (NOR4X0)                          1.18   15510.63 f
  mem_backbone_0/U20/Q (AND4X1)                           0.21   15510.85 f
  mem_backbone_0/U19/Q (OR2X1)                            0.19   15511.03 f
  mem_backbone_0/per_en (omsp_mem_backbone)               0.00   15511.03 f
  multiplier_0/per_en (omsp_multiplier)                   0.00   15511.03 f
  multiplier_0/U192/Q (AND3X1)                            0.71   15511.75 f
  multiplier_0/U190/QN (NAND4X0)                          0.14   15511.89 r
  multiplier_0/U21/ZN (INVX0)                             0.08   15511.97 f
  multiplier_0/U189/Q (OA21X1)                            0.16   15512.13 f
  multiplier_0/U187/QN (NAND3X0)                          0.16   15512.29 r
  multiplier_0/U186/Q (OR2X1)                             0.18   15512.47 r
  multiplier_0/U19/Q (AND2X1)                             0.22   15512.69 r
  multiplier_0/U32/QN (NAND2X1)                           0.22   15512.91 f
  multiplier_0/clock_gate_reshi/enable (omsp_clock_gate_15)
                                                          0.00   15512.91 f
  multiplier_0/clock_gate_reshi/U4/Q (OR2X1)              0.14   15513.05 f
  multiplier_0/clock_gate_reshi/enable_latch_reg/D (LATCHX1)
                                                          0.03   15513.08 f
  data arrival time                                              15513.08

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplier_0/clock_gate_reshi/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15513.08   15513.08
  data required time                                             15513.08
  --------------------------------------------------------------------------
  data required time                                             15513.08
  data arrival time                                              -15513.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                     15999.88   
  actual time borrow                                  15513.08   
  --------------------------------------------------------------


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: dbg_freeze (output port clocked by dco_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00     500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35     500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00     500.35 f
  U53/Z (NBUFFX2)                                         1.46     501.81 f
  dbg_0/dbg_halt_st (omsp_dbg)                            0.00     501.81 f
  dbg_0/U151/Q (OA21X1)                                   0.64     502.45 f
  dbg_0/dbg_freeze (omsp_dbg)                             0.00     502.45 f
  dbg_freeze (out)                                        0.00     502.45 f
  data arrival time                                                502.45

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                -850.00     650.00
  data required time                                               650.00
  --------------------------------------------------------------------------
  data required time                                               650.00
  data arrival time                                               -502.45
  --------------------------------------------------------------------------
  slack (MET)                                                      147.55


  Startpoint: clock_module_0/sync_cell_puc/data_sync_reg_1_
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: puc_rst (output port clocked by dco_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_clock_module  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  clock_module_0/sync_cell_puc/data_sync_reg_1_/CLK (SDFFARX1)
                                                          0.00     500.00 r
  clock_module_0/sync_cell_puc/data_sync_reg_1_/Q (SDFFARX1)
                                                          0.33     500.33 f
  clock_module_0/sync_cell_puc/data_out (omsp_sync_cell_5)
                                                          0.00     500.33 f
  clock_module_0/U71/ZN (INVX0)                           0.12     500.44 r
  clock_module_0/scan_mux_puc_rst/data_in_func (omsp_scan_mux_1)
                                                          0.00     500.44 r
  clock_module_0/scan_mux_puc_rst/U2/Q (AO22X1)           0.69     501.13 r
  clock_module_0/scan_mux_puc_rst/data_out (omsp_scan_mux_1)
                                                          0.00     501.13 r
  clock_module_0/puc_rst (omsp_clock_module)              0.00     501.13 r
  puc_rst (out)                                           0.01     501.14 r
  data arrival time                                                501.14

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                -750.00     750.00
  data required time                                               750.00
  --------------------------------------------------------------------------
  data required time                                               750.00
  data arrival time                                               -501.14
  --------------------------------------------------------------------------
  slack (MET)                                                      248.86


  Startpoint: frontend_0/i_state_reg_1_
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: irq_acc[10]
            (output port clocked by dco_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/i_state_reg_1_/CLK (SDFFARX1)                0.00     500.00 r
  frontend_0/i_state_reg_1_/QN (SDFFARX1)                 0.24     500.24 f
  frontend_0/U429/QN (NAND3X0)                            0.20     500.44 r
  frontend_0/U240/ZN (INVX0)                              0.15     500.59 f
  frontend_0/U89/QN (NAND3X0)                             0.17     500.76 r
  frontend_0/U230/QN (NOR2X0)                             0.13     500.89 f
  frontend_0/irq_acc[10] (omsp_frontend)                  0.00     500.89 f
  irq_acc[10] (out)                                       0.00     500.89 f
  data arrival time                                                500.89

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                -600.00     900.00
  data required time                                               900.00
  --------------------------------------------------------------------------
  data required time                                               900.00
  data arrival time                                               -500.89
  --------------------------------------------------------------------------
  slack (MET)                                                      399.11


  Startpoint: frontend_0/i_state_reg_1_
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: irq_acc[3] (output port clocked by dco_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/i_state_reg_1_/CLK (SDFFARX1)                0.00     500.00 r
  frontend_0/i_state_reg_1_/QN (SDFFARX1)                 0.24     500.24 f
  frontend_0/U429/QN (NAND3X0)                            0.20     500.44 r
  frontend_0/U240/ZN (INVX0)                              0.15     500.59 f
  frontend_0/U94/QN (NAND3X0)                             0.18     500.77 r
  frontend_0/U235/QN (NOR2X0)                             0.12     500.89 f
  frontend_0/irq_acc[3] (omsp_frontend)                   0.00     500.89 f
  irq_acc[3] (out)                                        0.00     500.89 f
  data arrival time                                                500.89

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                -600.00     900.00
  data required time                                               900.00
  --------------------------------------------------------------------------
  data required time                                               900.00
  data arrival time                                               -500.89
  --------------------------------------------------------------------------
  slack (MET)                                                      399.11


  Startpoint: frontend_0/i_state_reg_1_
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: irq_acc[2] (output port clocked by dco_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/i_state_reg_1_/CLK (SDFFARX1)                0.00     500.00 r
  frontend_0/i_state_reg_1_/QN (SDFFARX1)                 0.24     500.24 f
  frontend_0/U429/QN (NAND3X0)                            0.20     500.44 r
  frontend_0/U240/ZN (INVX0)                              0.15     500.59 f
  frontend_0/U94/QN (NAND3X0)                             0.18     500.77 r
  frontend_0/U233/QN (NOR2X0)                             0.12     500.89 f
  frontend_0/irq_acc[2] (omsp_frontend)                   0.00     500.89 f
  irq_acc[2] (out)                                        0.00     500.89 f
  data arrival time                                                500.89

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                -600.00     900.00
  data required time                                               900.00
  --------------------------------------------------------------------------
  data required time                                               900.00
  data arrival time                                               -500.89
  --------------------------------------------------------------------------
  slack (MET)                                                      399.11


  Startpoint: frontend_0/i_state_reg_1_
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: irq_acc[1] (output port clocked by dco_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/i_state_reg_1_/CLK (SDFFARX1)                0.00     500.00 r
  frontend_0/i_state_reg_1_/QN (SDFFARX1)                 0.24     500.24 f
  frontend_0/U429/QN (NAND3X0)                            0.20     500.44 r
  frontend_0/U240/ZN (INVX0)                              0.15     500.59 f
  frontend_0/U94/QN (NAND3X0)                             0.18     500.77 r
  frontend_0/U232/QN (NOR2X0)                             0.12     500.89 f
  frontend_0/irq_acc[1] (omsp_frontend)                   0.00     500.89 f
  irq_acc[1] (out)                                        0.00     500.89 f
  data arrival time                                                500.89

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                -600.00     900.00
  data required time                                               900.00
  --------------------------------------------------------------------------
  data required time                                               900.00
  data arrival time                                               -500.89
  --------------------------------------------------------------------------
  slack (MET)                                                      399.11


  Startpoint: frontend_0/i_state_reg_1_
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: irq_acc[0] (output port clocked by dco_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/i_state_reg_1_/CLK (SDFFARX1)                0.00     500.00 r
  frontend_0/i_state_reg_1_/QN (SDFFARX1)                 0.24     500.24 f
  frontend_0/U429/QN (NAND3X0)                            0.20     500.44 r
  frontend_0/U240/ZN (INVX0)                              0.15     500.59 f
  frontend_0/U94/QN (NAND3X0)                             0.18     500.77 r
  frontend_0/U231/QN (NOR2X0)                             0.12     500.89 f
  frontend_0/irq_acc[0] (omsp_frontend)                   0.00     500.89 f
  irq_acc[0] (out)                                        0.00     500.89 f
  data arrival time                                                500.89

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                -600.00     900.00
  data required time                                               900.00
  --------------------------------------------------------------------------
  data required time                                               900.00
  data arrival time                                               -500.89
  --------------------------------------------------------------------------
  slack (MET)                                                      399.11


  Startpoint: frontend_0/i_state_reg_1_
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: irq_acc[6] (output port clocked by dco_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/i_state_reg_1_/CLK (SDFFARX1)                0.00     500.00 r
  frontend_0/i_state_reg_1_/QN (SDFFARX1)                 0.24     500.24 f
  frontend_0/U429/QN (NAND3X0)                            0.20     500.44 r
  frontend_0/U240/ZN (INVX0)                              0.15     500.59 f
  frontend_0/U76/QN (NAND3X0)                             0.17     500.76 r
  frontend_0/U238/QN (NOR2X0)                             0.12     500.88 f
  frontend_0/irq_acc[6] (omsp_frontend)                   0.00     500.88 f
  irq_acc[6] (out)                                        0.00     500.88 f
  data arrival time                                                500.88

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                -600.00     900.00
  data required time                                               900.00
  --------------------------------------------------------------------------
  data required time                                               900.00
  data arrival time                                               -500.88
  --------------------------------------------------------------------------
  slack (MET)                                                      399.12


  Startpoint: frontend_0/i_state_reg_1_
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: irq_acc[5] (output port clocked by dco_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/i_state_reg_1_/CLK (SDFFARX1)                0.00     500.00 r
  frontend_0/i_state_reg_1_/QN (SDFFARX1)                 0.24     500.24 f
  frontend_0/U429/QN (NAND3X0)                            0.20     500.44 r
  frontend_0/U240/ZN (INVX0)                              0.15     500.59 f
  frontend_0/U76/QN (NAND3X0)                             0.17     500.76 r
  frontend_0/U237/QN (NOR2X0)                             0.12     500.88 f
  frontend_0/irq_acc[5] (omsp_frontend)                   0.00     500.88 f
  irq_acc[5] (out)                                        0.00     500.88 f
  data arrival time                                                500.88

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                -600.00     900.00
  data required time                                               900.00
  --------------------------------------------------------------------------
  data required time                                               900.00
  data arrival time                                               -500.88
  --------------------------------------------------------------------------
  slack (MET)                                                      399.12


  Startpoint: frontend_0/i_state_reg_1_
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: irq_acc[4] (output port clocked by dco_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/i_state_reg_1_/CLK (SDFFARX1)                0.00     500.00 r
  frontend_0/i_state_reg_1_/QN (SDFFARX1)                 0.24     500.24 f
  frontend_0/U429/QN (NAND3X0)                            0.20     500.44 r
  frontend_0/U240/ZN (INVX0)                              0.15     500.59 f
  frontend_0/U76/QN (NAND3X0)                             0.17     500.76 r
  frontend_0/U236/QN (NOR2X0)                             0.12     500.88 f
  frontend_0/irq_acc[4] (omsp_frontend)                   0.00     500.88 f
  irq_acc[4] (out)                                        0.00     500.88 f
  data arrival time                                                500.88

  clock dco_clk (rise edge)                            1500.00    1500.00
  clock network delay (ideal)                             0.00    1500.00
  output external delay                                -600.00     900.00
  data required time                                               900.00
  --------------------------------------------------------------------------
  data required time                                               900.00
  data arrival time                                               -500.88
  --------------------------------------------------------------------------
  slack (MET)                                                      399.12


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: mem_backbone_0/clock_gate_bckup/enable_latch_reg
            (positive level-sensitive latch clocked by dco_clk')
  Path Group: dco_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu           8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_clock_gate_21 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00     500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35     500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00     500.35 f
  U53/Z (NBUFFX2)                                         1.46     501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00     501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72     503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26     503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09     503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36     504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40     504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23     504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00     504.87 r
  execution_unit_0/alu_0/U102/ZN (INVX0)                  0.11     504.98 f
  execution_unit_0/alu_0/U108/QN (NAND2X1)                0.11     505.09 r
  execution_unit_0/alu_0/U107/QN (NAND2X1)                0.10     505.19 f
  execution_unit_0/alu_0/U8/QN (NAND2X0)                  0.13     505.32 r
  execution_unit_0/alu_0/U148/QN (NAND2X1)                0.12     505.44 f
  execution_unit_0/alu_0/U141/QN (NAND2X1)                0.12     505.56 r
  execution_unit_0/alu_0/U311/Q (XOR3X1)                  0.24     505.80 f
  execution_unit_0/alu_0/U45/QN (NAND2X1)                 0.12     505.92 r
  execution_unit_0/alu_0/U44/QN (NAND2X1)                 0.11     506.04 f
  execution_unit_0/alu_0/U57/Q (AND2X1)                   0.16     506.19 f
  execution_unit_0/alu_0/U315/Q (AO21X1)                  0.15     506.34 f
  execution_unit_0/alu_0/U38/QN (NAND2X1)                 0.12     506.47 r
  execution_unit_0/alu_0/U316/Q (XOR2X1)                  0.21     506.67 r
  execution_unit_0/alu_0/U116/QN (NAND2X1)                0.11     506.78 f
  execution_unit_0/alu_0/U9/QN (NAND2X0)                  0.13     506.90 r
  execution_unit_0/alu_0/U134/QN (NAND2X1)                0.12     507.02 f
  execution_unit_0/alu_0/U128/QN (NAND2X1)                0.13     507.15 r
  execution_unit_0/alu_0/U173/QN (NAND2X1)                0.11     507.27 f
  execution_unit_0/alu_0/U167/QN (NAND2X1)                0.12     507.39 r
  execution_unit_0/alu_0/U317/Q (XOR3X1)                  0.23     507.62 f
  execution_unit_0/alu_0/U48/QN (NAND2X1)                 0.12     507.74 r
  execution_unit_0/alu_0/U47/QN (NAND2X1)                 0.11     507.85 f
  execution_unit_0/alu_0/U56/Q (AND2X1)                   0.16     508.01 f
  execution_unit_0/alu_0/U321/Q (AO21X1)                  0.14     508.16 f
  execution_unit_0/alu_0/U36/QN (NAND2X1)                 0.12     508.28 r
  execution_unit_0/alu_0/U322/Q (XOR2X1)                  0.20     508.48 r
  execution_unit_0/alu_0/U110/QN (NAND2X1)                0.11     508.58 f
  execution_unit_0/alu_0/U4/QN (NAND2X0)                  0.13     508.71 r
  execution_unit_0/alu_0/U119/QN (NAND2X1)                0.11     508.82 f
  execution_unit_0/alu_0/U5/QN (NAND2X0)                  0.13     508.95 r
  execution_unit_0/alu_0/U161/QN (NAND2X1)                0.12     509.07 f
  execution_unit_0/alu_0/U154/QN (NAND2X1)                0.12     509.20 r
  execution_unit_0/alu_0/U367/Q (XOR3X1)                  0.23     509.43 f
  execution_unit_0/alu_0/U51/QN (NAND2X1)                 0.12     509.55 r
  execution_unit_0/alu_0/U50/QN (NAND2X1)                 0.11     509.67 f
  execution_unit_0/alu_0/U22/Q (AND2X1)                   0.15     509.81 f
  execution_unit_0/alu_0/U370/Q (AO21X1)                  0.14     509.96 f
  execution_unit_0/alu_0/U37/QN (NAND2X1)                 0.12     510.08 r
  execution_unit_0/alu_0/U371/Q (XOR2X1)                  0.20     510.28 r
  execution_unit_0/alu_0/U113/QN (NAND2X1)                0.11     510.38 f
  execution_unit_0/alu_0/U6/QN (NAND2X0)                  0.13     510.51 r
  execution_unit_0/alu_0/U126/QN (NAND2X1)                0.11     510.62 f
  execution_unit_0/alu_0/U7/QN (NAND2X0)                  0.13     510.75 r
  execution_unit_0/alu_0/U138/QN (NAND2X1)                0.11     510.87 f
  execution_unit_0/alu_0/U136/QN (NAND2X0)                0.12     510.98 r
  execution_unit_0/alu_0/U41/Q (XNOR2X1)                  0.27     511.25 r
  execution_unit_0/alu_0/U19/ZN (INVX0)                   0.10     511.35 f
  execution_unit_0/alu_0/U376/Q (AO21X1)                  0.14     511.49 f
  execution_unit_0/alu_0/U377/QN (NAND2X1)                0.12     511.61 r
  execution_unit_0/alu_0/U20/Q (AND2X1)                   0.15     511.77 r
  execution_unit_0/alu_0/U378/Q (AO21X1)                  0.15     511.92 r
  execution_unit_0/alu_0/U13/ZN (INVX0)                   0.09     512.01 f
  execution_unit_0/alu_0/U379/Q (XOR2X1)                  0.20     512.21 f
  execution_unit_0/alu_0/U380/Q (AO222X1)                 0.19     512.40 f
  execution_unit_0/alu_0/alu_out[15] (omsp_alu)           0.00     512.40 f
  execution_unit_0/register_file_0/reg_dest_val[15] (omsp_register_file)
                                                          0.00     512.40 f
  execution_unit_0/register_file_0/U26/Q (AND2X1)         0.17     512.57 f
  execution_unit_0/register_file_0/pc_sw[15] (omsp_register_file)
                                                          0.00     512.57 f
  execution_unit_0/pc_sw[15] (omsp_execution_unit)        0.00     512.57 f
  frontend_0/pc_sw[15] (omsp_frontend)                    0.00     512.57 f
  frontend_0/U23/Q (AO221X1)                              0.60     513.16 f
  frontend_0/mab[15] (omsp_frontend)                      0.00     513.16 f
  mem_backbone_0/fe_mab[14] (omsp_mem_backbone)           0.00     513.16 f
  mem_backbone_0/U66/Q (AND4X1)                           0.57     513.74 f
  mem_backbone_0/U118/QN (NAND2X0)                        0.13     513.86 r
  mem_backbone_0/U116/ZN (INVX0)                          0.12     513.98 f
  mem_backbone_0/U115/QN (NOR3X0)                         0.19     514.17 r
  mem_backbone_0/clock_gate_bckup/enable (omsp_clock_gate_21)
                                                          0.00     514.17 r
  mem_backbone_0/clock_gate_bckup/U4/Q (OR2X1)            0.17     514.34 r
  mem_backbone_0/clock_gate_bckup/enable_latch_reg/D (LATCHX1)
                                                          0.03     514.38 r
  data arrival time                                                514.38

  clock dco_clk' (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  mem_backbone_0/clock_gate_bckup/enable_latch_reg/CLK (LATCHX1)
                                                          0.00    1000.00 r
  time borrowed from endpoint                             0.00    1000.00
  data required time                                              1000.00
  --------------------------------------------------------------------------
  data required time                                              1000.00
  data arrival time                                               -514.38
  --------------------------------------------------------------------------
  slack (MET)                                                      485.62

  Time Borrowing Information
  --------------------------------------------------------------
  dco_clk' nominal pulse width                          500.00   
  library setup time                                     -0.05   
  --------------------------------------------------------------
  max time borrow                                       499.95   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: multiplier_0/clock_gate_reshi/enable_latch_reg
            (positive level-sensitive latch clocked by dco_clk')
  Path Group: dco_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_multiplier    16000                 saed90nm_typ_ht
  omsp_clock_gate_15 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00     500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35     500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00     500.35 f
  U53/Z (NBUFFX2)                                         1.46     501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00     501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72     503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26     503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09     503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36     504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40     504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23     504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00     504.87 r
  execution_unit_0/alu_0/add_171/B[1] (omsp_alu_DW01_add_9)
                                                          0.00     504.87 r
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.53     505.40 r
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.33     505.73 r
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.33     506.07 r
  execution_unit_0/alu_0/add_171/U1_4/CO (FADDX1)         0.33     506.40 r
  execution_unit_0/alu_0/add_171/U1_5/CO (FADDX1)         0.33     506.74 r
  execution_unit_0/alu_0/add_171/U1_6/CO (FADDX1)         0.33     507.07 r
  execution_unit_0/alu_0/add_171/U1_7/CO (FADDX1)         0.33     507.40 r
  execution_unit_0/alu_0/add_171/U1_8/CO (FADDX1)         0.33     507.74 r
  execution_unit_0/alu_0/add_171/U1_9/CO (FADDX1)         0.33     508.07 r
  execution_unit_0/alu_0/add_171/U1_10/CO (FADDX1)        0.33     508.40 r
  execution_unit_0/alu_0/add_171/U1_11/CO (FADDX1)        0.33     508.74 r
  execution_unit_0/alu_0/add_171/U1_12/CO (FADDX1)        0.33     509.07 r
  execution_unit_0/alu_0/add_171/U1_13/CO (FADDX1)        0.33     509.41 r
  execution_unit_0/alu_0/add_171/U1_14/CO (FADDX1)        0.33     509.74 r
  execution_unit_0/alu_0/add_171/U1_15/S (FADDX1)         0.34     510.08 r
  execution_unit_0/alu_0/add_171/SUM[15] (omsp_alu_DW01_add_9)
                                                          0.00     510.08 r
  execution_unit_0/alu_0/alu_out_add[15] (omsp_alu)       0.00     510.08 r
  execution_unit_0/mab[15] (omsp_execution_unit)          0.00     510.08 r
  mem_backbone_0/eu_mab[14] (omsp_mem_backbone)           0.00     510.08 r
  mem_backbone_0/U85/QN (NOR4X0)                          1.18     511.26 f
  mem_backbone_0/U20/Q (AND4X1)                           0.21     511.47 f
  mem_backbone_0/U19/Q (OR2X1)                            0.19     511.65 f
  mem_backbone_0/per_en (omsp_mem_backbone)               0.00     511.65 f
  multiplier_0/per_en (omsp_multiplier)                   0.00     511.65 f
  multiplier_0/U192/Q (AND3X1)                            0.71     512.37 f
  multiplier_0/U190/QN (NAND4X0)                          0.14     512.51 r
  multiplier_0/U21/ZN (INVX0)                             0.08     512.59 f
  multiplier_0/U189/Q (OA21X1)                            0.16     512.75 f
  multiplier_0/U187/QN (NAND3X0)                          0.16     512.91 r
  multiplier_0/U186/Q (OR2X1)                             0.18     513.09 r
  multiplier_0/U19/Q (AND2X1)                             0.22     513.31 r
  multiplier_0/U32/QN (NAND2X1)                           0.22     513.53 f
  multiplier_0/clock_gate_reshi/enable (omsp_clock_gate_15)
                                                          0.00     513.53 f
  multiplier_0/clock_gate_reshi/U4/Q (OR2X1)              0.14     513.67 f
  multiplier_0/clock_gate_reshi/enable_latch_reg/D (LATCHX1)
                                                          0.03     513.70 f
  data arrival time                                                513.70

  clock dco_clk' (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  multiplier_0/clock_gate_reshi/enable_latch_reg/CLK (LATCHX1)
                                                          0.00    1000.00 r
  time borrowed from endpoint                             0.00    1000.00
  data required time                                              1000.00
  --------------------------------------------------------------------------
  data required time                                              1000.00
  data arrival time                                               -513.70
  --------------------------------------------------------------------------
  slack (MET)                                                      486.30

  Time Borrowing Information
  --------------------------------------------------------------
  dco_clk' nominal pulse width                          500.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                       499.88   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: multiplier_0/clock_gate_reslo/enable_latch_reg
            (positive level-sensitive latch clocked by dco_clk')
  Path Group: dco_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_multiplier    16000                 saed90nm_typ_ht
  omsp_clock_gate_16 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00     500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35     500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00     500.35 f
  U53/Z (NBUFFX2)                                         1.46     501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00     501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72     503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26     503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09     503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36     504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40     504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23     504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00     504.87 r
  execution_unit_0/alu_0/add_171/B[1] (omsp_alu_DW01_add_9)
                                                          0.00     504.87 r
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.53     505.40 r
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.33     505.73 r
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.33     506.07 r
  execution_unit_0/alu_0/add_171/U1_4/CO (FADDX1)         0.33     506.40 r
  execution_unit_0/alu_0/add_171/U1_5/CO (FADDX1)         0.33     506.74 r
  execution_unit_0/alu_0/add_171/U1_6/CO (FADDX1)         0.33     507.07 r
  execution_unit_0/alu_0/add_171/U1_7/CO (FADDX1)         0.33     507.40 r
  execution_unit_0/alu_0/add_171/U1_8/CO (FADDX1)         0.33     507.74 r
  execution_unit_0/alu_0/add_171/U1_9/CO (FADDX1)         0.33     508.07 r
  execution_unit_0/alu_0/add_171/U1_10/CO (FADDX1)        0.33     508.40 r
  execution_unit_0/alu_0/add_171/U1_11/CO (FADDX1)        0.33     508.74 r
  execution_unit_0/alu_0/add_171/U1_12/CO (FADDX1)        0.33     509.07 r
  execution_unit_0/alu_0/add_171/U1_13/CO (FADDX1)        0.33     509.41 r
  execution_unit_0/alu_0/add_171/U1_14/CO (FADDX1)        0.33     509.74 r
  execution_unit_0/alu_0/add_171/U1_15/S (FADDX1)         0.34     510.08 r
  execution_unit_0/alu_0/add_171/SUM[15] (omsp_alu_DW01_add_9)
                                                          0.00     510.08 r
  execution_unit_0/alu_0/alu_out_add[15] (omsp_alu)       0.00     510.08 r
  execution_unit_0/mab[15] (omsp_execution_unit)          0.00     510.08 r
  mem_backbone_0/eu_mab[14] (omsp_mem_backbone)           0.00     510.08 r
  mem_backbone_0/U85/QN (NOR4X0)                          1.18     511.26 f
  mem_backbone_0/U20/Q (AND4X1)                           0.21     511.47 f
  mem_backbone_0/U19/Q (OR2X1)                            0.19     511.65 f
  mem_backbone_0/per_en (omsp_mem_backbone)               0.00     511.65 f
  multiplier_0/per_en (omsp_multiplier)                   0.00     511.65 f
  multiplier_0/U192/Q (AND3X1)                            0.71     512.37 f
  multiplier_0/U190/QN (NAND4X0)                          0.14     512.51 r
  multiplier_0/U21/ZN (INVX0)                             0.08     512.59 f
  multiplier_0/U189/Q (OA21X1)                            0.16     512.75 f
  multiplier_0/U187/QN (NAND3X0)                          0.16     512.91 r
  multiplier_0/U186/Q (OR2X1)                             0.18     513.09 r
  multiplier_0/U18/Q (AND2X1)                             0.22     513.31 r
  multiplier_0/U31/QN (NAND2X1)                           0.22     513.53 f
  multiplier_0/clock_gate_reslo/enable (omsp_clock_gate_16)
                                                          0.00     513.53 f
  multiplier_0/clock_gate_reslo/U4/Q (OR2X1)              0.14     513.67 f
  multiplier_0/clock_gate_reslo/enable_latch_reg/D (LATCHX1)
                                                          0.03     513.70 f
  data arrival time                                                513.70

  clock dco_clk' (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  multiplier_0/clock_gate_reslo/enable_latch_reg/CLK (LATCHX1)
                                                          0.00    1000.00 r
  time borrowed from endpoint                             0.00    1000.00
  data required time                                              1000.00
  --------------------------------------------------------------------------
  data required time                                              1000.00
  data arrival time                                               -513.70
  --------------------------------------------------------------------------
  slack (MET)                                                      486.30

  Time Borrowing Information
  --------------------------------------------------------------
  dco_clk' nominal pulse width                          500.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                       499.88   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: multiplier_0/clock_gate_op2/enable_latch_reg
            (positive level-sensitive latch clocked by dco_clk')
  Path Group: dco_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_multiplier    16000                 saed90nm_typ_ht
  omsp_clock_gate_17 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00     500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35     500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00     500.35 f
  U53/Z (NBUFFX2)                                         1.46     501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00     501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72     503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26     503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09     503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36     504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40     504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23     504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00     504.87 r
  execution_unit_0/alu_0/add_171/B[1] (omsp_alu_DW01_add_9)
                                                          0.00     504.87 r
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.53     505.40 r
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.33     505.73 r
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.33     506.07 r
  execution_unit_0/alu_0/add_171/U1_4/CO (FADDX1)         0.33     506.40 r
  execution_unit_0/alu_0/add_171/U1_5/CO (FADDX1)         0.33     506.74 r
  execution_unit_0/alu_0/add_171/U1_6/CO (FADDX1)         0.33     507.07 r
  execution_unit_0/alu_0/add_171/U1_7/CO (FADDX1)         0.33     507.40 r
  execution_unit_0/alu_0/add_171/U1_8/CO (FADDX1)         0.33     507.74 r
  execution_unit_0/alu_0/add_171/U1_9/CO (FADDX1)         0.33     508.07 r
  execution_unit_0/alu_0/add_171/U1_10/CO (FADDX1)        0.33     508.40 r
  execution_unit_0/alu_0/add_171/U1_11/CO (FADDX1)        0.33     508.74 r
  execution_unit_0/alu_0/add_171/U1_12/CO (FADDX1)        0.33     509.07 r
  execution_unit_0/alu_0/add_171/U1_13/CO (FADDX1)        0.33     509.41 r
  execution_unit_0/alu_0/add_171/U1_14/CO (FADDX1)        0.33     509.74 r
  execution_unit_0/alu_0/add_171/U1_15/S (FADDX1)         0.34     510.08 r
  execution_unit_0/alu_0/add_171/SUM[15] (omsp_alu_DW01_add_9)
                                                          0.00     510.08 r
  execution_unit_0/alu_0/alu_out_add[15] (omsp_alu)       0.00     510.08 r
  execution_unit_0/mab[15] (omsp_execution_unit)          0.00     510.08 r
  mem_backbone_0/eu_mab[14] (omsp_mem_backbone)           0.00     510.08 r
  mem_backbone_0/U85/QN (NOR4X0)                          1.18     511.26 f
  mem_backbone_0/U20/Q (AND4X1)                           0.21     511.47 f
  mem_backbone_0/U19/Q (OR2X1)                            0.19     511.65 f
  mem_backbone_0/per_en (omsp_mem_backbone)               0.00     511.65 f
  multiplier_0/per_en (omsp_multiplier)                   0.00     511.65 f
  multiplier_0/U192/Q (AND3X1)                            0.71     512.37 f
  multiplier_0/U190/QN (NAND4X0)                          0.14     512.51 r
  multiplier_0/U21/ZN (INVX0)                             0.08     512.59 f
  multiplier_0/U189/Q (OA21X1)                            0.16     512.75 f
  multiplier_0/U187/QN (NAND3X0)                          0.16     512.91 r
  multiplier_0/U30/ZN (INVX0)                             0.09     513.00 f
  multiplier_0/clock_gate_op2/enable (omsp_clock_gate_17)
                                                          0.00     513.00 f
  multiplier_0/clock_gate_op2/U4/Q (OR2X1)                0.14     513.14 f
  multiplier_0/clock_gate_op2/enable_latch_reg/D (LATCHX1)
                                                          0.03     513.17 f
  data arrival time                                                513.17

  clock dco_clk' (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  multiplier_0/clock_gate_op2/enable_latch_reg/CLK (LATCHX1)
                                                          0.00    1000.00 r
  time borrowed from endpoint                             0.00    1000.00
  data required time                                              1000.00
  --------------------------------------------------------------------------
  data required time                                              1000.00
  data arrival time                                               -513.17
  --------------------------------------------------------------------------
  slack (MET)                                                      486.83

  Time Borrowing Information
  --------------------------------------------------------------
  dco_clk' nominal pulse width                          500.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                       499.88   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: multiplier_0/clock_gate_op1/enable_latch_reg
            (positive level-sensitive latch clocked by dco_clk')
  Path Group: dco_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_multiplier    16000                 saed90nm_typ_ht
  omsp_clock_gate_18 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00     500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35     500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00     500.35 f
  U53/Z (NBUFFX2)                                         1.46     501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00     501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72     503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26     503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09     503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36     504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40     504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23     504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00     504.87 r
  execution_unit_0/alu_0/add_171/B[1] (omsp_alu_DW01_add_9)
                                                          0.00     504.87 r
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.53     505.40 r
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.33     505.73 r
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.33     506.07 r
  execution_unit_0/alu_0/add_171/U1_4/CO (FADDX1)         0.33     506.40 r
  execution_unit_0/alu_0/add_171/U1_5/CO (FADDX1)         0.33     506.74 r
  execution_unit_0/alu_0/add_171/U1_6/CO (FADDX1)         0.33     507.07 r
  execution_unit_0/alu_0/add_171/U1_7/CO (FADDX1)         0.33     507.40 r
  execution_unit_0/alu_0/add_171/U1_8/CO (FADDX1)         0.33     507.74 r
  execution_unit_0/alu_0/add_171/U1_9/CO (FADDX1)         0.33     508.07 r
  execution_unit_0/alu_0/add_171/U1_10/CO (FADDX1)        0.33     508.40 r
  execution_unit_0/alu_0/add_171/U1_11/CO (FADDX1)        0.33     508.74 r
  execution_unit_0/alu_0/add_171/U1_12/CO (FADDX1)        0.33     509.07 r
  execution_unit_0/alu_0/add_171/U1_13/CO (FADDX1)        0.33     509.41 r
  execution_unit_0/alu_0/add_171/U1_14/CO (FADDX1)        0.33     509.74 r
  execution_unit_0/alu_0/add_171/U1_15/S (FADDX1)         0.34     510.08 r
  execution_unit_0/alu_0/add_171/SUM[15] (omsp_alu_DW01_add_9)
                                                          0.00     510.08 r
  execution_unit_0/alu_0/alu_out_add[15] (omsp_alu)       0.00     510.08 r
  execution_unit_0/mab[15] (omsp_execution_unit)          0.00     510.08 r
  mem_backbone_0/eu_mab[14] (omsp_mem_backbone)           0.00     510.08 r
  mem_backbone_0/U85/QN (NOR4X0)                          1.18     511.26 f
  mem_backbone_0/U20/Q (AND4X1)                           0.21     511.47 f
  mem_backbone_0/U19/Q (OR2X1)                            0.19     511.65 f
  mem_backbone_0/per_en (omsp_mem_backbone)               0.00     511.65 f
  multiplier_0/per_en (omsp_multiplier)                   0.00     511.65 f
  multiplier_0/U192/Q (AND3X1)                            0.71     512.37 f
  multiplier_0/U190/QN (NAND4X0)                          0.14     512.51 r
  multiplier_0/U21/ZN (INVX0)                             0.08     512.59 f
  multiplier_0/U189/Q (OA21X1)                            0.16     512.75 f
  multiplier_0/U3/QN (NAND2X0)                            0.14     512.89 r
  multiplier_0/U29/ZN (INVX0)                             0.09     512.98 f
  multiplier_0/clock_gate_op1/enable (omsp_clock_gate_18)
                                                          0.00     512.98 f
  multiplier_0/clock_gate_op1/U4/Q (OR2X1)                0.14     513.12 f
  multiplier_0/clock_gate_op1/enable_latch_reg/D (LATCHX1)
                                                          0.03     513.15 f
  data arrival time                                                513.15

  clock dco_clk' (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  multiplier_0/clock_gate_op1/enable_latch_reg/CLK (LATCHX1)
                                                          0.00    1000.00 r
  time borrowed from endpoint                             0.00    1000.00
  data required time                                              1000.00
  --------------------------------------------------------------------------
  data required time                                              1000.00
  data arrival time                                               -513.15
  --------------------------------------------------------------------------
  slack (MET)                                                      486.85

  Time Borrowing Information
  --------------------------------------------------------------
  dco_clk' nominal pulse width                          500.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                       499.88   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: watchdog_0/clock_gate_wdtctl/enable_latch_reg
            (positive level-sensitive latch clocked by dco_clk')
  Path Group: dco_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_watchdog      8000                  saed90nm_typ_ht
  omsp_clock_gate_20 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00     500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35     500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00     500.35 f
  U53/Z (NBUFFX2)                                         1.46     501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00     501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72     503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26     503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09     503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36     504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40     504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23     504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00     504.87 r
  execution_unit_0/alu_0/add_171/B[1] (omsp_alu_DW01_add_9)
                                                          0.00     504.87 r
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.53     505.40 r
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.33     505.73 r
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.33     506.07 r
  execution_unit_0/alu_0/add_171/U1_4/CO (FADDX1)         0.33     506.40 r
  execution_unit_0/alu_0/add_171/U1_5/CO (FADDX1)         0.33     506.74 r
  execution_unit_0/alu_0/add_171/U1_6/CO (FADDX1)         0.33     507.07 r
  execution_unit_0/alu_0/add_171/U1_7/CO (FADDX1)         0.33     507.40 r
  execution_unit_0/alu_0/add_171/U1_8/CO (FADDX1)         0.33     507.74 r
  execution_unit_0/alu_0/add_171/U1_9/CO (FADDX1)         0.33     508.07 r
  execution_unit_0/alu_0/add_171/U1_10/CO (FADDX1)        0.33     508.40 r
  execution_unit_0/alu_0/add_171/U1_11/CO (FADDX1)        0.33     508.74 r
  execution_unit_0/alu_0/add_171/U1_12/CO (FADDX1)        0.33     509.07 r
  execution_unit_0/alu_0/add_171/U1_13/CO (FADDX1)        0.33     509.41 r
  execution_unit_0/alu_0/add_171/U1_14/CO (FADDX1)        0.33     509.74 r
  execution_unit_0/alu_0/add_171/U1_15/S (FADDX1)         0.34     510.08 r
  execution_unit_0/alu_0/add_171/SUM[15] (omsp_alu_DW01_add_9)
                                                          0.00     510.08 r
  execution_unit_0/alu_0/alu_out_add[15] (omsp_alu)       0.00     510.08 r
  execution_unit_0/mab[15] (omsp_execution_unit)          0.00     510.08 r
  mem_backbone_0/eu_mab[14] (omsp_mem_backbone)           0.00     510.08 r
  mem_backbone_0/U85/QN (NOR4X0)                          1.18     511.26 f
  mem_backbone_0/U20/Q (AND4X1)                           0.21     511.47 f
  mem_backbone_0/U19/Q (OR2X1)                            0.19     511.65 f
  mem_backbone_0/per_en (omsp_mem_backbone)               0.00     511.65 f
  watchdog_0/per_en (omsp_watchdog)                       0.00     511.65 f
  watchdog_0/U46/QN (NAND4X0)                             1.06     512.71 r
  watchdog_0/U42/QN (NOR4X0)                              0.19     512.90 f
  watchdog_0/clock_gate_wdtctl/enable (omsp_clock_gate_20)
                                                          0.00     512.90 f
  watchdog_0/clock_gate_wdtctl/U4/Q (OR2X1)               0.18     513.07 f
  watchdog_0/clock_gate_wdtctl/enable_latch_reg/D (LATCHX1)
                                                          0.03     513.11 f
  data arrival time                                                513.11

  clock dco_clk' (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  watchdog_0/clock_gate_wdtctl/enable_latch_reg/CLK (LATCHX1)
                                                          0.00    1000.00 r
  time borrowed from endpoint                             0.00    1000.00
  data required time                                              1000.00
  --------------------------------------------------------------------------
  data required time                                              1000.00
  data arrival time                                               -513.11
  --------------------------------------------------------------------------
  slack (MET)                                                      486.89

  Time Borrowing Information
  --------------------------------------------------------------
  dco_clk' nominal pulse width                          500.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                       499.88   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: clock_module_0/sync_cell_dco_wkup/data_sync_reg_0_
            (rising edge-triggered flip-flop clocked by dco_clk')
  Path Group: dco_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_alu           8000                  saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht
  omsp_clock_module  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00     500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35     500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00     500.35 f
  U53/Z (NBUFFX2)                                         1.46     501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00     501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72     503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26     503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09     503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36     504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40     504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23     504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00     504.87 r
  execution_unit_0/alu_0/add_171/B[1] (omsp_alu_DW01_add_9)
                                                          0.00     504.87 r
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.53     505.40 r
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.33     505.73 r
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.33     506.07 r
  execution_unit_0/alu_0/add_171/U1_4/S (FADDX1)          0.33     506.39 r
  execution_unit_0/alu_0/add_171/SUM[4] (omsp_alu_DW01_add_9)
                                                          0.00     506.39 r
  execution_unit_0/alu_0/U339/Q (XOR2X1)                  1.43     507.82 r
  execution_unit_0/alu_0/U340/Q (AO222X1)                 0.18     508.00 r
  execution_unit_0/alu_0/alu_out[4] (omsp_alu)            0.00     508.00 r
  execution_unit_0/register_file_0/reg_dest_val[4] (omsp_register_file)
                                                          0.00     508.00 r
  execution_unit_0/register_file_0/U378/Q (AO21X1)        0.20     508.20 r
  execution_unit_0/register_file_0/cpuoff (omsp_register_file)
                                                          0.00     508.20 r
  execution_unit_0/cpuoff (omsp_execution_unit)           0.00     508.20 r
  frontend_0/cpuoff (omsp_frontend)                       0.00     508.20 r
  frontend_0/U58/QN (NAND2X0)                             0.50     508.70 f
  frontend_0/U466/Q (AO22X1)                              0.20     508.89 f
  frontend_0/mclk_enable (omsp_frontend)                  0.00     508.89 f
  clock_module_0/mclk_enable (omsp_clock_module)          0.00     508.89 f
  clock_module_0/and_cpuoff_mclk_en/b (omsp_and_gate_20)
                                                          0.00     508.89 f
  clock_module_0/and_cpuoff_mclk_en/U1/Q (AND2X1)         0.53     509.43 f
  clock_module_0/and_cpuoff_mclk_en/y (omsp_and_gate_20)
                                                          0.00     509.43 f
  clock_module_0/and_dco_dis1/b (omsp_and_gate_19)        0.00     509.43 f
  clock_module_0/and_dco_dis1/U1/Q (AND2X1)               0.13     509.56 f
  clock_module_0/and_dco_dis1/y (omsp_and_gate_19)        0.00     509.56 f
  clock_module_0/U100/ZN (INVX0)                          0.07     509.63 r
  clock_module_0/and_dco_dis2/b (omsp_and_gate_18)        0.00     509.63 r
  clock_module_0/and_dco_dis2/U1/Q (AND2X1)               0.12     509.75 r
  clock_module_0/and_dco_dis2/y (omsp_and_gate_18)        0.00     509.75 r
  clock_module_0/and_dco_dis3/b (omsp_and_gate_17)        0.00     509.75 r
  clock_module_0/and_dco_dis3/U1/Q (AND2X1)               0.12     509.87 r
  clock_module_0/and_dco_dis3/y (omsp_and_gate_17)        0.00     509.87 r
  clock_module_0/U91/ZN (INVX0)                           0.07     509.95 f
  clock_module_0/and_dco_dis5/a (omsp_and_gate_15)        0.00     509.95 f
  clock_module_0/and_dco_dis5/U1/Q (AND2X1)               0.13     510.08 f
  clock_module_0/and_dco_dis5/y (omsp_and_gate_15)        0.00     510.08 f
  clock_module_0/and_dco_en_wkup/b (omsp_and_gate_13)     0.00     510.08 f
  clock_module_0/and_dco_en_wkup/U1/Q (AND2X1)            0.13     510.21 f
  clock_module_0/and_dco_en_wkup/y (omsp_and_gate_13)     0.00     510.21 f
  clock_module_0/U87/QN (NOR2X0)                          0.11     510.32 r
  clock_module_0/U98/ZN (INVX0)                           0.08     510.41 f
  clock_module_0/scan_mux_dco_wkup_clear/data_in_scan (omsp_scan_mux_9)
                                                          0.00     510.41 f
  clock_module_0/scan_mux_dco_wkup_clear/U2/Q (AO22X1)
                                                          0.18     510.59 f
  clock_module_0/scan_mux_dco_wkup_clear/data_out (omsp_scan_mux_9)
                                                          0.00     510.59 f
  clock_module_0/sync_cell_dco_wkup/data_in (omsp_sync_cell_15)
                                                          0.00     510.59 f
  clock_module_0/sync_cell_dco_wkup/data_sync_reg_0_/D (SDFFARX1)
                                                          0.03     510.62 f
  data arrival time                                                510.62

  clock dco_clk' (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  clock_module_0/sync_cell_dco_wkup/data_sync_reg_0_/CLK (SDFFARX1)
                                                          0.00    1000.00 r
  library setup time                                     -0.26     999.74
  data required time                                               999.74
  --------------------------------------------------------------------------
  data required time                                               999.74
  data arrival time                                               -510.62
  --------------------------------------------------------------------------
  slack (MET)                                                      489.12


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: clock_module_0/dco_disable_reg
            (rising edge-triggered flip-flop clocked by dco_clk')
  Path Group: dco_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_alu           8000                  saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht
  omsp_clock_module  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00     500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35     500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00     500.35 f
  U53/Z (NBUFFX2)                                         1.46     501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00     501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72     503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26     503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09     503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36     504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40     504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23     504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00     504.87 r
  execution_unit_0/alu_0/add_171/B[1] (omsp_alu_DW01_add_9)
                                                          0.00     504.87 r
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.53     505.40 r
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.33     505.73 r
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.33     506.07 r
  execution_unit_0/alu_0/add_171/U1_4/S (FADDX1)          0.33     506.39 r
  execution_unit_0/alu_0/add_171/SUM[4] (omsp_alu_DW01_add_9)
                                                          0.00     506.39 r
  execution_unit_0/alu_0/U339/Q (XOR2X1)                  1.43     507.82 r
  execution_unit_0/alu_0/U340/Q (AO222X1)                 0.18     508.00 r
  execution_unit_0/alu_0/alu_out[4] (omsp_alu)            0.00     508.00 r
  execution_unit_0/register_file_0/reg_dest_val[4] (omsp_register_file)
                                                          0.00     508.00 r
  execution_unit_0/register_file_0/U378/Q (AO21X1)        0.20     508.20 r
  execution_unit_0/register_file_0/cpuoff (omsp_register_file)
                                                          0.00     508.20 r
  execution_unit_0/cpuoff (omsp_execution_unit)           0.00     508.20 r
  frontend_0/cpuoff (omsp_frontend)                       0.00     508.20 r
  frontend_0/U58/QN (NAND2X0)                             0.50     508.70 f
  frontend_0/U466/Q (AO22X1)                              0.20     508.89 f
  frontend_0/mclk_enable (omsp_frontend)                  0.00     508.89 f
  clock_module_0/mclk_enable (omsp_clock_module)          0.00     508.89 f
  clock_module_0/and_cpuoff_mclk_en/b (omsp_and_gate_20)
                                                          0.00     508.89 f
  clock_module_0/and_cpuoff_mclk_en/U1/Q (AND2X1)         0.53     509.43 f
  clock_module_0/and_cpuoff_mclk_en/y (omsp_and_gate_20)
                                                          0.00     509.43 f
  clock_module_0/and_dco_dis1/b (omsp_and_gate_19)        0.00     509.43 f
  clock_module_0/and_dco_dis1/U1/Q (AND2X1)               0.13     509.56 f
  clock_module_0/and_dco_dis1/y (omsp_and_gate_19)        0.00     509.56 f
  clock_module_0/U100/ZN (INVX0)                          0.07     509.63 r
  clock_module_0/and_dco_dis2/b (omsp_and_gate_18)        0.00     509.63 r
  clock_module_0/and_dco_dis2/U1/Q (AND2X1)               0.12     509.75 r
  clock_module_0/and_dco_dis2/y (omsp_and_gate_18)        0.00     509.75 r
  clock_module_0/and_dco_dis3/b (omsp_and_gate_17)        0.00     509.75 r
  clock_module_0/and_dco_dis3/U1/Q (AND2X1)               0.12     509.87 r
  clock_module_0/and_dco_dis3/y (omsp_and_gate_17)        0.00     509.87 r
  clock_module_0/U91/ZN (INVX0)                           0.07     509.95 f
  clock_module_0/and_dco_dis5/a (omsp_and_gate_15)        0.00     509.95 f
  clock_module_0/and_dco_dis5/U1/Q (AND2X1)               0.13     510.08 f
  clock_module_0/and_dco_dis5/y (omsp_and_gate_15)        0.00     510.08 f
  clock_module_0/U55/ZN (INVX0)                           0.08     510.16 r
  clock_module_0/dco_disable_reg/D (SDFFASX1)             0.03     510.19 r
  data arrival time                                                510.19

  clock dco_clk' (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  clock_module_0/dco_disable_reg/CLK (SDFFASX1)           0.00    1000.00 r
  library setup time                                     -0.27     999.73
  data required time                                               999.73
  --------------------------------------------------------------------------
  data required time                                               999.73
  data arrival time                                               -510.19
  --------------------------------------------------------------------------
  slack (MET)                                                      489.54


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: clock_module_0/lfxt_disable_reg
            (rising edge-triggered flip-flop clocked by dco_clk')
  Path Group: dco_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_alu           8000                  saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht
  omsp_clock_module  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00     500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35     500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00     500.35 f
  U53/Z (NBUFFX2)                                         1.46     501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00     501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72     503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26     503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09     503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36     504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40     504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23     504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00     504.87 r
  execution_unit_0/alu_0/add_171/B[1] (omsp_alu_DW01_add_9)
                                                          0.00     504.87 r
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.53     505.40 r
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.33     505.73 r
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.33     506.07 r
  execution_unit_0/alu_0/add_171/U1_4/S (FADDX1)          0.33     506.39 r
  execution_unit_0/alu_0/add_171/SUM[4] (omsp_alu_DW01_add_9)
                                                          0.00     506.39 r
  execution_unit_0/alu_0/U339/Q (XOR2X1)                  1.43     507.82 r
  execution_unit_0/alu_0/U340/Q (AO222X1)                 0.18     508.00 r
  execution_unit_0/alu_0/alu_out[4] (omsp_alu)            0.00     508.00 r
  execution_unit_0/register_file_0/reg_dest_val[4] (omsp_register_file)
                                                          0.00     508.00 r
  execution_unit_0/register_file_0/U378/Q (AO21X1)        0.20     508.20 r
  execution_unit_0/register_file_0/cpuoff (omsp_register_file)
                                                          0.00     508.20 r
  execution_unit_0/cpuoff (omsp_execution_unit)           0.00     508.20 r
  frontend_0/cpuoff (omsp_frontend)                       0.00     508.20 r
  frontend_0/U58/QN (NAND2X0)                             0.50     508.70 f
  frontend_0/U466/Q (AO22X1)                              0.20     508.89 f
  frontend_0/mclk_enable (omsp_frontend)                  0.00     508.89 f
  clock_module_0/mclk_enable (omsp_clock_module)          0.00     508.89 f
  clock_module_0/and_cpuoff_mclk_en/b (omsp_and_gate_20)
                                                          0.00     508.89 f
  clock_module_0/and_cpuoff_mclk_en/U1/Q (AND2X1)         0.53     509.43 f
  clock_module_0/and_cpuoff_mclk_en/y (omsp_and_gate_20)
                                                          0.00     509.43 f
  clock_module_0/and_lfxt_dis1/b (omsp_and_gate_11)       0.00     509.43 f
  clock_module_0/and_lfxt_dis1/U1/Q (AND2X1)              0.13     509.56 f
  clock_module_0/and_lfxt_dis1/y (omsp_and_gate_11)       0.00     509.56 f
  clock_module_0/U95/ZN (INVX0)                           0.07     509.63 r
  clock_module_0/and_lfxt_dis2/b (omsp_and_gate_10)       0.00     509.63 r
  clock_module_0/and_lfxt_dis2/U1/Q (AND2X1)              0.12     509.75 r
  clock_module_0/and_lfxt_dis2/y (omsp_and_gate_10)       0.00     509.75 r
  clock_module_0/and_lfxt_dis3/b (omsp_and_gate_9)        0.00     509.75 r
  clock_module_0/and_lfxt_dis3/U1/Q (AND2X1)              0.12     509.87 r
  clock_module_0/and_lfxt_dis3/y (omsp_and_gate_9)        0.00     509.87 r
  clock_module_0/U93/ZN (INVX0)                           0.07     509.95 f
  clock_module_0/and_lfxt_dis5/a (omsp_and_gate_7)        0.00     509.95 f
  clock_module_0/and_lfxt_dis5/U1/Q (AND2X1)              0.13     510.08 f
  clock_module_0/and_lfxt_dis5/y (omsp_and_gate_7)        0.00     510.08 f
  clock_module_0/U56/ZN (INVX0)                           0.08     510.16 r
  clock_module_0/lfxt_disable_reg/D (SDFFASX1)            0.03     510.19 r
  data arrival time                                                510.19

  clock dco_clk' (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  clock_module_0/lfxt_disable_reg/CLK (SDFFASX1)          0.00    1000.00 r
  library setup time                                     -0.27     999.73
  data required time                                               999.73
  --------------------------------------------------------------------------
  data required time                                               999.73
  data arrival time                                               -510.19
  --------------------------------------------------------------------------
  slack (MET)                                                      489.54


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: frontend_0/clock_gate_pc/enable_latch_reg
            (positive level-sensitive latch clocked by dco_clk')
  Path Group: dco_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_alu           8000                  saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht
  omsp_clock_gate_27 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                             500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00     500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35     500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00     500.35 f
  U53/Z (NBUFFX2)                                         1.46     501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00     501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72     503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26     503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09     503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36     504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40     504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23     504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00     504.87 r
  execution_unit_0/alu_0/add_171/B[1] (omsp_alu_DW01_add_9)
                                                          0.00     504.87 r
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.53     505.40 r
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.33     505.73 r
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.33     506.07 r
  execution_unit_0/alu_0/add_171/U1_4/S (FADDX1)          0.33     506.39 r
  execution_unit_0/alu_0/add_171/SUM[4] (omsp_alu_DW01_add_9)
                                                          0.00     506.39 r
  execution_unit_0/alu_0/U339/Q (XOR2X1)                  1.44     507.84 f
  execution_unit_0/alu_0/U340/Q (AO222X1)                 0.18     508.02 f
  execution_unit_0/alu_0/alu_out[4] (omsp_alu)            0.00     508.02 f
  execution_unit_0/register_file_0/reg_dest_val[4] (omsp_register_file)
                                                          0.00     508.02 f
  execution_unit_0/register_file_0/U378/Q (AO21X1)        0.20     508.23 f
  execution_unit_0/register_file_0/cpuoff (omsp_register_file)
                                                          0.00     508.23 f
  execution_unit_0/cpuoff (omsp_execution_unit)           0.00     508.23 f
  frontend_0/cpuoff (omsp_frontend)                       0.00     508.23 f
  frontend_0/U181/ZN (INVX0)                              0.59     508.82 r
  frontend_0/U431/QN (NAND2X1)                            0.12     508.93 f
  frontend_0/U167/ZN (INVX0)                              0.08     509.01 r
  frontend_0/U501/QN (NAND4X0)                            0.10     509.11 f
  frontend_0/U105/ZN (INVX0)                              0.10     509.21 r
  frontend_0/U502/Q (OA21X1)                              0.14     509.36 r
  frontend_0/U279/QN (NOR3X0)                             0.12     509.47 f
  frontend_0/U169/QN (NOR4X0)                             0.19     509.66 r
  frontend_0/U277/QN (NAND4X0)                            0.12     509.78 f
  frontend_0/U69/QN (NAND3X0)                             0.13     509.91 r
  frontend_0/U54/QN (NAND2X0)                             0.12     510.03 f
  frontend_0/U40/QN (NAND3X0)                             0.13     510.16 r
  frontend_0/clock_gate_pc/enable (omsp_clock_gate_27)
                                                          0.00     510.16 r
  frontend_0/clock_gate_pc/U4/Q (OR2X1)                   0.14     510.30 r
  frontend_0/clock_gate_pc/enable_latch_reg/D (LATCHX1)
                                                          0.03     510.33 r
  data arrival time                                                510.33

  clock dco_clk' (rise edge)                           1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  frontend_0/clock_gate_pc/enable_latch_reg/CLK (LATCHX1)
                                                          0.00    1000.00 r
  time borrowed from endpoint                             0.00    1000.00
  data required time                                              1000.00
  --------------------------------------------------------------------------
  data required time                                              1000.00
  data arrival time                                               -510.33
  --------------------------------------------------------------------------
  slack (MET)                                                      489.67

  Time Borrowing Information
  --------------------------------------------------------------
  dco_clk' nominal pulse width                          500.00   
  library setup time                                     -0.05   
  --------------------------------------------------------------
  max time borrow                                       499.95   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: multiplier_0/clock_gate_op2/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: lfxt_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_multiplier    16000                 saed90nm_typ_ht
  omsp_clock_gate_17 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00   15500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35   15500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00   15500.35 f
  U53/Z (NBUFFX2)                                         1.46   15501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00   15501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72   15503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26   15503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09   15503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36   15504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40   15504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23   15504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00   15504.87 r
  execution_unit_0/alu_0/add_171/B[1] (omsp_alu_DW01_add_9)
                                                          0.00   15504.87 r
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.53   15505.40 r
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.33   15505.73 r
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.33   15506.07 r
  execution_unit_0/alu_0/add_171/U1_4/CO (FADDX1)         0.33   15506.40 r
  execution_unit_0/alu_0/add_171/U1_5/CO (FADDX1)         0.33   15506.74 r
  execution_unit_0/alu_0/add_171/U1_6/CO (FADDX1)         0.33   15507.07 r
  execution_unit_0/alu_0/add_171/U1_7/CO (FADDX1)         0.33   15507.40 r
  execution_unit_0/alu_0/add_171/U1_8/CO (FADDX1)         0.33   15507.74 r
  execution_unit_0/alu_0/add_171/U1_9/CO (FADDX1)         0.33   15508.07 r
  execution_unit_0/alu_0/add_171/U1_10/CO (FADDX1)        0.33   15508.40 r
  execution_unit_0/alu_0/add_171/U1_11/CO (FADDX1)        0.33   15508.74 r
  execution_unit_0/alu_0/add_171/U1_12/CO (FADDX1)        0.33   15509.07 r
  execution_unit_0/alu_0/add_171/U1_13/CO (FADDX1)        0.33   15509.41 r
  execution_unit_0/alu_0/add_171/U1_14/CO (FADDX1)        0.33   15509.74 r
  execution_unit_0/alu_0/add_171/U1_15/S (FADDX1)         0.34   15510.08 r
  execution_unit_0/alu_0/add_171/SUM[15] (omsp_alu_DW01_add_9)
                                                          0.00   15510.08 r
  execution_unit_0/alu_0/alu_out_add[15] (omsp_alu)       0.00   15510.08 r
  execution_unit_0/mab[15] (omsp_execution_unit)          0.00   15510.08 r
  mem_backbone_0/eu_mab[14] (omsp_mem_backbone)           0.00   15510.08 r
  mem_backbone_0/U85/QN (NOR4X0)                          1.18   15511.26 f
  mem_backbone_0/U20/Q (AND4X1)                           0.21   15511.47 f
  mem_backbone_0/U19/Q (OR2X1)                            0.19   15511.65 f
  mem_backbone_0/per_en (omsp_mem_backbone)               0.00   15511.65 f
  multiplier_0/per_en (omsp_multiplier)                   0.00   15511.65 f
  multiplier_0/U192/Q (AND3X1)                            0.71   15512.37 f
  multiplier_0/U190/QN (NAND4X0)                          0.14   15512.51 r
  multiplier_0/U21/ZN (INVX0)                             0.08   15512.59 f
  multiplier_0/U189/Q (OA21X1)                            0.16   15512.75 f
  multiplier_0/U187/QN (NAND3X0)                          0.16   15512.91 r
  multiplier_0/U30/ZN (INVX0)                             0.09   15513.00 f
  multiplier_0/clock_gate_op2/enable (omsp_clock_gate_17)
                                                          0.00   15513.00 f
  multiplier_0/clock_gate_op2/U4/Q (OR2X1)                0.13   15513.14 f
  multiplier_0/clock_gate_op2/enable_latch_reg/D (LATCHX1)
                                                          0.03   15513.17 f
  data arrival time                                              15513.17

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplier_0/clock_gate_op2/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15513.17   15513.17
  data required time                                             15513.17
  --------------------------------------------------------------------------
  data required time                                             15513.17
  data arrival time                                              -15513.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                     15999.88   
  actual time borrow                                  15513.17   
  --------------------------------------------------------------


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: multiplier_0/clock_gate_reslo/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: lfxt_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_multiplier    16000                 saed90nm_typ_ht
  omsp_clock_gate_16 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00   15500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35   15500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00   15500.35 f
  U53/Z (NBUFFX2)                                         1.46   15501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00   15501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72   15503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26   15503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09   15503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36   15504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40   15504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23   15504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00   15504.87 r
  execution_unit_0/alu_0/add_171/B[1] (omsp_alu_DW01_add_9)
                                                          0.00   15504.87 r
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.53   15505.40 r
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.33   15505.73 r
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.33   15506.07 r
  execution_unit_0/alu_0/add_171/U1_4/CO (FADDX1)         0.33   15506.40 r
  execution_unit_0/alu_0/add_171/U1_5/CO (FADDX1)         0.33   15506.74 r
  execution_unit_0/alu_0/add_171/U1_6/CO (FADDX1)         0.33   15507.07 r
  execution_unit_0/alu_0/add_171/U1_7/CO (FADDX1)         0.33   15507.40 r
  execution_unit_0/alu_0/add_171/U1_8/CO (FADDX1)         0.33   15507.74 r
  execution_unit_0/alu_0/add_171/U1_9/CO (FADDX1)         0.33   15508.07 r
  execution_unit_0/alu_0/add_171/U1_10/CO (FADDX1)        0.33   15508.40 r
  execution_unit_0/alu_0/add_171/U1_11/CO (FADDX1)        0.33   15508.74 r
  execution_unit_0/alu_0/add_171/U1_12/CO (FADDX1)        0.33   15509.07 r
  execution_unit_0/alu_0/add_171/U1_13/CO (FADDX1)        0.33   15509.41 r
  execution_unit_0/alu_0/add_171/U1_14/CO (FADDX1)        0.33   15509.74 r
  execution_unit_0/alu_0/add_171/U1_15/S (FADDX1)         0.34   15510.08 r
  execution_unit_0/alu_0/add_171/SUM[15] (omsp_alu_DW01_add_9)
                                                          0.00   15510.08 r
  execution_unit_0/alu_0/alu_out_add[15] (omsp_alu)       0.00   15510.08 r
  execution_unit_0/mab[15] (omsp_execution_unit)          0.00   15510.08 r
  mem_backbone_0/eu_mab[14] (omsp_mem_backbone)           0.00   15510.08 r
  mem_backbone_0/U85/QN (NOR4X0)                          1.18   15511.26 f
  mem_backbone_0/U20/Q (AND4X1)                           0.21   15511.47 f
  mem_backbone_0/U19/Q (OR2X1)                            0.19   15511.65 f
  mem_backbone_0/per_en (omsp_mem_backbone)               0.00   15511.65 f
  multiplier_0/per_en (omsp_multiplier)                   0.00   15511.65 f
  multiplier_0/U192/Q (AND3X1)                            0.71   15512.37 f
  multiplier_0/U190/QN (NAND4X0)                          0.14   15512.51 r
  multiplier_0/U21/ZN (INVX0)                             0.08   15512.59 f
  multiplier_0/U189/Q (OA21X1)                            0.16   15512.75 f
  multiplier_0/U187/QN (NAND3X0)                          0.16   15512.91 r
  multiplier_0/U186/Q (OR2X1)                             0.18   15513.09 r
  multiplier_0/U18/Q (AND2X1)                             0.22   15513.31 r
  multiplier_0/U31/QN (NAND2X1)                           0.22   15513.53 f
  multiplier_0/clock_gate_reslo/enable (omsp_clock_gate_16)
                                                          0.00   15513.53 f
  multiplier_0/clock_gate_reslo/U4/Q (OR2X1)              0.14   15513.67 f
  multiplier_0/clock_gate_reslo/enable_latch_reg/D (LATCHX1)
                                                          0.03   15513.70 f
  data arrival time                                              15513.70

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplier_0/clock_gate_reslo/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15513.70   15513.70
  data required time                                             15513.70
  --------------------------------------------------------------------------
  data required time                                             15513.70
  data arrival time                                              -15513.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                     15999.88   
  actual time borrow                                  15513.70   
  --------------------------------------------------------------


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: multiplier_0/clock_gate_op1/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: lfxt_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_multiplier    16000                 saed90nm_typ_ht
  omsp_clock_gate_18 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00   15500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35   15500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00   15500.35 f
  U53/Z (NBUFFX2)                                         1.46   15501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00   15501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72   15503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26   15503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09   15503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36   15504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40   15504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23   15504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00   15504.87 r
  execution_unit_0/alu_0/add_171/B[1] (omsp_alu_DW01_add_9)
                                                          0.00   15504.87 r
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.53   15505.40 r
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.33   15505.73 r
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.33   15506.07 r
  execution_unit_0/alu_0/add_171/U1_4/CO (FADDX1)         0.33   15506.40 r
  execution_unit_0/alu_0/add_171/U1_5/CO (FADDX1)         0.33   15506.74 r
  execution_unit_0/alu_0/add_171/U1_6/CO (FADDX1)         0.33   15507.07 r
  execution_unit_0/alu_0/add_171/U1_7/CO (FADDX1)         0.33   15507.40 r
  execution_unit_0/alu_0/add_171/U1_8/CO (FADDX1)         0.33   15507.74 r
  execution_unit_0/alu_0/add_171/U1_9/CO (FADDX1)         0.33   15508.07 r
  execution_unit_0/alu_0/add_171/U1_10/CO (FADDX1)        0.33   15508.40 r
  execution_unit_0/alu_0/add_171/U1_11/CO (FADDX1)        0.33   15508.74 r
  execution_unit_0/alu_0/add_171/U1_12/CO (FADDX1)        0.33   15509.07 r
  execution_unit_0/alu_0/add_171/U1_13/CO (FADDX1)        0.33   15509.41 r
  execution_unit_0/alu_0/add_171/U1_14/CO (FADDX1)        0.33   15509.74 r
  execution_unit_0/alu_0/add_171/U1_15/S (FADDX1)         0.40   15510.14 f
  execution_unit_0/alu_0/add_171/SUM[15] (omsp_alu_DW01_add_9)
                                                          0.00   15510.14 f
  execution_unit_0/alu_0/alu_out_add[15] (omsp_alu)       0.00   15510.14 f
  execution_unit_0/mab[15] (omsp_execution_unit)          0.00   15510.14 f
  mem_backbone_0/eu_mab[14] (omsp_mem_backbone)           0.00   15510.14 f
  mem_backbone_0/U85/QN (NOR4X0)                          0.92   15511.06 r
  mem_backbone_0/U20/Q (AND4X1)                           0.18   15511.24 r
  mem_backbone_0/U19/Q (OR2X1)                            0.19   15511.44 r
  mem_backbone_0/per_en (omsp_mem_backbone)               0.00   15511.44 r
  multiplier_0/per_en (omsp_multiplier)                   0.00   15511.44 r
  multiplier_0/U192/Q (AND3X1)                            0.71   15512.15 r
  multiplier_0/U190/QN (NAND4X0)                          0.12   15512.27 f
  multiplier_0/U21/ZN (INVX0)                             0.08   15512.35 r
  multiplier_0/U189/Q (OA21X1)                            0.15   15512.50 r
  multiplier_0/U3/QN (NAND2X0)                            0.13   15512.63 f
  multiplier_0/U29/ZN (INVX0)                             0.10   15512.73 r
  multiplier_0/clock_gate_op1/enable (omsp_clock_gate_18)
                                                          0.00   15512.73 r
  multiplier_0/clock_gate_op1/U4/Q (OR2X1)                0.14   15512.87 r
  multiplier_0/clock_gate_op1/enable_latch_reg/D (LATCHX1)
                                                          0.03   15512.90 r
  data arrival time                                              15512.90

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplier_0/clock_gate_op1/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15512.90   15512.90
  data required time                                             15512.90
  --------------------------------------------------------------------------
  data required time                                             15512.90
  data arrival time                                              -15512.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.05   
  --------------------------------------------------------------
  max time borrow                                     15999.95   
  actual time borrow                                  15512.90   
  --------------------------------------------------------------


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: frontend_0/clock_gate_pc/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: lfxt_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_alu           8000                  saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht
  omsp_clock_gate_27 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00   15500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35   15500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00   15500.35 f
  U53/Z (NBUFFX2)                                         1.46   15501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00   15501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72   15503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26   15503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09   15503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36   15504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40   15504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23   15504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00   15504.87 r
  execution_unit_0/alu_0/add_171/B[1] (omsp_alu_DW01_add_9)
                                                          0.00   15504.87 r
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.53   15505.40 r
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.33   15505.73 r
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.33   15506.07 r
  execution_unit_0/alu_0/add_171/U1_4/S (FADDX1)          0.33   15506.39 r
  execution_unit_0/alu_0/add_171/SUM[4] (omsp_alu_DW01_add_9)
                                                          0.00   15506.39 r
  execution_unit_0/alu_0/U339/Q (XOR2X1)                  1.43   15507.82 r
  execution_unit_0/alu_0/U340/Q (AO222X1)                 0.18   15508.00 r
  execution_unit_0/alu_0/alu_out[4] (omsp_alu)            0.00   15508.00 r
  execution_unit_0/register_file_0/reg_dest_val[4] (omsp_register_file)
                                                          0.00   15508.00 r
  execution_unit_0/register_file_0/U378/Q (AO21X1)        0.20   15508.20 r
  execution_unit_0/register_file_0/cpuoff (omsp_register_file)
                                                          0.00   15508.20 r
  execution_unit_0/cpuoff (omsp_execution_unit)           0.00   15508.20 r
  frontend_0/cpuoff (omsp_frontend)                       0.00   15508.20 r
  frontend_0/U181/ZN (INVX0)                              0.61   15508.81 f
  frontend_0/U431/QN (NAND2X1)                            0.12   15508.93 r
  frontend_0/U167/ZN (INVX0)                              0.08   15509.01 f
  frontend_0/U501/QN (NAND4X0)                            0.11   15509.12 r
  frontend_0/U105/ZN (INVX0)                              0.10   15509.22 f
  frontend_0/U502/Q (OA21X1)                              0.15   15509.37 f
  frontend_0/U279/QN (NOR3X0)                             0.12   15509.48 r
  frontend_0/U169/QN (NOR4X0)                             0.15   15509.64 f
  frontend_0/U277/QN (NAND4X0)                            0.17   15509.81 r
  frontend_0/U69/QN (NAND3X0)                             0.10   15509.91 f
  frontend_0/U54/QN (NAND2X0)                             0.13   15510.04 r
  frontend_0/U40/QN (NAND3X0)                             0.12   15510.16 f
  frontend_0/clock_gate_pc/enable (omsp_clock_gate_27)
                                                          0.00   15510.16 f
  frontend_0/clock_gate_pc/U4/Q (OR2X1)                   0.14   15510.30 f
  frontend_0/clock_gate_pc/enable_latch_reg/D (LATCHX1)
                                                          0.03   15510.33 f
  data arrival time                                              15510.33

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  frontend_0/clock_gate_pc/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15510.33   15510.33
  data required time                                             15510.33
  --------------------------------------------------------------------------
  data required time                                             15510.33
  data arrival time                                              -15510.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                     15999.88   
  actual time borrow                                  15510.33   
  --------------------------------------------------------------


  Startpoint: frontend_0/e_state_reg_1_
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: frontend_0/clock_gate_inst_sext/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: lfxt_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht
  omsp_dbg           16000                 saed90nm_typ_ht
  omsp_clock_gate_26 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  frontend_0/e_state_reg_1_/CLK (SDFFARX1)                0.00   15500.00 r
  frontend_0/e_state_reg_1_/Q (SDFFARX1)                  0.38   15500.38 r
  frontend_0/U479/QN (NAND3X0)                            1.60   15501.98 f
  frontend_0/U116/ZN (INVX0)                              0.09   15502.07 r
  frontend_0/U410/QN (AOI22X1)                            0.18   15502.25 f
  frontend_0/U413/Q (MUX21X1)                             0.16   15502.42 f
  frontend_0/U416/QN (NAND2X1)                            0.12   15502.54 r
  frontend_0/U176/ZN (INVX0)                              0.60   15503.14 f
  frontend_0/U417/QN (NAND2X1)                            0.12   15503.26 r
  frontend_0/U419/QN (NAND2X1)                            0.11   15503.37 f
  frontend_0/U71/ZN (INVX0)                               0.11   15503.48 r
  frontend_0/decode_noirq (omsp_frontend)                 0.00   15503.48 r
  dbg_0/decode_noirq (omsp_dbg)                           0.00   15503.48 r
  dbg_0/U156/QN (NAND4X0)                                 0.66   15504.15 f
  dbg_0/U47/QN (NOR2X0)                                   0.10   15504.25 r
  dbg_0/U154/QN (NAND4X0)                                 0.11   15504.36 f
  dbg_0/U46/Q (AND2X1)                                    0.15   15504.51 f
  dbg_0/U142/QN (NAND4X0)                                 0.13   15504.64 r
  dbg_0/U45/Q (AND2X1)                                    0.14   15504.78 r
  dbg_0/dbg_halt_cmd (omsp_dbg)                           0.00   15504.78 r
  frontend_0/dbg_halt_cmd (omsp_frontend)                 0.00   15504.78 r
  frontend_0/U422/Q (OR2X1)                               0.65   15505.43 r
  frontend_0/U166/QN (NOR2X0)                             0.12   15505.55 f
  frontend_0/U423/QN (NAND3X0)                            0.22   15505.77 r
  frontend_0/U92/Q (AND3X1)                               0.26   15506.03 r
  frontend_0/U447/Q (MUX21X1)                             0.27   15506.30 f
  frontend_0/U95/ZN (INVX0)                               0.08   15506.39 r
  frontend_0/U450/QN (NAND2X1)                            0.10   15506.49 f
  frontend_0/U70/ZN (INVX0)                               0.09   15506.58 r
  frontend_0/U50/QN (NAND2X0)                             0.11   15506.69 f
  frontend_0/U452/QN (NAND3X0)                            0.13   15506.82 r
  frontend_0/U68/ZN (INVX0)                               0.12   15506.94 f
  frontend_0/U453/QN (NAND3X0)                            0.15   15507.09 r
  frontend_0/U456/QN (NAND3X0)                            0.12   15507.21 f
  frontend_0/U457/Q (AO21X1)                              0.14   15507.35 f
  frontend_0/U66/Q (AND2X1)                               0.16   15507.50 f
  frontend_0/U61/QN (NOR2X0)                              0.36   15507.87 r
  frontend_0/U299/ZN (INVX0)                              0.17   15508.03 f
  frontend_0/U140/Q (AO21X1)                              0.14   15508.17 f
  frontend_0/clock_gate_inst_sext/enable (omsp_clock_gate_26)
                                                          0.00   15508.17 f
  frontend_0/clock_gate_inst_sext/U4/Q (OR2X1)            0.13   15508.31 f
  frontend_0/clock_gate_inst_sext/enable_latch_reg/D (LATCHX1)
                                                          0.03   15508.34 f
  data arrival time                                              15508.34

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  frontend_0/clock_gate_inst_sext/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15508.34   15508.34
  data required time                                             15508.34
  --------------------------------------------------------------------------
  data required time                                             15508.34
  data arrival time                                              -15508.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                     15999.88   
  actual time borrow                                  15508.34   
  --------------------------------------------------------------


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: watchdog_0/clock_gate_wdtctl/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: lfxt_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_watchdog      8000                  saed90nm_typ_ht
  omsp_clock_gate_20 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00   15500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35   15500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00   15500.35 f
  U53/Z (NBUFFX2)                                         1.46   15501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00   15501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72   15503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26   15503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09   15503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36   15504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40   15504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23   15504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00   15504.87 r
  execution_unit_0/alu_0/add_171/B[1] (omsp_alu_DW01_add_9)
                                                          0.00   15504.87 r
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.53   15505.40 r
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.33   15505.73 r
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.33   15506.07 r
  execution_unit_0/alu_0/add_171/U1_4/CO (FADDX1)         0.33   15506.40 r
  execution_unit_0/alu_0/add_171/U1_5/CO (FADDX1)         0.33   15506.74 r
  execution_unit_0/alu_0/add_171/U1_6/CO (FADDX1)         0.33   15507.07 r
  execution_unit_0/alu_0/add_171/U1_7/CO (FADDX1)         0.33   15507.40 r
  execution_unit_0/alu_0/add_171/U1_8/CO (FADDX1)         0.33   15507.74 r
  execution_unit_0/alu_0/add_171/U1_9/CO (FADDX1)         0.33   15508.07 r
  execution_unit_0/alu_0/add_171/U1_10/CO (FADDX1)        0.33   15508.40 r
  execution_unit_0/alu_0/add_171/U1_11/CO (FADDX1)        0.33   15508.74 r
  execution_unit_0/alu_0/add_171/U1_12/CO (FADDX1)        0.33   15509.07 r
  execution_unit_0/alu_0/add_171/U1_13/CO (FADDX1)        0.33   15509.41 r
  execution_unit_0/alu_0/add_171/U1_14/CO (FADDX1)        0.33   15509.74 r
  execution_unit_0/alu_0/add_171/U1_15/S (FADDX1)         0.40   15510.14 f
  execution_unit_0/alu_0/add_171/SUM[15] (omsp_alu_DW01_add_9)
                                                          0.00   15510.14 f
  execution_unit_0/alu_0/alu_out_add[15] (omsp_alu)       0.00   15510.14 f
  execution_unit_0/mab[15] (omsp_execution_unit)          0.00   15510.14 f
  mem_backbone_0/eu_mab[14] (omsp_mem_backbone)           0.00   15510.14 f
  mem_backbone_0/U85/QN (NOR4X0)                          0.92   15511.06 r
  mem_backbone_0/U20/Q (AND4X1)                           0.18   15511.24 r
  mem_backbone_0/U19/Q (OR2X1)                            0.19   15511.44 r
  mem_backbone_0/per_en (omsp_mem_backbone)               0.00   15511.44 r
  watchdog_0/per_en (omsp_watchdog)                       0.00   15511.44 r
  watchdog_0/U46/QN (NAND4X0)                             0.98   15512.41 f
  watchdog_0/U42/QN (NOR4X0)                              0.24   15512.65 r
  watchdog_0/clock_gate_wdtctl/enable (omsp_clock_gate_20)
                                                          0.00   15512.65 r
  watchdog_0/clock_gate_wdtctl/U4/Q (OR2X1)               0.20   15512.85 r
  watchdog_0/clock_gate_wdtctl/enable_latch_reg/D (LATCHX1)
                                                          0.03   15512.89 r
  data arrival time                                              15512.89

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  watchdog_0/clock_gate_wdtctl/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15512.89   15512.89
  data required time                                             15512.89
  --------------------------------------------------------------------------
  data required time                                             15512.89
  data arrival time                                              -15512.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.05   
  --------------------------------------------------------------
  max time borrow                                     15999.95   
  actual time borrow                                  15512.89   
  --------------------------------------------------------------


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: clock_module_0/clock_gate_mclk/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: lfxt_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_alu           8000                  saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht
  omsp_clock_module  8000                  saed90nm_typ_ht
  omsp_clock_gate_32 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00   15500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35   15500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00   15500.35 f
  U53/Z (NBUFFX2)                                         1.46   15501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00   15501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72   15503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26   15503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09   15503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36   15504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40   15504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23   15504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00   15504.87 r
  execution_unit_0/alu_0/add_171/B[1] (omsp_alu_DW01_add_9)
                                                          0.00   15504.87 r
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.53   15505.40 r
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.33   15505.73 r
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.33   15506.07 r
  execution_unit_0/alu_0/add_171/U1_4/S (FADDX1)          0.33   15506.39 r
  execution_unit_0/alu_0/add_171/SUM[4] (omsp_alu_DW01_add_9)
                                                          0.00   15506.39 r
  execution_unit_0/alu_0/U339/Q (XOR2X1)                  1.43   15507.82 r
  execution_unit_0/alu_0/U340/Q (AO222X1)                 0.18   15508.00 r
  execution_unit_0/alu_0/alu_out[4] (omsp_alu)            0.00   15508.00 r
  execution_unit_0/register_file_0/reg_dest_val[4] (omsp_register_file)
                                                          0.00   15508.00 r
  execution_unit_0/register_file_0/U378/Q (AO21X1)        0.20   15508.20 r
  execution_unit_0/register_file_0/cpuoff (omsp_register_file)
                                                          0.00   15508.20 r
  execution_unit_0/cpuoff (omsp_execution_unit)           0.00   15508.20 r
  frontend_0/cpuoff (omsp_frontend)                       0.00   15508.20 r
  frontend_0/U58/QN (NAND2X0)                             0.50   15508.70 f
  frontend_0/U466/Q (AO22X1)                              0.20   15508.89 f
  frontend_0/mclk_enable (omsp_frontend)                  0.00   15508.89 f
  clock_module_0/mclk_enable (omsp_clock_module)          0.00   15508.89 f
  clock_module_0/U86/Q (OR2X1)                            0.77   15509.66 f
  clock_module_0/U79/Q (OA22X1)                           0.16   15509.82 f
  clock_module_0/clock_gate_mclk/enable (omsp_clock_gate_32)
                                                          0.00   15509.82 f
  clock_module_0/clock_gate_mclk/U4/Q (OR2X1)             0.14   15509.96 f
  clock_module_0/clock_gate_mclk/enable_latch_reg/D (LATCHX1)
                                                          0.03   15509.99 f
  data arrival time                                              15509.99

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_module_0/clock_gate_mclk/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15509.99   15509.99
  data required time                                             15509.99
  --------------------------------------------------------------------------
  data required time                                             15509.99
  data arrival time                                              -15509.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                     15999.88   
  actual time borrow                                  15509.99   
  --------------------------------------------------------------


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: mem_backbone_0/clock_gate_bckup/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: lfxt_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu           8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_clock_gate_21 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00   15500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35   15500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00   15500.35 f
  U53/Z (NBUFFX2)                                         1.46   15501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00   15501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72   15503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26   15503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09   15503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36   15504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40   15504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23   15504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00   15504.87 r
  execution_unit_0/alu_0/U102/ZN (INVX0)                  0.11   15504.98 f
  execution_unit_0/alu_0/U108/QN (NAND2X1)                0.11   15505.09 r
  execution_unit_0/alu_0/U107/QN (NAND2X1)                0.10   15505.19 f
  execution_unit_0/alu_0/U8/QN (NAND2X0)                  0.13   15505.32 r
  execution_unit_0/alu_0/U148/QN (NAND2X1)                0.12   15505.44 f
  execution_unit_0/alu_0/U141/QN (NAND2X1)                0.12   15505.56 r
  execution_unit_0/alu_0/U311/Q (XOR3X1)                  0.24   15505.80 f
  execution_unit_0/alu_0/U45/QN (NAND2X1)                 0.12   15505.92 r
  execution_unit_0/alu_0/U44/QN (NAND2X1)                 0.11   15506.04 f
  execution_unit_0/alu_0/U57/Q (AND2X1)                   0.16   15506.19 f
  execution_unit_0/alu_0/U315/Q (AO21X1)                  0.15   15506.34 f
  execution_unit_0/alu_0/U38/QN (NAND2X1)                 0.12   15506.47 r
  execution_unit_0/alu_0/U316/Q (XOR2X1)                  0.21   15506.67 r
  execution_unit_0/alu_0/U116/QN (NAND2X1)                0.11   15506.78 f
  execution_unit_0/alu_0/U9/QN (NAND2X0)                  0.12   15506.90 r
  execution_unit_0/alu_0/U134/QN (NAND2X1)                0.12   15507.02 f
  execution_unit_0/alu_0/U128/QN (NAND2X1)                0.13   15507.15 r
  execution_unit_0/alu_0/U173/QN (NAND2X1)                0.12   15507.27 f
  execution_unit_0/alu_0/U167/QN (NAND2X1)                0.12   15507.39 r
  execution_unit_0/alu_0/U317/Q (XOR3X1)                  0.23   15507.62 f
  execution_unit_0/alu_0/U48/QN (NAND2X1)                 0.12   15507.74 r
  execution_unit_0/alu_0/U47/QN (NAND2X1)                 0.11   15507.85 f
  execution_unit_0/alu_0/U56/Q (AND2X1)                   0.16   15508.01 f
  execution_unit_0/alu_0/U321/Q (AO21X1)                  0.14   15508.16 f
  execution_unit_0/alu_0/U36/QN (NAND2X1)                 0.12   15508.28 r
  execution_unit_0/alu_0/U322/Q (XOR2X1)                  0.20   15508.48 r
  execution_unit_0/alu_0/U110/QN (NAND2X1)                0.11   15508.58 f
  execution_unit_0/alu_0/U4/QN (NAND2X0)                  0.12   15508.71 r
  execution_unit_0/alu_0/U119/QN (NAND2X1)                0.11   15508.82 f
  execution_unit_0/alu_0/U5/QN (NAND2X0)                  0.13   15508.95 r
  execution_unit_0/alu_0/U161/QN (NAND2X1)                0.12   15509.07 f
  execution_unit_0/alu_0/U154/QN (NAND2X1)                0.12   15509.20 r
  execution_unit_0/alu_0/U367/Q (XOR3X1)                  0.23   15509.43 f
  execution_unit_0/alu_0/U51/QN (NAND2X1)                 0.12   15509.55 r
  execution_unit_0/alu_0/U50/QN (NAND2X1)                 0.11   15509.67 f
  execution_unit_0/alu_0/U22/Q (AND2X1)                   0.15   15509.81 f
  execution_unit_0/alu_0/U370/Q (AO21X1)                  0.14   15509.96 f
  execution_unit_0/alu_0/U37/QN (NAND2X1)                 0.12   15510.08 r
  execution_unit_0/alu_0/U371/Q (XOR2X1)                  0.20   15510.28 r
  execution_unit_0/alu_0/U113/QN (NAND2X1)                0.11   15510.38 f
  execution_unit_0/alu_0/U6/QN (NAND2X0)                  0.12   15510.51 r
  execution_unit_0/alu_0/U126/QN (NAND2X1)                0.11   15510.62 f
  execution_unit_0/alu_0/U7/QN (NAND2X0)                  0.13   15510.75 r
  execution_unit_0/alu_0/U138/QN (NAND2X1)                0.11   15510.87 f
  execution_unit_0/alu_0/U136/QN (NAND2X0)                0.12   15510.98 r
  execution_unit_0/alu_0/U41/Q (XNOR2X1)                  0.27   15511.25 r
  execution_unit_0/alu_0/U19/ZN (INVX0)                   0.10   15511.35 f
  execution_unit_0/alu_0/U376/Q (AO21X1)                  0.14   15511.50 f
  execution_unit_0/alu_0/U377/QN (NAND2X1)                0.12   15511.62 r
  execution_unit_0/alu_0/U20/Q (AND2X1)                   0.15   15511.77 r
  execution_unit_0/alu_0/U378/Q (AO21X1)                  0.15   15511.92 r
  execution_unit_0/alu_0/U13/ZN (INVX0)                   0.09   15512.01 f
  execution_unit_0/alu_0/U379/Q (XOR2X1)                  0.20   15512.21 f
  execution_unit_0/alu_0/U380/Q (AO222X1)                 0.19   15512.40 f
  execution_unit_0/alu_0/alu_out[15] (omsp_alu)           0.00   15512.40 f
  execution_unit_0/register_file_0/reg_dest_val[15] (omsp_register_file)
                                                          0.00   15512.40 f
  execution_unit_0/register_file_0/U26/Q (AND2X1)         0.17   15512.57 f
  execution_unit_0/register_file_0/pc_sw[15] (omsp_register_file)
                                                          0.00   15512.57 f
  execution_unit_0/pc_sw[15] (omsp_execution_unit)        0.00   15512.57 f
  frontend_0/pc_sw[15] (omsp_frontend)                    0.00   15512.57 f
  frontend_0/U23/Q (AO221X1)                              0.60   15513.17 f
  frontend_0/mab[15] (omsp_frontend)                      0.00   15513.17 f
  mem_backbone_0/fe_mab[14] (omsp_mem_backbone)           0.00   15513.17 f
  mem_backbone_0/U66/Q (AND4X1)                           0.57   15513.74 f
  mem_backbone_0/U118/QN (NAND2X0)                        0.13   15513.86 r
  mem_backbone_0/U116/ZN (INVX0)                          0.12   15513.98 f
  mem_backbone_0/U115/QN (NOR3X0)                         0.19   15514.17 r
  mem_backbone_0/clock_gate_bckup/enable (omsp_clock_gate_21)
                                                          0.00   15514.17 r
  mem_backbone_0/clock_gate_bckup/U4/Q (OR2X1)            0.17   15514.34 r
  mem_backbone_0/clock_gate_bckup/enable_latch_reg/D (LATCHX1)
                                                          0.03   15514.38 r
  data arrival time                                              15514.38

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_backbone_0/clock_gate_bckup/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15514.38   15514.38
  data required time                                             15514.38
  --------------------------------------------------------------------------
  data required time                                             15514.38
  data arrival time                                              -15514.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.05   
  --------------------------------------------------------------
  max time borrow                                     15999.95   
  actual time borrow                                  15514.38   
  --------------------------------------------------------------


  Startpoint: frontend_0/dbg_halt_st_reg
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: multiplier_0/clock_gate_reshi/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: lfxt_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_execution_unit
                     35000                 saed90nm_typ_ht
  omsp_alu_DW01_add_9
                     8000                  saed90nm_typ_ht
  omsp_mem_backbone  8000                  saed90nm_typ_ht
  omsp_multiplier    16000                 saed90nm_typ_ht
  omsp_clock_gate_15 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  frontend_0/dbg_halt_st_reg/CLK (SDFFARX1)               0.00   15500.00 r
  frontend_0/dbg_halt_st_reg/Q (SDFFARX1)                 0.35   15500.35 f
  frontend_0/dbg_halt_st (omsp_frontend)                  0.00   15500.35 f
  U53/Z (NBUFFX2)                                         1.46   15501.81 f
  execution_unit_0/dbg_halt_st (omsp_execution_unit)      0.00   15501.81 f
  execution_unit_0/U33/Z (NBUFFX2)                        1.72   15503.53 f
  execution_unit_0/U13/QN (NOR2X0)                        0.26   15503.78 r
  execution_unit_0/U149/ZN (INVX0)                        0.09   15503.88 f
  execution_unit_0/U118/QN (NOR3X0)                       0.36   15504.24 r
  execution_unit_0/U136/Q (AO221X1)                       0.40   15504.64 r
  execution_unit_0/U135/Q (AO221X1)                       0.23   15504.87 r
  execution_unit_0/alu_0/op_dst[1] (omsp_alu)             0.00   15504.87 r
  execution_unit_0/alu_0/add_171/B[1] (omsp_alu_DW01_add_9)
                                                          0.00   15504.87 r
  execution_unit_0/alu_0/add_171/U1_1/CO (FADDX1)         0.53   15505.40 r
  execution_unit_0/alu_0/add_171/U1_2/CO (FADDX1)         0.33   15505.73 r
  execution_unit_0/alu_0/add_171/U1_3/CO (FADDX1)         0.33   15506.07 r
  execution_unit_0/alu_0/add_171/U1_4/CO (FADDX1)         0.33   15506.40 r
  execution_unit_0/alu_0/add_171/U1_5/CO (FADDX1)         0.33   15506.74 r
  execution_unit_0/alu_0/add_171/U1_6/CO (FADDX1)         0.33   15507.07 r
  execution_unit_0/alu_0/add_171/U1_7/CO (FADDX1)         0.33   15507.40 r
  execution_unit_0/alu_0/add_171/U1_8/CO (FADDX1)         0.33   15507.74 r
  execution_unit_0/alu_0/add_171/U1_9/CO (FADDX1)         0.33   15508.07 r
  execution_unit_0/alu_0/add_171/U1_10/CO (FADDX1)        0.33   15508.40 r
  execution_unit_0/alu_0/add_171/U1_11/CO (FADDX1)        0.33   15508.74 r
  execution_unit_0/alu_0/add_171/U1_12/CO (FADDX1)        0.33   15509.07 r
  execution_unit_0/alu_0/add_171/U1_13/CO (FADDX1)        0.33   15509.41 r
  execution_unit_0/alu_0/add_171/U1_14/CO (FADDX1)        0.33   15509.74 r
  execution_unit_0/alu_0/add_171/U1_15/S (FADDX1)         0.34   15510.08 r
  execution_unit_0/alu_0/add_171/SUM[15] (omsp_alu_DW01_add_9)
                                                          0.00   15510.08 r
  execution_unit_0/alu_0/alu_out_add[15] (omsp_alu)       0.00   15510.08 r
  execution_unit_0/mab[15] (omsp_execution_unit)          0.00   15510.08 r
  mem_backbone_0/eu_mab[14] (omsp_mem_backbone)           0.00   15510.08 r
  mem_backbone_0/U85/QN (NOR4X0)                          1.18   15511.26 f
  mem_backbone_0/U20/Q (AND4X1)                           0.21   15511.47 f
  mem_backbone_0/U19/Q (OR2X1)                            0.19   15511.65 f
  mem_backbone_0/per_en (omsp_mem_backbone)               0.00   15511.65 f
  multiplier_0/per_en (omsp_multiplier)                   0.00   15511.65 f
  multiplier_0/U192/Q (AND3X1)                            0.71   15512.37 f
  multiplier_0/U190/QN (NAND4X0)                          0.14   15512.51 r
  multiplier_0/U21/ZN (INVX0)                             0.08   15512.59 f
  multiplier_0/U189/Q (OA21X1)                            0.16   15512.75 f
  multiplier_0/U187/QN (NAND3X0)                          0.16   15512.91 r
  multiplier_0/U186/Q (OR2X1)                             0.18   15513.09 r
  multiplier_0/U19/Q (AND2X1)                             0.22   15513.31 r
  multiplier_0/U32/QN (NAND2X1)                           0.22   15513.53 f
  multiplier_0/clock_gate_reshi/enable (omsp_clock_gate_15)
                                                          0.00   15513.53 f
  multiplier_0/clock_gate_reshi/U4/Q (OR2X1)              0.14   15513.67 f
  multiplier_0/clock_gate_reshi/enable_latch_reg/D (LATCHX1)
                                                          0.03   15513.70 f
  data arrival time                                              15513.70

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplier_0/clock_gate_reshi/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15513.70   15513.70
  data required time                                             15513.70
  --------------------------------------------------------------------------
  data required time                                             15513.70
  data arrival time                                              -15513.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                     15999.88   
  actual time borrow                                  15513.70   
  --------------------------------------------------------------


  Startpoint: frontend_0/e_state_reg_1_
              (rising edge-triggered flip-flop clocked by dco_clk)
  Endpoint: frontend_0/clock_gate_decode/enable_latch_reg
            (positive level-sensitive latch clocked by lfxt_clk')
  Path Group: lfxt_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  openMSP430         140000                saed90nm_typ_ht
  omsp_frontend      16000                 saed90nm_typ_ht
  omsp_dbg           16000                 saed90nm_typ_ht
  omsp_clock_gate_24 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dco_clk (rise edge)                           15500.00   15500.00
  clock network delay (ideal)                             0.00   15500.00
  frontend_0/e_state_reg_1_/CLK (SDFFARX1)                0.00   15500.00 r
  frontend_0/e_state_reg_1_/Q (SDFFARX1)                  0.38   15500.38 r
  frontend_0/U479/QN (NAND3X0)                            1.60   15501.98 f
  frontend_0/U116/ZN (INVX0)                              0.09   15502.07 r
  frontend_0/U410/QN (AOI22X1)                            0.18   15502.25 f
  frontend_0/U413/Q (MUX21X1)                             0.16   15502.42 f
  frontend_0/U416/QN (NAND2X1)                            0.12   15502.54 r
  frontend_0/U176/ZN (INVX0)                              0.60   15503.14 f
  frontend_0/U417/QN (NAND2X1)                            0.12   15503.26 r
  frontend_0/U419/QN (NAND2X1)                            0.11   15503.37 f
  frontend_0/U71/ZN (INVX0)                               0.11   15503.48 r
  frontend_0/decode_noirq (omsp_frontend)                 0.00   15503.48 r
  dbg_0/decode_noirq (omsp_dbg)                           0.00   15503.48 r
  dbg_0/U156/QN (NAND4X0)                                 0.66   15504.15 f
  dbg_0/U47/QN (NOR2X0)                                   0.10   15504.25 r
  dbg_0/U154/QN (NAND4X0)                                 0.11   15504.36 f
  dbg_0/U46/Q (AND2X1)                                    0.15   15504.51 f
  dbg_0/U142/QN (NAND4X0)                                 0.13   15504.64 r
  dbg_0/U45/Q (AND2X1)                                    0.14   15504.78 r
  dbg_0/dbg_halt_cmd (omsp_dbg)                           0.00   15504.78 r
  frontend_0/dbg_halt_cmd (omsp_frontend)                 0.00   15504.78 r
  frontend_0/U422/Q (OR2X1)                               0.65   15505.43 r
  frontend_0/U166/QN (NOR2X0)                             0.12   15505.55 f
  frontend_0/U423/QN (NAND3X0)                            0.22   15505.77 r
  frontend_0/U424/QN (NAND2X1)                            0.19   15505.96 f
  frontend_0/clock_gate_decode/enable (omsp_clock_gate_24)
                                                          0.00   15505.96 f
  frontend_0/clock_gate_decode/U4/Q (OR2X1)               0.17   15506.13 f
  frontend_0/clock_gate_decode/enable_latch_reg/D (LATCHX1)
                                                          0.03   15506.16 f
  data arrival time                                              15506.16

  clock lfxt_clk' (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  frontend_0/clock_gate_decode/enable_latch_reg/CLK (LATCHX1)
                                                          0.00       0.00 r
  time borrowed from endpoint                         15506.16   15506.16
  data required time                                             15506.16
  --------------------------------------------------------------------------
  data required time                                             15506.16
  data arrival time                                              -15506.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  lfxt_clk' nominal pulse width                       16000.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                     15999.88   
  actual time borrow                                  15506.16   
  --------------------------------------------------------------


1
