
UART_solution_struct.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000074  00800100  000015f4  00001688  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000015f4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000066  00800174  00800174  000016fc  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000016fc  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001758  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000200  00000000  00000000  00001798  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003829  00000000  00000000  00001998  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000015ad  00000000  00000000  000051c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000019d4  00000000  00000000  0000676e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000668  00000000  00000000  00008144  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000bd8  00000000  00000000  000087ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000027d9  00000000  00000000  00009384  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000198  00000000  00000000  0000bb5d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 86 00 	jmp	0x10c	; 0x10c <__ctors_end>
       4:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
       8:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
       c:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      10:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      14:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      18:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      1c:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      20:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      24:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      28:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      2c:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      30:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      34:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      38:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      3c:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      40:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      44:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      48:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      4c:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      50:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      54:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      58:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      5c:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      60:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      64:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      68:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      6c:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      70:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      74:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      78:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      7c:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      80:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      84:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      88:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      8c:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      90:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      94:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      98:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      9c:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      a0:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      a4:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      a8:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      ac:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      b0:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      b4:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      b8:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      bc:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      c0:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      c4:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>
      c8:	0c 94 a3 00 	jmp	0x146	; 0x146 <__bad_interrupt>

000000cc <Prnt_bytes_prnt>:
      cc:	41 64 64 72 2e 20 4f 66 66 73 65 74 20 20 20 30     Addr. Offset   0
      dc:	20 20 31 20 20 32 20 20 33 20 20 34 20 20 35 20       1  2  3  4  5 
      ec:	20 36 20 20 37 20 20 38 20 20 39 20 20 41 20 20      6  7  8  9  A  
      fc:	42 20 20 43 20 20 44 20 20 45 20 20 46 0a 0d 00     B  C  D  E  F...

0000010c <__ctors_end>:
     10c:	11 24       	eor	r1, r1
     10e:	1f be       	out	0x3f, r1	; 63
     110:	cf ef       	ldi	r28, 0xFF	; 255
     112:	d8 e0       	ldi	r29, 0x08	; 8
     114:	de bf       	out	0x3e, r29	; 62
     116:	cd bf       	out	0x3d, r28	; 61

00000118 <__do_copy_data>:
     118:	11 e0       	ldi	r17, 0x01	; 1
     11a:	a0 e0       	ldi	r26, 0x00	; 0
     11c:	b1 e0       	ldi	r27, 0x01	; 1
     11e:	e4 ef       	ldi	r30, 0xF4	; 244
     120:	f5 e1       	ldi	r31, 0x15	; 21
     122:	02 c0       	rjmp	.+4      	; 0x128 <__do_copy_data+0x10>
     124:	05 90       	lpm	r0, Z+
     126:	0d 92       	st	X+, r0
     128:	a4 37       	cpi	r26, 0x74	; 116
     12a:	b1 07       	cpc	r27, r17
     12c:	d9 f7       	brne	.-10     	; 0x124 <__do_copy_data+0xc>

0000012e <__do_clear_bss>:
     12e:	21 e0       	ldi	r18, 0x01	; 1
     130:	a4 e7       	ldi	r26, 0x74	; 116
     132:	b1 e0       	ldi	r27, 0x01	; 1
     134:	01 c0       	rjmp	.+2      	; 0x138 <.do_clear_bss_start>

00000136 <.do_clear_bss_loop>:
     136:	1d 92       	st	X+, r1

00000138 <.do_clear_bss_start>:
     138:	aa 3d       	cpi	r26, 0xDA	; 218
     13a:	b2 07       	cpc	r27, r18
     13c:	e1 f7       	brne	.-8      	; 0x136 <.do_clear_bss_loop>
     13e:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <main>
     142:	0c 94 f8 0a 	jmp	0x15f0	; 0x15f0 <_exit>

00000146 <__bad_interrupt>:
     146:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000014a <Export_Drive_values>:
	{
	   return_clus=no_entry_found;
	}
	if(return_clus==0) return_clus=no_entry_found;
   return return_clus;
 }
     14a:	84 ec       	ldi	r24, 0xC4	; 196
     14c:	91 e0       	ldi	r25, 0x01	; 1
     14e:	08 95       	ret

00000150 <read8>:
	 return error_flag;
 }

uint8_t read8 (uint16_t offset, uint8_t * array_name){
	uint8_t temp;
	temp = *(array_name+offset);
     150:	86 0f       	add	r24, r22
     152:	97 1f       	adc	r25, r23
	return temp;
}
     154:	fc 01       	movw	r30, r24
     156:	80 81       	ld	r24, Z
     158:	08 95       	ret

0000015a <read16>:

uint16_t read16 (uint16_t offset, uint8_t * array_name){
     15a:	dc 01       	movw	r26, r24
	uint16_t return_val;
	uint8_t temp, i;
	return_val=0;
	for(i=0;i<2;i++)
     15c:	90 e0       	ldi	r25, 0x00	; 0
}

uint16_t read16 (uint16_t offset, uint8_t * array_name){
	uint16_t return_val;
	uint8_t temp, i;
	return_val=0;
     15e:	20 e0       	ldi	r18, 0x00	; 0
     160:	30 e0       	ldi	r19, 0x00	; 0
	for(i=0;i<2;i++)
     162:	0b c0       	rjmp	.+22     	; 0x17a <read16+0x20>
	{
		temp=*(array_name+offset+(1-i)); 
     164:	fd 01       	movw	r30, r26
     166:	e9 1b       	sub	r30, r25
     168:	f1 09       	sbc	r31, r1
     16a:	31 96       	adiw	r30, 0x01	; 1
     16c:	e6 0f       	add	r30, r22
     16e:	f7 1f       	adc	r31, r23
     170:	40 81       	ld	r20, Z
		return_val=return_val<<8;
     172:	32 2f       	mov	r19, r18
     174:	22 27       	eor	r18, r18
		return_val|=temp;
     176:	24 2b       	or	r18, r20

uint16_t read16 (uint16_t offset, uint8_t * array_name){
	uint16_t return_val;
	uint8_t temp, i;
	return_val=0;
	for(i=0;i<2;i++)
     178:	9f 5f       	subi	r25, 0xFF	; 255
     17a:	92 30       	cpi	r25, 0x02	; 2
     17c:	98 f3       	brcs	.-26     	; 0x164 <read16+0xa>
		temp=*(array_name+offset+(1-i)); 
		return_val=return_val<<8;
		return_val|=temp;
	}
	return return_val;
}
     17e:	c9 01       	movw	r24, r18
     180:	08 95       	ret

00000182 <read32>:

uint32_t read32 (uint16_t offset, uint8_t * array_name){
     182:	cf 92       	push	r12
     184:	df 92       	push	r13
     186:	ef 92       	push	r14
     188:	ff 92       	push	r15
     18a:	9c 01       	movw	r18, r24
     18c:	ab 01       	movw	r20, r22
	uint32_t return_val;
	uint8_t temp, i;
	return_val=0;
	for(i=0;i<4;i++)
     18e:	a0 e0       	ldi	r26, 0x00	; 0
}

uint32_t read32 (uint16_t offset, uint8_t * array_name){
	uint32_t return_val;
	uint8_t temp, i;
	return_val=0;
     190:	60 e0       	ldi	r22, 0x00	; 0
     192:	70 e0       	ldi	r23, 0x00	; 0
     194:	cb 01       	movw	r24, r22
	for(i=0;i<4;i++)
     196:	0f c0       	rjmp	.+30     	; 0x1b6 <read32+0x34>
	{
		temp=*(array_name+offset+(3-i));
     198:	f9 01       	movw	r30, r18
     19a:	ea 1b       	sub	r30, r26
     19c:	f1 09       	sbc	r31, r1
     19e:	33 96       	adiw	r30, 0x03	; 3
     1a0:	e4 0f       	add	r30, r20
     1a2:	f5 1f       	adc	r31, r21
     1a4:	e0 81       	ld	r30, Z
		return_val=return_val<<8;
     1a6:	cc 24       	eor	r12, r12
     1a8:	d6 2e       	mov	r13, r22
     1aa:	e7 2e       	mov	r14, r23
     1ac:	f8 2e       	mov	r15, r24
		return_val|=temp;
     1ae:	c7 01       	movw	r24, r14
     1b0:	b6 01       	movw	r22, r12
     1b2:	6e 2b       	or	r22, r30

uint32_t read32 (uint16_t offset, uint8_t * array_name){
	uint32_t return_val;
	uint8_t temp, i;
	return_val=0;
	for(i=0;i<4;i++)
     1b4:	af 5f       	subi	r26, 0xFF	; 255
     1b6:	a4 30       	cpi	r26, 0x04	; 4
     1b8:	78 f3       	brcs	.-34     	; 0x198 <read32+0x16>
		temp=*(array_name+offset+(3-i));
		return_val=return_val<<8;
		return_val|=temp;
	}
	return return_val;
}
     1ba:	ff 90       	pop	r15
     1bc:	ef 90       	pop	r14
     1be:	df 90       	pop	r13
     1c0:	cf 90       	pop	r12
     1c2:	08 95       	ret

000001c4 <mount_drive>:

uint8_t mount_drive(uint8_t * array){
     1c4:	3f 92       	push	r3
     1c6:	4f 92       	push	r4
     1c8:	5f 92       	push	r5
     1ca:	6f 92       	push	r6
     1cc:	7f 92       	push	r7
     1ce:	8f 92       	push	r8
     1d0:	9f 92       	push	r9
     1d2:	af 92       	push	r10
     1d4:	bf 92       	push	r11
     1d6:	cf 92       	push	r12
     1d8:	df 92       	push	r13
     1da:	ef 92       	push	r14
     1dc:	ff 92       	push	r15
     1de:	0f 93       	push	r16
     1e0:	1f 93       	push	r17
     1e2:	cf 93       	push	r28
     1e4:	df 93       	push	r29
     1e6:	cd b7       	in	r28, 0x3d	; 61
     1e8:	de b7       	in	r29, 0x3e	; 62
     1ea:	2e 97       	sbiw	r28, 0x0e	; 14
     1ec:	0f b6       	in	r0, 0x3f	; 63
     1ee:	f8 94       	cli
     1f0:	de bf       	out	0x3e, r29	; 62
     1f2:	0f be       	out	0x3f, r0	; 63
     1f4:	cd bf       	out	0x3d, r28	; 61
     1f6:	9e 87       	std	Y+14, r25	; 0x0e
     1f8:	8d 87       	std	Y+13, r24	; 0x0d
	FS_values_t * Drive_values = Export_Drive_values();
     1fa:	0e 94 a5 00 	call	0x14a	; 0x14a <Export_Drive_values>
     1fe:	8c 01       	movw	r16, r24
	char * p_buffer;
	p_buffer = Export_print_buffer();
     200:	0e 94 18 07 	call	0xe30	; 0xe30 <Export_print_buffer>
	uint8_t error_flag, NumFATs;
	uint16_t RootEntCnt, TotSec16, RsvdSecCnt;
	uint32_t bpb_addr, TotSec32, DataSec, FATSz32, CountOfClusters, HiddSec, RootClus;
	
	error_flag = Send_Command(17, 0);
     204:	40 e0       	ldi	r20, 0x00	; 0
     206:	50 e0       	ldi	r21, 0x00	; 0
     208:	ba 01       	movw	r22, r20
     20a:	81 e1       	ldi	r24, 0x11	; 17
     20c:	0e 94 7f 04 	call	0x8fe	; 0x8fe <Send_Command>
	error_flag = Read_Block(512, array);
     210:	6d 85       	ldd	r22, Y+13	; 0x0d
     212:	7e 85       	ldd	r23, Y+14	; 0x0e
     214:	80 e0       	ldi	r24, 0x00	; 0
     216:	92 e0       	ldi	r25, 0x02	; 2
     218:	0e 94 39 04 	call	0x872	; 0x872 <Read_Block>
	
	// Check if MBR
	if((array[0] != 0xEB) && (array[0] != 0xE9)){
     21c:	ad 85       	ldd	r26, Y+13	; 0x0d
     21e:	be 85       	ldd	r27, Y+14	; 0x0e
     220:	8c 91       	ld	r24, X
     222:	8b 3e       	cpi	r24, 0xEB	; 235
     224:	09 f4       	brne	.+2      	; 0x228 <mount_drive+0x64>
     226:	1f c1       	rjmp	.+574    	; 0x466 <__EEPROM_REGION_LENGTH__+0x66>
     228:	89 3e       	cpi	r24, 0xE9	; 233
     22a:	09 f4       	brne	.+2      	; 0x22e <mount_drive+0x6a>
     22c:	1c c1       	rjmp	.+568    	; 0x466 <__EEPROM_REGION_LENGTH__+0x66>
		bpb_addr = read32(0x01C6, array);
     22e:	bd 01       	movw	r22, r26
     230:	86 ec       	ldi	r24, 0xC6	; 198
     232:	91 e0       	ldi	r25, 0x01	; 1
     234:	0e 94 c1 00 	call	0x182	; 0x182 <read32>
     238:	ab 01       	movw	r20, r22
     23a:	bc 01       	movw	r22, r24
		
		error_flag = Send_Command(17, bpb_addr);
     23c:	81 e1       	ldi	r24, 0x11	; 17
     23e:	0e 94 7f 04 	call	0x8fe	; 0x8fe <Send_Command>
		error_flag = Read_Block(512, array);
     242:	6d 85       	ldd	r22, Y+13	; 0x0d
     244:	7e 85       	ldd	r23, Y+14	; 0x0e
     246:	80 e0       	ldi	r24, 0x00	; 0
     248:	92 e0       	ldi	r25, 0x02	; 2
     24a:	0e 94 39 04 	call	0x872	; 0x872 <Read_Block>
		if((array[0] != 0xEB) && (array[0] != 0xE9)){
     24e:	ed 85       	ldd	r30, Y+13	; 0x0d
     250:	fe 85       	ldd	r31, Y+14	; 0x0e
     252:	80 81       	ld	r24, Z
     254:	8b 3e       	cpi	r24, 0xEB	; 235
     256:	19 f0       	breq	.+6      	; 0x25e <mount_drive+0x9a>
     258:	89 3e       	cpi	r24, 0xE9	; 233
     25a:	09 f0       	breq	.+2      	; 0x25e <mount_drive+0x9a>
     25c:	05 c1       	rjmp	.+522    	; 0x468 <__EEPROM_REGION_LENGTH__+0x68>
			return Disk_Error;
		}
		
		//RootDirSectors = ((BPB_RootEntCnt * 32) + (BPB_BytsPerSec-1)) / BPB_BytsPerSec
		RootEntCnt = read16(0x0011, array);
     25e:	6d 85       	ldd	r22, Y+13	; 0x0d
     260:	7e 85       	ldd	r23, Y+14	; 0x0e
     262:	81 e1       	ldi	r24, 0x11	; 17
     264:	90 e0       	ldi	r25, 0x00	; 0
     266:	0e 94 ad 00 	call	0x15a	; 0x15a <read16>
     26a:	7c 01       	movw	r14, r24
		Drive_values->BytesPerSec = read16(0x000B, array);
     26c:	6d 85       	ldd	r22, Y+13	; 0x0d
     26e:	7e 85       	ldd	r23, Y+14	; 0x0e
     270:	8b e0       	ldi	r24, 0x0B	; 11
     272:	90 e0       	ldi	r25, 0x00	; 0
     274:	0e 94 ad 00 	call	0x15a	; 0x15a <read16>
     278:	bc 01       	movw	r22, r24
     27a:	d8 01       	movw	r26, r16
     27c:	15 96       	adiw	r26, 0x05	; 5
     27e:	9c 93       	st	X, r25
     280:	8e 93       	st	-X, r24
     282:	14 97       	sbiw	r26, 0x04	; 4
		Drive_values->RootDirSecs = ((RootEntCnt * 32) + (Drive_values->BytesPerSec - 1)) / Drive_values->BytesPerSec;
     284:	c7 01       	movw	r24, r14
     286:	88 0f       	add	r24, r24
     288:	99 1f       	adc	r25, r25
     28a:	82 95       	swap	r24
     28c:	92 95       	swap	r25
     28e:	90 7f       	andi	r25, 0xF0	; 240
     290:	98 27       	eor	r25, r24
     292:	80 7f       	andi	r24, 0xF0	; 240
     294:	98 27       	eor	r25, r24
     296:	86 0f       	add	r24, r22
     298:	97 1f       	adc	r25, r23
     29a:	01 97       	sbiw	r24, 0x01	; 1
     29c:	0e 94 82 07 	call	0xf04	; 0xf04 <__udivmodhi4>
     2a0:	2b 01       	movw	r4, r22
     2a2:	61 2c       	mov	r6, r1
     2a4:	71 2c       	mov	r7, r1
     2a6:	f8 01       	movw	r30, r16
     2a8:	42 8a       	std	Z+18, r4	; 0x12
     2aa:	53 8a       	std	Z+19, r5	; 0x13
     2ac:	64 8a       	std	Z+20, r6	; 0x14
     2ae:	75 8a       	std	Z+21, r7	; 0x15
		
		//DataSec = TotSec – (BPB_ResvdSecCnt + (BPB_NumFATSs * FATSz) + RootDirSectors)
		TotSec16 = read16(0x13, array);
     2b0:	6d 85       	ldd	r22, Y+13	; 0x0d
     2b2:	7e 85       	ldd	r23, Y+14	; 0x0e
     2b4:	83 e1       	ldi	r24, 0x13	; 19
     2b6:	90 e0       	ldi	r25, 0x00	; 0
     2b8:	0e 94 ad 00 	call	0x15a	; 0x15a <read16>
     2bc:	5c 01       	movw	r10, r24
		TotSec32 = read32(0x20, array);
     2be:	6d 85       	ldd	r22, Y+13	; 0x0d
     2c0:	7e 85       	ldd	r23, Y+14	; 0x0e
     2c2:	80 e2       	ldi	r24, 0x20	; 32
     2c4:	90 e0       	ldi	r25, 0x00	; 0
     2c6:	0e 94 c1 00 	call	0x182	; 0x182 <read32>
     2ca:	69 83       	std	Y+1, r22	; 0x01
     2cc:	7a 83       	std	Y+2, r23	; 0x02
     2ce:	8b 83       	std	Y+3, r24	; 0x03
     2d0:	9c 83       	std	Y+4, r25	; 0x04
		RsvdSecCnt = read16(0x000E, array);
     2d2:	6d 85       	ldd	r22, Y+13	; 0x0d
     2d4:	7e 85       	ldd	r23, Y+14	; 0x0e
     2d6:	8e e0       	ldi	r24, 0x0E	; 14
     2d8:	90 e0       	ldi	r25, 0x00	; 0
     2da:	0e 94 ad 00 	call	0x15a	; 0x15a <read16>
     2de:	4c 01       	movw	r8, r24
		NumFATs = read8(0x0010, array);
     2e0:	6d 85       	ldd	r22, Y+13	; 0x0d
     2e2:	7e 85       	ldd	r23, Y+14	; 0x0e
     2e4:	80 e1       	ldi	r24, 0x10	; 16
     2e6:	90 e0       	ldi	r25, 0x00	; 0
     2e8:	0e 94 a8 00 	call	0x150	; 0x150 <read8>
     2ec:	38 2e       	mov	r3, r24
		FATSz32 = read32(0x0024, array);
     2ee:	6d 85       	ldd	r22, Y+13	; 0x0d
     2f0:	7e 85       	ldd	r23, Y+14	; 0x0e
     2f2:	84 e2       	ldi	r24, 0x24	; 36
     2f4:	90 e0       	ldi	r25, 0x00	; 0
     2f6:	0e 94 c1 00 	call	0x182	; 0x182 <read32>
     2fa:	6b 01       	movw	r12, r22
     2fc:	7c 01       	movw	r14, r24
		
		if(FATSz32 == 0){
     2fe:	61 15       	cp	r22, r1
     300:	71 05       	cpc	r23, r1
     302:	81 05       	cpc	r24, r1
     304:	91 05       	cpc	r25, r1
     306:	09 f4       	brne	.+2      	; 0x30a <mount_drive+0x146>
     308:	b1 c0       	rjmp	.+354    	; 0x46c <__EEPROM_REGION_LENGTH__+0x6c>
			return Disk_Error;
		}
		
		if(TotSec16 != 0){
     30a:	a1 14       	cp	r10, r1
     30c:	b1 04       	cpc	r11, r1
     30e:	11 f1       	breq	.+68     	; 0x354 <mount_drive+0x190>
			DataSec = TotSec16 - (RsvdSecCnt + (NumFATs * FATSz32) + Drive_values->RootDirSecs);
     310:	95 01       	movw	r18, r10
     312:	40 e0       	ldi	r20, 0x00	; 0
     314:	50 e0       	ldi	r21, 0x00	; 0
     316:	29 83       	std	Y+1, r18	; 0x01
     318:	3a 83       	std	Y+2, r19	; 0x02
     31a:	4b 83       	std	Y+3, r20	; 0x03
     31c:	5c 83       	std	Y+4, r21	; 0x04
     31e:	a3 2d       	mov	r26, r3
     320:	b0 e0       	ldi	r27, 0x00	; 0
     322:	9b 01       	movw	r18, r22
     324:	ac 01       	movw	r20, r24
     326:	0e 94 b8 07 	call	0xf70	; 0xf70 <__muluhisi3>
     32a:	dc 01       	movw	r26, r24
     32c:	cb 01       	movw	r24, r22
     32e:	88 0d       	add	r24, r8
     330:	99 1d       	adc	r25, r9
     332:	a1 1d       	adc	r26, r1
     334:	b1 1d       	adc	r27, r1
     336:	84 0d       	add	r24, r4
     338:	95 1d       	adc	r25, r5
     33a:	a6 1d       	adc	r26, r6
     33c:	b7 1d       	adc	r27, r7
     33e:	29 81       	ldd	r18, Y+1	; 0x01
     340:	3a 81       	ldd	r19, Y+2	; 0x02
     342:	4b 81       	ldd	r20, Y+3	; 0x03
     344:	5c 81       	ldd	r21, Y+4	; 0x04
     346:	28 1b       	sub	r18, r24
     348:	39 0b       	sbc	r19, r25
     34a:	4a 0b       	sbc	r20, r26
     34c:	5b 0b       	sbc	r21, r27
     34e:	ca 01       	movw	r24, r20
     350:	b9 01       	movw	r22, r18
     352:	1a c0       	rjmp	.+52     	; 0x388 <mount_drive+0x1c4>
		}
		else{
			DataSec = TotSec32 - (RsvdSecCnt + (NumFATs * FATSz32) + Drive_values->RootDirSecs);
     354:	a3 2d       	mov	r26, r3
     356:	b0 e0       	ldi	r27, 0x00	; 0
     358:	9b 01       	movw	r18, r22
     35a:	ac 01       	movw	r20, r24
     35c:	0e 94 b8 07 	call	0xf70	; 0xf70 <__muluhisi3>
     360:	dc 01       	movw	r26, r24
     362:	cb 01       	movw	r24, r22
     364:	88 0d       	add	r24, r8
     366:	99 1d       	adc	r25, r9
     368:	a1 1d       	adc	r26, r1
     36a:	b1 1d       	adc	r27, r1
     36c:	84 0d       	add	r24, r4
     36e:	95 1d       	adc	r25, r5
     370:	a6 1d       	adc	r26, r6
     372:	b7 1d       	adc	r27, r7
     374:	29 81       	ldd	r18, Y+1	; 0x01
     376:	3a 81       	ldd	r19, Y+2	; 0x02
     378:	4b 81       	ldd	r20, Y+3	; 0x03
     37a:	5c 81       	ldd	r21, Y+4	; 0x04
     37c:	28 1b       	sub	r18, r24
     37e:	39 0b       	sbc	r19, r25
     380:	4a 0b       	sbc	r20, r26
     382:	5b 0b       	sbc	r21, r27
     384:	ca 01       	movw	r24, r20
     386:	b9 01       	movw	r22, r18
		}
		
		// CountOfClusters = DataSec / SecPerClus
		CountOfClusters = DataSec / Drive_values->SecPerClus;
     388:	f8 01       	movw	r30, r16
     38a:	a0 81       	ld	r26, Z
     38c:	2a 2f       	mov	r18, r26
     38e:	30 e0       	ldi	r19, 0x00	; 0
     390:	40 e0       	ldi	r20, 0x00	; 0
     392:	50 e0       	ldi	r21, 0x00	; 0
     394:	29 83       	std	Y+1, r18	; 0x01
     396:	3a 83       	std	Y+2, r19	; 0x02
     398:	4b 83       	std	Y+3, r20	; 0x03
     39a:	5c 83       	std	Y+4, r21	; 0x04
     39c:	0e 94 96 07 	call	0xf2c	; 0xf2c <__udivmodsi4>
     3a0:	29 87       	std	Y+9, r18	; 0x09
     3a2:	3a 87       	std	Y+10, r19	; 0x0a
     3a4:	4b 87       	std	Y+11, r20	; 0x0b
     3a6:	5c 87       	std	Y+12, r21	; 0x0c
		
		HiddSec = read32(0x001C, array);
     3a8:	6d 85       	ldd	r22, Y+13	; 0x0d
     3aa:	7e 85       	ldd	r23, Y+14	; 0x0e
     3ac:	8c e1       	ldi	r24, 0x1C	; 28
     3ae:	90 e0       	ldi	r25, 0x00	; 0
     3b0:	0e 94 c1 00 	call	0x182	; 0x182 <read32>
     3b4:	6d 83       	std	Y+5, r22	; 0x05
     3b6:	7e 83       	std	Y+6, r23	; 0x06
     3b8:	8f 83       	std	Y+7, r24	; 0x07
     3ba:	98 87       	std	Y+8, r25	; 0x08
		
		// FirstDataSector = BPB_ResvdSecCnt + (BPB_NumFATs * FATSz) + RootDirSectors + MBR_RelativeSectors
		Drive_values->FirstDataSec = RsvdSecCnt + (NumFATs * FATSz32) + Drive_values->RootDirSecs + HiddSec;
     3bc:	a1 2c       	mov	r10, r1
     3be:	b1 2c       	mov	r11, r1
     3c0:	a3 2d       	mov	r26, r3
     3c2:	b0 e0       	ldi	r27, 0x00	; 0
     3c4:	a7 01       	movw	r20, r14
     3c6:	96 01       	movw	r18, r12
     3c8:	0e 94 b8 07 	call	0xf70	; 0xf70 <__muluhisi3>
     3cc:	75 01       	movw	r14, r10
     3ce:	64 01       	movw	r12, r8
     3d0:	c6 0e       	add	r12, r22
     3d2:	d7 1e       	adc	r13, r23
     3d4:	e8 1e       	adc	r14, r24
     3d6:	f9 1e       	adc	r15, r25
     3d8:	c4 0c       	add	r12, r4
     3da:	d5 1c       	adc	r13, r5
     3dc:	e6 1c       	adc	r14, r6
     3de:	f7 1c       	adc	r15, r7
     3e0:	8d 81       	ldd	r24, Y+5	; 0x05
     3e2:	9e 81       	ldd	r25, Y+6	; 0x06
     3e4:	af 81       	ldd	r26, Y+7	; 0x07
     3e6:	b8 85       	ldd	r27, Y+8	; 0x08
     3e8:	c8 0e       	add	r12, r24
     3ea:	d9 1e       	adc	r13, r25
     3ec:	ea 1e       	adc	r14, r26
     3ee:	fb 1e       	adc	r15, r27
     3f0:	d8 01       	movw	r26, r16
     3f2:	1a 96       	adiw	r26, 0x0a	; 10
     3f4:	cd 92       	st	X+, r12
     3f6:	dd 92       	st	X+, r13
     3f8:	ed 92       	st	X+, r14
     3fa:	fc 92       	st	X, r15
     3fc:	1d 97       	sbiw	r26, 0x0d	; 13
		
		// StartOfFAT = BPB_ResvdSecCnt + MBR_RelativeSectors
		Drive_values->StartofFAT = RsvdSecCnt + HiddSec;
     3fe:	2d 81       	ldd	r18, Y+5	; 0x05
     400:	3e 81       	ldd	r19, Y+6	; 0x06
     402:	4f 81       	ldd	r20, Y+7	; 0x07
     404:	58 85       	ldd	r21, Y+8	; 0x08
     406:	82 0e       	add	r8, r18
     408:	93 1e       	adc	r9, r19
     40a:	a4 1e       	adc	r10, r20
     40c:	b5 1e       	adc	r11, r21
     40e:	1e 96       	adiw	r26, 0x0e	; 14
     410:	8d 92       	st	X+, r8
     412:	9d 92       	st	X+, r9
     414:	ad 92       	st	X+, r10
     416:	bc 92       	st	X, r11
     418:	51 97       	sbiw	r26, 0x11	; 17
		
		RootClus = read32(0x2C, array);
     41a:	6d 85       	ldd	r22, Y+13	; 0x0d
     41c:	7e 85       	ldd	r23, Y+14	; 0x0e
     41e:	8c e2       	ldi	r24, 0x2C	; 44
     420:	90 e0       	ldi	r25, 0x00	; 0
     422:	0e 94 c1 00 	call	0x182	; 0x182 <read32>
		
		// FirstRootDirSecNum = ((BPB_RootClus - 2) * BPB_SecPerClus) + FirstDataSector
		Drive_values->FirstRootDirSec = ((RootClus - 2) * Drive_values->SecPerClus) + Drive_values->FirstDataSec;
     426:	62 50       	subi	r22, 0x02	; 2
     428:	71 09       	sbc	r23, r1
     42a:	81 09       	sbc	r24, r1
     42c:	91 09       	sbc	r25, r1
     42e:	29 81       	ldd	r18, Y+1	; 0x01
     430:	3a 81       	ldd	r19, Y+2	; 0x02
     432:	4b 81       	ldd	r20, Y+3	; 0x03
     434:	5c 81       	ldd	r21, Y+4	; 0x04
     436:	0e 94 72 07 	call	0xee4	; 0xee4 <__mulsi3>
     43a:	c6 0e       	add	r12, r22
     43c:	d7 1e       	adc	r13, r23
     43e:	e8 1e       	adc	r14, r24
     440:	f9 1e       	adc	r15, r25
     442:	f8 01       	movw	r30, r16
     444:	c6 82       	std	Z+6, r12	; 0x06
     446:	d7 82       	std	Z+7, r13	; 0x07
     448:	e0 86       	std	Z+8, r14	; 0x08
     44a:	f1 86       	std	Z+9, r15	; 0x09
		
		// Fat Type
		if(CountOfClusters < 65525){
     44c:	29 85       	ldd	r18, Y+9	; 0x09
     44e:	3a 85       	ldd	r19, Y+10	; 0x0a
     450:	4b 85       	ldd	r20, Y+11	; 0x0b
     452:	5c 85       	ldd	r21, Y+12	; 0x0c
     454:	25 3f       	cpi	r18, 0xF5	; 245
     456:	3f 4f       	sbci	r19, 0xFF	; 255
     458:	41 05       	cpc	r20, r1
     45a:	51 05       	cpc	r21, r1
     45c:	48 f0       	brcs	.+18     	; 0x470 <__EEPROM_REGION_LENGTH__+0x70>
			return Disk_Error;
		}
		else{
			Drive_values->FATtype = 32;
     45e:	80 e2       	ldi	r24, 0x20	; 32
     460:	81 83       	std	Z+1, r24	; 0x01
			return no_errors;
     462:	80 e0       	ldi	r24, 0x00	; 0
     464:	06 c0       	rjmp	.+12     	; 0x472 <__EEPROM_REGION_LENGTH__+0x72>
		}		
	}
}
     466:	05 c0       	rjmp	.+10     	; 0x472 <__EEPROM_REGION_LENGTH__+0x72>
		bpb_addr = read32(0x01C6, array);
		
		error_flag = Send_Command(17, bpb_addr);
		error_flag = Read_Block(512, array);
		if((array[0] != 0xEB) && (array[0] != 0xE9)){
			return Disk_Error;
     468:	80 ef       	ldi	r24, 0xF0	; 240
     46a:	03 c0       	rjmp	.+6      	; 0x472 <__EEPROM_REGION_LENGTH__+0x72>
		RsvdSecCnt = read16(0x000E, array);
		NumFATs = read8(0x0010, array);
		FATSz32 = read32(0x0024, array);
		
		if(FATSz32 == 0){
			return Disk_Error;
     46c:	80 ef       	ldi	r24, 0xF0	; 240
     46e:	01 c0       	rjmp	.+2      	; 0x472 <__EEPROM_REGION_LENGTH__+0x72>
		// FirstRootDirSecNum = ((BPB_RootClus - 2) * BPB_SecPerClus) + FirstDataSector
		Drive_values->FirstRootDirSec = ((RootClus - 2) * Drive_values->SecPerClus) + Drive_values->FirstDataSec;
		
		// Fat Type
		if(CountOfClusters < 65525){
			return Disk_Error;
     470:	80 ef       	ldi	r24, 0xF0	; 240
		else{
			Drive_values->FATtype = 32;
			return no_errors;
		}		
	}
}
     472:	2e 96       	adiw	r28, 0x0e	; 14
     474:	0f b6       	in	r0, 0x3f	; 63
     476:	f8 94       	cli
     478:	de bf       	out	0x3e, r29	; 62
     47a:	0f be       	out	0x3f, r0	; 63
     47c:	cd bf       	out	0x3d, r28	; 61
     47e:	df 91       	pop	r29
     480:	cf 91       	pop	r28
     482:	1f 91       	pop	r17
     484:	0f 91       	pop	r16
     486:	ff 90       	pop	r15
     488:	ef 90       	pop	r14
     48a:	df 90       	pop	r13
     48c:	cf 90       	pop	r12
     48e:	bf 90       	pop	r11
     490:	af 90       	pop	r10
     492:	9f 90       	pop	r9
     494:	8f 90       	pop	r8
     496:	7f 90       	pop	r7
     498:	6f 90       	pop	r6
     49a:	5f 90       	pop	r5
     49c:	4f 90       	pop	r4
     49e:	3f 90       	pop	r3
     4a0:	08 95       	ret

000004a2 <GPIO_Output_Init>:
#include "GPIO_Outputs.h"

void GPIO_Output_Init(volatile GPIO_t * port_addr, uint8_t pin_mask)
{
	//Set Port Pin to be an output with initial value '1'
	(port_addr->GPIO_DDR)|=(pin_mask);    // Set DDRx to make port pin an output
     4a2:	fc 01       	movw	r30, r24
     4a4:	21 81       	ldd	r18, Z+1	; 0x01
     4a6:	62 2b       	or	r22, r18
     4a8:	61 83       	std	Z+1, r22	; 0x01
     4aa:	08 95       	ret

000004ac <GPIO_Output_Set>:


void GPIO_Output_Set(volatile GPIO_t * port_addr, uint8_t pin_mask)
{
	//control = 0, LED off; control = 1, LED on 
		(port_addr->GPIO_PORT)|=(pin_mask);    // Set PORTx PORTx pin to value of '1'
     4ac:	fc 01       	movw	r30, r24
     4ae:	22 81       	ldd	r18, Z+2	; 0x02
     4b0:	62 2b       	or	r22, r18
     4b2:	62 83       	std	Z+2, r22	; 0x02
     4b4:	08 95       	ret

000004b6 <GPIO_Output_Clear>:
}

void GPIO_Output_Clear(volatile GPIO_t * port_addr, uint8_t pin_mask)
{
     4b6:	fc 01       	movw	r30, r24
	//control = 0, LED off; control = 1, LED on
		(port_addr->GPIO_PORT)&=~(pin_mask);    // Clear PORTx pin to value of '0'
     4b8:	92 81       	ldd	r25, Z+2	; 0x02
     4ba:	60 95       	com	r22
     4bc:	69 23       	and	r22, r25
     4be:	62 83       	std	Z+2, r22	; 0x02
     4c0:	08 95       	ret

000004c2 <Long_Serial_Input>:
RETURNS: unsigned long
CAUTION: UART must be initialized first
************************************************************************/

uint32_t Long_Serial_Input(volatile UART_t * UART_addr)
{
     4c2:	8f 92       	push	r8
     4c4:	9f 92       	push	r9
     4c6:	af 92       	push	r10
     4c8:	bf 92       	push	r11
     4ca:	ef 92       	push	r14
     4cc:	ff 92       	push	r15
     4ce:	0f 93       	push	r16
     4d0:	1f 93       	push	r17
     4d2:	cf 93       	push	r28
     4d4:	df 93       	push	r29
     4d6:	cd b7       	in	r28, 0x3d	; 61
     4d8:	de b7       	in	r29, 0x3e	; 62
     4da:	2b 97       	sbiw	r28, 0x0b	; 11
     4dc:	0f b6       	in	r0, 0x3f	; 63
     4de:	f8 94       	cli
     4e0:	de bf       	out	0x3e, r29	; 62
     4e2:	0f be       	out	0x3f, r0	; 63
     4e4:	cd bf       	out	0x3d, r28	; 61
     4e6:	7c 01       	movw	r14, r24
   uint8_t index,input;
   char input_values[11];   
   uint32_t output_value;
      for(index=0;index<11;index++)
     4e8:	80 e0       	ldi	r24, 0x00	; 0
     4ea:	08 c0       	rjmp	.+16     	; 0x4fc <Long_Serial_Input+0x3a>
      {
        input_values[index]=0;
     4ec:	e1 e0       	ldi	r30, 0x01	; 1
     4ee:	f0 e0       	ldi	r31, 0x00	; 0
     4f0:	ec 0f       	add	r30, r28
     4f2:	fd 1f       	adc	r31, r29
     4f4:	e8 0f       	add	r30, r24
     4f6:	f1 1d       	adc	r31, r1
     4f8:	10 82       	st	Z, r1
uint32_t Long_Serial_Input(volatile UART_t * UART_addr)
{
   uint8_t index,input;
   char input_values[11];   
   uint32_t output_value;
      for(index=0;index<11;index++)
     4fa:	8f 5f       	subi	r24, 0xFF	; 255
     4fc:	8b 30       	cpi	r24, 0x0B	; 11
     4fe:	b0 f3       	brcs	.-20     	; 0x4ec <Long_Serial_Input+0x2a>
     500:	88 24       	eor	r8, r8
     502:	8a 94       	dec	r8
     504:	98 2c       	mov	r9, r8
     506:	54 01       	movw	r10, r8
     508:	00 e0       	ldi	r16, 0x00	; 0
      }
      output_value=0xffffffff;
      index=0;
      do
      {
         input=UART_Receive(UART_addr);
     50a:	c7 01       	movw	r24, r14
     50c:	0e 94 12 07 	call	0xe24	; 0xe24 <UART_Receive>
     510:	18 2f       	mov	r17, r24
         if((input>=0x30)&&(input<=0x39))
     512:	80 ed       	ldi	r24, 0xD0	; 208
     514:	81 0f       	add	r24, r17
     516:	8a 30       	cpi	r24, 0x0A	; 10
     518:	68 f4       	brcc	.+26     	; 0x534 <Long_Serial_Input+0x72>
         {
           UART_Transmit(UART_addr,input);    // echo valid inputs only
     51a:	61 2f       	mov	r22, r17
     51c:	c7 01       	movw	r24, r14
     51e:	0e 94 0b 07 	call	0xe16	; 0xe16 <UART_Transmit>
		   input_values[index]=input;
     522:	e1 e0       	ldi	r30, 0x01	; 1
     524:	f0 e0       	ldi	r31, 0x00	; 0
     526:	ec 0f       	add	r30, r28
     528:	fd 1f       	adc	r31, r29
     52a:	e0 0f       	add	r30, r16
     52c:	f1 1d       	adc	r31, r1
     52e:	10 83       	st	Z, r17
           index++;
     530:	0f 5f       	subi	r16, 0xFF	; 255
     532:	2d c0       	rjmp	.+90     	; 0x58e <Long_Serial_Input+0xcc>
         }
         else if ((input==BS)||(input==DEL))  // Putty uses DEL (127) or BS (0x08) for backspace
     534:	18 30       	cpi	r17, 0x08	; 8
     536:	11 f0       	breq	.+4      	; 0x53c <Long_Serial_Input+0x7a>
     538:	1f 37       	cpi	r17, 0x7F	; 127
     53a:	a9 f4       	brne	.+42     	; 0x566 <Long_Serial_Input+0xa4>
         {
           index--;
     53c:	01 50       	subi	r16, 0x01	; 1
           input_values[index]=0;
     53e:	e1 e0       	ldi	r30, 0x01	; 1
     540:	f0 e0       	ldi	r31, 0x00	; 0
     542:	ec 0f       	add	r30, r28
     544:	fd 1f       	adc	r31, r29
     546:	e0 0f       	add	r30, r16
     548:	f1 1d       	adc	r31, r1
     54a:	10 82       	st	Z, r1
		   UART_Transmit(UART_addr,BS);
     54c:	68 e0       	ldi	r22, 0x08	; 8
     54e:	c7 01       	movw	r24, r14
     550:	0e 94 0b 07 	call	0xe16	; 0xe16 <UART_Transmit>
           UART_Transmit(UART_addr,space);
     554:	60 e2       	ldi	r22, 0x20	; 32
     556:	c7 01       	movw	r24, r14
     558:	0e 94 0b 07 	call	0xe16	; 0xe16 <UART_Transmit>
           UART_Transmit(UART_addr,BS);
     55c:	68 e0       	ldi	r22, 0x08	; 8
     55e:	c7 01       	movw	r24, r14
     560:	0e 94 0b 07 	call	0xe16	; 0xe16 <UART_Transmit>
     564:	14 c0       	rjmp	.+40     	; 0x58e <Long_Serial_Input+0xcc>
         }
		 //*** Added '.' as a replacement for ENTER since CR or LF does not work for Atmel Studio Data Visualizer ****//
         else if ((input==CR)||(input==LF)||(input=='.'))
     566:	1d 30       	cpi	r17, 0x0D	; 13
     568:	21 f0       	breq	.+8      	; 0x572 <Long_Serial_Input+0xb0>
     56a:	1a 30       	cpi	r17, 0x0A	; 10
     56c:	11 f0       	breq	.+4      	; 0x572 <Long_Serial_Input+0xb0>
     56e:	1e 32       	cpi	r17, 0x2E	; 46
     570:	71 f4       	brne	.+28     	; 0x58e <Long_Serial_Input+0xcc>
         {
            output_value=atol(input_values);
     572:	ce 01       	movw	r24, r28
     574:	01 96       	adiw	r24, 0x01	; 1
     576:	0e 94 d2 07 	call	0xfa4	; 0xfa4 <atol>
     57a:	4b 01       	movw	r8, r22
     57c:	5c 01       	movw	r10, r24
            UART_Transmit(UART_addr,CR);
     57e:	6d e0       	ldi	r22, 0x0D	; 13
     580:	c7 01       	movw	r24, r14
     582:	0e 94 0b 07 	call	0xe16	; 0xe16 <UART_Transmit>
			UART_Transmit(UART_addr,LF);
     586:	6a e0       	ldi	r22, 0x0A	; 10
     588:	c7 01       	movw	r24, r14
     58a:	0e 94 0b 07 	call	0xe16	; 0xe16 <UART_Transmit>
         }
         if(index==10)
     58e:	0a 30       	cpi	r16, 0x0A	; 10
     590:	71 f4       	brne	.+28     	; 0x5ae <Long_Serial_Input+0xec>
         {
            output_value=atol(input_values);
     592:	ce 01       	movw	r24, r28
     594:	01 96       	adiw	r24, 0x01	; 1
     596:	0e 94 d2 07 	call	0xfa4	; 0xfa4 <atol>
     59a:	4b 01       	movw	r8, r22
     59c:	5c 01       	movw	r10, r24
            UART_Transmit(UART_addr,CR);
     59e:	6d e0       	ldi	r22, 0x0D	; 13
     5a0:	c7 01       	movw	r24, r14
     5a2:	0e 94 0b 07 	call	0xe16	; 0xe16 <UART_Transmit>
			UART_Transmit(UART_addr,LF);
     5a6:	6a e0       	ldi	r22, 0x0A	; 10
     5a8:	c7 01       	movw	r24, r14
     5aa:	0e 94 0b 07 	call	0xe16	; 0xe16 <UART_Transmit>
         }
      }while(output_value==0xffffffff);
     5ae:	8f ef       	ldi	r24, 0xFF	; 255
     5b0:	88 16       	cp	r8, r24
     5b2:	98 06       	cpc	r9, r24
     5b4:	a8 06       	cpc	r10, r24
     5b6:	b8 06       	cpc	r11, r24
     5b8:	09 f4       	brne	.+2      	; 0x5bc <Long_Serial_Input+0xfa>
     5ba:	a7 cf       	rjmp	.-178    	; 0x50a <Long_Serial_Input+0x48>

return output_value;
}
     5bc:	c5 01       	movw	r24, r10
     5be:	b4 01       	movw	r22, r8
     5c0:	2b 96       	adiw	r28, 0x0b	; 11
     5c2:	0f b6       	in	r0, 0x3f	; 63
     5c4:	f8 94       	cli
     5c6:	de bf       	out	0x3e, r29	; 62
     5c8:	0f be       	out	0x3f, r0	; 63
     5ca:	cd bf       	out	0x3d, r28	; 61
     5cc:	df 91       	pop	r29
     5ce:	cf 91       	pop	r28
     5d0:	1f 91       	pop	r17
     5d2:	0f 91       	pop	r16
     5d4:	ff 90       	pop	r15
     5d6:	ef 90       	pop	r14
     5d8:	bf 90       	pop	r11
     5da:	af 90       	pop	r10
     5dc:	9f 90       	pop	r9
     5de:	8f 90       	pop	r8
     5e0:	08 95       	ret

000005e2 <main>:
#include "SPI.h"
#include "TWI.h"
#include "STA013.h"

int main(void)
{
     5e2:	cf 93       	push	r28
     5e4:	df 93       	push	r29
     5e6:	cd b7       	in	r28, 0x3d	; 61
     5e8:	de b7       	in	r29, 0x3e	; 62
     5ea:	d2 50       	subi	r29, 0x02	; 2
     5ec:	0f b6       	in	r0, 0x3f	; 63
     5ee:	f8 94       	cli
     5f0:	de bf       	out	0x3e, r29	; 62
     5f2:	0f be       	out	0x3f, r0	; 63
     5f4:	cd bf       	out	0x3d, r28	; 61
	char string_in_SRAM [63] = "This is a string in SRAM - Garrett Mason & Harrison Heselbarth";
	// Local variables
	char * p_buffer;
	p_buffer = Export_print_buffer();
     5f6:	0e 94 18 07 	call	0xe30	; 0xe30 <Export_print_buffer>
     5fa:	08 2f       	mov	r16, r24
     5fc:	19 2f       	mov	r17, r25
	uint8_t error_flag;
	uint8_t array[512];
	
	// Initializations
	UART_Init(UART1,9600);
     5fe:	60 e8       	ldi	r22, 0x80	; 128
     600:	75 e2       	ldi	r23, 0x25	; 37
     602:	88 ec       	ldi	r24, 0xC8	; 200
     604:	90 e0       	ldi	r25, 0x00	; 0
     606:	0e 94 e1 06 	call	0xdc2	; 0xdc2 <UART_Init>
	uint8_t SPI_error = SPI_Master_Init(SPI0_base, 400000UL);
     60a:	40 e8       	ldi	r20, 0x80	; 128
     60c:	5a e1       	ldi	r21, 0x1A	; 26
     60e:	66 e0       	ldi	r22, 0x06	; 6
     610:	70 e0       	ldi	r23, 0x00	; 0
     612:	8c e4       	ldi	r24, 0x4C	; 76
     614:	90 e0       	ldi	r25, 0x00	; 0
     616:	0e 94 ff 05 	call	0xbfe	; 0xbfe <SPI_Master_Init>
	uint8_t SD_error = SD_Card_Init();
     61a:	0e 94 06 05 	call	0xa0c	; 0xa0c <SD_Card_Init>
	uint8_t SPI_error2 = SPI_Master_Init(SPI0_base, 25000000UL);
     61e:	40 e4       	ldi	r20, 0x40	; 64
     620:	58 e7       	ldi	r21, 0x78	; 120
     622:	6d e7       	ldi	r22, 0x7D	; 125
     624:	71 e0       	ldi	r23, 0x01	; 1
     626:	8c e4       	ldi	r24, 0x4C	; 76
     628:	90 e0       	ldi	r25, 0x00	; 0
     62a:	0e 94 ff 05 	call	0xbfe	; 0xbfe <SPI_Master_Init>
	uint8_t TWI_error = TWI_Master_Init(TWI1_Base, 2500UL);
     62e:	44 ec       	ldi	r20, 0xC4	; 196
     630:	59 e0       	ldi	r21, 0x09	; 9
     632:	60 e0       	ldi	r22, 0x00	; 0
     634:	70 e0       	ldi	r23, 0x00	; 0
     636:	88 ed       	ldi	r24, 0xD8	; 216
     638:	90 e0       	ldi	r25, 0x00	; 0
     63a:	0e 94 8d 06 	call	0xd1a	; 0xd1a <TWI_Master_Init>
	SD_CS_active(SD_CS_port, SD_CS_pin);
     63e:	60 e1       	ldi	r22, 0x10	; 16
     640:	83 e2       	ldi	r24, 0x23	; 35
     642:	90 e0       	ldi	r25, 0x00	; 0
     644:	0e 94 31 04 	call	0x862	; 0x862 <SD_CS_active>
	uint8_t Mount_error = mount_drive(array);
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	0e 94 e2 00 	call	0x1c4	; 0x1c4 <mount_drive>
	sprintf(p_buffer, "\n\rMount Error: 0x%X\n\r", Mount_error);
     650:	99 27       	eor	r25, r25
     652:	9f 93       	push	r25
     654:	8f 93       	push	r24
     656:	80 e0       	ldi	r24, 0x00	; 0
     658:	91 e0       	ldi	r25, 0x01	; 1
     65a:	9f 93       	push	r25
     65c:	8f 93       	push	r24
     65e:	1f 93       	push	r17
     660:	0f 93       	push	r16
     662:	0e 94 0e 08 	call	0x101c	; 0x101c <sprintf>
	UART_Transmit_String(UART1, 0, p_buffer);
     666:	40 2f       	mov	r20, r16
     668:	51 2f       	mov	r21, r17
     66a:	60 e0       	ldi	r22, 0x00	; 0
     66c:	88 ec       	ldi	r24, 0xC8	; 200
     66e:	90 e0       	ldi	r25, 0x00	; 0
     670:	0e 94 41 07 	call	0xe82	; 0xe82 <UART_Transmit_String>
     674:	0f 90       	pop	r0
     676:	0f 90       	pop	r0
     678:	0f 90       	pop	r0
     67a:	0f 90       	pop	r0
     67c:	0f 90       	pop	r0
     67e:	0f 90       	pop	r0
	/*uint8_t array[3];*/
	//STA013_Master_Init(p_buffer, array);
	
	while(1){
		// Prompt user for read block address
		sprintf(p_buffer, "\n\rEnter a block number to read:\n\r");
     680:	82 e2       	ldi	r24, 0x22	; 34
     682:	e6 e1       	ldi	r30, 0x16	; 22
     684:	f1 e0       	ldi	r31, 0x01	; 1
     686:	a0 2f       	mov	r26, r16
     688:	b1 2f       	mov	r27, r17
     68a:	01 90       	ld	r0, Z+
     68c:	0d 92       	st	X+, r0
     68e:	8a 95       	dec	r24
     690:	e1 f7       	brne	.-8      	; 0x68a <main+0xa8>
		UART_Transmit_String(UART1, 0, p_buffer);
     692:	40 2f       	mov	r20, r16
     694:	51 2f       	mov	r21, r17
     696:	60 e0       	ldi	r22, 0x00	; 0
     698:	88 ec       	ldi	r24, 0xC8	; 200
     69a:	90 e0       	ldi	r25, 0x00	; 0
     69c:	0e 94 41 07 	call	0xe82	; 0xe82 <UART_Transmit_String>
		uint32_t user_input = Long_Serial_Input(UART1);
     6a0:	88 ec       	ldi	r24, 0xC8	; 200
     6a2:	90 e0       	ldi	r25, 0x00	; 0
     6a4:	0e 94 61 02 	call	0x4c2	; 0x4c2 <Long_Serial_Input>
     6a8:	c6 2e       	mov	r12, r22
     6aa:	d7 2e       	mov	r13, r23
     6ac:	e8 2e       	mov	r14, r24
     6ae:	f9 2e       	mov	r15, r25
		sprintf(p_buffer, "\n\rThe block number you entered: 0x%X\n\r", user_input);
     6b0:	9f 93       	push	r25
     6b2:	8f 93       	push	r24
     6b4:	7f 93       	push	r23
     6b6:	6f 93       	push	r22
     6b8:	88 e3       	ldi	r24, 0x38	; 56
     6ba:	91 e0       	ldi	r25, 0x01	; 1
     6bc:	9f 93       	push	r25
     6be:	8f 93       	push	r24
     6c0:	1f 93       	push	r17
     6c2:	0f 93       	push	r16
     6c4:	0e 94 0e 08 	call	0x101c	; 0x101c <sprintf>
		UART_Transmit_String(UART1, 0, p_buffer);
     6c8:	40 2f       	mov	r20, r16
     6ca:	51 2f       	mov	r21, r17
     6cc:	60 e0       	ldi	r22, 0x00	; 0
     6ce:	88 ec       	ldi	r24, 0xC8	; 200
     6d0:	90 e0       	ldi	r25, 0x00	; 0
     6d2:	0e 94 41 07 	call	0xe82	; 0xe82 <UART_Transmit_String>
		
		// Read block
		//SD_CS_active(SD_CS_port, SD_CS_pin);
		error_flag = Send_Command(17, user_input);		
     6d6:	4c 2d       	mov	r20, r12
     6d8:	5d 2d       	mov	r21, r13
     6da:	6e 2d       	mov	r22, r14
     6dc:	7f 2d       	mov	r23, r15
     6de:	81 e1       	ldi	r24, 0x11	; 17
     6e0:	0e 94 7f 04 	call	0x8fe	; 0x8fe <Send_Command>
		error_flag = Read_Block(512, array);
     6e4:	be 01       	movw	r22, r28
     6e6:	6f 5f       	subi	r22, 0xFF	; 255
     6e8:	7f 4f       	sbci	r23, 0xFF	; 255
     6ea:	80 e0       	ldi	r24, 0x00	; 0
     6ec:	92 e0       	ldi	r25, 0x02	; 2
     6ee:	0e 94 39 04 	call	0x872	; 0x872 <Read_Block>
		
		// 	Printing
		print_memory(UART1, 512, array);
     6f2:	ae 01       	movw	r20, r28
     6f4:	4f 5f       	subi	r20, 0xFF	; 255
     6f6:	5f 4f       	sbci	r21, 0xFF	; 255
     6f8:	60 e0       	ldi	r22, 0x00	; 0
     6fa:	72 e0       	ldi	r23, 0x02	; 2
     6fc:	88 ec       	ldi	r24, 0xC8	; 200
     6fe:	90 e0       	ldi	r25, 0x00	; 0
     700:	0e 94 04 04 	call	0x808	; 0x808 <print_memory>
     704:	0f b6       	in	r0, 0x3f	; 63
     706:	f8 94       	cli
     708:	de bf       	out	0x3e, r29	; 62
     70a:	0f be       	out	0x3f, r0	; 63
     70c:	cd bf       	out	0x3d, r28	; 61
     70e:	b8 cf       	rjmp	.-144    	; 0x680 <main+0x9e>

00000710 <print_16bytes>:
INPUT: Pointer to an array of eight bytes
RETURNS: nothing
CAUTION: 
************************************************************************/
void print_16bytes(volatile UART_t * UART_addr, uint8_t * array_in, uint16_t offset)
{
     710:	af 92       	push	r10
     712:	bf 92       	push	r11
     714:	df 92       	push	r13
     716:	ef 92       	push	r14
     718:	ff 92       	push	r15
     71a:	0f 93       	push	r16
     71c:	1f 93       	push	r17
     71e:	cf 93       	push	r28
     720:	df 93       	push	r29
     722:	8c 01       	movw	r16, r24
     724:	7b 01       	movw	r14, r22
     726:	5a 01       	movw	r10, r20
   uint8_t * input;
   uint8_t index, dat;
   char * prnt_bffr;
   
   prnt_bffr=Export_print_buffer();
     728:	0e 94 18 07 	call	0xe30	; 0xe30 <Export_print_buffer>
     72c:	d8 2e       	mov	r13, r24
     72e:	d9 2f       	mov	r29, r25
   
   input = array_in+offset;
     730:	ea 0c       	add	r14, r10
     732:	fb 1c       	adc	r15, r11
   sprintf(prnt_bffr, "%p ",input);
     734:	ff 92       	push	r15
     736:	ef 92       	push	r14
     738:	8f e5       	ldi	r24, 0x5F	; 95
     73a:	91 e0       	ldi	r25, 0x01	; 1
     73c:	9f 93       	push	r25
     73e:	8f 93       	push	r24
     740:	df 93       	push	r29
     742:	df 92       	push	r13
     744:	0e 94 0e 08 	call	0x101c	; 0x101c <sprintf>
   UART_Transmit_String(UART_addr,0,prnt_bffr);
     748:	4d 2d       	mov	r20, r13
     74a:	5d 2f       	mov	r21, r29
     74c:	60 e0       	ldi	r22, 0x00	; 0
     74e:	c8 01       	movw	r24, r16
     750:	0e 94 41 07 	call	0xe82	; 0xe82 <UART_Transmit_String>
   sprintf(prnt_bffr,"0x%4.4X  ",offset);
     754:	bf 92       	push	r11
     756:	af 92       	push	r10
     758:	83 e6       	ldi	r24, 0x63	; 99
     75a:	91 e0       	ldi	r25, 0x01	; 1
     75c:	9f 93       	push	r25
     75e:	8f 93       	push	r24
     760:	df 93       	push	r29
     762:	df 92       	push	r13
     764:	0e 94 0e 08 	call	0x101c	; 0x101c <sprintf>
   UART_Transmit_String(UART_addr,0,prnt_bffr);
     768:	4d 2d       	mov	r20, r13
     76a:	5d 2f       	mov	r21, r29
     76c:	60 e0       	ldi	r22, 0x00	; 0
     76e:	c8 01       	movw	r24, r16
     770:	0e 94 41 07 	call	0xe82	; 0xe82 <UART_Transmit_String>
   for (index=0;index<16;index++)
     774:	8d b7       	in	r24, 0x3d	; 61
     776:	9e b7       	in	r25, 0x3e	; 62
     778:	0c 96       	adiw	r24, 0x0c	; 12
     77a:	0f b6       	in	r0, 0x3f	; 63
     77c:	f8 94       	cli
     77e:	9e bf       	out	0x3e, r25	; 62
     780:	0f be       	out	0x3f, r0	; 63
     782:	8d bf       	out	0x3d, r24	; 61
     784:	c0 e0       	ldi	r28, 0x00	; 0
     786:	1b c0       	rjmp	.+54     	; 0x7be <print_16bytes+0xae>
   {
      dat=*(input+index);
     788:	f7 01       	movw	r30, r14
     78a:	ec 0f       	add	r30, r28
     78c:	f1 1d       	adc	r31, r1
     78e:	80 81       	ld	r24, Z
      sprintf(prnt_bffr, "%2.2X ",dat);   // Changed from %2.2bX because this printf function can correctly determine number of bytes
     790:	1f 92       	push	r1
     792:	8f 93       	push	r24
     794:	8d e6       	ldi	r24, 0x6D	; 109
     796:	91 e0       	ldi	r25, 0x01	; 1
     798:	9f 93       	push	r25
     79a:	8f 93       	push	r24
     79c:	df 93       	push	r29
     79e:	df 92       	push	r13
     7a0:	0e 94 0e 08 	call	0x101c	; 0x101c <sprintf>
	  UART_Transmit_String(UART_addr,0,prnt_bffr);
     7a4:	4d 2d       	mov	r20, r13
     7a6:	5d 2f       	mov	r21, r29
     7a8:	60 e0       	ldi	r22, 0x00	; 0
     7aa:	c8 01       	movw	r24, r16
     7ac:	0e 94 41 07 	call	0xe82	; 0xe82 <UART_Transmit_String>
   input = array_in+offset;
   sprintf(prnt_bffr, "%p ",input);
   UART_Transmit_String(UART_addr,0,prnt_bffr);
   sprintf(prnt_bffr,"0x%4.4X  ",offset);
   UART_Transmit_String(UART_addr,0,prnt_bffr);
   for (index=0;index<16;index++)
     7b0:	cf 5f       	subi	r28, 0xFF	; 255
     7b2:	0f 90       	pop	r0
     7b4:	0f 90       	pop	r0
     7b6:	0f 90       	pop	r0
     7b8:	0f 90       	pop	r0
     7ba:	0f 90       	pop	r0
     7bc:	0f 90       	pop	r0
     7be:	c0 31       	cpi	r28, 0x10	; 16
     7c0:	18 f3       	brcs	.-58     	; 0x788 <print_16bytes+0x78>
     7c2:	c0 e0       	ldi	r28, 0x00	; 0
     7c4:	0d c0       	rjmp	.+26     	; 0x7e0 <print_16bytes+0xd0>
      sprintf(prnt_bffr, "%2.2X ",dat);   // Changed from %2.2bX because this printf function can correctly determine number of bytes
	  UART_Transmit_String(UART_addr,0,prnt_bffr);
   }
   for (index=0;index<16;index++)
   { 
      dat=*(input+index);
     7c6:	f7 01       	movw	r30, r14
     7c8:	ec 0f       	add	r30, r28
     7ca:	f1 1d       	adc	r31, r1
     7cc:	60 81       	ld	r22, Z
      if (dat<32 || dat>127) dat=46;
     7ce:	80 ee       	ldi	r24, 0xE0	; 224
     7d0:	86 0f       	add	r24, r22
     7d2:	80 36       	cpi	r24, 0x60	; 96
     7d4:	08 f0       	brcs	.+2      	; 0x7d8 <print_16bytes+0xc8>
     7d6:	6e e2       	ldi	r22, 0x2E	; 46
      UART_Transmit(UART_addr,dat);
     7d8:	c8 01       	movw	r24, r16
     7da:	0e 94 0b 07 	call	0xe16	; 0xe16 <UART_Transmit>
   {
      dat=*(input+index);
      sprintf(prnt_bffr, "%2.2X ",dat);   // Changed from %2.2bX because this printf function can correctly determine number of bytes
	  UART_Transmit_String(UART_addr,0,prnt_bffr);
   }
   for (index=0;index<16;index++)
     7de:	cf 5f       	subi	r28, 0xFF	; 255
     7e0:	c0 31       	cpi	r28, 0x10	; 16
     7e2:	88 f3       	brcs	.-30     	; 0x7c6 <print_16bytes+0xb6>
   { 
      dat=*(input+index);
      if (dat<32 || dat>127) dat=46;
      UART_Transmit(UART_addr,dat);
   }
   UART_Transmit(UART_addr,CR);
     7e4:	6d e0       	ldi	r22, 0x0D	; 13
     7e6:	c8 01       	movw	r24, r16
     7e8:	0e 94 0b 07 	call	0xe16	; 0xe16 <UART_Transmit>
   UART_Transmit(UART_addr,LF);
     7ec:	6a e0       	ldi	r22, 0x0A	; 10
     7ee:	c8 01       	movw	r24, r16
     7f0:	0e 94 0b 07 	call	0xe16	; 0xe16 <UART_Transmit>
}
     7f4:	df 91       	pop	r29
     7f6:	cf 91       	pop	r28
     7f8:	1f 91       	pop	r17
     7fa:	0f 91       	pop	r16
     7fc:	ff 90       	pop	r15
     7fe:	ef 90       	pop	r14
     800:	df 90       	pop	r13
     802:	bf 90       	pop	r11
     804:	af 90       	pop	r10
     806:	08 95       	ret

00000808 <print_memory>:
INPUT: Pointer to an array, number of bytes to print
RETURNS: nothing
CAUTION: 
************************************************************************/
void print_memory(volatile UART_t * UART_addr, uint16_t number_of_bytes, uint8_t * array_in)
{
     808:	cf 92       	push	r12
     80a:	df 92       	push	r13
     80c:	ef 92       	push	r14
     80e:	ff 92       	push	r15
     810:	0f 93       	push	r16
     812:	1f 93       	push	r17
     814:	cf 93       	push	r28
     816:	df 93       	push	r29
     818:	8c 01       	movw	r16, r24
     81a:	6b 01       	movw	r12, r22
     81c:	7a 01       	movw	r14, r20
   uint16_t input;
   char * prnt_bffr;
   
   prnt_bffr=Export_print_buffer();
     81e:	0e 94 18 07 	call	0xe30	; 0xe30 <Export_print_buffer>
     822:	ec 01       	movw	r28, r24
   
   input = 0;
   Copy_String_to_Buffer(Prnt_bytes_prnt,0,prnt_bffr);
     824:	ac 01       	movw	r20, r24
     826:	60 e0       	ldi	r22, 0x00	; 0
     828:	8c ec       	ldi	r24, 0xCC	; 204
     82a:	90 e0       	ldi	r25, 0x00	; 0
     82c:	0e 94 1b 07 	call	0xe36	; 0xe36 <Copy_String_to_Buffer>
   UART_Transmit_String(UART_addr,0,prnt_bffr);
     830:	ae 01       	movw	r20, r28
     832:	60 e0       	ldi	r22, 0x00	; 0
     834:	c8 01       	movw	r24, r16
     836:	0e 94 41 07 	call	0xe82	; 0xe82 <UART_Transmit_String>
   uint16_t input;
   char * prnt_bffr;
   
   prnt_bffr=Export_print_buffer();
   
   input = 0;
     83a:	c0 e0       	ldi	r28, 0x00	; 0
     83c:	d0 e0       	ldi	r29, 0x00	; 0
   Copy_String_to_Buffer(Prnt_bytes_prnt,0,prnt_bffr);
   UART_Transmit_String(UART_addr,0,prnt_bffr);
   do
   {
      print_16bytes(UART_addr,array_in,input);
     83e:	ae 01       	movw	r20, r28
     840:	b7 01       	movw	r22, r14
     842:	c8 01       	movw	r24, r16
     844:	0e 94 88 03 	call	0x710	; 0x710 <print_16bytes>
      input+=16;
     848:	60 96       	adiw	r28, 0x10	; 16
   }while(input<(number_of_bytes));
     84a:	cc 15       	cp	r28, r12
     84c:	dd 05       	cpc	r29, r13
     84e:	b8 f3       	brcs	.-18     	; 0x83e <print_memory+0x36>
}
     850:	df 91       	pop	r29
     852:	cf 91       	pop	r28
     854:	1f 91       	pop	r17
     856:	0f 91       	pop	r16
     858:	ff 90       	pop	r15
     85a:	ef 90       	pop	r14
     85c:	df 90       	pop	r13
     85e:	cf 90       	pop	r12
     860:	08 95       	ret

00000862 <SD_CS_active>:
#define Standard_Capacity (9)

static uint8_t SD_Card_Type_g;

void SD_CS_active (volatile GPIO_t *port, uint8_t pin){
	GPIO_Output_Clear(port, pin);
     862:	70 e0       	ldi	r23, 0x00	; 0
     864:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <GPIO_Output_Clear>
     868:	08 95       	ret

0000086a <SD_CS_inactive>:
}

void SD_CS_inactive (volatile GPIO_t *port, uint8_t pin){
	GPIO_Output_Set(port, pin);
     86a:	70 e0       	ldi	r23, 0x00	; 0
     86c:	0e 94 56 02 	call	0x4ac	; 0x4ac <GPIO_Output_Set>
     870:	08 95       	ret

00000872 <Read_Block>:
		}
	}
	return error_status;
}

uint8_t Read_Block (uint16_t number_of_bytes, uint8_t * array){
     872:	ef 92       	push	r14
     874:	ff 92       	push	r15
     876:	0f 93       	push	r16
     878:	1f 93       	push	r17
     87a:	cf 93       	push	r28
     87c:	df 93       	push	r29
     87e:	8c 01       	movw	r16, r24
     880:	7b 01       	movw	r14, r22
	uint8_t rcvd_value;
	uint8_t timeout = 0;
     882:	c0 e0       	ldi	r28, 0x00	; 0
	uint8_t error_flag;
	do{
		rcvd_value = SPI_Transfer(SPI0_base, 0xFF);
     884:	6f ef       	ldi	r22, 0xFF	; 255
     886:	8c e4       	ldi	r24, 0x4C	; 76
     888:	90 e0       	ldi	r25, 0x00	; 0
     88a:	0e 94 86 06 	call	0xd0c	; 0xd0c <SPI_Transfer>
		timeout++;
     88e:	cf 5f       	subi	r28, 0xFF	; 255
	}while(rcvd_value == 0xFF && timeout != 0);
     890:	8f 3f       	cpi	r24, 0xFF	; 255
     892:	11 f4       	brne	.+4      	; 0x898 <Read_Block+0x26>
     894:	c1 11       	cpse	r28, r1
     896:	f6 cf       	rjmp	.-20     	; 0x884 <Read_Block+0x12>
	
	if(rcvd_value == 0x00){
     898:	81 11       	cpse	r24, r1
     89a:	2a c0       	rjmp	.+84     	; 0x8f0 <Read_Block+0x7e>
		do{
			rcvd_value = SPI_Transfer(SPI0_base, 0xFF);
     89c:	6f ef       	ldi	r22, 0xFF	; 255
     89e:	8c e4       	ldi	r24, 0x4C	; 76
     8a0:	90 e0       	ldi	r25, 0x00	; 0
     8a2:	0e 94 86 06 	call	0xd0c	; 0xd0c <SPI_Transfer>
		}while(rcvd_value == 0xFF);
     8a6:	8f 3f       	cpi	r24, 0xFF	; 255
     8a8:	c9 f3       	breq	.-14     	; 0x89c <Read_Block+0x2a>
		
		if(rcvd_value == 0xFE){
     8aa:	8e 3f       	cpi	r24, 0xFE	; 254
     8ac:	09 f5       	brne	.+66     	; 0x8f0 <Read_Block+0x7e>
     8ae:	0b c0       	rjmp	.+22     	; 0x8c6 <Read_Block+0x54>
			for(uint16_t index = 0; index < number_of_bytes; index++){
				rcvd_value = SPI_Transfer(SPI0_base, 0xFF);
     8b0:	6f ef       	ldi	r22, 0xFF	; 255
     8b2:	8c e4       	ldi	r24, 0x4C	; 76
     8b4:	90 e0       	ldi	r25, 0x00	; 0
     8b6:	0e 94 86 06 	call	0xd0c	; 0xd0c <SPI_Transfer>
				array[index] = rcvd_value;
     8ba:	f7 01       	movw	r30, r14
     8bc:	ec 0f       	add	r30, r28
     8be:	fd 1f       	adc	r31, r29
     8c0:	80 83       	st	Z, r24
		do{
			rcvd_value = SPI_Transfer(SPI0_base, 0xFF);
		}while(rcvd_value == 0xFF);
		
		if(rcvd_value == 0xFE){
			for(uint16_t index = 0; index < number_of_bytes; index++){
     8c2:	21 96       	adiw	r28, 0x01	; 1
     8c4:	02 c0       	rjmp	.+4      	; 0x8ca <Read_Block+0x58>
     8c6:	c0 e0       	ldi	r28, 0x00	; 0
     8c8:	d0 e0       	ldi	r29, 0x00	; 0
     8ca:	c0 17       	cp	r28, r16
     8cc:	d1 07       	cpc	r29, r17
     8ce:	80 f3       	brcs	.-32     	; 0x8b0 <Read_Block+0x3e>
				rcvd_value = SPI_Transfer(SPI0_base, 0xFF);
				array[index] = rcvd_value;
			}
			
			// Read and discard
			rcvd_value = SPI_Transfer(SPI0_base, 0xFF);
     8d0:	6f ef       	ldi	r22, 0xFF	; 255
     8d2:	8c e4       	ldi	r24, 0x4C	; 76
     8d4:	90 e0       	ldi	r25, 0x00	; 0
     8d6:	0e 94 86 06 	call	0xd0c	; 0xd0c <SPI_Transfer>
			rcvd_value = SPI_Transfer(SPI0_base, 0xFF);
     8da:	6f ef       	ldi	r22, 0xFF	; 255
     8dc:	8c e4       	ldi	r24, 0x4C	; 76
     8de:	90 e0       	ldi	r25, 0x00	; 0
     8e0:	0e 94 86 06 	call	0xd0c	; 0xd0c <SPI_Transfer>
			rcvd_value = SPI_Transfer(SPI0_base, 0xFF);
     8e4:	6f ef       	ldi	r22, 0xFF	; 255
     8e6:	8c e4       	ldi	r24, 0x4C	; 76
     8e8:	90 e0       	ldi	r25, 0x00	; 0
     8ea:	0e 94 86 06 	call	0xd0c	; 0xd0c <SPI_Transfer>
			
			
		}
		return rcvd_value;
     8ee:	00 c0       	rjmp	.+0      	; 0x8f0 <Read_Block+0x7e>
	}
}
     8f0:	df 91       	pop	r29
     8f2:	cf 91       	pop	r28
     8f4:	1f 91       	pop	r17
     8f6:	0f 91       	pop	r16
     8f8:	ff 90       	pop	r15
     8fa:	ef 90       	pop	r14
     8fc:	08 95       	ret

000008fe <Send_Command>:

uint8_t Send_Command (uint8_t command, uint32_t argument){
     8fe:	cf 92       	push	r12
     900:	df 92       	push	r13
     902:	ef 92       	push	r14
     904:	ff 92       	push	r15
     906:	cf 93       	push	r28
     908:	df 93       	push	r29
	uint8_t return_value = 0x00;
	uint8_t illegal_command = 0xFF;
	uint8_t send_value;
	
	if(command < 64){
     90a:	80 34       	cpi	r24, 0x40	; 64
     90c:	a0 f5       	brcc	.+104    	; 0x976 <__stack+0x77>
     90e:	6a 01       	movw	r12, r20
     910:	7b 01       	movw	r14, r22
     912:	d8 2f       	mov	r29, r24
	else{
		return_value = illegal_command;
		return return_value;
	}
	
	send_value = 0x40 | command;
     914:	68 2f       	mov	r22, r24
     916:	60 64       	ori	r22, 0x40	; 64
	SPI_Transfer(SD_SPI_port, send_value);
     918:	8c e4       	ldi	r24, 0x4C	; 76
     91a:	90 e0       	ldi	r25, 0x00	; 0
     91c:	0e 94 86 06 	call	0xd0c	; 0xd0c <SPI_Transfer>
	for(uint8_t index = 0; index < 4; index++){
     920:	c0 e0       	ldi	r28, 0x00	; 0
     922:	18 c0       	rjmp	.+48     	; 0x954 <__stack+0x55>
		send_value = (uint8_t)(argument >> (24 - (index * 8)));
     924:	23 e0       	ldi	r18, 0x03	; 3
     926:	30 e0       	ldi	r19, 0x00	; 0
     928:	2c 1b       	sub	r18, r28
     92a:	31 09       	sbc	r19, r1
     92c:	22 0f       	add	r18, r18
     92e:	33 1f       	adc	r19, r19
     930:	22 0f       	add	r18, r18
     932:	33 1f       	adc	r19, r19
     934:	22 0f       	add	r18, r18
     936:	33 1f       	adc	r19, r19
     938:	c7 01       	movw	r24, r14
     93a:	b6 01       	movw	r22, r12
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0x47>
     93e:	96 95       	lsr	r25
     940:	87 95       	ror	r24
     942:	77 95       	ror	r23
     944:	67 95       	ror	r22
     946:	2a 95       	dec	r18
     948:	d2 f7       	brpl	.-12     	; 0x93e <__stack+0x3f>
		SPI_Transfer(SD_SPI_port, send_value);
     94a:	8c e4       	ldi	r24, 0x4C	; 76
     94c:	90 e0       	ldi	r25, 0x00	; 0
     94e:	0e 94 86 06 	call	0xd0c	; 0xd0c <SPI_Transfer>
		return return_value;
	}
	
	send_value = 0x40 | command;
	SPI_Transfer(SD_SPI_port, send_value);
	for(uint8_t index = 0; index < 4; index++){
     952:	cf 5f       	subi	r28, 0xFF	; 255
     954:	c4 30       	cpi	r28, 0x04	; 4
     956:	30 f3       	brcs	.-52     	; 0x924 <__stack+0x25>
		send_value = (uint8_t)(argument >> (24 - (index * 8)));
		SPI_Transfer(SD_SPI_port, send_value);
	}
	
	if(command == 0){
     958:	dd 23       	and	r29, r29
     95a:	21 f0       	breq	.+8      	; 0x964 <__stack+0x65>
		send_value = 0x95;
	}
	else if (command == 8){
     95c:	d8 30       	cpi	r29, 0x08	; 8
     95e:	21 f4       	brne	.+8      	; 0x968 <__stack+0x69>
		send_value = 0x87;
     960:	67 e8       	ldi	r22, 0x87	; 135
     962:	03 c0       	rjmp	.+6      	; 0x96a <__stack+0x6b>
		send_value = (uint8_t)(argument >> (24 - (index * 8)));
		SPI_Transfer(SD_SPI_port, send_value);
	}
	
	if(command == 0){
		send_value = 0x95;
     964:	65 e9       	ldi	r22, 0x95	; 149
     966:	01 c0       	rjmp	.+2      	; 0x96a <__stack+0x6b>
	}
	else if (command == 8){
		send_value = 0x87;
	}
	else{
		send_value = 0x01;
     968:	61 e0       	ldi	r22, 0x01	; 1
	}
	
	SPI_Transfer(SD_SPI_port, send_value);
     96a:	8c e4       	ldi	r24, 0x4C	; 76
     96c:	90 e0       	ldi	r25, 0x00	; 0
     96e:	0e 94 86 06 	call	0xd0c	; 0xd0c <SPI_Transfer>
	return return_value;
     972:	80 e0       	ldi	r24, 0x00	; 0
     974:	01 c0       	rjmp	.+2      	; 0x978 <__stack+0x79>
	if(command < 64){
		return_value = no_errors;
	}
	else{
		return_value = illegal_command;
		return return_value;
     976:	8f ef       	ldi	r24, 0xFF	; 255
		send_value = 0x01;
	}
	
	SPI_Transfer(SD_SPI_port, send_value);
	return return_value;
}
     978:	df 91       	pop	r29
     97a:	cf 91       	pop	r28
     97c:	ff 90       	pop	r15
     97e:	ef 90       	pop	r14
     980:	df 90       	pop	r13
     982:	cf 90       	pop	r12
     984:	08 95       	ret

00000986 <Receive_Response>:

uint8_t Receive_Response (uint8_t number_of_bytes, uint8_t * array_name) {
     986:	ff 92       	push	r15
     988:	0f 93       	push	r16
     98a:	1f 93       	push	r17
     98c:	cf 93       	push	r28
     98e:	df 93       	push	r29
     990:	f8 2e       	mov	r15, r24
     992:	8b 01       	movw	r16, r22
	uint8_t return_value = no_errors;
	uint8_t SPI_timeout_error = 0xFA;
	uint8_t SD_comm_error = 0xFE;
	uint8_t timeout = 0;
     994:	c0 e0       	ldi	r28, 0x00	; 0
	uint8_t rcvd_value;
	
	do{
		rcvd_value = SPI_Transfer(SD_SPI_port, 0xFF);
     996:	6f ef       	ldi	r22, 0xFF	; 255
     998:	8c e4       	ldi	r24, 0x4C	; 76
     99a:	90 e0       	ldi	r25, 0x00	; 0
     99c:	0e 94 86 06 	call	0xd0c	; 0xd0c <SPI_Transfer>
		timeout++;
     9a0:	cf 5f       	subi	r28, 0xFF	; 255
	}while((rcvd_value == 0xFF) && (timeout != 0));
     9a2:	8f 3f       	cpi	r24, 0xFF	; 255
     9a4:	11 f4       	brne	.+4      	; 0x9aa <Receive_Response+0x24>
     9a6:	c1 11       	cpse	r28, r1
     9a8:	f6 cf       	rjmp	.-20     	; 0x996 <Receive_Response+0x10>
	
	if(timeout == 0){
     9aa:	cc 23       	and	r28, r28
     9ac:	11 f1       	breq	.+68     	; 0x9f2 <Receive_Response+0x6c>
		return_value = SPI_timeout_error;
	}
	else if ((rcvd_value & 0xFE) != 0x00){
     9ae:	98 2f       	mov	r25, r24
     9b0:	9e 7f       	andi	r25, 0xFE	; 254
     9b2:	21 f0       	breq	.+8      	; 0x9bc <Receive_Response+0x36>
		*array_name = rcvd_value;
     9b4:	f8 01       	movw	r30, r16
     9b6:	80 83       	st	Z, r24
		return_value = SD_comm_error;
     9b8:	ce ef       	ldi	r28, 0xFE	; 254
     9ba:	1c c0       	rjmp	.+56     	; 0x9f4 <Receive_Response+0x6e>
	}
	else{
		*array_name = rcvd_value;
     9bc:	f8 01       	movw	r30, r16
     9be:	80 83       	st	Z, r24
		if(number_of_bytes > 1){
     9c0:	f1 e0       	ldi	r31, 0x01	; 1
     9c2:	ff 15       	cp	r31, r15
     9c4:	68 f0       	brcs	.+26     	; 0x9e0 <Receive_Response+0x5a>
	SPI_Transfer(SD_SPI_port, send_value);
	return return_value;
}

uint8_t Receive_Response (uint8_t number_of_bytes, uint8_t * array_name) {
	uint8_t return_value = no_errors;
     9c6:	c0 e0       	ldi	r28, 0x00	; 0
     9c8:	15 c0       	rjmp	.+42     	; 0x9f4 <Receive_Response+0x6e>
	}
	else{
		*array_name = rcvd_value;
		if(number_of_bytes > 1){
			for(uint16_t index = 1; index < number_of_bytes; index++){
				rcvd_value = SPI_Transfer(SD_SPI_port, 0xFF);
     9ca:	6f ef       	ldi	r22, 0xFF	; 255
     9cc:	8c e4       	ldi	r24, 0x4C	; 76
     9ce:	90 e0       	ldi	r25, 0x00	; 0
     9d0:	0e 94 86 06 	call	0xd0c	; 0xd0c <SPI_Transfer>
				*(array_name + index) = rcvd_value;
     9d4:	f8 01       	movw	r30, r16
     9d6:	ec 0f       	add	r30, r28
     9d8:	fd 1f       	adc	r31, r29
     9da:	80 83       	st	Z, r24
		return_value = SD_comm_error;
	}
	else{
		*array_name = rcvd_value;
		if(number_of_bytes > 1){
			for(uint16_t index = 1; index < number_of_bytes; index++){
     9dc:	21 96       	adiw	r28, 0x01	; 1
     9de:	02 c0       	rjmp	.+4      	; 0x9e4 <Receive_Response+0x5e>
     9e0:	c1 e0       	ldi	r28, 0x01	; 1
     9e2:	d0 e0       	ldi	r29, 0x00	; 0
     9e4:	8f 2d       	mov	r24, r15
     9e6:	90 e0       	ldi	r25, 0x00	; 0
     9e8:	c8 17       	cp	r28, r24
     9ea:	d9 07       	cpc	r29, r25
     9ec:	70 f3       	brcs	.-36     	; 0x9ca <Receive_Response+0x44>
	SPI_Transfer(SD_SPI_port, send_value);
	return return_value;
}

uint8_t Receive_Response (uint8_t number_of_bytes, uint8_t * array_name) {
	uint8_t return_value = no_errors;
     9ee:	c0 e0       	ldi	r28, 0x00	; 0
     9f0:	01 c0       	rjmp	.+2      	; 0x9f4 <Receive_Response+0x6e>
		rcvd_value = SPI_Transfer(SD_SPI_port, 0xFF);
		timeout++;
	}while((rcvd_value == 0xFF) && (timeout != 0));
	
	if(timeout == 0){
		return_value = SPI_timeout_error;
     9f2:	ca ef       	ldi	r28, 0xFA	; 250
				rcvd_value = SPI_Transfer(SD_SPI_port, 0xFF);
				*(array_name + index) = rcvd_value;
			}
		}
	}
	rcvd_value = SPI_Transfer(SD_SPI_port, 0xFF);
     9f4:	6f ef       	ldi	r22, 0xFF	; 255
     9f6:	8c e4       	ldi	r24, 0x4C	; 76
     9f8:	90 e0       	ldi	r25, 0x00	; 0
     9fa:	0e 94 86 06 	call	0xd0c	; 0xd0c <SPI_Transfer>
	return return_value;
     9fe:	8c 2f       	mov	r24, r28
     a00:	df 91       	pop	r29
     a02:	cf 91       	pop	r28
     a04:	1f 91       	pop	r17
     a06:	0f 91       	pop	r16
     a08:	ff 90       	pop	r15
     a0a:	08 95       	ret

00000a0c <SD_Card_Init>:

void SD_CS_inactive (volatile GPIO_t *port, uint8_t pin){
	GPIO_Output_Set(port, pin);
}

uint8_t SD_Card_Init (void){
     a0c:	ff 92       	push	r15
     a0e:	0f 93       	push	r16
     a10:	1f 93       	push	r17
     a12:	cf 93       	push	r28
     a14:	df 93       	push	r29
     a16:	00 d0       	rcall	.+0      	; 0xa18 <SD_Card_Init+0xc>
     a18:	00 d0       	rcall	.+0      	; 0xa1a <SD_Card_Init+0xe>
     a1a:	1f 92       	push	r1
     a1c:	cd b7       	in	r28, 0x3d	; 61
     a1e:	de b7       	in	r29, 0x3e	; 62
	uint8_t error_flag = no_errors;
	uint8_t rec_array[5];
	uint8_t ACMD41_arg;
	uint8_t timeout = 0;
	
	GPIO_Output_Init(SD_CS_port, SD_CS_pin);
     a20:	60 e1       	ldi	r22, 0x10	; 16
     a22:	70 e0       	ldi	r23, 0x00	; 0
     a24:	83 e2       	ldi	r24, 0x23	; 35
     a26:	90 e0       	ldi	r25, 0x00	; 0
     a28:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GPIO_Output_Init>
	
	if(error_status == no_errors){ //
		SD_CS_inactive(SD_CS_port, SD_CS_pin);
     a2c:	60 e1       	ldi	r22, 0x10	; 16
     a2e:	83 e2       	ldi	r24, 0x23	; 35
     a30:	90 e0       	ldi	r25, 0x00	; 0
     a32:	0e 94 35 04 	call	0x86a	; 0x86a <SD_CS_inactive>
	
		SPI_Master_Init(SD_SPI_port, 400000UL);
     a36:	40 e8       	ldi	r20, 0x80	; 128
     a38:	5a e1       	ldi	r21, 0x1A	; 26
     a3a:	66 e0       	ldi	r22, 0x06	; 6
     a3c:	70 e0       	ldi	r23, 0x00	; 0
     a3e:	8c e4       	ldi	r24, 0x4C	; 76
     a40:	90 e0       	ldi	r25, 0x00	; 0
     a42:	0e 94 ff 05 	call	0xbfe	; 0xbfe <SPI_Master_Init>
		// Send at least 74 SCK pulses
		for(uint8_t i = 0; i < 10; i++){
     a46:	10 e0       	ldi	r17, 0x00	; 0
     a48:	06 c0       	rjmp	.+12     	; 0xa56 <SD_Card_Init+0x4a>
			SPI_Transfer(SPI0_base, 0xFF);
     a4a:	6f ef       	ldi	r22, 0xFF	; 255
     a4c:	8c e4       	ldi	r24, 0x4C	; 76
     a4e:	90 e0       	ldi	r25, 0x00	; 0
     a50:	0e 94 86 06 	call	0xd0c	; 0xd0c <SPI_Transfer>
	if(error_status == no_errors){ //
		SD_CS_inactive(SD_CS_port, SD_CS_pin);
	
		SPI_Master_Init(SD_SPI_port, 400000UL);
		// Send at least 74 SCK pulses
		for(uint8_t i = 0; i < 10; i++){
     a54:	1f 5f       	subi	r17, 0xFF	; 255
     a56:	1a 30       	cpi	r17, 0x0A	; 10
     a58:	c0 f3       	brcs	.-16     	; 0xa4a <SD_Card_Init+0x3e>
		}
	}
	
	// CMD0
	if(error_status == no_errors){
		SD_CS_active(SD_CS_port, SD_CS_pin);
     a5a:	60 e1       	ldi	r22, 0x10	; 16
     a5c:	83 e2       	ldi	r24, 0x23	; 35
     a5e:	90 e0       	ldi	r25, 0x00	; 0
     a60:	0e 94 31 04 	call	0x862	; 0x862 <SD_CS_active>
		error_flag = Send_Command(0, 0x00000000);
     a64:	40 e0       	ldi	r20, 0x00	; 0
     a66:	50 e0       	ldi	r21, 0x00	; 0
     a68:	ba 01       	movw	r22, r20
     a6a:	80 e0       	ldi	r24, 0x00	; 0
     a6c:	0e 94 7f 04 	call	0x8fe	; 0x8fe <Send_Command>
     a70:	18 2f       	mov	r17, r24
		error_status = error_flag;	
		if(error_flag != 0x01){
     a72:	81 30       	cpi	r24, 0x01	; 1
     a74:	39 f0       	breq	.+14     	; 0xa84 <SD_Card_Init+0x78>
			error_flag = Receive_Response(1, rec_array); //5 after c8 C58
     a76:	be 01       	movw	r22, r28
     a78:	6f 5f       	subi	r22, 0xFF	; 255
     a7a:	7f 4f       	sbci	r23, 0xFF	; 255
     a7c:	81 e0       	ldi	r24, 0x01	; 1
     a7e:	0e 94 c3 04 	call	0x986	; 0x986 <Receive_Response>
     a82:	18 2f       	mov	r17, r24
		}
		SD_CS_inactive(SD_CS_port, SD_CS_pin);
     a84:	60 e1       	ldi	r22, 0x10	; 16
     a86:	83 e2       	ldi	r24, 0x23	; 35
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	0e 94 35 04 	call	0x86a	; 0x86a <SD_CS_inactive>
		error_status = error_flag;
	}
	
	// CMD8
	if(error_status == no_errors){
     a8e:	11 11       	cpse	r17, r1
     a90:	2e c0       	rjmp	.+92     	; 0xaee <SD_Card_Init+0xe2>
		SD_CS_active(SD_CS_port, SD_CS_pin);
     a92:	60 e1       	ldi	r22, 0x10	; 16
     a94:	83 e2       	ldi	r24, 0x23	; 35
     a96:	90 e0       	ldi	r25, 0x00	; 0
     a98:	0e 94 31 04 	call	0x862	; 0x862 <SD_CS_active>
		error_flag = Send_Command(8, 0x000001AA);
     a9c:	4a ea       	ldi	r20, 0xAA	; 170
     a9e:	51 e0       	ldi	r21, 0x01	; 1
     aa0:	60 e0       	ldi	r22, 0x00	; 0
     aa2:	70 e0       	ldi	r23, 0x00	; 0
     aa4:	88 e0       	ldi	r24, 0x08	; 8
     aa6:	0e 94 7f 04 	call	0x8fe	; 0x8fe <Send_Command>
     aaa:	08 2f       	mov	r16, r24
		if(error_flag == no_errors){ //Check if R1 is not 0x01 (error)
     aac:	81 11       	cpse	r24, r1
     aae:	07 c0       	rjmp	.+14     	; 0xabe <SD_Card_Init+0xb2>
			error_flag = Receive_Response(5, rec_array);
     ab0:	be 01       	movw	r22, r28
     ab2:	6f 5f       	subi	r22, 0xFF	; 255
     ab4:	7f 4f       	sbci	r23, 0xFF	; 255
     ab6:	85 e0       	ldi	r24, 0x05	; 5
     ab8:	0e 94 c3 04 	call	0x986	; 0x986 <Receive_Response>
     abc:	08 2f       	mov	r16, r24
		}
		SD_CS_inactive(SD_CS_port, SD_CS_pin);
     abe:	60 e1       	ldi	r22, 0x10	; 16
     ac0:	83 e2       	ldi	r24, 0x23	; 35
     ac2:	90 e0       	ldi	r25, 0x00	; 0
     ac4:	0e 94 35 04 	call	0x86a	; 0x86a <SD_CS_inactive>
		if((error_flag == no_errors) && (rec_array[0] == 0x01)){ //Is 0x00 when we want it to be 0x01
     ac8:	01 11       	cpse	r16, r1
     aca:	0b c0       	rjmp	.+22     	; 0xae2 <SD_Card_Init+0xd6>
     acc:	89 81       	ldd	r24, Y+1	; 0x01
     ace:	81 30       	cpi	r24, 0x01	; 1
     ad0:	41 f4       	brne	.+16     	; 0xae2 <SD_Card_Init+0xd6>
			if((rec_array[3] == 0x01) && (rec_array[4] == 0xAA)){ //Not entering if when should be!
     ad2:	8c 81       	ldd	r24, Y+4	; 0x04
     ad4:	81 30       	cpi	r24, 0x01	; 1
     ad6:	51 f4       	brne	.+20     	; 0xaec <SD_Card_Init+0xe0>
     ad8:	8d 81       	ldd	r24, Y+5	; 0x05
     ada:	8a 3a       	cpi	r24, 0xAA	; 170
     adc:	41 f0       	breq	.+16     	; 0xaee <SD_Card_Init+0xe2>
				ACMD41_arg = 0x40000000; // High-Capacity Support
				SD_Card_Type_g = High_Capacity;
			}
			else{
				error_status = incompatible_voltage;
     ade:	1d ef       	ldi	r17, 0xFD	; 253
     ae0:	06 c0       	rjmp	.+12     	; 0xaee <SD_Card_Init+0xe2>
			}
		}
		else if(rec_array[0] == 0x05){
     ae2:	89 81       	ldd	r24, Y+1	; 0x01
     ae4:	85 30       	cpi	r24, 0x05	; 5
     ae6:	19 f0       	breq	.+6      	; 0xaee <SD_Card_Init+0xe2>
			error_status = no_errors;
			ACMD41_arg = 0x00000000;
			SD_Card_Type_g = Standard_Capacity;
		}
		else{
			error_status = error_flag;
     ae8:	10 2f       	mov	r17, r16
     aea:	01 c0       	rjmp	.+2      	; 0xaee <SD_Card_Init+0xe2>
			if((rec_array[3] == 0x01) && (rec_array[4] == 0xAA)){ //Not entering if when should be!
				ACMD41_arg = 0x40000000; // High-Capacity Support
				SD_Card_Type_g = High_Capacity;
			}
			else{
				error_status = incompatible_voltage;
     aec:	1d ef       	ldi	r17, 0xFD	; 253
			error_status = error_flag;
		}
	}
	
	// CMD58
	if(error_status == no_errors){
     aee:	11 11       	cpse	r17, r1
     af0:	18 c0       	rjmp	.+48     	; 0xb22 <SD_Card_Init+0x116>
		SD_CS_active(SD_CS_port, SD_CS_pin);
     af2:	60 e1       	ldi	r22, 0x10	; 16
     af4:	83 e2       	ldi	r24, 0x23	; 35
     af6:	90 e0       	ldi	r25, 0x00	; 0
     af8:	0e 94 31 04 	call	0x862	; 0x862 <SD_CS_active>
		error_flag = Send_Command(58, 0x00000000);
     afc:	40 e0       	ldi	r20, 0x00	; 0
     afe:	50 e0       	ldi	r21, 0x00	; 0
     b00:	ba 01       	movw	r22, r20
     b02:	8a e3       	ldi	r24, 0x3A	; 58
     b04:	0e 94 7f 04 	call	0x8fe	; 0x8fe <Send_Command>
		if(error_flag == no_errors){ //Check if R1 is not 0x01 (error)
     b08:	81 11       	cpse	r24, r1
     b0a:	06 c0       	rjmp	.+12     	; 0xb18 <SD_Card_Init+0x10c>
			error_flag = Receive_Response(5, rec_array);
     b0c:	be 01       	movw	r22, r28
     b0e:	6f 5f       	subi	r22, 0xFF	; 255
     b10:	7f 4f       	sbci	r23, 0xFF	; 255
     b12:	85 e0       	ldi	r24, 0x05	; 5
     b14:	0e 94 c3 04 	call	0x986	; 0x986 <Receive_Response>
		}
		SD_CS_inactive(SD_CS_port, SD_CS_pin);
     b18:	60 e1       	ldi	r22, 0x10	; 16
     b1a:	83 e2       	ldi	r24, 0x23	; 35
     b1c:	90 e0       	ldi	r25, 0x00	; 0
     b1e:	0e 94 35 04 	call	0x86a	; 0x86a <SD_CS_inactive>
			}
		}
	}
	
	// ACMD41 -------------Issue should be 69 40 not 69 00 on second round, first row
	if(error_status == no_errors){
     b22:	11 11       	cpse	r17, r1
     b24:	3c c0       	rjmp	.+120    	; 0xb9e <SD_Card_Init+0x192>
		SD_CS_active(SD_CS_port, SD_CS_pin);
     b26:	60 e1       	ldi	r22, 0x10	; 16
     b28:	83 e2       	ldi	r24, 0x23	; 35
     b2a:	90 e0       	ldi	r25, 0x00	; 0
     b2c:	0e 94 31 04 	call	0x862	; 0x862 <SD_CS_active>
     b30:	f1 2e       	mov	r15, r17
uint8_t SD_Card_Init (void){
	uint8_t error_status = no_errors;
	uint8_t error_flag = no_errors;
	uint8_t rec_array[5];
	uint8_t ACMD41_arg;
	uint8_t timeout = 0;
     b32:	00 e0       	ldi	r16, 0x00	; 0
	// ACMD41 -------------Issue should be 69 40 not 69 00 on second round, first row
	if(error_status == no_errors){
		SD_CS_active(SD_CS_port, SD_CS_pin);
		
		do{
			error_flag = Send_Command(55, 0x00000000);
     b34:	40 e0       	ldi	r20, 0x00	; 0
     b36:	50 e0       	ldi	r21, 0x00	; 0
     b38:	ba 01       	movw	r22, r20
     b3a:	87 e3       	ldi	r24, 0x37	; 55
     b3c:	0e 94 7f 04 	call	0x8fe	; 0x8fe <Send_Command>
			if(error_flag == no_errors){ //Check if R1 is not 0x01 (error)
     b40:	81 11       	cpse	r24, r1
     b42:	06 c0       	rjmp	.+12     	; 0xb50 <SD_Card_Init+0x144>
				error_flag = Receive_Response(1, rec_array);
     b44:	be 01       	movw	r22, r28
     b46:	6f 5f       	subi	r22, 0xFF	; 255
     b48:	7f 4f       	sbci	r23, 0xFF	; 255
     b4a:	81 e0       	ldi	r24, 0x01	; 1
     b4c:	0e 94 c3 04 	call	0x986	; 0x986 <Receive_Response>
			}
		
			if((error_flag == no_errors) && (rec_array[0] == 0x01)){
     b50:	81 11       	cpse	r24, r1
     b52:	15 c0       	rjmp	.+42     	; 0xb7e <SD_Card_Init+0x172>
     b54:	89 81       	ldd	r24, Y+1	; 0x01
     b56:	81 30       	cpi	r24, 0x01	; 1
     b58:	91 f4       	brne	.+36     	; 0xb7e <SD_Card_Init+0x172>
				error_status = no_errors;
				error_flag = Send_Command(41, 0x40000000); // 2nd arg was ACMD41_arg
     b5a:	40 e0       	ldi	r20, 0x00	; 0
     b5c:	50 e0       	ldi	r21, 0x00	; 0
     b5e:	60 e0       	ldi	r22, 0x00	; 0
     b60:	70 e4       	ldi	r23, 0x40	; 64
     b62:	89 e2       	ldi	r24, 0x29	; 41
     b64:	0e 94 7f 04 	call	0x8fe	; 0x8fe <Send_Command>
				error_flag = Receive_Response(1, rec_array);
     b68:	be 01       	movw	r22, r28
     b6a:	6f 5f       	subi	r22, 0xFF	; 255
     b6c:	7f 4f       	sbci	r23, 0xFF	; 255
     b6e:	81 e0       	ldi	r24, 0x01	; 1
     b70:	0e 94 c3 04 	call	0x986	; 0x986 <Receive_Response>
				if(rec_array[0] != 0x00 && rec_array[0] != 0x01){
     b74:	89 81       	ldd	r24, Y+1	; 0x01
     b76:	82 30       	cpi	r24, 0x02	; 2
     b78:	40 f4       	brcc	.+16     	; 0xb8a <SD_Card_Init+0x17e>
					error_status = 0xFE;
					break;
				}
				
				timeout++;
     b7a:	0f 5f       	subi	r16, 0xFF	; 255
			if(error_flag == no_errors){ //Check if R1 is not 0x01 (error)
				error_flag = Receive_Response(1, rec_array);
			}
		
			if((error_flag == no_errors) && (rec_array[0] == 0x01)){
				error_status = no_errors;
     b7c:	f1 2e       	mov	r15, r17
					break;
				}
				
				timeout++;
			}
		}while((rec_array[0] != 0x00) && (timeout != 0));	
     b7e:	89 81       	ldd	r24, Y+1	; 0x01
     b80:	88 23       	and	r24, r24
     b82:	39 f0       	breq	.+14     	; 0xb92 <SD_Card_Init+0x186>
     b84:	01 11       	cpse	r16, r1
     b86:	d6 cf       	rjmp	.-84     	; 0xb34 <SD_Card_Init+0x128>
     b88:	04 c0       	rjmp	.+8      	; 0xb92 <SD_Card_Init+0x186>
			if((error_flag == no_errors) && (rec_array[0] == 0x01)){
				error_status = no_errors;
				error_flag = Send_Command(41, 0x40000000); // 2nd arg was ACMD41_arg
				error_flag = Receive_Response(1, rec_array);
				if(rec_array[0] != 0x00 && rec_array[0] != 0x01){
					error_status = 0xFE;
     b8a:	0f 2e       	mov	r0, r31
     b8c:	fe ef       	ldi	r31, 0xFE	; 254
     b8e:	ff 2e       	mov	r15, r31
     b90:	f0 2d       	mov	r31, r0
				}
				
				timeout++;
			}
		}while((rec_array[0] != 0x00) && (timeout != 0));	
		SD_CS_inactive(SD_CS_port, SD_CS_pin);
     b92:	60 e1       	ldi	r22, 0x10	; 16
     b94:	83 e2       	ldi	r24, 0x23	; 35
     b96:	90 e0       	ldi	r25, 0x00	; 0
     b98:	0e 94 35 04 	call	0x86a	; 0x86a <SD_CS_inactive>
     b9c:	1f 2d       	mov	r17, r15
	}
	
	// CMD58 (didn't quite match up, 00 and C0 instead of 01 and 00 at end of second row)
	if(error_status == no_errors){//&& ACMD41_arg == 0x40000000){
     b9e:	11 11       	cpse	r17, r1
     ba0:	22 c0       	rjmp	.+68     	; 0xbe6 <SD_Card_Init+0x1da>
		SD_CS_active(SD_CS_port, SD_CS_pin);
     ba2:	60 e1       	ldi	r22, 0x10	; 16
     ba4:	83 e2       	ldi	r24, 0x23	; 35
     ba6:	90 e0       	ldi	r25, 0x00	; 0
     ba8:	0e 94 31 04 	call	0x862	; 0x862 <SD_CS_active>
		error_flag = Send_Command(58, 0x00000000);
     bac:	40 e0       	ldi	r20, 0x00	; 0
     bae:	50 e0       	ldi	r21, 0x00	; 0
     bb0:	ba 01       	movw	r22, r20
     bb2:	8a e3       	ldi	r24, 0x3A	; 58
     bb4:	0e 94 7f 04 	call	0x8fe	; 0x8fe <Send_Command>
     bb8:	08 2f       	mov	r16, r24
		if(error_flag == no_errors){ //Check if R1 is not 0x01 (error)
     bba:	81 11       	cpse	r24, r1
     bbc:	07 c0       	rjmp	.+14     	; 0xbcc <SD_Card_Init+0x1c0>
			error_flag = Receive_Response(5, rec_array);
     bbe:	be 01       	movw	r22, r28
     bc0:	6f 5f       	subi	r22, 0xFF	; 255
     bc2:	7f 4f       	sbci	r23, 0xFF	; 255
     bc4:	85 e0       	ldi	r24, 0x05	; 5
     bc6:	0e 94 c3 04 	call	0x986	; 0x986 <Receive_Response>
     bca:	08 2f       	mov	r16, r24
		}
		SD_CS_inactive(SD_CS_port, SD_CS_pin);
     bcc:	60 e1       	ldi	r22, 0x10	; 16
     bce:	83 e2       	ldi	r24, 0x23	; 35
     bd0:	90 e0       	ldi	r25, 0x00	; 0
     bd2:	0e 94 35 04 	call	0x86a	; 0x86a <SD_CS_inactive>
		if((error_flag == no_errors) && (rec_array[0] == 0x01)){
     bd6:	01 11       	cpse	r16, r1
     bd8:	06 c0       	rjmp	.+12     	; 0xbe6 <SD_Card_Init+0x1da>
     bda:	89 81       	ldd	r24, Y+1	; 0x01
     bdc:	81 30       	cpi	r24, 0x01	; 1
     bde:	19 f4       	brne	.+6      	; 0xbe6 <SD_Card_Init+0x1da>
			if((rec_array[4] & 0b11000000 != 0b11000000)){
				SD_Card_Type_g = High_Capacity;
			}
			else if(rec_array[4] & 0b11000000 != 0b10000000){
     be0:	8d 81       	ldd	r24, Y+5	; 0x05
     be2:	80 ff       	sbrs	r24, 0
				SD_Card_Type_g = Standard_Capacity;
			}
			else{
				error_status = 0xFF;
     be4:	1f ef       	ldi	r17, 0xFF	; 255
			}
		}
	}
	return error_status;
}
     be6:	81 2f       	mov	r24, r17
     be8:	0f 90       	pop	r0
     bea:	0f 90       	pop	r0
     bec:	0f 90       	pop	r0
     bee:	0f 90       	pop	r0
     bf0:	0f 90       	pop	r0
     bf2:	df 91       	pop	r29
     bf4:	cf 91       	pop	r28
     bf6:	1f 91       	pop	r17
     bf8:	0f 91       	pop	r16
     bfa:	ff 90       	pop	r15
     bfc:	08 95       	ret

00000bfe <SPI_Master_Init>:
#include "SPI.h"
#include "board_struct.h"
#include "GPIO_Outputs.h"

uint8_t SPI_Master_Init(uint8_t volatile *SPI_addr, uint32_t clock_rate)
{
     bfe:	1f 93       	push	r17
     c00:	cf 93       	push	r28
     c02:	df 93       	push	r29
     c04:	ec 01       	movw	r28, r24
     c06:	9a 01       	movw	r18, r20
     c08:	ab 01       	movw	r20, r22
	uint8_t return_value = 0x00;
	uint32_t divider = (F_CPU / F_DIV) / (clock_rate);
     c0a:	60 e0       	ldi	r22, 0x00	; 0
     c0c:	74 e2       	ldi	r23, 0x24	; 36
     c0e:	84 ef       	ldi	r24, 0xF4	; 244
     c10:	90 e0       	ldi	r25, 0x00	; 0
     c12:	0e 94 96 07 	call	0xf2c	; 0xf2c <__udivmodsi4>
	
	if(divider < 2){
     c16:	22 30       	cpi	r18, 0x02	; 2
     c18:	31 05       	cpc	r19, r1
     c1a:	41 05       	cpc	r20, r1
     c1c:	51 05       	cpc	r21, r1
     c1e:	30 f4       	brcc	.+12     	; 0xc2c <SPI_Master_Init+0x2e>
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 0<<0);
     c20:	80 e5       	ldi	r24, 0x50	; 80
     c22:	88 83       	st	Y, r24
		*(SPI_addr+SPSR) = 1;
     c24:	81 e0       	ldi	r24, 0x01	; 1
     c26:	89 83       	std	Y+1, r24	; 0x01
#include "board_struct.h"
#include "GPIO_Outputs.h"

uint8_t SPI_Master_Init(uint8_t volatile *SPI_addr, uint32_t clock_rate)
{
	uint8_t return_value = 0x00;
     c28:	10 e0       	ldi	r17, 0x00	; 0
     c2a:	3f c0       	rjmp	.+126    	; 0xcaa <SPI_Master_Init+0xac>
	
	if(divider < 2){
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 0<<0);
		*(SPI_addr+SPSR) = 1;
	}
	else if(divider < 4){
     c2c:	24 30       	cpi	r18, 0x04	; 4
     c2e:	31 05       	cpc	r19, r1
     c30:	41 05       	cpc	r20, r1
     c32:	51 05       	cpc	r21, r1
     c34:	28 f4       	brcc	.+10     	; 0xc40 <SPI_Master_Init+0x42>
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 0<<0);
     c36:	80 e5       	ldi	r24, 0x50	; 80
     c38:	88 83       	st	Y, r24
		*(SPI_addr+SPSR) = 0;
     c3a:	19 82       	std	Y+1, r1	; 0x01
#include "board_struct.h"
#include "GPIO_Outputs.h"

uint8_t SPI_Master_Init(uint8_t volatile *SPI_addr, uint32_t clock_rate)
{
	uint8_t return_value = 0x00;
     c3c:	10 e0       	ldi	r17, 0x00	; 0
     c3e:	35 c0       	rjmp	.+106    	; 0xcaa <SPI_Master_Init+0xac>
	}
	else if(divider < 4){
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 0<<0);
		*(SPI_addr+SPSR) = 0;
	}
	else if(divider < 8){
     c40:	28 30       	cpi	r18, 0x08	; 8
     c42:	31 05       	cpc	r19, r1
     c44:	41 05       	cpc	r20, r1
     c46:	51 05       	cpc	r21, r1
     c48:	30 f4       	brcc	.+12     	; 0xc56 <SPI_Master_Init+0x58>
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 1<<0);
     c4a:	81 e5       	ldi	r24, 0x51	; 81
     c4c:	88 83       	st	Y, r24
		*(SPI_addr+SPSR) = 1;
     c4e:	81 e0       	ldi	r24, 0x01	; 1
     c50:	89 83       	std	Y+1, r24	; 0x01
#include "board_struct.h"
#include "GPIO_Outputs.h"

uint8_t SPI_Master_Init(uint8_t volatile *SPI_addr, uint32_t clock_rate)
{
	uint8_t return_value = 0x00;
     c52:	10 e0       	ldi	r17, 0x00	; 0
     c54:	2a c0       	rjmp	.+84     	; 0xcaa <SPI_Master_Init+0xac>
	}
	else if(divider < 8){
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 1<<0);
		*(SPI_addr+SPSR) = 1;
	}
	else if(divider < 16){
     c56:	20 31       	cpi	r18, 0x10	; 16
     c58:	31 05       	cpc	r19, r1
     c5a:	41 05       	cpc	r20, r1
     c5c:	51 05       	cpc	r21, r1
     c5e:	28 f4       	brcc	.+10     	; 0xc6a <SPI_Master_Init+0x6c>
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 1<<0);
     c60:	81 e5       	ldi	r24, 0x51	; 81
     c62:	88 83       	st	Y, r24
		*(SPI_addr+SPSR) = 0;
     c64:	19 82       	std	Y+1, r1	; 0x01
#include "board_struct.h"
#include "GPIO_Outputs.h"

uint8_t SPI_Master_Init(uint8_t volatile *SPI_addr, uint32_t clock_rate)
{
	uint8_t return_value = 0x00;
     c66:	10 e0       	ldi	r17, 0x00	; 0
     c68:	20 c0       	rjmp	.+64     	; 0xcaa <SPI_Master_Init+0xac>
	}
	else if(divider < 16){
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 1<<0);
		*(SPI_addr+SPSR) = 0;
	}
	else if(divider < 32){
     c6a:	20 32       	cpi	r18, 0x20	; 32
     c6c:	31 05       	cpc	r19, r1
     c6e:	41 05       	cpc	r20, r1
     c70:	51 05       	cpc	r21, r1
     c72:	30 f4       	brcc	.+12     	; 0xc80 <SPI_Master_Init+0x82>
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 2<<0);
     c74:	82 e5       	ldi	r24, 0x52	; 82
     c76:	88 83       	st	Y, r24
		*(SPI_addr+SPSR) = 1;
     c78:	81 e0       	ldi	r24, 0x01	; 1
     c7a:	89 83       	std	Y+1, r24	; 0x01
#include "board_struct.h"
#include "GPIO_Outputs.h"

uint8_t SPI_Master_Init(uint8_t volatile *SPI_addr, uint32_t clock_rate)
{
	uint8_t return_value = 0x00;
     c7c:	10 e0       	ldi	r17, 0x00	; 0
     c7e:	15 c0       	rjmp	.+42     	; 0xcaa <SPI_Master_Init+0xac>
	}
	else if(divider < 32){
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 2<<0);
		*(SPI_addr+SPSR) = 1;
	}
	else if(divider < 64){
     c80:	20 34       	cpi	r18, 0x40	; 64
     c82:	31 05       	cpc	r19, r1
     c84:	41 05       	cpc	r20, r1
     c86:	51 05       	cpc	r21, r1
     c88:	28 f4       	brcc	.+10     	; 0xc94 <SPI_Master_Init+0x96>
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 2<<0);//Roger Changed
     c8a:	82 e5       	ldi	r24, 0x52	; 82
     c8c:	88 83       	st	Y, r24
		*(SPI_addr+SPSR) = 0;
     c8e:	19 82       	std	Y+1, r1	; 0x01
#include "board_struct.h"
#include "GPIO_Outputs.h"

uint8_t SPI_Master_Init(uint8_t volatile *SPI_addr, uint32_t clock_rate)
{
	uint8_t return_value = 0x00;
     c90:	10 e0       	ldi	r17, 0x00	; 0
     c92:	0b c0       	rjmp	.+22     	; 0xcaa <SPI_Master_Init+0xac>
	}
	else if(divider < 64){
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 2<<0);//Roger Changed
		*(SPI_addr+SPSR) = 0;
	}
	else if(divider < 128){
     c94:	20 38       	cpi	r18, 0x80	; 128
     c96:	31 05       	cpc	r19, r1
     c98:	41 05       	cpc	r20, r1
     c9a:	51 05       	cpc	r21, r1
     c9c:	28 f4       	brcc	.+10     	; 0xca8 <SPI_Master_Init+0xaa>
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 3<<0);
     c9e:	83 e5       	ldi	r24, 0x53	; 83
     ca0:	88 83       	st	Y, r24
		*(SPI_addr+SPSR) = 0;
     ca2:	19 82       	std	Y+1, r1	; 0x01
#include "board_struct.h"
#include "GPIO_Outputs.h"

uint8_t SPI_Master_Init(uint8_t volatile *SPI_addr, uint32_t clock_rate)
{
	uint8_t return_value = 0x00;
     ca4:	10 e0       	ldi	r17, 0x00	; 0
     ca6:	01 c0       	rjmp	.+2      	; 0xcaa <SPI_Master_Init+0xac>
	else if(divider < 128){
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 3<<0);
		*(SPI_addr+SPSR) = 0;
	}
	else{
		return_value = clock_rate_error;
     ca8:	1f ef       	ldi	r17, 0xFF	; 255
	}

	//Initializing MOSI and SCK
	if(SPI_addr == SPI0_base){
     caa:	cc 34       	cpi	r28, 0x4C	; 76
     cac:	d1 05       	cpc	r29, r1
     cae:	a9 f4       	brne	.+42     	; 0xcda <SPI_Master_Init+0xdc>
		//Initializing MOSI
		GPIO_Output_Set(PB, (1<<5));
     cb0:	60 e2       	ldi	r22, 0x20	; 32
     cb2:	83 e2       	ldi	r24, 0x23	; 35
     cb4:	90 e0       	ldi	r25, 0x00	; 0
     cb6:	0e 94 56 02 	call	0x4ac	; 0x4ac <GPIO_Output_Set>
		GPIO_Output_Init(PB, (1<<5));
     cba:	60 e2       	ldi	r22, 0x20	; 32
     cbc:	83 e2       	ldi	r24, 0x23	; 35
     cbe:	90 e0       	ldi	r25, 0x00	; 0
     cc0:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GPIO_Output_Init>
		
		if(CPOL_bit == 0){
			//Setting SCK to idle state
			GPIO_Output_Clear(PB, (1<<7));
     cc4:	60 e8       	ldi	r22, 0x80	; 128
     cc6:	83 e2       	ldi	r24, 0x23	; 35
     cc8:	90 e0       	ldi	r25, 0x00	; 0
     cca:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <GPIO_Output_Clear>
			GPIO_Output_Init(PB, (1<<7));
     cce:	60 e8       	ldi	r22, 0x80	; 128
     cd0:	83 e2       	ldi	r24, 0x23	; 35
     cd2:	90 e0       	ldi	r25, 0x00	; 0
     cd4:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GPIO_Output_Init>
     cd8:	14 c0       	rjmp	.+40     	; 0xd02 <SPI_Master_Init+0x104>
			GPIO_Output_Init(PB, (0<<7));
		}
	}
	else{
		//Initializing MOSI
		GPIO_Output_Set(PE, (1<<3));
     cda:	68 e0       	ldi	r22, 0x08	; 8
     cdc:	8c e2       	ldi	r24, 0x2C	; 44
     cde:	90 e0       	ldi	r25, 0x00	; 0
     ce0:	0e 94 56 02 	call	0x4ac	; 0x4ac <GPIO_Output_Set>
		GPIO_Output_Init(PE, (1<<3));
     ce4:	68 e0       	ldi	r22, 0x08	; 8
     ce6:	8c e2       	ldi	r24, 0x2C	; 44
     ce8:	90 e0       	ldi	r25, 0x00	; 0
     cea:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GPIO_Output_Init>
		
		if(CPOL_bit == 0){
			//Setting SCK to idle state
			GPIO_Output_Clear(PD, (1<<7));
     cee:	60 e8       	ldi	r22, 0x80	; 128
     cf0:	89 e2       	ldi	r24, 0x29	; 41
     cf2:	90 e0       	ldi	r25, 0x00	; 0
     cf4:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <GPIO_Output_Clear>
			GPIO_Output_Init(PD, (1<<7));
     cf8:	60 e8       	ldi	r22, 0x80	; 128
     cfa:	89 e2       	ldi	r24, 0x29	; 41
     cfc:	90 e0       	ldi	r25, 0x00	; 0
     cfe:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GPIO_Output_Init>
			GPIO_Output_Init(PD, (0<<7));
		}
	}
	
	return return_value;
}
     d02:	81 2f       	mov	r24, r17
     d04:	df 91       	pop	r29
     d06:	cf 91       	pop	r28
     d08:	1f 91       	pop	r17
     d0a:	08 95       	ret

00000d0c <SPI_Transfer>:

uint8_t SPI_Transfer(uint8_t volatile *SPI_addr, uint8_t send_value){
     d0c:	fc 01       	movw	r30, r24
	uint8_t status;
	
	*(SPI_addr + SPDR) = send_value;
     d0e:	62 83       	std	Z+2, r22	; 0x02
	
	do{
		status = *(SPI_addr + SPSR);
     d10:	91 81       	ldd	r25, Z+1	; 0x01
	}while((status & 0x80) == 0);
     d12:	99 23       	and	r25, r25
     d14:	ec f7       	brge	.-6      	; 0xd10 <SPI_Transfer+0x4>
	
	return *(SPI_addr + SPDR);
     d16:	82 81       	ldd	r24, Z+2	; 0x02
}
     d18:	08 95       	ret

00000d1a <TWI_Master_Init>:
#include "TWI.h"

uint8_t TWI_Master_Init(volatile TWI_t * TWI_addr, uint32_t I2C_freq){
     d1a:	cf 92       	push	r12
     d1c:	df 92       	push	r13
     d1e:	ef 92       	push	r14
     d20:	ff 92       	push	r15
     d22:	cf 93       	push	r28
     d24:	df 93       	push	r29
     d26:	ec 01       	movw	r28, r24
     d28:	9a 01       	movw	r18, r20
     d2a:	ab 01       	movw	r20, r22
	uint16_t prescale = (((F_CPU/F_DIV)/I2C_freq)-16UL)/(2UL*255);
     d2c:	60 e0       	ldi	r22, 0x00	; 0
     d2e:	74 e2       	ldi	r23, 0x24	; 36
     d30:	84 ef       	ldi	r24, 0xF4	; 244
     d32:	90 e0       	ldi	r25, 0x00	; 0
     d34:	0e 94 96 07 	call	0xf2c	; 0xf2c <__udivmodsi4>
     d38:	69 01       	movw	r12, r18
     d3a:	7a 01       	movw	r14, r20
     d3c:	80 e1       	ldi	r24, 0x10	; 16
     d3e:	c8 1a       	sub	r12, r24
     d40:	d1 08       	sbc	r13, r1
     d42:	e1 08       	sbc	r14, r1
     d44:	f1 08       	sbc	r15, r1
     d46:	c7 01       	movw	r24, r14
     d48:	b6 01       	movw	r22, r12
     d4a:	2e ef       	ldi	r18, 0xFE	; 254
     d4c:	31 e0       	ldi	r19, 0x01	; 1
     d4e:	40 e0       	ldi	r20, 0x00	; 0
     d50:	50 e0       	ldi	r21, 0x00	; 0
     d52:	0e 94 96 07 	call	0xf2c	; 0xf2c <__udivmodsi4>
	if(prescale < 1){
     d56:	21 15       	cp	r18, r1
     d58:	31 05       	cpc	r19, r1
     d5a:	21 f4       	brne	.+8      	; 0xd64 <TWI_Master_Init+0x4a>
		TWI_addr->TWSR = 0b00;
     d5c:	19 82       	std	Y+1, r1	; 0x01
		prescale = 1;
     d5e:	21 e0       	ldi	r18, 0x01	; 1
     d60:	30 e0       	ldi	r19, 0x00	; 0
     d62:	1a c0       	rjmp	.+52     	; 0xd98 <TWI_Master_Init+0x7e>
	}
	else if(prescale < 4){
     d64:	24 30       	cpi	r18, 0x04	; 4
     d66:	31 05       	cpc	r19, r1
     d68:	28 f4       	brcc	.+10     	; 0xd74 <TWI_Master_Init+0x5a>
		TWI_addr->TWSR = 0b01;
     d6a:	81 e0       	ldi	r24, 0x01	; 1
     d6c:	89 83       	std	Y+1, r24	; 0x01
		prescale = 4;
     d6e:	24 e0       	ldi	r18, 0x04	; 4
     d70:	30 e0       	ldi	r19, 0x00	; 0
     d72:	12 c0       	rjmp	.+36     	; 0xd98 <TWI_Master_Init+0x7e>
	}
	else if (prescale < 16){
     d74:	20 31       	cpi	r18, 0x10	; 16
     d76:	31 05       	cpc	r19, r1
     d78:	28 f4       	brcc	.+10     	; 0xd84 <TWI_Master_Init+0x6a>
		TWI_addr->TWSR = 0b10;
     d7a:	82 e0       	ldi	r24, 0x02	; 2
     d7c:	89 83       	std	Y+1, r24	; 0x01
		prescale = 16;
     d7e:	20 e1       	ldi	r18, 0x10	; 16
     d80:	30 e0       	ldi	r19, 0x00	; 0
     d82:	0a c0       	rjmp	.+20     	; 0xd98 <TWI_Master_Init+0x7e>
	}
	else if (prescale < 64){
     d84:	20 34       	cpi	r18, 0x40	; 64
     d86:	31 05       	cpc	r19, r1
     d88:	28 f4       	brcc	.+10     	; 0xd94 <TWI_Master_Init+0x7a>
		TWI_addr->TWSR = 0b11;
     d8a:	83 e0       	ldi	r24, 0x03	; 3
     d8c:	89 83       	std	Y+1, r24	; 0x01
		prescale = 64;
     d8e:	20 e4       	ldi	r18, 0x40	; 64
     d90:	30 e0       	ldi	r19, 0x00	; 0
     d92:	02 c0       	rjmp	.+4      	; 0xd98 <TWI_Master_Init+0x7e>
	}
	else{
		return 0xFF;
     d94:	8f ef       	ldi	r24, 0xFF	; 255
     d96:	0e c0       	rjmp	.+28     	; 0xdb4 <TWI_Master_Init+0x9a>
	}
	
	TWI_addr->TWBR = (((F_CPU/F_DIV)/I2C_freq)-16UL)/(2UL*prescale);
     d98:	c9 01       	movw	r24, r18
     d9a:	a0 e0       	ldi	r26, 0x00	; 0
     d9c:	b0 e0       	ldi	r27, 0x00	; 0
     d9e:	9c 01       	movw	r18, r24
     da0:	ad 01       	movw	r20, r26
     da2:	22 0f       	add	r18, r18
     da4:	33 1f       	adc	r19, r19
     da6:	44 1f       	adc	r20, r20
     da8:	55 1f       	adc	r21, r21
     daa:	c7 01       	movw	r24, r14
     dac:	b6 01       	movw	r22, r12
     dae:	0e 94 96 07 	call	0xf2c	; 0xf2c <__udivmodsi4>
     db2:	28 83       	st	Y, r18
}
     db4:	df 91       	pop	r29
     db6:	cf 91       	pop	r28
     db8:	ff 90       	pop	r15
     dba:	ef 90       	pop	r14
     dbc:	df 90       	pop	r13
     dbe:	cf 90       	pop	r12
     dc0:	08 95       	ret

00000dc2 <UART_Init>:




void UART_Init (volatile UART_t * UART_addr, uint16_t Baud_Rate)
{
     dc2:	cf 93       	push	r28
     dc4:	df 93       	push	r29
     dc6:	ec 01       	movw	r28, r24
	uint16_t Baud_Rate_Reload;
	Baud_Rate_Reload = (uint16_t)(((F_CPU/F_DIV)/(8UL*(2-U2X_bit)*Baud_Rate))-1);
     dc8:	cb 01       	movw	r24, r22
     dca:	a0 e0       	ldi	r26, 0x00	; 0
     dcc:	b0 e0       	ldi	r27, 0x00	; 0
     dce:	88 0f       	add	r24, r24
     dd0:	99 1f       	adc	r25, r25
     dd2:	aa 1f       	adc	r26, r26
     dd4:	bb 1f       	adc	r27, r27
     dd6:	88 0f       	add	r24, r24
     dd8:	99 1f       	adc	r25, r25
     dda:	aa 1f       	adc	r26, r26
     ddc:	bb 1f       	adc	r27, r27
     dde:	9c 01       	movw	r18, r24
     de0:	ad 01       	movw	r20, r26
     de2:	22 0f       	add	r18, r18
     de4:	33 1f       	adc	r19, r19
     de6:	44 1f       	adc	r20, r20
     de8:	55 1f       	adc	r21, r21
     dea:	22 0f       	add	r18, r18
     dec:	33 1f       	adc	r19, r19
     dee:	44 1f       	adc	r20, r20
     df0:	55 1f       	adc	r21, r21
     df2:	60 e0       	ldi	r22, 0x00	; 0
     df4:	74 e2       	ldi	r23, 0x24	; 36
     df6:	84 ef       	ldi	r24, 0xF4	; 244
     df8:	90 e0       	ldi	r25, 0x00	; 0
     dfa:	0e 94 96 07 	call	0xf2c	; 0xf2c <__udivmodsi4>
     dfe:	21 50       	subi	r18, 0x01	; 1
     e00:	31 09       	sbc	r19, r1
	
	(UART_addr->UBBRH) = (Baud_Rate_Reload / 256);
     e02:	3d 83       	std	Y+5, r19	; 0x05
	(UART_addr->UBBRL) = (Baud_Rate_Reload % 256);
     e04:	2c 83       	std	Y+4, r18	; 0x04
		
	(UART_addr->UCSRA) = U2X_bit<<U2X_shift;
     e06:	18 82       	st	Y, r1
	(UART_addr->UCSRC) = Asynchronous|No_Parity|One_Stop_Bit|Eight_Data_Bits;
     e08:	86 e0       	ldi	r24, 0x06	; 6
     e0a:	8a 83       	std	Y+2, r24	; 0x02
	(UART_addr->UCSRB) = RX_enable|TX_enable;
     e0c:	88 e1       	ldi	r24, 0x18	; 24
     e0e:	89 83       	std	Y+1, r24	; 0x01
}
     e10:	df 91       	pop	r29
     e12:	cf 91       	pop	r28
     e14:	08 95       	ret

00000e16 <UART_Transmit>:

char UART_Transmit(volatile UART_t * UART_addr, char c)
{
     e16:	fc 01       	movw	r30, r24
	uint8_t status;
	do
	{
		status=(UART_addr->UCSRA);
     e18:	90 81       	ld	r25, Z
	} while ((status & (1 << UDRE))!=(1 << UDRE));
     e1a:	95 ff       	sbrs	r25, 5
     e1c:	fd cf       	rjmp	.-6      	; 0xe18 <UART_Transmit+0x2>
	(UART_addr->UDR) = c;
     e1e:	66 83       	std	Z+6, r22	; 0x06
	return 0;
}
     e20:	80 e0       	ldi	r24, 0x00	; 0
     e22:	08 95       	ret

00000e24 <UART_Receive>:


char UART_Receive(volatile UART_t * UART_addr)
{
     e24:	fc 01       	movw	r30, r24
	uint8_t status;
	do 
	{
		status=(UART_addr->UCSRA);
     e26:	90 81       	ld	r25, Z
	} while ((status & (1 << RXC))!=(1 << RXC));
     e28:	99 23       	and	r25, r25
     e2a:	ec f7       	brge	.-6      	; 0xe26 <UART_Receive+0x2>
	return (UART_addr->UDR);  // return the value in the receive buffer
     e2c:	86 81       	ldd	r24, Z+6	; 0x06
}
     e2e:	08 95       	ret

00000e30 <Export_print_buffer>:

char * Export_print_buffer(void)
{
	
	return print_buffer;
}
     e30:	84 e7       	ldi	r24, 0x74	; 116
     e32:	91 e0       	ldi	r25, 0x01	; 1
     e34:	08 95       	ret

00000e36 <Copy_String_to_Buffer>:

uint8_t Copy_String_to_Buffer(const char flash_string[], uint8_t num_bytes, char buffer_p[])
{
     e36:	cf 93       	push	r28
     e38:	df 93       	push	r29
     e3a:	dc 01       	movw	r26, r24
	uint8_t index;
	char value;
	if(num_bytes==0)
     e3c:	61 11       	cpse	r22, r1
     e3e:	1a c0       	rjmp	.+52     	; 0xe74 <Copy_String_to_Buffer+0x3e>
	{
		index=0;
		do
		{
			value=pgm_read_byte(&flash_string[index]);
     e40:	26 2f       	mov	r18, r22
     e42:	30 e0       	ldi	r19, 0x00	; 0
     e44:	fd 01       	movw	r30, r26
     e46:	e2 0f       	add	r30, r18
     e48:	f3 1f       	adc	r31, r19
     e4a:	e4 91       	lpm	r30, Z
			buffer_p[index]=value;
     e4c:	ea 01       	movw	r28, r20
     e4e:	c2 0f       	add	r28, r18
     e50:	d3 1f       	adc	r29, r19
     e52:	e8 83       	st	Y, r30
			index++;
     e54:	6f 5f       	subi	r22, 0xFF	; 255
		} while (value!=0);
     e56:	e1 11       	cpse	r30, r1
     e58:	f3 cf       	rjmp	.-26     	; 0xe40 <Copy_String_to_Buffer+0xa>
     e5a:	0f c0       	rjmp	.+30     	; 0xe7a <Copy_String_to_Buffer+0x44>
	}
	else
	{
		for(index=0;index<num_bytes;index++)
		{
			value=pgm_read_byte(&flash_string[index]);
     e5c:	29 2f       	mov	r18, r25
     e5e:	30 e0       	ldi	r19, 0x00	; 0
     e60:	fd 01       	movw	r30, r26
     e62:	e2 0f       	add	r30, r18
     e64:	f3 1f       	adc	r31, r19
     e66:	e4 91       	lpm	r30, Z
			buffer_p[index]=value;
     e68:	ea 01       	movw	r28, r20
     e6a:	c2 0f       	add	r28, r18
     e6c:	d3 1f       	adc	r29, r19
     e6e:	e8 83       	st	Y, r30
			index++;
		} while (value!=0);
	}
	else
	{
		for(index=0;index<num_bytes;index++)
     e70:	9f 5f       	subi	r25, 0xFF	; 255
     e72:	01 c0       	rjmp	.+2      	; 0xe76 <Copy_String_to_Buffer+0x40>
     e74:	90 e0       	ldi	r25, 0x00	; 0
     e76:	96 17       	cp	r25, r22
     e78:	88 f3       	brcs	.-30     	; 0xe5c <Copy_String_to_Buffer+0x26>
			buffer_p[index]=value;
		}
		index=num_bytes;
	}
	return index;
}
     e7a:	86 2f       	mov	r24, r22
     e7c:	df 91       	pop	r29
     e7e:	cf 91       	pop	r28
     e80:	08 95       	ret

00000e82 <UART_Transmit_String>:

void UART_Transmit_String(volatile UART_t * UART_addr, uint8_t num_bytes, char * string_name)
{
     e82:	ef 92       	push	r14
     e84:	ff 92       	push	r15
     e86:	0f 93       	push	r16
     e88:	1f 93       	push	r17
     e8a:	cf 93       	push	r28
     e8c:	df 93       	push	r29
     e8e:	7c 01       	movw	r14, r24
     e90:	06 2f       	mov	r16, r22
     e92:	ea 01       	movw	r28, r20
	char temp8;
	int8_t index;
	if(num_bytes==0)
     e94:	61 11       	cpse	r22, r1
     e96:	15 c0       	rjmp	.+42     	; 0xec2 <UART_Transmit_String+0x40>
	{
		temp8=*string_name;
     e98:	68 81       	ld	r22, Y
		while (temp8!=0)
     e9a:	05 c0       	rjmp	.+10     	; 0xea6 <UART_Transmit_String+0x24>
		{
			UART_Transmit(UART_addr, temp8);
     e9c:	c7 01       	movw	r24, r14
     e9e:	0e 94 0b 07 	call	0xe16	; 0xe16 <UART_Transmit>
			string_name++;
     ea2:	21 96       	adiw	r28, 0x01	; 1
			temp8=*string_name;
     ea4:	68 81       	ld	r22, Y
	char temp8;
	int8_t index;
	if(num_bytes==0)
	{
		temp8=*string_name;
		while (temp8!=0)
     ea6:	61 11       	cpse	r22, r1
     ea8:	f9 cf       	rjmp	.-14     	; 0xe9c <UART_Transmit_String+0x1a>
     eaa:	15 c0       	rjmp	.+42     	; 0xed6 <UART_Transmit_String+0x54>
	}
	else
	{
		for(index=0;index<num_bytes;index++)
		{
			UART_Transmit(UART_addr, string_name[index]);
     eac:	fe 01       	movw	r30, r28
     eae:	e1 0f       	add	r30, r17
     eb0:	f1 1d       	adc	r31, r1
     eb2:	17 fd       	sbrc	r17, 7
     eb4:	fa 95       	dec	r31
     eb6:	60 81       	ld	r22, Z
     eb8:	c7 01       	movw	r24, r14
     eba:	0e 94 0b 07 	call	0xe16	; 0xe16 <UART_Transmit>
			temp8=*string_name;
		}
	}
	else
	{
		for(index=0;index<num_bytes;index++)
     ebe:	1f 5f       	subi	r17, 0xFF	; 255
     ec0:	01 c0       	rjmp	.+2      	; 0xec4 <UART_Transmit_String+0x42>
     ec2:	10 e0       	ldi	r17, 0x00	; 0
     ec4:	20 2f       	mov	r18, r16
     ec6:	30 e0       	ldi	r19, 0x00	; 0
     ec8:	81 2f       	mov	r24, r17
     eca:	01 2e       	mov	r0, r17
     ecc:	00 0c       	add	r0, r0
     ece:	99 0b       	sbc	r25, r25
     ed0:	82 17       	cp	r24, r18
     ed2:	93 07       	cpc	r25, r19
     ed4:	5c f3       	brlt	.-42     	; 0xeac <UART_Transmit_String+0x2a>
		{
			UART_Transmit(UART_addr, string_name[index]);
		}
	}
}
     ed6:	df 91       	pop	r29
     ed8:	cf 91       	pop	r28
     eda:	1f 91       	pop	r17
     edc:	0f 91       	pop	r16
     ede:	ff 90       	pop	r15
     ee0:	ef 90       	pop	r14
     ee2:	08 95       	ret

00000ee4 <__mulsi3>:
     ee4:	db 01       	movw	r26, r22
     ee6:	8f 93       	push	r24
     ee8:	9f 93       	push	r25
     eea:	0e 94 b8 07 	call	0xf70	; 0xf70 <__muluhisi3>
     eee:	bf 91       	pop	r27
     ef0:	af 91       	pop	r26
     ef2:	a2 9f       	mul	r26, r18
     ef4:	80 0d       	add	r24, r0
     ef6:	91 1d       	adc	r25, r1
     ef8:	a3 9f       	mul	r26, r19
     efa:	90 0d       	add	r25, r0
     efc:	b2 9f       	mul	r27, r18
     efe:	90 0d       	add	r25, r0
     f00:	11 24       	eor	r1, r1
     f02:	08 95       	ret

00000f04 <__udivmodhi4>:
     f04:	aa 1b       	sub	r26, r26
     f06:	bb 1b       	sub	r27, r27
     f08:	51 e1       	ldi	r21, 0x11	; 17
     f0a:	07 c0       	rjmp	.+14     	; 0xf1a <__udivmodhi4_ep>

00000f0c <__udivmodhi4_loop>:
     f0c:	aa 1f       	adc	r26, r26
     f0e:	bb 1f       	adc	r27, r27
     f10:	a6 17       	cp	r26, r22
     f12:	b7 07       	cpc	r27, r23
     f14:	10 f0       	brcs	.+4      	; 0xf1a <__udivmodhi4_ep>
     f16:	a6 1b       	sub	r26, r22
     f18:	b7 0b       	sbc	r27, r23

00000f1a <__udivmodhi4_ep>:
     f1a:	88 1f       	adc	r24, r24
     f1c:	99 1f       	adc	r25, r25
     f1e:	5a 95       	dec	r21
     f20:	a9 f7       	brne	.-22     	; 0xf0c <__udivmodhi4_loop>
     f22:	80 95       	com	r24
     f24:	90 95       	com	r25
     f26:	bc 01       	movw	r22, r24
     f28:	cd 01       	movw	r24, r26
     f2a:	08 95       	ret

00000f2c <__udivmodsi4>:
     f2c:	a1 e2       	ldi	r26, 0x21	; 33
     f2e:	1a 2e       	mov	r1, r26
     f30:	aa 1b       	sub	r26, r26
     f32:	bb 1b       	sub	r27, r27
     f34:	fd 01       	movw	r30, r26
     f36:	0d c0       	rjmp	.+26     	; 0xf52 <__udivmodsi4_ep>

00000f38 <__udivmodsi4_loop>:
     f38:	aa 1f       	adc	r26, r26
     f3a:	bb 1f       	adc	r27, r27
     f3c:	ee 1f       	adc	r30, r30
     f3e:	ff 1f       	adc	r31, r31
     f40:	a2 17       	cp	r26, r18
     f42:	b3 07       	cpc	r27, r19
     f44:	e4 07       	cpc	r30, r20
     f46:	f5 07       	cpc	r31, r21
     f48:	20 f0       	brcs	.+8      	; 0xf52 <__udivmodsi4_ep>
     f4a:	a2 1b       	sub	r26, r18
     f4c:	b3 0b       	sbc	r27, r19
     f4e:	e4 0b       	sbc	r30, r20
     f50:	f5 0b       	sbc	r31, r21

00000f52 <__udivmodsi4_ep>:
     f52:	66 1f       	adc	r22, r22
     f54:	77 1f       	adc	r23, r23
     f56:	88 1f       	adc	r24, r24
     f58:	99 1f       	adc	r25, r25
     f5a:	1a 94       	dec	r1
     f5c:	69 f7       	brne	.-38     	; 0xf38 <__udivmodsi4_loop>
     f5e:	60 95       	com	r22
     f60:	70 95       	com	r23
     f62:	80 95       	com	r24
     f64:	90 95       	com	r25
     f66:	9b 01       	movw	r18, r22
     f68:	ac 01       	movw	r20, r24
     f6a:	bd 01       	movw	r22, r26
     f6c:	cf 01       	movw	r24, r30
     f6e:	08 95       	ret

00000f70 <__muluhisi3>:
     f70:	0e 94 c3 07 	call	0xf86	; 0xf86 <__umulhisi3>
     f74:	a5 9f       	mul	r26, r21
     f76:	90 0d       	add	r25, r0
     f78:	b4 9f       	mul	r27, r20
     f7a:	90 0d       	add	r25, r0
     f7c:	a4 9f       	mul	r26, r20
     f7e:	80 0d       	add	r24, r0
     f80:	91 1d       	adc	r25, r1
     f82:	11 24       	eor	r1, r1
     f84:	08 95       	ret

00000f86 <__umulhisi3>:
     f86:	a2 9f       	mul	r26, r18
     f88:	b0 01       	movw	r22, r0
     f8a:	b3 9f       	mul	r27, r19
     f8c:	c0 01       	movw	r24, r0
     f8e:	a3 9f       	mul	r26, r19
     f90:	70 0d       	add	r23, r0
     f92:	81 1d       	adc	r24, r1
     f94:	11 24       	eor	r1, r1
     f96:	91 1d       	adc	r25, r1
     f98:	b2 9f       	mul	r27, r18
     f9a:	70 0d       	add	r23, r0
     f9c:	81 1d       	adc	r24, r1
     f9e:	11 24       	eor	r1, r1
     fa0:	91 1d       	adc	r25, r1
     fa2:	08 95       	ret

00000fa4 <atol>:
     fa4:	1f 93       	push	r17
     fa6:	fc 01       	movw	r30, r24
     fa8:	99 27       	eor	r25, r25
     faa:	88 27       	eor	r24, r24
     fac:	bc 01       	movw	r22, r24
     fae:	e8 94       	clt
     fb0:	11 91       	ld	r17, Z+
     fb2:	10 32       	cpi	r17, 0x20	; 32
     fb4:	e9 f3       	breq	.-6      	; 0xfb0 <atol+0xc>
     fb6:	19 30       	cpi	r17, 0x09	; 9
     fb8:	10 f0       	brcs	.+4      	; 0xfbe <atol+0x1a>
     fba:	1e 30       	cpi	r17, 0x0E	; 14
     fbc:	c8 f3       	brcs	.-14     	; 0xfb0 <atol+0xc>
     fbe:	1b 32       	cpi	r17, 0x2B	; 43
     fc0:	51 f0       	breq	.+20     	; 0xfd6 <atol+0x32>
     fc2:	1d 32       	cpi	r17, 0x2D	; 45
     fc4:	49 f4       	brne	.+18     	; 0xfd8 <atol+0x34>
     fc6:	68 94       	set
     fc8:	06 c0       	rjmp	.+12     	; 0xfd6 <atol+0x32>
     fca:	0e 94 f9 07 	call	0xff2	; 0xff2 <__mulsi_const_10>
     fce:	61 0f       	add	r22, r17
     fd0:	71 1d       	adc	r23, r1
     fd2:	81 1d       	adc	r24, r1
     fd4:	91 1d       	adc	r25, r1
     fd6:	11 91       	ld	r17, Z+
     fd8:	10 53       	subi	r17, 0x30	; 48
     fda:	1a 30       	cpi	r17, 0x0A	; 10
     fdc:	b0 f3       	brcs	.-20     	; 0xfca <atol+0x26>
     fde:	3e f4       	brtc	.+14     	; 0xfee <atol+0x4a>
     fe0:	90 95       	com	r25
     fe2:	80 95       	com	r24
     fe4:	70 95       	com	r23
     fe6:	61 95       	neg	r22
     fe8:	7f 4f       	sbci	r23, 0xFF	; 255
     fea:	8f 4f       	sbci	r24, 0xFF	; 255
     fec:	9f 4f       	sbci	r25, 0xFF	; 255
     fee:	1f 91       	pop	r17
     ff0:	08 95       	ret

00000ff2 <__mulsi_const_10>:
     ff2:	59 2f       	mov	r21, r25
     ff4:	48 2f       	mov	r20, r24
     ff6:	37 2f       	mov	r19, r23
     ff8:	26 2f       	mov	r18, r22
     ffa:	66 0f       	add	r22, r22
     ffc:	77 1f       	adc	r23, r23
     ffe:	88 1f       	adc	r24, r24
    1000:	99 1f       	adc	r25, r25
    1002:	66 0f       	add	r22, r22
    1004:	77 1f       	adc	r23, r23
    1006:	88 1f       	adc	r24, r24
    1008:	99 1f       	adc	r25, r25
    100a:	62 0f       	add	r22, r18
    100c:	73 1f       	adc	r23, r19
    100e:	84 1f       	adc	r24, r20
    1010:	95 1f       	adc	r25, r21
    1012:	66 0f       	add	r22, r22
    1014:	77 1f       	adc	r23, r23
    1016:	88 1f       	adc	r24, r24
    1018:	99 1f       	adc	r25, r25
    101a:	08 95       	ret

0000101c <sprintf>:
    101c:	ae e0       	ldi	r26, 0x0E	; 14
    101e:	b0 e0       	ldi	r27, 0x00	; 0
    1020:	e4 e1       	ldi	r30, 0x14	; 20
    1022:	f8 e0       	ldi	r31, 0x08	; 8
    1024:	0c 94 cf 0a 	jmp	0x159e	; 0x159e <__prologue_saves__+0x1c>
    1028:	0d 89       	ldd	r16, Y+21	; 0x15
    102a:	1e 89       	ldd	r17, Y+22	; 0x16
    102c:	86 e0       	ldi	r24, 0x06	; 6
    102e:	8c 83       	std	Y+4, r24	; 0x04
    1030:	1a 83       	std	Y+2, r17	; 0x02
    1032:	09 83       	std	Y+1, r16	; 0x01
    1034:	8f ef       	ldi	r24, 0xFF	; 255
    1036:	9f e7       	ldi	r25, 0x7F	; 127
    1038:	9e 83       	std	Y+6, r25	; 0x06
    103a:	8d 83       	std	Y+5, r24	; 0x05
    103c:	ae 01       	movw	r20, r28
    103e:	47 5e       	subi	r20, 0xE7	; 231
    1040:	5f 4f       	sbci	r21, 0xFF	; 255
    1042:	6f 89       	ldd	r22, Y+23	; 0x17
    1044:	78 8d       	ldd	r23, Y+24	; 0x18
    1046:	ce 01       	movw	r24, r28
    1048:	01 96       	adiw	r24, 0x01	; 1
    104a:	0e 94 30 08 	call	0x1060	; 0x1060 <vfprintf>
    104e:	ef 81       	ldd	r30, Y+7	; 0x07
    1050:	f8 85       	ldd	r31, Y+8	; 0x08
    1052:	e0 0f       	add	r30, r16
    1054:	f1 1f       	adc	r31, r17
    1056:	10 82       	st	Z, r1
    1058:	2e 96       	adiw	r28, 0x0e	; 14
    105a:	e4 e0       	ldi	r30, 0x04	; 4
    105c:	0c 94 eb 0a 	jmp	0x15d6	; 0x15d6 <__epilogue_restores__+0x1c>

00001060 <vfprintf>:
    1060:	ab e0       	ldi	r26, 0x0B	; 11
    1062:	b0 e0       	ldi	r27, 0x00	; 0
    1064:	e6 e3       	ldi	r30, 0x36	; 54
    1066:	f8 e0       	ldi	r31, 0x08	; 8
    1068:	0c 94 c1 0a 	jmp	0x1582	; 0x1582 <__prologue_saves__>
    106c:	6c 01       	movw	r12, r24
    106e:	7b 01       	movw	r14, r22
    1070:	8a 01       	movw	r16, r20
    1072:	fc 01       	movw	r30, r24
    1074:	17 82       	std	Z+7, r1	; 0x07
    1076:	16 82       	std	Z+6, r1	; 0x06
    1078:	83 81       	ldd	r24, Z+3	; 0x03
    107a:	81 ff       	sbrs	r24, 1
    107c:	cc c1       	rjmp	.+920    	; 0x1416 <vfprintf+0x3b6>
    107e:	ce 01       	movw	r24, r28
    1080:	01 96       	adiw	r24, 0x01	; 1
    1082:	3c 01       	movw	r6, r24
    1084:	f6 01       	movw	r30, r12
    1086:	93 81       	ldd	r25, Z+3	; 0x03
    1088:	f7 01       	movw	r30, r14
    108a:	93 fd       	sbrc	r25, 3
    108c:	85 91       	lpm	r24, Z+
    108e:	93 ff       	sbrs	r25, 3
    1090:	81 91       	ld	r24, Z+
    1092:	7f 01       	movw	r14, r30
    1094:	88 23       	and	r24, r24
    1096:	09 f4       	brne	.+2      	; 0x109a <vfprintf+0x3a>
    1098:	ba c1       	rjmp	.+884    	; 0x140e <vfprintf+0x3ae>
    109a:	85 32       	cpi	r24, 0x25	; 37
    109c:	39 f4       	brne	.+14     	; 0x10ac <vfprintf+0x4c>
    109e:	93 fd       	sbrc	r25, 3
    10a0:	85 91       	lpm	r24, Z+
    10a2:	93 ff       	sbrs	r25, 3
    10a4:	81 91       	ld	r24, Z+
    10a6:	7f 01       	movw	r14, r30
    10a8:	85 32       	cpi	r24, 0x25	; 37
    10aa:	29 f4       	brne	.+10     	; 0x10b6 <vfprintf+0x56>
    10ac:	b6 01       	movw	r22, r12
    10ae:	90 e0       	ldi	r25, 0x00	; 0
    10b0:	0e 94 27 0a 	call	0x144e	; 0x144e <fputc>
    10b4:	e7 cf       	rjmp	.-50     	; 0x1084 <vfprintf+0x24>
    10b6:	91 2c       	mov	r9, r1
    10b8:	21 2c       	mov	r2, r1
    10ba:	31 2c       	mov	r3, r1
    10bc:	ff e1       	ldi	r31, 0x1F	; 31
    10be:	f3 15       	cp	r31, r3
    10c0:	d8 f0       	brcs	.+54     	; 0x10f8 <vfprintf+0x98>
    10c2:	8b 32       	cpi	r24, 0x2B	; 43
    10c4:	79 f0       	breq	.+30     	; 0x10e4 <vfprintf+0x84>
    10c6:	38 f4       	brcc	.+14     	; 0x10d6 <vfprintf+0x76>
    10c8:	80 32       	cpi	r24, 0x20	; 32
    10ca:	79 f0       	breq	.+30     	; 0x10ea <vfprintf+0x8a>
    10cc:	83 32       	cpi	r24, 0x23	; 35
    10ce:	a1 f4       	brne	.+40     	; 0x10f8 <vfprintf+0x98>
    10d0:	23 2d       	mov	r18, r3
    10d2:	20 61       	ori	r18, 0x10	; 16
    10d4:	1d c0       	rjmp	.+58     	; 0x1110 <vfprintf+0xb0>
    10d6:	8d 32       	cpi	r24, 0x2D	; 45
    10d8:	61 f0       	breq	.+24     	; 0x10f2 <vfprintf+0x92>
    10da:	80 33       	cpi	r24, 0x30	; 48
    10dc:	69 f4       	brne	.+26     	; 0x10f8 <vfprintf+0x98>
    10de:	23 2d       	mov	r18, r3
    10e0:	21 60       	ori	r18, 0x01	; 1
    10e2:	16 c0       	rjmp	.+44     	; 0x1110 <vfprintf+0xb0>
    10e4:	83 2d       	mov	r24, r3
    10e6:	82 60       	ori	r24, 0x02	; 2
    10e8:	38 2e       	mov	r3, r24
    10ea:	e3 2d       	mov	r30, r3
    10ec:	e4 60       	ori	r30, 0x04	; 4
    10ee:	3e 2e       	mov	r3, r30
    10f0:	2a c0       	rjmp	.+84     	; 0x1146 <vfprintf+0xe6>
    10f2:	f3 2d       	mov	r31, r3
    10f4:	f8 60       	ori	r31, 0x08	; 8
    10f6:	1d c0       	rjmp	.+58     	; 0x1132 <vfprintf+0xd2>
    10f8:	37 fc       	sbrc	r3, 7
    10fa:	2d c0       	rjmp	.+90     	; 0x1156 <vfprintf+0xf6>
    10fc:	20 ed       	ldi	r18, 0xD0	; 208
    10fe:	28 0f       	add	r18, r24
    1100:	2a 30       	cpi	r18, 0x0A	; 10
    1102:	40 f0       	brcs	.+16     	; 0x1114 <vfprintf+0xb4>
    1104:	8e 32       	cpi	r24, 0x2E	; 46
    1106:	b9 f4       	brne	.+46     	; 0x1136 <vfprintf+0xd6>
    1108:	36 fc       	sbrc	r3, 6
    110a:	81 c1       	rjmp	.+770    	; 0x140e <vfprintf+0x3ae>
    110c:	23 2d       	mov	r18, r3
    110e:	20 64       	ori	r18, 0x40	; 64
    1110:	32 2e       	mov	r3, r18
    1112:	19 c0       	rjmp	.+50     	; 0x1146 <vfprintf+0xe6>
    1114:	36 fe       	sbrs	r3, 6
    1116:	06 c0       	rjmp	.+12     	; 0x1124 <vfprintf+0xc4>
    1118:	8a e0       	ldi	r24, 0x0A	; 10
    111a:	98 9e       	mul	r9, r24
    111c:	20 0d       	add	r18, r0
    111e:	11 24       	eor	r1, r1
    1120:	92 2e       	mov	r9, r18
    1122:	11 c0       	rjmp	.+34     	; 0x1146 <vfprintf+0xe6>
    1124:	ea e0       	ldi	r30, 0x0A	; 10
    1126:	2e 9e       	mul	r2, r30
    1128:	20 0d       	add	r18, r0
    112a:	11 24       	eor	r1, r1
    112c:	22 2e       	mov	r2, r18
    112e:	f3 2d       	mov	r31, r3
    1130:	f0 62       	ori	r31, 0x20	; 32
    1132:	3f 2e       	mov	r3, r31
    1134:	08 c0       	rjmp	.+16     	; 0x1146 <vfprintf+0xe6>
    1136:	8c 36       	cpi	r24, 0x6C	; 108
    1138:	21 f4       	brne	.+8      	; 0x1142 <vfprintf+0xe2>
    113a:	83 2d       	mov	r24, r3
    113c:	80 68       	ori	r24, 0x80	; 128
    113e:	38 2e       	mov	r3, r24
    1140:	02 c0       	rjmp	.+4      	; 0x1146 <vfprintf+0xe6>
    1142:	88 36       	cpi	r24, 0x68	; 104
    1144:	41 f4       	brne	.+16     	; 0x1156 <vfprintf+0xf6>
    1146:	f7 01       	movw	r30, r14
    1148:	93 fd       	sbrc	r25, 3
    114a:	85 91       	lpm	r24, Z+
    114c:	93 ff       	sbrs	r25, 3
    114e:	81 91       	ld	r24, Z+
    1150:	7f 01       	movw	r14, r30
    1152:	81 11       	cpse	r24, r1
    1154:	b3 cf       	rjmp	.-154    	; 0x10bc <vfprintf+0x5c>
    1156:	98 2f       	mov	r25, r24
    1158:	9f 7d       	andi	r25, 0xDF	; 223
    115a:	95 54       	subi	r25, 0x45	; 69
    115c:	93 30       	cpi	r25, 0x03	; 3
    115e:	28 f4       	brcc	.+10     	; 0x116a <vfprintf+0x10a>
    1160:	0c 5f       	subi	r16, 0xFC	; 252
    1162:	1f 4f       	sbci	r17, 0xFF	; 255
    1164:	9f e3       	ldi	r25, 0x3F	; 63
    1166:	99 83       	std	Y+1, r25	; 0x01
    1168:	0d c0       	rjmp	.+26     	; 0x1184 <vfprintf+0x124>
    116a:	83 36       	cpi	r24, 0x63	; 99
    116c:	31 f0       	breq	.+12     	; 0x117a <vfprintf+0x11a>
    116e:	83 37       	cpi	r24, 0x73	; 115
    1170:	71 f0       	breq	.+28     	; 0x118e <vfprintf+0x12e>
    1172:	83 35       	cpi	r24, 0x53	; 83
    1174:	09 f0       	breq	.+2      	; 0x1178 <vfprintf+0x118>
    1176:	59 c0       	rjmp	.+178    	; 0x122a <vfprintf+0x1ca>
    1178:	21 c0       	rjmp	.+66     	; 0x11bc <vfprintf+0x15c>
    117a:	f8 01       	movw	r30, r16
    117c:	80 81       	ld	r24, Z
    117e:	89 83       	std	Y+1, r24	; 0x01
    1180:	0e 5f       	subi	r16, 0xFE	; 254
    1182:	1f 4f       	sbci	r17, 0xFF	; 255
    1184:	88 24       	eor	r8, r8
    1186:	83 94       	inc	r8
    1188:	91 2c       	mov	r9, r1
    118a:	53 01       	movw	r10, r6
    118c:	13 c0       	rjmp	.+38     	; 0x11b4 <vfprintf+0x154>
    118e:	28 01       	movw	r4, r16
    1190:	f2 e0       	ldi	r31, 0x02	; 2
    1192:	4f 0e       	add	r4, r31
    1194:	51 1c       	adc	r5, r1
    1196:	f8 01       	movw	r30, r16
    1198:	a0 80       	ld	r10, Z
    119a:	b1 80       	ldd	r11, Z+1	; 0x01
    119c:	36 fe       	sbrs	r3, 6
    119e:	03 c0       	rjmp	.+6      	; 0x11a6 <vfprintf+0x146>
    11a0:	69 2d       	mov	r22, r9
    11a2:	70 e0       	ldi	r23, 0x00	; 0
    11a4:	02 c0       	rjmp	.+4      	; 0x11aa <vfprintf+0x14a>
    11a6:	6f ef       	ldi	r22, 0xFF	; 255
    11a8:	7f ef       	ldi	r23, 0xFF	; 255
    11aa:	c5 01       	movw	r24, r10
    11ac:	0e 94 1c 0a 	call	0x1438	; 0x1438 <strnlen>
    11b0:	4c 01       	movw	r8, r24
    11b2:	82 01       	movw	r16, r4
    11b4:	f3 2d       	mov	r31, r3
    11b6:	ff 77       	andi	r31, 0x7F	; 127
    11b8:	3f 2e       	mov	r3, r31
    11ba:	16 c0       	rjmp	.+44     	; 0x11e8 <vfprintf+0x188>
    11bc:	28 01       	movw	r4, r16
    11be:	22 e0       	ldi	r18, 0x02	; 2
    11c0:	42 0e       	add	r4, r18
    11c2:	51 1c       	adc	r5, r1
    11c4:	f8 01       	movw	r30, r16
    11c6:	a0 80       	ld	r10, Z
    11c8:	b1 80       	ldd	r11, Z+1	; 0x01
    11ca:	36 fe       	sbrs	r3, 6
    11cc:	03 c0       	rjmp	.+6      	; 0x11d4 <vfprintf+0x174>
    11ce:	69 2d       	mov	r22, r9
    11d0:	70 e0       	ldi	r23, 0x00	; 0
    11d2:	02 c0       	rjmp	.+4      	; 0x11d8 <vfprintf+0x178>
    11d4:	6f ef       	ldi	r22, 0xFF	; 255
    11d6:	7f ef       	ldi	r23, 0xFF	; 255
    11d8:	c5 01       	movw	r24, r10
    11da:	0e 94 11 0a 	call	0x1422	; 0x1422 <strnlen_P>
    11de:	4c 01       	movw	r8, r24
    11e0:	f3 2d       	mov	r31, r3
    11e2:	f0 68       	ori	r31, 0x80	; 128
    11e4:	3f 2e       	mov	r3, r31
    11e6:	82 01       	movw	r16, r4
    11e8:	33 fc       	sbrc	r3, 3
    11ea:	1b c0       	rjmp	.+54     	; 0x1222 <vfprintf+0x1c2>
    11ec:	82 2d       	mov	r24, r2
    11ee:	90 e0       	ldi	r25, 0x00	; 0
    11f0:	88 16       	cp	r8, r24
    11f2:	99 06       	cpc	r9, r25
    11f4:	b0 f4       	brcc	.+44     	; 0x1222 <vfprintf+0x1c2>
    11f6:	b6 01       	movw	r22, r12
    11f8:	80 e2       	ldi	r24, 0x20	; 32
    11fa:	90 e0       	ldi	r25, 0x00	; 0
    11fc:	0e 94 27 0a 	call	0x144e	; 0x144e <fputc>
    1200:	2a 94       	dec	r2
    1202:	f4 cf       	rjmp	.-24     	; 0x11ec <vfprintf+0x18c>
    1204:	f5 01       	movw	r30, r10
    1206:	37 fc       	sbrc	r3, 7
    1208:	85 91       	lpm	r24, Z+
    120a:	37 fe       	sbrs	r3, 7
    120c:	81 91       	ld	r24, Z+
    120e:	5f 01       	movw	r10, r30
    1210:	b6 01       	movw	r22, r12
    1212:	90 e0       	ldi	r25, 0x00	; 0
    1214:	0e 94 27 0a 	call	0x144e	; 0x144e <fputc>
    1218:	21 10       	cpse	r2, r1
    121a:	2a 94       	dec	r2
    121c:	21 e0       	ldi	r18, 0x01	; 1
    121e:	82 1a       	sub	r8, r18
    1220:	91 08       	sbc	r9, r1
    1222:	81 14       	cp	r8, r1
    1224:	91 04       	cpc	r9, r1
    1226:	71 f7       	brne	.-36     	; 0x1204 <vfprintf+0x1a4>
    1228:	e8 c0       	rjmp	.+464    	; 0x13fa <vfprintf+0x39a>
    122a:	84 36       	cpi	r24, 0x64	; 100
    122c:	11 f0       	breq	.+4      	; 0x1232 <vfprintf+0x1d2>
    122e:	89 36       	cpi	r24, 0x69	; 105
    1230:	41 f5       	brne	.+80     	; 0x1282 <vfprintf+0x222>
    1232:	f8 01       	movw	r30, r16
    1234:	37 fe       	sbrs	r3, 7
    1236:	07 c0       	rjmp	.+14     	; 0x1246 <vfprintf+0x1e6>
    1238:	60 81       	ld	r22, Z
    123a:	71 81       	ldd	r23, Z+1	; 0x01
    123c:	82 81       	ldd	r24, Z+2	; 0x02
    123e:	93 81       	ldd	r25, Z+3	; 0x03
    1240:	0c 5f       	subi	r16, 0xFC	; 252
    1242:	1f 4f       	sbci	r17, 0xFF	; 255
    1244:	08 c0       	rjmp	.+16     	; 0x1256 <vfprintf+0x1f6>
    1246:	60 81       	ld	r22, Z
    1248:	71 81       	ldd	r23, Z+1	; 0x01
    124a:	07 2e       	mov	r0, r23
    124c:	00 0c       	add	r0, r0
    124e:	88 0b       	sbc	r24, r24
    1250:	99 0b       	sbc	r25, r25
    1252:	0e 5f       	subi	r16, 0xFE	; 254
    1254:	1f 4f       	sbci	r17, 0xFF	; 255
    1256:	f3 2d       	mov	r31, r3
    1258:	ff 76       	andi	r31, 0x6F	; 111
    125a:	3f 2e       	mov	r3, r31
    125c:	97 ff       	sbrs	r25, 7
    125e:	09 c0       	rjmp	.+18     	; 0x1272 <vfprintf+0x212>
    1260:	90 95       	com	r25
    1262:	80 95       	com	r24
    1264:	70 95       	com	r23
    1266:	61 95       	neg	r22
    1268:	7f 4f       	sbci	r23, 0xFF	; 255
    126a:	8f 4f       	sbci	r24, 0xFF	; 255
    126c:	9f 4f       	sbci	r25, 0xFF	; 255
    126e:	f0 68       	ori	r31, 0x80	; 128
    1270:	3f 2e       	mov	r3, r31
    1272:	2a e0       	ldi	r18, 0x0A	; 10
    1274:	30 e0       	ldi	r19, 0x00	; 0
    1276:	a3 01       	movw	r20, r6
    1278:	0e 94 63 0a 	call	0x14c6	; 0x14c6 <__ultoa_invert>
    127c:	88 2e       	mov	r8, r24
    127e:	86 18       	sub	r8, r6
    1280:	45 c0       	rjmp	.+138    	; 0x130c <vfprintf+0x2ac>
    1282:	85 37       	cpi	r24, 0x75	; 117
    1284:	31 f4       	brne	.+12     	; 0x1292 <vfprintf+0x232>
    1286:	23 2d       	mov	r18, r3
    1288:	2f 7e       	andi	r18, 0xEF	; 239
    128a:	b2 2e       	mov	r11, r18
    128c:	2a e0       	ldi	r18, 0x0A	; 10
    128e:	30 e0       	ldi	r19, 0x00	; 0
    1290:	25 c0       	rjmp	.+74     	; 0x12dc <vfprintf+0x27c>
    1292:	93 2d       	mov	r25, r3
    1294:	99 7f       	andi	r25, 0xF9	; 249
    1296:	b9 2e       	mov	r11, r25
    1298:	8f 36       	cpi	r24, 0x6F	; 111
    129a:	c1 f0       	breq	.+48     	; 0x12cc <vfprintf+0x26c>
    129c:	18 f4       	brcc	.+6      	; 0x12a4 <vfprintf+0x244>
    129e:	88 35       	cpi	r24, 0x58	; 88
    12a0:	79 f0       	breq	.+30     	; 0x12c0 <vfprintf+0x260>
    12a2:	b5 c0       	rjmp	.+362    	; 0x140e <vfprintf+0x3ae>
    12a4:	80 37       	cpi	r24, 0x70	; 112
    12a6:	19 f0       	breq	.+6      	; 0x12ae <vfprintf+0x24e>
    12a8:	88 37       	cpi	r24, 0x78	; 120
    12aa:	21 f0       	breq	.+8      	; 0x12b4 <vfprintf+0x254>
    12ac:	b0 c0       	rjmp	.+352    	; 0x140e <vfprintf+0x3ae>
    12ae:	e9 2f       	mov	r30, r25
    12b0:	e0 61       	ori	r30, 0x10	; 16
    12b2:	be 2e       	mov	r11, r30
    12b4:	b4 fe       	sbrs	r11, 4
    12b6:	0d c0       	rjmp	.+26     	; 0x12d2 <vfprintf+0x272>
    12b8:	fb 2d       	mov	r31, r11
    12ba:	f4 60       	ori	r31, 0x04	; 4
    12bc:	bf 2e       	mov	r11, r31
    12be:	09 c0       	rjmp	.+18     	; 0x12d2 <vfprintf+0x272>
    12c0:	34 fe       	sbrs	r3, 4
    12c2:	0a c0       	rjmp	.+20     	; 0x12d8 <vfprintf+0x278>
    12c4:	29 2f       	mov	r18, r25
    12c6:	26 60       	ori	r18, 0x06	; 6
    12c8:	b2 2e       	mov	r11, r18
    12ca:	06 c0       	rjmp	.+12     	; 0x12d8 <vfprintf+0x278>
    12cc:	28 e0       	ldi	r18, 0x08	; 8
    12ce:	30 e0       	ldi	r19, 0x00	; 0
    12d0:	05 c0       	rjmp	.+10     	; 0x12dc <vfprintf+0x27c>
    12d2:	20 e1       	ldi	r18, 0x10	; 16
    12d4:	30 e0       	ldi	r19, 0x00	; 0
    12d6:	02 c0       	rjmp	.+4      	; 0x12dc <vfprintf+0x27c>
    12d8:	20 e1       	ldi	r18, 0x10	; 16
    12da:	32 e0       	ldi	r19, 0x02	; 2
    12dc:	f8 01       	movw	r30, r16
    12de:	b7 fe       	sbrs	r11, 7
    12e0:	07 c0       	rjmp	.+14     	; 0x12f0 <vfprintf+0x290>
    12e2:	60 81       	ld	r22, Z
    12e4:	71 81       	ldd	r23, Z+1	; 0x01
    12e6:	82 81       	ldd	r24, Z+2	; 0x02
    12e8:	93 81       	ldd	r25, Z+3	; 0x03
    12ea:	0c 5f       	subi	r16, 0xFC	; 252
    12ec:	1f 4f       	sbci	r17, 0xFF	; 255
    12ee:	06 c0       	rjmp	.+12     	; 0x12fc <vfprintf+0x29c>
    12f0:	60 81       	ld	r22, Z
    12f2:	71 81       	ldd	r23, Z+1	; 0x01
    12f4:	80 e0       	ldi	r24, 0x00	; 0
    12f6:	90 e0       	ldi	r25, 0x00	; 0
    12f8:	0e 5f       	subi	r16, 0xFE	; 254
    12fa:	1f 4f       	sbci	r17, 0xFF	; 255
    12fc:	a3 01       	movw	r20, r6
    12fe:	0e 94 63 0a 	call	0x14c6	; 0x14c6 <__ultoa_invert>
    1302:	88 2e       	mov	r8, r24
    1304:	86 18       	sub	r8, r6
    1306:	fb 2d       	mov	r31, r11
    1308:	ff 77       	andi	r31, 0x7F	; 127
    130a:	3f 2e       	mov	r3, r31
    130c:	36 fe       	sbrs	r3, 6
    130e:	0d c0       	rjmp	.+26     	; 0x132a <vfprintf+0x2ca>
    1310:	23 2d       	mov	r18, r3
    1312:	2e 7f       	andi	r18, 0xFE	; 254
    1314:	a2 2e       	mov	r10, r18
    1316:	89 14       	cp	r8, r9
    1318:	58 f4       	brcc	.+22     	; 0x1330 <vfprintf+0x2d0>
    131a:	34 fe       	sbrs	r3, 4
    131c:	0b c0       	rjmp	.+22     	; 0x1334 <vfprintf+0x2d4>
    131e:	32 fc       	sbrc	r3, 2
    1320:	09 c0       	rjmp	.+18     	; 0x1334 <vfprintf+0x2d4>
    1322:	83 2d       	mov	r24, r3
    1324:	8e 7e       	andi	r24, 0xEE	; 238
    1326:	a8 2e       	mov	r10, r24
    1328:	05 c0       	rjmp	.+10     	; 0x1334 <vfprintf+0x2d4>
    132a:	b8 2c       	mov	r11, r8
    132c:	a3 2c       	mov	r10, r3
    132e:	03 c0       	rjmp	.+6      	; 0x1336 <vfprintf+0x2d6>
    1330:	b8 2c       	mov	r11, r8
    1332:	01 c0       	rjmp	.+2      	; 0x1336 <vfprintf+0x2d6>
    1334:	b9 2c       	mov	r11, r9
    1336:	a4 fe       	sbrs	r10, 4
    1338:	0f c0       	rjmp	.+30     	; 0x1358 <vfprintf+0x2f8>
    133a:	fe 01       	movw	r30, r28
    133c:	e8 0d       	add	r30, r8
    133e:	f1 1d       	adc	r31, r1
    1340:	80 81       	ld	r24, Z
    1342:	80 33       	cpi	r24, 0x30	; 48
    1344:	21 f4       	brne	.+8      	; 0x134e <vfprintf+0x2ee>
    1346:	9a 2d       	mov	r25, r10
    1348:	99 7e       	andi	r25, 0xE9	; 233
    134a:	a9 2e       	mov	r10, r25
    134c:	09 c0       	rjmp	.+18     	; 0x1360 <vfprintf+0x300>
    134e:	a2 fe       	sbrs	r10, 2
    1350:	06 c0       	rjmp	.+12     	; 0x135e <vfprintf+0x2fe>
    1352:	b3 94       	inc	r11
    1354:	b3 94       	inc	r11
    1356:	04 c0       	rjmp	.+8      	; 0x1360 <vfprintf+0x300>
    1358:	8a 2d       	mov	r24, r10
    135a:	86 78       	andi	r24, 0x86	; 134
    135c:	09 f0       	breq	.+2      	; 0x1360 <vfprintf+0x300>
    135e:	b3 94       	inc	r11
    1360:	a3 fc       	sbrc	r10, 3
    1362:	11 c0       	rjmp	.+34     	; 0x1386 <vfprintf+0x326>
    1364:	a0 fe       	sbrs	r10, 0
    1366:	06 c0       	rjmp	.+12     	; 0x1374 <vfprintf+0x314>
    1368:	b2 14       	cp	r11, r2
    136a:	88 f4       	brcc	.+34     	; 0x138e <vfprintf+0x32e>
    136c:	28 0c       	add	r2, r8
    136e:	92 2c       	mov	r9, r2
    1370:	9b 18       	sub	r9, r11
    1372:	0e c0       	rjmp	.+28     	; 0x1390 <vfprintf+0x330>
    1374:	b2 14       	cp	r11, r2
    1376:	60 f4       	brcc	.+24     	; 0x1390 <vfprintf+0x330>
    1378:	b6 01       	movw	r22, r12
    137a:	80 e2       	ldi	r24, 0x20	; 32
    137c:	90 e0       	ldi	r25, 0x00	; 0
    137e:	0e 94 27 0a 	call	0x144e	; 0x144e <fputc>
    1382:	b3 94       	inc	r11
    1384:	f7 cf       	rjmp	.-18     	; 0x1374 <vfprintf+0x314>
    1386:	b2 14       	cp	r11, r2
    1388:	18 f4       	brcc	.+6      	; 0x1390 <vfprintf+0x330>
    138a:	2b 18       	sub	r2, r11
    138c:	02 c0       	rjmp	.+4      	; 0x1392 <vfprintf+0x332>
    138e:	98 2c       	mov	r9, r8
    1390:	21 2c       	mov	r2, r1
    1392:	a4 fe       	sbrs	r10, 4
    1394:	10 c0       	rjmp	.+32     	; 0x13b6 <vfprintf+0x356>
    1396:	b6 01       	movw	r22, r12
    1398:	80 e3       	ldi	r24, 0x30	; 48
    139a:	90 e0       	ldi	r25, 0x00	; 0
    139c:	0e 94 27 0a 	call	0x144e	; 0x144e <fputc>
    13a0:	a2 fe       	sbrs	r10, 2
    13a2:	17 c0       	rjmp	.+46     	; 0x13d2 <vfprintf+0x372>
    13a4:	a1 fc       	sbrc	r10, 1
    13a6:	03 c0       	rjmp	.+6      	; 0x13ae <vfprintf+0x34e>
    13a8:	88 e7       	ldi	r24, 0x78	; 120
    13aa:	90 e0       	ldi	r25, 0x00	; 0
    13ac:	02 c0       	rjmp	.+4      	; 0x13b2 <vfprintf+0x352>
    13ae:	88 e5       	ldi	r24, 0x58	; 88
    13b0:	90 e0       	ldi	r25, 0x00	; 0
    13b2:	b6 01       	movw	r22, r12
    13b4:	0c c0       	rjmp	.+24     	; 0x13ce <vfprintf+0x36e>
    13b6:	8a 2d       	mov	r24, r10
    13b8:	86 78       	andi	r24, 0x86	; 134
    13ba:	59 f0       	breq	.+22     	; 0x13d2 <vfprintf+0x372>
    13bc:	a1 fe       	sbrs	r10, 1
    13be:	02 c0       	rjmp	.+4      	; 0x13c4 <vfprintf+0x364>
    13c0:	8b e2       	ldi	r24, 0x2B	; 43
    13c2:	01 c0       	rjmp	.+2      	; 0x13c6 <vfprintf+0x366>
    13c4:	80 e2       	ldi	r24, 0x20	; 32
    13c6:	a7 fc       	sbrc	r10, 7
    13c8:	8d e2       	ldi	r24, 0x2D	; 45
    13ca:	b6 01       	movw	r22, r12
    13cc:	90 e0       	ldi	r25, 0x00	; 0
    13ce:	0e 94 27 0a 	call	0x144e	; 0x144e <fputc>
    13d2:	89 14       	cp	r8, r9
    13d4:	38 f4       	brcc	.+14     	; 0x13e4 <vfprintf+0x384>
    13d6:	b6 01       	movw	r22, r12
    13d8:	80 e3       	ldi	r24, 0x30	; 48
    13da:	90 e0       	ldi	r25, 0x00	; 0
    13dc:	0e 94 27 0a 	call	0x144e	; 0x144e <fputc>
    13e0:	9a 94       	dec	r9
    13e2:	f7 cf       	rjmp	.-18     	; 0x13d2 <vfprintf+0x372>
    13e4:	8a 94       	dec	r8
    13e6:	f3 01       	movw	r30, r6
    13e8:	e8 0d       	add	r30, r8
    13ea:	f1 1d       	adc	r31, r1
    13ec:	80 81       	ld	r24, Z
    13ee:	b6 01       	movw	r22, r12
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	0e 94 27 0a 	call	0x144e	; 0x144e <fputc>
    13f6:	81 10       	cpse	r8, r1
    13f8:	f5 cf       	rjmp	.-22     	; 0x13e4 <vfprintf+0x384>
    13fa:	22 20       	and	r2, r2
    13fc:	09 f4       	brne	.+2      	; 0x1400 <vfprintf+0x3a0>
    13fe:	42 ce       	rjmp	.-892    	; 0x1084 <vfprintf+0x24>
    1400:	b6 01       	movw	r22, r12
    1402:	80 e2       	ldi	r24, 0x20	; 32
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	0e 94 27 0a 	call	0x144e	; 0x144e <fputc>
    140a:	2a 94       	dec	r2
    140c:	f6 cf       	rjmp	.-20     	; 0x13fa <vfprintf+0x39a>
    140e:	f6 01       	movw	r30, r12
    1410:	86 81       	ldd	r24, Z+6	; 0x06
    1412:	97 81       	ldd	r25, Z+7	; 0x07
    1414:	02 c0       	rjmp	.+4      	; 0x141a <vfprintf+0x3ba>
    1416:	8f ef       	ldi	r24, 0xFF	; 255
    1418:	9f ef       	ldi	r25, 0xFF	; 255
    141a:	2b 96       	adiw	r28, 0x0b	; 11
    141c:	e2 e1       	ldi	r30, 0x12	; 18
    141e:	0c 94 dd 0a 	jmp	0x15ba	; 0x15ba <__epilogue_restores__>

00001422 <strnlen_P>:
    1422:	fc 01       	movw	r30, r24
    1424:	05 90       	lpm	r0, Z+
    1426:	61 50       	subi	r22, 0x01	; 1
    1428:	70 40       	sbci	r23, 0x00	; 0
    142a:	01 10       	cpse	r0, r1
    142c:	d8 f7       	brcc	.-10     	; 0x1424 <strnlen_P+0x2>
    142e:	80 95       	com	r24
    1430:	90 95       	com	r25
    1432:	8e 0f       	add	r24, r30
    1434:	9f 1f       	adc	r25, r31
    1436:	08 95       	ret

00001438 <strnlen>:
    1438:	fc 01       	movw	r30, r24
    143a:	61 50       	subi	r22, 0x01	; 1
    143c:	70 40       	sbci	r23, 0x00	; 0
    143e:	01 90       	ld	r0, Z+
    1440:	01 10       	cpse	r0, r1
    1442:	d8 f7       	brcc	.-10     	; 0x143a <strnlen+0x2>
    1444:	80 95       	com	r24
    1446:	90 95       	com	r25
    1448:	8e 0f       	add	r24, r30
    144a:	9f 1f       	adc	r25, r31
    144c:	08 95       	ret

0000144e <fputc>:
    144e:	0f 93       	push	r16
    1450:	1f 93       	push	r17
    1452:	cf 93       	push	r28
    1454:	df 93       	push	r29
    1456:	fb 01       	movw	r30, r22
    1458:	23 81       	ldd	r18, Z+3	; 0x03
    145a:	21 fd       	sbrc	r18, 1
    145c:	03 c0       	rjmp	.+6      	; 0x1464 <fputc+0x16>
    145e:	8f ef       	ldi	r24, 0xFF	; 255
    1460:	9f ef       	ldi	r25, 0xFF	; 255
    1462:	2c c0       	rjmp	.+88     	; 0x14bc <fputc+0x6e>
    1464:	22 ff       	sbrs	r18, 2
    1466:	16 c0       	rjmp	.+44     	; 0x1494 <fputc+0x46>
    1468:	46 81       	ldd	r20, Z+6	; 0x06
    146a:	57 81       	ldd	r21, Z+7	; 0x07
    146c:	24 81       	ldd	r18, Z+4	; 0x04
    146e:	35 81       	ldd	r19, Z+5	; 0x05
    1470:	42 17       	cp	r20, r18
    1472:	53 07       	cpc	r21, r19
    1474:	44 f4       	brge	.+16     	; 0x1486 <fputc+0x38>
    1476:	a0 81       	ld	r26, Z
    1478:	b1 81       	ldd	r27, Z+1	; 0x01
    147a:	9d 01       	movw	r18, r26
    147c:	2f 5f       	subi	r18, 0xFF	; 255
    147e:	3f 4f       	sbci	r19, 0xFF	; 255
    1480:	31 83       	std	Z+1, r19	; 0x01
    1482:	20 83       	st	Z, r18
    1484:	8c 93       	st	X, r24
    1486:	26 81       	ldd	r18, Z+6	; 0x06
    1488:	37 81       	ldd	r19, Z+7	; 0x07
    148a:	2f 5f       	subi	r18, 0xFF	; 255
    148c:	3f 4f       	sbci	r19, 0xFF	; 255
    148e:	37 83       	std	Z+7, r19	; 0x07
    1490:	26 83       	std	Z+6, r18	; 0x06
    1492:	14 c0       	rjmp	.+40     	; 0x14bc <fputc+0x6e>
    1494:	8b 01       	movw	r16, r22
    1496:	ec 01       	movw	r28, r24
    1498:	fb 01       	movw	r30, r22
    149a:	00 84       	ldd	r0, Z+8	; 0x08
    149c:	f1 85       	ldd	r31, Z+9	; 0x09
    149e:	e0 2d       	mov	r30, r0
    14a0:	09 95       	icall
    14a2:	89 2b       	or	r24, r25
    14a4:	e1 f6       	brne	.-72     	; 0x145e <fputc+0x10>
    14a6:	d8 01       	movw	r26, r16
    14a8:	16 96       	adiw	r26, 0x06	; 6
    14aa:	8d 91       	ld	r24, X+
    14ac:	9c 91       	ld	r25, X
    14ae:	17 97       	sbiw	r26, 0x07	; 7
    14b0:	01 96       	adiw	r24, 0x01	; 1
    14b2:	17 96       	adiw	r26, 0x07	; 7
    14b4:	9c 93       	st	X, r25
    14b6:	8e 93       	st	-X, r24
    14b8:	16 97       	sbiw	r26, 0x06	; 6
    14ba:	ce 01       	movw	r24, r28
    14bc:	df 91       	pop	r29
    14be:	cf 91       	pop	r28
    14c0:	1f 91       	pop	r17
    14c2:	0f 91       	pop	r16
    14c4:	08 95       	ret

000014c6 <__ultoa_invert>:
    14c6:	fa 01       	movw	r30, r20
    14c8:	aa 27       	eor	r26, r26
    14ca:	28 30       	cpi	r18, 0x08	; 8
    14cc:	51 f1       	breq	.+84     	; 0x1522 <__ultoa_invert+0x5c>
    14ce:	20 31       	cpi	r18, 0x10	; 16
    14d0:	81 f1       	breq	.+96     	; 0x1532 <__ultoa_invert+0x6c>
    14d2:	e8 94       	clt
    14d4:	6f 93       	push	r22
    14d6:	6e 7f       	andi	r22, 0xFE	; 254
    14d8:	6e 5f       	subi	r22, 0xFE	; 254
    14da:	7f 4f       	sbci	r23, 0xFF	; 255
    14dc:	8f 4f       	sbci	r24, 0xFF	; 255
    14de:	9f 4f       	sbci	r25, 0xFF	; 255
    14e0:	af 4f       	sbci	r26, 0xFF	; 255
    14e2:	b1 e0       	ldi	r27, 0x01	; 1
    14e4:	3e d0       	rcall	.+124    	; 0x1562 <__ultoa_invert+0x9c>
    14e6:	b4 e0       	ldi	r27, 0x04	; 4
    14e8:	3c d0       	rcall	.+120    	; 0x1562 <__ultoa_invert+0x9c>
    14ea:	67 0f       	add	r22, r23
    14ec:	78 1f       	adc	r23, r24
    14ee:	89 1f       	adc	r24, r25
    14f0:	9a 1f       	adc	r25, r26
    14f2:	a1 1d       	adc	r26, r1
    14f4:	68 0f       	add	r22, r24
    14f6:	79 1f       	adc	r23, r25
    14f8:	8a 1f       	adc	r24, r26
    14fa:	91 1d       	adc	r25, r1
    14fc:	a1 1d       	adc	r26, r1
    14fe:	6a 0f       	add	r22, r26
    1500:	71 1d       	adc	r23, r1
    1502:	81 1d       	adc	r24, r1
    1504:	91 1d       	adc	r25, r1
    1506:	a1 1d       	adc	r26, r1
    1508:	20 d0       	rcall	.+64     	; 0x154a <__ultoa_invert+0x84>
    150a:	09 f4       	brne	.+2      	; 0x150e <__ultoa_invert+0x48>
    150c:	68 94       	set
    150e:	3f 91       	pop	r19
    1510:	2a e0       	ldi	r18, 0x0A	; 10
    1512:	26 9f       	mul	r18, r22
    1514:	11 24       	eor	r1, r1
    1516:	30 19       	sub	r19, r0
    1518:	30 5d       	subi	r19, 0xD0	; 208
    151a:	31 93       	st	Z+, r19
    151c:	de f6       	brtc	.-74     	; 0x14d4 <__ultoa_invert+0xe>
    151e:	cf 01       	movw	r24, r30
    1520:	08 95       	ret
    1522:	46 2f       	mov	r20, r22
    1524:	47 70       	andi	r20, 0x07	; 7
    1526:	40 5d       	subi	r20, 0xD0	; 208
    1528:	41 93       	st	Z+, r20
    152a:	b3 e0       	ldi	r27, 0x03	; 3
    152c:	0f d0       	rcall	.+30     	; 0x154c <__ultoa_invert+0x86>
    152e:	c9 f7       	brne	.-14     	; 0x1522 <__ultoa_invert+0x5c>
    1530:	f6 cf       	rjmp	.-20     	; 0x151e <__ultoa_invert+0x58>
    1532:	46 2f       	mov	r20, r22
    1534:	4f 70       	andi	r20, 0x0F	; 15
    1536:	40 5d       	subi	r20, 0xD0	; 208
    1538:	4a 33       	cpi	r20, 0x3A	; 58
    153a:	18 f0       	brcs	.+6      	; 0x1542 <__ultoa_invert+0x7c>
    153c:	49 5d       	subi	r20, 0xD9	; 217
    153e:	31 fd       	sbrc	r19, 1
    1540:	40 52       	subi	r20, 0x20	; 32
    1542:	41 93       	st	Z+, r20
    1544:	02 d0       	rcall	.+4      	; 0x154a <__ultoa_invert+0x84>
    1546:	a9 f7       	brne	.-22     	; 0x1532 <__ultoa_invert+0x6c>
    1548:	ea cf       	rjmp	.-44     	; 0x151e <__ultoa_invert+0x58>
    154a:	b4 e0       	ldi	r27, 0x04	; 4
    154c:	a6 95       	lsr	r26
    154e:	97 95       	ror	r25
    1550:	87 95       	ror	r24
    1552:	77 95       	ror	r23
    1554:	67 95       	ror	r22
    1556:	ba 95       	dec	r27
    1558:	c9 f7       	brne	.-14     	; 0x154c <__ultoa_invert+0x86>
    155a:	00 97       	sbiw	r24, 0x00	; 0
    155c:	61 05       	cpc	r22, r1
    155e:	71 05       	cpc	r23, r1
    1560:	08 95       	ret
    1562:	9b 01       	movw	r18, r22
    1564:	ac 01       	movw	r20, r24
    1566:	0a 2e       	mov	r0, r26
    1568:	06 94       	lsr	r0
    156a:	57 95       	ror	r21
    156c:	47 95       	ror	r20
    156e:	37 95       	ror	r19
    1570:	27 95       	ror	r18
    1572:	ba 95       	dec	r27
    1574:	c9 f7       	brne	.-14     	; 0x1568 <__ultoa_invert+0xa2>
    1576:	62 0f       	add	r22, r18
    1578:	73 1f       	adc	r23, r19
    157a:	84 1f       	adc	r24, r20
    157c:	95 1f       	adc	r25, r21
    157e:	a0 1d       	adc	r26, r0
    1580:	08 95       	ret

00001582 <__prologue_saves__>:
    1582:	2f 92       	push	r2
    1584:	3f 92       	push	r3
    1586:	4f 92       	push	r4
    1588:	5f 92       	push	r5
    158a:	6f 92       	push	r6
    158c:	7f 92       	push	r7
    158e:	8f 92       	push	r8
    1590:	9f 92       	push	r9
    1592:	af 92       	push	r10
    1594:	bf 92       	push	r11
    1596:	cf 92       	push	r12
    1598:	df 92       	push	r13
    159a:	ef 92       	push	r14
    159c:	ff 92       	push	r15
    159e:	0f 93       	push	r16
    15a0:	1f 93       	push	r17
    15a2:	cf 93       	push	r28
    15a4:	df 93       	push	r29
    15a6:	cd b7       	in	r28, 0x3d	; 61
    15a8:	de b7       	in	r29, 0x3e	; 62
    15aa:	ca 1b       	sub	r28, r26
    15ac:	db 0b       	sbc	r29, r27
    15ae:	0f b6       	in	r0, 0x3f	; 63
    15b0:	f8 94       	cli
    15b2:	de bf       	out	0x3e, r29	; 62
    15b4:	0f be       	out	0x3f, r0	; 63
    15b6:	cd bf       	out	0x3d, r28	; 61
    15b8:	09 94       	ijmp

000015ba <__epilogue_restores__>:
    15ba:	2a 88       	ldd	r2, Y+18	; 0x12
    15bc:	39 88       	ldd	r3, Y+17	; 0x11
    15be:	48 88       	ldd	r4, Y+16	; 0x10
    15c0:	5f 84       	ldd	r5, Y+15	; 0x0f
    15c2:	6e 84       	ldd	r6, Y+14	; 0x0e
    15c4:	7d 84       	ldd	r7, Y+13	; 0x0d
    15c6:	8c 84       	ldd	r8, Y+12	; 0x0c
    15c8:	9b 84       	ldd	r9, Y+11	; 0x0b
    15ca:	aa 84       	ldd	r10, Y+10	; 0x0a
    15cc:	b9 84       	ldd	r11, Y+9	; 0x09
    15ce:	c8 84       	ldd	r12, Y+8	; 0x08
    15d0:	df 80       	ldd	r13, Y+7	; 0x07
    15d2:	ee 80       	ldd	r14, Y+6	; 0x06
    15d4:	fd 80       	ldd	r15, Y+5	; 0x05
    15d6:	0c 81       	ldd	r16, Y+4	; 0x04
    15d8:	1b 81       	ldd	r17, Y+3	; 0x03
    15da:	aa 81       	ldd	r26, Y+2	; 0x02
    15dc:	b9 81       	ldd	r27, Y+1	; 0x01
    15de:	ce 0f       	add	r28, r30
    15e0:	d1 1d       	adc	r29, r1
    15e2:	0f b6       	in	r0, 0x3f	; 63
    15e4:	f8 94       	cli
    15e6:	de bf       	out	0x3e, r29	; 62
    15e8:	0f be       	out	0x3f, r0	; 63
    15ea:	cd bf       	out	0x3d, r28	; 61
    15ec:	ed 01       	movw	r28, r26
    15ee:	08 95       	ret

000015f0 <_exit>:
    15f0:	f8 94       	cli

000015f2 <__stop_program>:
    15f2:	ff cf       	rjmp	.-2      	; 0x15f2 <__stop_program>
