Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Dec 25 19:58:39 2023
| Host         : LegionWells running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MiniPiano_control_sets_placed.rpt
| Design       : MiniPiano
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    42 |
| Unused register locations in slices containing registers |   226 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              79 |           30 |
| No           | No                    | Yes                    |             115 |           70 |
| No           | Yes                   | No                     |              80 |           32 |
| Yes          | No                    | No                     |              14 |            6 |
| Yes          | No                    | Yes                    |              23 |           15 |
| Yes          | Yes                   | No                     |               7 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+----------------------------------------+---------------------------------+------------------+----------------+
|          Clock Signal          |              Enable Signal             |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------------------+----------------------------------------+---------------------------------+------------------+----------------+
|  light/seg_reg[5]_LDC_i_1_n_1  |                                        | light/seg_reg[5]_LDC_i_2_n_1    |                1 |              1 |
|  clk_IBUF_BUFG                 |                                        | light/seg_reg[1]_LDC_i_2_n_1    |                1 |              1 |
|  clk_IBUF_BUFG                 |                                        | light/seg_reg[7]_LDC_i_2_n_1    |                1 |              1 |
|  light/mode_reg[2]_LDC_i_1_n_1 |                                        | light/mode_reg[2]_LDC_i_2_n_1   |                1 |              1 |
|  light/mode_reg[0]_LDC_i_1_n_1 |                                        | light/mode_reg[0]_LDC_i_2_n_1   |                1 |              1 |
|  clk_IBUF_BUFG                 |                                        | light/seg_reg[4]_LDC_i_2_n_1    |                1 |              1 |
|  light/mode_reg[1]_LDC_i_1_n_1 |                                        | light/mode_reg[1]_LDC_i_2_n_1   |                1 |              1 |
|  light/seg_reg[1]_LDC_i_1_n_1  |                                        | light/seg_reg[1]_LDC_i_2_n_1    |                1 |              1 |
|  light/seg_reg[2]_LDC_i_1_n_1  |                                        | light/seg_reg[2]_LDC_i_2_n_1    |                1 |              1 |
|  light/seg_reg[6]_LDC_i_1_n_1  |                                        | light/seg_reg[6]_LDC_i_2_n_1    |                1 |              1 |
|  clk_IBUF_BUFG                 | light/seg[3]_i_1_n_1                   | light/seg_reg[1]_LDC_i_1_n_1    |                1 |              1 |
|  light/seg_reg[4]_LDC_i_1_n_1  |                                        | light/seg_reg[4]_LDC_i_2_n_1    |                1 |              1 |
|  light/seg_reg[7]_LDC_i_1_n_1  |                                        | light/seg_reg[7]_LDC_i_2_n_1    |                1 |              1 |
|  clk_IBUF_BUFG                 | light/seg[3]_i_1_n_1                   | light/seg_reg[2]_LDC_i_1_n_1    |                1 |              1 |
|  clk_IBUF_BUFG                 | light/seg[3]_i_1_n_1                   | light/seg_reg[6]_LDC_i_1_n_1    |                1 |              1 |
|  clk_IBUF_BUFG                 | light/seg[3]_i_1_n_1                   | light/seg_reg[5]_LDC_i_1_n_1    |                1 |              1 |
|  clk_IBUF_BUFG                 |                                        | light/mode_reg[0]_LDC_i_2_n_1   |                1 |              1 |
|  clk_IBUF_BUFG                 | light/seg[3]_i_1_n_1                   | light/seg_reg[4]_LDC_i_1_n_1    |                1 |              1 |
|  clk_IBUF_BUFG                 |                                        | light/mode_reg[2]_LDC_i_2_n_1   |                1 |              1 |
|  clk_IBUF_BUFG                 |                                        | light/mode_reg[2]_LDC_i_1_n_1   |                1 |              1 |
|  clk_IBUF_BUFG                 |                                        | light/mode_reg[0]_LDC_i_1_n_1   |                1 |              1 |
|  clk_IBUF_BUFG                 | light/seg[3]_i_1_n_1                   | light/seg_reg[7]_LDC_i_1_n_1    |                1 |              1 |
|  clk_IBUF_BUFG                 |                                        | light/mode_reg[1]_LDC_i_2_n_1   |                1 |              1 |
|  clk_IBUF_BUFG                 |                                        | light/mode_reg[1]_LDC_i_1_n_1   |                1 |              1 |
|  clk_IBUF_BUFG                 |                                        | light/seg_reg[6]_LDC_i_2_n_1    |                1 |              1 |
|  clk_IBUF_BUFG                 |                                        | light/seg_reg[2]_LDC_i_2_n_1    |                1 |              1 |
|  clk_IBUF_BUFG                 |                                        | light/seg_reg[5]_LDC_i_2_n_1    |                1 |              1 |
|  clk_IBUF_BUFG                 | light/seg[3]_i_1_n_1                   | buzzer/u4/cnt_reg[31]_0         |                1 |              2 |
|  light/nextstate               |                                        |                                 |                1 |              4 |
|  buzzer/u2/cd1/clk_out         | buzzer/u2/level_reg_0_3_0_0_i_2_n_1    |                                 |                2 |              7 |
|  buzzer/u2/cd1/clk_out         |                                        | buzzer/u2/user_level[6]_i_1_n_1 |                2 |              7 |
|  clk_IBUF_BUFG                 | light/seg_2[7]_i_1_n_1                 |                                 |                4 |              7 |
|  clk_IBUF_BUFG                 | buzzer/u2/cnt_learning_mode[6]_i_1_n_1 | buzzer/u4/cnt_reg[31]_0         |                4 |              7 |
|  clk_IBUF_BUFG                 | buzzer/u1/sel                          | buzzer/u1/cnt0                  |                3 |              7 |
|  clk_IBUF_BUFG                 | buzzer/u1/T_final_next                 |                                 |                2 |              7 |
|  clk_IBUF_BUFG                 | light/nextstate                        | buzzer/u4/cnt_reg[31]_0         |                4 |              8 |
|  clk_IBUF_BUFG                 |                                        |                                 |                6 |             10 |
|  buzzer/u2/E[0]                |                                        |                                 |                3 |             11 |
|  clk_IBUF_BUFG                 |                                        | buzzer/u1/count[0]_i_1_n_1      |                8 |             32 |
|  clk_IBUF_BUFG                 |                                        | buzzer/u2/cd1/count[31]_i_1_n_1 |               14 |             33 |
|  n_0_926_BUFG                  |                                        |                                 |               20 |             54 |
|  clk_IBUF_BUFG                 |                                        | buzzer/u4/cnt_reg[31]_0         |               57 |            102 |
+--------------------------------+----------------------------------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    27 |
| 2      |                     1 |
| 4      |                     1 |
| 7      |                     6 |
| 8      |                     1 |
| 10     |                     1 |
| 11     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


