# clk_divider
A simple clock_divider module with parametrized division and divider register width. Defaults to 1 MHz clock output based on a 125 MHz clock input, with a 32-bit divider.
