<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pack_arm.cc source code [halide/build-apps/ruy/ruy/pack_arm.cc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'halide/build-apps/ruy/ruy/pack_arm.cc'; var root_path = '../../../..'; var data_path = '../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>halide</a>/<a href='../..'>build-apps</a>/<a href='..'>ruy</a>/<a href='./'>ruy</a>/<a href='pack_arm.cc.html'>pack_arm.cc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* Copyright 2019 Google LLC. All Rights Reserved.</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>Licensed under the Apache License, Version 2.0 (the "License");</i></td></tr>
<tr><th id="4">4</th><td><i>you may not use this file except in compliance with the License.</i></td></tr>
<tr><th id="5">5</th><td><i>You may obtain a copy of the License at</i></td></tr>
<tr><th id="6">6</th><td><i></i></td></tr>
<tr><th id="7">7</th><td><i>    <a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a></i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i>Unless required by applicable law or agreed to in writing, software</i></td></tr>
<tr><th id="10">10</th><td><i>distributed under the License is distributed on an "AS IS" BASIS,</i></td></tr>
<tr><th id="11">11</th><td><i>WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</i></td></tr>
<tr><th id="12">12</th><td><i>See the License for the specific language governing permissions and</i></td></tr>
<tr><th id="13">13</th><td><i>limitations under the License.</i></td></tr>
<tr><th id="14">14</th><td><i>==============================================================================*/</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="pack_arm.h.html">"ruy/pack_arm.h"</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include &lt;cstdint&gt;</u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="asm_helpers.h.html">"ruy/asm_helpers.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="opt_set.h.html">"ruy/opt_set.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="pack_common.h.html">"ruy/pack_common.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="platform.h.html">"ruy/platform.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="profiler/instrumentation.h.html">"ruy/profiler/instrumentation.h"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#<span data-ppcond="26">if</span> <a class="macro" href="platform.h.html#87" title="0" data-ref="_M/RUY_PLATFORM_NEON">RUY_PLATFORM_NEON</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include &lt;arm_neon.h&gt;</u></td></tr>
<tr><th id="28">28</th><td><u>#<span data-ppcond="26">endif</span></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>namespace</b> <span class="namespace">ruy</span> {</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">if</span> <a class="macro" href="platform.h.html#96" title="(0 &amp;&amp; 0)" data-ref="_M/RUY_PLATFORM_NEON_64">RUY_PLATFORM_NEON_64</a> &amp;&amp; <a class="macro" href="opt_set.h.html#49" title="(((~0) &amp; 0x2) != 0)" data-ref="_M/RUY_OPT">RUY_OPT</a>(ASM)</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><em>void</em> Pack8bitColMajorForNeon(<em>const</em> <em>void</em>* src_ptr0, <em>const</em> <em>void</em>* src_ptr1,</td></tr>
<tr><th id="35">35</th><td>                             <em>const</em> <em>void</em>* src_ptr2, <em>const</em> <em>void</em>* src_ptr3,</td></tr>
<tr><th id="36">36</th><td>                             <em>int</em> src_inc0, <em>int</em> src_inc1, <em>int</em> src_inc2,</td></tr>
<tr><th id="37">37</th><td>                             <em>int</em> src_inc3, <em>int</em> src_rows, <em>int</em> src_zero_point,</td></tr>
<tr><th id="38">38</th><td>                             std::int8_t* packed_ptr, std::int32_t* sums_ptr,</td></tr>
<tr><th id="39">39</th><td>                             <em>int</em> input_xor) {</td></tr>
<tr><th id="40">40</th><td>  profiler::ScopeLabel label(<q>"Pack (kNeon)"</q>);</td></tr>
<tr><th id="41">41</th><td>  <b>asm</b> <em>volatile</em>(</td></tr>
<tr><th id="42">42</th><td>      <i>// clang-format off</i></td></tr>
<tr><th id="43">43</th><td><i>          // v26 will be the vector to XOR input values with to perform</i></td></tr>
<tr><th id="44">44</th><td><i>          // any input data type conversion (e.g. uint8 to int8).</i></td></tr>
<tr><th id="45">45</th><td>          <q>"dup v26.16b, %w[input_xor]\n"</q></td></tr>
<tr><th id="46">46</th><td>          <i>// w1 will be the number of rows already loaded.</i></td></tr>
<tr><th id="47">47</th><td>          <q>"mov w1, #0\n"</q></td></tr>
<tr><th id="48">48</th><td>          <i>// v28--v32 will be used to accumulate the sums</i></td></tr>
<tr><th id="49">49</th><td>          <q>"movi v28.4s, #0\n"</q></td></tr>
<tr><th id="50">50</th><td>          <q>"movi v29.4s, #0\n"</q></td></tr>
<tr><th id="51">51</th><td>          <q>"movi v30.4s, #0\n"</q></td></tr>
<tr><th id="52">52</th><td>          <q>"movi v31.4s, #0\n"</q></td></tr>
<tr><th id="53">53</th><td>          <i>// Let w2 be `rows` rounded down to multiple of 16.</i></td></tr>
<tr><th id="54">54</th><td>          <q>"ands w2, %w[rows], #-16\n"</q></td></tr>
<tr><th id="55">55</th><td>          <i>// If there are no full blocks of 16 rows to process, jump to the</i></td></tr>
<tr><th id="56">56</th><td><i>          // code handling the last &lt; 16 rows.</i></td></tr>
<tr><th id="57">57</th><td>          <q>"beq 3f\n"</q></td></tr>
<tr><th id="58">58</th><td>          <i>// Load the first block of 16 rows.</i></td></tr>
<tr><th id="59">59</th><td>          <q>"add w1, w1, #16\n"</q></td></tr>
<tr><th id="60">60</th><td>          <q>"ld1 {v0.16b}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="61">61</th><td>          <q>"ld1 {v1.16b}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="62">62</th><td>          <i>// Check if these were the only full block of 16 rows to load.</i></td></tr>
<tr><th id="63">63</th><td>          <q>"cmp w1, w2\n"</q></td></tr>
<tr><th id="64">64</th><td>          <q>"ld1 {v2.16b}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="65">65</th><td>          <q>"ld1 {v3.16b}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="66">66</th><td>          <i>// In that case, jump to the code handling the last loaded block of</i></td></tr>
<tr><th id="67">67</th><td><i>          // 16 rows.</i></td></tr>
<tr><th id="68">68</th><td>          <q>"beq 2f\n"</q></td></tr>
<tr><th id="69">69</th><td>          <i>// Main loop processing blocks of 16 rows.</i></td></tr>
<tr><th id="70">70</th><td>          <q>"1:\n"</q></td></tr>
<tr><th id="71">71</th><td>          <i>// Load the next 16 rows, interleaved with the XOR input type</i></td></tr>
<tr><th id="72">72</th><td><i>          // conversion (e.g. uint8-&gt;int8) on the already loaded inputs.</i></td></tr>
<tr><th id="73">73</th><td>          <q>"add w1, w1, #16\n"</q></td></tr>
<tr><th id="74">74</th><td>          <q>"eor v4.16b, v0.16b, v26.16b\n"</q></td></tr>
<tr><th id="75">75</th><td>          <q>"ld1 {v0.16b}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="76">76</th><td>          <q>"eor v5.16b, v1.16b, v26.16b\n"</q></td></tr>
<tr><th id="77">77</th><td>          <q>"ld1 {v1.16b}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="78">78</th><td>          <q>"eor v6.16b, v2.16b, v26.16b\n"</q></td></tr>
<tr><th id="79">79</th><td>          <q>"ld1 {v2.16b}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="80">80</th><td>          <q>"eor v7.16b, v3.16b, v26.16b\n"</q></td></tr>
<tr><th id="81">81</th><td>          <q>"ld1 {v3.16b}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="82">82</th><td>          <i>// Compute the sums, interleaved with storing to the packed matrix.</i></td></tr>
<tr><th id="83">83</th><td>          <q>"saddlp v16.8h, v4.16b\n"</q></td></tr>
<tr><th id="84">84</th><td>          <q>"str q4, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="85">85</th><td>          <q>"saddlp v17.8h, v5.16b\n"</q></td></tr>
<tr><th id="86">86</th><td>          <q>"str q5, [%[packed_ptr], #16]\n"</q></td></tr>
<tr><th id="87">87</th><td>          <q>"saddlp v18.8h, v6.16b\n"</q></td></tr>
<tr><th id="88">88</th><td>          <q>"str q6, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="89">89</th><td>          <q>"saddlp v19.8h, v7.16b\n"</q></td></tr>
<tr><th id="90">90</th><td>          <q>"str q7, [%[packed_ptr], #48]\n"</q></td></tr>
<tr><th id="91">91</th><td>          <q>"sadalp v28.4s, v16.8h\n"</q></td></tr>
<tr><th id="92">92</th><td>          <i>// Was this the last block of 16 rows to load?</i></td></tr>
<tr><th id="93">93</th><td>          <q>"cmp w1, w2\n"</q></td></tr>
<tr><th id="94">94</th><td>          <q>"sadalp v29.4s, v17.8h\n"</q></td></tr>
<tr><th id="95">95</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #64\n"</q></td></tr>
<tr><th id="96">96</th><td>          <q>"sadalp v30.4s, v18.8h\n"</q></td></tr>
<tr><th id="97">97</th><td>          <q>"sadalp v31.4s, v19.8h\n"</q></td></tr>
<tr><th id="98">98</th><td>          <i>// End of main loop on blocks of 16 rows.</i></td></tr>
<tr><th id="99">99</th><td>          <q>"bne 1b\n"</q></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>          <i>// Code handling the last already-loaded block of 16 rows.</i></td></tr>
<tr><th id="102">102</th><td>          <q>"2:\n"</q></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>          <i>// Process the last loaded full 16x4 block.</i></td></tr>
<tr><th id="105">105</th><td>          <q>"eor v4.16b, v0.16b, v26.16b\n"</q></td></tr>
<tr><th id="106">106</th><td>          <q>"eor v5.16b, v1.16b, v26.16b\n"</q></td></tr>
<tr><th id="107">107</th><td>          <q>"eor v6.16b, v2.16b, v26.16b\n"</q></td></tr>
<tr><th id="108">108</th><td>          <q>"eor v7.16b, v3.16b, v26.16b\n"</q></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>          <q>"saddlp v16.8h, v4.16b\n"</q></td></tr>
<tr><th id="111">111</th><td>          <q>"str q4, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="112">112</th><td>          <q>"saddlp v17.8h, v5.16b\n"</q></td></tr>
<tr><th id="113">113</th><td>          <q>"str q5, [%[packed_ptr], #16]\n"</q></td></tr>
<tr><th id="114">114</th><td>          <q>"saddlp v18.8h, v6.16b\n"</q></td></tr>
<tr><th id="115">115</th><td>          <q>"str q6, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="116">116</th><td>          <q>"saddlp v19.8h, v7.16b\n"</q></td></tr>
<tr><th id="117">117</th><td>          <q>"str q7, [%[packed_ptr], #48]\n"</q></td></tr>
<tr><th id="118">118</th><td>          <q>"sadalp v28.4s, v16.8h\n"</q></td></tr>
<tr><th id="119">119</th><td>          <q>"sadalp v29.4s, v17.8h\n"</q></td></tr>
<tr><th id="120">120</th><td>          <q>"sadalp v30.4s, v18.8h\n"</q></td></tr>
<tr><th id="121">121</th><td>          <q>"sadalp v31.4s, v19.8h\n"</q></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #64\n"</q></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>          <i>// End of code handling full blocks of 16 rows.</i></td></tr>
<tr><th id="126">126</th><td><i>          // Now we handle any remaining rows.</i></td></tr>
<tr><th id="127">127</th><td>          <q>"3:\n"</q></td></tr>
<tr><th id="128">128</th><td>          <i>// Let w2 be the number of rows left to handle.</i></td></tr>
<tr><th id="129">129</th><td>          <q>"ands w2, %w[rows], #15\n"</q></td></tr>
<tr><th id="130">130</th><td>          <i>// If w2==0, there are no remaining rows, jump to the end.</i></td></tr>
<tr><th id="131">131</th><td>          <q>"beq 4f\n"</q></td></tr>
<tr><th id="132">132</th><td>          <i>// Zero out a 16x4 block in registers, which we'll partially overwrite</i></td></tr>
<tr><th id="133">133</th><td><i>          // with any remaining rows.</i></td></tr>
<tr><th id="134">134</th><td>          <q>"dup v0.16b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="135">135</th><td>          <q>"dup v1.16b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="136">136</th><td>          <q>"dup v2.16b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="137">137</th><td>          <q>"dup v3.16b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="138">138</th><td><u>#define RUY_LOAD_ONE_ROW(R)                   \</u></td></tr>
<tr><th id="139">139</th><td><u>  "cmp w2, #" #R "\n"                         \</u></td></tr>
<tr><th id="140">140</th><td><u>  "beq 5f\n"                                  \</u></td></tr>
<tr><th id="141">141</th><td><u>  "ld1 { v0.b }[" #R "], [%[src_ptr0]], #1\n" \</u></td></tr>
<tr><th id="142">142</th><td><u>  "ld1 { v1.b }[" #R "], [%[src_ptr1]], #1\n" \</u></td></tr>
<tr><th id="143">143</th><td><u>  "ld1 { v2.b }[" #R "], [%[src_ptr2]], #1\n" \</u></td></tr>
<tr><th id="144">144</th><td><u>  "ld1 { v3.b }[" #R "], [%[src_ptr3]], #1\n"</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>          RUY_LOAD_ONE_ROW(<var>0</var>)</td></tr>
<tr><th id="147">147</th><td>          RUY_LOAD_ONE_ROW(<var>1</var>)</td></tr>
<tr><th id="148">148</th><td>          RUY_LOAD_ONE_ROW(<var>2</var>)</td></tr>
<tr><th id="149">149</th><td>          RUY_LOAD_ONE_ROW(<var>3</var>)</td></tr>
<tr><th id="150">150</th><td>          RUY_LOAD_ONE_ROW(<var>4</var>)</td></tr>
<tr><th id="151">151</th><td>          RUY_LOAD_ONE_ROW(<var>5</var>)</td></tr>
<tr><th id="152">152</th><td>          RUY_LOAD_ONE_ROW(<var>6</var>)</td></tr>
<tr><th id="153">153</th><td>          RUY_LOAD_ONE_ROW(<var>7</var>)</td></tr>
<tr><th id="154">154</th><td>          RUY_LOAD_ONE_ROW(<var>8</var>)</td></tr>
<tr><th id="155">155</th><td>          RUY_LOAD_ONE_ROW(<var>9</var>)</td></tr>
<tr><th id="156">156</th><td>          RUY_LOAD_ONE_ROW(<var>10</var>)</td></tr>
<tr><th id="157">157</th><td>          RUY_LOAD_ONE_ROW(<var>11</var>)</td></tr>
<tr><th id="158">158</th><td>          RUY_LOAD_ONE_ROW(<var>12</var>)</td></tr>
<tr><th id="159">159</th><td>          RUY_LOAD_ONE_ROW(<var>13</var>)</td></tr>
<tr><th id="160">160</th><td>          RUY_LOAD_ONE_ROW(<var>14</var>)</td></tr>
<tr><th id="161">161</th><td>          <i>// Here we know that w2==15, so RUY_LOAD_ONE_ROW(15) would be a no-op.</i></td></tr>
<tr><th id="162">162</th><td><u>#undef RUY_LOAD_ONE_ROW</u></td></tr>
<tr><th id="163">163</th><td>          <q>"5:\n"</q></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>          <i>// Process the last zero-padded 16x4 block.</i></td></tr>
<tr><th id="166">166</th><td>          <q>"eor v4.16b, v0.16b, v26.16b\n"</q></td></tr>
<tr><th id="167">167</th><td>          <q>"eor v5.16b, v1.16b, v26.16b\n"</q></td></tr>
<tr><th id="168">168</th><td>          <q>"eor v6.16b, v2.16b, v26.16b\n"</q></td></tr>
<tr><th id="169">169</th><td>          <q>"eor v7.16b, v3.16b, v26.16b\n"</q></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>          <q>"saddlp v16.8h, v4.16b\n"</q></td></tr>
<tr><th id="172">172</th><td>          <q>"saddlp v17.8h, v5.16b\n"</q></td></tr>
<tr><th id="173">173</th><td>          <q>"saddlp v18.8h, v6.16b\n"</q></td></tr>
<tr><th id="174">174</th><td>          <q>"saddlp v19.8h, v7.16b\n"</q></td></tr>
<tr><th id="175">175</th><td>          <q>"sadalp v28.4s, v16.8h\n"</q></td></tr>
<tr><th id="176">176</th><td>          <q>"sadalp v29.4s, v17.8h\n"</q></td></tr>
<tr><th id="177">177</th><td>          <q>"sadalp v30.4s, v18.8h\n"</q></td></tr>
<tr><th id="178">178</th><td>          <q>"sadalp v31.4s, v19.8h\n"</q></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>          <q>"str q4, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="181">181</th><td>          <q>"str q5, [%[packed_ptr], #16]\n"</q></td></tr>
<tr><th id="182">182</th><td>          <q>"str q6, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="183">183</th><td>          <q>"str q7, [%[packed_ptr], #48]\n"</q></td></tr>
<tr><th id="184">184</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #64\n"</q></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>          <q>"4:\n"</q></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>          <i>// Horizontal reduction of the registers used to accumulate sums.</i></td></tr>
<tr><th id="189">189</th><td>          <q>"addp v28.4s, v28.4s, v29.4s\n"</q></td></tr>
<tr><th id="190">190</th><td>          <q>"addp v30.4s, v30.4s, v31.4s\n"</q></td></tr>
<tr><th id="191">191</th><td>          <q>"addp v28.4s, v28.4s, v30.4s\n"</q></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>          <i>// Store the sums.</i></td></tr>
<tr><th id="194">194</th><td>          <q>"cmp %[sums_ptr], #0\n"</q></td></tr>
<tr><th id="195">195</th><td>          <q>"beq 6f\n"</q></td></tr>
<tr><th id="196">196</th><td>          <q>"st1 {v28.4s}, [%[sums_ptr]], #16\n"</q></td></tr>
<tr><th id="197">197</th><td>          <q>"6:\n"</q></td></tr>
<tr><th id="198">198</th><td>      <i>// clang-format on</i></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>      : [src_ptr0] <q>"+r"</q>(src_ptr0), [src_ptr1] <q>"+r"</q>(src_ptr1),</td></tr>
<tr><th id="201">201</th><td>        [src_ptr2] <q>"+r"</q>(src_ptr2), [src_ptr3] <q>"+r"</q>(src_ptr3),</td></tr>
<tr><th id="202">202</th><td>        [packed_ptr] <q>"+r"</q>(packed_ptr), [sums_ptr] <q>"+r"</q>(sums_ptr)</td></tr>
<tr><th id="203">203</th><td>      : [src_inc0] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc0)),</td></tr>
<tr><th id="204">204</th><td>        [src_inc1] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc1)),</td></tr>
<tr><th id="205">205</th><td>        [src_inc2] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc2)),</td></tr>
<tr><th id="206">206</th><td>        [src_inc3] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc3)),</td></tr>
<tr><th id="207">207</th><td>        [rows] <q>"r"</q>(src_rows), [src_zero_point] <q>"r"</q>(src_zero_point),</td></tr>
<tr><th id="208">208</th><td>        [input_xor] <q>"r"</q>(input_xor)</td></tr>
<tr><th id="209">209</th><td>      : <q>"cc"</q>, <q>"memory"</q>, <q>"x1"</q>, <q>"x2"</q>, <q>"v0"</q>, <q>"v1"</q>, <q>"v2"</q>, <q>"v3"</q>, <q>"v4"</q>, <q>"v5"</q>, <q>"v6"</q>,</td></tr>
<tr><th id="210">210</th><td>        <q>"v7"</q>, <q>"v8"</q>, <q>"v9"</q>, <q>"v10"</q>, <q>"v11"</q>, <q>"v12"</q>, <q>"v13"</q>, <q>"v14"</q>, <q>"v15"</q>, <q>"v16"</q>,</td></tr>
<tr><th id="211">211</th><td>        <q>"v17"</q>, <q>"v18"</q>, <q>"v19"</q>, <q>"v20"</q>, <q>"v21"</q>, <q>"v22"</q>, <q>"v23"</q>, <q>"v24"</q>, <q>"v25"</q>, <q>"v26"</q>,</td></tr>
<tr><th id="212">212</th><td>        <q>"v27"</q>, <q>"v28"</q>, <q>"v29"</q>, <q>"v30"</q>, <q>"v31"</q>);</td></tr>
<tr><th id="213">213</th><td>}</td></tr>
<tr><th id="214">214</th><td><u>#<span data-ppcond="32">endif</span></u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u>#<span data-ppcond="216">if</span> <a class="macro" href="platform.h.html#91" title="(0 &amp;&amp; 0)" data-ref="_M/RUY_PLATFORM_NEON_32">RUY_PLATFORM_NEON_32</a> &amp;&amp; <a class="macro" href="opt_set.h.html#49" title="(((~0) &amp; 0x2) != 0)" data-ref="_M/RUY_OPT">RUY_OPT</a>(ASM)</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><u>#define RUY_OFFSET_SRC_PTR0 0</u></td></tr>
<tr><th id="219">219</th><td><u>#define RUY_OFFSET_SRC_PTR1 4</u></td></tr>
<tr><th id="220">220</th><td><u>#define RUY_OFFSET_SRC_PTR2 8</u></td></tr>
<tr><th id="221">221</th><td><u>#define RUY_OFFSET_SRC_PTR3 12</u></td></tr>
<tr><th id="222">222</th><td><u>#define RUY_OFFSET_SUMS_PTR 16</u></td></tr>
<tr><th id="223">223</th><td><u>#define RUY_OFFSET_PACKED_PTR 20</u></td></tr>
<tr><th id="224">224</th><td><u>#define RUY_OFFSET_SRC_INC0 24</u></td></tr>
<tr><th id="225">225</th><td><u>#define RUY_OFFSET_SRC_INC1 28</u></td></tr>
<tr><th id="226">226</th><td><u>#define RUY_OFFSET_SRC_INC2 32</u></td></tr>
<tr><th id="227">227</th><td><u>#define RUY_OFFSET_SRC_INC3 36</u></td></tr>
<tr><th id="228">228</th><td><u>#define RUY_OFFSET_SRC_ROWS 40</u></td></tr>
<tr><th id="229">229</th><td><u>#define RUY_OFFSET_SRC_ZERO_POINT 44</u></td></tr>
<tr><th id="230">230</th><td><u>#define RUY_OFFSET_INPUT_XOR 48</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><b>template</b> &lt;<b>typename</b> Params&gt;</td></tr>
<tr><th id="233">233</th><td><em>void</em> CheckOffsetsInPackParams8bit(<em>const</em> Params&amp;) {</td></tr>
<tr><th id="234">234</th><td>  <b>static_assert</b>(offsetof(Params, src_ptr0) == RUY_OFFSET_SRC_PTR0, <q>""</q>);</td></tr>
<tr><th id="235">235</th><td>  <b>static_assert</b>(offsetof(Params, src_ptr1) == RUY_OFFSET_SRC_PTR1, <q>""</q>);</td></tr>
<tr><th id="236">236</th><td>  <b>static_assert</b>(offsetof(Params, src_ptr2) == RUY_OFFSET_SRC_PTR2, <q>""</q>);</td></tr>
<tr><th id="237">237</th><td>  <b>static_assert</b>(offsetof(Params, src_ptr3) == RUY_OFFSET_SRC_PTR3, <q>""</q>);</td></tr>
<tr><th id="238">238</th><td>  <b>static_assert</b>(offsetof(Params, sums_ptr) == RUY_OFFSET_SUMS_PTR, <q>""</q>);</td></tr>
<tr><th id="239">239</th><td>  <b>static_assert</b>(offsetof(Params, packed_ptr) == RUY_OFFSET_PACKED_PTR, <q>""</q>);</td></tr>
<tr><th id="240">240</th><td>  <b>static_assert</b>(offsetof(Params, src_inc0) == RUY_OFFSET_SRC_INC0, <q>""</q>);</td></tr>
<tr><th id="241">241</th><td>  <b>static_assert</b>(offsetof(Params, src_inc1) == RUY_OFFSET_SRC_INC1, <q>""</q>);</td></tr>
<tr><th id="242">242</th><td>  <b>static_assert</b>(offsetof(Params, src_inc2) == RUY_OFFSET_SRC_INC2, <q>""</q>);</td></tr>
<tr><th id="243">243</th><td>  <b>static_assert</b>(offsetof(Params, src_inc3) == RUY_OFFSET_SRC_INC3, <q>""</q>);</td></tr>
<tr><th id="244">244</th><td>  <b>static_assert</b>(offsetof(Params, src_rows) == RUY_OFFSET_SRC_ROWS, <q>""</q>);</td></tr>
<tr><th id="245">245</th><td>  <b>static_assert</b>(offsetof(Params, src_zero_point) == RUY_OFFSET_SRC_ZERO_POINT,</td></tr>
<tr><th id="246">246</th><td>                <q>""</q>);</td></tr>
<tr><th id="247">247</th><td>  <b>static_assert</b>(offsetof(Params, input_xor) == RUY_OFFSET_INPUT_XOR, <q>""</q>);</td></tr>
<tr><th id="248">248</th><td>}</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><i>// No attempt made at making this code efficient on A55-ish cores yet.</i></td></tr>
<tr><th id="251">251</th><td><em>void</em> Pack8bitColMajorForNeon4Cols(<em>const</em> PackParams8bit&amp; params) {</td></tr>
<tr><th id="252">252</th><td>  CheckOffsetsInPackParams8bit(params);</td></tr>
<tr><th id="253">253</th><td>  profiler::ScopeLabel label(<q>"Pack (kNeon)"</q>);</td></tr>
<tr><th id="254">254</th><td>  <em>const</em> <em>void</em>* src_ptr0 = params.src_ptr0;</td></tr>
<tr><th id="255">255</th><td>  <em>const</em> <em>void</em>* src_ptr1 = params.src_ptr1;</td></tr>
<tr><th id="256">256</th><td>  <em>const</em> <em>void</em>* src_ptr2 = params.src_ptr2;</td></tr>
<tr><th id="257">257</th><td>  <em>const</em> <em>void</em>* src_ptr3 = params.src_ptr3;</td></tr>
<tr><th id="258">258</th><td>  <em>const</em> <em>int</em> src_inc0 = params.src_inc0;</td></tr>
<tr><th id="259">259</th><td>  <em>const</em> <em>int</em> src_inc1 = params.src_inc1;</td></tr>
<tr><th id="260">260</th><td>  <em>const</em> <em>int</em> src_inc2 = params.src_inc2;</td></tr>
<tr><th id="261">261</th><td>  <em>const</em> <em>int</em> src_inc3 = params.src_inc3;</td></tr>
<tr><th id="262">262</th><td>  <em>const</em> std::int8_t* packed_ptr = params.packed_ptr;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <b>asm</b> <em>volatile</em>(</td></tr>
<tr><th id="265">265</th><td>      <i>// clang-format off</i></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>          <q>"ldr r2, [%[params], #"</q> RUY_STR(RUY_OFFSET_INPUT_XOR) <q>"]\n"</q></td></tr>
<tr><th id="268">268</th><td>          <q>"vdup.8 q11, r2\n"</q></td></tr>
<tr><th id="269">269</th><td>          <q>"mov r1, #0\n"</q></td></tr>
<tr><th id="270">270</th><td>          <i>// Zero-out the accumulators</i></td></tr>
<tr><th id="271">271</th><td>          <q>"vmov.i32 q12, #0\n"</q></td></tr>
<tr><th id="272">272</th><td>          <q>"vmov.i32 q13, #0\n"</q></td></tr>
<tr><th id="273">273</th><td>          <q>"vmov.i32 q14, #0\n"</q></td></tr>
<tr><th id="274">274</th><td>          <q>"vmov.i32 q15, #0\n"</q></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>          <i>// Round down src_rows to nearest multiple of 16.</i></td></tr>
<tr><th id="277">277</th><td>          <q>"ldr r3, [%[params], #"</q> RUY_STR(RUY_OFFSET_SRC_ROWS) <q>"]\n"</q></td></tr>
<tr><th id="278">278</th><td>          <q>"and r2, r3, #-16\n"</q></td></tr>
<tr><th id="279">279</th><td>          <q>"cmp r1, r2\n"</q></td></tr>
<tr><th id="280">280</th><td>          <q>"beq 3f\n"</q></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>          <q>"1:\n"</q></td></tr>
<tr><th id="283">283</th><td>          <q>"add r1, r1, #16\n"</q></td></tr>
<tr><th id="284">284</th><td>          <i>/* Load q0 */</i></td></tr>
<tr><th id="285">285</th><td>          <q>"vld1.8 {d0, d1}, [%[src_ptr0]]\n"</q></td></tr>
<tr><th id="286">286</th><td>          <q>"add %[src_ptr0], %[src_ptr0], %[src_inc0]\n"</q></td></tr>
<tr><th id="287">287</th><td>          RUY_PREFETCH_LOAD(<q>"pld [%[src_ptr0]]\n"</q>)</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>          <i>/* Load q1 */</i></td></tr>
<tr><th id="290">290</th><td>          <q>"vld1.8 {d2, d3}, [%[src_ptr1]]\n"</q></td></tr>
<tr><th id="291">291</th><td>          <q>"add %[src_ptr1], %[src_ptr1], %[src_inc1]\n"</q></td></tr>
<tr><th id="292">292</th><td>          RUY_PREFETCH_LOAD(<q>"pld [%[src_ptr1]]\n"</q>)</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>          <q>"veor.8 q4, q0, q11\n"</q></td></tr>
<tr><th id="295">295</th><td>          <q>"veor.8 q5, q1, q11\n"</q></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>          <i>// Pairwise add in to 16b accumulators.</i></td></tr>
<tr><th id="298">298</th><td>          <q>"vpaddl.s8 q8, q4\n"</q></td></tr>
<tr><th id="299">299</th><td>          <q>"vpaddl.s8 q9, q5\n"</q></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>          <q>"vst1.32 {q4}, [%[packed_ptr]]!\n"</q></td></tr>
<tr><th id="302">302</th><td>          <q>"vst1.32 {q5}, [%[packed_ptr]]!\n"</q></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>          <i>// Pairwise add accumulate into 32b accumulators.</i></td></tr>
<tr><th id="305">305</th><td><i>          // q12 and q13 contain 4x32b accumulators</i></td></tr>
<tr><th id="306">306</th><td>          <q>"vpadal.s16 q12, q8\n"</q></td></tr>
<tr><th id="307">307</th><td>          <q>"vpadal.s16 q13, q9\n"</q></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>          <i>// Now do the same for src_ptr2 and src_ptr3.</i></td></tr>
<tr><th id="310">310</th><td>          <q>"vld1.8 {d0, d1}, [%[src_ptr2]]\n"</q></td></tr>
<tr><th id="311">311</th><td>          <q>"add %[src_ptr2], %[src_ptr2], %[src_inc2]\n"</q></td></tr>
<tr><th id="312">312</th><td>          RUY_PREFETCH_LOAD(<q>"pld [%[src_ptr2]]\n"</q>)</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>          <q>"vld1.8 {d2, d3}, [%[src_ptr3]]\n"</q></td></tr>
<tr><th id="315">315</th><td>          <q>"add %[src_ptr3], %[src_ptr3], %[src_inc3]\n"</q></td></tr>
<tr><th id="316">316</th><td>          RUY_PREFETCH_LOAD(<q>"pld [%[src_ptr3]]\n"</q>)</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>          <q>"veor.8 q4, q0, q11\n"</q></td></tr>
<tr><th id="319">319</th><td>          <q>"veor.8 q5, q1, q11\n"</q></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>          <q>"vpaddl.s8 q8, q4\n"</q></td></tr>
<tr><th id="322">322</th><td>          <q>"vpaddl.s8 q9, q5\n"</q></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>          <q>"vst1.32 {q4}, [%[packed_ptr]]!\n"</q></td></tr>
<tr><th id="325">325</th><td>          <q>"vst1.32 {q5}, [%[packed_ptr]]!\n"</q></td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>          <i>// Pairwise add accumulate into 32b accumulators.</i></td></tr>
<tr><th id="328">328</th><td><i>          // q14 and q15 contain 4x32b accumulators</i></td></tr>
<tr><th id="329">329</th><td>          <q>"vpadal.s16 q14, q8\n"</q></td></tr>
<tr><th id="330">330</th><td>          <q>"vpadal.s16 q15, q9\n"</q></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>          <q>"cmp r1, r2\n"</q></td></tr>
<tr><th id="333">333</th><td>          <q>"bne 1b\n"</q></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>          <q>"3:\n"</q></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>          <i>// Now pack the last (num_rows % 16) rows.</i></td></tr>
<tr><th id="338">338</th><td>          <q>"ldr r3, [%[params], #"</q> RUY_STR(RUY_OFFSET_SRC_ROWS) <q>"]\n"</q></td></tr>
<tr><th id="339">339</th><td>          <q>"ands r2, r3, #15\n"</q></td></tr>
<tr><th id="340">340</th><td>          <q>"beq 4f\n"</q></td></tr>
<tr><th id="341">341</th><td>          <q>"ldr r3, [%[params], #"</q> RUY_STR(RUY_OFFSET_SRC_ZERO_POINT) <q>"]\n"</q></td></tr>
<tr><th id="342">342</th><td>          <q>"vdup.8 q0, r3\n"</q></td></tr>
<tr><th id="343">343</th><td>          <q>"vdup.8 q1, r3\n"</q></td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><i>// First, read/accumulate/write for src_ptr0 and src_ptr1.</i></td></tr>
<tr><th id="346">346</th><td><u>#define RUY_LOAD_ONE_ROW1(I, R)            \</u></td></tr>
<tr><th id="347">347</th><td><u>  "cmp r2, #" #I "\n"                      \</u></td></tr>
<tr><th id="348">348</th><td><u>  "beq 5f\n"                               \</u></td></tr>
<tr><th id="349">349</th><td><u>  "vld1.8 { d0[" #R "]}, [%[src_ptr0]]!\n" \</u></td></tr>
<tr><th id="350">350</th><td><u>  "vld1.8 { d2[" #R "]}, [%[src_ptr1]]!\n"</u> \</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>          RUY_LOAD_ONE_ROW1(<var>0</var>, <var>0</var>)</td></tr>
<tr><th id="353">353</th><td>          RUY_LOAD_ONE_ROW1(<var>1</var>, <var>1</var>)</td></tr>
<tr><th id="354">354</th><td>          RUY_LOAD_ONE_ROW1(<var>2</var>, <var>2</var>)</td></tr>
<tr><th id="355">355</th><td>          RUY_LOAD_ONE_ROW1(<var>3</var>, <var>3</var>)</td></tr>
<tr><th id="356">356</th><td>          RUY_LOAD_ONE_ROW1(<var>4</var>, <var>4</var>)</td></tr>
<tr><th id="357">357</th><td>          RUY_LOAD_ONE_ROW1(<var>5</var>, <var>5</var>)</td></tr>
<tr><th id="358">358</th><td>          RUY_LOAD_ONE_ROW1(<var>6</var>, <var>6</var>)</td></tr>
<tr><th id="359">359</th><td>          RUY_LOAD_ONE_ROW1(<var>7</var>, <var>7</var>)</td></tr>
<tr><th id="360">360</th><td><u>#undef RUY_LOAD_ONE_ROW1</u></td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><u>#define RUY_LOAD_ONE_ROW2(I, R)            \</u></td></tr>
<tr><th id="363">363</th><td><u>  "cmp r2, #" #I "\n"                      \</u></td></tr>
<tr><th id="364">364</th><td><u>  "beq 5f\n"                               \</u></td></tr>
<tr><th id="365">365</th><td><u>  "vld1.8 { d1[" #R "]}, [%[src_ptr0]]!\n" \</u></td></tr>
<tr><th id="366">366</th><td><u>  "vld1.8 { d3[" #R "]}, [%[src_ptr1]]!\n"</u> \</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>          RUY_LOAD_ONE_ROW2(<var>8</var>, <var>0</var>)</td></tr>
<tr><th id="369">369</th><td>          RUY_LOAD_ONE_ROW2(<var>9</var>, <var>1</var>)</td></tr>
<tr><th id="370">370</th><td>          RUY_LOAD_ONE_ROW2(<var>10</var>, <var>2</var>)</td></tr>
<tr><th id="371">371</th><td>          RUY_LOAD_ONE_ROW2(<var>11</var>, <var>3</var>)</td></tr>
<tr><th id="372">372</th><td>          RUY_LOAD_ONE_ROW2(<var>12</var>, <var>4</var>)</td></tr>
<tr><th id="373">373</th><td>          RUY_LOAD_ONE_ROW2(<var>13</var>, <var>5</var>)</td></tr>
<tr><th id="374">374</th><td>          RUY_LOAD_ONE_ROW2(<var>14</var>, <var>6</var>)</td></tr>
<tr><th id="375">375</th><td>          RUY_LOAD_ONE_ROW2(<var>15</var>, <var>7</var>)</td></tr>
<tr><th id="376">376</th><td><u>#undef RUY_LOAD_ONE_ROW2</u></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>          <q>"5:\n"</q></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>          <q>"veor.16 q4, q0, q11\n"</q></td></tr>
<tr><th id="381">381</th><td>          <q>"veor.16 q5, q1, q11\n"</q></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>          <q>"vpaddl.s8 q8, q4\n"</q></td></tr>
<tr><th id="384">384</th><td>          <q>"vpaddl.s8 q9, q5\n"</q></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>          <i>// Pairwise add accumulate to 4x32b accumulators.</i></td></tr>
<tr><th id="387">387</th><td>          <q>"vpadal.s16 q12, q8\n"</q></td></tr>
<tr><th id="388">388</th><td>          <q>"vpadal.s16 q13, q9\n"</q></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>          <q>"vst1.32 {q4}, [%[packed_ptr]]!\n"</q></td></tr>
<tr><th id="391">391</th><td>          <q>"vst1.32 {q5}, [%[packed_ptr]]!\n"</q></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>          <i>// Reset to src_zero for src_ptr2 and src_ptr3.</i></td></tr>
<tr><th id="394">394</th><td>          <q>"vdup.8 q0, r3\n"</q></td></tr>
<tr><th id="395">395</th><td>          <q>"vdup.8 q1, r3\n"</q></td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><i>// Next, read/accumulate/write for src_ptr2 and src_ptr3.</i></td></tr>
<tr><th id="398">398</th><td><u>#define RUY_LOAD_ONE_ROW1(I, R)            \</u></td></tr>
<tr><th id="399">399</th><td><u>  "cmp r2, #" #I "\n"                      \</u></td></tr>
<tr><th id="400">400</th><td><u>  "beq 5f\n"                               \</u></td></tr>
<tr><th id="401">401</th><td><u>  "vld1.8 { d0[" #R "]}, [%[src_ptr2]]!\n" \</u></td></tr>
<tr><th id="402">402</th><td><u>  "vld1.8 { d2[" #R "]}, [%[src_ptr3]]!\n"</u> \</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>          RUY_LOAD_ONE_ROW1(<var>0</var>, <var>0</var>)</td></tr>
<tr><th id="405">405</th><td>          RUY_LOAD_ONE_ROW1(<var>1</var>, <var>1</var>)</td></tr>
<tr><th id="406">406</th><td>          RUY_LOAD_ONE_ROW1(<var>2</var>, <var>2</var>)</td></tr>
<tr><th id="407">407</th><td>          RUY_LOAD_ONE_ROW1(<var>3</var>, <var>3</var>)</td></tr>
<tr><th id="408">408</th><td>          RUY_LOAD_ONE_ROW1(<var>4</var>, <var>4</var>)</td></tr>
<tr><th id="409">409</th><td>          RUY_LOAD_ONE_ROW1(<var>5</var>, <var>5</var>)</td></tr>
<tr><th id="410">410</th><td>          RUY_LOAD_ONE_ROW1(<var>6</var>, <var>6</var>)</td></tr>
<tr><th id="411">411</th><td>          RUY_LOAD_ONE_ROW1(<var>7</var>, <var>7</var>)</td></tr>
<tr><th id="412">412</th><td><u>#undef RUY_LOAD_ONE_ROW1</u></td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><u>#define RUY_LOAD_ONE_ROW2(I, R)            \</u></td></tr>
<tr><th id="415">415</th><td><u>  "cmp r2, #" #I "\n"                      \</u></td></tr>
<tr><th id="416">416</th><td><u>  "beq 5f\n"                               \</u></td></tr>
<tr><th id="417">417</th><td><u>  "vld1.8 { d1[" #R "]}, [%[src_ptr2]]!\n" \</u></td></tr>
<tr><th id="418">418</th><td><u>  "vld1.8 { d3[" #R "]}, [%[src_ptr3]]!\n"</u> \</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>          RUY_LOAD_ONE_ROW2(<var>8</var>, <var>0</var>)</td></tr>
<tr><th id="421">421</th><td>          RUY_LOAD_ONE_ROW2(<var>9</var>, <var>1</var>)</td></tr>
<tr><th id="422">422</th><td>          RUY_LOAD_ONE_ROW2(<var>10</var>, <var>2</var>)</td></tr>
<tr><th id="423">423</th><td>          RUY_LOAD_ONE_ROW2(<var>11</var>, <var>3</var>)</td></tr>
<tr><th id="424">424</th><td>          RUY_LOAD_ONE_ROW2(<var>12</var>, <var>4</var>)</td></tr>
<tr><th id="425">425</th><td>          RUY_LOAD_ONE_ROW2(<var>13</var>, <var>5</var>)</td></tr>
<tr><th id="426">426</th><td>          RUY_LOAD_ONE_ROW2(<var>14</var>, <var>6</var>)</td></tr>
<tr><th id="427">427</th><td>          RUY_LOAD_ONE_ROW2(<var>15</var>, <var>7</var>)</td></tr>
<tr><th id="428">428</th><td><u>#undef RUY_LOAD_ONE_ROW2</u></td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>          <q>"5:\n"</q></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>          <q>"veor.16 q4, q0, q11\n"</q></td></tr>
<tr><th id="433">433</th><td>          <q>"veor.16 q5, q1, q11\n"</q></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>          <q>"vpaddl.s8 q8, q4\n"</q></td></tr>
<tr><th id="436">436</th><td>          <q>"vpaddl.s8 q9, q5\n"</q></td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>          <i>// Pairwise add accumulate to 4x32b accumulators.</i></td></tr>
<tr><th id="439">439</th><td>          <q>"vpadal.s16 q14, q8\n"</q></td></tr>
<tr><th id="440">440</th><td>          <q>"vpadal.s16 q15, q9\n"</q></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>          <q>"vst1.32 {q4}, [%[packed_ptr]]!\n"</q></td></tr>
<tr><th id="443">443</th><td>          <q>"vst1.32 {q5}, [%[packed_ptr]]!\n"</q></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>          <q>"4:\n"</q></td></tr>
<tr><th id="446">446</th><td>          <i>// Pairwise add 32-bit accumulators</i></td></tr>
<tr><th id="447">447</th><td>          <q>"vpadd.i32 d24, d24, d25\n"</q></td></tr>
<tr><th id="448">448</th><td>          <q>"vpadd.i32 d26, d26, d27\n"</q></td></tr>
<tr><th id="449">449</th><td>          <q>"vpadd.i32 d28, d28, d29\n"</q></td></tr>
<tr><th id="450">450</th><td>          <q>"vpadd.i32 d30, d30, d31\n"</q></td></tr>
<tr><th id="451">451</th><td>          <i>// Final 32-bit values per row</i></td></tr>
<tr><th id="452">452</th><td>          <q>"vpadd.i32 d25, d24, d26\n"</q></td></tr>
<tr><th id="453">453</th><td>          <q>"vpadd.i32 d27, d28, d30\n"</q></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>          <q>"ldr r3, [%[params], #"</q> RUY_STR(RUY_OFFSET_SUMS_PTR) <q>"]\n"</q></td></tr>
<tr><th id="456">456</th><td>          <q>"cmp r3, #0\n"</q></td></tr>
<tr><th id="457">457</th><td>          <q>"beq 6f\n"</q></td></tr>
<tr><th id="458">458</th><td>          <q>"vst1.32 {d25}, [r3]!\n"</q></td></tr>
<tr><th id="459">459</th><td>          <q>"vst1.32 {d27}, [r3]!\n"</q></td></tr>
<tr><th id="460">460</th><td>          <q>"6:\n"</q></td></tr>
<tr><th id="461">461</th><td>      <i>// clang-format on</i></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>      : [ src_ptr0 ] <q>"+r"</q>(src_ptr0), [ src_ptr1 ] <q>"+r"</q>(src_ptr1),</td></tr>
<tr><th id="464">464</th><td>        [ src_ptr2 ] <q>"+r"</q>(src_ptr2), [ src_ptr3 ] <q>"+r"</q>(src_ptr3)</td></tr>
<tr><th id="465">465</th><td>      : [ src_inc0 ] <q>"r"</q>(src_inc0), [ src_inc1 ] <q>"r"</q>(src_inc1),</td></tr>
<tr><th id="466">466</th><td>        [ src_inc2 ] <q>"r"</q>(src_inc2), [ src_inc3 ] <q>"r"</q>(src_inc3),</td></tr>
<tr><th id="467">467</th><td>        [ packed_ptr ] <q>"r"</q>(packed_ptr), [ params ] <q>"r"</q>(&amp;params)</td></tr>
<tr><th id="468">468</th><td>      : <q>"cc"</q>, <q>"memory"</q>, <q>"r1"</q>, <q>"r2"</q>, <q>"r3"</q>, <q>"q0"</q>, <q>"q1"</q>, <q>"q2"</q>, <q>"q3"</q>,</td></tr>
<tr><th id="469">469</th><td>        <q>"q4"</q>, <q>"q5"</q>, <q>"q6"</q>, <q>"q7"</q>, <q>"q8"</q>, <q>"q9"</q>, <q>"q10"</q>, <q>"q11"</q>, <q>"q12"</q>, <q>"q13"</q>);</td></tr>
<tr><th id="470">470</th><td>}</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><i>// Packing code for out-of-order ARMv7 CPUs like the Krait 400 or A9.</i></td></tr>
<tr><th id="473">473</th><td><i>// No attempt made at making this code efficient on in-order cores yet.</i></td></tr>
<tr><th id="474">474</th><td><i>// This version differs from the above in that we only handle two columns</i></td></tr>
<tr><th id="475">475</th><td><i>// at a time.</i></td></tr>
<tr><th id="476">476</th><td><em>void</em> Pack8bitColMajorForNeon2Cols(<em>const</em> PackParams8bit&amp; params) {</td></tr>
<tr><th id="477">477</th><td>  CheckOffsetsInPackParams8bit(params);</td></tr>
<tr><th id="478">478</th><td>  profiler::ScopeLabel label(<q>"Pack (kNeon)"</q>);</td></tr>
<tr><th id="479">479</th><td>  <em>const</em> <em>void</em>* src_ptr0 = params.src_ptr0;</td></tr>
<tr><th id="480">480</th><td>  <em>const</em> <em>void</em>* src_ptr1 = params.src_ptr1;</td></tr>
<tr><th id="481">481</th><td>  <em>const</em> <em>int</em> src_inc0 = params.src_inc0;</td></tr>
<tr><th id="482">482</th><td>  <em>const</em> <em>int</em> src_inc1 = params.src_inc1;</td></tr>
<tr><th id="483">483</th><td>  <em>const</em> std::int8_t* packed_ptr = params.packed_ptr;</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <b>asm</b> <em>volatile</em>(</td></tr>
<tr><th id="486">486</th><td>      <i>// clang-format off</i></td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>          <q>"ldr r2, [%[params], #"</q> RUY_STR(RUY_OFFSET_INPUT_XOR) <q>"]\n"</q></td></tr>
<tr><th id="489">489</th><td>          <q>"vdup.8 q11, r2\n"</q></td></tr>
<tr><th id="490">490</th><td>          <q>"mov r1, #0\n"</q></td></tr>
<tr><th id="491">491</th><td>          <i>// Zero-out the accumulators</i></td></tr>
<tr><th id="492">492</th><td>          <q>"vmov.i32 q12, #0\n"</q></td></tr>
<tr><th id="493">493</th><td>          <q>"vmov.i32 q13, #0\n"</q></td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>          <i>// Round down src_rows to nearest multiple of 16.</i></td></tr>
<tr><th id="496">496</th><td>          <q>"ldr r3, [%[params], #"</q> RUY_STR(RUY_OFFSET_SRC_ROWS) <q>"]\n"</q></td></tr>
<tr><th id="497">497</th><td>          <q>"and r2, r3, #-16\n"</q></td></tr>
<tr><th id="498">498</th><td>          <q>"cmp r1, r2\n"</q></td></tr>
<tr><th id="499">499</th><td>          <q>"beq 3f\n"</q></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>          <q>"1:\n"</q></td></tr>
<tr><th id="502">502</th><td>          <q>"add r1, r1, #16\n"</q></td></tr>
<tr><th id="503">503</th><td>          <i>/* Load q0 */</i></td></tr>
<tr><th id="504">504</th><td>          <q>"vld1.8 {d0, d1}, [%[src_ptr0]]\n"</q></td></tr>
<tr><th id="505">505</th><td>          <q>"add %[src_ptr0], %[src_ptr0], %[src_inc0]\n"</q></td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>          <i>/* Load q1 */</i></td></tr>
<tr><th id="508">508</th><td>          <q>"vld1.8 {d2, d3}, [%[src_ptr1]]\n"</q></td></tr>
<tr><th id="509">509</th><td>          <q>"add %[src_ptr1], %[src_ptr1], %[src_inc1]\n"</q></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>          <q>"veor.8 q4, q0, q11\n"</q></td></tr>
<tr><th id="512">512</th><td>          <q>"veor.8 q5, q1, q11\n"</q></td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>          <i>// Pairwise add in to 16b accumulators.</i></td></tr>
<tr><th id="515">515</th><td>          <q>"vpaddl.s8 q8, q4\n"</q></td></tr>
<tr><th id="516">516</th><td>          <q>"vpaddl.s8 q9, q5\n"</q></td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>          <q>"vst1.32 {q4}, [%[packed_ptr]]!\n"</q></td></tr>
<tr><th id="519">519</th><td>          <q>"vst1.32 {q5}, [%[packed_ptr]]!\n"</q></td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>          <i>// Pairwise add accumulate into 32b accumulators.</i></td></tr>
<tr><th id="522">522</th><td><i>          // q12 and q13 contain 4x32b accumulators</i></td></tr>
<tr><th id="523">523</th><td>          <q>"vpadal.s16 q12, q8\n"</q></td></tr>
<tr><th id="524">524</th><td>          <q>"vpadal.s16 q13, q9\n"</q></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>          <q>"cmp r1, r2\n"</q></td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>          <q>"bne 1b\n"</q></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>          <q>"3:\n"</q></td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>          <i>// Now pack the last (num_rows % 16) rows.</i></td></tr>
<tr><th id="533">533</th><td>          <q>"ldr r3, [%[params], #"</q> RUY_STR(RUY_OFFSET_SRC_ROWS) <q>"]\n"</q></td></tr>
<tr><th id="534">534</th><td>          <q>"ands r2, r3, #15\n"</q></td></tr>
<tr><th id="535">535</th><td>          <q>"beq 4f\n"</q></td></tr>
<tr><th id="536">536</th><td>          <q>"ldr r3, [%[params], #"</q> RUY_STR(RUY_OFFSET_SRC_ZERO_POINT) <q>"]\n"</q></td></tr>
<tr><th id="537">537</th><td>          <q>"vdup.8 q0, r3\n"</q></td></tr>
<tr><th id="538">538</th><td>          <q>"vdup.8 q1, r3\n"</q></td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><i>// Read/accumulate/write for src_ptr0 and src_ptr1.</i></td></tr>
<tr><th id="541">541</th><td><u>#define RUY_LOAD_ONE_ROW1(I, R)            \</u></td></tr>
<tr><th id="542">542</th><td><u>  "cmp r2, #" #I "\n"                      \</u></td></tr>
<tr><th id="543">543</th><td><u>  "beq 5f\n"                               \</u></td></tr>
<tr><th id="544">544</th><td><u>  "vld1.8 { d0[" #R "]}, [%[src_ptr0]]!\n" \</u></td></tr>
<tr><th id="545">545</th><td><u>  "vld1.8 { d2[" #R "]}, [%[src_ptr1]]!\n"</u> \</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>          RUY_LOAD_ONE_ROW1(<var>0</var>, <var>0</var>)</td></tr>
<tr><th id="548">548</th><td>          RUY_LOAD_ONE_ROW1(<var>1</var>, <var>1</var>)</td></tr>
<tr><th id="549">549</th><td>          RUY_LOAD_ONE_ROW1(<var>2</var>, <var>2</var>)</td></tr>
<tr><th id="550">550</th><td>          RUY_LOAD_ONE_ROW1(<var>3</var>, <var>3</var>)</td></tr>
<tr><th id="551">551</th><td>          RUY_LOAD_ONE_ROW1(<var>4</var>, <var>4</var>)</td></tr>
<tr><th id="552">552</th><td>          RUY_LOAD_ONE_ROW1(<var>5</var>, <var>5</var>)</td></tr>
<tr><th id="553">553</th><td>          RUY_LOAD_ONE_ROW1(<var>6</var>, <var>6</var>)</td></tr>
<tr><th id="554">554</th><td>          RUY_LOAD_ONE_ROW1(<var>7</var>, <var>7</var>)</td></tr>
<tr><th id="555">555</th><td><u>#undef RUY_LOAD_ONE_ROW1</u></td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td><u>#define RUY_LOAD_ONE_ROW2(I, R)            \</u></td></tr>
<tr><th id="558">558</th><td><u>  "cmp r2, #" #I "\n"                      \</u></td></tr>
<tr><th id="559">559</th><td><u>  "beq 5f\n"                               \</u></td></tr>
<tr><th id="560">560</th><td><u>  "vld1.8 { d1[" #R "]}, [%[src_ptr0]]!\n" \</u></td></tr>
<tr><th id="561">561</th><td><u>  "vld1.8 { d3[" #R "]}, [%[src_ptr1]]!\n"</u> \</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>          RUY_LOAD_ONE_ROW2(<var>8</var>, <var>0</var>)</td></tr>
<tr><th id="564">564</th><td>          RUY_LOAD_ONE_ROW2(<var>9</var>, <var>1</var>)</td></tr>
<tr><th id="565">565</th><td>          RUY_LOAD_ONE_ROW2(<var>10</var>, <var>2</var>)</td></tr>
<tr><th id="566">566</th><td>          RUY_LOAD_ONE_ROW2(<var>11</var>, <var>3</var>)</td></tr>
<tr><th id="567">567</th><td>          RUY_LOAD_ONE_ROW2(<var>12</var>, <var>4</var>)</td></tr>
<tr><th id="568">568</th><td>          RUY_LOAD_ONE_ROW2(<var>13</var>, <var>5</var>)</td></tr>
<tr><th id="569">569</th><td>          RUY_LOAD_ONE_ROW2(<var>14</var>, <var>6</var>)</td></tr>
<tr><th id="570">570</th><td>          RUY_LOAD_ONE_ROW2(<var>15</var>, <var>7</var>)</td></tr>
<tr><th id="571">571</th><td><u>#undef RUY_LOAD_ONE_ROW2</u></td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>          <q>"5:\n"</q></td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>          <q>"veor.16 q4, q0, q11\n"</q></td></tr>
<tr><th id="576">576</th><td>          <q>"veor.16 q5, q1, q11\n"</q></td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>          <q>"vpaddl.s8 q8, q4\n"</q></td></tr>
<tr><th id="579">579</th><td>          <q>"vpaddl.s8 q9, q5\n"</q></td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>          <i>// Pairwise add accumulate to 4x32b accumulators.</i></td></tr>
<tr><th id="583">583</th><td>          <q>"vpadal.s16 q12, q8\n"</q></td></tr>
<tr><th id="584">584</th><td>          <q>"vpadal.s16 q13, q9\n"</q></td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>          <q>"vst1.32 {q4}, [%[packed_ptr]]!\n"</q></td></tr>
<tr><th id="587">587</th><td>          <q>"vst1.32 {q5}, [%[packed_ptr]]!\n"</q></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>          <q>"4:\n"</q></td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>          <i>// Pairwise add 32-bit accumulators</i></td></tr>
<tr><th id="592">592</th><td>          <q>"vpadd.i32 d24, d24, d25\n"</q></td></tr>
<tr><th id="593">593</th><td>          <q>"vpadd.i32 d26, d26, d27\n"</q></td></tr>
<tr><th id="594">594</th><td>          <i>// Final 32-bit values per row</i></td></tr>
<tr><th id="595">595</th><td>          <q>"vpadd.i32 d25, d24, d26\n"</q></td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>          <q>"ldr r3, [%[params], #"</q> RUY_STR(RUY_OFFSET_SUMS_PTR) <q>"]\n"</q></td></tr>
<tr><th id="598">598</th><td>          <q>"cmp r3, #0\n"</q></td></tr>
<tr><th id="599">599</th><td>          <q>"beq 6f\n"</q></td></tr>
<tr><th id="600">600</th><td>          <q>"vst1.32 {d25}, [r3]!\n"</q></td></tr>
<tr><th id="601">601</th><td>          <q>"6:\n"</q></td></tr>
<tr><th id="602">602</th><td>      <i>// clang-format on</i></td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>      : [ src_ptr0 ] <q>"+r"</q>(src_ptr0), [ src_ptr1 ] <q>"+r"</q>(src_ptr1)</td></tr>
<tr><th id="605">605</th><td>      : [ src_inc0 ] <q>"r"</q>(src_inc0), [ src_inc1 ] <q>"r"</q>(src_inc1),</td></tr>
<tr><th id="606">606</th><td>        [ packed_ptr ] <q>"r"</q>(packed_ptr), [ params ] <q>"r"</q>(&amp;params)</td></tr>
<tr><th id="607">607</th><td>      : <q>"cc"</q>, <q>"memory"</q>, <q>"r1"</q>, <q>"r2"</q>, <q>"r3"</q>, <q>"q0"</q>, <q>"q1"</q>, <q>"q2"</q>, <q>"q3"</q>,</td></tr>
<tr><th id="608">608</th><td>        <q>"q4"</q>, <q>"q5"</q>, <q>"q6"</q>, <q>"q7"</q>, <q>"q8"</q>, <q>"q9"</q>, <q>"q10"</q>, <q>"q11"</q>, <q>"q12"</q>, <q>"q13"</q>);</td></tr>
<tr><th id="609">609</th><td>}</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td><u>#undef RUY_OFFSET_SRC_PTR0</u></td></tr>
<tr><th id="612">612</th><td><u>#undef RUY_OFFSET_SRC_PTR1</u></td></tr>
<tr><th id="613">613</th><td><u>#undef RUY_OFFSET_SRC_PTR2</u></td></tr>
<tr><th id="614">614</th><td><u>#undef RUY_OFFSET_SRC_PTR32</u></td></tr>
<tr><th id="615">615</th><td><u>#undef RUY_OFFSET_SUMS_PTR</u></td></tr>
<tr><th id="616">616</th><td><u>#undef RUY_OFFSET_PACKED_PTR0</u></td></tr>
<tr><th id="617">617</th><td><u>#undef RUY_OFFSET_SRC_INC0</u></td></tr>
<tr><th id="618">618</th><td><u>#undef RUY_OFFSET_SRC_INC1</u></td></tr>
<tr><th id="619">619</th><td><u>#undef RUY_OFFSET_SRC_INC2</u></td></tr>
<tr><th id="620">620</th><td><u>#undef RUY_OFFSET_SRC_INC3</u></td></tr>
<tr><th id="621">621</th><td><u>#undef RUY_OFFSET_SRC_ROWS</u></td></tr>
<tr><th id="622">622</th><td><u>#undef RUY_OFFSET_SRC_ZERO_POINT</u></td></tr>
<tr><th id="623">623</th><td><u>#undef RUY_OFFSET_INPUT_XOR</u></td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td><u>#<span data-ppcond="216">endif</span>  //  RUY_PLATFORM_NEON_32 &amp;&amp; RUY_OPT(ASM)</u></td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td><u>#<span data-ppcond="627">if</span> <a class="macro" href="platform.h.html#96" title="(0 &amp;&amp; 0)" data-ref="_M/RUY_PLATFORM_NEON_64">RUY_PLATFORM_NEON_64</a> &amp;&amp; <a class="macro" href="opt_set.h.html#49" title="(((~0) &amp; 0x2) != 0)" data-ref="_M/RUY_OPT">RUY_OPT</a>(ASM)</u></td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td><em>void</em> Pack8bitColMajorForNeonA55ish(<em>const</em> <em>void</em>* src_ptr0, <em>const</em> <em>void</em>* src_ptr1,</td></tr>
<tr><th id="630">630</th><td>                                   <em>const</em> <em>void</em>* src_ptr2, <em>const</em> <em>void</em>* src_ptr3,</td></tr>
<tr><th id="631">631</th><td>                                   <em>int</em> src_inc0, <em>int</em> src_inc1, <em>int</em> src_inc2,</td></tr>
<tr><th id="632">632</th><td>                                   <em>int</em> src_inc3, <em>int</em> src_rows,</td></tr>
<tr><th id="633">633</th><td>                                   <em>int</em> src_zero_point, std::int8_t* packed_ptr,</td></tr>
<tr><th id="634">634</th><td>                                   std::int32_t* sums_ptr, <em>int</em> input_xor) {</td></tr>
<tr><th id="635">635</th><td>  profiler::ScopeLabel label(<q>"Pack (kNeon, optimized for in-order cores)"</q>);</td></tr>
<tr><th id="636">636</th><td>  <b>asm</b> <em>volatile</em>(</td></tr>
<tr><th id="637">637</th><td>      <i>// clang-format off</i></td></tr>
<tr><th id="638">638</th><td><i>          // v26 will be the vector to XOR input values with to perform</i></td></tr>
<tr><th id="639">639</th><td><i>          // any input data type conversion (e.g. uint8 to int8).</i></td></tr>
<tr><th id="640">640</th><td>          <q>"dup v26.16b, %w[input_xor]\n"</q></td></tr>
<tr><th id="641">641</th><td>          <i>// w1 will be the number of rows already loaded.</i></td></tr>
<tr><th id="642">642</th><td>          <q>"mov w1, #0\n"</q></td></tr>
<tr><th id="643">643</th><td>          <i>// v28--v32 will be used to accumulate the sums</i></td></tr>
<tr><th id="644">644</th><td>          <q>"movi v28.4s, #0\n"</q></td></tr>
<tr><th id="645">645</th><td>          <q>"movi v29.4s, #0\n"</q></td></tr>
<tr><th id="646">646</th><td>          <q>"movi v30.4s, #0\n"</q></td></tr>
<tr><th id="647">647</th><td>          <q>"movi v31.4s, #0\n"</q></td></tr>
<tr><th id="648">648</th><td>          <i>// Let w2 be `rows` rounded down to multiple of 16.</i></td></tr>
<tr><th id="649">649</th><td>          <q>"ands w2, %w[rows], #-16\n"</q></td></tr>
<tr><th id="650">650</th><td>          <i>// If there are no full blocks of 16 rows to process, jump to the</i></td></tr>
<tr><th id="651">651</th><td><i>          // code handling the last &lt; 16 rows.</i></td></tr>
<tr><th id="652">652</th><td>          <q>"beq 3f\n"</q></td></tr>
<tr><th id="653">653</th><td>          <i>// Load the first block of 16 rows.</i></td></tr>
<tr><th id="654">654</th><td>          <q>"add w1, w1, #16\n"</q></td></tr>
<tr><th id="655">655</th><td>          <q>"ldr x10, [%[src_ptr0], #8]\n"</q></td></tr>
<tr><th id="656">656</th><td>          <q>"ld1 {v0.8b}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="657">657</th><td>          <q>"ldr x11, [%[src_ptr1], #8]\n"</q></td></tr>
<tr><th id="658">658</th><td>          <q>"ld1 {v1.8b}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="659">659</th><td>          <q>"ldr x12, [%[src_ptr2], #8]\n"</q></td></tr>
<tr><th id="660">660</th><td>          <q>"ld1 {v2.8b}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="661">661</th><td>          <q>"ldr x13, [%[src_ptr3], #8]\n"</q></td></tr>
<tr><th id="662">662</th><td>          <q>"ld1 {v3.8b}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="663">663</th><td>          <i>// Check if these were the only full block of 16 rows to load.</i></td></tr>
<tr><th id="664">664</th><td>          <q>"cmp w1, w2\n"</q></td></tr>
<tr><th id="665">665</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr0], #64]\n"</q>)</td></tr>
<tr><th id="666">666</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr1], #64]\n"</q>)</td></tr>
<tr><th id="667">667</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr2], #64]\n"</q>)</td></tr>
<tr><th id="668">668</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr3], #64]\n"</q>)</td></tr>
<tr><th id="669">669</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr0], #128]\n"</q>)</td></tr>
<tr><th id="670">670</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr1], #128]\n"</q>)</td></tr>
<tr><th id="671">671</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr2], #128]\n"</q>)</td></tr>
<tr><th id="672">672</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr3], #128]\n"</q>)</td></tr>
<tr><th id="673">673</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr0], #192]\n"</q>)</td></tr>
<tr><th id="674">674</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr1], #192]\n"</q>)</td></tr>
<tr><th id="675">675</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr2], #192]\n"</q>)</td></tr>
<tr><th id="676">676</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr3], #192]\n"</q>)</td></tr>
<tr><th id="677">677</th><td>          <i>// In that case, jump to the code handling the last loaded block of</i></td></tr>
<tr><th id="678">678</th><td><i>          // 16 rows.</i></td></tr>
<tr><th id="679">679</th><td>          <q>"beq 2f\n"</q></td></tr>
<tr><th id="680">680</th><td>          <i>// Main loop processing blocks of 16 rows.</i></td></tr>
<tr><th id="681">681</th><td>          <q>"1:\n"</q></td></tr>
<tr><th id="682">682</th><td>          <i>// Load the next 16 rows, interleaved with the XOR input type</i></td></tr>
<tr><th id="683">683</th><td><i>          // conversion (e.g. uint8-&gt;int8) on the already loaded inputs.</i></td></tr>
<tr><th id="684">684</th><td>          <q>"add w1, w1, #16\n"</q></td></tr>
<tr><th id="685">685</th><td>          <q>"ins v0.d[1], x10\n"</q></td></tr>
<tr><th id="686">686</th><td>          <q>"ldr x10, [%[src_ptr0], #8]\n"</q></td></tr>
<tr><th id="687">687</th><td>          <q>"ins v1.d[1], x11\n"</q></td></tr>
<tr><th id="688">688</th><td>          <q>"ldr x11, [%[src_ptr1], #8]\n"</q></td></tr>
<tr><th id="689">689</th><td>          <q>"ins v2.d[1], x12\n"</q></td></tr>
<tr><th id="690">690</th><td>          <q>"ldr x12, [%[src_ptr2], #8]\n"</q></td></tr>
<tr><th id="691">691</th><td>          <q>"ins v3.d[1], x13\n"</q></td></tr>
<tr><th id="692">692</th><td>          <q>"ldr x13, [%[src_ptr3], #8]\n"</q></td></tr>
<tr><th id="693">693</th><td>          <q>"eor v4.16b, v0.16b, v26.16b\n"</q></td></tr>
<tr><th id="694">694</th><td>          <q>"ld1 {v0.8b}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="695">695</th><td>          <q>"eor v5.16b, v1.16b, v26.16b\n"</q></td></tr>
<tr><th id="696">696</th><td>          <q>"ld1 {v1.8b}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="697">697</th><td>          <q>"eor v6.16b, v2.16b, v26.16b\n"</q></td></tr>
<tr><th id="698">698</th><td>          <q>"ld1 {v2.8b}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="699">699</th><td>          <q>"eor v7.16b, v3.16b, v26.16b\n"</q></td></tr>
<tr><th id="700">700</th><td>          <q>"ld1 {v3.8b}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="701">701</th><td>          <i>// Compute the sums, interleaved with storing to the packed matrix.</i></td></tr>
<tr><th id="702">702</th><td>          <q>"saddlp v16.8h, v4.16b\n"</q></td></tr>
<tr><th id="703">703</th><td>          <q>"str q4, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="704">704</th><td>          <q>"saddlp v17.8h, v5.16b\n"</q></td></tr>
<tr><th id="705">705</th><td>          <q>"str q5, [%[packed_ptr], #16]\n"</q></td></tr>
<tr><th id="706">706</th><td>          <q>"saddlp v18.8h, v6.16b\n"</q></td></tr>
<tr><th id="707">707</th><td>          <q>"str q6, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="708">708</th><td>          <q>"saddlp v19.8h, v7.16b\n"</q></td></tr>
<tr><th id="709">709</th><td>          <q>"str q7, [%[packed_ptr], #48]\n"</q></td></tr>
<tr><th id="710">710</th><td>          <q>"sadalp v28.4s, v16.8h\n"</q></td></tr>
<tr><th id="711">711</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr0], #240]\n"</q>)</td></tr>
<tr><th id="712">712</th><td>          <i>// Was this the last block of 16 rows to load?</i></td></tr>
<tr><th id="713">713</th><td>          <q>"cmp w1, w2\n"</q></td></tr>
<tr><th id="714">714</th><td>          <q>"sadalp v29.4s, v17.8h\n"</q></td></tr>
<tr><th id="715">715</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr1], #240]\n"</q>)</td></tr>
<tr><th id="716">716</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #64\n"</q></td></tr>
<tr><th id="717">717</th><td>          <q>"sadalp v30.4s, v18.8h\n"</q></td></tr>
<tr><th id="718">718</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr2], #240]\n"</q>)</td></tr>
<tr><th id="719">719</th><td>          <q>"sadalp v31.4s, v19.8h\n"</q></td></tr>
<tr><th id="720">720</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr3], #240]\n"</q>)</td></tr>
<tr><th id="721">721</th><td>          <i>// End of main loop on blocks of 16 rows.</i></td></tr>
<tr><th id="722">722</th><td>          <q>"bne 1b\n"</q></td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>          <i>// Code handling the last already-loaded block of 16 rows.</i></td></tr>
<tr><th id="725">725</th><td>          <q>"2:\n"</q></td></tr>
<tr><th id="726">726</th><td>          <i>// Process the last loaded full 16x4 block.</i></td></tr>
<tr><th id="727">727</th><td>          <q>"ins v0.d[1], x10\n"</q></td></tr>
<tr><th id="728">728</th><td>          <q>"ins v1.d[1], x11\n"</q></td></tr>
<tr><th id="729">729</th><td>          <q>"ins v2.d[1], x12\n"</q></td></tr>
<tr><th id="730">730</th><td>          <q>"ins v3.d[1], x13\n"</q></td></tr>
<tr><th id="731">731</th><td>          <q>"eor v4.16b, v0.16b, v26.16b\n"</q></td></tr>
<tr><th id="732">732</th><td>          <q>"eor v5.16b, v1.16b, v26.16b\n"</q></td></tr>
<tr><th id="733">733</th><td>          <q>"eor v6.16b, v2.16b, v26.16b\n"</q></td></tr>
<tr><th id="734">734</th><td>          <q>"eor v7.16b, v3.16b, v26.16b\n"</q></td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>          <q>"saddlp v16.8h, v4.16b\n"</q></td></tr>
<tr><th id="737">737</th><td>          <q>"str q4, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="738">738</th><td>          <q>"saddlp v17.8h, v5.16b\n"</q></td></tr>
<tr><th id="739">739</th><td>          <q>"str q5, [%[packed_ptr], #16]\n"</q></td></tr>
<tr><th id="740">740</th><td>          <q>"saddlp v18.8h, v6.16b\n"</q></td></tr>
<tr><th id="741">741</th><td>          <q>"str q6, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="742">742</th><td>          <q>"saddlp v19.8h, v7.16b\n"</q></td></tr>
<tr><th id="743">743</th><td>          <q>"str q7, [%[packed_ptr], #48]\n"</q></td></tr>
<tr><th id="744">744</th><td>          <q>"sadalp v28.4s, v16.8h\n"</q></td></tr>
<tr><th id="745">745</th><td>          <q>"sadalp v29.4s, v17.8h\n"</q></td></tr>
<tr><th id="746">746</th><td>          <q>"sadalp v30.4s, v18.8h\n"</q></td></tr>
<tr><th id="747">747</th><td>          <q>"sadalp v31.4s, v19.8h\n"</q></td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #64\n"</q></td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>          <i>// End of code handling full blocks of 16 rows.</i></td></tr>
<tr><th id="752">752</th><td><i>          // Now we handle any remaining rows.</i></td></tr>
<tr><th id="753">753</th><td>          <q>"3:\n"</q></td></tr>
<tr><th id="754">754</th><td>          <i>// Let w2 be the number of rows left to handle.</i></td></tr>
<tr><th id="755">755</th><td>          <q>"ands w2, %w[rows], #15\n"</q></td></tr>
<tr><th id="756">756</th><td>          <i>// If w2==0, there are no remaining rows, jump to the end.</i></td></tr>
<tr><th id="757">757</th><td>          <q>"beq 4f\n"</q></td></tr>
<tr><th id="758">758</th><td>          <i>// Zero out a 16x4 block in registers, which we'll partially overwrite</i></td></tr>
<tr><th id="759">759</th><td><i>          // with any remaining rows.</i></td></tr>
<tr><th id="760">760</th><td>          <q>"dup v0.16b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="761">761</th><td>          <q>"dup v1.16b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="762">762</th><td>          <q>"dup v2.16b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="763">763</th><td>          <q>"dup v3.16b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="764">764</th><td><u>#define RUY_LOAD_ONE_ROW(R)                   \</u></td></tr>
<tr><th id="765">765</th><td><u>  "cmp w2, #" #R "\n"                         \</u></td></tr>
<tr><th id="766">766</th><td><u>  "beq 5f\n"                                  \</u></td></tr>
<tr><th id="767">767</th><td><u>  "ld1 { v0.b }[" #R "], [%[src_ptr0]], #1\n" \</u></td></tr>
<tr><th id="768">768</th><td><u>  "ld1 { v1.b }[" #R "], [%[src_ptr1]], #1\n" \</u></td></tr>
<tr><th id="769">769</th><td><u>  "ld1 { v2.b }[" #R "], [%[src_ptr2]], #1\n" \</u></td></tr>
<tr><th id="770">770</th><td><u>  "ld1 { v3.b }[" #R "], [%[src_ptr3]], #1\n"</u></td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>          RUY_LOAD_ONE_ROW(<var>0</var>)</td></tr>
<tr><th id="773">773</th><td>          RUY_LOAD_ONE_ROW(<var>1</var>)</td></tr>
<tr><th id="774">774</th><td>          RUY_LOAD_ONE_ROW(<var>2</var>)</td></tr>
<tr><th id="775">775</th><td>          RUY_LOAD_ONE_ROW(<var>3</var>)</td></tr>
<tr><th id="776">776</th><td>          RUY_LOAD_ONE_ROW(<var>4</var>)</td></tr>
<tr><th id="777">777</th><td>          RUY_LOAD_ONE_ROW(<var>5</var>)</td></tr>
<tr><th id="778">778</th><td>          RUY_LOAD_ONE_ROW(<var>6</var>)</td></tr>
<tr><th id="779">779</th><td>          RUY_LOAD_ONE_ROW(<var>7</var>)</td></tr>
<tr><th id="780">780</th><td>          RUY_LOAD_ONE_ROW(<var>8</var>)</td></tr>
<tr><th id="781">781</th><td>          RUY_LOAD_ONE_ROW(<var>9</var>)</td></tr>
<tr><th id="782">782</th><td>          RUY_LOAD_ONE_ROW(<var>10</var>)</td></tr>
<tr><th id="783">783</th><td>          RUY_LOAD_ONE_ROW(<var>11</var>)</td></tr>
<tr><th id="784">784</th><td>          RUY_LOAD_ONE_ROW(<var>12</var>)</td></tr>
<tr><th id="785">785</th><td>          RUY_LOAD_ONE_ROW(<var>13</var>)</td></tr>
<tr><th id="786">786</th><td>          RUY_LOAD_ONE_ROW(<var>14</var>)</td></tr>
<tr><th id="787">787</th><td>          <i>// Here we know that w2==15, so RUY_LOAD_ONE_ROW(15) would be a no-op.</i></td></tr>
<tr><th id="788">788</th><td><u>#undef RUY_LOAD_ONE_ROW</u></td></tr>
<tr><th id="789">789</th><td>          <q>"5:\n"</q></td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>          <i>// Process the last zero-padded 16x4 block.</i></td></tr>
<tr><th id="792">792</th><td>          <q>"eor v4.16b, v0.16b, v26.16b\n"</q></td></tr>
<tr><th id="793">793</th><td>          <q>"eor v5.16b, v1.16b, v26.16b\n"</q></td></tr>
<tr><th id="794">794</th><td>          <q>"eor v6.16b, v2.16b, v26.16b\n"</q></td></tr>
<tr><th id="795">795</th><td>          <q>"eor v7.16b, v3.16b, v26.16b\n"</q></td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>          <q>"saddlp v16.8h, v4.16b\n"</q></td></tr>
<tr><th id="798">798</th><td>          <q>"saddlp v17.8h, v5.16b\n"</q></td></tr>
<tr><th id="799">799</th><td>          <q>"saddlp v18.8h, v6.16b\n"</q></td></tr>
<tr><th id="800">800</th><td>          <q>"saddlp v19.8h, v7.16b\n"</q></td></tr>
<tr><th id="801">801</th><td>          <q>"sadalp v28.4s, v16.8h\n"</q></td></tr>
<tr><th id="802">802</th><td>          <q>"sadalp v29.4s, v17.8h\n"</q></td></tr>
<tr><th id="803">803</th><td>          <q>"sadalp v30.4s, v18.8h\n"</q></td></tr>
<tr><th id="804">804</th><td>          <q>"sadalp v31.4s, v19.8h\n"</q></td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>          <q>"str q4, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="807">807</th><td>          <q>"str q5, [%[packed_ptr], #16]\n"</q></td></tr>
<tr><th id="808">808</th><td>          <q>"str q6, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="809">809</th><td>          <q>"str q7, [%[packed_ptr], #48]\n"</q></td></tr>
<tr><th id="810">810</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #64\n"</q></td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>          <q>"4:\n"</q></td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>          <i>// Horizontal reduction of the registers used to accumulate sums.</i></td></tr>
<tr><th id="815">815</th><td>          <q>"addp v28.4s, v28.4s, v29.4s\n"</q></td></tr>
<tr><th id="816">816</th><td>          <q>"addp v30.4s, v30.4s, v31.4s\n"</q></td></tr>
<tr><th id="817">817</th><td>          <q>"addp v28.4s, v28.4s, v30.4s\n"</q></td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td>          <i>// Store the sums.</i></td></tr>
<tr><th id="820">820</th><td>          <q>"cmp %[sums_ptr], #0\n"</q></td></tr>
<tr><th id="821">821</th><td>          <q>"beq 6f\n"</q></td></tr>
<tr><th id="822">822</th><td>          <q>"st1 {v28.4s}, [%[sums_ptr]], #16\n"</q></td></tr>
<tr><th id="823">823</th><td>          <q>"6:\n"</q></td></tr>
<tr><th id="824">824</th><td>          <i>// clang-format on</i></td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td>          : [ src_ptr0 ] <q>"+r"</q>(src_ptr0), [ src_ptr1 ] <q>"+r"</q>(src_ptr1),</td></tr>
<tr><th id="827">827</th><td>            [ src_ptr2 ] <q>"+r"</q>(src_ptr2), [ src_ptr3 ] <q>"+r"</q>(src_ptr3),</td></tr>
<tr><th id="828">828</th><td>            [ packed_ptr ] <q>"+r"</q>(packed_ptr), [ sums_ptr ] <q>"+r"</q>(sums_ptr)</td></tr>
<tr><th id="829">829</th><td>          : [ src_inc0 ] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc0)), [ src_inc1 ] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc1)),</td></tr>
<tr><th id="830">830</th><td>            [ src_inc2 ] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc2)), [ src_inc3 ] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc3)),</td></tr>
<tr><th id="831">831</th><td>            [ rows ] <q>"r"</q>(src_rows),</td></tr>
<tr><th id="832">832</th><td>            [ src_zero_point ] <q>"r"</q>(src_zero_point),</td></tr>
<tr><th id="833">833</th><td>            [input_xor] <q>"r"</q>(input_xor)</td></tr>
<tr><th id="834">834</th><td>          : <q>"cc"</q>, <q>"memory"</q>, <q>"x1"</q>, <q>"x2"</q>, <q>"x10"</q>, <q>"x11"</q>, <q>"x12"</q>, <q>"x13"</q>, <q>"v0"</q>, <q>"v1"</q>, <q>"v2"</q>, <q>"v3"</q>, <q>"v4"</q>, <q>"v5"</q>,</td></tr>
<tr><th id="835">835</th><td>            <q>"v6"</q>, <q>"v7"</q>, <q>"v8"</q>, <q>"v9"</q>, <q>"v10"</q>, <q>"v11"</q>, <q>"v12"</q>, <q>"v13"</q>, <q>"v14"</q>, <q>"v15"</q>,</td></tr>
<tr><th id="836">836</th><td>            <q>"v16"</q>, <q>"v17"</q>, <q>"v18"</q>, <q>"v19"</q>, <q>"v20"</q>, <q>"v21"</q>, <q>"v22"</q>, <q>"v23"</q>, <q>"v24"</q>,</td></tr>
<tr><th id="837">837</th><td>            <q>"v25"</q>, <q>"v26"</q>, <q>"v27"</q>, <q>"v28"</q>, <q>"v29"</q>, <q>"v30"</q>, <q>"v31"</q>);</td></tr>
<tr><th id="838">838</th><td>}</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td><em>void</em> Pack8bitColMajorForNeonDotprodA55ish(</td></tr>
<tr><th id="841">841</th><td>    <em>const</em> <em>void</em>* src_ptr0, <em>const</em> <em>void</em>* src_ptr1, <em>const</em> <em>void</em>* src_ptr2,</td></tr>
<tr><th id="842">842</th><td>    <em>const</em> <em>void</em>* src_ptr3, <em>int</em> src_inc0, <em>int</em> src_inc1, <em>int</em> src_inc2,</td></tr>
<tr><th id="843">843</th><td>    <em>int</em> src_inc3, <em>int</em> src_rows, <em>int</em> src_zero_point, std::int8_t* packed_ptr,</td></tr>
<tr><th id="844">844</th><td>    std::int32_t* sums_ptr, <em>int</em> input_xor) {</td></tr>
<tr><th id="845">845</th><td>  profiler::ScopeLabel label(</td></tr>
<tr><th id="846">846</th><td>      <q>"Pack (kNeonDotprod, optimized for in-order cores)"</q>);</td></tr>
<tr><th id="847">847</th><td>  <b>asm</b> <em>volatile</em>(</td></tr>
<tr><th id="848">848</th><td>          <i>// clang-format off</i></td></tr>
<tr><th id="849">849</th><td><i>          // v26 will be the vector to XOR input values with to perform</i></td></tr>
<tr><th id="850">850</th><td><i>          // any input data type conversion (e.g. uint8 to int8).</i></td></tr>
<tr><th id="851">851</th><td>          <q>"dup v26.16b, %w[input_xor]\n"</q></td></tr>
<tr><th id="852">852</th><td>          <i>// v27 will be filled with 1's. It will be used as an operand</i></td></tr>
<tr><th id="853">853</th><td><i>          // to SDOT to compute the sums.</i></td></tr>
<tr><th id="854">854</th><td>          <q>"mov w1, #1\n"</q></td></tr>
<tr><th id="855">855</th><td>          <q>"dup v27.16b, w1\n"</q></td></tr>
<tr><th id="856">856</th><td>          <i>// w1 will be the number of rows already loaded.</i></td></tr>
<tr><th id="857">857</th><td>          <q>"mov w1, #0\n"</q></td></tr>
<tr><th id="858">858</th><td>          <i>// v28--v32 will be used to accumulate the sums</i></td></tr>
<tr><th id="859">859</th><td>          <q>"movi v28.4s, #0\n"</q></td></tr>
<tr><th id="860">860</th><td>          <q>"movi v29.4s, #0\n"</q></td></tr>
<tr><th id="861">861</th><td>          <q>"movi v30.4s, #0\n"</q></td></tr>
<tr><th id="862">862</th><td>          <q>"movi v31.4s, #0\n"</q></td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td>          <i>// Let w2 be `rows` rounded down to multiple of 16.</i></td></tr>
<tr><th id="865">865</th><td>          <q>"ands w2, %w[rows], #-16\n"</q></td></tr>
<tr><th id="866">866</th><td>          <i>// If there are no full blocks of 16 rows to process, jump to the</i></td></tr>
<tr><th id="867">867</th><td><i>          // code handling the last &lt; 16 rows.</i></td></tr>
<tr><th id="868">868</th><td>          <q>"beq 3f\n"</q></td></tr>
<tr><th id="869">869</th><td>          <i>// Load the first block of 16 rows.</i></td></tr>
<tr><th id="870">870</th><td>          <q>"add w1, w1, #16\n"</q></td></tr>
<tr><th id="871">871</th><td>          <q>"ldr x10, [%[src_ptr0], #8]\n"</q></td></tr>
<tr><th id="872">872</th><td>          <q>"ld1 {v0.8b}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="873">873</th><td>          <q>"ldr x11, [%[src_ptr1], #8]\n"</q></td></tr>
<tr><th id="874">874</th><td>          <q>"ld1 {v1.8b}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="875">875</th><td>          <q>"ldr x12, [%[src_ptr2], #8]\n"</q></td></tr>
<tr><th id="876">876</th><td>          <q>"ld1 {v2.8b}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="877">877</th><td>          <q>"ldr x13, [%[src_ptr3], #8]\n"</q></td></tr>
<tr><th id="878">878</th><td>          <q>"ld1 {v3.8b}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="879">879</th><td>          <i>// Check if these were the only full block of 16 rows to load.</i></td></tr>
<tr><th id="880">880</th><td>          <q>"cmp w1, w2\n"</q></td></tr>
<tr><th id="881">881</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr0], #64]\n"</q>)</td></tr>
<tr><th id="882">882</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr1], #64]\n"</q>)</td></tr>
<tr><th id="883">883</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr2], #64]\n"</q>)</td></tr>
<tr><th id="884">884</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr3], #64]\n"</q>)</td></tr>
<tr><th id="885">885</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr0], #128]\n"</q>)</td></tr>
<tr><th id="886">886</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr1], #128]\n"</q>)</td></tr>
<tr><th id="887">887</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr2], #128]\n"</q>)</td></tr>
<tr><th id="888">888</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr3], #128]\n"</q>)</td></tr>
<tr><th id="889">889</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr0], #192]\n"</q>)</td></tr>
<tr><th id="890">890</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr1], #192]\n"</q>)</td></tr>
<tr><th id="891">891</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr2], #192]\n"</q>)</td></tr>
<tr><th id="892">892</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr3], #192]\n"</q>)</td></tr>
<tr><th id="893">893</th><td>          <i>// In that case, jump to the code handling the last loaded block of</i></td></tr>
<tr><th id="894">894</th><td><i>          // 16 rows.</i></td></tr>
<tr><th id="895">895</th><td>          <q>"beq 2f\n"</q></td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>          <i>// Main loop processing blocks of 16 rows.</i></td></tr>
<tr><th id="898">898</th><td>          <q>"1:\n"</q></td></tr>
<tr><th id="899">899</th><td>          <q>"add w1, w1, #16\n"</q></td></tr>
<tr><th id="900">900</th><td>          <i>// Prepare the already-loaded 16 rows by inserting the parts</i></td></tr>
<tr><th id="901">901</th><td><i>          // loaded into general purpose registers x10--x13 into the</i></td></tr>
<tr><th id="902">902</th><td><i>          // NEON registers v0--v3 where the other parts had already been</i></td></tr>
<tr><th id="903">903</th><td><i>          // loaded.</i></td></tr>
<tr><th id="904">904</th><td>          <q>"ins v0.d[1], x10\n"</q></td></tr>
<tr><th id="905">905</th><td>          <q>"ldr x10, [%[src_ptr0], #8]\n"</q></td></tr>
<tr><th id="906">906</th><td>          <q>"ins v1.d[1], x11\n"</q></td></tr>
<tr><th id="907">907</th><td>          <q>"ldr x11, [%[src_ptr1], #8]\n"</q></td></tr>
<tr><th id="908">908</th><td>          <q>"ins v2.d[1], x12\n"</q></td></tr>
<tr><th id="909">909</th><td>          <q>"ldr x12, [%[src_ptr2], #8]\n"</q></td></tr>
<tr><th id="910">910</th><td>          <q>"ins v3.d[1], x13\n"</q></td></tr>
<tr><th id="911">911</th><td>          <q>"ldr x13, [%[src_ptr3], #8]\n"</q></td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>          <i>// Load the next 16 rows and, interleaved with that,</i></td></tr>
<tr><th id="914">914</th><td><i>          // perform the input type conversion (e.g. uint8-&gt;int8) on the</i></td></tr>
<tr><th id="915">915</th><td><i>          // current 16 rows.</i></td></tr>
<tr><th id="916">916</th><td>          <q>"eor v4.16b, v0.16b, v26.16b\n"</q></td></tr>
<tr><th id="917">917</th><td>          <q>"ld1 {v0.8b}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="918">918</th><td>          <q>"eor v5.16b, v1.16b, v26.16b\n"</q></td></tr>
<tr><th id="919">919</th><td>          <q>"ld1 {v1.8b}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="920">920</th><td>          <q>"eor v6.16b, v2.16b, v26.16b\n"</q></td></tr>
<tr><th id="921">921</th><td>          <q>"ld1 {v2.8b}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="922">922</th><td>          <q>"eor v7.16b, v3.16b, v26.16b\n"</q></td></tr>
<tr><th id="923">923</th><td>          <q>"ld1 {v3.8b}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>          <i>// Transposition of 4x4 blocks, part 1</i></td></tr>
<tr><th id="926">926</th><td>          <q>"trn1 v16.4s, v4.4s, v5.4s\n"</q></td></tr>
<tr><th id="927">927</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr0], #240]\n"</q>)</td></tr>
<tr><th id="928">928</th><td>          <q>"trn2 v17.4s, v4.4s, v5.4s\n"</q></td></tr>
<tr><th id="929">929</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr1], #240]\n"</q>)</td></tr>
<tr><th id="930">930</th><td>          <q>"trn1 v18.4s, v6.4s, v7.4s\n"</q></td></tr>
<tr><th id="931">931</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr2], #240]\n"</q>)</td></tr>
<tr><th id="932">932</th><td>          <q>"trn2 v19.4s, v6.4s, v7.4s\n"</q></td></tr>
<tr><th id="933">933</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr3], #240]\n"</q>)</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>          <i>// Transposition of 4x4 blocks, part 2</i></td></tr>
<tr><th id="936">936</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="937">937</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="938">938</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="939">939</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="940">940</th><td>          <q>"cmp w1, w2\n"</q></td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>          <i>// Store the block to the packed matrix and, interleaved with</i></td></tr>
<tr><th id="943">943</th><td><i>          // that, compute sums using sdot instructions.</i></td></tr>
<tr><th id="944">944</th><td>          <q>".word 0x4e9b969c  // sdot v28.4s, v20.16b, v27.16b\n"</q></td></tr>
<tr><th id="945">945</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="946">946</th><td>          <q>".word 0x4e9b96dd  // sdot v29.4s, v22.16b, v27.16b\n"</q></td></tr>
<tr><th id="947">947</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="948">948</th><td>          <q>".word 0x4e9b96be  // sdot v30.4s, v21.16b, v27.16b\n"</q></td></tr>
<tr><th id="949">949</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="950">950</th><td>          <q>".word 0x4e9b96ff  // sdot v31.4s, v23.16b, v27.16b\n"</q></td></tr>
<tr><th id="951">951</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="952">952</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="953">953</th><td>          <i>// End of main loop on blocks of 16 rows.</i></td></tr>
<tr><th id="954">954</th><td>          <q>"bne 1b\n"</q></td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td>          <i>// Code handling the last already-loaded block of 16 rows.</i></td></tr>
<tr><th id="957">957</th><td>          <q>"2:\n"</q></td></tr>
<tr><th id="958">958</th><td>          <i>// Process the last loaded full 16x4 block.</i></td></tr>
<tr><th id="959">959</th><td>          <q>"ins v0.d[1], x10\n"</q></td></tr>
<tr><th id="960">960</th><td>          <q>"ins v1.d[1], x11\n"</q></td></tr>
<tr><th id="961">961</th><td>          <q>"ins v2.d[1], x12\n"</q></td></tr>
<tr><th id="962">962</th><td>          <q>"ins v3.d[1], x13\n"</q></td></tr>
<tr><th id="963">963</th><td>          <q>"eor v0.16b, v0.16b, v26.16b\n"</q></td></tr>
<tr><th id="964">964</th><td>          <q>"eor v1.16b, v1.16b, v26.16b\n"</q></td></tr>
<tr><th id="965">965</th><td>          <q>"eor v2.16b, v2.16b, v26.16b\n"</q></td></tr>
<tr><th id="966">966</th><td>          <q>"eor v3.16b, v3.16b, v26.16b\n"</q></td></tr>
<tr><th id="967">967</th><td></td></tr>
<tr><th id="968">968</th><td>          <q>"trn1 v16.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="969">969</th><td>          <q>"trn2 v17.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="970">970</th><td>          <q>"trn1 v18.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="971">971</th><td>          <q>"trn2 v19.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="974">974</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="975">975</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="976">976</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td>          <q>".word 0x4e9b969c  // sdot v28.4s, v20.16b, v27.16b\n"</q></td></tr>
<tr><th id="979">979</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="980">980</th><td>          <q>".word 0x4e9b96dd  // sdot v29.4s, v22.16b, v27.16b\n"</q></td></tr>
<tr><th id="981">981</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="982">982</th><td>          <q>".word 0x4e9b96be  // sdot v30.4s, v21.16b, v27.16b\n"</q></td></tr>
<tr><th id="983">983</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="984">984</th><td>          <q>".word 0x4e9b96ff  // sdot v31.4s, v23.16b, v27.16b\n"</q></td></tr>
<tr><th id="985">985</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="986">986</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>          <i>// End of code handling full blocks of 16 rows.</i></td></tr>
<tr><th id="989">989</th><td><i>          // Now we handle any remaining rows.</i></td></tr>
<tr><th id="990">990</th><td>          <q>"3:\n"</q></td></tr>
<tr><th id="991">991</th><td>          <i>// Let w2 be the number of rows left to handle.</i></td></tr>
<tr><th id="992">992</th><td>          <q>"ands w2, %w[rows], #15\n"</q></td></tr>
<tr><th id="993">993</th><td>          <i>// If w2==0, there are no remaining rows, jump to the end.</i></td></tr>
<tr><th id="994">994</th><td>          <q>"beq 4f\n"</q></td></tr>
<tr><th id="995">995</th><td>          <i>// Zero out a 16x4 block in registers, which we'll partially overwrite</i></td></tr>
<tr><th id="996">996</th><td><i>          // with any remaining rows.</i></td></tr>
<tr><th id="997">997</th><td>          <q>"dup v0.16b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="998">998</th><td>          <q>"dup v1.16b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="999">999</th><td>          <q>"dup v2.16b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="1000">1000</th><td>          <q>"dup v3.16b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="1001">1001</th><td><u>#define RUY_LOAD_ONE_ROW(R)                   \</u></td></tr>
<tr><th id="1002">1002</th><td><u>  "cmp w2, #" #R "\n"                         \</u></td></tr>
<tr><th id="1003">1003</th><td><u>  "beq 5f\n"                                  \</u></td></tr>
<tr><th id="1004">1004</th><td><u>  "ld1 { v0.b }[" #R "], [%[src_ptr0]], #1\n" \</u></td></tr>
<tr><th id="1005">1005</th><td><u>  "ld1 { v1.b }[" #R "], [%[src_ptr1]], #1\n" \</u></td></tr>
<tr><th id="1006">1006</th><td><u>  "ld1 { v2.b }[" #R "], [%[src_ptr2]], #1\n" \</u></td></tr>
<tr><th id="1007">1007</th><td><u>  "ld1 { v3.b }[" #R "], [%[src_ptr3]], #1\n"</u></td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td>          RUY_LOAD_ONE_ROW(<var>0</var>)</td></tr>
<tr><th id="1010">1010</th><td>          RUY_LOAD_ONE_ROW(<var>1</var>)</td></tr>
<tr><th id="1011">1011</th><td>          RUY_LOAD_ONE_ROW(<var>2</var>)</td></tr>
<tr><th id="1012">1012</th><td>          RUY_LOAD_ONE_ROW(<var>3</var>)</td></tr>
<tr><th id="1013">1013</th><td>          RUY_LOAD_ONE_ROW(<var>4</var>)</td></tr>
<tr><th id="1014">1014</th><td>          RUY_LOAD_ONE_ROW(<var>5</var>)</td></tr>
<tr><th id="1015">1015</th><td>          RUY_LOAD_ONE_ROW(<var>6</var>)</td></tr>
<tr><th id="1016">1016</th><td>          RUY_LOAD_ONE_ROW(<var>7</var>)</td></tr>
<tr><th id="1017">1017</th><td>          RUY_LOAD_ONE_ROW(<var>8</var>)</td></tr>
<tr><th id="1018">1018</th><td>          RUY_LOAD_ONE_ROW(<var>9</var>)</td></tr>
<tr><th id="1019">1019</th><td>          RUY_LOAD_ONE_ROW(<var>10</var>)</td></tr>
<tr><th id="1020">1020</th><td>          RUY_LOAD_ONE_ROW(<var>11</var>)</td></tr>
<tr><th id="1021">1021</th><td>          RUY_LOAD_ONE_ROW(<var>12</var>)</td></tr>
<tr><th id="1022">1022</th><td>          RUY_LOAD_ONE_ROW(<var>13</var>)</td></tr>
<tr><th id="1023">1023</th><td>          RUY_LOAD_ONE_ROW(<var>14</var>)</td></tr>
<tr><th id="1024">1024</th><td>          <i>// Here we know that w2==15, so RUY_LOAD_ONE_ROW(15) would be a no-op.</i></td></tr>
<tr><th id="1025">1025</th><td><u>#undef RUY_LOAD_ONE_ROW</u></td></tr>
<tr><th id="1026">1026</th><td></td></tr>
<tr><th id="1027">1027</th><td>          <q>"5:\n"</q></td></tr>
<tr><th id="1028">1028</th><td>          <i>// Process the last zero-padded 16x4 block.</i></td></tr>
<tr><th id="1029">1029</th><td>          <q>"eor v0.16b, v0.16b, v26.16b\n"</q></td></tr>
<tr><th id="1030">1030</th><td>          <q>"eor v1.16b, v1.16b, v26.16b\n"</q></td></tr>
<tr><th id="1031">1031</th><td>          <q>"eor v2.16b, v2.16b, v26.16b\n"</q></td></tr>
<tr><th id="1032">1032</th><td>          <q>"eor v3.16b, v3.16b, v26.16b\n"</q></td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td>          <q>"trn1 v16.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1035">1035</th><td>          <q>"trn2 v17.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1036">1036</th><td>          <q>"trn1 v18.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1037">1037</th><td>          <q>"trn2 v19.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1040">1040</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1041">1041</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1042">1042</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>          <q>".word 0x4e9b969c  // sdot v28.4s, v20.16b, v27.16b\n"</q></td></tr>
<tr><th id="1045">1045</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="1046">1046</th><td>          <q>"cmp w2, #4\n"</q></td></tr>
<tr><th id="1047">1047</th><td>          <q>"ble 4f\n"</q></td></tr>
<tr><th id="1048">1048</th><td>          <q>".word 0x4e9b96be  // sdot v30.4s, v21.16b, v27.16b\n"</q></td></tr>
<tr><th id="1049">1049</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="1050">1050</th><td>          <q>"cmp w2, #8\n"</q></td></tr>
<tr><th id="1051">1051</th><td>          <q>"ble 4f\n"</q></td></tr>
<tr><th id="1052">1052</th><td>          <q>".word 0x4e9b96dd  // sdot v29.4s, v22.16b, v27.16b\n"</q></td></tr>
<tr><th id="1053">1053</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="1054">1054</th><td>          <q>"cmp w2, #12\n"</q></td></tr>
<tr><th id="1055">1055</th><td>          <q>"ble 4f\n"</q></td></tr>
<tr><th id="1056">1056</th><td>          <q>".word 0x4e9b96ff  // sdot v31.4s, v23.16b, v27.16b\n"</q></td></tr>
<tr><th id="1057">1057</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="1058">1058</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>          <q>"4:\n"</q></td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td>          <i>// Reduction of the registers used to accumulate sums.</i></td></tr>
<tr><th id="1063">1063</th><td>          <q>"add v28.4s, v28.4s, v29.4s\n"</q></td></tr>
<tr><th id="1064">1064</th><td>          <q>"add v30.4s, v30.4s, v31.4s\n"</q></td></tr>
<tr><th id="1065">1065</th><td>          <q>"add v28.4s, v28.4s, v30.4s\n"</q></td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td>          <i>// Store the sums.</i></td></tr>
<tr><th id="1068">1068</th><td>          <q>"cmp %[sums_ptr], #0\n"</q></td></tr>
<tr><th id="1069">1069</th><td>          <q>"beq 6f\n"</q></td></tr>
<tr><th id="1070">1070</th><td>          <q>"st1 {v28.4s}, [%[sums_ptr]], #16\n"</q></td></tr>
<tr><th id="1071">1071</th><td>          <q>"6:\n"</q></td></tr>
<tr><th id="1072">1072</th><td>          <i>// clang-format on</i></td></tr>
<tr><th id="1073">1073</th><td></td></tr>
<tr><th id="1074">1074</th><td>          : [ src_ptr0 ] <q>"+r"</q>(src_ptr0), [src_ptr1] <q>"+r"</q>(src_ptr1), [src_ptr2] <q>"+r"</q>(src_ptr2),</td></tr>
<tr><th id="1075">1075</th><td>            [src_ptr3] <q>"+r"</q>(src_ptr3), [packed_ptr] <q>"+r"</q>(packed_ptr), [sums_ptr] <q>"+r"</q>(sums_ptr)</td></tr>
<tr><th id="1076">1076</th><td>          : [ src_inc0 ] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc0)), [ src_inc1 ] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc1)),</td></tr>
<tr><th id="1077">1077</th><td>            [ src_inc2 ] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc2)), [ src_inc3 ] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc3)),</td></tr>
<tr><th id="1078">1078</th><td>                [rows] <q>"r"</q>(src_rows),</td></tr>
<tr><th id="1079">1079</th><td>            [src_zero_point] <q>"r"</q>(<b>static_cast</b>&lt;<em>int</em>&gt;(src_zero_point)),</td></tr>
<tr><th id="1080">1080</th><td>            [input_xor] <q>"r"</q>(input_xor)</td></tr>
<tr><th id="1081">1081</th><td>          : <q>"cc"</q>, <q>"memory"</q>, <q>"x1"</q>, <q>"x2"</q>, <q>"x10"</q>, <q>"x11"</q>, <q>"x12"</q>, <q>"x13"</q>, <q>"v0"</q>, <q>"v1"</q>, <q>"v2"</q>, <q>"v3"</q>, <q>"v4"</q>, <q>"v5"</q>, <q>"v6"</q>, <q>"v7"</q>, <q>"v8"</q>, <q>"v9"</q>,</td></tr>
<tr><th id="1082">1082</th><td>            <q>"v10"</q>, <q>"v11"</q>, <q>"v12"</q>, <q>"v13"</q>, <q>"v14"</q>, <q>"v15"</q>, <q>"v16"</q>, <q>"v17"</q>, <q>"v18"</q>, <q>"v19"</q>, <q>"v20"</q>, <q>"v21"</q>,</td></tr>
<tr><th id="1083">1083</th><td>            <q>"v22"</q>, <q>"v23"</q>, <q>"v24"</q>, <q>"v25"</q>, <q>"v26"</q>, <q>"v27"</q>, <q>"v28"</q>, <q>"v29"</q>, <q>"v30"</q>, <q>"v31"</q>);</td></tr>
<tr><th id="1084">1084</th><td>}</td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td><em>void</em> Pack8bitColMajorForNeonDotprod(<em>const</em> <em>void</em>* src_ptr0, <em>const</em> <em>void</em>* src_ptr1,</td></tr>
<tr><th id="1087">1087</th><td>                                    <em>const</em> <em>void</em>* src_ptr2, <em>const</em> <em>void</em>* src_ptr3,</td></tr>
<tr><th id="1088">1088</th><td>                                    <em>int</em> src_inc0, <em>int</em> src_inc1, <em>int</em> src_inc2,</td></tr>
<tr><th id="1089">1089</th><td>                                    <em>int</em> src_inc3, <em>int</em> src_rows,</td></tr>
<tr><th id="1090">1090</th><td>                                    <em>int</em> src_zero_point, std::int8_t* packed_ptr,</td></tr>
<tr><th id="1091">1091</th><td>                                    std::int32_t* sums_ptr, <em>int</em> input_xor) {</td></tr>
<tr><th id="1092">1092</th><td>  profiler::ScopeLabel label(<q>"Pack (kNeonDotprod)"</q>);</td></tr>
<tr><th id="1093">1093</th><td>  <b>asm</b> <em>volatile</em>(</td></tr>
<tr><th id="1094">1094</th><td>      <i>// clang-format off</i></td></tr>
<tr><th id="1095">1095</th><td><i>          // v26 will be the vector to XOR input values with to perform</i></td></tr>
<tr><th id="1096">1096</th><td><i>          // any input data type conversion (e.g. uint8 to int8).</i></td></tr>
<tr><th id="1097">1097</th><td>          <q>"dup v26.16b, %w[input_xor]\n"</q></td></tr>
<tr><th id="1098">1098</th><td>          <i>// v27 will be filled with 1's. It will be used as an operand</i></td></tr>
<tr><th id="1099">1099</th><td><i>          // to SDOT to compute the sums.</i></td></tr>
<tr><th id="1100">1100</th><td>          <q>"mov w1, #1\n"</q></td></tr>
<tr><th id="1101">1101</th><td>          <q>"dup v27.16b, w1\n"</q></td></tr>
<tr><th id="1102">1102</th><td>          <i>// w1 will be the number of rows already loaded.</i></td></tr>
<tr><th id="1103">1103</th><td>          <q>"mov w1, #0\n"</q></td></tr>
<tr><th id="1104">1104</th><td>          <i>// v28--v32 will be used to accumulate the sums</i></td></tr>
<tr><th id="1105">1105</th><td>          <q>"movi v28.4s, #0\n"</q></td></tr>
<tr><th id="1106">1106</th><td>          <q>"movi v29.4s, #0\n"</q></td></tr>
<tr><th id="1107">1107</th><td>          <q>"movi v30.4s, #0\n"</q></td></tr>
<tr><th id="1108">1108</th><td>          <q>"movi v31.4s, #0\n"</q></td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td>          <i>// 4x partially unrolled code processing blocks of 64 rows.</i></td></tr>
<tr><th id="1111">1111</th><td><i>          // Read the original loop below first, it has more comments.</i></td></tr>
<tr><th id="1112">1112</th><td><u>#if RUY_OPT(MAX_STREAMING)</u></td></tr>
<tr><th id="1113">1113</th><td>          <i>// Let w2 be `rows` rounded down to multiple of 64.</i></td></tr>
<tr><th id="1114">1114</th><td><i>          // Each iteration of this 4x partially unrolled loop handles</i></td></tr>
<tr><th id="1115">1115</th><td><i>          // 64 rows.</i></td></tr>
<tr><th id="1116">1116</th><td>          <q>"ands w2, %w[rows], #-64\n"</q></td></tr>
<tr><th id="1117">1117</th><td>          <i>// If there are no full blocks of 64 rows to process, jump to</i></td></tr>
<tr><th id="1118">1118</th><td><i>          // the main loop below handling 16 rows per iteration.</i></td></tr>
<tr><th id="1119">1119</th><td>          <q>"beq 9f\n"</q></td></tr>
<tr><th id="1120">1120</th><td>          <i>// Load the first block of 64 rows.</i></td></tr>
<tr><th id="1121">1121</th><td>          <q>"add w1, w1, #64\n"</q></td></tr>
<tr><th id="1122">1122</th><td>          <q>"ld1 {v0.16b}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="1123">1123</th><td>          <q>"ld1 {v1.16b}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="1124">1124</th><td>          <q>"ld1 {v2.16b}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="1125">1125</th><td>          <q>"ld1 {v3.16b}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="1126">1126</th><td>          <q>"ld1 {v4.16b}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="1127">1127</th><td>          <q>"ld1 {v5.16b}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="1128">1128</th><td>          <q>"ld1 {v6.16b}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="1129">1129</th><td>          <q>"ld1 {v7.16b}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="1130">1130</th><td>          <q>"ld1 {v8.16b}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="1131">1131</th><td>          <q>"ld1 {v9.16b}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="1132">1132</th><td>          <q>"ld1 {v10.16b}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="1133">1133</th><td>          <q>"ld1 {v11.16b}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="1134">1134</th><td>          <q>"ld1 {v12.16b}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="1135">1135</th><td>          <q>"ld1 {v13.16b}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="1136">1136</th><td>          <i>// Was that the last full block of 64 rows to load?</i></td></tr>
<tr><th id="1137">1137</th><td>          <q>"cmp w1, w2\n"</q></td></tr>
<tr><th id="1138">1138</th><td>          <q>"ld1 {v14.16b}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="1139">1139</th><td>          <q>"ld1 {v15.16b}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="1140">1140</th><td>          <i>// Then jump to the end of the 64-rows-at-a-time code.</i></td></tr>
<tr><th id="1141">1141</th><td>          <q>"beq 8f\n"</q></td></tr>
<tr><th id="1142">1142</th><td></td></tr>
<tr><th id="1143">1143</th><td>          <i>// Start of the main 4x partially unrolled loop.</i></td></tr>
<tr><th id="1144">1144</th><td>          <q>"7:\n"</q></td></tr>
<tr><th id="1145">1145</th><td>          <i>// Process rows 0 -- 15 out of 64.</i></td></tr>
<tr><th id="1146">1146</th><td>          <q>"eor v0.16b, v0.16b, v26.16b\n"</q></td></tr>
<tr><th id="1147">1147</th><td>          <q>"eor v1.16b, v1.16b, v26.16b\n"</q></td></tr>
<tr><th id="1148">1148</th><td>          <q>"eor v2.16b, v2.16b, v26.16b\n"</q></td></tr>
<tr><th id="1149">1149</th><td>          <q>"eor v3.16b, v3.16b, v26.16b\n"</q></td></tr>
<tr><th id="1150">1150</th><td></td></tr>
<tr><th id="1151">1151</th><td>          <q>"trn1 v16.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1152">1152</th><td>          <q>"trn2 v17.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1153">1153</th><td>          <q>"trn1 v18.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1154">1154</th><td>          <q>"trn2 v19.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>          <q>"ld1 {v0.16b}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="1157">1157</th><td>          <q>"ld1 {v1.16b}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="1158">1158</th><td>          <q>"ld1 {v2.16b}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="1159">1159</th><td>          <q>"ld1 {v3.16b}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="1160">1160</th><td>          <q>"add w1, w1, #16\n"</q></td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1163">1163</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1164">1164</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1165">1165</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1166">1166</th><td></td></tr>
<tr><th id="1167">1167</th><td>          <q>".word 0x4e9b969c  // sdot v28.4s, v20.16b, v27.16b\n"</q></td></tr>
<tr><th id="1168">1168</th><td>          <q>".word 0x4e9b96dd  // sdot v29.4s, v22.16b, v27.16b\n"</q></td></tr>
<tr><th id="1169">1169</th><td>          <q>".word 0x4e9b96be  // sdot v30.4s, v21.16b, v27.16b\n"</q></td></tr>
<tr><th id="1170">1170</th><td>          <q>".word 0x4e9b96ff  // sdot v31.4s, v23.16b, v27.16b\n"</q></td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="1173">1173</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="1174">1174</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="1175">1175</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="1176">1176</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td>          <i>// Process rows 16 -- 31 out of 64.</i></td></tr>
<tr><th id="1179">1179</th><td>          <q>"eor v4.16b, v4.16b, v26.16b\n"</q></td></tr>
<tr><th id="1180">1180</th><td>          <q>"eor v5.16b, v5.16b, v26.16b\n"</q></td></tr>
<tr><th id="1181">1181</th><td>          <q>"eor v6.16b, v6.16b, v26.16b\n"</q></td></tr>
<tr><th id="1182">1182</th><td>          <q>"eor v7.16b, v7.16b, v26.16b\n"</q></td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td>          <q>"trn1 v16.4s, v4.4s, v5.4s\n"</q></td></tr>
<tr><th id="1185">1185</th><td>          <q>"trn2 v17.4s, v4.4s, v5.4s\n"</q></td></tr>
<tr><th id="1186">1186</th><td>          <q>"trn1 v18.4s, v6.4s, v7.4s\n"</q></td></tr>
<tr><th id="1187">1187</th><td>          <q>"trn2 v19.4s, v6.4s, v7.4s\n"</q></td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td>          <q>"ld1 {v4.16b}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="1190">1190</th><td>          <q>"ld1 {v5.16b}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="1191">1191</th><td>          <q>"ld1 {v6.16b}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="1192">1192</th><td>          <q>"ld1 {v7.16b}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="1193">1193</th><td>          <q>"add w1, w1, #16\n"</q></td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1196">1196</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1197">1197</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1198">1198</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td>          <q>".word 0x4e9b969c  // sdot v28.4s, v20.16b, v27.16b\n"</q></td></tr>
<tr><th id="1201">1201</th><td>          <q>".word 0x4e9b96dd  // sdot v29.4s, v22.16b, v27.16b\n"</q></td></tr>
<tr><th id="1202">1202</th><td>          <q>".word 0x4e9b96be  // sdot v30.4s, v21.16b, v27.16b\n"</q></td></tr>
<tr><th id="1203">1203</th><td>          <q>".word 0x4e9b96ff  // sdot v31.4s, v23.16b, v27.16b\n"</q></td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="1206">1206</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="1207">1207</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="1208">1208</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="1209">1209</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td>          <i>// Process rows 32 -- 47 out of 64.</i></td></tr>
<tr><th id="1212">1212</th><td>          <q>"eor v8.16b, v8.16b, v26.16b\n"</q></td></tr>
<tr><th id="1213">1213</th><td>          <q>"eor v9.16b, v9.16b, v26.16b\n"</q></td></tr>
<tr><th id="1214">1214</th><td>          <q>"eor v10.16b, v10.16b, v26.16b\n"</q></td></tr>
<tr><th id="1215">1215</th><td>          <q>"eor v11.16b, v11.16b, v26.16b\n"</q></td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td>          <q>"trn1 v16.4s, v8.4s, v9.4s\n"</q></td></tr>
<tr><th id="1218">1218</th><td>          <q>"trn2 v17.4s, v8.4s, v9.4s\n"</q></td></tr>
<tr><th id="1219">1219</th><td>          <q>"trn1 v18.4s, v10.4s, v11.4s\n"</q></td></tr>
<tr><th id="1220">1220</th><td>          <q>"trn2 v19.4s, v10.4s, v11.4s\n"</q></td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td>          <q>"ld1 {v8.16b}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="1223">1223</th><td>          <q>"ld1 {v9.16b}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="1224">1224</th><td>          <q>"ld1 {v10.16b}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="1225">1225</th><td>          <q>"ld1 {v11.16b}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="1226">1226</th><td>          <q>"add w1, w1, #16\n"</q></td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1229">1229</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1230">1230</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1231">1231</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td>          <q>".word 0x4e9b969c  // sdot v28.4s, v20.16b, v27.16b\n"</q></td></tr>
<tr><th id="1234">1234</th><td>          <q>".word 0x4e9b96dd  // sdot v29.4s, v22.16b, v27.16b\n"</q></td></tr>
<tr><th id="1235">1235</th><td>          <q>".word 0x4e9b96be  // sdot v30.4s, v21.16b, v27.16b\n"</q></td></tr>
<tr><th id="1236">1236</th><td>          <q>".word 0x4e9b96ff  // sdot v31.4s, v23.16b, v27.16b\n"</q></td></tr>
<tr><th id="1237">1237</th><td></td></tr>
<tr><th id="1238">1238</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="1239">1239</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="1240">1240</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="1241">1241</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="1242">1242</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td>          <i>// Process rows 48 -- 63 out of 64.</i></td></tr>
<tr><th id="1245">1245</th><td>          <q>"eor v12.16b, v12.16b, v26.16b\n"</q></td></tr>
<tr><th id="1246">1246</th><td>          <q>"eor v13.16b, v13.16b, v26.16b\n"</q></td></tr>
<tr><th id="1247">1247</th><td>          <q>"eor v14.16b, v14.16b, v26.16b\n"</q></td></tr>
<tr><th id="1248">1248</th><td>          <q>"eor v15.16b, v15.16b, v26.16b\n"</q></td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td>          <q>"trn1 v16.4s, v12.4s, v13.4s\n"</q></td></tr>
<tr><th id="1251">1251</th><td>          <q>"trn2 v17.4s, v12.4s, v13.4s\n"</q></td></tr>
<tr><th id="1252">1252</th><td>          <q>"trn1 v18.4s, v14.4s, v15.4s\n"</q></td></tr>
<tr><th id="1253">1253</th><td>          <q>"trn2 v19.4s, v14.4s, v15.4s\n"</q></td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td>          <q>"ld1 {v12.16b}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="1256">1256</th><td>          <q>"ld1 {v13.16b}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="1257">1257</th><td>          <q>"ld1 {v14.16b}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="1258">1258</th><td>          <q>"ld1 {v15.16b}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="1259">1259</th><td>          <q>"add w1, w1, #16\n"</q></td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1262">1262</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1263">1263</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1264">1264</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td>          <q>".word 0x4e9b969c  // sdot v28.4s, v20.16b, v27.16b\n"</q></td></tr>
<tr><th id="1267">1267</th><td>          <q>".word 0x4e9b96dd  // sdot v29.4s, v22.16b, v27.16b\n"</q></td></tr>
<tr><th id="1268">1268</th><td>          <q>".word 0x4e9b96be  // sdot v30.4s, v21.16b, v27.16b\n"</q></td></tr>
<tr><th id="1269">1269</th><td>          <q>".word 0x4e9b96ff  // sdot v31.4s, v23.16b, v27.16b\n"</q></td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td>          <q>"cmp w1, w2\n"</q></td></tr>
<tr><th id="1272">1272</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="1273">1273</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="1274">1274</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="1275">1275</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="1276">1276</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td>          <i>// End of main 4x partially unrolled loop.</i></td></tr>
<tr><th id="1279">1279</th><td>          <q>"bne 7b\n"</q></td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td>          <i>// Last part of the 4x partially unrolled code:</i></td></tr>
<tr><th id="1282">1282</th><td><i>          // handle the last already-loaded 64 rows.</i></td></tr>
<tr><th id="1283">1283</th><td>          <q>"8:\n"</q></td></tr>
<tr><th id="1284">1284</th><td></td></tr>
<tr><th id="1285">1285</th><td>          <i>// Process rows 0 -- 15 out of 64.</i></td></tr>
<tr><th id="1286">1286</th><td>          <q>"eor v0.16b, v0.16b, v26.16b\n"</q></td></tr>
<tr><th id="1287">1287</th><td>          <q>"eor v1.16b, v1.16b, v26.16b\n"</q></td></tr>
<tr><th id="1288">1288</th><td>          <q>"eor v2.16b, v2.16b, v26.16b\n"</q></td></tr>
<tr><th id="1289">1289</th><td>          <q>"eor v3.16b, v3.16b, v26.16b\n"</q></td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td>          <q>"trn1 v16.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1292">1292</th><td>          <q>"trn2 v17.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1293">1293</th><td>          <q>"trn1 v18.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1294">1294</th><td>          <q>"trn2 v19.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1297">1297</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1298">1298</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1299">1299</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1300">1300</th><td></td></tr>
<tr><th id="1301">1301</th><td>          <q>".word 0x4e9b969c  // sdot v28.4s, v20.16b, v27.16b\n"</q></td></tr>
<tr><th id="1302">1302</th><td>          <q>".word 0x4e9b96dd  // sdot v29.4s, v22.16b, v27.16b\n"</q></td></tr>
<tr><th id="1303">1303</th><td>          <q>".word 0x4e9b96be  // sdot v30.4s, v21.16b, v27.16b\n"</q></td></tr>
<tr><th id="1304">1304</th><td>          <q>".word 0x4e9b96ff  // sdot v31.4s, v23.16b, v27.16b\n"</q></td></tr>
<tr><th id="1305">1305</th><td></td></tr>
<tr><th id="1306">1306</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="1307">1307</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="1308">1308</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="1309">1309</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="1310">1310</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="1311">1311</th><td></td></tr>
<tr><th id="1312">1312</th><td>          <i>// Process rows 16 -- 31 out of 64.</i></td></tr>
<tr><th id="1313">1313</th><td>          <q>"eor v4.16b, v4.16b, v26.16b\n"</q></td></tr>
<tr><th id="1314">1314</th><td>          <q>"eor v5.16b, v5.16b, v26.16b\n"</q></td></tr>
<tr><th id="1315">1315</th><td>          <q>"eor v6.16b, v6.16b, v26.16b\n"</q></td></tr>
<tr><th id="1316">1316</th><td>          <q>"eor v7.16b, v7.16b, v26.16b\n"</q></td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td>          <q>"trn1 v16.4s, v4.4s, v5.4s\n"</q></td></tr>
<tr><th id="1319">1319</th><td>          <q>"trn2 v17.4s, v4.4s, v5.4s\n"</q></td></tr>
<tr><th id="1320">1320</th><td>          <q>"trn1 v18.4s, v6.4s, v7.4s\n"</q></td></tr>
<tr><th id="1321">1321</th><td>          <q>"trn2 v19.4s, v6.4s, v7.4s\n"</q></td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1324">1324</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1325">1325</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1326">1326</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1327">1327</th><td></td></tr>
<tr><th id="1328">1328</th><td>          <q>".word 0x4e9b969c  // sdot v28.4s, v20.16b, v27.16b\n"</q></td></tr>
<tr><th id="1329">1329</th><td>          <q>".word 0x4e9b96dd  // sdot v29.4s, v22.16b, v27.16b\n"</q></td></tr>
<tr><th id="1330">1330</th><td>          <q>".word 0x4e9b96be  // sdot v30.4s, v21.16b, v27.16b\n"</q></td></tr>
<tr><th id="1331">1331</th><td>          <q>".word 0x4e9b96ff  // sdot v31.4s, v23.16b, v27.16b\n"</q></td></tr>
<tr><th id="1332">1332</th><td></td></tr>
<tr><th id="1333">1333</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="1334">1334</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="1335">1335</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="1336">1336</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="1337">1337</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td>          <i>// Process rows 32 -- 47 out of 64.</i></td></tr>
<tr><th id="1340">1340</th><td>          <q>"eor v8.16b, v8.16b, v26.16b\n"</q></td></tr>
<tr><th id="1341">1341</th><td>          <q>"eor v9.16b, v9.16b, v26.16b\n"</q></td></tr>
<tr><th id="1342">1342</th><td>          <q>"eor v10.16b, v10.16b, v26.16b\n"</q></td></tr>
<tr><th id="1343">1343</th><td>          <q>"eor v11.16b, v11.16b, v26.16b\n"</q></td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td>          <q>"trn1 v16.4s, v8.4s, v9.4s\n"</q></td></tr>
<tr><th id="1346">1346</th><td>          <q>"trn2 v17.4s, v8.4s, v9.4s\n"</q></td></tr>
<tr><th id="1347">1347</th><td>          <q>"trn1 v18.4s, v10.4s, v11.4s\n"</q></td></tr>
<tr><th id="1348">1348</th><td>          <q>"trn2 v19.4s, v10.4s, v11.4s\n"</q></td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1351">1351</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1352">1352</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1353">1353</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1354">1354</th><td></td></tr>
<tr><th id="1355">1355</th><td>          <q>".word 0x4e9b969c  // sdot v28.4s, v20.16b, v27.16b\n"</q></td></tr>
<tr><th id="1356">1356</th><td>          <q>".word 0x4e9b96dd  // sdot v29.4s, v22.16b, v27.16b\n"</q></td></tr>
<tr><th id="1357">1357</th><td>          <q>".word 0x4e9b96be  // sdot v30.4s, v21.16b, v27.16b\n"</q></td></tr>
<tr><th id="1358">1358</th><td>          <q>".word 0x4e9b96ff  // sdot v31.4s, v23.16b, v27.16b\n"</q></td></tr>
<tr><th id="1359">1359</th><td></td></tr>
<tr><th id="1360">1360</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="1361">1361</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="1362">1362</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="1363">1363</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="1364">1364</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td>          <i>// Process rows 48 -- 63 out of 64.</i></td></tr>
<tr><th id="1367">1367</th><td>          <q>"eor v12.16b, v12.16b, v26.16b\n"</q></td></tr>
<tr><th id="1368">1368</th><td>          <q>"eor v13.16b, v13.16b, v26.16b\n"</q></td></tr>
<tr><th id="1369">1369</th><td>          <q>"eor v14.16b, v14.16b, v26.16b\n"</q></td></tr>
<tr><th id="1370">1370</th><td>          <q>"eor v15.16b, v15.16b, v26.16b\n"</q></td></tr>
<tr><th id="1371">1371</th><td></td></tr>
<tr><th id="1372">1372</th><td>          <q>"trn1 v16.4s, v12.4s, v13.4s\n"</q></td></tr>
<tr><th id="1373">1373</th><td>          <q>"trn2 v17.4s, v12.4s, v13.4s\n"</q></td></tr>
<tr><th id="1374">1374</th><td>          <q>"trn1 v18.4s, v14.4s, v15.4s\n"</q></td></tr>
<tr><th id="1375">1375</th><td>          <q>"trn2 v19.4s, v14.4s, v15.4s\n"</q></td></tr>
<tr><th id="1376">1376</th><td></td></tr>
<tr><th id="1377">1377</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1378">1378</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1379">1379</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1380">1380</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1381">1381</th><td></td></tr>
<tr><th id="1382">1382</th><td>          <q>".word 0x4e9b969c  // sdot v28.4s, v20.16b, v27.16b\n"</q></td></tr>
<tr><th id="1383">1383</th><td>          <q>".word 0x4e9b96dd  // sdot v29.4s, v22.16b, v27.16b\n"</q></td></tr>
<tr><th id="1384">1384</th><td>          <q>".word 0x4e9b96be  // sdot v30.4s, v21.16b, v27.16b\n"</q></td></tr>
<tr><th id="1385">1385</th><td>          <q>".word 0x4e9b96ff  // sdot v31.4s, v23.16b, v27.16b\n"</q></td></tr>
<tr><th id="1386">1386</th><td></td></tr>
<tr><th id="1387">1387</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="1388">1388</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="1389">1389</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="1390">1390</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="1391">1391</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="1392">1392</th><td></td></tr>
<tr><th id="1393">1393</th><td>          <q>"9:\n"</q></td></tr>
<tr><th id="1394">1394</th><td><u>#endif  // #if RUY_OPT(MAX_STREAMING)</u></td></tr>
<tr><th id="1395">1395</th><td>          <i>// End of 4x partially unrolled code processing blocks of 64 rows.</i></td></tr>
<tr><th id="1396">1396</th><td><i></i></td></tr>
<tr><th id="1397">1397</th><td><i>          // Main part of the code, processing blocks of 16 rows.</i></td></tr>
<tr><th id="1398">1398</th><td><i></i></td></tr>
<tr><th id="1399">1399</th><td><i>          // Let w2 be `rows` rounded down to multiple of 16.</i></td></tr>
<tr><th id="1400">1400</th><td>          <q>"and w2, %w[rows], #-16\n"</q></td></tr>
<tr><th id="1401">1401</th><td>          <i>// If there are no full blocks of 16 rows to process, jump to the</i></td></tr>
<tr><th id="1402">1402</th><td><i>          // code handling the last &lt; 16 rows.</i></td></tr>
<tr><th id="1403">1403</th><td>          <q>"cmp w1, w2\n"</q></td></tr>
<tr><th id="1404">1404</th><td>          <q>"beq 3f\n"</q></td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td>          <i>// Load the first block of 16 rows.</i></td></tr>
<tr><th id="1407">1407</th><td>          <q>"add w1, w1, #16\n"</q></td></tr>
<tr><th id="1408">1408</th><td>          <q>"ld1 {v0.16b}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="1409">1409</th><td>          <q>"ld1 {v1.16b}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="1410">1410</th><td>          <i>// Check if these were the only full block of 16 rows to load.</i></td></tr>
<tr><th id="1411">1411</th><td>          <q>"cmp w1, w2\n"</q></td></tr>
<tr><th id="1412">1412</th><td>          <q>"ld1 {v2.16b}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="1413">1413</th><td>          <q>"ld1 {v3.16b}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="1414">1414</th><td>          <i>// In that case, jump to the code handling the last loaded block of</i></td></tr>
<tr><th id="1415">1415</th><td><i>          // 16 rows.</i></td></tr>
<tr><th id="1416">1416</th><td>          <q>"beq 2f\n"</q></td></tr>
<tr><th id="1417">1417</th><td>          <i>// Main loop processing blocks of 16 rows.</i></td></tr>
<tr><th id="1418">1418</th><td>          <q>"1:\n"</q></td></tr>
<tr><th id="1419">1419</th><td>          <i>// Input type conversion (e.g. uint8-&gt;int8).</i></td></tr>
<tr><th id="1420">1420</th><td>          <q>"eor v0.16b, v0.16b, v26.16b\n"</q></td></tr>
<tr><th id="1421">1421</th><td>          <q>"eor v1.16b, v1.16b, v26.16b\n"</q></td></tr>
<tr><th id="1422">1422</th><td>          <q>"eor v2.16b, v2.16b, v26.16b\n"</q></td></tr>
<tr><th id="1423">1423</th><td>          <q>"eor v3.16b, v3.16b, v26.16b\n"</q></td></tr>
<tr><th id="1424">1424</th><td>          <i>// Transposition of 4x4 blocks, part 1</i></td></tr>
<tr><th id="1425">1425</th><td>          <q>"trn1 v16.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1426">1426</th><td>          <q>"trn2 v17.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1427">1427</th><td>          <q>"trn1 v18.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1428">1428</th><td>          <q>"trn2 v19.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1429">1429</th><td>          <i>// Load the next 16 rows</i></td></tr>
<tr><th id="1430">1430</th><td>          <q>"ld1 {v0.16b}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="1431">1431</th><td>          <q>"ld1 {v1.16b}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="1432">1432</th><td>          <q>"ld1 {v2.16b}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="1433">1433</th><td>          <q>"ld1 {v3.16b}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="1434">1434</th><td>          <q>"add w1, w1, #16\n"</q></td></tr>
<tr><th id="1435">1435</th><td>          <i>// Transposition of 4x4 blocks, part 2</i></td></tr>
<tr><th id="1436">1436</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1437">1437</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1438">1438</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1439">1439</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1440">1440</th><td>          <i>// Compute sums using sdot instructions.</i></td></tr>
<tr><th id="1441">1441</th><td>          <q>".word 0x4e9b969c  // sdot v28.4s, v20.16b, v27.16b\n"</q></td></tr>
<tr><th id="1442">1442</th><td>          <q>".word 0x4e9b96dd  // sdot v29.4s, v22.16b, v27.16b\n"</q></td></tr>
<tr><th id="1443">1443</th><td>          <q>".word 0x4e9b96be  // sdot v30.4s, v21.16b, v27.16b\n"</q></td></tr>
<tr><th id="1444">1444</th><td>          <q>".word 0x4e9b96ff  // sdot v31.4s, v23.16b, v27.16b\n"</q></td></tr>
<tr><th id="1445">1445</th><td>          <i>// Store the block to the packed matrix.</i></td></tr>
<tr><th id="1446">1446</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="1447">1447</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="1448">1448</th><td>          <q>"cmp w1, w2\n"</q></td></tr>
<tr><th id="1449">1449</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="1450">1450</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="1451">1451</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="1452">1452</th><td>          <i>// End of main loop on blocks of 16 rows.</i></td></tr>
<tr><th id="1453">1453</th><td>          <q>"bne 1b\n"</q></td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td>          <i>// Code handling the last already-loaded block of 16 rows.</i></td></tr>
<tr><th id="1456">1456</th><td>          <q>"2:\n"</q></td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td>          <i>// Process the last loaded full 16x4 block.</i></td></tr>
<tr><th id="1459">1459</th><td>          <q>"eor v0.16b, v0.16b, v26.16b\n"</q></td></tr>
<tr><th id="1460">1460</th><td>          <q>"eor v1.16b, v1.16b, v26.16b\n"</q></td></tr>
<tr><th id="1461">1461</th><td>          <q>"eor v2.16b, v2.16b, v26.16b\n"</q></td></tr>
<tr><th id="1462">1462</th><td>          <q>"eor v3.16b, v3.16b, v26.16b\n"</q></td></tr>
<tr><th id="1463">1463</th><td></td></tr>
<tr><th id="1464">1464</th><td>          <q>"trn1 v16.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1465">1465</th><td>          <q>"trn2 v17.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1466">1466</th><td>          <q>"trn1 v18.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1467">1467</th><td>          <q>"trn2 v19.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1468">1468</th><td></td></tr>
<tr><th id="1469">1469</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1470">1470</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1471">1471</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1472">1472</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1473">1473</th><td></td></tr>
<tr><th id="1474">1474</th><td>          <q>".word 0x4e9b969c  // sdot v28.4s, v20.16b, v27.16b\n"</q></td></tr>
<tr><th id="1475">1475</th><td>          <q>".word 0x4e9b96dd  // sdot v29.4s, v22.16b, v27.16b\n"</q></td></tr>
<tr><th id="1476">1476</th><td>          <q>".word 0x4e9b96be  // sdot v30.4s, v21.16b, v27.16b\n"</q></td></tr>
<tr><th id="1477">1477</th><td>          <q>".word 0x4e9b96ff  // sdot v31.4s, v23.16b, v27.16b\n"</q></td></tr>
<tr><th id="1478">1478</th><td></td></tr>
<tr><th id="1479">1479</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="1480">1480</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="1481">1481</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="1482">1482</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="1483">1483</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td>          <i>// End of code handling full blocks of 16 rows.</i></td></tr>
<tr><th id="1486">1486</th><td><i>          // Now we handle any remaining rows.</i></td></tr>
<tr><th id="1487">1487</th><td>          <q>"3:\n"</q></td></tr>
<tr><th id="1488">1488</th><td>          <i>// Let w2 be the number of rows left to handle.</i></td></tr>
<tr><th id="1489">1489</th><td>          <q>"ands w2, %w[rows], #15\n"</q></td></tr>
<tr><th id="1490">1490</th><td>          <i>// If w2==0, there are no remaining rows, jump to the end.</i></td></tr>
<tr><th id="1491">1491</th><td>          <q>"beq 4f\n"</q></td></tr>
<tr><th id="1492">1492</th><td>          <i>// Zero out a 16x4 block in registers, which we'll partially overwrite</i></td></tr>
<tr><th id="1493">1493</th><td><i>          // with any remaining rows.</i></td></tr>
<tr><th id="1494">1494</th><td>          <q>"dup v0.16b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="1495">1495</th><td>          <q>"dup v1.16b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="1496">1496</th><td>          <q>"dup v2.16b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="1497">1497</th><td>          <q>"dup v3.16b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="1498">1498</th><td><u>#define RUY_LOAD_ONE_ROW(R)                   \</u></td></tr>
<tr><th id="1499">1499</th><td><u>  "cmp w2, #" #R "\n"                         \</u></td></tr>
<tr><th id="1500">1500</th><td><u>  "beq 5f\n"                                  \</u></td></tr>
<tr><th id="1501">1501</th><td><u>  "ld1 { v0.b }[" #R "], [%[src_ptr0]], #1\n" \</u></td></tr>
<tr><th id="1502">1502</th><td><u>  "ld1 { v1.b }[" #R "], [%[src_ptr1]], #1\n" \</u></td></tr>
<tr><th id="1503">1503</th><td><u>  "ld1 { v2.b }[" #R "], [%[src_ptr2]], #1\n" \</u></td></tr>
<tr><th id="1504">1504</th><td><u>  "ld1 { v3.b }[" #R "], [%[src_ptr3]], #1\n"</u></td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td>          RUY_LOAD_ONE_ROW(<var>0</var>)</td></tr>
<tr><th id="1507">1507</th><td>          RUY_LOAD_ONE_ROW(<var>1</var>)</td></tr>
<tr><th id="1508">1508</th><td>          RUY_LOAD_ONE_ROW(<var>2</var>)</td></tr>
<tr><th id="1509">1509</th><td>          RUY_LOAD_ONE_ROW(<var>3</var>)</td></tr>
<tr><th id="1510">1510</th><td>          RUY_LOAD_ONE_ROW(<var>4</var>)</td></tr>
<tr><th id="1511">1511</th><td>          RUY_LOAD_ONE_ROW(<var>5</var>)</td></tr>
<tr><th id="1512">1512</th><td>          RUY_LOAD_ONE_ROW(<var>6</var>)</td></tr>
<tr><th id="1513">1513</th><td>          RUY_LOAD_ONE_ROW(<var>7</var>)</td></tr>
<tr><th id="1514">1514</th><td>          RUY_LOAD_ONE_ROW(<var>8</var>)</td></tr>
<tr><th id="1515">1515</th><td>          RUY_LOAD_ONE_ROW(<var>9</var>)</td></tr>
<tr><th id="1516">1516</th><td>          RUY_LOAD_ONE_ROW(<var>10</var>)</td></tr>
<tr><th id="1517">1517</th><td>          RUY_LOAD_ONE_ROW(<var>11</var>)</td></tr>
<tr><th id="1518">1518</th><td>          RUY_LOAD_ONE_ROW(<var>12</var>)</td></tr>
<tr><th id="1519">1519</th><td>          RUY_LOAD_ONE_ROW(<var>13</var>)</td></tr>
<tr><th id="1520">1520</th><td>          RUY_LOAD_ONE_ROW(<var>14</var>)</td></tr>
<tr><th id="1521">1521</th><td>          <i>// Here we know that w2==15, so RUY_LOAD_ONE_ROW(15) would be a no-op.</i></td></tr>
<tr><th id="1522">1522</th><td><u>#undef RUY_LOAD_ONE_ROW</u></td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td>          <q>"5:\n"</q></td></tr>
<tr><th id="1525">1525</th><td>          <i>// Process the last zero-padded 16x4 block.</i></td></tr>
<tr><th id="1526">1526</th><td>          <q>"eor v0.16b, v0.16b, v26.16b\n"</q></td></tr>
<tr><th id="1527">1527</th><td>          <q>"eor v1.16b, v1.16b, v26.16b\n"</q></td></tr>
<tr><th id="1528">1528</th><td>          <q>"eor v2.16b, v2.16b, v26.16b\n"</q></td></tr>
<tr><th id="1529">1529</th><td>          <q>"eor v3.16b, v3.16b, v26.16b\n"</q></td></tr>
<tr><th id="1530">1530</th><td></td></tr>
<tr><th id="1531">1531</th><td>          <q>"trn1 v16.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1532">1532</th><td>          <q>"trn2 v17.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1533">1533</th><td>          <q>"trn1 v18.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1534">1534</th><td>          <q>"trn2 v19.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1535">1535</th><td></td></tr>
<tr><th id="1536">1536</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1537">1537</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1538">1538</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1539">1539</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td>          <q>".word 0x4e9b969c  // sdot v28.4s, v20.16b, v27.16b\n"</q></td></tr>
<tr><th id="1542">1542</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="1543">1543</th><td>          <q>"cmp w2, #4\n"</q></td></tr>
<tr><th id="1544">1544</th><td>          <q>"ble 4f\n"</q></td></tr>
<tr><th id="1545">1545</th><td>          <q>".word 0x4e9b96be  // sdot v30.4s, v21.16b, v27.16b\n"</q></td></tr>
<tr><th id="1546">1546</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="1547">1547</th><td>          <q>"cmp w2, #8\n"</q></td></tr>
<tr><th id="1548">1548</th><td>          <q>"ble 4f\n"</q></td></tr>
<tr><th id="1549">1549</th><td>          <q>".word 0x4e9b96dd  // sdot v29.4s, v22.16b, v27.16b\n"</q></td></tr>
<tr><th id="1550">1550</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="1551">1551</th><td>          <q>"cmp w2, #12\n"</q></td></tr>
<tr><th id="1552">1552</th><td>          <q>"ble 4f\n"</q></td></tr>
<tr><th id="1553">1553</th><td>          <q>".word 0x4e9b96ff  // sdot v31.4s, v23.16b, v27.16b\n"</q></td></tr>
<tr><th id="1554">1554</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="1555">1555</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td>          <q>"4:\n"</q></td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td>          <i>// Reduction of the registers used to accumulate sums.</i></td></tr>
<tr><th id="1560">1560</th><td>          <q>"add v28.4s, v28.4s, v29.4s\n"</q></td></tr>
<tr><th id="1561">1561</th><td>          <q>"add v30.4s, v30.4s, v31.4s\n"</q></td></tr>
<tr><th id="1562">1562</th><td>          <q>"add v28.4s, v28.4s, v30.4s\n"</q></td></tr>
<tr><th id="1563">1563</th><td></td></tr>
<tr><th id="1564">1564</th><td>          <i>// Store the sums.</i></td></tr>
<tr><th id="1565">1565</th><td>          <q>"cmp %[sums_ptr], #0\n"</q></td></tr>
<tr><th id="1566">1566</th><td>          <q>"beq 6f\n"</q></td></tr>
<tr><th id="1567">1567</th><td>          <q>"st1 {v28.4s}, [%[sums_ptr]], #16\n"</q></td></tr>
<tr><th id="1568">1568</th><td>          <q>"6:\n"</q></td></tr>
<tr><th id="1569">1569</th><td>      <i>// clang-format on</i></td></tr>
<tr><th id="1570">1570</th><td></td></tr>
<tr><th id="1571">1571</th><td>      : [src_ptr0] <q>"+r"</q>(src_ptr0), [src_ptr1] <q>"+r"</q>(src_ptr1),</td></tr>
<tr><th id="1572">1572</th><td>        [src_ptr2] <q>"+r"</q>(src_ptr2), [src_ptr3] <q>"+r"</q>(src_ptr3),</td></tr>
<tr><th id="1573">1573</th><td>        [packed_ptr] <q>"+r"</q>(packed_ptr), [sums_ptr] <q>"+r"</q>(sums_ptr)</td></tr>
<tr><th id="1574">1574</th><td>      : [src_inc0] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc0)),</td></tr>
<tr><th id="1575">1575</th><td>        [src_inc1] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc1)),</td></tr>
<tr><th id="1576">1576</th><td>        [src_inc2] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc2)),</td></tr>
<tr><th id="1577">1577</th><td>        [src_inc3] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc3)),</td></tr>
<tr><th id="1578">1578</th><td>        [rows] <q>"r"</q>(src_rows),</td></tr>
<tr><th id="1579">1579</th><td>        [src_zero_point] <q>"r"</q>(<b>static_cast</b>&lt;<em>int</em>&gt;(src_zero_point)),</td></tr>
<tr><th id="1580">1580</th><td>        [input_xor] <q>"r"</q>(input_xor)</td></tr>
<tr><th id="1581">1581</th><td>      : <q>"cc"</q>, <q>"memory"</q>, <q>"x1"</q>, <q>"x2"</q>, <q>"v0"</q>, <q>"v1"</q>, <q>"v2"</q>, <q>"v3"</q>, <q>"v4"</q>, <q>"v5"</q>, <q>"v6"</q>,</td></tr>
<tr><th id="1582">1582</th><td>        <q>"v7"</q>, <q>"v8"</q>, <q>"v9"</q>, <q>"v10"</q>, <q>"v11"</q>, <q>"v12"</q>, <q>"v13"</q>, <q>"v14"</q>, <q>"v15"</q>, <q>"v16"</q>,</td></tr>
<tr><th id="1583">1583</th><td>        <q>"v17"</q>, <q>"v18"</q>, <q>"v19"</q>, <q>"v20"</q>, <q>"v21"</q>, <q>"v22"</q>, <q>"v23"</q>, <q>"v24"</q>, <q>"v25"</q>, <q>"v26"</q>,</td></tr>
<tr><th id="1584">1584</th><td>        <q>"v27"</q>, <q>"v28"</q>, <q>"v29"</q>, <q>"v30"</q>, <q>"v31"</q>);</td></tr>
<tr><th id="1585">1585</th><td>}</td></tr>
<tr><th id="1586">1586</th><td></td></tr>
<tr><th id="1587">1587</th><td><em>void</em> Pack8bitRowMajorForNeonDotprod(<em>const</em> <em>void</em>* src_ptr0, <em>const</em> <em>void</em>* src_ptr1,</td></tr>
<tr><th id="1588">1588</th><td>                                    <em>const</em> <em>void</em>* src_ptr2, <em>const</em> <em>void</em>* src_ptr3,</td></tr>
<tr><th id="1589">1589</th><td>                                    <em>int</em> src_inc0, <em>int</em> src_inc1, <em>int</em> src_inc2,</td></tr>
<tr><th id="1590">1590</th><td>                                    <em>int</em> src_inc3, <em>int</em> src_cols,</td></tr>
<tr><th id="1591">1591</th><td>                                    <em>int</em> src_zero_point, std::int8_t* packed_ptr,</td></tr>
<tr><th id="1592">1592</th><td>                                    <em>int</em> packed_stride, std::int32_t* sums_ptr,</td></tr>
<tr><th id="1593">1593</th><td>                                    <em>int</em> input_xor) {</td></tr>
<tr><th id="1594">1594</th><td>  profiler::ScopeLabel label(<q>"Pack (kNeonDotprod, from row-major)"</q>);</td></tr>
<tr><th id="1595">1595</th><td>  <b>asm</b>(</td></tr>
<tr><th id="1596">1596</th><td>      <i>// clang-format off</i></td></tr>
<tr><th id="1597">1597</th><td><i>          // Prefetch data. This was tuned on Cortex-A55-rev1 cores.</i></td></tr>
<tr><th id="1598">1598</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr0]]\n"</q>)</td></tr>
<tr><th id="1599">1599</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr1]]\n"</q>)</td></tr>
<tr><th id="1600">1600</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr2]]\n"</q>)</td></tr>
<tr><th id="1601">1601</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr3]]\n"</q>)</td></tr>
<tr><th id="1602">1602</th><td>          <i>// Let w0 = (number of columns to compute) - 8.</i></td></tr>
<tr><th id="1603">1603</th><td>          <q>"subs w0, %w[src_cols], 8\n"</q></td></tr>
<tr><th id="1604">1604</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr0], 64]\n"</q>)</td></tr>
<tr><th id="1605">1605</th><td>          <i>// Let v26 duplicate the input_xor value in all lanes.</i></td></tr>
<tr><th id="1606">1606</th><td>          <q>"dup v26.16b, %w[input_xor]\n"</q></td></tr>
<tr><th id="1607">1607</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr1], 64]\n"</q>)</td></tr>
<tr><th id="1608">1608</th><td>          <i>// Let v27 be 1 in all lanes. Used with sdot to compute sums.</i></td></tr>
<tr><th id="1609">1609</th><td>          <q>"movi v27.16b, 1\n"</q></td></tr>
<tr><th id="1610">1610</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr2], 64]\n"</q>)</td></tr>
<tr><th id="1611">1611</th><td>          <i>// If there isn't a full block of 8 columns to load from, jump to the</i></td></tr>
<tr><th id="1612">1612</th><td><i>          // code after the loop handling leftovers.</i></td></tr>
<tr><th id="1613">1613</th><td>          <q>"blt 2f\n"</q></td></tr>
<tr><th id="1614">1614</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr3], 64]\n"</q>)</td></tr>
<tr><th id="1615">1615</th><td>          <i>// Main loop, each iteration handles a full block of 8 cols.</i></td></tr>
<tr><th id="1616">1616</th><td>          <q>"1:\n"</q></td></tr>
<tr><th id="1617">1617</th><td>          <i>// Load the 4x8 block from the source matrix, or zero if we're</i></td></tr>
<tr><th id="1618">1618</th><td><i>          // past the bottom of the source matrix.</i></td></tr>
<tr><th id="1619">1619</th><td>          <q>"ld1 {v0.8b}, [%[src_ptr0]]\n"</q></td></tr>
<tr><th id="1620">1620</th><td>          <q>"ld1 {v1.8b}, [%[src_ptr1]]\n"</q></td></tr>
<tr><th id="1621">1621</th><td>          <q>"ld1 {v2.8b}, [%[src_ptr2]]\n"</q></td></tr>
<tr><th id="1622">1622</th><td>          <q>"ld1 {v3.8b}, [%[src_ptr3]]\n"</q></td></tr>
<tr><th id="1623">1623</th><td>          <i>// Load values from the sums buffer, and start the reordering</i></td></tr>
<tr><th id="1624">1624</th><td><i>          // of the loaded 4x8 block by interleaving 8bit values.</i></td></tr>
<tr><th id="1625">1625</th><td>          <q>"zip1 v0.16b, v0.16b, v1.16b\n"</q></td></tr>
<tr><th id="1626">1626</th><td>          <q>"ldr q8, [%[sums_ptr], 0]\n"</q></td></tr>
<tr><th id="1627">1627</th><td>          <q>"zip1 v1.16b, v2.16b, v3.16b\n"</q></td></tr>
<tr><th id="1628">1628</th><td>          <q>"ldr q9, [%[sums_ptr], 16]\n"</q></td></tr>
<tr><th id="1629">1629</th><td>          <i>// Finish the reordering of the 4x8 block, putting it into</i></td></tr>
<tr><th id="1630">1630</th><td><i>          // column-major order.</i></td></tr>
<tr><th id="1631">1631</th><td>          <q>"zip1 v2.8h, v0.8h, v1.8h\n"</q></td></tr>
<tr><th id="1632">1632</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr0], 128]\n"</q>)</td></tr>
<tr><th id="1633">1633</th><td>          <q>"zip2 v3.8h, v0.8h, v1.8h\n"</q></td></tr>
<tr><th id="1634">1634</th><td>          <i>// Apply input_xor, i.e. convert source values from uint8 to int8</i></td></tr>
<tr><th id="1635">1635</th><td><i>          // if needed.</i></td></tr>
<tr><th id="1636">1636</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr1], 128]\n"</q>)</td></tr>
<tr><th id="1637">1637</th><td>          <q>"eor v2.16b, v2.16b, v26.16b\n"</q></td></tr>
<tr><th id="1638">1638</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr2], 128]\n"</q>)</td></tr>
<tr><th id="1639">1639</th><td>          <q>"eor v3.16b, v3.16b, v26.16b\n"</q></td></tr>
<tr><th id="1640">1640</th><td>          <i>// Update the sums.</i></td></tr>
<tr><th id="1641">1641</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr3], 128]\n"</q>)</td></tr>
<tr><th id="1642">1642</th><td>          <q>".word 0x4e9b9448  // sdot v8.4s, v2.16b, v27.16b\n"</q></td></tr>
<tr><th id="1643">1643</th><td>          <q>".word 0x4e9b9469  // sdot v9.4s, v3.16b, v27.16b\n"</q></td></tr>
<tr><th id="1644">1644</th><td>          <i>// Store the column-major 4x8 block to the packed matrix, and</i></td></tr>
<tr><th id="1645">1645</th><td><i>          // increment some source pointers.</i></td></tr>
<tr><th id="1646">1646</th><td>          <q>"str q2, [%[packed_ptr], 0]\n"</q></td></tr>
<tr><th id="1647">1647</th><td>          <q>"add %[src_ptr0], %[src_ptr0], %w[src_inc0], sxtw\n"</q></td></tr>
<tr><th id="1648">1648</th><td>          <q>"str q3, [%[packed_ptr], 16]\n"</q></td></tr>
<tr><th id="1649">1649</th><td>          <q>"add %[src_ptr1], %[src_ptr1], %w[src_inc1], sxtw\n"</q></td></tr>
<tr><th id="1650">1650</th><td>          <i>// Store the updated sums, and increment the remaining pointers</i></td></tr>
<tr><th id="1651">1651</th><td><i>          // and the block_col loop index.</i></td></tr>
<tr><th id="1652">1652</th><td>          <q>"st1 {v8.4s}, [%[sums_ptr]], 16\n"</q></td></tr>
<tr><th id="1653">1653</th><td>          <q>"add %[packed_ptr], %[packed_ptr], %[packed_stride], lsl 3\n"</q></td></tr>
<tr><th id="1654">1654</th><td>          <q>"st1 {v9.4s}, [%[sums_ptr]], 16\n"</q></td></tr>
<tr><th id="1655">1655</th><td>          <i>// Advance by 8 columns and set the condition code.</i></td></tr>
<tr><th id="1656">1656</th><td>          <q>"subs w0, w0, 8\n"</q></td></tr>
<tr><th id="1657">1657</th><td>          <q>"add %[src_ptr2], %[src_ptr2], %w[src_inc2], sxtw\n"</q></td></tr>
<tr><th id="1658">1658</th><td>          <q>"add %[src_ptr3], %[src_ptr3], %w[src_inc3], sxtw\n"</q></td></tr>
<tr><th id="1659">1659</th><td>          <i>// End of the main loop.</i></td></tr>
<tr><th id="1660">1660</th><td>          <q>"bge 1b\n"</q></td></tr>
<tr><th id="1661">1661</th><td></td></tr>
<tr><th id="1662">1662</th><td>          <q>"2:\n"</q></td></tr>
<tr><th id="1663">1663</th><td>          <i>// We add back 8 to w0 so that w0 is the number of columns remaining</i></td></tr>
<tr><th id="1664">1664</th><td><i>          // to handle.</i></td></tr>
<tr><th id="1665">1665</th><td>          <q>"adds w0, w0, 8\n"</q></td></tr>
<tr><th id="1666">1666</th><td>          <i>// Nothing left? Then jump to the end.</i></td></tr>
<tr><th id="1667">1667</th><td>          <q>"beq 3f\n"</q></td></tr>
<tr><th id="1668">1668</th><td>          <i>// Here w0 is between 1 and 7. We zero-initialize v0--v3 ...</i></td></tr>
<tr><th id="1669">1669</th><td>          <q>"dup v0.8b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="1670">1670</th><td>          <q>"dup v1.8b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="1671">1671</th><td>          <q>"dup v2.8b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="1672">1672</th><td>          <q>"dup v3.8b, %w[src_zero_point]\n"</q></td></tr>
<tr><th id="1673">1673</th><td>          <i>// ... and now we fill lanes one by one with leftover columns.</i></td></tr>
<tr><th id="1674">1674</th><td><u>#define RUY_LOAD_ONE_COL(C)\</u></td></tr>
<tr><th id="1675">1675</th><td><u>  "cmp w0, " #C "\n" \</u></td></tr>
<tr><th id="1676">1676</th><td><u>  "beq 4f\n"                                  \</u></td></tr>
<tr><th id="1677">1677</th><td><u>  "ld1 { v0.b }[" #C "], [%[src_ptr0]], #1\n" \</u></td></tr>
<tr><th id="1678">1678</th><td><u>  "ld1 { v1.b }[" #C "], [%[src_ptr1]], #1\n" \</u></td></tr>
<tr><th id="1679">1679</th><td><u>  "ld1 { v2.b }[" #C "], [%[src_ptr2]], #1\n" \</u></td></tr>
<tr><th id="1680">1680</th><td><u>  "ld1 { v3.b }[" #C "], [%[src_ptr3]], #1\n"</u></td></tr>
<tr><th id="1681">1681</th><td></td></tr>
<tr><th id="1682">1682</th><td>          RUY_LOAD_ONE_COL(<var>0</var>)</td></tr>
<tr><th id="1683">1683</th><td>          RUY_LOAD_ONE_COL(<var>1</var>)</td></tr>
<tr><th id="1684">1684</th><td>          RUY_LOAD_ONE_COL(<var>2</var>)</td></tr>
<tr><th id="1685">1685</th><td>          RUY_LOAD_ONE_COL(<var>3</var>)</td></tr>
<tr><th id="1686">1686</th><td>          RUY_LOAD_ONE_COL(<var>4</var>)</td></tr>
<tr><th id="1687">1687</th><td>          RUY_LOAD_ONE_COL(<var>5</var>)</td></tr>
<tr><th id="1688">1688</th><td>          RUY_LOAD_ONE_COL(<var>6</var>)</td></tr>
<tr><th id="1689">1689</th><td>          <i>// Here we know that w0==7, so RUY_LOAD_ONE_COL(7) would be a no-op.</i></td></tr>
<tr><th id="1690">1690</th><td><u>#undef RUY_LOAD_ONE_COL</u></td></tr>
<tr><th id="1691">1691</th><td></td></tr>
<tr><th id="1692">1692</th><td>          <q>"4:\n"</q></td></tr>
<tr><th id="1693">1693</th><td>          <i>// The leftovers source data is loaded, now we can perform the</i></td></tr>
<tr><th id="1694">1694</th><td><i>          // computation as usual.</i></td></tr>
<tr><th id="1695">1695</th><td><i>          // Load values from the sums buffer, and start the reordering</i></td></tr>
<tr><th id="1696">1696</th><td><i>          // of the loaded 4x8 block by interleaving 8bit values.</i></td></tr>
<tr><th id="1697">1697</th><td>          <q>"zip1 v0.16b, v0.16b, v1.16b\n"</q></td></tr>
<tr><th id="1698">1698</th><td>          <q>"ldr q8, [%[sums_ptr], 0]\n"</q></td></tr>
<tr><th id="1699">1699</th><td>          <q>"zip1 v1.16b, v2.16b, v3.16b\n"</q></td></tr>
<tr><th id="1700">1700</th><td>          <q>"ldr q9, [%[sums_ptr], 16]\n"</q></td></tr>
<tr><th id="1701">1701</th><td>          <i>// Finish the reordering of the 4x8 block, putting it into</i></td></tr>
<tr><th id="1702">1702</th><td><i>          // column-major order.</i></td></tr>
<tr><th id="1703">1703</th><td>          <q>"zip1 v2.8h, v0.8h, v1.8h\n"</q></td></tr>
<tr><th id="1704">1704</th><td>          <q>"zip2 v3.8h, v0.8h, v1.8h\n"</q></td></tr>
<tr><th id="1705">1705</th><td>          <i>// Apply input_xor, i.e. convert source values from uint8 to int8</i></td></tr>
<tr><th id="1706">1706</th><td><i>          // if needed.</i></td></tr>
<tr><th id="1707">1707</th><td>          <q>"eor v2.16b, v2.16b, v26.16b\n"</q></td></tr>
<tr><th id="1708">1708</th><td>          <q>"eor v3.16b, v3.16b, v26.16b\n"</q></td></tr>
<tr><th id="1709">1709</th><td>          <i>// Update the sums.</i></td></tr>
<tr><th id="1710">1710</th><td>          <q>".word 0x4e9b9448  // sdot v8.4s, v2.16b, v27.16b\n"</q></td></tr>
<tr><th id="1711">1711</th><td>          <q>".word 0x4e9b9469  // sdot v9.4s, v3.16b, v27.16b\n"</q></td></tr>
<tr><th id="1712">1712</th><td>          <i>// Store the column-major 4x8 block to the packed matrix, and</i></td></tr>
<tr><th id="1713">1713</th><td><i>          // increment some source pointers.</i></td></tr>
<tr><th id="1714">1714</th><td>          <q>"str q2, [%[packed_ptr], 0]\n"</q></td></tr>
<tr><th id="1715">1715</th><td>          <q>"str q3, [%[packed_ptr], 16]\n"</q></td></tr>
<tr><th id="1716">1716</th><td>          <i>// Store the updated sums, and increment the remaining pointers</i></td></tr>
<tr><th id="1717">1717</th><td><i>          // and the block_col loop index.</i></td></tr>
<tr><th id="1718">1718</th><td>          <q>"st1 {v8.4s}, [%[sums_ptr]], 16\n"</q></td></tr>
<tr><th id="1719">1719</th><td>          <q>"st1 {v9.4s}, [%[sums_ptr]], 16\n"</q></td></tr>
<tr><th id="1720">1720</th><td></td></tr>
<tr><th id="1721">1721</th><td>          <i>// End label.</i></td></tr>
<tr><th id="1722">1722</th><td>          <q>"3:\n"</q></td></tr>
<tr><th id="1723">1723</th><td>      <i>// clang-format on</i></td></tr>
<tr><th id="1724">1724</th><td>      : [packed_ptr] <q>"+r"</q>(packed_ptr), [sums_ptr] <q>"+r"</q>(sums_ptr),</td></tr>
<tr><th id="1725">1725</th><td>        [src_ptr0] <q>"+r"</q>(src_ptr0), [src_ptr1] <q>"+r"</q>(src_ptr1),</td></tr>
<tr><th id="1726">1726</th><td>        [src_ptr2] <q>"+r"</q>(src_ptr2), [src_ptr3] <q>"+r"</q>(src_ptr3)</td></tr>
<tr><th id="1727">1727</th><td>      : [src_inc0] <q>"r"</q>(src_inc0), [src_inc1] <q>"r"</q>(src_inc1),</td></tr>
<tr><th id="1728">1728</th><td>        [src_inc2] <q>"r"</q>(src_inc2), [src_inc3] <q>"r"</q>(src_inc3),</td></tr>
<tr><th id="1729">1729</th><td>        [input_xor] <q>"r"</q>(input_xor), [src_zero_point] <q>"r"</q>(src_zero_point),</td></tr>
<tr><th id="1730">1730</th><td>        [packed_stride] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(packed_stride)),</td></tr>
<tr><th id="1731">1731</th><td>        [src_cols] <q>"r"</q>(src_cols)</td></tr>
<tr><th id="1732">1732</th><td>      : <q>"cc"</q>, <q>"memory"</q>, <q>"x0"</q>, <q>"x1"</q>, <q>"x2"</q>, <q>"v0"</q>, <q>"v1"</q>, <q>"v2"</q>, <q>"v3"</q>, <q>"v4"</q>, <q>"v5"</q>,</td></tr>
<tr><th id="1733">1733</th><td>        <q>"v6"</q>, <q>"v7"</q>, <q>"v8"</q>, <q>"v9"</q>, <q>"v10"</q>, <q>"v11"</q>, <q>"v12"</q>, <q>"v13"</q>, <q>"v14"</q>, <q>"v15"</q>, <q>"v16"</q>,</td></tr>
<tr><th id="1734">1734</th><td>        <q>"v17"</q>, <q>"v18"</q>, <q>"v19"</q>, <q>"v20"</q>, <q>"v21"</q>, <q>"v22"</q>, <q>"v23"</q>, <q>"v24"</q>, <q>"v25"</q>, <q>"v26"</q>,</td></tr>
<tr><th id="1735">1735</th><td>        <q>"v27"</q>, <q>"v28"</q>, <q>"v29"</q>, <q>"v30"</q>, <q>"v31"</q>);</td></tr>
<tr><th id="1736">1736</th><td>}</td></tr>
<tr><th id="1737">1737</th><td></td></tr>
<tr><th id="1738">1738</th><td><em>void</em> PackFloatColMajorForNeon(<em>const</em> <em>float</em>* src_ptr0, <em>const</em> <em>float</em>* src_ptr1,</td></tr>
<tr><th id="1739">1739</th><td>                              <em>const</em> <em>float</em>* src_ptr2, <em>const</em> <em>float</em>* src_ptr3,</td></tr>
<tr><th id="1740">1740</th><td>                              <em>int</em> src_inc0, <em>int</em> src_inc1, <em>int</em> src_inc2,</td></tr>
<tr><th id="1741">1741</th><td>                              <em>int</em> src_inc3, <em>int</em> src_rows, <em>float</em>* packed_ptr) {</td></tr>
<tr><th id="1742">1742</th><td>  profiler::ScopeLabel label(<q>"Pack (kNeon)"</q>);</td></tr>
<tr><th id="1743">1743</th><td>  <b>asm</b> <em>volatile</em>(</td></tr>
<tr><th id="1744">1744</th><td>      <i>// clang-format off</i></td></tr>
<tr><th id="1745">1745</th><td><i>          // w1 will be the number of rows already loaded.</i></td></tr>
<tr><th id="1746">1746</th><td>          <q>"mov w1, #0\n"</q></td></tr>
<tr><th id="1747">1747</th><td>          <i>// Let w2 be `rows` rounded down to multiple of 4.</i></td></tr>
<tr><th id="1748">1748</th><td>          <q>"ands w2, %w[rows], #-4\n"</q></td></tr>
<tr><th id="1749">1749</th><td>          <i>// If there are no full blocks of 4 rows to process, jump to the</i></td></tr>
<tr><th id="1750">1750</th><td><i>          // code handling the last &lt; 4 rows.</i></td></tr>
<tr><th id="1751">1751</th><td>          <q>"beq 3f\n"</q></td></tr>
<tr><th id="1752">1752</th><td>          <i>// Load the first block of 16 rows.</i></td></tr>
<tr><th id="1753">1753</th><td>          <q>"add w1, w1, #4\n"</q></td></tr>
<tr><th id="1754">1754</th><td>          <q>"ld1 {v0.4s}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="1755">1755</th><td>          <q>"ld1 {v1.4s}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="1756">1756</th><td>          <i>// Check if these were the only full block of 4 rows to load.</i></td></tr>
<tr><th id="1757">1757</th><td>          <q>"cmp w1, w2\n"</q></td></tr>
<tr><th id="1758">1758</th><td>          <q>"ld1 {v2.4s}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="1759">1759</th><td>          <q>"ld1 {v3.4s}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="1760">1760</th><td>          <i>// In that case, jump to the code handling the last loaded block of</i></td></tr>
<tr><th id="1761">1761</th><td><i>          // 4 rows.</i></td></tr>
<tr><th id="1762">1762</th><td>          <q>"beq 2f\n"</q></td></tr>
<tr><th id="1763">1763</th><td>          <i>// Main loop processing blocks of 4 rows.</i></td></tr>
<tr><th id="1764">1764</th><td>          <q>"1:\n"</q></td></tr>
<tr><th id="1765">1765</th><td>          <i>// Advance by 4 rows.</i></td></tr>
<tr><th id="1766">1766</th><td>          <q>"add w1, w1, #4\n"</q></td></tr>
<tr><th id="1767">1767</th><td>          <i>// Transposition of the already-loaded 4x4 block, part 1.</i></td></tr>
<tr><th id="1768">1768</th><td>          <q>"trn1 v16.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1769">1769</th><td>          <q>"trn2 v17.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1770">1770</th><td>          <q>"trn1 v18.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1771">1771</th><td>          <q>"trn2 v19.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1772">1772</th><td>          <i>// Load the next 4x4 block.</i></td></tr>
<tr><th id="1773">1773</th><td>          <q>"ld1 {v0.4s}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="1774">1774</th><td>          <q>"ld1 {v1.4s}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="1775">1775</th><td>          <q>"ld1 {v2.4s}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="1776">1776</th><td>          <q>"ld1 {v3.4s}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="1777">1777</th><td>          <i>// Transposition of the already-loaded 4x4 block, part 2.</i></td></tr>
<tr><th id="1778">1778</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1779">1779</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1780">1780</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1781">1781</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1782">1782</th><td>          <i>// Was this the last full 4x4 block to load?</i></td></tr>
<tr><th id="1783">1783</th><td>          <q>"cmp w1, w2\n"</q></td></tr>
<tr><th id="1784">1784</th><td>          <i>// Store the transposed 4x4 block.</i></td></tr>
<tr><th id="1785">1785</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="1786">1786</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="1787">1787</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="1788">1788</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="1789">1789</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="1790">1790</th><td>          <i>// End of main loop on 4x4 blocks.</i></td></tr>
<tr><th id="1791">1791</th><td>          <q>"bne 1b\n"</q></td></tr>
<tr><th id="1792">1792</th><td></td></tr>
<tr><th id="1793">1793</th><td>          <i>// Code handling the last already-loaded 4x4 block.</i></td></tr>
<tr><th id="1794">1794</th><td>          <q>"2:\n"</q></td></tr>
<tr><th id="1795">1795</th><td></td></tr>
<tr><th id="1796">1796</th><td>          <q>"trn1 v16.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1797">1797</th><td>          <q>"trn2 v17.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1798">1798</th><td>          <q>"trn1 v18.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1799">1799</th><td>          <q>"trn2 v19.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1800">1800</th><td></td></tr>
<tr><th id="1801">1801</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1802">1802</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1803">1803</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1804">1804</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1805">1805</th><td></td></tr>
<tr><th id="1806">1806</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="1807">1807</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="1808">1808</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="1809">1809</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="1810">1810</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="1811">1811</th><td></td></tr>
<tr><th id="1812">1812</th><td>          <i>// End of code handling full 4x4 blocks.</i></td></tr>
<tr><th id="1813">1813</th><td><i>          // Now we handle any remaining rows.</i></td></tr>
<tr><th id="1814">1814</th><td>          <q>"3:\n"</q></td></tr>
<tr><th id="1815">1815</th><td>          <i>// Let w2 be the number of rows left to handle.</i></td></tr>
<tr><th id="1816">1816</th><td>          <q>"ands w2, %w[rows], #3\n"</q></td></tr>
<tr><th id="1817">1817</th><td>          <i>// If w2==0, there are no remaining rows, jump to the end.</i></td></tr>
<tr><th id="1818">1818</th><td>          <q>"beq 4f\n"</q></td></tr>
<tr><th id="1819">1819</th><td>          <i>// Zero out a 4x4 block in registers, which we'll partially overwrite</i></td></tr>
<tr><th id="1820">1820</th><td><i>          // with any remaining rows.</i></td></tr>
<tr><th id="1821">1821</th><td>          <q>"movi v0.16b, #0\n"</q></td></tr>
<tr><th id="1822">1822</th><td>          <q>"movi v1.16b, #0\n"</q></td></tr>
<tr><th id="1823">1823</th><td>          <q>"movi v2.16b, #0\n"</q></td></tr>
<tr><th id="1824">1824</th><td>          <q>"movi v3.16b, #0\n"</q></td></tr>
<tr><th id="1825">1825</th><td><u>#define RUY_LOAD_ONE_ROW(R)                   \</u></td></tr>
<tr><th id="1826">1826</th><td><u>  "cmp w2, #" #R "\n"                         \</u></td></tr>
<tr><th id="1827">1827</th><td><u>  "beq 5f\n"                                  \</u></td></tr>
<tr><th id="1828">1828</th><td><u>  "ld1 { v0.s }[" #R "], [%[src_ptr0]], #4\n" \</u></td></tr>
<tr><th id="1829">1829</th><td><u>  "ld1 { v1.s }[" #R "], [%[src_ptr1]], #4\n" \</u></td></tr>
<tr><th id="1830">1830</th><td><u>  "ld1 { v2.s }[" #R "], [%[src_ptr2]], #4\n" \</u></td></tr>
<tr><th id="1831">1831</th><td><u>  "ld1 { v3.s }[" #R "], [%[src_ptr3]], #4\n"</u></td></tr>
<tr><th id="1832">1832</th><td></td></tr>
<tr><th id="1833">1833</th><td>          RUY_LOAD_ONE_ROW(<var>0</var>)</td></tr>
<tr><th id="1834">1834</th><td>          RUY_LOAD_ONE_ROW(<var>1</var>)</td></tr>
<tr><th id="1835">1835</th><td>          RUY_LOAD_ONE_ROW(<var>2</var>)</td></tr>
<tr><th id="1836">1836</th><td>          <i>// Here we know that w2==3, so RUY_LOAD_ONE_ROW(3) would be a no-op.</i></td></tr>
<tr><th id="1837">1837</th><td><u>#undef RUY_LOAD_ONE_ROW</u></td></tr>
<tr><th id="1838">1838</th><td>          <q>"5:\n"</q></td></tr>
<tr><th id="1839">1839</th><td></td></tr>
<tr><th id="1840">1840</th><td>          <i>// Transpose that last zero-padded 4x4 block.</i></td></tr>
<tr><th id="1841">1841</th><td>          <q>"trn1 v16.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1842">1842</th><td>          <q>"trn2 v17.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="1843">1843</th><td>          <q>"trn1 v18.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1844">1844</th><td>          <q>"trn2 v19.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="1845">1845</th><td></td></tr>
<tr><th id="1846">1846</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1847">1847</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="1848">1848</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1849">1849</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="1850">1850</th><td></td></tr>
<tr><th id="1851">1851</th><td>          <i>// Store that last zero-padded block to the packed matrix.</i></td></tr>
<tr><th id="1852">1852</th><td>          <q>"mov x1, #32\n"</q></td></tr>
<tr><th id="1853">1853</th><td><u>#define RUY_STORE_ONE_ROW(ROW, REGISTER)                  \</u></td></tr>
<tr><th id="1854">1854</th><td><u>          "cmp w2, #" #ROW "\n"                           \</u></td></tr>
<tr><th id="1855">1855</th><td><u>          "beq 4f\n"                                      \</u></td></tr>
<tr><th id="1856">1856</th><td><u>          "st1 {" #REGISTER ".4s}, [%[packed_ptr]], x1\n"</u></td></tr>
<tr><th id="1857">1857</th><td></td></tr>
<tr><th id="1858">1858</th><td>          RUY_STORE_ONE_ROW(<var>0</var>, v20)</td></tr>
<tr><th id="1859">1859</th><td>          RUY_STORE_ONE_ROW(<var>1</var>, v21)</td></tr>
<tr><th id="1860">1860</th><td>          RUY_STORE_ONE_ROW(<var>2</var>, v22)</td></tr>
<tr><th id="1861">1861</th><td>          RUY_STORE_ONE_ROW(<var>3</var>, v23)</td></tr>
<tr><th id="1862">1862</th><td></td></tr>
<tr><th id="1863">1863</th><td><u>#undef RUY_STORE_ONE_ROW</u></td></tr>
<tr><th id="1864">1864</th><td></td></tr>
<tr><th id="1865">1865</th><td>          <q>"4:\n"</q></td></tr>
<tr><th id="1866">1866</th><td></td></tr>
<tr><th id="1867">1867</th><td>      <i>// clang-format on</i></td></tr>
<tr><th id="1868">1868</th><td></td></tr>
<tr><th id="1869">1869</th><td>      : [src_ptr0] <q>"+r"</q>(src_ptr0), [src_ptr1] <q>"+r"</q>(src_ptr1),</td></tr>
<tr><th id="1870">1870</th><td>        [src_ptr2] <q>"+r"</q>(src_ptr2), [src_ptr3] <q>"+r"</q>(src_ptr3),</td></tr>
<tr><th id="1871">1871</th><td>        [packed_ptr] <q>"+r"</q>(packed_ptr)</td></tr>
<tr><th id="1872">1872</th><td>      : [src_inc0] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc0)),</td></tr>
<tr><th id="1873">1873</th><td>        [src_inc1] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc1)),</td></tr>
<tr><th id="1874">1874</th><td>        [src_inc2] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc2)),</td></tr>
<tr><th id="1875">1875</th><td>        [src_inc3] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc3)),</td></tr>
<tr><th id="1876">1876</th><td>        [rows] <q>"r"</q>(src_rows)</td></tr>
<tr><th id="1877">1877</th><td>      : <q>"cc"</q>, <q>"memory"</q>, <q>"x1"</q>, <q>"x2"</q>, <q>"x10"</q>, <q>"x11"</q>, <q>"x12"</q>, <q>"x13"</q>, <q>"v0"</q>, <q>"v1"</q>,</td></tr>
<tr><th id="1878">1878</th><td>        <q>"v2"</q>, <q>"v3"</q>, <q>"v4"</q>, <q>"v5"</q>, <q>"v6"</q>, <q>"v7"</q>, <q>"v8"</q>, <q>"v9"</q>, <q>"v10"</q>, <q>"v11"</q>, <q>"v12"</q>,</td></tr>
<tr><th id="1879">1879</th><td>        <q>"v13"</q>, <q>"v14"</q>, <q>"v15"</q>, <q>"v16"</q>, <q>"v17"</q>, <q>"v18"</q>, <q>"v19"</q>, <q>"v20"</q>, <q>"v21"</q>, <q>"v22"</q>,</td></tr>
<tr><th id="1880">1880</th><td>        <q>"v23"</q>, <q>"v24"</q>, <q>"v25"</q>, <q>"v26"</q>, <q>"v27"</q>, <q>"v28"</q>, <q>"v29"</q>, <q>"v30"</q>, <q>"v31"</q>);</td></tr>
<tr><th id="1881">1881</th><td>}</td></tr>
<tr><th id="1882">1882</th><td><u>#<span data-ppcond="627">endif</span></u></td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td><u>#<span data-ppcond="1884">if</span> <a class="macro" href="platform.h.html#91" title="(0 &amp;&amp; 0)" data-ref="_M/RUY_PLATFORM_NEON_32">RUY_PLATFORM_NEON_32</a> &amp;&amp; <a class="macro" href="opt_set.h.html#49" title="(((~0) &amp; 0x2) != 0)" data-ref="_M/RUY_OPT">RUY_OPT</a>(ASM)</u></td></tr>
<tr><th id="1885">1885</th><td><em>void</em> PackFloatColMajorForNeon(<em>const</em> <em>float</em>* src_ptr0, <em>const</em> <em>float</em>* src_ptr1,</td></tr>
<tr><th id="1886">1886</th><td>                              <em>const</em> <em>float</em>* src_ptr2, <em>const</em> <em>float</em>* src_ptr3,</td></tr>
<tr><th id="1887">1887</th><td>                              <em>int</em> src_inc, <em>int</em> src_rows, <em>float</em>* packed_ptr,</td></tr>
<tr><th id="1888">1888</th><td>                              <em>int</em> output_stride) {</td></tr>
<tr><th id="1889">1889</th><td>  profiler::ScopeLabel label(<q>"Pack (kNeon)"</q>);</td></tr>
<tr><th id="1890">1890</th><td>  <b>asm</b> <em>volatile</em>(</td></tr>
<tr><th id="1891">1891</th><td>      <i>// clang-format off</i></td></tr>
<tr><th id="1892">1892</th><td>          <q>"mov r1, #0\n"</q></td></tr>
<tr><th id="1893">1893</th><td>          <q>"and r2, %[rows], #-4\n"</q></td></tr>
<tr><th id="1894">1894</th><td>          <q>"cmp r1, r2\n"</q></td></tr>
<tr><th id="1895">1895</th><td>          <q>"beq 3f\n"</q></td></tr>
<tr><th id="1896">1896</th><td><u>#define RUY_LOAD_FOUR_BY_FOUR()               \</u></td></tr>
<tr><th id="1897">1897</th><td><u>  /* Load q0 */                               \</u></td></tr>
<tr><th id="1898">1898</th><td><u>  "vld1.32 {d0, d1}, [%[src_ptr0]]\n"         \</u></td></tr>
<tr><th id="1899">1899</th><td><u>  /* if src_inc0 != 0, add 16 to src_ptr0 */  \</u></td></tr>
<tr><th id="1900">1900</th><td><u>  "and r3, %[src_inc], #1\n"                  \</u></td></tr>
<tr><th id="1901">1901</th><td><u>  "add %[src_ptr0], %[src_ptr0], r3, lsl #4\n"\</u></td></tr>
<tr><th id="1902">1902</th><td><u>  /* Load q1 */                               \</u></td></tr>
<tr><th id="1903">1903</th><td><u>  "vld1.32 {d2, d3}, [%[src_ptr1]]\n"         \</u></td></tr>
<tr><th id="1904">1904</th><td><u>  /* if src_inc1 != 0, add 16 to src_ptr0 */  \</u></td></tr>
<tr><th id="1905">1905</th><td><u>  "and r3, %[src_inc], #2\n"                  \</u></td></tr>
<tr><th id="1906">1906</th><td><u>  "add %[src_ptr1], %[src_ptr1], r3, lsl #3\n"\</u></td></tr>
<tr><th id="1907">1907</th><td><u>  /* Load q2 */                               \</u></td></tr>
<tr><th id="1908">1908</th><td><u>  "vld1.32 {d4, d5}, [%[src_ptr2]]\n"         \</u></td></tr>
<tr><th id="1909">1909</th><td><u>  /* if src_inc2 != 0, add 16 to src_ptr0 */  \</u></td></tr>
<tr><th id="1910">1910</th><td><u>  "and r3, %[src_inc], #4\n"                  \</u></td></tr>
<tr><th id="1911">1911</th><td><u>  "add %[src_ptr2], %[src_ptr2], r3, lsl #2\n"\</u></td></tr>
<tr><th id="1912">1912</th><td><u>  /* Load q3 */                               \</u></td></tr>
<tr><th id="1913">1913</th><td><u>  "vld1.32 {d6, d7}, [%[src_ptr3]]\n"         \</u></td></tr>
<tr><th id="1914">1914</th><td><u>  /* if src_inc3 != 0, add 16 to src_ptr0 */  \</u></td></tr>
<tr><th id="1915">1915</th><td><u>  "and r3, %[src_inc], #8\n"                  \</u></td></tr>
<tr><th id="1916">1916</th><td><u>  "add %[src_ptr3], %[src_ptr3], r3, lsl #1\n"</u>\</td></tr>
<tr><th id="1917">1917</th><td></td></tr>
<tr><th id="1918">1918</th><td>          RUY_LOAD_FOUR_BY_FOUR()</td></tr>
<tr><th id="1919">1919</th><td>          <q>"add r1, r1, #4\n"</q></td></tr>
<tr><th id="1920">1920</th><td>          <q>"cmp r1, r2\n"</q></td></tr>
<tr><th id="1921">1921</th><td></td></tr>
<tr><th id="1922">1922</th><td>          <q>"beq 2f\n"</q></td></tr>
<tr><th id="1923">1923</th><td></td></tr>
<tr><th id="1924">1924</th><td>          <q>"1:\n"</q></td></tr>
<tr><th id="1925">1925</th><td>          <q>"add r1, r1, #4\n"</q></td></tr>
<tr><th id="1926">1926</th><td></td></tr>
<tr><th id="1927">1927</th><td>          <i>// Transpose 4x4 matrix.</i></td></tr>
<tr><th id="1928">1928</th><td>          <q>"vzip.32 q0, q1\n"</q></td></tr>
<tr><th id="1929">1929</th><td>          <q>"vzip.32 q2, q3\n"</q></td></tr>
<tr><th id="1930">1930</th><td></td></tr>
<tr><th id="1931">1931</th><td>          <q>"vtrn.32 q0, q2\n"</q></td></tr>
<tr><th id="1932">1932</th><td>          <q>"vtrn.32 q1, q3\n"</q></td></tr>
<tr><th id="1933">1933</th><td></td></tr>
<tr><th id="1934">1934</th><td>          <q>"vzip.32 q0, q2\n"</q></td></tr>
<tr><th id="1935">1935</th><td>          <q>"vzip.32 q1, q3\n"</q></td></tr>
<tr><th id="1936">1936</th><td></td></tr>
<tr><th id="1937">1937</th><td>          <q>"vmov q8, q0\n"</q></td></tr>
<tr><th id="1938">1938</th><td>          <q>"vmov q9, q1\n"</q></td></tr>
<tr><th id="1939">1939</th><td>          <q>"vmov q10, q2\n"</q></td></tr>
<tr><th id="1940">1940</th><td>          <q>"vmov q11, q3\n"</q></td></tr>
<tr><th id="1941">1941</th><td></td></tr>
<tr><th id="1942">1942</th><td>          RUY_LOAD_FOUR_BY_FOUR()</td></tr>
<tr><th id="1943">1943</th><td><u>#undef RUY_LOAD_FOUR_BY_FOUR</u></td></tr>
<tr><th id="1944">1944</th><td></td></tr>
<tr><th id="1945">1945</th><td><u>#define RUY_STORE_FOUR_BY_FOUR()                  \</u></td></tr>
<tr><th id="1946">1946</th><td><u>  /* Store q8, q10, q9, q11 */                    \</u></td></tr>
<tr><th id="1947">1947</th><td><u>  /* q8 = d16, d17 */                             \</u></td></tr>
<tr><th id="1948">1948</th><td><u>  "vst1.32 {d16, d17}, [%[packed_ptr]]\n"         \</u></td></tr>
<tr><th id="1949">1949</th><td><u>  /* q10 = d20, d21 */                            \</u></td></tr>
<tr><th id="1950">1950</th><td><u>  "add %[packed_ptr], %[packed_ptr], %[stride]\n" \</u></td></tr>
<tr><th id="1951">1951</th><td><u>  "vst1.32 {d20, d21}, [%[packed_ptr]]\n"         \</u></td></tr>
<tr><th id="1952">1952</th><td><u>  /* q9 = d18, d19 */                             \</u></td></tr>
<tr><th id="1953">1953</th><td><u>  "add %[packed_ptr], %[packed_ptr], %[stride]\n" \</u></td></tr>
<tr><th id="1954">1954</th><td><u>  "vst1.32 {d18, d19}, [%[packed_ptr]]\n"         \</u></td></tr>
<tr><th id="1955">1955</th><td><u>  /* q11 = d22, d23 */                            \</u></td></tr>
<tr><th id="1956">1956</th><td><u>  "add %[packed_ptr], %[packed_ptr], %[stride]\n" \</u></td></tr>
<tr><th id="1957">1957</th><td><u>  "vst1.32 {d22, d23}, [%[packed_ptr]]\n"         \</u></td></tr>
<tr><th id="1958">1958</th><td><u>  "add %[packed_ptr], %[packed_ptr], %[stride]\n"</u> \</td></tr>
<tr><th id="1959">1959</th><td></td></tr>
<tr><th id="1960">1960</th><td>          RUY_STORE_FOUR_BY_FOUR()</td></tr>
<tr><th id="1961">1961</th><td>          <q>"cmp r1, r2\n"</q></td></tr>
<tr><th id="1962">1962</th><td></td></tr>
<tr><th id="1963">1963</th><td>          <q>"bne 1b\n"</q></td></tr>
<tr><th id="1964">1964</th><td></td></tr>
<tr><th id="1965">1965</th><td>          <q>"2:\n"</q></td></tr>
<tr><th id="1966">1966</th><td></td></tr>
<tr><th id="1967">1967</th><td>          <i>// Transpose 4x4 matrix.</i></td></tr>
<tr><th id="1968">1968</th><td>          <q>"vzip.32 q0, q1\n"</q></td></tr>
<tr><th id="1969">1969</th><td>          <q>"vzip.32 q2, q3\n"</q></td></tr>
<tr><th id="1970">1970</th><td></td></tr>
<tr><th id="1971">1971</th><td>          <q>"vtrn.32 q0, q2\n"</q></td></tr>
<tr><th id="1972">1972</th><td>          <q>"vtrn.32 q1, q3\n"</q></td></tr>
<tr><th id="1973">1973</th><td></td></tr>
<tr><th id="1974">1974</th><td>          <q>"vzip.32 q0, q2\n"</q></td></tr>
<tr><th id="1975">1975</th><td>          <q>"vzip.32 q1, q3\n"</q></td></tr>
<tr><th id="1976">1976</th><td></td></tr>
<tr><th id="1977">1977</th><td>          <q>"vmov q8, q0\n"</q></td></tr>
<tr><th id="1978">1978</th><td>          <q>"vmov q9, q1\n"</q></td></tr>
<tr><th id="1979">1979</th><td>          <q>"vmov q10, q2\n"</q></td></tr>
<tr><th id="1980">1980</th><td>          <q>"vmov q11, q3\n"</q></td></tr>
<tr><th id="1981">1981</th><td></td></tr>
<tr><th id="1982">1982</th><td>          RUY_STORE_FOUR_BY_FOUR()</td></tr>
<tr><th id="1983">1983</th><td><u>#undef RUY_STORE_FOUR_BY_FOUR</u></td></tr>
<tr><th id="1984">1984</th><td>          <q>"3:\n"</q></td></tr>
<tr><th id="1985">1985</th><td></td></tr>
<tr><th id="1986">1986</th><td>          <q>"ands r2, %[rows], #3\n"</q></td></tr>
<tr><th id="1987">1987</th><td>          <q>"beq 4f\n"</q></td></tr>
<tr><th id="1988">1988</th><td>          <q>"mov r0, #0\n"</q></td></tr>
<tr><th id="1989">1989</th><td>          <i>// Zero out q0 - q3</i></td></tr>
<tr><th id="1990">1990</th><td>          <q>"vdup.32 q0, r0\n"</q></td></tr>
<tr><th id="1991">1991</th><td>          <q>"vdup.32 q1, r0\n"</q></td></tr>
<tr><th id="1992">1992</th><td>          <q>"vdup.32 q2, r0\n"</q></td></tr>
<tr><th id="1993">1993</th><td>          <q>"vdup.32 q3, r0\n"</q></td></tr>
<tr><th id="1994">1994</th><td><u>#define RUY_LOAD_ONE_ROW_FIRST_HALF(R, I)    \</u></td></tr>
<tr><th id="1995">1995</th><td><u>  "cmp r2, #" #R "\n"                        \</u></td></tr>
<tr><th id="1996">1996</th><td><u>  "beq 5f\n"                                 \</u></td></tr>
<tr><th id="1997">1997</th><td><u>  "vld1.32 { d0[" #I "] }, [%[src_ptr0]]!\n" \</u></td></tr>
<tr><th id="1998">1998</th><td><u>  "vld1.32 { d2[" #I "] }, [%[src_ptr1]]!\n" \</u></td></tr>
<tr><th id="1999">1999</th><td><u>  "vld1.32 { d4[" #I "] }, [%[src_ptr2]]!\n" \</u></td></tr>
<tr><th id="2000">2000</th><td><u>  "vld1.32 { d6[" #I "] }, [%[src_ptr3]]!\n"</u></td></tr>
<tr><th id="2001">2001</th><td></td></tr>
<tr><th id="2002">2002</th><td><u>#define RUY_LOAD_ONE_ROW_SECOND_HALF(R, I)      \</u></td></tr>
<tr><th id="2003">2003</th><td><u>  "cmp r2, #" #R "\n"                        \</u></td></tr>
<tr><th id="2004">2004</th><td><u>  "beq 5f\n"                                 \</u></td></tr>
<tr><th id="2005">2005</th><td><u>  "vld1.32 { d1[" #I "] }, [%[src_ptr0]]!\n" \</u></td></tr>
<tr><th id="2006">2006</th><td><u>  "vld1.32 { d3[" #I "] }, [%[src_ptr1]]!\n" \</u></td></tr>
<tr><th id="2007">2007</th><td><u>  "vld1.32 { d5[" #I "] }, [%[src_ptr2]]!\n" \</u></td></tr>
<tr><th id="2008">2008</th><td><u>  "vld1.32 { d7[" #I "] }, [%[src_ptr3]]!\n"</u></td></tr>
<tr><th id="2009">2009</th><td></td></tr>
<tr><th id="2010">2010</th><td>          RUY_LOAD_ONE_ROW_FIRST_HALF(<var>0</var>, <var>0</var>)</td></tr>
<tr><th id="2011">2011</th><td>          RUY_LOAD_ONE_ROW_FIRST_HALF(<var>1</var>, <var>1</var>)</td></tr>
<tr><th id="2012">2012</th><td>          RUY_LOAD_ONE_ROW_SECOND_HALF(<var>2</var>, <var>0</var>)</td></tr>
<tr><th id="2013">2013</th><td>          RUY_LOAD_ONE_ROW_SECOND_HALF(<var>3</var>, <var>1</var>)</td></tr>
<tr><th id="2014">2014</th><td><u>#undef RUY_LOAD_ONE_ROW_SECOND_HALF</u></td></tr>
<tr><th id="2015">2015</th><td><u>#undef RUY_LOAD_ONE_ROW_FIRST_HALF</u></td></tr>
<tr><th id="2016">2016</th><td>          <q>"5:\n"</q></td></tr>
<tr><th id="2017">2017</th><td></td></tr>
<tr><th id="2018">2018</th><td>          <i>// Transpose 4x4 matrix.</i></td></tr>
<tr><th id="2019">2019</th><td>          <q>"vzip.32 q0, q1\n"</q></td></tr>
<tr><th id="2020">2020</th><td>          <q>"vzip.32 q2, q3\n"</q></td></tr>
<tr><th id="2021">2021</th><td></td></tr>
<tr><th id="2022">2022</th><td>          <q>"vtrn.32 q0, q2\n"</q></td></tr>
<tr><th id="2023">2023</th><td>          <q>"vtrn.32 q1, q3\n"</q></td></tr>
<tr><th id="2024">2024</th><td></td></tr>
<tr><th id="2025">2025</th><td>          <q>"vzip.32 q0, q2\n"</q></td></tr>
<tr><th id="2026">2026</th><td>          <q>"vzip.32 q1, q3\n"</q></td></tr>
<tr><th id="2027">2027</th><td></td></tr>
<tr><th id="2028">2028</th><td>          <q>"vmov q8, q0\n"</q></td></tr>
<tr><th id="2029">2029</th><td>          <q>"vmov q9, q1\n"</q></td></tr>
<tr><th id="2030">2030</th><td>          <q>"vmov q10, q2\n"</q></td></tr>
<tr><th id="2031">2031</th><td>          <q>"vmov q11, q3\n"</q></td></tr>
<tr><th id="2032">2032</th><td></td></tr>
<tr><th id="2033">2033</th><td>          <q>"mov r1, #32\n"</q></td></tr>
<tr><th id="2034">2034</th><td></td></tr>
<tr><th id="2035">2035</th><td><u>#define RUY_STORE_ONE_ROW(ROW, REGISTER)      \</u></td></tr>
<tr><th id="2036">2036</th><td><u>          "cmp r2, #" #ROW "\n"                           \</u></td></tr>
<tr><th id="2037">2037</th><td><u>          "beq 4f\n"                                      \</u></td></tr>
<tr><th id="2038">2038</th><td><u>          "vst1.32 {" #REGISTER "}, [%[packed_ptr]]\n"    \</u></td></tr>
<tr><th id="2039">2039</th><td><u>          "add %[packed_ptr], %[packed_ptr], %[stride]\n"</u></td></tr>
<tr><th id="2040">2040</th><td></td></tr>
<tr><th id="2041">2041</th><td>          <i>// Store q8</i></td></tr>
<tr><th id="2042">2042</th><td>          RUY_STORE_ONE_ROW(<var>0</var>, q8)</td></tr>
<tr><th id="2043">2043</th><td>          <i>// Store q10</i></td></tr>
<tr><th id="2044">2044</th><td>          RUY_STORE_ONE_ROW(<var>1</var>, q10)</td></tr>
<tr><th id="2045">2045</th><td>          <i>// Store q9</i></td></tr>
<tr><th id="2046">2046</th><td>          RUY_STORE_ONE_ROW(<var>2</var>, q9)</td></tr>
<tr><th id="2047">2047</th><td>          <i>// Store q11</i></td></tr>
<tr><th id="2048">2048</th><td>          RUY_STORE_ONE_ROW(<var>3</var>, q11)</td></tr>
<tr><th id="2049">2049</th><td></td></tr>
<tr><th id="2050">2050</th><td><u>#undef RUY_STORE_ONE_ROW</u></td></tr>
<tr><th id="2051">2051</th><td></td></tr>
<tr><th id="2052">2052</th><td>          <q>"4:\n"</q></td></tr>
<tr><th id="2053">2053</th><td></td></tr>
<tr><th id="2054">2054</th><td>      <i>// clang-format on</i></td></tr>
<tr><th id="2055">2055</th><td>      : [ src_ptr0 ] <q>"+r"</q>(src_ptr0), [ src_ptr1 ] <q>"+r"</q>(src_ptr1),</td></tr>
<tr><th id="2056">2056</th><td>        [ src_ptr2 ] <q>"+r"</q>(src_ptr2), [ src_ptr3 ] <q>"+r"</q>(src_ptr3),</td></tr>
<tr><th id="2057">2057</th><td>        [ packed_ptr ] <q>"+r"</q>(packed_ptr)</td></tr>
<tr><th id="2058">2058</th><td>      : [ src_inc ] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc)),</td></tr>
<tr><th id="2059">2059</th><td>        [ rows ] <q>"r"</q>(src_rows), [ stride ] <q>"r"</q>(output_stride)</td></tr>
<tr><th id="2060">2060</th><td>      : <q>"cc"</q>, <q>"memory"</q>, <q>"r0"</q>, <q>"r1"</q>, <q>"r2"</q>, <q>"r3"</q>, <q>"q0"</q>, <q>"q1"</q>, <q>"q2"</q>, <q>"q3"</q>,</td></tr>
<tr><th id="2061">2061</th><td>        <q>"q4"</q>, <q>"q5"</q>, <q>"q6"</q>, <q>"q7"</q>, <q>"q8"</q>, <q>"q9"</q>, <q>"q10"</q>, <q>"q11"</q>);</td></tr>
<tr><th id="2062">2062</th><td>}</td></tr>
<tr><th id="2063">2063</th><td></td></tr>
<tr><th id="2064">2064</th><td><u>#<span data-ppcond="1884">endif</span>  // (RUY_PLATFORM_NEON_32</u></td></tr>
<tr><th id="2065">2065</th><td></td></tr>
<tr><th id="2066">2066</th><td><u>#<span data-ppcond="2066">if</span> <a class="macro" href="platform.h.html#96" title="(0 &amp;&amp; 0)" data-ref="_M/RUY_PLATFORM_NEON_64">RUY_PLATFORM_NEON_64</a> &amp;&amp; <a class="macro" href="opt_set.h.html#49" title="(((~0) &amp; 0x2) != 0)" data-ref="_M/RUY_OPT">RUY_OPT</a>(ASM)</u></td></tr>
<tr><th id="2067">2067</th><td><em>void</em> PackFloatColMajorForNeonA55ish(<em>const</em> <em>float</em>* src_ptr0,</td></tr>
<tr><th id="2068">2068</th><td>                                    <em>const</em> <em>float</em>* src_ptr1,</td></tr>
<tr><th id="2069">2069</th><td>                                    <em>const</em> <em>float</em>* src_ptr2,</td></tr>
<tr><th id="2070">2070</th><td>                                    <em>const</em> <em>float</em>* src_ptr3, <em>int</em> src_inc0,</td></tr>
<tr><th id="2071">2071</th><td>                                    <em>int</em> src_inc1, <em>int</em> src_inc2, <em>int</em> src_inc3,</td></tr>
<tr><th id="2072">2072</th><td>                                    <em>int</em> src_rows, <em>float</em>* packed_ptr) {</td></tr>
<tr><th id="2073">2073</th><td>  profiler::ScopeLabel label(<q>"Pack (kNeon, optimized for in-order cores)"</q>);</td></tr>
<tr><th id="2074">2074</th><td></td></tr>
<tr><th id="2075">2075</th><td>  <b>asm</b> <em>volatile</em>(</td></tr>
<tr><th id="2076">2076</th><td>          <i>// clang-format off</i></td></tr>
<tr><th id="2077">2077</th><td>          <q>"mov w1, #0\n"</q></td></tr>
<tr><th id="2078">2078</th><td></td></tr>
<tr><th id="2079">2079</th><td>          <q>"and w2, %w[rows], #-4\n"</q></td></tr>
<tr><th id="2080">2080</th><td>          <q>"cmp w1, w2\n"</q></td></tr>
<tr><th id="2081">2081</th><td>          <q>"beq 3f\n"</q></td></tr>
<tr><th id="2082">2082</th><td>          <q>"ld1 {v0.4s}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="2083">2083</th><td>          <q>"ld1 {v1.4s}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="2084">2084</th><td>          <q>"ld1 {v2.4s}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="2085">2085</th><td>          <q>"ld1 {v3.4s}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="2086">2086</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr0], #64]\n"</q>)</td></tr>
<tr><th id="2087">2087</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr1], #64]\n"</q>)</td></tr>
<tr><th id="2088">2088</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr2], #64]\n"</q>)</td></tr>
<tr><th id="2089">2089</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr3], #64]\n"</q>)</td></tr>
<tr><th id="2090">2090</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr0], #128]\n"</q>)</td></tr>
<tr><th id="2091">2091</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr1], #128]\n"</q>)</td></tr>
<tr><th id="2092">2092</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr2], #128]\n"</q>)</td></tr>
<tr><th id="2093">2093</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr3], #128]\n"</q>)</td></tr>
<tr><th id="2094">2094</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr0], #192]\n"</q>)</td></tr>
<tr><th id="2095">2095</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr1], #192]\n"</q>)</td></tr>
<tr><th id="2096">2096</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr2], #192]\n"</q>)</td></tr>
<tr><th id="2097">2097</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr3], #192]\n"</q>)</td></tr>
<tr><th id="2098">2098</th><td>          <q>"add w1, w1, #4\n"</q></td></tr>
<tr><th id="2099">2099</th><td>          <q>"cmp w1, w2\n"</q></td></tr>
<tr><th id="2100">2100</th><td></td></tr>
<tr><th id="2101">2101</th><td>          <q>"beq 2f\n"</q></td></tr>
<tr><th id="2102">2102</th><td></td></tr>
<tr><th id="2103">2103</th><td>          <q>"1:\n"</q></td></tr>
<tr><th id="2104">2104</th><td>          <q>"add w1, w1, #4\n"</q></td></tr>
<tr><th id="2105">2105</th><td></td></tr>
<tr><th id="2106">2106</th><td>          <q>"ldr x10, [%[src_ptr0], #8]\n"</q></td></tr>
<tr><th id="2107">2107</th><td>          <q>"trn1 v16.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="2108">2108</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr0], #240]\n"</q>)</td></tr>
<tr><th id="2109">2109</th><td>          <q>"ldr x11, [%[src_ptr1], #8]\n"</q></td></tr>
<tr><th id="2110">2110</th><td>          <q>"trn2 v17.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="2111">2111</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr1], #240]\n"</q>)</td></tr>
<tr><th id="2112">2112</th><td>          <q>"ldr x12, [%[src_ptr2], #8]\n"</q></td></tr>
<tr><th id="2113">2113</th><td>          <q>"trn1 v18.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="2114">2114</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr2], #240]\n"</q>)</td></tr>
<tr><th id="2115">2115</th><td>          <q>"ldr x13, [%[src_ptr3], #8]\n"</q></td></tr>
<tr><th id="2116">2116</th><td>          <q>"trn2 v19.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="2117">2117</th><td>          RUY_PREFETCH_LOAD(<q>"prfm pldl1strm, [%[src_ptr3], #240]\n"</q>)</td></tr>
<tr><th id="2118">2118</th><td></td></tr>
<tr><th id="2119">2119</th><td>          <q>"ld1 {v0.2s}, [%[src_ptr0]], %[src_inc0]\n"</q></td></tr>
<tr><th id="2120">2120</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="2121">2121</th><td>          <q>"ld1 {v1.2s}, [%[src_ptr1]], %[src_inc1]\n"</q></td></tr>
<tr><th id="2122">2122</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="2123">2123</th><td>          <q>"ld1 {v2.2s}, [%[src_ptr2]], %[src_inc2]\n"</q></td></tr>
<tr><th id="2124">2124</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="2125">2125</th><td>          <q>"ld1 {v3.2s}, [%[src_ptr3]], %[src_inc3]\n"</q></td></tr>
<tr><th id="2126">2126</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="2127">2127</th><td>          <q>"cmp w1, w2\n"</q></td></tr>
<tr><th id="2128">2128</th><td></td></tr>
<tr><th id="2129">2129</th><td>          <q>"ins v0.d[1], x10\n"</q></td></tr>
<tr><th id="2130">2130</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="2131">2131</th><td>          <q>"ins v1.d[1], x11\n"</q></td></tr>
<tr><th id="2132">2132</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="2133">2133</th><td>          <q>"ins v2.d[1], x12\n"</q></td></tr>
<tr><th id="2134">2134</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="2135">2135</th><td>          <q>"ins v3.d[1], x13\n"</q></td></tr>
<tr><th id="2136">2136</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="2137">2137</th><td></td></tr>
<tr><th id="2138">2138</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="2139">2139</th><td></td></tr>
<tr><th id="2140">2140</th><td>          <q>"bne 1b\n"</q></td></tr>
<tr><th id="2141">2141</th><td></td></tr>
<tr><th id="2142">2142</th><td>          <q>"2:\n"</q></td></tr>
<tr><th id="2143">2143</th><td></td></tr>
<tr><th id="2144">2144</th><td>          <q>"trn1 v16.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="2145">2145</th><td>          <q>"trn2 v17.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="2146">2146</th><td>          <q>"trn1 v18.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="2147">2147</th><td>          <q>"trn2 v19.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="2148">2148</th><td></td></tr>
<tr><th id="2149">2149</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="2150">2150</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="2151">2151</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="2152">2152</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="2153">2153</th><td></td></tr>
<tr><th id="2154">2154</th><td>          <q>"str q20, [%[packed_ptr], #0]\n"</q></td></tr>
<tr><th id="2155">2155</th><td>          <q>"str q21, [%[packed_ptr], #32]\n"</q></td></tr>
<tr><th id="2156">2156</th><td>          <q>"str q22, [%[packed_ptr], #64]\n"</q></td></tr>
<tr><th id="2157">2157</th><td>          <q>"str q23, [%[packed_ptr], #96]\n"</q></td></tr>
<tr><th id="2158">2158</th><td>          <q>"add %[packed_ptr], %[packed_ptr], #128\n"</q></td></tr>
<tr><th id="2159">2159</th><td></td></tr>
<tr><th id="2160">2160</th><td>          <q>"3:\n"</q></td></tr>
<tr><th id="2161">2161</th><td></td></tr>
<tr><th id="2162">2162</th><td>          <q>"ands w2, %w[rows], #3\n"</q></td></tr>
<tr><th id="2163">2163</th><td>          <q>"beq 4f\n"</q></td></tr>
<tr><th id="2164">2164</th><td>          <q>"movi v0.16b, #0\n"</q></td></tr>
<tr><th id="2165">2165</th><td>          <q>"movi v1.16b, #0\n"</q></td></tr>
<tr><th id="2166">2166</th><td>          <q>"movi v2.16b, #0\n"</q></td></tr>
<tr><th id="2167">2167</th><td>          <q>"movi v3.16b, #0\n"</q></td></tr>
<tr><th id="2168">2168</th><td><u>#define RUY_LOAD_ONE_ROW(R)                   \</u></td></tr>
<tr><th id="2169">2169</th><td><u>  "cmp w2, #" #R "\n"                         \</u></td></tr>
<tr><th id="2170">2170</th><td><u>  "beq 5f\n"                                  \</u></td></tr>
<tr><th id="2171">2171</th><td><u>  "ld1 { v0.s }[" #R "], [%[src_ptr0]], #4\n" \</u></td></tr>
<tr><th id="2172">2172</th><td><u>  "ld1 { v1.s }[" #R "], [%[src_ptr1]], #4\n" \</u></td></tr>
<tr><th id="2173">2173</th><td><u>  "ld1 { v2.s }[" #R "], [%[src_ptr2]], #4\n" \</u></td></tr>
<tr><th id="2174">2174</th><td><u>  "ld1 { v3.s }[" #R "], [%[src_ptr3]], #4\n"</u></td></tr>
<tr><th id="2175">2175</th><td></td></tr>
<tr><th id="2176">2176</th><td>          RUY_LOAD_ONE_ROW(<var>0</var>)</td></tr>
<tr><th id="2177">2177</th><td>          RUY_LOAD_ONE_ROW(<var>1</var>)</td></tr>
<tr><th id="2178">2178</th><td>          RUY_LOAD_ONE_ROW(<var>2</var>)</td></tr>
<tr><th id="2179">2179</th><td>          RUY_LOAD_ONE_ROW(<var>3</var>)</td></tr>
<tr><th id="2180">2180</th><td><u>#undef RUY_LOAD_ONE_ROW</u></td></tr>
<tr><th id="2181">2181</th><td>          <q>"5:\n"</q></td></tr>
<tr><th id="2182">2182</th><td></td></tr>
<tr><th id="2183">2183</th><td>          <q>"trn1 v16.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="2184">2184</th><td>          <q>"trn2 v17.4s, v0.4s, v1.4s\n"</q></td></tr>
<tr><th id="2185">2185</th><td>          <q>"trn1 v18.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="2186">2186</th><td>          <q>"trn2 v19.4s, v2.4s, v3.4s\n"</q></td></tr>
<tr><th id="2187">2187</th><td></td></tr>
<tr><th id="2188">2188</th><td>          <q>"trn1 v20.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="2189">2189</th><td>          <q>"trn2 v22.2d, v16.2d, v18.2d\n"</q></td></tr>
<tr><th id="2190">2190</th><td>          <q>"trn1 v21.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="2191">2191</th><td>          <q>"trn2 v23.2d, v17.2d, v19.2d\n"</q></td></tr>
<tr><th id="2192">2192</th><td></td></tr>
<tr><th id="2193">2193</th><td>          <q>"mov x1, #32\n"</q></td></tr>
<tr><th id="2194">2194</th><td></td></tr>
<tr><th id="2195">2195</th><td><u>#define RUY_STORE_ONE_ROW(ROW, REGISTER)                  \</u></td></tr>
<tr><th id="2196">2196</th><td><u>          "cmp w2, #" #ROW "\n"                           \</u></td></tr>
<tr><th id="2197">2197</th><td><u>          "beq 4f\n"                                      \</u></td></tr>
<tr><th id="2198">2198</th><td><u>          "st1 {" #REGISTER ".4s}, [%[packed_ptr]], x1\n"</u></td></tr>
<tr><th id="2199">2199</th><td></td></tr>
<tr><th id="2200">2200</th><td>          RUY_STORE_ONE_ROW(<var>0</var>, v20)</td></tr>
<tr><th id="2201">2201</th><td>          RUY_STORE_ONE_ROW(<var>1</var>, v21)</td></tr>
<tr><th id="2202">2202</th><td>          RUY_STORE_ONE_ROW(<var>2</var>, v22)</td></tr>
<tr><th id="2203">2203</th><td>          RUY_STORE_ONE_ROW(<var>3</var>, v23)</td></tr>
<tr><th id="2204">2204</th><td></td></tr>
<tr><th id="2205">2205</th><td><u>#undef RUY_STORE_ONE_ROW</u></td></tr>
<tr><th id="2206">2206</th><td></td></tr>
<tr><th id="2207">2207</th><td>          <q>"4:\n"</q></td></tr>
<tr><th id="2208">2208</th><td></td></tr>
<tr><th id="2209">2209</th><td>          <i>// clang-format on</i></td></tr>
<tr><th id="2210">2210</th><td></td></tr>
<tr><th id="2211">2211</th><td>          : [ src_ptr0 ] <q>"+r"</q>(src_ptr0), [src_ptr1] <q>"+r"</q>(src_ptr1), [src_ptr2] <q>"+r"</q>(src_ptr2),</td></tr>
<tr><th id="2212">2212</th><td>            [src_ptr3] <q>"+r"</q>(src_ptr3), [packed_ptr] <q>"+r"</q>(packed_ptr)</td></tr>
<tr><th id="2213">2213</th><td>          : [ src_inc0 ] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc0)), [src_inc1] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc1)), [src_inc2] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc2)),</td></tr>
<tr><th id="2214">2214</th><td>            [src_inc3] <q>"r"</q>(<b>static_cast</b>&lt;std::int64_t&gt;(src_inc3)), [rows] <q>"r"</q>(src_rows)</td></tr>
<tr><th id="2215">2215</th><td>          : <q>"cc"</q>, <q>"memory"</q>, <q>"x1"</q>, <q>"x2"</q>, <q>"x10"</q>, <q>"x11"</q>, <q>"x12"</q>, <q>"x13"</q>, <q>"v0"</q>, <q>"v1"</q>, <q>"v2"</q>, <q>"v3"</q>, <q>"v4"</q>, <q>"v5"</q>, <q>"v6"</q>, <q>"v7"</q>, <q>"v8"</q>, <q>"v9"</q>,</td></tr>
<tr><th id="2216">2216</th><td>            <q>"v10"</q>, <q>"v11"</q>, <q>"v12"</q>, <q>"v13"</q>, <q>"v14"</q>, <q>"v15"</q>, <q>"v16"</q>, <q>"v17"</q>, <q>"v18"</q>, <q>"v19"</q>, <q>"v20"</q>, <q>"v21"</q>,</td></tr>
<tr><th id="2217">2217</th><td>            <q>"v22"</q>, <q>"v23"</q>, <q>"v24"</q>, <q>"v25"</q>, <q>"v26"</q>, <q>"v27"</q>, <q>"v28"</q>, <q>"v29"</q>, <q>"v30"</q>, <q>"v31"</q>);</td></tr>
<tr><th id="2218">2218</th><td>}</td></tr>
<tr><th id="2219">2219</th><td><u>#<span data-ppcond="2066">endif</span>  // RUY_PLATFORM_NEON_64 &amp;&amp; RUY_OPT(ASM)</u></td></tr>
<tr><th id="2220">2220</th><td></td></tr>
<tr><th id="2221">2221</th><td><u>#<span data-ppcond="2221">if</span> <a class="macro" href="platform.h.html#87" title="0" data-ref="_M/RUY_PLATFORM_NEON">RUY_PLATFORM_NEON</a></u></td></tr>
<tr><th id="2222">2222</th><td></td></tr>
<tr><th id="2223">2223</th><td><b>namespace</b> {</td></tr>
<tr><th id="2224">2224</th><td><i>// transpose_*bit_vals are wrappers around ARM TRN1 instructions, allowing</i></td></tr>
<tr><th id="2225">2225</th><td><i>// to use these instructions like we would in assembly --- this is one instance</i></td></tr>
<tr><th id="2226">2226</th><td><i>// where assembly is more idiomatic than intrinsics.</i></td></tr>
<tr><th id="2227">2227</th><td><i>//</i></td></tr>
<tr><th id="2228">2228</th><td><i>// The way that TRN1 is exposed by vtrn_* intrinsics makes its usage very</i></td></tr>
<tr><th id="2229">2229</th><td><i>// cumbersome. The issue is that transposing grouped of values has been exposed</i></td></tr>
<tr><th id="2230">2230</th><td><i>// only as transposing values of a wider type, so this requires many</i></td></tr>
<tr><th id="2231">2231</th><td><i>// vreinterpret's, and to make it worse, vtrn_* return NEON array types like</i></td></tr>
<tr><th id="2232">2232</th><td><i>// int8x8x2_t for which vreinterpret's are not defined!</i></td></tr>
<tr><th id="2233">2233</th><td><em>void</em> transpose_8bit_vals(int8x8_t&amp; a, int8x8_t&amp; b) {</td></tr>
<tr><th id="2234">2234</th><td>  int8x8x2_t t = vtrn_s8(a, b);</td></tr>
<tr><th id="2235">2235</th><td>  a = t.val[<var>0</var>];</td></tr>
<tr><th id="2236">2236</th><td>  b = t.val[<var>1</var>];</td></tr>
<tr><th id="2237">2237</th><td>}</td></tr>
<tr><th id="2238">2238</th><td></td></tr>
<tr><th id="2239">2239</th><td><em>void</em> transpose_16bit_vals(int8x8_t&amp; a, int8x8_t&amp; b) {</td></tr>
<tr><th id="2240">2240</th><td>  int16x4x2_t t = vtrn_s16(vreinterpret_s16_s8(a), vreinterpret_s16_s8(b));</td></tr>
<tr><th id="2241">2241</th><td>  a = vreinterpret_s8_s16(t.val[<var>0</var>]);</td></tr>
<tr><th id="2242">2242</th><td>  b = vreinterpret_s8_s16(t.val[<var>1</var>]);</td></tr>
<tr><th id="2243">2243</th><td>}</td></tr>
<tr><th id="2244">2244</th><td></td></tr>
<tr><th id="2245">2245</th><td><em>void</em> transpose_32bit_vals(int8x8_t&amp; a, int8x8_t&amp; b) {</td></tr>
<tr><th id="2246">2246</th><td>  int32x2x2_t t = vtrn_s32(vreinterpret_s32_s8(a), vreinterpret_s32_s8(b));</td></tr>
<tr><th id="2247">2247</th><td>  a = vreinterpret_s8_s32(t.val[<var>0</var>]);</td></tr>
<tr><th id="2248">2248</th><td>  b = vreinterpret_s8_s32(t.val[<var>1</var>]);</td></tr>
<tr><th id="2249">2249</th><td>}</td></tr>
<tr><th id="2250">2250</th><td>}  <i>// namespace</i></td></tr>
<tr><th id="2251">2251</th><td></td></tr>
<tr><th id="2252">2252</th><td><em>void</em> Pack8bitRowMajorForNeon(<em>const</em> std::uint8_t* src_ptr, <em>int</em> src_stride,</td></tr>
<tr><th id="2253">2253</th><td>                             <em>int</em> src_rows, <em>int</em> src_cols, <em>int</em> block_row,</td></tr>
<tr><th id="2254">2254</th><td>                             <em>int</em> start_col, <em>int</em> end_col,</td></tr>
<tr><th id="2255">2255</th><td>                             std::int8_t* packed_ptr, <em>int</em> packed_stride,</td></tr>
<tr><th id="2256">2256</th><td>                             <em>int</em> packed_zero_point, std::int32_t* sums,</td></tr>
<tr><th id="2257">2257</th><td>                             <em>int</em> input_xor, <em>int</em> kernel_cols) {</td></tr>
<tr><th id="2258">2258</th><td>  profiler::ScopeLabel label(<q>"Pack (kNeon, from row-major)"</q>);</td></tr>
<tr><th id="2259">2259</th><td></td></tr>
<tr><th id="2260">2260</th><td>  <em>int</em> src_end_col = std::min(end_col, src_cols);</td></tr>
<tr><th id="2261">2261</th><td>  <em>int</em> col = start_col;</td></tr>
<tr><th id="2262">2262</th><td>  <b>for</b> (; col &lt;= src_end_col - <var>8</var>; col += <var>8</var>) {</td></tr>
<tr><th id="2263">2263</th><td>    <i>// Each iteration of this loop handles 8 columns, and the kernel format</i></td></tr>
<tr><th id="2264">2264</th><td><i>    // has 16 rows, so each iteration handles a 16x8 block.</i></td></tr>
<tr><th id="2265">2265</th><td><i>    //</i></td></tr>
<tr><th id="2266">2266</th><td><i>    // Since the source is row-major, handling 8 columns at a time means</i></td></tr>
<tr><th id="2267">2267</th><td><i>    // loading only 8 bytes i.e. 64bit from each row. This may seem surprising</i></td></tr>
<tr><th id="2268">2268</th><td><i>    // on 128bit SIMD like NEON. While we could handle 16 columns at a time,</i></td></tr>
<tr><th id="2269">2269</th><td><i>    // we prefer to stick with 8 for the following reasons:</i></td></tr>
<tr><th id="2270">2270</th><td><i>    // 1. The arithmetic (computing sums and transposing data) done on these</i></td></tr>
<tr><th id="2271">2271</th><td><i>    //    values is such that even though we initially start from 64bit vectors,</i></td></tr>
<tr><th id="2272">2272</th><td><i>    //    most of our NEON instructions are full 128bit instructions. For the</i></td></tr>
<tr><th id="2273">2273</th><td><i>    //    sums computation, that is because summing 8bit values requires</i></td></tr>
<tr><th id="2274">2274</th><td><i>    //    expansion to 16bit anyway. For the matrix transposition code, that is</i></td></tr>
<tr><th id="2275">2275</th><td><i>    //    because the ARM ZIP instructions take 64bit of data from two input</i></td></tr>
<tr><th id="2276">2276</th><td><i>    //    registers and zip it into a 128bit output. If we had 128bit of data</i></td></tr>
<tr><th id="2277">2277</th><td><i>    //    in each input registers, we would need 2x more ARM NEON instructions</i></td></tr>
<tr><th id="2278">2278</th><td><i>    //    to zip it.</i></td></tr>
<tr><th id="2279">2279</th><td><i>    // 2. The main optimization target for this (ARM, 8bit, non-dotprod)</i></td></tr>
<tr><th id="2280">2280</th><td><i>    //    code path is in-order ARM cores such as the Cortex-A53, which prefer</i></td></tr>
<tr><th id="2281">2281</th><td><i>    //    64bit loads anyway.</i></td></tr>
<tr><th id="2282">2282</th><td><i>    // 3. Handling only 8 columns at a time limits the size of the final</i></td></tr>
<tr><th id="2283">2283</th><td><i>    //    leftover columns handled with slow scalar code.</i></td></tr>
<tr><th id="2284">2284</th><td><i>    //</i></td></tr>
<tr><th id="2285">2285</th><td><i>    // This code is not very optimized anyway, as evidenced from the facts that</i></td></tr>
<tr><th id="2286">2286</th><td><i>    // (1) it's written in intrinsics, (2) it's not using separate versions</i></td></tr>
<tr><th id="2287">2287</th><td><i>    // tuned for different types of CPU cores. At the level of optimization that</i></td></tr>
<tr><th id="2288">2288</th><td><i>    // it's working at, this seems like a fair compromise. If one wanted to</i></td></tr>
<tr><th id="2289">2289</th><td><i>    // maximize performance at the cost of more code complexity/size, one could</i></td></tr>
<tr><th id="2290">2290</th><td><i>    // have code handling 16 columns at a time (maybe limited to</i></td></tr>
<tr><th id="2291">2291</th><td><i>    // Tuning::kGeneric), then 8, then 4 to minimize the amount of slow</i></td></tr>
<tr><th id="2292">2292</th><td><i>    // leftovers.</i></td></tr>
<tr><th id="2293">2293</th><td><i>    //</i></td></tr>
<tr><th id="2294">2294</th><td><i>    // Load 8 sums in sums0, sums1.</i></td></tr>
<tr><th id="2295">2295</th><td>    int32x4_t sums0 = vld1q_s32(sums + col);</td></tr>
<tr><th id="2296">2296</th><td>    int32x4_t sums1 = vld1q_s32(sums + col + <var>4</var>);</td></tr>
<tr><th id="2297">2297</th><td>    <i>// Load the 8x16 block from the source matrix.</i></td></tr>
<tr><th id="2298">2298</th><td><i>    // Each val* here is the data from one row.</i></td></tr>
<tr><th id="2299">2299</th><td>    int8x8_t val0, val1, val2, val3, val4, val5, val6, val7, val8, val9, val10,</td></tr>
<tr><th id="2300">2300</th><td>        val11, val12, val13, val14, val15;</td></tr>
<tr><th id="2301">2301</th><td>    <i>// Even though this function takes a uint8_t* src_ptr, that's only a</i></td></tr>
<tr><th id="2302">2302</th><td><i>    // type-erased pointer (using uint8_t* so that pointer arithmetic is</i></td></tr>
<tr><th id="2303">2303</th><td><i>    // allowed). The actual type may be either uint8_t or int8_t. The only</i></td></tr>
<tr><th id="2304">2304</th><td><i>    // difference it makes is that if it's uint8_t then we need to flip the</i></td></tr>
<tr><th id="2305">2305</th><td><i>    // sign bit. This is specified by the input_xor value (which is 0x80 if the</i></td></tr>
<tr><th id="2306">2306</th><td><i>    // input data is uint8_t, and 0x0 otherwise).</i></td></tr>
<tr><th id="2307">2307</th><td>    <em>auto</em> load_and_convert = [=](<em>const</em> std::uint8_t* from) {</td></tr>
<tr><th id="2308">2308</th><td>      <b>return</b> vreinterpret_s8_u8(veor_u8(vdup_n_u8(input_xor), vld1_u8(from)));</td></tr>
<tr><th id="2309">2309</th><td>    };</td></tr>
<tr><th id="2310">2310</th><td>    <b>if</b> (block_row &lt;= src_rows - <var>16</var>) {</td></tr>
<tr><th id="2311">2311</th><td>      <i>// Load data in the regular case: there are still 16 rows to be read from</i></td></tr>
<tr><th id="2312">2312</th><td><i>      // the source matrix.</i></td></tr>
<tr><th id="2313">2313</th><td>      val0 = load_and_convert(src_ptr + <var>0</var> * src_stride);</td></tr>
<tr><th id="2314">2314</th><td>      val1 = load_and_convert(src_ptr + <var>1</var> * src_stride);</td></tr>
<tr><th id="2315">2315</th><td>      val2 = load_and_convert(src_ptr + <var>2</var> * src_stride);</td></tr>
<tr><th id="2316">2316</th><td>      val3 = load_and_convert(src_ptr + <var>3</var> * src_stride);</td></tr>
<tr><th id="2317">2317</th><td>      val4 = load_and_convert(src_ptr + <var>4</var> * src_stride);</td></tr>
<tr><th id="2318">2318</th><td>      val5 = load_and_convert(src_ptr + <var>5</var> * src_stride);</td></tr>
<tr><th id="2319">2319</th><td>      val6 = load_and_convert(src_ptr + <var>6</var> * src_stride);</td></tr>
<tr><th id="2320">2320</th><td>      val7 = load_and_convert(src_ptr + <var>7</var> * src_stride);</td></tr>
<tr><th id="2321">2321</th><td>      val8 = load_and_convert(src_ptr + <var>8</var> * src_stride);</td></tr>
<tr><th id="2322">2322</th><td>      val9 = load_and_convert(src_ptr + <var>9</var> * src_stride);</td></tr>
<tr><th id="2323">2323</th><td>      val10 = load_and_convert(src_ptr + <var>10</var> * src_stride);</td></tr>
<tr><th id="2324">2324</th><td>      val11 = load_and_convert(src_ptr + <var>11</var> * src_stride);</td></tr>
<tr><th id="2325">2325</th><td>      val12 = load_and_convert(src_ptr + <var>12</var> * src_stride);</td></tr>
<tr><th id="2326">2326</th><td>      val13 = load_and_convert(src_ptr + <var>13</var> * src_stride);</td></tr>
<tr><th id="2327">2327</th><td>      val14 = load_and_convert(src_ptr + <var>14</var> * src_stride);</td></tr>
<tr><th id="2328">2328</th><td>      val15 = load_and_convert(src_ptr + <var>15</var> * src_stride);</td></tr>
<tr><th id="2329">2329</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2330">2330</th><td>      <i>// Boundary case: there are fewer than 16 rows to be read from the source</i></td></tr>
<tr><th id="2331">2331</th><td><i>      // matrix. We pad by the zero_point.</i></td></tr>
<tr><th id="2332">2332</th><td>      val0 = vdup_n_s8(packed_zero_point);</td></tr>
<tr><th id="2333">2333</th><td>      val1 = val0;</td></tr>
<tr><th id="2334">2334</th><td>      val2 = val0;</td></tr>
<tr><th id="2335">2335</th><td>      val3 = val0;</td></tr>
<tr><th id="2336">2336</th><td>      val4 = val0;</td></tr>
<tr><th id="2337">2337</th><td>      val5 = val0;</td></tr>
<tr><th id="2338">2338</th><td>      val6 = val0;</td></tr>
<tr><th id="2339">2339</th><td>      val7 = val0;</td></tr>
<tr><th id="2340">2340</th><td>      val8 = val0;</td></tr>
<tr><th id="2341">2341</th><td>      val9 = val0;</td></tr>
<tr><th id="2342">2342</th><td>      val10 = val0;</td></tr>
<tr><th id="2343">2343</th><td>      val11 = val0;</td></tr>
<tr><th id="2344">2344</th><td>      val12 = val0;</td></tr>
<tr><th id="2345">2345</th><td>      val13 = val0;</td></tr>
<tr><th id="2346">2346</th><td>      val14 = val0;</td></tr>
<tr><th id="2347">2347</th><td>      val15 = val0;</td></tr>
<tr><th id="2348">2348</th><td>      <b>if</b> (block_row + <var>0</var> &lt; src_rows)</td></tr>
<tr><th id="2349">2349</th><td>        val0 = load_and_convert(src_ptr + <var>0</var> * src_stride);</td></tr>
<tr><th id="2350">2350</th><td>      <b>if</b> (block_row + <var>1</var> &lt; src_rows)</td></tr>
<tr><th id="2351">2351</th><td>        val1 = load_and_convert(src_ptr + <var>1</var> * src_stride);</td></tr>
<tr><th id="2352">2352</th><td>      <b>if</b> (block_row + <var>2</var> &lt; src_rows)</td></tr>
<tr><th id="2353">2353</th><td>        val2 = load_and_convert(src_ptr + <var>2</var> * src_stride);</td></tr>
<tr><th id="2354">2354</th><td>      <b>if</b> (block_row + <var>3</var> &lt; src_rows)</td></tr>
<tr><th id="2355">2355</th><td>        val3 = load_and_convert(src_ptr + <var>3</var> * src_stride);</td></tr>
<tr><th id="2356">2356</th><td>      <b>if</b> (block_row + <var>4</var> &lt; src_rows)</td></tr>
<tr><th id="2357">2357</th><td>        val4 = load_and_convert(src_ptr + <var>4</var> * src_stride);</td></tr>
<tr><th id="2358">2358</th><td>      <b>if</b> (block_row + <var>5</var> &lt; src_rows)</td></tr>
<tr><th id="2359">2359</th><td>        val5 = load_and_convert(src_ptr + <var>5</var> * src_stride);</td></tr>
<tr><th id="2360">2360</th><td>      <b>if</b> (block_row + <var>6</var> &lt; src_rows)</td></tr>
<tr><th id="2361">2361</th><td>        val6 = load_and_convert(src_ptr + <var>6</var> * src_stride);</td></tr>
<tr><th id="2362">2362</th><td>      <b>if</b> (block_row + <var>7</var> &lt; src_rows)</td></tr>
<tr><th id="2363">2363</th><td>        val7 = load_and_convert(src_ptr + <var>7</var> * src_stride);</td></tr>
<tr><th id="2364">2364</th><td>      <b>if</b> (block_row + <var>8</var> &lt; src_rows)</td></tr>
<tr><th id="2365">2365</th><td>        val8 = load_and_convert(src_ptr + <var>8</var> * src_stride);</td></tr>
<tr><th id="2366">2366</th><td>      <b>if</b> (block_row + <var>9</var> &lt; src_rows)</td></tr>
<tr><th id="2367">2367</th><td>        val9 = load_and_convert(src_ptr + <var>9</var> * src_stride);</td></tr>
<tr><th id="2368">2368</th><td>      <b>if</b> (block_row + <var>10</var> &lt; src_rows)</td></tr>
<tr><th id="2369">2369</th><td>        val10 = load_and_convert(src_ptr + <var>10</var> * src_stride);</td></tr>
<tr><th id="2370">2370</th><td>      <b>if</b> (block_row + <var>11</var> &lt; src_rows)</td></tr>
<tr><th id="2371">2371</th><td>        val11 = load_and_convert(src_ptr + <var>11</var> * src_stride);</td></tr>
<tr><th id="2372">2372</th><td>      <b>if</b> (block_row + <var>12</var> &lt; src_rows)</td></tr>
<tr><th id="2373">2373</th><td>        val12 = load_and_convert(src_ptr + <var>12</var> * src_stride);</td></tr>
<tr><th id="2374">2374</th><td>      <b>if</b> (block_row + <var>13</var> &lt; src_rows)</td></tr>
<tr><th id="2375">2375</th><td>        val13 = load_and_convert(src_ptr + <var>13</var> * src_stride);</td></tr>
<tr><th id="2376">2376</th><td>      <b>if</b> (block_row + <var>14</var> &lt; src_rows)</td></tr>
<tr><th id="2377">2377</th><td>        val14 = load_and_convert(src_ptr + <var>14</var> * src_stride);</td></tr>
<tr><th id="2378">2378</th><td>      <b>if</b> (block_row + <var>15</var> &lt; src_rows)</td></tr>
<tr><th id="2379">2379</th><td>        val15 = load_and_convert(src_ptr + <var>15</var> * src_stride);</td></tr>
<tr><th id="2380">2380</th><td>    }</td></tr>
<tr><th id="2381">2381</th><td>    src_ptr += <var>8</var>;</td></tr>
<tr><th id="2382">2382</th><td>    <i>// Compute sums.</i></td></tr>
<tr><th id="2383">2383</th><td>    int16x8_t sums16_0 = vaddl_s8(val0, val1);</td></tr>
<tr><th id="2384">2384</th><td>    int16x8_t sums16_1 = vaddl_s8(val2, val3);</td></tr>
<tr><th id="2385">2385</th><td>    sums16_0 = vaddq_s16(sums16_0, vaddl_s8(val4, val5));</td></tr>
<tr><th id="2386">2386</th><td>    sums16_1 = vaddq_s16(sums16_1, vaddl_s8(val6, val7));</td></tr>
<tr><th id="2387">2387</th><td>    sums16_0 = vaddq_s16(sums16_0, vaddl_s8(val8, val9));</td></tr>
<tr><th id="2388">2388</th><td>    sums16_1 = vaddq_s16(sums16_1, vaddl_s8(val10, val11));</td></tr>
<tr><th id="2389">2389</th><td>    sums16_0 = vaddq_s16(sums16_0, vaddl_s8(val12, val13));</td></tr>
<tr><th id="2390">2390</th><td>    sums16_1 = vaddq_s16(sums16_1, vaddl_s8(val14, val15));</td></tr>
<tr><th id="2391">2391</th><td>    int16x8_t sums16 = vaddq_s16(sums16_0, sums16_1);</td></tr>
<tr><th id="2392">2392</th><td>    sums0 = vaddw_s16(sums0, vget_low_s16(sums16));</td></tr>
<tr><th id="2393">2393</th><td>    sums1 = vaddw_s16(sums1, vget_high_s16(sums16));</td></tr>
<tr><th id="2394">2394</th><td>    <i>// Store sums.</i></td></tr>
<tr><th id="2395">2395</th><td>    vst1q_s32(sums + col, sums0);</td></tr>
<tr><th id="2396">2396</th><td>    vst1q_s32(sums + col + <var>4</var>, sums1);</td></tr>
<tr><th id="2397">2397</th><td></td></tr>
<tr><th id="2398">2398</th><td>    <i>// Transpose the data, i.e. change the storage order of the</i></td></tr>
<tr><th id="2399">2399</th><td><i>    // 16x8 block, to convert from the row-major source to the</i></td></tr>
<tr><th id="2400">2400</th><td><i>    // column-major packed format.</i></td></tr>
<tr><th id="2401">2401</th><td><i>    //</i></td></tr>
<tr><th id="2402">2402</th><td><i>    // Before, for i in [0, 15], val&lt;i&gt; is the i-th row.</i></td></tr>
<tr><th id="2403">2403</th><td><i>    // After, for i in [0, 7], { val&lt;i&gt; val&lt;i+8&gt; } is the i-th column.</i></td></tr>
<tr><th id="2404">2404</th><td>    transpose_8bit_vals(val0, val1);</td></tr>
<tr><th id="2405">2405</th><td>    transpose_8bit_vals(val2, val3);</td></tr>
<tr><th id="2406">2406</th><td>    transpose_8bit_vals(val4, val5);</td></tr>
<tr><th id="2407">2407</th><td>    transpose_8bit_vals(val6, val7);</td></tr>
<tr><th id="2408">2408</th><td>    transpose_8bit_vals(val8, val9);</td></tr>
<tr><th id="2409">2409</th><td>    transpose_8bit_vals(val10, val11);</td></tr>
<tr><th id="2410">2410</th><td>    transpose_8bit_vals(val12, val13);</td></tr>
<tr><th id="2411">2411</th><td>    transpose_8bit_vals(val14, val15);</td></tr>
<tr><th id="2412">2412</th><td>    transpose_16bit_vals(val0, val2);</td></tr>
<tr><th id="2413">2413</th><td>    transpose_16bit_vals(val1, val3);</td></tr>
<tr><th id="2414">2414</th><td>    transpose_16bit_vals(val4, val6);</td></tr>
<tr><th id="2415">2415</th><td>    transpose_16bit_vals(val5, val7);</td></tr>
<tr><th id="2416">2416</th><td>    transpose_16bit_vals(val8, val10);</td></tr>
<tr><th id="2417">2417</th><td>    transpose_16bit_vals(val9, val11);</td></tr>
<tr><th id="2418">2418</th><td>    transpose_16bit_vals(val12, val14);</td></tr>
<tr><th id="2419">2419</th><td>    transpose_16bit_vals(val13, val15);</td></tr>
<tr><th id="2420">2420</th><td>    transpose_32bit_vals(val0, val4);</td></tr>
<tr><th id="2421">2421</th><td>    transpose_32bit_vals(val1, val5);</td></tr>
<tr><th id="2422">2422</th><td>    transpose_32bit_vals(val2, val6);</td></tr>
<tr><th id="2423">2423</th><td>    transpose_32bit_vals(val3, val7);</td></tr>
<tr><th id="2424">2424</th><td>    transpose_32bit_vals(val8, val12);</td></tr>
<tr><th id="2425">2425</th><td>    transpose_32bit_vals(val9, val13);</td></tr>
<tr><th id="2426">2426</th><td>    transpose_32bit_vals(val10, val14);</td></tr>
<tr><th id="2427">2427</th><td>    transpose_32bit_vals(val11, val15);</td></tr>
<tr><th id="2428">2428</th><td>    <i>// Store to the packed_matrix.</i></td></tr>
<tr><th id="2429">2429</th><td>    std::int8_t* dst_ptr = packed_ptr;</td></tr>
<tr><th id="2430">2430</th><td>    vst1q_s8(dst_ptr, vcombine_s8(val0, val8));</td></tr>
<tr><th id="2431">2431</th><td>    vst1q_s8(dst_ptr + <var>16</var>, vcombine_s8(val1, val9));</td></tr>
<tr><th id="2432">2432</th><td>    dst_ptr += (kernel_cols == <var>2</var>) ? <var>2</var> * packed_stride : <var>32</var>;</td></tr>
<tr><th id="2433">2433</th><td>    vst1q_s8(dst_ptr, vcombine_s8(val2, val10));</td></tr>
<tr><th id="2434">2434</th><td>    vst1q_s8(dst_ptr + <var>16</var>, vcombine_s8(val3, val11));</td></tr>
<tr><th id="2435">2435</th><td>    packed_ptr += <var>4</var> * packed_stride;</td></tr>
<tr><th id="2436">2436</th><td>    dst_ptr = packed_ptr;</td></tr>
<tr><th id="2437">2437</th><td>    vst1q_s8(dst_ptr, vcombine_s8(val4, val12));</td></tr>
<tr><th id="2438">2438</th><td>    vst1q_s8(dst_ptr + <var>16</var>, vcombine_s8(val5, val13));</td></tr>
<tr><th id="2439">2439</th><td>    dst_ptr += (kernel_cols == <var>2</var>) ? <var>2</var> * packed_stride : <var>32</var>;</td></tr>
<tr><th id="2440">2440</th><td>    vst1q_s8(dst_ptr, vcombine_s8(val6, val14));</td></tr>
<tr><th id="2441">2441</th><td>    vst1q_s8(dst_ptr + <var>16</var>, vcombine_s8(val7, val15));</td></tr>
<tr><th id="2442">2442</th><td>    packed_ptr += <var>4</var> * packed_stride;</td></tr>
<tr><th id="2443">2443</th><td>  }</td></tr>
<tr><th id="2444">2444</th><td>  <i>// Handle remaining columns, not fitting in a full block of 8 columns, but</i></td></tr>
<tr><th id="2445">2445</th><td><i>  // still true columns frome the source matrix (as opposed to the final columns</i></td></tr>
<tr><th id="2446">2446</th><td><i>  // below).</i></td></tr>
<tr><th id="2447">2447</th><td>  <b>for</b> (; col &lt; src_end_col; col++) {</td></tr>
<tr><th id="2448">2448</th><td>    std::int32_t accum = <var>0</var>;</td></tr>
<tr><th id="2449">2449</th><td>    std::int8_t* dst_ptr = packed_ptr + (col &amp; (kernel_cols - <var>1</var>)) * <var>16</var>;</td></tr>
<tr><th id="2450">2450</th><td>    <b>for</b> (<em>int</em> r = <var>0</var>; r &lt; <var>16</var>; r++) {</td></tr>
<tr><th id="2451">2451</th><td>      std::int8_t packed_val = (block_row + r &lt; src_rows)</td></tr>
<tr><th id="2452">2452</th><td>                                   ? (src_ptr[r * src_stride] ^ input_xor)</td></tr>
<tr><th id="2453">2453</th><td>                                   : packed_zero_point;</td></tr>
<tr><th id="2454">2454</th><td>      accum += packed_val;</td></tr>
<tr><th id="2455">2455</th><td>      dst_ptr[r] = packed_val;</td></tr>
<tr><th id="2456">2456</th><td>    }</td></tr>
<tr><th id="2457">2457</th><td>    <b>if</b> (sums) {</td></tr>
<tr><th id="2458">2458</th><td>      sums[col] += accum;</td></tr>
<tr><th id="2459">2459</th><td>    }</td></tr>
<tr><th id="2460">2460</th><td>    src_ptr++;</td></tr>
<tr><th id="2461">2461</th><td>    <b>if</b> (((col + <var>1</var>) &amp; (kernel_cols - <var>1</var>)) == <var>0</var>) {</td></tr>
<tr><th id="2462">2462</th><td>      packed_ptr += kernel_cols * packed_stride;</td></tr>
<tr><th id="2463">2463</th><td>    }</td></tr>
<tr><th id="2464">2464</th><td>  }</td></tr>
<tr><th id="2465">2465</th><td>  <i>// Handle the final columns of the packed matrix, beyond the last column of</i></td></tr>
<tr><th id="2466">2466</th><td><i>  // the source matrix. The values here don't matter, we just want to avoid</i></td></tr>
<tr><th id="2467">2467</th><td><i>  // leaving uninitialized data. Since the sums are already initialized above,</i></td></tr>
<tr><th id="2468">2468</th><td><i>  // we don't need to do anything about them here.</i></td></tr>
<tr><th id="2469">2469</th><td>  <b>for</b> (; col &lt; end_col; col++) {</td></tr>
<tr><th id="2470">2470</th><td>    std::int8_t* dst_ptr = packed_ptr + (col &amp; (kernel_cols - <var>1</var>)) * <var>16</var>;</td></tr>
<tr><th id="2471">2471</th><td>    std::memset(dst_ptr, <var>0</var>, <var>16</var>);</td></tr>
<tr><th id="2472">2472</th><td>    <b>if</b> (((col + <var>1</var>) &amp; (kernel_cols - <var>1</var>)) == <var>0</var>) {</td></tr>
<tr><th id="2473">2473</th><td>      packed_ptr += kernel_cols * packed_stride;</td></tr>
<tr><th id="2474">2474</th><td>    }</td></tr>
<tr><th id="2475">2475</th><td>  }</td></tr>
<tr><th id="2476">2476</th><td>}</td></tr>
<tr><th id="2477">2477</th><td></td></tr>
<tr><th id="2478">2478</th><td><u>#<span data-ppcond="2221">endif</span></u></td></tr>
<tr><th id="2479">2479</th><td></td></tr>
<tr><th id="2480">2480</th><td>}  <i>// namespace ruy</i></td></tr>
<tr><th id="2481">2481</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Aug-05</em> from project halide revision <em>v12.0.1</em>