read -sv run_verilog_mid/adder_32b_9_98_ff09a374f3e78d03ab040b2d480c00ab.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_98_ff09a374f3e78d03ab040b2d480c00ab_yosys.v
