LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

entity RISC_tb is
end entity RISC_tb;

architecture bhv of RISC_tb is
	component RISC_Pipeline is	
	port (
	     clk: in std_logic;
		 reset:in std_logic
		   );
	end component;

signal clk: std_logic := '0';
signal reset : std_logic := '0';
constant clk_period : time := 20 ns;

begin
	dut_instance: RISC_Pipeline port map(clk, reset);
	clk <= not clk after clk_period/2 ;
	reset <= '0';
end bhv;