\section{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Global Defines}{\pageref{group___c_m_s_i_s__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group___c_m_s_i_s__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group___c_m_s_i_s___c_o_r_e}}{}
\item \contentsline{section}{Nested Vectored Interrupt Controller (N\+V\+IC)}{\pageref{group___c_m_s_i_s___n_v_i_c}}{}
\item \contentsline{section}{System Control Block (S\+CB)}{\pageref{group___c_m_s_i_s___s_c_b}}{}
\item \contentsline{section}{System Controls not in S\+CB (S\+Cn\+S\+CB)}{\pageref{group___c_m_s_i_s___s_cn_s_c_b}}{}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (I\+TM)}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS}{\pageref{group___c_m_s_i_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stm32f4xx}{\pageref{group__stm32f4xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Library\+\_\+configuration\+\_\+section}{\pageref{group___library__configuration__section}}{}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Exported\+\_\+types}{\pageref{group___exported__types}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macro}{\pageref{group___exported__macro}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f4xx\+\_\+system}{\pageref{group__stm32f4xx__system}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Includes}{\pageref{group___s_t_m32_f4xx___system___private___includes}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___s_t_m32_f4xx___system___private___types_definitions}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___s_t_m32_f4xx___system___private___defines}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___s_t_m32_f4xx___system___private___macros}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___s_t_m32_f4xx___system___private___variables}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___s_t_m32_f4xx___system___private___function_prototypes}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___s_t_m32_f4xx___system___private___functions}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Includes}{\pageref{group___s_t_m32_f4xx___system___includes}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+types}{\pageref{group___s_t_m32_f4xx___system___exported__types}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___s_t_m32_f4xx___system___exported___constants}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___s_t_m32_f4xx___system___exported___macros}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_t_m32_f4xx___system___exported___functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver}{\pageref{group___s_t_m32_f4xx___std_periph___driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+DC}{\pageref{group___a_d_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+D\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___a_d_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+D\+C\+\_\+\+Common\+\_\+mode}{\pageref{group___a_d_c___common__mode}}{}
\item \contentsline{section}{A\+D\+C\+\_\+\+Prescaler}{\pageref{group___a_d_c___prescaler}}{}
\item \contentsline{section}{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}{\pageref{group___a_d_c___direct__memory__access__mode__for__multi__mode}}{}
\item \contentsline{section}{A\+D\+C\+\_\+delay\+\_\+between\+\_\+2\+\_\+sampling\+\_\+phases}{\pageref{group___a_d_c__delay__between__2__sampling__phases}}{}
\item \contentsline{section}{A\+D\+C\+\_\+resolution}{\pageref{group___a_d_c__resolution}}{}
\item \contentsline{section}{A\+D\+C\+\_\+external\+\_\+trigger\+\_\+edge\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}{\pageref{group___a_d_c__external__trigger__edge__for__regular__channels__conversion}}{}
\item \contentsline{section}{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}{\pageref{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion}}{}
\item \contentsline{section}{A\+D\+C\+\_\+data\+\_\+align}{\pageref{group___a_d_c__data__align}}{}
\item \contentsline{section}{A\+D\+C\+\_\+channels}{\pageref{group___a_d_c__channels}}{}
\item \contentsline{section}{A\+D\+C\+\_\+sampling\+\_\+times}{\pageref{group___a_d_c__sampling__times}}{}
\item \contentsline{section}{A\+D\+C\+\_\+external\+\_\+trigger\+\_\+edge\+\_\+for\+\_\+injected\+\_\+channels\+\_\+conversion}{\pageref{group___a_d_c__external__trigger__edge__for__injected__channels__conversion}}{}
\item \contentsline{section}{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+injected\+\_\+channels\+\_\+conversion}{\pageref{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion}}{}
\item \contentsline{section}{A\+D\+C\+\_\+injected\+\_\+channel\+\_\+selection}{\pageref{group___a_d_c__injected__channel__selection}}{}
\item \contentsline{section}{A\+D\+C\+\_\+analog\+\_\+watchdog\+\_\+selection}{\pageref{group___a_d_c__analog__watchdog__selection}}{}
\item \contentsline{section}{A\+D\+C\+\_\+interrupts\+\_\+definition}{\pageref{group___a_d_c__interrupts__definition}}{}
\item \contentsline{section}{A\+D\+C\+\_\+flags\+\_\+definition}{\pageref{group___a_d_c__flags__definition}}{}
\item \contentsline{section}{A\+D\+C\+\_\+thresholds}{\pageref{group___a_d_c__thresholds}}{}
\item \contentsline{section}{A\+D\+C\+\_\+injected\+\_\+offset}{\pageref{group___a_d_c__injected__offset}}{}
\item \contentsline{section}{A\+D\+C\+\_\+injected\+\_\+length}{\pageref{group___a_d_c__injected__length}}{}
\item \contentsline{section}{A\+D\+C\+\_\+injected\+\_\+rank}{\pageref{group___a_d_c__injected__rank}}{}
\item \contentsline{section}{A\+D\+C\+\_\+regular\+\_\+length}{\pageref{group___a_d_c__regular__length}}{}
\item \contentsline{section}{A\+D\+C\+\_\+regular\+\_\+rank}{\pageref{group___a_d_c__regular__rank}}{}
\item \contentsline{section}{A\+D\+C\+\_\+regular\+\_\+discontinuous\+\_\+mode\+\_\+number}{\pageref{group___a_d_c__regular__discontinuous__mode__number}}{}
\end{DoxyCompactList}
\item \contentsline{section}{A\+D\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___a_d_c___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and Configuration functions}{\pageref{group___a_d_c___group1}}{}
\item \contentsline{section}{Analog Watchdog configuration functions}{\pageref{group___a_d_c___group2}}{}
\item \contentsline{section}{Temperature Sensor, Vrefint (Voltage Reference internal)}{\pageref{group___a_d_c___group3}}{}
\item \contentsline{section}{Regular Channels Configuration functions}{\pageref{group___a_d_c___group4}}{}
\item \contentsline{section}{Regular Channels D\+MA Configuration functions}{\pageref{group___a_d_c___group5}}{}
\item \contentsline{section}{Injected channels Configuration functions}{\pageref{group___a_d_c___group6}}{}
\item \contentsline{section}{Interrupts and flags management functions}{\pageref{group___a_d_c___group7}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{D\+AC}{\pageref{group___d_a_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+A\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___d_a_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+A\+C\+\_\+trigger\+\_\+selection}{\pageref{group___d_a_c__trigger__selection}}{}
\item \contentsline{section}{D\+A\+C\+\_\+wave\+\_\+generation}{\pageref{group___d_a_c__wave__generation}}{}
\item \contentsline{section}{D\+A\+C\+\_\+lfsrunmask\+\_\+triangleamplitude}{\pageref{group___d_a_c__lfsrunmask__triangleamplitude}}{}
\item \contentsline{section}{D\+A\+C\+\_\+output\+\_\+buffer}{\pageref{group___d_a_c__output__buffer}}{}
\item \contentsline{section}{D\+A\+C\+\_\+\+Channel\+\_\+selection}{\pageref{group___d_a_c___channel__selection}}{}
\item \contentsline{section}{D\+A\+C\+\_\+data\+\_\+alignement}{\pageref{group___d_a_c__data__alignement}}{}
\item \contentsline{section}{D\+A\+C\+\_\+data}{\pageref{group___d_a_c__data}}{}
\item \contentsline{section}{D\+A\+C\+\_\+interrupts\+\_\+definition}{\pageref{group___d_a_c__interrupts__definition}}{}
\item \contentsline{section}{D\+A\+C\+\_\+flags\+\_\+definition}{\pageref{group___d_a_c__flags__definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+A\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___d_a_c___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+AC channels configuration}{\pageref{group___d_a_c___group1}}{}
\item \contentsline{section}{D\+MA management functions}{\pageref{group___d_a_c___group2}}{}
\item \contentsline{section}{Interrupts and flags management functions}{\pageref{group___d_a_c___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO}{\pageref{group___g_p_i_o}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___g_p_i_o___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+\_\+pins\+\_\+define}{\pageref{group___g_p_i_o__pins__define}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Pin\+\_\+sources}{\pageref{group___g_p_i_o___pin__sources}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Alternat\+\_\+function\+\_\+selection\+\_\+define}{\pageref{group___g_p_i_o___alternat__function__selection__define}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Legacy}{\pageref{group___g_p_i_o___legacy}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___g_p_i_o___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and Configuration}{\pageref{group___g_p_i_o___group1}}{}
\item \contentsline{section}{G\+P\+IO Read and Write}{\pageref{group___g_p_i_o___group2}}{}
\item \contentsline{section}{G\+P\+IO Alternate functions configuration function}{\pageref{group___g_p_i_o___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CC}{\pageref{group___r_c_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___r_c_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+H\+S\+E\+\_\+configuration}{\pageref{group___r_c_c___h_s_e__configuration}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___p_l_l___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+System\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___system___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+H\+B\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___a_h_b___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+P\+B1\+\_\+\+A\+P\+B2\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___a_p_b1___a_p_b2___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Interrupt\+\_\+\+Source}{\pageref{group___r_c_c___interrupt___source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+Configuration}{\pageref{group___r_c_c___l_s_e___configuration}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___r_t_c___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+I2\+S\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___i2_s___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+H\+B1\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_h_b1___peripherals}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+H\+B2\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_h_b2___peripherals}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+H\+B3\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_h_b3___peripherals}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+P\+B1\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_p_b1___peripherals}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+P\+B2\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_p_b2___peripherals}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+M\+C\+O1\+\_\+\+Clock\+\_\+\+Source\+\_\+\+Prescaler}{\pageref{group___r_c_c___m_c_o1___clock___source___prescaler}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+M\+C\+O2\+\_\+\+Clock\+\_\+\+Source\+\_\+\+Prescaler}{\pageref{group___r_c_c___m_c_o2___clock___source___prescaler}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Flag}{\pageref{group___r_c_c___flag}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___r_c_c___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Internal and external clocks, P\+LL, C\+SS and M\+CO configuration functions}{\pageref{group___r_c_c___group1}}{}
\item \contentsline{section}{System A\+HB and A\+PB busses clocks configuration functions}{\pageref{group___r_c_c___group2}}{}
\item \contentsline{section}{Peripheral clocks configuration functions}{\pageref{group___r_c_c___group3}}{}
\item \contentsline{section}{Interrupts and flags management functions}{\pageref{group___r_c_c___group4}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{T\+IM}{\pageref{group___t_i_m}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+I\+M\+\_\+\+Exported\+\_\+constants}{\pageref{group___t_i_m___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+and\+\_\+\+P\+W\+M\+\_\+modes}{\pageref{group___t_i_m___output___compare__and___p_w_m__modes}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+One\+\_\+\+Pulse\+\_\+\+Mode}{\pageref{group___t_i_m___one___pulse___mode}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Channel}{\pageref{group___t_i_m___channel}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Clock\+\_\+\+Division\+\_\+\+C\+KD}{\pageref{group___t_i_m___clock___division___c_k_d}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Counter\+\_\+\+Mode}{\pageref{group___t_i_m___counter___mode}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Polarity}{\pageref{group___t_i_m___output___compare___polarity}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+Polarity}{\pageref{group___t_i_m___output___compare___n___polarity}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+State}{\pageref{group___t_i_m___output___compare___state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+State}{\pageref{group___t_i_m___output___compare___n___state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Capture\+\_\+\+Compare\+\_\+\+State}{\pageref{group___t_i_m___capture___compare___state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Capture\+\_\+\+Compare\+\_\+\+N\+\_\+\+State}{\pageref{group___t_i_m___capture___compare___n___state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Break\+\_\+\+Input\+\_\+enable\+\_\+disable}{\pageref{group___t_i_m___break___input__enable__disable}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Break\+\_\+\+Polarity}{\pageref{group___t_i_m___break___polarity}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+A\+O\+E\+\_\+\+Bit\+\_\+\+Set\+\_\+\+Reset}{\pageref{group___t_i_m___a_o_e___bit___set___reset}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Lock\+\_\+level}{\pageref{group___t_i_m___lock__level}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+O\+S\+S\+I\+\_\+\+Off\+\_\+\+State\+\_\+\+Selection\+\_\+for\+\_\+\+Idle\+\_\+mode\+\_\+state}{\pageref{group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+O\+S\+S\+R\+\_\+\+Off\+\_\+\+State\+\_\+\+Selection\+\_\+for\+\_\+\+Run\+\_\+mode\+\_\+state}{\pageref{group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Idle\+\_\+\+State}{\pageref{group___t_i_m___output___compare___idle___state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+Idle\+\_\+\+State}{\pageref{group___t_i_m___output___compare___n___idle___state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Input\+\_\+\+Capture\+\_\+\+Polarity}{\pageref{group___t_i_m___input___capture___polarity}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Input\+\_\+\+Capture\+\_\+\+Selection}{\pageref{group___t_i_m___input___capture___selection}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Input\+\_\+\+Capture\+\_\+\+Prescaler}{\pageref{group___t_i_m___input___capture___prescaler}}{}
\item \contentsline{section}{T\+I\+M\+\_\+interrupt\+\_\+sources}{\pageref{group___t_i_m__interrupt__sources}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+Base\+\_\+address}{\pageref{group___t_i_m___d_m_a___base__address}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+Burst\+\_\+\+Length}{\pageref{group___t_i_m___d_m_a___burst___length}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+sources}{\pageref{group___t_i_m___d_m_a__sources}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+External\+\_\+\+Trigger\+\_\+\+Prescaler}{\pageref{group___t_i_m___external___trigger___prescaler}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Internal\+\_\+\+Trigger\+\_\+\+Selection}{\pageref{group___t_i_m___internal___trigger___selection}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+T\+Ix\+\_\+\+External\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___t_i_m___t_ix___external___clock___source}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+External\+\_\+\+Trigger\+\_\+\+Polarity}{\pageref{group___t_i_m___external___trigger___polarity}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Prescaler\+\_\+\+Reload\+\_\+\+Mode}{\pageref{group___t_i_m___prescaler___reload___mode}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Forced\+\_\+\+Action}{\pageref{group___t_i_m___forced___action}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Encoder\+\_\+\+Mode}{\pageref{group___t_i_m___encoder___mode}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Event\+\_\+\+Source}{\pageref{group___t_i_m___event___source}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Update\+\_\+\+Source}{\pageref{group___t_i_m___update___source}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State}{\pageref{group___t_i_m___output___compare___preload___state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Fast\+\_\+\+State}{\pageref{group___t_i_m___output___compare___fast___state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Clear\+\_\+\+State}{\pageref{group___t_i_m___output___compare___clear___state}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Trigger\+\_\+\+Output\+\_\+\+Source}{\pageref{group___t_i_m___trigger___output___source}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Slave\+\_\+\+Mode}{\pageref{group___t_i_m___slave___mode}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Master\+\_\+\+Slave\+\_\+\+Mode}{\pageref{group___t_i_m___master___slave___mode}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Remap}{\pageref{group___t_i_m___remap}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Flags}{\pageref{group___t_i_m___flags}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Input\+\_\+\+Capture\+\_\+\+Filer\+\_\+\+Value}{\pageref{group___t_i_m___input___capture___filer___value}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+External\+\_\+\+Trigger\+\_\+\+Filter}{\pageref{group___t_i_m___external___trigger___filter}}{}
\item \contentsline{section}{T\+I\+M\+\_\+\+Legacy}{\pageref{group___t_i_m___legacy}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+I\+M\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___t_i_m___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Time\+Base management functions}{\pageref{group___t_i_m___group1}}{}
\item \contentsline{section}{Output Compare management functions}{\pageref{group___t_i_m___group2}}{}
\item \contentsline{section}{Input Capture management functions}{\pageref{group___t_i_m___group3}}{}
\item \contentsline{section}{Advanced-\/control timers (T\+I\+M1 and T\+I\+M8) specific features}{\pageref{group___t_i_m___group4}}{}
\item \contentsline{section}{Interrupts D\+MA and flags management functions}{\pageref{group___t_i_m___group5}}{}
\item \contentsline{section}{Clocks management functions}{\pageref{group___t_i_m___group6}}{}
\item \contentsline{section}{Synchronization management functions}{\pageref{group___t_i_m___group7}}{}
\item \contentsline{section}{Specific interface management functions}{\pageref{group___t_i_m___group8}}{}
\item \contentsline{section}{Specific remapping management function}{\pageref{group___t_i_m___group9}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{U\+S\+A\+RT}{\pageref{group___u_s_a_r_t}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___u_s_a_r_t___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Word\+\_\+\+Length}{\pageref{group___u_s_a_r_t___word___length}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Stop\+\_\+\+Bits}{\pageref{group___u_s_a_r_t___stop___bits}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Parity}{\pageref{group___u_s_a_r_t___parity}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Mode}{\pageref{group___u_s_a_r_t___mode}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Hardware\+\_\+\+Flow\+\_\+\+Control}{\pageref{group___u_s_a_r_t___hardware___flow___control}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Clock}{\pageref{group___u_s_a_r_t___clock}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Clock\+\_\+\+Polarity}{\pageref{group___u_s_a_r_t___clock___polarity}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Clock\+\_\+\+Phase}{\pageref{group___u_s_a_r_t___clock___phase}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Last\+\_\+\+Bit}{\pageref{group___u_s_a_r_t___last___bit}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Interrupt\+\_\+definition}{\pageref{group___u_s_a_r_t___interrupt__definition}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Legacy}{\pageref{group___u_s_a_r_t___legacy}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+\_\+\+Requests}{\pageref{group___u_s_a_r_t___d_m_a___requests}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+\_\+methods}{\pageref{group___u_s_a_r_t___wake_up__methods}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+\_\+\+Break\+\_\+\+Detection\+\_\+\+Length}{\pageref{group___u_s_a_r_t___l_i_n___break___detection___length}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+\_\+\+Low\+\_\+\+Power}{\pageref{group___u_s_a_r_t___ir_d_a___low___power}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Flags}{\pageref{group___u_s_a_r_t___flags}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___u_s_a_r_t___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and Configuration functions}{\pageref{group___u_s_a_r_t___group1}}{}
\item \contentsline{section}{Data transfers functions}{\pageref{group___u_s_a_r_t___group2}}{}
\item \contentsline{section}{Multi\+Processor Communication functions}{\pageref{group___u_s_a_r_t___group3}}{}
\item \contentsline{section}{L\+IN mode functions}{\pageref{group___u_s_a_r_t___group4}}{}
\item \contentsline{section}{Halfduplex mode function}{\pageref{group___u_s_a_r_t___group5}}{}
\item \contentsline{section}{Smartcard mode functions}{\pageref{group___u_s_a_r_t___group6}}{}
\item \contentsline{section}{Ir\+DA mode functions}{\pageref{group___u_s_a_r_t___group7}}{}
\item \contentsline{section}{D\+MA transfers management functions}{\pageref{group___u_s_a_r_t___group8}}{}
\item \contentsline{section}{Interrupts and flags management functions}{\pageref{group___u_s_a_r_t___group9}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
