set_global_assignment -name VHDL_FILE ${projectpath}/toplevels/deca_top.vhd
set_global_assignment -name SDC_FILE  ${boardpath}/deca/constraints.sdc

