<stg><name>channel_mult_Pipeline_CHANNEL2REAL</name>


<trans_list>

<trans id="318" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %CHANNEL_V_44 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_44"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %CHANNEL_V_43 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_43"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %CHANNEL_V_42 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_42"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %CHANNEL_V_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_41"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %CHANNEL_V_40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_40"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %CHANNEL_V_39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_39"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %CHANNEL_V_38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_38"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %CHANNEL_V_37 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_37"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %CHANNEL_V_36 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_36"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %CHANNEL_V_35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_35"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %CHANNEL_V_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_34"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %CHANNEL_V_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_33"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %TEMP0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="TEMP0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %CHANNEL_V_32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_32"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %CHANNEL_V_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_31"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %CHANNEL_V_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_30"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %CHANNEL_V_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_29"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %CHANNEL_V_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_28"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %CHANNEL_V_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_27"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %CHANNEL_V_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_26"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %CHANNEL_V_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_25"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %CHANNEL_V_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_24"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %CHANNEL_V_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_23"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %CHANNEL_V_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_22"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %CHANNEL_V_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_21"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %CHANNEL_V_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_20"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %CHANNEL_V_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_19"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %CHANNEL_V_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_18"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %TEMP0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="TEMP0_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %CHANNEL_V_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_17"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %CHANNEL_V_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_16"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %CHANNEL_V_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_15"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %CHANNEL_V_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_14"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %CHANNEL_V_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_13"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:35 %CHANNEL_V_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_12"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:36 %CHANNEL_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_11"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %CHANNEL_V_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_10"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:38 %CHANNEL_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_9"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:39 %CHANNEL_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_8"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:40 %CHANNEL_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:41 %CHANNEL_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_6"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:42 %CHANNEL_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_5"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:43 %CHANNEL_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:44 %CHANNEL_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:45 %CHANNEL_V_45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_45"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:46 %CHANNEL_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:47 %CHANNEL_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:48 %CHANNEL_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:49 %CHANNEL_V_47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_47"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:50 %CHANNEL_V_48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_48"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:51 %CHANNEL_V_49 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_49"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:52 %CHANNEL_V_50 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_50"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:53 %CHANNEL_V_51 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_51"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:54 %CHANNEL_V_52 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_52"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:55 %CHANNEL_V_53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_53"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:56 %CHANNEL_V_54 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_54"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:57 %CHANNEL_V_55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_55"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:58 %CHANNEL_V_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_56"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:59 %CHANNEL_V_57 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_57"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:60 %CHANNEL_V_58 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_58"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:61 %CHANNEL_V_59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_59"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:62 %CHANNEL_V_60 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_60"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:63 %CHANNEL_V_61 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_61"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:64 %CHANNEL_V_62 = alloca i32 1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_62"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag_spl0, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real_spl0, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:67 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:68 %br_ln0 = br void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.i:0 %i_9 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.i:2 %icmp_ln53 = icmp_eq  i5 %i_9, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.i:4 %i_10 = add i5 %i_9, i5 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.i:5 %br_ln53 = br i1 %icmp_ln53, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.split.i, void %.preheader324.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.split.i:3 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i_9, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.split.i:4 %and_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %tmp, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.split.i:6 %switch_ln56 = switch i3 %and_ln, void %arrayidx152.case.6.i, i3 0, void %arrayidx152.case.0.i, i3 2, void %arrayidx152.case.2.i, i3 4, void %arrayidx152.case.4.i

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="and_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="5">
<![CDATA[
arrayidx152.case.4.i:0 %trunc_ln56_3 = trunc i5 %i_9

]]></Node>
<StgValue><ssdm name="trunc_ln56_3"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="and_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx152.case.4.i:1 %switch_ln56 = switch i2 %trunc_ln56_3, void %arrayidx445.case.682.i, i2 0, void %arrayidx152.case.4.i.arrayidx445.exit.i_crit_edge, i2 1, void %arrayidx152.case.4.i.arrayidx445.exit.i_crit_edge5, i2 2, void %arrayidx445.case.481.i

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="and_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="5">
<![CDATA[
arrayidx152.case.2.i:0 %trunc_ln56_2 = trunc i5 %i_9

]]></Node>
<StgValue><ssdm name="trunc_ln56_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="and_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx152.case.2.i:1 %switch_ln56 = switch i2 %trunc_ln56_2, void %arrayidx445.case.676.i, i2 0, void %arrayidx152.case.2.i.arrayidx445.exit.i_crit_edge, i2 1, void %arrayidx152.case.2.i.arrayidx445.exit.i_crit_edge4, i2 2, void %arrayidx445.case.475.i

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="and_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="2" op_0_bw="5">
<![CDATA[
arrayidx152.case.0.i:0 %trunc_ln56_1 = trunc i5 %i_9

]]></Node>
<StgValue><ssdm name="trunc_ln56_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="and_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx152.case.0.i:1 %switch_ln56 = switch i2 %trunc_ln56_1, void %arrayidx445.case.6.i, i2 0, void %arrayidx152.case.0.i.arrayidx445.exit.i_crit_edge, i2 1, void %arrayidx152.case.0.i.arrayidx445.exit.i_crit_edge3, i2 2, void %arrayidx445.case.4.i

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="2" op_0_bw="5">
<![CDATA[
arrayidx152.case.6.i:0 %trunc_ln56 = trunc i5 %i_9

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx152.case.6.i:1 %switch_ln56 = switch i2 %trunc_ln56, void %arrayidx445.case.688.i, i2 0, void %arrayidx152.case.6.i.arrayidx445.exit.i_crit_edge, i2 1, void %arrayidx152.case.6.i.arrayidx445.exit.i_crit_edge2, i2 2, void %arrayidx445.case.487.i

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx445.exit.i:0 %store_ln53 = store i5 %i_10, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
arrayidx445.exit.i:1 %br_ln0 = br void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:0 %CHANNEL_V_44_load = load i16 %CHANNEL_V_44

]]></Node>
<StgValue><ssdm name="CHANNEL_V_44_load"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:1 %CHANNEL_V_43_load = load i16 %CHANNEL_V_43

]]></Node>
<StgValue><ssdm name="CHANNEL_V_43_load"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:2 %CHANNEL_V_42_load = load i16 %CHANNEL_V_42

]]></Node>
<StgValue><ssdm name="CHANNEL_V_42_load"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:3 %CHANNEL_V_41_load = load i16 %CHANNEL_V_41

]]></Node>
<StgValue><ssdm name="CHANNEL_V_41_load"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:4 %CHANNEL_V_40_load = load i16 %CHANNEL_V_40

]]></Node>
<StgValue><ssdm name="CHANNEL_V_40_load"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:5 %CHANNEL_V_39_load = load i16 %CHANNEL_V_39

]]></Node>
<StgValue><ssdm name="CHANNEL_V_39_load"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:6 %CHANNEL_V_38_load = load i16 %CHANNEL_V_38

]]></Node>
<StgValue><ssdm name="CHANNEL_V_38_load"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:7 %CHANNEL_V_37_load = load i16 %CHANNEL_V_37

]]></Node>
<StgValue><ssdm name="CHANNEL_V_37_load"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:8 %CHANNEL_V_36_load = load i16 %CHANNEL_V_36

]]></Node>
<StgValue><ssdm name="CHANNEL_V_36_load"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:9 %CHANNEL_V_35_load = load i16 %CHANNEL_V_35

]]></Node>
<StgValue><ssdm name="CHANNEL_V_35_load"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:10 %CHANNEL_V_34_load = load i16 %CHANNEL_V_34

]]></Node>
<StgValue><ssdm name="CHANNEL_V_34_load"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:11 %CHANNEL_V_33_load = load i16 %CHANNEL_V_33

]]></Node>
<StgValue><ssdm name="CHANNEL_V_33_load"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:12 %TEMP0_load = load i16 %TEMP0

]]></Node>
<StgValue><ssdm name="TEMP0_load"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:13 %CHANNEL_V_32_load = load i16 %CHANNEL_V_32

]]></Node>
<StgValue><ssdm name="CHANNEL_V_32_load"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:14 %CHANNEL_V_31_load = load i16 %CHANNEL_V_31

]]></Node>
<StgValue><ssdm name="CHANNEL_V_31_load"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:15 %CHANNEL_V_30_load = load i16 %CHANNEL_V_30

]]></Node>
<StgValue><ssdm name="CHANNEL_V_30_load"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:16 %CHANNEL_V_29_load = load i16 %CHANNEL_V_29

]]></Node>
<StgValue><ssdm name="CHANNEL_V_29_load"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:17 %CHANNEL_V_28_load = load i16 %CHANNEL_V_28

]]></Node>
<StgValue><ssdm name="CHANNEL_V_28_load"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:18 %CHANNEL_V_27_load = load i16 %CHANNEL_V_27

]]></Node>
<StgValue><ssdm name="CHANNEL_V_27_load"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:19 %CHANNEL_V_26_load = load i16 %CHANNEL_V_26

]]></Node>
<StgValue><ssdm name="CHANNEL_V_26_load"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:20 %CHANNEL_V_25_load = load i16 %CHANNEL_V_25

]]></Node>
<StgValue><ssdm name="CHANNEL_V_25_load"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:21 %CHANNEL_V_24_load = load i16 %CHANNEL_V_24

]]></Node>
<StgValue><ssdm name="CHANNEL_V_24_load"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:22 %CHANNEL_V_23_load = load i16 %CHANNEL_V_23

]]></Node>
<StgValue><ssdm name="CHANNEL_V_23_load"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:23 %CHANNEL_V_22_load = load i16 %CHANNEL_V_22

]]></Node>
<StgValue><ssdm name="CHANNEL_V_22_load"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:24 %CHANNEL_V_21_load = load i16 %CHANNEL_V_21

]]></Node>
<StgValue><ssdm name="CHANNEL_V_21_load"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:25 %CHANNEL_V_20_load = load i16 %CHANNEL_V_20

]]></Node>
<StgValue><ssdm name="CHANNEL_V_20_load"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:26 %CHANNEL_V_19_load = load i16 %CHANNEL_V_19

]]></Node>
<StgValue><ssdm name="CHANNEL_V_19_load"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:27 %CHANNEL_V_18_load = load i16 %CHANNEL_V_18

]]></Node>
<StgValue><ssdm name="CHANNEL_V_18_load"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:28 %TEMP0_1_load = load i16 %TEMP0_1

]]></Node>
<StgValue><ssdm name="TEMP0_1_load"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:29 %CHANNEL_V_17_load = load i16 %CHANNEL_V_17

]]></Node>
<StgValue><ssdm name="CHANNEL_V_17_load"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:30 %CHANNEL_V_16_load = load i16 %CHANNEL_V_16

]]></Node>
<StgValue><ssdm name="CHANNEL_V_16_load"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:31 %CHANNEL_V_15_load = load i16 %CHANNEL_V_15

]]></Node>
<StgValue><ssdm name="CHANNEL_V_15_load"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:32 %CHANNEL_V_14_load = load i16 %CHANNEL_V_14

]]></Node>
<StgValue><ssdm name="CHANNEL_V_14_load"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:33 %CHANNEL_V_13_load = load i16 %CHANNEL_V_13

]]></Node>
<StgValue><ssdm name="CHANNEL_V_13_load"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:34 %CHANNEL_V_12_load = load i16 %CHANNEL_V_12

]]></Node>
<StgValue><ssdm name="CHANNEL_V_12_load"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:35 %CHANNEL_V_11_load = load i16 %CHANNEL_V_11

]]></Node>
<StgValue><ssdm name="CHANNEL_V_11_load"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:36 %CHANNEL_V_10_load = load i16 %CHANNEL_V_10

]]></Node>
<StgValue><ssdm name="CHANNEL_V_10_load"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:37 %CHANNEL_V_9_load = load i16 %CHANNEL_V_9

]]></Node>
<StgValue><ssdm name="CHANNEL_V_9_load"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:38 %CHANNEL_V_8_load = load i16 %CHANNEL_V_8

]]></Node>
<StgValue><ssdm name="CHANNEL_V_8_load"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:39 %CHANNEL_V_7_load = load i16 %CHANNEL_V_7

]]></Node>
<StgValue><ssdm name="CHANNEL_V_7_load"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:40 %CHANNEL_V_6_load = load i16 %CHANNEL_V_6

]]></Node>
<StgValue><ssdm name="CHANNEL_V_6_load"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:41 %CHANNEL_V_5_load = load i16 %CHANNEL_V_5

]]></Node>
<StgValue><ssdm name="CHANNEL_V_5_load"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:42 %CHANNEL_V_4_load = load i16 %CHANNEL_V_4

]]></Node>
<StgValue><ssdm name="CHANNEL_V_4_load"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:43 %CHANNEL_V_3_load = load i16 %CHANNEL_V_3

]]></Node>
<StgValue><ssdm name="CHANNEL_V_3_load"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:44 %CHANNEL_V_45_load = load i16 %CHANNEL_V_45

]]></Node>
<StgValue><ssdm name="CHANNEL_V_45_load"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:45 %CHANNEL_V_2_load = load i16 %CHANNEL_V_2

]]></Node>
<StgValue><ssdm name="CHANNEL_V_2_load"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:46 %CHANNEL_V_1_load = load i16 %CHANNEL_V_1

]]></Node>
<StgValue><ssdm name="CHANNEL_V_1_load"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:47 %CHANNEL_V_load = load i16 %CHANNEL_V

]]></Node>
<StgValue><ssdm name="CHANNEL_V_load"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:48 %CHANNEL_V_47_load = load i16 %CHANNEL_V_47

]]></Node>
<StgValue><ssdm name="CHANNEL_V_47_load"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:49 %CHANNEL_V_48_load = load i16 %CHANNEL_V_48

]]></Node>
<StgValue><ssdm name="CHANNEL_V_48_load"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:50 %CHANNEL_V_49_load = load i16 %CHANNEL_V_49

]]></Node>
<StgValue><ssdm name="CHANNEL_V_49_load"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:51 %CHANNEL_V_50_load = load i16 %CHANNEL_V_50

]]></Node>
<StgValue><ssdm name="CHANNEL_V_50_load"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:52 %CHANNEL_V_51_load = load i16 %CHANNEL_V_51

]]></Node>
<StgValue><ssdm name="CHANNEL_V_51_load"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:53 %CHANNEL_V_52_load = load i16 %CHANNEL_V_52

]]></Node>
<StgValue><ssdm name="CHANNEL_V_52_load"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:54 %CHANNEL_V_53_load = load i16 %CHANNEL_V_53

]]></Node>
<StgValue><ssdm name="CHANNEL_V_53_load"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:55 %CHANNEL_V_54_load = load i16 %CHANNEL_V_54

]]></Node>
<StgValue><ssdm name="CHANNEL_V_54_load"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:56 %CHANNEL_V_55_load = load i16 %CHANNEL_V_55

]]></Node>
<StgValue><ssdm name="CHANNEL_V_55_load"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:57 %CHANNEL_V_56_load = load i16 %CHANNEL_V_56

]]></Node>
<StgValue><ssdm name="CHANNEL_V_56_load"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:58 %CHANNEL_V_57_load = load i16 %CHANNEL_V_57

]]></Node>
<StgValue><ssdm name="CHANNEL_V_57_load"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:59 %CHANNEL_V_58_load = load i16 %CHANNEL_V_58

]]></Node>
<StgValue><ssdm name="CHANNEL_V_58_load"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:60 %CHANNEL_V_59_load = load i16 %CHANNEL_V_59

]]></Node>
<StgValue><ssdm name="CHANNEL_V_59_load"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:61 %CHANNEL_V_60_load = load i16 %CHANNEL_V_60

]]></Node>
<StgValue><ssdm name="CHANNEL_V_60_load"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:62 %CHANNEL_V_61_load = load i16 %CHANNEL_V_61

]]></Node>
<StgValue><ssdm name="CHANNEL_V_61_load"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:63 %CHANNEL_V_62_load = load i16 %CHANNEL_V_62

]]></Node>
<StgValue><ssdm name="CHANNEL_V_62_load"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:64 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_080344_i_out, i16 %CHANNEL_V_62_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:65 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_080341_i_out, i16 %CHANNEL_V_61_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:66 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_080338_i_out, i16 %CHANNEL_V_60_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:67 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_080335_i_out, i16 %CHANNEL_V_59_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:68 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_080330_i_out, i16 %CHANNEL_V_58_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:69 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_080327_i_out, i16 %CHANNEL_V_57_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:70 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_080324_i_out, i16 %CHANNEL_V_56_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:71 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_080321_i_out, i16 %CHANNEL_V_55_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:72 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_080320_i_out, i16 %CHANNEL_V_54_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:73 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_080317_i_out, i16 %CHANNEL_V_53_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:74 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_080314_i_out, i16 %CHANNEL_V_52_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:75 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_080311_i_out, i16 %CHANNEL_V_51_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:76 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_080308_i_out, i16 %CHANNEL_V_50_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:77 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_080305_i_out, i16 %CHANNEL_V_49_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:78 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_080302_i_out, i16 %CHANNEL_V_48_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:79 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_080299_i_out, i16 %CHANNEL_V_47_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:80 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_out, i16 %CHANNEL_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:81 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_1_out, i16 %CHANNEL_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:82 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_2_out, i16 %CHANNEL_V_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:83 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv_i_i_i35287_i_out, i16 %CHANNEL_V_45_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:84 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_3_out, i16 %CHANNEL_V_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:85 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_4_out, i16 %CHANNEL_V_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:86 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_5_out, i16 %CHANNEL_V_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:87 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_6_out, i16 %CHANNEL_V_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:88 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_7_out, i16 %CHANNEL_V_7_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:89 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_8_out, i16 %CHANNEL_V_8_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:90 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_9_out, i16 %CHANNEL_V_9_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:91 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_10_out, i16 %CHANNEL_V_10_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:92 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_11_out, i16 %CHANNEL_V_11_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:93 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_12_out, i16 %CHANNEL_V_12_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:94 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_13_out, i16 %CHANNEL_V_13_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:95 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_14_out, i16 %CHANNEL_V_14_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:96 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_15_out, i16 %CHANNEL_V_15_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:97 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_16_out, i16 %CHANNEL_V_16_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:98 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_17_out, i16 %CHANNEL_V_17_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:99 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_079239_i_out, i16 %TEMP0_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:100 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_18_out, i16 %CHANNEL_V_18_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:101 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_19_out, i16 %CHANNEL_V_19_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:102 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_20_out, i16 %CHANNEL_V_20_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:103 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_21_out, i16 %CHANNEL_V_21_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:104 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_22_out, i16 %CHANNEL_V_22_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:105 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_23_out, i16 %CHANNEL_V_23_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:106 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_24_out, i16 %CHANNEL_V_24_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:107 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_25_out, i16 %CHANNEL_V_25_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:108 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_26_out, i16 %CHANNEL_V_26_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:109 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_27_out, i16 %CHANNEL_V_27_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:110 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_28_out, i16 %CHANNEL_V_28_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:111 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_29_out, i16 %CHANNEL_V_29_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:112 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_30_out, i16 %CHANNEL_V_30_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:113 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_31_out, i16 %CHANNEL_V_31_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:114 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_32_out, i16 %CHANNEL_V_32_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:115 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_079191_i_out, i16 %TEMP0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:116 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_33_out, i16 %CHANNEL_V_33_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:117 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_34_out, i16 %CHANNEL_V_34_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:118 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_35_out, i16 %CHANNEL_V_35_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:119 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_36_out, i16 %CHANNEL_V_36_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:120 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_37_out, i16 %CHANNEL_V_37_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:121 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_38_out, i16 %CHANNEL_V_38_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:122 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_39_out, i16 %CHANNEL_V_39_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:123 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_40_out, i16 %CHANNEL_V_40_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:124 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_41_out, i16 %CHANNEL_V_41_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:125 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_42_out, i16 %CHANNEL_V_42_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:126 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_43_out, i16 %CHANNEL_V_43_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader324.i.preheader.exitStub:127 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %CHANNEL_V_44_out, i16 %CHANNEL_V_44_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0">
<![CDATA[
.preheader324.i.preheader.exitStub:128 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.split.i:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.split.i:1 %CHANNEL_V_65 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %H_real_spl0

]]></Node>
<StgValue><ssdm name="CHANNEL_V_65"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.split.i:2 %tmp_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %H_imag_spl0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.split.i:5 %CHANNEL_V_64 = sub i16 0, i16 %tmp_3

]]></Node>
<StgValue><ssdm name="CHANNEL_V_64"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.481.i:0 %store_ln59 = store i16 %tmp_3, i16 %CHANNEL_V_47

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.481.i:1 %store_ln59 = store i16 %CHANNEL_V_64, i16 %CHANNEL_V_14

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.481.i:2 %store_ln59 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_29

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.481.i:3 %store_ln59 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_44

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
arrayidx445.case.481.i:4 %br_ln59 = br void %arrayidx445.exit.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.4.i.arrayidx445.exit.i_crit_edge5:0 %store_ln56 = store i16 %tmp_3, i16 %CHANNEL_V_48

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.4.i.arrayidx445.exit.i_crit_edge5:1 %store_ln56 = store i16 %CHANNEL_V_64, i16 %CHANNEL_V_13

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.4.i.arrayidx445.exit.i_crit_edge5:2 %store_ln56 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_28

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.4.i.arrayidx445.exit.i_crit_edge5:3 %store_ln56 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_43

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
arrayidx152.case.4.i.arrayidx445.exit.i_crit_edge5:4 %br_ln56 = br void %arrayidx445.exit.i

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.4.i.arrayidx445.exit.i_crit_edge:0 %store_ln56 = store i16 %tmp_3, i16 %CHANNEL_V_49

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.4.i.arrayidx445.exit.i_crit_edge:1 %store_ln56 = store i16 %CHANNEL_V_64, i16 %CHANNEL_V_12

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.4.i.arrayidx445.exit.i_crit_edge:2 %store_ln56 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_27

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.4.i.arrayidx445.exit.i_crit_edge:3 %store_ln56 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_42

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
arrayidx152.case.4.i.arrayidx445.exit.i_crit_edge:4 %br_ln56 = br void %arrayidx445.exit.i

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.682.i:0 %store_ln59 = store i16 %tmp_3, i16 %CHANNEL_V_50

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.682.i:1 %store_ln59 = store i16 %CHANNEL_V_64, i16 %CHANNEL_V_11

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.682.i:2 %store_ln59 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_26

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.682.i:3 %store_ln59 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_41

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="trunc_ln56_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
arrayidx445.case.682.i:4 %br_ln59 = br void %arrayidx445.exit.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.475.i:0 %store_ln59 = store i16 %tmp_3, i16 %CHANNEL_V_51

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.475.i:1 %store_ln59 = store i16 %CHANNEL_V_64, i16 %CHANNEL_V_10

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.475.i:2 %store_ln59 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_25

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.475.i:3 %store_ln59 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_40

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
arrayidx445.case.475.i:4 %br_ln59 = br void %arrayidx445.exit.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.2.i.arrayidx445.exit.i_crit_edge4:0 %store_ln56 = store i16 %tmp_3, i16 %CHANNEL_V_52

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.2.i.arrayidx445.exit.i_crit_edge4:1 %store_ln56 = store i16 %CHANNEL_V_64, i16 %CHANNEL_V_9

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.2.i.arrayidx445.exit.i_crit_edge4:2 %store_ln56 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_24

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.2.i.arrayidx445.exit.i_crit_edge4:3 %store_ln56 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_39

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
arrayidx152.case.2.i.arrayidx445.exit.i_crit_edge4:4 %br_ln56 = br void %arrayidx445.exit.i

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.2.i.arrayidx445.exit.i_crit_edge:0 %store_ln56 = store i16 %tmp_3, i16 %CHANNEL_V_53

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.2.i.arrayidx445.exit.i_crit_edge:1 %store_ln56 = store i16 %CHANNEL_V_64, i16 %CHANNEL_V_8

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.2.i.arrayidx445.exit.i_crit_edge:2 %store_ln56 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_23

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.2.i.arrayidx445.exit.i_crit_edge:3 %store_ln56 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_38

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
arrayidx152.case.2.i.arrayidx445.exit.i_crit_edge:4 %br_ln56 = br void %arrayidx445.exit.i

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.676.i:0 %store_ln59 = store i16 %tmp_3, i16 %CHANNEL_V_54

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.676.i:1 %store_ln59 = store i16 %CHANNEL_V_64, i16 %CHANNEL_V_7

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.676.i:2 %store_ln59 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_22

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.676.i:3 %store_ln59 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_37

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="trunc_ln56_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
arrayidx445.case.676.i:4 %br_ln59 = br void %arrayidx445.exit.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.4.i:0 %store_ln59 = store i16 %tmp_3, i16 %CHANNEL_V_55

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.4.i:1 %store_ln59 = store i16 %CHANNEL_V_64, i16 %CHANNEL_V_6

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.4.i:2 %store_ln59 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_21

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.4.i:3 %store_ln59 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_36

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
arrayidx445.case.4.i:4 %br_ln59 = br void %arrayidx445.exit.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.0.i.arrayidx445.exit.i_crit_edge3:0 %store_ln56 = store i16 %tmp_3, i16 %CHANNEL_V_56

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.0.i.arrayidx445.exit.i_crit_edge3:1 %store_ln56 = store i16 %CHANNEL_V_64, i16 %CHANNEL_V_5

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.0.i.arrayidx445.exit.i_crit_edge3:2 %store_ln56 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_20

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.0.i.arrayidx445.exit.i_crit_edge3:3 %store_ln56 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_35

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
arrayidx152.case.0.i.arrayidx445.exit.i_crit_edge3:4 %br_ln56 = br void %arrayidx445.exit.i

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.0.i.arrayidx445.exit.i_crit_edge:0 %store_ln56 = store i16 %tmp_3, i16 %CHANNEL_V_57

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.0.i.arrayidx445.exit.i_crit_edge:1 %store_ln56 = store i16 %CHANNEL_V_64, i16 %CHANNEL_V_4

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.0.i.arrayidx445.exit.i_crit_edge:2 %store_ln56 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_19

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.0.i.arrayidx445.exit.i_crit_edge:3 %store_ln56 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_34

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
arrayidx152.case.0.i.arrayidx445.exit.i_crit_edge:4 %br_ln56 = br void %arrayidx445.exit.i

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.6.i:0 %store_ln59 = store i16 %tmp_3, i16 %CHANNEL_V_58

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.6.i:1 %store_ln59 = store i16 %CHANNEL_V_64, i16 %CHANNEL_V_3

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.6.i:2 %store_ln59 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_18

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.6.i:3 %store_ln59 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_33

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="trunc_ln56_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
arrayidx445.case.6.i:4 %br_ln59 = br void %arrayidx445.exit.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.487.i:0 %store_ln59 = store i16 %tmp_3, i16 %CHANNEL_V_59

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.487.i:1 %store_ln59 = store i16 %CHANNEL_V_64, i16 %CHANNEL_V_45

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.487.i:2 %store_ln59 = store i16 %CHANNEL_V_65, i16 %TEMP0_1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.487.i:3 %store_ln59 = store i16 %CHANNEL_V_65, i16 %TEMP0

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
arrayidx445.case.487.i:4 %br_ln59 = br void %arrayidx445.exit.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.6.i.arrayidx445.exit.i_crit_edge2:0 %store_ln56 = store i16 %tmp_3, i16 %CHANNEL_V_60

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.6.i.arrayidx445.exit.i_crit_edge2:1 %store_ln56 = store i16 %CHANNEL_V_64, i16 %CHANNEL_V_2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.6.i.arrayidx445.exit.i_crit_edge2:2 %store_ln56 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_17

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.6.i.arrayidx445.exit.i_crit_edge2:3 %store_ln56 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_32

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
arrayidx152.case.6.i.arrayidx445.exit.i_crit_edge2:4 %br_ln56 = br void %arrayidx445.exit.i

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.6.i.arrayidx445.exit.i_crit_edge:0 %store_ln56 = store i16 %tmp_3, i16 %CHANNEL_V_61

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.6.i.arrayidx445.exit.i_crit_edge:1 %store_ln56 = store i16 %CHANNEL_V_64, i16 %CHANNEL_V_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.6.i.arrayidx445.exit.i_crit_edge:2 %store_ln56 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_16

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx152.case.6.i.arrayidx445.exit.i_crit_edge:3 %store_ln56 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_31

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
arrayidx152.case.6.i.arrayidx445.exit.i_crit_edge:4 %br_ln56 = br void %arrayidx445.exit.i

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.688.i:0 %store_ln59 = store i16 %tmp_3, i16 %CHANNEL_V_62

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.688.i:1 %store_ln59 = store i16 %CHANNEL_V_64, i16 %CHANNEL_V

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.688.i:2 %store_ln59 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_15

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx445.case.688.i:3 %store_ln59 = store i16 %CHANNEL_V_65, i16 %CHANNEL_V_30

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="trunc_ln56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
arrayidx445.case.688.i:4 %br_ln59 = br void %arrayidx445.exit.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
