// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module aphase_to_sincos (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read54,
        p_read55,
        p_read56,
        p_read57,
        p_read58,
        p_read59,
        p_read60,
        p_read61,
        p_read62,
        p_read63,
        p_read64,
        p_read65,
        p_read66,
        p_read67,
        p_read68,
        p_read69,
        dummyout_last_V_writ,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [21:0] p_read;
input  [21:0] p_read1;
input  [21:0] p_read2;
input  [21:0] p_read3;
input  [21:0] p_read4;
input  [21:0] p_read5;
input  [21:0] p_read6;
input  [21:0] p_read7;
input  [15:0] p_read54;
input  [15:0] p_read55;
input  [15:0] p_read56;
input  [15:0] p_read57;
input  [15:0] p_read58;
input  [15:0] p_read59;
input  [15:0] p_read60;
input  [15:0] p_read61;
input  [15:0] p_read62;
input  [15:0] p_read63;
input  [15:0] p_read64;
input  [15:0] p_read65;
input  [15:0] p_read66;
input  [15:0] p_read67;
input  [15:0] p_read68;
input  [15:0] p_read69;
input  [0:0] dummyout_last_V_writ;
output  [0:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [15:0] ap_return_28;
output  [15:0] ap_return_29;
output  [15:0] ap_return_30;
output  [15:0] ap_return_31;
output  [15:0] ap_return_32;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] dummyout_last_V_writ_2_reg_547;
reg   [0:0] dummyout_last_V_writ_2_reg_547_pp0_iter1_reg;
reg   [0:0] dummyout_last_V_writ_2_reg_547_pp0_iter2_reg;
reg   [0:0] dummyout_last_V_writ_2_reg_547_pp0_iter3_reg;
reg   [0:0] dummyout_last_V_writ_2_reg_547_pp0_iter4_reg;
reg   [0:0] dummyout_last_V_writ_2_reg_547_pp0_iter5_reg;
reg   [0:0] dummyout_last_V_writ_2_reg_547_pp0_iter6_reg;
reg   [0:0] dummyout_last_V_writ_2_reg_547_pp0_iter7_reg;
reg   [0:0] dummyout_last_V_writ_2_reg_547_pp0_iter8_reg;
reg   [0:0] dummyout_last_V_writ_2_reg_547_pp0_iter9_reg;
reg   [0:0] dummyout_last_V_writ_2_reg_547_pp0_iter10_reg;
reg   [0:0] dummyout_last_V_writ_2_reg_547_pp0_iter11_reg;
reg   [0:0] dummyout_last_V_writ_2_reg_547_pp0_iter12_reg;
reg   [15:0] p_read_46_reg_552;
reg   [15:0] p_read_46_reg_552_pp0_iter1_reg;
reg   [15:0] p_read_46_reg_552_pp0_iter2_reg;
reg   [15:0] p_read_46_reg_552_pp0_iter3_reg;
reg   [15:0] p_read_46_reg_552_pp0_iter4_reg;
reg   [15:0] p_read_46_reg_552_pp0_iter5_reg;
reg   [15:0] p_read_46_reg_552_pp0_iter6_reg;
reg   [15:0] p_read_46_reg_552_pp0_iter7_reg;
reg   [15:0] p_read_46_reg_552_pp0_iter8_reg;
reg   [15:0] p_read_46_reg_552_pp0_iter9_reg;
reg   [15:0] p_read_46_reg_552_pp0_iter10_reg;
reg   [15:0] p_read_46_reg_552_pp0_iter11_reg;
reg   [15:0] p_read_46_reg_552_pp0_iter12_reg;
reg   [15:0] p_read_47_reg_557;
reg   [15:0] p_read_47_reg_557_pp0_iter1_reg;
reg   [15:0] p_read_47_reg_557_pp0_iter2_reg;
reg   [15:0] p_read_47_reg_557_pp0_iter3_reg;
reg   [15:0] p_read_47_reg_557_pp0_iter4_reg;
reg   [15:0] p_read_47_reg_557_pp0_iter5_reg;
reg   [15:0] p_read_47_reg_557_pp0_iter6_reg;
reg   [15:0] p_read_47_reg_557_pp0_iter7_reg;
reg   [15:0] p_read_47_reg_557_pp0_iter8_reg;
reg   [15:0] p_read_47_reg_557_pp0_iter9_reg;
reg   [15:0] p_read_47_reg_557_pp0_iter10_reg;
reg   [15:0] p_read_47_reg_557_pp0_iter11_reg;
reg   [15:0] p_read_47_reg_557_pp0_iter12_reg;
reg   [15:0] p_read_48_reg_562;
reg   [15:0] p_read_48_reg_562_pp0_iter1_reg;
reg   [15:0] p_read_48_reg_562_pp0_iter2_reg;
reg   [15:0] p_read_48_reg_562_pp0_iter3_reg;
reg   [15:0] p_read_48_reg_562_pp0_iter4_reg;
reg   [15:0] p_read_48_reg_562_pp0_iter5_reg;
reg   [15:0] p_read_48_reg_562_pp0_iter6_reg;
reg   [15:0] p_read_48_reg_562_pp0_iter7_reg;
reg   [15:0] p_read_48_reg_562_pp0_iter8_reg;
reg   [15:0] p_read_48_reg_562_pp0_iter9_reg;
reg   [15:0] p_read_48_reg_562_pp0_iter10_reg;
reg   [15:0] p_read_48_reg_562_pp0_iter11_reg;
reg   [15:0] p_read_48_reg_562_pp0_iter12_reg;
reg   [15:0] p_read_49_reg_567;
reg   [15:0] p_read_49_reg_567_pp0_iter1_reg;
reg   [15:0] p_read_49_reg_567_pp0_iter2_reg;
reg   [15:0] p_read_49_reg_567_pp0_iter3_reg;
reg   [15:0] p_read_49_reg_567_pp0_iter4_reg;
reg   [15:0] p_read_49_reg_567_pp0_iter5_reg;
reg   [15:0] p_read_49_reg_567_pp0_iter6_reg;
reg   [15:0] p_read_49_reg_567_pp0_iter7_reg;
reg   [15:0] p_read_49_reg_567_pp0_iter8_reg;
reg   [15:0] p_read_49_reg_567_pp0_iter9_reg;
reg   [15:0] p_read_49_reg_567_pp0_iter10_reg;
reg   [15:0] p_read_49_reg_567_pp0_iter11_reg;
reg   [15:0] p_read_49_reg_567_pp0_iter12_reg;
reg   [15:0] p_read_50_reg_572;
reg   [15:0] p_read_50_reg_572_pp0_iter1_reg;
reg   [15:0] p_read_50_reg_572_pp0_iter2_reg;
reg   [15:0] p_read_50_reg_572_pp0_iter3_reg;
reg   [15:0] p_read_50_reg_572_pp0_iter4_reg;
reg   [15:0] p_read_50_reg_572_pp0_iter5_reg;
reg   [15:0] p_read_50_reg_572_pp0_iter6_reg;
reg   [15:0] p_read_50_reg_572_pp0_iter7_reg;
reg   [15:0] p_read_50_reg_572_pp0_iter8_reg;
reg   [15:0] p_read_50_reg_572_pp0_iter9_reg;
reg   [15:0] p_read_50_reg_572_pp0_iter10_reg;
reg   [15:0] p_read_50_reg_572_pp0_iter11_reg;
reg   [15:0] p_read_50_reg_572_pp0_iter12_reg;
reg   [15:0] p_read_51_reg_577;
reg   [15:0] p_read_51_reg_577_pp0_iter1_reg;
reg   [15:0] p_read_51_reg_577_pp0_iter2_reg;
reg   [15:0] p_read_51_reg_577_pp0_iter3_reg;
reg   [15:0] p_read_51_reg_577_pp0_iter4_reg;
reg   [15:0] p_read_51_reg_577_pp0_iter5_reg;
reg   [15:0] p_read_51_reg_577_pp0_iter6_reg;
reg   [15:0] p_read_51_reg_577_pp0_iter7_reg;
reg   [15:0] p_read_51_reg_577_pp0_iter8_reg;
reg   [15:0] p_read_51_reg_577_pp0_iter9_reg;
reg   [15:0] p_read_51_reg_577_pp0_iter10_reg;
reg   [15:0] p_read_51_reg_577_pp0_iter11_reg;
reg   [15:0] p_read_51_reg_577_pp0_iter12_reg;
reg   [15:0] p_read_52_reg_582;
reg   [15:0] p_read_52_reg_582_pp0_iter1_reg;
reg   [15:0] p_read_52_reg_582_pp0_iter2_reg;
reg   [15:0] p_read_52_reg_582_pp0_iter3_reg;
reg   [15:0] p_read_52_reg_582_pp0_iter4_reg;
reg   [15:0] p_read_52_reg_582_pp0_iter5_reg;
reg   [15:0] p_read_52_reg_582_pp0_iter6_reg;
reg   [15:0] p_read_52_reg_582_pp0_iter7_reg;
reg   [15:0] p_read_52_reg_582_pp0_iter8_reg;
reg   [15:0] p_read_52_reg_582_pp0_iter9_reg;
reg   [15:0] p_read_52_reg_582_pp0_iter10_reg;
reg   [15:0] p_read_52_reg_582_pp0_iter11_reg;
reg   [15:0] p_read_52_reg_582_pp0_iter12_reg;
reg   [15:0] p_read_53_reg_587;
reg   [15:0] p_read_53_reg_587_pp0_iter1_reg;
reg   [15:0] p_read_53_reg_587_pp0_iter2_reg;
reg   [15:0] p_read_53_reg_587_pp0_iter3_reg;
reg   [15:0] p_read_53_reg_587_pp0_iter4_reg;
reg   [15:0] p_read_53_reg_587_pp0_iter5_reg;
reg   [15:0] p_read_53_reg_587_pp0_iter6_reg;
reg   [15:0] p_read_53_reg_587_pp0_iter7_reg;
reg   [15:0] p_read_53_reg_587_pp0_iter8_reg;
reg   [15:0] p_read_53_reg_587_pp0_iter9_reg;
reg   [15:0] p_read_53_reg_587_pp0_iter10_reg;
reg   [15:0] p_read_53_reg_587_pp0_iter11_reg;
reg   [15:0] p_read_53_reg_587_pp0_iter12_reg;
reg   [15:0] p_read_54_reg_592;
reg   [15:0] p_read_54_reg_592_pp0_iter1_reg;
reg   [15:0] p_read_54_reg_592_pp0_iter2_reg;
reg   [15:0] p_read_54_reg_592_pp0_iter3_reg;
reg   [15:0] p_read_54_reg_592_pp0_iter4_reg;
reg   [15:0] p_read_54_reg_592_pp0_iter5_reg;
reg   [15:0] p_read_54_reg_592_pp0_iter6_reg;
reg   [15:0] p_read_54_reg_592_pp0_iter7_reg;
reg   [15:0] p_read_54_reg_592_pp0_iter8_reg;
reg   [15:0] p_read_54_reg_592_pp0_iter9_reg;
reg   [15:0] p_read_54_reg_592_pp0_iter10_reg;
reg   [15:0] p_read_54_reg_592_pp0_iter11_reg;
reg   [15:0] p_read_54_reg_592_pp0_iter12_reg;
reg   [15:0] p_read6022_reg_597;
reg   [15:0] p_read6022_reg_597_pp0_iter1_reg;
reg   [15:0] p_read6022_reg_597_pp0_iter2_reg;
reg   [15:0] p_read6022_reg_597_pp0_iter3_reg;
reg   [15:0] p_read6022_reg_597_pp0_iter4_reg;
reg   [15:0] p_read6022_reg_597_pp0_iter5_reg;
reg   [15:0] p_read6022_reg_597_pp0_iter6_reg;
reg   [15:0] p_read6022_reg_597_pp0_iter7_reg;
reg   [15:0] p_read6022_reg_597_pp0_iter8_reg;
reg   [15:0] p_read6022_reg_597_pp0_iter9_reg;
reg   [15:0] p_read6022_reg_597_pp0_iter10_reg;
reg   [15:0] p_read6022_reg_597_pp0_iter11_reg;
reg   [15:0] p_read6022_reg_597_pp0_iter12_reg;
reg   [15:0] p_read_55_reg_602;
reg   [15:0] p_read_55_reg_602_pp0_iter1_reg;
reg   [15:0] p_read_55_reg_602_pp0_iter2_reg;
reg   [15:0] p_read_55_reg_602_pp0_iter3_reg;
reg   [15:0] p_read_55_reg_602_pp0_iter4_reg;
reg   [15:0] p_read_55_reg_602_pp0_iter5_reg;
reg   [15:0] p_read_55_reg_602_pp0_iter6_reg;
reg   [15:0] p_read_55_reg_602_pp0_iter7_reg;
reg   [15:0] p_read_55_reg_602_pp0_iter8_reg;
reg   [15:0] p_read_55_reg_602_pp0_iter9_reg;
reg   [15:0] p_read_55_reg_602_pp0_iter10_reg;
reg   [15:0] p_read_55_reg_602_pp0_iter11_reg;
reg   [15:0] p_read_55_reg_602_pp0_iter12_reg;
reg   [15:0] p_read_56_reg_607;
reg   [15:0] p_read_56_reg_607_pp0_iter1_reg;
reg   [15:0] p_read_56_reg_607_pp0_iter2_reg;
reg   [15:0] p_read_56_reg_607_pp0_iter3_reg;
reg   [15:0] p_read_56_reg_607_pp0_iter4_reg;
reg   [15:0] p_read_56_reg_607_pp0_iter5_reg;
reg   [15:0] p_read_56_reg_607_pp0_iter6_reg;
reg   [15:0] p_read_56_reg_607_pp0_iter7_reg;
reg   [15:0] p_read_56_reg_607_pp0_iter8_reg;
reg   [15:0] p_read_56_reg_607_pp0_iter9_reg;
reg   [15:0] p_read_56_reg_607_pp0_iter10_reg;
reg   [15:0] p_read_56_reg_607_pp0_iter11_reg;
reg   [15:0] p_read_56_reg_607_pp0_iter12_reg;
reg   [15:0] p_read_57_reg_612;
reg   [15:0] p_read_57_reg_612_pp0_iter1_reg;
reg   [15:0] p_read_57_reg_612_pp0_iter2_reg;
reg   [15:0] p_read_57_reg_612_pp0_iter3_reg;
reg   [15:0] p_read_57_reg_612_pp0_iter4_reg;
reg   [15:0] p_read_57_reg_612_pp0_iter5_reg;
reg   [15:0] p_read_57_reg_612_pp0_iter6_reg;
reg   [15:0] p_read_57_reg_612_pp0_iter7_reg;
reg   [15:0] p_read_57_reg_612_pp0_iter8_reg;
reg   [15:0] p_read_57_reg_612_pp0_iter9_reg;
reg   [15:0] p_read_57_reg_612_pp0_iter10_reg;
reg   [15:0] p_read_57_reg_612_pp0_iter11_reg;
reg   [15:0] p_read_57_reg_612_pp0_iter12_reg;
reg   [15:0] p_read_58_reg_617;
reg   [15:0] p_read_58_reg_617_pp0_iter1_reg;
reg   [15:0] p_read_58_reg_617_pp0_iter2_reg;
reg   [15:0] p_read_58_reg_617_pp0_iter3_reg;
reg   [15:0] p_read_58_reg_617_pp0_iter4_reg;
reg   [15:0] p_read_58_reg_617_pp0_iter5_reg;
reg   [15:0] p_read_58_reg_617_pp0_iter6_reg;
reg   [15:0] p_read_58_reg_617_pp0_iter7_reg;
reg   [15:0] p_read_58_reg_617_pp0_iter8_reg;
reg   [15:0] p_read_58_reg_617_pp0_iter9_reg;
reg   [15:0] p_read_58_reg_617_pp0_iter10_reg;
reg   [15:0] p_read_58_reg_617_pp0_iter11_reg;
reg   [15:0] p_read_58_reg_617_pp0_iter12_reg;
reg   [15:0] p_read_59_reg_622;
reg   [15:0] p_read_59_reg_622_pp0_iter1_reg;
reg   [15:0] p_read_59_reg_622_pp0_iter2_reg;
reg   [15:0] p_read_59_reg_622_pp0_iter3_reg;
reg   [15:0] p_read_59_reg_622_pp0_iter4_reg;
reg   [15:0] p_read_59_reg_622_pp0_iter5_reg;
reg   [15:0] p_read_59_reg_622_pp0_iter6_reg;
reg   [15:0] p_read_59_reg_622_pp0_iter7_reg;
reg   [15:0] p_read_59_reg_622_pp0_iter8_reg;
reg   [15:0] p_read_59_reg_622_pp0_iter9_reg;
reg   [15:0] p_read_59_reg_622_pp0_iter10_reg;
reg   [15:0] p_read_59_reg_622_pp0_iter11_reg;
reg   [15:0] p_read_59_reg_622_pp0_iter12_reg;
reg   [15:0] p_read_60_reg_627;
reg   [15:0] p_read_60_reg_627_pp0_iter1_reg;
reg   [15:0] p_read_60_reg_627_pp0_iter2_reg;
reg   [15:0] p_read_60_reg_627_pp0_iter3_reg;
reg   [15:0] p_read_60_reg_627_pp0_iter4_reg;
reg   [15:0] p_read_60_reg_627_pp0_iter5_reg;
reg   [15:0] p_read_60_reg_627_pp0_iter6_reg;
reg   [15:0] p_read_60_reg_627_pp0_iter7_reg;
reg   [15:0] p_read_60_reg_627_pp0_iter8_reg;
reg   [15:0] p_read_60_reg_627_pp0_iter9_reg;
reg   [15:0] p_read_60_reg_627_pp0_iter10_reg;
reg   [15:0] p_read_60_reg_627_pp0_iter11_reg;
reg   [15:0] p_read_60_reg_627_pp0_iter12_reg;
reg    ap_block_pp0_stage0_subdone;
reg    grp_phase_to_sincos_fu_222_ap_start;
wire    grp_phase_to_sincos_fu_222_ap_done;
wire    grp_phase_to_sincos_fu_222_ap_idle;
wire    grp_phase_to_sincos_fu_222_ap_ready;
reg    grp_phase_to_sincos_fu_222_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_222_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_222_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call26;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call26;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call26;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call26;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call26;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call26;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call26;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call26;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call26;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call26;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call26;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call26;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call26;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call26;
reg    ap_block_pp0_stage0_11001_ignoreCallOp40;
reg    grp_phase_to_sincos_fu_232_ap_start;
wire    grp_phase_to_sincos_fu_232_ap_done;
wire    grp_phase_to_sincos_fu_232_ap_idle;
wire    grp_phase_to_sincos_fu_232_ap_ready;
reg    grp_phase_to_sincos_fu_232_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_232_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_232_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call29;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call29;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call29;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call29;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call29;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call29;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call29;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call29;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call29;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call29;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call29;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call29;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call29;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call29;
reg    ap_block_pp0_stage0_11001_ignoreCallOp41;
reg    grp_phase_to_sincos_fu_242_ap_start;
wire    grp_phase_to_sincos_fu_242_ap_done;
wire    grp_phase_to_sincos_fu_242_ap_idle;
wire    grp_phase_to_sincos_fu_242_ap_ready;
reg    grp_phase_to_sincos_fu_242_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_242_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_242_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call32;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call32;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call32;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call32;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call32;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call32;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call32;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call32;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call32;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call32;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call32;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call32;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call32;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call32;
reg    ap_block_pp0_stage0_11001_ignoreCallOp42;
reg    grp_phase_to_sincos_fu_252_ap_start;
wire    grp_phase_to_sincos_fu_252_ap_done;
wire    grp_phase_to_sincos_fu_252_ap_idle;
wire    grp_phase_to_sincos_fu_252_ap_ready;
reg    grp_phase_to_sincos_fu_252_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_252_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_252_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call35;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call35;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call35;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call35;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call35;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call35;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call35;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call35;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call35;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call35;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call35;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call35;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call35;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call35;
reg    ap_block_pp0_stage0_11001_ignoreCallOp43;
reg    grp_phase_to_sincos_fu_262_ap_start;
wire    grp_phase_to_sincos_fu_262_ap_done;
wire    grp_phase_to_sincos_fu_262_ap_idle;
wire    grp_phase_to_sincos_fu_262_ap_ready;
reg    grp_phase_to_sincos_fu_262_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_262_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_262_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call38;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call38;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call38;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call38;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call38;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call38;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call38;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call38;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call38;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call38;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call38;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call38;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call38;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call38;
reg    ap_block_pp0_stage0_11001_ignoreCallOp44;
reg    grp_phase_to_sincos_fu_272_ap_start;
wire    grp_phase_to_sincos_fu_272_ap_done;
wire    grp_phase_to_sincos_fu_272_ap_idle;
wire    grp_phase_to_sincos_fu_272_ap_ready;
reg    grp_phase_to_sincos_fu_272_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_272_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_272_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call41;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call41;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call41;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call41;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call41;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call41;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call41;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call41;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call41;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call41;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call41;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call41;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call41;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call41;
reg    ap_block_pp0_stage0_11001_ignoreCallOp45;
reg    grp_phase_to_sincos_fu_282_ap_start;
wire    grp_phase_to_sincos_fu_282_ap_done;
wire    grp_phase_to_sincos_fu_282_ap_idle;
wire    grp_phase_to_sincos_fu_282_ap_ready;
reg    grp_phase_to_sincos_fu_282_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_282_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_282_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call44;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call44;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call44;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call44;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call44;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call44;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call44;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call44;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call44;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call44;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call44;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call44;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call44;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call44;
reg    ap_block_pp0_stage0_11001_ignoreCallOp46;
reg    grp_phase_to_sincos_fu_292_ap_start;
wire    grp_phase_to_sincos_fu_292_ap_done;
wire    grp_phase_to_sincos_fu_292_ap_idle;
wire    grp_phase_to_sincos_fu_292_ap_ready;
reg    grp_phase_to_sincos_fu_292_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_292_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_292_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call47;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call47;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call47;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call47;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call47;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call47;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call47;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call47;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call47;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call47;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call47;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call47;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call47;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call47;
reg    ap_block_pp0_stage0_11001_ignoreCallOp47;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to12;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
end

phase_to_sincos grp_phase_to_sincos_fu_222(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_to_sincos_fu_222_ap_start),
    .ap_done(grp_phase_to_sincos_fu_222_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_222_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_222_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_222_ap_ce),
    .acc_V(p_read),
    .ap_return_0(grp_phase_to_sincos_fu_222_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_222_ap_return_1)
);

phase_to_sincos grp_phase_to_sincos_fu_232(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_to_sincos_fu_232_ap_start),
    .ap_done(grp_phase_to_sincos_fu_232_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_232_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_232_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_232_ap_ce),
    .acc_V(p_read1),
    .ap_return_0(grp_phase_to_sincos_fu_232_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_232_ap_return_1)
);

phase_to_sincos grp_phase_to_sincos_fu_242(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_to_sincos_fu_242_ap_start),
    .ap_done(grp_phase_to_sincos_fu_242_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_242_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_242_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_242_ap_ce),
    .acc_V(p_read2),
    .ap_return_0(grp_phase_to_sincos_fu_242_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_242_ap_return_1)
);

phase_to_sincos grp_phase_to_sincos_fu_252(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_to_sincos_fu_252_ap_start),
    .ap_done(grp_phase_to_sincos_fu_252_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_252_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_252_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_252_ap_ce),
    .acc_V(p_read3),
    .ap_return_0(grp_phase_to_sincos_fu_252_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_252_ap_return_1)
);

phase_to_sincos grp_phase_to_sincos_fu_262(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_to_sincos_fu_262_ap_start),
    .ap_done(grp_phase_to_sincos_fu_262_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_262_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_262_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_262_ap_ce),
    .acc_V(p_read4),
    .ap_return_0(grp_phase_to_sincos_fu_262_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_262_ap_return_1)
);

phase_to_sincos grp_phase_to_sincos_fu_272(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_to_sincos_fu_272_ap_start),
    .ap_done(grp_phase_to_sincos_fu_272_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_272_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_272_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_272_ap_ce),
    .acc_V(p_read5),
    .ap_return_0(grp_phase_to_sincos_fu_272_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_272_ap_return_1)
);

phase_to_sincos grp_phase_to_sincos_fu_282(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_to_sincos_fu_282_ap_start),
    .ap_done(grp_phase_to_sincos_fu_282_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_282_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_282_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_282_ap_ce),
    .acc_V(p_read6),
    .ap_return_0(grp_phase_to_sincos_fu_282_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_282_ap_return_1)
);

phase_to_sincos grp_phase_to_sincos_fu_292(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_to_sincos_fu_292_ap_start),
    .ap_done(grp_phase_to_sincos_fu_292_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_292_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_292_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_292_ap_ce),
    .acc_V(p_read7),
    .ap_return_0(grp_phase_to_sincos_fu_292_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_292_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dummyout_last_V_writ_2_reg_547 <= dummyout_last_V_writ;
        dummyout_last_V_writ_2_reg_547_pp0_iter1_reg <= dummyout_last_V_writ_2_reg_547;
        p_read6022_reg_597 <= p_read60;
        p_read6022_reg_597_pp0_iter1_reg <= p_read6022_reg_597;
        p_read_46_reg_552 <= p_read69;
        p_read_46_reg_552_pp0_iter1_reg <= p_read_46_reg_552;
        p_read_47_reg_557 <= p_read68;
        p_read_47_reg_557_pp0_iter1_reg <= p_read_47_reg_557;
        p_read_48_reg_562 <= p_read67;
        p_read_48_reg_562_pp0_iter1_reg <= p_read_48_reg_562;
        p_read_49_reg_567 <= p_read66;
        p_read_49_reg_567_pp0_iter1_reg <= p_read_49_reg_567;
        p_read_50_reg_572 <= p_read65;
        p_read_50_reg_572_pp0_iter1_reg <= p_read_50_reg_572;
        p_read_51_reg_577 <= p_read64;
        p_read_51_reg_577_pp0_iter1_reg <= p_read_51_reg_577;
        p_read_52_reg_582 <= p_read63;
        p_read_52_reg_582_pp0_iter1_reg <= p_read_52_reg_582;
        p_read_53_reg_587 <= p_read62;
        p_read_53_reg_587_pp0_iter1_reg <= p_read_53_reg_587;
        p_read_54_reg_592 <= p_read61;
        p_read_54_reg_592_pp0_iter1_reg <= p_read_54_reg_592;
        p_read_55_reg_602 <= p_read59;
        p_read_55_reg_602_pp0_iter1_reg <= p_read_55_reg_602;
        p_read_56_reg_607 <= p_read58;
        p_read_56_reg_607_pp0_iter1_reg <= p_read_56_reg_607;
        p_read_57_reg_612 <= p_read57;
        p_read_57_reg_612_pp0_iter1_reg <= p_read_57_reg_612;
        p_read_58_reg_617 <= p_read56;
        p_read_58_reg_617_pp0_iter1_reg <= p_read_58_reg_617;
        p_read_59_reg_622 <= p_read55;
        p_read_59_reg_622_pp0_iter1_reg <= p_read_59_reg_622;
        p_read_60_reg_627 <= p_read54;
        p_read_60_reg_627_pp0_iter1_reg <= p_read_60_reg_627;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dummyout_last_V_writ_2_reg_547_pp0_iter10_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter9_reg;
        dummyout_last_V_writ_2_reg_547_pp0_iter11_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter10_reg;
        dummyout_last_V_writ_2_reg_547_pp0_iter12_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter11_reg;
        dummyout_last_V_writ_2_reg_547_pp0_iter2_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter1_reg;
        dummyout_last_V_writ_2_reg_547_pp0_iter3_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter2_reg;
        dummyout_last_V_writ_2_reg_547_pp0_iter4_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter3_reg;
        dummyout_last_V_writ_2_reg_547_pp0_iter5_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter4_reg;
        dummyout_last_V_writ_2_reg_547_pp0_iter6_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter5_reg;
        dummyout_last_V_writ_2_reg_547_pp0_iter7_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter6_reg;
        dummyout_last_V_writ_2_reg_547_pp0_iter8_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter7_reg;
        dummyout_last_V_writ_2_reg_547_pp0_iter9_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter8_reg;
        p_read6022_reg_597_pp0_iter10_reg <= p_read6022_reg_597_pp0_iter9_reg;
        p_read6022_reg_597_pp0_iter11_reg <= p_read6022_reg_597_pp0_iter10_reg;
        p_read6022_reg_597_pp0_iter12_reg <= p_read6022_reg_597_pp0_iter11_reg;
        p_read6022_reg_597_pp0_iter2_reg <= p_read6022_reg_597_pp0_iter1_reg;
        p_read6022_reg_597_pp0_iter3_reg <= p_read6022_reg_597_pp0_iter2_reg;
        p_read6022_reg_597_pp0_iter4_reg <= p_read6022_reg_597_pp0_iter3_reg;
        p_read6022_reg_597_pp0_iter5_reg <= p_read6022_reg_597_pp0_iter4_reg;
        p_read6022_reg_597_pp0_iter6_reg <= p_read6022_reg_597_pp0_iter5_reg;
        p_read6022_reg_597_pp0_iter7_reg <= p_read6022_reg_597_pp0_iter6_reg;
        p_read6022_reg_597_pp0_iter8_reg <= p_read6022_reg_597_pp0_iter7_reg;
        p_read6022_reg_597_pp0_iter9_reg <= p_read6022_reg_597_pp0_iter8_reg;
        p_read_46_reg_552_pp0_iter10_reg <= p_read_46_reg_552_pp0_iter9_reg;
        p_read_46_reg_552_pp0_iter11_reg <= p_read_46_reg_552_pp0_iter10_reg;
        p_read_46_reg_552_pp0_iter12_reg <= p_read_46_reg_552_pp0_iter11_reg;
        p_read_46_reg_552_pp0_iter2_reg <= p_read_46_reg_552_pp0_iter1_reg;
        p_read_46_reg_552_pp0_iter3_reg <= p_read_46_reg_552_pp0_iter2_reg;
        p_read_46_reg_552_pp0_iter4_reg <= p_read_46_reg_552_pp0_iter3_reg;
        p_read_46_reg_552_pp0_iter5_reg <= p_read_46_reg_552_pp0_iter4_reg;
        p_read_46_reg_552_pp0_iter6_reg <= p_read_46_reg_552_pp0_iter5_reg;
        p_read_46_reg_552_pp0_iter7_reg <= p_read_46_reg_552_pp0_iter6_reg;
        p_read_46_reg_552_pp0_iter8_reg <= p_read_46_reg_552_pp0_iter7_reg;
        p_read_46_reg_552_pp0_iter9_reg <= p_read_46_reg_552_pp0_iter8_reg;
        p_read_47_reg_557_pp0_iter10_reg <= p_read_47_reg_557_pp0_iter9_reg;
        p_read_47_reg_557_pp0_iter11_reg <= p_read_47_reg_557_pp0_iter10_reg;
        p_read_47_reg_557_pp0_iter12_reg <= p_read_47_reg_557_pp0_iter11_reg;
        p_read_47_reg_557_pp0_iter2_reg <= p_read_47_reg_557_pp0_iter1_reg;
        p_read_47_reg_557_pp0_iter3_reg <= p_read_47_reg_557_pp0_iter2_reg;
        p_read_47_reg_557_pp0_iter4_reg <= p_read_47_reg_557_pp0_iter3_reg;
        p_read_47_reg_557_pp0_iter5_reg <= p_read_47_reg_557_pp0_iter4_reg;
        p_read_47_reg_557_pp0_iter6_reg <= p_read_47_reg_557_pp0_iter5_reg;
        p_read_47_reg_557_pp0_iter7_reg <= p_read_47_reg_557_pp0_iter6_reg;
        p_read_47_reg_557_pp0_iter8_reg <= p_read_47_reg_557_pp0_iter7_reg;
        p_read_47_reg_557_pp0_iter9_reg <= p_read_47_reg_557_pp0_iter8_reg;
        p_read_48_reg_562_pp0_iter10_reg <= p_read_48_reg_562_pp0_iter9_reg;
        p_read_48_reg_562_pp0_iter11_reg <= p_read_48_reg_562_pp0_iter10_reg;
        p_read_48_reg_562_pp0_iter12_reg <= p_read_48_reg_562_pp0_iter11_reg;
        p_read_48_reg_562_pp0_iter2_reg <= p_read_48_reg_562_pp0_iter1_reg;
        p_read_48_reg_562_pp0_iter3_reg <= p_read_48_reg_562_pp0_iter2_reg;
        p_read_48_reg_562_pp0_iter4_reg <= p_read_48_reg_562_pp0_iter3_reg;
        p_read_48_reg_562_pp0_iter5_reg <= p_read_48_reg_562_pp0_iter4_reg;
        p_read_48_reg_562_pp0_iter6_reg <= p_read_48_reg_562_pp0_iter5_reg;
        p_read_48_reg_562_pp0_iter7_reg <= p_read_48_reg_562_pp0_iter6_reg;
        p_read_48_reg_562_pp0_iter8_reg <= p_read_48_reg_562_pp0_iter7_reg;
        p_read_48_reg_562_pp0_iter9_reg <= p_read_48_reg_562_pp0_iter8_reg;
        p_read_49_reg_567_pp0_iter10_reg <= p_read_49_reg_567_pp0_iter9_reg;
        p_read_49_reg_567_pp0_iter11_reg <= p_read_49_reg_567_pp0_iter10_reg;
        p_read_49_reg_567_pp0_iter12_reg <= p_read_49_reg_567_pp0_iter11_reg;
        p_read_49_reg_567_pp0_iter2_reg <= p_read_49_reg_567_pp0_iter1_reg;
        p_read_49_reg_567_pp0_iter3_reg <= p_read_49_reg_567_pp0_iter2_reg;
        p_read_49_reg_567_pp0_iter4_reg <= p_read_49_reg_567_pp0_iter3_reg;
        p_read_49_reg_567_pp0_iter5_reg <= p_read_49_reg_567_pp0_iter4_reg;
        p_read_49_reg_567_pp0_iter6_reg <= p_read_49_reg_567_pp0_iter5_reg;
        p_read_49_reg_567_pp0_iter7_reg <= p_read_49_reg_567_pp0_iter6_reg;
        p_read_49_reg_567_pp0_iter8_reg <= p_read_49_reg_567_pp0_iter7_reg;
        p_read_49_reg_567_pp0_iter9_reg <= p_read_49_reg_567_pp0_iter8_reg;
        p_read_50_reg_572_pp0_iter10_reg <= p_read_50_reg_572_pp0_iter9_reg;
        p_read_50_reg_572_pp0_iter11_reg <= p_read_50_reg_572_pp0_iter10_reg;
        p_read_50_reg_572_pp0_iter12_reg <= p_read_50_reg_572_pp0_iter11_reg;
        p_read_50_reg_572_pp0_iter2_reg <= p_read_50_reg_572_pp0_iter1_reg;
        p_read_50_reg_572_pp0_iter3_reg <= p_read_50_reg_572_pp0_iter2_reg;
        p_read_50_reg_572_pp0_iter4_reg <= p_read_50_reg_572_pp0_iter3_reg;
        p_read_50_reg_572_pp0_iter5_reg <= p_read_50_reg_572_pp0_iter4_reg;
        p_read_50_reg_572_pp0_iter6_reg <= p_read_50_reg_572_pp0_iter5_reg;
        p_read_50_reg_572_pp0_iter7_reg <= p_read_50_reg_572_pp0_iter6_reg;
        p_read_50_reg_572_pp0_iter8_reg <= p_read_50_reg_572_pp0_iter7_reg;
        p_read_50_reg_572_pp0_iter9_reg <= p_read_50_reg_572_pp0_iter8_reg;
        p_read_51_reg_577_pp0_iter10_reg <= p_read_51_reg_577_pp0_iter9_reg;
        p_read_51_reg_577_pp0_iter11_reg <= p_read_51_reg_577_pp0_iter10_reg;
        p_read_51_reg_577_pp0_iter12_reg <= p_read_51_reg_577_pp0_iter11_reg;
        p_read_51_reg_577_pp0_iter2_reg <= p_read_51_reg_577_pp0_iter1_reg;
        p_read_51_reg_577_pp0_iter3_reg <= p_read_51_reg_577_pp0_iter2_reg;
        p_read_51_reg_577_pp0_iter4_reg <= p_read_51_reg_577_pp0_iter3_reg;
        p_read_51_reg_577_pp0_iter5_reg <= p_read_51_reg_577_pp0_iter4_reg;
        p_read_51_reg_577_pp0_iter6_reg <= p_read_51_reg_577_pp0_iter5_reg;
        p_read_51_reg_577_pp0_iter7_reg <= p_read_51_reg_577_pp0_iter6_reg;
        p_read_51_reg_577_pp0_iter8_reg <= p_read_51_reg_577_pp0_iter7_reg;
        p_read_51_reg_577_pp0_iter9_reg <= p_read_51_reg_577_pp0_iter8_reg;
        p_read_52_reg_582_pp0_iter10_reg <= p_read_52_reg_582_pp0_iter9_reg;
        p_read_52_reg_582_pp0_iter11_reg <= p_read_52_reg_582_pp0_iter10_reg;
        p_read_52_reg_582_pp0_iter12_reg <= p_read_52_reg_582_pp0_iter11_reg;
        p_read_52_reg_582_pp0_iter2_reg <= p_read_52_reg_582_pp0_iter1_reg;
        p_read_52_reg_582_pp0_iter3_reg <= p_read_52_reg_582_pp0_iter2_reg;
        p_read_52_reg_582_pp0_iter4_reg <= p_read_52_reg_582_pp0_iter3_reg;
        p_read_52_reg_582_pp0_iter5_reg <= p_read_52_reg_582_pp0_iter4_reg;
        p_read_52_reg_582_pp0_iter6_reg <= p_read_52_reg_582_pp0_iter5_reg;
        p_read_52_reg_582_pp0_iter7_reg <= p_read_52_reg_582_pp0_iter6_reg;
        p_read_52_reg_582_pp0_iter8_reg <= p_read_52_reg_582_pp0_iter7_reg;
        p_read_52_reg_582_pp0_iter9_reg <= p_read_52_reg_582_pp0_iter8_reg;
        p_read_53_reg_587_pp0_iter10_reg <= p_read_53_reg_587_pp0_iter9_reg;
        p_read_53_reg_587_pp0_iter11_reg <= p_read_53_reg_587_pp0_iter10_reg;
        p_read_53_reg_587_pp0_iter12_reg <= p_read_53_reg_587_pp0_iter11_reg;
        p_read_53_reg_587_pp0_iter2_reg <= p_read_53_reg_587_pp0_iter1_reg;
        p_read_53_reg_587_pp0_iter3_reg <= p_read_53_reg_587_pp0_iter2_reg;
        p_read_53_reg_587_pp0_iter4_reg <= p_read_53_reg_587_pp0_iter3_reg;
        p_read_53_reg_587_pp0_iter5_reg <= p_read_53_reg_587_pp0_iter4_reg;
        p_read_53_reg_587_pp0_iter6_reg <= p_read_53_reg_587_pp0_iter5_reg;
        p_read_53_reg_587_pp0_iter7_reg <= p_read_53_reg_587_pp0_iter6_reg;
        p_read_53_reg_587_pp0_iter8_reg <= p_read_53_reg_587_pp0_iter7_reg;
        p_read_53_reg_587_pp0_iter9_reg <= p_read_53_reg_587_pp0_iter8_reg;
        p_read_54_reg_592_pp0_iter10_reg <= p_read_54_reg_592_pp0_iter9_reg;
        p_read_54_reg_592_pp0_iter11_reg <= p_read_54_reg_592_pp0_iter10_reg;
        p_read_54_reg_592_pp0_iter12_reg <= p_read_54_reg_592_pp0_iter11_reg;
        p_read_54_reg_592_pp0_iter2_reg <= p_read_54_reg_592_pp0_iter1_reg;
        p_read_54_reg_592_pp0_iter3_reg <= p_read_54_reg_592_pp0_iter2_reg;
        p_read_54_reg_592_pp0_iter4_reg <= p_read_54_reg_592_pp0_iter3_reg;
        p_read_54_reg_592_pp0_iter5_reg <= p_read_54_reg_592_pp0_iter4_reg;
        p_read_54_reg_592_pp0_iter6_reg <= p_read_54_reg_592_pp0_iter5_reg;
        p_read_54_reg_592_pp0_iter7_reg <= p_read_54_reg_592_pp0_iter6_reg;
        p_read_54_reg_592_pp0_iter8_reg <= p_read_54_reg_592_pp0_iter7_reg;
        p_read_54_reg_592_pp0_iter9_reg <= p_read_54_reg_592_pp0_iter8_reg;
        p_read_55_reg_602_pp0_iter10_reg <= p_read_55_reg_602_pp0_iter9_reg;
        p_read_55_reg_602_pp0_iter11_reg <= p_read_55_reg_602_pp0_iter10_reg;
        p_read_55_reg_602_pp0_iter12_reg <= p_read_55_reg_602_pp0_iter11_reg;
        p_read_55_reg_602_pp0_iter2_reg <= p_read_55_reg_602_pp0_iter1_reg;
        p_read_55_reg_602_pp0_iter3_reg <= p_read_55_reg_602_pp0_iter2_reg;
        p_read_55_reg_602_pp0_iter4_reg <= p_read_55_reg_602_pp0_iter3_reg;
        p_read_55_reg_602_pp0_iter5_reg <= p_read_55_reg_602_pp0_iter4_reg;
        p_read_55_reg_602_pp0_iter6_reg <= p_read_55_reg_602_pp0_iter5_reg;
        p_read_55_reg_602_pp0_iter7_reg <= p_read_55_reg_602_pp0_iter6_reg;
        p_read_55_reg_602_pp0_iter8_reg <= p_read_55_reg_602_pp0_iter7_reg;
        p_read_55_reg_602_pp0_iter9_reg <= p_read_55_reg_602_pp0_iter8_reg;
        p_read_56_reg_607_pp0_iter10_reg <= p_read_56_reg_607_pp0_iter9_reg;
        p_read_56_reg_607_pp0_iter11_reg <= p_read_56_reg_607_pp0_iter10_reg;
        p_read_56_reg_607_pp0_iter12_reg <= p_read_56_reg_607_pp0_iter11_reg;
        p_read_56_reg_607_pp0_iter2_reg <= p_read_56_reg_607_pp0_iter1_reg;
        p_read_56_reg_607_pp0_iter3_reg <= p_read_56_reg_607_pp0_iter2_reg;
        p_read_56_reg_607_pp0_iter4_reg <= p_read_56_reg_607_pp0_iter3_reg;
        p_read_56_reg_607_pp0_iter5_reg <= p_read_56_reg_607_pp0_iter4_reg;
        p_read_56_reg_607_pp0_iter6_reg <= p_read_56_reg_607_pp0_iter5_reg;
        p_read_56_reg_607_pp0_iter7_reg <= p_read_56_reg_607_pp0_iter6_reg;
        p_read_56_reg_607_pp0_iter8_reg <= p_read_56_reg_607_pp0_iter7_reg;
        p_read_56_reg_607_pp0_iter9_reg <= p_read_56_reg_607_pp0_iter8_reg;
        p_read_57_reg_612_pp0_iter10_reg <= p_read_57_reg_612_pp0_iter9_reg;
        p_read_57_reg_612_pp0_iter11_reg <= p_read_57_reg_612_pp0_iter10_reg;
        p_read_57_reg_612_pp0_iter12_reg <= p_read_57_reg_612_pp0_iter11_reg;
        p_read_57_reg_612_pp0_iter2_reg <= p_read_57_reg_612_pp0_iter1_reg;
        p_read_57_reg_612_pp0_iter3_reg <= p_read_57_reg_612_pp0_iter2_reg;
        p_read_57_reg_612_pp0_iter4_reg <= p_read_57_reg_612_pp0_iter3_reg;
        p_read_57_reg_612_pp0_iter5_reg <= p_read_57_reg_612_pp0_iter4_reg;
        p_read_57_reg_612_pp0_iter6_reg <= p_read_57_reg_612_pp0_iter5_reg;
        p_read_57_reg_612_pp0_iter7_reg <= p_read_57_reg_612_pp0_iter6_reg;
        p_read_57_reg_612_pp0_iter8_reg <= p_read_57_reg_612_pp0_iter7_reg;
        p_read_57_reg_612_pp0_iter9_reg <= p_read_57_reg_612_pp0_iter8_reg;
        p_read_58_reg_617_pp0_iter10_reg <= p_read_58_reg_617_pp0_iter9_reg;
        p_read_58_reg_617_pp0_iter11_reg <= p_read_58_reg_617_pp0_iter10_reg;
        p_read_58_reg_617_pp0_iter12_reg <= p_read_58_reg_617_pp0_iter11_reg;
        p_read_58_reg_617_pp0_iter2_reg <= p_read_58_reg_617_pp0_iter1_reg;
        p_read_58_reg_617_pp0_iter3_reg <= p_read_58_reg_617_pp0_iter2_reg;
        p_read_58_reg_617_pp0_iter4_reg <= p_read_58_reg_617_pp0_iter3_reg;
        p_read_58_reg_617_pp0_iter5_reg <= p_read_58_reg_617_pp0_iter4_reg;
        p_read_58_reg_617_pp0_iter6_reg <= p_read_58_reg_617_pp0_iter5_reg;
        p_read_58_reg_617_pp0_iter7_reg <= p_read_58_reg_617_pp0_iter6_reg;
        p_read_58_reg_617_pp0_iter8_reg <= p_read_58_reg_617_pp0_iter7_reg;
        p_read_58_reg_617_pp0_iter9_reg <= p_read_58_reg_617_pp0_iter8_reg;
        p_read_59_reg_622_pp0_iter10_reg <= p_read_59_reg_622_pp0_iter9_reg;
        p_read_59_reg_622_pp0_iter11_reg <= p_read_59_reg_622_pp0_iter10_reg;
        p_read_59_reg_622_pp0_iter12_reg <= p_read_59_reg_622_pp0_iter11_reg;
        p_read_59_reg_622_pp0_iter2_reg <= p_read_59_reg_622_pp0_iter1_reg;
        p_read_59_reg_622_pp0_iter3_reg <= p_read_59_reg_622_pp0_iter2_reg;
        p_read_59_reg_622_pp0_iter4_reg <= p_read_59_reg_622_pp0_iter3_reg;
        p_read_59_reg_622_pp0_iter5_reg <= p_read_59_reg_622_pp0_iter4_reg;
        p_read_59_reg_622_pp0_iter6_reg <= p_read_59_reg_622_pp0_iter5_reg;
        p_read_59_reg_622_pp0_iter7_reg <= p_read_59_reg_622_pp0_iter6_reg;
        p_read_59_reg_622_pp0_iter8_reg <= p_read_59_reg_622_pp0_iter7_reg;
        p_read_59_reg_622_pp0_iter9_reg <= p_read_59_reg_622_pp0_iter8_reg;
        p_read_60_reg_627_pp0_iter10_reg <= p_read_60_reg_627_pp0_iter9_reg;
        p_read_60_reg_627_pp0_iter11_reg <= p_read_60_reg_627_pp0_iter10_reg;
        p_read_60_reg_627_pp0_iter12_reg <= p_read_60_reg_627_pp0_iter11_reg;
        p_read_60_reg_627_pp0_iter2_reg <= p_read_60_reg_627_pp0_iter1_reg;
        p_read_60_reg_627_pp0_iter3_reg <= p_read_60_reg_627_pp0_iter2_reg;
        p_read_60_reg_627_pp0_iter4_reg <= p_read_60_reg_627_pp0_iter3_reg;
        p_read_60_reg_627_pp0_iter5_reg <= p_read_60_reg_627_pp0_iter4_reg;
        p_read_60_reg_627_pp0_iter6_reg <= p_read_60_reg_627_pp0_iter5_reg;
        p_read_60_reg_627_pp0_iter7_reg <= p_read_60_reg_627_pp0_iter6_reg;
        p_read_60_reg_627_pp0_iter8_reg <= p_read_60_reg_627_pp0_iter7_reg;
        p_read_60_reg_627_pp0_iter9_reg <= p_read_60_reg_627_pp0_iter8_reg;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1)) | ((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to12 = 1'b1;
    end else begin
        ap_idle_pp0_0to12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to12 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp40) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_222_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_222_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_222_ap_start = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_222_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp41) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_232_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_232_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_232_ap_start = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_232_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp42) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_242_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_242_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_242_ap_start = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_242_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp43) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_252_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_252_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_252_ap_start = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_252_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp44) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_262_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_262_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_262_ap_start = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_262_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp45) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_272_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_272_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_272_ap_start = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_272_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp46) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_282_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_282_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_282_ap_start = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_282_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp47) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_292_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_292_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_292_ap_start = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_292_ap_start = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp40 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp41 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp42 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp43 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp44 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp45 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp46 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp47 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call47 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call26 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call29 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call32 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call35 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call38 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call41 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call44 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call47 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = dummyout_last_V_writ_2_reg_547_pp0_iter12_reg;

assign ap_return_1 = grp_phase_to_sincos_fu_222_ap_return_0;

assign ap_return_10 = grp_phase_to_sincos_fu_232_ap_return_1;

assign ap_return_11 = grp_phase_to_sincos_fu_242_ap_return_1;

assign ap_return_12 = grp_phase_to_sincos_fu_252_ap_return_1;

assign ap_return_13 = grp_phase_to_sincos_fu_262_ap_return_1;

assign ap_return_14 = grp_phase_to_sincos_fu_272_ap_return_1;

assign ap_return_15 = grp_phase_to_sincos_fu_282_ap_return_1;

assign ap_return_16 = grp_phase_to_sincos_fu_292_ap_return_1;

assign ap_return_17 = p_read_60_reg_627_pp0_iter12_reg;

assign ap_return_18 = p_read_59_reg_622_pp0_iter12_reg;

assign ap_return_19 = p_read_58_reg_617_pp0_iter12_reg;

assign ap_return_2 = grp_phase_to_sincos_fu_232_ap_return_0;

assign ap_return_20 = p_read_57_reg_612_pp0_iter12_reg;

assign ap_return_21 = p_read_56_reg_607_pp0_iter12_reg;

assign ap_return_22 = p_read_55_reg_602_pp0_iter12_reg;

assign ap_return_23 = p_read6022_reg_597_pp0_iter12_reg;

assign ap_return_24 = p_read_54_reg_592_pp0_iter12_reg;

assign ap_return_25 = p_read_53_reg_587_pp0_iter12_reg;

assign ap_return_26 = p_read_52_reg_582_pp0_iter12_reg;

assign ap_return_27 = p_read_51_reg_577_pp0_iter12_reg;

assign ap_return_28 = p_read_50_reg_572_pp0_iter12_reg;

assign ap_return_29 = p_read_49_reg_567_pp0_iter12_reg;

assign ap_return_3 = grp_phase_to_sincos_fu_242_ap_return_0;

assign ap_return_30 = p_read_48_reg_562_pp0_iter12_reg;

assign ap_return_31 = p_read_47_reg_557_pp0_iter12_reg;

assign ap_return_32 = p_read_46_reg_552_pp0_iter12_reg;

assign ap_return_4 = grp_phase_to_sincos_fu_252_ap_return_0;

assign ap_return_5 = grp_phase_to_sincos_fu_262_ap_return_0;

assign ap_return_6 = grp_phase_to_sincos_fu_272_ap_return_0;

assign ap_return_7 = grp_phase_to_sincos_fu_282_ap_return_0;

assign ap_return_8 = grp_phase_to_sincos_fu_292_ap_return_0;

assign ap_return_9 = grp_phase_to_sincos_fu_222_ap_return_1;

endmodule //aphase_to_sincos
