;buildInfoPackage: chisel3, version: 3.0-SNAPSHOT, scalaVersion: 2.11.11, sbtVersion: 0.13.16, builtAtString: 2017-10-06 20:55:20.367, builtAtMillis: 1507323320367
circuit Top : 
  module CtlPath : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip Inst : UInt<32>, flip boot : UInt<1>, ctl : {RegWr : UInt<1>, RegDst : UInt<1>, ExtOp : UInt<1>, PC_sel : UInt<2>, ALUctr : UInt<5>, ALUsrc : UInt<1>, MemtoReg : UInt<1>, CacheW : UInt<1>, CacheR : UInt<1>, Memctr : UInt<4>, Rd : UInt<5>, Rt : UInt<5>, Rs : UInt<5>, Imm16 : UInt<16>, Imm26 : UInt<26>, shamt : UInt<5>}, flip dat : {zero : UInt<1>}}
    
    clock is invalid
    reset is invalid
    io is invalid
    io.ctl.CacheW <= UInt<1>("h00") @[CtlPath.scala 189:23]
    io.ctl.CacheR <= UInt<1>("h00") @[CtlPath.scala 190:23]
    io.ctl.RegWr <= UInt<1>("h00") @[CtlPath.scala 191:22]
    node _T_27 = eq(io.boot, UInt<1>("h00")) @[CtlPath.scala 194:14]
    when _T_27 : @[CtlPath.scala 195:9]
      node _T_87 = and(io.Inst, UInt<32>("h0ffe00000")) @[Lookup.scala 9:38]
      node _T_88 = eq(UInt<30>("h024000000"), _T_87) @[Lookup.scala 9:38]
      node _T_91 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Lookup.scala 9:38]
      node _T_92 = eq(UInt<6>("h020"), _T_91) @[Lookup.scala 9:38]
      node _T_95 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_96 = eq(UInt<30>("h020000000"), _T_95) @[Lookup.scala 9:38]
      node _T_99 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Lookup.scala 9:38]
      node _T_100 = eq(UInt<6>("h021"), _T_99) @[Lookup.scala 9:38]
      node _T_103 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_104 = eq(UInt<30>("h024000000"), _T_103) @[Lookup.scala 9:38]
      node _T_107 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Lookup.scala 9:38]
      node _T_108 = eq(UInt<6>("h022"), _T_107) @[Lookup.scala 9:38]
      node _T_111 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Lookup.scala 9:38]
      node _T_112 = eq(UInt<6>("h023"), _T_111) @[Lookup.scala 9:38]
      node _T_115 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Lookup.scala 9:38]
      node _T_116 = eq(UInt<6>("h02a"), _T_115) @[Lookup.scala 9:38]
      node _T_119 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_120 = eq(UInt<30>("h028000000"), _T_119) @[Lookup.scala 9:38]
      node _T_123 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Lookup.scala 9:38]
      node _T_124 = eq(UInt<6>("h02b"), _T_123) @[Lookup.scala 9:38]
      node _T_127 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_128 = eq(UInt<30>("h02c000000"), _T_127) @[Lookup.scala 9:38]
      node _T_131 = and(io.Inst, UInt<32>("h0fc00ffff")) @[Lookup.scala 9:38]
      node _T_132 = eq(UInt<5>("h018"), _T_131) @[Lookup.scala 9:38]
      node _T_135 = and(io.Inst, UInt<32>("h0fc00ffff")) @[Lookup.scala 9:38]
      node _T_136 = eq(UInt<5>("h019"), _T_135) @[Lookup.scala 9:38]
      node _T_139 = and(io.Inst, UInt<32>("h0fc00ffff")) @[Lookup.scala 9:38]
      node _T_140 = eq(UInt<5>("h01a"), _T_139) @[Lookup.scala 9:38]
      node _T_143 = and(io.Inst, UInt<32>("h0fc00ffff")) @[Lookup.scala 9:38]
      node _T_144 = eq(UInt<5>("h01b"), _T_143) @[Lookup.scala 9:38]
      node _T_147 = and(io.Inst, UInt<32>("h0ffff07ff")) @[Lookup.scala 9:38]
      node _T_148 = eq(UInt<5>("h010"), _T_147) @[Lookup.scala 9:38]
      node _T_151 = and(io.Inst, UInt<32>("h0ffff07ff")) @[Lookup.scala 9:38]
      node _T_152 = eq(UInt<5>("h012"), _T_151) @[Lookup.scala 9:38]
      node _T_155 = and(io.Inst, UInt<32>("h0fc1fffff")) @[Lookup.scala 9:38]
      node _T_156 = eq(UInt<5>("h011"), _T_155) @[Lookup.scala 9:38]
      node _T_159 = and(io.Inst, UInt<32>("h0fc1fffff")) @[Lookup.scala 9:38]
      node _T_160 = eq(UInt<5>("h013"), _T_159) @[Lookup.scala 9:38]
      node _T_163 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Lookup.scala 9:38]
      node _T_164 = eq(UInt<3>("h04"), _T_163) @[Lookup.scala 9:38]
      node _T_167 = and(io.Inst, UInt<32>("h0ffe0003f")) @[Lookup.scala 9:38]
      node _T_168 = eq(UInt<1>("h00"), _T_167) @[Lookup.scala 9:38]
      node _T_171 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Lookup.scala 9:38]
      node _T_172 = eq(UInt<3>("h06"), _T_171) @[Lookup.scala 9:38]
      node _T_175 = and(io.Inst, UInt<32>("h0ffe0003f")) @[Lookup.scala 9:38]
      node _T_176 = eq(UInt<2>("h02"), _T_175) @[Lookup.scala 9:38]
      node _T_179 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Lookup.scala 9:38]
      node _T_180 = eq(UInt<3>("h07"), _T_179) @[Lookup.scala 9:38]
      node _T_183 = and(io.Inst, UInt<32>("h0ffe0003f")) @[Lookup.scala 9:38]
      node _T_184 = eq(UInt<2>("h03"), _T_183) @[Lookup.scala 9:38]
      node _T_187 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_188 = eq(UInt<32>("h080000000"), _T_187) @[Lookup.scala 9:38]
      node _T_191 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_192 = eq(UInt<32>("h090000000"), _T_191) @[Lookup.scala 9:38]
      node _T_195 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_196 = eq(UInt<32>("h084000000"), _T_195) @[Lookup.scala 9:38]
      node _T_199 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_200 = eq(UInt<32>("h094000000"), _T_199) @[Lookup.scala 9:38]
      node _T_203 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_204 = eq(UInt<32>("h0a0000000"), _T_203) @[Lookup.scala 9:38]
      node _T_207 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_208 = eq(UInt<32>("h0a4000000"), _T_207) @[Lookup.scala 9:38]
      node _T_211 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_212 = eq(UInt<32>("h08c000000"), _T_211) @[Lookup.scala 9:38]
      node _T_215 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_216 = eq(UInt<32>("h0ac000000"), _T_215) @[Lookup.scala 9:38]
      node _T_219 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Lookup.scala 9:38]
      node _T_220 = eq(UInt<6>("h024"), _T_219) @[Lookup.scala 9:38]
      node _T_223 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_224 = eq(UInt<30>("h030000000"), _T_223) @[Lookup.scala 9:38]
      node _T_227 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Lookup.scala 9:38]
      node _T_228 = eq(UInt<6>("h025"), _T_227) @[Lookup.scala 9:38]
      node _T_231 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Lookup.scala 9:38]
      node _T_232 = eq(UInt<6>("h027"), _T_231) @[Lookup.scala 9:38]
      node _T_235 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Lookup.scala 9:38]
      node _T_236 = eq(UInt<6>("h026"), _T_235) @[Lookup.scala 9:38]
      node _T_239 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_240 = eq(UInt<30>("h038000000"), _T_239) @[Lookup.scala 9:38]
      node _T_243 = and(io.Inst, UInt<32>("h0ffe00000")) @[Lookup.scala 9:38]
      node _T_244 = eq(UInt<30>("h03c000000"), _T_243) @[Lookup.scala 9:38]
      node _T_247 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_248 = eq(UInt<29>("h014000000"), _T_247) @[Lookup.scala 9:38]
      node _T_251 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_252 = eq(UInt<30>("h034000000"), _T_251) @[Lookup.scala 9:38]
      node _T_255 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_256 = eq(UInt<29>("h010000000"), _T_255) @[Lookup.scala 9:38]
      node _T_259 = and(io.Inst, UInt<32>("h0fc000000")) @[Lookup.scala 9:38]
      node _T_260 = eq(UInt<28>("h08000000"), _T_259) @[Lookup.scala 9:38]
      node _T_263 = and(io.Inst, UInt<32>("h0ffffffff")) @[Lookup.scala 9:38]
      node _T_264 = eq(UInt<1>("h00"), _T_263) @[Lookup.scala 9:38]
      node _T_265 = mux(_T_264, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
      node _T_266 = mux(_T_260, UInt<1>("h01"), _T_265) @[Lookup.scala 11:37]
      node _T_267 = mux(_T_256, UInt<1>("h01"), _T_266) @[Lookup.scala 11:37]
      node _T_268 = mux(_T_252, UInt<1>("h00"), _T_267) @[Lookup.scala 11:37]
      node _T_269 = mux(_T_248, UInt<1>("h01"), _T_268) @[Lookup.scala 11:37]
      node _T_270 = mux(_T_244, UInt<1>("h00"), _T_269) @[Lookup.scala 11:37]
      node _T_271 = mux(_T_240, UInt<1>("h00"), _T_270) @[Lookup.scala 11:37]
      node _T_272 = mux(_T_236, UInt<1>("h01"), _T_271) @[Lookup.scala 11:37]
      node _T_273 = mux(_T_232, UInt<1>("h01"), _T_272) @[Lookup.scala 11:37]
      node _T_274 = mux(_T_228, UInt<1>("h01"), _T_273) @[Lookup.scala 11:37]
      node _T_275 = mux(_T_224, UInt<1>("h00"), _T_274) @[Lookup.scala 11:37]
      node _T_276 = mux(_T_220, UInt<1>("h01"), _T_275) @[Lookup.scala 11:37]
      node _T_277 = mux(_T_216, UInt<1>("h01"), _T_276) @[Lookup.scala 11:37]
      node _T_278 = mux(_T_212, UInt<1>("h01"), _T_277) @[Lookup.scala 11:37]
      node _T_279 = mux(_T_208, UInt<1>("h01"), _T_278) @[Lookup.scala 11:37]
      node _T_280 = mux(_T_204, UInt<1>("h01"), _T_279) @[Lookup.scala 11:37]
      node _T_281 = mux(_T_200, UInt<1>("h00"), _T_280) @[Lookup.scala 11:37]
      node _T_282 = mux(_T_196, UInt<1>("h00"), _T_281) @[Lookup.scala 11:37]
      node _T_283 = mux(_T_192, UInt<1>("h00"), _T_282) @[Lookup.scala 11:37]
      node _T_284 = mux(_T_188, UInt<1>("h00"), _T_283) @[Lookup.scala 11:37]
      node _T_285 = mux(_T_184, UInt<1>("h01"), _T_284) @[Lookup.scala 11:37]
      node _T_286 = mux(_T_180, UInt<1>("h01"), _T_285) @[Lookup.scala 11:37]
      node _T_287 = mux(_T_176, UInt<1>("h01"), _T_286) @[Lookup.scala 11:37]
      node _T_288 = mux(_T_172, UInt<1>("h01"), _T_287) @[Lookup.scala 11:37]
      node _T_289 = mux(_T_168, UInt<1>("h01"), _T_288) @[Lookup.scala 11:37]
      node _T_290 = mux(_T_164, UInt<1>("h01"), _T_289) @[Lookup.scala 11:37]
      node _T_291 = mux(_T_160, UInt<1>("h01"), _T_290) @[Lookup.scala 11:37]
      node _T_292 = mux(_T_156, UInt<1>("h01"), _T_291) @[Lookup.scala 11:37]
      node _T_293 = mux(_T_152, UInt<1>("h01"), _T_292) @[Lookup.scala 11:37]
      node _T_294 = mux(_T_148, UInt<1>("h01"), _T_293) @[Lookup.scala 11:37]
      node _T_295 = mux(_T_144, UInt<1>("h01"), _T_294) @[Lookup.scala 11:37]
      node _T_296 = mux(_T_140, UInt<1>("h01"), _T_295) @[Lookup.scala 11:37]
      node _T_297 = mux(_T_136, UInt<1>("h01"), _T_296) @[Lookup.scala 11:37]
      node _T_298 = mux(_T_132, UInt<1>("h01"), _T_297) @[Lookup.scala 11:37]
      node _T_299 = mux(_T_128, UInt<1>("h00"), _T_298) @[Lookup.scala 11:37]
      node _T_300 = mux(_T_124, UInt<1>("h01"), _T_299) @[Lookup.scala 11:37]
      node _T_301 = mux(_T_120, UInt<1>("h00"), _T_300) @[Lookup.scala 11:37]
      node _T_302 = mux(_T_116, UInt<1>("h01"), _T_301) @[Lookup.scala 11:37]
      node _T_303 = mux(_T_112, UInt<1>("h01"), _T_302) @[Lookup.scala 11:37]
      node _T_304 = mux(_T_108, UInt<1>("h01"), _T_303) @[Lookup.scala 11:37]
      node _T_305 = mux(_T_104, UInt<1>("h00"), _T_304) @[Lookup.scala 11:37]
      node _T_306 = mux(_T_100, UInt<1>("h01"), _T_305) @[Lookup.scala 11:37]
      node _T_307 = mux(_T_96, UInt<1>("h00"), _T_306) @[Lookup.scala 11:37]
      node _T_308 = mux(_T_92, UInt<1>("h01"), _T_307) @[Lookup.scala 11:37]
      node _T_309 = mux(_T_88, UInt<1>("h00"), _T_308) @[Lookup.scala 11:37]
      node _T_310 = mux(_T_264, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
      node _T_311 = mux(_T_260, UInt<1>("h01"), _T_310) @[Lookup.scala 11:37]
      node _T_312 = mux(_T_256, UInt<1>("h01"), _T_311) @[Lookup.scala 11:37]
      node _T_313 = mux(_T_252, UInt<1>("h01"), _T_312) @[Lookup.scala 11:37]
      node _T_314 = mux(_T_248, UInt<1>("h00"), _T_313) @[Lookup.scala 11:37]
      node _T_315 = mux(_T_244, UInt<1>("h01"), _T_314) @[Lookup.scala 11:37]
      node _T_316 = mux(_T_240, UInt<1>("h01"), _T_315) @[Lookup.scala 11:37]
      node _T_317 = mux(_T_236, UInt<1>("h00"), _T_316) @[Lookup.scala 11:37]
      node _T_318 = mux(_T_232, UInt<1>("h00"), _T_317) @[Lookup.scala 11:37]
      node _T_319 = mux(_T_228, UInt<1>("h00"), _T_318) @[Lookup.scala 11:37]
      node _T_320 = mux(_T_224, UInt<1>("h01"), _T_319) @[Lookup.scala 11:37]
      node _T_321 = mux(_T_220, UInt<1>("h00"), _T_320) @[Lookup.scala 11:37]
      node _T_322 = mux(_T_216, UInt<1>("h01"), _T_321) @[Lookup.scala 11:37]
      node _T_323 = mux(_T_212, UInt<1>("h01"), _T_322) @[Lookup.scala 11:37]
      node _T_324 = mux(_T_208, UInt<1>("h01"), _T_323) @[Lookup.scala 11:37]
      node _T_325 = mux(_T_204, UInt<1>("h01"), _T_324) @[Lookup.scala 11:37]
      node _T_326 = mux(_T_200, UInt<1>("h01"), _T_325) @[Lookup.scala 11:37]
      node _T_327 = mux(_T_196, UInt<1>("h01"), _T_326) @[Lookup.scala 11:37]
      node _T_328 = mux(_T_192, UInt<1>("h01"), _T_327) @[Lookup.scala 11:37]
      node _T_329 = mux(_T_188, UInt<1>("h01"), _T_328) @[Lookup.scala 11:37]
      node _T_330 = mux(_T_184, UInt<1>("h00"), _T_329) @[Lookup.scala 11:37]
      node _T_331 = mux(_T_180, UInt<1>("h00"), _T_330) @[Lookup.scala 11:37]
      node _T_332 = mux(_T_176, UInt<1>("h00"), _T_331) @[Lookup.scala 11:37]
      node _T_333 = mux(_T_172, UInt<1>("h00"), _T_332) @[Lookup.scala 11:37]
      node _T_334 = mux(_T_168, UInt<1>("h00"), _T_333) @[Lookup.scala 11:37]
      node _T_335 = mux(_T_164, UInt<1>("h00"), _T_334) @[Lookup.scala 11:37]
      node _T_336 = mux(_T_160, UInt<1>("h00"), _T_335) @[Lookup.scala 11:37]
      node _T_337 = mux(_T_156, UInt<1>("h00"), _T_336) @[Lookup.scala 11:37]
      node _T_338 = mux(_T_152, UInt<1>("h00"), _T_337) @[Lookup.scala 11:37]
      node _T_339 = mux(_T_148, UInt<1>("h00"), _T_338) @[Lookup.scala 11:37]
      node _T_340 = mux(_T_144, UInt<1>("h00"), _T_339) @[Lookup.scala 11:37]
      node _T_341 = mux(_T_140, UInt<1>("h00"), _T_340) @[Lookup.scala 11:37]
      node _T_342 = mux(_T_136, UInt<1>("h00"), _T_341) @[Lookup.scala 11:37]
      node _T_343 = mux(_T_132, UInt<1>("h00"), _T_342) @[Lookup.scala 11:37]
      node _T_344 = mux(_T_128, UInt<1>("h01"), _T_343) @[Lookup.scala 11:37]
      node _T_345 = mux(_T_124, UInt<1>("h00"), _T_344) @[Lookup.scala 11:37]
      node _T_346 = mux(_T_120, UInt<1>("h01"), _T_345) @[Lookup.scala 11:37]
      node _T_347 = mux(_T_116, UInt<1>("h00"), _T_346) @[Lookup.scala 11:37]
      node _T_348 = mux(_T_112, UInt<1>("h00"), _T_347) @[Lookup.scala 11:37]
      node _T_349 = mux(_T_108, UInt<1>("h00"), _T_348) @[Lookup.scala 11:37]
      node _T_350 = mux(_T_104, UInt<1>("h01"), _T_349) @[Lookup.scala 11:37]
      node _T_351 = mux(_T_100, UInt<1>("h00"), _T_350) @[Lookup.scala 11:37]
      node _T_352 = mux(_T_96, UInt<1>("h01"), _T_351) @[Lookup.scala 11:37]
      node _T_353 = mux(_T_92, UInt<1>("h00"), _T_352) @[Lookup.scala 11:37]
      node _T_354 = mux(_T_88, UInt<1>("h01"), _T_353) @[Lookup.scala 11:37]
      node _T_355 = mux(_T_264, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
      node _T_356 = mux(_T_260, UInt<1>("h00"), _T_355) @[Lookup.scala 11:37]
      node _T_357 = mux(_T_256, UInt<1>("h00"), _T_356) @[Lookup.scala 11:37]
      node _T_358 = mux(_T_252, UInt<1>("h00"), _T_357) @[Lookup.scala 11:37]
      node _T_359 = mux(_T_248, UInt<1>("h00"), _T_358) @[Lookup.scala 11:37]
      node _T_360 = mux(_T_244, UInt<1>("h00"), _T_359) @[Lookup.scala 11:37]
      node _T_361 = mux(_T_240, UInt<1>("h00"), _T_360) @[Lookup.scala 11:37]
      node _T_362 = mux(_T_236, UInt<1>("h00"), _T_361) @[Lookup.scala 11:37]
      node _T_363 = mux(_T_232, UInt<1>("h00"), _T_362) @[Lookup.scala 11:37]
      node _T_364 = mux(_T_228, UInt<1>("h00"), _T_363) @[Lookup.scala 11:37]
      node _T_365 = mux(_T_224, UInt<1>("h00"), _T_364) @[Lookup.scala 11:37]
      node _T_366 = mux(_T_220, UInt<1>("h00"), _T_365) @[Lookup.scala 11:37]
      node _T_367 = mux(_T_216, UInt<1>("h00"), _T_366) @[Lookup.scala 11:37]
      node _T_368 = mux(_T_212, UInt<1>("h01"), _T_367) @[Lookup.scala 11:37]
      node _T_369 = mux(_T_208, UInt<1>("h00"), _T_368) @[Lookup.scala 11:37]
      node _T_370 = mux(_T_204, UInt<1>("h00"), _T_369) @[Lookup.scala 11:37]
      node _T_371 = mux(_T_200, UInt<1>("h01"), _T_370) @[Lookup.scala 11:37]
      node _T_372 = mux(_T_196, UInt<1>("h01"), _T_371) @[Lookup.scala 11:37]
      node _T_373 = mux(_T_192, UInt<1>("h01"), _T_372) @[Lookup.scala 11:37]
      node _T_374 = mux(_T_188, UInt<1>("h01"), _T_373) @[Lookup.scala 11:37]
      node _T_375 = mux(_T_184, UInt<1>("h00"), _T_374) @[Lookup.scala 11:37]
      node _T_376 = mux(_T_180, UInt<1>("h00"), _T_375) @[Lookup.scala 11:37]
      node _T_377 = mux(_T_176, UInt<1>("h00"), _T_376) @[Lookup.scala 11:37]
      node _T_378 = mux(_T_172, UInt<1>("h00"), _T_377) @[Lookup.scala 11:37]
      node _T_379 = mux(_T_168, UInt<1>("h00"), _T_378) @[Lookup.scala 11:37]
      node _T_380 = mux(_T_164, UInt<1>("h00"), _T_379) @[Lookup.scala 11:37]
      node _T_381 = mux(_T_160, UInt<1>("h00"), _T_380) @[Lookup.scala 11:37]
      node _T_382 = mux(_T_156, UInt<1>("h00"), _T_381) @[Lookup.scala 11:37]
      node _T_383 = mux(_T_152, UInt<1>("h00"), _T_382) @[Lookup.scala 11:37]
      node _T_384 = mux(_T_148, UInt<1>("h00"), _T_383) @[Lookup.scala 11:37]
      node _T_385 = mux(_T_144, UInt<1>("h00"), _T_384) @[Lookup.scala 11:37]
      node _T_386 = mux(_T_140, UInt<1>("h00"), _T_385) @[Lookup.scala 11:37]
      node _T_387 = mux(_T_136, UInt<1>("h00"), _T_386) @[Lookup.scala 11:37]
      node _T_388 = mux(_T_132, UInt<1>("h00"), _T_387) @[Lookup.scala 11:37]
      node _T_389 = mux(_T_128, UInt<1>("h00"), _T_388) @[Lookup.scala 11:37]
      node _T_390 = mux(_T_124, UInt<1>("h00"), _T_389) @[Lookup.scala 11:37]
      node _T_391 = mux(_T_120, UInt<1>("h00"), _T_390) @[Lookup.scala 11:37]
      node _T_392 = mux(_T_116, UInt<1>("h00"), _T_391) @[Lookup.scala 11:37]
      node _T_393 = mux(_T_112, UInt<1>("h00"), _T_392) @[Lookup.scala 11:37]
      node _T_394 = mux(_T_108, UInt<1>("h00"), _T_393) @[Lookup.scala 11:37]
      node _T_395 = mux(_T_104, UInt<1>("h00"), _T_394) @[Lookup.scala 11:37]
      node _T_396 = mux(_T_100, UInt<1>("h00"), _T_395) @[Lookup.scala 11:37]
      node _T_397 = mux(_T_96, UInt<1>("h00"), _T_396) @[Lookup.scala 11:37]
      node _T_398 = mux(_T_92, UInt<1>("h00"), _T_397) @[Lookup.scala 11:37]
      node _T_399 = mux(_T_88, UInt<1>("h00"), _T_398) @[Lookup.scala 11:37]
      node _T_400 = mux(_T_264, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
      node _T_401 = mux(_T_260, UInt<1>("h00"), _T_400) @[Lookup.scala 11:37]
      node _T_402 = mux(_T_256, UInt<1>("h00"), _T_401) @[Lookup.scala 11:37]
      node _T_403 = mux(_T_252, UInt<1>("h01"), _T_402) @[Lookup.scala 11:37]
      node _T_404 = mux(_T_248, UInt<1>("h00"), _T_403) @[Lookup.scala 11:37]
      node _T_405 = mux(_T_244, UInt<1>("h01"), _T_404) @[Lookup.scala 11:37]
      node _T_406 = mux(_T_240, UInt<1>("h01"), _T_405) @[Lookup.scala 11:37]
      node _T_407 = mux(_T_236, UInt<1>("h01"), _T_406) @[Lookup.scala 11:37]
      node _T_408 = mux(_T_232, UInt<1>("h01"), _T_407) @[Lookup.scala 11:37]
      node _T_409 = mux(_T_228, UInt<1>("h01"), _T_408) @[Lookup.scala 11:37]
      node _T_410 = mux(_T_224, UInt<1>("h01"), _T_409) @[Lookup.scala 11:37]
      node _T_411 = mux(_T_220, UInt<1>("h01"), _T_410) @[Lookup.scala 11:37]
      node _T_412 = mux(_T_216, UInt<1>("h00"), _T_411) @[Lookup.scala 11:37]
      node _T_413 = mux(_T_212, UInt<1>("h01"), _T_412) @[Lookup.scala 11:37]
      node _T_414 = mux(_T_208, UInt<1>("h00"), _T_413) @[Lookup.scala 11:37]
      node _T_415 = mux(_T_204, UInt<1>("h00"), _T_414) @[Lookup.scala 11:37]
      node _T_416 = mux(_T_200, UInt<1>("h01"), _T_415) @[Lookup.scala 11:37]
      node _T_417 = mux(_T_196, UInt<1>("h01"), _T_416) @[Lookup.scala 11:37]
      node _T_418 = mux(_T_192, UInt<1>("h01"), _T_417) @[Lookup.scala 11:37]
      node _T_419 = mux(_T_188, UInt<1>("h01"), _T_418) @[Lookup.scala 11:37]
      node _T_420 = mux(_T_184, UInt<1>("h01"), _T_419) @[Lookup.scala 11:37]
      node _T_421 = mux(_T_180, UInt<1>("h01"), _T_420) @[Lookup.scala 11:37]
      node _T_422 = mux(_T_176, UInt<1>("h01"), _T_421) @[Lookup.scala 11:37]
      node _T_423 = mux(_T_172, UInt<1>("h01"), _T_422) @[Lookup.scala 11:37]
      node _T_424 = mux(_T_168, UInt<1>("h01"), _T_423) @[Lookup.scala 11:37]
      node _T_425 = mux(_T_164, UInt<1>("h01"), _T_424) @[Lookup.scala 11:37]
      node _T_426 = mux(_T_160, UInt<1>("h00"), _T_425) @[Lookup.scala 11:37]
      node _T_427 = mux(_T_156, UInt<1>("h00"), _T_426) @[Lookup.scala 11:37]
      node _T_428 = mux(_T_152, UInt<1>("h01"), _T_427) @[Lookup.scala 11:37]
      node _T_429 = mux(_T_148, UInt<1>("h01"), _T_428) @[Lookup.scala 11:37]
      node _T_430 = mux(_T_144, UInt<1>("h00"), _T_429) @[Lookup.scala 11:37]
      node _T_431 = mux(_T_140, UInt<1>("h00"), _T_430) @[Lookup.scala 11:37]
      node _T_432 = mux(_T_136, UInt<1>("h00"), _T_431) @[Lookup.scala 11:37]
      node _T_433 = mux(_T_132, UInt<1>("h00"), _T_432) @[Lookup.scala 11:37]
      node _T_434 = mux(_T_128, UInt<1>("h01"), _T_433) @[Lookup.scala 11:37]
      node _T_435 = mux(_T_124, UInt<1>("h01"), _T_434) @[Lookup.scala 11:37]
      node _T_436 = mux(_T_120, UInt<1>("h01"), _T_435) @[Lookup.scala 11:37]
      node _T_437 = mux(_T_116, UInt<1>("h01"), _T_436) @[Lookup.scala 11:37]
      node _T_438 = mux(_T_112, UInt<1>("h01"), _T_437) @[Lookup.scala 11:37]
      node _T_439 = mux(_T_108, UInt<1>("h01"), _T_438) @[Lookup.scala 11:37]
      node _T_440 = mux(_T_104, UInt<1>("h01"), _T_439) @[Lookup.scala 11:37]
      node _T_441 = mux(_T_100, UInt<1>("h01"), _T_440) @[Lookup.scala 11:37]
      node _T_442 = mux(_T_96, UInt<1>("h01"), _T_441) @[Lookup.scala 11:37]
      node _T_443 = mux(_T_92, UInt<1>("h01"), _T_442) @[Lookup.scala 11:37]
      node _T_444 = mux(_T_88, UInt<1>("h01"), _T_443) @[Lookup.scala 11:37]
      node _T_445 = mux(_T_264, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
      node _T_446 = mux(_T_260, UInt<1>("h00"), _T_445) @[Lookup.scala 11:37]
      node _T_447 = mux(_T_256, UInt<1>("h00"), _T_446) @[Lookup.scala 11:37]
      node _T_448 = mux(_T_252, UInt<1>("h00"), _T_447) @[Lookup.scala 11:37]
      node _T_449 = mux(_T_248, UInt<1>("h00"), _T_448) @[Lookup.scala 11:37]
      node _T_450 = mux(_T_244, UInt<1>("h00"), _T_449) @[Lookup.scala 11:37]
      node _T_451 = mux(_T_240, UInt<1>("h00"), _T_450) @[Lookup.scala 11:37]
      node _T_452 = mux(_T_236, UInt<1>("h00"), _T_451) @[Lookup.scala 11:37]
      node _T_453 = mux(_T_232, UInt<1>("h00"), _T_452) @[Lookup.scala 11:37]
      node _T_454 = mux(_T_228, UInt<1>("h00"), _T_453) @[Lookup.scala 11:37]
      node _T_455 = mux(_T_224, UInt<1>("h00"), _T_454) @[Lookup.scala 11:37]
      node _T_456 = mux(_T_220, UInt<1>("h00"), _T_455) @[Lookup.scala 11:37]
      node _T_457 = mux(_T_216, UInt<1>("h01"), _T_456) @[Lookup.scala 11:37]
      node _T_458 = mux(_T_212, UInt<1>("h00"), _T_457) @[Lookup.scala 11:37]
      node _T_459 = mux(_T_208, UInt<1>("h01"), _T_458) @[Lookup.scala 11:37]
      node _T_460 = mux(_T_204, UInt<1>("h01"), _T_459) @[Lookup.scala 11:37]
      node _T_461 = mux(_T_200, UInt<1>("h00"), _T_460) @[Lookup.scala 11:37]
      node _T_462 = mux(_T_196, UInt<1>("h00"), _T_461) @[Lookup.scala 11:37]
      node _T_463 = mux(_T_192, UInt<1>("h00"), _T_462) @[Lookup.scala 11:37]
      node _T_464 = mux(_T_188, UInt<1>("h00"), _T_463) @[Lookup.scala 11:37]
      node _T_465 = mux(_T_184, UInt<1>("h00"), _T_464) @[Lookup.scala 11:37]
      node _T_466 = mux(_T_180, UInt<1>("h00"), _T_465) @[Lookup.scala 11:37]
      node _T_467 = mux(_T_176, UInt<1>("h00"), _T_466) @[Lookup.scala 11:37]
      node _T_468 = mux(_T_172, UInt<1>("h00"), _T_467) @[Lookup.scala 11:37]
      node _T_469 = mux(_T_168, UInt<1>("h00"), _T_468) @[Lookup.scala 11:37]
      node _T_470 = mux(_T_164, UInt<1>("h00"), _T_469) @[Lookup.scala 11:37]
      node _T_471 = mux(_T_160, UInt<1>("h00"), _T_470) @[Lookup.scala 11:37]
      node _T_472 = mux(_T_156, UInt<1>("h00"), _T_471) @[Lookup.scala 11:37]
      node _T_473 = mux(_T_152, UInt<1>("h00"), _T_472) @[Lookup.scala 11:37]
      node _T_474 = mux(_T_148, UInt<1>("h00"), _T_473) @[Lookup.scala 11:37]
      node _T_475 = mux(_T_144, UInt<1>("h00"), _T_474) @[Lookup.scala 11:37]
      node _T_476 = mux(_T_140, UInt<1>("h00"), _T_475) @[Lookup.scala 11:37]
      node _T_477 = mux(_T_136, UInt<1>("h00"), _T_476) @[Lookup.scala 11:37]
      node _T_478 = mux(_T_132, UInt<1>("h00"), _T_477) @[Lookup.scala 11:37]
      node _T_479 = mux(_T_128, UInt<1>("h00"), _T_478) @[Lookup.scala 11:37]
      node _T_480 = mux(_T_124, UInt<1>("h00"), _T_479) @[Lookup.scala 11:37]
      node _T_481 = mux(_T_120, UInt<1>("h00"), _T_480) @[Lookup.scala 11:37]
      node _T_482 = mux(_T_116, UInt<1>("h00"), _T_481) @[Lookup.scala 11:37]
      node _T_483 = mux(_T_112, UInt<1>("h00"), _T_482) @[Lookup.scala 11:37]
      node _T_484 = mux(_T_108, UInt<1>("h00"), _T_483) @[Lookup.scala 11:37]
      node _T_485 = mux(_T_104, UInt<1>("h00"), _T_484) @[Lookup.scala 11:37]
      node _T_486 = mux(_T_100, UInt<1>("h00"), _T_485) @[Lookup.scala 11:37]
      node _T_487 = mux(_T_96, UInt<1>("h00"), _T_486) @[Lookup.scala 11:37]
      node _T_488 = mux(_T_92, UInt<1>("h00"), _T_487) @[Lookup.scala 11:37]
      node _T_489 = mux(_T_88, UInt<1>("h00"), _T_488) @[Lookup.scala 11:37]
      node _T_490 = mux(_T_264, UInt<2>("h01"), UInt<2>("h01")) @[Lookup.scala 11:37]
      node _T_491 = mux(_T_260, UInt<2>("h03"), _T_490) @[Lookup.scala 11:37]
      node _T_492 = mux(_T_256, UInt<2>("h02"), _T_491) @[Lookup.scala 11:37]
      node _T_493 = mux(_T_252, UInt<2>("h01"), _T_492) @[Lookup.scala 11:37]
      node _T_494 = mux(_T_248, UInt<2>("h02"), _T_493) @[Lookup.scala 11:37]
      node _T_495 = mux(_T_244, UInt<2>("h01"), _T_494) @[Lookup.scala 11:37]
      node _T_496 = mux(_T_240, UInt<2>("h01"), _T_495) @[Lookup.scala 11:37]
      node _T_497 = mux(_T_236, UInt<2>("h01"), _T_496) @[Lookup.scala 11:37]
      node _T_498 = mux(_T_232, UInt<2>("h01"), _T_497) @[Lookup.scala 11:37]
      node _T_499 = mux(_T_228, UInt<2>("h01"), _T_498) @[Lookup.scala 11:37]
      node _T_500 = mux(_T_224, UInt<2>("h01"), _T_499) @[Lookup.scala 11:37]
      node _T_501 = mux(_T_220, UInt<2>("h01"), _T_500) @[Lookup.scala 11:37]
      node _T_502 = mux(_T_216, UInt<2>("h01"), _T_501) @[Lookup.scala 11:37]
      node _T_503 = mux(_T_212, UInt<2>("h01"), _T_502) @[Lookup.scala 11:37]
      node _T_504 = mux(_T_208, UInt<2>("h01"), _T_503) @[Lookup.scala 11:37]
      node _T_505 = mux(_T_204, UInt<2>("h01"), _T_504) @[Lookup.scala 11:37]
      node _T_506 = mux(_T_200, UInt<2>("h01"), _T_505) @[Lookup.scala 11:37]
      node _T_507 = mux(_T_196, UInt<2>("h01"), _T_506) @[Lookup.scala 11:37]
      node _T_508 = mux(_T_192, UInt<2>("h01"), _T_507) @[Lookup.scala 11:37]
      node _T_509 = mux(_T_188, UInt<2>("h01"), _T_508) @[Lookup.scala 11:37]
      node _T_510 = mux(_T_184, UInt<2>("h01"), _T_509) @[Lookup.scala 11:37]
      node _T_511 = mux(_T_180, UInt<2>("h01"), _T_510) @[Lookup.scala 11:37]
      node _T_512 = mux(_T_176, UInt<2>("h01"), _T_511) @[Lookup.scala 11:37]
      node _T_513 = mux(_T_172, UInt<2>("h01"), _T_512) @[Lookup.scala 11:37]
      node _T_514 = mux(_T_168, UInt<2>("h01"), _T_513) @[Lookup.scala 11:37]
      node _T_515 = mux(_T_164, UInt<2>("h01"), _T_514) @[Lookup.scala 11:37]
      node _T_516 = mux(_T_160, UInt<2>("h01"), _T_515) @[Lookup.scala 11:37]
      node _T_517 = mux(_T_156, UInt<2>("h01"), _T_516) @[Lookup.scala 11:37]
      node _T_518 = mux(_T_152, UInt<2>("h01"), _T_517) @[Lookup.scala 11:37]
      node _T_519 = mux(_T_148, UInt<2>("h01"), _T_518) @[Lookup.scala 11:37]
      node _T_520 = mux(_T_144, UInt<2>("h01"), _T_519) @[Lookup.scala 11:37]
      node _T_521 = mux(_T_140, UInt<2>("h01"), _T_520) @[Lookup.scala 11:37]
      node _T_522 = mux(_T_136, UInt<2>("h01"), _T_521) @[Lookup.scala 11:37]
      node _T_523 = mux(_T_132, UInt<2>("h01"), _T_522) @[Lookup.scala 11:37]
      node _T_524 = mux(_T_128, UInt<2>("h01"), _T_523) @[Lookup.scala 11:37]
      node _T_525 = mux(_T_124, UInt<2>("h01"), _T_524) @[Lookup.scala 11:37]
      node _T_526 = mux(_T_120, UInt<2>("h01"), _T_525) @[Lookup.scala 11:37]
      node _T_527 = mux(_T_116, UInt<2>("h01"), _T_526) @[Lookup.scala 11:37]
      node _T_528 = mux(_T_112, UInt<2>("h01"), _T_527) @[Lookup.scala 11:37]
      node _T_529 = mux(_T_108, UInt<2>("h01"), _T_528) @[Lookup.scala 11:37]
      node _T_530 = mux(_T_104, UInt<2>("h01"), _T_529) @[Lookup.scala 11:37]
      node _T_531 = mux(_T_100, UInt<2>("h01"), _T_530) @[Lookup.scala 11:37]
      node _T_532 = mux(_T_96, UInt<2>("h01"), _T_531) @[Lookup.scala 11:37]
      node _T_533 = mux(_T_92, UInt<2>("h01"), _T_532) @[Lookup.scala 11:37]
      node _T_534 = mux(_T_88, UInt<2>("h01"), _T_533) @[Lookup.scala 11:37]
      node _T_535 = mux(_T_264, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
      node _T_536 = mux(_T_260, UInt<1>("h00"), _T_535) @[Lookup.scala 11:37]
      node _T_537 = mux(_T_256, UInt<1>("h01"), _T_536) @[Lookup.scala 11:37]
      node _T_538 = mux(_T_252, UInt<1>("h00"), _T_537) @[Lookup.scala 11:37]
      node _T_539 = mux(_T_248, UInt<1>("h01"), _T_538) @[Lookup.scala 11:37]
      node _T_540 = mux(_T_244, UInt<1>("h01"), _T_539) @[Lookup.scala 11:37]
      node _T_541 = mux(_T_240, UInt<1>("h00"), _T_540) @[Lookup.scala 11:37]
      node _T_542 = mux(_T_236, UInt<1>("h00"), _T_541) @[Lookup.scala 11:37]
      node _T_543 = mux(_T_232, UInt<1>("h00"), _T_542) @[Lookup.scala 11:37]
      node _T_544 = mux(_T_228, UInt<1>("h00"), _T_543) @[Lookup.scala 11:37]
      node _T_545 = mux(_T_224, UInt<1>("h00"), _T_544) @[Lookup.scala 11:37]
      node _T_546 = mux(_T_220, UInt<1>("h00"), _T_545) @[Lookup.scala 11:37]
      node _T_547 = mux(_T_216, UInt<1>("h01"), _T_546) @[Lookup.scala 11:37]
      node _T_548 = mux(_T_212, UInt<1>("h01"), _T_547) @[Lookup.scala 11:37]
      node _T_549 = mux(_T_208, UInt<1>("h01"), _T_548) @[Lookup.scala 11:37]
      node _T_550 = mux(_T_204, UInt<1>("h01"), _T_549) @[Lookup.scala 11:37]
      node _T_551 = mux(_T_200, UInt<1>("h01"), _T_550) @[Lookup.scala 11:37]
      node _T_552 = mux(_T_196, UInt<1>("h01"), _T_551) @[Lookup.scala 11:37]
      node _T_553 = mux(_T_192, UInt<1>("h01"), _T_552) @[Lookup.scala 11:37]
      node _T_554 = mux(_T_188, UInt<1>("h01"), _T_553) @[Lookup.scala 11:37]
      node _T_555 = mux(_T_184, UInt<1>("h00"), _T_554) @[Lookup.scala 11:37]
      node _T_556 = mux(_T_180, UInt<1>("h00"), _T_555) @[Lookup.scala 11:37]
      node _T_557 = mux(_T_176, UInt<1>("h00"), _T_556) @[Lookup.scala 11:37]
      node _T_558 = mux(_T_172, UInt<1>("h00"), _T_557) @[Lookup.scala 11:37]
      node _T_559 = mux(_T_168, UInt<1>("h00"), _T_558) @[Lookup.scala 11:37]
      node _T_560 = mux(_T_164, UInt<1>("h00"), _T_559) @[Lookup.scala 11:37]
      node _T_561 = mux(_T_160, UInt<1>("h00"), _T_560) @[Lookup.scala 11:37]
      node _T_562 = mux(_T_156, UInt<1>("h00"), _T_561) @[Lookup.scala 11:37]
      node _T_563 = mux(_T_152, UInt<1>("h00"), _T_562) @[Lookup.scala 11:37]
      node _T_564 = mux(_T_148, UInt<1>("h00"), _T_563) @[Lookup.scala 11:37]
      node _T_565 = mux(_T_144, UInt<1>("h00"), _T_564) @[Lookup.scala 11:37]
      node _T_566 = mux(_T_140, UInt<1>("h00"), _T_565) @[Lookup.scala 11:37]
      node _T_567 = mux(_T_136, UInt<1>("h00"), _T_566) @[Lookup.scala 11:37]
      node _T_568 = mux(_T_132, UInt<1>("h00"), _T_567) @[Lookup.scala 11:37]
      node _T_569 = mux(_T_128, UInt<1>("h01"), _T_568) @[Lookup.scala 11:37]
      node _T_570 = mux(_T_124, UInt<1>("h00"), _T_569) @[Lookup.scala 11:37]
      node _T_571 = mux(_T_120, UInt<1>("h01"), _T_570) @[Lookup.scala 11:37]
      node _T_572 = mux(_T_116, UInt<1>("h00"), _T_571) @[Lookup.scala 11:37]
      node _T_573 = mux(_T_112, UInt<1>("h00"), _T_572) @[Lookup.scala 11:37]
      node _T_574 = mux(_T_108, UInt<1>("h00"), _T_573) @[Lookup.scala 11:37]
      node _T_575 = mux(_T_104, UInt<1>("h01"), _T_574) @[Lookup.scala 11:37]
      node _T_576 = mux(_T_100, UInt<1>("h00"), _T_575) @[Lookup.scala 11:37]
      node _T_577 = mux(_T_96, UInt<1>("h01"), _T_576) @[Lookup.scala 11:37]
      node _T_578 = mux(_T_92, UInt<1>("h01"), _T_577) @[Lookup.scala 11:37]
      node _T_579 = mux(_T_88, UInt<1>("h01"), _T_578) @[Lookup.scala 11:37]
      node _T_580 = mux(_T_264, UInt<5>("h09"), UInt<5>("h09")) @[Lookup.scala 11:37]
      node _T_581 = mux(_T_260, UInt<5>("h09"), _T_580) @[Lookup.scala 11:37]
      node _T_582 = mux(_T_256, UInt<5>("h01"), _T_581) @[Lookup.scala 11:37]
      node _T_583 = mux(_T_252, UInt<5>("h06"), _T_582) @[Lookup.scala 11:37]
      node _T_584 = mux(_T_248, UInt<5>("h0c"), _T_583) @[Lookup.scala 11:37]
      node _T_585 = mux(_T_244, UInt<5>("h0a"), _T_584) @[Lookup.scala 11:37]
      node _T_586 = mux(_T_240, UInt<5>("h07"), _T_585) @[Lookup.scala 11:37]
      node _T_587 = mux(_T_236, UInt<5>("h07"), _T_586) @[Lookup.scala 11:37]
      node _T_588 = mux(_T_232, UInt<5>("h08"), _T_587) @[Lookup.scala 11:37]
      node _T_589 = mux(_T_228, UInt<5>("h06"), _T_588) @[Lookup.scala 11:37]
      node _T_590 = mux(_T_224, UInt<5>("h05"), _T_589) @[Lookup.scala 11:37]
      node _T_591 = mux(_T_220, UInt<5>("h05"), _T_590) @[Lookup.scala 11:37]
      node _T_592 = mux(_T_216, UInt<5>("h00"), _T_591) @[Lookup.scala 11:37]
      node _T_593 = mux(_T_212, UInt<5>("h00"), _T_592) @[Lookup.scala 11:37]
      node _T_594 = mux(_T_208, UInt<5>("h00"), _T_593) @[Lookup.scala 11:37]
      node _T_595 = mux(_T_204, UInt<5>("h00"), _T_594) @[Lookup.scala 11:37]
      node _T_596 = mux(_T_200, UInt<5>("h00"), _T_595) @[Lookup.scala 11:37]
      node _T_597 = mux(_T_196, UInt<5>("h00"), _T_596) @[Lookup.scala 11:37]
      node _T_598 = mux(_T_192, UInt<5>("h00"), _T_597) @[Lookup.scala 11:37]
      node _T_599 = mux(_T_188, UInt<5>("h00"), _T_598) @[Lookup.scala 11:37]
      node _T_600 = mux(_T_184, UInt<5>("h019"), _T_599) @[Lookup.scala 11:37]
      node _T_601 = mux(_T_180, UInt<5>("h018"), _T_600) @[Lookup.scala 11:37]
      node _T_602 = mux(_T_176, UInt<5>("h017"), _T_601) @[Lookup.scala 11:37]
      node _T_603 = mux(_T_172, UInt<5>("h016"), _T_602) @[Lookup.scala 11:37]
      node _T_604 = mux(_T_168, UInt<5>("h015"), _T_603) @[Lookup.scala 11:37]
      node _T_605 = mux(_T_164, UInt<5>("h014"), _T_604) @[Lookup.scala 11:37]
      node _T_606 = mux(_T_160, UInt<5>("h013"), _T_605) @[Lookup.scala 11:37]
      node _T_607 = mux(_T_156, UInt<5>("h012"), _T_606) @[Lookup.scala 11:37]
      node _T_608 = mux(_T_152, UInt<5>("h010"), _T_607) @[Lookup.scala 11:37]
      node _T_609 = mux(_T_148, UInt<5>("h0f"), _T_608) @[Lookup.scala 11:37]
      node _T_610 = mux(_T_144, UInt<5>("h011"), _T_609) @[Lookup.scala 11:37]
      node _T_611 = mux(_T_140, UInt<5>("h03"), _T_610) @[Lookup.scala 11:37]
      node _T_612 = mux(_T_136, UInt<5>("h0e"), _T_611) @[Lookup.scala 11:37]
      node _T_613 = mux(_T_132, UInt<5>("h02"), _T_612) @[Lookup.scala 11:37]
      node _T_614 = mux(_T_128, UInt<5>("h0d"), _T_613) @[Lookup.scala 11:37]
      node _T_615 = mux(_T_124, UInt<5>("h0d"), _T_614) @[Lookup.scala 11:37]
      node _T_616 = mux(_T_120, UInt<5>("h04"), _T_615) @[Lookup.scala 11:37]
      node _T_617 = mux(_T_116, UInt<5>("h04"), _T_616) @[Lookup.scala 11:37]
      node _T_618 = mux(_T_112, UInt<5>("h01"), _T_617) @[Lookup.scala 11:37]
      node _T_619 = mux(_T_108, UInt<5>("h01"), _T_618) @[Lookup.scala 11:37]
      node _T_620 = mux(_T_104, UInt<5>("h00"), _T_619) @[Lookup.scala 11:37]
      node _T_621 = mux(_T_100, UInt<5>("h00"), _T_620) @[Lookup.scala 11:37]
      node _T_622 = mux(_T_96, UInt<5>("h00"), _T_621) @[Lookup.scala 11:37]
      node _T_623 = mux(_T_92, UInt<5>("h00"), _T_622) @[Lookup.scala 11:37]
      node _T_624 = mux(_T_88, UInt<5>("h0b"), _T_623) @[Lookup.scala 11:37]
      node _T_625 = mux(_T_264, UInt<4>("h00"), UInt<4>("h00")) @[Lookup.scala 11:37]
      node _T_626 = mux(_T_260, UInt<4>("h00"), _T_625) @[Lookup.scala 11:37]
      node _T_627 = mux(_T_256, UInt<4>("h00"), _T_626) @[Lookup.scala 11:37]
      node _T_628 = mux(_T_252, UInt<4>("h00"), _T_627) @[Lookup.scala 11:37]
      node _T_629 = mux(_T_248, UInt<4>("h00"), _T_628) @[Lookup.scala 11:37]
      node _T_630 = mux(_T_244, UInt<4>("h00"), _T_629) @[Lookup.scala 11:37]
      node _T_631 = mux(_T_240, UInt<4>("h00"), _T_630) @[Lookup.scala 11:37]
      node _T_632 = mux(_T_236, UInt<4>("h00"), _T_631) @[Lookup.scala 11:37]
      node _T_633 = mux(_T_232, UInt<4>("h00"), _T_632) @[Lookup.scala 11:37]
      node _T_634 = mux(_T_228, UInt<4>("h00"), _T_633) @[Lookup.scala 11:37]
      node _T_635 = mux(_T_224, UInt<4>("h00"), _T_634) @[Lookup.scala 11:37]
      node _T_636 = mux(_T_220, UInt<4>("h00"), _T_635) @[Lookup.scala 11:37]
      node _T_637 = mux(_T_216, UInt<4>("h08"), _T_636) @[Lookup.scala 11:37]
      node _T_638 = mux(_T_212, UInt<4>("h05"), _T_637) @[Lookup.scala 11:37]
      node _T_639 = mux(_T_208, UInt<4>("h07"), _T_638) @[Lookup.scala 11:37]
      node _T_640 = mux(_T_204, UInt<4>("h06"), _T_639) @[Lookup.scala 11:37]
      node _T_641 = mux(_T_200, UInt<4>("h04"), _T_640) @[Lookup.scala 11:37]
      node _T_642 = mux(_T_196, UInt<4>("h03"), _T_641) @[Lookup.scala 11:37]
      node _T_643 = mux(_T_192, UInt<4>("h02"), _T_642) @[Lookup.scala 11:37]
      node _T_644 = mux(_T_188, UInt<4>("h01"), _T_643) @[Lookup.scala 11:37]
      node _T_645 = mux(_T_184, UInt<4>("h00"), _T_644) @[Lookup.scala 11:37]
      node _T_646 = mux(_T_180, UInt<4>("h00"), _T_645) @[Lookup.scala 11:37]
      node _T_647 = mux(_T_176, UInt<4>("h00"), _T_646) @[Lookup.scala 11:37]
      node _T_648 = mux(_T_172, UInt<4>("h00"), _T_647) @[Lookup.scala 11:37]
      node _T_649 = mux(_T_168, UInt<4>("h00"), _T_648) @[Lookup.scala 11:37]
      node _T_650 = mux(_T_164, UInt<4>("h00"), _T_649) @[Lookup.scala 11:37]
      node _T_651 = mux(_T_160, UInt<4>("h00"), _T_650) @[Lookup.scala 11:37]
      node _T_652 = mux(_T_156, UInt<4>("h00"), _T_651) @[Lookup.scala 11:37]
      node _T_653 = mux(_T_152, UInt<4>("h00"), _T_652) @[Lookup.scala 11:37]
      node _T_654 = mux(_T_148, UInt<4>("h00"), _T_653) @[Lookup.scala 11:37]
      node _T_655 = mux(_T_144, UInt<4>("h00"), _T_654) @[Lookup.scala 11:37]
      node _T_656 = mux(_T_140, UInt<4>("h00"), _T_655) @[Lookup.scala 11:37]
      node _T_657 = mux(_T_136, UInt<4>("h00"), _T_656) @[Lookup.scala 11:37]
      node _T_658 = mux(_T_132, UInt<4>("h00"), _T_657) @[Lookup.scala 11:37]
      node _T_659 = mux(_T_128, UInt<4>("h00"), _T_658) @[Lookup.scala 11:37]
      node _T_660 = mux(_T_124, UInt<4>("h00"), _T_659) @[Lookup.scala 11:37]
      node _T_661 = mux(_T_120, UInt<4>("h00"), _T_660) @[Lookup.scala 11:37]
      node _T_662 = mux(_T_116, UInt<4>("h00"), _T_661) @[Lookup.scala 11:37]
      node _T_663 = mux(_T_112, UInt<4>("h00"), _T_662) @[Lookup.scala 11:37]
      node _T_664 = mux(_T_108, UInt<4>("h00"), _T_663) @[Lookup.scala 11:37]
      node _T_665 = mux(_T_104, UInt<4>("h00"), _T_664) @[Lookup.scala 11:37]
      node _T_666 = mux(_T_100, UInt<4>("h00"), _T_665) @[Lookup.scala 11:37]
      node _T_667 = mux(_T_96, UInt<4>("h00"), _T_666) @[Lookup.scala 11:37]
      node _T_668 = mux(_T_92, UInt<4>("h00"), _T_667) @[Lookup.scala 11:37]
      node _T_669 = mux(_T_88, UInt<4>("h00"), _T_668) @[Lookup.scala 11:37]
      node _T_670 = mux(_T_264, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
      node _T_671 = mux(_T_260, UInt<1>("h00"), _T_670) @[Lookup.scala 11:37]
      node _T_672 = mux(_T_256, UInt<1>("h00"), _T_671) @[Lookup.scala 11:37]
      node _T_673 = mux(_T_252, UInt<1>("h00"), _T_672) @[Lookup.scala 11:37]
      node _T_674 = mux(_T_248, UInt<1>("h00"), _T_673) @[Lookup.scala 11:37]
      node _T_675 = mux(_T_244, UInt<1>("h00"), _T_674) @[Lookup.scala 11:37]
      node _T_676 = mux(_T_240, UInt<1>("h00"), _T_675) @[Lookup.scala 11:37]
      node _T_677 = mux(_T_236, UInt<1>("h00"), _T_676) @[Lookup.scala 11:37]
      node _T_678 = mux(_T_232, UInt<1>("h00"), _T_677) @[Lookup.scala 11:37]
      node _T_679 = mux(_T_228, UInt<1>("h00"), _T_678) @[Lookup.scala 11:37]
      node _T_680 = mux(_T_224, UInt<1>("h00"), _T_679) @[Lookup.scala 11:37]
      node _T_681 = mux(_T_220, UInt<1>("h00"), _T_680) @[Lookup.scala 11:37]
      node _T_682 = mux(_T_216, UInt<1>("h00"), _T_681) @[Lookup.scala 11:37]
      node _T_683 = mux(_T_212, UInt<1>("h01"), _T_682) @[Lookup.scala 11:37]
      node _T_684 = mux(_T_208, UInt<1>("h00"), _T_683) @[Lookup.scala 11:37]
      node _T_685 = mux(_T_204, UInt<1>("h00"), _T_684) @[Lookup.scala 11:37]
      node _T_686 = mux(_T_200, UInt<1>("h01"), _T_685) @[Lookup.scala 11:37]
      node _T_687 = mux(_T_196, UInt<1>("h01"), _T_686) @[Lookup.scala 11:37]
      node _T_688 = mux(_T_192, UInt<1>("h01"), _T_687) @[Lookup.scala 11:37]
      node _T_689 = mux(_T_188, UInt<1>("h01"), _T_688) @[Lookup.scala 11:37]
      node _T_690 = mux(_T_184, UInt<1>("h00"), _T_689) @[Lookup.scala 11:37]
      node _T_691 = mux(_T_180, UInt<1>("h00"), _T_690) @[Lookup.scala 11:37]
      node _T_692 = mux(_T_176, UInt<1>("h00"), _T_691) @[Lookup.scala 11:37]
      node _T_693 = mux(_T_172, UInt<1>("h00"), _T_692) @[Lookup.scala 11:37]
      node _T_694 = mux(_T_168, UInt<1>("h00"), _T_693) @[Lookup.scala 11:37]
      node _T_695 = mux(_T_164, UInt<1>("h00"), _T_694) @[Lookup.scala 11:37]
      node _T_696 = mux(_T_160, UInt<1>("h00"), _T_695) @[Lookup.scala 11:37]
      node _T_697 = mux(_T_156, UInt<1>("h00"), _T_696) @[Lookup.scala 11:37]
      node _T_698 = mux(_T_152, UInt<1>("h00"), _T_697) @[Lookup.scala 11:37]
      node _T_699 = mux(_T_148, UInt<1>("h00"), _T_698) @[Lookup.scala 11:37]
      node _T_700 = mux(_T_144, UInt<1>("h00"), _T_699) @[Lookup.scala 11:37]
      node _T_701 = mux(_T_140, UInt<1>("h00"), _T_700) @[Lookup.scala 11:37]
      node _T_702 = mux(_T_136, UInt<1>("h00"), _T_701) @[Lookup.scala 11:37]
      node _T_703 = mux(_T_132, UInt<1>("h00"), _T_702) @[Lookup.scala 11:37]
      node _T_704 = mux(_T_128, UInt<1>("h00"), _T_703) @[Lookup.scala 11:37]
      node _T_705 = mux(_T_124, UInt<1>("h00"), _T_704) @[Lookup.scala 11:37]
      node _T_706 = mux(_T_120, UInt<1>("h00"), _T_705) @[Lookup.scala 11:37]
      node _T_707 = mux(_T_116, UInt<1>("h00"), _T_706) @[Lookup.scala 11:37]
      node _T_708 = mux(_T_112, UInt<1>("h00"), _T_707) @[Lookup.scala 11:37]
      node _T_709 = mux(_T_108, UInt<1>("h00"), _T_708) @[Lookup.scala 11:37]
      node _T_710 = mux(_T_104, UInt<1>("h00"), _T_709) @[Lookup.scala 11:37]
      node _T_711 = mux(_T_100, UInt<1>("h00"), _T_710) @[Lookup.scala 11:37]
      node _T_712 = mux(_T_96, UInt<1>("h00"), _T_711) @[Lookup.scala 11:37]
      node _T_713 = mux(_T_92, UInt<1>("h00"), _T_712) @[Lookup.scala 11:37]
      node _T_714 = mux(_T_88, UInt<1>("h00"), _T_713) @[Lookup.scala 11:37]
      io.ctl.RegDst <= _T_309 @[CtlPath.scala 197:41]
      io.ctl.ALUsrc <= _T_354 @[CtlPath.scala 198:41]
      io.ctl.MemtoReg <= _T_399 @[CtlPath.scala 199:41]
      io.ctl.RegWr <= _T_444 @[CtlPath.scala 200:41]
      io.ctl.CacheW <= _T_489 @[CtlPath.scala 201:41]
      io.ctl.PC_sel <= _T_534 @[CtlPath.scala 202:41]
      io.ctl.ExtOp <= _T_579 @[CtlPath.scala 203:41]
      io.ctl.ALUctr <= _T_624 @[CtlPath.scala 204:41]
      io.ctl.Memctr <= _T_669 @[CtlPath.scala 205:41]
      io.ctl.CacheR <= _T_714 @[CtlPath.scala 206:41]
      skip @[CtlPath.scala 195:9]
    else : @[CtlPath.scala 212:9]
      io.ctl.RegDst <= UInt<1>("h01") @[CtlPath.scala 213:34]
      io.ctl.ALUsrc <= UInt<1>("h01") @[CtlPath.scala 214:34]
      io.ctl.MemtoReg <= UInt<1>("h00") @[CtlPath.scala 215:34]
      io.ctl.RegWr <= UInt<1>("h00") @[CtlPath.scala 216:34]
      io.ctl.CacheW <= UInt<1>("h00") @[CtlPath.scala 217:34]
      io.ctl.CacheR <= UInt<1>("h00") @[CtlPath.scala 218:34]
      io.ctl.PC_sel <= UInt<2>("h01") @[CtlPath.scala 219:34]
      io.ctl.ExtOp <= UInt<1>("h00") @[CtlPath.scala 220:34]
      io.ctl.ALUctr <= UInt<5>("h09") @[CtlPath.scala 221:34]
      io.ctl.Memctr <= UInt<4>("h00") @[CtlPath.scala 222:34]
      skip @[CtlPath.scala 212:9]
    node _T_715 = bits(io.Inst, 31, 26) @[CtlPath.scala 226:38]
    node _T_717 = eq(_T_715, UInt<6>("h00")) @[CtlPath.scala 226:46]
    node _T_719 = neq(io.Inst, UInt<1>("h00")) @[CtlPath.scala 226:78]
    node _T_720 = and(_T_717, _T_719) @[CtlPath.scala 226:67]
    node _T_721 = bits(io.Inst, 31, 26) @[CtlPath.scala 226:98]
    node _T_723 = eq(_T_721, UInt<6>("h02")) @[CtlPath.scala 226:106]
    node _T_724 = or(_T_720, _T_723) @[CtlPath.scala 226:87]
    node _T_726 = bits(io.Inst, 15, 0) @[CtlPath.scala 226:142]
    node _T_727 = mux(_T_724, UInt<1>("h00"), _T_726) @[CtlPath.scala 226:28]
    io.ctl.Imm16 <= _T_727 @[CtlPath.scala 226:22]
    node _T_728 = bits(io.Inst, 10, 6) @[CtlPath.scala 227:32]
    io.ctl.shamt <= _T_728 @[CtlPath.scala 227:22]
    node _T_729 = bits(io.Inst, 31, 26) @[CtlPath.scala 228:37]
    node _T_731 = eq(_T_729, UInt<6>("h02")) @[CtlPath.scala 228:45]
    node _T_732 = bits(io.Inst, 25, 0) @[CtlPath.scala 228:75]
    node _T_734 = mux(_T_731, _T_732, UInt<1>("h00")) @[CtlPath.scala 228:28]
    io.ctl.Imm26 <= _T_734 @[CtlPath.scala 228:22]
    node _T_735 = bits(io.Inst, 25, 21) @[CtlPath.scala 230:29]
    io.ctl.Rs <= _T_735 @[CtlPath.scala 230:19]
    node _T_736 = bits(io.Inst, 20, 16) @[CtlPath.scala 231:29]
    io.ctl.Rt <= _T_736 @[CtlPath.scala 231:19]
    node _T_737 = bits(io.Inst, 15, 11) @[CtlPath.scala 232:29]
    io.ctl.Rd <= _T_737 @[CtlPath.scala 232:19]
    
  module Mem : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip Write_En : UInt<1>, flip Read_En : UInt<1>, flip data_In : UInt<32>, flip mem_addr : UInt<32>, data_Out : UInt<32>, flip Memctr : UInt<4>}
    
    clock is invalid
    reset is invalid
    io is invalid
    cmem mem : UInt<32>[8192] @[mem.scala 32:22]
    node mem_addr = rem(io.mem_addr, UInt<14>("h022b8")) @[mem.scala 33:36]
    wire read_data : UInt<32> @[mem.scala 34:29]
    read_data is invalid @[mem.scala 34:29]
    wire write_data : UInt<32> @[mem.scala 35:30]
    write_data is invalid @[mem.scala 35:30]
    when io.Read_En : @[mem.scala 37:9]
      node _T_13 = bits(mem_addr, 12, 0)
      infer mport _T_14 = mem[_T_13], clock
      read_data <= _T_14 @[mem.scala 38:28]
      node _T_16 = eq(io.Memctr, UInt<4>("h01")) @[mem.scala 39:32]
      when _T_16 : @[mem.scala 40:17]
        node _T_17 = bits(read_data, 7, 7) @[mem.scala 41:61]
        node _T_18 = bits(_T_17, 0, 0) @[Bitwise.scala 72:15]
        node _T_21 = mux(_T_18, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
        node _T_22 = bits(read_data, 7, 0) @[mem.scala 41:75]
        node _T_23 = cat(_T_21, _T_22) @[Cat.scala 30:58]
        io.data_Out <= _T_23 @[mem.scala 41:37]
        skip @[mem.scala 40:17]
      node _T_25 = eq(io.Memctr, UInt<4>("h02")) @[mem.scala 43:32]
      when _T_25 : @[mem.scala 44:17]
        node _T_27 = bits(read_data, 7, 0) @[mem.scala 45:66]
        node _T_28 = cat(UInt<24>("h00"), _T_27) @[Cat.scala 30:58]
        io.data_Out <= _T_28 @[mem.scala 45:37]
        skip @[mem.scala 44:17]
      node _T_30 = eq(io.Memctr, UInt<4>("h04")) @[mem.scala 47:32]
      when _T_30 : @[mem.scala 48:17]
        node _T_31 = bits(read_data, 7, 7) @[mem.scala 49:61]
        node _T_32 = bits(_T_31, 0, 0) @[Bitwise.scala 72:15]
        node _T_35 = mux(_T_32, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
        node _T_36 = bits(read_data, 15, 0) @[mem.scala 49:75]
        node _T_37 = cat(_T_35, _T_36) @[Cat.scala 30:58]
        io.data_Out <= _T_37 @[mem.scala 49:37]
        skip @[mem.scala 48:17]
      node _T_39 = eq(io.Memctr, UInt<4>("h05")) @[mem.scala 51:32]
      when _T_39 : @[mem.scala 52:17]
        io.data_Out <= read_data @[mem.scala 53:37]
        skip @[mem.scala 52:17]
      skip @[mem.scala 37:9]
    when io.Write_En : @[mem.scala 57:9]
      write_data <= io.data_In @[mem.scala 58:28]
      node _T_41 = eq(io.Memctr, UInt<4>("h06")) @[mem.scala 59:32]
      when _T_41 : @[mem.scala 60:17]
        node _T_42 = bits(mem_addr, 12, 0)
        infer mport _T_43 = mem[_T_42], clock
        node _T_45 = bits(write_data, 7, 0) @[mem.scala 61:69]
        node _T_46 = cat(UInt<24>("h00"), _T_45) @[Cat.scala 30:58]
        _T_43 <= _T_46 @[mem.scala 61:39]
        skip @[mem.scala 60:17]
      node _T_48 = eq(io.Memctr, UInt<4>("h07")) @[mem.scala 63:32]
      when _T_48 : @[mem.scala 64:17]
        node _T_49 = bits(mem_addr, 12, 0)
        infer mport _T_50 = mem[_T_49], clock
        node _T_52 = bits(write_data, 15, 0) @[mem.scala 65:69]
        node _T_53 = cat(UInt<16>("h00"), _T_52) @[Cat.scala 30:58]
        _T_50 <= _T_53 @[mem.scala 65:39]
        skip @[mem.scala 64:17]
      node _T_55 = eq(io.Memctr, UInt<4>("h08")) @[mem.scala 67:32]
      when _T_55 : @[mem.scala 68:17]
        node _T_56 = bits(io.mem_addr, 12, 0)
        infer mport _T_57 = mem[_T_56], clock
        node _T_58 = bits(reset, 0, 0) @[mem.scala 69:31]
        node _T_60 = eq(_T_58, UInt<1>("h00")) @[mem.scala 69:31]
        when _T_60 : @[mem.scala 69:31]
          printf(clock, UInt<1>(1), "mem(0x%x) = 0x%x\n", io.mem_addr, _T_57) @[mem.scala 69:31]
          skip @[mem.scala 69:31]
        node _T_61 = bits(mem_addr, 12, 0)
        infer mport _T_62 = mem[_T_61], clock
        _T_62 <= write_data @[mem.scala 70:39]
        skip @[mem.scala 68:17]
      skip @[mem.scala 57:9]
    
  module Cache : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip Write_En : UInt<1>, flip Read_En : UInt<1>, flip data_In : UInt<32>, flip mem_addr : UInt<32>, flip boot : UInt<1>, data_Out : UInt<32>, flip Memctr : UInt<4>, cachemiss : UInt<1>}
    
    clock is invalid
    reset is invalid
    io is invalid
    cmem cache : UInt<44>[8] @[cache.scala 31:30]
    inst dmm of Mem @[cache.scala 32:33]
    dmm.io is invalid
    dmm.clock <= clock
    dmm.reset <= reset
    wire cacheaddr : UInt<32> @[cache.scala 38:31]
    cacheaddr is invalid @[cache.scala 38:31]
    wire content : UInt<44> @[cache.scala 39:31]
    content is invalid @[cache.scala 39:31]
    wire data : UInt<32> @[cache.scala 40:31]
    data is invalid @[cache.scala 40:31]
    wire wdata : UInt<32> @[cache.scala 41:31]
    wdata is invalid @[cache.scala 41:31]
    wire rdata : UInt<32> @[cache.scala 42:31]
    rdata is invalid @[cache.scala 42:31]
    wire tag : UInt<11> @[cache.scala 43:31]
    tag is invalid @[cache.scala 43:31]
    wire valid : UInt<1> @[cache.scala 44:31]
    valid is invalid @[cache.scala 44:31]
    wire signdat : UInt<44> @[cache.scala 45:31]
    signdat is invalid @[cache.scala 45:31]
    wire unsigndat : UInt<44> @[cache.scala 46:31]
    unsigndat is invalid @[cache.scala 46:31]
    node _T_22 = rem(io.mem_addr, UInt<4>("h08")) @[cache.scala 47:40]
    cacheaddr <= _T_22 @[cache.scala 47:25]
    node _T_23 = bits(cacheaddr, 2, 0)
    infer mport _T_24 = cache[_T_23], clock
    content <= _T_24 @[cache.scala 48:25]
    node _T_25 = bits(content, 42, 32) @[cache.scala 49:35]
    tag <= _T_25 @[cache.scala 49:25]
    node _T_26 = bits(content, 43, 43) @[cache.scala 50:35]
    valid <= _T_26 @[cache.scala 50:25]
    when io.boot : @[cache.scala 53:9]
      infer mport _T_28 = cache[UInt<1>("h00")], clock
      _T_28 <= UInt<1>("h00") @[cache.scala 54:27]
      infer mport _T_31 = cache[UInt<1>("h01")], clock
      _T_31 <= UInt<1>("h00") @[cache.scala 55:27]
      infer mport _T_34 = cache[UInt<2>("h02")], clock
      _T_34 <= UInt<1>("h00") @[cache.scala 56:27]
      infer mport _T_37 = cache[UInt<2>("h03")], clock
      _T_37 <= UInt<1>("h00") @[cache.scala 57:27]
      infer mport _T_40 = cache[UInt<3>("h04")], clock
      _T_40 <= UInt<1>("h00") @[cache.scala 58:27]
      infer mport _T_43 = cache[UInt<3>("h05")], clock
      _T_43 <= UInt<1>("h00") @[cache.scala 59:27]
      infer mport _T_46 = cache[UInt<3>("h07")], clock
      _T_46 <= UInt<1>("h00") @[cache.scala 60:27]
      skip @[cache.scala 53:9]
    when io.Write_En : @[cache.scala 64:9]
      node _T_48 = bits(io.mem_addr, 31, 21) @[cache.scala 65:50]
      node _T_49 = eq(tag, _T_48) @[cache.scala 65:35]
      node _T_50 = and(valid, _T_49) @[cache.scala 65:28]
      when _T_50 : @[cache.scala 66:17]
        io.cachemiss <= UInt<1>("h00") @[cache.scala 67:42]
        skip @[cache.scala 66:17]
      node _T_52 = bits(io.mem_addr, 31, 21) @[cache.scala 69:51]
      node _T_53 = neq(tag, _T_52) @[cache.scala 69:36]
      node _T_54 = and(valid, _T_53) @[cache.scala 69:29]
      node _T_56 = eq(valid, UInt<1>("h00")) @[cache.scala 69:63]
      node _T_57 = or(_T_54, _T_56) @[cache.scala 69:60]
      when _T_57 : @[cache.scala 70:17]
        io.cachemiss <= UInt<1>("h01") @[cache.scala 71:42]
        skip @[cache.scala 70:17]
      node _T_60 = eq(io.Memctr, UInt<4>("h06")) @[cache.scala 73:32]
      when _T_60 : @[cache.scala 74:17]
        node _T_61 = bits(cacheaddr, 2, 0)
        infer mport _T_62 = cache[_T_61], clock
        node _T_64 = bits(io.mem_addr, 13, 3) @[cache.scala 75:72]
        node _T_66 = bits(wdata, 7, 0) @[cache.scala 75:97]
        node _T_67 = cat(UInt<24>("h00"), _T_66) @[Cat.scala 30:58]
        node _T_68 = cat(UInt<1>("h01"), _T_64) @[Cat.scala 30:58]
        node _T_69 = cat(_T_68, _T_67) @[Cat.scala 30:58]
        _T_62 <= _T_69 @[cache.scala 75:42]
        skip @[cache.scala 74:17]
      node _T_71 = eq(io.Memctr, UInt<4>("h07")) @[cache.scala 77:32]
      when _T_71 : @[cache.scala 78:17]
        node _T_72 = bits(cacheaddr, 2, 0)
        infer mport _T_73 = cache[_T_72], clock
        node _T_75 = bits(io.mem_addr, 13, 3) @[cache.scala 79:72]
        node _T_77 = bits(wdata, 15, 0) @[cache.scala 79:97]
        node _T_78 = cat(UInt<16>("h00"), _T_77) @[Cat.scala 30:58]
        node _T_79 = cat(UInt<1>("h01"), _T_75) @[Cat.scala 30:58]
        node _T_80 = cat(_T_79, _T_78) @[Cat.scala 30:58]
        _T_73 <= _T_80 @[cache.scala 79:42]
        skip @[cache.scala 78:17]
      node _T_82 = eq(io.Memctr, UInt<4>("h08")) @[cache.scala 81:32]
      when _T_82 : @[cache.scala 82:17]
        node _T_83 = bits(cacheaddr, 2, 0)
        infer mport _T_84 = cache[_T_83], clock
        node _T_86 = bits(io.mem_addr, 13, 3) @[cache.scala 83:72]
        node _T_88 = bits(wdata, 31, 0) @[cache.scala 83:97]
        node _T_89 = cat(UInt<16>("h00"), _T_88) @[Cat.scala 30:58]
        node _T_90 = cat(UInt<1>("h01"), _T_86) @[Cat.scala 30:58]
        node _T_91 = cat(_T_90, _T_89) @[Cat.scala 30:58]
        _T_84 <= _T_91 @[cache.scala 83:42]
        skip @[cache.scala 82:17]
      node _T_92 = shr(io.mem_addr, 2) @[cache.scala 85:56]
      dmm.io.mem_addr <= _T_92 @[cache.scala 85:41]
      dmm.io.Write_En <= UInt<1>("h01") @[cache.scala 86:41]
      dmm.io.Read_En <= UInt<1>("h00") @[cache.scala 87:41]
      dmm.io.data_In <= wdata @[cache.scala 88:41]
      dmm.io.Memctr <= io.Memctr @[cache.scala 89:41]
      skip @[cache.scala 64:9]
    when io.Read_En : @[cache.scala 92:9]
      node _T_95 = bits(io.mem_addr, 31, 21) @[cache.scala 93:50]
      node _T_96 = eq(tag, _T_95) @[cache.scala 93:35]
      node _T_97 = and(valid, _T_96) @[cache.scala 93:28]
      when _T_97 : @[cache.scala 94:17]
        io.cachemiss <= UInt<1>("h00") @[cache.scala 95:49]
        node _T_99 = bits(content, 31, 0) @[cache.scala 96:59]
        rdata <= _T_99 @[cache.scala 96:49]
        skip @[cache.scala 94:17]
      node _T_100 = bits(io.mem_addr, 31, 21) @[cache.scala 98:51]
      node _T_101 = neq(tag, _T_100) @[cache.scala 98:36]
      node _T_102 = and(valid, _T_101) @[cache.scala 98:29]
      node _T_104 = eq(valid, UInt<1>("h00")) @[cache.scala 98:63]
      node _T_105 = or(_T_102, _T_104) @[cache.scala 98:60]
      when _T_105 : @[cache.scala 99:17]
        io.cachemiss <= UInt<1>("h01") @[cache.scala 100:49]
        node _T_107 = shr(io.mem_addr, 2) @[cache.scala 101:64]
        dmm.io.mem_addr <= _T_107 @[cache.scala 101:49]
        dmm.io.Write_En <= UInt<1>("h00") @[cache.scala 102:49]
        dmm.io.Read_En <= UInt<1>("h01") @[cache.scala 103:49]
        dmm.io.Memctr <= io.Memctr @[cache.scala 104:49]
        rdata <= dmm.io.data_Out @[cache.scala 105:49]
        node _T_111 = eq(io.Memctr, UInt<4>("h01")) @[cache.scala 11:42]
        node _T_113 = eq(io.Memctr, UInt<4>("h02")) @[cache.scala 11:61]
        node _T_114 = or(_T_111, _T_113) @[cache.scala 11:53]
        when _T_114 : @[cache.scala 107:25]
          node _T_116 = bits(io.mem_addr, 13, 3) @[cache.scala 108:83]
          node _T_118 = bits(rdata, 7, 0) @[cache.scala 108:108]
          node _T_119 = cat(UInt<24>("h00"), _T_118) @[Cat.scala 30:58]
          node _T_120 = cat(UInt<1>("h01"), _T_116) @[Cat.scala 30:58]
          node _T_121 = cat(_T_120, _T_119) @[Cat.scala 30:58]
          unsigndat <= _T_121 @[cache.scala 108:53]
          node _T_123 = bits(io.mem_addr, 13, 3) @[cache.scala 109:83]
          node _T_124 = bits(rdata, 7, 7) @[cache.scala 109:103]
          node _T_125 = bits(_T_124, 0, 0) @[Bitwise.scala 72:15]
          node _T_128 = mux(_T_125, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
          node _T_129 = bits(rdata, 7, 0) @[cache.scala 109:113]
          node _T_130 = cat(_T_128, _T_129) @[Cat.scala 30:58]
          node _T_131 = cat(UInt<1>("h01"), _T_123) @[Cat.scala 30:58]
          node _T_132 = cat(_T_131, _T_130) @[Cat.scala 30:58]
          signdat <= _T_132 @[cache.scala 109:53]
          node _T_133 = bits(cacheaddr, 2, 0)
          infer mport _T_134 = cache[_T_133], clock
          node _T_136 = eq(io.Memctr, UInt<4>("h01")) @[cache.scala 110:70]
          node _T_137 = mux(_T_136, signdat, unsigndat) @[cache.scala 110:59]
          _T_134 <= _T_137 @[cache.scala 110:53]
          skip @[cache.scala 107:25]
        node _T_139 = eq(io.Memctr, UInt<4>("h03")) @[cache.scala 12:42]
        node _T_141 = eq(io.Memctr, UInt<4>("h04")) @[cache.scala 12:61]
        node _T_142 = or(_T_139, _T_141) @[cache.scala 12:53]
        when _T_142 : @[cache.scala 113:25]
          node _T_144 = bits(io.mem_addr, 13, 3) @[cache.scala 114:83]
          node _T_145 = bits(rdata, 7, 7) @[cache.scala 114:103]
          node _T_146 = bits(_T_145, 0, 0) @[Bitwise.scala 72:15]
          node _T_149 = mux(_T_146, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
          node _T_150 = bits(rdata, 15, 0) @[cache.scala 114:113]
          node _T_151 = cat(_T_149, _T_150) @[Cat.scala 30:58]
          node _T_152 = cat(UInt<1>("h01"), _T_144) @[Cat.scala 30:58]
          node _T_153 = cat(_T_152, _T_151) @[Cat.scala 30:58]
          unsigndat <= _T_153 @[cache.scala 114:53]
          node _T_155 = bits(io.mem_addr, 13, 3) @[cache.scala 115:83]
          node _T_157 = bits(rdata, 15, 0) @[cache.scala 115:108]
          node _T_158 = cat(UInt<16>("h00"), _T_157) @[Cat.scala 30:58]
          node _T_159 = cat(UInt<1>("h01"), _T_155) @[Cat.scala 30:58]
          node _T_160 = cat(_T_159, _T_158) @[Cat.scala 30:58]
          signdat <= _T_160 @[cache.scala 115:53]
          node _T_161 = bits(cacheaddr, 2, 0)
          infer mport _T_162 = cache[_T_161], clock
          node _T_164 = eq(io.Memctr, UInt<4>("h03")) @[cache.scala 116:70]
          node _T_165 = mux(_T_164, signdat, unsigndat) @[cache.scala 116:59]
          _T_162 <= _T_165 @[cache.scala 116:53]
          skip @[cache.scala 113:25]
        node _T_167 = eq(io.Memctr, UInt<4>("h05")) @[cache.scala 13:42]
        when _T_167 : @[cache.scala 119:25]
          node _T_169 = bits(io.mem_addr, 13, 3) @[cache.scala 120:83]
          node _T_170 = bits(rdata, 31, 0) @[cache.scala 120:95]
          node _T_171 = cat(UInt<1>("h01"), _T_169) @[Cat.scala 30:58]
          node _T_172 = cat(_T_171, _T_170) @[Cat.scala 30:58]
          unsigndat <= _T_172 @[cache.scala 120:53]
          node _T_174 = bits(io.mem_addr, 13, 3) @[cache.scala 121:83]
          node _T_175 = bits(rdata, 31, 0) @[cache.scala 121:95]
          node _T_176 = cat(UInt<1>("h01"), _T_174) @[Cat.scala 30:58]
          node _T_177 = cat(_T_176, _T_175) @[Cat.scala 30:58]
          signdat <= _T_177 @[cache.scala 121:53]
          node _T_178 = bits(cacheaddr, 2, 0)
          infer mport _T_179 = cache[_T_178], clock
          _T_179 <= signdat @[cache.scala 122:53]
          skip @[cache.scala 119:25]
        skip @[cache.scala 99:17]
      node _T_181 = eq(io.Memctr, UInt<4>("h01")) @[cache.scala 126:32]
      when _T_181 : @[cache.scala 127:17]
        node _T_182 = bits(rdata, 7, 7) @[cache.scala 128:57]
        node _T_183 = bits(_T_182, 0, 0) @[Bitwise.scala 72:15]
        node _T_186 = mux(_T_183, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
        node _T_187 = bits(rdata, 7, 0) @[cache.scala 128:67]
        node _T_188 = cat(_T_186, _T_187) @[Cat.scala 30:58]
        io.data_Out <= _T_188 @[cache.scala 128:37]
        skip @[cache.scala 127:17]
      node _T_190 = eq(io.Memctr, UInt<4>("h02")) @[cache.scala 130:32]
      when _T_190 : @[cache.scala 131:17]
        node _T_192 = bits(rdata, 7, 0) @[cache.scala 132:62]
        node _T_193 = cat(UInt<24>("h00"), _T_192) @[Cat.scala 30:58]
        io.data_Out <= _T_193 @[cache.scala 132:37]
        skip @[cache.scala 131:17]
      node _T_195 = eq(io.Memctr, UInt<4>("h04")) @[cache.scala 134:32]
      when _T_195 : @[cache.scala 135:17]
        node _T_196 = bits(rdata, 7, 7) @[cache.scala 136:57]
        node _T_197 = bits(_T_196, 0, 0) @[Bitwise.scala 72:15]
        node _T_200 = mux(_T_197, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
        node _T_201 = bits(rdata, 15, 0) @[cache.scala 136:67]
        node _T_202 = cat(_T_200, _T_201) @[Cat.scala 30:58]
        io.data_Out <= _T_202 @[cache.scala 136:37]
        skip @[cache.scala 135:17]
      node _T_204 = eq(io.Memctr, UInt<4>("h05")) @[cache.scala 138:32]
      when _T_204 : @[cache.scala 139:17]
        io.data_Out <= rdata @[cache.scala 140:37]
        skip @[cache.scala 139:17]
      skip @[cache.scala 92:9]
    
  module ALU9 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in1 : UInt<32>, flip in2 : UInt<32>, flip ALUctr : UInt<5>, flip shamt : UInt<5>, flip boot : UInt<1>, ALUout : UInt<32>, cmp_out : UInt<1>}
    
    clock is invalid
    reset is invalid
    io is invalid
    reg HI : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[ALU.scala 63:34]
    reg LO : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[ALU.scala 64:34]
    wire shang : UInt<32> @[ALU.scala 65:31]
    shang is invalid @[ALU.scala 65:31]
    wire shangs : SInt<32> @[ALU.scala 66:31]
    shangs is invalid @[ALU.scala 66:31]
    wire mod : UInt<32> @[ALU.scala 67:31]
    mod is invalid @[ALU.scala 67:31]
    wire in1S : SInt<32> @[ALU.scala 68:31]
    in1S is invalid @[ALU.scala 68:31]
    wire in2S : SInt<32> @[ALU.scala 69:31]
    in2S is invalid @[ALU.scala 69:31]
    wire productS : SInt<64> @[ALU.scala 70:31]
    productS is invalid @[ALU.scala 70:31]
    wire cp_out : UInt<1> @[ALU.scala 74:27]
    cp_out is invalid @[ALU.scala 74:27]
    wire product : UInt<64> @[ALU.scala 75:27]
    product is invalid @[ALU.scala 75:27]
    wire arithmetic_out : UInt<32> @[ALU.scala 76:34]
    arithmetic_out is invalid @[ALU.scala 76:34]
    node _T_23 = eq(io.ALUctr, UInt<5>("h01")) @[ALU.scala 44:37]
    node _T_25 = eq(io.ALUctr, UInt<5>("h04")) @[ALU.scala 44:57]
    node _T_26 = or(_T_23, _T_25) @[ALU.scala 44:49]
    node _T_27 = not(io.in2) @[ALU.scala 77:45]
    node in2_inv = mux(_T_26, _T_27, io.in2) @[ALU.scala 77:26]
    node in1_xor_in2 = xor(io.in1, io.in2) @[ALU.scala 78:34]
    node _T_28 = add(io.in1, in2_inv) @[ALU.scala 79:32]
    node _T_29 = tail(_T_28, 1) @[ALU.scala 79:32]
    node _T_31 = eq(io.ALUctr, UInt<5>("h01")) @[ALU.scala 44:37]
    node _T_33 = eq(io.ALUctr, UInt<5>("h04")) @[ALU.scala 44:57]
    node _T_34 = or(_T_31, _T_33) @[ALU.scala 44:49]
    node _T_35 = add(_T_29, _T_34) @[ALU.scala 79:42]
    node adder_out = tail(_T_35, 1) @[ALU.scala 79:42]
    node _T_36 = bits(io.in2, 15, 0) @[ALU.scala 80:35]
    node LUI_out = cat(_T_36, UInt<16>("h00")) @[Cat.scala 30:58]
    wire shift_out : UInt<32> @[ALU.scala 81:31]
    shift_out is invalid @[ALU.scala 81:31]
    wire logic_out : UInt<32> @[ALU.scala 82:29]
    logic_out is invalid @[ALU.scala 82:29]
    node shamt = bits(io.in1, 4, 0) @[ALU.scala 84:27]
    when io.boot : @[ALU.scala 86:9]
      HI <= UInt<1>("h00") @[ALU.scala 87:25]
      LO <= UInt<1>("h00") @[ALU.scala 88:25]
      skip @[ALU.scala 86:9]
    node _T_43 = eq(io.ALUctr, UInt<5>("h018")) @[ALU.scala 90:24]
    when _T_43 : @[ALU.scala 91:9]
      node _T_44 = bits(io.in2, 31, 31) @[ALU.scala 92:40]
      node _T_45 = cat(_T_44, io.in2) @[Cat.scala 30:58]
      node _T_46 = asSInt(_T_45) @[ALU.scala 92:51]
      node _T_47 = dshr(_T_46, shamt) @[ALU.scala 92:58]
      node _T_48 = bits(_T_47, 31, 0) @[ALU.scala 92:67]
      shift_out <= _T_48 @[ALU.scala 92:28]
      skip @[ALU.scala 91:9]
    node _T_50 = eq(io.ALUctr, UInt<5>("h019")) @[ALU.scala 94:24]
    when _T_50 : @[ALU.scala 95:9]
      node _T_51 = bits(io.in2, 31, 31) @[ALU.scala 96:39]
      node _T_52 = cat(_T_51, io.in2) @[Cat.scala 30:58]
      node _T_53 = asSInt(_T_52) @[ALU.scala 96:50]
      node _T_54 = dshr(_T_53, io.shamt) @[ALU.scala 96:57]
      node _T_55 = bits(_T_54, 31, 0) @[ALU.scala 96:69]
      shift_out <= _T_55 @[ALU.scala 96:28]
      skip @[ALU.scala 95:9]
    node _T_57 = eq(io.ALUctr, UInt<5>("h014")) @[ALU.scala 98:24]
    when _T_57 : @[ALU.scala 99:9]
      node _T_58 = bits(io.in1, 4, 0) @[ALU.scala 100:49]
      node _T_59 = dshl(io.in2, _T_58) @[ALU.scala 100:40]
      shift_out <= _T_59 @[ALU.scala 100:28]
      skip @[ALU.scala 99:9]
    node _T_61 = eq(io.ALUctr, UInt<5>("h015")) @[ALU.scala 102:24]
    when _T_61 : @[ALU.scala 103:9]
      node _T_62 = dshl(io.in2, io.shamt) @[ALU.scala 104:40]
      shift_out <= _T_62 @[ALU.scala 104:28]
      skip @[ALU.scala 103:9]
    node _T_64 = eq(io.ALUctr, UInt<5>("h016")) @[ALU.scala 106:24]
    when _T_64 : @[ALU.scala 107:9]
      node _T_65 = bits(io.in1, 4, 0) @[ALU.scala 108:49]
      node _T_66 = dshr(io.in2, _T_65) @[ALU.scala 108:40]
      shift_out <= _T_66 @[ALU.scala 108:28]
      skip @[ALU.scala 107:9]
    node _T_68 = eq(io.ALUctr, UInt<5>("h017")) @[ALU.scala 110:24]
    when _T_68 : @[ALU.scala 111:9]
      node _T_69 = dshr(io.in2, io.shamt) @[ALU.scala 112:40]
      shift_out <= _T_69 @[ALU.scala 112:28]
      skip @[ALU.scala 111:9]
    node _T_71 = eq(io.ALUctr, UInt<5>("h0d")) @[ALU.scala 114:24]
    when _T_71 : @[ALU.scala 115:9]
      node _T_72 = gt(io.in1, io.in2) @[ALU.scala 116:42]
      node _T_73 = eq(io.in1, io.in2) @[ALU.scala 116:61]
      node _T_74 = or(_T_72, _T_73) @[ALU.scala 116:51]
      node _T_77 = mux(_T_74, UInt<1>("h00"), UInt<1>("h01")) @[ALU.scala 116:34]
      io.cmp_out <= _T_77 @[ALU.scala 116:28]
      skip @[ALU.scala 115:9]
    node _T_79 = eq(io.ALUctr, UInt<5>("h00")) @[ALU.scala 118:24]
    node _T_81 = eq(io.ALUctr, UInt<5>("h01")) @[ALU.scala 118:48]
    node _T_82 = or(_T_79, _T_81) @[ALU.scala 118:35]
    when _T_82 : @[ALU.scala 119:9]
      arithmetic_out <= adder_out @[ALU.scala 120:33]
      skip @[ALU.scala 119:9]
    node _T_84 = eq(io.ALUctr, UInt<5>("h04")) @[ALU.scala 123:24]
    when _T_84 : @[ALU.scala 124:9]
      node _T_85 = bits(io.in1, 31, 31) @[ALU.scala 128:28]
      node _T_86 = bits(io.in2, 31, 31) @[ALU.scala 128:42]
      node _T_87 = neq(_T_85, _T_86) @[ALU.scala 128:33]
      when _T_87 : @[ALU.scala 129:17]
        node _T_88 = bits(io.in1, 31, 31) @[ALU.scala 130:49]
        node _T_91 = mux(_T_88, UInt<1>("h01"), UInt<1>("h00")) @[ALU.scala 130:42]
        io.cmp_out <= _T_91 @[ALU.scala 130:36]
        skip @[ALU.scala 129:17]
      else : @[ALU.scala 133:17]
        node _T_92 = bits(adder_out, 31, 31) @[ALU.scala 134:52]
        node _T_95 = mux(_T_92, UInt<1>("h01"), UInt<1>("h00")) @[ALU.scala 134:42]
        io.cmp_out <= _T_95 @[ALU.scala 134:36]
        skip @[ALU.scala 133:17]
      skip @[ALU.scala 124:9]
    node _T_97 = eq(io.ALUctr, UInt<5>("h02")) @[ALU.scala 137:24]
    when _T_97 : @[ALU.scala 138:9]
      node _T_98 = asSInt(io.in1)
      node _T_99 = asSInt(io.in2)
      node _T_100 = mul(_T_98, _T_99) @[ALU.scala 139:44]
      productS <= _T_100 @[ALU.scala 139:26]
      node _T_101 = bits(productS, 63, 32) @[ALU.scala 140:37]
      HI <= _T_101 @[ALU.scala 140:25]
      node _T_102 = bits(productS, 31, 0) @[ALU.scala 141:37]
      LO <= _T_102 @[ALU.scala 141:25]
      skip @[ALU.scala 138:9]
    node _T_104 = eq(io.ALUctr, UInt<5>("h0e")) @[ALU.scala 143:24]
    when _T_104 : @[ALU.scala 144:9]
      node _T_105 = mul(io.in1, io.in2) @[ALU.scala 145:36]
      product <= _T_105 @[ALU.scala 145:25]
      node _T_106 = bits(product, 63, 32) @[ALU.scala 146:36]
      HI <= _T_106 @[ALU.scala 146:25]
      node _T_107 = bits(product, 31, 0) @[ALU.scala 147:36]
      LO <= _T_107 @[ALU.scala 147:25]
      skip @[ALU.scala 144:9]
    node _T_109 = eq(io.ALUctr, UInt<5>("h012")) @[ALU.scala 149:24]
    when _T_109 : @[ALU.scala 150:9]
      HI <= io.in1 @[ALU.scala 151:25]
      skip @[ALU.scala 150:9]
    node _T_111 = eq(io.ALUctr, UInt<5>("h013")) @[ALU.scala 153:24]
    when _T_111 : @[ALU.scala 154:9]
      LO <= io.in1 @[ALU.scala 155:25]
      skip @[ALU.scala 154:9]
    node _T_113 = eq(io.ALUctr, UInt<5>("h03")) @[ALU.scala 157:24]
    when _T_113 : @[ALU.scala 158:9]
      node _T_114 = asSInt(io.in1) @[ALU.scala 159:37]
      node _T_115 = asSInt(io.in2) @[ALU.scala 159:53]
      node _T_116 = div(_T_114, _T_115) @[ALU.scala 159:44]
      node _T_117 = bits(_T_116, 31, 0) @[ALU.scala 159:60]
      LO <= _T_117 @[ALU.scala 159:25]
      node _T_118 = asSInt(io.in1) @[ALU.scala 160:37]
      node _T_119 = asSInt(io.in2) @[ALU.scala 160:53]
      node _T_120 = rem(_T_118, _T_119) @[ALU.scala 160:44]
      node _T_121 = bits(_T_120, 31, 0) @[ALU.scala 160:60]
      HI <= _T_121 @[ALU.scala 160:25]
      skip @[ALU.scala 158:9]
    node _T_123 = eq(io.ALUctr, UInt<5>("h011")) @[ALU.scala 162:24]
    when _T_123 : @[ALU.scala 163:9]
      node _T_124 = rem(io.in1, io.in2) @[ALU.scala 164:35]
      HI <= _T_124 @[ALU.scala 164:25]
      node _T_125 = div(io.in1, io.in2) @[ALU.scala 165:35]
      LO <= _T_125 @[ALU.scala 165:25]
      skip @[ALU.scala 163:9]
    node _T_127 = eq(io.ALUctr, UInt<5>("h0f")) @[ALU.scala 168:24]
    when _T_127 : @[ALU.scala 169:9]
      io.ALUout <= HI @[ALU.scala 170:33]
      skip @[ALU.scala 169:9]
    node _T_129 = eq(io.ALUctr, UInt<5>("h010")) @[ALU.scala 173:24]
    when _T_129 : @[ALU.scala 174:9]
      io.ALUout <= LO @[ALU.scala 175:33]
      skip @[ALU.scala 174:9]
    node _T_131 = eq(io.ALUctr, UInt<5>("h05")) @[ALU.scala 177:24]
    when _T_131 : @[ALU.scala 178:9]
      node _T_132 = and(io.in1, io.in2) @[ALU.scala 179:38]
      logic_out <= _T_132 @[ALU.scala 179:27]
      skip @[ALU.scala 178:9]
    node _T_134 = eq(io.ALUctr, UInt<5>("h06")) @[ALU.scala 181:24]
    when _T_134 : @[ALU.scala 182:9]
      node _T_135 = or(io.in1, io.in2) @[ALU.scala 184:38]
      logic_out <= _T_135 @[ALU.scala 184:27]
      skip @[ALU.scala 182:9]
    node _T_137 = eq(io.ALUctr, UInt<5>("h07")) @[ALU.scala 186:24]
    when _T_137 : @[ALU.scala 187:9]
      logic_out <= in1_xor_in2 @[ALU.scala 188:27]
      skip @[ALU.scala 187:9]
    node _T_139 = eq(io.ALUctr, UInt<5>("h08")) @[ALU.scala 190:24]
    when _T_139 : @[ALU.scala 191:9]
      node _T_140 = or(io.in1, io.in2) @[ALU.scala 192:41]
      node _T_141 = not(_T_140) @[ALU.scala 192:31]
      logic_out <= _T_141 @[ALU.scala 192:27]
      skip @[ALU.scala 191:9]
    node _T_143 = eq(io.ALUctr, UInt<5>("h01")) @[ALU.scala 194:24]
    when _T_143 : @[ALU.scala 195:9]
      node _T_145 = eq(in1_xor_in2, UInt<1>("h00")) @[ALU.scala 196:46]
      io.cmp_out <= _T_145 @[ALU.scala 196:29]
      skip @[ALU.scala 195:9]
    node _T_147 = eq(io.ALUctr, UInt<5>("h0c")) @[ALU.scala 198:24]
    when _T_147 : @[ALU.scala 199:9]
      node _T_149 = eq(in1_xor_in2, UInt<1>("h00")) @[ALU.scala 200:46]
      node _T_150 = not(_T_149) @[ALU.scala 200:32]
      io.cmp_out <= _T_150 @[ALU.scala 200:29]
      node _T_151 = bits(reset, 0, 0) @[ALU.scala 201:23]
      node _T_153 = eq(_T_151, UInt<1>("h00")) @[ALU.scala 201:23]
      when _T_153 : @[ALU.scala 201:23]
        printf(clock, UInt<1>(1), "in1_xor_in2 = 0x%x\n", in1_xor_in2) @[ALU.scala 201:23]
        skip @[ALU.scala 201:23]
      skip @[ALU.scala 199:9]
    node _T_155 = eq(io.ALUctr, UInt<5>("h0a")) @[ALU.scala 203:24]
    when _T_155 : @[ALU.scala 204:9]
      arithmetic_out <= LUI_out @[ALU.scala 207:32]
      skip @[ALU.scala 204:9]
    node _T_157 = eq(io.ALUctr, UInt<5>("h0b")) @[ALU.scala 213:24]
    when _T_157 : @[ALU.scala 214:9]
      arithmetic_out <= io.in2 @[ALU.scala 217:33]
      skip @[ALU.scala 214:9]
    node _T_159 = eq(io.ALUctr, UInt<5>("h00")) @[ALU.scala 45:40]
    node _T_161 = eq(io.ALUctr, UInt<5>("h01")) @[ALU.scala 45:60]
    node _T_162 = or(_T_159, _T_161) @[ALU.scala 45:52]
    node _T_164 = eq(io.ALUctr, UInt<5>("h0a")) @[ALU.scala 45:81]
    node _T_165 = or(_T_162, _T_164) @[ALU.scala 45:73]
    node _T_167 = eq(io.ALUctr, UInt<5>("h0b")) @[ALU.scala 45:101]
    node _T_168 = or(_T_165, _T_167) @[ALU.scala 45:93]
    when _T_168 : @[ALU.scala 220:9]
      io.ALUout <= arithmetic_out @[ALU.scala 221:29]
      skip @[ALU.scala 220:9]
    else : @[ALU.scala 224:9]
      node _T_170 = eq(io.ALUctr, UInt<5>("h04")) @[ALU.scala 223:29]
      node _T_172 = eq(io.ALUctr, UInt<5>("h0d")) @[ALU.scala 223:53]
      node _T_173 = or(_T_170, _T_172) @[ALU.scala 223:40]
      when _T_173 : @[ALU.scala 224:9]
        node _T_174 = mux(io.cmp_out, UInt<32>("h01"), UInt<32>("h00")) @[ALU.scala 225:37]
        io.ALUout <= _T_174 @[ALU.scala 225:29]
        skip @[ALU.scala 224:9]
      else : @[ALU.scala 228:9]
        node _T_176 = eq(io.ALUctr, UInt<5>("h05")) @[ALU.scala 46:40]
        node _T_178 = eq(io.ALUctr, UInt<5>("h06")) @[ALU.scala 46:60]
        node _T_179 = or(_T_176, _T_178) @[ALU.scala 46:52]
        node _T_181 = eq(io.ALUctr, UInt<5>("h07")) @[ALU.scala 46:79]
        node _T_182 = or(_T_179, _T_181) @[ALU.scala 46:71]
        node _T_184 = eq(io.ALUctr, UInt<5>("h08")) @[ALU.scala 46:99]
        node _T_185 = or(_T_182, _T_184) @[ALU.scala 46:91]
        node _T_187 = eq(io.ALUctr, UInt<5>("h01")) @[ALU.scala 46:119]
        node _T_188 = or(_T_185, _T_187) @[ALU.scala 46:111]
        node _T_190 = eq(io.ALUctr, UInt<5>("h0c")) @[ALU.scala 46:139]
        node _T_191 = or(_T_188, _T_190) @[ALU.scala 46:131]
        when _T_191 : @[ALU.scala 228:9]
          io.ALUout <= logic_out @[ALU.scala 229:29]
          skip @[ALU.scala 228:9]
        else : @[ALU.scala 232:9]
          node _T_193 = eq(io.ALUctr, UInt<5>("h014")) @[ALU.scala 47:40]
          node _T_195 = eq(io.ALUctr, UInt<5>("h015")) @[ALU.scala 47:61]
          node _T_196 = or(_T_193, _T_195) @[ALU.scala 47:53]
          node _T_198 = eq(io.ALUctr, UInt<5>("h016")) @[ALU.scala 47:81]
          node _T_199 = or(_T_196, _T_198) @[ALU.scala 47:73]
          node _T_201 = eq(io.ALUctr, UInt<5>("h017")) @[ALU.scala 47:102]
          node _T_202 = or(_T_199, _T_201) @[ALU.scala 47:94]
          node _T_204 = eq(io.ALUctr, UInt<5>("h018")) @[ALU.scala 47:122]
          node _T_205 = or(_T_202, _T_204) @[ALU.scala 47:114]
          node _T_207 = eq(io.ALUctr, UInt<5>("h019")) @[ALU.scala 47:143]
          node _T_208 = or(_T_205, _T_207) @[ALU.scala 47:135]
          when _T_208 : @[ALU.scala 232:9]
            io.ALUout <= shift_out @[ALU.scala 233:29]
            skip @[ALU.scala 232:9]
    
  module DatPath : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip Imm16 : UInt<16>, flip Imm26 : UInt<26>, flip dmem_rdata : UInt<32>, flip RegDst : UInt<1>, flip ALUsrc : UInt<1>, flip ALUctr : UInt<5>, flip ExtOp : UInt<1>, flip RegWr : UInt<1>, flip PC_addr : UInt<32>, flip Rt : UInt<32>, flip Rd : UInt<32>, flip MemtoReg : UInt<1>, flip CacheW : UInt<1>, flip CacheR : UInt<1>, flip ALUout : UInt<32>, flip wb_reg_indx : UInt<5>, flip wb_reg_datOut : UInt<32>, flip test_dm_wr : UInt<1>, flip test_dm_rd : UInt<1>, flip test_dm_addr : UInt<32>, flip test_dm_in : UInt<32>, flip mem_datIn : UInt<32>, flip mem_addr : UInt<32>, flip boot : UInt<1>, flip BusA : UInt<32>, flip BusB : UInt<32>, flip ForwardA : UInt<2>, flip ForwardB : UInt<2>, flip ForwardC : UInt<1>, flip rt_addr : UInt<5>, flip shamt : UInt<5>, flip Memctr : UInt<4>, dmem_addr : UInt<32>, dmem_datIn : UInt<32>, dmem_datOut : UInt<32>, BusA_dat : UInt<32>, BusB_dat : UInt<32>, regindx : UInt<5>, regdatIn : UInt<32>, alu9_out : UInt<32>, flip ctl : {RegWr : UInt<1>, RegDst : UInt<1>, ExtOp : UInt<1>, PC_sel : UInt<2>, ALUctr : UInt<5>, ALUsrc : UInt<1>, MemtoReg : UInt<1>, CacheW : UInt<1>, CacheR : UInt<1>, Memctr : UInt<4>, Rd : UInt<5>, Rt : UInt<5>, Rs : UInt<5>, Imm16 : UInt<16>, Imm26 : UInt<26>, shamt : UInt<5>}, dat : {zero : UInt<1>}, test_dm_out : UInt<32>, PC_sel : UInt<1>, PC_br : UInt<32>, j_target : UInt<32>, br_zero : UInt<1>}
    
    clock is invalid
    reset is invalid
    io is invalid
    wire BusA : UInt<32> @[DatPath.scala 69:31]
    BusA is invalid @[DatPath.scala 69:31]
    wire BusB : UInt<32> @[DatPath.scala 70:31]
    BusB is invalid @[DatPath.scala 70:31]
    wire BusWr : UInt<32> @[DatPath.scala 71:31]
    BusWr is invalid @[DatPath.scala 71:31]
    wire pc_next : UInt<32> @[DatPath.scala 72:31]
    pc_next is invalid @[DatPath.scala 72:31]
    wire pc_plus4 : UInt<32> @[DatPath.scala 73:31]
    pc_plus4 is invalid @[DatPath.scala 73:31]
    wire pc_br : UInt<32> @[DatPath.scala 74:31]
    pc_br is invalid @[DatPath.scala 74:31]
    inst dcache of Cache @[DatPath.scala 76:28]
    dcache.io is invalid
    dcache.clock <= clock
    dcache.reset <= reset
    inst alu9 of ALU9 @[DatPath.scala 77:26]
    alu9.io is invalid
    alu9.clock <= clock
    alu9.reset <= reset
    cmem RegFile : UInt<32>[32] @[DatPath.scala 80:26]
    when io.boot : @[DatPath.scala 82:9]
      infer mport _T_90 = RegFile[UInt<1>("h01")], clock
      _T_90 <= UInt<1>("h00") @[DatPath.scala 83:33]
      infer mport _T_93 = RegFile[UInt<2>("h02")], clock
      _T_93 <= UInt<1>("h00") @[DatPath.scala 84:33]
      infer mport _T_96 = RegFile[UInt<2>("h03")], clock
      _T_96 <= UInt<1>("h00") @[DatPath.scala 85:33]
      infer mport _T_99 = RegFile[UInt<3>("h04")], clock
      _T_99 <= UInt<1>("h00") @[DatPath.scala 86:33]
      infer mport _T_102 = RegFile[UInt<3>("h05")], clock
      _T_102 <= UInt<1>("h00") @[DatPath.scala 87:33]
      infer mport _T_105 = RegFile[UInt<3>("h06")], clock
      _T_105 <= UInt<1>("h00") @[DatPath.scala 88:33]
      infer mport _T_108 = RegFile[UInt<3>("h07")], clock
      _T_108 <= UInt<1>("h00") @[DatPath.scala 89:33]
      infer mport _T_111 = RegFile[UInt<4>("h08")], clock
      _T_111 <= UInt<1>("h00") @[DatPath.scala 90:33]
      infer mport _T_114 = RegFile[UInt<4>("h09")], clock
      _T_114 <= UInt<1>("h00") @[DatPath.scala 92:33]
      infer mport _T_117 = RegFile[UInt<4>("h0a")], clock
      _T_117 <= UInt<1>("h00") @[DatPath.scala 93:33]
      infer mport _T_120 = RegFile[UInt<4>("h0b")], clock
      _T_120 <= UInt<1>("h00") @[DatPath.scala 94:33]
      infer mport _T_123 = RegFile[UInt<4>("h0c")], clock
      _T_123 <= UInt<1>("h00") @[DatPath.scala 95:33]
      infer mport _T_126 = RegFile[UInt<4>("h0d")], clock
      _T_126 <= UInt<1>("h00") @[DatPath.scala 96:33]
      infer mport _T_129 = RegFile[UInt<4>("h0e")], clock
      _T_129 <= UInt<1>("h00") @[DatPath.scala 97:33]
      infer mport _T_132 = RegFile[UInt<4>("h0f")], clock
      _T_132 <= UInt<1>("h00") @[DatPath.scala 98:33]
      infer mport _T_135 = RegFile[UInt<5>("h010")], clock
      _T_135 <= UInt<1>("h00") @[DatPath.scala 99:33]
      infer mport _T_138 = RegFile[UInt<5>("h011")], clock
      _T_138 <= UInt<1>("h00") @[DatPath.scala 101:33]
      infer mport _T_141 = RegFile[UInt<5>("h012")], clock
      _T_141 <= UInt<1>("h00") @[DatPath.scala 102:33]
      infer mport _T_144 = RegFile[UInt<5>("h013")], clock
      _T_144 <= UInt<1>("h00") @[DatPath.scala 103:33]
      infer mport _T_147 = RegFile[UInt<5>("h014")], clock
      _T_147 <= UInt<1>("h00") @[DatPath.scala 104:33]
      infer mport _T_150 = RegFile[UInt<5>("h015")], clock
      _T_150 <= UInt<1>("h00") @[DatPath.scala 105:33]
      infer mport _T_153 = RegFile[UInt<5>("h016")], clock
      _T_153 <= UInt<1>("h00") @[DatPath.scala 106:33]
      infer mport _T_156 = RegFile[UInt<5>("h017")], clock
      _T_156 <= UInt<1>("h00") @[DatPath.scala 107:33]
      infer mport _T_159 = RegFile[UInt<5>("h018")], clock
      _T_159 <= UInt<1>("h00") @[DatPath.scala 108:33]
      infer mport _T_162 = RegFile[UInt<5>("h019")], clock
      _T_162 <= UInt<1>("h00") @[DatPath.scala 110:33]
      infer mport _T_165 = RegFile[UInt<5>("h01a")], clock
      _T_165 <= UInt<1>("h00") @[DatPath.scala 111:33]
      infer mport _T_168 = RegFile[UInt<5>("h01b")], clock
      _T_168 <= UInt<1>("h00") @[DatPath.scala 112:33]
      infer mport _T_171 = RegFile[UInt<5>("h01c")], clock
      _T_171 <= UInt<1>("h00") @[DatPath.scala 113:33]
      infer mport _T_174 = RegFile[UInt<5>("h01d")], clock
      _T_174 <= UInt<1>("h00") @[DatPath.scala 114:33]
      infer mport _T_177 = RegFile[UInt<5>("h01e")], clock
      _T_177 <= UInt<1>("h00") @[DatPath.scala 115:33]
      infer mport _T_180 = RegFile[UInt<5>("h01f")], clock
      _T_180 <= UInt<1>("h00") @[DatPath.scala 116:33]
      skip @[DatPath.scala 82:9]
    infer mport _T_183 = RegFile[UInt<1>("h00")], clock
    _T_183 <= UInt<1>("h00") @[DatPath.scala 118:20]
    node _T_185 = eq(io.wb_reg_indx, io.ctl.Rs) @[DatPath.scala 121:36]
    node _T_187 = neq(io.ctl.Rs, UInt<1>("h00")) @[DatPath.scala 121:63]
    node _T_188 = and(_T_185, _T_187) @[DatPath.scala 121:50]
    infer mport _T_189 = RegFile[io.ctl.Rs], clock
    node _T_190 = mux(_T_188, io.regdatIn, _T_189) @[DatPath.scala 121:20]
    BusA <= _T_190 @[DatPath.scala 121:14]
    node _T_191 = eq(io.wb_reg_indx, io.ctl.Rt) @[DatPath.scala 122:36]
    node _T_193 = neq(io.ctl.Rt, UInt<1>("h00")) @[DatPath.scala 122:63]
    node _T_194 = and(_T_191, _T_193) @[DatPath.scala 122:50]
    infer mport _T_195 = RegFile[io.ctl.Rt], clock
    node _T_196 = mux(_T_194, io.regdatIn, _T_195) @[DatPath.scala 122:20]
    BusB <= _T_196 @[DatPath.scala 122:14]
    io.BusA_dat <= BusA @[DatPath.scala 123:22]
    io.BusB_dat <= BusB @[DatPath.scala 124:22]
    node _T_197 = bits(io.Imm16, 15, 15) @[DatPath.scala 127:43]
    node _T_198 = bits(_T_197, 0, 0) @[Bitwise.scala 72:15]
    node _T_201 = mux(_T_198, UInt<15>("h07fff"), UInt<15>("h00")) @[Bitwise.scala 72:12]
    node _T_202 = bits(io.Imm16, 14, 0) @[DatPath.scala 127:58]
    node _T_203 = bits(io.Imm16, 15, 15) @[DatPath.scala 127:83]
    node _T_204 = bits(_T_203, 0, 0) @[Bitwise.scala 72:15]
    node _T_207 = mux(_T_204, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12]
    node _T_208 = cat(_T_201, _T_202) @[Cat.scala 30:58]
    node br_sext = cat(_T_208, _T_207) @[Cat.scala 30:58]
    node _T_209 = bits(io.PC_addr, 31, 28) @[DatPath.scala 128:38]
    node _T_211 = cat(_T_209, io.Imm26) @[Cat.scala 30:58]
    node j_target = cat(_T_211, UInt<2>("h00")) @[Cat.scala 30:58]
    node _T_212 = bits(io.Imm16, 15, 15) @[DatPath.scala 129:62]
    node _T_213 = bits(_T_212, 0, 0) @[Bitwise.scala 72:15]
    node _T_216 = mux(_T_213, UInt<17>("h01ffff"), UInt<17>("h00")) @[Bitwise.scala 72:12]
    node _T_217 = bits(io.Imm16, 14, 0) @[DatPath.scala 129:77]
    node _T_218 = cat(_T_216, _T_217) @[Cat.scala 30:58]
    node _T_220 = bits(io.Imm16, 15, 0) @[DatPath.scala 130:67]
    node _T_221 = cat(UInt<16>("h00"), _T_220) @[Cat.scala 30:58]
    node Imm32 = mux(io.ExtOp, _T_218, _T_221) @[DatPath.scala 129:30]
    node _T_222 = add(io.PC_addr, br_sext) @[DatPath.scala 132:29]
    node _T_223 = tail(_T_222, 1) @[DatPath.scala 132:29]
    node _T_225 = add(_T_223, UInt<32>("h04")) @[DatPath.scala 132:39]
    node _T_226 = tail(_T_225, 1) @[DatPath.scala 132:39]
    pc_br <= _T_226 @[DatPath.scala 132:15]
    io.j_target <= j_target @[DatPath.scala 134:25]
    io.PC_br <= pc_br @[DatPath.scala 135:25]
    alu9.io.shamt <= io.shamt @[DatPath.scala 140:25]
    alu9.io.boot <= io.boot @[DatPath.scala 141:25]
    wire tmp_in1 : UInt<32> @[DatPath.scala 142:31]
    tmp_in1 is invalid @[DatPath.scala 142:31]
    tmp_in1 <= io.BusA @[DatPath.scala 143:25]
    wire tmp_in2 : UInt<32> @[DatPath.scala 144:31]
    tmp_in2 is invalid @[DatPath.scala 144:31]
    infer mport _T_229 = RegFile[io.rt_addr], clock
    node _T_230 = mux(io.ALUsrc, Imm32, _T_229) @[DatPath.scala 145:31]
    tmp_in2 <= _T_230 @[DatPath.scala 145:25]
    reg alu_out : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[DatPath.scala 146:34]
    alu_out <= alu9.io.ALUout @[DatPath.scala 147:25]
    alu9.io.ALUctr <= io.ALUctr @[DatPath.scala 148:25]
    node _T_234 = eq(io.ForwardA, UInt<2>("h02")) @[DatPath.scala 151:26]
    when _T_234 : @[DatPath.scala 152:9]
      alu9.io.in1 <= alu_out @[DatPath.scala 153:33]
      skip @[DatPath.scala 152:9]
    node _T_236 = eq(io.ForwardA, UInt<1>("h01")) @[DatPath.scala 155:26]
    when _T_236 : @[DatPath.scala 156:9]
      alu9.io.in1 <= BusWr @[DatPath.scala 157:33]
      skip @[DatPath.scala 156:9]
    node _T_238 = eq(io.ForwardA, UInt<1>("h00")) @[DatPath.scala 159:26]
    when _T_238 : @[DatPath.scala 160:9]
      alu9.io.in1 <= tmp_in1 @[DatPath.scala 161:33]
      skip @[DatPath.scala 160:9]
    node _T_240 = eq(io.ForwardB, UInt<2>("h02")) @[DatPath.scala 164:26]
    when _T_240 : @[DatPath.scala 165:9]
      alu9.io.in2 <= alu_out @[DatPath.scala 166:33]
      skip @[DatPath.scala 165:9]
    node _T_242 = eq(io.ForwardB, UInt<1>("h01")) @[DatPath.scala 168:26]
    when _T_242 : @[DatPath.scala 169:9]
      alu9.io.in2 <= BusWr @[DatPath.scala 170:33]
      skip @[DatPath.scala 169:9]
    node _T_244 = eq(io.ForwardB, UInt<1>("h00")) @[DatPath.scala 172:26]
    when _T_244 : @[DatPath.scala 173:9]
      alu9.io.in2 <= tmp_in2 @[DatPath.scala 174:33]
      skip @[DatPath.scala 173:9]
    io.dat.zero <= alu9.io.cmp_out @[DatPath.scala 177:25]
    io.dmem_addr <= alu9.io.ALUout @[DatPath.scala 178:25]
    io.dmem_datIn <= io.BusB @[DatPath.scala 179:25]
    io.alu9_out <= alu9.io.ALUout @[DatPath.scala 180:25]
    node _T_245 = mux(io.MemtoReg, io.dmem_rdata, io.ALUout) @[DatPath.scala 184:21]
    BusWr <= _T_245 @[DatPath.scala 184:15]
    io.regdatIn <= BusWr @[DatPath.scala 185:25]
    io.br_zero <= io.dat.zero @[DatPath.scala 186:25]
    node _T_247 = eq(io.boot, UInt<1>("h00")) @[DatPath.scala 190:14]
    when _T_247 : @[DatPath.scala 191:9]
      when io.CacheW : @[DatPath.scala 198:17]
        node _T_248 = shr(io.mem_addr, 2) @[DatPath.scala 199:72]
        dcache.io.mem_addr <= _T_248 @[DatPath.scala 199:57]
        dcache.io.Write_En <= UInt<1>("h01") @[DatPath.scala 200:57]
        dcache.io.Read_En <= UInt<1>("h00") @[DatPath.scala 201:57]
        dcache.io.data_In <= io.mem_datIn @[DatPath.scala 202:57]
        dcache.io.Memctr <= io.Memctr @[DatPath.scala 203:57]
        skip @[DatPath.scala 198:17]
      node _T_252 = eq(io.CacheR, UInt<1>("h00")) @[DatPath.scala 205:22]
      when _T_252 : @[DatPath.scala 206:17]
        node _T_253 = shr(io.mem_addr, 2) @[DatPath.scala 207:72]
        dcache.io.mem_addr <= _T_253 @[DatPath.scala 207:57]
        dcache.io.Write_En <= UInt<1>("h00") @[DatPath.scala 208:57]
        dcache.io.Read_En <= UInt<1>("h01") @[DatPath.scala 209:57]
        dcache.io.Memctr <= io.Memctr @[DatPath.scala 210:57]
        io.dmem_datOut <= dcache.io.data_Out @[DatPath.scala 211:57]
        skip @[DatPath.scala 206:17]
      skip @[DatPath.scala 191:9]
    node _T_256 = mux(io.RegDst, io.Rd, io.Rt) @[DatPath.scala 215:26]
    io.regindx <= _T_256 @[DatPath.scala 215:20]
    node _T_258 = eq(io.RegWr, UInt<1>("h01")) @[DatPath.scala 218:24]
    node _T_260 = neq(io.wb_reg_indx, UInt<1>("h00")) @[DatPath.scala 218:53]
    node _T_261 = and(_T_258, _T_260) @[DatPath.scala 218:35]
    when _T_261 : @[DatPath.scala 219:9]
      infer mport _T_262 = RegFile[io.wb_reg_indx], clock
      _T_262 <= BusWr @[DatPath.scala 220:41]
      infer mport _T_264 = RegFile[UInt<2>("h02")], clock
      infer mport _T_266 = RegFile[UInt<3>("h04")], clock
      infer mport _T_268 = RegFile[UInt<4>("h08")], clock
      infer mport _T_270 = RegFile[UInt<4>("h09")], clock
      infer mport _T_272 = RegFile[UInt<5>("h010")], clock
      infer mport _T_274 = RegFile[UInt<5>("h012")], clock
      node _T_275 = bits(reset, 0, 0) @[DatPath.scala 223:23]
      node _T_277 = eq(_T_275, UInt<1>("h00")) @[DatPath.scala 223:23]
      when _T_277 : @[DatPath.scala 223:23]
        printf(clock, UInt<1>(1), "$v0 = 0x%x, $a0 = 0x%x, $t0 = 0x%x, $t1 = 0x%x, $s0 = 0x%x, $s2 = 0x%x\n", _T_264, _T_266, _T_268, _T_270, _T_272, _T_274) @[DatPath.scala 223:23]
        skip @[DatPath.scala 223:23]
      skip @[DatPath.scala 219:9]
    
  module PC : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip PC_addr : UInt<32>, flip PC_en : UInt<1>, flip boot : UInt<1>, PC_cur : UInt<32>}
    
    clock is invalid
    reset is invalid
    io is invalid
    reg PC_reg : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[PC.scala 17:29]
    node _T_9 = eq(io.boot, UInt<1>("h00")) @[PC.scala 20:14]
    when _T_9 : @[PC.scala 21:9]
      node _T_10 = mux(io.PC_en, io.PC_addr, PC_reg) @[PC.scala 22:32]
      PC_reg <= _T_10 @[PC.scala 22:26]
      skip @[PC.scala 21:9]
    when io.boot : @[PC.scala 25:9]
      PC_reg <= UInt<1>("h00") @[PC.scala 26:26]
      skip @[PC.scala 25:9]
    io.PC_cur <= PC_reg @[PC.scala 28:19]
    
  module Top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip test_wr : UInt<1>, flip test_addr : UInt<32>, flip test_inst : UInt<32>, MEM_WB_inst : UInt<32>}
    
    clock is invalid
    reset is invalid
    io is invalid
    inst cpath of CtlPath @[Top.scala 18:33]
    cpath.io is invalid
    cpath.clock <= clock
    cpath.reset <= reset
    inst dpath of DatPath @[Top.scala 19:33]
    dpath.io is invalid
    dpath.clock <= clock
    dpath.reset <= reset
    reg test_dmm_out : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 20:35]
    node boot = eq(io.test_wr, UInt<1>("h01")) @[Top.scala 21:39]
    inst pc of PC @[Top.scala 22:33]
    pc.io is invalid
    pc.clock <= clock
    pc.reset <= reset
    dpath.io.ctl.shamt <= cpath.io.ctl.shamt @[Top.scala 23:22]
    dpath.io.ctl.Imm26 <= cpath.io.ctl.Imm26 @[Top.scala 23:22]
    dpath.io.ctl.Imm16 <= cpath.io.ctl.Imm16 @[Top.scala 23:22]
    dpath.io.ctl.Rs <= cpath.io.ctl.Rs @[Top.scala 23:22]
    dpath.io.ctl.Rt <= cpath.io.ctl.Rt @[Top.scala 23:22]
    dpath.io.ctl.Rd <= cpath.io.ctl.Rd @[Top.scala 23:22]
    dpath.io.ctl.Memctr <= cpath.io.ctl.Memctr @[Top.scala 23:22]
    dpath.io.ctl.CacheR <= cpath.io.ctl.CacheR @[Top.scala 23:22]
    dpath.io.ctl.CacheW <= cpath.io.ctl.CacheW @[Top.scala 23:22]
    dpath.io.ctl.MemtoReg <= cpath.io.ctl.MemtoReg @[Top.scala 23:22]
    dpath.io.ctl.ALUsrc <= cpath.io.ctl.ALUsrc @[Top.scala 23:22]
    dpath.io.ctl.ALUctr <= cpath.io.ctl.ALUctr @[Top.scala 23:22]
    dpath.io.ctl.PC_sel <= cpath.io.ctl.PC_sel @[Top.scala 23:22]
    dpath.io.ctl.ExtOp <= cpath.io.ctl.ExtOp @[Top.scala 23:22]
    dpath.io.ctl.RegDst <= cpath.io.ctl.RegDst @[Top.scala 23:22]
    dpath.io.ctl.RegWr <= cpath.io.ctl.RegWr @[Top.scala 23:22]
    cpath.io.dat.zero <= dpath.io.dat.zero @[Top.scala 24:22]
    cpath.io.boot <= boot @[Top.scala 25:33]
    dpath.io.boot <= boot @[Top.scala 26:33]
    wire Reg_datIn : UInt<32> @[Top.scala 28:47]
    Reg_datIn is invalid @[Top.scala 28:47]
    wire Reg_addr : UInt<5> @[Top.scala 29:47]
    Reg_addr is invalid @[Top.scala 29:47]
    reg stallF : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 32:50]
    reg stallD : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 33:50]
    reg IFflush : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 34:50]
    reg IDflush : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 35:50]
    reg EXflush : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 36:50]
    reg if_dec_reg_inst : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 39:50]
    reg if_dec_reg_PC : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 40:50]
    reg if_dec_reg_PC_en : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[Top.scala 41:50]
    reg dec_exe_reg_inst : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 44:50]
    reg dec_exe_reg_PC : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 45:50]
    reg dec_exe_reg_rd : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 46:50]
    reg dec_exe_reg_rs : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 47:50]
    reg dec_exe_reg_rt : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 48:50]
    reg dec_exe_reg_BusA : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 49:50]
    reg dec_exe_reg_BusB : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 50:50]
    reg dec_exe_reg_imm32 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 51:50]
    reg dec_exe_reg_CacheW : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 52:50]
    reg dec_exe_reg_CacheR : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 53:50]
    reg dec_exe_reg_RegWr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 54:50]
    reg dec_exe_reg_RegDst : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 55:50]
    reg dec_exe_reg_ALUsrc : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 56:50]
    reg dec_exe_reg_ALUctr : UInt<5>, clock with : (reset => (reset, UInt<5>("h09"))) @[Top.scala 57:50]
    reg dec_exe_reg_PC_sel : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Top.scala 58:50]
    reg dec_exe_reg_MemtoReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 59:50]
    reg dec_exe_reg_Imm16 : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Top.scala 60:50]
    reg dec_exe_reg_Imm26 : UInt<26>, clock with : (reset => (reset, UInt<26>("h00"))) @[Top.scala 61:50]
    reg dec_exe_reg_ExtOp : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 62:50]
    reg dec_exe_reg_PCsel : UInt<2>, clock with : (reset => (reset, UInt<2>("h01"))) @[Top.scala 63:50]
    reg dec_exe_reg_PC_en : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[Top.scala 64:50]
    reg dec_exe_reg_shamt : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Top.scala 65:50]
    reg dec_exe_reg_Memctr : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Top.scala 66:50]
    reg exe_mem_reg_inst : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 69:50]
    reg exe_mem_reg_PC : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 70:50]
    reg exe_mem_reg_rd : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 71:50]
    reg exe_mem_reg_rs : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 72:50]
    reg exe_mem_reg_rt : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 73:50]
    reg exe_mem_reg_dmem_addr : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 74:50]
    reg exe_mem_reg_datIn : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 75:50]
    reg exe_mem_reg_regindx : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Top.scala 76:50]
    reg exe_mem_reg_regdatIn : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 77:50]
    reg exe_mem_reg_CacheW : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 78:50]
    reg exe_mem_reg_CacheR : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 79:50]
    reg exe_mem_reg_RegWr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 80:50]
    reg exe_mem_reg_MemtoReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 81:50]
    reg exe_mem_reg_ALUout : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 82:50]
    reg exe_mem_reg_br_zero : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 83:50]
    reg PC_sel : UInt<2>, clock with : (reset => (reset, UInt<2>("h01"))) @[Top.scala 84:50]
    reg exe_mem_reg_PC_br : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 85:50]
    reg exe_mem_reg_j_target : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 86:50]
    reg exe_mem_reg_PC_en : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[Top.scala 87:50]
    reg exe_mem_reg_Memctr : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Top.scala 88:50]
    reg mem_wb_reg_inst : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 91:50]
    reg mem_wb_reg_PC : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 92:50]
    reg mem_wb_reg_rd : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 93:50]
    reg mem_wb_reg_rs : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 94:50]
    reg mem_wb_reg_rt : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 95:50]
    reg mem_wb_reg_regindx : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Top.scala 96:50]
    reg mem_wb_reg_regdatIn : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 97:50]
    reg mem_wb_reg_RegWr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 98:50]
    reg mem_wb_reg_MemtoReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 99:50]
    reg mem_wb_reg_ALUout : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 100:50]
    reg mem_wb_reg_datOut : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 101:50]
    cmem imm : UInt<32>[8192] @[Top.scala 105:22]
    reg clk_cnt : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Top.scala 107:30]
    wire PC_addr : UInt<32> @[Top.scala 112:31]
    PC_addr is invalid @[Top.scala 112:31]
    wire pc_plus4 : UInt<32> @[Top.scala 114:31]
    pc_plus4 is invalid @[Top.scala 114:31]
    wire pc_next : UInt<32> @[Top.scala 115:31]
    pc_next is invalid @[Top.scala 115:31]
    wire imem_addr : UInt<32> @[Top.scala 118:31]
    imem_addr is invalid @[Top.scala 118:31]
    wire PC_en : UInt<1> @[Top.scala 121:28]
    PC_en is invalid @[Top.scala 121:28]
    PC_addr <= pc.io.PC_cur @[Top.scala 123:22]
    imem_addr <= pc.io.PC_cur @[Top.scala 124:22]
    cpath.io.Inst <= UInt<1>("h00") @[Top.scala 125:23]
    node _T_146 = add(PC_addr, UInt<32>("h04")) @[Top.scala 126:29]
    node _T_147 = tail(_T_146, 1) @[Top.scala 126:29]
    pc_plus4 <= _T_147 @[Top.scala 126:18]
    pc.io.boot <= boot @[Top.scala 127:20]
    node _T_149 = eq(PC_sel, UInt<1>("h01")) @[Top.scala 131:57]
    node _T_151 = eq(PC_sel, UInt<2>("h02")) @[Top.scala 132:57]
    node _T_152 = and(_T_151, exe_mem_reg_br_zero) @[Top.scala 132:65]
    node _T_154 = eq(PC_sel, UInt<2>("h03")) @[Top.scala 133:57]
    node _T_156 = eq(PC_sel, UInt<1>("h00")) @[Top.scala 134:57]
    node _T_157 = mux(_T_156, PC_addr, pc_plus4) @[Mux.scala 61:16]
    node _T_158 = mux(_T_154, exe_mem_reg_j_target, _T_157) @[Mux.scala 61:16]
    node _T_159 = mux(_T_152, exe_mem_reg_PC_br, _T_158) @[Mux.scala 61:16]
    node _T_160 = mux(_T_149, pc_plus4, _T_159) @[Mux.scala 61:16]
    pc_next <= _T_160 @[Top.scala 130:17]
    node _T_162 = mux(boot, UInt<1>("h00"), pc_next) @[Top.scala 136:31]
    pc.io.PC_addr <= _T_162 @[Top.scala 136:25]
    node _T_164 = mux(boot, UInt<1>("h00"), PC_en) @[Top.scala 137:31]
    pc.io.PC_en <= _T_164 @[Top.scala 137:25]
    node _T_166 = eq(PC_sel, UInt<2>("h03")) @[Top.scala 139:32]
    node _T_168 = eq(PC_sel, UInt<2>("h02")) @[Top.scala 139:52]
    node _T_169 = and(_T_168, exe_mem_reg_br_zero) @[Top.scala 139:60]
    node _T_170 = or(_T_166, _T_169) @[Top.scala 139:41]
    node _T_173 = mux(_T_170, UInt<1>("h01"), UInt<1>("h00")) @[Top.scala 139:23]
    IFflush <= _T_173 @[Top.scala 139:17]
    node _T_175 = eq(PC_sel, UInt<2>("h03")) @[Top.scala 140:32]
    node _T_177 = eq(PC_sel, UInt<2>("h02")) @[Top.scala 140:52]
    node _T_178 = and(_T_177, exe_mem_reg_br_zero) @[Top.scala 140:60]
    node _T_179 = or(_T_175, _T_178) @[Top.scala 140:41]
    node _T_182 = mux(_T_179, UInt<1>("h01"), UInt<1>("h00")) @[Top.scala 140:23]
    IDflush <= _T_182 @[Top.scala 140:17]
    node _T_184 = eq(PC_sel, UInt<2>("h03")) @[Top.scala 141:32]
    node _T_186 = eq(PC_sel, UInt<2>("h02")) @[Top.scala 141:52]
    node _T_187 = and(_T_186, exe_mem_reg_br_zero) @[Top.scala 141:60]
    node _T_188 = or(_T_184, _T_187) @[Top.scala 141:41]
    node _T_191 = mux(_T_188, UInt<1>("h01"), UInt<1>("h00")) @[Top.scala 141:23]
    EXflush <= _T_191 @[Top.scala 141:17]
    when boot : @[Top.scala 143:9]
      node _T_192 = shr(io.test_addr, 2) @[Top.scala 144:34]
      node _T_193 = bits(_T_192, 12, 0)
      infer mport _T_194 = imm[_T_193], clock
      _T_194 <= io.test_inst @[Top.scala 144:40]
      cpath.io.Inst <= UInt<1>("h00") @[Top.scala 145:36]
      PC_en <= UInt<1>("h00") @[Top.scala 146:36]
      skip @[Top.scala 143:9]
    node _T_198 = eq(boot, UInt<1>("h00")) @[Top.scala 148:15]
    when _T_198 : @[Top.scala 149:9]
      node _T_199 = bits(reset, 0, 0) @[Top.scala 150:23]
      node _T_201 = eq(_T_199, UInt<1>("h00")) @[Top.scala 150:23]
      when _T_201 : @[Top.scala 150:23]
        printf(clock, UInt<1>(1), "exe_mem_reg_regindx = 0x%x\n", exe_mem_reg_regindx) @[Top.scala 150:23]
        skip @[Top.scala 150:23]
      node _T_202 = bits(reset, 0, 0) @[Top.scala 151:23]
      node _T_204 = eq(_T_202, UInt<1>("h00")) @[Top.scala 151:23]
      when _T_204 : @[Top.scala 151:23]
        printf(clock, UInt<1>(1), "dec_exe_reg_rs = 0x%x\n", dec_exe_reg_rs) @[Top.scala 151:23]
        skip @[Top.scala 151:23]
      node _T_205 = bits(reset, 0, 0) @[Top.scala 152:23]
      node _T_207 = eq(_T_205, UInt<1>("h00")) @[Top.scala 152:23]
      when _T_207 : @[Top.scala 152:23]
        printf(clock, UInt<1>(1), "dec_exe_reg_rt = 0x%x\n", dec_exe_reg_rs) @[Top.scala 152:23]
        skip @[Top.scala 152:23]
      node _T_209 = add(clk_cnt, UInt<1>("h01")) @[Top.scala 153:36]
      node _T_210 = tail(_T_209, 1) @[Top.scala 153:36]
      clk_cnt <= _T_210 @[Top.scala 153:25]
      node _T_211 = bits(reset, 0, 0) @[Top.scala 154:23]
      node _T_213 = eq(_T_211, UInt<1>("h00")) @[Top.scala 154:23]
      when _T_213 : @[Top.scala 154:23]
        printf(clock, UInt<1>(1), "Cyc = %d,  ifetch_inst = 0x%x, cpath.io.inst = 0x%x, PC_addr = 0x%x\n", clk_cnt, if_dec_reg_inst, cpath.io.Inst, imem_addr) @[Top.scala 154:23]
        skip @[Top.scala 154:23]
      skip @[Top.scala 149:9]
    node _T_215 = neq(exe_mem_reg_regindx, UInt<1>("h00")) @[Top.scala 161:55]
    node _T_216 = and(exe_mem_reg_RegWr, _T_215) @[Top.scala 161:32]
    node _T_217 = eq(exe_mem_reg_regindx, dec_exe_reg_rs) @[Top.scala 161:87]
    node _T_218 = and(_T_216, _T_217) @[Top.scala 161:63]
    when _T_218 : @[Top.scala 162:9]
      dpath.io.ForwardA <= UInt<2>("h02") @[Top.scala 163:41]
      skip @[Top.scala 162:9]
    else : @[Top.scala 166:9]
      node _T_221 = neq(mem_wb_reg_regindx, UInt<1>("h00")) @[Top.scala 165:58]
      node _T_222 = and(mem_wb_reg_RegWr, _T_221) @[Top.scala 165:36]
      node _T_223 = eq(mem_wb_reg_regindx, dec_exe_reg_rs) @[Top.scala 165:89]
      node _T_224 = and(_T_222, _T_223) @[Top.scala 165:66]
      when _T_224 : @[Top.scala 166:9]
        dpath.io.ForwardA <= UInt<2>("h01") @[Top.scala 167:41]
        skip @[Top.scala 166:9]
      else : @[Top.scala 170:9]
        dpath.io.ForwardA <= UInt<2>("h00") @[Top.scala 171:41]
        skip @[Top.scala 170:9]
    node _T_228 = neq(exe_mem_reg_regindx, UInt<1>("h00")) @[Top.scala 175:55]
    node _T_229 = and(exe_mem_reg_RegWr, _T_228) @[Top.scala 175:32]
    node _T_230 = eq(exe_mem_reg_regindx, dec_exe_reg_rt) @[Top.scala 175:87]
    node _T_231 = and(_T_229, _T_230) @[Top.scala 175:63]
    node _T_232 = and(_T_231, dec_exe_reg_RegDst) @[Top.scala 175:107]
    when _T_232 : @[Top.scala 176:9]
      dpath.io.ForwardB <= UInt<2>("h02") @[Top.scala 177:41]
      skip @[Top.scala 176:9]
    else : @[Top.scala 180:9]
      node _T_235 = neq(mem_wb_reg_regindx, UInt<1>("h00")) @[Top.scala 179:58]
      node _T_236 = and(mem_wb_reg_RegWr, _T_235) @[Top.scala 179:36]
      node _T_237 = eq(mem_wb_reg_regindx, dec_exe_reg_rt) @[Top.scala 179:89]
      node _T_238 = and(_T_236, _T_237) @[Top.scala 179:66]
      node _T_239 = and(_T_238, dec_exe_reg_RegDst) @[Top.scala 179:108]
      when _T_239 : @[Top.scala 180:9]
        dpath.io.ForwardB <= UInt<2>("h01") @[Top.scala 181:41]
        skip @[Top.scala 180:9]
      else : @[Top.scala 184:9]
        dpath.io.ForwardB <= UInt<2>("h00") @[Top.scala 185:41]
        skip @[Top.scala 184:9]
    node _T_243 = eq(stallF, UInt<1>("h00")) @[Top.scala 190:14]
    node _T_245 = eq(boot, UInt<1>("h00")) @[Top.scala 190:25]
    node _T_246 = and(_T_243, _T_245) @[Top.scala 190:22]
    when _T_246 : @[Top.scala 191:9]
      if_dec_reg_PC <= PC_addr @[Top.scala 192:48]
      node _T_247 = shr(imem_addr, 2) @[Top.scala 193:65]
      node _T_248 = bits(_T_247, 12, 0)
      infer mport _T_249 = imm[_T_248], clock
      if_dec_reg_inst <= _T_249 @[Top.scala 193:48]
      PC_en <= UInt<1>("h01") @[Top.scala 194:48]
      skip @[Top.scala 191:9]
    node _T_252 = eq(boot, UInt<1>("h00")) @[Top.scala 197:24]
    node _T_253 = and(stallF, _T_252) @[Top.scala 197:21]
    when _T_253 : @[Top.scala 198:9]
      PC_en <= UInt<1>("h00") @[Top.scala 199:25]
      skip @[Top.scala 198:9]
    cpath.io.Inst <= if_dec_reg_inst @[Top.scala 202:40]
    node _T_256 = eq(stallD, UInt<1>("h00")) @[Top.scala 208:14]
    node _T_258 = eq(boot, UInt<1>("h00")) @[Top.scala 208:25]
    node _T_259 = and(_T_256, _T_258) @[Top.scala 208:22]
    when _T_259 : @[Top.scala 209:9]
      dec_exe_reg_CacheW <= cpath.io.ctl.CacheW @[Top.scala 210:41]
      dec_exe_reg_CacheR <= cpath.io.ctl.CacheR @[Top.scala 211:41]
      dec_exe_reg_RegWr <= cpath.io.ctl.RegWr @[Top.scala 212:41]
      dec_exe_reg_RegDst <= cpath.io.ctl.RegDst @[Top.scala 213:41]
      dec_exe_reg_ALUsrc <= cpath.io.ctl.ALUsrc @[Top.scala 214:41]
      dec_exe_reg_ALUctr <= cpath.io.ctl.ALUctr @[Top.scala 215:41]
      dec_exe_reg_MemtoReg <= cpath.io.ctl.MemtoReg @[Top.scala 216:41]
      dec_exe_reg_ExtOp <= cpath.io.ctl.ExtOp @[Top.scala 217:41]
      dec_exe_reg_PCsel <= cpath.io.ctl.PC_sel @[Top.scala 218:41]
      dec_exe_reg_Memctr <= cpath.io.ctl.Memctr @[Top.scala 219:41]
      dec_exe_reg_inst <= if_dec_reg_inst @[Top.scala 221:41]
      dec_exe_reg_PC <= if_dec_reg_PC @[Top.scala 222:41]
      dec_exe_reg_rs <= cpath.io.ctl.Rs @[Top.scala 223:41]
      dec_exe_reg_rt <= cpath.io.ctl.Rt @[Top.scala 224:41]
      dec_exe_reg_rd <= cpath.io.ctl.Rd @[Top.scala 225:41]
      dec_exe_reg_BusA <= dpath.io.BusA_dat @[Top.scala 226:41]
      dec_exe_reg_BusB <= dpath.io.BusB_dat @[Top.scala 227:41]
      dec_exe_reg_Imm16 <= cpath.io.ctl.Imm16 @[Top.scala 228:41]
      dec_exe_reg_Imm26 <= cpath.io.ctl.Imm26 @[Top.scala 229:41]
      dec_exe_reg_shamt <= cpath.io.ctl.shamt @[Top.scala 230:41]
      skip @[Top.scala 209:9]
    node _T_261 = eq(boot, UInt<1>("h00")) @[Top.scala 233:24]
    node _T_262 = and(stallD, _T_261) @[Top.scala 233:21]
    when _T_262 : @[Top.scala 234:9]
      dec_exe_reg_CacheW <= UInt<1>("h00") @[Top.scala 235:41]
      dec_exe_reg_CacheR <= UInt<1>("h00") @[Top.scala 236:41]
      dec_exe_reg_RegWr <= UInt<1>("h00") @[Top.scala 237:41]
      dec_exe_reg_RegDst <= cpath.io.ctl.RegDst @[Top.scala 238:41]
      dec_exe_reg_ALUsrc <= cpath.io.ctl.ALUsrc @[Top.scala 239:41]
      dec_exe_reg_ALUctr <= cpath.io.ctl.ALUctr @[Top.scala 240:41]
      dec_exe_reg_MemtoReg <= cpath.io.ctl.MemtoReg @[Top.scala 241:41]
      dec_exe_reg_ExtOp <= cpath.io.ctl.ExtOp @[Top.scala 242:41]
      dec_exe_reg_PCsel <= UInt<1>("h00") @[Top.scala 243:41]
      skip @[Top.scala 234:9]
    dpath.io.shamt <= dec_exe_reg_shamt @[Top.scala 246:33]
    dpath.io.rt_addr <= dec_exe_reg_rt @[Top.scala 247:33]
    dpath.io.Imm16 <= dec_exe_reg_Imm16 @[Top.scala 248:33]
    dpath.io.Imm26 <= dec_exe_reg_Imm26 @[Top.scala 249:33]
    dpath.io.RegDst <= dec_exe_reg_RegDst @[Top.scala 250:33]
    dpath.io.ALUsrc <= dec_exe_reg_ALUsrc @[Top.scala 251:33]
    dpath.io.ALUctr <= dec_exe_reg_ALUctr @[Top.scala 252:33]
    dpath.io.ExtOp <= dec_exe_reg_ExtOp @[Top.scala 253:33]
    dpath.io.PC_addr <= dec_exe_reg_PC @[Top.scala 254:33]
    dpath.io.Rd <= dec_exe_reg_rd @[Top.scala 255:33]
    dpath.io.Rt <= dec_exe_reg_rt @[Top.scala 256:33]
    dpath.io.BusA <= dec_exe_reg_BusA @[Top.scala 257:33]
    dpath.io.BusB <= dec_exe_reg_BusB @[Top.scala 258:33]
    exe_mem_reg_inst <= dec_exe_reg_inst @[Top.scala 259:33]
    exe_mem_reg_PC <= dec_exe_reg_PC @[Top.scala 260:33]
    exe_mem_reg_rs <= dec_exe_reg_rs @[Top.scala 261:33]
    exe_mem_reg_rt <= dec_exe_reg_rt @[Top.scala 262:33]
    exe_mem_reg_CacheW <= dec_exe_reg_CacheW @[Top.scala 263:33]
    exe_mem_reg_CacheR <= dec_exe_reg_CacheR @[Top.scala 264:33]
    exe_mem_reg_RegWr <= dec_exe_reg_RegWr @[Top.scala 265:33]
    exe_mem_reg_MemtoReg <= dec_exe_reg_MemtoReg @[Top.scala 266:33]
    PC_sel <= dec_exe_reg_PCsel @[Top.scala 267:33]
    exe_mem_reg_br_zero <= dpath.io.br_zero @[Top.scala 268:33]
    exe_mem_reg_PC_br <= dpath.io.PC_br @[Top.scala 269:33]
    exe_mem_reg_j_target <= dpath.io.j_target @[Top.scala 270:33]
    exe_mem_reg_Memctr <= dec_exe_reg_Memctr @[Top.scala 271:33]
    dec_exe_reg_PC_en <= if_dec_reg_PC_en @[Top.scala 272:33]
    node _T_268 = eq(boot, UInt<1>("h00")) @[Top.scala 277:14]
    when _T_268 : @[Top.scala 278:9]
      node _T_269 = bits(reset, 0, 0) @[Top.scala 279:23]
      node _T_271 = eq(_T_269, UInt<1>("h00")) @[Top.scala 279:23]
      when _T_271 : @[Top.scala 279:23]
        printf(clock, UInt<1>(1), "exe_mem_reg_dmem_addr = 0x%x, dpath.io.dmem_addr = 0x%x, dpath.io.mem_addr = 0x%x\n", exe_mem_reg_dmem_addr, dpath.io.dmem_addr, dpath.io.mem_addr) @[Top.scala 279:23]
        skip @[Top.scala 279:23]
      skip @[Top.scala 278:9]
    exe_mem_reg_dmem_addr <= dpath.io.dmem_addr @[Top.scala 281:33]
    exe_mem_reg_datIn <= dpath.io.dmem_datIn @[Top.scala 282:33]
    exe_mem_reg_regindx <= dpath.io.regindx @[Top.scala 283:33]
    exe_mem_reg_ALUout <= dpath.io.alu9_out @[Top.scala 284:33]
    dpath.io.mem_datIn <= exe_mem_reg_datIn @[Top.scala 286:33]
    dpath.io.mem_addr <= exe_mem_reg_dmem_addr @[Top.scala 287:33]
    dpath.io.CacheW <= exe_mem_reg_CacheW @[Top.scala 288:33]
    dpath.io.CacheR <= exe_mem_reg_CacheR @[Top.scala 289:33]
    dpath.io.Memctr <= exe_mem_reg_Memctr @[Top.scala 290:33]
    mem_wb_reg_inst <= exe_mem_reg_inst @[Top.scala 292:33]
    mem_wb_reg_PC <= exe_mem_reg_PC @[Top.scala 293:33]
    mem_wb_reg_rs <= exe_mem_reg_rs @[Top.scala 294:33]
    mem_wb_reg_rt <= exe_mem_reg_rt @[Top.scala 295:33]
    mem_wb_reg_rd <= exe_mem_reg_rd @[Top.scala 296:33]
    mem_wb_reg_regindx <= exe_mem_reg_regindx @[Top.scala 297:33]
    mem_wb_reg_RegWr <= exe_mem_reg_RegWr @[Top.scala 298:33]
    mem_wb_reg_MemtoReg <= exe_mem_reg_MemtoReg @[Top.scala 299:33]
    mem_wb_reg_ALUout <= exe_mem_reg_ALUout @[Top.scala 300:33]
    mem_wb_reg_datOut <= dpath.io.dmem_datOut @[Top.scala 301:33]
    exe_mem_reg_PC_en <= dec_exe_reg_PC_en @[Top.scala 302:33]
    dpath.io.wb_reg_indx <= mem_wb_reg_regindx @[Top.scala 313:33]
    dpath.io.RegWr <= mem_wb_reg_RegWr @[Top.scala 314:33]
    dpath.io.MemtoReg <= mem_wb_reg_MemtoReg @[Top.scala 315:33]
    dpath.io.ALUout <= mem_wb_reg_ALUout @[Top.scala 316:33]
    dpath.io.dmem_rdata <= mem_wb_reg_datOut @[Top.scala 317:33]
    io.MEM_WB_inst <= mem_wb_reg_inst @[Top.scala 318:33]
    
