from assassyn.frontend import *
from assassyn.backend import elaborate, config
from assassyn import utils
from assassyn.frontend import SRAM

def run_test_module(sys_builder, check_func):
    print(f"ğŸš€ Compiling system: {sys_builder.name}...")

    # 1. é…ç½®
    print(sys_builder)
    cfg = config(verilog=False, sim_threshold=600000, idle_threshold=600000)

    # 2. ç”Ÿæˆæºç 
    simulator_path, verilog_path = elaborate(sys_builder, **cfg)

    # 3. ç¼–è¯‘äºŒè¿›åˆ¶
    try:
        # build_simulator å†…éƒ¨ä¼šè°ƒç”¨ cargo buildï¼Œå®ƒçš„è¾“å‡ºæˆ‘ä»¬æš‚æ—¶ä¸ç®¡
        # åªè¦æœ€å binary_path å­˜åœ¨å°±è¡Œ
        binary_path = utils.build_simulator(simulator_path)
        print(f"ğŸ”¨ Building binary from: {binary_path}")
    except Exception as e:
        print(f"âŒ Simulator build failed: {e}")
        raise e

    print(f"ğŸƒ Running simulation (Direct Output Mode)...")
    # 4. è¿è¡Œæ¨¡æ‹Ÿå™¨ï¼Œæ•è·è¾“å‡º
    raw = utils.run_simulator(binary_path=binary_path)

    print(raw)
    print("ğŸ” Verifying output...")

    try:
        check_func(raw)
        print(f"âœ… {sys_builder.name} Passed!")
    except AssertionError as e:
        print(f"âŒ {sys_builder.name} Failed: {e}")
        raise e


def create_initialized_sram(width, depth, init_file=None):
    """
    åˆ›å»ºå¹¶åˆå§‹åŒ–ä¸€ä¸ª SRAM å®ä¾‹
    
    å‚æ•°:
        width: SRAM çš„ä½å®½ (ä¾‹å¦‚: 32)
        depth: SRAM çš„æ·±åº¦ (ä¾‹å¦‚: 1024)
        init_file: åˆå§‹åŒ–æ–‡ä»¶è·¯å¾„ (å¯é€‰)
    
    è¿”å›:
        åˆå§‹åŒ–å¥½çš„ SRAM å®ä¾‹
    """
    
    if init_file:
        sram = SRAM(width=width, depth=depth, init_file=init_file)
    else:
        sram = SRAM(width=width, depth=depth)
    
    return sram
