Drill report for dso138_testpanel.kicad_pcb
Created on Sat Nov 12 12:35:46 2022

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'dso138_testpanel.drl' contains
    plated through holes:
    =============================================================
    T1  2.500mm  0.0984"  (2 holes)
    T2  3.200mm  0.1260"  (4 holes)

    Total plated holes count 6


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T3  5.000mm  0.1969"  (1 hole)

    Total unplated holes count 1
