# Python Core
- simple implementation of a RISCV core in python 
- serves as a basic stepping block for my softcore to be implemented in Verilog

## TO DO

#### Execution Pipeline 
- Fetch
- Decode 
- Access 
- Execute 
- Store

#### Next Steps 
- pipelining
  - executing multiple steps in parallel 
