// Seed: 4037433814
module module_0;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    input supply1 id_2,
    output tri id_3,
    output wand id_4,
    input wire id_5,
    output supply1 id_6
);
  always
    if (-1'd0) id_0 <= -1'b0;
    else disable id_8;
  assign id_8 = id_8;
  wire id_9;
  parameter id_10 = 1;
  wire id_11;
  assign id_0 = -1;
  module_0 modCall_1 ();
  logic id_12;
  ;
  wire id_13;
endmodule
module module_2 #(
    parameter id_1 = 32'd15,
    parameter id_2 = 32'd21
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  input wire _id_1;
  wire [id_1  ==  id_2 : id_2] id_3;
  module_0 modCall_1 ();
endmodule
