{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620680476087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620680476087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 02:31:16 2021 " "Processing started: Tue May 11 02:31:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620680476087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680476087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder2x1_whole -c decoder2x1_whole " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder2x1_whole -c decoder2x1_whole" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680476087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620680476371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620680476371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2x1_whole.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2x1_whole.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2x1_whole " "Found entity 1: decoder2x1_whole" {  } { { "decoder2x1_whole.v" "" { Text "D:/verilog vi codes/2x4 Decoder/decoder2x1_whole.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620680483549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680483549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder2x1_whole " "Elaborating entity \"decoder2x1_whole\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620680483565 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y decoder2x1_whole.v(7) " "Verilog HDL Always Construct warning at decoder2x1_whole.v(7): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder2x1_whole.v" "" { Text "D:/verilog vi codes/2x4 Decoder/decoder2x1_whole.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620680483565 "|decoder2x1_whole"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] decoder2x1_whole.v(9) " "Inferred latch for \"y\[0\]\" at decoder2x1_whole.v(9)" {  } { { "decoder2x1_whole.v" "" { Text "D:/verilog vi codes/2x4 Decoder/decoder2x1_whole.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680483565 "|decoder2x1_whole"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] decoder2x1_whole.v(9) " "Inferred latch for \"y\[1\]\" at decoder2x1_whole.v(9)" {  } { { "decoder2x1_whole.v" "" { Text "D:/verilog vi codes/2x4 Decoder/decoder2x1_whole.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680483565 "|decoder2x1_whole"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] decoder2x1_whole.v(9) " "Inferred latch for \"y\[2\]\" at decoder2x1_whole.v(9)" {  } { { "decoder2x1_whole.v" "" { Text "D:/verilog vi codes/2x4 Decoder/decoder2x1_whole.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680483565 "|decoder2x1_whole"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] decoder2x1_whole.v(9) " "Inferred latch for \"y\[3\]\" at decoder2x1_whole.v(9)" {  } { { "decoder2x1_whole.v" "" { Text "D:/verilog vi codes/2x4 Decoder/decoder2x1_whole.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680483565 "|decoder2x1_whole"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "y\[3\]\$latch " "LATCH primitive \"y\[3\]\$latch\" is permanently enabled" {  } { { "decoder2x1_whole.v" "" { Text "D:/verilog vi codes/2x4 Decoder/decoder2x1_whole.v" 9 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620680483620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[0\]\$latch " "Latch y\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sel\[0\] " "Ports ENA and CLR on the latch are fed by the same signal sel\[0\]" {  } { { "decoder2x1_whole.v" "" { Text "D:/verilog vi codes/2x4 Decoder/decoder2x1_whole.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620680483683 ""}  } { { "decoder2x1_whole.v" "" { Text "D:/verilog vi codes/2x4 Decoder/decoder2x1_whole.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620680483683 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620680483698 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620680483698 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620680483698 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620680483698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620680483714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 02:31:23 2021 " "Processing ended: Tue May 11 02:31:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620680483714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620680483714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620680483714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620680483714 ""}
