
*** Running vivado
    with args -log spiking_Web.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source spiking_Web.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source spiking_Web.tcl -notrace
Command: link_design -top spiking_Web -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 1196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/constrs_1/imports/constrains basys3/red_neuronal_10entradas.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/constrs_1/imports/constrains basys3/red_neuronal_10entradas.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 831.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 835.250 ; gain = 432.668
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.547 . Memory (MB): peak = 844.250 ; gain = 9.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c981e1a8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1394.270 ; gain = 550.020

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21f3ddb3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.972 . Memory (MB): peak = 1540.777 ; gain = 0.145
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 24 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21f3ddb3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1540.777 ; gain = 0.145
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22904b6db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1540.777 ; gain = 0.145
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22904b6db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1540.777 ; gain = 0.145
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 22904b6db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1540.777 ; gain = 0.145
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22904b6db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1540.777 ; gain = 0.145
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              24  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1540.777 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18e7f36de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1540.777 ; gain = 0.145

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18e7f36de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1540.777 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18e7f36de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1540.777 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1540.777 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 18e7f36de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1540.777 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1540.777 ; gain = 705.527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1540.777 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1540.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.runs/impl_2/spiking_Web_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file spiking_Web_drc_opted.rpt -pb spiking_Web_drc_opted.pb -rpx spiking_Web_drc_opted.rpx
Command: report_drc -file spiking_Web_drc_opted.rpt -pb spiking_Web_drc_opted.pb -rpx spiking_Web_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.runs/impl_2/spiking_Web_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1540.777 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 134b9a1d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1540.777 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1540.777 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 468ff910

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1540.777 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10079a830

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1648.000 ; gain = 107.223

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10079a830

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1648.000 ; gain = 107.223
Phase 1 Placer Initialization | Checksum: 10079a830

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1648.000 ; gain = 107.223

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13f219e33

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1648.000 ; gain = 107.223

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1648.000 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: c53cd99e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1648.000 ; gain = 107.223
Phase 2.2 Global Placement Core | Checksum: 54d4bbcd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 1648.000 ; gain = 107.223
Phase 2 Global Placement | Checksum: 54d4bbcd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 1648.000 ; gain = 107.223

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 133a9c9cd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1648.000 ; gain = 107.223

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b78022cd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 1648.000 ; gain = 107.223

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c744955b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 1648.000 ; gain = 107.223

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b40fd474

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 1648.000 ; gain = 107.223

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: b56fa4a5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1648.000 ; gain = 107.223

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12cf7f0bb

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1648.000 ; gain = 107.223

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16a11ada2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1648.000 ; gain = 107.223
Phase 3 Detail Placement | Checksum: 16a11ada2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1648.000 ; gain = 107.223

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 140814fb5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net reset_IBUF, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 140814fb5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 1687.492 ; gain = 146.715
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.809. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 104221acf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 1687.492 ; gain = 146.715
Phase 4.1 Post Commit Optimization | Checksum: 104221acf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 1687.492 ; gain = 146.715

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 104221acf

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 1687.492 ; gain = 146.715

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 104221acf

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 1687.492 ; gain = 146.715

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1687.492 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 11c8a85b5

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 1687.492 ; gain = 146.715
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11c8a85b5

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 1687.492 ; gain = 146.715
Ending Placer Task | Checksum: 8d32ea2b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 1687.492 ; gain = 146.715
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1687.492 ; gain = 146.715
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1687.492 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1687.492 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.runs/impl_2/spiking_Web_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1687.492 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file spiking_Web_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1687.492 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file spiking_Web_utilization_placed.rpt -pb spiking_Web_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file spiking_Web_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.381 . Memory (MB): peak = 1687.492 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1698.969 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1714.191 ; gain = 15.223
INFO: [Common 17-1381] The checkpoint 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.runs/impl_2/spiking_Web_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.191 ; gain = 15.223
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 31519feb ConstDB: 0 ShapeSum: 5be14a40 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d5f01827

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1785.918 ; gain = 50.898
Post Restoration Checksum: NetGraph: f0cf86a2 NumContArr: e5209185 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d5f01827

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1785.918 ; gain = 50.898

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d5f01827

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1792.539 ; gain = 57.520

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d5f01827

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1792.539 ; gain = 57.520
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 103b2fe1f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1818.297 ; gain = 83.277
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.922  | TNS=0.000  | WHS=-0.150 | THS=-170.516|

Phase 2 Router Initialization | Checksum: 196096ab5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1835.914 ; gain = 100.895

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23724
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23724
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ed2f2a0e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1874.242 ; gain = 139.223

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5239
 Number of Nodes with overlaps = 669
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.944  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22aad6780

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 1874.242 ; gain = 139.223
Phase 4 Rip-up And Reroute | Checksum: 22aad6780

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1874.242 ; gain = 139.223

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f86d3c39

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1874.242 ; gain = 139.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.952  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1f86d3c39

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 1874.242 ; gain = 139.223

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f86d3c39

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 1874.242 ; gain = 139.223
Phase 5 Delay and Skew Optimization | Checksum: 1f86d3c39

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 1874.242 ; gain = 139.223

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 166600f68

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1874.242 ; gain = 139.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.952  | TNS=0.000  | WHS=0.060  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17c3fdaac

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1874.242 ; gain = 139.223
Phase 6 Post Hold Fix | Checksum: 17c3fdaac

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1874.242 ; gain = 139.223

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.43347 %
  Global Horizontal Routing Utilization  = 8.61648 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15e8ca4ea

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1874.242 ; gain = 139.223

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15e8ca4ea

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1874.242 ; gain = 139.223

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f19511ee

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1874.242 ; gain = 139.223

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.989  | TNS=0.000  | WHS=0.062  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 1449dae6d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 1874.242 ; gain = 139.223
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 1874.242 ; gain = 139.223

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 1874.242 ; gain = 160.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1874.242 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1874.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.runs/impl_2/spiking_Web_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1874.242 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file spiking_Web_drc_routed.rpt -pb spiking_Web_drc_routed.pb -rpx spiking_Web_drc_routed.rpx
Command: report_drc -file spiking_Web_drc_routed.rpt -pb spiking_Web_drc_routed.pb -rpx spiking_Web_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.runs/impl_2/spiking_Web_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file spiking_Web_methodology_drc_routed.rpt -pb spiking_Web_methodology_drc_routed.pb -rpx spiking_Web_methodology_drc_routed.rpx
Command: report_methodology -file spiking_Web_methodology_drc_routed.rpt -pb spiking_Web_methodology_drc_routed.pb -rpx spiking_Web_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.runs/impl_2/spiking_Web_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1874.242 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file spiking_Web_power_routed.rpt -pb spiking_Web_power_summary_routed.pb -rpx spiking_Web_power_routed.rpx
Command: report_power -file spiking_Web_power_routed.rpt -pb spiking_Web_power_summary_routed.pb -rpx spiking_Web_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1874.242 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file spiking_Web_route_status.rpt -pb spiking_Web_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file spiking_Web_timing_summary_routed.rpt -pb spiking_Web_timing_summary_routed.pb -rpx spiking_Web_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file spiking_Web_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file spiking_Web_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file spiking_Web_bus_skew_routed.rpt -pb spiking_Web_bus_skew_routed.pb -rpx spiking_Web_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan 20 18:45:52 2021...
