	component nios_arch is
		port (
			clk_clk          : in    std_logic                    := 'X';             -- clk
			reset_reset_n    : in    std_logic                    := 'X';             -- reset_n
			memory_mem_ca    : out   std_logic_vector(9 downto 0);                    -- mem_ca
			memory_mem_ck    : out   std_logic_vector(0 downto 0);                    -- mem_ck
			memory_mem_ck_n  : out   std_logic_vector(0 downto 0);                    -- mem_ck_n
			memory_mem_cke   : out   std_logic_vector(0 downto 0);                    -- mem_cke
			memory_mem_cs_n  : out   std_logic_vector(0 downto 0);                    -- mem_cs_n
			memory_mem_dm    : out   std_logic_vector(0 downto 0);                    -- mem_dm
			memory_mem_dq    : inout std_logic_vector(7 downto 0) := (others => 'X'); -- mem_dq
			memory_mem_dqs   : inout std_logic_vector(0 downto 0) := (others => 'X'); -- mem_dqs
			memory_mem_dqs_n : inout std_logic_vector(0 downto 0) := (others => 'X'); -- mem_dqs_n
			oct_rzqin        : in    std_logic                    := 'X'              -- rzqin
		);
	end component nios_arch;

