{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541585353893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541585353901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 05:09:13 2018 " "Processing started: Wed Nov 07 05:09:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541585353901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541585353901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off block_move_t -c bounce " "Command: quartus_map --read_settings_files=on --write_settings_files=off block_move_t -c bounce" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541585353901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541585355139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541585355139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaden reimer/documents/ece241/lab7/part2/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jaden reimer/documents/ece241/lab7/part2/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../Part2/vga_adapter/vga_pll.v" "" { Text "C:/Users/Jaden Reimer/Documents/ECE241/Lab7/Part2/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541585374716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541585374716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaden reimer/documents/ece241/lab7/part2/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jaden reimer/documents/ece241/lab7/part2/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../Part2/vga_adapter/vga_controller.v" "" { Text "C:/Users/Jaden Reimer/Documents/ECE241/Lab7/Part2/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541585374724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541585374724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaden reimer/documents/ece241/lab7/part2/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jaden reimer/documents/ece241/lab7/part2/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../Part2/vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Jaden Reimer/Documents/ECE241/Lab7/Part2/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541585374733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541585374733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaden reimer/documents/ece241/lab7/part2/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jaden reimer/documents/ece241/lab7/part2/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../Part2/vga_adapter/vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/ECE241/Lab7/Part2/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541585374742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541585374742 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "vga_adapter.v squareAnimation.v(28) " "Verilog HDL File I/O error at squareAnimation.v(28): can't open Verilog Design File \"vga_adapter.v\"" {  } { { "../../../../Downloads/squareAnimation.v" "" { Text "C:/Users/Jaden Reimer/Downloads/squareAnimation.v" 28 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541585374753 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "bounce squareAnimation.v(31) " "Ignored design unit \"bounce\" at squareAnimation.v(31) due to previous errors" {  } { { "../../../../Downloads/squareAnimation.v" "" { Text "C:/Users/Jaden Reimer/Downloads/squareAnimation.v" 31 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1541585374754 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fsm squareAnimation.v(90) " "Ignored design unit \"fsm\" at squareAnimation.v(90) due to previous errors" {  } { { "../../../../Downloads/squareAnimation.v" "" { Text "C:/Users/Jaden Reimer/Downloads/squareAnimation.v" 90 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1541585374754 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "squareAnimation.v(189) " "Verilog HDL warning at squareAnimation.v(189): extended using \"x\" or \"z\"" {  } { { "../../../../Downloads/squareAnimation.v" "" { Text "C:/Users/Jaden Reimer/Downloads/squareAnimation.v" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1541585374754 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control squareAnimation.v(134) " "Ignored design unit \"control\" at squareAnimation.v(134) due to previous errors" {  } { { "../../../../Downloads/squareAnimation.v" "" { Text "C:/Users/Jaden Reimer/Downloads/squareAnimation.v" 134 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1541585374754 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath squareAnimation.v(244) " "Ignored design unit \"datapath\" at squareAnimation.v(244) due to previous errors" {  } { { "../../../../Downloads/squareAnimation.v" "" { Text "C:/Users/Jaden Reimer/Downloads/squareAnimation.v" 244 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1541585374754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaden reimer/downloads/squareanimation.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/jaden reimer/downloads/squareanimation.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541585374755 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541585374873 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 07 05:09:34 2018 " "Processing ended: Wed Nov 07 05:09:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541585374873 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541585374873 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541585374873 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541585374873 ""}
