#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Oct  2 22:26:59 2024
# Process ID: 5232
# Current directory: D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10836 D:\pcb\15_EISLER_A7\ELSLER_FPGA\EISLER_A7_TEST\project_1.xpr
# Log file: D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/vivado.log
# Journal file: D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.xpr
update_compile_order -fileset sources_1
close_project
open_project D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
add_files -norecurse -scan_for_includes {D:/pcb/15_EISLER_A7/ELSLER_FPGA/CAM_0V7670_HDMI/srcs/sources_1/imports/TMDS_encoder.vhd D:/pcb/15_EISLER_A7/ELSLER_FPGA/CAM_0V7670_HDMI/srcs/sources_1/imports/dvid.vhd}
import_files -norecurse {D:/pcb/15_EISLER_A7/ELSLER_FPGA/CAM_0V7670_HDMI/srcs/sources_1/imports/TMDS_encoder.vhd D:/pcb/15_EISLER_A7/ELSLER_FPGA/CAM_0V7670_HDMI/srcs/sources_1/imports/dvid.vhd}
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {125.000} CONFIG.CLKOUT4_REQUESTED_PHASE {180.000} CONFIG.MMCM_CLKFBOUT_MULT_F {8.750} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.000} CONFIG.MMCM_CLKOUT1_DIVIDE {35} CONFIG.MMCM_CLKOUT2_DIVIDE {73} CONFIG.MMCM_CLKOUT3_DIVIDE {7} CONFIG.MMCM_CLKOUT3_PHASE {180.000} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT1_JITTER {130.483} CONFIG.CLKOUT1_PHASE_ERROR {106.803} CONFIG.CLKOUT2_JITTER {181.660} CONFIG.CLKOUT2_PHASE_ERROR {106.803} CONFIG.CLKOUT3_JITTER {209.842} CONFIG.CLKOUT3_PHASE_ERROR {106.803} CONFIG.CLKOUT4_JITTER {130.483} CONFIG.CLKOUT4_PHASE_ERROR {106.803}] [get_ips design_1_clk_wiz_0_0]
generate_target all [get_files  D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.srcs/sources_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci]
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
export_ip_user_files -of_objects [get_files D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.srcs/sources_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci] -no_script -sync -force -quiet
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs design_1_clk_wiz_0_0_synth_1 -jobs 4
wait_on_run design_1_clk_wiz_0_0_synth_1
export_simulation -of_objects [get_files D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.srcs/sources_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci] -directory D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.ip_user_files -ipstatic_source_dir D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.cache/compile_simlib/modelsim} {questa=D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.cache/compile_simlib/questa} {riviera=D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.cache/compile_simlib/riviera} {activehdl=D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_project D:/pcb/15_EISLER_A7/ELSLER_FPGA/CAM_0V7670_HDMI/project/project.xpr
update_compile_order -fileset sources_1
close_project
open_project D:/nish/Zinky/project_Zinky_HDMI/project_1/project_1.xpr
update_compile_order -fileset sources_1
current_project project_1
close_project
open_bd_design {D:/nish/Zinky/project_Zinky_HDMI/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
close_project
open_project D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xlconstant_0/dout]
endgroup
set_property name cec [get_bd_ports dout_0]
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
make_wrapper -files [get_files D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/design_1_wrapper.xsa
startgroup
set_property -dict [list CONFIG.CONST_VAL {1}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/design_1_wrapper.xsa
close_project
open_project D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_project D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
current_project project_7
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_ethernetlite_0_MII] [get_bd_intf_nets axi_ethernetlite_0_MDIO] [get_bd_nets axi_ethernetlite_0_ip2intc_irpt] [get_bd_cells axi_ethernetlite_0]
delete_bd_objs [get_bd_intf_ports mii_rtl_0]
delete_bd_objs [get_bd_intf_ports mdio_rtl_0]
delete_bd_objs [get_bd_nets util_vector_logic_1_Res] [get_bd_cells util_vector_logic_1]
delete_bd_objs [get_bd_nets xlslice_0_Dout]
delete_bd_objs [get_bd_nets xlslice_2_Dout]
delete_bd_objs [get_bd_nets xlslice_1_Dout]
delete_bd_objs [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_cells xlslice_2]
delete_bd_objs [get_bd_cells xlslice_1]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_pxl_x5] [get_bd_nets clk_wiz_0_clk_pxl_x5_180] [get_bd_nets dvi_top_0_tmdsb] [get_bd_nets rst_pix_clk_peripheral_reset] [get_bd_nets dvi_top_0_tmds] [get_bd_cells dvi_top_0]
delete_bd_objs [get_bd_ports TMDS_Data_p]
delete_bd_objs [get_bd_ports TMDS_Data_n]
update_compile_order -fileset sources_1
current_project project_1
current_project project_7
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_active_video] [get_bd_nets v_axi4s_vid_out_0_vid_data] [get_bd_nets vga_0_red] [get_bd_nets vga_0_green] [get_bd_nets vga_0_blue] [get_bd_cells vga_0]
delete_bd_objs [get_bd_ports green_0] [get_bd_ports red_0] [get_bd_ports blue_0]
update_compile_order -fileset sources_1
current_project project_1
current_project project_7
set_property  ip_repo_paths  D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/hw/hw.ipdefs/repo [current_project]
update_ip_catalog
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_hsync] [get_bd_ports vid_hsync_0]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_vsync] [get_bd_ports vid_vsync_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0
endgroup
set_property location {7 2548 1556} [get_bd_cells rgb2dvi_0]
current_project project_1
current_project project_7
connect_bd_intf_net [get_bd_intf_pins rgb2dvi_0/RGB] [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out]
save_bd_design
current_project project_1
startgroup
current_project project_7
create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.1 axi_dynclk_0
endgroup
set_property location {3.5 1028 1470} [get_bd_cells axi_dynclk_0]
set_property location {5.5 1635 1870} [get_bd_cells axi_dynclk_0]
set_property location {5.5 1709 1791} [get_bd_cells axi_dynclk_0]
delete_bd_objs [get_bd_cells rst_pix_clk]
undo
current_project project_1
current_project project_7
set_property location {6 2106 1856} [get_bd_cells axi_vdma_0]
current_project project_1
current_project project_7
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0
endgroup
set_property location {7 2633 1878} [get_bd_cells axis_subset_converter_0]
set_property location {7 2613 1882} [get_bd_cells axis_subset_converter_0]
current_project project_1
current_project project_7
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {3} CONFIG.M_TDATA_NUM_BYTES {3} CONFIG.TDATA_REMAP {tdata[23:0]}] [get_bd_cells axis_subset_converter_0]
set_property location {6.5 2470 1909} [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TUSER_WIDTH.VALUE_SRC USER CONFIG.M_HAS_TKEEP.VALUE_SRC USER CONFIG.M_TUSER_WIDTH.VALUE_SRC USER CONFIG.S_HAS_TKEEP.VALUE_SRC USER CONFIG.S_HAS_TLAST.VALUE_SRC USER CONFIG.M_HAS_TLAST.VALUE_SRC USER] [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TUSER_WIDTH {1} CONFIG.M_TUSER_WIDTH {1} CONFIG.S_HAS_TKEEP {1} CONFIG.S_HAS_TLAST {1} CONFIG.M_HAS_TKEEP {1} CONFIG.M_HAS_TLAST {1} CONFIG.TUSER_REMAP {tuser[0:0]} CONFIG.TKEEP_REMAP {tkeep[2:0]} CONFIG.TLAST_REMAP {tlast[0]}] [get_bd_cells axis_subset_converter_0]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/S_AXIS] [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
save_bd_design
current_project project_1
startgroup
current_project project_7
set_property -dict [list CONFIG.HAS_AXI4_LITE {true}] [get_bd_cells v_tc_0]
endgroup
current_project project_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
close_hw_manager
current_project project_7
disconnect_bd_net /clk_wiz_0_clk_out4 [get_bd_pins v_tc_0/clk]
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_O] [get_bd_pins v_tc_0/clk]
current_project project_1
startgroup
current_project project_7
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1} CONFIG.C_ADDR_WIDTH {12} CONFIG.C_VTG_MASTER_SLAVE {1}] [get_bd_cells v_axi4s_vid_out_0]
endgroup
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins axi_dynclk_0/PXL_CLK_O]
current_project project_1
current_project project_7
connect_bd_net [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins axi_dynclk_0/PXL_CLK_O]
current_project project_1
startgroup
current_project project_7
set_property -dict [list CONFIG.kRstActiveHigh {false} CONFIG.kGenerateSerialClk {false}] [get_bd_cells rgb2dvi_0]
endgroup
current_project project_1
current_project project_7
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_5X_O] [get_bd_pins rgb2dvi_0/SerialClk]
current_project project_1
current_project project_7
connect_bd_net [get_bd_pins axi_dynclk_0/LOCKED_O] [get_bd_pins rgb2dvi_0/aRst_n]
current_project project_1
current_project project_7
connect_bd_net [get_bd_pins axis_subset_converter_0/aclk] [get_bd_pins clk_wiz_0/pxl_clk]
current_project project_1
startgroup
current_project project_7
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins axis_subset_converter_0/aresetn]
set_property location {6.5 2349 2005} [get_bd_cells xlconstant_1]
disconnect_bd_net /xlconstant_0_dout [get_bd_pins v_axi4s_vid_out_0/aclken]
disconnect_bd_net /rst_clk_wiz_0_111M_2_peripheral_aresetn [get_bd_pins v_axi4s_vid_out_0/aresetn]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
current_project project_1
current_project project_7
startgroup
set_property -dict [list CONFIG.c_num_fstores {4} CONFIG.c_s2mm_genlock_mode {2} CONFIG.c_mm2s_linebuffer_depth {2048} CONFIG.c_s2mm_linebuffer_depth {2048} CONFIG.c_mm2s_max_burst_length {32} CONFIG.c_include_s2mm {1}] [get_bd_cells axi_vdma_0]
endgroup
current_project project_1
current_project project_7
current_project project_1
current_project project_7
connect_bd_net [get_bd_pins xlconcat_0/In1] [get_bd_pins axi_timer_0/interrupt]
disconnect_bd_net /axi_timer_0_interrupt [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins axi_vdma_0/mm2s_introut]
disconnect_bd_net /axi_vdma_0_mm2s_introut [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins xlconcat_0/In2] [get_bd_pins axi_timer_0/interrupt]
disconnect_bd_net /axi_timer_0_interrupt [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins axi_vdma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
save_bd_design
current_project project_1
current_project project_7
startgroup
set_property -dict [list CONFIG.NUM_SI {5} CONFIG.NUM_MI {8}] [get_bd_cells microblaze_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/S04_AXI]
save_bd_design
current_project project_1
current_project project_7
current_project project_1
current_project project_7
disconnect_bd_net /clk_wiz_0_clk_out3 [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
disconnect_bd_net /clk_wiz_0_clk_out3 [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins axi_dynclk_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_dynclk_0/REF_CLK_I] [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_dynclk_0/REF_CLK_I] [get_bd_pins microblaze_0_axi_periph/S04_ACLK]
connect_bd_net [get_bd_pins axi_dynclk_0/REF_CLK_I] [get_bd_pins clk_wiz_0/clk_out3]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/S04_ARESETN] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {9}] [get_bd_cells microblaze_0_axi_periph]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {8}] [get_bd_cells microblaze_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dynclk_0/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
current_project project_1
current_project project_7
connect_bd_net [get_bd_pins axi_dynclk_0/s_axi_lite_aresetn] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
current_project project_1
current_project project_7
current_project project_1
current_project project_7
startgroup
set_property -dict [list CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT5_USED {false} CONFIG.CLKOUT6_USED {false} CONFIG.CLK_OUT4_PORT {clk_150} CONFIG.MMCM_CLKOUT3_DIVIDE {25} CONFIG.MMCM_CLKOUT4_DIVIDE {1} CONFIG.MMCM_CLKOUT5_DIVIDE {1} CONFIG.NUM_OUT_CLKS {4}] [get_bd_cells clk_wiz_0]
endgroup
current_project project_1
current_project project_7
delete_bd_objs [get_bd_nets rst_clk_wiz_0_111M_2_peripheral_aresetn]
connect_bd_net [get_bd_pins v_tc_0/s_axi_aresetn] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
current_project project_1
current_project project_7
disconnect_bd_net /v_axi4s_vid_out_0_vtg_ce [get_bd_pins v_tc_0/clken]
current_project project_1
current_project project_7
connect_bd_net [get_bd_pins v_tc_0/s_axi_aclk] [get_bd_pins clk_wiz_0/clk_out3]
delete_bd_objs [get_bd_cells xlconstant_0]
save_bd_design
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_MI {9}] [get_bd_cells microblaze_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M08_AXI] [get_bd_intf_pins v_tc_0/ctrl]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M08_ACLK] [get_bd_pins clk_wiz_0/clk_out3]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M08_ARESETN] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
save_bd_design
disconnect_bd_net /clk_wiz_0_clk_out4 [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk]
current_project project_1
current_project project_7
set_property location {6 1974 291} [get_bd_cells axis_subset_converter_0]
set_property location {5 1482 136} [get_bd_cells axi_vdma_0]
current_project project_1
current_project project_7
current_project project_1
current_project project_7
disconnect_bd_net /clk_wiz_0_clk_out4 [get_bd_pins axis_subset_converter_0/aclk]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out4]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins axis_subset_converter_0/aclk]
connect_bd_net [get_bd_pins axis_subset_converter_0/aclk] [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins v_axi4s_vid_out_0/aclk]
connect_bd_net [get_bd_pins axi_vdma_0/m_axi_s2mm_aclk] [get_bd_pins v_axi4s_vid_out_0/aclk]
connect_bd_net [get_bd_pins axi_vdma_0/s_axis_s2mm_aclk] [get_bd_pins v_axi4s_vid_out_0/aclk]
connect_bd_net [get_bd_pins axi_vdma_0/s_axis_s2mm_aclk] [get_bd_pins mig_7series_0/ui_clk]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (111 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_pix_clk/slowest_sync_clk]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
disconnect_bd_net /clk_wiz_0_clk_out3 [get_bd_pins microblaze_0_axi_periph/S03_ACLK]
disconnect_bd_net /clk_wiz_0_clk_out3 [get_bd_pins microblaze_0_axi_periph/S04_ACLK]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/S03_ACLK] [get_bd_pins mig_7series_0/ui_clk]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/S04_ACLK] [get_bd_pins mig_7series_0/ui_clk]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
disconnect_bd_net /clk_wiz_0_clk_out3 [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins mig_7series_0/ui_clk]
disconnect_bd_net /clk_wiz_0_clk_out3 [get_bd_pins microblaze_0_axi_periph/M06_ACLK]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M06_ACLK] [get_bd_pins mig_7series_0/ui_clk]
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
reset_run design_1_auto_ds_6_synth_1
reset_run design_1_s02_mmu_0_synth_1
assign_bd_address
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
startgroup
current_project project_1
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project project_7
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXI_S2MM] [get_bd_intf_nets microblaze_0_axi_periph_M06_AXI] [get_bd_intf_nets axi_vdma_0_M_AXI_MM2S] [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S] [get_bd_nets axi_vdma_0_mm2s_introut] [get_bd_nets axi_vdma_0_s2mm_introut] [get_bd_cells axi_vdma_0]
save_bd_design
make_wrapper -files [get_files D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/design_1.bd] -top
current_project project_1
write_hw_platform -fixed -include_bit -force -file D:/nish/Zinky/Zybo-Z7-20-HDMI-hw.xpr/project_1/design_1_wrapper.xsa
current_project project_7
open_bd_design {D:/pcb/15_EISLER_A7/ELSLER_FPGA/project_7/project_7.srcs/sources_1/bd/design_1/design_1.bd}
close_project
