```verilog
assign out = (a & b) | ((~a & ~b) | (~c & ~b));
endmodule
```