{
  "design": {
    "design_info": {
      "boundary_crc": "0xC5488E2E06E836F7",
      "device": "xc7z020clg400-1",
      "name": "Multi_convo_core",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "Convo_core_0": "",
      "blk_mem_gen_0": "",
      "accumulator_0": ""
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "Multi_convo_core_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "weight_size_1_16_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "init_signal_0": {
        "direction": "I"
      },
      "width_input_img_0": {
        "direction": "I",
        "left": "11",
        "right": "0"
      },
      "en_0": {
        "direction": "I"
      },
      "out_psum2_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "channel_input_img_0": {
        "direction": "I",
        "left": "11",
        "right": "0"
      },
      "out_psum3_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "channel_end_0": {
        "direction": "O"
      },
      "out_psum1_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "weight_end_0": {
        "direction": "O"
      },
      "stride_0": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BRAM_out_dout": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "in_psum1_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "in_psum2_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "in_psum3_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "no_channel_0": {
        "direction": "I",
        "left": "10",
        "right": "0"
      },
      "no_entry_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "out_psum0_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "addr_out": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "out_din": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "BRAM_img_sel_0": {
        "direction": "I"
      }
    },
    "components": {
      "Convo_core_0": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "Convo_core.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "Convo_core.bd"
          },
          "ENABLE_DFX": {
            "value": "0"
          },
          "LIST_SIM_BD": {
            "value": "Convo_core.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "Convo_core.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "BRAM_weight_AXI_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "MASTER_TYPE": {
                "value": "OTHER",
                "value_src": "strong"
              },
              "MEM_ECC": {
                "value": "NONE",
                "value_src": "strong"
              },
              "MEM_SIZE": {
                "value": "8192",
                "value_src": "strong"
              },
              "MEM_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "READ_LATENCY": {
                "value": "1",
                "value_src": "strong"
              }
            }
          },
          "BRAM_weight_AXI_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "MASTER_TYPE": {
                "value": "OTHER",
                "value_src": "strong"
              },
              "MEM_ECC": {
                "value": "NONE",
                "value_src": "strong"
              },
              "MEM_SIZE": {
                "value": "8192",
                "value_src": "strong"
              },
              "MEM_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "READ_LATENCY": {
                "value": "1",
                "value_src": "strong"
              }
            }
          },
          "BRAM_weight_AXI_2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "MASTER_TYPE": {
                "value": "OTHER",
                "value_src": "strong"
              },
              "MEM_ECC": {
                "value": "NONE",
                "value_src": "strong"
              },
              "MEM_SIZE": {
                "value": "8192",
                "value_src": "strong"
              },
              "MEM_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "READ_LATENCY": {
                "value": "1",
                "value_src": "strong"
              }
            }
          },
          "BRAM_weight_AXI_3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "MASTER_TYPE": {
                "value": "OTHER",
                "value_src": "strong"
              },
              "MEM_ECC": {
                "value": "NONE",
                "value_src": "strong"
              },
              "MEM_SIZE": {
                "value": "8192",
                "value_src": "strong"
              },
              "MEM_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "READ_LATENCY": {
                "value": "1",
                "value_src": "strong"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst:rst_0",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "Multi_convo_core_clk_0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "out_psum0": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "out_psum1": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "out_psum2": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "out_psum3": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "out_psum_vld": {
            "direction": "O"
          },
          "stride": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "width_input_img": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "channel_input_img": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "init_signal": {
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "channel_end": {
            "direction": "O"
          },
          "weight_size_1_16": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "weight_end": {
            "direction": "O"
          },
          "accum_done": {
            "direction": "I"
          },
          "BRAM_img_sel": {
            "direction": "I"
          },
          "BRAM_img_AXI_addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_img_AXI_din": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_img_AXI_dout": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_img_AXI_en": {
            "direction": "I"
          },
          "BRAM_img_AXI_rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "strong"
              }
            }
          },
          "BRAM_img_AXI_wen": {
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        },
        "post_compiled_compname": "Convo_core_inst_0",
        "architecture": "zynq",
        "variant_info": {
          "Convo_core.bd": {
            "scoped_diagram": "Convo_core_inst_0.bd",
            "design_checksum": "0x77B6649C",
            "ref_name": "Convo_core",
            "ref_subinst_path": "Multi_convo_core_Convo_core_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Multi_convo_core_blk_mem_gen_0_0",
        "xci_path": "ip\\Multi_convo_core_blk_mem_gen_0_0\\Multi_convo_core_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "accumulator_0": {
        "vlnv": "xilinx.com:module_ref:accumulator:1.0",
        "xci_name": "Multi_convo_core_accumulator_0_0",
        "xci_path": "ip\\Multi_convo_core_accumulator_0_0\\Multi_convo_core_accumulator_0_0.xci",
        "inst_hier_path": "accumulator_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "accumulator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "Multi_convo_core_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "no_entry": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "no_channel": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "BRAM_rready": {
            "direction": "I"
          },
          "in_psum0": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "in_psum1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "in_psum2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "in_psum3": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "accum_done": {
            "direction": "O"
          },
          "BRAM_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "BRAM_rst",
                "value_src": "constant"
              }
            }
          },
          "BRAM_din": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_dout": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_en": {
            "direction": "O"
          },
          "BRAM_rst": {
            "type": "rst",
            "direction": "O"
          },
          "BRAM_wen": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "BRAM_img_sel_0_1": {
        "ports": [
          "BRAM_img_sel_0",
          "Convo_core_0/BRAM_img_sel"
        ]
      },
      "Convo_core_0_channel_end": {
        "ports": [
          "Convo_core_0/channel_end",
          "channel_end_0"
        ]
      },
      "Convo_core_0_out_psum0": {
        "ports": [
          "Convo_core_0/out_psum0",
          "out_psum0_0",
          "accumulator_0/in_psum0"
        ]
      },
      "Convo_core_0_out_psum1": {
        "ports": [
          "Convo_core_0/out_psum1",
          "out_psum1_0"
        ]
      },
      "Convo_core_0_out_psum2": {
        "ports": [
          "Convo_core_0/out_psum2",
          "out_psum2_0"
        ]
      },
      "Convo_core_0_out_psum3": {
        "ports": [
          "Convo_core_0/out_psum3",
          "out_psum3_0"
        ]
      },
      "Convo_core_0_out_psum_vld": {
        "ports": [
          "Convo_core_0/out_psum_vld",
          "accumulator_0/BRAM_rready"
        ]
      },
      "Convo_core_0_weight_end": {
        "ports": [
          "Convo_core_0/weight_end",
          "weight_end_0"
        ]
      },
      "accum_done_1": {
        "ports": [
          "accumulator_0/accum_done",
          "Convo_core_0/accum_done"
        ]
      },
      "accumulator_0_BRAM_addr": {
        "ports": [
          "accumulator_0/BRAM_addr",
          "blk_mem_gen_0/addra",
          "addr_out"
        ]
      },
      "accumulator_0_BRAM_clk": {
        "ports": [
          "accumulator_0/BRAM_clk",
          "blk_mem_gen_0/clka"
        ]
      },
      "accumulator_0_BRAM_din": {
        "ports": [
          "accumulator_0/BRAM_din",
          "blk_mem_gen_0/dina",
          "out_din"
        ]
      },
      "accumulator_0_BRAM_en": {
        "ports": [
          "accumulator_0/BRAM_en",
          "blk_mem_gen_0/ena"
        ]
      },
      "accumulator_0_BRAM_rst": {
        "ports": [
          "accumulator_0/BRAM_rst",
          "blk_mem_gen_0/rsta"
        ]
      },
      "accumulator_0_BRAM_wen": {
        "ports": [
          "accumulator_0/BRAM_wen",
          "blk_mem_gen_0/wea"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "BRAM_out_dout",
          "accumulator_0/BRAM_dout"
        ]
      },
      "channel_input_img_0_1": {
        "ports": [
          "channel_input_img_0",
          "Convo_core_0/channel_input_img"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk_0",
          "Convo_core_0/clk",
          "accumulator_0/clk"
        ]
      },
      "en_0_1": {
        "ports": [
          "en_0",
          "Convo_core_0/en"
        ]
      },
      "in_psum1_0_1": {
        "ports": [
          "in_psum1_0",
          "accumulator_0/in_psum1"
        ]
      },
      "in_psum2_0_1": {
        "ports": [
          "in_psum2_0",
          "accumulator_0/in_psum2"
        ]
      },
      "in_psum3_0_1": {
        "ports": [
          "in_psum3_0",
          "accumulator_0/in_psum3"
        ]
      },
      "init_signal_0_1": {
        "ports": [
          "init_signal_0",
          "Convo_core_0/init_signal"
        ]
      },
      "no_channel_0_1": {
        "ports": [
          "no_channel_0",
          "accumulator_0/no_channel"
        ]
      },
      "no_entry_0_1": {
        "ports": [
          "no_entry_0",
          "accumulator_0/no_entry"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst_0",
          "Convo_core_0/rst",
          "accumulator_0/rst"
        ]
      },
      "stride_0_1": {
        "ports": [
          "stride_0",
          "Convo_core_0/stride"
        ]
      },
      "weight_size_1_16_0_1": {
        "ports": [
          "weight_size_1_16_0",
          "Convo_core_0/weight_size_1_16"
        ]
      },
      "width_input_img_0_1": {
        "ports": [
          "width_input_img_0",
          "Convo_core_0/width_input_img"
        ]
      }
    }
  }
}