{
  "devices": [
    {
      "name": "MM1",
      "type": "PMOS",
      "w": 2.43e-07,
      "l": 2e-08,
      "nf": 9,
      "vt": "SVT"
    },
    {
      "name": "MM0",
      "type": "PMOS",
      "w": 8.1e-08,
      "l": 2e-08,
      "nf": 3,
      "vt": "SVT"
    },
    {
      "name": "MM2",
      "type": "NMOS",
      "w": 8.1e-08,
      "l": 2e-08,
      "nf": 3,
      "vt": "SVT"
    },
    {
      "name": "MM3",
      "type": "NMOS",
      "w": 2.43e-07,
      "l": 2e-08,
      "nf": 9,
      "vt": "SVT"
    }
  ],
  "nets": [
    [
      "MM1.D",
      "MM3.D",
      "Y"
    ],
    [
      "MM1.G",
      "MM0.D",
      "MM2.D",
      "MM3.G",
      "AN"
    ],
    [
      "MM1.S",
      "MM1.B",
      "MM0.S",
      "MM0.B",
      "VDD"
    ],
    [
      "MM0.G",
      "MM2.G",
      "A"
    ],
    [
      "MM2.S",
      "MM2.B",
      "MM3.S",
      "MM3.B",
      "VSS"
    ]
  ],
  "constraints": {
    "pair_map": {
      "MM3": "MM1",
      "MM1": "MM3",
      "MM2": "MM0",
      "MM0": "MM2"
    },
    "row_pitch": 0.27,
    "poly_pitch": 0.054,
    "y_pmos": 1.0,
    "y_nmos": 0.0
  }
}