// Seed: 3105568852
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  assign module_1.id_1 = 0;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd55,
    parameter id_4 = 32'd90
) (
    output supply1 id_0,
    input wor id_1,
    input wire _id_2,
    output uwire id_3,
    input wor _id_4
);
  logic id_6;
  ;
  logic [7:0][-1 : -1] id_7;
  wire id_8;
  tri1 [id_4 : 1] id_9;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_9,
      id_6,
      id_8,
      id_6,
      id_8,
      id_8,
      id_8
  );
  assign id_8 = id_6;
  wire  id_10;
  logic id_11;
  ;
  logic [7:0] id_12;
  assign id_9 = -1;
  assign id_0 = id_12[id_2];
  wire id_13;
  assign id_7[""] = id_4;
endmodule
