

================================================================
== Synthesis Summary Report of 'loop_pipeline'
================================================================
+ General Information: 
    * Date:           Fri May 17 11:06:09 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |                 Modules                 | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |                 & Loops                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ loop_pipeline                          |     -|  0.00|      441|  4.410e+03|         -|      442|     -|        no|  2 (~0%)|  1 (~0%)|  1236 (1%)|  1493 (2%)|    -|
    | + loop_pipeline_Pipeline_1              |     -|  0.00|       23|    230.000|         -|       23|     -|        no|        -|        -|   25 (~0%)|   75 (~0%)|    -|
    |  o Loop 1                               |     -|  7.30|       21|    210.000|         3|        1|    20|       yes|        -|        -|          -|          -|    -|
    | + loop_pipeline_Pipeline_LOOP_I_LOOP_J  |     -|  0.94|      405|  4.050e+03|         -|      405|     -|        no|        -|  1 (~0%)|  114 (~0%)|  192 (~0%)|    -|
    |  o LOOP_I_LOOP_J                        |     -|  7.30|      403|  4.030e+03|         5|        1|   400|       yes|        -|        -|          -|          -|    -|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface    | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|              | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_a_port | 5 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 24     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | ap_return | 0x10   | 32    | R      | Data signal of ap_return         |                                                                      |
| s_axi_control | A_1       | 0x18   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | A_2       | 0x1c   | 32    | W      | Data signal of A                 |                                                                      |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| A        | in        | ap_int<5>* |
| return   | out       | ap_int<20> |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                             |
+----------+---------------+-----------+----------+-------------------------------------+
| A        | m_axi_a_port  | interface |          |                                     |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x18 range=32       |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x1c range=32       |
| return   | s_axi_control | register  |          | name=ap_return offset=0x10 range=32 |
+----------+---------------+-----------+----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------+------------------------+
| HW Interface | Direction | Length | Width | Loop      | Loop Location          |
+--------------+-----------+--------+-------+-----------+------------------------+
| m_axi_a_port | read      | 20     | 8     | anonymous | loop_pipeline.cpp:27:3 |
+--------------+-----------+--------+-------+-----------+------------------------+

* All M_AXI Variable Accesses
+--------------+----------+------------------------+-----------+--------------+--------+-----------+------------------------+------------+------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location        | Direction | Burst Status | Length | Loop      | Loop Location          | Resolution | Problem                                                                                              |
+--------------+----------+------------------------+-----------+--------------+--------+-----------+------------------------+------------+------------------------------------------------------------------------------------------------------+
| m_axi_a_port | A        | loop_pipeline.cpp:27:3 | read      | Widen Fail   |        | anonymous | loop_pipeline.cpp:27:3 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_a_port | A        | loop_pipeline.cpp:27:3 | read      | Inferred     | 20     | anonymous | loop_pipeline.cpp:27:3 |            |                                                                                                      |
+--------------+----------+------------------------+-----------+--------------+--------+-----------+------------------------+------------+------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                    | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------------------------+-----+--------+------------+-----+--------+---------+
| + loop_pipeline                         | 1   |        |            |     |        |         |
|  + loop_pipeline_Pipeline_1             | 0   |        |            |     |        |         |
|    empty_fu_96_p2                       | -   |        | empty      | add | fabric | 0       |
|  + loop_pipeline_Pipeline_LOOP_I_LOOP_J | 1   |        |            |     |        |         |
|    add_ln32_fu_115_p2                   | -   |        | add_ln32   | add | fabric | 0       |
|    add_ln32_1_fu_162_p2                 | -   |        | add_ln32_1 | add | fabric | 0       |
|    mac_muladd_5ns_5s_20s_20_4_1_U4      | 1   |        | mul_ln34   | mul | dsp48  | 3       |
|    mac_muladd_5ns_5s_20s_20_4_1_U4      | 1   |        | add_ln34   | add | dsp48  | 3       |
|    add_ln33_fu_143_p2                   | -   |        | add_ln33   | add | fabric | 0       |
+-----------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------+------+------+--------+----------+---------+------+---------+
| Name            | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------------+------+------+--------+----------+---------+------+---------+
| + loop_pipeline | 2    | 0    |        |          |         |      |         |
|   A_buff_U      | -    | -    |        | A_buff   | ram_1p  | auto | 1       |
+-----------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+---------+---------------------------------------+----------------------------+
| Type      | Options | Location                              | Messages                   |
+-----------+---------+---------------------------------------+----------------------------+
| realprobe |         | loop_pipeline.cpp:24 in loop_pipeline | unknown HLS pragma ignored |
+-----------+---------+---------------------------------------+----------------------------+

* Valid Pragma Syntax
+-----------+--------------------------------------------------------+-----------------------------------------------+
| Type      | Options                                                | Location                                      |
+-----------+--------------------------------------------------------+-----------------------------------------------+
| interface | m_axi port = A depth=20 offset = slave bundle = a_port | loop_pipeline.cpp:22 in loop_pipeline         |
| interface | s_axilite port=return                                  | loop_pipeline.cpp:23 in loop_pipeline, return |
+-----------+--------------------------------------------------------+-----------------------------------------------+


