ARM GAS  /tmp/cc74LwcZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"bluenrg_hal_aci.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c"
  20              		.section	.text.aci_hal_get_fw_build_number,"ax",%progbits
  21              		.align	1
  22              		.global	aci_hal_get_fw_build_number
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	aci_hal_get_fw_build_number:
  28              	.LVL0:
  29              	.LFB292:
   1:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** /**
   2:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   ******************************************************************************
   3:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   * @file    bluenrg_hal_aci.c
   4:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   * @author  AMS - HEA&RF BU
   5:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   * @brief   File with HCI commands for BlueNRG FW6.0 and above
   6:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   ******************************************************************************
   7:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   * @attention
   8:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   *
   9:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   * Copyright (c) 2013 STMicroelectronics.
  10:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   * All rights reserved.
  11:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   *
  12:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   * in the root directory of this software component.
  14:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   *
  16:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   ******************************************************************************
  17:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   */
  18:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #include "bluenrg_types.h"
  19:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #include "bluenrg_def.h"
  20:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #include "hci_const.h"
  21:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #include "bluenrg_aci_const.h"
  22:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #include "bluenrg_hal_aci.h"
  23:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #include "bluenrg_gatt_server.h"
  24:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #include "bluenrg_gap.h"
  25:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  26:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #define MIN(a,b)            ((a) < (b) )? (a) : (b)
  27:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #define MAX(a,b)            ((a) > (b) )? (a) : (b)
  28:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  29:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_get_fw_build_number(uint16_t *build_number)
ARM GAS  /tmp/cc74LwcZ.s 			page 2


  30:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
  30              		.loc 1 30 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 32
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 30 1 is_stmt 0 view .LVU1
  35 0000 10B5     		push	{r4, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 14, -4
  40 0002 88B0     		sub	sp, sp, #32
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 40
  43 0004 0446     		mov	r4, r0
  31:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
  44              		.loc 1 31 3 is_stmt 1 view .LVU2
  32:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   hal_get_fw_build_number_rp rp;
  45              		.loc 1 32 3 view .LVU3
  33:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
  34:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
  46              		.loc 1 34 3 view .LVU4
  47 0006 0021     		movs	r1, #0
  48 0008 0291     		str	r1, [sp, #8]
  49 000a 0391     		str	r1, [sp, #12]
  50 000c 0491     		str	r1, [sp, #16]
  51 000e 0591     		str	r1, [sp, #20]
  52 0010 0691     		str	r1, [sp, #24]
  53 0012 0791     		str	r1, [sp, #28]
  35:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
  54              		.loc 1 35 3 view .LVU5
  55              		.loc 1 35 10 is_stmt 0 view .LVU6
  56 0014 3F23     		movs	r3, #63
  57 0016 ADF80830 		strh	r3, [sp, #8]	@ movhi
  36:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_GET_FW_BUILD_NUMBER;
  58              		.loc 1 36 3 is_stmt 1 view .LVU7
  37:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &rp;
  59              		.loc 1 37 3 view .LVU8
  60              		.loc 1 37 13 is_stmt 0 view .LVU9
  61 001a 01AB     		add	r3, sp, #4
  62 001c 0693     		str	r3, [sp, #24]
  38:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(rp);
  63              		.loc 1 38 3 is_stmt 1 view .LVU10
  64              		.loc 1 38 11 is_stmt 0 view .LVU11
  65 001e 0323     		movs	r3, #3
  66 0020 0793     		str	r3, [sp, #28]
  39:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
  40:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
  67              		.loc 1 40 3 is_stmt 1 view .LVU12
  68              		.loc 1 40 7 is_stmt 0 view .LVU13
  69 0022 02A8     		add	r0, sp, #8
  70              	.LVL1:
  71              		.loc 1 40 7 view .LVU14
  72 0024 FFF7FEFF 		bl	hci_send_req
  73              	.LVL2:
  74              		.loc 1 40 6 view .LVU15
  75 0028 0028     		cmp	r0, #0
ARM GAS  /tmp/cc74LwcZ.s 			page 3


  76 002a 07DB     		blt	.L3
  41:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
  42:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
  43:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if(rp.status)
  77              		.loc 1 43 3 is_stmt 1 view .LVU16
  78              		.loc 1 43 8 is_stmt 0 view .LVU17
  79 002c 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
  80              		.loc 1 43 5 view .LVU18
  81 0030 10B9     		cbnz	r0, .L2
  44:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return rp.status;
  45:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
  46:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   *build_number = rp.build_number;
  82              		.loc 1 46 3 is_stmt 1 view .LVU19
  83              		.loc 1 46 21 is_stmt 0 view .LVU20
  84 0032 BDF80530 		ldrh	r3, [sp, #5]	@ unaligned
  85              		.loc 1 46 17 view .LVU21
  86 0036 2380     		strh	r3, [r4]	@ movhi
  47:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
  48:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return 0;
  87              		.loc 1 48 3 is_stmt 1 view .LVU22
  88              	.L2:
  49:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
  89              		.loc 1 49 1 is_stmt 0 view .LVU23
  90 0038 08B0     		add	sp, sp, #32
  91              	.LCFI2:
  92              		.cfi_remember_state
  93              		.cfi_def_cfa_offset 8
  94              		@ sp needed
  95 003a 10BD     		pop	{r4, pc}
  96              	.LVL3:
  97              	.L3:
  98              	.LCFI3:
  99              		.cfi_restore_state
  41:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 100              		.loc 1 41 12 view .LVU24
 101 003c FF20     		movs	r0, #255
 102 003e FBE7     		b	.L2
 103              		.cfi_endproc
 104              	.LFE292:
 106              		.section	.text.aci_hal_write_config_data,"ax",%progbits
 107              		.align	1
 108              		.global	aci_hal_write_config_data
 109              		.syntax unified
 110              		.thumb
 111              		.thumb_func
 113              	aci_hal_write_config_data:
 114              	.LVL4:
 115              	.LFB293:
  50:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  51:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_write_config_data(uint8_t offset, 
  52:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****                                     uint8_t len,
  53:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****                                     const uint8_t *val)
  54:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 116              		.loc 1 54 1 is_stmt 1 view -0
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 160
 119              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc74LwcZ.s 			page 4


 120              		.loc 1 54 1 is_stmt 0 view .LVU26
 121 0000 10B5     		push	{r4, lr}
 122              	.LCFI4:
 123              		.cfi_def_cfa_offset 8
 124              		.cfi_offset 4, -8
 125              		.cfi_offset 14, -4
 126 0002 A8B0     		sub	sp, sp, #160
 127              	.LCFI5:
 128              		.cfi_def_cfa_offset 168
 129 0004 0C46     		mov	r4, r1
  55:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 130              		.loc 1 55 3 is_stmt 1 view .LVU27
  56:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   uint8_t status;
 131              		.loc 1 56 3 view .LVU28
  57:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
 132              		.loc 1 57 3 view .LVU29
  58:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   uint8_t indx = 0;
 133              		.loc 1 58 3 view .LVU30
 134              	.LVL5:
  59:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     
  60:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 135              		.loc 1 60 3 view .LVU31
 136              		.loc 1 60 6 is_stmt 0 view .LVU32
 137 0006 7E29     		cmp	r1, #126
 138 0008 29D8     		bhi	.L7
 139 000a 1146     		mov	r1, r2
 140              	.LVL6:
  61:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_INVALID_PARAMS;
  62:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  63:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   buffer[indx] = offset;
 141              		.loc 1 63 3 is_stmt 1 view .LVU33
 142              		.loc 1 63 16 is_stmt 0 view .LVU34
 143 000c 8DF80400 		strb	r0, [sp, #4]
  64:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   indx++;
 144              		.loc 1 64 3 is_stmt 1 view .LVU35
 145              	.LVL7:
  65:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     
  66:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   buffer[indx] = len;
 146              		.loc 1 66 3 view .LVU36
 147              		.loc 1 66 16 is_stmt 0 view .LVU37
 148 0010 8DF80540 		strb	r4, [sp, #5]
  67:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   indx++;
 149              		.loc 1 67 3 is_stmt 1 view .LVU38
 150              	.LVL8:
  68:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****         
  69:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memcpy(buffer + indx, val, len);
 151              		.loc 1 69 3 view .LVU39
 152 0014 2246     		mov	r2, r4
 153              	.LVL9:
 154              		.loc 1 69 3 is_stmt 0 view .LVU40
 155 0016 0DF10600 		add	r0, sp, #6
 156              	.LVL10:
 157              		.loc 1 69 3 view .LVU41
 158 001a FFF7FEFF 		bl	memcpy
 159              	.LVL11:
  70:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   indx +=  len;
 160              		.loc 1 70 3 is_stmt 1 view .LVU42
ARM GAS  /tmp/cc74LwcZ.s 			page 5


 161              		.loc 1 70 8 is_stmt 0 view .LVU43
 162 001e 0234     		adds	r4, r4, #2
 163 0020 E4B2     		uxtb	r4, r4
 164              	.LVL12:
  71:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  72:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 165              		.loc 1 72 3 is_stmt 1 view .LVU44
 166 0022 0021     		movs	r1, #0
 167 0024 2291     		str	r1, [sp, #136]
 168 0026 2391     		str	r1, [sp, #140]
 169 0028 2491     		str	r1, [sp, #144]
 170 002a 2591     		str	r1, [sp, #148]
 171 002c 2691     		str	r1, [sp, #152]
 172 002e 2791     		str	r1, [sp, #156]
  73:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 173              		.loc 1 73 3 view .LVU45
 174              		.loc 1 73 10 is_stmt 0 view .LVU46
 175 0030 3F23     		movs	r3, #63
 176 0032 ADF88830 		strh	r3, [sp, #136]	@ movhi
  74:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 177              		.loc 1 74 3 is_stmt 1 view .LVU47
 178              		.loc 1 74 10 is_stmt 0 view .LVU48
 179 0036 0C23     		movs	r3, #12
 180 0038 ADF88A30 		strh	r3, [sp, #138]	@ movhi
  75:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.cparam = (void *)buffer;
 181              		.loc 1 75 3 is_stmt 1 view .LVU49
 182              		.loc 1 75 13 is_stmt 0 view .LVU50
 183 003c 01AB     		add	r3, sp, #4
 184 003e 2493     		str	r3, [sp, #144]
  76:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.clen = indx;
 185              		.loc 1 76 3 is_stmt 1 view .LVU51
 186              		.loc 1 76 11 is_stmt 0 view .LVU52
 187 0040 2594     		str	r4, [sp, #148]
  77:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 188              		.loc 1 77 3 is_stmt 1 view .LVU53
 189              		.loc 1 77 13 is_stmt 0 view .LVU54
 190 0042 0DF18703 		add	r3, sp, #135
 191 0046 2693     		str	r3, [sp, #152]
  78:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 192              		.loc 1 78 3 is_stmt 1 view .LVU55
 193              		.loc 1 78 11 is_stmt 0 view .LVU56
 194 0048 0123     		movs	r3, #1
 195 004a 2793     		str	r3, [sp, #156]
  79:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  80:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 196              		.loc 1 80 3 is_stmt 1 view .LVU57
 197              		.loc 1 80 7 is_stmt 0 view .LVU58
 198 004c 22A8     		add	r0, sp, #136
 199 004e FFF7FEFF 		bl	hci_send_req
 200              	.LVL13:
 201              		.loc 1 80 6 view .LVU59
 202 0052 0028     		cmp	r0, #0
 203 0054 05DB     		blt	.L8
  81:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
  82:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  83:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return status;
 204              		.loc 1 83 3 is_stmt 1 view .LVU60
ARM GAS  /tmp/cc74LwcZ.s 			page 6


 205              		.loc 1 83 10 is_stmt 0 view .LVU61
 206 0056 9DF88700 		ldrb	r0, [sp, #135]	@ zero_extendqisi2
 207              	.LVL14:
 208              	.L6:
  84:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 209              		.loc 1 84 1 view .LVU62
 210 005a 28B0     		add	sp, sp, #160
 211              	.LCFI6:
 212              		.cfi_remember_state
 213              		.cfi_def_cfa_offset 8
 214              		@ sp needed
 215 005c 10BD     		pop	{r4, pc}
 216              	.LVL15:
 217              	.L7:
 218              	.LCFI7:
 219              		.cfi_restore_state
  61:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 220              		.loc 1 61 12 view .LVU63
 221 005e 4220     		movs	r0, #66
 222              	.LVL16:
  61:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 223              		.loc 1 61 12 view .LVU64
 224 0060 FBE7     		b	.L6
 225              	.LVL17:
 226              	.L8:
  81:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 227              		.loc 1 81 12 view .LVU65
 228 0062 FF20     		movs	r0, #255
 229 0064 F9E7     		b	.L6
 230              		.cfi_endproc
 231              	.LFE293:
 233              		.section	.text.aci_hal_read_config_data,"ax",%progbits
 234              		.align	1
 235              		.global	aci_hal_read_config_data
 236              		.syntax unified
 237              		.thumb
 238              		.thumb_func
 240              	aci_hal_read_config_data:
 241              	.LVL18:
 242              	.LFB294:
  85:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  86:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uin
  87:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 243              		.loc 1 87 1 is_stmt 1 view -0
 244              		.cfi_startproc
 245              		@ args = 0, pretend = 0, frame = 160
 246              		@ frame_needed = 0, uses_anonymous_args = 0
 247              		.loc 1 87 1 is_stmt 0 view .LVU67
 248 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 249              	.LCFI8:
 250              		.cfi_def_cfa_offset 20
 251              		.cfi_offset 4, -20
 252              		.cfi_offset 5, -16
 253              		.cfi_offset 6, -12
 254              		.cfi_offset 7, -8
 255              		.cfi_offset 14, -4
 256 0002 A9B0     		sub	sp, sp, #164
ARM GAS  /tmp/cc74LwcZ.s 			page 7


 257              	.LCFI9:
 258              		.cfi_def_cfa_offset 184
 259 0004 0C46     		mov	r4, r1
 260 0006 1646     		mov	r6, r2
 261 0008 1D46     		mov	r5, r3
  88:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 262              		.loc 1 88 3 is_stmt 1 view .LVU68
  89:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   hal_read_config_data_cp cp;
 263              		.loc 1 89 3 view .LVU69
  90:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   hal_read_config_data_rp rp;
 264              		.loc 1 90 3 view .LVU70
  91:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
  92:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   cp.offset = offset;
 265              		.loc 1 92 3 view .LVU71
 266              		.loc 1 92 13 is_stmt 0 view .LVU72
 267 000a 8DF88400 		strb	r0, [sp, #132]
  93:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
  94:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 268              		.loc 1 94 3 is_stmt 1 view .LVU73
 269 000e 0021     		movs	r1, #0
 270              	.LVL19:
 271              		.loc 1 94 3 is_stmt 0 view .LVU74
 272 0010 2291     		str	r1, [sp, #136]
 273 0012 2391     		str	r1, [sp, #140]
 274 0014 2491     		str	r1, [sp, #144]
 275 0016 2591     		str	r1, [sp, #148]
 276 0018 2691     		str	r1, [sp, #152]
 277 001a 2791     		str	r1, [sp, #156]
  95:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 278              		.loc 1 95 3 is_stmt 1 view .LVU75
 279              		.loc 1 95 10 is_stmt 0 view .LVU76
 280 001c 3F23     		movs	r3, #63
 281              	.LVL20:
 282              		.loc 1 95 10 view .LVU77
 283 001e ADF88830 		strh	r3, [sp, #136]	@ movhi
  96:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 284              		.loc 1 96 3 is_stmt 1 view .LVU78
 285              		.loc 1 96 10 is_stmt 0 view .LVU79
 286 0022 0D23     		movs	r3, #13
 287 0024 ADF88A30 		strh	r3, [sp, #138]	@ movhi
  97:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.cparam = &cp;
 288              		.loc 1 97 3 is_stmt 1 view .LVU80
 289              		.loc 1 97 13 is_stmt 0 view .LVU81
 290 0028 21AB     		add	r3, sp, #132
 291 002a 2493     		str	r3, [sp, #144]
  98:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.clen = sizeof(cp);
 292              		.loc 1 98 3 is_stmt 1 view .LVU82
 293              		.loc 1 98 11 is_stmt 0 view .LVU83
 294 002c 0123     		movs	r3, #1
 295 002e 2593     		str	r3, [sp, #148]
  99:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &rp;
 296              		.loc 1 99 3 is_stmt 1 view .LVU84
 297              		.loc 1 99 13 is_stmt 0 view .LVU85
 298 0030 01AB     		add	r3, sp, #4
 299 0032 2693     		str	r3, [sp, #152]
 100:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(rp);
 300              		.loc 1 100 3 is_stmt 1 view .LVU86
ARM GAS  /tmp/cc74LwcZ.s 			page 8


 301              		.loc 1 100 11 is_stmt 0 view .LVU87
 302 0034 8023     		movs	r3, #128
 303 0036 2793     		str	r3, [sp, #156]
 101:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 102:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 304              		.loc 1 102 3 is_stmt 1 view .LVU88
 305              		.loc 1 102 7 is_stmt 0 view .LVU89
 306 0038 22A8     		add	r0, sp, #136
 307              	.LVL21:
 308              		.loc 1 102 7 view .LVU90
 309 003a FFF7FEFF 		bl	hci_send_req
 310              	.LVL22:
 311              		.loc 1 102 6 view .LVU91
 312 003e 0028     		cmp	r0, #0
 313 0040 16DB     		blt	.L14
 103:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 104:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 105:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if(rp.status)
 314              		.loc 1 105 3 is_stmt 1 view .LVU92
 315              		.loc 1 105 8 is_stmt 0 view .LVU93
 316 0042 9DF80470 		ldrb	r7, [sp, #4]	@ zero_extendqisi2
 317              		.loc 1 105 5 view .LVU94
 318 0046 77B9     		cbnz	r7, .L11
 106:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return rp.status;
 107:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 108:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   *data_len_out_p = rq.rlen-1;
 319              		.loc 1 108 3 is_stmt 1 view .LVU95
 320              		.loc 1 108 28 is_stmt 0 view .LVU96
 321 0048 279B     		ldr	r3, [sp, #156]
 322 004a 03F1FF3C 		add	ip, r3, #-1
 323 004e 5FFA8CFC 		uxtb	ip, ip
 324              		.loc 1 108 19 view .LVU97
 325 0052 86F800C0 		strb	ip, [r6]
 109:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 110:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memcpy(data, rp.data, MIN(data_len, *data_len_out_p));
 326              		.loc 1 110 3 is_stmt 1 view .LVU98
 327 0056 A445     		cmp	ip, r4
 328 0058 08D9     		bls	.L12
 329              		.loc 1 110 3 is_stmt 0 discriminator 1 view .LVU99
 330 005a 2246     		mov	r2, r4
 331              	.L13:
 332              		.loc 1 110 3 discriminator 4 view .LVU100
 333 005c 0DF10501 		add	r1, sp, #5
 334 0060 2846     		mov	r0, r5
 335 0062 FFF7FEFF 		bl	memcpy
 336              	.LVL23:
 111:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 112:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return 0;
 337              		.loc 1 112 3 is_stmt 1 discriminator 4 view .LVU101
 338              	.L11:
 113:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 339              		.loc 1 113 1 is_stmt 0 view .LVU102
 340 0066 3846     		mov	r0, r7
 341 0068 29B0     		add	sp, sp, #164
 342              	.LCFI10:
 343              		.cfi_remember_state
 344              		.cfi_def_cfa_offset 20
ARM GAS  /tmp/cc74LwcZ.s 			page 9


 345              		@ sp needed
 346 006a F0BD     		pop	{r4, r5, r6, r7, pc}
 347              	.LVL24:
 348              	.L12:
 349              	.LCFI11:
 350              		.cfi_restore_state
 110:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 351              		.loc 1 110 3 discriminator 2 view .LVU103
 352 006c 6246     		mov	r2, ip
 353 006e F5E7     		b	.L13
 354              	.L14:
 103:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 355              		.loc 1 103 12 view .LVU104
 356 0070 FF27     		movs	r7, #255
 357 0072 F8E7     		b	.L11
 358              		.cfi_endproc
 359              	.LFE294:
 361              		.section	.text.aci_hal_set_tx_power_level,"ax",%progbits
 362              		.align	1
 363              		.global	aci_hal_set_tx_power_level
 364              		.syntax unified
 365              		.thumb
 366              		.thumb_func
 368              	aci_hal_set_tx_power_level:
 369              	.LVL25:
 370              	.LFB295:
 114:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 115:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
 116:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 371              		.loc 1 116 1 is_stmt 1 view -0
 372              		.cfi_startproc
 373              		@ args = 0, pretend = 0, frame = 32
 374              		@ frame_needed = 0, uses_anonymous_args = 0
 375              		.loc 1 116 1 is_stmt 0 view .LVU106
 376 0000 00B5     		push	{lr}
 377              	.LCFI12:
 378              		.cfi_def_cfa_offset 4
 379              		.cfi_offset 14, -4
 380 0002 89B0     		sub	sp, sp, #36
 381              	.LCFI13:
 382              		.cfi_def_cfa_offset 40
 117:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 383              		.loc 1 117 3 is_stmt 1 view .LVU107
 118:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   hal_set_tx_power_level_cp cp;    
 384              		.loc 1 118 3 view .LVU108
 119:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   uint8_t status;
 385              		.loc 1 119 3 view .LVU109
 120:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     
 121:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   cp.en_high_power = en_high_power;
 386              		.loc 1 121 3 view .LVU110
 387              		.loc 1 121 20 is_stmt 0 view .LVU111
 388 0004 8DF80400 		strb	r0, [sp, #4]
 122:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   cp.pa_level = pa_level;
 389              		.loc 1 122 3 is_stmt 1 view .LVU112
 390              		.loc 1 122 15 is_stmt 0 view .LVU113
 391 0008 8DF80510 		strb	r1, [sp, #5]
 123:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
ARM GAS  /tmp/cc74LwcZ.s 			page 10


 124:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 392              		.loc 1 124 3 is_stmt 1 view .LVU114
 393 000c 0021     		movs	r1, #0
 394              	.LVL26:
 395              		.loc 1 124 3 is_stmt 0 view .LVU115
 396 000e 0291     		str	r1, [sp, #8]
 397 0010 0391     		str	r1, [sp, #12]
 398 0012 0491     		str	r1, [sp, #16]
 399 0014 0591     		str	r1, [sp, #20]
 400 0016 0691     		str	r1, [sp, #24]
 401 0018 0791     		str	r1, [sp, #28]
 125:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 402              		.loc 1 125 3 is_stmt 1 view .LVU116
 403              		.loc 1 125 10 is_stmt 0 view .LVU117
 404 001a 3F23     		movs	r3, #63
 405 001c ADF80830 		strh	r3, [sp, #8]	@ movhi
 126:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 406              		.loc 1 126 3 is_stmt 1 view .LVU118
 407              		.loc 1 126 10 is_stmt 0 view .LVU119
 408 0020 0F23     		movs	r3, #15
 409 0022 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 127:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.cparam = &cp;
 410              		.loc 1 127 3 is_stmt 1 view .LVU120
 411              		.loc 1 127 13 is_stmt 0 view .LVU121
 412 0026 01AB     		add	r3, sp, #4
 413 0028 0493     		str	r3, [sp, #16]
 128:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 414              		.loc 1 128 3 is_stmt 1 view .LVU122
 415              		.loc 1 128 11 is_stmt 0 view .LVU123
 416 002a 0223     		movs	r3, #2
 417 002c 0593     		str	r3, [sp, #20]
 129:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 418              		.loc 1 129 3 is_stmt 1 view .LVU124
 419              		.loc 1 129 13 is_stmt 0 view .LVU125
 420 002e 0DF10303 		add	r3, sp, #3
 421 0032 0693     		str	r3, [sp, #24]
 130:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 422              		.loc 1 130 3 is_stmt 1 view .LVU126
 423              		.loc 1 130 11 is_stmt 0 view .LVU127
 424 0034 0123     		movs	r3, #1
 425 0036 0793     		str	r3, [sp, #28]
 131:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 132:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 426              		.loc 1 132 3 is_stmt 1 view .LVU128
 427              		.loc 1 132 7 is_stmt 0 view .LVU129
 428 0038 02A8     		add	r0, sp, #8
 429              	.LVL27:
 430              		.loc 1 132 7 view .LVU130
 431 003a FFF7FEFF 		bl	hci_send_req
 432              	.LVL28:
 433              		.loc 1 132 6 view .LVU131
 434 003e 0028     		cmp	r0, #0
 435 0040 04DB     		blt	.L18
 133:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 134:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 135:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return status;
 436              		.loc 1 135 3 is_stmt 1 view .LVU132
ARM GAS  /tmp/cc74LwcZ.s 			page 11


 437              		.loc 1 135 10 is_stmt 0 view .LVU133
 438 0042 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 439              	.L17:
 136:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 440              		.loc 1 136 1 view .LVU134
 441 0046 09B0     		add	sp, sp, #36
 442              	.LCFI14:
 443              		.cfi_remember_state
 444              		.cfi_def_cfa_offset 4
 445              		@ sp needed
 446 0048 5DF804FB 		ldr	pc, [sp], #4
 447              	.L18:
 448              	.LCFI15:
 449              		.cfi_restore_state
 133:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 450              		.loc 1 133 12 view .LVU135
 451 004c FF20     		movs	r0, #255
 452 004e FAE7     		b	.L17
 453              		.cfi_endproc
 454              	.LFE295:
 456              		.section	.text.aci_hal_le_tx_test_packet_number,"ax",%progbits
 457              		.align	1
 458              		.global	aci_hal_le_tx_test_packet_number
 459              		.syntax unified
 460              		.thumb
 461              		.thumb_func
 463              	aci_hal_le_tx_test_packet_number:
 464              	.LVL29:
 465              	.LFB296:
 137:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 138:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_le_tx_test_packet_number(uint32_t *number_of_packets)
 139:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 466              		.loc 1 139 1 is_stmt 1 view -0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 32
 469              		@ frame_needed = 0, uses_anonymous_args = 0
 470              		.loc 1 139 1 is_stmt 0 view .LVU137
 471 0000 10B5     		push	{r4, lr}
 472              	.LCFI16:
 473              		.cfi_def_cfa_offset 8
 474              		.cfi_offset 4, -8
 475              		.cfi_offset 14, -4
 476 0002 88B0     		sub	sp, sp, #32
 477              	.LCFI17:
 478              		.cfi_def_cfa_offset 40
 479 0004 0446     		mov	r4, r0
 140:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 480              		.loc 1 140 3 is_stmt 1 view .LVU138
 141:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   hal_le_tx_test_packet_number_rp resp;
 481              		.loc 1 141 3 view .LVU139
 142:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 143:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 482              		.loc 1 143 3 view .LVU140
 483 0006 0021     		movs	r1, #0
 484 0008 0291     		str	r1, [sp, #8]
 485 000a 0391     		str	r1, [sp, #12]
 486 000c 0491     		str	r1, [sp, #16]
ARM GAS  /tmp/cc74LwcZ.s 			page 12


 487 000e 0591     		str	r1, [sp, #20]
 488 0010 0691     		str	r1, [sp, #24]
 489 0012 0791     		str	r1, [sp, #28]
 144:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 490              		.loc 1 144 3 view .LVU141
 491              		.loc 1 144 10 is_stmt 0 view .LVU142
 492 0014 3F23     		movs	r3, #63
 493 0016 ADF80830 		strh	r3, [sp, #8]	@ movhi
 145:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_LE_TX_TEST_PACKET_NUMBER;
 494              		.loc 1 145 3 is_stmt 1 view .LVU143
 495              		.loc 1 145 10 is_stmt 0 view .LVU144
 496 001a 1423     		movs	r3, #20
 497 001c ADF80A30 		strh	r3, [sp, #10]	@ movhi
 146:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &resp;
 498              		.loc 1 146 3 is_stmt 1 view .LVU145
 499              		.loc 1 146 13 is_stmt 0 view .LVU146
 500 0020 CDF818D0 		str	sp, [sp, #24]
 147:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(resp);
 501              		.loc 1 147 3 is_stmt 1 view .LVU147
 502              		.loc 1 147 11 is_stmt 0 view .LVU148
 503 0024 0523     		movs	r3, #5
 504 0026 0793     		str	r3, [sp, #28]
 148:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 149:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 505              		.loc 1 149 3 is_stmt 1 view .LVU149
 506              		.loc 1 149 7 is_stmt 0 view .LVU150
 507 0028 02A8     		add	r0, sp, #8
 508              	.LVL30:
 509              		.loc 1 149 7 view .LVU151
 510 002a FFF7FEFF 		bl	hci_send_req
 511              	.LVL31:
 512              		.loc 1 149 6 view .LVU152
 513 002e 0028     		cmp	r0, #0
 514 0030 07DB     		blt	.L22
 150:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 151:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 152:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (resp.status) {
 515              		.loc 1 152 3 is_stmt 1 view .LVU153
 516              		.loc 1 152 11 is_stmt 0 view .LVU154
 517 0032 9DF80000 		ldrb	r0, [sp]	@ zero_extendqisi2
 518              		.loc 1 152 6 view .LVU155
 519 0036 10B9     		cbnz	r0, .L21
 153:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return resp.status;
 154:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   }
 155:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 156:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   *number_of_packets = btohl(resp.number_of_packets);
 520              		.loc 1 156 3 is_stmt 1 view .LVU156
 521              		.loc 1 156 24 is_stmt 0 view .LVU157
 522 0038 DDF80130 		ldr	r3, [sp, #1]	@ unaligned
 523              		.loc 1 156 22 view .LVU158
 524 003c 2360     		str	r3, [r4]
 157:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 158:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return 0;
 525              		.loc 1 158 3 is_stmt 1 view .LVU159
 526              	.L21:
 159:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 527              		.loc 1 159 1 is_stmt 0 view .LVU160
ARM GAS  /tmp/cc74LwcZ.s 			page 13


 528 003e 08B0     		add	sp, sp, #32
 529              	.LCFI18:
 530              		.cfi_remember_state
 531              		.cfi_def_cfa_offset 8
 532              		@ sp needed
 533 0040 10BD     		pop	{r4, pc}
 534              	.LVL32:
 535              	.L22:
 536              	.LCFI19:
 537              		.cfi_restore_state
 150:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 538              		.loc 1 150 12 view .LVU161
 539 0042 FF20     		movs	r0, #255
 540 0044 FBE7     		b	.L21
 541              		.cfi_endproc
 542              	.LFE296:
 544              		.section	.text.aci_hal_device_standby,"ax",%progbits
 545              		.align	1
 546              		.global	aci_hal_device_standby
 547              		.syntax unified
 548              		.thumb
 549              		.thumb_func
 551              	aci_hal_device_standby:
 552              	.LFB297:
 160:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 161:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_device_standby(void)
 162:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 553              		.loc 1 162 1 is_stmt 1 view -0
 554              		.cfi_startproc
 555              		@ args = 0, pretend = 0, frame = 32
 556              		@ frame_needed = 0, uses_anonymous_args = 0
 557 0000 00B5     		push	{lr}
 558              	.LCFI20:
 559              		.cfi_def_cfa_offset 4
 560              		.cfi_offset 14, -4
 561 0002 89B0     		sub	sp, sp, #36
 562              	.LCFI21:
 563              		.cfi_def_cfa_offset 40
 163:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 564              		.loc 1 163 3 view .LVU163
 164:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   uint8_t status;
 565              		.loc 1 164 3 view .LVU164
 165:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 166:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 566              		.loc 1 166 3 view .LVU165
 567 0004 0021     		movs	r1, #0
 568 0006 0291     		str	r1, [sp, #8]
 569 0008 0391     		str	r1, [sp, #12]
 570 000a 0491     		str	r1, [sp, #16]
 571 000c 0591     		str	r1, [sp, #20]
 572 000e 0691     		str	r1, [sp, #24]
 573 0010 0791     		str	r1, [sp, #28]
 167:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 574              		.loc 1 167 3 view .LVU166
 575              		.loc 1 167 10 is_stmt 0 view .LVU167
 576 0012 3F23     		movs	r3, #63
 577 0014 ADF80830 		strh	r3, [sp, #8]	@ movhi
ARM GAS  /tmp/cc74LwcZ.s 			page 14


 168:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_DEVICE_STANDBY;
 578              		.loc 1 168 3 is_stmt 1 view .LVU168
 579              		.loc 1 168 10 is_stmt 0 view .LVU169
 580 0018 1323     		movs	r3, #19
 581 001a ADF80A30 		strh	r3, [sp, #10]	@ movhi
 169:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 582              		.loc 1 169 3 is_stmt 1 view .LVU170
 583              		.loc 1 169 13 is_stmt 0 view .LVU171
 584 001e 0DF10703 		add	r3, sp, #7
 585 0022 0693     		str	r3, [sp, #24]
 170:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 586              		.loc 1 170 3 is_stmt 1 view .LVU172
 587              		.loc 1 170 11 is_stmt 0 view .LVU173
 588 0024 0123     		movs	r3, #1
 589 0026 0793     		str	r3, [sp, #28]
 171:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 172:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 590              		.loc 1 172 3 is_stmt 1 view .LVU174
 591              		.loc 1 172 7 is_stmt 0 view .LVU175
 592 0028 02A8     		add	r0, sp, #8
 593 002a FFF7FEFF 		bl	hci_send_req
 594              	.LVL33:
 595              		.loc 1 172 6 view .LVU176
 596 002e 0028     		cmp	r0, #0
 597 0030 04DB     		blt	.L26
 173:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 174:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 175:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return status;
 598              		.loc 1 175 3 is_stmt 1 view .LVU177
 599              		.loc 1 175 10 is_stmt 0 view .LVU178
 600 0032 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 601              	.L25:
 176:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 602              		.loc 1 176 1 view .LVU179
 603 0036 09B0     		add	sp, sp, #36
 604              	.LCFI22:
 605              		.cfi_remember_state
 606              		.cfi_def_cfa_offset 4
 607              		@ sp needed
 608 0038 5DF804FB 		ldr	pc, [sp], #4
 609              	.L26:
 610              	.LCFI23:
 611              		.cfi_restore_state
 173:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 612              		.loc 1 173 12 view .LVU180
 613 003c FF20     		movs	r0, #255
 614 003e FAE7     		b	.L25
 615              		.cfi_endproc
 616              	.LFE297:
 618              		.section	.text.aci_hal_tone_start,"ax",%progbits
 619              		.align	1
 620              		.global	aci_hal_tone_start
 621              		.syntax unified
 622              		.thumb
 623              		.thumb_func
 625              	aci_hal_tone_start:
 626              	.LVL34:
ARM GAS  /tmp/cc74LwcZ.s 			page 15


 627              	.LFB298:
 177:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 178:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_tone_start(uint8_t rf_channel)
 179:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 628              		.loc 1 179 1 is_stmt 1 view -0
 629              		.cfi_startproc
 630              		@ args = 0, pretend = 0, frame = 32
 631              		@ frame_needed = 0, uses_anonymous_args = 0
 632              		.loc 1 179 1 is_stmt 0 view .LVU182
 633 0000 00B5     		push	{lr}
 634              	.LCFI24:
 635              		.cfi_def_cfa_offset 4
 636              		.cfi_offset 14, -4
 637 0002 89B0     		sub	sp, sp, #36
 638              	.LCFI25:
 639              		.cfi_def_cfa_offset 40
 180:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 640              		.loc 1 180 3 is_stmt 1 view .LVU183
 181:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   hal_tone_start_cp cp;    
 641              		.loc 1 181 3 view .LVU184
 182:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   uint8_t status;
 642              		.loc 1 182 3 view .LVU185
 183:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     
 184:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   cp.rf_channel = rf_channel;
 643              		.loc 1 184 3 view .LVU186
 644              		.loc 1 184 17 is_stmt 0 view .LVU187
 645 0004 8DF80400 		strb	r0, [sp, #4]
 185:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 186:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 646              		.loc 1 186 3 is_stmt 1 view .LVU188
 647 0008 0021     		movs	r1, #0
 648 000a 0291     		str	r1, [sp, #8]
 649 000c 0391     		str	r1, [sp, #12]
 650 000e 0491     		str	r1, [sp, #16]
 651 0010 0591     		str	r1, [sp, #20]
 652 0012 0691     		str	r1, [sp, #24]
 653 0014 0791     		str	r1, [sp, #28]
 187:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 654              		.loc 1 187 3 view .LVU189
 655              		.loc 1 187 10 is_stmt 0 view .LVU190
 656 0016 3F23     		movs	r3, #63
 657 0018 ADF80830 		strh	r3, [sp, #8]	@ movhi
 188:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_TONE_START;
 658              		.loc 1 188 3 is_stmt 1 view .LVU191
 659              		.loc 1 188 10 is_stmt 0 view .LVU192
 660 001c 1523     		movs	r3, #21
 661 001e ADF80A30 		strh	r3, [sp, #10]	@ movhi
 189:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.cparam = &cp;
 662              		.loc 1 189 3 is_stmt 1 view .LVU193
 663              		.loc 1 189 13 is_stmt 0 view .LVU194
 664 0022 01AB     		add	r3, sp, #4
 665 0024 0493     		str	r3, [sp, #16]
 190:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.clen = HAL_TONE_START_CP_SIZE;
 666              		.loc 1 190 3 is_stmt 1 view .LVU195
 667              		.loc 1 190 11 is_stmt 0 view .LVU196
 668 0026 0123     		movs	r3, #1
 669 0028 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/cc74LwcZ.s 			page 16


 191:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 670              		.loc 1 191 3 is_stmt 1 view .LVU197
 671              		.loc 1 191 13 is_stmt 0 view .LVU198
 672 002a 0DF10302 		add	r2, sp, #3
 673 002e 0692     		str	r2, [sp, #24]
 192:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 674              		.loc 1 192 3 is_stmt 1 view .LVU199
 675              		.loc 1 192 11 is_stmt 0 view .LVU200
 676 0030 0793     		str	r3, [sp, #28]
 193:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 194:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 677              		.loc 1 194 3 is_stmt 1 view .LVU201
 678              		.loc 1 194 7 is_stmt 0 view .LVU202
 679 0032 02A8     		add	r0, sp, #8
 680              	.LVL35:
 681              		.loc 1 194 7 view .LVU203
 682 0034 FFF7FEFF 		bl	hci_send_req
 683              	.LVL36:
 684              		.loc 1 194 6 view .LVU204
 685 0038 0028     		cmp	r0, #0
 686 003a 04DB     		blt	.L30
 195:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 196:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     
 197:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return status;
 687              		.loc 1 197 3 is_stmt 1 view .LVU205
 688              		.loc 1 197 10 is_stmt 0 view .LVU206
 689 003c 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 690              	.L29:
 198:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 691              		.loc 1 198 1 view .LVU207
 692 0040 09B0     		add	sp, sp, #36
 693              	.LCFI26:
 694              		.cfi_remember_state
 695              		.cfi_def_cfa_offset 4
 696              		@ sp needed
 697 0042 5DF804FB 		ldr	pc, [sp], #4
 698              	.L30:
 699              	.LCFI27:
 700              		.cfi_restore_state
 195:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 701              		.loc 1 195 12 view .LVU208
 702 0046 FF20     		movs	r0, #255
 703 0048 FAE7     		b	.L29
 704              		.cfi_endproc
 705              	.LFE298:
 707              		.section	.text.aci_hal_tone_stop,"ax",%progbits
 708              		.align	1
 709              		.global	aci_hal_tone_stop
 710              		.syntax unified
 711              		.thumb
 712              		.thumb_func
 714              	aci_hal_tone_stop:
 715              	.LFB299:
 199:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 200:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_tone_stop(void)
 201:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 716              		.loc 1 201 1 is_stmt 1 view -0
ARM GAS  /tmp/cc74LwcZ.s 			page 17


 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 32
 719              		@ frame_needed = 0, uses_anonymous_args = 0
 720 0000 00B5     		push	{lr}
 721              	.LCFI28:
 722              		.cfi_def_cfa_offset 4
 723              		.cfi_offset 14, -4
 724 0002 89B0     		sub	sp, sp, #36
 725              	.LCFI29:
 726              		.cfi_def_cfa_offset 40
 202:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 727              		.loc 1 202 3 view .LVU210
 203:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   uint8_t status;
 728              		.loc 1 203 3 view .LVU211
 204:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 205:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 729              		.loc 1 205 3 view .LVU212
 730 0004 0021     		movs	r1, #0
 731 0006 0291     		str	r1, [sp, #8]
 732 0008 0391     		str	r1, [sp, #12]
 733 000a 0491     		str	r1, [sp, #16]
 734 000c 0591     		str	r1, [sp, #20]
 735 000e 0691     		str	r1, [sp, #24]
 736 0010 0791     		str	r1, [sp, #28]
 206:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 737              		.loc 1 206 3 view .LVU213
 738              		.loc 1 206 10 is_stmt 0 view .LVU214
 739 0012 3F23     		movs	r3, #63
 740 0014 ADF80830 		strh	r3, [sp, #8]	@ movhi
 207:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_TONE_STOP;
 741              		.loc 1 207 3 is_stmt 1 view .LVU215
 742              		.loc 1 207 10 is_stmt 0 view .LVU216
 743 0018 1623     		movs	r3, #22
 744 001a ADF80A30 		strh	r3, [sp, #10]	@ movhi
 208:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 745              		.loc 1 208 3 is_stmt 1 view .LVU217
 746              		.loc 1 208 13 is_stmt 0 view .LVU218
 747 001e 0DF10703 		add	r3, sp, #7
 748 0022 0693     		str	r3, [sp, #24]
 209:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 749              		.loc 1 209 3 is_stmt 1 view .LVU219
 750              		.loc 1 209 11 is_stmt 0 view .LVU220
 751 0024 0123     		movs	r3, #1
 752 0026 0793     		str	r3, [sp, #28]
 210:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 211:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 753              		.loc 1 211 3 is_stmt 1 view .LVU221
 754              		.loc 1 211 7 is_stmt 0 view .LVU222
 755 0028 02A8     		add	r0, sp, #8
 756 002a FFF7FEFF 		bl	hci_send_req
 757              	.LVL37:
 758              		.loc 1 211 6 view .LVU223
 759 002e 0028     		cmp	r0, #0
 760 0030 04DB     		blt	.L34
 212:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 213:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 214:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return status;
ARM GAS  /tmp/cc74LwcZ.s 			page 18


 761              		.loc 1 214 3 is_stmt 1 view .LVU224
 762              		.loc 1 214 10 is_stmt 0 view .LVU225
 763 0032 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 764              	.L33:
 215:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 765              		.loc 1 215 1 view .LVU226
 766 0036 09B0     		add	sp, sp, #36
 767              	.LCFI30:
 768              		.cfi_remember_state
 769              		.cfi_def_cfa_offset 4
 770              		@ sp needed
 771 0038 5DF804FB 		ldr	pc, [sp], #4
 772              	.L34:
 773              	.LCFI31:
 774              		.cfi_restore_state
 212:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 775              		.loc 1 212 12 view .LVU227
 776 003c FF20     		movs	r0, #255
 777 003e FAE7     		b	.L33
 778              		.cfi_endproc
 779              	.LFE299:
 781              		.section	.text.aci_hal_get_link_status,"ax",%progbits
 782              		.align	1
 783              		.global	aci_hal_get_link_status
 784              		.syntax unified
 785              		.thumb
 786              		.thumb_func
 788              	aci_hal_get_link_status:
 789              	.LVL38:
 790              	.LFB300:
 216:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 217:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_get_link_status(uint8_t link_status[8], uint16_t conn_handle[8])
 218:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 791              		.loc 1 218 1 is_stmt 1 view -0
 792              		.cfi_startproc
 793              		@ args = 0, pretend = 0, frame = 56
 794              		@ frame_needed = 0, uses_anonymous_args = 0
 795              		.loc 1 218 1 is_stmt 0 view .LVU229
 796 0000 30B5     		push	{r4, r5, lr}
 797              	.LCFI32:
 798              		.cfi_def_cfa_offset 12
 799              		.cfi_offset 4, -12
 800              		.cfi_offset 5, -8
 801              		.cfi_offset 14, -4
 802 0002 8FB0     		sub	sp, sp, #60
 803              	.LCFI33:
 804              		.cfi_def_cfa_offset 72
 805 0004 0546     		mov	r5, r0
 806 0006 0C46     		mov	r4, r1
 219:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 807              		.loc 1 219 3 is_stmt 1 view .LVU230
 220:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   hal_get_link_status_rp rp;
 808              		.loc 1 220 3 view .LVU231
 221:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 222:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 809              		.loc 1 222 3 view .LVU232
 810 0008 0021     		movs	r1, #0
ARM GAS  /tmp/cc74LwcZ.s 			page 19


 811              	.LVL39:
 812              		.loc 1 222 3 is_stmt 0 view .LVU233
 813 000a 0891     		str	r1, [sp, #32]
 814 000c 0991     		str	r1, [sp, #36]
 815 000e 0A91     		str	r1, [sp, #40]
 816 0010 0B91     		str	r1, [sp, #44]
 817 0012 0C91     		str	r1, [sp, #48]
 818 0014 0D91     		str	r1, [sp, #52]
 223:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 819              		.loc 1 223 3 is_stmt 1 view .LVU234
 820              		.loc 1 223 10 is_stmt 0 view .LVU235
 821 0016 3F23     		movs	r3, #63
 822 0018 ADF82030 		strh	r3, [sp, #32]	@ movhi
 224:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_GET_LINK_STATUS;
 823              		.loc 1 224 3 is_stmt 1 view .LVU236
 824              		.loc 1 224 10 is_stmt 0 view .LVU237
 825 001c 1723     		movs	r3, #23
 826 001e ADF82230 		strh	r3, [sp, #34]	@ movhi
 225:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &rp;
 827              		.loc 1 225 3 is_stmt 1 view .LVU238
 828              		.loc 1 225 13 is_stmt 0 view .LVU239
 829 0022 01AB     		add	r3, sp, #4
 830 0024 0C93     		str	r3, [sp, #48]
 226:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(rp);
 831              		.loc 1 226 3 is_stmt 1 view .LVU240
 832              		.loc 1 226 11 is_stmt 0 view .LVU241
 833 0026 1923     		movs	r3, #25
 834 0028 0D93     		str	r3, [sp, #52]
 227:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 228:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 835              		.loc 1 228 3 is_stmt 1 view .LVU242
 836              		.loc 1 228 7 is_stmt 0 view .LVU243
 837 002a 08A8     		add	r0, sp, #32
 838              	.LVL40:
 839              		.loc 1 228 7 view .LVU244
 840 002c FFF7FEFF 		bl	hci_send_req
 841              	.LVL41:
 842              		.loc 1 228 6 view .LVU245
 843 0030 0028     		cmp	r0, #0
 844 0032 17DB     		blt	.L40
 229:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 230:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 231:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if(rp.status)
 845              		.loc 1 231 3 is_stmt 1 view .LVU246
 846              		.loc 1 231 8 is_stmt 0 view .LVU247
 847 0034 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 848              		.loc 1 231 5 view .LVU248
 849 0038 90B9     		cbnz	r0, .L37
 232:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return rp.status;
 233:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 234:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memcpy(link_status,rp.link_status,8);
 850              		.loc 1 234 3 is_stmt 1 view .LVU249
 851 003a DDF80520 		ldr	r2, [sp, #5]	@ unaligned
 852 003e DDF80930 		ldr	r3, [sp, #9]	@ unaligned
 853 0042 2A60     		str	r2, [r5]	@ unaligned
 854 0044 6B60     		str	r3, [r5, #4]	@ unaligned
 235:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   for(int i = 0; i < 8; i++)  
ARM GAS  /tmp/cc74LwcZ.s 			page 20


 855              		.loc 1 235 3 view .LVU250
 856              	.LBB2:
 857              		.loc 1 235 7 view .LVU251
 858              	.LVL42:
 859              		.loc 1 235 11 is_stmt 0 view .LVU252
 860 0046 0023     		movs	r3, #0
 861              		.loc 1 235 3 view .LVU253
 862 0048 08E0     		b	.L38
 863              	.LVL43:
 864              	.L39:
 236:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     conn_handle[i] = btohs(rp.conn_handle[i]);
 865              		.loc 1 236 5 is_stmt 1 discriminator 3 view .LVU254
 866              		.loc 1 236 22 is_stmt 0 discriminator 3 view .LVU255
 867 004a 1A1D     		adds	r2, r3, #4
 868 004c 0EA9     		add	r1, sp, #56
 869 004e 01EB4202 		add	r2, r1, r2, lsl #1
 870 0052 32F8332C 		ldrh	r2, [r2, #-51]	@ unaligned
 871              		.loc 1 236 20 discriminator 3 view .LVU256
 872 0056 24F81320 		strh	r2, [r4, r3, lsl #1]	@ movhi
 235:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   for(int i = 0; i < 8; i++)  
 873              		.loc 1 235 26 is_stmt 1 discriminator 3 view .LVU257
 874 005a 0133     		adds	r3, r3, #1
 875              	.LVL44:
 876              	.L38:
 235:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   for(int i = 0; i < 8; i++)  
 877              		.loc 1 235 20 discriminator 1 view .LVU258
 878 005c 072B     		cmp	r3, #7
 879 005e F4DD     		ble	.L39
 880              	.LVL45:
 881              	.L37:
 235:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   for(int i = 0; i < 8; i++)  
 882              		.loc 1 235 20 is_stmt 0 discriminator 1 view .LVU259
 883              	.LBE2:
 237:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 238:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return 0;
 239:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 884              		.loc 1 239 1 view .LVU260
 885 0060 0FB0     		add	sp, sp, #60
 886              	.LCFI34:
 887              		.cfi_remember_state
 888              		.cfi_def_cfa_offset 12
 889              		@ sp needed
 890 0062 30BD     		pop	{r4, r5, pc}
 891              	.LVL46:
 892              	.L40:
 893              	.LCFI35:
 894              		.cfi_restore_state
 229:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 895              		.loc 1 229 12 view .LVU261
 896 0064 FF20     		movs	r0, #255
 897 0066 FBE7     		b	.L37
 898              		.cfi_endproc
 899              	.LFE300:
 901              		.section	.text.aci_hal_get_anchor_period,"ax",%progbits
 902              		.align	1
 903              		.global	aci_hal_get_anchor_period
 904              		.syntax unified
ARM GAS  /tmp/cc74LwcZ.s 			page 21


 905              		.thumb
 906              		.thumb_func
 908              	aci_hal_get_anchor_period:
 909              	.LVL47:
 910              	.LFB301:
 240:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 241:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_get_anchor_period(uint32_t *anchor_period, uint32_t *max_free_slot)
 242:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 911              		.loc 1 242 1 is_stmt 1 view -0
 912              		.cfi_startproc
 913              		@ args = 0, pretend = 0, frame = 40
 914              		@ frame_needed = 0, uses_anonymous_args = 0
 915              		.loc 1 242 1 is_stmt 0 view .LVU263
 916 0000 30B5     		push	{r4, r5, lr}
 917              	.LCFI36:
 918              		.cfi_def_cfa_offset 12
 919              		.cfi_offset 4, -12
 920              		.cfi_offset 5, -8
 921              		.cfi_offset 14, -4
 922 0002 8BB0     		sub	sp, sp, #44
 923              	.LCFI37:
 924              		.cfi_def_cfa_offset 56
 925 0004 0546     		mov	r5, r0
 926 0006 0C46     		mov	r4, r1
 243:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 927              		.loc 1 243 3 is_stmt 1 view .LVU264
 244:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   hal_get_anchor_period_rp rp;
 928              		.loc 1 244 3 view .LVU265
 245:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 246:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 929              		.loc 1 246 3 view .LVU266
 930 0008 0021     		movs	r1, #0
 931              	.LVL48:
 932              		.loc 1 246 3 is_stmt 0 view .LVU267
 933 000a 0491     		str	r1, [sp, #16]
 934 000c 0591     		str	r1, [sp, #20]
 935 000e 0691     		str	r1, [sp, #24]
 936 0010 0791     		str	r1, [sp, #28]
 937 0012 0891     		str	r1, [sp, #32]
 938 0014 0991     		str	r1, [sp, #36]
 247:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 939              		.loc 1 247 3 is_stmt 1 view .LVU268
 940              		.loc 1 247 10 is_stmt 0 view .LVU269
 941 0016 3F23     		movs	r3, #63
 942 0018 ADF81030 		strh	r3, [sp, #16]	@ movhi
 248:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_GET_ANCHOR_PERIOD;
 943              		.loc 1 248 3 is_stmt 1 view .LVU270
 944              		.loc 1 248 10 is_stmt 0 view .LVU271
 945 001c 1923     		movs	r3, #25
 946 001e ADF81230 		strh	r3, [sp, #18]	@ movhi
 249:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &rp;
 947              		.loc 1 249 3 is_stmt 1 view .LVU272
 948              		.loc 1 249 13 is_stmt 0 view .LVU273
 949 0022 01AB     		add	r3, sp, #4
 950 0024 0893     		str	r3, [sp, #32]
 250:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(rp);
 951              		.loc 1 250 3 is_stmt 1 view .LVU274
ARM GAS  /tmp/cc74LwcZ.s 			page 22


 952              		.loc 1 250 11 is_stmt 0 view .LVU275
 953 0026 0923     		movs	r3, #9
 954 0028 0993     		str	r3, [sp, #36]
 251:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 252:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 955              		.loc 1 252 3 is_stmt 1 view .LVU276
 956              		.loc 1 252 7 is_stmt 0 view .LVU277
 957 002a 04A8     		add	r0, sp, #16
 958              	.LVL49:
 959              		.loc 1 252 7 view .LVU278
 960 002c FFF7FEFF 		bl	hci_send_req
 961              	.LVL50:
 962              		.loc 1 252 6 view .LVU279
 963 0030 0028     		cmp	r0, #0
 964 0032 0ADB     		blt	.L44
 253:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 254:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 255:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if(rp.status)
 965              		.loc 1 255 3 is_stmt 1 view .LVU280
 966              		.loc 1 255 8 is_stmt 0 view .LVU281
 967 0034 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 968              		.loc 1 255 5 view .LVU282
 969 0038 28B9     		cbnz	r0, .L43
 256:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return rp.status;
 257:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 258:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   *anchor_period = btohl(rp.anchor_period);
 970              		.loc 1 258 3 is_stmt 1 view .LVU283
 971              		.loc 1 258 20 is_stmt 0 view .LVU284
 972 003a DDF80530 		ldr	r3, [sp, #5]	@ unaligned
 973              		.loc 1 258 18 view .LVU285
 974 003e 2B60     		str	r3, [r5]
 259:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   *max_free_slot = btohl(rp.max_free_slot);
 975              		.loc 1 259 3 is_stmt 1 view .LVU286
 976              		.loc 1 259 20 is_stmt 0 view .LVU287
 977 0040 DDF80930 		ldr	r3, [sp, #9]	@ unaligned
 978              		.loc 1 259 18 view .LVU288
 979 0044 2360     		str	r3, [r4]
 260:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 261:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return 0;
 980              		.loc 1 261 3 is_stmt 1 view .LVU289
 981              	.L43:
 262:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 982              		.loc 1 262 1 is_stmt 0 view .LVU290
 983 0046 0BB0     		add	sp, sp, #44
 984              	.LCFI38:
 985              		.cfi_remember_state
 986              		.cfi_def_cfa_offset 12
 987              		@ sp needed
 988 0048 30BD     		pop	{r4, r5, pc}
 989              	.LVL51:
 990              	.L44:
 991              	.LCFI39:
 992              		.cfi_restore_state
 253:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 993              		.loc 1 253 12 view .LVU291
 994 004a FF20     		movs	r0, #255
 995 004c FBE7     		b	.L43
ARM GAS  /tmp/cc74LwcZ.s 			page 23


 996              		.cfi_endproc
 997              	.LFE301:
 999              		.text
 1000              	.Letext0:
 1001              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1002              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1003              		.file 4 "Middlewares/ST/BlueNRG-MS/includes/bluenrg_types.h"
 1004              		.file 5 "Middlewares/ST/BlueNRG-MS/includes/bluenrg_def.h"
 1005              		.file 6 "/usr/lib/gcc/arm-none-eabi/12.1.0/include/stddef.h"
 1006              		.file 7 "Middlewares/ST/BlueNRG-MS/hci/hci_tl_patterns/Basic/hci_tl.h"
 1007              		.file 8 "Middlewares/ST/BlueNRG-MS/includes/bluenrg_aci_const.h"
 1008              		.file 9 "/usr/arm-none-eabi/include/string.h"
 1009              		.file 10 "<built-in>"
ARM GAS  /tmp/cc74LwcZ.s 			page 24


DEFINED SYMBOLS
                            *ABS*:0000000000000000 bluenrg_hal_aci.c
     /tmp/cc74LwcZ.s:21     .text.aci_hal_get_fw_build_number:0000000000000000 $t
     /tmp/cc74LwcZ.s:27     .text.aci_hal_get_fw_build_number:0000000000000000 aci_hal_get_fw_build_number
     /tmp/cc74LwcZ.s:107    .text.aci_hal_write_config_data:0000000000000000 $t
     /tmp/cc74LwcZ.s:113    .text.aci_hal_write_config_data:0000000000000000 aci_hal_write_config_data
     /tmp/cc74LwcZ.s:234    .text.aci_hal_read_config_data:0000000000000000 $t
     /tmp/cc74LwcZ.s:240    .text.aci_hal_read_config_data:0000000000000000 aci_hal_read_config_data
     /tmp/cc74LwcZ.s:362    .text.aci_hal_set_tx_power_level:0000000000000000 $t
     /tmp/cc74LwcZ.s:368    .text.aci_hal_set_tx_power_level:0000000000000000 aci_hal_set_tx_power_level
     /tmp/cc74LwcZ.s:457    .text.aci_hal_le_tx_test_packet_number:0000000000000000 $t
     /tmp/cc74LwcZ.s:463    .text.aci_hal_le_tx_test_packet_number:0000000000000000 aci_hal_le_tx_test_packet_number
     /tmp/cc74LwcZ.s:545    .text.aci_hal_device_standby:0000000000000000 $t
     /tmp/cc74LwcZ.s:551    .text.aci_hal_device_standby:0000000000000000 aci_hal_device_standby
     /tmp/cc74LwcZ.s:619    .text.aci_hal_tone_start:0000000000000000 $t
     /tmp/cc74LwcZ.s:625    .text.aci_hal_tone_start:0000000000000000 aci_hal_tone_start
     /tmp/cc74LwcZ.s:708    .text.aci_hal_tone_stop:0000000000000000 $t
     /tmp/cc74LwcZ.s:714    .text.aci_hal_tone_stop:0000000000000000 aci_hal_tone_stop
     /tmp/cc74LwcZ.s:782    .text.aci_hal_get_link_status:0000000000000000 $t
     /tmp/cc74LwcZ.s:788    .text.aci_hal_get_link_status:0000000000000000 aci_hal_get_link_status
     /tmp/cc74LwcZ.s:902    .text.aci_hal_get_anchor_period:0000000000000000 $t
     /tmp/cc74LwcZ.s:908    .text.aci_hal_get_anchor_period:0000000000000000 aci_hal_get_anchor_period

UNDEFINED SYMBOLS
hci_send_req
memcpy
