# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 12.1 Build 177 11/07/2012 SJ Web Edition
# Date created = 19:19:09  May 05, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ALU_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C20F484C6
set_global_assignment -name TOP_LEVEL_ENTITY FPGA_design
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:19:09  MAY 05, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_L22 -to numin[0]
set_location_assignment PIN_L21 -to numin[1]
set_location_assignment PIN_M22 -to numin[2]
set_location_assignment PIN_V12 -to numin[3]
set_location_assignment PIN_W12 -to numin[4]
set_location_assignment PIN_U12 -to numin[5]
set_location_assignment PIN_U11 -to numin[6]
set_location_assignment PIN_M2 -to numin[7]
set_location_assignment PIN_M1 -to FPU_SW_8
set_location_assignment PIN_R22 -to KEY0
set_location_assignment PIN_R21 -to KEY1
set_location_assignment PIN_T22 -to KEY2
set_location_assignment PIN_T21 -to KEY3
set_location_assignment PIN_L1 -to clk
set_location_assignment PIN_U22 -to STATUS[0]
set_location_assignment PIN_U21 -to STATUS[1]
set_location_assignment PIN_V22 -to STATUS[2]
set_location_assignment PIN_V21 -to STATUS[3]
set_location_assignment PIN_W22 -to STATUS[4]
set_location_assignment PIN_W21 -to STATUS[5]
set_location_assignment PIN_J2 -to LO_1[0]
set_location_assignment PIN_J1 -to LO_1[1]
set_location_assignment PIN_H2 -to LO_1[2]
set_location_assignment PIN_H1 -to LO_1[3]
set_location_assignment PIN_F2 -to LO_1[4]
set_location_assignment PIN_F1 -to LO_1[5]
set_location_assignment PIN_E2 -to LO_1[6]
set_location_assignment PIN_G5 -to HI_1[0]
set_location_assignment PIN_G6 -to HI_1[1]
set_location_assignment PIN_C2 -to HI_1[2]
set_location_assignment PIN_C1 -to HI_1[3]
set_location_assignment PIN_E3 -to HI_1[4]
set_location_assignment PIN_E4 -to HI_1[5]
set_location_assignment PIN_D3 -to HI_1[6]
set_location_assignment PIN_F4 -to HI_2[0]
set_location_assignment PIN_D5 -to HI_2[1]
set_location_assignment PIN_D6 -to HI_2[2]
set_location_assignment PIN_J4 -to HI_2[3]
set_location_assignment PIN_L8 -to HI_2[4]
set_location_assignment PIN_D4 -to HI_2[6]
set_location_assignment PIN_F3 -to HI_2[5]
set_location_assignment PIN_E1 -to LO_2[0]
set_location_assignment PIN_H6 -to LO_2[1]
set_location_assignment PIN_H5 -to LO_2[2]
set_location_assignment PIN_H4 -to LO_2[3]
set_location_assignment PIN_G3 -to LO_2[4]
set_location_assignment PIN_D2 -to LO_2[5]
set_location_assignment PIN_D1 -to LO_2[6]
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/LeadingZeros_counter.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/MUL_FPU.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/FloatingPointConvertor.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/7-Segment_8_bit.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/FPGA_design.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/ALU.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/ADD_SUB_FPU.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/ADD.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/Arithmetic_selector.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/FPU_selector.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/FPU_Unit.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/full_adder.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/MAX_MIN.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/MUL.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/MUX_Nbits.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/N_dff.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/Output_Selector.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/shift_Nbits.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/shift_unit.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/Swap.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/xor.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/Arithmetic_Unit.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/MAC.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/dff_1bit.vhd"
set_global_assignment -name VHDL_FILE "../LAB 2/VHDL/ADD_SUB.vhd"
set_global_assignment -name RTLV_GROUP_COMB_LOGIC_IN_CLOUD ON
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top