ARM GAS  /tmp/ccW3xcHx.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_biquad_cascade_df1_f32.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_biquad_cascade_df1_f32,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	arm_biquad_cascade_df1_f32
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	arm_biquad_cascade_df1_f32:
  27              	.LVL0:
  28              	.LFB145:
  29              		.file 1 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c"
   1:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** /* ----------------------------------------------------------------------
   2:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * Project:      CMSIS DSP Library
   3:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * Title:        arm_biquad_cascade_df1_f32.c
   4:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * Description:  Processing function for the floating-point Biquad cascade DirectFormI(DF1) filter
   5:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  *
   6:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * $Date:        18. March 2019
   7:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * $Revision:    V1.6.0
   8:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  *
   9:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * Target Processor: Cortex-M cores
  10:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * -------------------------------------------------------------------- */
  11:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** /*
  12:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  *
  14:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  *
  16:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * not use this file except in compliance with the License.
  18:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * You may obtain a copy of the License at
  19:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  *
  20:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  *
  22:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * See the License for the specific language governing permissions and
  26:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  * limitations under the License.
  27:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  */
  28:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
  29:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** #include "arm_math.h"
ARM GAS  /tmp/ccW3xcHx.s 			page 2


  30:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
  31:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** /**
  32:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @ingroup groupFilters
  33:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  */
  34:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
  35:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** /**
  36:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @defgroup BiquadCascadeDF1 Biquad Cascade IIR Filters Using Direct Form I Structure
  37:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
  38:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   This set of functions implements arbitrary order recursive (IIR) filters.
  39:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   The filters are implemented as a cascade of second order Biquad sections.
  40:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   The functions support Q15, Q31 and floating-point data types.
  41:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   Fast version of Q15 and Q31 also available.
  42:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
  43:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   The functions operate on blocks of input and output data and each call to the function
  44:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   processes <code>blockSize</code> samples through the filter.
  45:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   <code>pSrc</code> points to the array of input data and
  46:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   <code>pDst</code> points to the array of output data.
  47:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   Both arrays contain <code>blockSize</code> values.
  48:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
  49:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @par           Algorithm
  50:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    Each Biquad stage implements a second order filter using the difference equation
  51:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   <pre>
  52:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       y[n] = b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
  53:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   </pre>
  54:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                   A Direct Form I algorithm is used with 5 coefficients and 4 state variables per s
  55:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                   \image html Biquad.gif "Single Biquad filter stage"
  56:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                   Coefficients <code>b0, b1 and b2 </code> multiply the input signal <code>x[n]</co
  57:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                   Coefficients <code>a1</code> and <code>a2</code> multiply the output signal <code
  58:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                   Pay careful attention to the sign of the feedback coefficients.
  59:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                   Some design tools use the difference equation
  60:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   <pre>
  61:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       y[n] = b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] - a1 * y[n-1] - a2 * y[n-2]
  62:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   </pre>
  63:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                   In this case the feedback coefficients <code>a1</code> and <code>a2</code>
  64:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                   must be negated when used with the CMSIS DSP Library.
  65:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
  66:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @par
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    Higher order filters are realized as a cascade of second order sections.
  68:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    <code>numStages</code> refers to the number of second order stages used.
  69:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    For example, an 8th order filter would be realized with <code>numStages=4</code>
  70:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    \image html BiquadCascade.gif "8th order filter using a cascade of Biquad stages
  71:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    A 9th order filter would be realized with <code>numStages=5</code> second order 
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @par
  74:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    The <code>pState</code> points to state variables array.
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    Each Biquad stage has 4 state variables <code>x[n-1], x[n-2], y[n-1],</code> and
  76:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    The state variables are arranged in the <code>pState</code> array as:
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   <pre>
  78:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       {x[n-1], x[n-2], y[n-1], y[n-2]}
  79:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   </pre>
  80:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
  81:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @par
  82:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    The 4 state variables for stage 1 are first, then the 4 state variables for stag
  83:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    The state array has a total length of <code>4*numStages</code> values.
  84:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    The state variables are updated after each block of data is processed, the coeff
  85:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
  86:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @par           Instance Structure
ARM GAS  /tmp/ccW3xcHx.s 			page 3


  87:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    The coefficients and state variables for a filter are stored together in an inst
  88:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    A separate instance structure must be defined for each filter.
  89:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    Coefficient arrays may be shared among several instances while state variable ar
  90:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    There are separate instance structure declarations for each of the 3 supported d
  91:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
  92:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @par           Init Function
  93:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    There is also an associated initialization function for each data type.
  94:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    The initialization function performs following operations:
  95:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    - Sets the values of the internal structure fields.
  96:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    - Zeros out the values in the state buffer.
  97:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    To do this manually without calling the init function, assign the follow subfiel
  98:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    numStages, pCoeffs, pState. Also set all of the values in pState to zero.
  99:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 100:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @par
 101:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    Use of the initialization function is optional.
 102:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    However, if the initialization function is used, then the instance structure can
 103:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    To place an instance structure into a const data section, the instance structure
 104:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    Set the values in the state buffer to zeros before static initialization.
 105:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    The code below statically initializes each of the 3 different data type filter i
 106:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   <pre>
 107:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       arm_biquad_casd_df1_inst_f32 S1 = {numStages, pState, pCoeffs};
 108:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       arm_biquad_casd_df1_inst_q15 S2 = {numStages, pState, pCoeffs, postShift};
 109:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       arm_biquad_casd_df1_inst_q31 S3 = {numStages, pState, pCoeffs, postShift};
 110:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   </pre>
 111:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    where <code>numStages</code> is the number of Biquad stages in the filter;
 112:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    <code>pState</code> is the address of the state buffer;
 113:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    <code>pCoeffs</code> is the address of the coefficient buffer;
 114:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    <code>postShift</code> shift to be applied.
 115:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 116:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @par           Fixed-Point Behavior
 117:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    Care must be taken when using the Q15 and Q31 versions of the Biquad Cascade fil
 118:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    Following issues must be considered:
 119:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    - Scaling of coefficients
 120:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    - Filter gain
 121:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    - Overflow and saturation
 122:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @par           Scaling of coefficients
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    Filter coefficients are represented as fractional values and
 125:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    coefficients are restricted to lie in the range <code>[-1 +1)</code>.
 126:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    The fixed-point functions have an additional scaling parameter <code>postShift</
 127:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    which allow the filter coefficients to exceed the range <code>[+1 -1)</code>.
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    At the output of the filter's accumulator is a shift register which shifts the r
 129:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    \image html BiquadPostshift.gif "Fixed-point Biquad with shift by postShift bits
 130:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    This essentially scales the filter coefficients by <code>2^postShift</code>.
 131:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    For example, to realize the coefficients
 132:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   <pre>
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****      {1.5, -0.8, 1.2, 1.6, -0.9}
 134:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   </pre>
 135:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    set the pCoeffs array to:
 136:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   <pre>
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****      {0.75, -0.4, 0.6, 0.8, -0.45}
 138:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   </pre>
 139:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    and set <code>postShift=1</code>
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 141:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @par           Filter gain
 142:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    The frequency response of a Biquad filter is a function of its coefficients.
 143:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    It is possible for the gain through the filter to exceed 1.0 meaning that the fi
ARM GAS  /tmp/ccW3xcHx.s 			page 4


 144:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    This means that an input signal with amplitude < 1.0 may result in an output > 1
 145:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    To avoid this behavior the filter needs to be scaled down such that its peak gai
 146:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 147:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @par           Overflow and saturation
 148:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****                    For Q15 and Q31 versions, it is described separately as part of the function spe
 149:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  */
 150:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 151:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** /**
 152:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @addtogroup BiquadCascadeDF1
 153:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @{
 154:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  */
 155:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 156:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** /**
 157:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @brief         Processing function for the floating-point Biquad cascade filter.
 158:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @param[in]     S         points to an instance of the floating-point Biquad cascade structure
 159:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @param[in]     pSrc      points to the block of input data
 160:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @param[out]    pDst      points to the block of output data
 161:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @param[in]     blockSize  number of samples to process
 162:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   @return        none
 163:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****  */
 164:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 165:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** #if defined(ARM_MATH_NEON) 
 166:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** void arm_biquad_cascade_df1_f32(
 167:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   const arm_biquad_casd_df1_inst_f32 * S,
 168:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   const float32_t * pSrc,
 169:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   float32_t * pDst,
 170:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   uint32_t blockSize)
 171:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** {
 172:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 173:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   const float32_t *pIn = pSrc;                         /*  source pointer            */
 174:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   float32_t *pOut = pDst;                        /*  destination pointer       */
 175:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   float32_t *pState = S->pState;                 /*  pState pointer            */
 176:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   const float32_t *pCoeffs = S->pCoeffs;               /*  coefficient pointer       */
 177:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   float32_t acc;                                 /*  Simulates the accumulator */
 178:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   uint32_t sample, stage = S->numStages;         /*  loop counters             */
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 181:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   float32x4_t Xn;
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   float32x2_t Yn;
 183:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   float32x2_t a;
 184:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   float32x4_t b;
 185:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   
 186:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   float32x4_t x,tmp;
 187:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   float32x2_t t;
 188:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   float32x2x2_t y;
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 190:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   float32_t Xns;
 191:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 192:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   while (stage > 0U)
 193:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   {
 194:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* Reading the coefficients */
 195:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     Xn = vld1q_f32(pState);
 196:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     Yn = vld1_f32(pState + 2);
 197:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 198:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     b = vld1q_f32(pCoeffs);
 199:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     b = vrev64q_f32(b);  
 200:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     b = vcombine_f32(vget_high_f32(b), vget_low_f32(b));
ARM GAS  /tmp/ccW3xcHx.s 			page 5


 201:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 202:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     a = vld1_f32(pCoeffs + 3);
 203:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     a = vrev64_f32(a);
 204:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     b[0] = 0.0;
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     pCoeffs += 5;
 206:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     
 207:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* Reading the pState values */
 208:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****    
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* Apply loop unrolling and compute 4 output values simultaneously. */
 210:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /*      The variable acc hold output values that are being computed:
 211:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****      *
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****      *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
 213:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****      *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
 214:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****      *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
 215:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****      *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****      */
 217:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 218:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****      ** a second loop below computes the remaining 1 to 3 samples. */
 220:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     sample = blockSize >> 2U;
 221:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 222:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     while (sample > 0U)
 223:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     {
 224:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Read the first 4 inputs */
 225:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       x = vld1q_f32(pIn);
 226:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 227:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       pIn += 4;
 228:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 229:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       tmp = vextq_f32(Xn, x, 1);
 230:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       t = vmul_f32(vget_high_f32(b), vget_high_f32(tmp));
 231:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       t = vmla_f32(t, vget_low_f32(b), vget_low_f32(tmp));
 232:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       t = vmla_f32(t, a, Yn);
 233:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       t = vpadd_f32(t, t);
 234:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Yn = vext_f32(Yn, t, 1);
 235:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 236:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       tmp = vextq_f32(Xn, x, 2);
 237:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       t = vmul_f32(vget_high_f32(b), vget_high_f32(tmp));
 238:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       t = vmla_f32(t, vget_low_f32(b), vget_low_f32(tmp));
 239:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       t = vmla_f32(t, a, Yn);
 240:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       t = vpadd_f32(t, t);
 241:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Yn = vext_f32(Yn, t, 1);
 242:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 243:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       y.val[0] = Yn;
 244:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 245:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       tmp = vextq_f32(Xn, x, 3);
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       t = vmul_f32(vget_high_f32(b), vget_high_f32(tmp));
 247:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       t = vmla_f32(t, vget_low_f32(b), vget_low_f32(tmp));
 248:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       t = vmla_f32(t, a, Yn);
 249:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       t = vpadd_f32(t, t);
 250:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Yn = vext_f32(Yn, t, 1);
 251:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 252:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Xn = x;
 253:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       t = vmul_f32(vget_high_f32(b), vget_high_f32(Xn));
 254:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       t = vmla_f32(t, vget_low_f32(b), vget_low_f32(Xn));
 255:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       t = vmla_f32(t, a, Yn);
 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       t = vpadd_f32(t, t);
 257:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Yn = vext_f32(Yn, t, 1);
ARM GAS  /tmp/ccW3xcHx.s 			page 6


 258:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       
 259:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       y.val[1] = Yn;
 260:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 261:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       tmp = vcombine_f32(y.val[0], y.val[1]);
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 263:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Store the 4 outputs and increment the pointer */
 264:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       vst1q_f32(pOut, tmp);
 265:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       pOut += 4;
 266:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 267:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Decrement the loop counter */
 268:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       sample--;
 269:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     }
 270:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 271:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* If the block size is not a multiple of 4, compute any remaining output samples here.
 272:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****      ** No loop unrolling is used. */
 273:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     sample = blockSize & 0x3U;
 274:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 275:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     while (sample > 0U)
 276:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     {
 277:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Read the input */
 278:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Xns = *pIn++;
 279:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 280:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
 281:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       acc =  (b[1] * Xn[2]) + (b[2] * Xn[3]) + (b[3] * Xns) + (a[0] * Yn[0]) + (a[1] * Yn[1]);
 282:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 283:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Store the result in the accumulator in the destination buffer. */
 284:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       *pOut++ = acc;
 285:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 286:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Every time after the output is computed state should be updated. */
 287:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* The states should be updated as:    */
 288:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Xn2 = Xn1   */
 289:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Xn1 = Xn    */
 290:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Yn2 = Yn1   */
 291:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Yn1 = acc   */
 292:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Xn[2] = Xn[3];
 293:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Xn[3] = Xns;
 294:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Yn[0] = Yn[1];
 295:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Yn[1] = acc;
 296:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 297:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Decrement the loop counter */
 298:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       sample--;
 299:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 300:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     }
 301:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     vst1q_f32(pState,vcombine_f32(vrev64_f32(vget_high_f32(Xn)),vrev64_f32(Yn)));
 303:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     pState += 4;
 304:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /*  Store the updated state variables back into the pState array */
 305:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****    
 306:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /*  The first stage goes from the input buffer to the output buffer. */
 307:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /*  Subsequent numStages  occur in-place in the output buffer */
 308:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     pIn = pDst;
 309:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 310:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* Reset the output pointer */
 311:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     pOut = pDst;
 312:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 313:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* Decrement the loop counter */
 314:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     stage--;
ARM GAS  /tmp/ccW3xcHx.s 			page 7


 315:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   }
 316:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** }
 317:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 318:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** #else
 319:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** void arm_biquad_cascade_df1_f32(
 320:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   const arm_biquad_casd_df1_inst_f32 * S,
 321:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   const float32_t * pSrc,
 322:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****         float32_t * pDst,
 323:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****         uint32_t blockSize)
 324:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** {
  30              		.loc 1 324 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 325:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   const float32_t *pIn = pSrc;                         /* Source pointer */
  35              		.loc 1 325 3 view .LVU1
 326:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****         float32_t *pOut = pDst;                        /* Destination pointer */
  36              		.loc 1 326 9 view .LVU2
 327:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****         float32_t *pState = S->pState;                 /* pState pointer */
  37              		.loc 1 327 9 view .LVU3
 328:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
  38              		.loc 1 328 3 view .LVU4
 329:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****         float32_t acc;                                 /* Accumulator */
  39              		.loc 1 329 9 view .LVU5
 330:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****         float32_t b0, b1, b2, a1, a2;                  /* Filter coefficients */
  40              		.loc 1 330 9 view .LVU6
 331:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****         float32_t Xn1, Xn2, Yn1, Yn2;                  /* Filter pState variables */
  41              		.loc 1 331 9 view .LVU7
 332:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****         float32_t Xn;                                  /* Temporary input */
  42              		.loc 1 332 9 view .LVU8
 333:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****         uint32_t sample, stage = S->numStages;         /* Loop counters */
  43              		.loc 1 333 9 view .LVU9
 324:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   const float32_t *pIn = pSrc;                         /* Source pointer */
  44              		.loc 1 324 1 is_stmt 0 view .LVU10
  45 0000 F0B4     		push	{r4, r5, r6, r7}
  46              	.LCFI0:
  47              		.cfi_def_cfa_offset 16
  48              		.cfi_offset 4, -16
  49              		.cfi_offset 5, -12
  50              		.cfi_offset 6, -8
  51              		.cfi_offset 7, -4
  52 0002 D0E90156 		ldrd	r5, r6, [r0, #4]
  53              		.loc 1 333 26 view .LVU11
  54 0006 0768     		ldr	r7, [r0]
  55              	.LVL1:
  56              		.loc 1 333 26 view .LVU12
  57 0008 1436     		adds	r6, r6, #20
  58 000a 1035     		adds	r5, r5, #16
  59              	.LVL2:
  60              	.L4:
 334:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 335:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   do
  61              		.loc 1 335 3 is_stmt 1 view .LVU13
 336:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   {
 337:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* Reading the coefficients */
 338:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     b0 = *pCoeffs++;
ARM GAS  /tmp/ccW3xcHx.s 			page 8


  62              		.loc 1 338 5 view .LVU14
  63              		.loc 1 338 8 is_stmt 0 view .LVU15
  64 000c 56ED054A 		vldr.32	s9, [r6, #-20]
  65              	.LVL3:
 339:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     b1 = *pCoeffs++;
  66              		.loc 1 339 5 is_stmt 1 view .LVU16
  67              		.loc 1 339 8 is_stmt 0 view .LVU17
  68 0010 16ED044A 		vldr.32	s8, [r6, #-16]
  69              	.LVL4:
 340:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     b2 = *pCoeffs++;
  70              		.loc 1 340 5 is_stmt 1 view .LVU18
  71              		.loc 1 340 8 is_stmt 0 view .LVU19
  72 0014 56ED033A 		vldr.32	s7, [r6, #-12]
  73              	.LVL5:
 341:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     a1 = *pCoeffs++;
  74              		.loc 1 341 5 is_stmt 1 view .LVU20
  75              		.loc 1 341 8 is_stmt 0 view .LVU21
  76 0018 16ED023A 		vldr.32	s6, [r6, #-8]
  77              	.LVL6:
 342:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     a2 = *pCoeffs++;
  78              		.loc 1 342 5 is_stmt 1 view .LVU22
  79              		.loc 1 342 8 is_stmt 0 view .LVU23
  80 001c 56ED012A 		vldr.32	s5, [r6, #-4]
  81              	.LVL7:
 343:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 344:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* Reading the pState values */
 345:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     Xn1 = pState[0];
  82              		.loc 1 345 5 is_stmt 1 view .LVU24
  83              		.loc 1 345 9 is_stmt 0 view .LVU25
  84 0020 55ED046A 		vldr.32	s13, [r5, #-16]
  85              	.LVL8:
 346:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     Xn2 = pState[1];
  86              		.loc 1 346 5 is_stmt 1 view .LVU26
  87              		.loc 1 346 9 is_stmt 0 view .LVU27
  88 0024 55ED035A 		vldr.32	s11, [r5, #-12]
  89              	.LVL9:
 347:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     Yn1 = pState[2];
  90              		.loc 1 347 5 is_stmt 1 view .LVU28
  91              		.loc 1 347 9 is_stmt 0 view .LVU29
  92 0028 15ED027A 		vldr.32	s14, [r5, #-8]
  93              	.LVL10:
 348:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     Yn2 = pState[3];
  94              		.loc 1 348 5 is_stmt 1 view .LVU30
  95              		.loc 1 348 9 is_stmt 0 view .LVU31
  96 002c 15ED015A 		vldr.32	s10, [r5, #-4]
  97              	.LVL11:
 349:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 350:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** #if defined (ARM_MATH_LOOPUNROLL)
 351:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 352:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* Apply loop unrolling and compute 4 output values simultaneously. */
 353:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* Variable acc hold output values that are being computed:
 354:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****      *
 355:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****      * acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
 356:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****      * acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
 357:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****      * acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
 358:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****      * acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
 359:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****      */
ARM GAS  /tmp/ccW3xcHx.s 			page 9


 360:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 361:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* Loop unrolling: Compute 4 outputs at a time */
 362:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     sample = blockSize >> 2U;
 363:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 364:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     while (sample > 0U)
 365:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     {
 366:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Read the first input */
 367:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Xn = *pIn++;
 368:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 369:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
 370:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Yn2 = (b0 * Xn) + (b1 * Xn1) + (b2 * Xn2) + (a1 * Yn1) + (a2 * Yn2);
 371:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 372:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Store output in destination buffer. */
 373:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       *pOut++ = Yn2;
 374:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 375:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Every time after the output is computed state should be updated. */
 376:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* The states should be updated as: */
 377:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Xn2 = Xn1 */
 378:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Xn1 = Xn  */
 379:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Yn2 = Yn1 */
 380:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Yn1 = acc */
 381:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 382:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Read the second input */
 383:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Xn2 = *pIn++;
 384:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 385:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
 386:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Yn1 = (b0 * Xn2) + (b1 * Xn) + (b2 * Xn1) + (a1 * Yn2) + (a2 * Yn1);
 387:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 388:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Store output in destination buffer. */
 389:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       *pOut++ = Yn1;
 390:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 391:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Every time after the output is computed state should be updated. */
 392:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* The states should be updated as: */
 393:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Xn2 = Xn1 */
 394:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Xn1 = Xn  */
 395:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Yn2 = Yn1 */
 396:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Yn1 = acc */
 397:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 398:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Read the third input */
 399:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Xn1 = *pIn++;
 400:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 401:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
 402:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Yn2 = (b0 * Xn1) + (b1 * Xn2) + (b2 * Xn) + (a1 * Yn1) + (a2 * Yn2);
 403:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 404:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Store output in destination buffer. */
 405:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       *pOut++ = Yn2;
 406:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 407:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Every time after the output is computed state should be updated. */
 408:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* The states should be updated as: */
 409:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Xn2 = Xn1 */
 410:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Xn1 = Xn  */
 411:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Yn2 = Yn1 */
 412:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Yn1 = acc */
 413:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 414:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Read the forth input */
 415:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Xn = *pIn++;
 416:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
ARM GAS  /tmp/ccW3xcHx.s 			page 10


 417:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
 418:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Yn1 = (b0 * Xn) + (b1 * Xn1) + (b2 * Xn2) + (a1 * Yn2) + (a2 * Yn1);
 419:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 420:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Store output in destination buffer. */
 421:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       *pOut++ = Yn1;
 422:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 423:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Every time after the output is computed state should be updated. */
 424:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* The states should be updated as: */
 425:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Xn2 = Xn1 */
 426:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Xn1 = Xn  */
 427:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Yn2 = Yn1 */
 428:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Yn1 = acc */
 429:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Xn2 = Xn1;
 430:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Xn1 = Xn;
 431:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 432:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* decrement loop counter */
 433:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       sample--;
 434:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     }
 435:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 436:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* Loop unrolling: Compute remaining outputs */
 437:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     sample = blockSize & 0x3U;
 438:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 439:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** #else
 440:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 441:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* Initialize blkCnt with number of samples */
 442:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     sample = blockSize;
  98              		.loc 1 442 5 is_stmt 1 view .LVU32
 443:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 444:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 445:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 446:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     while (sample > 0U)
  99              		.loc 1 446 5 view .LVU33
 100              		.loc 1 446 11 view .LVU34
 101 0030 53B3     		cbz	r3, .L5
 102 0032 1846     		mov	r0, r3
 103 0034 1446     		mov	r4, r2
 104 0036 03E0     		b	.L3
 105              	.LVL12:
 106              	.L6:
 447:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     {
 448:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Read the input */
 449:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Xn = *pIn++;
 450:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 451:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
 452:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       acc = (b0 * Xn) + (b1 * Xn1) + (b2 * Xn2) + (a1 * Yn1) + (a2 * Yn2);
 107              		.loc 1 452 11 is_stmt 0 view .LVU35
 108 0038 B0EE677A 		vmov.f32	s14, s15
 449:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 109              		.loc 1 449 10 view .LVU36
 110 003c F0EE466A 		vmov.f32	s13, s12
 111              	.LVL13:
 112              	.L3:
 449:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 113              		.loc 1 449 7 is_stmt 1 view .LVU37
 114              		.loc 1 452 29 is_stmt 0 view .LVU38
 115 0040 64EE267A 		vmul.f32	s15, s8, s13
 449:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
ARM GAS  /tmp/ccW3xcHx.s 			page 11


 116              		.loc 1 449 10 view .LVU39
 117 0044 B1EC016A 		vldmia.32	r1!, {s12}
 118              	.LVL14:
 119              		.loc 1 452 7 is_stmt 1 view .LVU40
 446:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     {
 120              		.loc 1 446 11 is_stmt 0 view .LVU41
 121 0048 0138     		subs	r0, r0, #1
 122              	.LVL15:
 123              		.loc 1 452 23 view .LVU42
 124 004a E4EE867A 		vfma.f32	s15, s9, s12
 125              		.loc 1 452 36 view .LVU43
 126 004e E3EEA57A 		vfma.f32	s15, s7, s11
 127 0052 F0EE665A 		vmov.f32	s11, s13
 128              	.LVL16:
 129              		.loc 1 452 49 view .LVU44
 130 0056 E3EE077A 		vfma.f32	s15, s6, s14
 131              		.loc 1 452 11 view .LVU45
 132 005a E2EE857A 		vfma.f32	s15, s5, s10
 133              	.LVL17:
 453:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 454:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Store output in destination buffer. */
 455:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       *pOut++ = acc;
 134              		.loc 1 455 7 is_stmt 1 view .LVU46
 135              		.loc 1 455 7 is_stmt 0 view .LVU47
 136 005e B0EE475A 		vmov.f32	s10, s14
 137              	.LVL18:
 138              		.loc 1 455 15 view .LVU48
 139 0062 E4EC017A 		vstmia.32	r4!, {s15}
 140              	.LVL19:
 456:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Every time after the output is computed state should be updated. */
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* The states should be updated as: */
 459:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Xn2 = Xn1 */
 460:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Xn1 = Xn  */
 461:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Yn2 = Yn1 */
 462:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* Yn1 = acc */
 463:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Xn2 = Xn1;
 141              		.loc 1 463 7 is_stmt 1 view .LVU49
 464:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Xn1 = Xn;
 142              		.loc 1 464 7 view .LVU50
 465:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Yn2 = Yn1;
 143              		.loc 1 465 7 view .LVU51
 466:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       Yn1 = acc;
 144              		.loc 1 466 7 view .LVU52
 467:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 468:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       /* decrement loop counter */
 469:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****       sample--;
 145              		.loc 1 469 7 view .LVU53
 446:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     {
 146              		.loc 1 446 11 view .LVU54
 147 0066 E7D1     		bne	.L6
 148              	.LVL20:
 149              	.L2:
 470:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     }
 471:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 472:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* Store the updated state variables back into the pState array */
 473:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     *pState++ = Xn1;
ARM GAS  /tmp/ccW3xcHx.s 			page 12


 150              		.loc 1 473 5 view .LVU55
 474:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     *pState++ = Xn2;
 475:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     *pState++ = Yn1;
 476:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     *pState++ = Yn2;
 477:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 478:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* The first stage goes from the input buffer to the output buffer. */
 479:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* Subsequent numStages occur in-place in the output buffer */
 480:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     pIn = pDst;
 481:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 482:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* Reset output pointer */
 483:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     pOut = pDst;
 484:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 485:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     /* decrement loop counter */
 486:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     stage--;
 487:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 488:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****   } while (stage > 0U);
 151              		.loc 1 488 3 is_stmt 0 view .LVU56
 152 0068 013F     		subs	r7, r7, #1
 153              	.LVL21:
 473:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     *pState++ = Xn2;
 154              		.loc 1 473 15 view .LVU57
 155 006a 05ED046A 		vstr.32	s12, [r5, #-16]
 474:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     *pState++ = Xn2;
 156              		.loc 1 474 5 is_stmt 1 view .LVU58
 157              	.LVL22:
 474:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     *pState++ = Xn2;
 158              		.loc 1 474 15 is_stmt 0 view .LVU59
 159 006e 45ED036A 		vstr.32	s13, [r5, #-12]
 475:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     *pState++ = Yn2;
 160              		.loc 1 475 5 is_stmt 1 view .LVU60
 161              	.LVL23:
 475:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     *pState++ = Yn2;
 162              		.loc 1 475 5 is_stmt 0 view .LVU61
 163 0072 06F11406 		add	r6, r6, #20
 164              	.LVL24:
 475:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     *pState++ = Yn2;
 165              		.loc 1 475 15 view .LVU62
 166 0076 45ED027A 		vstr.32	s15, [r5, #-8]
 476:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 167              		.loc 1 476 5 is_stmt 1 view .LVU63
 168              	.LVL25:
 476:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 169              		.loc 1 476 5 is_stmt 0 view .LVU64
 170 007a 05F11005 		add	r5, r5, #16
 171              	.LVL26:
 476:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 172              		.loc 1 476 15 view .LVU65
 173 007e 05ED057A 		vstr.32	s14, [r5, #-20]
 480:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 174              		.loc 1 480 5 is_stmt 1 view .LVU66
 175              	.LVL27:
 483:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 176              		.loc 1 483 5 view .LVU67
 486:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 177              		.loc 1 486 5 view .LVU68
 178              		.loc 1 488 11 view .LVU69
 179              		.loc 1 488 3 is_stmt 0 view .LVU70
ARM GAS  /tmp/ccW3xcHx.s 			page 13


 180 0082 0AD0     		beq	.L10
 480:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 181              		.loc 1 480 9 view .LVU71
 182 0084 1146     		mov	r1, r2
 183 0086 C1E7     		b	.L4
 184              	.LVL28:
 185              	.L5:
 347:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     Yn2 = pState[3];
 186              		.loc 1 347 9 view .LVU72
 187 0088 F0EE477A 		vmov.f32	s15, s14
 345:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     Xn2 = pState[1];
 188              		.loc 1 345 9 view .LVU73
 189 008c B0EE666A 		vmov.f32	s12, s13
 348:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 190              		.loc 1 348 9 view .LVU74
 191 0090 B0EE457A 		vmov.f32	s14, s10
 192              	.LVL29:
 346:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     Yn1 = pState[2];
 193              		.loc 1 346 9 view .LVU75
 194 0094 F0EE656A 		vmov.f32	s13, s11
 195              	.LVL30:
 346:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c ****     Yn1 = pState[2];
 196              		.loc 1 346 9 view .LVU76
 197 0098 E6E7     		b	.L2
 198              	.LVL31:
 199              	.L10:
 489:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** 
 490:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c **** }
 200              		.loc 1 490 1 view .LVU77
 201 009a F0BC     		pop	{r4, r5, r6, r7}
 202              	.LCFI1:
 203              		.cfi_restore 7
 204              		.cfi_restore 6
 205              		.cfi_restore 5
 206              		.cfi_restore 4
 207              		.cfi_def_cfa_offset 0
 208              	.LVL32:
 209              		.loc 1 490 1 view .LVU78
 210 009c 7047     		bx	lr
 211              		.cfi_endproc
 212              	.LFE145:
 214 009e 00BF     		.text
 215              	.Letext0:
 216              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 217              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 218              		.file 4 "/usr/include/newlib/sys/_types.h"
 219              		.file 5 "/usr/include/newlib/sys/reent.h"
 220              		.file 6 "/usr/include/newlib/sys/lock.h"
 221              		.file 7 "/usr/include/newlib/math.h"
 222              		.file 8 "./Libraries/CMSIS/DSP/Include/arm_math.h"
ARM GAS  /tmp/ccW3xcHx.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_biquad_cascade_df1_f32.c
     /tmp/ccW3xcHx.s:17     .text.arm_biquad_cascade_df1_f32:0000000000000000 $t
     /tmp/ccW3xcHx.s:26     .text.arm_biquad_cascade_df1_f32:0000000000000000 arm_biquad_cascade_df1_f32

NO UNDEFINED SYMBOLS
