In archive lib/libbob.a:

bw_i2c_ui.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_i2c_ui_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <bcm2835_i2c_begin>
   c:	e3540000 	cmp	r4, #0
  10:	03a04094 	moveq	r4, #148	; 0x94
  14:	e59f3008 	ldr	r3, [pc, #8]	; 24 <bw_i2c_ui_start+0x24>
  18:	e3a00000 	mov	r0, #0
  1c:	e5c34000 	strb	r4, [r3]
  20:	e8bd8010 	pop	{r4, pc}
  24:	00000000 	andeq	r0, r0, r0

00000028 <bw_i2c_ui_end>:
  28:	eafffffe 	b	0 <bcm2835_i2c_end>

0000002c <bw_i2c_ui_set_cursor>:
  2c:	e3a03011 	mov	r3, #17
  30:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  34:	e59f2048 	ldr	r2, [pc, #72]	; 84 <bw_i2c_ui_set_cursor+0x58>
  38:	e2000003 	and	r0, r0, #3
  3c:	e5d22000 	ldrb	r2, [r2]
  40:	e201101f 	and	r1, r1, #31
  44:	e24dd00c 	sub	sp, sp, #12
  48:	e1811280 	orr	r1, r1, r0, lsl #5
  4c:	e1a000a2 	lsr	r0, r2, #1
  50:	e5cd3004 	strb	r3, [sp, #4]
  54:	e5cd1005 	strb	r1, [sp, #5]
  58:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
  5c:	e59f0024 	ldr	r0, [pc, #36]	; 88 <bw_i2c_ui_set_cursor+0x5c>
  60:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
  64:	e28d0004 	add	r0, sp, #4
  68:	e3a01002 	mov	r1, #2
  6c:	ebfffffe 	bl	0 <bcm2835_i2c_write>
  70:	e3a0000e 	mov	r0, #14
  74:	e3a01000 	mov	r1, #0
  78:	ebfffffe 	bl	0 <udelay>
  7c:	e28dd00c 	add	sp, sp, #12
  80:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  84:	00000000 	andeq	r0, r0, r0
  88:	000009c4 	andeq	r0, r0, r4, asr #19

0000008c <bw_i2c_ui_text>:
  8c:	e3510010 	cmp	r1, #16
  90:	e92d4010 	push	{r4, lr}
  94:	e3a03000 	mov	r3, #0
  98:	31a04001 	movcc	r4, r1
  9c:	23a04010 	movcs	r4, #16
  a0:	e24dd018 	sub	sp, sp, #24
  a4:	e1540003 	cmp	r4, r3
  a8:	e5cd3004 	strb	r3, [sp, #4]
  ac:	0a00003c 	beq	1a4 <bw_i2c_ui_text+0x118>
  b0:	e5d03000 	ldrb	r3, [r0]
  b4:	e3540001 	cmp	r4, #1
  b8:	e5cd3005 	strb	r3, [sp, #5]
  bc:	0a000038 	beq	1a4 <bw_i2c_ui_text+0x118>
  c0:	e5d03001 	ldrb	r3, [r0, #1]
  c4:	e3540002 	cmp	r4, #2
  c8:	e5cd3006 	strb	r3, [sp, #6]
  cc:	0a000034 	beq	1a4 <bw_i2c_ui_text+0x118>
  d0:	e5d03002 	ldrb	r3, [r0, #2]
  d4:	e3540003 	cmp	r4, #3
  d8:	e5cd3007 	strb	r3, [sp, #7]
  dc:	0a000030 	beq	1a4 <bw_i2c_ui_text+0x118>
  e0:	e5d03003 	ldrb	r3, [r0, #3]
  e4:	e3540004 	cmp	r4, #4
  e8:	e5cd3008 	strb	r3, [sp, #8]
  ec:	0a00002c 	beq	1a4 <bw_i2c_ui_text+0x118>
  f0:	e5d03004 	ldrb	r3, [r0, #4]
  f4:	e3540005 	cmp	r4, #5
  f8:	e5cd3009 	strb	r3, [sp, #9]
  fc:	0a000028 	beq	1a4 <bw_i2c_ui_text+0x118>
 100:	e5d03005 	ldrb	r3, [r0, #5]
 104:	e3540006 	cmp	r4, #6
 108:	e5cd300a 	strb	r3, [sp, #10]
 10c:	0a000024 	beq	1a4 <bw_i2c_ui_text+0x118>
 110:	e5d03006 	ldrb	r3, [r0, #6]
 114:	e3540007 	cmp	r4, #7
 118:	e5cd300b 	strb	r3, [sp, #11]
 11c:	0a000020 	beq	1a4 <bw_i2c_ui_text+0x118>
 120:	e5d03007 	ldrb	r3, [r0, #7]
 124:	e3540008 	cmp	r4, #8
 128:	e5cd300c 	strb	r3, [sp, #12]
 12c:	0a00001c 	beq	1a4 <bw_i2c_ui_text+0x118>
 130:	e5d03008 	ldrb	r3, [r0, #8]
 134:	e3540009 	cmp	r4, #9
 138:	e5cd300d 	strb	r3, [sp, #13]
 13c:	0a000018 	beq	1a4 <bw_i2c_ui_text+0x118>
 140:	e5d03009 	ldrb	r3, [r0, #9]
 144:	e354000a 	cmp	r4, #10
 148:	e5cd300e 	strb	r3, [sp, #14]
 14c:	0a000014 	beq	1a4 <bw_i2c_ui_text+0x118>
 150:	e5d0300a 	ldrb	r3, [r0, #10]
 154:	e354000b 	cmp	r4, #11
 158:	e5cd300f 	strb	r3, [sp, #15]
 15c:	0a000010 	beq	1a4 <bw_i2c_ui_text+0x118>
 160:	e5d0300b 	ldrb	r3, [r0, #11]
 164:	e354000c 	cmp	r4, #12
 168:	e5cd3010 	strb	r3, [sp, #16]
 16c:	0a00000c 	beq	1a4 <bw_i2c_ui_text+0x118>
 170:	e5d0300c 	ldrb	r3, [r0, #12]
 174:	e354000d 	cmp	r4, #13
 178:	e5cd3011 	strb	r3, [sp, #17]
 17c:	0a000008 	beq	1a4 <bw_i2c_ui_text+0x118>
 180:	e5d0300d 	ldrb	r3, [r0, #13]
 184:	e354000e 	cmp	r4, #14
 188:	e5cd3012 	strb	r3, [sp, #18]
 18c:	0a000004 	beq	1a4 <bw_i2c_ui_text+0x118>
 190:	e5d0300e 	ldrb	r3, [r0, #14]
 194:	e3540010 	cmp	r4, #16
 198:	e5cd3013 	strb	r3, [sp, #19]
 19c:	05d0300f 	ldrbeq	r3, [r0, #15]
 1a0:	05cd3014 	strbeq	r3, [sp, #20]
 1a4:	e59f3030 	ldr	r3, [pc, #48]	; 1dc <bw_i2c_ui_text+0x150>
 1a8:	e5d30000 	ldrb	r0, [r3]
 1ac:	e1a000a0 	lsr	r0, r0, #1
 1b0:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 1b4:	e59f0024 	ldr	r0, [pc, #36]	; 1e0 <bw_i2c_ui_text+0x154>
 1b8:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 1bc:	e2841001 	add	r1, r4, #1
 1c0:	e28d0004 	add	r0, sp, #4
 1c4:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 1c8:	e3a0000e 	mov	r0, #14
 1cc:	e3a01000 	mov	r1, #0
 1d0:	ebfffffe 	bl	0 <udelay>
 1d4:	e28dd018 	add	sp, sp, #24
 1d8:	e8bd8010 	pop	{r4, pc}
 1dc:	00000000 	andeq	r0, r0, r0
 1e0:	000009c4 	andeq	r0, r0, r4, asr #19

000001e4 <bw_i2c_ui_text_line_1>:
 1e4:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 1e8:	e3a03011 	mov	r3, #17
 1ec:	e3a05000 	mov	r5, #0
 1f0:	e1a04001 	mov	r4, r1
 1f4:	e59f7174 	ldr	r7, [pc, #372]	; 370 <bw_i2c_ui_text_line_1+0x18c>
 1f8:	e1a06000 	mov	r6, r0
 1fc:	e5d70000 	ldrb	r0, [r7]
 200:	e24dd01c 	sub	sp, sp, #28
 204:	e1a000a0 	lsr	r0, r0, #1
 208:	e5cd3004 	strb	r3, [sp, #4]
 20c:	e5cd5005 	strb	r5, [sp, #5]
 210:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 214:	e59f0158 	ldr	r0, [pc, #344]	; 374 <bw_i2c_ui_text_line_1+0x190>
 218:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 21c:	e3a01002 	mov	r1, #2
 220:	e28d0004 	add	r0, sp, #4
 224:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 228:	e3a0000e 	mov	r0, #14
 22c:	e3a01000 	mov	r1, #0
 230:	ebfffffe 	bl	0 <udelay>
 234:	e3540010 	cmp	r4, #16
 238:	23a04010 	movcs	r4, #16
 23c:	e1540005 	cmp	r4, r5
 240:	e5cd5004 	strb	r5, [sp, #4]
 244:	0a00003c 	beq	33c <bw_i2c_ui_text_line_1+0x158>
 248:	e5d63000 	ldrb	r3, [r6]
 24c:	e3540001 	cmp	r4, #1
 250:	e5cd3005 	strb	r3, [sp, #5]
 254:	0a000038 	beq	33c <bw_i2c_ui_text_line_1+0x158>
 258:	e5d63001 	ldrb	r3, [r6, #1]
 25c:	e3540002 	cmp	r4, #2
 260:	e5cd3006 	strb	r3, [sp, #6]
 264:	0a000034 	beq	33c <bw_i2c_ui_text_line_1+0x158>
 268:	e5d63002 	ldrb	r3, [r6, #2]
 26c:	e3540003 	cmp	r4, #3
 270:	e5cd3007 	strb	r3, [sp, #7]
 274:	0a000030 	beq	33c <bw_i2c_ui_text_line_1+0x158>
 278:	e5d63003 	ldrb	r3, [r6, #3]
 27c:	e3540004 	cmp	r4, #4
 280:	e5cd3008 	strb	r3, [sp, #8]
 284:	0a00002c 	beq	33c <bw_i2c_ui_text_line_1+0x158>
 288:	e5d63004 	ldrb	r3, [r6, #4]
 28c:	e3540005 	cmp	r4, #5
 290:	e5cd3009 	strb	r3, [sp, #9]
 294:	0a000028 	beq	33c <bw_i2c_ui_text_line_1+0x158>
 298:	e5d63005 	ldrb	r3, [r6, #5]
 29c:	e3540006 	cmp	r4, #6
 2a0:	e5cd300a 	strb	r3, [sp, #10]
 2a4:	0a000024 	beq	33c <bw_i2c_ui_text_line_1+0x158>
 2a8:	e5d63006 	ldrb	r3, [r6, #6]
 2ac:	e3540007 	cmp	r4, #7
 2b0:	e5cd300b 	strb	r3, [sp, #11]
 2b4:	0a000020 	beq	33c <bw_i2c_ui_text_line_1+0x158>
 2b8:	e5d63007 	ldrb	r3, [r6, #7]
 2bc:	e3540008 	cmp	r4, #8
 2c0:	e5cd300c 	strb	r3, [sp, #12]
 2c4:	0a00001c 	beq	33c <bw_i2c_ui_text_line_1+0x158>
 2c8:	e5d63008 	ldrb	r3, [r6, #8]
 2cc:	e3540009 	cmp	r4, #9
 2d0:	e5cd300d 	strb	r3, [sp, #13]
 2d4:	0a000018 	beq	33c <bw_i2c_ui_text_line_1+0x158>
 2d8:	e5d63009 	ldrb	r3, [r6, #9]
 2dc:	e354000a 	cmp	r4, #10
 2e0:	e5cd300e 	strb	r3, [sp, #14]
 2e4:	0a000014 	beq	33c <bw_i2c_ui_text_line_1+0x158>
 2e8:	e5d6300a 	ldrb	r3, [r6, #10]
 2ec:	e354000b 	cmp	r4, #11
 2f0:	e5cd300f 	strb	r3, [sp, #15]
 2f4:	0a000010 	beq	33c <bw_i2c_ui_text_line_1+0x158>
 2f8:	e5d6300b 	ldrb	r3, [r6, #11]
 2fc:	e354000c 	cmp	r4, #12
 300:	e5cd3010 	strb	r3, [sp, #16]
 304:	0a00000c 	beq	33c <bw_i2c_ui_text_line_1+0x158>
 308:	e5d6300c 	ldrb	r3, [r6, #12]
 30c:	e354000d 	cmp	r4, #13
 310:	e5cd3011 	strb	r3, [sp, #17]
 314:	0a000008 	beq	33c <bw_i2c_ui_text_line_1+0x158>
 318:	e5d6300d 	ldrb	r3, [r6, #13]
 31c:	e354000e 	cmp	r4, #14
 320:	e5cd3012 	strb	r3, [sp, #18]
 324:	0a000004 	beq	33c <bw_i2c_ui_text_line_1+0x158>
 328:	e5d6300e 	ldrb	r3, [r6, #14]
 32c:	e3540010 	cmp	r4, #16
 330:	e5cd3013 	strb	r3, [sp, #19]
 334:	05d6300f 	ldrbeq	r3, [r6, #15]
 338:	05cd3014 	strbeq	r3, [sp, #20]
 33c:	e5d70000 	ldrb	r0, [r7]
 340:	e1a000a0 	lsr	r0, r0, #1
 344:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 348:	e59f0024 	ldr	r0, [pc, #36]	; 374 <bw_i2c_ui_text_line_1+0x190>
 34c:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 350:	e2841001 	add	r1, r4, #1
 354:	e28d0004 	add	r0, sp, #4
 358:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 35c:	e3a0000e 	mov	r0, #14
 360:	e3a01000 	mov	r1, #0
 364:	ebfffffe 	bl	0 <udelay>
 368:	e28dd01c 	add	sp, sp, #28
 36c:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 370:	00000000 	andeq	r0, r0, r0
 374:	000009c4 	andeq	r0, r0, r4, asr #19

00000378 <bw_i2c_ui_text_line_2>:
 378:	e3a03020 	mov	r3, #32
 37c:	e3a02011 	mov	r2, #17
 380:	e92d4070 	push	{r4, r5, r6, lr}
 384:	e1a04001 	mov	r4, r1
 388:	e59f6178 	ldr	r6, [pc, #376]	; 508 <bw_i2c_ui_text_line_2+0x190>
 38c:	e1a05000 	mov	r5, r0
 390:	e5d60000 	ldrb	r0, [r6]
 394:	e24dd018 	sub	sp, sp, #24
 398:	e1a000a0 	lsr	r0, r0, #1
 39c:	e5cd3005 	strb	r3, [sp, #5]
 3a0:	e5cd2004 	strb	r2, [sp, #4]
 3a4:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 3a8:	e59f015c 	ldr	r0, [pc, #348]	; 50c <bw_i2c_ui_text_line_2+0x194>
 3ac:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 3b0:	e3a01002 	mov	r1, #2
 3b4:	e28d0004 	add	r0, sp, #4
 3b8:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 3bc:	e3a0000e 	mov	r0, #14
 3c0:	e3a01000 	mov	r1, #0
 3c4:	ebfffffe 	bl	0 <udelay>
 3c8:	e3540010 	cmp	r4, #16
 3cc:	e3a03000 	mov	r3, #0
 3d0:	23a04010 	movcs	r4, #16
 3d4:	e1540003 	cmp	r4, r3
 3d8:	e5cd3004 	strb	r3, [sp, #4]
 3dc:	0a00003c 	beq	4d4 <bw_i2c_ui_text_line_2+0x15c>
 3e0:	e5d53000 	ldrb	r3, [r5]
 3e4:	e3540001 	cmp	r4, #1
 3e8:	e5cd3005 	strb	r3, [sp, #5]
 3ec:	0a000038 	beq	4d4 <bw_i2c_ui_text_line_2+0x15c>
 3f0:	e5d53001 	ldrb	r3, [r5, #1]
 3f4:	e3540002 	cmp	r4, #2
 3f8:	e5cd3006 	strb	r3, [sp, #6]
 3fc:	0a000034 	beq	4d4 <bw_i2c_ui_text_line_2+0x15c>
 400:	e5d53002 	ldrb	r3, [r5, #2]
 404:	e3540003 	cmp	r4, #3
 408:	e5cd3007 	strb	r3, [sp, #7]
 40c:	0a000030 	beq	4d4 <bw_i2c_ui_text_line_2+0x15c>
 410:	e5d53003 	ldrb	r3, [r5, #3]
 414:	e3540004 	cmp	r4, #4
 418:	e5cd3008 	strb	r3, [sp, #8]
 41c:	0a00002c 	beq	4d4 <bw_i2c_ui_text_line_2+0x15c>
 420:	e5d53004 	ldrb	r3, [r5, #4]
 424:	e3540005 	cmp	r4, #5
 428:	e5cd3009 	strb	r3, [sp, #9]
 42c:	0a000028 	beq	4d4 <bw_i2c_ui_text_line_2+0x15c>
 430:	e5d53005 	ldrb	r3, [r5, #5]
 434:	e3540006 	cmp	r4, #6
 438:	e5cd300a 	strb	r3, [sp, #10]
 43c:	0a000024 	beq	4d4 <bw_i2c_ui_text_line_2+0x15c>
 440:	e5d53006 	ldrb	r3, [r5, #6]
 444:	e3540007 	cmp	r4, #7
 448:	e5cd300b 	strb	r3, [sp, #11]
 44c:	0a000020 	beq	4d4 <bw_i2c_ui_text_line_2+0x15c>
 450:	e5d53007 	ldrb	r3, [r5, #7]
 454:	e3540008 	cmp	r4, #8
 458:	e5cd300c 	strb	r3, [sp, #12]
 45c:	0a00001c 	beq	4d4 <bw_i2c_ui_text_line_2+0x15c>
 460:	e5d53008 	ldrb	r3, [r5, #8]
 464:	e3540009 	cmp	r4, #9
 468:	e5cd300d 	strb	r3, [sp, #13]
 46c:	0a000018 	beq	4d4 <bw_i2c_ui_text_line_2+0x15c>
 470:	e5d53009 	ldrb	r3, [r5, #9]
 474:	e354000a 	cmp	r4, #10
 478:	e5cd300e 	strb	r3, [sp, #14]
 47c:	0a000014 	beq	4d4 <bw_i2c_ui_text_line_2+0x15c>
 480:	e5d5300a 	ldrb	r3, [r5, #10]
 484:	e354000b 	cmp	r4, #11
 488:	e5cd300f 	strb	r3, [sp, #15]
 48c:	0a000010 	beq	4d4 <bw_i2c_ui_text_line_2+0x15c>
 490:	e5d5300b 	ldrb	r3, [r5, #11]
 494:	e354000c 	cmp	r4, #12
 498:	e5cd3010 	strb	r3, [sp, #16]
 49c:	0a00000c 	beq	4d4 <bw_i2c_ui_text_line_2+0x15c>
 4a0:	e5d5300c 	ldrb	r3, [r5, #12]
 4a4:	e354000d 	cmp	r4, #13
 4a8:	e5cd3011 	strb	r3, [sp, #17]
 4ac:	0a000008 	beq	4d4 <bw_i2c_ui_text_line_2+0x15c>
 4b0:	e5d5300d 	ldrb	r3, [r5, #13]
 4b4:	e354000e 	cmp	r4, #14
 4b8:	e5cd3012 	strb	r3, [sp, #18]
 4bc:	0a000004 	beq	4d4 <bw_i2c_ui_text_line_2+0x15c>
 4c0:	e5d5300e 	ldrb	r3, [r5, #14]
 4c4:	e3540010 	cmp	r4, #16
 4c8:	e5cd3013 	strb	r3, [sp, #19]
 4cc:	05d5300f 	ldrbeq	r3, [r5, #15]
 4d0:	05cd3014 	strbeq	r3, [sp, #20]
 4d4:	e5d60000 	ldrb	r0, [r6]
 4d8:	e1a000a0 	lsr	r0, r0, #1
 4dc:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 4e0:	e59f0024 	ldr	r0, [pc, #36]	; 50c <bw_i2c_ui_text_line_2+0x194>
 4e4:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 4e8:	e2841001 	add	r1, r4, #1
 4ec:	e28d0004 	add	r0, sp, #4
 4f0:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 4f4:	e3a0000e 	mov	r0, #14
 4f8:	e3a01000 	mov	r1, #0
 4fc:	ebfffffe 	bl	0 <udelay>
 500:	e28dd018 	add	sp, sp, #24
 504:	e8bd8070 	pop	{r4, r5, r6, pc}
 508:	00000000 	andeq	r0, r0, r0
 50c:	000009c4 	andeq	r0, r0, r4, asr #19

00000510 <bw_i2c_ui_text_line_3>:
 510:	e3a03040 	mov	r3, #64	; 0x40
 514:	e3a02011 	mov	r2, #17
 518:	e92d4070 	push	{r4, r5, r6, lr}
 51c:	e1a04001 	mov	r4, r1
 520:	e59f6178 	ldr	r6, [pc, #376]	; 6a0 <bw_i2c_ui_text_line_3+0x190>
 524:	e1a05000 	mov	r5, r0
 528:	e5d60000 	ldrb	r0, [r6]
 52c:	e24dd018 	sub	sp, sp, #24
 530:	e1a000a0 	lsr	r0, r0, #1
 534:	e5cd3005 	strb	r3, [sp, #5]
 538:	e5cd2004 	strb	r2, [sp, #4]
 53c:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 540:	e59f015c 	ldr	r0, [pc, #348]	; 6a4 <bw_i2c_ui_text_line_3+0x194>
 544:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 548:	e3a01002 	mov	r1, #2
 54c:	e28d0004 	add	r0, sp, #4
 550:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 554:	e3a0000e 	mov	r0, #14
 558:	e3a01000 	mov	r1, #0
 55c:	ebfffffe 	bl	0 <udelay>
 560:	e3540010 	cmp	r4, #16
 564:	e3a03000 	mov	r3, #0
 568:	23a04010 	movcs	r4, #16
 56c:	e1540003 	cmp	r4, r3
 570:	e5cd3004 	strb	r3, [sp, #4]
 574:	0a00003c 	beq	66c <bw_i2c_ui_text_line_3+0x15c>
 578:	e5d53000 	ldrb	r3, [r5]
 57c:	e3540001 	cmp	r4, #1
 580:	e5cd3005 	strb	r3, [sp, #5]
 584:	0a000038 	beq	66c <bw_i2c_ui_text_line_3+0x15c>
 588:	e5d53001 	ldrb	r3, [r5, #1]
 58c:	e3540002 	cmp	r4, #2
 590:	e5cd3006 	strb	r3, [sp, #6]
 594:	0a000034 	beq	66c <bw_i2c_ui_text_line_3+0x15c>
 598:	e5d53002 	ldrb	r3, [r5, #2]
 59c:	e3540003 	cmp	r4, #3
 5a0:	e5cd3007 	strb	r3, [sp, #7]
 5a4:	0a000030 	beq	66c <bw_i2c_ui_text_line_3+0x15c>
 5a8:	e5d53003 	ldrb	r3, [r5, #3]
 5ac:	e3540004 	cmp	r4, #4
 5b0:	e5cd3008 	strb	r3, [sp, #8]
 5b4:	0a00002c 	beq	66c <bw_i2c_ui_text_line_3+0x15c>
 5b8:	e5d53004 	ldrb	r3, [r5, #4]
 5bc:	e3540005 	cmp	r4, #5
 5c0:	e5cd3009 	strb	r3, [sp, #9]
 5c4:	0a000028 	beq	66c <bw_i2c_ui_text_line_3+0x15c>
 5c8:	e5d53005 	ldrb	r3, [r5, #5]
 5cc:	e3540006 	cmp	r4, #6
 5d0:	e5cd300a 	strb	r3, [sp, #10]
 5d4:	0a000024 	beq	66c <bw_i2c_ui_text_line_3+0x15c>
 5d8:	e5d53006 	ldrb	r3, [r5, #6]
 5dc:	e3540007 	cmp	r4, #7
 5e0:	e5cd300b 	strb	r3, [sp, #11]
 5e4:	0a000020 	beq	66c <bw_i2c_ui_text_line_3+0x15c>
 5e8:	e5d53007 	ldrb	r3, [r5, #7]
 5ec:	e3540008 	cmp	r4, #8
 5f0:	e5cd300c 	strb	r3, [sp, #12]
 5f4:	0a00001c 	beq	66c <bw_i2c_ui_text_line_3+0x15c>
 5f8:	e5d53008 	ldrb	r3, [r5, #8]
 5fc:	e3540009 	cmp	r4, #9
 600:	e5cd300d 	strb	r3, [sp, #13]
 604:	0a000018 	beq	66c <bw_i2c_ui_text_line_3+0x15c>
 608:	e5d53009 	ldrb	r3, [r5, #9]
 60c:	e354000a 	cmp	r4, #10
 610:	e5cd300e 	strb	r3, [sp, #14]
 614:	0a000014 	beq	66c <bw_i2c_ui_text_line_3+0x15c>
 618:	e5d5300a 	ldrb	r3, [r5, #10]
 61c:	e354000b 	cmp	r4, #11
 620:	e5cd300f 	strb	r3, [sp, #15]
 624:	0a000010 	beq	66c <bw_i2c_ui_text_line_3+0x15c>
 628:	e5d5300b 	ldrb	r3, [r5, #11]
 62c:	e354000c 	cmp	r4, #12
 630:	e5cd3010 	strb	r3, [sp, #16]
 634:	0a00000c 	beq	66c <bw_i2c_ui_text_line_3+0x15c>
 638:	e5d5300c 	ldrb	r3, [r5, #12]
 63c:	e354000d 	cmp	r4, #13
 640:	e5cd3011 	strb	r3, [sp, #17]
 644:	0a000008 	beq	66c <bw_i2c_ui_text_line_3+0x15c>
 648:	e5d5300d 	ldrb	r3, [r5, #13]
 64c:	e354000e 	cmp	r4, #14
 650:	e5cd3012 	strb	r3, [sp, #18]
 654:	0a000004 	beq	66c <bw_i2c_ui_text_line_3+0x15c>
 658:	e5d5300e 	ldrb	r3, [r5, #14]
 65c:	e3540010 	cmp	r4, #16
 660:	e5cd3013 	strb	r3, [sp, #19]
 664:	05d5300f 	ldrbeq	r3, [r5, #15]
 668:	05cd3014 	strbeq	r3, [sp, #20]
 66c:	e5d60000 	ldrb	r0, [r6]
 670:	e1a000a0 	lsr	r0, r0, #1
 674:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 678:	e59f0024 	ldr	r0, [pc, #36]	; 6a4 <bw_i2c_ui_text_line_3+0x194>
 67c:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 680:	e2841001 	add	r1, r4, #1
 684:	e28d0004 	add	r0, sp, #4
 688:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 68c:	e3a0000e 	mov	r0, #14
 690:	e3a01000 	mov	r1, #0
 694:	ebfffffe 	bl	0 <udelay>
 698:	e28dd018 	add	sp, sp, #24
 69c:	e8bd8070 	pop	{r4, r5, r6, pc}
 6a0:	00000000 	andeq	r0, r0, r0
 6a4:	000009c4 	andeq	r0, r0, r4, asr #19

000006a8 <bw_i2c_ui_text_line_4>:
 6a8:	e3a03060 	mov	r3, #96	; 0x60
 6ac:	e3a02011 	mov	r2, #17
 6b0:	e92d4070 	push	{r4, r5, r6, lr}
 6b4:	e1a04001 	mov	r4, r1
 6b8:	e59f6178 	ldr	r6, [pc, #376]	; 838 <bw_i2c_ui_text_line_4+0x190>
 6bc:	e1a05000 	mov	r5, r0
 6c0:	e5d60000 	ldrb	r0, [r6]
 6c4:	e24dd018 	sub	sp, sp, #24
 6c8:	e1a000a0 	lsr	r0, r0, #1
 6cc:	e5cd3005 	strb	r3, [sp, #5]
 6d0:	e5cd2004 	strb	r2, [sp, #4]
 6d4:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 6d8:	e59f015c 	ldr	r0, [pc, #348]	; 83c <bw_i2c_ui_text_line_4+0x194>
 6dc:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 6e0:	e3a01002 	mov	r1, #2
 6e4:	e28d0004 	add	r0, sp, #4
 6e8:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 6ec:	e3a0000e 	mov	r0, #14
 6f0:	e3a01000 	mov	r1, #0
 6f4:	ebfffffe 	bl	0 <udelay>
 6f8:	e3540010 	cmp	r4, #16
 6fc:	e3a03000 	mov	r3, #0
 700:	23a04010 	movcs	r4, #16
 704:	e1540003 	cmp	r4, r3
 708:	e5cd3004 	strb	r3, [sp, #4]
 70c:	0a00003c 	beq	804 <bw_i2c_ui_text_line_4+0x15c>
 710:	e5d53000 	ldrb	r3, [r5]
 714:	e3540001 	cmp	r4, #1
 718:	e5cd3005 	strb	r3, [sp, #5]
 71c:	0a000038 	beq	804 <bw_i2c_ui_text_line_4+0x15c>
 720:	e5d53001 	ldrb	r3, [r5, #1]
 724:	e3540002 	cmp	r4, #2
 728:	e5cd3006 	strb	r3, [sp, #6]
 72c:	0a000034 	beq	804 <bw_i2c_ui_text_line_4+0x15c>
 730:	e5d53002 	ldrb	r3, [r5, #2]
 734:	e3540003 	cmp	r4, #3
 738:	e5cd3007 	strb	r3, [sp, #7]
 73c:	0a000030 	beq	804 <bw_i2c_ui_text_line_4+0x15c>
 740:	e5d53003 	ldrb	r3, [r5, #3]
 744:	e3540004 	cmp	r4, #4
 748:	e5cd3008 	strb	r3, [sp, #8]
 74c:	0a00002c 	beq	804 <bw_i2c_ui_text_line_4+0x15c>
 750:	e5d53004 	ldrb	r3, [r5, #4]
 754:	e3540005 	cmp	r4, #5
 758:	e5cd3009 	strb	r3, [sp, #9]
 75c:	0a000028 	beq	804 <bw_i2c_ui_text_line_4+0x15c>
 760:	e5d53005 	ldrb	r3, [r5, #5]
 764:	e3540006 	cmp	r4, #6
 768:	e5cd300a 	strb	r3, [sp, #10]
 76c:	0a000024 	beq	804 <bw_i2c_ui_text_line_4+0x15c>
 770:	e5d53006 	ldrb	r3, [r5, #6]
 774:	e3540007 	cmp	r4, #7
 778:	e5cd300b 	strb	r3, [sp, #11]
 77c:	0a000020 	beq	804 <bw_i2c_ui_text_line_4+0x15c>
 780:	e5d53007 	ldrb	r3, [r5, #7]
 784:	e3540008 	cmp	r4, #8
 788:	e5cd300c 	strb	r3, [sp, #12]
 78c:	0a00001c 	beq	804 <bw_i2c_ui_text_line_4+0x15c>
 790:	e5d53008 	ldrb	r3, [r5, #8]
 794:	e3540009 	cmp	r4, #9
 798:	e5cd300d 	strb	r3, [sp, #13]
 79c:	0a000018 	beq	804 <bw_i2c_ui_text_line_4+0x15c>
 7a0:	e5d53009 	ldrb	r3, [r5, #9]
 7a4:	e354000a 	cmp	r4, #10
 7a8:	e5cd300e 	strb	r3, [sp, #14]
 7ac:	0a000014 	beq	804 <bw_i2c_ui_text_line_4+0x15c>
 7b0:	e5d5300a 	ldrb	r3, [r5, #10]
 7b4:	e354000b 	cmp	r4, #11
 7b8:	e5cd300f 	strb	r3, [sp, #15]
 7bc:	0a000010 	beq	804 <bw_i2c_ui_text_line_4+0x15c>
 7c0:	e5d5300b 	ldrb	r3, [r5, #11]
 7c4:	e354000c 	cmp	r4, #12
 7c8:	e5cd3010 	strb	r3, [sp, #16]
 7cc:	0a00000c 	beq	804 <bw_i2c_ui_text_line_4+0x15c>
 7d0:	e5d5300c 	ldrb	r3, [r5, #12]
 7d4:	e354000d 	cmp	r4, #13
 7d8:	e5cd3011 	strb	r3, [sp, #17]
 7dc:	0a000008 	beq	804 <bw_i2c_ui_text_line_4+0x15c>
 7e0:	e5d5300d 	ldrb	r3, [r5, #13]
 7e4:	e354000e 	cmp	r4, #14
 7e8:	e5cd3012 	strb	r3, [sp, #18]
 7ec:	0a000004 	beq	804 <bw_i2c_ui_text_line_4+0x15c>
 7f0:	e5d5300e 	ldrb	r3, [r5, #14]
 7f4:	e3540010 	cmp	r4, #16
 7f8:	e5cd3013 	strb	r3, [sp, #19]
 7fc:	05d5300f 	ldrbeq	r3, [r5, #15]
 800:	05cd3014 	strbeq	r3, [sp, #20]
 804:	e5d60000 	ldrb	r0, [r6]
 808:	e1a000a0 	lsr	r0, r0, #1
 80c:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 810:	e59f0024 	ldr	r0, [pc, #36]	; 83c <bw_i2c_ui_text_line_4+0x194>
 814:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 818:	e2841001 	add	r1, r4, #1
 81c:	e28d0004 	add	r0, sp, #4
 820:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 824:	e3a0000e 	mov	r0, #14
 828:	e3a01000 	mov	r1, #0
 82c:	ebfffffe 	bl	0 <udelay>
 830:	e28dd018 	add	sp, sp, #24
 834:	e8bd8070 	pop	{r4, r5, r6, pc}
 838:	00000000 	andeq	r0, r0, r0
 83c:	000009c4 	andeq	r0, r0, r4, asr #19

00000840 <bw_i2c_ui_cls>:
 840:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 844:	e59f2040 	ldr	r2, [pc, #64]	; 88c <bw_i2c_ui_cls+0x4c>
 848:	e59f3040 	ldr	r3, [pc, #64]	; 890 <bw_i2c_ui_cls+0x50>
 84c:	e5d20000 	ldrb	r0, [r2]
 850:	e1d330b0 	ldrh	r3, [r3]
 854:	e24dd00c 	sub	sp, sp, #12
 858:	e1a000a0 	lsr	r0, r0, #1
 85c:	e1cd30b4 	strh	r3, [sp, #4]
 860:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 864:	e59f0028 	ldr	r0, [pc, #40]	; 894 <bw_i2c_ui_cls+0x54>
 868:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 86c:	e28d0004 	add	r0, sp, #4
 870:	e3a01002 	mov	r1, #2
 874:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 878:	e3a0000e 	mov	r0, #14
 87c:	e3a01000 	mov	r1, #0
 880:	ebfffffe 	bl	0 <udelay>
 884:	e28dd00c 	add	sp, sp, #12
 888:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	...
 894:	000009c4 	andeq	r0, r0, r4, asr #19

00000898 <bw_i2c_ui_set_contrast>:
 898:	e3a03012 	mov	r3, #18
 89c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 8a0:	e59f203c 	ldr	r2, [pc, #60]	; 8e4 <bw_i2c_ui_set_contrast+0x4c>
 8a4:	e24dd00c 	sub	sp, sp, #12
 8a8:	e5cd0005 	strb	r0, [sp, #5]
 8ac:	e5d20000 	ldrb	r0, [r2]
 8b0:	e5cd3004 	strb	r3, [sp, #4]
 8b4:	e1a000a0 	lsr	r0, r0, #1
 8b8:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 8bc:	e59f0024 	ldr	r0, [pc, #36]	; 8e8 <bw_i2c_ui_set_contrast+0x50>
 8c0:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 8c4:	e28d0004 	add	r0, sp, #4
 8c8:	e3a01002 	mov	r1, #2
 8cc:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 8d0:	e3a0000e 	mov	r0, #14
 8d4:	e3a01000 	mov	r1, #0
 8d8:	ebfffffe 	bl	0 <udelay>
 8dc:	e28dd00c 	add	sp, sp, #12
 8e0:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 8e4:	00000000 	andeq	r0, r0, r0
 8e8:	000009c4 	andeq	r0, r0, r4, asr #19

000008ec <bw_i2c_ui_set_backlight>:
 8ec:	e3a03017 	mov	r3, #23
 8f0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 8f4:	e59f203c 	ldr	r2, [pc, #60]	; 938 <bw_i2c_ui_set_backlight+0x4c>
 8f8:	e24dd00c 	sub	sp, sp, #12
 8fc:	e5cd0005 	strb	r0, [sp, #5]
 900:	e5d20000 	ldrb	r0, [r2]
 904:	e5cd3004 	strb	r3, [sp, #4]
 908:	e1a000a0 	lsr	r0, r0, #1
 90c:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 910:	e59f0024 	ldr	r0, [pc, #36]	; 93c <bw_i2c_ui_set_backlight+0x50>
 914:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 918:	e28d0004 	add	r0, sp, #4
 91c:	e3a01002 	mov	r1, #2
 920:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 924:	e3a0000e 	mov	r0, #14
 928:	e3a01000 	mov	r1, #0
 92c:	ebfffffe 	bl	0 <udelay>
 930:	e28dd00c 	add	sp, sp, #12
 934:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 938:	00000000 	andeq	r0, r0, r0
 93c:	000009c4 	andeq	r0, r0, r4, asr #19

00000940 <bw_i2c_ui_set_backlight_temp>:
 940:	e3a03013 	mov	r3, #19
 944:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 948:	e59f203c 	ldr	r2, [pc, #60]	; 98c <bw_i2c_ui_set_backlight_temp+0x4c>
 94c:	e24dd00c 	sub	sp, sp, #12
 950:	e5cd0005 	strb	r0, [sp, #5]
 954:	e5d20000 	ldrb	r0, [r2]
 958:	e5cd3004 	strb	r3, [sp, #4]
 95c:	e1a000a0 	lsr	r0, r0, #1
 960:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 964:	e59f0024 	ldr	r0, [pc, #36]	; 990 <bw_i2c_ui_set_backlight_temp+0x50>
 968:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 96c:	e28d0004 	add	r0, sp, #4
 970:	e3a01002 	mov	r1, #2
 974:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 978:	e3a0000e 	mov	r0, #14
 97c:	e3a01000 	mov	r1, #0
 980:	ebfffffe 	bl	0 <udelay>
 984:	e28dd00c 	add	sp, sp, #12
 988:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 98c:	00000000 	andeq	r0, r0, r0
 990:	000009c4 	andeq	r0, r0, r4, asr #19

00000994 <bw_i2c_ui_set_startup_message_line_1>:
 994:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 998:	e59f3048 	ldr	r3, [pc, #72]	; 9e8 <bw_i2c_ui_set_startup_message_line_1+0x54>
 99c:	e24dd00c 	sub	sp, sp, #12
 9a0:	e1d330b0 	ldrh	r3, [r3]
 9a4:	e3510000 	cmp	r1, #0
 9a8:	e1cd30b4 	strh	r3, [sp, #4]
 9ac:	1a00000b 	bne	9e0 <bw_i2c_ui_set_startup_message_line_1+0x4c>
 9b0:	e59f3034 	ldr	r3, [pc, #52]	; 9ec <bw_i2c_ui_set_startup_message_line_1+0x58>
 9b4:	e5d30000 	ldrb	r0, [r3]
 9b8:	e1a000a0 	lsr	r0, r0, #1
 9bc:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 9c0:	e59f0028 	ldr	r0, [pc, #40]	; 9f0 <bw_i2c_ui_set_startup_message_line_1+0x5c>
 9c4:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 9c8:	e3a0000e 	mov	r0, #14
 9cc:	e3a01000 	mov	r1, #0
 9d0:	ebfffffe 	bl	0 <udelay>
 9d4:	e28d0004 	add	r0, sp, #4
 9d8:	e3a01002 	mov	r1, #2
 9dc:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 9e0:	e28dd00c 	add	sp, sp, #12
 9e4:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 9e8:	00000004 	andeq	r0, r0, r4
 9ec:	00000000 	andeq	r0, r0, r0
 9f0:	000009c4 	andeq	r0, r0, r4, asr #19

000009f4 <bw_i2c_ui_set_startup_message_line_2>:
 9f4:	e12fff1e 	bx	lr

000009f8 <bw_i2c_ui_set_startup_message_line_3>:
 9f8:	e12fff1e 	bx	lr

000009fc <bw_i2c_ui_set_startup_message_line_4>:
 9fc:	e12fff1e 	bx	lr

00000a00 <bw_i2c_ui_get_backlight>:
 a00:	e3a03013 	mov	r3, #19
 a04:	e92d4030 	push	{r4, r5, lr}
 a08:	e1a05000 	mov	r5, r0
 a0c:	e59f2048 	ldr	r2, [pc, #72]	; a5c <bw_i2c_ui_get_backlight+0x5c>
 a10:	e24dd00c 	sub	sp, sp, #12
 a14:	e5d20000 	ldrb	r0, [r2]
 a18:	e28d4008 	add	r4, sp, #8
 a1c:	e1a000a0 	lsr	r0, r0, #1
 a20:	e5643004 	strb	r3, [r4, #-4]!
 a24:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 a28:	e59f0030 	ldr	r0, [pc, #48]	; a60 <bw_i2c_ui_get_backlight+0x60>
 a2c:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 a30:	e1a00004 	mov	r0, r4
 a34:	e3a01001 	mov	r1, #1
 a38:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 a3c:	e3a0000e 	mov	r0, #14
 a40:	e3a01000 	mov	r1, #0
 a44:	ebfffffe 	bl	0 <udelay>
 a48:	e1a00005 	mov	r0, r5
 a4c:	e3a01001 	mov	r1, #1
 a50:	ebfffffe 	bl	0 <bcm2835_i2c_read>
 a54:	e28dd00c 	add	sp, sp, #12
 a58:	e8bd8030 	pop	{r4, r5, pc}
 a5c:	00000000 	andeq	r0, r0, r0
 a60:	000009c4 	andeq	r0, r0, r4, asr #19

00000a64 <bw_i2c_ui_get_contrast>:
 a64:	e3a03012 	mov	r3, #18
 a68:	e92d4030 	push	{r4, r5, lr}
 a6c:	e1a05000 	mov	r5, r0
 a70:	e59f2048 	ldr	r2, [pc, #72]	; ac0 <bw_i2c_ui_get_contrast+0x5c>
 a74:	e24dd00c 	sub	sp, sp, #12
 a78:	e5d20000 	ldrb	r0, [r2]
 a7c:	e28d4008 	add	r4, sp, #8
 a80:	e1a000a0 	lsr	r0, r0, #1
 a84:	e5643004 	strb	r3, [r4, #-4]!
 a88:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 a8c:	e59f0030 	ldr	r0, [pc, #48]	; ac4 <bw_i2c_ui_get_contrast+0x60>
 a90:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 a94:	e1a00004 	mov	r0, r4
 a98:	e3a01001 	mov	r1, #1
 a9c:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 aa0:	e3a0000e 	mov	r0, #14
 aa4:	e3a01000 	mov	r1, #0
 aa8:	ebfffffe 	bl	0 <udelay>
 aac:	e1a00005 	mov	r0, r5
 ab0:	e3a01001 	mov	r1, #1
 ab4:	ebfffffe 	bl	0 <bcm2835_i2c_read>
 ab8:	e28dd00c 	add	sp, sp, #12
 abc:	e8bd8030 	pop	{r4, r5, pc}
 ac0:	00000000 	andeq	r0, r0, r0
 ac4:	000009c4 	andeq	r0, r0, r4, asr #19

00000ac8 <bw_i2c_ui_reinit>:
 ac8:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 acc:	e59f2040 	ldr	r2, [pc, #64]	; b14 <bw_i2c_ui_reinit+0x4c>
 ad0:	e59f3040 	ldr	r3, [pc, #64]	; b18 <bw_i2c_ui_reinit+0x50>
 ad4:	e5d20000 	ldrb	r0, [r2]
 ad8:	e1d330b0 	ldrh	r3, [r3]
 adc:	e24dd00c 	sub	sp, sp, #12
 ae0:	e1a000a0 	lsr	r0, r0, #1
 ae4:	e1cd30b4 	strh	r3, [sp, #4]
 ae8:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 aec:	e59f0028 	ldr	r0, [pc, #40]	; b1c <bw_i2c_ui_reinit+0x54>
 af0:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 af4:	e28d0004 	add	r0, sp, #4
 af8:	e3a01002 	mov	r1, #2
 afc:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 b00:	e59f0018 	ldr	r0, [pc, #24]	; b20 <bw_i2c_ui_reinit+0x58>
 b04:	e3a01000 	mov	r1, #0
 b08:	ebfffffe 	bl	0 <udelay>
 b0c:	e28dd00c 	add	sp, sp, #12
 b10:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 b14:	00000000 	andeq	r0, r0, r0
 b18:	00000008 	andeq	r0, r0, r8
 b1c:	000009c4 	andeq	r0, r0, r4, asr #19
 b20:	0007a120 	andeq	sl, r7, r0, lsr #2

00000b24 <bw_i2c_ui_read_id>:
 b24:	e92d4030 	push	{r4, r5, lr}
 b28:	e3a05001 	mov	r5, #1
 b2c:	e59f3054 	ldr	r3, [pc, #84]	; b88 <bw_i2c_ui_read_id+0x64>
 b30:	e24dd01c 	sub	sp, sp, #28
 b34:	e5d30000 	ldrb	r0, [r3]
 b38:	e28d4018 	add	r4, sp, #24
 b3c:	e1a00530 	lsr	r0, r0, r5
 b40:	e5645018 	strb	r5, [r4, #-24]!	; 0xffffffe8
 b44:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 b48:	e59f003c 	ldr	r0, [pc, #60]	; b8c <bw_i2c_ui_read_id+0x68>
 b4c:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 b50:	e1a01005 	mov	r1, r5
 b54:	e1a00004 	mov	r0, r4
 b58:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 b5c:	e3a0000e 	mov	r0, #14
 b60:	e3a01000 	mov	r1, #0
 b64:	ebfffffe 	bl	0 <udelay>
 b68:	e28d0004 	add	r0, sp, #4
 b6c:	e3a01014 	mov	r1, #20
 b70:	ebfffffe 	bl	0 <bcm2835_i2c_read>
 b74:	e28d1004 	add	r1, sp, #4
 b78:	e59f0010 	ldr	r0, [pc, #16]	; b90 <bw_i2c_ui_read_id+0x6c>
 b7c:	ebfffffe 	bl	0 <printf>
 b80:	e28dd01c 	add	sp, sp, #28
 b84:	e8bd8030 	pop	{r4, r5, pc}
 b88:	00000000 	andeq	r0, r0, r0
 b8c:	000009c4 	andeq	r0, r0, r4, asr #19
 b90:	00000000 	andeq	r0, r0, r0

00000b94 <bw_i2c_ui_read_button>:
 b94:	e3500005 	cmp	r0, #5
 b98:	9a000001 	bls	ba4 <bw_i2c_ui_read_button+0x10>
 b9c:	e3a00000 	mov	r0, #0
 ba0:	e12fff1e 	bx	lr
 ba4:	e3e02000 	mvn	r2, #0
 ba8:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 bac:	e59f1050 	ldr	r1, [pc, #80]	; c04 <bw_i2c_ui_read_button+0x70>
 bb0:	e2803040 	add	r3, r0, #64	; 0x40
 bb4:	e5d10000 	ldrb	r0, [r1]
 bb8:	e24dd00c 	sub	sp, sp, #12
 bbc:	e1a000a0 	lsr	r0, r0, #1
 bc0:	e5cd3004 	strb	r3, [sp, #4]
 bc4:	e5cd2005 	strb	r2, [sp, #5]
 bc8:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 bcc:	e59f0034 	ldr	r0, [pc, #52]	; c08 <bw_i2c_ui_read_button+0x74>
 bd0:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 bd4:	e28d0004 	add	r0, sp, #4
 bd8:	e3a01002 	mov	r1, #2
 bdc:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 be0:	e3a0000e 	mov	r0, #14
 be4:	e3a01000 	mov	r1, #0
 be8:	ebfffffe 	bl	0 <udelay>
 bec:	e1a0000d 	mov	r0, sp
 bf0:	e3a01001 	mov	r1, #1
 bf4:	ebfffffe 	bl	0 <bcm2835_i2c_read>
 bf8:	e5dd0000 	ldrb	r0, [sp]
 bfc:	e28dd00c 	add	sp, sp, #12
 c00:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 c04:	00000000 	andeq	r0, r0, r0
 c08:	000009c4 	andeq	r0, r0, r4, asr #19

00000c0c <bw_i2c_ui_read_button_last>:
 c0c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 c10:	e59f2050 	ldr	r2, [pc, #80]	; c68 <bw_i2c_ui_read_button_last+0x5c>
 c14:	e59f3050 	ldr	r3, [pc, #80]	; c6c <bw_i2c_ui_read_button_last+0x60>
 c18:	e5d20000 	ldrb	r0, [r2]
 c1c:	e1d330b0 	ldrh	r3, [r3]
 c20:	e24dd00c 	sub	sp, sp, #12
 c24:	e1a000a0 	lsr	r0, r0, #1
 c28:	e1cd30b4 	strh	r3, [sp, #4]
 c2c:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 c30:	e59f0038 	ldr	r0, [pc, #56]	; c70 <bw_i2c_ui_read_button_last+0x64>
 c34:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 c38:	e28d0004 	add	r0, sp, #4
 c3c:	e3a01002 	mov	r1, #2
 c40:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 c44:	e3a0000e 	mov	r0, #14
 c48:	e3a01000 	mov	r1, #0
 c4c:	ebfffffe 	bl	0 <udelay>
 c50:	e1a0000d 	mov	r0, sp
 c54:	e3a01001 	mov	r1, #1
 c58:	ebfffffe 	bl	0 <bcm2835_i2c_read>
 c5c:	e5dd0000 	ldrb	r0, [sp]
 c60:	e28dd00c 	add	sp, sp, #12
 c64:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 c68:	00000000 	andeq	r0, r0, r0
 c6c:	0000000c 	andeq	r0, r0, ip
 c70:	000009c4 	andeq	r0, r0, r4, asr #19

Disassembly of section .data:

00000000 <i2c_ui_slave_address>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .rodata:

00000000 <.rodata>:
   0:	00002010 	andeq	r2, r0, r0, lsl r0
   4:	0000ff08 	andeq	pc, r0, r8, lsl #30
   8:	00002014 	andeq	r2, r0, r4, lsl r0
   c:	0000ff31 	andeq	pc, r0, r1, lsr pc	; <UNPREDICTABLE>

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	5d73255b 	cfldr64pl	mvdx2, [r3, #-364]!	; 0xfffffe94
   4:	0000000a 	andeq	r0, r0, sl

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003d41 	andeq	r3, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000033 	andeq	r0, r0, r3, lsr r0
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 			; <UNDEFINED> instruction: 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	07060053 	smlsdeq	r6, r3, r0, r0
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	0412020a 	ldreq	r0, [r2], #-522	; 0xfffffdf6
  28:	01150114 	tsteq	r5, r4, lsl r1
  2c:	01180317 	tsteq	r8, r7, lsl r3
  30:	011a0119 	tsteq	sl, r9, lsl r1
  34:	011c031b 	tsteq	ip, fp, lsl r3
  38:	0122021e 	teqeq	r2, lr, lsl r2
  3c:	Address 0x000000000000003c is out of bounds.


bw_spi_7fets.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_7fets_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e24dd008 	sub	sp, sp, #8
   c:	ebfffffe 	bl	0 <bcm2835_spi_begin>
  10:	e5d43001 	ldrb	r3, [r4, #1]
  14:	e3a01030 	mov	r1, #48	; 0x30
  18:	e3530000 	cmp	r3, #0
  1c:	03e02077 	mvneq	r2, #119	; 0x77
  20:	03a03088 	moveq	r3, #136	; 0x88
  24:	05c42001 	strbeq	r2, [r4, #1]
  28:	e3a0207f 	mov	r2, #127	; 0x7f
  2c:	e59f0038 	ldr	r0, [pc, #56]	; 6c <bw_spi_7fets_start+0x6c>
  30:	e5cd3004 	strb	r3, [sp, #4]
  34:	e5cd2006 	strb	r2, [sp, #6]
  38:	e5cd1005 	strb	r1, [sp, #5]
  3c:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
  40:	e5d40000 	ldrb	r0, [r4]
  44:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
  48:	e28d0004 	add	r0, sp, #4
  4c:	e3a01003 	mov	r1, #3
  50:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
  54:	e3a00000 	mov	r0, #0
  58:	e3a01000 	mov	r1, #0
  5c:	ebfffffe 	bl	0 <udelay>
  60:	e3a00000 	mov	r0, #0
  64:	e28dd008 	add	sp, sp, #8
  68:	e8bd8010 	pop	{r4, pc}
  6c:	000009c4 	andeq	r0, r0, r4, asr #19

00000070 <bw_spi_7fets_end>:
  70:	eafffffe 	b	0 <bcm2835_spi_end>

00000074 <bw_spi_7fets_output>:
  74:	e92d4010 	push	{r4, lr}
  78:	e3a03010 	mov	r3, #16
  7c:	e1a04000 	mov	r4, r0
  80:	e5d02001 	ldrb	r2, [r0, #1]
  84:	e24dd008 	sub	sp, sp, #8
  88:	e59f0034 	ldr	r0, [pc, #52]	; c4 <bw_spi_7fets_output+0x50>
  8c:	e5cd2004 	strb	r2, [sp, #4]
  90:	e5cd3005 	strb	r3, [sp, #5]
  94:	e5cd1006 	strb	r1, [sp, #6]
  98:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
  9c:	e5d40000 	ldrb	r0, [r4]
  a0:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
  a4:	e28d0004 	add	r0, sp, #4
  a8:	e3a01003 	mov	r1, #3
  ac:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
  b0:	e3a00000 	mov	r0, #0
  b4:	e3a01000 	mov	r1, #0
  b8:	ebfffffe 	bl	0 <udelay>
  bc:	e28dd008 	add	sp, sp, #8
  c0:	e8bd8010 	pop	{r4, pc}
  c4:	000009c4 	andeq	r0, r0, r4, asr #19

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003d41 	andeq	r3, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000033 	andeq	r0, r0, r3, lsr r0
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 			; <UNDEFINED> instruction: 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	07060053 	smlsdeq	r6, r3, r0, r0
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	0412020a 	ldreq	r0, [r2], #-522	; 0xfffffdf6
  28:	01150114 	tsteq	r5, r4, lsl r1
  2c:	01180317 	tsteq	r8, r7, lsl r3
  30:	011a0119 	tsteq	sl, r9, lsl r1
  34:	011c031b 	tsteq	ip, fp, lsl r3
  38:	0122021e 	teqeq	r2, lr, lsl r2
  3c:	Address 0x000000000000003c is out of bounds.


bw_spi_dimmer.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_dimmer_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <bcm2835_spi_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e3a00000 	mov	r0, #0
  14:	e3530000 	cmp	r3, #0
  18:	03e03061 	mvneq	r3, #97	; 0x61
  1c:	05c43001 	strbeq	r3, [r4, #1]
  20:	e8bd8010 	pop	{r4, pc}

00000024 <bw_spi_dimmer_output>:
  24:	e92d4010 	push	{r4, lr}
  28:	e3a03010 	mov	r3, #16
  2c:	e1a04000 	mov	r4, r0
  30:	e5d02001 	ldrb	r2, [r0, #1]
  34:	e24dd008 	sub	sp, sp, #8
  38:	e59f0034 	ldr	r0, [pc, #52]	; 74 <bw_spi_dimmer_output+0x50>
  3c:	e5cd2004 	strb	r2, [sp, #4]
  40:	e5cd3005 	strb	r3, [sp, #5]
  44:	e5cd1006 	strb	r1, [sp, #6]
  48:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
  4c:	e5d40000 	ldrb	r0, [r4]
  50:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
  54:	e28d0004 	add	r0, sp, #4
  58:	e3a01003 	mov	r1, #3
  5c:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
  60:	e3a00000 	mov	r0, #0
  64:	e3a01000 	mov	r1, #0
  68:	ebfffffe 	bl	0 <udelay>
  6c:	e28dd008 	add	sp, sp, #8
  70:	e8bd8010 	pop	{r4, pc}
  74:	000009c4 	andeq	r0, r0, r4, asr #19

00000078 <bw_spi_dimmer_end>:
  78:	eafffffe 	b	0 <bcm2835_spi_end>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003d41 	andeq	r3, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000033 	andeq	r0, r0, r3, lsr r0
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 			; <UNDEFINED> instruction: 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	07060053 	smlsdeq	r6, r3, r0, r0
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	0412020a 	ldreq	r0, [r2], #-522	; 0xfffffdf6
  28:	01150114 	tsteq	r5, r4, lsl r1
  2c:	01180317 	tsteq	r8, r7, lsl r3
  30:	011a0119 	tsteq	sl, r9, lsl r1
  34:	011c031b 	tsteq	ip, fp, lsl r3
  38:	0122021e 	teqeq	r2, lr, lsl r2
  3c:	Address 0x000000000000003c is out of bounds.


bw_spi_dio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_dio_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <bcm2835_spi_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e3a00000 	mov	r0, #0
  14:	e3530000 	cmp	r3, #0
  18:	03e0307b 	mvneq	r3, #123	; 0x7b
  1c:	05c43001 	strbeq	r3, [r4, #1]
  20:	e8bd8010 	pop	{r4, pc}

00000024 <bw_spi_dio_end>:
  24:	eafffffe 	b	0 <bcm2835_spi_end>

00000028 <bw_spi_dio_fsel_mask>:
  28:	e92d4010 	push	{r4, lr}
  2c:	e3a03030 	mov	r3, #48	; 0x30
  30:	e1a04000 	mov	r4, r0
  34:	e5d02001 	ldrb	r2, [r0, #1]
  38:	e24dd008 	sub	sp, sp, #8
  3c:	e3a00ffa 	mov	r0, #1000	; 0x3e8
  40:	e5cd2004 	strb	r2, [sp, #4]
  44:	e5cd3005 	strb	r3, [sp, #5]
  48:	e5cd1006 	strb	r1, [sp, #6]
  4c:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
  50:	e5d40000 	ldrb	r0, [r4]
  54:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
  58:	e28d0004 	add	r0, sp, #4
  5c:	e3a01003 	mov	r1, #3
  60:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
  64:	e3a00000 	mov	r0, #0
  68:	e3a01000 	mov	r1, #0
  6c:	ebfffffe 	bl	0 <udelay>
  70:	e28dd008 	add	sp, sp, #8
  74:	e8bd8010 	pop	{r4, pc}

00000078 <bw_spi_dio_output>:
  78:	e92d4010 	push	{r4, lr}
  7c:	e3a03010 	mov	r3, #16
  80:	e1a04000 	mov	r4, r0
  84:	e5d02001 	ldrb	r2, [r0, #1]
  88:	e24dd008 	sub	sp, sp, #8
  8c:	e3a00ffa 	mov	r0, #1000	; 0x3e8
  90:	e5cd2004 	strb	r2, [sp, #4]
  94:	e5cd3005 	strb	r3, [sp, #5]
  98:	e5cd1006 	strb	r1, [sp, #6]
  9c:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
  a0:	e5d40000 	ldrb	r0, [r4]
  a4:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
  a8:	e28d0004 	add	r0, sp, #4
  ac:	e3a01003 	mov	r1, #3
  b0:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
  b4:	e3a00000 	mov	r0, #0
  b8:	e3a01000 	mov	r1, #0
  bc:	ebfffffe 	bl	0 <udelay>
  c0:	e28dd008 	add	sp, sp, #8
  c4:	e8bd8010 	pop	{r4, pc}

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003d41 	andeq	r3, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000033 	andeq	r0, r0, r3, lsr r0
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 			; <UNDEFINED> instruction: 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	07060053 	smlsdeq	r6, r3, r0, r0
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	0412020a 	ldreq	r0, [r2], #-522	; 0xfffffdf6
  28:	01150114 	tsteq	r5, r4, lsl r1
  2c:	01180317 	tsteq	r8, r7, lsl r3
  30:	011a0119 	tsteq	sl, r9, lsl r1
  34:	011c031b 	tsteq	ip, fp, lsl r3
  38:	0122021e 	teqeq	r2, lr, lsl r2
  3c:	Address 0x000000000000003c is out of bounds.


bw_spi_lcd.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_lcd_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <bcm2835_spi_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e3a00000 	mov	r0, #0
  14:	e3530000 	cmp	r3, #0
  18:	03e0307d 	mvneq	r3, #125	; 0x7d
  1c:	05c43001 	strbeq	r3, [r4, #1]
  20:	e8bd8010 	pop	{r4, pc}

00000024 <bw_spi_lcd_end>:
  24:	eafffffe 	b	0 <bcm2835_spi_end>

00000028 <bw_spi_lcd_set_cursor>:
  28:	e92d4010 	push	{r4, lr}
  2c:	e3a03011 	mov	r3, #17
  30:	e1a04000 	mov	r4, r0
  34:	e5d0c001 	ldrb	ip, [r0, #1]
  38:	e2011003 	and	r1, r1, #3
  3c:	e202201f 	and	r2, r2, #31
  40:	e24dd008 	sub	sp, sp, #8
  44:	e1822281 	orr	r2, r2, r1, lsl #5
  48:	e59f0034 	ldr	r0, [pc, #52]	; 84 <bw_spi_lcd_set_cursor+0x5c>
  4c:	e5cd2006 	strb	r2, [sp, #6]
  50:	e5cdc004 	strb	ip, [sp, #4]
  54:	e5cd3005 	strb	r3, [sp, #5]
  58:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
  5c:	e5d40000 	ldrb	r0, [r4]
  60:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
  64:	e28d0004 	add	r0, sp, #4
  68:	e3a01003 	mov	r1, #3
  6c:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
  70:	e3a0000a 	mov	r0, #10
  74:	e3a01000 	mov	r1, #0
  78:	ebfffffe 	bl	0 <udelay>
  7c:	e28dd008 	add	sp, sp, #8
  80:	e8bd8010 	pop	{r4, pc}
  84:	000009c4 	andeq	r0, r0, r4, asr #19

00000088 <bw_spi_lcd_text>:
  88:	e3520010 	cmp	r2, #16
  8c:	e92d4030 	push	{r4, r5, lr}
  90:	e3a03000 	mov	r3, #0
  94:	31a04002 	movcc	r4, r2
  98:	23a04010 	movcs	r4, #16
  9c:	e5d02001 	ldrb	r2, [r0, #1]
  a0:	e24dd01c 	sub	sp, sp, #28
  a4:	e1540003 	cmp	r4, r3
  a8:	e1a05000 	mov	r5, r0
  ac:	e5cd2004 	strb	r2, [sp, #4]
  b0:	e5cd3005 	strb	r3, [sp, #5]
  b4:	0a00003c 	beq	1ac <bw_spi_lcd_text+0x124>
  b8:	e5d13000 	ldrb	r3, [r1]
  bc:	e3540001 	cmp	r4, #1
  c0:	e5cd3006 	strb	r3, [sp, #6]
  c4:	0a000038 	beq	1ac <bw_spi_lcd_text+0x124>
  c8:	e5d13001 	ldrb	r3, [r1, #1]
  cc:	e3540002 	cmp	r4, #2
  d0:	e5cd3007 	strb	r3, [sp, #7]
  d4:	0a000034 	beq	1ac <bw_spi_lcd_text+0x124>
  d8:	e5d13002 	ldrb	r3, [r1, #2]
  dc:	e3540003 	cmp	r4, #3
  e0:	e5cd3008 	strb	r3, [sp, #8]
  e4:	0a000030 	beq	1ac <bw_spi_lcd_text+0x124>
  e8:	e5d13003 	ldrb	r3, [r1, #3]
  ec:	e3540004 	cmp	r4, #4
  f0:	e5cd3009 	strb	r3, [sp, #9]
  f4:	0a00002c 	beq	1ac <bw_spi_lcd_text+0x124>
  f8:	e5d13004 	ldrb	r3, [r1, #4]
  fc:	e3540005 	cmp	r4, #5
 100:	e5cd300a 	strb	r3, [sp, #10]
 104:	0a000028 	beq	1ac <bw_spi_lcd_text+0x124>
 108:	e5d13005 	ldrb	r3, [r1, #5]
 10c:	e3540006 	cmp	r4, #6
 110:	e5cd300b 	strb	r3, [sp, #11]
 114:	0a000024 	beq	1ac <bw_spi_lcd_text+0x124>
 118:	e5d13006 	ldrb	r3, [r1, #6]
 11c:	e3540007 	cmp	r4, #7
 120:	e5cd300c 	strb	r3, [sp, #12]
 124:	0a000020 	beq	1ac <bw_spi_lcd_text+0x124>
 128:	e5d13007 	ldrb	r3, [r1, #7]
 12c:	e3540008 	cmp	r4, #8
 130:	e5cd300d 	strb	r3, [sp, #13]
 134:	0a00001c 	beq	1ac <bw_spi_lcd_text+0x124>
 138:	e5d13008 	ldrb	r3, [r1, #8]
 13c:	e3540009 	cmp	r4, #9
 140:	e5cd300e 	strb	r3, [sp, #14]
 144:	0a000018 	beq	1ac <bw_spi_lcd_text+0x124>
 148:	e5d13009 	ldrb	r3, [r1, #9]
 14c:	e354000a 	cmp	r4, #10
 150:	e5cd300f 	strb	r3, [sp, #15]
 154:	0a000014 	beq	1ac <bw_spi_lcd_text+0x124>
 158:	e5d1300a 	ldrb	r3, [r1, #10]
 15c:	e354000b 	cmp	r4, #11
 160:	e5cd3010 	strb	r3, [sp, #16]
 164:	0a000010 	beq	1ac <bw_spi_lcd_text+0x124>
 168:	e5d1300b 	ldrb	r3, [r1, #11]
 16c:	e354000c 	cmp	r4, #12
 170:	e5cd3011 	strb	r3, [sp, #17]
 174:	0a00000c 	beq	1ac <bw_spi_lcd_text+0x124>
 178:	e5d1300c 	ldrb	r3, [r1, #12]
 17c:	e354000d 	cmp	r4, #13
 180:	e5cd3012 	strb	r3, [sp, #18]
 184:	0a000008 	beq	1ac <bw_spi_lcd_text+0x124>
 188:	e5d1300d 	ldrb	r3, [r1, #13]
 18c:	e354000e 	cmp	r4, #14
 190:	e5cd3013 	strb	r3, [sp, #19]
 194:	0a000004 	beq	1ac <bw_spi_lcd_text+0x124>
 198:	e5d1300e 	ldrb	r3, [r1, #14]
 19c:	e3540010 	cmp	r4, #16
 1a0:	e5cd3014 	strb	r3, [sp, #20]
 1a4:	05d1300f 	ldrbeq	r3, [r1, #15]
 1a8:	05cd3015 	strbeq	r3, [sp, #21]
 1ac:	e59f0028 	ldr	r0, [pc, #40]	; 1dc <bw_spi_lcd_text+0x154>
 1b0:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 1b4:	e5d50000 	ldrb	r0, [r5]
 1b8:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 1bc:	e2841002 	add	r1, r4, #2
 1c0:	e28d0004 	add	r0, sp, #4
 1c4:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 1c8:	e3a0000a 	mov	r0, #10
 1cc:	e3a01000 	mov	r1, #0
 1d0:	ebfffffe 	bl	0 <udelay>
 1d4:	e28dd01c 	add	sp, sp, #28
 1d8:	e8bd8030 	pop	{r4, r5, pc}
 1dc:	000009c4 	andeq	r0, r0, r4, asr #19

000001e0 <bw_spi_lcd_text_line_1>:
 1e0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1e4:	e3a03011 	mov	r3, #17
 1e8:	e1a07000 	mov	r7, r0
 1ec:	e3a05000 	mov	r5, #0
 1f0:	e1a04002 	mov	r4, r2
 1f4:	e24dd018 	sub	sp, sp, #24
 1f8:	e5d02001 	ldrb	r2, [r0, #1]
 1fc:	e28d8018 	add	r8, sp, #24
 200:	e59f0170 	ldr	r0, [pc, #368]	; 378 <bw_spi_lcd_text_line_1+0x198>
 204:	e5682014 	strb	r2, [r8, #-20]!	; 0xffffffec
 208:	e5cd3005 	strb	r3, [sp, #5]
 20c:	e1a06001 	mov	r6, r1
 210:	e5cd5006 	strb	r5, [sp, #6]
 214:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 218:	e5d70000 	ldrb	r0, [r7]
 21c:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 220:	e1a00008 	mov	r0, r8
 224:	e3a01003 	mov	r1, #3
 228:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 22c:	e3a0000a 	mov	r0, #10
 230:	e3a01000 	mov	r1, #0
 234:	ebfffffe 	bl	0 <udelay>
 238:	e3540010 	cmp	r4, #16
 23c:	23a04010 	movcs	r4, #16
 240:	e5d73001 	ldrb	r3, [r7, #1]
 244:	e1540005 	cmp	r4, r5
 248:	e5cd5005 	strb	r5, [sp, #5]
 24c:	e5cd3004 	strb	r3, [sp, #4]
 250:	0a00003c 	beq	348 <bw_spi_lcd_text_line_1+0x168>
 254:	e5d63000 	ldrb	r3, [r6]
 258:	e3540001 	cmp	r4, #1
 25c:	e5cd3006 	strb	r3, [sp, #6]
 260:	0a000038 	beq	348 <bw_spi_lcd_text_line_1+0x168>
 264:	e5d63001 	ldrb	r3, [r6, #1]
 268:	e3540002 	cmp	r4, #2
 26c:	e5cd3007 	strb	r3, [sp, #7]
 270:	0a000034 	beq	348 <bw_spi_lcd_text_line_1+0x168>
 274:	e5d63002 	ldrb	r3, [r6, #2]
 278:	e3540003 	cmp	r4, #3
 27c:	e5cd3008 	strb	r3, [sp, #8]
 280:	0a000030 	beq	348 <bw_spi_lcd_text_line_1+0x168>
 284:	e5d63003 	ldrb	r3, [r6, #3]
 288:	e3540004 	cmp	r4, #4
 28c:	e5cd3009 	strb	r3, [sp, #9]
 290:	0a00002c 	beq	348 <bw_spi_lcd_text_line_1+0x168>
 294:	e5d63004 	ldrb	r3, [r6, #4]
 298:	e3540005 	cmp	r4, #5
 29c:	e5cd300a 	strb	r3, [sp, #10]
 2a0:	0a000028 	beq	348 <bw_spi_lcd_text_line_1+0x168>
 2a4:	e5d63005 	ldrb	r3, [r6, #5]
 2a8:	e3540006 	cmp	r4, #6
 2ac:	e5cd300b 	strb	r3, [sp, #11]
 2b0:	0a000024 	beq	348 <bw_spi_lcd_text_line_1+0x168>
 2b4:	e5d63006 	ldrb	r3, [r6, #6]
 2b8:	e3540007 	cmp	r4, #7
 2bc:	e5cd300c 	strb	r3, [sp, #12]
 2c0:	0a000020 	beq	348 <bw_spi_lcd_text_line_1+0x168>
 2c4:	e5d63007 	ldrb	r3, [r6, #7]
 2c8:	e3540008 	cmp	r4, #8
 2cc:	e5cd300d 	strb	r3, [sp, #13]
 2d0:	0a00001c 	beq	348 <bw_spi_lcd_text_line_1+0x168>
 2d4:	e5d63008 	ldrb	r3, [r6, #8]
 2d8:	e3540009 	cmp	r4, #9
 2dc:	e5cd300e 	strb	r3, [sp, #14]
 2e0:	0a000018 	beq	348 <bw_spi_lcd_text_line_1+0x168>
 2e4:	e5d63009 	ldrb	r3, [r6, #9]
 2e8:	e354000a 	cmp	r4, #10
 2ec:	e5cd300f 	strb	r3, [sp, #15]
 2f0:	0a000014 	beq	348 <bw_spi_lcd_text_line_1+0x168>
 2f4:	e5d6300a 	ldrb	r3, [r6, #10]
 2f8:	e354000b 	cmp	r4, #11
 2fc:	e5cd3010 	strb	r3, [sp, #16]
 300:	0a000010 	beq	348 <bw_spi_lcd_text_line_1+0x168>
 304:	e5d6300b 	ldrb	r3, [r6, #11]
 308:	e354000c 	cmp	r4, #12
 30c:	e5cd3011 	strb	r3, [sp, #17]
 310:	0a00000c 	beq	348 <bw_spi_lcd_text_line_1+0x168>
 314:	e5d6300c 	ldrb	r3, [r6, #12]
 318:	e354000d 	cmp	r4, #13
 31c:	e5cd3012 	strb	r3, [sp, #18]
 320:	0a000008 	beq	348 <bw_spi_lcd_text_line_1+0x168>
 324:	e5d6300d 	ldrb	r3, [r6, #13]
 328:	e354000e 	cmp	r4, #14
 32c:	e5cd3013 	strb	r3, [sp, #19]
 330:	0a000004 	beq	348 <bw_spi_lcd_text_line_1+0x168>
 334:	e5d6300e 	ldrb	r3, [r6, #14]
 338:	e3540010 	cmp	r4, #16
 33c:	e5cd3014 	strb	r3, [sp, #20]
 340:	05d6300f 	ldrbeq	r3, [r6, #15]
 344:	05cd3015 	strbeq	r3, [sp, #21]
 348:	e59f0028 	ldr	r0, [pc, #40]	; 378 <bw_spi_lcd_text_line_1+0x198>
 34c:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 350:	e5d70000 	ldrb	r0, [r7]
 354:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 358:	e1a00008 	mov	r0, r8
 35c:	e2841002 	add	r1, r4, #2
 360:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 364:	e3a0000a 	mov	r0, #10
 368:	e3a01000 	mov	r1, #0
 36c:	ebfffffe 	bl	0 <udelay>
 370:	e28dd018 	add	sp, sp, #24
 374:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 378:	000009c4 	andeq	r0, r0, r4, asr #19

0000037c <bw_spi_lcd_text_line_2>:
 37c:	e92d4070 	push	{r4, r5, r6, lr}
 380:	e3a03020 	mov	r3, #32
 384:	e3a0c011 	mov	ip, #17
 388:	e1a06000 	mov	r6, r0
 38c:	e1a04002 	mov	r4, r2
 390:	e5d02001 	ldrb	r2, [r0, #1]
 394:	e24dd018 	sub	sp, sp, #24
 398:	e59f0174 	ldr	r0, [pc, #372]	; 514 <bw_spi_lcd_text_line_2+0x198>
 39c:	e5cd2004 	strb	r2, [sp, #4]
 3a0:	e5cd3006 	strb	r3, [sp, #6]
 3a4:	e5cdc005 	strb	ip, [sp, #5]
 3a8:	e1a05001 	mov	r5, r1
 3ac:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 3b0:	e5d60000 	ldrb	r0, [r6]
 3b4:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 3b8:	e28d0004 	add	r0, sp, #4
 3bc:	e3a01003 	mov	r1, #3
 3c0:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 3c4:	e3a0000a 	mov	r0, #10
 3c8:	e3a01000 	mov	r1, #0
 3cc:	ebfffffe 	bl	0 <udelay>
 3d0:	e3540010 	cmp	r4, #16
 3d4:	e3a03000 	mov	r3, #0
 3d8:	23a04010 	movcs	r4, #16
 3dc:	e5d62001 	ldrb	r2, [r6, #1]
 3e0:	e1540003 	cmp	r4, r3
 3e4:	e5cd2004 	strb	r2, [sp, #4]
 3e8:	e5cd3005 	strb	r3, [sp, #5]
 3ec:	0a00003c 	beq	4e4 <bw_spi_lcd_text_line_2+0x168>
 3f0:	e5d53000 	ldrb	r3, [r5]
 3f4:	e3540001 	cmp	r4, #1
 3f8:	e5cd3006 	strb	r3, [sp, #6]
 3fc:	0a000038 	beq	4e4 <bw_spi_lcd_text_line_2+0x168>
 400:	e5d53001 	ldrb	r3, [r5, #1]
 404:	e3540002 	cmp	r4, #2
 408:	e5cd3007 	strb	r3, [sp, #7]
 40c:	0a000034 	beq	4e4 <bw_spi_lcd_text_line_2+0x168>
 410:	e5d53002 	ldrb	r3, [r5, #2]
 414:	e3540003 	cmp	r4, #3
 418:	e5cd3008 	strb	r3, [sp, #8]
 41c:	0a000030 	beq	4e4 <bw_spi_lcd_text_line_2+0x168>
 420:	e5d53003 	ldrb	r3, [r5, #3]
 424:	e3540004 	cmp	r4, #4
 428:	e5cd3009 	strb	r3, [sp, #9]
 42c:	0a00002c 	beq	4e4 <bw_spi_lcd_text_line_2+0x168>
 430:	e5d53004 	ldrb	r3, [r5, #4]
 434:	e3540005 	cmp	r4, #5
 438:	e5cd300a 	strb	r3, [sp, #10]
 43c:	0a000028 	beq	4e4 <bw_spi_lcd_text_line_2+0x168>
 440:	e5d53005 	ldrb	r3, [r5, #5]
 444:	e3540006 	cmp	r4, #6
 448:	e5cd300b 	strb	r3, [sp, #11]
 44c:	0a000024 	beq	4e4 <bw_spi_lcd_text_line_2+0x168>
 450:	e5d53006 	ldrb	r3, [r5, #6]
 454:	e3540007 	cmp	r4, #7
 458:	e5cd300c 	strb	r3, [sp, #12]
 45c:	0a000020 	beq	4e4 <bw_spi_lcd_text_line_2+0x168>
 460:	e5d53007 	ldrb	r3, [r5, #7]
 464:	e3540008 	cmp	r4, #8
 468:	e5cd300d 	strb	r3, [sp, #13]
 46c:	0a00001c 	beq	4e4 <bw_spi_lcd_text_line_2+0x168>
 470:	e5d53008 	ldrb	r3, [r5, #8]
 474:	e3540009 	cmp	r4, #9
 478:	e5cd300e 	strb	r3, [sp, #14]
 47c:	0a000018 	beq	4e4 <bw_spi_lcd_text_line_2+0x168>
 480:	e5d53009 	ldrb	r3, [r5, #9]
 484:	e354000a 	cmp	r4, #10
 488:	e5cd300f 	strb	r3, [sp, #15]
 48c:	0a000014 	beq	4e4 <bw_spi_lcd_text_line_2+0x168>
 490:	e5d5300a 	ldrb	r3, [r5, #10]
 494:	e354000b 	cmp	r4, #11
 498:	e5cd3010 	strb	r3, [sp, #16]
 49c:	0a000010 	beq	4e4 <bw_spi_lcd_text_line_2+0x168>
 4a0:	e5d5300b 	ldrb	r3, [r5, #11]
 4a4:	e354000c 	cmp	r4, #12
 4a8:	e5cd3011 	strb	r3, [sp, #17]
 4ac:	0a00000c 	beq	4e4 <bw_spi_lcd_text_line_2+0x168>
 4b0:	e5d5300c 	ldrb	r3, [r5, #12]
 4b4:	e354000d 	cmp	r4, #13
 4b8:	e5cd3012 	strb	r3, [sp, #18]
 4bc:	0a000008 	beq	4e4 <bw_spi_lcd_text_line_2+0x168>
 4c0:	e5d5300d 	ldrb	r3, [r5, #13]
 4c4:	e354000e 	cmp	r4, #14
 4c8:	e5cd3013 	strb	r3, [sp, #19]
 4cc:	0a000004 	beq	4e4 <bw_spi_lcd_text_line_2+0x168>
 4d0:	e5d5300e 	ldrb	r3, [r5, #14]
 4d4:	e3540010 	cmp	r4, #16
 4d8:	e5cd3014 	strb	r3, [sp, #20]
 4dc:	05d5300f 	ldrbeq	r3, [r5, #15]
 4e0:	05cd3015 	strbeq	r3, [sp, #21]
 4e4:	e59f0028 	ldr	r0, [pc, #40]	; 514 <bw_spi_lcd_text_line_2+0x198>
 4e8:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 4ec:	e5d60000 	ldrb	r0, [r6]
 4f0:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 4f4:	e28d0004 	add	r0, sp, #4
 4f8:	e2841002 	add	r1, r4, #2
 4fc:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 500:	e3a0000a 	mov	r0, #10
 504:	e3a01000 	mov	r1, #0
 508:	ebfffffe 	bl	0 <udelay>
 50c:	e28dd018 	add	sp, sp, #24
 510:	e8bd8070 	pop	{r4, r5, r6, pc}
 514:	000009c4 	andeq	r0, r0, r4, asr #19

00000518 <bw_spi_lcd_text_line_3>:
 518:	e92d4070 	push	{r4, r5, r6, lr}
 51c:	e3a03040 	mov	r3, #64	; 0x40
 520:	e3a0c011 	mov	ip, #17
 524:	e1a06000 	mov	r6, r0
 528:	e1a04002 	mov	r4, r2
 52c:	e5d02001 	ldrb	r2, [r0, #1]
 530:	e24dd018 	sub	sp, sp, #24
 534:	e59f0174 	ldr	r0, [pc, #372]	; 6b0 <bw_spi_lcd_text_line_3+0x198>
 538:	e5cd2004 	strb	r2, [sp, #4]
 53c:	e5cd3006 	strb	r3, [sp, #6]
 540:	e5cdc005 	strb	ip, [sp, #5]
 544:	e1a05001 	mov	r5, r1
 548:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 54c:	e5d60000 	ldrb	r0, [r6]
 550:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 554:	e28d0004 	add	r0, sp, #4
 558:	e3a01003 	mov	r1, #3
 55c:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 560:	e3a0000a 	mov	r0, #10
 564:	e3a01000 	mov	r1, #0
 568:	ebfffffe 	bl	0 <udelay>
 56c:	e3540010 	cmp	r4, #16
 570:	e3a03000 	mov	r3, #0
 574:	23a04010 	movcs	r4, #16
 578:	e5d62001 	ldrb	r2, [r6, #1]
 57c:	e1540003 	cmp	r4, r3
 580:	e5cd2004 	strb	r2, [sp, #4]
 584:	e5cd3005 	strb	r3, [sp, #5]
 588:	0a00003c 	beq	680 <bw_spi_lcd_text_line_3+0x168>
 58c:	e5d53000 	ldrb	r3, [r5]
 590:	e3540001 	cmp	r4, #1
 594:	e5cd3006 	strb	r3, [sp, #6]
 598:	0a000038 	beq	680 <bw_spi_lcd_text_line_3+0x168>
 59c:	e5d53001 	ldrb	r3, [r5, #1]
 5a0:	e3540002 	cmp	r4, #2
 5a4:	e5cd3007 	strb	r3, [sp, #7]
 5a8:	0a000034 	beq	680 <bw_spi_lcd_text_line_3+0x168>
 5ac:	e5d53002 	ldrb	r3, [r5, #2]
 5b0:	e3540003 	cmp	r4, #3
 5b4:	e5cd3008 	strb	r3, [sp, #8]
 5b8:	0a000030 	beq	680 <bw_spi_lcd_text_line_3+0x168>
 5bc:	e5d53003 	ldrb	r3, [r5, #3]
 5c0:	e3540004 	cmp	r4, #4
 5c4:	e5cd3009 	strb	r3, [sp, #9]
 5c8:	0a00002c 	beq	680 <bw_spi_lcd_text_line_3+0x168>
 5cc:	e5d53004 	ldrb	r3, [r5, #4]
 5d0:	e3540005 	cmp	r4, #5
 5d4:	e5cd300a 	strb	r3, [sp, #10]
 5d8:	0a000028 	beq	680 <bw_spi_lcd_text_line_3+0x168>
 5dc:	e5d53005 	ldrb	r3, [r5, #5]
 5e0:	e3540006 	cmp	r4, #6
 5e4:	e5cd300b 	strb	r3, [sp, #11]
 5e8:	0a000024 	beq	680 <bw_spi_lcd_text_line_3+0x168>
 5ec:	e5d53006 	ldrb	r3, [r5, #6]
 5f0:	e3540007 	cmp	r4, #7
 5f4:	e5cd300c 	strb	r3, [sp, #12]
 5f8:	0a000020 	beq	680 <bw_spi_lcd_text_line_3+0x168>
 5fc:	e5d53007 	ldrb	r3, [r5, #7]
 600:	e3540008 	cmp	r4, #8
 604:	e5cd300d 	strb	r3, [sp, #13]
 608:	0a00001c 	beq	680 <bw_spi_lcd_text_line_3+0x168>
 60c:	e5d53008 	ldrb	r3, [r5, #8]
 610:	e3540009 	cmp	r4, #9
 614:	e5cd300e 	strb	r3, [sp, #14]
 618:	0a000018 	beq	680 <bw_spi_lcd_text_line_3+0x168>
 61c:	e5d53009 	ldrb	r3, [r5, #9]
 620:	e354000a 	cmp	r4, #10
 624:	e5cd300f 	strb	r3, [sp, #15]
 628:	0a000014 	beq	680 <bw_spi_lcd_text_line_3+0x168>
 62c:	e5d5300a 	ldrb	r3, [r5, #10]
 630:	e354000b 	cmp	r4, #11
 634:	e5cd3010 	strb	r3, [sp, #16]
 638:	0a000010 	beq	680 <bw_spi_lcd_text_line_3+0x168>
 63c:	e5d5300b 	ldrb	r3, [r5, #11]
 640:	e354000c 	cmp	r4, #12
 644:	e5cd3011 	strb	r3, [sp, #17]
 648:	0a00000c 	beq	680 <bw_spi_lcd_text_line_3+0x168>
 64c:	e5d5300c 	ldrb	r3, [r5, #12]
 650:	e354000d 	cmp	r4, #13
 654:	e5cd3012 	strb	r3, [sp, #18]
 658:	0a000008 	beq	680 <bw_spi_lcd_text_line_3+0x168>
 65c:	e5d5300d 	ldrb	r3, [r5, #13]
 660:	e354000e 	cmp	r4, #14
 664:	e5cd3013 	strb	r3, [sp, #19]
 668:	0a000004 	beq	680 <bw_spi_lcd_text_line_3+0x168>
 66c:	e5d5300e 	ldrb	r3, [r5, #14]
 670:	e3540010 	cmp	r4, #16
 674:	e5cd3014 	strb	r3, [sp, #20]
 678:	05d5300f 	ldrbeq	r3, [r5, #15]
 67c:	05cd3015 	strbeq	r3, [sp, #21]
 680:	e59f0028 	ldr	r0, [pc, #40]	; 6b0 <bw_spi_lcd_text_line_3+0x198>
 684:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 688:	e5d60000 	ldrb	r0, [r6]
 68c:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 690:	e28d0004 	add	r0, sp, #4
 694:	e2841002 	add	r1, r4, #2
 698:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 69c:	e3a0000a 	mov	r0, #10
 6a0:	e3a01000 	mov	r1, #0
 6a4:	ebfffffe 	bl	0 <udelay>
 6a8:	e28dd018 	add	sp, sp, #24
 6ac:	e8bd8070 	pop	{r4, r5, r6, pc}
 6b0:	000009c4 	andeq	r0, r0, r4, asr #19

000006b4 <bw_spi_lcd_text_line_4>:
 6b4:	e92d4070 	push	{r4, r5, r6, lr}
 6b8:	e3a03060 	mov	r3, #96	; 0x60
 6bc:	e3a0c011 	mov	ip, #17
 6c0:	e1a06000 	mov	r6, r0
 6c4:	e1a04002 	mov	r4, r2
 6c8:	e5d02001 	ldrb	r2, [r0, #1]
 6cc:	e24dd018 	sub	sp, sp, #24
 6d0:	e59f0174 	ldr	r0, [pc, #372]	; 84c <bw_spi_lcd_text_line_4+0x198>
 6d4:	e5cd2004 	strb	r2, [sp, #4]
 6d8:	e5cd3006 	strb	r3, [sp, #6]
 6dc:	e5cdc005 	strb	ip, [sp, #5]
 6e0:	e1a05001 	mov	r5, r1
 6e4:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 6e8:	e5d60000 	ldrb	r0, [r6]
 6ec:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 6f0:	e28d0004 	add	r0, sp, #4
 6f4:	e3a01003 	mov	r1, #3
 6f8:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 6fc:	e3a0000a 	mov	r0, #10
 700:	e3a01000 	mov	r1, #0
 704:	ebfffffe 	bl	0 <udelay>
 708:	e3540010 	cmp	r4, #16
 70c:	e3a03000 	mov	r3, #0
 710:	23a04010 	movcs	r4, #16
 714:	e5d62001 	ldrb	r2, [r6, #1]
 718:	e1540003 	cmp	r4, r3
 71c:	e5cd2004 	strb	r2, [sp, #4]
 720:	e5cd3005 	strb	r3, [sp, #5]
 724:	0a00003c 	beq	81c <bw_spi_lcd_text_line_4+0x168>
 728:	e5d53000 	ldrb	r3, [r5]
 72c:	e3540001 	cmp	r4, #1
 730:	e5cd3006 	strb	r3, [sp, #6]
 734:	0a000038 	beq	81c <bw_spi_lcd_text_line_4+0x168>
 738:	e5d53001 	ldrb	r3, [r5, #1]
 73c:	e3540002 	cmp	r4, #2
 740:	e5cd3007 	strb	r3, [sp, #7]
 744:	0a000034 	beq	81c <bw_spi_lcd_text_line_4+0x168>
 748:	e5d53002 	ldrb	r3, [r5, #2]
 74c:	e3540003 	cmp	r4, #3
 750:	e5cd3008 	strb	r3, [sp, #8]
 754:	0a000030 	beq	81c <bw_spi_lcd_text_line_4+0x168>
 758:	e5d53003 	ldrb	r3, [r5, #3]
 75c:	e3540004 	cmp	r4, #4
 760:	e5cd3009 	strb	r3, [sp, #9]
 764:	0a00002c 	beq	81c <bw_spi_lcd_text_line_4+0x168>
 768:	e5d53004 	ldrb	r3, [r5, #4]
 76c:	e3540005 	cmp	r4, #5
 770:	e5cd300a 	strb	r3, [sp, #10]
 774:	0a000028 	beq	81c <bw_spi_lcd_text_line_4+0x168>
 778:	e5d53005 	ldrb	r3, [r5, #5]
 77c:	e3540006 	cmp	r4, #6
 780:	e5cd300b 	strb	r3, [sp, #11]
 784:	0a000024 	beq	81c <bw_spi_lcd_text_line_4+0x168>
 788:	e5d53006 	ldrb	r3, [r5, #6]
 78c:	e3540007 	cmp	r4, #7
 790:	e5cd300c 	strb	r3, [sp, #12]
 794:	0a000020 	beq	81c <bw_spi_lcd_text_line_4+0x168>
 798:	e5d53007 	ldrb	r3, [r5, #7]
 79c:	e3540008 	cmp	r4, #8
 7a0:	e5cd300d 	strb	r3, [sp, #13]
 7a4:	0a00001c 	beq	81c <bw_spi_lcd_text_line_4+0x168>
 7a8:	e5d53008 	ldrb	r3, [r5, #8]
 7ac:	e3540009 	cmp	r4, #9
 7b0:	e5cd300e 	strb	r3, [sp, #14]
 7b4:	0a000018 	beq	81c <bw_spi_lcd_text_line_4+0x168>
 7b8:	e5d53009 	ldrb	r3, [r5, #9]
 7bc:	e354000a 	cmp	r4, #10
 7c0:	e5cd300f 	strb	r3, [sp, #15]
 7c4:	0a000014 	beq	81c <bw_spi_lcd_text_line_4+0x168>
 7c8:	e5d5300a 	ldrb	r3, [r5, #10]
 7cc:	e354000b 	cmp	r4, #11
 7d0:	e5cd3010 	strb	r3, [sp, #16]
 7d4:	0a000010 	beq	81c <bw_spi_lcd_text_line_4+0x168>
 7d8:	e5d5300b 	ldrb	r3, [r5, #11]
 7dc:	e354000c 	cmp	r4, #12
 7e0:	e5cd3011 	strb	r3, [sp, #17]
 7e4:	0a00000c 	beq	81c <bw_spi_lcd_text_line_4+0x168>
 7e8:	e5d5300c 	ldrb	r3, [r5, #12]
 7ec:	e354000d 	cmp	r4, #13
 7f0:	e5cd3012 	strb	r3, [sp, #18]
 7f4:	0a000008 	beq	81c <bw_spi_lcd_text_line_4+0x168>
 7f8:	e5d5300d 	ldrb	r3, [r5, #13]
 7fc:	e354000e 	cmp	r4, #14
 800:	e5cd3013 	strb	r3, [sp, #19]
 804:	0a000004 	beq	81c <bw_spi_lcd_text_line_4+0x168>
 808:	e5d5300e 	ldrb	r3, [r5, #14]
 80c:	e3540010 	cmp	r4, #16
 810:	e5cd3014 	strb	r3, [sp, #20]
 814:	05d5300f 	ldrbeq	r3, [r5, #15]
 818:	05cd3015 	strbeq	r3, [sp, #21]
 81c:	e59f0028 	ldr	r0, [pc, #40]	; 84c <bw_spi_lcd_text_line_4+0x198>
 820:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 824:	e5d60000 	ldrb	r0, [r6]
 828:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 82c:	e28d0004 	add	r0, sp, #4
 830:	e2841002 	add	r1, r4, #2
 834:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 838:	e3a0000a 	mov	r0, #10
 83c:	e3a01000 	mov	r1, #0
 840:	ebfffffe 	bl	0 <udelay>
 844:	e28dd018 	add	sp, sp, #24
 848:	e8bd8070 	pop	{r4, r5, r6, pc}
 84c:	000009c4 	andeq	r0, r0, r4, asr #19

00000850 <bw_spi_lcd_cls>:
 850:	e92d4010 	push	{r4, lr}
 854:	e1a04000 	mov	r4, r0
 858:	e59f3048 	ldr	r3, [pc, #72]	; 8a8 <bw_spi_lcd_cls+0x58>
 85c:	e5d02001 	ldrb	r2, [r0, #1]
 860:	e1d310b0 	ldrh	r1, [r3]
 864:	e5d33002 	ldrb	r3, [r3, #2]
 868:	e24dd008 	sub	sp, sp, #8
 86c:	e59f0038 	ldr	r0, [pc, #56]	; 8ac <bw_spi_lcd_cls+0x5c>
 870:	e1cd10b4 	strh	r1, [sp, #4]
 874:	e5cd3006 	strb	r3, [sp, #6]
 878:	e5cd2004 	strb	r2, [sp, #4]
 87c:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 880:	e5d40000 	ldrb	r0, [r4]
 884:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 888:	e28d0004 	add	r0, sp, #4
 88c:	e3a01003 	mov	r1, #3
 890:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 894:	e3a0000a 	mov	r0, #10
 898:	e3a01000 	mov	r1, #0
 89c:	ebfffffe 	bl	0 <udelay>
 8a0:	e28dd008 	add	sp, sp, #8
 8a4:	e8bd8010 	pop	{r4, pc}
 8a8:	00000000 	andeq	r0, r0, r0
 8ac:	000009c4 	andeq	r0, r0, r4, asr #19

000008b0 <bw_spi_lcd_set_contrast>:
 8b0:	e92d4010 	push	{r4, lr}
 8b4:	e3a03012 	mov	r3, #18
 8b8:	e1a04000 	mov	r4, r0
 8bc:	e5d02001 	ldrb	r2, [r0, #1]
 8c0:	e24dd008 	sub	sp, sp, #8
 8c4:	e59f0034 	ldr	r0, [pc, #52]	; 900 <bw_spi_lcd_set_contrast+0x50>
 8c8:	e5cd2004 	strb	r2, [sp, #4]
 8cc:	e5cd3005 	strb	r3, [sp, #5]
 8d0:	e5cd1006 	strb	r1, [sp, #6]
 8d4:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 8d8:	e5d40000 	ldrb	r0, [r4]
 8dc:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 8e0:	e3a0000a 	mov	r0, #10
 8e4:	e3a01000 	mov	r1, #0
 8e8:	ebfffffe 	bl	0 <udelay>
 8ec:	e28d0004 	add	r0, sp, #4
 8f0:	e3a01003 	mov	r1, #3
 8f4:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 8f8:	e28dd008 	add	sp, sp, #8
 8fc:	e8bd8010 	pop	{r4, pc}
 900:	000009c4 	andeq	r0, r0, r4, asr #19

00000904 <bw_spi_lcd_set_backlight>:
 904:	e92d4010 	push	{r4, lr}
 908:	e3a03017 	mov	r3, #23
 90c:	e1a04000 	mov	r4, r0
 910:	e5d02001 	ldrb	r2, [r0, #1]
 914:	e24dd008 	sub	sp, sp, #8
 918:	e59f0034 	ldr	r0, [pc, #52]	; 954 <bw_spi_lcd_set_backlight+0x50>
 91c:	e5cd2004 	strb	r2, [sp, #4]
 920:	e5cd3005 	strb	r3, [sp, #5]
 924:	e5cd1006 	strb	r1, [sp, #6]
 928:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 92c:	e5d40000 	ldrb	r0, [r4]
 930:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 934:	e28d0004 	add	r0, sp, #4
 938:	e3a01003 	mov	r1, #3
 93c:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 940:	e3a0000a 	mov	r0, #10
 944:	e3a01000 	mov	r1, #0
 948:	ebfffffe 	bl	0 <udelay>
 94c:	e28dd008 	add	sp, sp, #8
 950:	e8bd8010 	pop	{r4, pc}
 954:	000009c4 	andeq	r0, r0, r4, asr #19

00000958 <bw_spi_lcd_reinit>:
 958:	e92d4010 	push	{r4, lr}
 95c:	e1a04000 	mov	r4, r0
 960:	e59f3054 	ldr	r3, [pc, #84]	; 9bc <bw_spi_lcd_reinit+0x64>
 964:	e5d02001 	ldrb	r2, [r0, #1]
 968:	e1f310b4 	ldrh	r1, [r3, #4]!
 96c:	e24dd008 	sub	sp, sp, #8
 970:	e5d33002 	ldrb	r3, [r3, #2]
 974:	e59f0044 	ldr	r0, [pc, #68]	; 9c0 <bw_spi_lcd_reinit+0x68>
 978:	e5cd3006 	strb	r3, [sp, #6]
 97c:	e1cd10b4 	strh	r1, [sp, #4]
 980:	e5cd2004 	strb	r2, [sp, #4]
 984:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 988:	e5d40000 	ldrb	r0, [r4]
 98c:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 990:	e3a0000a 	mov	r0, #10
 994:	e3a01000 	mov	r1, #0
 998:	ebfffffe 	bl	0 <udelay>
 99c:	e28d0004 	add	r0, sp, #4
 9a0:	e3a01003 	mov	r1, #3
 9a4:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 9a8:	e59f0014 	ldr	r0, [pc, #20]	; 9c4 <bw_spi_lcd_reinit+0x6c>
 9ac:	e3a01000 	mov	r1, #0
 9b0:	ebfffffe 	bl	0 <udelay>
 9b4:	e28dd008 	add	sp, sp, #8
 9b8:	e8bd8010 	pop	{r4, pc}
 9bc:	00000000 	andeq	r0, r0, r0
 9c0:	000009c4 	andeq	r0, r0, r4, asr #19
 9c4:	000f4240 	andeq	r4, pc, r0, asr #4

000009c8 <bw_spi_lcd_get_backlight>:
 9c8:	e92d4070 	push	{r4, r5, r6, lr}
 9cc:	e3a0c013 	mov	ip, #19
 9d0:	e3a02000 	mov	r2, #0
 9d4:	e1a05000 	mov	r5, r0
 9d8:	e5d03001 	ldrb	r3, [r0, #1]
 9dc:	e24dd008 	sub	sp, sp, #8
 9e0:	e3833001 	orr	r3, r3, #1
 9e4:	e28d4008 	add	r4, sp, #8
 9e8:	e59f0040 	ldr	r0, [pc, #64]	; a30 <bw_spi_lcd_get_backlight+0x68>
 9ec:	e5643004 	strb	r3, [r4, #-4]!
 9f0:	e1a06001 	mov	r6, r1
 9f4:	e5cdc005 	strb	ip, [sp, #5]
 9f8:	e5cd2006 	strb	r2, [sp, #6]
 9fc:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 a00:	e5d50000 	ldrb	r0, [r5]
 a04:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 a08:	e1a00004 	mov	r0, r4
 a0c:	e3a01003 	mov	r1, #3
 a10:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 a14:	e3a0000a 	mov	r0, #10
 a18:	e3a01000 	mov	r1, #0
 a1c:	ebfffffe 	bl	0 <udelay>
 a20:	e5dd3006 	ldrb	r3, [sp, #6]
 a24:	e5c63000 	strb	r3, [r6]
 a28:	e28dd008 	add	sp, sp, #8
 a2c:	e8bd8070 	pop	{r4, r5, r6, pc}
 a30:	000009c4 	andeq	r0, r0, r4, asr #19

00000a34 <bw_spi_lcd_get_contrast>:
 a34:	e92d4070 	push	{r4, r5, r6, lr}
 a38:	e3a0c012 	mov	ip, #18
 a3c:	e3a02000 	mov	r2, #0
 a40:	e1a05000 	mov	r5, r0
 a44:	e5d03001 	ldrb	r3, [r0, #1]
 a48:	e24dd008 	sub	sp, sp, #8
 a4c:	e3833001 	orr	r3, r3, #1
 a50:	e28d4008 	add	r4, sp, #8
 a54:	e59f0040 	ldr	r0, [pc, #64]	; a9c <bw_spi_lcd_get_contrast+0x68>
 a58:	e5643004 	strb	r3, [r4, #-4]!
 a5c:	e1a06001 	mov	r6, r1
 a60:	e5cdc005 	strb	ip, [sp, #5]
 a64:	e5cd2006 	strb	r2, [sp, #6]
 a68:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 a6c:	e5d50000 	ldrb	r0, [r5]
 a70:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 a74:	e1a00004 	mov	r0, r4
 a78:	e3a01003 	mov	r1, #3
 a7c:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 a80:	e3a0000a 	mov	r0, #10
 a84:	e3a01000 	mov	r1, #0
 a88:	ebfffffe 	bl	0 <udelay>
 a8c:	e5dd3006 	ldrb	r3, [sp, #6]
 a90:	e5c63000 	strb	r3, [r6]
 a94:	e28dd008 	add	sp, sp, #8
 a98:	e8bd8070 	pop	{r4, r5, r6, pc}
 a9c:	000009c4 	andeq	r0, r0, r4, asr #19

Disassembly of section .rodata:

00000000 <.rodata>:
   0:	00201000 	eoreq	r1, r0, r0
   4:	00201400 	eoreq	r1, r0, r0, lsl #8

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003d41 	andeq	r3, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000033 	andeq	r0, r0, r3, lsr r0
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 			; <UNDEFINED> instruction: 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	07060053 	smlsdeq	r6, r3, r0, r0
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	0412020a 	ldreq	r0, [r2], #-522	; 0xfffffdf6
  28:	01150114 	tsteq	r5, r4, lsl r1
  2c:	01180317 	tsteq	r8, r7, lsl r3
  30:	011a0119 	tsteq	sl, r9, lsl r1
  34:	011c031b 	tsteq	ip, fp, lsl r3
  38:	0122021e 	teqeq	r2, lr, lsl r2
  3c:	Address 0x000000000000003c is out of bounds.


bw_spi_relay.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_relay_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e24dd008 	sub	sp, sp, #8
   c:	ebfffffe 	bl	0 <bcm2835_spi_begin>
  10:	e5d43001 	ldrb	r3, [r4, #1]
  14:	e3a01030 	mov	r1, #48	; 0x30
  18:	e3530000 	cmp	r3, #0
  1c:	03e02071 	mvneq	r2, #113	; 0x71
  20:	03a0308e 	moveq	r3, #142	; 0x8e
  24:	05c42001 	strbeq	r2, [r4, #1]
  28:	e3a0207f 	mov	r2, #127	; 0x7f
  2c:	e59f0038 	ldr	r0, [pc, #56]	; 6c <bw_spi_relay_start+0x6c>
  30:	e5cd3004 	strb	r3, [sp, #4]
  34:	e5cd2006 	strb	r2, [sp, #6]
  38:	e5cd1005 	strb	r1, [sp, #5]
  3c:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
  40:	e5d40000 	ldrb	r0, [r4]
  44:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
  48:	e28d0004 	add	r0, sp, #4
  4c:	e3a01003 	mov	r1, #3
  50:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
  54:	e3a00000 	mov	r0, #0
  58:	e3a01000 	mov	r1, #0
  5c:	ebfffffe 	bl	0 <udelay>
  60:	e3a00000 	mov	r0, #0
  64:	e28dd008 	add	sp, sp, #8
  68:	e8bd8010 	pop	{r4, pc}
  6c:	000009c4 	andeq	r0, r0, r4, asr #19

00000070 <bw_spi_relay_end>:
  70:	eafffffe 	b	0 <bcm2835_spi_end>

00000074 <bw_spi_relay_output>:
  74:	e92d4010 	push	{r4, lr}
  78:	e3a03010 	mov	r3, #16
  7c:	e1a04000 	mov	r4, r0
  80:	e5d02001 	ldrb	r2, [r0, #1]
  84:	e24dd008 	sub	sp, sp, #8
  88:	e59f0034 	ldr	r0, [pc, #52]	; c4 <bw_spi_relay_output+0x50>
  8c:	e5cd2004 	strb	r2, [sp, #4]
  90:	e5cd3005 	strb	r3, [sp, #5]
  94:	e5cd1006 	strb	r1, [sp, #6]
  98:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
  9c:	e5d40000 	ldrb	r0, [r4]
  a0:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
  a4:	e28d0004 	add	r0, sp, #4
  a8:	e3a01003 	mov	r1, #3
  ac:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
  b0:	e3a00000 	mov	r0, #0
  b4:	e3a01000 	mov	r1, #0
  b8:	ebfffffe 	bl	0 <udelay>
  bc:	e28dd008 	add	sp, sp, #8
  c0:	e8bd8010 	pop	{r4, pc}
  c4:	000009c4 	andeq	r0, r0, r4, asr #19

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003d41 	andeq	r3, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000033 	andeq	r0, r0, r3, lsr r0
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 			; <UNDEFINED> instruction: 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	07060053 	smlsdeq	r6, r3, r0, r0
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	0412020a 	ldreq	r0, [r2], #-522	; 0xfffffdf6
  28:	01150114 	tsteq	r5, r4, lsl r1
  2c:	01180317 	tsteq	r8, r7, lsl r3
  30:	011a0119 	tsteq	sl, r9, lsl r1
  34:	011c031b 	tsteq	ip, fp, lsl r3
  38:	0122021e 	teqeq	r2, lr, lsl r2
  3c:	Address 0x000000000000003c is out of bounds.


mcp23s08.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp23s08_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e24dd008 	sub	sp, sp, #8
   c:	ebfffffe 	bl	0 <bcm2835_spi_begin>
  10:	e5d43001 	ldrb	r3, [r4, #1]
  14:	e3a0c005 	mov	ip, #5
  18:	e3530000 	cmp	r3, #0
  1c:	03a02040 	moveq	r2, #64	; 0x40
  20:	e3a01008 	mov	r1, #8
  24:	12033003 	andne	r3, r3, #3
  28:	11a02083 	lslne	r2, r3, #1
  2c:	13822040 	orrne	r2, r2, #64	; 0x40
  30:	e5c43001 	strb	r3, [r4, #1]
  34:	e3a00080 	mov	r0, #128	; 0x80
  38:	e5cd2004 	strb	r2, [sp, #4]
  3c:	e5cdc005 	strb	ip, [sp, #5]
  40:	e5cd1006 	strb	r1, [sp, #6]
  44:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
  48:	e5d40000 	ldrb	r0, [r4]
  4c:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
  50:	e28d0004 	add	r0, sp, #4
  54:	e3a01003 	mov	r1, #3
  58:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
  5c:	e3a00000 	mov	r0, #0
  60:	e28dd008 	add	sp, sp, #8
  64:	e8bd8010 	pop	{r4, pc}

00000068 <mcp23s08_end>:
  68:	eafffffe 	b	0 <bcm2835_spi_end>

0000006c <mcp23s08_reg_read>:
  6c:	e92d4010 	push	{r4, lr}
  70:	e1a04000 	mov	r4, r0
  74:	e5d03001 	ldrb	r3, [r0, #1]
  78:	e24dd008 	sub	sp, sp, #8
  7c:	e1a03083 	lsl	r3, r3, #1
  80:	e3833041 	orr	r3, r3, #65	; 0x41
  84:	e3a00080 	mov	r0, #128	; 0x80
  88:	e5cd1005 	strb	r1, [sp, #5]
  8c:	e5cd3004 	strb	r3, [sp, #4]
  90:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
  94:	e5d40000 	ldrb	r0, [r4]
  98:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
  9c:	e28d0004 	add	r0, sp, #4
  a0:	e3a01003 	mov	r1, #3
  a4:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
  a8:	e5dd0006 	ldrb	r0, [sp, #6]
  ac:	e28dd008 	add	sp, sp, #8
  b0:	e8bd8010 	pop	{r4, pc}

000000b4 <mcp23s08_reg_write>:
  b4:	e92d4010 	push	{r4, lr}
  b8:	e1a04000 	mov	r4, r0
  bc:	e5d03001 	ldrb	r3, [r0, #1]
  c0:	e24dd008 	sub	sp, sp, #8
  c4:	e1a03083 	lsl	r3, r3, #1
  c8:	e3833040 	orr	r3, r3, #64	; 0x40
  cc:	e3a00080 	mov	r0, #128	; 0x80
  d0:	e5cd1005 	strb	r1, [sp, #5]
  d4:	e5cd2006 	strb	r2, [sp, #6]
  d8:	e5cd3004 	strb	r3, [sp, #4]
  dc:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
  e0:	e5d40000 	ldrb	r0, [r4]
  e4:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
  e8:	e28d0004 	add	r0, sp, #4
  ec:	e3a01003 	mov	r1, #3
  f0:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
  f4:	e28dd008 	add	sp, sp, #8
  f8:	e8bd8010 	pop	{r4, pc}

000000fc <mcp23s08_gpio_fsel>:
  fc:	e92d4070 	push	{r4, r5, r6, lr}
 100:	e3a0c000 	mov	ip, #0
 104:	e1a04000 	mov	r4, r0
 108:	e5d03001 	ldrb	r3, [r0, #1]
 10c:	e1a06002 	mov	r6, r2
 110:	e1a05001 	mov	r5, r1
 114:	e1a03083 	lsl	r3, r3, #1
 118:	e24dd008 	sub	sp, sp, #8
 11c:	e3833041 	orr	r3, r3, #65	; 0x41
 120:	e3a00080 	mov	r0, #128	; 0x80
 124:	e5cdc005 	strb	ip, [sp, #5]
 128:	e5cd3004 	strb	r3, [sp, #4]
 12c:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 130:	e5d40000 	ldrb	r0, [r4]
 134:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 138:	e3a01003 	mov	r1, #3
 13c:	e28d0004 	add	r0, sp, #4
 140:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 144:	e3a02000 	mov	r2, #0
 148:	e5dd3006 	ldrb	r3, [sp, #6]
 14c:	e3560000 	cmp	r6, #0
 150:	01c31005 	biceq	r1, r3, r5
 154:	11851003 	orrne	r1, r5, r3
 158:	e5d43001 	ldrb	r3, [r4, #1]
 15c:	e3a00080 	mov	r0, #128	; 0x80
 160:	e1a03083 	lsl	r3, r3, #1
 164:	e3833040 	orr	r3, r3, #64	; 0x40
 168:	e5cd1006 	strb	r1, [sp, #6]
 16c:	e5cd3004 	strb	r3, [sp, #4]
 170:	e5cd2005 	strb	r2, [sp, #5]
 174:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 178:	e5d40000 	ldrb	r0, [r4]
 17c:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 180:	e28d0004 	add	r0, sp, #4
 184:	e3a01003 	mov	r1, #3
 188:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 18c:	e28dd008 	add	sp, sp, #8
 190:	e8bd8070 	pop	{r4, r5, r6, pc}

00000194 <mcp23s08_gpio_set>:
 194:	e92d4030 	push	{r4, r5, lr}
 198:	e3a0200a 	mov	r2, #10
 19c:	e1a04000 	mov	r4, r0
 1a0:	e5d03001 	ldrb	r3, [r0, #1]
 1a4:	e24dd00c 	sub	sp, sp, #12
 1a8:	e1a03083 	lsl	r3, r3, #1
 1ac:	e3833041 	orr	r3, r3, #65	; 0x41
 1b0:	e3a00080 	mov	r0, #128	; 0x80
 1b4:	e1a05001 	mov	r5, r1
 1b8:	e5cd3004 	strb	r3, [sp, #4]
 1bc:	e5cd2005 	strb	r2, [sp, #5]
 1c0:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 1c4:	e5d40000 	ldrb	r0, [r4]
 1c8:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 1cc:	e28d0004 	add	r0, sp, #4
 1d0:	e3a01003 	mov	r1, #3
 1d4:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 1d8:	e3a0c009 	mov	ip, #9
 1dc:	e5d43001 	ldrb	r3, [r4, #1]
 1e0:	e5dd2006 	ldrb	r2, [sp, #6]
 1e4:	e1a03083 	lsl	r3, r3, #1
 1e8:	e1851002 	orr	r1, r5, r2
 1ec:	e3833040 	orr	r3, r3, #64	; 0x40
 1f0:	e3a00080 	mov	r0, #128	; 0x80
 1f4:	e5cd1006 	strb	r1, [sp, #6]
 1f8:	e5cd3004 	strb	r3, [sp, #4]
 1fc:	e5cdc005 	strb	ip, [sp, #5]
 200:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 204:	e5d40000 	ldrb	r0, [r4]
 208:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 20c:	e28d0004 	add	r0, sp, #4
 210:	e3a01003 	mov	r1, #3
 214:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 218:	e28dd00c 	add	sp, sp, #12
 21c:	e8bd8030 	pop	{r4, r5, pc}

00000220 <mcp23s08_gpio_clr>:
 220:	e92d4030 	push	{r4, r5, lr}
 224:	e3a0200a 	mov	r2, #10
 228:	e1a04000 	mov	r4, r0
 22c:	e5d03001 	ldrb	r3, [r0, #1]
 230:	e24dd00c 	sub	sp, sp, #12
 234:	e1a03083 	lsl	r3, r3, #1
 238:	e3833041 	orr	r3, r3, #65	; 0x41
 23c:	e3a00080 	mov	r0, #128	; 0x80
 240:	e1a05001 	mov	r5, r1
 244:	e5cd3004 	strb	r3, [sp, #4]
 248:	e5cd2005 	strb	r2, [sp, #5]
 24c:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 250:	e5d40000 	ldrb	r0, [r4]
 254:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 258:	e28d0004 	add	r0, sp, #4
 25c:	e3a01003 	mov	r1, #3
 260:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 264:	e3a0c009 	mov	ip, #9
 268:	e5d43001 	ldrb	r3, [r4, #1]
 26c:	e5dd2006 	ldrb	r2, [sp, #6]
 270:	e1a03083 	lsl	r3, r3, #1
 274:	e1c21005 	bic	r1, r2, r5
 278:	e3833040 	orr	r3, r3, #64	; 0x40
 27c:	e3a00080 	mov	r0, #128	; 0x80
 280:	e5cd1006 	strb	r1, [sp, #6]
 284:	e5cd3004 	strb	r3, [sp, #4]
 288:	e5cdc005 	strb	ip, [sp, #5]
 28c:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 290:	e5d40000 	ldrb	r0, [r4]
 294:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 298:	e28d0004 	add	r0, sp, #4
 29c:	e3a01003 	mov	r1, #3
 2a0:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 2a4:	e28dd00c 	add	sp, sp, #12
 2a8:	e8bd8030 	pop	{r4, r5, pc}

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003d41 	andeq	r3, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000033 	andeq	r0, r0, r3, lsr r0
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 			; <UNDEFINED> instruction: 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	07060053 	smlsdeq	r6, r3, r0, r0
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	0412020a 	ldreq	r0, [r2], #-522	; 0xfffffdf6
  28:	01150114 	tsteq	r5, r4, lsl r1
  2c:	01180317 	tsteq	r8, r7, lsl r3
  30:	011a0119 	tsteq	sl, r9, lsl r1
  34:	011c031b 	tsteq	ip, fp, lsl r3
  38:	0122021e 	teqeq	r2, lr, lsl r2
  3c:	Address 0x000000000000003c is out of bounds.


mcp23s17.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp23s17_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e24dd008 	sub	sp, sp, #8
   c:	ebfffffe 	bl	0 <bcm2835_spi_begin>
  10:	e5d43001 	ldrb	r3, [r4, #1]
  14:	e3a0c00a 	mov	ip, #10
  18:	e3530000 	cmp	r3, #0
  1c:	03a02040 	moveq	r2, #64	; 0x40
  20:	e3a01008 	mov	r1, #8
  24:	12033003 	andne	r3, r3, #3
  28:	11a02083 	lslne	r2, r3, #1
  2c:	13822040 	orrne	r2, r2, #64	; 0x40
  30:	e5c43001 	strb	r3, [r4, #1]
  34:	e3a00080 	mov	r0, #128	; 0x80
  38:	e5cd2004 	strb	r2, [sp, #4]
  3c:	e5cdc005 	strb	ip, [sp, #5]
  40:	e5cd1006 	strb	r1, [sp, #6]
  44:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
  48:	e5d40000 	ldrb	r0, [r4]
  4c:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
  50:	e28d0004 	add	r0, sp, #4
  54:	e3a01003 	mov	r1, #3
  58:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
  5c:	e3a00000 	mov	r0, #0
  60:	e28dd008 	add	sp, sp, #8
  64:	e8bd8010 	pop	{r4, pc}

00000068 <mcp23s17_end>:
  68:	eafffffe 	b	0 <bcm2835_spi_end>

0000006c <mcp23s17_reg_read>:
  6c:	e92d4010 	push	{r4, lr}
  70:	e1a04000 	mov	r4, r0
  74:	e5d03001 	ldrb	r3, [r0, #1]
  78:	e24dd008 	sub	sp, sp, #8
  7c:	e1a03083 	lsl	r3, r3, #1
  80:	e3833041 	orr	r3, r3, #65	; 0x41
  84:	e3a00080 	mov	r0, #128	; 0x80
  88:	e5cd3004 	strb	r3, [sp, #4]
  8c:	e5cd1005 	strb	r1, [sp, #5]
  90:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
  94:	e5d40000 	ldrb	r0, [r4]
  98:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
  9c:	e28d0004 	add	r0, sp, #4
  a0:	e3a01004 	mov	r1, #4
  a4:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
  a8:	e5dd0007 	ldrb	r0, [sp, #7]
  ac:	e5dd3006 	ldrb	r3, [sp, #6]
  b0:	e1830400 	orr	r0, r3, r0, lsl #8
  b4:	e28dd008 	add	sp, sp, #8
  b8:	e8bd8010 	pop	{r4, pc}

000000bc <mcp23s17_reg_write>:
  bc:	e92d4010 	push	{r4, lr}
  c0:	e1a04000 	mov	r4, r0
  c4:	e5d03001 	ldrb	r3, [r0, #1]
  c8:	e24dd008 	sub	sp, sp, #8
  cc:	e1a03083 	lsl	r3, r3, #1
  d0:	e1a0c422 	lsr	ip, r2, #8
  d4:	e3833040 	orr	r3, r3, #64	; 0x40
  d8:	e3a00080 	mov	r0, #128	; 0x80
  dc:	e5cd2006 	strb	r2, [sp, #6]
  e0:	e5cdc007 	strb	ip, [sp, #7]
  e4:	e5cd1005 	strb	r1, [sp, #5]
  e8:	e5cd3004 	strb	r3, [sp, #4]
  ec:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
  f0:	e5d40000 	ldrb	r0, [r4]
  f4:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
  f8:	e28d0004 	add	r0, sp, #4
  fc:	e3a01004 	mov	r1, #4
 100:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 104:	e28dd008 	add	sp, sp, #8
 108:	e8bd8010 	pop	{r4, pc}

0000010c <mcp23s17_reg_write_byte>:
 10c:	e92d4010 	push	{r4, lr}
 110:	e1a04000 	mov	r4, r0
 114:	e5d03001 	ldrb	r3, [r0, #1]
 118:	e24dd008 	sub	sp, sp, #8
 11c:	e1a03083 	lsl	r3, r3, #1
 120:	e3833040 	orr	r3, r3, #64	; 0x40
 124:	e3a00080 	mov	r0, #128	; 0x80
 128:	e5cd1005 	strb	r1, [sp, #5]
 12c:	e5cd2006 	strb	r2, [sp, #6]
 130:	e5cd3004 	strb	r3, [sp, #4]
 134:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 138:	e5d40000 	ldrb	r0, [r4]
 13c:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 140:	e28d0004 	add	r0, sp, #4
 144:	e3a01003 	mov	r1, #3
 148:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 14c:	e28dd008 	add	sp, sp, #8
 150:	e8bd8010 	pop	{r4, pc}

00000154 <mcp23s17_gpio_fsel>:
 154:	e92d4070 	push	{r4, r5, r6, lr}
 158:	e3a03000 	mov	r3, #0
 15c:	e1a04000 	mov	r4, r0
 160:	e5d0c001 	ldrb	ip, [r0, #1]
 164:	e1a06002 	mov	r6, r2
 168:	e1a0c08c 	lsl	ip, ip, #1
 16c:	e24dd008 	sub	sp, sp, #8
 170:	e1a05001 	mov	r5, r1
 174:	e38cc041 	orr	ip, ip, #65	; 0x41
 178:	e3a00080 	mov	r0, #128	; 0x80
 17c:	e5cdc004 	strb	ip, [sp, #4]
 180:	e5cd3005 	strb	r3, [sp, #5]
 184:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 188:	e5d40000 	ldrb	r0, [r4]
 18c:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 190:	e3a01004 	mov	r1, #4
 194:	e28d0004 	add	r0, sp, #4
 198:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 19c:	e3a02000 	mov	r2, #0
 1a0:	e5ddc006 	ldrb	ip, [sp, #6]
 1a4:	e5dd3007 	ldrb	r3, [sp, #7]
 1a8:	e3560000 	cmp	r6, #0
 1ac:	e18c3403 	orr	r3, ip, r3, lsl #8
 1b0:	01c31005 	biceq	r1, r3, r5
 1b4:	11851003 	orrne	r1, r5, r3
 1b8:	e5d43001 	ldrb	r3, [r4, #1]
 1bc:	06ef1071 	uxtbeq	r1, r1
 1c0:	e1a03083 	lsl	r3, r3, #1
 1c4:	120110ff 	andne	r1, r1, #255	; 0xff
 1c8:	e3833040 	orr	r3, r3, #64	; 0x40
 1cc:	e3a00080 	mov	r0, #128	; 0x80
 1d0:	e5cd1006 	strb	r1, [sp, #6]
 1d4:	e5cd3004 	strb	r3, [sp, #4]
 1d8:	e5cd2005 	strb	r2, [sp, #5]
 1dc:	e5cd2007 	strb	r2, [sp, #7]
 1e0:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 1e4:	e5d40000 	ldrb	r0, [r4]
 1e8:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 1ec:	e28d0004 	add	r0, sp, #4
 1f0:	e3a01004 	mov	r1, #4
 1f4:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 1f8:	e28dd008 	add	sp, sp, #8
 1fc:	e8bd8070 	pop	{r4, r5, r6, pc}

00000200 <mcp23s17_gpio_set>:
 200:	e92d4030 	push	{r4, r5, lr}
 204:	e3a02014 	mov	r2, #20
 208:	e1a04000 	mov	r4, r0
 20c:	e5d03001 	ldrb	r3, [r0, #1]
 210:	e24dd00c 	sub	sp, sp, #12
 214:	e1a03083 	lsl	r3, r3, #1
 218:	e3833041 	orr	r3, r3, #65	; 0x41
 21c:	e3a00080 	mov	r0, #128	; 0x80
 220:	e5cd3004 	strb	r3, [sp, #4]
 224:	e5cd2005 	strb	r2, [sp, #5]
 228:	e1a05001 	mov	r5, r1
 22c:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 230:	e5d40000 	ldrb	r0, [r4]
 234:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 238:	e28d0004 	add	r0, sp, #4
 23c:	e3a01004 	mov	r1, #4
 240:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 244:	e3a02000 	mov	r2, #0
 248:	e3a01012 	mov	r1, #18
 24c:	e5d43001 	ldrb	r3, [r4, #1]
 250:	e5dd0006 	ldrb	r0, [sp, #6]
 254:	e1a03083 	lsl	r3, r3, #1
 258:	e3833040 	orr	r3, r3, #64	; 0x40
 25c:	e1805005 	orr	r5, r0, r5
 260:	e3a00080 	mov	r0, #128	; 0x80
 264:	e5cd3004 	strb	r3, [sp, #4]
 268:	e5cd1005 	strb	r1, [sp, #5]
 26c:	e5cd2007 	strb	r2, [sp, #7]
 270:	e5cd5006 	strb	r5, [sp, #6]
 274:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 278:	e5d40000 	ldrb	r0, [r4]
 27c:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 280:	e28d0004 	add	r0, sp, #4
 284:	e3a01004 	mov	r1, #4
 288:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 28c:	e28dd00c 	add	sp, sp, #12
 290:	e8bd8030 	pop	{r4, r5, pc}

00000294 <mcp23s17_gpio_clr>:
 294:	e92d4030 	push	{r4, r5, lr}
 298:	e3a02014 	mov	r2, #20
 29c:	e1a04000 	mov	r4, r0
 2a0:	e5d03001 	ldrb	r3, [r0, #1]
 2a4:	e24dd00c 	sub	sp, sp, #12
 2a8:	e1a03083 	lsl	r3, r3, #1
 2ac:	e3833041 	orr	r3, r3, #65	; 0x41
 2b0:	e3a00080 	mov	r0, #128	; 0x80
 2b4:	e1a05001 	mov	r5, r1
 2b8:	e5cd3004 	strb	r3, [sp, #4]
 2bc:	e5cd2005 	strb	r2, [sp, #5]
 2c0:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 2c4:	e5d40000 	ldrb	r0, [r4]
 2c8:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 2cc:	e28d0004 	add	r0, sp, #4
 2d0:	e3a01004 	mov	r1, #4
 2d4:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 2d8:	e3a0e012 	mov	lr, #18
 2dc:	e3a0c000 	mov	ip, #0
 2e0:	e5dd1007 	ldrb	r1, [sp, #7]
 2e4:	e5dd2006 	ldrb	r2, [sp, #6]
 2e8:	e5d43001 	ldrb	r3, [r4, #1]
 2ec:	e1822401 	orr	r2, r2, r1, lsl #8
 2f0:	e1a03083 	lsl	r3, r3, #1
 2f4:	e1c21005 	bic	r1, r2, r5
 2f8:	e3833040 	orr	r3, r3, #64	; 0x40
 2fc:	e3a00080 	mov	r0, #128	; 0x80
 300:	e5cd1006 	strb	r1, [sp, #6]
 304:	e5cd3004 	strb	r3, [sp, #4]
 308:	e5cde005 	strb	lr, [sp, #5]
 30c:	e5cdc007 	strb	ip, [sp, #7]
 310:	ebfffffe 	bl	0 <bcm2835_spi_setClockDivider>
 314:	e5d40000 	ldrb	r0, [r4]
 318:	ebfffffe 	bl	0 <bcm2835_spi_chipSelect>
 31c:	e28d0004 	add	r0, sp, #4
 320:	e3a01004 	mov	r1, #4
 324:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 328:	e28dd00c 	add	sp, sp, #12
 32c:	e8bd8030 	pop	{r4, r5, pc}

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003d41 	andeq	r3, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000033 	andeq	r0, r0, r3, lsr r0
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 			; <UNDEFINED> instruction: 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	07060053 	smlsdeq	r6, r3, r0, r0
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	0412020a 	ldreq	r0, [r2], #-522	; 0xfffffdf6
  28:	01150114 	tsteq	r5, r4, lsl r1
  2c:	01180317 	tsteq	r8, r7, lsl r3
  30:	011a0119 	tsteq	sl, r9, lsl r1
  34:	011c031b 	tsteq	ip, fp, lsl r3
  38:	0122021e 	teqeq	r2, lr, lsl r2
  3c:	Address 0x000000000000003c is out of bounds.


mcp7941x.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp7941x_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <bcm2835_i2c_begin>
   c:	e3540000 	cmp	r4, #0
  10:	11a03004 	movne	r3, r4
  14:	03a0306f 	moveq	r3, #111	; 0x6f
  18:	e59f2028 	ldr	r2, [pc, #40]	; 48 <mcp7941x_start+0x48>
  1c:	e1a00003 	mov	r0, r3
  20:	e5c23000 	strb	r3, [r2]
  24:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
  28:	e59f001c 	ldr	r0, [pc, #28]	; 4c <mcp7941x_start+0x4c>
  2c:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
  30:	e3a00000 	mov	r0, #0
  34:	e1a01000 	mov	r1, r0
  38:	ebfffffe 	bl	0 <bcm2835_i2c_write>
  3c:	e2900000 	adds	r0, r0, #0
  40:	13a00001 	movne	r0, #1
  44:	e8bd8010 	pop	{r4, pc}
  48:	00000000 	andeq	r0, r0, r0
  4c:	000009c4 	andeq	r0, r0, r4, asr #19

00000050 <mcp7941x_end>:
  50:	eafffffe 	b	0 <bcm2835_i2c_end>

00000054 <mcp7941x_get_date_time>:
  54:	e3a03000 	mov	r3, #0
  58:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
  5c:	e59f2108 	ldr	r2, [pc, #264]	; 16c <mcp7941x_get_date_time+0x118>
  60:	e24dd014 	sub	sp, sp, #20
  64:	e1a04000 	mov	r4, r0
  68:	e3a0a00a 	mov	sl, #10
  6c:	e5d20000 	ldrb	r0, [r2]
  70:	e5cd3004 	strb	r3, [sp, #4]
  74:	e5cd3008 	strb	r3, [sp, #8]
  78:	e5cd3009 	strb	r3, [sp, #9]
  7c:	e5cd300a 	strb	r3, [sp, #10]
  80:	e5cd300b 	strb	r3, [sp, #11]
  84:	e5cd300c 	strb	r3, [sp, #12]
  88:	e5cd300d 	strb	r3, [sp, #13]
  8c:	e5cd300e 	strb	r3, [sp, #14]
  90:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
  94:	e59f00d4 	ldr	r0, [pc, #212]	; 170 <mcp7941x_get_date_time+0x11c>
  98:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
  9c:	e28d0004 	add	r0, sp, #4
  a0:	e3a01001 	mov	r1, #1
  a4:	ebfffffe 	bl	0 <bcm2835_i2c_write>
  a8:	e28d0008 	add	r0, sp, #8
  ac:	e3a01007 	mov	r1, #7
  b0:	ebfffffe 	bl	0 <bcm2835_i2c_read>
  b4:	e5dd300d 	ldrb	r3, [sp, #13]
  b8:	e5dde00e 	ldrb	lr, [sp, #14]
  bc:	e5ddc008 	ldrb	ip, [sp, #8]
  c0:	e5dd0009 	ldrb	r0, [sp, #9]
  c4:	e5dd100a 	ldrb	r1, [sp, #10]
  c8:	e5dd200c 	ldrb	r2, [sp, #12]
  cc:	e203801f 	and	r8, r3, #31
  d0:	e20e900f 	and	r9, lr, #15
  d4:	e1a0e22e 	lsr	lr, lr, #4
  d8:	e1099e8a 	smlabb	r9, sl, lr, r9
  dc:	e20c707f 	and	r7, ip, #127	; 0x7f
  e0:	e200607f 	and	r6, r0, #127	; 0x7f
  e4:	e201503f 	and	r5, r1, #63	; 0x3f
  e8:	e1a08248 	asr	r8, r8, #4
  ec:	e202e03f 	and	lr, r2, #63	; 0x3f
  f0:	e5dda00b 	ldrb	sl, [sp, #11]
  f4:	e1a0b108 	lsl	fp, r8, #2
  f8:	e1a07247 	asr	r7, r7, #4
  fc:	e1a06246 	asr	r6, r6, #4
 100:	e1a05245 	asr	r5, r5, #4
 104:	e1a0e24e 	asr	lr, lr, #4
 108:	e20cc00f 	and	ip, ip, #15
 10c:	e200000f 	and	r0, r0, #15
 110:	e201100f 	and	r1, r1, #15
 114:	e202200f 	and	r2, r2, #15
 118:	e203300f 	and	r3, r3, #15
 11c:	e08b8008 	add	r8, fp, r8
 120:	e0877107 	add	r7, r7, r7, lsl #2
 124:	e0866106 	add	r6, r6, r6, lsl #2
 128:	e0855105 	add	r5, r5, r5, lsl #2
 12c:	e08ee10e 	add	lr, lr, lr, lsl #2
 130:	e08c7087 	add	r7, ip, r7, lsl #1
 134:	e0806086 	add	r6, r0, r6, lsl #1
 138:	e0815085 	add	r5, r1, r5, lsl #1
 13c:	e20aa007 	and	sl, sl, #7
 140:	e082e08e 	add	lr, r2, lr, lsl #1
 144:	e0838088 	add	r8, r3, r8, lsl #1
 148:	e5847000 	str	r7, [r4]
 14c:	e5846004 	str	r6, [r4, #4]
 150:	e5845008 	str	r5, [r4, #8]
 154:	e584a018 	str	sl, [r4, #24]
 158:	e584e00c 	str	lr, [r4, #12]
 15c:	e5848010 	str	r8, [r4, #16]
 160:	e5849014 	str	r9, [r4, #20]
 164:	e28dd014 	add	sp, sp, #20
 168:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 16c:	00000000 	andeq	r0, r0, r0
 170:	000009c4 	andeq	r0, r0, r4, asr #19

00000174 <mcp7941x_set_date_time>:
 174:	e5902000 	ldr	r2, [r0]
 178:	e59f1108 	ldr	r1, [pc, #264]	; 288 <mcp7941x_set_date_time+0x114>
 17c:	e202207f 	and	r2, r2, #127	; 0x7f
 180:	e0c3c291 	smull	ip, r3, r1, r2
 184:	e1a03123 	lsr	r3, r3, #2
 188:	e083c103 	add	ip, r3, r3, lsl #2
 18c:	e042208c 	sub	r2, r2, ip, lsl #1
 190:	e0823203 	add	r3, r2, r3, lsl #4
 194:	e1e03c83 	mvn	r3, r3, lsl #25
 198:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 19c:	e1e03ca3 	mvn	r3, r3, lsr #25
 1a0:	e3a0a000 	mov	sl, #0
 1a4:	e5909004 	ldr	r9, [r0, #4]
 1a8:	e5908008 	ldr	r8, [r0, #8]
 1ac:	e590700c 	ldr	r7, [r0, #12]
 1b0:	e5906010 	ldr	r6, [r0, #16]
 1b4:	e590b014 	ldr	fp, [r0, #20]
 1b8:	e209907f 	and	r9, r9, #127	; 0x7f
 1bc:	e0c52991 	smull	r2, r5, r1, r9
 1c0:	e206601f 	and	r6, r6, #31
 1c4:	e208801f 	and	r8, r8, #31
 1c8:	e207703f 	and	r7, r7, #63	; 0x3f
 1cc:	e0c42891 	smull	r2, r4, r1, r8
 1d0:	e0ce2791 	smull	r2, lr, r1, r7
 1d4:	e0cc2691 	smull	r2, ip, r1, r6
 1d8:	e0c12b91 	smull	r2, r1, r1, fp
 1dc:	e1a05125 	lsr	r5, r5, #2
 1e0:	e1a02fcb 	asr	r2, fp, #31
 1e4:	e0621141 	rsb	r1, r2, r1, asr #2
 1e8:	e1a04124 	lsr	r4, r4, #2
 1ec:	e0852105 	add	r2, r5, r5, lsl #2
 1f0:	e0499082 	sub	r9, r9, r2, lsl #1
 1f4:	e1a0e12e 	lsr	lr, lr, #2
 1f8:	e0842104 	add	r2, r4, r4, lsl #2
 1fc:	e0488082 	sub	r8, r8, r2, lsl #1
 200:	e1a0c12c 	lsr	ip, ip, #2
 204:	e08e210e 	add	r2, lr, lr, lsl #2
 208:	e0477082 	sub	r7, r7, r2, lsl #1
 20c:	e08c210c 	add	r2, ip, ip, lsl #2
 210:	e0462082 	sub	r2, r6, r2, lsl #1
 214:	e5900018 	ldr	r0, [r0, #24]
 218:	e0816101 	add	r6, r1, r1, lsl #2
 21c:	e04bb086 	sub	fp, fp, r6, lsl #1
 220:	e59f6064 	ldr	r6, [pc, #100]	; 28c <mcp7941x_set_date_time+0x118>
 224:	e2000007 	and	r0, r0, #7
 228:	e24dd00c 	sub	sp, sp, #12
 22c:	e087e20e 	add	lr, r7, lr, lsl #4
 230:	e082c20c 	add	ip, r2, ip, lsl #4
 234:	e08b1201 	add	r1, fp, r1, lsl #4
 238:	e0884204 	add	r4, r8, r4, lsl #4
 23c:	e0895205 	add	r5, r9, r5, lsl #4
 240:	e3808008 	orr	r8, r0, #8
 244:	e5d60000 	ldrb	r0, [r6]
 248:	e5cd3001 	strb	r3, [sp, #1]
 24c:	e5cde005 	strb	lr, [sp, #5]
 250:	e5cdc006 	strb	ip, [sp, #6]
 254:	e5cd1007 	strb	r1, [sp, #7]
 258:	e5cd5002 	strb	r5, [sp, #2]
 25c:	e5cd4003 	strb	r4, [sp, #3]
 260:	e5cd8004 	strb	r8, [sp, #4]
 264:	e5cda000 	strb	sl, [sp]
 268:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 26c:	e59f001c 	ldr	r0, [pc, #28]	; 290 <mcp7941x_set_date_time+0x11c>
 270:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 274:	e1a0000d 	mov	r0, sp
 278:	e3a01008 	mov	r1, #8
 27c:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 280:	e28dd00c 	add	sp, sp, #12
 284:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 288:	66666667 	strbtvs	r6, [r6], -r7, ror #12
 28c:	00000000 	andeq	r0, r0, r0
 290:	000009c4 	andeq	r0, r0, r4, asr #19

Disassembly of section .data:

00000000 <i2c_mcp7941x_slave_address>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003d41 	andeq	r3, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000033 	andeq	r0, r0, r3, lsr r0
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 			; <UNDEFINED> instruction: 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	07060053 	smlsdeq	r6, r3, r0, r0
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	0412020a 	ldreq	r0, [r2], #-522	; 0xfffffdf6
  28:	01150114 	tsteq	r5, r4, lsl r1
  2c:	01180317 	tsteq	r8, r7, lsl r3
  30:	011a0119 	tsteq	sl, r9, lsl r1
  34:	011c031b 	tsteq	ip, fp, lsl r3
  38:	0122021e 	teqeq	r2, lr, lsl r2
  3c:	Address 0x000000000000003c is out of bounds.

