library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity <entity_name> is

	port
	(
		
		clock  	 :  in  std_logic;
		op	       :  in std_logic_vector(1 downto 0) ;
		func      :  in std_logic_vector(5 downto 0) ;
		operacion :  out std_logic_vector(1 downto 0) ;

		-- Inout ports
		<name>	: inout <type>;

		-- Output ports
		<name>	: out <type>;
		<name>	: out <type> := <default_value>
	);
end <entity_name>;

-- Library Clause(s) (optional)
-- Use Clause(s) (optional)

architecture <arch_name> of <entity_name> is

	-- Declarations (optional)

begin

	-- Process Statement (optional)

	-- Concurrent Procedure Call (optional)

	-- Concurrent Signal Assignment (optional)

	-- Conditional Signal Assignment (optional)

	-- Selected Signal Assignment (optional)

	-- Component Instantiation Statement (optional)

	-- Generate Statement (optional)

end <arch_name>;
