<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="SoC/simulation/submodules/SoC_pll.vo"
   type="VERILOG"
   library="pll" />
 <file
   path="SoC/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v"
   type="VERILOG"
   library="mm_clock_crossing_bridge" />
 <file
   path="SoC/simulation/submodules/altera_avalon_dc_fifo.v"
   type="VERILOG"
   library="mm_clock_crossing_bridge" />
 <file
   path="SoC/simulation/submodules/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="mm_clock_crossing_bridge" />
 <file
   path="SoC/simulation/submodules/SoC_led_out.v"
   type="VERILOG"
   library="led_out" />
 <file
   path="SoC/simulation/submodules/SoC_sysid.vo"
   type="VERILOG"
   library="sysid" />
 <file
   path="SoC/simulation/submodules/SoC_timer.v"
   type="VERILOG"
   library="timer" />
 <file
   path="SoC/simulation/submodules/SoC_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file path="SoC/simulation/submodules/SoC_cpu.sdc" type="SDC" library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_jtag_debug_module_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_oci_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_sdram_controller.v"
   type="VERILOG"
   library="sdram_controller" />
 <file path="SoC/simulation/SoC.v" type="VERILOG" />
 <topLevel name="SoC" />
 <deviceFamily name="cycloneive" />
</simPackage>
