{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import magma as m\n",
    "m.set_mantle_target(\"coreir\")\n",
    "m.set_codegen_debug_info(True)  # Include filename/lineno in coreir output\n",
    "import mantle\n",
    "\n",
    "class FullAdder(m.Circuit):\n",
    "    name = \"FullAdderExample\"  # Note: We use a unique name here \n",
    "                               # to avoid conflict with the Circuit \n",
    "                               # called FullAdder that is a part of \n",
    "                               # the mantle standard library\n",
    "    IO = [\"a\", m.In(m.Bit), \"b\", m.In(m.Bit), \"cin\", m.In(m.Bit),\n",
    "          \"out\", m.Out(m.Bit), \"cout\", m.Out(m.Bit)]\n",
    "    @classmethod\n",
    "    def definition(io):\n",
    "        # Generate the sum\n",
    "        _sum = io.a ^ io.b ^ io.cin\n",
    "        m.wire(_sum, io.out)\n",
    "        # Generate the carry\n",
    "        carry = (io.a & io.b) | (io.b & io.cin) | (io.a & io.cin)\n",
    "        m.wire(carry, io.cout)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{\"top\":\"global.FullAdderExample\",\r\n",
      "\"namespaces\":{\r\n",
      "  \"global\":{\r\n",
      "    \"modules\":{\r\n",
      "      \"FullAdderExample\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"a\",\"BitIn\"],\r\n",
      "          [\"b\",\"BitIn\"],\r\n",
      "          [\"cin\",\"BitIn\"],\r\n",
      "          [\"out\",\"Bit\"],\r\n",
      "          [\"cout\",\"Bit\"]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"inst0\":{\r\n",
      "            \"modref\":\"corebit.xor\",\r\n",
      "            \"metadata\":{\"filename\":\"../mantle/mantle/coreir/logic.py\",\"lineno\":\"245\"}\r\n",
      "          },\r\n",
      "          \"inst1\":{\r\n",
      "            \"modref\":\"corebit.xor\",\r\n",
      "            \"metadata\":{\"filename\":\"../mantle/mantle/coreir/logic.py\",\"lineno\":\"245\"}\r\n",
      "          },\r\n",
      "          \"inst2\":{\r\n",
      "            \"modref\":\"corebit.and\",\r\n",
      "            \"metadata\":{\"filename\":\"../mantle/mantle/coreir/logic.py\",\"lineno\":\"136\"}\r\n",
      "          },\r\n",
      "          \"inst3\":{\r\n",
      "            \"modref\":\"corebit.and\",\r\n",
      "            \"metadata\":{\"filename\":\"../mantle/mantle/coreir/logic.py\",\"lineno\":\"136\"}\r\n",
      "          },\r\n",
      "          \"inst4\":{\r\n",
      "            \"modref\":\"corebit.or\",\r\n",
      "            \"metadata\":{\"filename\":\"../mantle/mantle/coreir/logic.py\",\"lineno\":\"197\"}\r\n",
      "          },\r\n",
      "          \"inst5\":{\r\n",
      "            \"modref\":\"corebit.and\",\r\n",
      "            \"metadata\":{\"filename\":\"../mantle/mantle/coreir/logic.py\",\"lineno\":\"136\"}\r\n",
      "          },\r\n",
      "          \"inst6\":{\r\n",
      "            \"modref\":\"corebit.or\",\r\n",
      "            \"metadata\":{\"filename\":\"../mantle/mantle/coreir/logic.py\",\"lineno\":\"197\"}\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"self.a\",\"inst0.in0\"],\r\n",
      "          [\"self.b\",\"inst0.in1\"],\r\n",
      "          [\"inst1.in0\",\"inst0.out\"],\r\n",
      "          [\"self.cin\",\"inst1.in1\"],\r\n",
      "          [\"self.out\",\"inst1.out\"],\r\n",
      "          [\"self.a\",\"inst2.in0\"],\r\n",
      "          [\"self.b\",\"inst2.in1\"],\r\n",
      "          [\"inst4.in0\",\"inst2.out\"],\r\n",
      "          [\"self.b\",\"inst3.in0\"],\r\n",
      "          [\"self.cin\",\"inst3.in1\"],\r\n",
      "          [\"inst4.in1\",\"inst3.out\"],\r\n",
      "          [\"inst6.in0\",\"inst4.out\"],\r\n",
      "          [\"self.a\",\"inst5.in0\"],\r\n",
      "          [\"self.cin\",\"inst5.in1\"],\r\n",
      "          [\"inst6.in1\",\"inst5.out\"],\r\n",
      "          [\"self.cout\",\"inst6.out\"]\r\n",
      "        ]\r",
      "\r\n",
      "      }\r\n",
      "    }\r\n",
      "  }\r\n",
      "}\r\n",
      "}"
     ]
    }
   ],
   "source": [
    "m.compile(\"build/FullAdder\", FullAdder, output=\"coreir\")\n",
    "%cat build/FullAdder.json"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\r\n",
      "\r\n",
      "module corebit_and (\r\n",
      "  input in0,\r\n",
      "  input in1,\r\n",
      "  output out\r\n",
      ");\r\n",
      "  assign out = in0 & in1;\r\n",
      "\r\n",
      "endmodule //corebit_and\r\n",
      "\r\n",
      "module corebit_or (\r\n",
      "  input in0,\r\n",
      "  input in1,\r\n",
      "  output out\r\n",
      ");\r\n",
      "  assign out = in0 | in1;\r\n",
      "\r\n",
      "endmodule //corebit_or\r\n",
      "\r\n",
      "module corebit_xor (\r\n",
      "  input in0,\r\n",
      "  input in1,\r\n",
      "  output out\r\n",
      ");\r\n",
      "  assign out = in0 ^ in1;\r\n",
      "\r\n",
      "endmodule //corebit_xor\r\n",
      "\r\n",
      "module FullAdderExample (\r\n",
      "  input  a,\r\n",
      "  input  b,\r\n",
      "  input  cin,\r\n",
      "  output  cout,\r\n",
      "  output  out\r\n",
      ");\r\n",
      "  //Wire declarations for instance 'inst0' (Module corebit_xor)\r\n",
      "  wire  inst0__in0;\r\n",
      "  wire  inst0__in1;\r\n",
      "  wire  inst0__out;\r\n",
      "  corebit_xor inst0(\r\n",
      "    .in0(inst0__in0),\r\n",
      "    .in1(inst0__in1),\r\n",
      "    .out(inst0__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst1' (Module corebit_xor)\r\n",
      "  wire  inst1__in0;\r\n",
      "  wire  inst1__in1;\r\n",
      "  wire  inst1__out;\r\n",
      "  corebit_xor inst1(\r\n",
      "    .in0(inst1__in0),\r\n",
      "    .in1(inst1__in1),\r\n",
      "    .out(inst1__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst2' (Module corebit_and)\r\n",
      "  wire  inst2__in0;\r\n",
      "  wire  inst2__in1;\r\n",
      "  wire  inst2__out;\r\n",
      "  corebit_and inst2(\r\n",
      "    .in0(inst2__in0),\r\n",
      "    .in1(inst2__in1),\r\n",
      "    .out(inst2__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst3' (Module corebit_and)\r\n",
      "  wire  inst3__in0;\r\n",
      "  wire  inst3__in1;\r\n",
      "  wire  inst3__out;\r\n",
      "  corebit_and inst3(\r\n",
      "    .in0(inst3__in0),\r\n",
      "    .in1(inst3__in1),\r\n",
      "    .out(inst3__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst4' (Module corebit_or)\r\n",
      "  wire  inst4__in0;\r\n",
      "  wire  inst4__in1;\r\n",
      "  wire  inst4__out;\r\n",
      "  corebit_or inst4(\r\n",
      "    .in0(inst4__in0),\r\n",
      "    .in1(inst4__in1),\r\n",
      "    .out(inst4__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst5' (Module corebit_and)\r\n",
      "  wire  inst5__in0;\r\n",
      "  wire  inst5__in1;\r\n",
      "  wire  inst5__out;\r\n",
      "  corebit_and inst5(\r\n",
      "    .in0(inst5__in0),\r\n",
      "    .in1(inst5__in1),\r\n",
      "    .out(inst5__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst6' (Module corebit_or)\r\n",
      "  wire  inst6__in0;\r\n",
      "  wire  inst6__in1;\r\n",
      "  wire  inst6__out;\r\n",
      "  corebit_or inst6(\r\n",
      "    .in0(inst6__in0),\r\n",
      "    .in1(inst6__in1),\r\n",
      "    .out(inst6__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //All the connections\r\n",
      "  assign inst0__in1 = b;\r\n",
      "  assign inst2__in1 = b;\r\n",
      "  assign inst3__in0 = b;\r\n",
      "  assign inst1__in0 = inst0__out;\r\n",
      "  assign inst1__in1 = cin;\r\n",
      "  assign inst3__in1 = cin;\r\n",
      "  assign inst5__in1 = cin;\r\n",
      "  assign out = inst1__out;\r\n",
      "  assign inst2__in0 = a;\r\n",
      "  assign inst4__in0 = inst2__out;\r\n",
      "  assign inst0__in0 = a;\r\n",
      "  assign inst5__in0 = a;\r\n",
      "  assign inst4__in1 = inst3__out;\r\n",
      "  assign inst6__in0 = inst4__out;\r\n",
      "  assign inst6__in1 = inst5__out;\r\n",
      "  assign cout = inst6__out;\r\n",
      "\r\n",
      "endmodule //FullAdderExample\r\n"
     ]
    }
   ],
   "source": [
    "m.compile(\"build/FullAdder\", FullAdder, output=\"coreir-verilog\")\n",
    "%cat build/FullAdder.v"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Success\n"
     ]
    }
   ],
   "source": [
    "from fault.test_vectors import generate_simulator_test_vectors\n",
    "from bit_vector import BitVector\n",
    "\n",
    "test_vectors_raw = [\n",
    "    [0, 0, 0, 0, 0],\n",
    "    [0, 0, 1, 1, 0],\n",
    "    [0, 1, 0, 1, 0],\n",
    "    [0, 1, 1, 0, 1],\n",
    "    [1, 0, 0, 1, 0],\n",
    "    [1, 0, 1, 0, 1],\n",
    "    [1, 1, 0, 0, 1],\n",
    "    [1, 1, 1, 1, 1]\n",
    "]\n",
    "\n",
    "test_vectors = [\n",
    "    [BitVector(x) for x in test_vector]\n",
    "    for test_vector in test_vectors_raw\n",
    "]\n",
    "\n",
    "tests = generate_simulator_test_vectors(FullAdder, flatten=False)\n",
    "print( \"Success\" if tests == test_vectors else \"Failure\" )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAcMAAAD8CAYAAAAL3c8SAAAABHNCSVQICAgIfAhkiAAAAAlwSFlz\nAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDIuMS4wLCBo\ndHRwOi8vbWF0cGxvdGxpYi5vcmcvpW3flQAACb5JREFUeJzt3VuorHUZx/HfU8vQDhQqBEG2IaLA\nSsiIJKUSL0IDO2EnUCqICjqBQeRFQkQnIegmCApN6UqiLvZOhE1GFkmIuVWCIJCCbjKjEkM8/Ltw\nFppuXTPL9c68s57PBzZ72GvWu5/1n9nz5Z3Df9cYIwDQ2fM2PQAAbJoYAtCeGALQnhgC0J4YAtCe\nGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQ3s6mBwCW\nUHU0ycWbHuNZHMsYl2x6iP8z/zVjFWPUlIevMcaUxwcOQtX8/6FO/GC1sm1YM5Y38f3LmSFsk7kF\nJ5l/dOa4ZsyO1wwBaE8MAWhvLTGsqiNV9ZF1/F0AsKp1nRkeSSKGAMzSUjGsqsur6kRV3VlV11fV\nq6rq+OLPjlfVWYvrXVtVH3jS9z2wuPjNJBdU1R+q6osH/2MAwP7t+W7Sqjo7yVVJ3jbGuK+qTk9y\nXZIfjzGuq6qPJ/lekvc8y2G+nOTKMca7D2JoADhIy5wZXpjkxjHGfUkyxrg/yXlJfrL4+vVJzp9m\nPACY3jIxrCR7fY5o9+uP7B6zqirJC/Y/GgCsxzIxPJ7ksqo6I0kWT5P+NsmHFl//aJJbF5fvTXLu\n4vKlSU5ZXP5PkpccwLwAcOCW2o6tqq5I8qUkjya5I8nVSX6U5Mwkf0/ysTHGX6rq5Ul+nscjezzJ\nZ8cYL66qU5LctLj+tWOM707ws8DhtbvLyxx3U5nrbHOdi1myNylsgzk/sM91trnOxSzZgQaA9sQQ\ngPbEEID2xBCA9sQQgPbEEID2xBCA9sQQgPb2/F8r2HK7HzyGqbmvscWcGcL2OLbpAZ7BXOdK5j0b\nM2I7NgDac2YIQHtiCEB7YghAe2IIQHtiCEB7YghAe2IIQHtiCEB7YghAe2IIQHtiCEB7YghAe2II\nQHtiCEB7YghAe2IIQHtiCEB7YghAe2IIQHs7mx6ApqqOJrl402NsmWMZ45JND/E0874t57lmczTv\n2zEZo6Y8fI0xpjw+nFyVO95+TPyAsC9zvy3nuGZz1Px2dGbIZnmgWs7cH6iS+d2W27BmczS323FN\nvGYIQHtiCEB7YghAe3vGsKpeVFVHq+rOqrq7qj5YVfdW1ZmLr7+5qm5ZXL66qq6rqpsX13lfVX27\nqu6qqpuq6pSJfx4AWNkyZ4bvSvK3McY5Y4zXJ7lpj+u/OsklSS5NckOSX44x3pDkv4s/B4BZWSaG\ndyW5qKq+VVUXjDH+tcf1fzHGeHjxfc/PE/G8K8mRfU8KABPZ86MVY4w/VdW5efzDmN+oqpuTPJIn\nQnrqU77locX3PVZVD48nPsj42DJ/HwCs2zKvGb4iyYNjjBuSXJPkTUnuTXLu4irvn2w6AFiDZc7U\n3pDkO1X1WJKHk3w6yWlJflhVX0ly24TzAcDkbMfGZuzuDtJ0t4uVzXm95jrbXOeaq+br5XOGALQn\nhgC0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtGfj7MNud1cJDge35+qsGUtwZsgmHdv0AFtk\n7ms1x/nmONPctV0ze5MC0J4zQwDaE0MA2hNDANoTQwDaE0MA2hNDANoTQwDaE0MA2hNDANoTQwDa\nE0MA2hNDANoTQwDaE0MA2hNDANoTQwDaE0MA2hNDANoTQwDaE0M2o+poqsZMfx3d9PI8zbzXy5pZ\nr+l/Tf3jjzH53wFPt4Y793MyRm16hP8z9/VKrNmqrNdqJl6vnSkPDnvygLCaua1XYs1WZb1mydOk\nALS3rxhW1aeq6vKDHgYANsFrhmzG7lNFc3tKxlyrm+ts5lrNXOdak6VeM1ycBV6ZZCQ5keTPSR4Y\nY1xTVbckuS3JO5O8LMknxhi/nmZcADh4ez5NWlVnJ7kqyYVjjHOSfP4kV9sZY7wlyReSfPVgRwSA\naS3zmuGFSW4cY9yXJGOM+09ynZ8ufr89yZGDGQ0A1mOZGFYef3r02Ty0+P3R+LgGAFtmmRgeT3JZ\nVZ2RJFV1+rQjAcB67XkWN8a4p6q+nuRXVfVokjuS3Dv1YACwLj5awWbM9W3c5lrdXGcz12rmOtea\n2IEGgPbEEID2xBCA9sQQgPbEEID2xBCA9sQQgPbEEID2xBCA9myqfdjt7irBaqzb6qzZaqzXrDgz\nZJOObXqAk5jjTLvmOttc50rmOdscZ9o159kmZW9SANpzZghAe2IIQHtiCEB7YghAe2IIQHtiCEB7\nYghAe2IIQHtiCEB7YghAe2IIQHtiCEB7YghAe2IIQHtiCEB7YghAe2IIQHtiCEB7YghAezubHgBm\npepokos3PcYWOpYxLtn0EFvBfWx/xqgpD19jjCmPD9ulyj+I/Zr4werQcB/bn4nvX84M4WQ8sC/P\ng/v+uI/NitcMAWhvzxhW1ZGqunsdwwDAJjgzBKC9ZWO4U1XXVdWJqrqxql446VQAsEbLxvC1SX4w\nxnhjkn8n+cx0IwHAei0bw7+OMX6zuHxDkvMnmgcA1m7ZGD71rdPeSg3AobFsDM+qqvMWlz+c5NaJ\n5gGAtVs2hn9MckVVnUhyepLvTzcSAKyX7djgyXZ3U7E7yPKs2Wqs1yz5nCEA7YkhAO2JIQDtiSEA\n7YkhAO2JIQDtiSEA7YkhAO2JIQDt7Wx6ACa2u9sFTM19jS3mzBCe7timB9gy1mt11mxm7E0KQHvO\nDAFoTwwBaE8MAWhPDAFoTwwBaE8MAWhPDAFoTwwBaE8MAWhPDAFoTwwBaE8MAWhPDAFoTwwBaE8M\nAWhPDAFoTwwBaE8MAWhPDAFob2fTAwBbrupokos3PQaH3Bg15eFrjDHl8YHDrsqDCNObOIbODIGD\nMfGDFUzJa4YAtCeGALQnhgC0t1QMq+pnVXV7Vd1TVZ+ceigAWKel3k1aVaePMe6vqtOS/D7J28cY\n/5h8OmD+dt9N6g00bLFl3036uap67+LyK5O8JokYAnAo7BnDqnpHkouSnDfGeLCqbkly6sRzAcDa\nLPOa4UuT/HMRwtcleevEMwHAWi0Tw5uS7FTViSRfS/K7aUcCgPWyHRvw3HgDDYeAzxkC0J4YAtCe\nGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQ3rL/awXband3EACekTND4CAc2/QA8FzYmxSA9pwZ\nAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC\n0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQ\nnhgC0J4YAtCeGALQ3v8AQJiNnmh/uKwAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0x111a47da0>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from magma.waveform import waveform\n",
    "\n",
    "waveform(test_vectors_raw, [\"a\", \"b\", \"cin\", \"sum\", \"cout\"])"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
