/*
 * Copyright (C) 2021-2025, STMicroelectronics - All Rights Reserved
 *
 * SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
 */
#define DT_DRV_COMPAT st_stm32mp2_ddr

#include <errno.h>
#include <string.h>

#include <stm32mp_ddr_debug.h>
#include <stm32mp_ddr.h>
#include <stm32mp_ddr_test.h>
#include <stm32mp2_ddr.h>
#include <stm32mp2_ddr_helpers.h>
#include <lib/mmio.h>
#include <lib/delay.h>

#include <ddrphy_phyinit.h>
#include <device.h>
#include <regulator.h>
#include <clk.h>

/*
 * Cortex m33 System control starts at 0xE000 0000
 * Max ddr size is 0xE000 0000 - DDR_MEM_BASE
 */
#define DDR_MAX_SIZE	(0xE0000000 - DDR_MEM_BASE)

uintptr_t stm32mp_ddrphyc_base(void)
{
	return DT_INST_REG_ADDR_BY_NAME(0, phy);
}

uintptr_t stm32mp_ddrctrl_base(void)
{
	return DT_INST_REG_ADDR_BY_NAME(0, ctrl);
}

uintptr_t stm32_ddrdbg_get_base(void)
{
	return DT_INST_REG_ADDR_BY_NAME(0, dbg);
}

uintptr_t stm32mp_pwr_base(void)
{
	return DT_REG_ADDR(DT_NODELABEL(pwr));
}

uintptr_t stm32mp_rcc_base(void)
{
	return DT_REG_ADDR(DT_NODELABEL(rcc));
}

int stm32mp_board_ddr_power_init(enum ddr_type ddr_type)
{
#if STM32MP_LPDDR4_TYPE
	const struct device *dev_vdd1, *dev_vdd2, *dev_vddq;
	int err;

	/*
	 * LPDDR4 power on sequence is:
	 * enable VDD1_DDR
	 * enable VDD2_DDR
	 * enable VDDQ_DDR
	 */

	dev_vdd1 = DT_INST_DEV_REGULATOR_SUPPLY(0, vdd1);
	if (!dev_vdd1)
		return -ENODEV;

	err = regulator_common_set_min_voltage(dev_vdd1);
	if (err)
		return err;

	dev_vdd2 = DT_INST_DEV_REGULATOR_SUPPLY(0, vdd2);
	if (!dev_vdd2)
		return -ENODEV;

	err = regulator_common_set_min_voltage(dev_vdd2);
	if (err)
		return err;

	dev_vddq = DT_INST_DEV_REGULATOR_SUPPLY(0, vddq);
	if (!dev_vddq)
		return -ENODEV;

	err = regulator_common_set_min_voltage(dev_vddq);
	if (err)
		return err;

	err = regulator_enable(dev_vdd1);
	if (err)
		return err;

	/* could be set via enable_ramp_delay on vdd1_ddr */
	udelay(2000);

	err = regulator_enable(dev_vdd2);
	if (err)
		return err;

	return regulator_enable(dev_vddq);

#else
	const struct device *dev_vpp, *dev_vdd, *dev_vref, *dev_vtt;
	int err;

	dev_vpp = DT_INST_DEV_REGULATOR_SUPPLY(0, vpp);
	if (!dev_vpp)
		return -ENODEV;

	err = regulator_common_set_min_voltage(dev_vpp);
	if (err)
		return err;

	dev_vdd = DT_INST_DEV_REGULATOR_SUPPLY(0, vdd);
	if (!dev_vdd)
		return -ENODEV;

	err = regulator_common_set_min_voltage(dev_vdd);
	if (err)
		return err;

	dev_vref = DT_INST_DEV_REGULATOR_SUPPLY(0, vref);
	if (!dev_vref)
		return -ENODEV;

	dev_vtt = DT_INST_DEV_REGULATOR_SUPPLY(0, vtt);
	if (!dev_vtt)
		return -ENODEV;

	err = regulator_enable(dev_vpp);
	if (err)
		return err;

	/* could be set via enable_ramp_delay on vpp_ddr */
	udelay(2000);

	err = regulator_enable(dev_vdd);
	if (err)
		return err;

	err = regulator_enable(dev_vref);
	if (err)
		return err;

	err = regulator_enable(dev_vtt);
	if (err)
		return err;

#endif
	return 0;
}

#define DDR_CLK_DEV	DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(0))
#define DDR_CLK_ID	DT_INST_CLOCKS_CELL(0, bits)

enum {
	EEPROM_RAM_SIZE_512MB_32 = '0',
	EEPROM_RAM_SIZE_1GB_32 = '1',
	EEPROM_RAM_SIZE_2GB_32 = '2',
	EEPROM_RAM_SIZE_4GB_32 = '3',
	EEPROM_RAM_SIZE_512MB_16 = '4',
	EEPROM_RAM_SIZE_1GB_16 = '5',
	EEPROM_RAM_SIZE_2GB_16 = '6',
};

int stm32mp2_ddr_dt_init(void)
{
	unsigned long ret;
	struct clk *clk;
	uint32_t word;
	int config;
	struct stm32mp_ddr_config drv_cfg = {
		.info = {
			.speed = DT_INST_PROP(0, st_mem_speed),
			.size = DT_INST_PROP(0, st_mem_size),
			.name = DT_INST_PROP(0, st_mem_name),
		},
		.c_reg = DT_INST_PROP(0, st_ctl_reg),
		.c_timing = DT_INST_PROP(0, st_ctl_timing),
		.c_map = DT_INST_PROP(0, st_ctl_map),
		.c_perf = DT_INST_PROP(0, st_ctl_perf),
		.uib = DT_INST_PROP(0, st_phy_basic),
		.uia = DT_INST_PROP(0, st_phy_advanced),
		.uim = DT_INST_PROP(0, st_phy_mr),
		.uis = DT_INST_PROP(0, st_phy_swizzle),
	};

	size_t size_512mb = DT_INST_PROP(0, st_mem_size_512mb);
	size_t size_1gb = DT_INST_PROP(0, st_mem_size_1gb);
	size_t size_4gb = DT_INST_PROP(0, st_mem_size_4gb);
	uint32_t mstr_16 = DT_INST_PROP(0, st_ddr_mstr_16bits);
	struct stm32mp2_ddrctrl_map c_map_512mbx16 = DT_INST_PROP(0, st_ctl_map_512mbx16);
	struct stm32mp2_ddrctrl_map c_map_512mbx32 = DT_INST_PROP(0, st_ctl_map_512mbx32);
	struct stm32mp2_ddrctrl_map c_map_1gbx16 = DT_INST_PROP(0, st_ctl_map_1gbx16);
	struct stm32mp2_ddrctrl_map c_map_1gbx32 = DT_INST_PROP(0, st_ctl_map_1gbx32);
	struct stm32mp2_ddrctrl_map c_map_2gbx16 = DT_INST_PROP(0, st_ctl_map_2gbx16);
	struct stm32mp2_ddrctrl_map c_map_4gbx32 = DT_INST_PROP(0, st_ctl_map_4gbx32);
	uint32_t rfshtmg_512mb = DT_INST_PROP(0, st_ddr_rfshtmg_512mb);
	uint32_t rfshtmg_1gb = DT_INST_PROP(0, st_ddr_rfshtmg_1gb);
	uint32_t rfshtmg_4gb = DT_INST_PROP(0, st_ddr_rfshtmg_4gb);
	uint32_t dramtmg14_512mb = DT_INST_PROP(0, st_ddr_dramtmg14_512mb);
	uint32_t dramtmg14_1gb = DT_INST_PROP(0, st_ddr_dramtmg14_1gb);
	uint32_t dramtmg14_4gb = DT_INST_PROP(0, st_ddr_dramtmg14_4gb);
	uint32_t numactivedbytedfi1_16 = DT_INST_PROP(0, st_ddr_uib_numactivedbytedfi1_16);

	struct stm32mp_ddr_priv drv_data = {
		.info = {
			.base = DDR_MEM_BASE,
			.size = DDR_MAX_SIZE,
		},
		.ctl = (struct stm32mp_ddrctl *)DT_INST_REG_ADDR_BY_NAME(0, ctrl),
		.phy = (struct stm32mp_ddrphy *)DT_INST_REG_ADDR_BY_NAME(0, phy),
		.pwr = DT_REG_ADDR(DT_NODELABEL(pwr)),
		.rcc = DT_REG_ADDR(DT_NODELABEL(rcc)),
	};

	word = mmio_read_32(TAMP_BASE_NS + TAMP_CONFIG_PHYTEC);
	config = ((word >> 16) & 0xFF);

	switch(config){
	case EEPROM_RAM_SIZE_512MB_32:
			IMSG("512MB 32 bits RAM configuration used");
			drv_cfg.info.size = size_512mb;
			drv_cfg.c_timing.rfshtmg = rfshtmg_512mb;
			drv_cfg.c_timing.dramtmg14 = dramtmg14_512mb;
			drv_cfg.c_map = c_map_512mbx32;
		break;

	case EEPROM_RAM_SIZE_1GB_32:
			IMSG("1GB 32 bits RAM configuration used");
			drv_cfg.info.size = size_1gb;
			drv_cfg.c_timing.rfshtmg = rfshtmg_1gb;
			drv_cfg.c_timing.dramtmg14 = dramtmg14_1gb;
			drv_cfg.c_map = c_map_1gbx32;
		break;

	case EEPROM_RAM_SIZE_4GB_32:
			IMSG("4GB 32 bits RAM configuration used");
			drv_cfg.info.size = size_4gb;
			drv_cfg.c_timing.rfshtmg = rfshtmg_4gb;
			drv_cfg.c_timing.dramtmg14 = dramtmg14_4gb;
			drv_cfg.c_map = c_map_4gbx32;
		break;

	case EEPROM_RAM_SIZE_512MB_16:
			IMSG("512MB 16 bits RAM configuration used");
			drv_cfg.info.size = size_512mb;
			drv_cfg.c_reg.mstr = mstr_16;
			drv_cfg.c_timing.rfshtmg = rfshtmg_512mb;
			drv_cfg.c_timing.dramtmg14 = dramtmg14_512mb;
			drv_cfg.c_map = c_map_512mbx16;
			drv_cfg.uib.numactivedbytedfi1 = numactivedbytedfi1_16;
		break;

	case EEPROM_RAM_SIZE_1GB_16:
			IMSG("1GB 16 bits RAM configuration used");
			drv_cfg.info.size = size_1gb;
			drv_cfg.c_reg.mstr = mstr_16;
			drv_cfg.c_timing.rfshtmg = rfshtmg_1gb;
			drv_cfg.c_timing.dramtmg14 = dramtmg14_1gb;
			drv_cfg.c_map = c_map_1gbx16;
			drv_cfg.uib.numactivedbytedfi1 = numactivedbytedfi1_16;
		break;

	case EEPROM_RAM_SIZE_2GB_16:
			IMSG("2GB 16 bits RAM configuration used");
			drv_cfg.c_reg.mstr = mstr_16;
			drv_cfg.c_map = c_map_2gbx16;
			drv_cfg.uib.numactivedbytedfi1 = numactivedbytedfi1_16;
		break;

	default :
			IMSG("Default RAM configuration used");
		break;
	}

	drv_cfg.self_refresh = false;

/*        if (stm32mp_is_wakeup_from_standby()) {*/
/*                drv_cfg.self_refresh = true;*/
/*        }*/

	clk = clk_get(DDR_CLK_DEV, (clk_subsys_t)DDR_CLK_ID);
	if (!clk)
		return -ENODEV;

	ret = clk_enable(clk);
	if (ret)
		return ret;

	stm32mp2_ddr_init(&drv_data, &drv_cfg);

	if (drv_cfg.self_refresh) {
		ret = stm32mp_ddr_test_rw_access(&drv_data.info);
		if (ret != 0UL) {
			DDR_ERROR("DDR rw test: can't access memory @ %#lx\n", ret);
			panic();
		}
	} else {
		size_t retsize;

		ret = stm32mp_ddr_test_data_bus(&drv_data.info);
		if (ret != 0UL) {
			DDR_ERROR("DDR data bus test: can't access memory @ %#lx\n", ret);
			panic();
		}

		ret = stm32mp_ddr_test_addr_bus(&drv_data.info);
		if (ret != 0UL) {
			DDR_ERROR("DDR addr bus test: can't access memory @ %#lx\n", ret);
			panic();
		}

		retsize = stm32mp_ddr_check_size(&drv_data.info, drv_cfg.info.size);
		if (retsize < drv_cfg.info.size) {
			DDR_ERROR("DDR size: %#x does not match DT config: %#x\n",
			      retsize, drv_cfg.info.size);
			panic();
		}

		DDR_INFO("Memory size = %#x (%u MB)\n", retsize, retsize / (1024U * 1024U));
	}

	/*
	 * Initialization sequence has configured DDR registers with settings.
	 * The Self Refresh (SR) mode corresponding to these settings has now
	 * to be set.
	 */
	ddr_set_sr_mode(ddr_read_sr_mode());

	return 0;
}

#define CHECK_DT_VS_STRUCT(prop, struct_name) \
	(DT_INST_PROP_LEN(0, prop) == (sizeof(struct struct_name) / sizeof(uint32_t)))

BUILD_ASSERT(CHECK_DT_VS_STRUCT(st_phy_basic, user_input_basic),
	     "st,phy-basic property not match with user_input_basic size");
BUILD_ASSERT(CHECK_DT_VS_STRUCT(st_phy_advanced, user_input_advanced),
	     "st,phy-advanced property not match with user_input_advanced size");
BUILD_ASSERT(CHECK_DT_VS_STRUCT(st_phy_mr, user_input_mode_register),
	     "st,phy-mr property not match with user_input_mode_register size");
BUILD_ASSERT(CHECK_DT_VS_STRUCT(st_phy_swizzle, user_input_swizzle),
	     "st,phy-swizzle property not match with user_input_swizzle size");

BUILD_ASSERT(CHECK_DT_VS_STRUCT(st_ctl_reg, stm32mp2_ddrctrl_reg),
	     "st,ctl-reg property not match with stm32mp2_ddrctrl_reg size");
BUILD_ASSERT(CHECK_DT_VS_STRUCT(st_ctl_timing, stm32mp2_ddrctrl_timing),
	     "st,ctl-timing property not match with stm32mp2_ddrctrl_timing size");
BUILD_ASSERT(CHECK_DT_VS_STRUCT(st_ctl_map, stm32mp2_ddrctrl_map),
	     "st,ctl-map property not match with stm32mp2_ddrctrl_map size");
BUILD_ASSERT(CHECK_DT_VS_STRUCT(st_ctl_perf, stm32mp2_ddrctrl_perf),
	     "st,ctl-perf property not match with stm32mp2_ddrctrl_perf size");
