DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "U_0"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 367,0
)
(Instance
name "U_2"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 842,0
)
(Instance
name "U_3"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 876,0
)
(Instance
name "U_4"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 910,0
)
(Instance
name "U_5"
duLibraryName "SAYEH_lib"
duName "Memory_ctrl"
elements [
]
mwi 0
uid 1423,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\@memory_@stage\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\@memory_@stage\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\@memory_@stage"
)
(vvPair
variable "d_logical"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\Memory_Stage"
)
(vvPair
variable "date"
value "02/28/2012"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "Memory_Stage"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CJ"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "SAYEH_lib"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/SAYEH_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/SAYEH_lib/ps"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "Memory_Stage"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "February"
)
(vvPair
variable "p"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\@memory_@stage\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\Memory_Stage\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "SAYEH"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_10.0b\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2011a.61\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "10:32:39"
)
(vvPair
variable "unit"
value "Memory_Stage"
)
(vvPair
variable "user"
value "Christopher"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 244,0
optionalChildren [
*1 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-2000,11625,-500,12375"
)
(Line
uid 26,0
sl 0
ro 270
xt "-500,12000,0,12000"
pts [
"-500,12000"
"0,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "-4500,11500,-3000,12500"
st "ctrl"
ju 2
blo "-3000,12300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 35,0
decl (Decl
n "ctrl"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,48500,2800"
st "ctrl              : std_logic_vector(15 DOWNTO 0)
"
)
)
*3 (PortIoOut
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "60500,7625,62000,8375"
)
(Line
uid 40,0
sl 0
ro 270
xt "60000,8000,60500,8000"
pts [
"60000,8000"
"60500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "arial,8,0"
)
xt "63000,7500,65900,8500"
st "ctrl_out"
blo "63000,8300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 49,0
decl (Decl
n "ctrl_out"
t "std_logic"
o 6
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,38000,7600"
st "ctrl_out          : std_logic
"
)
)
*5 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "-2000,15625,-500,16375"
)
(Line
uid 54,0
sl 0
ro 270
xt "-500,16000,0,16000"
pts [
"-500,16000"
"0,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "arial,8,0"
)
xt "-10000,15500,-3000,16500"
st "data_from_execute"
ju 2
blo "-3000,16300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 63,0
decl (Decl
n "data_from_execute"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,48500,3600"
st "data_from_execute : std_logic_vector(15 DOWNTO 0)
"
)
)
*7 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "-2000,19625,-500,20375"
)
(Line
uid 68,0
sl 0
ro 270
xt "-500,20000,0,20000"
pts [
"-500,20000"
"0,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "arial,8,0"
)
xt "-9100,19500,-3000,20500"
st "data_from_mem"
ju 2
blo "-3000,20300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 77,0
decl (Decl
n "data_from_mem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,48500,4400"
st "data_from_mem     : std_logic_vector(15 DOWNTO 0)
"
)
)
*9 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "60500,11625,62000,12375"
)
(Line
uid 82,0
sl 0
ro 270
xt "60000,12000,60500,12000"
pts [
"60000,12000"
"60500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "arial,8,0"
)
xt "63000,11500,66200,12500"
st "data_out"
blo "63000,12300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 91,0
decl (Decl
n "data_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,48500,8400"
st "data_out          : std_logic_vector(15 DOWNTO 0)
"
)
)
*11 (PortIoOut
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "60500,15625,62000,16375"
)
(Line
uid 96,0
sl 0
ro 270
xt "60000,16000,60500,16000"
pts [
"60000,16000"
"60500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
font "arial,8,0"
)
xt "63000,15500,68200,16500"
st "data_to_mem"
blo "63000,16300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 105,0
decl (Decl
n "data_to_mem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,48500,9200"
st "data_to_mem       : std_logic_vector(15 DOWNTO 0)
"
)
)
*13 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "60500,23625,62000,24375"
)
(Line
uid 124,0
sl 0
ro 270
xt "60000,24000,60500,24000"
pts [
"60000,24000"
"60500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "arial,8,0"
)
xt "63000,23500,67900,24500"
st "read_enable"
blo "63000,24300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 133,0
decl (Decl
n "read_enable"
t "std_logic"
o 10
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,38000,10800"
st "read_enable       : std_logic
"
)
)
*15 (PortIoOut
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "60500,27625,62000,28375"
)
(Line
uid 166,0
sl 0
ro 270
xt "60000,28000,60500,28000"
pts [
"60000,28000"
"60500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
font "arial,8,0"
)
xt "63000,27500,68000,28500"
st "write_enable"
blo "63000,28300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 175,0
decl (Decl
n "write_enable"
t "std_logic"
o 12
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11600,38000,12400"
st "write_enable      : std_logic
"
)
)
*17 (Grouping
uid 201,0
optionalChildren [
*18 (CommentText
uid 203,0
shape (Rectangle
uid 204,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "20000,50000,37000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 205,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "20200,50000,31600,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*19 (CommentText
uid 206,0
shape (Rectangle
uid 207,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "37000,46000,41000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 208,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "37200,46000,40200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*20 (CommentText
uid 209,0
shape (Rectangle
uid 210,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "20000,48000,37000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 211,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "20200,48000,30200,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 212,0
shape (Rectangle
uid 213,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "16000,48000,20000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 214,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "16200,48000,18300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*22 (CommentText
uid 215,0
shape (Rectangle
uid 216,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "37000,47000,57000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 217,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "37200,47200,46400,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*23 (CommentText
uid 218,0
shape (Rectangle
uid 219,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "41000,46000,57000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 220,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "41200,46000,44200,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*24 (CommentText
uid 221,0
shape (Rectangle
uid 222,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "16000,46000,37000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 223,0
va (VaSet
fg "32768,0,0"
)
xt "23150,46500,29850,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*25 (CommentText
uid 224,0
shape (Rectangle
uid 225,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "16000,49000,20000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 226,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "16200,49000,18300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*26 (CommentText
uid 227,0
shape (Rectangle
uid 228,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "16000,50000,20000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 229,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "16200,50000,18900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*27 (CommentText
uid 230,0
shape (Rectangle
uid 231,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "20000,49000,37000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 232,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "20200,49000,32600,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 202,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "16000,46000,57000,51000"
)
oxt "14000,66000,55000,71000"
)
*28 (MWC
uid 367,0
optionalChildren [
*29 (CptPort
uid 329,0
optionalChildren [
*30 (Line
uid 333,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,11000,39000,11000"
pts [
"38000,11000"
"39000,11000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 330,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "37250,10625,38000,11375"
)
tg (CPTG
uid 331,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 332,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "35279,12551,37079,13551"
st "din0"
blo "35279,13351"
)
s (Text
uid 376,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "35279,13551,35279,13551"
blo "35279,13551"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 1,0
)
)
)
*31 (CptPort
uid 334,0
optionalChildren [
*32 (Line
uid 338,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,12000,42000,12000"
pts [
"42000,12000"
"41000,12000"
]
)
*33 (Property
uid 339,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 335,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "42000,11625,42750,12375"
)
tg (CPTG
uid 336,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 337,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "42751,11527,44551,12527"
st "dout"
ju 2
blo "44551,12327"
)
s (Text
uid 377,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "44551,12527,44551,12527"
ju 2
blo "44551,12527"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 2,0
)
)
)
*34 (CptPort
uid 340,0
optionalChildren [
*35 (Line
uid 344,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,13000,39000,13000"
pts [
"38000,13000"
"39000,13000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 341,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "37250,12625,38000,13375"
)
tg (CPTG
uid 342,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "35279,10503,37079,11503"
st "din1"
blo "35279,11303"
)
s (Text
uid 378,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "35279,11503,35279,11503"
blo "35279,11503"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*36 (CptPort
uid 345,0
optionalChildren [
*37 (Line
uid 349,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "40000,9000,40000,10667"
pts [
"40000,9000"
"40000,10667"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 346,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "39625,8250,40375,9000"
)
tg (CPTG
uid 347,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 348,0
sl 0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "39527,13183,40527,14583"
st "sel"
ju 2
blo "40327,13183"
)
s (Text
uid 379,0
sl 0
ro 270
va (VaSet
font "arial,8,0"
)
xt "40527,13183,40527,13183"
ju 2
blo "40527,13183"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 13
suid 4,0
)
)
)
*38 (CommentGraphic
uid 350,0
shape (CustomPolygon
pts [
"39000,10000"
"41000,11334"
"41000,12666"
"39000,14000"
"39000,10000"
]
uid 351,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "39000,10000,41000,14000"
)
oxt "7000,7000,9000,11000"
)
*39 (CommentGraphic
uid 352,0
optionalChildren [
*40 (Property
uid 354,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"39000,14000"
"39000,14000"
]
uid 353,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "39000,14000,39000,14000"
)
oxt "7000,11000,7000,11000"
)
*41 (CommentGraphic
uid 355,0
optionalChildren [
*42 (Property
uid 357,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"39000,10000"
"39000,10000"
]
uid 356,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "39000,10000,39000,10000"
)
oxt "7000,7000,7000,7000"
)
*43 (CommentText
uid 358,0
shape (Rectangle
uid 359,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "39000,10494,41000,12000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 360,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "39200,10694,40400,11694"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*44 (CommentText
uid 361,0
shape (Rectangle
uid 362,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "39002,12444,41000,14000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 363,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "39202,12644,40402,13644"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*45 (CommentText
uid 364,0
shape (Rectangle
uid 365,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "39111,11483,41111,12483"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 366,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "39311,11683,41011,12683"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
]
shape (Rectangle
uid 368,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "38000,9000,42000,15000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 369,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 370,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "40350,14100,45150,15100"
st "moduleware"
blo "40350,14900"
)
*47 (Text
uid 371,0
va (VaSet
font "arial,8,0"
)
xt "40350,15100,42050,16100"
st "mux"
blo "40350,15900"
)
*48 (Text
uid 372,0
va (VaSet
font "arial,8,0"
)
xt "40350,16100,42150,17100"
st "U_0"
blo "40350,16900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 373,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 374,0
text (MLText
uid 375,0
va (VaSet
font "arial,8,0"
)
xt "35000,-8600,35000,-8600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*49 (Net
uid 414,0
decl (Decl
n "data_mux"
t "std_logic"
o 13
suid 13,0
)
declText (MLText
uid 415,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,41500,14200"
st "SIGNAL data_mux          : std_logic
"
)
)
*50 (PortIoIn
uid 571,0
shape (CompositeShape
uid 572,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 573,0
sl 0
ro 270
xt "-2000,35625,-500,36375"
)
(Line
uid 574,0
sl 0
ro 270
xt "-500,36000,0,36000"
pts [
"-500,36000"
"0,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 575,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 576,0
va (VaSet
font "arial,8,0"
)
xt "-6500,35500,-3000,36500"
st "reg_addr"
ju 2
blo "-3000,36300"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 585,0
decl (Decl
n "reg_addr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 5
suid 21,0
)
declText (MLText
uid 586,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,48000,6800"
st "reg_addr          : std_logic_vector(2 DOWNTO 0)
"
)
)
*52 (PortIoIn
uid 640,0
shape (CompositeShape
uid 641,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 642,0
sl 0
ro 270
xt "-2000,31625,-500,32375"
)
(Line
uid 643,0
sl 0
ro 270
xt "-500,32000,0,32000"
pts [
"-500,32000"
"0,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 644,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 645,0
va (VaSet
font "arial,8,0"
)
xt "-6900,31500,-3000,32500"
st "mem_addr"
ju 2
blo "-3000,32300"
tm "WireNameMgr"
)
)
)
*53 (Net
uid 654,0
decl (Decl
n "mem_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 26,0
)
declText (MLText
uid 655,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,48500,5200"
st "mem_addr          : std_logic_vector(15 DOWNTO 0)
"
)
)
*54 (PortIoOut
uid 670,0
shape (CompositeShape
uid 671,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 672,0
sl 0
ro 270
xt "60500,31625,62000,32375"
)
(Line
uid 673,0
sl 0
ro 270
xt "60000,32000,60500,32000"
pts [
"60000,32000"
"60500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 674,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 675,0
va (VaSet
font "arial,8,0"
)
xt "63000,31500,68700,32500"
st "mem_addr_out"
blo "63000,32300"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 676,0
decl (Decl
n "mem_addr_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 28,0
)
declText (MLText
uid 677,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,48500,10000"
st "mem_addr_out      : std_logic_vector(15 DOWNTO 0)
"
)
)
*56 (PortIoOut
uid 678,0
shape (CompositeShape
uid 679,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 680,0
sl 0
ro 270
xt "60500,35625,62000,36375"
)
(Line
uid 681,0
sl 0
ro 270
xt "60000,36000,60500,36000"
pts [
"60000,36000"
"60500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 682,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 683,0
va (VaSet
font "arial,8,0"
)
xt "63000,35500,68300,36500"
st "reg_addr_out"
blo "63000,36300"
tm "WireNameMgr"
)
)
)
*57 (Net
uid 692,0
decl (Decl
n "reg_addr_out"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 11
suid 30,0
)
declText (MLText
uid 693,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10800,48000,11600"
st "reg_addr_out      : std_logic_vector(2 DOWNTO 0)
"
)
)
*58 (MWC
uid 842,0
optionalChildren [
*59 (CptPort
uid 825,0
optionalChildren [
*60 (Line
uid 829,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48000,36000,49000,36000"
pts [
"48000,36000"
"49000,36000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 826,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "47250,35625,48000,36375"
)
tg (CPTG
uid 827,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 828,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "45000,35500,46400,36500"
st "din"
blo "45000,36300"
)
s (Text
uid 851,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "45000,36500,45000,36500"
blo "45000,36500"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 5
suid 1,0
)
)
)
*61 (CptPort
uid 830,0
optionalChildren [
*62 (Line
uid 834,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,36000,53000,36000"
pts [
"53000,36000"
"52000,36000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 831,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "53000,35625,53750,36375"
)
tg (CPTG
uid 832,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 833,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "54200,35500,56000,36500"
st "dout"
ju 2
blo "56000,36300"
)
s (Text
uid 852,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "56000,36500,56000,36500"
ju 2
blo "56000,36500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 11
suid 2,0
)
)
)
*63 (Grouping
uid 835,0
optionalChildren [
*64 (CommentGraphic
uid 837,0
shape (CustomPolygon
pts [
"49000,34000"
"52000,36000"
"49000,38000"
"49000,34000"
]
uid 838,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "49000,34000,52000,38000"
)
oxt "7000,6000,10000,10000"
)
*65 (CommentText
uid 839,0
shape (Rectangle
uid 840,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "49000,35000,51250,37000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 841,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "49275,35500,50975,36500"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 836,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "49000,34000,52000,38000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 843,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "48000,34000,53000,38000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 844,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
uid 845,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "50350,36100,55150,37100"
st "moduleware"
blo "50350,36900"
)
*67 (Text
uid 846,0
va (VaSet
font "arial,8,0"
)
xt "50350,37100,51950,38100"
st "buff"
blo "50350,37900"
)
*68 (Text
uid 847,0
va (VaSet
font "arial,8,0"
)
xt "50350,38100,52150,39100"
st "U_2"
blo "50350,38900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 848,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 849,0
text (MLText
uid 850,0
va (VaSet
font "arial,8,0"
)
xt "45000,15400,45000,15400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*69 (MWC
uid 876,0
optionalChildren [
*70 (CptPort
uid 859,0
optionalChildren [
*71 (Line
uid 863,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,32000,45000,32000"
pts [
"44000,32000"
"45000,32000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 860,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "43250,31625,44000,32375"
)
tg (CPTG
uid 861,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 862,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,31500,42400,32500"
st "din"
blo "41000,32300"
)
s (Text
uid 885,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "41000,32500,41000,32500"
blo "41000,32500"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 1,0
)
)
)
*72 (CptPort
uid 864,0
optionalChildren [
*73 (Line
uid 868,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48000,32000,49000,32000"
pts [
"49000,32000"
"48000,32000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 865,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "49000,31625,49750,32375"
)
tg (CPTG
uid 866,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 867,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "50200,31500,52000,32500"
st "dout"
ju 2
blo "52000,32300"
)
s (Text
uid 886,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "52000,32500,52000,32500"
ju 2
blo "52000,32500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 2,0
)
)
)
*74 (Grouping
uid 869,0
optionalChildren [
*75 (CommentGraphic
uid 871,0
shape (CustomPolygon
pts [
"45000,30000"
"48000,32000"
"45000,34000"
"45000,30000"
]
uid 872,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "45000,30000,48000,34000"
)
oxt "7000,6000,10000,10000"
)
*76 (CommentText
uid 873,0
shape (Rectangle
uid 874,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "45000,31000,47250,33000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 875,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "45275,31500,46975,32500"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 870,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "45000,30000,48000,34000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 877,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "44000,30000,49000,34000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 878,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
uid 879,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "46350,32100,51150,33100"
st "moduleware"
blo "46350,32900"
)
*78 (Text
uid 880,0
va (VaSet
font "arial,8,0"
)
xt "46350,33100,47950,34100"
st "buff"
blo "46350,33900"
)
*79 (Text
uid 881,0
va (VaSet
font "arial,8,0"
)
xt "46350,34100,48150,35100"
st "U_3"
blo "46350,34900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 882,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 883,0
text (MLText
uid 884,0
va (VaSet
font "arial,8,0"
)
xt "41000,11400,41000,11400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*80 (MWC
uid 910,0
optionalChildren [
*81 (CptPort
uid 893,0
optionalChildren [
*82 (Line
uid 897,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,16000,51000,16000"
pts [
"50000,16000"
"51000,16000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 894,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "49250,15625,50000,16375"
)
tg (CPTG
uid 895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 896,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "47000,15500,48400,16500"
st "din"
blo "47000,16300"
)
s (Text
uid 919,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "47000,16500,47000,16500"
blo "47000,16500"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 1,0
)
)
)
*83 (CptPort
uid 898,0
optionalChildren [
*84 (Line
uid 902,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,16000,55000,16000"
pts [
"55000,16000"
"54000,16000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 899,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "55000,15625,55750,16375"
)
tg (CPTG
uid 900,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 901,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "56200,15500,58000,16500"
st "dout"
ju 2
blo "58000,16300"
)
s (Text
uid 920,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "58000,16500,58000,16500"
ju 2
blo "58000,16500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 2,0
)
)
)
*85 (Grouping
uid 903,0
optionalChildren [
*86 (CommentGraphic
uid 905,0
shape (CustomPolygon
pts [
"51000,14000"
"54000,16000"
"51000,18000"
"51000,14000"
]
uid 906,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "51000,14000,54000,18000"
)
oxt "7000,6000,10000,10000"
)
*87 (CommentText
uid 907,0
shape (Rectangle
uid 908,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "51000,15000,53250,17000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 909,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "51275,15500,52975,16500"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 904,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "51000,14000,54000,18000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 911,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "50000,14000,55000,18000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 912,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 913,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "52350,16100,57150,17100"
st "moduleware"
blo "52350,16900"
)
*89 (Text
uid 914,0
va (VaSet
font "arial,8,0"
)
xt "52350,17100,53950,18100"
st "buff"
blo "52350,17900"
)
*90 (Text
uid 915,0
va (VaSet
font "arial,8,0"
)
xt "52350,18100,54150,19100"
st "U_4"
blo "52350,18900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 916,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 917,0
text (MLText
uid 918,0
va (VaSet
font "arial,8,0"
)
xt "47000,-4600,47000,-4600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*91 (PortIoIn
uid 1321,0
shape (CompositeShape
uid 1322,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1323,0
sl 0
ro 270
xt "-2000,27625,-500,28375"
)
(Line
uid 1324,0
sl 0
ro 270
xt "-500,28000,0,28000"
pts [
"-500,28000"
"0,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1325,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1326,0
va (VaSet
font "arial,8,0"
)
xt "-7100,27500,-3000,28500"
st "mem_delay"
ju 2
blo "-3000,28300"
tm "WireNameMgr"
)
)
)
*92 (Net
uid 1338,0
decl (Decl
n "mem_delay"
t "std_logic"
o 14
suid 32,0
)
declText (MLText
uid 1339,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,38000,6000"
st "mem_delay         : std_logic
"
)
)
*93 (SaComponent
uid 1423,0
optionalChildren [
*94 (CptPort
uid 1399,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1400,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19250,22625,20000,23375"
)
tg (CPTG
uid 1401,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1402,0
va (VaSet
font "arial,8,0"
)
xt "21000,22500,25500,23500"
st "ctrl : (15:0)"
blo "21000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "ctrl"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*95 (CptPort
uid 1403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1404,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19250,23625,20000,24375"
)
tg (CPTG
uid 1405,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1406,0
va (VaSet
font "arial,8,0"
)
xt "21000,23500,25100,24500"
st "mem_delay"
blo "21000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "mem_delay"
t "std_logic"
o 2
)
)
)
*96 (CptPort
uid 1407,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1408,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,25625,38750,26375"
)
tg (CPTG
uid 1409,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1410,0
va (VaSet
font "arial,8,0"
)
xt "32600,25500,35500,26500"
st "ctrl_out"
ju 2
blo "35500,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ctrl_out"
t "std_logic"
o 3
)
)
)
*97 (CptPort
uid 1411,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1412,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,24625,38750,25375"
)
tg (CPTG
uid 1413,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1414,0
va (VaSet
font "arial,8,0"
)
xt "33500,24500,37000,25500"
st "data_mux"
ju 2
blo "37000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_mux"
t "std_logic"
o 4
)
)
)
*98 (CptPort
uid 1415,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1416,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,23625,38750,24375"
)
tg (CPTG
uid 1417,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1418,0
va (VaSet
font "arial,8,0"
)
xt "32100,23500,37000,24500"
st "read_enable"
ju 2
blo "37000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "read_enable"
t "std_logic"
o 5
)
)
)
*99 (CptPort
uid 1419,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1420,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,22625,38750,23375"
)
tg (CPTG
uid 1421,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1422,0
va (VaSet
font "arial,8,0"
)
xt "32000,22500,37000,23500"
st "write_enable"
ju 2
blo "37000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "write_enable"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 1424,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "20000,22000,38000,27000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1425,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
uid 1426,0
va (VaSet
font "arial,8,1"
)
xt "24850,23000,29150,24000"
st "SAYEH_lib"
blo "24850,23800"
tm "BdLibraryNameMgr"
)
*101 (Text
uid 1427,0
va (VaSet
font "arial,8,1"
)
xt "24850,24000,30150,25000"
st "Memory_ctrl"
blo "24850,24800"
tm "CptNameMgr"
)
*102 (Text
uid 1428,0
va (VaSet
font "arial,8,1"
)
xt "24850,25000,26650,26000"
st "U_5"
blo "24850,25800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1429,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1430,0
text (MLText
uid 1431,0
va (VaSet
font "Courier New,8,0"
)
xt "31500,22000,31500,22000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1432,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "20250,25250,21750,26750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*103 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,12000,19250,23000"
pts [
"0,12000"
"14000,12000"
"14000,23000"
"19250,23000"
]
)
start &1
end &94
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,11000,3500,12000"
st "ctrl"
blo "2000,11800"
tm "WireNameMgr"
)
)
wl (WWL
uid 1200,0
ps "WireWidthLabelStrategy"
wwlt (Text
uid 1201,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "12685,16185,12685,16185"
blo "12685,16185"
tm "WireNameMgr"
)
wwll (Line2D
pts [
"14060,16810"
"13310,17560"
]
uid 1202,0
sl 0
va (VaSet
vasetType 1
lineWidth 2
)
xt "13310,16810,14060,17560"
)
)
on &2
)
*104 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "38750,8000,60000,26000"
pts [
"60000,8000"
"47000,8000"
"47000,26000"
"38750,26000"
]
)
start &3
end &96
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59000,7000,61900,8000"
st "ctrl_out"
blo "59000,7800"
tm "WireNameMgr"
)
)
on &4
)
*105 (Wire
uid 57,0
optionalChildren [
*106 (BdJunction
uid 384,0
ps "OnConnectorStrategy"
shape (Circle
uid 385,0
va (VaSet
vasetType 1
)
xt "30600,15600,31400,16400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,16000,50000,16000"
pts [
"0,16000"
"50000,16000"
]
)
start &5
end &81
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,15000,9000,16000"
st "data_from_execute"
blo "2000,15800"
tm "WireNameMgr"
)
)
wl (WWL
uid 1203,0
ps "WireWidthLabelStrategy"
wwlt (Text
uid 1204,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "23685,14685,23685,14685"
blo "23685,14685"
tm "WireNameMgr"
)
wwll (Line2D
pts [
"25060,15310"
"24310,16060"
]
uid 1205,0
sl 0
va (VaSet
vasetType 1
lineWidth 2
)
xt "24310,15310,25060,16060"
)
)
on &6
)
*107 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,13000,38000,20000"
pts [
"0,20000"
"25000,20000"
"25000,13000"
"38000,13000"
]
)
start &7
end &34
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,19000,8100,20000"
st "data_from_mem"
blo "2000,19800"
tm "WireNameMgr"
)
)
wl (WWL
uid 1206,0
ps "WireWidthLabelStrategy"
wwlt (Text
uid 1207,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "23685,15185,23685,15185"
blo "23685,15185"
tm "WireNameMgr"
)
wwll (Line2D
pts [
"25060,15810"
"24310,16560"
]
uid 1208,0
sl 0
va (VaSet
vasetType 1
lineWidth 2
)
xt "24310,15810,25060,16560"
)
)
on &8
)
*108 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,12000,60000,12000"
pts [
"60000,12000"
"42000,12000"
]
)
start &9
end &31
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59000,11000,62200,12000"
st "data_out"
blo "59000,11800"
tm "WireNameMgr"
)
)
on &10
)
*109 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55000,16000,60000,16000"
pts [
"60000,16000"
"55000,16000"
]
)
start &11
end &83
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59000,15000,67200,16000"
st "data_to_mem : (15:0)"
blo "59000,15800"
tm "WireNameMgr"
)
)
on &12
)
*110 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "38750,24000,60000,24000"
pts [
"60000,24000"
"38750,24000"
]
)
start &13
end &98
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59000,23000,63900,24000"
st "read_enable"
blo "59000,23800"
tm "WireNameMgr"
)
)
on &14
)
*111 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "38750,23000,60000,28000"
pts [
"60000,28000"
"44000,28000"
"44000,23000"
"38750,23000"
]
)
start &15
end &99
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59000,27000,64000,28000"
st "write_enable"
blo "59000,27800"
tm "WireNameMgr"
)
)
on &16
)
*112 (Wire
uid 380,0
shape (OrthoPolyLine
uid 381,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,11000,38000,16000"
pts [
"31000,16000"
"31000,11000"
"38000,11000"
]
)
start &106
end &29
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 383,0
va (VaSet
font "arial,8,0"
)
xt "32000,10000,39000,11000"
st "data_from_execute"
blo "32000,10800"
tm "WireNameMgr"
)
)
on &6
)
*113 (Wire
uid 416,0
shape (OrthoPolyLine
uid 417,0
va (VaSet
vasetType 3
)
xt "38750,6000,46000,25000"
pts [
"38750,25000"
"46000,25000"
"46000,6000"
"40000,6000"
"40000,9000"
]
)
start &97
end &36
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 419,0
va (VaSet
font "arial,8,0"
)
xt "40750,24000,44250,25000"
st "data_mux"
blo "40750,24800"
tm "WireNameMgr"
)
)
on &49
)
*114 (Wire
uid 577,0
shape (OrthoPolyLine
uid 578,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,36000,48000,44000"
pts [
"0,36000"
"12000,36000"
"16000,36000"
"16000,44000"
"42000,44000"
"42000,36000"
"48000,36000"
]
)
start &50
end &59
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 582,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "40000,35000,46100,36000"
st "reg_addr : (2:0)"
blo "40000,35800"
tm "WireNameMgr"
)
)
wl (WWL
uid 1209,0
ps "WireWidthLabelStrategy"
wwlt (Text
uid 1210,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "27685,42685,27685,42685"
blo "27685,42685"
tm "WireNameMgr"
)
wwll (Line2D
pts [
"29060,43310"
"28310,44060"
]
uid 1211,0
sl 0
va (VaSet
vasetType 1
lineWidth 2
)
xt "28310,43310,29060,44060"
)
)
on &51
)
*115 (Wire
uid 646,0
shape (OrthoPolyLine
uid 647,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,32000,44000,43000"
pts [
"0,32000"
"13000,32000"
"17000,32000"
"17000,43000"
"41000,43000"
"41000,32000"
"44000,32000"
]
)
start &52
end &70
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 650,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 651,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "36000,31000,42900,32000"
st "mem_addr : (15:0)"
blo "36000,31800"
tm "WireNameMgr"
)
)
wl (WWL
uid 1212,0
ps "WireWidthLabelStrategy"
wwlt (Text
uid 1213,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "27685,41685,27685,41685"
blo "27685,41685"
tm "WireNameMgr"
)
wwll (Line2D
pts [
"29060,42310"
"28310,43060"
]
uid 1214,0
sl 0
va (VaSet
vasetType 1
lineWidth 2
)
xt "28310,42310,29060,43060"
)
)
on &53
)
*116 (Wire
uid 662,0
shape (OrthoPolyLine
uid 663,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49000,32000,60000,32000"
pts [
"60000,32000"
"49000,32000"
]
)
start &54
end &72
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 666,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 667,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,31000,49700,32000"
st "mem_addr_out : (15:0)"
blo "41000,31800"
tm "WireNameMgr"
)
)
on &55
)
*117 (Wire
uid 684,0
shape (OrthoPolyLine
uid 685,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,36000,60000,36000"
pts [
"60000,36000"
"53000,36000"
]
)
start &56
end &61
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 689,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "45000,35000,52900,36000"
st "reg_addr_out : (2:0)"
blo "45000,35800"
tm "WireNameMgr"
)
)
on &57
)
*118 (Wire
uid 1327,0
shape (OrthoPolyLine
uid 1328,0
va (VaSet
vasetType 3
)
xt "0,24000,19250,28000"
pts [
"0,28000"
"14000,28000"
"14000,24000"
"19250,24000"
]
)
start &91
end &95
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1332,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,27000,6100,28000"
st "mem_delay"
blo "2000,27800"
tm "WireNameMgr"
)
)
wl (WWL
uid 1333,0
ps "WireWidthLabelStrategy"
wwlt (Text
uid 1334,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "12685,24685,12685,24685"
blo "12685,24685"
tm "WireNameMgr"
)
wwll (Line2D
pts [
"14060,25310"
"13310,26060"
]
uid 1335,0
sl 0
va (VaSet
vasetType 1
lineWidth 2
)
xt "13310,25310,14060,26060"
)
)
on &92
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *119 (PackageList
uid 233,0
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
uid 234,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*121 (MLText
uid 235,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 236,0
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
uid 237,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*123 (Text
uid 238,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*124 (MLText
uid 239,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*125 (Text
uid 240,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*126 (MLText
uid 241,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*127 (Text
uid 242,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*128 (MLText
uid 243,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "64,40,1087,730"
viewArea "16267,-5333,82517,39417"
cachedDiagramExtent "-10000,0,68700,51000"
hasePageBreakOrigin 1
pageBreakOrigin "-11000,0"
lastUid 1432,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*130 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*131 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*133 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*134 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*135 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*136 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*137 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*138 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*139 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*140 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*142 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*143 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*144 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*145 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*147 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*148 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*149 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,12400,27100,13400"
st "Diagram Signals:"
blo "20000,13200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 32,0
usingSuid 1
emptyRow *150 (LEmptyRow
)
uid 246,0
optionalChildren [
*151 (RefLabelRowHdr
)
*152 (TitleRowHdr
)
*153 (FilterRowHdr
)
*154 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*155 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*156 (GroupColHdr
tm "GroupColHdrMgr"
)
*157 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*158 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*159 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*160 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*161 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*162 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*163 (LeafLogPort
port (LogicalPort
decl (Decl
n "data_from_execute"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 4,0
)
)
uid 177,0
)
*164 (LeafLogPort
port (LogicalPort
decl (Decl
n "data_from_mem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 5,0
)
)
uid 179,0
)
*165 (LeafLogPort
port (LogicalPort
decl (Decl
n "ctrl"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 2,0
)
)
uid 187,0
)
*166 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "data_to_mem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 7,0
)
)
uid 189,0
)
*167 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "data_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 6,0
)
)
uid 193,0
)
*168 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "write_enable"
t "std_logic"
o 12
suid 12,0
)
)
uid 195,0
)
*169 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "read_enable"
t "std_logic"
o 10
suid 9,0
)
)
uid 197,0
)
*170 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ctrl_out"
t "std_logic"
o 6
suid 3,0
)
)
uid 199,0
)
*171 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_mux"
t "std_logic"
o 13
suid 13,0
)
)
uid 492,0
)
*172 (LeafLogPort
port (LogicalPort
decl (Decl
n "reg_addr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 5
suid 21,0
)
)
uid 607,0
)
*173 (LeafLogPort
port (LogicalPort
decl (Decl
n "mem_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 26,0
)
)
uid 710,0
)
*174 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "mem_addr_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 28,0
)
)
uid 712,0
)
*175 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "reg_addr_out"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 11
suid 30,0
)
)
uid 714,0
)
*176 (LeafLogPort
port (LogicalPort
decl (Decl
n "mem_delay"
t "std_logic"
o 14
suid 32,0
)
)
uid 1374,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 259,0
optionalChildren [
*177 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *178 (MRCItem
litem &150
pos 14
dimension 20
)
uid 261,0
optionalChildren [
*179 (MRCItem
litem &151
pos 0
dimension 20
uid 262,0
)
*180 (MRCItem
litem &152
pos 1
dimension 23
uid 263,0
)
*181 (MRCItem
litem &153
pos 2
hidden 1
dimension 20
uid 264,0
)
*182 (MRCItem
litem &163
pos 0
dimension 20
uid 178,0
)
*183 (MRCItem
litem &164
pos 1
dimension 20
uid 180,0
)
*184 (MRCItem
litem &165
pos 2
dimension 20
uid 188,0
)
*185 (MRCItem
litem &166
pos 3
dimension 20
uid 190,0
)
*186 (MRCItem
litem &167
pos 4
dimension 20
uid 194,0
)
*187 (MRCItem
litem &168
pos 5
dimension 20
uid 196,0
)
*188 (MRCItem
litem &169
pos 6
dimension 20
uid 198,0
)
*189 (MRCItem
litem &170
pos 7
dimension 20
uid 200,0
)
*190 (MRCItem
litem &171
pos 12
dimension 20
uid 493,0
)
*191 (MRCItem
litem &172
pos 8
dimension 20
uid 608,0
)
*192 (MRCItem
litem &173
pos 9
dimension 20
uid 711,0
)
*193 (MRCItem
litem &174
pos 10
dimension 20
uid 713,0
)
*194 (MRCItem
litem &175
pos 11
dimension 20
uid 715,0
)
*195 (MRCItem
litem &176
pos 13
dimension 20
uid 1375,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 265,0
optionalChildren [
*196 (MRCItem
litem &154
pos 0
dimension 20
uid 266,0
)
*197 (MRCItem
litem &156
pos 1
dimension 50
uid 267,0
)
*198 (MRCItem
litem &157
pos 2
dimension 100
uid 268,0
)
*199 (MRCItem
litem &158
pos 3
dimension 50
uid 269,0
)
*200 (MRCItem
litem &159
pos 4
dimension 100
uid 270,0
)
*201 (MRCItem
litem &160
pos 5
dimension 100
uid 271,0
)
*202 (MRCItem
litem &161
pos 6
dimension 50
uid 272,0
)
*203 (MRCItem
litem &162
pos 7
dimension 80
uid 273,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 260,0
vaOverrides [
]
)
]
)
uid 245,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *204 (LEmptyRow
)
uid 275,0
optionalChildren [
*205 (RefLabelRowHdr
)
*206 (TitleRowHdr
)
*207 (FilterRowHdr
)
*208 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*209 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*210 (GroupColHdr
tm "GroupColHdrMgr"
)
*211 (NameColHdr
tm "GenericNameColHdrMgr"
)
*212 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*213 (InitColHdr
tm "GenericValueColHdrMgr"
)
*214 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*215 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 287,0
optionalChildren [
*216 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *217 (MRCItem
litem &204
pos 0
dimension 20
)
uid 289,0
optionalChildren [
*218 (MRCItem
litem &205
pos 0
dimension 20
uid 290,0
)
*219 (MRCItem
litem &206
pos 1
dimension 23
uid 291,0
)
*220 (MRCItem
litem &207
pos 2
hidden 1
dimension 20
uid 292,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 293,0
optionalChildren [
*221 (MRCItem
litem &208
pos 0
dimension 20
uid 294,0
)
*222 (MRCItem
litem &210
pos 1
dimension 50
uid 295,0
)
*223 (MRCItem
litem &211
pos 2
dimension 100
uid 296,0
)
*224 (MRCItem
litem &212
pos 3
dimension 100
uid 297,0
)
*225 (MRCItem
litem &213
pos 4
dimension 50
uid 298,0
)
*226 (MRCItem
litem &214
pos 5
dimension 50
uid 299,0
)
*227 (MRCItem
litem &215
pos 6
dimension 80
uid 300,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 288,0
vaOverrides [
]
)
]
)
uid 274,0
type 1
)
activeModelName "BlockDiag"
)
