<!DOCTYPE html>
<!--
Copyright (C) 2013-2019 Altera Corporation, San Jose, California, USA. All rights reserved.
Permission is hereby granted, free of charge, to any person obtaining a copy of this
software and associated documentation files (the "Software"), to deal in the Software
without restriction, including without limitation the rights to use, copy, modify, merge,
publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to
whom the Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or
substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
OTHER DEALINGS IN THE SOFTWARE.

This agreement shall be governed in all respects by the laws of the State of California and
by the laws of the United States of America.
-->
<html>
<head>
<meta charset="utf-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=edge"/>
<title>Matrix Multiplication for Stratix 10: Intel<sup>&reg;</sup> FPGA OpenCL&trade; Design Example</title>
<link rel="stylesheet" href="../common/readme.css" type="text/css">
</head>
<body>
<h1>
<div class="preheading">Intel<sup>&reg;</sup> FPGA OpenCL&trade; Design Example</div>
Matrix Multiplication for Stratix 10
</h1>

<p>This readme file for the Matrix Multiplication for Stratix 10 OpenCL Design Example contains
information about the design example package. For more examples, please
visit the <a href="https://www.altera.com/products/design-software/embedded-software-developers/opencl/developer-zone.html">
Intel&reg; FPGA OpenCL&trade; Design Examples page</a>.</p>
<nav>
<h2>Contents</h2>
<ul>
<li><a href="#Description">Description</a></li>
<li><a href="#Software_Hardware_Requirements">Software &amp; Hardware Requirements</a></li>
<li><a href="#Package_Contents">Package Contents</a></li>
<li><a href="#Compiling_the_OpenCL_Kernel">Compiling the OpenCL Kernel</a></li>
<li><a href="#Compiling_the_Host_Program">Compiling the Host Program</a></li>
<li><a href="#Running_the_Host_Program">Running the Host Program</a></li>
<li><a href="#Release_History">Release History</a></li>
<li><a href="#Legal">Legal</a></li>
<li><a href="#Contacting_Intel">Contacting Intel</a></li>
</ul>
</nav>
<section>
<a id="Description"><h2>Description</h2></a>
<p>This example provides a kernel that implements the standard matrix multiplication
      operation <span class="mono">C = A × B</span>, where</p><ul style="list-style-type: none">
        <li><span class="mono">A</span> is a <span class="mono">N × K</span> matrix, and</li>
        <li><span class="mono">B</span> is a <span class="mono">K × M</span> matrix, and</li>
        <li><span class="mono">C</span> is a <span class="mono">N × M</span> matrix.</li>
      </ul><p>The kernel uses a systolic architecture with an array of processing elements to take advantage of data reuse among different output values. </p><p>This design has been optimized and parametrized for the Intel FPGA Stratix 10 device and the default compile command may not fit on smaller devices.
      </p>
</section>

<section>
<a id="Software_Hardware_Requirements"><h2>Software &amp; Hardware Requirements</h2></a>
<p/>
<table class="reqs">
<thead>
<tr>
  <th rowspan="3">Requirement</th>
  <th rowspan="3">Version</th>
<th colspan="3">OpenCL Kernel</th><th colspan="6">Host Program</th></tr><tr><th rowspan="2">Hardware<br/>Compile</th><th rowspan="2">Emulation<br/>Compile</th><th rowspan="2">Simulation<br/>Compile</th><th colspan="2">Hardware</th><th colspan="2">Emulation</th><th colspan="2">Simulation</th></tr><tr><th>Compile</th><th>Run</th><th>Compile</th><th>Run</th><th>Compile</th><th>Run</th></tr></thead><tbody><tr><td>Quartus Prime Design Software <small>(Quartus II)</small></td><td>19.1 or later</td><td class="req">&#x02713;</td><td class="req">&#x02713;</td><td class="req">&#x02713;</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Intel<sup>&reg;</sup> FPGA SDK for OpenCL&trade;</td><td>19.1 or later</td><td class="req">&#x02713;</td><td class="req">&#x02713;</td><td class="req">&#x02713;</td><td class="req" rowspan="2">&#x02713;<div class="either">(either)</div></td><td class="req" rowspan="2">&#x02713;<div class="either">(either)</div></td><td class="req">&#x02713;</td><td class="req">&#x02713;</td><td class="req" rowspan="2">&#x02713;<div class="either">(either)</div></td><td class="req" rowspan="2">&#x02713;<div class="either">(either)</div></td></tr><tr><td>Intel<sup>&reg;</sup> FPGA Runtime Environment for OpenCL&trade;</td><td>19.1 or later</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Board Support Package</td><td>19.1-compatible</td><td class="req">&#x02713;</td><td></td><td class="req">&#x02713;</td><td class="req">&#x02713;</td><td class="req">&#x02713;</td><td></td><td></td><td></td><td></td></tr><tr><td>Board Hardware</td><td>-</td><td></td><td></td><td></td><td></td><td class="req">&#x02713;</td><td></td><td></td><td></td><td></td></tr><tr><td>gcc</td><td>4.4.7 or later</td><td></td><td></td><td></td><td class="req">&#x02713;</td><td class="req">&#x02713;</td><td class="req">&#x02713;</td><td class="req">&#x02713;</td><td class="req">&#x02713;</td><td class="req">&#x02713;</td></tr><tr><td>GNU Make</td><td>3.8.1 or later</td><td></td><td></td><td></td><td class="req">&#x02713;</td><td></td><td class="req">&#x02713;</td><td></td><td class="req">&#x02713;</td><td></td></tr></tbody>
</table>

</section>

<section>
<a id="Package_Contents"><h2>Package Contents</h2></a>
<p/>
<table class="pkg-contents">
<thead>
<tr>
  <th class="path">Path</th>
  <th class="desc">Description</th>
</tr>
</thead>
<tbody>
<tr>
  <td class="path"><a href="./" style="padding-left: 0.0ex">matrix_mult/</a></td>
  <td class="desc"></td>
</tr>
<tr>
  <td class="path"><a href="./Makefile" style="padding-left: 2.0ex">Makefile</a></td>
  <td class="desc">Makefile for host program</td>
</tr>
<tr>
  <td class="path"><a href="./bin/" style="padding-left: 2.0ex">bin/</a></td>
  <td class="desc">Host program, AOCX files</td>
</tr>
<tr>
  <td class="path"><a href="./device/" style="padding-left: 2.0ex">device/</a></td>
  <td class="desc">OpenCL kernel files</td>
</tr>
<tr>
  <td class="path"><a href="./device/matrix_mult.cl" style="padding-left: 4.0ex">matrix_mult.cl</a></td>
  <td class="desc">Top-level OpenCL kernel file</td>
</tr>
<tr>
  <td class="path"><a href="./host/" style="padding-left: 2.0ex">host/</a></td>
  <td class="desc"></td>
</tr>
<tr>
  <td class="path"><a href="./host/inc/" style="padding-left: 4.0ex">inc/</a></td>
  <td class="desc">Host include files</td>
</tr>
<tr>
  <td class="path"><a href="./host/src/" style="padding-left: 4.0ex">src/</a></td>
  <td class="desc">Host source files</td>
</tr>
</tbody>
</table>

</section>

<section>
<a id="Compiling_the_OpenCL_Kernel"><h2>Compiling the OpenCL Kernel</h2></a>
<p>This design has been optimized for the Intel FPGA Stratix 10 device.
            The parameters given below in the kernel compilation command for a 32x14 matrix size reflect the capacity of the Stratix 10 device.</p>    <p>The top-level OpenCL kernel file is <span class="mono">device/matrix_mult.cl</span>.</p>
    <p>To compile the OpenCL kernel, run:</p>
    <div class="command">aoc device/matrix_mult.cl <span class="nowrap">-o</span> bin/matrix_mult.aocx<span class="nowrap"></span> <span class="nowrap">-fp-relaxed</span> <span class="nowrap">-DPE_ROWS=32</span> <span class="nowrap">-DPE_COLS=14</span> <span class="nowrap">-DDOT_PROD_VECTOR_SIZE=8</span> <span class="nowrap">-DROWS_INTERLEAVED=32</span> <span class="nowrap">-DCOLUMNS_INTERLEAVED=32</span> -board=<span class="highlight">&lt;<i>board</i>&gt;</span></div>
    <p>where <span class="highlight mono">&lt;<i>board</i>&gt;</span> matches the board you want to target.
    The <span class="mono">-o bin/matrix_mult.aocx</span> argument is used to place the compiled binary
    in the location that the host program expects.
    </p>
<p>Other devices should use a smaller configuration, for example a 15x10 matrix for the Arria 10, as shown below:</p><div class="command">
            aoc device/matrix_mult.cl -o bin/matrix_mult.aocx -fp-relaxed -DPE_ROWS=15 -DPE_COLS=10 -DDOT_PROD_VECTOR_SIZE=8 -DROWS_INTERLEAVED=32 -DCOLUMNS_INTERLEAVED=32 -board=<span class="highlight"><i>&lt;board&gt;</i></span> <br/>
          </div><p>If you are unsure of the boards available, use the following command to list
available boards:</p>
<div class="command">aoc -list-boards</div>
<section>
<h3>Compiling for Emulator</h3>
<p>To use the emulation flow, the compilation command just needs to be modified slightly:</p>
<div class="command">aoc <span class="highlight nowrap">-march=emulator</span> device/matrix_mult.cl -o bin/matrix_mult.aocx -fp-relaxed -DPE_ROWS=4 -DPE_COLS=4 -DDOT_PROD_VECTOR_SIZE=8 -DROWS_INTERLEAVED=8 -DCOLUMNS_INTERLEAVED=8 -DREDUCE_DATA -DEMULATE</div>
</section>
<section>
<h3>Compiling for Simulator</h3>
<p>To use the simulation flow, the compilation command just needs to be modified slightly:</p>
<div class="command">aoc <span class="highlight nowrap">-march=simulator</span> device/matrix_mult.cl -o bin/matrix_mult.aocx -fp-relaxed -DPE_ROWS=4 -DPE_COLS=4 -DDOT_PROD_VECTOR_SIZE=8 -DROWS_INTERLEAVED=8 -DCOLUMNS_INTERLEAVED=8 -DREDUCE_DATA -board=&lt;<i>board</i>&gt;</div>
</section>
<section>
<h3>Kernel Preprocessor Definitions</h3>
<p>The kernel has the following preprocessor definitions:</p>
<table class="kernel-defines parameters">
<thead>
<tr>
  <th class="name">Define</th>
  <th class="type">Type</th>
  <th class="default">Default</th>
  <th class="desc">Description</th>
</tr>
</thead>
<tbody>
<tr>
  <td class="name">-D<span class="highlight">PE_ROWS</span>=&lt;<i>#</i>&gt;</td>
  <td class="type">Optional</td>
  <td class="default">2</td>
  <td class="desc">
          The number of rows in the processing element.
          The value of PE_ROWS affects the amount of on-chip memory used. The same value must be used for kernel and host compilation.<br/>
          The recommended values for Stratix 10 and Arria 10 devices are 32 and 15 respectively.<br/><br/>
          This is important but it is not enforced:
          PE_ROWS + PE_COLS &lt; = ROWS_INTERLEAVED
        </td>
</tr>
<tr>
  <td class="name">-D<span class="highlight">PE_COLS</span>=&lt;<i>#</i>&gt;</td>
  <td class="type">Optional</td>
  <td class="default">2</td>
  <td class="desc">
          The number of columns in the processing element. The value of PE_COLS affects the amount of on-chip memory used. The same value must be used for kernel and host compilation.<br/>
          The recommended values for Stratix 10 and Arria 10 devices are 14 and 10 respectively.
        </td>
</tr>
<tr>
  <td class="name">-D<span class="highlight">DOT_PROD_VECTOR_SIZE</span>=&lt;<i>#</i>&gt;</td>
  <td class="type">Optional</td>
  <td class="default">8</td>
  <td class="desc">
          The size of the dot product vector. The same value must be used for kernel and host compilation.
        </td>
</tr>
<tr>
  <td class="name">-D<span class="highlight">ROWS_INTERLEAVED</span>=&lt;<i>#</i>&gt;</td>
  <td class="type">Optional</td>
  <td class="default">32</td>
  <td class="desc">
          The number of rows used at a point in time. This allows the kernel to run faster than if there was no interleaving. The same value must be used for kernel and host compilation. The default value if REDUCE_DATA is defined is 8.
        </td>
</tr>
<tr>
  <td class="name">-D<span class="highlight">COLUMNS_INTERLEAVED</span>=&lt;<i>#</i>&gt;</td>
  <td class="type">Optional</td>
  <td class="default">32</td>
  <td class="desc">
          The number of columns used at a point in time. This allows the kernel to run faster than if there was no interleaving. The same value must be used for kernel and host compilation. The default value if REDUCE_DATA is defined is 8.
        </td>
</tr>
<tr>
  <td class="name">-D<span class="highlight">LVEC</span>=&lt;<i>1, 2</i>&gt;</td>
  <td class="type">Optional</td>
  <td class="default">1</td>
  <td class="desc">
          A multiplier that defines the width of memory access. Larger matrix arrays can use this in order to load from memory faster.
        </td>
</tr>
<tr>
  <td class="name">-D<span class="highlight">FORCE_DOT_4</span>=&lt;<i>#</i>&gt;</td>
  <td class="type">Optional</td>
  <td class="default">0</td>
  <td class="desc">
          Breaks up dot-8 and larger into dot-4s using fpga_reg, as long as DOT_PROD_VECTOR_SIZE does not equal 4. dot4 structures are needed to fit the DSP columns on the device (which are 36 DSP long). Dot8 would leave 4 unutilized DSPs.
        </td>
</tr>
<tr>
  <td class="name">-D<span class="highlight">REDUCE_DATA</span>=&lt;<i></i>&gt;</td>
  <td class="type">Optional</td>
  <td class="default">&lt;none&gt;</td>
  <td class="desc">
          This value is used when compiling the host for use with an emulated, or simulated kernel to reduce the matrix size for faster execution. The same value must be used for kernel and host compilation.
        </td>
</tr>
<tr>
  <td class="name">-D<span class="highlight">EMULATE</span>=&lt;<i></i>&gt;</td>
  <td class="type">Optional</td>
  <td class="default">&lt;none&gt;</td>
  <td class="desc">
          This value is used when compiling an emulated kernel.
        </td>
</tr>
</tbody>
</table>

</section>

<section>
<a id="Compiling_the_Host_Program"><h2>Compiling the Host Program</h2></a>
<p>To compile the host program, run:</p>
<div class="command">make</div>
<p>The compiled host program will be located at <span class="mono">bin/host</span>.</p>
To compile the host for emulation, or simulation, you can reduce the matrix size for faster execution by using the following command:
        <div class="command">make CPPFLAGS="-DREDUCE_DATA" CXX=g++</div><b>Note:</b> the host must use the same defines as the kernel was compiled with; see the table below on Host Preprocessor Definitions for which arguments you should set.<section>
<h3>Host Preprocessor Definitions</h3>
<p>The host program has the following preprocessor definitions:</p>
<table class="host-defines parameters">
<thead>
<tr>
  <th class="name">Define</th>
  <th class="type">Type</th>
  <th class="default">Default</th>
  <th class="desc">Description</th>
</tr>
</thead>
<tbody>
<tr>
  <td class="name">-D<span class="highlight">PE_ROWS</span>=&lt;<i>#</i>&gt;</td>
  <td class="type">Optional</td>
  <td class="default">2</td>
  <td class="desc">
          The number of rows in the processing element. The value of PE_ROWS affects the amount of on-chip memory used. This value must be the same as the one used when compiling the kernel.
        </td>
</tr>
<tr>
  <td class="name">-D<span class="highlight">PE_COLS</span>=&lt;<i>#</i>&gt;</td>
  <td class="type">Optional</td>
  <td class="default">2</td>
  <td class="desc">
          The number of columns in the processing element. The value of PE_COLS affects the amount of on-chip memory used. This value must be the same as the one used when compiling the kernel.
        </td>
</tr>
<tr>
  <td class="name">-D<span class="highlight">DOT_PROD_VECTOR_SIZE</span>=&lt;<i>#</i>&gt;</td>
  <td class="type">Optional</td>
  <td class="default">8</td>
  <td class="desc">
          This value must be the same as the one used when compiling the kernel.
        </td>
</tr>
<tr>
  <td class="name">-D<span class="highlight">ROWS_INTERLEAVED</span>=&lt;<i>#</i>&gt;</td>
  <td class="type">Optional</td>
  <td class="default">32</td>
  <td class="desc">
          This value must be the same as the one used when compiling the kernel. The default value if REDUCE_DATA is defined is 8.
        </td>
</tr>
<tr>
  <td class="name">-D<span class="highlight">COLUMNS_INTERLEAVED</span>=&lt;<i>#</i>&gt;</td>
  <td class="type">Optional</td>
  <td class="default">32</td>
  <td class="desc">
          This value must be the same as the one used when compiling the kernel. The default value if REDUCE_DATA is defined is 8.
        </td>
</tr>
<tr>
  <td class="name">-D<span class="highlight">REDUCE_DATA</span></td>
  <td class="type">Optional</td>
  <td class="default"><i>not&nbsp;defined</i></td>
  <td class="desc">
          This value is used when compiling the host for use with an emulated, or simulated kernel to reduce the matrix size for faster execution.
        </td>
</tr>
</tbody>
</table>
<p>On Linux, custom values for preprocessor defines can be specified by setting 
the value of <mono>CPPFLAGS</mono> when invoking the Makefile.</p>

</section>

<section>
<a id="Running_the_Host_Program"><h2>Running the Host Program</h2></a>
<p>Before running the host program, you should have compiled the OpenCL kernel and the host program. Refer to the above sections if you have not completed those steps.</p>
<p>To run the host program on hardware, execute:</p>
<div class="command">bin/host</div>
<section>
<h3>Running with the Emulator</h3>
<p>Prior to running the emulation flow, ensure that you have compiled the kernel for emulation. 
Refer to the above sections if you have not done so. Also, please set up your environment for
emulation. Please see the <a href="http://www.altera.com/literature/hb/opencl-sdk/aocl_programming_guide.pdf">Intel&reg; FPGA SDK for OpenCL&trade; Programming Guide</a> for more information.</p>
<p>For this example design, the suggested emulation command is:</p>
<div class="command">bin/host <span class="nowrap">-emulator</span></div>
<section>
<h3>Running with the Simulator</h3>
<p>Prior to running the Simulation flow, ensure that you have compiled the kernel for simulation. 
Refer to the above sections if you have not done so. Also, please set up your environment for
simulation. Please see the <a href="http://www.altera.com/literature/hb/opencl-sdk/aocl_programming_guide.pdf">Intel&reg; FPGA SDK for OpenCL&trade; Programming Guide</a> for more information.</p>
<p>For this example design, the suggested simulation command is:</p>
<div class="command">CL_CONTEXT_MPSIM_DEVICE_INTELFPGA=1 bin/host</div>
<section>
<h3>Host Parameters</h3>
<p>The general command-line for the host program is:</p>
<div class="command">bin/host <span class="nowrap">[-<span class="highlight">i</span>]</span> <span class="nowrap">[-<span class="highlight">emulator</span>]</span></div>
<p>where the parameters are:</p>
<table class="host-params parameters">
<thead>
<tr>
  <th class="name">Parameter</th>
  <th class="type">Type</th>
  <th class="default">Default</th>
  <th class="desc">Description</th>
</tr>
</thead>
<tbody>
<tr>
  <td class="name">-<span class="highlight">i</span></td>
  <td class="type">Optional</td>
  <td class="default"></td>
  <td class="desc">
            Set this parameter in order to use internal generated data. If not set, default is to use data read from DDR. With only 1 DDR bank, loading the input data saturates the bandwidth of the board.
        </td>
</tr>
<tr>
  <td class="name">-<span class="highlight">emulator</span></td>
  <td class="type">Optional</td>
  <td class="default"></td>
  <td class="desc">
            Select the emulator platform.
        </td>
</tr>
</tbody>
</table>
</section>
<section>
<h3>OpenCL Binary Selection</h3>
<p>The host program requires a OpenCL binary (AOCX) file to run. For this example design, OpenCL binary files should be placed in the 
<span class="mono">bin</span> directory.</p>

<p>By default, the host program will look for a binary file in the following order (earlier pattern matches 
take priority):</p>
<ol>
  <li>A file named <span class="mono">matrix_mult.aocx</span>.</li>
  <li>A file named <span class="mono">matrix_mult_<span class="highlight">&lt;<i>board</i>&gt;</span>_191.aocx</span>, 
  where <span class="highlight mono">&lt;<i>board</i>&gt;</span> is the name of the board (as passed as the 
  <span class="mono">-board</span> argument to <span class="mono">aoc</span>).</li>
</ol>
</section>

</section>

<section>
<a id="Release_History"><h2>Release History</h2></a>
<p/>
<table class="history">
<thead>
<tr>
  <th class="version">Example Version</th>
  <th class="sdk-version">SDK Version</th>
  <th class="date">Date</th>
  <th class="changes">Changes</th>
</tr>
</thead>
<tbody>
<tr>
  <td class="version">2.0</td>
  <td class="sdk-version">19.1</td>
  <td class="date">January 2019</td>
  <td class="changes"><ul><li>Optimize the example design for Stratix 10.</li><li>Add simulator option.</li></ul></td>
</tr>
<tr>
  <td class="version">1.6</td>
  <td class="sdk-version">18.1</td>
  <td class="date">August 2018</td>
  <td class="changes"><ul><li>Add fast emulator option.</li></ul></td>
</tr>
<tr>
  <td class="version">1.5</td>
  <td class="sdk-version">16.0</td>
  <td class="date">November 2016</td>
  <td class="changes"><ul><li>Add SVM API option.</li></ul></td>
</tr>
<tr>
  <td class="version">1.4</td>
  <td class="sdk-version">16.0</td>
  <td class="date">June 2016</td>
  <td class="changes"><ul><li>Fixed makefile.</li></ul></td>
</tr>
<tr>
  <td class="version">1.3</td>
  <td class="sdk-version">14.1</td>
  <td class="date">December 2014</td>
  <td class="changes"><ul><li>New readme documentation.</li><li>Provide suggested emulation-specific arguments.</li></ul></td>
</tr>
<tr>
  <td class="version">1.2</td>
  <td class="sdk-version">14.0</td>
  <td class="date">July 2014</td>
  <td class="changes"><ul><li>Update kernel compilation flags documentation for 14.0 release.</li></ul></td>
</tr>
<tr>
  <td class="version">1.1</td>
  <td class="sdk-version">13.1</td>
  <td class="date">January 2014</td>
  <td class="changes"><ul><li>On Linux, fix possible compilation issues (missing include files).</li></ul></td>
</tr>
<tr>
  <td class="version">1.0</td>
  <td class="sdk-version">13.1</td>
  <td class="date">December 2013</td>
  <td class="changes"><ul><li>First release of example.</li></ul></td>
</tr>
</tbody>
</table>

</section>

<section>
<a id="Legal"><h2>Legal</h2></a>
<pre class="license">Copyright (C) 2013-2019 Altera Corporation, San Jose, California, USA. All rights reserved.
Permission is hereby granted, free of charge, to any person obtaining a copy of this
software and associated documentation files (the "Software"), to deal in the Software
without restriction, including without limitation the rights to use, copy, modify, merge,
publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to
whom the Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or
substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
OTHER DEALINGS IN THE SOFTWARE.

This agreement shall be governed in all respects by the laws of the State of California and
by the laws of the United States of America.
</pre><section><h3>Trademarks</h3><div class="trademark"><p>OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos.</p><p>Product is based on a published Khronos Specification, and has passed the Khronos Conformance Testing Process. Current conformance status can be found at <a href="https://www.khronos.org/conformance">https://www.khronos.org/conformance</a>.</p></div></section>
</section>

<section>
<a id="Contacting_Intel"><h2>Contacting Intel</h2></a>
<p>Although we have made every effort to ensure that this design example works
correctly, there might be problems that we have not encountered. If you have
a question or problem that is not answered by the information provided in 
this readme file or the example's documentation, please contact Intel
support (<a href="https://www.intel.com/content/www/us/en/programmable/support/support-resources.html">Intel&reg; FPGA Support</a>).</p>

</section>

</body>
</html>
