// Seed: 3074478481
macromodule module_0;
  supply1 id_1 = 1;
  assign module_1.id_2 = 0;
  parameter id_2 = -1;
  if (-1'h0) parameter id_4 = ~id_1;
  else wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wire id_0
);
  assign id_0 = -1 >> id_2 + id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  always id_6 = 1;
  wire id_9;
  parameter id_10 = id_2;
  initial begin : LABEL_0
    id_7 <= -1;
  end
  module_0 modCall_1 ();
  assign id_6 = -1;
  wire id_11 = id_9;
endmodule
