
---------- Begin Simulation Statistics ----------
host_inst_rate                                 365215                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402612                       # Number of bytes of host memory used
host_seconds                                    54.76                       # Real time elapsed on the host
host_tick_rate                              316569850                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.017336                       # Number of seconds simulated
sim_ticks                                 17336160500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3279024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 21899.608719                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 18861.755294                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3221265                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1264899500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.017615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                57759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              2132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1049204000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.016964                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           55626                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2972399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 18500.948407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 15386.624456                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2969763                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency      48768500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.000887                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                2636                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     38882000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.000850                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           2527                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 16996.987952                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 106.884696                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             166                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      2821500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6251423                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 21751.270801                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 18710.745791                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6191028                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      1313668000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.009661                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 60395                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               2241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1088086000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.009302                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            58153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.975098                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            998.500331                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6251423                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 21751.270801                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 18710.745791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6191028                       # number of overall hits
system.cpu.dcache.overall_miss_latency     1313668000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.009661                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                60395                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              2241                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1088086000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.009302                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           58153                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  56901                       # number of replacements
system.cpu.dcache.sampled_refs                  57925                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                998.500331                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6191296                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           503807722500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     2467                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11905042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        48000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 57187.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11905029                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         624000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   13                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       457500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        20500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                    1322781                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        20500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11905042                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        48000                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 57187.500000                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11905029                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          624000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    13                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       457500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012826                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.566830                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11905042                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        48000                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 57187.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11905029                       # number of overall hits
system.cpu.icache.overall_miss_latency         624000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   13                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       457500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.566830                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11905029                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 41481.537737                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       352302700                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  8493                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            57750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        42000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2292                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               346500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.002611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          6                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          252000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.002611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     6                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      55636                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       56296.909963                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40328.413087                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          46251                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              528346500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.168686                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         9385                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency         378401500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.168650                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    9383                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56541.484716                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40504.366812                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            12948000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       229                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency        9275500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  229                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     2467                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         2467                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.643002                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       57934                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        56297.838356                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40329.481308                       # average overall mshr miss latency
system.l2.demand_hits                           48543                       # number of demand (read+write) hits
system.l2.demand_miss_latency               528693000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.162098                       # miss rate for demand accesses
system.l2.demand_misses                          9391                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          378653500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.162064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     9389                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.516125                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.043357                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   8456.188286                       # Average occupied blocks per context
system.l2.occ_blocks::1                    710.354312                       # Average occupied blocks per context
system.l2.overall_accesses                      57934                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       56297.838356                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40876.646908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          48543                       # number of overall hits
system.l2.overall_miss_latency              528693000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.162098                       # miss rate for overall accesses
system.l2.overall_misses                         9391                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         730956200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.308662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   17882                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.353703                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          3004                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher           92                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified         8585                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             8493                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           3270                       # number of replacements
system.l2.sampled_refs                          17762                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       9166.542599                       # Cycle average of tags in use
system.l2.total_refs                            46945                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                              347                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3032396                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3023144                       # DTB hits
system.switch_cpus.dtb.data_misses               9252                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1557076                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1547977                       # DTB read hits
system.switch_cpus.dtb.read_misses               9099                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1475320                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1475167                       # DTB write hits
system.switch_cpus.dtb.write_misses               153                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10009255                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10009254                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27581481                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3032396                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1752369                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1759009                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        78085                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1958519                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1969660                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1540870                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        59273                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6777916                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.498275                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.783061                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2236479     33.00%     33.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2902860     42.83%     75.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2        85917      1.27%     77.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        60472      0.89%     77.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       745388     11.00%     88.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       683305     10.08%     99.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         2741      0.04%     99.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         1481      0.02%     99.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        59273      0.87%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6777916                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10155184                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1572087                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3069319                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        78080                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10155184                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2020032                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.709084                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.709084                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles        26162                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           24                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        10964                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13095097                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3787648                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2962770                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       308610                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           17                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles         1335                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3543003                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3524275                       # DTB hits
system.switch_cpus_1.dtb.data_misses            18728                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1830726                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1812850                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            17876                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1712277                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1711425                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             852                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1969660                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1895786                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4882593                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        29282                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13228666                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         93772                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.277775                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1895786                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1752369                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.865600                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      7086526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.866735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.774554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4099719     57.85%     57.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         895726     12.64%     70.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          69960      0.99%     71.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          32921      0.46%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         297597      4.20%     76.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         682441      9.63%     85.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          17605      0.25%     86.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         538422      7.60%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         452135      6.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      7086526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  4313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1733822                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              399791                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.620749                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3543003                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1712277                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9145886                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11427443                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.745291                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6816349                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.611578                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11449639                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        81150                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles          2067                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1912641                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       145996                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1792895                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12505229                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1830726                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       146916                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11492470                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           17                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       308610                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           66                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked           48                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        81765                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses         4700                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         5550                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       340552                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       295661                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         5550                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7634                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        73516                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.410270                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.410270                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8051142     69.17%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1846471     15.86%     85.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1741774     14.96%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11639387                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         6517                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000560                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         6510     99.89%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead            6      0.09%     99.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite            1      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      7086526                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.642467                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.283169                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      1200554     16.94%     16.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2481943     35.02%     51.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2287129     32.27%     84.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3        80893      1.14%     85.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       874063     12.33%     97.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       133666      1.89%     99.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        22487      0.32%     99.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         5325      0.08%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          466      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      7086526                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.641468                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12105438                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11639387                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1978664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          652                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       861205                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1895787                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1895786                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       707978                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       654784                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1912641                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1792895                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                7090839                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        18405                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6961898                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents           74                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3824944                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents         7285                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          614                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18253004                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12975964                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      8784406                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      2926572                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       308610                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles         7994                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1822499                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts        15474                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                   338                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
