/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx */
#define Rx__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx__0__MASK 0x40u
#define Rx__0__PC CYREG_PRT12_PC6
#define Rx__0__PORT 12u
#define Rx__0__SHIFT 6u
#define Rx__AG CYREG_PRT12_AG
#define Rx__BIE CYREG_PRT12_BIE
#define Rx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx__BYP CYREG_PRT12_BYP
#define Rx__DM0 CYREG_PRT12_DM0
#define Rx__DM1 CYREG_PRT12_DM1
#define Rx__DM2 CYREG_PRT12_DM2
#define Rx__DR CYREG_PRT12_DR
#define Rx__INP_DIS CYREG_PRT12_INP_DIS
#define Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx__MASK 0x40u
#define Rx__PORT 12u
#define Rx__PRT CYREG_PRT12_PRT
#define Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx__PS CYREG_PRT12_PS
#define Rx__SHIFT 6u
#define Rx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx__SLW CYREG_PRT12_SLW

/* Tx */
#define Tx__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx__0__MASK 0x80u
#define Tx__0__PC CYREG_PRT12_PC7
#define Tx__0__PORT 12u
#define Tx__0__SHIFT 7u
#define Tx__AG CYREG_PRT12_AG
#define Tx__BIE CYREG_PRT12_BIE
#define Tx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx__BYP CYREG_PRT12_BYP
#define Tx__DM0 CYREG_PRT12_DM0
#define Tx__DM1 CYREG_PRT12_DM1
#define Tx__DM2 CYREG_PRT12_DM2
#define Tx__DR CYREG_PRT12_DR
#define Tx__INP_DIS CYREG_PRT12_INP_DIS
#define Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx__MASK 0x80u
#define Tx__PORT 12u
#define Tx__PRT CYREG_PRT12_PRT
#define Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx__PS CYREG_PRT12_PS
#define Tx__SHIFT 7u
#define Tx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx__SLW CYREG_PRT12_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT2_PC1
#define LED__0__PORT 2u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT2_SLW

/* PWM1 */
#define PWM1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define PWM1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define PWM1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define PWM1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define PWM1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define PWM1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define PWM1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define PWM1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define PWM1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define PWM1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define PWM1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define PWM1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define PWM1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define PWM1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define PWM1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define PWM1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define PWM1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define PWM1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define PWM1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define PWM1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define PWM1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define PWM1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define PWM1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define PWM1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB11_A0
#define PWM1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB11_A1
#define PWM1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define PWM1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB11_D0
#define PWM1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB11_D1
#define PWM1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define PWM1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB11_F0
#define PWM1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB11_F1

/* PWM2 */
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PWM2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM2_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM2_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM2_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM2_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM2_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM2_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PWM2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PWM2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PWM2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PWM2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PWM2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PWM2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PWM2_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define PWM2_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define PWM2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PWM2_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define PWM2_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define PWM2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PWM2_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define PWM2_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1
#define PWM2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* PWM3 */
#define PWM3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM3_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM3_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM3_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define PWM3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM3_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define PWM3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM3_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM3_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define PWM3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PWM3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PWM3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PWM3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PWM3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PWM3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PWM3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PWM3_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define PWM3_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define PWM3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PWM3_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define PWM3_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define PWM3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PWM3_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define PWM3_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define PWM3_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM3_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM3_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PWM3_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PWM3_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PWM3_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PWM3_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM3_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PWM3_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PWM3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PWM3_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB07_A0
#define PWM3_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB07_A1
#define PWM3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PWM3_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB07_D0
#define PWM3_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB07_D1
#define PWM3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PWM3_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB07_F0
#define PWM3_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB07_F1

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB10_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB08_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB08_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB08_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB08_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB08_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB08_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB10_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x02u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x04u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x04u

/* M1_ADC */
#define M1_ADC__0__INTTYPE CYREG_PICU2_INTTYPE6
#define M1_ADC__0__MASK 0x40u
#define M1_ADC__0__PC CYREG_PRT2_PC6
#define M1_ADC__0__PORT 2u
#define M1_ADC__0__SHIFT 6u
#define M1_ADC__AG CYREG_PRT2_AG
#define M1_ADC__AMUX CYREG_PRT2_AMUX
#define M1_ADC__BIE CYREG_PRT2_BIE
#define M1_ADC__BIT_MASK CYREG_PRT2_BIT_MASK
#define M1_ADC__BYP CYREG_PRT2_BYP
#define M1_ADC__CTL CYREG_PRT2_CTL
#define M1_ADC__DM0 CYREG_PRT2_DM0
#define M1_ADC__DM1 CYREG_PRT2_DM1
#define M1_ADC__DM2 CYREG_PRT2_DM2
#define M1_ADC__DR CYREG_PRT2_DR
#define M1_ADC__INP_DIS CYREG_PRT2_INP_DIS
#define M1_ADC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define M1_ADC__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define M1_ADC__LCD_EN CYREG_PRT2_LCD_EN
#define M1_ADC__MASK 0x40u
#define M1_ADC__PORT 2u
#define M1_ADC__PRT CYREG_PRT2_PRT
#define M1_ADC__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define M1_ADC__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define M1_ADC__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define M1_ADC__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define M1_ADC__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define M1_ADC__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define M1_ADC__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define M1_ADC__PS CYREG_PRT2_PS
#define M1_ADC__SHIFT 6u
#define M1_ADC__SLW CYREG_PRT2_SLW

/* M1_IN1 */
#define M1_IN1__0__INTTYPE CYREG_PICU2_INTTYPE4
#define M1_IN1__0__MASK 0x10u
#define M1_IN1__0__PC CYREG_PRT2_PC4
#define M1_IN1__0__PORT 2u
#define M1_IN1__0__SHIFT 4u
#define M1_IN1__AG CYREG_PRT2_AG
#define M1_IN1__AMUX CYREG_PRT2_AMUX
#define M1_IN1__BIE CYREG_PRT2_BIE
#define M1_IN1__BIT_MASK CYREG_PRT2_BIT_MASK
#define M1_IN1__BYP CYREG_PRT2_BYP
#define M1_IN1__CTL CYREG_PRT2_CTL
#define M1_IN1__DM0 CYREG_PRT2_DM0
#define M1_IN1__DM1 CYREG_PRT2_DM1
#define M1_IN1__DM2 CYREG_PRT2_DM2
#define M1_IN1__DR CYREG_PRT2_DR
#define M1_IN1__INP_DIS CYREG_PRT2_INP_DIS
#define M1_IN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define M1_IN1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define M1_IN1__LCD_EN CYREG_PRT2_LCD_EN
#define M1_IN1__MASK 0x10u
#define M1_IN1__PORT 2u
#define M1_IN1__PRT CYREG_PRT2_PRT
#define M1_IN1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define M1_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define M1_IN1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define M1_IN1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define M1_IN1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define M1_IN1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define M1_IN1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define M1_IN1__PS CYREG_PRT2_PS
#define M1_IN1__SHIFT 4u
#define M1_IN1__SLW CYREG_PRT2_SLW

/* M1_IN2 */
#define M1_IN2__0__INTTYPE CYREG_PICU2_INTTYPE3
#define M1_IN2__0__MASK 0x08u
#define M1_IN2__0__PC CYREG_PRT2_PC3
#define M1_IN2__0__PORT 2u
#define M1_IN2__0__SHIFT 3u
#define M1_IN2__AG CYREG_PRT2_AG
#define M1_IN2__AMUX CYREG_PRT2_AMUX
#define M1_IN2__BIE CYREG_PRT2_BIE
#define M1_IN2__BIT_MASK CYREG_PRT2_BIT_MASK
#define M1_IN2__BYP CYREG_PRT2_BYP
#define M1_IN2__CTL CYREG_PRT2_CTL
#define M1_IN2__DM0 CYREG_PRT2_DM0
#define M1_IN2__DM1 CYREG_PRT2_DM1
#define M1_IN2__DM2 CYREG_PRT2_DM2
#define M1_IN2__DR CYREG_PRT2_DR
#define M1_IN2__INP_DIS CYREG_PRT2_INP_DIS
#define M1_IN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define M1_IN2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define M1_IN2__LCD_EN CYREG_PRT2_LCD_EN
#define M1_IN2__MASK 0x08u
#define M1_IN2__PORT 2u
#define M1_IN2__PRT CYREG_PRT2_PRT
#define M1_IN2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define M1_IN2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define M1_IN2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define M1_IN2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define M1_IN2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define M1_IN2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define M1_IN2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define M1_IN2__PS CYREG_PRT2_PS
#define M1_IN2__SHIFT 3u
#define M1_IN2__SLW CYREG_PRT2_SLW

/* M1_PWM */
#define M1_PWM__0__INTTYPE CYREG_PICU2_INTTYPE5
#define M1_PWM__0__MASK 0x20u
#define M1_PWM__0__PC CYREG_PRT2_PC5
#define M1_PWM__0__PORT 2u
#define M1_PWM__0__SHIFT 5u
#define M1_PWM__AG CYREG_PRT2_AG
#define M1_PWM__AMUX CYREG_PRT2_AMUX
#define M1_PWM__BIE CYREG_PRT2_BIE
#define M1_PWM__BIT_MASK CYREG_PRT2_BIT_MASK
#define M1_PWM__BYP CYREG_PRT2_BYP
#define M1_PWM__CTL CYREG_PRT2_CTL
#define M1_PWM__DM0 CYREG_PRT2_DM0
#define M1_PWM__DM1 CYREG_PRT2_DM1
#define M1_PWM__DM2 CYREG_PRT2_DM2
#define M1_PWM__DR CYREG_PRT2_DR
#define M1_PWM__INP_DIS CYREG_PRT2_INP_DIS
#define M1_PWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define M1_PWM__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define M1_PWM__LCD_EN CYREG_PRT2_LCD_EN
#define M1_PWM__MASK 0x20u
#define M1_PWM__PORT 2u
#define M1_PWM__PRT CYREG_PRT2_PRT
#define M1_PWM__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define M1_PWM__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define M1_PWM__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define M1_PWM__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define M1_PWM__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define M1_PWM__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define M1_PWM__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define M1_PWM__PS CYREG_PRT2_PS
#define M1_PWM__SHIFT 5u
#define M1_PWM__SLW CYREG_PRT2_SLW

/* M2_ADC */
#define M2_ADC__0__INTTYPE CYREG_PICU2_INTTYPE7
#define M2_ADC__0__MASK 0x80u
#define M2_ADC__0__PC CYREG_PRT2_PC7
#define M2_ADC__0__PORT 2u
#define M2_ADC__0__SHIFT 7u
#define M2_ADC__AG CYREG_PRT2_AG
#define M2_ADC__AMUX CYREG_PRT2_AMUX
#define M2_ADC__BIE CYREG_PRT2_BIE
#define M2_ADC__BIT_MASK CYREG_PRT2_BIT_MASK
#define M2_ADC__BYP CYREG_PRT2_BYP
#define M2_ADC__CTL CYREG_PRT2_CTL
#define M2_ADC__DM0 CYREG_PRT2_DM0
#define M2_ADC__DM1 CYREG_PRT2_DM1
#define M2_ADC__DM2 CYREG_PRT2_DM2
#define M2_ADC__DR CYREG_PRT2_DR
#define M2_ADC__INP_DIS CYREG_PRT2_INP_DIS
#define M2_ADC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define M2_ADC__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define M2_ADC__LCD_EN CYREG_PRT2_LCD_EN
#define M2_ADC__MASK 0x80u
#define M2_ADC__PORT 2u
#define M2_ADC__PRT CYREG_PRT2_PRT
#define M2_ADC__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define M2_ADC__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define M2_ADC__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define M2_ADC__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define M2_ADC__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define M2_ADC__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define M2_ADC__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define M2_ADC__PS CYREG_PRT2_PS
#define M2_ADC__SHIFT 7u
#define M2_ADC__SLW CYREG_PRT2_SLW

/* M2_IN1 */
#define M2_IN1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define M2_IN1__0__MASK 0x02u
#define M2_IN1__0__PC CYREG_PRT12_PC1
#define M2_IN1__0__PORT 12u
#define M2_IN1__0__SHIFT 1u
#define M2_IN1__AG CYREG_PRT12_AG
#define M2_IN1__BIE CYREG_PRT12_BIE
#define M2_IN1__BIT_MASK CYREG_PRT12_BIT_MASK
#define M2_IN1__BYP CYREG_PRT12_BYP
#define M2_IN1__DM0 CYREG_PRT12_DM0
#define M2_IN1__DM1 CYREG_PRT12_DM1
#define M2_IN1__DM2 CYREG_PRT12_DM2
#define M2_IN1__DR CYREG_PRT12_DR
#define M2_IN1__INP_DIS CYREG_PRT12_INP_DIS
#define M2_IN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define M2_IN1__MASK 0x02u
#define M2_IN1__PORT 12u
#define M2_IN1__PRT CYREG_PRT12_PRT
#define M2_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define M2_IN1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define M2_IN1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define M2_IN1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define M2_IN1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define M2_IN1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define M2_IN1__PS CYREG_PRT12_PS
#define M2_IN1__SHIFT 1u
#define M2_IN1__SIO_CFG CYREG_PRT12_SIO_CFG
#define M2_IN1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define M2_IN1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define M2_IN1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define M2_IN1__SLW CYREG_PRT12_SLW

/* M2_IN2 */
#define M2_IN2__0__INTTYPE CYREG_PICU12_INTTYPE2
#define M2_IN2__0__MASK 0x04u
#define M2_IN2__0__PC CYREG_PRT12_PC2
#define M2_IN2__0__PORT 12u
#define M2_IN2__0__SHIFT 2u
#define M2_IN2__AG CYREG_PRT12_AG
#define M2_IN2__BIE CYREG_PRT12_BIE
#define M2_IN2__BIT_MASK CYREG_PRT12_BIT_MASK
#define M2_IN2__BYP CYREG_PRT12_BYP
#define M2_IN2__DM0 CYREG_PRT12_DM0
#define M2_IN2__DM1 CYREG_PRT12_DM1
#define M2_IN2__DM2 CYREG_PRT12_DM2
#define M2_IN2__DR CYREG_PRT12_DR
#define M2_IN2__INP_DIS CYREG_PRT12_INP_DIS
#define M2_IN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define M2_IN2__MASK 0x04u
#define M2_IN2__PORT 12u
#define M2_IN2__PRT CYREG_PRT12_PRT
#define M2_IN2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define M2_IN2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define M2_IN2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define M2_IN2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define M2_IN2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define M2_IN2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define M2_IN2__PS CYREG_PRT12_PS
#define M2_IN2__SHIFT 2u
#define M2_IN2__SIO_CFG CYREG_PRT12_SIO_CFG
#define M2_IN2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define M2_IN2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define M2_IN2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define M2_IN2__SLW CYREG_PRT12_SLW

/* M2_PWM */
#define M2_PWM__0__INTTYPE CYREG_PICU12_INTTYPE0
#define M2_PWM__0__MASK 0x01u
#define M2_PWM__0__PC CYREG_PRT12_PC0
#define M2_PWM__0__PORT 12u
#define M2_PWM__0__SHIFT 0u
#define M2_PWM__AG CYREG_PRT12_AG
#define M2_PWM__BIE CYREG_PRT12_BIE
#define M2_PWM__BIT_MASK CYREG_PRT12_BIT_MASK
#define M2_PWM__BYP CYREG_PRT12_BYP
#define M2_PWM__DM0 CYREG_PRT12_DM0
#define M2_PWM__DM1 CYREG_PRT12_DM1
#define M2_PWM__DM2 CYREG_PRT12_DM2
#define M2_PWM__DR CYREG_PRT12_DR
#define M2_PWM__INP_DIS CYREG_PRT12_INP_DIS
#define M2_PWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define M2_PWM__MASK 0x01u
#define M2_PWM__PORT 12u
#define M2_PWM__PRT CYREG_PRT12_PRT
#define M2_PWM__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define M2_PWM__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define M2_PWM__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define M2_PWM__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define M2_PWM__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define M2_PWM__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define M2_PWM__PS CYREG_PRT12_PS
#define M2_PWM__SHIFT 0u
#define M2_PWM__SIO_CFG CYREG_PRT12_SIO_CFG
#define M2_PWM__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define M2_PWM__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define M2_PWM__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define M2_PWM__SLW CYREG_PRT12_SLW

/* M3_ADC */
#define M3_ADC__0__INTTYPE CYREG_PICU1_INTTYPE4
#define M3_ADC__0__MASK 0x10u
#define M3_ADC__0__PC CYREG_PRT1_PC4
#define M3_ADC__0__PORT 1u
#define M3_ADC__0__SHIFT 4u
#define M3_ADC__AG CYREG_PRT1_AG
#define M3_ADC__AMUX CYREG_PRT1_AMUX
#define M3_ADC__BIE CYREG_PRT1_BIE
#define M3_ADC__BIT_MASK CYREG_PRT1_BIT_MASK
#define M3_ADC__BYP CYREG_PRT1_BYP
#define M3_ADC__CTL CYREG_PRT1_CTL
#define M3_ADC__DM0 CYREG_PRT1_DM0
#define M3_ADC__DM1 CYREG_PRT1_DM1
#define M3_ADC__DM2 CYREG_PRT1_DM2
#define M3_ADC__DR CYREG_PRT1_DR
#define M3_ADC__INP_DIS CYREG_PRT1_INP_DIS
#define M3_ADC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define M3_ADC__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define M3_ADC__LCD_EN CYREG_PRT1_LCD_EN
#define M3_ADC__MASK 0x10u
#define M3_ADC__PORT 1u
#define M3_ADC__PRT CYREG_PRT1_PRT
#define M3_ADC__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define M3_ADC__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define M3_ADC__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define M3_ADC__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define M3_ADC__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define M3_ADC__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define M3_ADC__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define M3_ADC__PS CYREG_PRT1_PS
#define M3_ADC__SHIFT 4u
#define M3_ADC__SLW CYREG_PRT1_SLW

/* M3_IN1 */
#define M3_IN1__0__INTTYPE CYREG_PICU1_INTTYPE6
#define M3_IN1__0__MASK 0x40u
#define M3_IN1__0__PC CYREG_PRT1_PC6
#define M3_IN1__0__PORT 1u
#define M3_IN1__0__SHIFT 6u
#define M3_IN1__AG CYREG_PRT1_AG
#define M3_IN1__AMUX CYREG_PRT1_AMUX
#define M3_IN1__BIE CYREG_PRT1_BIE
#define M3_IN1__BIT_MASK CYREG_PRT1_BIT_MASK
#define M3_IN1__BYP CYREG_PRT1_BYP
#define M3_IN1__CTL CYREG_PRT1_CTL
#define M3_IN1__DM0 CYREG_PRT1_DM0
#define M3_IN1__DM1 CYREG_PRT1_DM1
#define M3_IN1__DM2 CYREG_PRT1_DM2
#define M3_IN1__DR CYREG_PRT1_DR
#define M3_IN1__INP_DIS CYREG_PRT1_INP_DIS
#define M3_IN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define M3_IN1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define M3_IN1__LCD_EN CYREG_PRT1_LCD_EN
#define M3_IN1__MASK 0x40u
#define M3_IN1__PORT 1u
#define M3_IN1__PRT CYREG_PRT1_PRT
#define M3_IN1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define M3_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define M3_IN1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define M3_IN1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define M3_IN1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define M3_IN1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define M3_IN1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define M3_IN1__PS CYREG_PRT1_PS
#define M3_IN1__SHIFT 6u
#define M3_IN1__SLW CYREG_PRT1_SLW

/* M3_IN2 */
#define M3_IN2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define M3_IN2__0__MASK 0x20u
#define M3_IN2__0__PC CYREG_PRT1_PC5
#define M3_IN2__0__PORT 1u
#define M3_IN2__0__SHIFT 5u
#define M3_IN2__AG CYREG_PRT1_AG
#define M3_IN2__AMUX CYREG_PRT1_AMUX
#define M3_IN2__BIE CYREG_PRT1_BIE
#define M3_IN2__BIT_MASK CYREG_PRT1_BIT_MASK
#define M3_IN2__BYP CYREG_PRT1_BYP
#define M3_IN2__CTL CYREG_PRT1_CTL
#define M3_IN2__DM0 CYREG_PRT1_DM0
#define M3_IN2__DM1 CYREG_PRT1_DM1
#define M3_IN2__DM2 CYREG_PRT1_DM2
#define M3_IN2__DR CYREG_PRT1_DR
#define M3_IN2__INP_DIS CYREG_PRT1_INP_DIS
#define M3_IN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define M3_IN2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define M3_IN2__LCD_EN CYREG_PRT1_LCD_EN
#define M3_IN2__MASK 0x20u
#define M3_IN2__PORT 1u
#define M3_IN2__PRT CYREG_PRT1_PRT
#define M3_IN2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define M3_IN2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define M3_IN2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define M3_IN2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define M3_IN2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define M3_IN2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define M3_IN2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define M3_IN2__PS CYREG_PRT1_PS
#define M3_IN2__SHIFT 5u
#define M3_IN2__SLW CYREG_PRT1_SLW

/* M3_PWM */
#define M3_PWM__0__INTTYPE CYREG_PICU1_INTTYPE7
#define M3_PWM__0__MASK 0x80u
#define M3_PWM__0__PC CYREG_PRT1_PC7
#define M3_PWM__0__PORT 1u
#define M3_PWM__0__SHIFT 7u
#define M3_PWM__AG CYREG_PRT1_AG
#define M3_PWM__AMUX CYREG_PRT1_AMUX
#define M3_PWM__BIE CYREG_PRT1_BIE
#define M3_PWM__BIT_MASK CYREG_PRT1_BIT_MASK
#define M3_PWM__BYP CYREG_PRT1_BYP
#define M3_PWM__CTL CYREG_PRT1_CTL
#define M3_PWM__DM0 CYREG_PRT1_DM0
#define M3_PWM__DM1 CYREG_PRT1_DM1
#define M3_PWM__DM2 CYREG_PRT1_DM2
#define M3_PWM__DR CYREG_PRT1_DR
#define M3_PWM__INP_DIS CYREG_PRT1_INP_DIS
#define M3_PWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define M3_PWM__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define M3_PWM__LCD_EN CYREG_PRT1_LCD_EN
#define M3_PWM__MASK 0x80u
#define M3_PWM__PORT 1u
#define M3_PWM__PRT CYREG_PRT1_PRT
#define M3_PWM__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define M3_PWM__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define M3_PWM__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define M3_PWM__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define M3_PWM__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define M3_PWM__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define M3_PWM__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define M3_PWM__PS CYREG_PRT1_PS
#define M3_PWM__SHIFT 7u
#define M3_PWM__SLW CYREG_PRT1_SLW

/* M4_ADC */
#define M4_ADC__0__INTTYPE CYREG_PICU0_INTTYPE4
#define M4_ADC__0__MASK 0x10u
#define M4_ADC__0__PC CYREG_PRT0_PC4
#define M4_ADC__0__PORT 0u
#define M4_ADC__0__SHIFT 4u
#define M4_ADC__AG CYREG_PRT0_AG
#define M4_ADC__AMUX CYREG_PRT0_AMUX
#define M4_ADC__BIE CYREG_PRT0_BIE
#define M4_ADC__BIT_MASK CYREG_PRT0_BIT_MASK
#define M4_ADC__BYP CYREG_PRT0_BYP
#define M4_ADC__CTL CYREG_PRT0_CTL
#define M4_ADC__DM0 CYREG_PRT0_DM0
#define M4_ADC__DM1 CYREG_PRT0_DM1
#define M4_ADC__DM2 CYREG_PRT0_DM2
#define M4_ADC__DR CYREG_PRT0_DR
#define M4_ADC__INP_DIS CYREG_PRT0_INP_DIS
#define M4_ADC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define M4_ADC__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define M4_ADC__LCD_EN CYREG_PRT0_LCD_EN
#define M4_ADC__MASK 0x10u
#define M4_ADC__PORT 0u
#define M4_ADC__PRT CYREG_PRT0_PRT
#define M4_ADC__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define M4_ADC__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define M4_ADC__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define M4_ADC__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define M4_ADC__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define M4_ADC__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define M4_ADC__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define M4_ADC__PS CYREG_PRT0_PS
#define M4_ADC__SHIFT 4u
#define M4_ADC__SLW CYREG_PRT0_SLW

/* M4_IN1 */
#define M4_IN1__0__INTTYPE CYREG_PICU0_INTTYPE6
#define M4_IN1__0__MASK 0x40u
#define M4_IN1__0__PC CYREG_PRT0_PC6
#define M4_IN1__0__PORT 0u
#define M4_IN1__0__SHIFT 6u
#define M4_IN1__AG CYREG_PRT0_AG
#define M4_IN1__AMUX CYREG_PRT0_AMUX
#define M4_IN1__BIE CYREG_PRT0_BIE
#define M4_IN1__BIT_MASK CYREG_PRT0_BIT_MASK
#define M4_IN1__BYP CYREG_PRT0_BYP
#define M4_IN1__CTL CYREG_PRT0_CTL
#define M4_IN1__DM0 CYREG_PRT0_DM0
#define M4_IN1__DM1 CYREG_PRT0_DM1
#define M4_IN1__DM2 CYREG_PRT0_DM2
#define M4_IN1__DR CYREG_PRT0_DR
#define M4_IN1__INP_DIS CYREG_PRT0_INP_DIS
#define M4_IN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define M4_IN1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define M4_IN1__LCD_EN CYREG_PRT0_LCD_EN
#define M4_IN1__MASK 0x40u
#define M4_IN1__PORT 0u
#define M4_IN1__PRT CYREG_PRT0_PRT
#define M4_IN1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define M4_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define M4_IN1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define M4_IN1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define M4_IN1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define M4_IN1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define M4_IN1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define M4_IN1__PS CYREG_PRT0_PS
#define M4_IN1__SHIFT 6u
#define M4_IN1__SLW CYREG_PRT0_SLW

/* M4_IN2 */
#define M4_IN2__0__INTTYPE CYREG_PICU0_INTTYPE7
#define M4_IN2__0__MASK 0x80u
#define M4_IN2__0__PC CYREG_PRT0_PC7
#define M4_IN2__0__PORT 0u
#define M4_IN2__0__SHIFT 7u
#define M4_IN2__AG CYREG_PRT0_AG
#define M4_IN2__AMUX CYREG_PRT0_AMUX
#define M4_IN2__BIE CYREG_PRT0_BIE
#define M4_IN2__BIT_MASK CYREG_PRT0_BIT_MASK
#define M4_IN2__BYP CYREG_PRT0_BYP
#define M4_IN2__CTL CYREG_PRT0_CTL
#define M4_IN2__DM0 CYREG_PRT0_DM0
#define M4_IN2__DM1 CYREG_PRT0_DM1
#define M4_IN2__DM2 CYREG_PRT0_DM2
#define M4_IN2__DR CYREG_PRT0_DR
#define M4_IN2__INP_DIS CYREG_PRT0_INP_DIS
#define M4_IN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define M4_IN2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define M4_IN2__LCD_EN CYREG_PRT0_LCD_EN
#define M4_IN2__MASK 0x80u
#define M4_IN2__PORT 0u
#define M4_IN2__PRT CYREG_PRT0_PRT
#define M4_IN2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define M4_IN2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define M4_IN2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define M4_IN2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define M4_IN2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define M4_IN2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define M4_IN2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define M4_IN2__PS CYREG_PRT0_PS
#define M4_IN2__SHIFT 7u
#define M4_IN2__SLW CYREG_PRT0_SLW

/* M4_PWM */
#define M4_PWM__0__INTTYPE CYREG_PICU0_INTTYPE5
#define M4_PWM__0__MASK 0x20u
#define M4_PWM__0__PC CYREG_PRT0_PC5
#define M4_PWM__0__PORT 0u
#define M4_PWM__0__SHIFT 5u
#define M4_PWM__AG CYREG_PRT0_AG
#define M4_PWM__AMUX CYREG_PRT0_AMUX
#define M4_PWM__BIE CYREG_PRT0_BIE
#define M4_PWM__BIT_MASK CYREG_PRT0_BIT_MASK
#define M4_PWM__BYP CYREG_PRT0_BYP
#define M4_PWM__CTL CYREG_PRT0_CTL
#define M4_PWM__DM0 CYREG_PRT0_DM0
#define M4_PWM__DM1 CYREG_PRT0_DM1
#define M4_PWM__DM2 CYREG_PRT0_DM2
#define M4_PWM__DR CYREG_PRT0_DR
#define M4_PWM__INP_DIS CYREG_PRT0_INP_DIS
#define M4_PWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define M4_PWM__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define M4_PWM__LCD_EN CYREG_PRT0_LCD_EN
#define M4_PWM__MASK 0x20u
#define M4_PWM__PORT 0u
#define M4_PWM__PRT CYREG_PRT0_PRT
#define M4_PWM__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define M4_PWM__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define M4_PWM__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define M4_PWM__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define M4_PWM__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define M4_PWM__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define M4_PWM__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define M4_PWM__PS CYREG_PRT0_PS
#define M4_PWM__SHIFT 5u
#define M4_PWM__SLW CYREG_PRT0_SLW

/* M5_ADC */
#define M5_ADC__0__INTTYPE CYREG_PICU15_INTTYPE5
#define M5_ADC__0__MASK 0x20u
#define M5_ADC__0__PC CYREG_IO_PC_PRT15_PC5
#define M5_ADC__0__PORT 15u
#define M5_ADC__0__SHIFT 5u
#define M5_ADC__AG CYREG_PRT15_AG
#define M5_ADC__AMUX CYREG_PRT15_AMUX
#define M5_ADC__BIE CYREG_PRT15_BIE
#define M5_ADC__BIT_MASK CYREG_PRT15_BIT_MASK
#define M5_ADC__BYP CYREG_PRT15_BYP
#define M5_ADC__CTL CYREG_PRT15_CTL
#define M5_ADC__DM0 CYREG_PRT15_DM0
#define M5_ADC__DM1 CYREG_PRT15_DM1
#define M5_ADC__DM2 CYREG_PRT15_DM2
#define M5_ADC__DR CYREG_PRT15_DR
#define M5_ADC__INP_DIS CYREG_PRT15_INP_DIS
#define M5_ADC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define M5_ADC__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define M5_ADC__LCD_EN CYREG_PRT15_LCD_EN
#define M5_ADC__MASK 0x20u
#define M5_ADC__PORT 15u
#define M5_ADC__PRT CYREG_PRT15_PRT
#define M5_ADC__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define M5_ADC__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define M5_ADC__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define M5_ADC__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define M5_ADC__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define M5_ADC__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define M5_ADC__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define M5_ADC__PS CYREG_PRT15_PS
#define M5_ADC__SHIFT 5u
#define M5_ADC__SLW CYREG_PRT15_SLW

/* M5_IN1 */
#define M5_IN1__0__INTTYPE CYREG_PICU15_INTTYPE2
#define M5_IN1__0__MASK 0x04u
#define M5_IN1__0__PC CYREG_IO_PC_PRT15_PC2
#define M5_IN1__0__PORT 15u
#define M5_IN1__0__SHIFT 2u
#define M5_IN1__AG CYREG_PRT15_AG
#define M5_IN1__AMUX CYREG_PRT15_AMUX
#define M5_IN1__BIE CYREG_PRT15_BIE
#define M5_IN1__BIT_MASK CYREG_PRT15_BIT_MASK
#define M5_IN1__BYP CYREG_PRT15_BYP
#define M5_IN1__CTL CYREG_PRT15_CTL
#define M5_IN1__DM0 CYREG_PRT15_DM0
#define M5_IN1__DM1 CYREG_PRT15_DM1
#define M5_IN1__DM2 CYREG_PRT15_DM2
#define M5_IN1__DR CYREG_PRT15_DR
#define M5_IN1__INP_DIS CYREG_PRT15_INP_DIS
#define M5_IN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define M5_IN1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define M5_IN1__LCD_EN CYREG_PRT15_LCD_EN
#define M5_IN1__MASK 0x04u
#define M5_IN1__PORT 15u
#define M5_IN1__PRT CYREG_PRT15_PRT
#define M5_IN1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define M5_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define M5_IN1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define M5_IN1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define M5_IN1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define M5_IN1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define M5_IN1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define M5_IN1__PS CYREG_PRT15_PS
#define M5_IN1__SHIFT 2u
#define M5_IN1__SLW CYREG_PRT15_SLW

/* M5_IN2 */
#define M5_IN2__0__INTTYPE CYREG_PICU15_INTTYPE3
#define M5_IN2__0__MASK 0x08u
#define M5_IN2__0__PC CYREG_IO_PC_PRT15_PC3
#define M5_IN2__0__PORT 15u
#define M5_IN2__0__SHIFT 3u
#define M5_IN2__AG CYREG_PRT15_AG
#define M5_IN2__AMUX CYREG_PRT15_AMUX
#define M5_IN2__BIE CYREG_PRT15_BIE
#define M5_IN2__BIT_MASK CYREG_PRT15_BIT_MASK
#define M5_IN2__BYP CYREG_PRT15_BYP
#define M5_IN2__CTL CYREG_PRT15_CTL
#define M5_IN2__DM0 CYREG_PRT15_DM0
#define M5_IN2__DM1 CYREG_PRT15_DM1
#define M5_IN2__DM2 CYREG_PRT15_DM2
#define M5_IN2__DR CYREG_PRT15_DR
#define M5_IN2__INP_DIS CYREG_PRT15_INP_DIS
#define M5_IN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define M5_IN2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define M5_IN2__LCD_EN CYREG_PRT15_LCD_EN
#define M5_IN2__MASK 0x08u
#define M5_IN2__PORT 15u
#define M5_IN2__PRT CYREG_PRT15_PRT
#define M5_IN2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define M5_IN2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define M5_IN2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define M5_IN2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define M5_IN2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define M5_IN2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define M5_IN2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define M5_IN2__PS CYREG_PRT15_PS
#define M5_IN2__SHIFT 3u
#define M5_IN2__SLW CYREG_PRT15_SLW

/* M5_PWM */
#define M5_PWM__0__INTTYPE CYREG_PICU15_INTTYPE1
#define M5_PWM__0__MASK 0x02u
#define M5_PWM__0__PC CYREG_IO_PC_PRT15_PC1
#define M5_PWM__0__PORT 15u
#define M5_PWM__0__SHIFT 1u
#define M5_PWM__AG CYREG_PRT15_AG
#define M5_PWM__AMUX CYREG_PRT15_AMUX
#define M5_PWM__BIE CYREG_PRT15_BIE
#define M5_PWM__BIT_MASK CYREG_PRT15_BIT_MASK
#define M5_PWM__BYP CYREG_PRT15_BYP
#define M5_PWM__CTL CYREG_PRT15_CTL
#define M5_PWM__DM0 CYREG_PRT15_DM0
#define M5_PWM__DM1 CYREG_PRT15_DM1
#define M5_PWM__DM2 CYREG_PRT15_DM2
#define M5_PWM__DR CYREG_PRT15_DR
#define M5_PWM__INP_DIS CYREG_PRT15_INP_DIS
#define M5_PWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define M5_PWM__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define M5_PWM__LCD_EN CYREG_PRT15_LCD_EN
#define M5_PWM__MASK 0x02u
#define M5_PWM__PORT 15u
#define M5_PWM__PRT CYREG_PRT15_PRT
#define M5_PWM__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define M5_PWM__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define M5_PWM__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define M5_PWM__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define M5_PWM__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define M5_PWM__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define M5_PWM__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define M5_PWM__PS CYREG_PRT15_PS
#define M5_PWM__SHIFT 1u
#define M5_PWM__SLW CYREG_PRT15_SLW

/* M6_ADC */
#define M6_ADC__0__INTTYPE CYREG_PICU15_INTTYPE0
#define M6_ADC__0__MASK 0x01u
#define M6_ADC__0__PC CYREG_IO_PC_PRT15_PC0
#define M6_ADC__0__PORT 15u
#define M6_ADC__0__SHIFT 0u
#define M6_ADC__AG CYREG_PRT15_AG
#define M6_ADC__AMUX CYREG_PRT15_AMUX
#define M6_ADC__BIE CYREG_PRT15_BIE
#define M6_ADC__BIT_MASK CYREG_PRT15_BIT_MASK
#define M6_ADC__BYP CYREG_PRT15_BYP
#define M6_ADC__CTL CYREG_PRT15_CTL
#define M6_ADC__DM0 CYREG_PRT15_DM0
#define M6_ADC__DM1 CYREG_PRT15_DM1
#define M6_ADC__DM2 CYREG_PRT15_DM2
#define M6_ADC__DR CYREG_PRT15_DR
#define M6_ADC__INP_DIS CYREG_PRT15_INP_DIS
#define M6_ADC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define M6_ADC__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define M6_ADC__LCD_EN CYREG_PRT15_LCD_EN
#define M6_ADC__MASK 0x01u
#define M6_ADC__PORT 15u
#define M6_ADC__PRT CYREG_PRT15_PRT
#define M6_ADC__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define M6_ADC__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define M6_ADC__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define M6_ADC__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define M6_ADC__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define M6_ADC__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define M6_ADC__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define M6_ADC__PS CYREG_PRT15_PS
#define M6_ADC__SHIFT 0u
#define M6_ADC__SLW CYREG_PRT15_SLW

/* M6_IN1 */
#define M6_IN1__0__INTTYPE CYREG_PICU3_INTTYPE6
#define M6_IN1__0__MASK 0x40u
#define M6_IN1__0__PC CYREG_PRT3_PC6
#define M6_IN1__0__PORT 3u
#define M6_IN1__0__SHIFT 6u
#define M6_IN1__AG CYREG_PRT3_AG
#define M6_IN1__AMUX CYREG_PRT3_AMUX
#define M6_IN1__BIE CYREG_PRT3_BIE
#define M6_IN1__BIT_MASK CYREG_PRT3_BIT_MASK
#define M6_IN1__BYP CYREG_PRT3_BYP
#define M6_IN1__CTL CYREG_PRT3_CTL
#define M6_IN1__DM0 CYREG_PRT3_DM0
#define M6_IN1__DM1 CYREG_PRT3_DM1
#define M6_IN1__DM2 CYREG_PRT3_DM2
#define M6_IN1__DR CYREG_PRT3_DR
#define M6_IN1__INP_DIS CYREG_PRT3_INP_DIS
#define M6_IN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define M6_IN1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define M6_IN1__LCD_EN CYREG_PRT3_LCD_EN
#define M6_IN1__MASK 0x40u
#define M6_IN1__PORT 3u
#define M6_IN1__PRT CYREG_PRT3_PRT
#define M6_IN1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define M6_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define M6_IN1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define M6_IN1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define M6_IN1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define M6_IN1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define M6_IN1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define M6_IN1__PS CYREG_PRT3_PS
#define M6_IN1__SHIFT 6u
#define M6_IN1__SLW CYREG_PRT3_SLW

/* M6_IN2 */
#define M6_IN2__0__INTTYPE CYREG_PICU3_INTTYPE7
#define M6_IN2__0__MASK 0x80u
#define M6_IN2__0__PC CYREG_PRT3_PC7
#define M6_IN2__0__PORT 3u
#define M6_IN2__0__SHIFT 7u
#define M6_IN2__AG CYREG_PRT3_AG
#define M6_IN2__AMUX CYREG_PRT3_AMUX
#define M6_IN2__BIE CYREG_PRT3_BIE
#define M6_IN2__BIT_MASK CYREG_PRT3_BIT_MASK
#define M6_IN2__BYP CYREG_PRT3_BYP
#define M6_IN2__CTL CYREG_PRT3_CTL
#define M6_IN2__DM0 CYREG_PRT3_DM0
#define M6_IN2__DM1 CYREG_PRT3_DM1
#define M6_IN2__DM2 CYREG_PRT3_DM2
#define M6_IN2__DR CYREG_PRT3_DR
#define M6_IN2__INP_DIS CYREG_PRT3_INP_DIS
#define M6_IN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define M6_IN2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define M6_IN2__LCD_EN CYREG_PRT3_LCD_EN
#define M6_IN2__MASK 0x80u
#define M6_IN2__PORT 3u
#define M6_IN2__PRT CYREG_PRT3_PRT
#define M6_IN2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define M6_IN2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define M6_IN2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define M6_IN2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define M6_IN2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define M6_IN2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define M6_IN2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define M6_IN2__PS CYREG_PRT3_PS
#define M6_IN2__SHIFT 7u
#define M6_IN2__SLW CYREG_PRT3_SLW

/* M6_PWM */
#define M6_PWM__0__INTTYPE CYREG_PICU3_INTTYPE5
#define M6_PWM__0__MASK 0x20u
#define M6_PWM__0__PC CYREG_PRT3_PC5
#define M6_PWM__0__PORT 3u
#define M6_PWM__0__SHIFT 5u
#define M6_PWM__AG CYREG_PRT3_AG
#define M6_PWM__AMUX CYREG_PRT3_AMUX
#define M6_PWM__BIE CYREG_PRT3_BIE
#define M6_PWM__BIT_MASK CYREG_PRT3_BIT_MASK
#define M6_PWM__BYP CYREG_PRT3_BYP
#define M6_PWM__CTL CYREG_PRT3_CTL
#define M6_PWM__DM0 CYREG_PRT3_DM0
#define M6_PWM__DM1 CYREG_PRT3_DM1
#define M6_PWM__DM2 CYREG_PRT3_DM2
#define M6_PWM__DR CYREG_PRT3_DR
#define M6_PWM__INP_DIS CYREG_PRT3_INP_DIS
#define M6_PWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define M6_PWM__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define M6_PWM__LCD_EN CYREG_PRT3_LCD_EN
#define M6_PWM__MASK 0x20u
#define M6_PWM__PORT 3u
#define M6_PWM__PRT CYREG_PRT3_PRT
#define M6_PWM__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define M6_PWM__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define M6_PWM__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define M6_PWM__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define M6_PWM__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define M6_PWM__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define M6_PWM__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define M6_PWM__PS CYREG_PRT3_PS
#define M6_PWM__SHIFT 5u
#define M6_PWM__SLW CYREG_PRT3_SLW

/* isr_rx */
#define isr_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_rx__INTC_MASK 0x01u
#define isr_rx__INTC_NUMBER 0u
#define isr_rx__INTC_PRIOR_NUM 7u
#define isr_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* InputPin */
#define InputPin__0__INTTYPE CYREG_PICU2_INTTYPE2
#define InputPin__0__MASK 0x04u
#define InputPin__0__PC CYREG_PRT2_PC2
#define InputPin__0__PORT 2u
#define InputPin__0__SHIFT 2u
#define InputPin__AG CYREG_PRT2_AG
#define InputPin__AMUX CYREG_PRT2_AMUX
#define InputPin__BIE CYREG_PRT2_BIE
#define InputPin__BIT_MASK CYREG_PRT2_BIT_MASK
#define InputPin__BYP CYREG_PRT2_BYP
#define InputPin__CTL CYREG_PRT2_CTL
#define InputPin__DM0 CYREG_PRT2_DM0
#define InputPin__DM1 CYREG_PRT2_DM1
#define InputPin__DM2 CYREG_PRT2_DM2
#define InputPin__DR CYREG_PRT2_DR
#define InputPin__INP_DIS CYREG_PRT2_INP_DIS
#define InputPin__INTSTAT CYREG_PICU2_INTSTAT
#define InputPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define InputPin__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define InputPin__LCD_EN CYREG_PRT2_LCD_EN
#define InputPin__MASK 0x04u
#define InputPin__PORT 2u
#define InputPin__PRT CYREG_PRT2_PRT
#define InputPin__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define InputPin__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define InputPin__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define InputPin__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define InputPin__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define InputPin__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define InputPin__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define InputPin__PS CYREG_PRT2_PS
#define InputPin__SHIFT 2u
#define InputPin__SLW CYREG_PRT2_SLW
#define InputPin__SNAP CYREG_PICU2_SNAP

/* ADC_DelSig_1 */
#define ADC_DelSig_1_Bypass_P32__0__INTTYPE CYREG_PICU3_INTTYPE2
#define ADC_DelSig_1_Bypass_P32__0__MASK 0x04u
#define ADC_DelSig_1_Bypass_P32__0__PC CYREG_PRT3_PC2
#define ADC_DelSig_1_Bypass_P32__0__PORT 3u
#define ADC_DelSig_1_Bypass_P32__0__SHIFT 2u
#define ADC_DelSig_1_Bypass_P32__AG CYREG_PRT3_AG
#define ADC_DelSig_1_Bypass_P32__AMUX CYREG_PRT3_AMUX
#define ADC_DelSig_1_Bypass_P32__BIE CYREG_PRT3_BIE
#define ADC_DelSig_1_Bypass_P32__BIT_MASK CYREG_PRT3_BIT_MASK
#define ADC_DelSig_1_Bypass_P32__BYP CYREG_PRT3_BYP
#define ADC_DelSig_1_Bypass_P32__CTL CYREG_PRT3_CTL
#define ADC_DelSig_1_Bypass_P32__DM0 CYREG_PRT3_DM0
#define ADC_DelSig_1_Bypass_P32__DM1 CYREG_PRT3_DM1
#define ADC_DelSig_1_Bypass_P32__DM2 CYREG_PRT3_DM2
#define ADC_DelSig_1_Bypass_P32__DR CYREG_PRT3_DR
#define ADC_DelSig_1_Bypass_P32__INP_DIS CYREG_PRT3_INP_DIS
#define ADC_DelSig_1_Bypass_P32__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ADC_DelSig_1_Bypass_P32__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ADC_DelSig_1_Bypass_P32__LCD_EN CYREG_PRT3_LCD_EN
#define ADC_DelSig_1_Bypass_P32__MASK 0x04u
#define ADC_DelSig_1_Bypass_P32__PORT 3u
#define ADC_DelSig_1_Bypass_P32__PRT CYREG_PRT3_PRT
#define ADC_DelSig_1_Bypass_P32__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ADC_DelSig_1_Bypass_P32__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ADC_DelSig_1_Bypass_P32__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ADC_DelSig_1_Bypass_P32__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ADC_DelSig_1_Bypass_P32__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ADC_DelSig_1_Bypass_P32__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ADC_DelSig_1_Bypass_P32__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ADC_DelSig_1_Bypass_P32__PS CYREG_PRT3_PS
#define ADC_DelSig_1_Bypass_P32__SHIFT 2u
#define ADC_DelSig_1_Bypass_P32__SLW CYREG_PRT3_SLW
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x00u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* InputInterrupt */
#define InputInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define InputInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define InputInterrupt__INTC_MASK 0x40u
#define InputInterrupt__INTC_NUMBER 6u
#define InputInterrupt__INTC_PRIOR_NUM 7u
#define InputInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define InputInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define InputInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "mother"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
