{"index": 330, "svad": "This property verifies that the signal rHADDR is reset to zero one clock cycle after the active-high reset signal HRESETn is deasserted. The check is triggered on every rising edge of the clock HCLK. When HRESETn is low (indicating reset is active), the property expects that on the next clock cycle, rHADDR must be zero. The property is disabled when HRESETn is high (reset is inactive).", "reference_sva": "property p_rHADDR_reset;\n    @(posedge HCLK) disable iff (HRESETn == 1)\n        (HRESETn == 0) |-> ##1 (rHADDR == 0);\nendproperty\nassert_p_rHADDR_reset: assert property (p_rHADDR_reset) else $error(\"Assertion failed: rHADDR is not 0 one cycle after HRESETn is deasserted\");", "generated_sva": "property p_rHADDR_reset;\n  @(posedge HCLK) disable iff (HRESETn)\n  !HRESETn |=> (rHADDR == '0);\nendproperty\n\nassert property (p_rHADDR_reset);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_rHADDR_reset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `rHADDR`\n\n* **Clocks & Resets:**\n    * Primary Clock: `HCLK` (posedge)\n    * Reset Signal: `HRESETn` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(HRESETn == 0)`\n    * Response condition: `##1 (rHADDR == 0)`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(HRESETn == 0)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 (rHADDR == 0)`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (HRESETn == 1)`\n    * Property is disabled when reset `HRESETn` is active high\n\n* **Assertion Structure:**\n    * `@(posedge HCLK) (HRESETn == 0) |-> ##1 (rHADDR == 0)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_rHADDR_reset;\n    @(posedge HCLK) disable iff (HRESETn == 1)\n        (HRESETn == 0) |-> ##1 (rHADDR == 0);\nendproperty\nassert_p_rHADDR_reset: assert property (p_rHADDR_reset) else $error(\"Assertion failed: rHADDR is not 0 one cycle after HRESETn is deasserted\");\n```\n\n**Summary:**\nProperty `p_rHADDR_reset` uses overlapping implication synchronized to `HCLK`.", "error_message": null, "generation_time": 31.82349681854248, "verification_time": 0.0182797908782959, "from_cache": false}