

================================================================
== Vivado HLS Report for 'g2N_egress'
================================================================
* Date:           Wed Aug 12 00:40:08 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        galapagos_bridge
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.56|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    2|  65537|    2|  65537|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        |  Loop Name  | min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- read_loop  |    0|  65535|         2|          1|          1| 0 ~ 65535 |    yes   |
        +-------------+-----+-------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|     113|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|      78|
|Register             |        -|      -|       56|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|       56|     191|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_176_p2                     |     +    |      0|  0|  39|          32|           1|
    |r_V_fu_190_p2                     |     +    |      0|  0|  24|          17|           2|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |tmp_1_fu_170_p2                   |   icmp   |      0|  0|  20|          32|          32|
    |tmp_last_V_fu_200_p2              |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 113|         119|          73|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_reg_125                |   9|          2|   32|         64|
    |output_V_blk_n           |   9|          2|    1|          2|
    |output_V_din             |  15|          3|   73|        219|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  78|         16|  109|        294|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_125                |  32|   0|   32|          0|
    |tmp_1_reg_222            |   1|   0|    1|          0|
    |tmp_V_reg_216            |  16|   0|   16|          0|
    |tmp_last_V_reg_236       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  56|   0|   56|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     g2N_egress    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     g2N_egress    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     g2N_egress    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     g2N_egress    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     g2N_egress    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     g2N_egress    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     g2N_egress    | return value |
|output_V_din               | out |   73|   ap_fifo  |      output_V     |    pointer   |
|output_V_full_n            |  in |    1|   ap_fifo  |      output_V     |    pointer   |
|output_V_write             | out |    1|   ap_fifo  |      output_V     |    pointer   |
|buffer_storage_V_address0  | out |    9|  ap_memory |  buffer_storage_V |     array    |
|buffer_storage_V_ce0       | out |    1|  ap_memory |  buffer_storage_V |     array    |
|buffer_storage_V_q0        |  in |   64|  ap_memory |  buffer_storage_V |     array    |
|length_stream_V_V          |  in |   16|   ap_none  | length_stream_V_V |    pointer   |
|dest_stream_V_V            |  in |    8|   ap_none  |  dest_stream_V_V  |    pointer   |
|src_stream_V_V             |  in |    8|   ap_none  |   src_stream_V_V  |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (!tmp_1)
	3  / (tmp_1)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

 <State 1> : 0.83ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %buffer_storage_V, [1 x i8]* @p_str1, [7 x i8]* @p_str10, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %output_V, [1 x i8]* @p_str1, [11 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [23 x i8]* @p_str6)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %output_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str97, i32 0, i32 0, [1 x i8]* @p_str98, [1 x i8]* @p_str99, [1 x i8]* @p_str100, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str101, [1 x i8]* @p_str102)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %length_stream_V_V)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:86]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_V_5 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %dest_stream_V_V)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:87]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %src_stream_V_V)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:88]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = trunc i16 %tmp_V to i13" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:86]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_5 = call i72 @_ssdm_op_BitConcatenate.i72.i40.i8.i8.i13.i3(i40 -4294967296, i8 %tmp_V_5, i8 %tmp_V_6, i13 %tmp, i3 0)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:103]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_9 = call i73 @_ssdm_op_PartSet.i73.i73.i72.i32.i32(i73 undef, i72 %tmp_5, i32 0, i32 71)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:103]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %output_V, i73 %tmp_9)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:103]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.83ns)   --->   "br label %0" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:108]

 <State 2> : 2.56ns
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %i_3, %1 ]"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %tmp_V to i32" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:108]
ST_2 : Operation 18 [1/1] (1.14ns)   --->   "%tmp_1 = icmp slt i32 %i, %tmp_s" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:108]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.48ns)   --->   "%i_3 = add nsw i32 %i, 1" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:108]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %1, label %2" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:108]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = zext i32 %i to i64" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:110]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%buffer_storage_V_add = getelementptr [512 x i64]* %buffer_storage_V, i64 0, i64 %tmp_2" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:110]
ST_2 : Operation 24 [2/2] (0.94ns)   --->   "%n_data_V = load i64* %buffer_storage_V_add, align 8" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:110]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.94> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i16 %tmp_V to i17" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:111]
ST_2 : Operation 26 [1/1] (1.41ns)   --->   "%r_V = add i17 %lhs_V_cast, -1" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:111]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i17 %r_V to i32" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:111]
ST_2 : Operation 28 [1/1] (1.14ns)   --->   "%tmp_last_V = icmp eq i32 %i, %tmp_3_cast" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:111]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 0.94ns
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:108]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:108]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:109]
ST_3 : Operation 32 [1/2] (0.94ns)   --->   "%n_data_V = load i64* %buffer_storage_V_add, align 8" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:110]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.94> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_16 = call i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64(i1 %tmp_last_V, i8 -1, i64 %n_data_V)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:112]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %output_V, i73 %tmp_16)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:112]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_7)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:116]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %0" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:108]

 <State 4> : 0.00ns
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:118]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ buffer_storage_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ length_stream_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dest_stream_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_stream_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5           (specmemcore      ) [ 00000]
StgValue_6           (specifcore       ) [ 00000]
StgValue_7           (specinterface    ) [ 00000]
tmp_V                (read             ) [ 00110]
tmp_V_5              (read             ) [ 00000]
tmp_V_6              (read             ) [ 00000]
tmp                  (trunc            ) [ 00000]
tmp_5                (bitconcatenate   ) [ 00000]
tmp_9                (partset          ) [ 00000]
StgValue_14          (write            ) [ 00000]
StgValue_15          (br               ) [ 01110]
i                    (phi              ) [ 00100]
tmp_s                (zext             ) [ 00000]
tmp_1                (icmp             ) [ 00110]
i_3                  (add              ) [ 01110]
empty                (speclooptripcount) [ 00000]
StgValue_21          (br               ) [ 00000]
tmp_2                (zext             ) [ 00000]
buffer_storage_V_add (getelementptr    ) [ 00110]
lhs_V_cast           (zext             ) [ 00000]
r_V                  (add              ) [ 00000]
tmp_3_cast           (sext             ) [ 00000]
tmp_last_V           (icmp             ) [ 00110]
StgValue_29          (specloopname     ) [ 00000]
tmp_7                (specregionbegin  ) [ 00000]
StgValue_31          (specpipeline     ) [ 00000]
n_data_V             (load             ) [ 00000]
tmp_16               (bitconcatenate   ) [ 00000]
StgValue_34          (write            ) [ 00000]
empty_14             (specregionend    ) [ 00000]
StgValue_36          (br               ) [ 01110]
StgValue_37          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer_storage_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_storage_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="length_stream_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dest_stream_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dest_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_stream_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str102"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i72.i40.i8.i8.i13.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i73.i73.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i73P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i73.i1.i8.i64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_V_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_V_5_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_5/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_V_6_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_6/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="73" slack="0"/>
<pin id="109" dir="0" index="2" bw="73" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_14/1 StgValue_34/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="buffer_storage_V_add_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_storage_V_add/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_data_V/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_5_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="72" slack="0"/>
<pin id="142" dir="0" index="1" bw="33" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="0" index="3" bw="8" slack="0"/>
<pin id="145" dir="0" index="4" bw="13" slack="0"/>
<pin id="146" dir="0" index="5" bw="1" slack="0"/>
<pin id="147" dir="1" index="6" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_9_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="73" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="72" slack="0"/>
<pin id="158" dir="0" index="3" bw="1" slack="0"/>
<pin id="159" dir="0" index="4" bw="8" slack="0"/>
<pin id="160" dir="1" index="5" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_s_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="lhs_V_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="1"/>
<pin id="189" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="r_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_3_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="17" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_last_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_16_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="73" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="1"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="0" index="3" bw="64" slack="0"/>
<pin id="211" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_V_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="1"/>
<pin id="218" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="226" class="1005" name="i_3_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="231" class="1005" name="buffer_storage_V_add_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="1"/>
<pin id="233" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_storage_V_add "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_last_V_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="46" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="62" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="68" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="88" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="94" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="100" pin="2"/><net_sink comp="140" pin=3"/></net>

<net id="152"><net_src comp="136" pin="1"/><net_sink comp="140" pin=4"/></net>

<net id="153"><net_src comp="54" pin="0"/><net_sink comp="140" pin=5"/></net>

<net id="161"><net_src comp="56" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="58" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="140" pin="6"/><net_sink comp="154" pin=2"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="165"><net_src comp="60" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="166"><net_src comp="154" pin="5"/><net_sink comp="106" pin=2"/></net>

<net id="174"><net_src comp="129" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="129" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="64" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="129" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="72" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="129" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="82" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="84" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="214"><net_src comp="120" pin="2"/><net_sink comp="206" pin=3"/></net>

<net id="215"><net_src comp="206" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="219"><net_src comp="88" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="225"><net_src comp="170" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="176" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="234"><net_src comp="113" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="239"><net_src comp="200" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="206" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {1 3 }
	Port: buffer_storage_V | {}
 - Input state : 
	Port: g2N_egress : output_V | {}
	Port: g2N_egress : buffer_storage_V | {2 3 }
	Port: g2N_egress : length_stream_V_V | {1 }
	Port: g2N_egress : dest_stream_V_V | {1 }
	Port: g2N_egress : src_stream_V_V | {1 }
  - Chain level:
	State 1
		tmp_5 : 1
		tmp_9 : 2
		StgValue_14 : 3
	State 2
		tmp_1 : 1
		i_3 : 1
		StgValue_21 : 2
		tmp_2 : 1
		buffer_storage_V_add : 2
		n_data_V : 3
		r_V : 1
		tmp_3_cast : 2
		tmp_last_V : 3
	State 3
		tmp_16 : 1
		StgValue_34 : 2
		empty_14 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |      i_3_fu_176     |    0    |    39   |
|          |      r_V_fu_190     |    0    |    23   |
|----------|---------------------|---------|---------|
|   icmp   |     tmp_1_fu_170    |    0    |    20   |
|          |  tmp_last_V_fu_200  |    0    |    20   |
|----------|---------------------|---------|---------|
|          |   tmp_V_read_fu_88  |    0    |    0    |
|   read   |  tmp_V_5_read_fu_94 |    0    |    0    |
|          | tmp_V_6_read_fu_100 |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_106  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |      tmp_fu_136     |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     tmp_5_fu_140    |    0    |    0    |
|          |    tmp_16_fu_206    |    0    |    0    |
|----------|---------------------|---------|---------|
|  partset |     tmp_9_fu_154    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_s_fu_167    |    0    |    0    |
|   zext   |     tmp_2_fu_182    |    0    |    0    |
|          |  lhs_V_cast_fu_187  |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  tmp_3_cast_fu_196  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   102   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|buffer_storage_V_add_reg_231|    9   |
|         i_3_reg_226        |   32   |
|          i_reg_125         |   32   |
|        tmp_1_reg_222       |    1   |
|        tmp_V_reg_216       |   16   |
|     tmp_last_V_reg_236     |    1   |
+----------------------------+--------+
|            Total           |   91   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_106 |  p2  |   2  |  73  |   146  ||    9    |
| grp_access_fu_120 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  ||   1.67  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   102  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   91   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   91   |   120  |
+-----------+--------+--------+--------+
