0.7
2020.2
May 22 2024
19:03:11
C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim/glbl.v,1728678651,verilog,,,,glbl,,,,,,,,
C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v,1728683714,verilog,,,,uart_tx_tb,,,,,,,,
C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/baud_rate_generator.v,1728678652,verilog,,C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v,,baud_rate_generator,,,,,,,,
C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v,1728682054,verilog,,C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v,,uart_tx,,,,,,,,
