// Seed: 3502388119
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_10;
  type_20(
      id_9, id_8, id_3
  );
  always @(negedge id_10 or negedge id_1) id_7 <= 1;
  assign id_4 = id_10;
  type_21 id_11 (
      .id_0(id_1),
      .id_1(1),
      .id_2(1),
      .id_3(id_3)
  );
  assign id_6 = 1;
  logic id_12, id_13, id_14, id_15;
  logic id_16;
  logic id_17;
  logic id_18;
  assign id_17 = id_13;
endmodule
