Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/lab661/Documents/alkan00/Digital-electronics-1/Labs/04-adder/Adder/top_isim_beh.exe -prj /home/lab661/Documents/alkan00/Digital-electronics-1/Labs/04-adder/Adder/top_beh.prj work.top 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/lab661/Documents/alkan00/Digital-electronics-1/Labs/04-adder/Adder/../../03-segment/hex_to_7seg/hex_to_7seg.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/alkan00/Digital-electronics-1/Labs/04-adder/Adder/../../03-segment/hex_to_7seg/top.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 99236 KB
Fuse CPU Usage: 1390 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity hex_to_7seg [hex_to_7seg_default]
Compiling architecture behavioral of entity top
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/lab661/Documents/alkan00/Digital-electronics-1/Labs/04-adder/Adder/top_isim_beh.exe
Fuse Memory Usage: 402836 KB
Fuse CPU Usage: 1430 ms
GCC CPU Usage: 810 ms
