"use strict";(globalThis.webpackChunkcomputer_architecture=globalThis.webpackChunkcomputer_architecture||[]).push([[5171],{5231:e=>{e.exports=JSON.parse('{"title":"Sinteza","slug":"/Laboratoare/7 Verilog Simulare \u0219i Sintez\u0103/Sinteza/","permalink":"/computer-architecture/Laboratoare/7 Verilog Simulare \u0219i Sintez\u0103/Sinteza/","navigation":{"previous":{"title":"Simularea circuitelor digitale","permalink":"/computer-architecture/Laboratoare/7 Verilog Simulare \u0219i Sintez\u0103/Simulare/Teorie/"},"next":{"title":"Sinteza circuitelor digitale","permalink":"/computer-architecture/Laboratoare/7 Verilog Simulare \u0219i Sintez\u0103/Sinteza/Teorie/"}}}')}}]);