// Seed: 1382253196
module module_0 (
    input tri id_0,
    input supply1 id_1
);
  logic id_3;
  ;
  logic id_4;
  logic id_5;
  ;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd23,
    parameter id_9 = 32'd61
) (
    input  tri1  id_0,
    input  tri1  _id_1,
    output wor   id_2,
    input  uwire id_3,
    input  wor   id_4,
    output tri1  id_5
);
  generate
    localparam id_7 = 1;
    wire id_8;
    begin : LABEL_0
      integer _id_9;
      assign id_2 = id_3;
      wire [id_9 : -1 'b0 *  id_1] id_10;
    end
  endgenerate
  assign id_8 = (id_1);
  module_0 modCall_1 (
      id_4,
      id_3
  );
  wire id_11;
endmodule
