<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>Dense</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.239</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <output_loop>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>139</min>
                        <max>235</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </output_loop>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>19</BRAM_18K>
            <DSP>70</DSP>
            <FF>13816</FF>
            <LUT>35296</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Dense</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>Dense</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>Dense</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_AWVALID</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_AWREADY</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_AWADDR</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_AWID</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_AWLEN</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_AWSIZE</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_AWBURST</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_AWLOCK</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_AWCACHE</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_AWPROT</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_AWQOS</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_AWREGION</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_AWUSER</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_WVALID</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_WREADY</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_WDATA</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_WSTRB</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_WLAST</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_WID</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_WUSER</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_ARVALID</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_ARREADY</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_ARADDR</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_ARID</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_ARLEN</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_ARSIZE</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_ARBURST</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_ARLOCK</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_ARCACHE</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_ARPROT</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_ARQOS</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_ARREGION</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_ARUSER</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_RVALID</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_RREADY</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_RDATA</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_RLAST</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_RID</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_RUSER</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_RRESP</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_BVALID</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_BREADY</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_BRESP</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_BID</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_IN1_BUSER</name>
            <Object>IN1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_AWVALID</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_AWREADY</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_AWADDR</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_AWID</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_AWLEN</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_AWSIZE</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_AWBURST</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_AWLOCK</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_AWCACHE</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_AWPROT</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_AWQOS</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_AWREGION</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_AWUSER</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_WVALID</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_WREADY</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_WDATA</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_WSTRB</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_WLAST</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_WID</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_WUSER</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_ARVALID</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_ARREADY</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_ARADDR</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_ARID</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_ARLEN</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_ARSIZE</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_ARBURST</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_ARLOCK</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_ARCACHE</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_ARPROT</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_ARQOS</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_ARREGION</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_ARUSER</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_RVALID</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_RREADY</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_RDATA</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_RLAST</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_RID</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_RUSER</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_RRESP</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_BVALID</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_BREADY</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_BRESP</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_BID</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W1_BUSER</name>
            <Object>W1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_AWVALID</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_AWREADY</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_AWADDR</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_AWID</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_AWLEN</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_AWSIZE</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_AWBURST</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_AWLOCK</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_AWCACHE</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_AWPROT</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_AWQOS</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_AWREGION</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_AWUSER</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_WVALID</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_WREADY</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_WDATA</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_WSTRB</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_WLAST</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_WID</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_WUSER</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_ARVALID</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_ARREADY</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_ARADDR</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_ARID</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_ARLEN</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_ARSIZE</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_ARBURST</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_ARLOCK</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_ARCACHE</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_ARPROT</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_ARQOS</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_ARREGION</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_ARUSER</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_RVALID</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_RREADY</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_RDATA</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_RLAST</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_RID</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_RUSER</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_RRESP</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_BVALID</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_BREADY</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_BRESP</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_BID</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W2_BUSER</name>
            <Object>W2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_AWVALID</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_AWREADY</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_AWADDR</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_AWID</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_AWLEN</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_AWSIZE</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_AWBURST</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_AWLOCK</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_AWCACHE</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_AWPROT</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_AWQOS</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_AWREGION</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_AWUSER</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_WVALID</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_WREADY</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_WDATA</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_WSTRB</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_WLAST</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_WID</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_WUSER</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_ARVALID</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_ARREADY</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_ARADDR</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_ARID</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_ARLEN</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_ARSIZE</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_ARBURST</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_ARLOCK</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_ARCACHE</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_ARPROT</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_ARQOS</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_ARREGION</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_ARUSER</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_RVALID</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_RREADY</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_RDATA</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_RLAST</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_RID</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_RUSER</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_RRESP</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_BVALID</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_BREADY</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_BRESP</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_BID</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W3_BUSER</name>
            <Object>W3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_AWVALID</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_AWREADY</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_AWADDR</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_AWID</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_AWLEN</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_AWSIZE</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_AWBURST</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_AWLOCK</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_AWCACHE</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_AWPROT</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_AWQOS</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_AWREGION</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_AWUSER</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_WVALID</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_WREADY</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_WDATA</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_WSTRB</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_WLAST</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_WID</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_WUSER</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_ARVALID</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_ARREADY</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_ARADDR</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_ARID</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_ARLEN</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_ARSIZE</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_ARBURST</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_ARLOCK</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_ARCACHE</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_ARPROT</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_ARQOS</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_ARREGION</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_ARUSER</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_RVALID</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_RREADY</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_RDATA</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_RLAST</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_RID</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_RUSER</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_RRESP</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_BVALID</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_BREADY</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_BRESP</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_BID</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_W4_BUSER</name>
            <Object>W4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_AWVALID</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_AWREADY</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_AWADDR</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_AWID</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_AWLEN</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_AWSIZE</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_AWBURST</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_AWLOCK</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_AWCACHE</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_AWPROT</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_AWQOS</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_AWREGION</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_AWUSER</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_WVALID</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_WREADY</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_WDATA</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_WSTRB</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_WLAST</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_WID</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_WUSER</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_ARVALID</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_ARREADY</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_ARADDR</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_ARID</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_ARLEN</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_ARSIZE</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_ARBURST</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_ARLOCK</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_ARCACHE</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_ARPROT</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_ARQOS</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_ARREGION</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_ARUSER</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_RVALID</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_RREADY</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_RDATA</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_RLAST</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_RID</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_RUSER</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_RRESP</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_BVALID</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_BREADY</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_BRESP</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_BID</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B1_BUSER</name>
            <Object>B1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_AWVALID</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_AWREADY</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_AWADDR</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_AWID</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_AWLEN</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_AWSIZE</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_AWBURST</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_AWLOCK</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_AWCACHE</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_AWPROT</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_AWQOS</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_AWREGION</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_AWUSER</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_WVALID</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_WREADY</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_WDATA</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_WSTRB</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_WLAST</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_WID</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_WUSER</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_ARVALID</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_ARREADY</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_ARADDR</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_ARID</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_ARLEN</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_ARSIZE</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_ARBURST</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_ARLOCK</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_ARCACHE</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_ARPROT</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_ARQOS</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_ARREGION</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_ARUSER</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_RVALID</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_RREADY</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_RDATA</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_RLAST</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_RID</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_RUSER</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_RRESP</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_BVALID</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_BREADY</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_BRESP</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_BID</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_OUT1_BUSER</name>
            <Object>OUT1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>Dense</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_Load_and_Compute_fu_320</InstName>
                    <ModuleName>Load_and_Compute</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>320</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Load_Input_fu_282</InstName>
                            <ModuleName>Load_Input</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>282</ID>
                            <BindInstances>add_ln23_fu_186_p2 empty_223_fu_233_p2 In_Min_fu_258_p2 i_fu_314_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Load_Weight_fu_295</InstName>
                            <ModuleName>Load_Weight</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>295</ID>
                            <BindInstances>mul_32s_32s_63_2_1_U6 add_ln61_fu_1732_p2 mul_3ns_32s_35_2_1_U7 add_ln61_1_fu_1750_p2 add_ln63_4_fu_1784_p2 add_ln63_1_fu_1808_p2 add_ln63_8_fu_1814_p2 add_ln63_6_fu_1824_p2 add_ln63_3_fu_1868_p2 add_ln63_9_fu_1829_p2 add_ln63_5_fu_1881_p2 add_ln63_10_fu_1835_p2 add_ln63_7_fu_1894_p2 i_fu_2026_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Compute_fu_318</InstName>
                            <ModuleName>Compute</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>318</ID>
                            <BindInstances>i_fu_793_p2 mul_mul_16s_16s_32_4_1_U22 tp_V_1_fu_1139_p2 ret_V_fu_1586_p2 sum_V_1_fu_1600_p2 mul_mul_16s_16s_32_4_1_U23 tp_V_4_fu_1330_p2 ret_V_1_fu_1669_p2 sum_V_3_fu_1683_p2 mul_mul_16s_16s_32_4_1_U24 tp_V_7_fu_1765_p2 ret_V_2_fu_2209_p2 sum_V_5_fu_2223_p2 mul_mul_16s_16s_32_4_1_U25 tp_V_10_fu_1956_p2 ret_V_3_fu_2291_p2 sum_V_7_fu_2305_p2 mul_mul_16s_16s_32_4_1_U26 tp_V_13_fu_2387_p2 ret_V_4_fu_2833_p2 sum_V_9_fu_2847_p2 mul_mul_16s_16s_32_4_1_U27 tp_V_16_fu_2578_p2 ret_V_5_fu_2915_p2 sum_V_11_fu_2929_p2 mul_mul_16s_16s_32_4_1_U28 tp_V_19_fu_3011_p2 ret_V_6_fu_3455_p2 sum_V_13_fu_3469_p2 mul_mul_16s_16s_32_4_1_U29 tp_V_22_fu_3202_p2 ret_V_7_fu_3537_p2 sum_V_15_fu_3551_p2 mul_mul_16s_16s_32_4_1_U30 tp_V_25_fu_3633_p2 ret_V_8_fu_4033_p2 sum_V_17_fu_4047_p2 mul_mul_16s_16s_32_4_1_U31 tp_V_28_fu_3824_p2 ret_V_9_fu_4115_p2 sum_V_19_fu_4129_p2 mul_mul_16s_16s_32_4_1_U32 tp_V_31_fu_4211_p2 ret_V_10_fu_4591_p2 sum_V_21_fu_4605_p2 mul_mul_16s_16s_32_4_1_U33 tp_V_34_fu_4402_p2 ret_V_11_fu_4673_p2 sum_V_23_fu_4687_p2 mul_mul_16s_16s_32_4_1_U34 tp_V_37_fu_4769_p2 ret_V_12_fu_5149_p2 sum_V_25_fu_5163_p2 mul_mul_16s_16s_32_4_1_U35 tp_V_40_fu_4960_p2 ret_V_13_fu_5231_p2 sum_V_27_fu_5245_p2 mul_mul_16s_16s_32_4_1_U36 tp_V_43_fu_5327_p2 ret_V_14_fu_5709_p2 sum_V_29_fu_5723_p2 mul_mul_16s_16s_32_4_1_U37 tp_V_46_fu_5518_p2 ret_V_15_fu_5791_p2 sum_V_31_fu_5805_p2 mul_mul_16s_16s_32_4_1_U38 tp_V_49_fu_5887_p2 ret_V_16_fu_6267_p2 sum_V_33_fu_6281_p2 mul_mul_16s_16s_32_4_1_U39 tp_V_52_fu_6078_p2 ret_V_17_fu_6349_p2 sum_V_35_fu_6363_p2 mul_mul_16s_16s_32_4_1_U40 tp_V_55_fu_6445_p2 ret_V_18_fu_6825_p2 sum_V_37_fu_6839_p2 mul_mul_16s_16s_32_4_1_U41 tp_V_58_fu_6636_p2 ret_V_19_fu_6907_p2 sum_V_39_fu_6921_p2 mul_mul_16s_16s_32_4_1_U42 tp_V_61_fu_7003_p2 ret_V_20_fu_7383_p2 sum_V_41_fu_7397_p2 mul_mul_16s_16s_32_4_1_U43 tp_V_64_fu_7194_p2 ret_V_21_fu_7465_p2 sum_V_43_fu_7479_p2 mul_mul_16s_16s_32_4_1_U44 tp_V_67_fu_7561_p2 ret_V_22_fu_7941_p2 sum_V_45_fu_7955_p2 mul_mul_16s_16s_32_4_1_U45 tp_V_70_fu_7752_p2 ret_V_23_fu_8023_p2 sum_V_47_fu_8037_p2 mul_mul_16s_16s_32_4_1_U46 tp_V_73_fu_8119_p2 ret_V_24_fu_8503_p2 sum_V_49_fu_8517_p2 mul_mul_16s_16s_32_4_1_U47 tp_V_76_fu_8310_p2 ret_V_25_fu_8585_p2 sum_V_51_fu_8599_p2 mul_mul_16s_16s_32_4_1_U48 tp_V_79_fu_8681_p2 ret_V_26_fu_9063_p2 sum_V_53_fu_9077_p2 mul_mul_16s_16s_32_4_1_U49 tp_V_82_fu_8872_p2 ret_V_27_fu_9145_p2 sum_V_55_fu_9159_p2 mul_mul_16s_16s_32_4_1_U50 tp_V_85_fu_9241_p2 ret_V_28_fu_9621_p2 sum_V_57_fu_9635_p2 mul_mul_16s_16s_32_4_1_U51 tp_V_88_fu_9432_p2 ret_V_29_fu_9703_p2 sum_V_59_fu_9717_p2 mul_mul_16s_16s_32_4_1_U52 tp_V_91_fu_9799_p2 ret_V_30_fu_10179_p2 sum_V_61_fu_10193_p2 mul_mul_16s_16s_32_4_1_U53 tp_V_94_fu_9990_p2 ret_V_31_fu_10261_p2 sum_V_63_fu_10275_p2 mul_mul_16s_16s_32_4_1_U54 tp_V_97_fu_10357_p2 ret_V_32_fu_10737_p2 sum_V_65_fu_10751_p2 mul_mul_16s_16s_32_4_1_U55 tp_V_100_fu_10548_p2 ret_V_33_fu_10819_p2 sum_V_67_fu_10833_p2 mul_mul_16s_16s_32_4_1_U56 tp_V_103_fu_10915_p2 ret_V_34_fu_11295_p2 sum_V_69_fu_11309_p2 mul_mul_16s_16s_32_4_1_U57 tp_V_106_fu_11106_p2 ret_V_35_fu_11377_p2 sum_V_71_fu_11391_p2 mul_mul_16s_16s_32_4_1_U58 tp_V_109_fu_11473_p2 ret_V_36_fu_11857_p2 sum_V_73_fu_11871_p2 mul_mul_16s_16s_32_4_1_U59 tp_V_112_fu_11664_p2 ret_V_37_fu_11939_p2 sum_V_75_fu_11953_p2 mul_mul_16s_16s_32_4_1_U60 tp_V_115_fu_12035_p2 ret_V_38_fu_12415_p2 sum_V_77_fu_12429_p2 mul_mul_16s_16s_32_4_1_U61 tp_V_118_fu_12226_p2 ret_V_39_fu_12497_p2 sum_V_79_fu_12511_p2 mul_mul_16s_16s_32_4_1_U62 tp_V_121_fu_12593_p2 ret_V_40_fu_12973_p2 sum_V_81_fu_12987_p2 mul_mul_16s_16s_32_4_1_U63 tp_V_124_fu_12784_p2 ret_V_41_fu_13055_p2 sum_V_83_fu_13069_p2 mul_mul_16s_16s_32_4_1_U64 tp_V_127_fu_13151_p2 ret_V_42_fu_13531_p2 sum_V_85_fu_13545_p2 mul_mul_16s_16s_32_4_1_U65 tp_V_130_fu_13342_p2 ret_V_43_fu_13613_p2 sum_V_87_fu_13627_p2 mul_mul_16s_16s_32_4_1_U66 tp_V_133_fu_13709_p2 ret_V_44_fu_14089_p2 sum_V_89_fu_14103_p2 mul_mul_16s_16s_32_4_1_U67 tp_V_136_fu_13900_p2 ret_V_45_fu_14171_p2 sum_V_91_fu_14185_p2 mul_mul_16s_16s_32_4_1_U68 tp_V_139_fu_14267_p2 ret_V_46_fu_14649_p2 sum_V_93_fu_14663_p2 mul_mul_16s_16s_32_4_1_U69 tp_V_142_fu_14458_p2 ret_V_47_fu_14731_p2 sum_V_95_fu_14745_p2 mul_mul_16s_16s_32_4_1_U70 tp_V_145_fu_14827_p2 ret_V_48_fu_15207_p2 sum_V_97_fu_15221_p2 mul_mul_16s_16s_32_4_1_U71 tp_V_148_fu_15018_p2 ret_V_49_fu_15289_p2 sum_V_99_fu_15303_p2 mul_mul_16s_16s_32_4_1_U72 tp_V_151_fu_15385_p2 ret_V_50_fu_15765_p2 sum_V_101_fu_15779_p2 mul_mul_16s_16s_32_4_1_U73 tp_V_154_fu_15576_p2 ret_V_51_fu_15847_p2 sum_V_103_fu_15861_p2 mul_mul_16s_16s_32_4_1_U74 tp_V_157_fu_15943_p2 ret_V_52_fu_16323_p2 sum_V_105_fu_16337_p2 mul_mul_16s_16s_32_4_1_U75 tp_V_160_fu_16134_p2 ret_V_53_fu_16405_p2 sum_V_107_fu_16419_p2 mul_mul_16s_16s_32_4_1_U76 tp_V_163_fu_16501_p2 ret_V_54_fu_16881_p2 sum_V_109_fu_16895_p2 mul_mul_16s_16s_32_4_1_U77 tp_V_166_fu_16692_p2 ret_V_55_fu_16963_p2 sum_V_111_fu_16977_p2 mul_mul_16s_16s_32_4_1_U78 tp_V_169_fu_17059_p2 ret_V_56_fu_17443_p2 sum_V_113_fu_17457_p2 mul_mul_16s_16s_32_4_1_U79 tp_V_172_fu_17250_p2 ret_V_57_fu_17525_p2 sum_V_115_fu_17539_p2 mul_mul_16s_16s_32_4_1_U80 tp_V_175_fu_17621_p2 ret_V_58_fu_17989_p2 sum_V_117_fu_18003_p2 mul_mul_16s_16s_32_4_1_U81 tp_V_178_fu_17812_p2 ret_V_59_fu_18071_p2 sum_V_119_fu_18085_p2 mul_mul_16s_16s_32_4_1_U82 tp_V_181_fu_18167_p2 ret_V_60_fu_18535_p2 sum_V_121_fu_18549_p2 mul_mul_16s_16s_32_4_1_U83 tp_V_184_fu_18358_p2 ret_V_61_fu_18617_p2 sum_V_123_fu_18631_p2 mul_mul_16s_16s_32_4_1_U84 tp_V_187_fu_18713_p2 ret_V_62_fu_19081_p2 sum_V_125_fu_19095_p2 mul_mul_16s_16s_32_4_1_U85 tp_V_190_fu_18904_p2 ret_V_63_fu_19163_p2 sum_V_127_fu_19177_p2 j_fu_855_p2 ret_V_64_fu_19242_p2 p_Val2_334_fu_19256_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln7_fu_342_p2 empty_215_fu_386_p2 empty_217_fu_416_p2 add_ln185_fu_432_p2 In_LP_now_2_fu_449_p2 add_ln187_fu_459_p2 bias_buffer_V_U Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3_U Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2_U Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Write_Output_fu_359</InstName>
                    <ModuleName>Write_Output</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>359</ID>
                    <BindInstances>add_ln123_fu_189_p2 add_ln129_fu_211_p2 empty_211_fu_277_p2 add_ln131_fu_307_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fmul_32ns_32ns_32_6_max_dsp_1_U114 data_V_1_fu_704_p2 add_ln346_fu_1011_p2 sub_ln1512_fu_1025_p2 result_V_2_fu_1105_p2 fmul_32ns_32ns_32_6_max_dsp_1_U114 data_V_4_fu_565_p2 add_ln346_1_fu_886_p2 sub_ln1512_1_fu_900_p2 result_V_6_fu_1093_p2 sub_fu_1120_p2 add_ln241_fu_1126_p2 Out_LP_now_2_fu_1149_p2 add_ln242_fu_1155_p2 mask_table_U output_buffer0_V_U output_buffer1_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Load_Input</Name>
            <Loops>
                <Loop1/>
                <input_zero/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>521</Best-caseLatency>
                    <Average-caseLatency>521</Average-caseLatency>
                    <Worst-caseLatency>521</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>521</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>128</TripCount>
                        <Latency>384</Latency>
                        <AbsoluteTimeLatency>1.536 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                    <input_zero>
                        <Name>input_zero</Name>
                        <TripCount>128</TripCount>
                        <Latency>127</Latency>
                        <AbsoluteTimeLatency>0.508 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_zero>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>172</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>534</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_186_p2" SOURCE="dense/dense.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_223_fu_233_p2" SOURCE="" URAM="0" VARIABLE="empty_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="In_Min_fu_258_p2" SOURCE="dense/dense.cpp:21" URAM="0" VARIABLE="In_Min"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_zero" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_314_p2" SOURCE="dense/dense.cpp:29" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Load_Weight</Name>
            <Loops>
                <load_weight/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1040</Best-caseLatency>
                    <Average-caseLatency>1040</Average-caseLatency>
                    <Worst-caseLatency>1041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.164 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_weight>
                        <Name>load_weight</Name>
                        <TripCount>8</TripCount>
                        <Latency>1040</Latency>
                        <AbsoluteTimeLatency>4.160 us</AbsoluteTimeLatency>
                        <PipelineII>128</PipelineII>
                        <PipelineDepth>145</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_weight>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2541</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4496</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="load_weight" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_63_2_1_U6" SOURCE="dense/dense.cpp:61" URAM="0" VARIABLE="mul_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_1732_p2" SOURCE="dense/dense.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="load_weight" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_32s_35_2_1_U7" SOURCE="dense/dense.cpp:63" URAM="0" VARIABLE="mul_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_1750_p2" SOURCE="dense/dense.cpp:61" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_4_fu_1784_p2" SOURCE="dense/dense.cpp:63" URAM="0" VARIABLE="add_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_1808_p2" SOURCE="dense/dense.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_8_fu_1814_p2" SOURCE="dense/dense.cpp:63" URAM="0" VARIABLE="add_ln63_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_6_fu_1824_p2" SOURCE="dense/dense.cpp:63" URAM="0" VARIABLE="add_ln63_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_3_fu_1868_p2" SOURCE="dense/dense.cpp:63" URAM="0" VARIABLE="add_ln63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_9_fu_1829_p2" SOURCE="dense/dense.cpp:63" URAM="0" VARIABLE="add_ln63_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_5_fu_1881_p2" SOURCE="dense/dense.cpp:63" URAM="0" VARIABLE="add_ln63_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_10_fu_1835_p2" SOURCE="dense/dense.cpp:63" URAM="0" VARIABLE="add_ln63_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_7_fu_1894_p2" SOURCE="dense/dense.cpp:63" URAM="0" VARIABLE="add_ln63_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_weight" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_2026_p2" SOURCE="dense/dense.cpp:61" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Compute</Name>
            <Loops>
                <cpt_o>
                    <cpt_i/>
                </cpt_o>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.777</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2336</Best-caseLatency>
                    <Average-caseLatency>2336</Average-caseLatency>
                    <Worst-caseLatency>2336</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.344 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.344 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.344 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2336</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <cpt_o>
                        <Name>cpt_o</Name>
                        <TripCount>32</TripCount>
                        <Latency>2335</Latency>
                        <AbsoluteTimeLatency>9.340 us</AbsoluteTimeLatency>
                        <IterationLatency>73</IterationLatency>
                        <PipelineDepth>73</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <cpt_i>
                            <Name>cpt_i</Name>
                            <TripCount>2</TripCount>
                            <Latency>68</Latency>
                            <AbsoluteTimeLatency>0.272 us</AbsoluteTimeLatency>
                            <PipelineII>32</PipelineII>
                            <PipelineDepth>37</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </cpt_i>
                    </cpt_o>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>64</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>3404</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>13472</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_o" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_793_p2" SOURCE="dense/dense.cpp:99" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U22" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_1_fu_1139_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_1586_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_1_fu_1600_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U23" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_4_fu_1330_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_1_fu_1669_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_3_fu_1683_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U24" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_7_fu_1765_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_2_fu_2209_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_5_fu_2223_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U25" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_10_fu_1956_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_3_fu_2291_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_7_fu_2305_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U26" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_13_fu_2387_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_4_fu_2833_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_9_fu_2847_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U27" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_16_fu_2578_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_5_fu_2915_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_11_fu_2929_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U28" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_19_fu_3011_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_6_fu_3455_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_13_fu_3469_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U29" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_22_fu_3202_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_7_fu_3537_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_15_fu_3551_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U30" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_25_fu_3633_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_8_fu_4033_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_17_fu_4047_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U31" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_28_fu_3824_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_9_fu_4115_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_19_fu_4129_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U32" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_31_fu_4211_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_10_fu_4591_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_21_fu_4605_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U33" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_34_fu_4402_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_11_fu_4673_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_23_fu_4687_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U34" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_37_fu_4769_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_12_fu_5149_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_25_fu_5163_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U35" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_40_fu_4960_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_13_fu_5231_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_27_fu_5245_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U36" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_43_fu_5327_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_14_fu_5709_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_29_fu_5723_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U37" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_46_fu_5518_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_15_fu_5791_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_31_fu_5805_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U38" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_49_fu_5887_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_16_fu_6267_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_33_fu_6281_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U39" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_52_fu_6078_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_17_fu_6349_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_35_fu_6363_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U40" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_55_fu_6445_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_18_fu_6825_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_37_fu_6839_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U41" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_58_fu_6636_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_19_fu_6907_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_39_fu_6921_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U42" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_61_fu_7003_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_20_fu_7383_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_41_fu_7397_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U43" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_64_fu_7194_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_21_fu_7465_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_43_fu_7479_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U44" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_67_fu_7561_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_22_fu_7941_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_45_fu_7955_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U45" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_70_fu_7752_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_23_fu_8023_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_47_fu_8037_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U46" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_73_fu_8119_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_24_fu_8503_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_49_fu_8517_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U47" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_76_fu_8310_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_25_fu_8585_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_51_fu_8599_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U48" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_79_fu_8681_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_26_fu_9063_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_53_fu_9077_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U49" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_82_fu_8872_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_27_fu_9145_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_55_fu_9159_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U50" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_85_fu_9241_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_28_fu_9621_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_57_fu_9635_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U51" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_88_fu_9432_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_29_fu_9703_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_59_fu_9717_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U52" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_91_fu_9799_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_30_fu_10179_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_61_fu_10193_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U53" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_94_fu_9990_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_31_fu_10261_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_63_fu_10275_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U54" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_97_fu_10357_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_32_fu_10737_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_65_fu_10751_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U55" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_100_fu_10548_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_33_fu_10819_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_67_fu_10833_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U56" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_103_fu_10915_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_34_fu_11295_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_69_fu_11309_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U57" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_106_fu_11106_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_35_fu_11377_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_71_fu_11391_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U58" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_109_fu_11473_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_36_fu_11857_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_73_fu_11871_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U59" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_112_fu_11664_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_37_fu_11939_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_75_fu_11953_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U60" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_115_fu_12035_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_38_fu_12415_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_77_fu_12429_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U61" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_118_fu_12226_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_39_fu_12497_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_79_fu_12511_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U62" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_121_fu_12593_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_40_fu_12973_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_81_fu_12987_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U63" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_124_fu_12784_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_41_fu_13055_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_83_fu_13069_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U64" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_127_fu_13151_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_42_fu_13531_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_85_fu_13545_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U65" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_130_fu_13342_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_43_fu_13613_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_87_fu_13627_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U66" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_133_fu_13709_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_44_fu_14089_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_89_fu_14103_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U67" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_136_fu_13900_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_45_fu_14171_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_91_fu_14185_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U68" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_139_fu_14267_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_46_fu_14649_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_93_fu_14663_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U69" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_142_fu_14458_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_47_fu_14731_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_95_fu_14745_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U70" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_145_fu_14827_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_48_fu_15207_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_97_fu_15221_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U71" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_148_fu_15018_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_49_fu_15289_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_99_fu_15303_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U72" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_151_fu_15385_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_50_fu_15765_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_101_fu_15779_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U73" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_154_fu_15576_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_51_fu_15847_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_103_fu_15861_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U74" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_157_fu_15943_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_52_fu_16323_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_105_fu_16337_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U75" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_160_fu_16134_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_53_fu_16405_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_107_fu_16419_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U76" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_163_fu_16501_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_54_fu_16881_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_109_fu_16895_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U77" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_166_fu_16692_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_55_fu_16963_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_111_fu_16977_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U78" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_169_fu_17059_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_56_fu_17443_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_113_fu_17457_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U79" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_172_fu_17250_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_57_fu_17525_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_115_fu_17539_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U80" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_175_fu_17621_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_58_fu_17989_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_117_fu_18003_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U81" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_178_fu_17812_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_59_fu_18071_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_119_fu_18085_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U82" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_181_fu_18167_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_60_fu_18535_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_121_fu_18549_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U83" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_184_fu_18358_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_61_fu_18617_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_123_fu_18631_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U84" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_187_fu_18713_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_62_fu_19081_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_125_fu_19095_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="cpt_i" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16s_16s_32_4_1_U85" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="tp_V_190_fu_18904_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="tp_V_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_63_fu_19163_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_127_fu_19177_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sum_V_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_i" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_855_p2" SOURCE="dense/dense.cpp:103" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_o" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_64_fu_19242_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cpt_o" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_334_fu_19256_p2" SOURCE="E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="p_Val2_334"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Load_and_Compute</Name>
            <Loops>
                <Loop1/>
                <Loop2/>
                <input_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>32</TripCount>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.384 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                    <Loop2>
                        <Name>Loop 2</Name>
                        <TripCount>32</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.256 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop2>
                    <input_loop>
                        <Name>input_loop</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>2339</IterationLatency>
                        <PipelineDepth>2339</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </input_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>17</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>67</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>6364</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>19351</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_342_p2" SOURCE="dense/dense.cpp:7" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_215_fu_386_p2" SOURCE="" URAM="0" VARIABLE="empty_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 2" OPTYPE="add" PRAGMA="" RTLNAME="empty_217_fu_416_p2" SOURCE="" URAM="0" VARIABLE="empty_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_432_p2" SOURCE="dense/dense.cpp:185" URAM="0" VARIABLE="add_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_loop" OPTYPE="add" PRAGMA="" RTLNAME="In_LP_now_2_fu_449_p2" SOURCE="dense/dense.cpp:193" URAM="0" VARIABLE="In_LP_now_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_459_p2" SOURCE="dense/dense.cpp:187" URAM="0" VARIABLE="add_ln187"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="bias_buffer_V_U" SOURCE="dense/dense.cpp:161" URAM="0" VARIABLE="bias_buffer_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3_U" SOURCE="dense/dense.cpp:159" URAM="0" VARIABLE="Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U" SOURCE="dense/dense.cpp:162" URAM="0" VARIABLE="Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2_U" SOURCE="dense/dense.cpp:160" URAM="0" VARIABLE="Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U" SOURCE="dense/dense.cpp:163" URAM="0" VARIABLE="Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Write_Output</Name>
            <Loops>
                <VITIS_LOOP_123_1/>
                <Loop2/>
                <zero_o/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>137</Best-caseLatency>
                    <Average-caseLatency>185</Average-caseLatency>
                    <Worst-caseLatency>233</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.548 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.932 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>137 ~ 233</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_123_1>
                        <Name>VITIS_LOOP_123_1</Name>
                        <TripCount>32</TripCount>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.384 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_123_1>
                    <Loop2>
                        <Name>Loop 2</Name>
                        <TripCount>32</TripCount>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.384 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop2>
                    <zero_o>
                        <Name>zero_o</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.128 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </zero_o>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>349</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_189_p2" SOURCE="dense/dense.cpp:123" URAM="0" VARIABLE="add_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_211_p2" SOURCE="dense/dense.cpp:129" URAM="0" VARIABLE="add_ln129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 2" OPTYPE="add" PRAGMA="" RTLNAME="empty_211_fu_277_p2" SOURCE="" URAM="0" VARIABLE="empty_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="zero_o" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_307_p2" SOURCE="dense/dense.cpp:131" URAM="0" VARIABLE="add_ln131"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Dense</Name>
            <Loops>
                <output_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.239</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_loop>
                        <Name>output_loop</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>139</min>
                                <max>235</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>139 ~ 235</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Write_Output_fu_359</Instance>
                        </InstanceList>
                    </output_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>19</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>6</UTIL_BRAM>
                    <DSP>70</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>13816</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>35296</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>30</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="5" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_6_max_dsp_1_U114" SOURCE="dense/dense.cpp:229" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="data_V_1_fu_704_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:186" URAM="0" VARIABLE="data_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_1011_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346" URAM="0" VARIABLE="add_ln346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_1025_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1512" URAM="0" VARIABLE="sub_ln1512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_2_fu_1105_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:813" URAM="0" VARIABLE="result_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="5" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_6_max_dsp_1_U114" SOURCE="dense/dense.cpp:230" URAM="0" VARIABLE="dc_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="data_V_4_fu_565_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:186" URAM="0" VARIABLE="data_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_1_fu_886_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346" URAM="0" VARIABLE="add_ln346_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_1_fu_900_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1512" URAM="0" VARIABLE="sub_ln1512_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_6_fu_1093_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:813" URAM="0" VARIABLE="result_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_1120_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_1126_p2" SOURCE="dense/dense.cpp:241" URAM="0" VARIABLE="add_ln241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_loop" OPTYPE="add" PRAGMA="" RTLNAME="Out_LP_now_2_fu_1149_p2" SOURCE="dense/dense.cpp:250" URAM="0" VARIABLE="Out_LP_now_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_1155_p2" SOURCE="dense/dense.cpp:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="mask_table_U" SOURCE="" URAM="0" VARIABLE="mask_table"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="output_buffer0_V_U" SOURCE="dense/dense.cpp:222" URAM="0" VARIABLE="output_buffer0_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="output_buffer1_V_U" SOURCE="dense/dense.cpp:226" URAM="0" VARIABLE="output_buffer1_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_export version="1.34"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="CHin" index="0" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="CHin" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="CHout" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="CHout" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="relu_en" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="relu_en" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="feature_in" index="3" direction="in" srcType="ap_fixed&lt;16, 6, AP_RND, AP_SAT, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_IN1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="feature_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="feature_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Weight1" index="4" direction="in" srcType="ap_fixed&lt;16, 6, AP_RND, AP_SAT, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_W1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Weight1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Weight1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Weight2" index="5" direction="in" srcType="ap_fixed&lt;16, 6, AP_RND, AP_SAT, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_W2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Weight2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Weight2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Weight3" index="6" direction="in" srcType="ap_fixed&lt;16, 6, AP_RND, AP_SAT, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_W3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Weight3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Weight3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Weight4" index="7" direction="in" srcType="ap_fixed&lt;16, 6, AP_RND, AP_SAT, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_W4" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Weight4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Weight4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias" index="8" direction="in" srcType="ap_fixed&lt;16, 6, AP_RND, AP_SAT, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_B1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="feature_out" index="9" direction="out" srcType="ap_fixed&lt;16, 6, AP_RND, AP_SAT, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_OUT1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="feature_out_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="feature_out_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="CHin" access="W" description="Data signal of CHin" range="32">
                    <fields>
                        <field offset="0" width="32" name="CHin" access="W" description="Bit 31 to 0 of CHin"/>
                    </fields>
                </register>
                <register offset="0x18" name="CHout" access="W" description="Data signal of CHout" range="32">
                    <fields>
                        <field offset="0" width="32" name="CHout" access="W" description="Bit 31 to 0 of CHout"/>
                    </fields>
                </register>
                <register offset="0x20" name="relu_en" access="W" description="Data signal of relu_en" range="32">
                    <fields>
                        <field offset="0" width="32" name="relu_en" access="W" description="Bit 31 to 0 of relu_en"/>
                    </fields>
                </register>
                <register offset="0x28" name="feature_in_1" access="W" description="Data signal of feature_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="feature_in" access="W" description="Bit 31 to 0 of feature_in"/>
                    </fields>
                </register>
                <register offset="0x2c" name="feature_in_2" access="W" description="Data signal of feature_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="feature_in" access="W" description="Bit 63 to 32 of feature_in"/>
                    </fields>
                </register>
                <register offset="0x34" name="Weight1_1" access="W" description="Data signal of Weight1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Weight1" access="W" description="Bit 31 to 0 of Weight1"/>
                    </fields>
                </register>
                <register offset="0x38" name="Weight1_2" access="W" description="Data signal of Weight1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Weight1" access="W" description="Bit 63 to 32 of Weight1"/>
                    </fields>
                </register>
                <register offset="0x40" name="Weight2_1" access="W" description="Data signal of Weight2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Weight2" access="W" description="Bit 31 to 0 of Weight2"/>
                    </fields>
                </register>
                <register offset="0x44" name="Weight2_2" access="W" description="Data signal of Weight2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Weight2" access="W" description="Bit 63 to 32 of Weight2"/>
                    </fields>
                </register>
                <register offset="0x4c" name="Weight3_1" access="W" description="Data signal of Weight3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Weight3" access="W" description="Bit 31 to 0 of Weight3"/>
                    </fields>
                </register>
                <register offset="0x50" name="Weight3_2" access="W" description="Data signal of Weight3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Weight3" access="W" description="Bit 63 to 32 of Weight3"/>
                    </fields>
                </register>
                <register offset="0x58" name="Weight4_1" access="W" description="Data signal of Weight4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Weight4" access="W" description="Bit 31 to 0 of Weight4"/>
                    </fields>
                </register>
                <register offset="0x5c" name="Weight4_2" access="W" description="Data signal of Weight4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Weight4" access="W" description="Bit 63 to 32 of Weight4"/>
                    </fields>
                </register>
                <register offset="0x64" name="bias_1" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 31 to 0 of bias"/>
                    </fields>
                </register>
                <register offset="0x68" name="bias_2" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 63 to 32 of bias"/>
                    </fields>
                </register>
                <register offset="0x70" name="feature_out_1" access="W" description="Data signal of feature_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="feature_out" access="W" description="Bit 31 to 0 of feature_out"/>
                    </fields>
                </register>
                <register offset="0x74" name="feature_out_2" access="W" description="Data signal of feature_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="feature_out" access="W" description="Bit 63 to 32 of feature_out"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="16" argName="CHin"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="24" argName="CHout"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="32" argName="relu_en"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="feature_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="Weight1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="Weight2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="Weight3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="Weight4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="feature_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_IN1:m_axi_W1:m_axi_W2:m_axi_W3:m_axi_W4:m_axi_B1:m_axi_OUT1</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_IN1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_IN1_" paramPrefix="C_M_AXI_IN1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">28</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_IN1_ARADDR</port>
                <port>m_axi_IN1_ARBURST</port>
                <port>m_axi_IN1_ARCACHE</port>
                <port>m_axi_IN1_ARID</port>
                <port>m_axi_IN1_ARLEN</port>
                <port>m_axi_IN1_ARLOCK</port>
                <port>m_axi_IN1_ARPROT</port>
                <port>m_axi_IN1_ARQOS</port>
                <port>m_axi_IN1_ARREADY</port>
                <port>m_axi_IN1_ARREGION</port>
                <port>m_axi_IN1_ARSIZE</port>
                <port>m_axi_IN1_ARUSER</port>
                <port>m_axi_IN1_ARVALID</port>
                <port>m_axi_IN1_AWADDR</port>
                <port>m_axi_IN1_AWBURST</port>
                <port>m_axi_IN1_AWCACHE</port>
                <port>m_axi_IN1_AWID</port>
                <port>m_axi_IN1_AWLEN</port>
                <port>m_axi_IN1_AWLOCK</port>
                <port>m_axi_IN1_AWPROT</port>
                <port>m_axi_IN1_AWQOS</port>
                <port>m_axi_IN1_AWREADY</port>
                <port>m_axi_IN1_AWREGION</port>
                <port>m_axi_IN1_AWSIZE</port>
                <port>m_axi_IN1_AWUSER</port>
                <port>m_axi_IN1_AWVALID</port>
                <port>m_axi_IN1_BID</port>
                <port>m_axi_IN1_BREADY</port>
                <port>m_axi_IN1_BRESP</port>
                <port>m_axi_IN1_BUSER</port>
                <port>m_axi_IN1_BVALID</port>
                <port>m_axi_IN1_RDATA</port>
                <port>m_axi_IN1_RID</port>
                <port>m_axi_IN1_RLAST</port>
                <port>m_axi_IN1_RREADY</port>
                <port>m_axi_IN1_RRESP</port>
                <port>m_axi_IN1_RUSER</port>
                <port>m_axi_IN1_RVALID</port>
                <port>m_axi_IN1_WDATA</port>
                <port>m_axi_IN1_WID</port>
                <port>m_axi_IN1_WLAST</port>
                <port>m_axi_IN1_WREADY</port>
                <port>m_axi_IN1_WSTRB</port>
                <port>m_axi_IN1_WUSER</port>
                <port>m_axi_IN1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="28" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="feature_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="feature_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_W1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_W1_" paramPrefix="C_M_AXI_W1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">28</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_W1_ARADDR</port>
                <port>m_axi_W1_ARBURST</port>
                <port>m_axi_W1_ARCACHE</port>
                <port>m_axi_W1_ARID</port>
                <port>m_axi_W1_ARLEN</port>
                <port>m_axi_W1_ARLOCK</port>
                <port>m_axi_W1_ARPROT</port>
                <port>m_axi_W1_ARQOS</port>
                <port>m_axi_W1_ARREADY</port>
                <port>m_axi_W1_ARREGION</port>
                <port>m_axi_W1_ARSIZE</port>
                <port>m_axi_W1_ARUSER</port>
                <port>m_axi_W1_ARVALID</port>
                <port>m_axi_W1_AWADDR</port>
                <port>m_axi_W1_AWBURST</port>
                <port>m_axi_W1_AWCACHE</port>
                <port>m_axi_W1_AWID</port>
                <port>m_axi_W1_AWLEN</port>
                <port>m_axi_W1_AWLOCK</port>
                <port>m_axi_W1_AWPROT</port>
                <port>m_axi_W1_AWQOS</port>
                <port>m_axi_W1_AWREADY</port>
                <port>m_axi_W1_AWREGION</port>
                <port>m_axi_W1_AWSIZE</port>
                <port>m_axi_W1_AWUSER</port>
                <port>m_axi_W1_AWVALID</port>
                <port>m_axi_W1_BID</port>
                <port>m_axi_W1_BREADY</port>
                <port>m_axi_W1_BRESP</port>
                <port>m_axi_W1_BUSER</port>
                <port>m_axi_W1_BVALID</port>
                <port>m_axi_W1_RDATA</port>
                <port>m_axi_W1_RID</port>
                <port>m_axi_W1_RLAST</port>
                <port>m_axi_W1_RREADY</port>
                <port>m_axi_W1_RRESP</port>
                <port>m_axi_W1_RUSER</port>
                <port>m_axi_W1_RVALID</port>
                <port>m_axi_W1_WDATA</port>
                <port>m_axi_W1_WID</port>
                <port>m_axi_W1_WLAST</port>
                <port>m_axi_W1_WREADY</port>
                <port>m_axi_W1_WSTRB</port>
                <port>m_axi_W1_WUSER</port>
                <port>m_axi_W1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="28" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Weight1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="Weight1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_W2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_W2_" paramPrefix="C_M_AXI_W2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">28</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_W2_ARADDR</port>
                <port>m_axi_W2_ARBURST</port>
                <port>m_axi_W2_ARCACHE</port>
                <port>m_axi_W2_ARID</port>
                <port>m_axi_W2_ARLEN</port>
                <port>m_axi_W2_ARLOCK</port>
                <port>m_axi_W2_ARPROT</port>
                <port>m_axi_W2_ARQOS</port>
                <port>m_axi_W2_ARREADY</port>
                <port>m_axi_W2_ARREGION</port>
                <port>m_axi_W2_ARSIZE</port>
                <port>m_axi_W2_ARUSER</port>
                <port>m_axi_W2_ARVALID</port>
                <port>m_axi_W2_AWADDR</port>
                <port>m_axi_W2_AWBURST</port>
                <port>m_axi_W2_AWCACHE</port>
                <port>m_axi_W2_AWID</port>
                <port>m_axi_W2_AWLEN</port>
                <port>m_axi_W2_AWLOCK</port>
                <port>m_axi_W2_AWPROT</port>
                <port>m_axi_W2_AWQOS</port>
                <port>m_axi_W2_AWREADY</port>
                <port>m_axi_W2_AWREGION</port>
                <port>m_axi_W2_AWSIZE</port>
                <port>m_axi_W2_AWUSER</port>
                <port>m_axi_W2_AWVALID</port>
                <port>m_axi_W2_BID</port>
                <port>m_axi_W2_BREADY</port>
                <port>m_axi_W2_BRESP</port>
                <port>m_axi_W2_BUSER</port>
                <port>m_axi_W2_BVALID</port>
                <port>m_axi_W2_RDATA</port>
                <port>m_axi_W2_RID</port>
                <port>m_axi_W2_RLAST</port>
                <port>m_axi_W2_RREADY</port>
                <port>m_axi_W2_RRESP</port>
                <port>m_axi_W2_RUSER</port>
                <port>m_axi_W2_RVALID</port>
                <port>m_axi_W2_WDATA</port>
                <port>m_axi_W2_WID</port>
                <port>m_axi_W2_WLAST</port>
                <port>m_axi_W2_WREADY</port>
                <port>m_axi_W2_WSTRB</port>
                <port>m_axi_W2_WUSER</port>
                <port>m_axi_W2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="28" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Weight2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="Weight2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_W3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_W3_" paramPrefix="C_M_AXI_W3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">28</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_W3_ARADDR</port>
                <port>m_axi_W3_ARBURST</port>
                <port>m_axi_W3_ARCACHE</port>
                <port>m_axi_W3_ARID</port>
                <port>m_axi_W3_ARLEN</port>
                <port>m_axi_W3_ARLOCK</port>
                <port>m_axi_W3_ARPROT</port>
                <port>m_axi_W3_ARQOS</port>
                <port>m_axi_W3_ARREADY</port>
                <port>m_axi_W3_ARREGION</port>
                <port>m_axi_W3_ARSIZE</port>
                <port>m_axi_W3_ARUSER</port>
                <port>m_axi_W3_ARVALID</port>
                <port>m_axi_W3_AWADDR</port>
                <port>m_axi_W3_AWBURST</port>
                <port>m_axi_W3_AWCACHE</port>
                <port>m_axi_W3_AWID</port>
                <port>m_axi_W3_AWLEN</port>
                <port>m_axi_W3_AWLOCK</port>
                <port>m_axi_W3_AWPROT</port>
                <port>m_axi_W3_AWQOS</port>
                <port>m_axi_W3_AWREADY</port>
                <port>m_axi_W3_AWREGION</port>
                <port>m_axi_W3_AWSIZE</port>
                <port>m_axi_W3_AWUSER</port>
                <port>m_axi_W3_AWVALID</port>
                <port>m_axi_W3_BID</port>
                <port>m_axi_W3_BREADY</port>
                <port>m_axi_W3_BRESP</port>
                <port>m_axi_W3_BUSER</port>
                <port>m_axi_W3_BVALID</port>
                <port>m_axi_W3_RDATA</port>
                <port>m_axi_W3_RID</port>
                <port>m_axi_W3_RLAST</port>
                <port>m_axi_W3_RREADY</port>
                <port>m_axi_W3_RRESP</port>
                <port>m_axi_W3_RUSER</port>
                <port>m_axi_W3_RVALID</port>
                <port>m_axi_W3_WDATA</port>
                <port>m_axi_W3_WID</port>
                <port>m_axi_W3_WLAST</port>
                <port>m_axi_W3_WREADY</port>
                <port>m_axi_W3_WSTRB</port>
                <port>m_axi_W3_WUSER</port>
                <port>m_axi_W3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="28" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Weight3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="Weight3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_W4" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_W4_" paramPrefix="C_M_AXI_W4_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">28</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_W4_ARADDR</port>
                <port>m_axi_W4_ARBURST</port>
                <port>m_axi_W4_ARCACHE</port>
                <port>m_axi_W4_ARID</port>
                <port>m_axi_W4_ARLEN</port>
                <port>m_axi_W4_ARLOCK</port>
                <port>m_axi_W4_ARPROT</port>
                <port>m_axi_W4_ARQOS</port>
                <port>m_axi_W4_ARREADY</port>
                <port>m_axi_W4_ARREGION</port>
                <port>m_axi_W4_ARSIZE</port>
                <port>m_axi_W4_ARUSER</port>
                <port>m_axi_W4_ARVALID</port>
                <port>m_axi_W4_AWADDR</port>
                <port>m_axi_W4_AWBURST</port>
                <port>m_axi_W4_AWCACHE</port>
                <port>m_axi_W4_AWID</port>
                <port>m_axi_W4_AWLEN</port>
                <port>m_axi_W4_AWLOCK</port>
                <port>m_axi_W4_AWPROT</port>
                <port>m_axi_W4_AWQOS</port>
                <port>m_axi_W4_AWREADY</port>
                <port>m_axi_W4_AWREGION</port>
                <port>m_axi_W4_AWSIZE</port>
                <port>m_axi_W4_AWUSER</port>
                <port>m_axi_W4_AWVALID</port>
                <port>m_axi_W4_BID</port>
                <port>m_axi_W4_BREADY</port>
                <port>m_axi_W4_BRESP</port>
                <port>m_axi_W4_BUSER</port>
                <port>m_axi_W4_BVALID</port>
                <port>m_axi_W4_RDATA</port>
                <port>m_axi_W4_RID</port>
                <port>m_axi_W4_RLAST</port>
                <port>m_axi_W4_RREADY</port>
                <port>m_axi_W4_RRESP</port>
                <port>m_axi_W4_RUSER</port>
                <port>m_axi_W4_RVALID</port>
                <port>m_axi_W4_WDATA</port>
                <port>m_axi_W4_WID</port>
                <port>m_axi_W4_WLAST</port>
                <port>m_axi_W4_WREADY</port>
                <port>m_axi_W4_WSTRB</port>
                <port>m_axi_W4_WUSER</port>
                <port>m_axi_W4_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="28" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Weight4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="Weight4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_B1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_B1_" paramPrefix="C_M_AXI_B1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">28</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_B1_ARADDR</port>
                <port>m_axi_B1_ARBURST</port>
                <port>m_axi_B1_ARCACHE</port>
                <port>m_axi_B1_ARID</port>
                <port>m_axi_B1_ARLEN</port>
                <port>m_axi_B1_ARLOCK</port>
                <port>m_axi_B1_ARPROT</port>
                <port>m_axi_B1_ARQOS</port>
                <port>m_axi_B1_ARREADY</port>
                <port>m_axi_B1_ARREGION</port>
                <port>m_axi_B1_ARSIZE</port>
                <port>m_axi_B1_ARUSER</port>
                <port>m_axi_B1_ARVALID</port>
                <port>m_axi_B1_AWADDR</port>
                <port>m_axi_B1_AWBURST</port>
                <port>m_axi_B1_AWCACHE</port>
                <port>m_axi_B1_AWID</port>
                <port>m_axi_B1_AWLEN</port>
                <port>m_axi_B1_AWLOCK</port>
                <port>m_axi_B1_AWPROT</port>
                <port>m_axi_B1_AWQOS</port>
                <port>m_axi_B1_AWREADY</port>
                <port>m_axi_B1_AWREGION</port>
                <port>m_axi_B1_AWSIZE</port>
                <port>m_axi_B1_AWUSER</port>
                <port>m_axi_B1_AWVALID</port>
                <port>m_axi_B1_BID</port>
                <port>m_axi_B1_BREADY</port>
                <port>m_axi_B1_BRESP</port>
                <port>m_axi_B1_BUSER</port>
                <port>m_axi_B1_BVALID</port>
                <port>m_axi_B1_RDATA</port>
                <port>m_axi_B1_RID</port>
                <port>m_axi_B1_RLAST</port>
                <port>m_axi_B1_RREADY</port>
                <port>m_axi_B1_RRESP</port>
                <port>m_axi_B1_RUSER</port>
                <port>m_axi_B1_RVALID</port>
                <port>m_axi_B1_WDATA</port>
                <port>m_axi_B1_WID</port>
                <port>m_axi_B1_WLAST</port>
                <port>m_axi_B1_WREADY</port>
                <port>m_axi_B1_WSTRB</port>
                <port>m_axi_B1_WUSER</port>
                <port>m_axi_B1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="28" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_OUT1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_OUT1_" paramPrefix="C_M_AXI_OUT1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">28</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">28</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_OUT1_ARADDR</port>
                <port>m_axi_OUT1_ARBURST</port>
                <port>m_axi_OUT1_ARCACHE</port>
                <port>m_axi_OUT1_ARID</port>
                <port>m_axi_OUT1_ARLEN</port>
                <port>m_axi_OUT1_ARLOCK</port>
                <port>m_axi_OUT1_ARPROT</port>
                <port>m_axi_OUT1_ARQOS</port>
                <port>m_axi_OUT1_ARREADY</port>
                <port>m_axi_OUT1_ARREGION</port>
                <port>m_axi_OUT1_ARSIZE</port>
                <port>m_axi_OUT1_ARUSER</port>
                <port>m_axi_OUT1_ARVALID</port>
                <port>m_axi_OUT1_AWADDR</port>
                <port>m_axi_OUT1_AWBURST</port>
                <port>m_axi_OUT1_AWCACHE</port>
                <port>m_axi_OUT1_AWID</port>
                <port>m_axi_OUT1_AWLEN</port>
                <port>m_axi_OUT1_AWLOCK</port>
                <port>m_axi_OUT1_AWPROT</port>
                <port>m_axi_OUT1_AWQOS</port>
                <port>m_axi_OUT1_AWREADY</port>
                <port>m_axi_OUT1_AWREGION</port>
                <port>m_axi_OUT1_AWSIZE</port>
                <port>m_axi_OUT1_AWUSER</port>
                <port>m_axi_OUT1_AWVALID</port>
                <port>m_axi_OUT1_BID</port>
                <port>m_axi_OUT1_BREADY</port>
                <port>m_axi_OUT1_BRESP</port>
                <port>m_axi_OUT1_BUSER</port>
                <port>m_axi_OUT1_BVALID</port>
                <port>m_axi_OUT1_RDATA</port>
                <port>m_axi_OUT1_RID</port>
                <port>m_axi_OUT1_RLAST</port>
                <port>m_axi_OUT1_RREADY</port>
                <port>m_axi_OUT1_RRESP</port>
                <port>m_axi_OUT1_RUSER</port>
                <port>m_axi_OUT1_RVALID</port>
                <port>m_axi_OUT1_WDATA</port>
                <port>m_axi_OUT1_WID</port>
                <port>m_axi_OUT1_WLAST</port>
                <port>m_axi_OUT1_WREADY</port>
                <port>m_axi_OUT1_WSTRB</port>
                <port>m_axi_OUT1_WUSER</port>
                <port>m_axi_OUT1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="28" num_write_outstanding="28" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="feature_out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="feature_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_B1">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 28, 16, , , , </column>
                    <column name="m_axi_IN1">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 28, 16, , , , </column>
                    <column name="m_axi_OUT1">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 28, 28, , , , </column>
                    <column name="m_axi_W1">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 28, 16, , , , </column>
                    <column name="m_axi_W2">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 28, 16, , , , </column>
                    <column name="m_axi_W3">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 28, 16, , , , </column>
                    <column name="m_axi_W4">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 28, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 1, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">CHin, 0x10, 32, W, Data signal of CHin, </column>
                    <column name="s_axi_control">CHout, 0x18, 32, W, Data signal of CHout, </column>
                    <column name="s_axi_control">relu_en, 0x20, 32, W, Data signal of relu_en, </column>
                    <column name="s_axi_control">feature_in_1, 0x28, 32, W, Data signal of feature_in, </column>
                    <column name="s_axi_control">feature_in_2, 0x2c, 32, W, Data signal of feature_in, </column>
                    <column name="s_axi_control">Weight1_1, 0x34, 32, W, Data signal of Weight1, </column>
                    <column name="s_axi_control">Weight1_2, 0x38, 32, W, Data signal of Weight1, </column>
                    <column name="s_axi_control">Weight2_1, 0x40, 32, W, Data signal of Weight2, </column>
                    <column name="s_axi_control">Weight2_2, 0x44, 32, W, Data signal of Weight2, </column>
                    <column name="s_axi_control">Weight3_1, 0x4c, 32, W, Data signal of Weight3, </column>
                    <column name="s_axi_control">Weight3_2, 0x50, 32, W, Data signal of Weight3, </column>
                    <column name="s_axi_control">Weight4_1, 0x58, 32, W, Data signal of Weight4, </column>
                    <column name="s_axi_control">Weight4_2, 0x5c, 32, W, Data signal of Weight4, </column>
                    <column name="s_axi_control">bias_1, 0x64, 32, W, Data signal of bias, </column>
                    <column name="s_axi_control">bias_2, 0x68, 32, W, Data signal of bias, </column>
                    <column name="s_axi_control">feature_out_1, 0x70, 32, W, Data signal of feature_out, </column>
                    <column name="s_axi_control">feature_out_2, 0x74, 32, W, Data signal of feature_out, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="CHin">in, int</column>
                    <column name="CHout">in, int</column>
                    <column name="relu_en">in, int</column>
                    <column name="feature_in">in, ap_fixed&lt;16 6 AP_RND AP_SAT 0&gt;*</column>
                    <column name="Weight1">in, ap_fixed&lt;16 6 AP_RND AP_SAT 0&gt;*</column>
                    <column name="Weight2">in, ap_fixed&lt;16 6 AP_RND AP_SAT 0&gt;*</column>
                    <column name="Weight3">in, ap_fixed&lt;16 6 AP_RND AP_SAT 0&gt;*</column>
                    <column name="Weight4">in, ap_fixed&lt;16 6 AP_RND AP_SAT 0&gt;*</column>
                    <column name="bias">in, ap_fixed&lt;16 6 AP_RND AP_SAT 0&gt;*</column>
                    <column name="feature_out">out, ap_fixed&lt;16 6 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="CHin">s_axi_control, register, , name=CHin offset=0x10 range=32</column>
                    <column name="CHout">s_axi_control, register, , name=CHout offset=0x18 range=32</column>
                    <column name="relu_en">s_axi_control, register, , name=relu_en offset=0x20 range=32</column>
                    <column name="feature_in">m_axi_IN1, interface, , </column>
                    <column name="feature_in">s_axi_control, register, offset, name=feature_in_1 offset=0x28 range=32</column>
                    <column name="feature_in">s_axi_control, register, offset, name=feature_in_2 offset=0x2c range=32</column>
                    <column name="Weight1">m_axi_W1, interface, , </column>
                    <column name="Weight1">s_axi_control, register, offset, name=Weight1_1 offset=0x34 range=32</column>
                    <column name="Weight1">s_axi_control, register, offset, name=Weight1_2 offset=0x38 range=32</column>
                    <column name="Weight2">m_axi_W2, interface, , </column>
                    <column name="Weight2">s_axi_control, register, offset, name=Weight2_1 offset=0x40 range=32</column>
                    <column name="Weight2">s_axi_control, register, offset, name=Weight2_2 offset=0x44 range=32</column>
                    <column name="Weight3">m_axi_W3, interface, , </column>
                    <column name="Weight3">s_axi_control, register, offset, name=Weight3_1 offset=0x4c range=32</column>
                    <column name="Weight3">s_axi_control, register, offset, name=Weight3_2 offset=0x50 range=32</column>
                    <column name="Weight4">m_axi_W4, interface, , </column>
                    <column name="Weight4">s_axi_control, register, offset, name=Weight4_1 offset=0x58 range=32</column>
                    <column name="Weight4">s_axi_control, register, offset, name=Weight4_2 offset=0x5c range=32</column>
                    <column name="bias">m_axi_B1, interface, , </column>
                    <column name="bias">s_axi_control, register, offset, name=bias_1 offset=0x64 range=32</column>
                    <column name="bias">s_axi_control, register, offset, name=bias_2 offset=0x68 range=32</column>
                    <column name="feature_out">m_axi_OUT1, interface, , </column>
                    <column name="feature_out">s_axi_control, register, offset, name=feature_out_1 offset=0x70 range=32</column>
                    <column name="feature_out">s_axi_control, register, offset, name=feature_out_2 offset=0x74 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_IN1">anonymous, read, 128, 16, dense/dense.cpp:23:5</column>
                    <column name="m_axi_B1">anonymous, read, 32, 16, dense/dense.cpp:7:5</column>
                    <column name="m_axi_OUT1">anonymous, write, 32, 16, dense/dense.cpp:129:5</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_W1W1W1W1W1W1W1W1W1">Weight1, load_weight, Stride is incompatible, 214-230, dense/dense.cpp:61:5</column>
                    <column name="m_axi_W2W2W2W2W2W2W2W2W2">Weight2, load_weight, Stride is incompatible, 214-230, dense/dense.cpp:61:5</column>
                    <column name="m_axi_W3W3W3W3W3W3W3W3W3">Weight3, load_weight, Stride is incompatible, 214-230, dense/dense.cpp:61:5</column>
                    <column name="m_axi_W4W4W4W4W4W4W4W4W4">Weight4, load_weight, Stride is incompatible, 214-230, dense/dense.cpp:61:5</column>
                    <column name="m_axi_OUT1OUT1OUT1OUT1">feature_out, anonymous, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, dense/dense.cpp:129:5</column>
                    <column name="m_axi_B1B1B1">bias, anonymous, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, dense/dense.cpp:7:5</column>
                    <column name="m_axi_IN1IN1IN1IN1IN1IN1IN1IN1IN1">feature_in, anonymous, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, dense/dense.cpp:23:5</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="dense/dense.cpp:30" status="valid" parentFunction="load_input" variable="" isDirective="0" options="rewind"/>
        <Pragma type="pipeline" location="dense/dense.cpp:62" status="valid" parentFunction="load_weight" variable="" isDirective="0" options="rewind II=128"/>
        <Pragma type="pipeline" location="dense/dense.cpp:104" status="valid" parentFunction="compute" variable="" isDirective="0" options="rewind"/>
        <Pragma type="unroll" location="dense/dense.cpp:105" status="valid" parentFunction="compute" variable="" isDirective="0" options="factor=64"/>
        <Pragma type="bind_op" location="dense/dense.cpp:109" status="valid" parentFunction="compute" variable="tp" isDirective="0" options="variable=tp op=mul impl=dsp"/>
        <Pragma type="bind_storage" location="dense/dense.cpp:159" status="valid" parentFunction="load_and_compute" variable="input_buffer0" isDirective="0" options="variable=input_buffer0 type=ram_2p impl=bram"/>
        <Pragma type="bind_storage" location="dense/dense.cpp:160" status="valid" parentFunction="load_and_compute" variable="input_buffer1" isDirective="0" options="variable=input_buffer1 type=ram_2p impl=bram"/>
        <Pragma type="bind_storage" location="dense/dense.cpp:161" status="valid" parentFunction="load_and_compute" variable="bias_buffer" isDirective="0" options="variable=bias_buffer type=ram_2p impl=bram"/>
        <Pragma type="bind_storage" location="dense/dense.cpp:162" status="valid" parentFunction="load_and_compute" variable="weight_buffer0" isDirective="0" options="variable=weight_buffer0 type=ram_2p impl=bram"/>
        <Pragma type="bind_storage" location="dense/dense.cpp:163" status="valid" parentFunction="load_and_compute" variable="weight_buffer1" isDirective="0" options="variable=weight_buffer1 type=ram_2p impl=bram"/>
        <Pragma type="array_reshape" location="dense/dense.cpp:165" status="valid" parentFunction="load_and_compute" variable="input_buffer0" isDirective="0" options="dim=1 factor=4 type=cyclic variable=input_buffer0"/>
        <Pragma type="array_reshape" location="dense/dense.cpp:166" status="valid" parentFunction="load_and_compute" variable="input_buffer1" isDirective="0" options="dim=1 factor=4 type=cyclic variable=input_buffer1"/>
        <Pragma type="array_reshape" location="dense/dense.cpp:168" status="valid" parentFunction="load_and_compute" variable="weight_buffer0" isDirective="0" options="dim=2 factor=4 type=cyclic variable=weight_buffer0"/>
        <Pragma type="array_reshape" location="dense/dense.cpp:169" status="valid" parentFunction="load_and_compute" variable="weight_buffer1" isDirective="0" options="dim=2 factor=4 type=cyclic variable=weight_buffer1"/>
        <Pragma type="pipeline" location="dense/dense.cpp:186" status="valid" parentFunction="load_and_compute" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="dense/dense.cpp:209" status="valid" parentFunction="dense" variable="feature_out" isDirective="0" options="mode=m_axi bundle=OUT1 depth=51200 num_read_outstanding=28 num_write_outstanding=28 port=feature_out offset=slave"/>
        <Pragma type="interface" location="dense/dense.cpp:210" status="valid" parentFunction="dense" variable="bias" isDirective="0" options="mode=m_axi bundle=B1 depth=51200 num_read_outstanding=28 port=bias offset=slave"/>
        <Pragma type="interface" location="dense/dense.cpp:211" status="valid" parentFunction="dense" variable="Weight1" isDirective="0" options="mode=m_axi bundle=W1 depth=51200 num_read_outstanding=28 port=Weight1 offset=slave"/>
        <Pragma type="interface" location="dense/dense.cpp:212" status="valid" parentFunction="dense" variable="Weight2" isDirective="0" options="mode=m_axi bundle=W2 depth=51200 num_read_outstanding=28 port=Weight2 offset=slave"/>
        <Pragma type="interface" location="dense/dense.cpp:213" status="valid" parentFunction="dense" variable="Weight3" isDirective="0" options="mode=m_axi bundle=W3 depth=51200 num_read_outstanding=28 port=Weight3 offset=slave"/>
        <Pragma type="interface" location="dense/dense.cpp:214" status="valid" parentFunction="dense" variable="Weight4" isDirective="0" options="mode=m_axi bundle=W4 depth=51200 num_read_outstanding=28 port=Weight4 offset=slave"/>
        <Pragma type="interface" location="dense/dense.cpp:215" status="valid" parentFunction="dense" variable="feature_in" isDirective="0" options="mode=m_axi bundle=IN1 depth=51200 num_read_outstanding=28 port=feature_in offset=slave"/>
        <Pragma type="interface" location="dense/dense.cpp:216" status="valid" parentFunction="dense" variable="relu_en" isDirective="0" options="s_axilite port=relu_en register"/>
        <Pragma type="interface" location="dense/dense.cpp:217" status="valid" parentFunction="dense" variable="CHout" isDirective="0" options="s_axilite port=CHout register"/>
        <Pragma type="interface" location="dense/dense.cpp:218" status="valid" parentFunction="dense" variable="CHin" isDirective="0" options="s_axilite port=CHin register"/>
        <Pragma type="interface" location="dense/dense.cpp:219" status="valid" parentFunction="dense" variable="return" isDirective="0" options="s_axilite port=return register"/>
        <Pragma type="bind_storage" location="dense/dense.cpp:222" status="valid" parentFunction="dense" variable="output_buffer0" isDirective="0" options="variable=output_buffer0 type=ram_2p impl=bram"/>
        <Pragma type="bind_storage" location="dense/dense.cpp:226" status="valid" parentFunction="dense" variable="output_buffer1" isDirective="0" options="variable=output_buffer1 type=ram_2p impl=bram"/>
        <Pragma type="pipeline" location="dense/solution1/directives.tcl:10" status="valid" parentFunction="dense" variable="" isDirective="1" options="off"/>
    </PragmaReport>
</profile>

