// Seed: 1504169602
module module_0 (
    input uwire id_0
);
  wire id_2, id_3, id_4, id_5, id_6;
  module_2(
      id_0, id_0
  );
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    output wire id_3,
    input wand id_4,
    output tri id_5
);
  module_0(
      id_2
  );
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1
);
  assign id_3 = 1;
endmodule
module module_3 (
    output wire id_0,
    output uwire id_1,
    input supply1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wire id_8,
    input uwire id_9,
    output wand id_10
    , id_15,
    output wand id_11,
    output uwire id_12,
    input tri0 id_13
);
  id_16(
      .sum(id_6), .id_0(id_1)
  );
endmodule
module module_4 (
    output tri0  id_0,
    output wor   id_1,
    input  wand  id_2,
    output wand  id_3,
    input  wire  id_4,
    input  wor   id_5,
    output uwire id_6,
    input  tri0  id_7,
    input  tri   id_8,
    output wand  id_9,
    input  tri1  id_10
);
  wire id_12;
  wire id_13;
  wire id_14;
  module_3(
      id_3, id_9, id_5, id_9, id_5, id_8, id_6, id_5, id_4, id_2, id_0, id_3, id_9, id_7
  );
  wor id_15 = 1'b0;
  always
    if (1) begin
      id_6 = 1;
    end
  wire id_16;
endmodule
