// Seed: 3372904883
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output supply0 id_3;
  input wire id_2;
  inout reg id_1;
  assign id_3 = id_4 < -1'b0;
  initial id_1 <= id_4;
  logic id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd47
) (
    input tri id_0,
    input uwire _id_1,
    input supply1 id_2,
    output supply0 id_3,
    output supply1 id_4,
    input wire id_5,
    input wand id_6,
    input wor id_7,
    output tri1 id_8,
    inout tri0 id_9,
    output tri1 id_10
    , id_18,
    output wire id_11,
    output uwire id_12,
    input tri id_13,
    output wand id_14,
    input supply0 id_15,
    input wire id_16
);
  wire id_19;
  bit id_20, id_21;
  wire [-1  -  1 : 1 'b0] id_22, id_23;
  assign id_14 = (-1);
  parameter id_24["" : id_1] = -1 && -1;
  localparam id_25 = 1;
  module_0 modCall_1 (
      id_21,
      id_19,
      id_19,
      id_25,
      id_18,
      id_18,
      id_22,
      id_25
  );
  logic id_26;
  ;
  always $signed(27);
  ;
  always id_20 <= id_24;
  assign id_14 = 1;
endmodule
