{"vcs1":{"timestamp_begin":1680389625.960920108, "rt":0.86, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1680389626.856281432, "rt":0.96, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1680389627.839592399, "rt":0.42, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680389625.671942744}
{"VCS_COMP_START_TIME": 1680389625.671942744}
{"VCS_COMP_END_TIME": 1680389629.075361071}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339576}}
{"stitch_vcselab": {"peak_mem": 239008}}
