// Seed: 1147178221
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_7 :
  assert property (@(negedge id_1) id_3) id_7 <= 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd25
) (
    id_1[id_4|id_4 : 1],
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_1#(
      .id_1(-1),
      .id_2(1),
      .id_1(1'b0),
      .id_1(~1),
      .id_1(1),
      .id_2((1)),
      .id_4(1 == 1)
  ) = id_2;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2
  );
endmodule
