|Top_Medipix
Clk25 => Clk25.IN2
Clk125 => ~NO_FANOUT~
Ddr2_A[0] <= <GND>
Ddr2_A[1] <= <GND>
Ddr2_A[2] <= <GND>
Ddr2_A[3] <= <GND>
Ddr2_A[4] <= <GND>
Ddr2_A[5] <= <GND>
Ddr2_A[6] <= <GND>
Ddr2_A[7] <= <GND>
Ddr2_A[8] <= <GND>
Ddr2_A[9] <= <GND>
Ddr2_A[10] <= <GND>
Ddr2_A[11] <= <GND>
Ddr2_A[12] <= <GND>
Ddr2_A[13] <= <GND>
Ddr2_Ba[0] <= <GND>
Ddr2_Ba[1] <= <GND>
Ddr2_Ba[2] <= <GND>
Ddr2_Cas_N <= <GND>
Ddr2_Cke <= <GND>
Ddr2_Clk_P <> <UNC>
Ddr2_Clk_N <> <UNC>
Ddr2_Cs_N <= <GND>
Ddr2_Dm[0] <> <UNC>
Ddr2_Dm[1] <> <UNC>
Ddr2_Dq[0] <> <UNC>
Ddr2_Dq[1] <> <UNC>
Ddr2_Dq[2] <> <UNC>
Ddr2_Dq[3] <> <UNC>
Ddr2_Dq[4] <> <UNC>
Ddr2_Dq[5] <> <UNC>
Ddr2_Dq[6] <> <UNC>
Ddr2_Dq[7] <> <UNC>
Ddr2_Dq[8] <> <UNC>
Ddr2_Dq[9] <> <UNC>
Ddr2_Dq[10] <> <UNC>
Ddr2_Dq[11] <> <UNC>
Ddr2_Dq[12] <> <UNC>
Ddr2_Dq[13] <> <UNC>
Ddr2_Dq[14] <> <UNC>
Ddr2_Dq[15] <> <UNC>
Ddr2_Dqs[0] <> <UNC>
Ddr2_Dqs[1] <> <UNC>
Ddr2_Odt <= <GND>
Ddr2_Ras_N <= <GND>
Ddr2_We_N <= <GND>
Eth_Txc <= igor_clk.DB_MAX_OUTPUT_PORT_TYPE
Eth_TxCtl <= TOP_TsoIP:u_TOP_TsoIP.PhytxEna
Eth_Txd[0] <= TOP_TsoIP:u_TOP_TsoIP.PhytxData
Eth_Txd[1] <= TOP_TsoIP:u_TOP_TsoIP.PhytxData
Eth_Txd[2] <= TOP_TsoIP:u_TOP_TsoIP.PhytxData
Eth_Txd[3] <= TOP_TsoIP:u_TOP_TsoIP.PhytxData
Eth_Rxc => ~NO_FANOUT~
Eth_RxCtl => ~NO_FANOUT~
Eth_Rxd[0] => ~NO_FANOUT~
Eth_Rxd[1] => ~NO_FANOUT~
Eth_Rxd[2] => ~NO_FANOUT~
Eth_Rxd[3] => ~NO_FANOUT~
Eth_Mdc <= <GND>
Eth_Mdio <> <UNC>
Eth_Rst_N <= Rst25.DB_MAX_OUTPUT_PORT_TYPE
Flash_Do => ~NO_FANOUT~
Flash_Cclk <= <GND>
Flash_Cs_N <= <GND>
Flash_Di <= <GND>
Led_N[0] <= <GND>
Led_N[1] <= <GND>
Led_N[2] <= <GND>
rxd_uart => ~NO_FANOUT~
txd_uart <= <GND>
ADC_Sclk <= <GND>
ADC_Csn <= <GND>
ADC_Dout => ~NO_FANOUT~
ADC_Din <= <GND>
DAC_Sclk <= <GND>
DAC_Csn <= <GND>
DAC_Sdi <= <GND>
Reset_out_Mdpx <= <GND>
Clk_out_Mdpx <= <GND>
Data_out_Mdpx <= <GND>
En_out_Mdpx <= <GND>
Shutter_out_Mdpx <= <GND>
Cont_sel_out_Mdpx <= <GND>
MtxClr_out_Mdpx <= <GND>
TPSWT_out_Mdpx <= <GND>
Clk_in_Mdpx => ~NO_FANOUT~
En_in_Mdpx => ~NO_FANOUT~
Data_in_Mdpx[0] => ~NO_FANOUT~
Data_in_Mdpx[1] => ~NO_FANOUT~
Data_in_Mdpx[2] => ~NO_FANOUT~
Data_in_Mdpx[3] => ~NO_FANOUT~
Data_in_Mdpx[4] => ~NO_FANOUT~
Data_in_Mdpx[5] => ~NO_FANOUT~
Data_in_Mdpx[6] => ~NO_FANOUT~
Data_in_Mdpx[7] => ~NO_FANOUT~


|Top_Medipix|rst_syncronize:u_rst_syncronize
n_rst_in => nrst_out~reg0.ACLR
n_rst_in => rst_out~reg0.PRESET
n_rst_in => rst.PRESET
n_rst_in => t_rst.PRESET
clk => nrst_out~reg0.CLK
clk => rst_out~reg0.CLK
clk => rst.CLK
clk => t_rst.CLK
rst_out <= rst_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
nrst_out <= nrst_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|cpu_pll:u_cpu_pll
areset => areset.IN1
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|Top_Medipix|cpu_pll:u_cpu_pll|altpll:altpll_component
inclk[0] => cpu_pll_altpll:auto_generated.inclk[0]
inclk[1] => cpu_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => cpu_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Top_Medipix|cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Top_Medipix|ts_packet_gen:u_ts_packet_gen
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => ts_end~reg0.CLK
clk => ts_start~reg0.CLK
clk => ts_valid~reg0.CLK
clk => ts_data[0]~reg0.CLK
clk => ts_data[1]~reg0.CLK
clk => ts_data[2]~reg0.CLK
clk => ts_data[3]~reg0.CLK
clk => ts_data[4]~reg0.CLK
clk => ts_data[5]~reg0.CLK
clk => ts_data[6]~reg0.CLK
clk => ts_data[7]~reg0.CLK
clk => tx_packet_count[0].CLK
clk => tx_packet_count[1].CLK
clk => tx_packet_count[2].CLK
clk => tx_packet_count[3].CLK
clk => tx_packet_count[4].CLK
clk => tx_packet_count[5].CLK
clk => tx_packet_count[6].CLK
clk => tx_packet_count[7].CLK
clk => tx_packet_count[8].CLK
clk => tx_packet_count[9].CLK
clk => tx_packet_count[10].CLK
clk => tx_packet_count[11].CLK
clk => tx_packet_count[12].CLK
clk => tx_packet_count[13].CLK
clk => tx_packet_count[14].CLK
clk => tx_packet_count[15].CLK
clk => tx_packet_count[16].CLK
clk => tx_packet_count[17].CLK
clk => tx_packet_count[18].CLK
clk => tx_packet_count[19].CLK
clk => tx_packet_count[20].CLK
clk => tx_packet_count[21].CLK
clk => tx_packet_count[22].CLK
clk => tx_packet_count[23].CLK
clk => tx_packet_count[24].CLK
clk => tx_packet_count[25].CLK
clk => tx_packet_count[26].CLK
clk => tx_packet_count[27].CLK
clk => tx_packet_count[28].CLK
clk => tx_packet_count[29].CLK
clk => tx_packet_count[30].CLK
clk => tx_packet_count[31].CLK
clk => tx_count[0].CLK
clk => tx_count[1].CLK
clk => tx_count[2].CLK
clk => tx_count[3].CLK
clk => tx_count[4].CLK
clk => tx_count[5].CLK
clk => tx_count[6].CLK
clk => tx_count[7].CLK
clk => tx_count[8].CLK
clk => tx_count[9].CLK
clk => gap_count[0].CLK
clk => gap_count[1].CLK
clk => gap_count[2].CLK
clk => gap_count[3].CLK
clk => gap_count[4].CLK
clk => gap_count[5].CLK
clk => gap_count[6].CLK
clk => gap_count[7].CLK
clk => gap_count[8].CLK
clk => gap_count[9].CLK
clk => gap_count[10].CLK
clk => gap_count[11].CLK
clk => gap_count[12].CLK
clk => gap_count[13].CLK
clk => gap_count[14].CLK
clk => gap_count[15].CLK
clk => enable_s.CLK
clk => enable_d.CLK
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => ts_end~reg0.ACLR
rst => ts_start~reg0.ACLR
rst => ts_valid~reg0.ACLR
rst => ts_data[0]~reg0.ACLR
rst => ts_data[1]~reg0.ACLR
rst => ts_data[2]~reg0.ACLR
rst => ts_data[3]~reg0.ACLR
rst => ts_data[4]~reg0.ACLR
rst => ts_data[5]~reg0.ACLR
rst => ts_data[6]~reg0.ACLR
rst => ts_data[7]~reg0.ACLR
rst => tx_packet_count[0].ACLR
rst => tx_packet_count[1].ACLR
rst => tx_packet_count[2].ACLR
rst => tx_packet_count[3].ACLR
rst => tx_packet_count[4].ACLR
rst => tx_packet_count[5].ACLR
rst => tx_packet_count[6].ACLR
rst => tx_packet_count[7].ACLR
rst => tx_packet_count[8].ACLR
rst => tx_packet_count[9].ACLR
rst => tx_packet_count[10].ACLR
rst => tx_packet_count[11].ACLR
rst => tx_packet_count[12].ACLR
rst => tx_packet_count[13].ACLR
rst => tx_packet_count[14].ACLR
rst => tx_packet_count[15].ACLR
rst => tx_packet_count[16].ACLR
rst => tx_packet_count[17].ACLR
rst => tx_packet_count[18].ACLR
rst => tx_packet_count[19].ACLR
rst => tx_packet_count[20].ACLR
rst => tx_packet_count[21].ACLR
rst => tx_packet_count[22].ACLR
rst => tx_packet_count[23].ACLR
rst => tx_packet_count[24].ACLR
rst => tx_packet_count[25].ACLR
rst => tx_packet_count[26].ACLR
rst => tx_packet_count[27].ACLR
rst => tx_packet_count[28].ACLR
rst => tx_packet_count[29].ACLR
rst => tx_packet_count[30].ACLR
rst => tx_packet_count[31].ACLR
rst => tx_count[0].ACLR
rst => tx_count[1].ACLR
rst => tx_count[2].ACLR
rst => tx_count[3].ACLR
rst => tx_count[4].ACLR
rst => tx_count[5].ACLR
rst => tx_count[6].ACLR
rst => tx_count[7].ACLR
rst => tx_count[8].ACLR
rst => tx_count[9].ACLR
rst => gap_count[0].ACLR
rst => gap_count[1].ACLR
rst => gap_count[2].ACLR
rst => gap_count[3].ACLR
rst => gap_count[4].ACLR
rst => gap_count[5].ACLR
rst => gap_count[6].ACLR
rst => gap_count[7].ACLR
rst => gap_count[8].ACLR
rst => gap_count[9].ACLR
rst => gap_count[10].ACLR
rst => gap_count[11].ACLR
rst => gap_count[12].ACLR
rst => gap_count[13].ACLR
rst => gap_count[14].ACLR
rst => gap_count[15].ACLR
rst => enable_s.ACLR
rst => enable_d.ACLR
enable => enable_d.DATAIN
id[0] => Selector7.IN10
id[1] => Selector6.IN10
id[2] => Selector5.IN10
id[3] => Selector4.IN10
id[4] => Selector3.IN10
id[5] => Selector2.IN10
id[6] => Selector1.IN10
id[7] => Selector0.IN10
len_188_204n => ts_end.IN1
len_188_204n => ts_end.IN1
gap[0] => gap_count.DATAB
gap[1] => gap_count.DATAB
gap[2] => gap_count.DATAB
gap[3] => gap_count.DATAB
gap[4] => gap_count.DATAB
gap[5] => gap_count.DATAB
gap[6] => gap_count.DATAB
gap[7] => gap_count.DATAB
gap[8] => gap_count.DATAB
gap[9] => gap_count.DATAB
gap[10] => gap_count.DATAB
gap[11] => gap_count.DATAB
gap[12] => gap_count.DATAB
gap[13] => gap_count.DATAB
gap[14] => gap_count.DATAB
gap[15] => gap_count.DATAB
ts_data[0] <= ts_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ts_data[1] <= ts_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ts_data[2] <= ts_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ts_data[3] <= ts_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ts_data[4] <= ts_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ts_data[5] <= ts_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ts_data[6] <= ts_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ts_data[7] <= ts_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ts_valid <= ts_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
ts_start <= ts_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
ts_end <= ts_end~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP
clk => clk.IN4
nRst => nRst.IN1
BTS_comp => BTS_comp.IN1
ClkPhy => ClkPhy.IN8
i_ts_valid => i_ts_valid.IN1
i_ts_sync => i_ts_sync.IN1
i_ts_data[0] => i_ts_data[0].IN1
i_ts_data[1] => i_ts_data[1].IN1
i_ts_data[2] => i_ts_data[2].IN1
i_ts_data[3] => i_ts_data[3].IN1
i_ts_data[4] => i_ts_data[4].IN1
i_ts_data[5] => i_ts_data[5].IN1
i_ts_data[6] => i_ts_data[6].IN1
i_ts_data[7] => i_ts_data[7].IN1
i_ts_PacketLength[0] => i_ts_PacketLength[0].IN2
i_ts_PacketLength[1] => i_ts_PacketLength[1].IN2
i_ts_PacketLength[2] => i_ts_PacketLength[2].IN2
i_ts_PacketLength[3] => i_ts_PacketLength[3].IN2
i_ts_PacketLength[4] => i_ts_PacketLength[4].IN2
i_ts_PacketLength[5] => i_ts_PacketLength[5].IN2
i_ts_PacketLength[6] => i_ts_PacketLength[6].IN2
i_ts_PacketLength[7] => i_ts_PacketLength[7].IN2
i_MacDest[0] => i_MacDest[0].IN1
i_MacDest[1] => i_MacDest[1].IN1
i_MacDest[2] => i_MacDest[2].IN1
i_MacDest[3] => i_MacDest[3].IN1
i_MacDest[4] => i_MacDest[4].IN1
i_MacDest[5] => i_MacDest[5].IN1
i_MacDest[6] => i_MacDest[6].IN1
i_MacDest[7] => i_MacDest[7].IN1
i_MacDest[8] => i_MacDest[8].IN1
i_MacDest[9] => i_MacDest[9].IN1
i_MacDest[10] => i_MacDest[10].IN1
i_MacDest[11] => i_MacDest[11].IN1
i_MacDest[12] => i_MacDest[12].IN1
i_MacDest[13] => i_MacDest[13].IN1
i_MacDest[14] => i_MacDest[14].IN1
i_MacDest[15] => i_MacDest[15].IN1
i_MacDest[16] => i_MacDest[16].IN1
i_MacDest[17] => i_MacDest[17].IN1
i_MacDest[18] => i_MacDest[18].IN1
i_MacDest[19] => i_MacDest[19].IN1
i_MacDest[20] => i_MacDest[20].IN1
i_MacDest[21] => i_MacDest[21].IN1
i_MacDest[22] => i_MacDest[22].IN1
i_MacDest[23] => i_MacDest[23].IN1
i_MacDest[24] => i_MacDest[24].IN1
i_MacDest[25] => i_MacDest[25].IN1
i_MacDest[26] => i_MacDest[26].IN1
i_MacDest[27] => i_MacDest[27].IN1
i_MacDest[28] => i_MacDest[28].IN1
i_MacDest[29] => i_MacDest[29].IN1
i_MacDest[30] => i_MacDest[30].IN1
i_MacDest[31] => i_MacDest[31].IN1
i_MacDest[32] => i_MacDest[32].IN1
i_MacDest[33] => i_MacDest[33].IN1
i_MacDest[34] => i_MacDest[34].IN1
i_MacDest[35] => i_MacDest[35].IN1
i_MacDest[36] => i_MacDest[36].IN1
i_MacDest[37] => i_MacDest[37].IN1
i_MacDest[38] => i_MacDest[38].IN1
i_MacDest[39] => i_MacDest[39].IN1
i_MacDest[40] => i_MacDest[40].IN1
i_MacDest[41] => i_MacDest[41].IN1
i_MacDest[42] => i_MacDest[42].IN1
i_MacDest[43] => i_MacDest[43].IN1
i_MacDest[44] => i_MacDest[44].IN1
i_MacDest[45] => i_MacDest[45].IN1
i_MacDest[46] => i_MacDest[46].IN1
i_MacDest[47] => i_MacDest[47].IN1
i_MacSource[0] => i_MacSource[0].IN1
i_MacSource[1] => i_MacSource[1].IN1
i_MacSource[2] => i_MacSource[2].IN1
i_MacSource[3] => i_MacSource[3].IN1
i_MacSource[4] => i_MacSource[4].IN1
i_MacSource[5] => i_MacSource[5].IN1
i_MacSource[6] => i_MacSource[6].IN1
i_MacSource[7] => i_MacSource[7].IN1
i_MacSource[8] => i_MacSource[8].IN1
i_MacSource[9] => i_MacSource[9].IN1
i_MacSource[10] => i_MacSource[10].IN1
i_MacSource[11] => i_MacSource[11].IN1
i_MacSource[12] => i_MacSource[12].IN1
i_MacSource[13] => i_MacSource[13].IN1
i_MacSource[14] => i_MacSource[14].IN1
i_MacSource[15] => i_MacSource[15].IN1
i_MacSource[16] => i_MacSource[16].IN1
i_MacSource[17] => i_MacSource[17].IN1
i_MacSource[18] => i_MacSource[18].IN1
i_MacSource[19] => i_MacSource[19].IN1
i_MacSource[20] => i_MacSource[20].IN1
i_MacSource[21] => i_MacSource[21].IN1
i_MacSource[22] => i_MacSource[22].IN1
i_MacSource[23] => i_MacSource[23].IN1
i_MacSource[24] => i_MacSource[24].IN1
i_MacSource[25] => i_MacSource[25].IN1
i_MacSource[26] => i_MacSource[26].IN1
i_MacSource[27] => i_MacSource[27].IN1
i_MacSource[28] => i_MacSource[28].IN1
i_MacSource[29] => i_MacSource[29].IN1
i_MacSource[30] => i_MacSource[30].IN1
i_MacSource[31] => i_MacSource[31].IN1
i_MacSource[32] => i_MacSource[32].IN1
i_MacSource[33] => i_MacSource[33].IN1
i_MacSource[34] => i_MacSource[34].IN1
i_MacSource[35] => i_MacSource[35].IN1
i_MacSource[36] => i_MacSource[36].IN1
i_MacSource[37] => i_MacSource[37].IN1
i_MacSource[38] => i_MacSource[38].IN1
i_MacSource[39] => i_MacSource[39].IN1
i_MacSource[40] => i_MacSource[40].IN1
i_MacSource[41] => i_MacSource[41].IN1
i_MacSource[42] => i_MacSource[42].IN1
i_MacSource[43] => i_MacSource[43].IN1
i_MacSource[44] => i_MacSource[44].IN1
i_MacSource[45] => i_MacSource[45].IN1
i_MacSource[46] => i_MacSource[46].IN1
i_MacSource[47] => i_MacSource[47].IN1
i_IpDest[0] => i_IpDest[0].IN1
i_IpDest[1] => i_IpDest[1].IN1
i_IpDest[2] => i_IpDest[2].IN1
i_IpDest[3] => i_IpDest[3].IN1
i_IpDest[4] => i_IpDest[4].IN1
i_IpDest[5] => i_IpDest[5].IN1
i_IpDest[6] => i_IpDest[6].IN1
i_IpDest[7] => i_IpDest[7].IN1
i_IpDest[8] => i_IpDest[8].IN1
i_IpDest[9] => i_IpDest[9].IN1
i_IpDest[10] => i_IpDest[10].IN1
i_IpDest[11] => i_IpDest[11].IN1
i_IpDest[12] => i_IpDest[12].IN1
i_IpDest[13] => i_IpDest[13].IN1
i_IpDest[14] => i_IpDest[14].IN1
i_IpDest[15] => i_IpDest[15].IN1
i_IpDest[16] => i_IpDest[16].IN1
i_IpDest[17] => i_IpDest[17].IN1
i_IpDest[18] => i_IpDest[18].IN1
i_IpDest[19] => i_IpDest[19].IN1
i_IpDest[20] => i_IpDest[20].IN1
i_IpDest[21] => i_IpDest[21].IN1
i_IpDest[22] => i_IpDest[22].IN1
i_IpDest[23] => i_IpDest[23].IN1
i_IpDest[24] => i_IpDest[24].IN1
i_IpDest[25] => i_IpDest[25].IN1
i_IpDest[26] => i_IpDest[26].IN1
i_IpDest[27] => i_IpDest[27].IN1
i_IpDest[28] => i_IpDest[28].IN1
i_IpDest[29] => i_IpDest[29].IN1
i_IpDest[30] => i_IpDest[30].IN1
i_IpDest[31] => i_IpDest[31].IN1
i_IpSource[0] => i_IpSource[0].IN1
i_IpSource[1] => i_IpSource[1].IN1
i_IpSource[2] => i_IpSource[2].IN1
i_IpSource[3] => i_IpSource[3].IN1
i_IpSource[4] => i_IpSource[4].IN1
i_IpSource[5] => i_IpSource[5].IN1
i_IpSource[6] => i_IpSource[6].IN1
i_IpSource[7] => i_IpSource[7].IN1
i_IpSource[8] => i_IpSource[8].IN1
i_IpSource[9] => i_IpSource[9].IN1
i_IpSource[10] => i_IpSource[10].IN1
i_IpSource[11] => i_IpSource[11].IN1
i_IpSource[12] => i_IpSource[12].IN1
i_IpSource[13] => i_IpSource[13].IN1
i_IpSource[14] => i_IpSource[14].IN1
i_IpSource[15] => i_IpSource[15].IN1
i_IpSource[16] => i_IpSource[16].IN1
i_IpSource[17] => i_IpSource[17].IN1
i_IpSource[18] => i_IpSource[18].IN1
i_IpSource[19] => i_IpSource[19].IN1
i_IpSource[20] => i_IpSource[20].IN1
i_IpSource[21] => i_IpSource[21].IN1
i_IpSource[22] => i_IpSource[22].IN1
i_IpSource[23] => i_IpSource[23].IN1
i_IpSource[24] => i_IpSource[24].IN1
i_IpSource[25] => i_IpSource[25].IN1
i_IpSource[26] => i_IpSource[26].IN1
i_IpSource[27] => i_IpSource[27].IN1
i_IpSource[28] => i_IpSource[28].IN1
i_IpSource[29] => i_IpSource[29].IN1
i_IpSource[30] => i_IpSource[30].IN1
i_IpSource[31] => i_IpSource[31].IN1
i_Protocol[0] => i_Protocol[0].IN1
i_Protocol[1] => i_Protocol[1].IN1
i_Protocol[2] => i_Protocol[2].IN1
i_Protocol[3] => i_Protocol[3].IN1
i_Protocol[4] => i_Protocol[4].IN1
i_Protocol[5] => i_Protocol[5].IN1
i_Protocol[6] => i_Protocol[6].IN1
i_Protocol[7] => i_Protocol[7].IN1
i_PortDest[0] => i_PortDest[0].IN1
i_PortDest[1] => i_PortDest[1].IN1
i_PortDest[2] => i_PortDest[2].IN1
i_PortDest[3] => i_PortDest[3].IN1
i_PortDest[4] => i_PortDest[4].IN1
i_PortDest[5] => i_PortDest[5].IN1
i_PortDest[6] => i_PortDest[6].IN1
i_PortDest[7] => i_PortDest[7].IN1
i_PortDest[8] => i_PortDest[8].IN1
i_PortDest[9] => i_PortDest[9].IN1
i_PortDest[10] => i_PortDest[10].IN1
i_PortDest[11] => i_PortDest[11].IN1
i_PortDest[12] => i_PortDest[12].IN1
i_PortDest[13] => i_PortDest[13].IN1
i_PortDest[14] => i_PortDest[14].IN1
i_PortDest[15] => i_PortDest[15].IN1
i_PortSource[0] => i_PortSource[0].IN1
i_PortSource[1] => i_PortSource[1].IN1
i_PortSource[2] => i_PortSource[2].IN1
i_PortSource[3] => i_PortSource[3].IN1
i_PortSource[4] => i_PortSource[4].IN1
i_PortSource[5] => i_PortSource[5].IN1
i_PortSource[6] => i_PortSource[6].IN1
i_PortSource[7] => i_PortSource[7].IN1
i_PortSource[8] => i_PortSource[8].IN1
i_PortSource[9] => i_PortSource[9].IN1
i_PortSource[10] => i_PortSource[10].IN1
i_PortSource[11] => i_PortSource[11].IN1
i_PortSource[12] => i_PortSource[12].IN1
i_PortSource[13] => i_PortSource[13].IN1
i_PortSource[14] => i_PortSource[14].IN1
i_PortSource[15] => i_PortSource[15].IN1
i_TimeToLive[0] => i_TimeToLive[0].IN1
i_TimeToLive[1] => i_TimeToLive[1].IN1
i_TimeToLive[2] => i_TimeToLive[2].IN1
i_TimeToLive[3] => i_TimeToLive[3].IN1
i_TimeToLive[4] => i_TimeToLive[4].IN1
i_TimeToLive[5] => i_TimeToLive[5].IN1
i_TimeToLive[6] => i_TimeToLive[6].IN1
i_TimeToLive[7] => i_TimeToLive[7].IN1
i_NumberPacket[0] => i_NumberPacket[0].IN2
i_NumberPacket[1] => i_NumberPacket[1].IN2
i_NumberPacket[2] => i_NumberPacket[2].IN2
o_Sync <= o_Sync.DB_MAX_OUTPUT_PORT_TYPE
o_End <= MuxHdPactAddCRC:u_MuxHdPactAddCRC.o_End
o_Valid <= o_Valid.DB_MAX_OUTPUT_PORT_TYPE
o_Data[0] <= o_Data[0].DB_MAX_OUTPUT_PORT_TYPE
o_Data[1] <= o_Data[1].DB_MAX_OUTPUT_PORT_TYPE
o_Data[2] <= o_Data[2].DB_MAX_OUTPUT_PORT_TYPE
o_Data[3] <= o_Data[3].DB_MAX_OUTPUT_PORT_TYPE
o_Data[4] <= o_Data[4].DB_MAX_OUTPUT_PORT_TYPE
o_Data[5] <= o_Data[5].DB_MAX_OUTPUT_PORT_TYPE
o_Data[6] <= o_Data[6].DB_MAX_OUTPUT_PORT_TYPE
o_Data[7] <= o_Data[7].DB_MAX_OUTPUT_PORT_TYPE
PhytxEna <= PhyInterface:u_PhyInterface.out_PhyTxEna
PhytxData[0] <= PhyInterface:u_PhyInterface.out_PhyTxData
PhytxData[1] <= PhyInterface:u_PhyInterface.out_PhyTxData
PhytxData[2] <= PhyInterface:u_PhyInterface.out_PhyTxData
PhytxData[3] <= PhyInterface:u_PhyInterface.out_PhyTxData
NivelRdFifo[0] <= NivelRdFifo[0].DB_MAX_OUTPUT_PORT_TYPE
NivelRdFifo[1] <= NivelRdFifo[1].DB_MAX_OUTPUT_PORT_TYPE
NivelRdFifo[2] <= NivelRdFifo[2].DB_MAX_OUTPUT_PORT_TYPE
NivelRdFifo[3] <= NivelRdFifo[3].DB_MAX_OUTPUT_PORT_TYPE
NivelRdFifo[4] <= NivelRdFifo[4].DB_MAX_OUTPUT_PORT_TYPE
NivelRdFifo[5] <= NivelRdFifo[5].DB_MAX_OUTPUT_PORT_TYPE
NivelRdFifo[6] <= NivelRdFifo[6].DB_MAX_OUTPUT_PORT_TYPE
NivelRdFifo[7] <= NivelRdFifo[7].DB_MAX_OUTPUT_PORT_TYPE
NivelRdFifo[8] <= NivelRdFifo[8].DB_MAX_OUTPUT_PORT_TYPE
NivelRdFifo[9] <= NivelRdFifo[9].DB_MAX_OUTPUT_PORT_TYPE
NivelRdFifo[10] <= NivelRdFifo[10].DB_MAX_OUTPUT_PORT_TYPE
enRd <= enRd.DB_MAX_OUTPUT_PORT_TYPE
EnRdHdEth <= EnRdHdEth.DB_MAX_OUTPUT_PORT_TYPE
Out_Valid <= CtrlRdTxTsOIp:u_CtrlRdTxTsOIp.o_ValidOut
Out_Sync <= Out_Sync.DB_MAX_OUTPUT_PORT_TYPE
Out_End <= Out_End.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP
i_Clk => o_Data[0]~reg0.CLK
i_Clk => o_Data[1]~reg0.CLK
i_Clk => o_Data[2]~reg0.CLK
i_Clk => o_Data[3]~reg0.CLK
i_Clk => o_Data[4]~reg0.CLK
i_Clk => o_Data[5]~reg0.CLK
i_Clk => o_Data[6]~reg0.CLK
i_Clk => o_Data[7]~reg0.CLK
i_Clk => o_Sync~reg0.CLK
i_Clk => o_Valid~reg0.CLK
i_Clk => \Process_CtrlWrTxTsOIP:v_ContaByte[0].CLK
i_Clk => \Process_CtrlWrTxTsOIP:v_ContaByte[1].CLK
i_Clk => \Process_CtrlWrTxTsOIP:v_ContaByte[2].CLK
i_Clk => \Process_CtrlWrTxTsOIP:v_ContaByte[3].CLK
i_Clk => \Process_CtrlWrTxTsOIP:v_ContaByte[4].CLK
i_Clk => \Process_CtrlWrTxTsOIP:v_ContaByte[5].CLK
i_Clk => \Process_CtrlWrTxTsOIP:v_ContaByte[6].CLK
i_Clk => \Process_CtrlWrTxTsOIP:v_ContaByte[7].CLK
i_Clk => \Process_CtrlWrTxTsOIP:v_ContaByte[8].CLK
i_Clk => \Process_CtrlWrTxTsOIP:v_ContaByte[9].CLK
i_Clk => \Process_CtrlWrTxTsOIP:v_ContaByte[10].CLK
i_Clk => \Process_CtrlWrTxTsOIP:v_Estado.CLK
i_nRst => o_Data[0]~reg0.ACLR
i_nRst => o_Data[1]~reg0.ACLR
i_nRst => o_Data[2]~reg0.ACLR
i_nRst => o_Data[3]~reg0.ACLR
i_nRst => o_Data[4]~reg0.ACLR
i_nRst => o_Data[5]~reg0.ACLR
i_nRst => o_Data[6]~reg0.ACLR
i_nRst => o_Data[7]~reg0.ACLR
i_nRst => o_Sync~reg0.ACLR
i_nRst => o_Valid~reg0.ACLR
i_nRst => \Process_CtrlWrTxTsOIP:v_ContaByte[0].ACLR
i_nRst => \Process_CtrlWrTxTsOIP:v_ContaByte[1].ACLR
i_nRst => \Process_CtrlWrTxTsOIP:v_ContaByte[2].ACLR
i_nRst => \Process_CtrlWrTxTsOIP:v_ContaByte[3].ACLR
i_nRst => \Process_CtrlWrTxTsOIP:v_ContaByte[4].ACLR
i_nRst => \Process_CtrlWrTxTsOIP:v_ContaByte[5].ACLR
i_nRst => \Process_CtrlWrTxTsOIP:v_ContaByte[6].ACLR
i_nRst => \Process_CtrlWrTxTsOIP:v_ContaByte[7].ACLR
i_nRst => \Process_CtrlWrTxTsOIP:v_ContaByte[8].ACLR
i_nRst => \Process_CtrlWrTxTsOIP:v_ContaByte[9].ACLR
i_nRst => \Process_CtrlWrTxTsOIP:v_ContaByte[10].ACLR
i_nRst => \Process_CtrlWrTxTsOIP:v_Estado.ACLR
i_Valid => Process_CtrlWrTxTsOIP.IN1
i_Valid => Process_CtrlWrTxTsOIP.IN1
i_Valid => o_Valid.DATAB
i_Sync => Process_CtrlWrTxTsOIP.IN1
i_Sync => o_Sync.DATAB
i_Data[0] => o_Data.DATAB
i_Data[1] => o_Data.DATAB
i_Data[2] => o_Data.DATAB
i_Data[3] => o_Data.DATAB
i_Data[4] => o_Data.DATAB
i_Data[5] => o_Data.DATAB
i_Data[6] => o_Data.DATAB
i_Data[7] => o_Data.DATAB
i_PacketLength[0] => Equal0.IN10
i_PacketLength[0] => Add0.IN16
i_PacketLength[1] => Equal0.IN9
i_PacketLength[1] => Add0.IN15
i_PacketLength[2] => Equal0.IN8
i_PacketLength[2] => Add0.IN14
i_PacketLength[3] => Equal0.IN7
i_PacketLength[3] => Add0.IN13
i_PacketLength[4] => Equal0.IN6
i_PacketLength[4] => Add0.IN12
i_PacketLength[5] => Equal0.IN5
i_PacketLength[5] => Add0.IN11
i_PacketLength[6] => Equal0.IN4
i_PacketLength[6] => Add0.IN10
i_PacketLength[7] => Equal0.IN3
i_PacketLength[7] => Add0.IN9
o_Data[0] <= o_Data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[1] <= o_Data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[2] <= o_Data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[3] <= o_Data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[4] <= o_Data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[5] <= o_Data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[6] <= o_Data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[7] <= o_Data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Valid <= o_Valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Sync <= o_Sync~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw[0]
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw[1]
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw[2]
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw[3]
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw[4]
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw[5]
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw[6]
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw[7]
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw[8]
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw[9]
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw[10]
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw[0]
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw[1]
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw[2]
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw[3]
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw[4]
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw[5]
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw[6]
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw[7]
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw[8]
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw[9]
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw[10]


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component
data[0] => dcfifo_dun1:auto_generated.data[0]
data[1] => dcfifo_dun1:auto_generated.data[1]
data[2] => dcfifo_dun1:auto_generated.data[2]
data[3] => dcfifo_dun1:auto_generated.data[3]
data[4] => dcfifo_dun1:auto_generated.data[4]
data[5] => dcfifo_dun1:auto_generated.data[5]
data[6] => dcfifo_dun1:auto_generated.data[6]
data[7] => dcfifo_dun1:auto_generated.data[7]
q[0] <= dcfifo_dun1:auto_generated.q[0]
q[1] <= dcfifo_dun1:auto_generated.q[1]
q[2] <= dcfifo_dun1:auto_generated.q[2]
q[3] <= dcfifo_dun1:auto_generated.q[3]
q[4] <= dcfifo_dun1:auto_generated.q[4]
q[5] <= dcfifo_dun1:auto_generated.q[5]
q[6] <= dcfifo_dun1:auto_generated.q[6]
q[7] <= dcfifo_dun1:auto_generated.q[7]
rdclk => dcfifo_dun1:auto_generated.rdclk
rdreq => dcfifo_dun1:auto_generated.rdreq
wrclk => dcfifo_dun1:auto_generated.wrclk
wrreq => dcfifo_dun1:auto_generated.wrreq
aclr => dcfifo_dun1:auto_generated.aclr
rdempty <= dcfifo_dun1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_dun1:auto_generated.wrfull
rdusedw[0] <= dcfifo_dun1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_dun1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_dun1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_dun1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_dun1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_dun1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_dun1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_dun1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_dun1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_dun1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_dun1:auto_generated.rdusedw[10]
wrusedw[0] <= dcfifo_dun1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_dun1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_dun1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_dun1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_dun1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_dun1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_dun1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_dun1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_dun1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_dun1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_dun1:auto_generated.wrusedw[10]


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated
aclr => a_graycounter_777:rdptr_g1p.aclr
aclr => a_graycounter_3lc:wrptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_gp.aclr
aclr => altsyncram_9j31:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[11].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_9j31:fifo_ram.data_a[0]
data[1] => altsyncram_9j31:fifo_ram.data_a[1]
data[2] => altsyncram_9j31:fifo_ram.data_a[2]
data[3] => altsyncram_9j31:fifo_ram.data_a[3]
data[4] => altsyncram_9j31:fifo_ram.data_a[4]
data[5] => altsyncram_9j31:fifo_ram.data_a[5]
data[6] => altsyncram_9j31:fifo_ram.data_a[6]
data[7] => altsyncram_9j31:fifo_ram.data_a[7]
q[0] <= altsyncram_9j31:fifo_ram.q_b[0]
q[1] <= altsyncram_9j31:fifo_ram.q_b[1]
q[2] <= altsyncram_9j31:fifo_ram.q_b[2]
q[3] <= altsyncram_9j31:fifo_ram.q_b[3]
q[4] <= altsyncram_9j31:fifo_ram.q_b[4]
q[5] <= altsyncram_9j31:fifo_ram.q_b[5]
q[6] <= altsyncram_9j31:fifo_ram.q_b[6]
q[7] <= altsyncram_9j31:fifo_ram.q_b[7]
rdclk => a_graycounter_777:rdptr_g1p.clock
rdclk => altsyncram_9j31:fifo_ram.clock1
rdclk => dffpipe_qe9:rs_brp.clock
rdclk => dffpipe_qe9:rs_bwp.clock
rdclk => alt_synch_pipe_0e8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_3lc:wrptr_g1p.clock
wrclk => a_graycounter_2lc:wrptr_gp.clock
wrclk => altsyncram_9j31:fifo_ram.clock0
wrclk => dffpipe_qe9:ws_brp.clock
wrclk => dffpipe_qe9:ws_bwp.clock
wrclk => alt_synch_pipe_1e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp
aclr => counter13a[11].IN0
aclr => counter13a[10].IN0
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[11].CLK
clock => counter13a[10].CLK
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter13a[11].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[7] => ram_block14a0.PORTAADDR7
address_a[7] => ram_block14a1.PORTAADDR7
address_a[7] => ram_block14a2.PORTAADDR7
address_a[7] => ram_block14a3.PORTAADDR7
address_a[7] => ram_block14a4.PORTAADDR7
address_a[7] => ram_block14a5.PORTAADDR7
address_a[7] => ram_block14a6.PORTAADDR7
address_a[7] => ram_block14a7.PORTAADDR7
address_a[8] => ram_block14a0.PORTAADDR8
address_a[8] => ram_block14a1.PORTAADDR8
address_a[8] => ram_block14a2.PORTAADDR8
address_a[8] => ram_block14a3.PORTAADDR8
address_a[8] => ram_block14a4.PORTAADDR8
address_a[8] => ram_block14a5.PORTAADDR8
address_a[8] => ram_block14a6.PORTAADDR8
address_a[8] => ram_block14a7.PORTAADDR8
address_a[9] => ram_block14a0.PORTAADDR9
address_a[9] => ram_block14a1.PORTAADDR9
address_a[9] => ram_block14a2.PORTAADDR9
address_a[9] => ram_block14a3.PORTAADDR9
address_a[9] => ram_block14a4.PORTAADDR9
address_a[9] => ram_block14a5.PORTAADDR9
address_a[9] => ram_block14a6.PORTAADDR9
address_a[9] => ram_block14a7.PORTAADDR9
address_a[10] => ram_block14a0.PORTAADDR10
address_a[10] => ram_block14a1.PORTAADDR10
address_a[10] => ram_block14a2.PORTAADDR10
address_a[10] => ram_block14a3.PORTAADDR10
address_a[10] => ram_block14a4.PORTAADDR10
address_a[10] => ram_block14a5.PORTAADDR10
address_a[10] => ram_block14a6.PORTAADDR10
address_a[10] => ram_block14a7.PORTAADDR10
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[7] => ram_block14a0.PORTBADDR7
address_b[7] => ram_block14a1.PORTBADDR7
address_b[7] => ram_block14a2.PORTBADDR7
address_b[7] => ram_block14a3.PORTBADDR7
address_b[7] => ram_block14a4.PORTBADDR7
address_b[7] => ram_block14a5.PORTBADDR7
address_b[7] => ram_block14a6.PORTBADDR7
address_b[7] => ram_block14a7.PORTBADDR7
address_b[8] => ram_block14a0.PORTBADDR8
address_b[8] => ram_block14a1.PORTBADDR8
address_b[8] => ram_block14a2.PORTBADDR8
address_b[8] => ram_block14a3.PORTBADDR8
address_b[8] => ram_block14a4.PORTBADDR8
address_b[8] => ram_block14a5.PORTBADDR8
address_b[8] => ram_block14a6.PORTBADDR8
address_b[8] => ram_block14a7.PORTBADDR8
address_b[9] => ram_block14a0.PORTBADDR9
address_b[9] => ram_block14a1.PORTBADDR9
address_b[9] => ram_block14a2.PORTBADDR9
address_b[9] => ram_block14a3.PORTBADDR9
address_b[9] => ram_block14a4.PORTBADDR9
address_b[9] => ram_block14a5.PORTBADDR9
address_b[9] => ram_block14a6.PORTBADDR9
address_b[9] => ram_block14a7.PORTBADDR9
address_b[10] => ram_block14a0.PORTBADDR10
address_b[10] => ram_block14a1.PORTBADDR10
address_b[10] => ram_block14a2.PORTBADDR10
address_b[10] => ram_block14a3.PORTBADDR10
address_b[10] => ram_block14a4.PORTBADDR10
address_b[10] => ram_block14a5.PORTBADDR10
address_b[10] => ram_block14a6.PORTBADDR10
address_b[10] => ram_block14a7.PORTBADDR10
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a7.PORTAWE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_bwp
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp
clock => dffpipe_te9:dffpipe5.clock
clrn => dffpipe_te9:dffpipe5.clrn
d[0] => dffpipe_te9:dffpipe5.d[0]
d[1] => dffpipe_te9:dffpipe5.d[1]
d[2] => dffpipe_te9:dffpipe5.d[2]
d[3] => dffpipe_te9:dffpipe5.d[3]
d[4] => dffpipe_te9:dffpipe5.d[4]
d[5] => dffpipe_te9:dffpipe5.d[5]
d[6] => dffpipe_te9:dffpipe5.d[6]
d[7] => dffpipe_te9:dffpipe5.d[7]
d[8] => dffpipe_te9:dffpipe5.d[8]
d[9] => dffpipe_te9:dffpipe5.d[9]
d[10] => dffpipe_te9:dffpipe5.d[10]
d[11] => dffpipe_te9:dffpipe5.d[11]
q[0] <= dffpipe_te9:dffpipe5.q[0]
q[1] <= dffpipe_te9:dffpipe5.q[1]
q[2] <= dffpipe_te9:dffpipe5.q[2]
q[3] <= dffpipe_te9:dffpipe5.q[3]
q[4] <= dffpipe_te9:dffpipe5.q[4]
q[5] <= dffpipe_te9:dffpipe5.q[5]
q[6] <= dffpipe_te9:dffpipe5.q[6]
q[7] <= dffpipe_te9:dffpipe5.q[7]
q[8] <= dffpipe_te9:dffpipe5.q[8]
q[9] <= dffpipe_te9:dffpipe5.q[9]
q[10] <= dffpipe_te9:dffpipe5.q[10]
q[11] <= dffpipe_te9:dffpipe5.q[11]


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[11].ACLR
clrn => dffe6a[10].ACLR
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
d[10] => dffe6a[10].IN0
d[11] => dffe6a[11].IN0
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe6a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe6a[11].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:ws_brp
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:ws_bwp
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
clock => dffpipe_ue9:dffpipe7.clock
clrn => dffpipe_ue9:dffpipe7.clrn
d[0] => dffpipe_ue9:dffpipe7.d[0]
d[1] => dffpipe_ue9:dffpipe7.d[1]
d[2] => dffpipe_ue9:dffpipe7.d[2]
d[3] => dffpipe_ue9:dffpipe7.d[3]
d[4] => dffpipe_ue9:dffpipe7.d[4]
d[5] => dffpipe_ue9:dffpipe7.d[5]
d[6] => dffpipe_ue9:dffpipe7.d[6]
d[7] => dffpipe_ue9:dffpipe7.d[7]
d[8] => dffpipe_ue9:dffpipe7.d[8]
d[9] => dffpipe_ue9:dffpipe7.d[9]
d[10] => dffpipe_ue9:dffpipe7.d[10]
d[11] => dffpipe_ue9:dffpipe7.d[11]
q[0] <= dffpipe_ue9:dffpipe7.q[0]
q[1] <= dffpipe_ue9:dffpipe7.q[1]
q[2] <= dffpipe_ue9:dffpipe7.q[2]
q[3] <= dffpipe_ue9:dffpipe7.q[3]
q[4] <= dffpipe_ue9:dffpipe7.q[4]
q[5] <= dffpipe_ue9:dffpipe7.q[5]
q[6] <= dffpipe_ue9:dffpipe7.q[6]
q[7] <= dffpipe_ue9:dffpipe7.q[7]
q[8] <= dffpipe_ue9:dffpipe7.q[8]
q[9] <= dffpipe_ue9:dffpipe7.q[9]
q[10] <= dffpipe_ue9:dffpipe7.q[10]
q[11] <= dffpipe_ue9:dffpipe7.q[11]


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe7
clock => dffe8a[11].CLK
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[11].ACLR
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
d[0] => dffe8a[0].IN0
d[1] => dffe8a[1].IN0
d[2] => dffe8a[2].IN0
d[3] => dffe8a[3].IN0
d[4] => dffe8a[4].IN0
d[5] => dffe8a[5].IN0
d[6] => dffe8a[6].IN0
d[7] => dffe8a[7].IN0
d[8] => dffe8a[8].IN0
d[9] => dffe8a[9].IN0
d[10] => dffe8a[10].IN0
d[11] => dffe8a[11].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|cmpr_c66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|cmpr_c66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|cmpr_c66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header
i_Clk => o_CheckSum[0]~reg0.CLK
i_Clk => o_CheckSum[1]~reg0.CLK
i_Clk => o_CheckSum[2]~reg0.CLK
i_Clk => o_CheckSum[3]~reg0.CLK
i_Clk => o_CheckSum[4]~reg0.CLK
i_Clk => o_CheckSum[5]~reg0.CLK
i_Clk => o_CheckSum[6]~reg0.CLK
i_Clk => o_CheckSum[7]~reg0.CLK
i_Clk => o_CheckSum[8]~reg0.CLK
i_Clk => o_CheckSum[9]~reg0.CLK
i_Clk => o_CheckSum[10]~reg0.CLK
i_Clk => o_CheckSum[11]~reg0.CLK
i_Clk => o_CheckSum[12]~reg0.CLK
i_Clk => o_CheckSum[13]~reg0.CLK
i_Clk => o_CheckSum[14]~reg0.CLK
i_Clk => o_CheckSum[15]~reg0.CLK
i_Clk => o_HeaderReady~reg0.CLK
i_Clk => o_Valid~reg0.CLK
i_Clk => o_Add[0]~reg0.CLK
i_Clk => o_Add[1]~reg0.CLK
i_Clk => o_Add[2]~reg0.CLK
i_Clk => o_Add[3]~reg0.CLK
i_Clk => o_Add[4]~reg0.CLK
i_Clk => o_Add[5]~reg0.CLK
i_Clk => o_Data[0]~reg0.CLK
i_Clk => o_Data[1]~reg0.CLK
i_Clk => o_Data[2]~reg0.CLK
i_Clk => o_Data[3]~reg0.CLK
i_Clk => o_Data[4]~reg0.CLK
i_Clk => o_Data[5]~reg0.CLK
i_Clk => o_Data[6]~reg0.CLK
i_Clk => o_Data[7]~reg0.CLK
i_Clk => \Process_Main:v_total_length_aux[0].CLK
i_Clk => \Process_Main:v_total_length_aux[1].CLK
i_Clk => \Process_Main:v_total_length_aux[2].CLK
i_Clk => \Process_Main:v_total_length_aux[3].CLK
i_Clk => \Process_Main:v_total_length_aux[4].CLK
i_Clk => \Process_Main:v_total_length_aux[5].CLK
i_Clk => \Process_Main:v_total_length_aux[6].CLK
i_Clk => \Process_Main:v_total_length_aux[7].CLK
i_Clk => \Process_Main:v_ChangeParameters_ctrl.CLK
i_Clk => \Process_Main:v_nPkt_aux[0].CLK
i_Clk => \Process_Main:v_nPkt_aux[1].CLK
i_Clk => \Process_Main:v_nPkt_aux[2].CLK
i_Clk => \Process_Main:v_TTL_compara[0].CLK
i_Clk => \Process_Main:v_TTL_compara[1].CLK
i_Clk => \Process_Main:v_TTL_compara[2].CLK
i_Clk => \Process_Main:v_TTL_compara[3].CLK
i_Clk => \Process_Main:v_TTL_compara[4].CLK
i_Clk => \Process_Main:v_TTL_compara[5].CLK
i_Clk => \Process_Main:v_TTL_compara[6].CLK
i_Clk => \Process_Main:v_TTL_compara[7].CLK
i_Clk => \Process_Main:v_PortSource_aux[0].CLK
i_Clk => \Process_Main:v_PortSource_aux[1].CLK
i_Clk => \Process_Main:v_PortSource_aux[2].CLK
i_Clk => \Process_Main:v_PortSource_aux[3].CLK
i_Clk => \Process_Main:v_PortSource_aux[4].CLK
i_Clk => \Process_Main:v_PortSource_aux[5].CLK
i_Clk => \Process_Main:v_PortSource_aux[6].CLK
i_Clk => \Process_Main:v_PortSource_aux[7].CLK
i_Clk => \Process_Main:v_PortSource_aux[8].CLK
i_Clk => \Process_Main:v_PortSource_aux[9].CLK
i_Clk => \Process_Main:v_PortSource_aux[10].CLK
i_Clk => \Process_Main:v_PortSource_aux[11].CLK
i_Clk => \Process_Main:v_PortSource_aux[12].CLK
i_Clk => \Process_Main:v_PortSource_aux[13].CLK
i_Clk => \Process_Main:v_PortSource_aux[14].CLK
i_Clk => \Process_Main:v_PortSource_aux[15].CLK
i_Clk => \Process_Main:v_PortDest_aux[0].CLK
i_Clk => \Process_Main:v_PortDest_aux[1].CLK
i_Clk => \Process_Main:v_PortDest_aux[2].CLK
i_Clk => \Process_Main:v_PortDest_aux[3].CLK
i_Clk => \Process_Main:v_PortDest_aux[4].CLK
i_Clk => \Process_Main:v_PortDest_aux[5].CLK
i_Clk => \Process_Main:v_PortDest_aux[6].CLK
i_Clk => \Process_Main:v_PortDest_aux[7].CLK
i_Clk => \Process_Main:v_PortDest_aux[8].CLK
i_Clk => \Process_Main:v_PortDest_aux[9].CLK
i_Clk => \Process_Main:v_PortDest_aux[10].CLK
i_Clk => \Process_Main:v_PortDest_aux[11].CLK
i_Clk => \Process_Main:v_PortDest_aux[12].CLK
i_Clk => \Process_Main:v_PortDest_aux[13].CLK
i_Clk => \Process_Main:v_PortDest_aux[14].CLK
i_Clk => \Process_Main:v_PortDest_aux[15].CLK
i_Clk => \Process_Main:v_Protocol_aux[0].CLK
i_Clk => \Process_Main:v_Protocol_aux[1].CLK
i_Clk => \Process_Main:v_Protocol_aux[2].CLK
i_Clk => \Process_Main:v_Protocol_aux[3].CLK
i_Clk => \Process_Main:v_Protocol_aux[4].CLK
i_Clk => \Process_Main:v_Protocol_aux[5].CLK
i_Clk => \Process_Main:v_Protocol_aux[6].CLK
i_Clk => \Process_Main:v_Protocol_aux[7].CLK
i_Clk => \Process_Main:v_IPSource_aux[0].CLK
i_Clk => \Process_Main:v_IPSource_aux[1].CLK
i_Clk => \Process_Main:v_IPSource_aux[2].CLK
i_Clk => \Process_Main:v_IPSource_aux[3].CLK
i_Clk => \Process_Main:v_IPSource_aux[4].CLK
i_Clk => \Process_Main:v_IPSource_aux[5].CLK
i_Clk => \Process_Main:v_IPSource_aux[6].CLK
i_Clk => \Process_Main:v_IPSource_aux[7].CLK
i_Clk => \Process_Main:v_IPSource_aux[8].CLK
i_Clk => \Process_Main:v_IPSource_aux[9].CLK
i_Clk => \Process_Main:v_IPSource_aux[10].CLK
i_Clk => \Process_Main:v_IPSource_aux[11].CLK
i_Clk => \Process_Main:v_IPSource_aux[12].CLK
i_Clk => \Process_Main:v_IPSource_aux[13].CLK
i_Clk => \Process_Main:v_IPSource_aux[14].CLK
i_Clk => \Process_Main:v_IPSource_aux[15].CLK
i_Clk => \Process_Main:v_IPSource_aux[16].CLK
i_Clk => \Process_Main:v_IPSource_aux[17].CLK
i_Clk => \Process_Main:v_IPSource_aux[18].CLK
i_Clk => \Process_Main:v_IPSource_aux[19].CLK
i_Clk => \Process_Main:v_IPSource_aux[20].CLK
i_Clk => \Process_Main:v_IPSource_aux[21].CLK
i_Clk => \Process_Main:v_IPSource_aux[22].CLK
i_Clk => \Process_Main:v_IPSource_aux[23].CLK
i_Clk => \Process_Main:v_IPSource_aux[24].CLK
i_Clk => \Process_Main:v_IPSource_aux[25].CLK
i_Clk => \Process_Main:v_IPSource_aux[26].CLK
i_Clk => \Process_Main:v_IPSource_aux[27].CLK
i_Clk => \Process_Main:v_IPSource_aux[28].CLK
i_Clk => \Process_Main:v_IPSource_aux[29].CLK
i_Clk => \Process_Main:v_IPSource_aux[30].CLK
i_Clk => \Process_Main:v_IPSource_aux[31].CLK
i_Clk => \Process_Main:v_IPDest_aux[0].CLK
i_Clk => \Process_Main:v_IPDest_aux[1].CLK
i_Clk => \Process_Main:v_IPDest_aux[2].CLK
i_Clk => \Process_Main:v_IPDest_aux[3].CLK
i_Clk => \Process_Main:v_IPDest_aux[4].CLK
i_Clk => \Process_Main:v_IPDest_aux[5].CLK
i_Clk => \Process_Main:v_IPDest_aux[6].CLK
i_Clk => \Process_Main:v_IPDest_aux[7].CLK
i_Clk => \Process_Main:v_IPDest_aux[8].CLK
i_Clk => \Process_Main:v_IPDest_aux[9].CLK
i_Clk => \Process_Main:v_IPDest_aux[10].CLK
i_Clk => \Process_Main:v_IPDest_aux[11].CLK
i_Clk => \Process_Main:v_IPDest_aux[12].CLK
i_Clk => \Process_Main:v_IPDest_aux[13].CLK
i_Clk => \Process_Main:v_IPDest_aux[14].CLK
i_Clk => \Process_Main:v_IPDest_aux[15].CLK
i_Clk => \Process_Main:v_IPDest_aux[16].CLK
i_Clk => \Process_Main:v_IPDest_aux[17].CLK
i_Clk => \Process_Main:v_IPDest_aux[18].CLK
i_Clk => \Process_Main:v_IPDest_aux[19].CLK
i_Clk => \Process_Main:v_IPDest_aux[20].CLK
i_Clk => \Process_Main:v_IPDest_aux[21].CLK
i_Clk => \Process_Main:v_IPDest_aux[22].CLK
i_Clk => \Process_Main:v_IPDest_aux[23].CLK
i_Clk => \Process_Main:v_IPDest_aux[24].CLK
i_Clk => \Process_Main:v_IPDest_aux[25].CLK
i_Clk => \Process_Main:v_IPDest_aux[26].CLK
i_Clk => \Process_Main:v_IPDest_aux[27].CLK
i_Clk => \Process_Main:v_IPDest_aux[28].CLK
i_Clk => \Process_Main:v_IPDest_aux[29].CLK
i_Clk => \Process_Main:v_IPDest_aux[30].CLK
i_Clk => \Process_Main:v_IPDest_aux[31].CLK
i_Clk => \Process_Main:v_Macsource_aux[0].CLK
i_Clk => \Process_Main:v_Macsource_aux[1].CLK
i_Clk => \Process_Main:v_Macsource_aux[2].CLK
i_Clk => \Process_Main:v_Macsource_aux[3].CLK
i_Clk => \Process_Main:v_Macsource_aux[4].CLK
i_Clk => \Process_Main:v_Macsource_aux[5].CLK
i_Clk => \Process_Main:v_Macsource_aux[6].CLK
i_Clk => \Process_Main:v_Macsource_aux[7].CLK
i_Clk => \Process_Main:v_Macsource_aux[8].CLK
i_Clk => \Process_Main:v_Macsource_aux[9].CLK
i_Clk => \Process_Main:v_Macsource_aux[10].CLK
i_Clk => \Process_Main:v_Macsource_aux[11].CLK
i_Clk => \Process_Main:v_Macsource_aux[12].CLK
i_Clk => \Process_Main:v_Macsource_aux[13].CLK
i_Clk => \Process_Main:v_Macsource_aux[14].CLK
i_Clk => \Process_Main:v_Macsource_aux[15].CLK
i_Clk => \Process_Main:v_Macsource_aux[16].CLK
i_Clk => \Process_Main:v_Macsource_aux[17].CLK
i_Clk => \Process_Main:v_Macsource_aux[18].CLK
i_Clk => \Process_Main:v_Macsource_aux[19].CLK
i_Clk => \Process_Main:v_Macsource_aux[20].CLK
i_Clk => \Process_Main:v_Macsource_aux[21].CLK
i_Clk => \Process_Main:v_Macsource_aux[22].CLK
i_Clk => \Process_Main:v_Macsource_aux[23].CLK
i_Clk => \Process_Main:v_Macsource_aux[24].CLK
i_Clk => \Process_Main:v_Macsource_aux[25].CLK
i_Clk => \Process_Main:v_Macsource_aux[26].CLK
i_Clk => \Process_Main:v_Macsource_aux[27].CLK
i_Clk => \Process_Main:v_Macsource_aux[28].CLK
i_Clk => \Process_Main:v_Macsource_aux[29].CLK
i_Clk => \Process_Main:v_Macsource_aux[30].CLK
i_Clk => \Process_Main:v_Macsource_aux[31].CLK
i_Clk => \Process_Main:v_Macsource_aux[32].CLK
i_Clk => \Process_Main:v_Macsource_aux[33].CLK
i_Clk => \Process_Main:v_Macsource_aux[34].CLK
i_Clk => \Process_Main:v_Macsource_aux[35].CLK
i_Clk => \Process_Main:v_Macsource_aux[36].CLK
i_Clk => \Process_Main:v_Macsource_aux[37].CLK
i_Clk => \Process_Main:v_Macsource_aux[38].CLK
i_Clk => \Process_Main:v_Macsource_aux[39].CLK
i_Clk => \Process_Main:v_Macsource_aux[40].CLK
i_Clk => \Process_Main:v_Macsource_aux[41].CLK
i_Clk => \Process_Main:v_Macsource_aux[42].CLK
i_Clk => \Process_Main:v_Macsource_aux[43].CLK
i_Clk => \Process_Main:v_Macsource_aux[44].CLK
i_Clk => \Process_Main:v_Macsource_aux[45].CLK
i_Clk => \Process_Main:v_Macsource_aux[46].CLK
i_Clk => \Process_Main:v_Macsource_aux[47].CLK
i_Clk => \Process_Main:v_MacDest_aux[0].CLK
i_Clk => \Process_Main:v_MacDest_aux[1].CLK
i_Clk => \Process_Main:v_MacDest_aux[2].CLK
i_Clk => \Process_Main:v_MacDest_aux[3].CLK
i_Clk => \Process_Main:v_MacDest_aux[4].CLK
i_Clk => \Process_Main:v_MacDest_aux[5].CLK
i_Clk => \Process_Main:v_MacDest_aux[6].CLK
i_Clk => \Process_Main:v_MacDest_aux[7].CLK
i_Clk => \Process_Main:v_MacDest_aux[8].CLK
i_Clk => \Process_Main:v_MacDest_aux[9].CLK
i_Clk => \Process_Main:v_MacDest_aux[10].CLK
i_Clk => \Process_Main:v_MacDest_aux[11].CLK
i_Clk => \Process_Main:v_MacDest_aux[12].CLK
i_Clk => \Process_Main:v_MacDest_aux[13].CLK
i_Clk => \Process_Main:v_MacDest_aux[14].CLK
i_Clk => \Process_Main:v_MacDest_aux[15].CLK
i_Clk => \Process_Main:v_MacDest_aux[16].CLK
i_Clk => \Process_Main:v_MacDest_aux[17].CLK
i_Clk => \Process_Main:v_MacDest_aux[18].CLK
i_Clk => \Process_Main:v_MacDest_aux[19].CLK
i_Clk => \Process_Main:v_MacDest_aux[20].CLK
i_Clk => \Process_Main:v_MacDest_aux[21].CLK
i_Clk => \Process_Main:v_MacDest_aux[22].CLK
i_Clk => \Process_Main:v_MacDest_aux[23].CLK
i_Clk => \Process_Main:v_MacDest_aux[24].CLK
i_Clk => \Process_Main:v_MacDest_aux[25].CLK
i_Clk => \Process_Main:v_MacDest_aux[26].CLK
i_Clk => \Process_Main:v_MacDest_aux[27].CLK
i_Clk => \Process_Main:v_MacDest_aux[28].CLK
i_Clk => \Process_Main:v_MacDest_aux[29].CLK
i_Clk => \Process_Main:v_MacDest_aux[30].CLK
i_Clk => \Process_Main:v_MacDest_aux[31].CLK
i_Clk => \Process_Main:v_MacDest_aux[32].CLK
i_Clk => \Process_Main:v_MacDest_aux[33].CLK
i_Clk => \Process_Main:v_MacDest_aux[34].CLK
i_Clk => \Process_Main:v_MacDest_aux[35].CLK
i_Clk => \Process_Main:v_MacDest_aux[36].CLK
i_Clk => \Process_Main:v_MacDest_aux[37].CLK
i_Clk => \Process_Main:v_MacDest_aux[38].CLK
i_Clk => \Process_Main:v_MacDest_aux[39].CLK
i_Clk => \Process_Main:v_MacDest_aux[40].CLK
i_Clk => \Process_Main:v_MacDest_aux[41].CLK
i_Clk => \Process_Main:v_MacDest_aux[42].CLK
i_Clk => \Process_Main:v_MacDest_aux[43].CLK
i_Clk => \Process_Main:v_MacDest_aux[44].CLK
i_Clk => \Process_Main:v_MacDest_aux[45].CLK
i_Clk => \Process_Main:v_MacDest_aux[46].CLK
i_Clk => \Process_Main:v_MacDest_aux[47].CLK
i_Clk => \Process_Main:v_comp.CLK
i_Clk => \Process_Main:v_rst_aux.CLK
i_Clk => \Process_Main:v_rst.CLK
i_Clk => \Process_Main:v_conta[0].CLK
i_Clk => \Process_Main:v_conta[1].CLK
i_Clk => \Process_Main:v_conta[2].CLK
i_Clk => \Process_Main:v_conta[3].CLK
i_Clk => \Process_Main:v_conta[4].CLK
i_Clk => \Process_Main:v_conta[5].CLK
i_nRst => Process_Main.IN1
i_BtsComp => v_rst_aux.DATAB
i_BtsComp => Process_Main.IN1
i_BtsComp => v_total_length.OUTPUTSELECT
i_BtsComp => v_total_length.OUTPUTSELECT
i_BtsComp => v_total_length.OUTPUTSELECT
i_BtsComp => v_total_length.OUTPUTSELECT
i_BtsComp => v_total_length.OUTPUTSELECT
i_BtsComp => v_total_length.OUTPUTSELECT
i_BtsComp => v_total_length.OUTPUTSELECT
i_BtsComp => v_total_length.OUTPUTSELECT
i_BtsComp => v_total_length.OUTPUTSELECT
i_BtsComp => v_total_length.OUTPUTSELECT
i_BtsComp => v_total_length.OUTPUTSELECT
i_BtsComp => v_total_length.OUTPUTSELECT
i_BtsComp => v_total_length_aux.OUTPUTSELECT
i_BtsComp => v_total_length_aux.OUTPUTSELECT
i_BtsComp => v_total_length_aux.OUTPUTSELECT
i_BtsComp => v_total_length_aux.OUTPUTSELECT
i_BtsComp => v_total_length_aux.OUTPUTSELECT
i_BtsComp => v_total_length_aux.OUTPUTSELECT
i_BtsComp => v_total_length_aux.OUTPUTSELECT
i_BtsComp => v_total_length_aux.OUTPUTSELECT
i_BtsComp => v_total_length_aux.OUTPUTSELECT
i_BtsComp => v_total_length_aux.OUTPUTSELECT
i_BtsComp => Process_Main.IN1
i_MacDest[0] => v_MacDest_aux.DATAB
i_MacDest[0] => Equal0.IN95
i_MacDest[0] => o_Data.DATAB
i_MacDest[1] => v_MacDest_aux.DATAB
i_MacDest[1] => Equal0.IN94
i_MacDest[1] => o_Data.DATAB
i_MacDest[2] => v_MacDest_aux.DATAB
i_MacDest[2] => Equal0.IN93
i_MacDest[2] => o_Data.DATAB
i_MacDest[3] => v_MacDest_aux.DATAB
i_MacDest[3] => Equal0.IN92
i_MacDest[3] => o_Data.DATAB
i_MacDest[4] => v_MacDest_aux.DATAB
i_MacDest[4] => Equal0.IN91
i_MacDest[4] => o_Data.DATAB
i_MacDest[5] => v_MacDest_aux.DATAB
i_MacDest[5] => Equal0.IN90
i_MacDest[5] => o_Data.DATAB
i_MacDest[6] => v_MacDest_aux.DATAB
i_MacDest[6] => Equal0.IN89
i_MacDest[6] => o_Data.DATAB
i_MacDest[7] => v_MacDest_aux.DATAB
i_MacDest[7] => Equal0.IN88
i_MacDest[7] => o_Data.DATAB
i_MacDest[8] => v_MacDest_aux.DATAB
i_MacDest[8] => Equal0.IN87
i_MacDest[8] => o_Data.DATAB
i_MacDest[9] => v_MacDest_aux.DATAB
i_MacDest[9] => Equal0.IN86
i_MacDest[9] => o_Data.DATAB
i_MacDest[10] => v_MacDest_aux.DATAB
i_MacDest[10] => Equal0.IN85
i_MacDest[10] => o_Data.DATAB
i_MacDest[11] => v_MacDest_aux.DATAB
i_MacDest[11] => Equal0.IN84
i_MacDest[11] => o_Data.DATAB
i_MacDest[12] => v_MacDest_aux.DATAB
i_MacDest[12] => Equal0.IN83
i_MacDest[12] => o_Data.DATAB
i_MacDest[13] => v_MacDest_aux.DATAB
i_MacDest[13] => Equal0.IN82
i_MacDest[13] => o_Data.DATAB
i_MacDest[14] => v_MacDest_aux.DATAB
i_MacDest[14] => Equal0.IN81
i_MacDest[14] => o_Data.DATAB
i_MacDest[15] => v_MacDest_aux.DATAB
i_MacDest[15] => Equal0.IN80
i_MacDest[15] => o_Data.DATAB
i_MacDest[16] => v_MacDest_aux.DATAB
i_MacDest[16] => Equal0.IN79
i_MacDest[16] => o_Data.DATAB
i_MacDest[17] => v_MacDest_aux.DATAB
i_MacDest[17] => Equal0.IN78
i_MacDest[17] => o_Data.DATAB
i_MacDest[18] => v_MacDest_aux.DATAB
i_MacDest[18] => Equal0.IN77
i_MacDest[18] => o_Data.DATAB
i_MacDest[19] => v_MacDest_aux.DATAB
i_MacDest[19] => Equal0.IN76
i_MacDest[19] => o_Data.DATAB
i_MacDest[20] => v_MacDest_aux.DATAB
i_MacDest[20] => Equal0.IN75
i_MacDest[20] => o_Data.DATAB
i_MacDest[21] => v_MacDest_aux.DATAB
i_MacDest[21] => Equal0.IN74
i_MacDest[21] => o_Data.DATAB
i_MacDest[22] => v_MacDest_aux.DATAB
i_MacDest[22] => Equal0.IN73
i_MacDest[22] => o_Data.DATAB
i_MacDest[23] => v_MacDest_aux.DATAB
i_MacDest[23] => Equal0.IN72
i_MacDest[23] => o_Data.DATAB
i_MacDest[24] => v_MacDest_aux.DATAB
i_MacDest[24] => Equal0.IN71
i_MacDest[24] => o_Data.DATAB
i_MacDest[25] => v_MacDest_aux.DATAB
i_MacDest[25] => Equal0.IN70
i_MacDest[25] => o_Data.DATAB
i_MacDest[26] => v_MacDest_aux.DATAB
i_MacDest[26] => Equal0.IN69
i_MacDest[26] => o_Data.DATAB
i_MacDest[27] => v_MacDest_aux.DATAB
i_MacDest[27] => Equal0.IN68
i_MacDest[27] => o_Data.DATAB
i_MacDest[28] => v_MacDest_aux.DATAB
i_MacDest[28] => Equal0.IN67
i_MacDest[28] => o_Data.DATAB
i_MacDest[29] => v_MacDest_aux.DATAB
i_MacDest[29] => Equal0.IN66
i_MacDest[29] => o_Data.DATAB
i_MacDest[30] => v_MacDest_aux.DATAB
i_MacDest[30] => Equal0.IN65
i_MacDest[30] => o_Data.DATAB
i_MacDest[31] => v_MacDest_aux.DATAB
i_MacDest[31] => Equal0.IN64
i_MacDest[31] => o_Data.DATAB
i_MacDest[32] => v_MacDest_aux.DATAB
i_MacDest[32] => Equal0.IN63
i_MacDest[32] => o_Data.DATAB
i_MacDest[33] => v_MacDest_aux.DATAB
i_MacDest[33] => Equal0.IN62
i_MacDest[33] => o_Data.DATAB
i_MacDest[34] => v_MacDest_aux.DATAB
i_MacDest[34] => Equal0.IN61
i_MacDest[34] => o_Data.DATAB
i_MacDest[35] => v_MacDest_aux.DATAB
i_MacDest[35] => Equal0.IN60
i_MacDest[35] => o_Data.DATAB
i_MacDest[36] => v_MacDest_aux.DATAB
i_MacDest[36] => Equal0.IN59
i_MacDest[36] => o_Data.DATAB
i_MacDest[37] => v_MacDest_aux.DATAB
i_MacDest[37] => Equal0.IN58
i_MacDest[37] => o_Data.DATAB
i_MacDest[38] => v_MacDest_aux.DATAB
i_MacDest[38] => Equal0.IN57
i_MacDest[38] => o_Data.DATAB
i_MacDest[39] => v_MacDest_aux.DATAB
i_MacDest[39] => Equal0.IN56
i_MacDest[39] => o_Data.DATAB
i_MacDest[40] => v_MacDest_aux.DATAB
i_MacDest[40] => Equal0.IN55
i_MacDest[40] => o_Data.DATAB
i_MacDest[41] => v_MacDest_aux.DATAB
i_MacDest[41] => Equal0.IN54
i_MacDest[41] => o_Data.DATAB
i_MacDest[42] => v_MacDest_aux.DATAB
i_MacDest[42] => Equal0.IN53
i_MacDest[42] => o_Data.DATAB
i_MacDest[43] => v_MacDest_aux.DATAB
i_MacDest[43] => Equal0.IN52
i_MacDest[43] => o_Data.DATAB
i_MacDest[44] => v_MacDest_aux.DATAB
i_MacDest[44] => Equal0.IN51
i_MacDest[44] => o_Data.DATAB
i_MacDest[45] => v_MacDest_aux.DATAB
i_MacDest[45] => Equal0.IN50
i_MacDest[45] => o_Data.DATAB
i_MacDest[46] => v_MacDest_aux.DATAB
i_MacDest[46] => Equal0.IN49
i_MacDest[46] => o_Data.DATAB
i_MacDest[47] => v_MacDest_aux.DATAB
i_MacDest[47] => Equal0.IN48
i_MacDest[47] => o_Data.DATAB
i_Macsource[0] => v_Macsource_aux.DATAB
i_Macsource[0] => Equal1.IN95
i_Macsource[0] => o_Data.DATAB
i_Macsource[1] => v_Macsource_aux.DATAB
i_Macsource[1] => Equal1.IN94
i_Macsource[1] => o_Data.DATAB
i_Macsource[2] => v_Macsource_aux.DATAB
i_Macsource[2] => Equal1.IN93
i_Macsource[2] => o_Data.DATAB
i_Macsource[3] => v_Macsource_aux.DATAB
i_Macsource[3] => Equal1.IN92
i_Macsource[3] => o_Data.DATAB
i_Macsource[4] => v_Macsource_aux.DATAB
i_Macsource[4] => Equal1.IN91
i_Macsource[4] => o_Data.DATAB
i_Macsource[5] => v_Macsource_aux.DATAB
i_Macsource[5] => Equal1.IN90
i_Macsource[5] => o_Data.DATAB
i_Macsource[6] => v_Macsource_aux.DATAB
i_Macsource[6] => Equal1.IN89
i_Macsource[6] => o_Data.DATAB
i_Macsource[7] => v_Macsource_aux.DATAB
i_Macsource[7] => Equal1.IN88
i_Macsource[7] => o_Data.DATAB
i_Macsource[8] => v_Macsource_aux.DATAB
i_Macsource[8] => Equal1.IN87
i_Macsource[8] => o_Data.DATAB
i_Macsource[9] => v_Macsource_aux.DATAB
i_Macsource[9] => Equal1.IN86
i_Macsource[9] => o_Data.DATAB
i_Macsource[10] => v_Macsource_aux.DATAB
i_Macsource[10] => Equal1.IN85
i_Macsource[10] => o_Data.DATAB
i_Macsource[11] => v_Macsource_aux.DATAB
i_Macsource[11] => Equal1.IN84
i_Macsource[11] => o_Data.DATAB
i_Macsource[12] => v_Macsource_aux.DATAB
i_Macsource[12] => Equal1.IN83
i_Macsource[12] => o_Data.DATAB
i_Macsource[13] => v_Macsource_aux.DATAB
i_Macsource[13] => Equal1.IN82
i_Macsource[13] => o_Data.DATAB
i_Macsource[14] => v_Macsource_aux.DATAB
i_Macsource[14] => Equal1.IN81
i_Macsource[14] => o_Data.DATAB
i_Macsource[15] => v_Macsource_aux.DATAB
i_Macsource[15] => Equal1.IN80
i_Macsource[15] => o_Data.DATAB
i_Macsource[16] => v_Macsource_aux.DATAB
i_Macsource[16] => Equal1.IN79
i_Macsource[16] => o_Data.DATAB
i_Macsource[17] => v_Macsource_aux.DATAB
i_Macsource[17] => Equal1.IN78
i_Macsource[17] => o_Data.DATAB
i_Macsource[18] => v_Macsource_aux.DATAB
i_Macsource[18] => Equal1.IN77
i_Macsource[18] => o_Data.DATAB
i_Macsource[19] => v_Macsource_aux.DATAB
i_Macsource[19] => Equal1.IN76
i_Macsource[19] => o_Data.DATAB
i_Macsource[20] => v_Macsource_aux.DATAB
i_Macsource[20] => Equal1.IN75
i_Macsource[20] => o_Data.DATAB
i_Macsource[21] => v_Macsource_aux.DATAB
i_Macsource[21] => Equal1.IN74
i_Macsource[21] => o_Data.DATAB
i_Macsource[22] => v_Macsource_aux.DATAB
i_Macsource[22] => Equal1.IN73
i_Macsource[22] => o_Data.DATAB
i_Macsource[23] => v_Macsource_aux.DATAB
i_Macsource[23] => Equal1.IN72
i_Macsource[23] => o_Data.DATAB
i_Macsource[24] => v_Macsource_aux.DATAB
i_Macsource[24] => Equal1.IN71
i_Macsource[24] => o_Data.DATAB
i_Macsource[25] => v_Macsource_aux.DATAB
i_Macsource[25] => Equal1.IN70
i_Macsource[25] => o_Data.DATAB
i_Macsource[26] => v_Macsource_aux.DATAB
i_Macsource[26] => Equal1.IN69
i_Macsource[26] => o_Data.DATAB
i_Macsource[27] => v_Macsource_aux.DATAB
i_Macsource[27] => Equal1.IN68
i_Macsource[27] => o_Data.DATAB
i_Macsource[28] => v_Macsource_aux.DATAB
i_Macsource[28] => Equal1.IN67
i_Macsource[28] => o_Data.DATAB
i_Macsource[29] => v_Macsource_aux.DATAB
i_Macsource[29] => Equal1.IN66
i_Macsource[29] => o_Data.DATAB
i_Macsource[30] => v_Macsource_aux.DATAB
i_Macsource[30] => Equal1.IN65
i_Macsource[30] => o_Data.DATAB
i_Macsource[31] => v_Macsource_aux.DATAB
i_Macsource[31] => Equal1.IN64
i_Macsource[31] => o_Data.DATAB
i_Macsource[32] => v_Macsource_aux.DATAB
i_Macsource[32] => Equal1.IN63
i_Macsource[32] => o_Data.DATAB
i_Macsource[33] => v_Macsource_aux.DATAB
i_Macsource[33] => Equal1.IN62
i_Macsource[33] => o_Data.DATAB
i_Macsource[34] => v_Macsource_aux.DATAB
i_Macsource[34] => Equal1.IN61
i_Macsource[34] => o_Data.DATAB
i_Macsource[35] => v_Macsource_aux.DATAB
i_Macsource[35] => Equal1.IN60
i_Macsource[35] => o_Data.DATAB
i_Macsource[36] => v_Macsource_aux.DATAB
i_Macsource[36] => Equal1.IN59
i_Macsource[36] => o_Data.DATAB
i_Macsource[37] => v_Macsource_aux.DATAB
i_Macsource[37] => Equal1.IN58
i_Macsource[37] => o_Data.DATAB
i_Macsource[38] => v_Macsource_aux.DATAB
i_Macsource[38] => Equal1.IN57
i_Macsource[38] => o_Data.DATAB
i_Macsource[39] => v_Macsource_aux.DATAB
i_Macsource[39] => Equal1.IN56
i_Macsource[39] => o_Data.DATAB
i_Macsource[40] => v_Macsource_aux.DATAB
i_Macsource[40] => Equal1.IN55
i_Macsource[40] => o_Data.DATAB
i_Macsource[41] => v_Macsource_aux.DATAB
i_Macsource[41] => Equal1.IN54
i_Macsource[41] => o_Data.DATAB
i_Macsource[42] => v_Macsource_aux.DATAB
i_Macsource[42] => Equal1.IN53
i_Macsource[42] => o_Data.DATAB
i_Macsource[43] => v_Macsource_aux.DATAB
i_Macsource[43] => Equal1.IN52
i_Macsource[43] => o_Data.DATAB
i_Macsource[44] => v_Macsource_aux.DATAB
i_Macsource[44] => Equal1.IN51
i_Macsource[44] => o_Data.DATAB
i_Macsource[45] => v_Macsource_aux.DATAB
i_Macsource[45] => Equal1.IN50
i_Macsource[45] => o_Data.DATAB
i_Macsource[46] => v_Macsource_aux.DATAB
i_Macsource[46] => Equal1.IN49
i_Macsource[46] => o_Data.DATAB
i_Macsource[47] => v_Macsource_aux.DATAB
i_Macsource[47] => Equal1.IN48
i_Macsource[47] => o_Data.DATAB
i_IPDest[0] => v_IPDest_aux.DATAB
i_IPDest[0] => Equal2.IN63
i_IPDest[0] => Add7.IN40
i_IPDest[0] => o_Data.DATAB
i_IPDest[1] => v_IPDest_aux.DATAB
i_IPDest[1] => Equal2.IN62
i_IPDest[1] => Add7.IN39
i_IPDest[1] => o_Data.DATAB
i_IPDest[2] => v_IPDest_aux.DATAB
i_IPDest[2] => Equal2.IN61
i_IPDest[2] => Add7.IN38
i_IPDest[2] => o_Data.DATAB
i_IPDest[3] => v_IPDest_aux.DATAB
i_IPDest[3] => Equal2.IN60
i_IPDest[3] => Add7.IN37
i_IPDest[3] => o_Data.DATAB
i_IPDest[4] => v_IPDest_aux.DATAB
i_IPDest[4] => Equal2.IN59
i_IPDest[4] => Add7.IN36
i_IPDest[4] => o_Data.DATAB
i_IPDest[5] => v_IPDest_aux.DATAB
i_IPDest[5] => Equal2.IN58
i_IPDest[5] => Add7.IN35
i_IPDest[5] => o_Data.DATAB
i_IPDest[6] => v_IPDest_aux.DATAB
i_IPDest[6] => Equal2.IN57
i_IPDest[6] => Add7.IN34
i_IPDest[6] => o_Data.DATAB
i_IPDest[7] => v_IPDest_aux.DATAB
i_IPDest[7] => Equal2.IN56
i_IPDest[7] => Add7.IN33
i_IPDest[7] => o_Data.DATAB
i_IPDest[8] => v_IPDest_aux.DATAB
i_IPDest[8] => Equal2.IN55
i_IPDest[8] => Add7.IN32
i_IPDest[8] => o_Data.DATAB
i_IPDest[9] => v_IPDest_aux.DATAB
i_IPDest[9] => Equal2.IN54
i_IPDest[9] => Add7.IN31
i_IPDest[9] => o_Data.DATAB
i_IPDest[10] => v_IPDest_aux.DATAB
i_IPDest[10] => Equal2.IN53
i_IPDest[10] => Add7.IN30
i_IPDest[10] => o_Data.DATAB
i_IPDest[11] => v_IPDest_aux.DATAB
i_IPDest[11] => Equal2.IN52
i_IPDest[11] => Add7.IN29
i_IPDest[11] => o_Data.DATAB
i_IPDest[12] => v_IPDest_aux.DATAB
i_IPDest[12] => Equal2.IN51
i_IPDest[12] => Add7.IN28
i_IPDest[12] => o_Data.DATAB
i_IPDest[13] => v_IPDest_aux.DATAB
i_IPDest[13] => Equal2.IN50
i_IPDest[13] => Add7.IN27
i_IPDest[13] => o_Data.DATAB
i_IPDest[14] => v_IPDest_aux.DATAB
i_IPDest[14] => Equal2.IN49
i_IPDest[14] => Add7.IN26
i_IPDest[14] => o_Data.DATAB
i_IPDest[15] => v_IPDest_aux.DATAB
i_IPDest[15] => Equal2.IN48
i_IPDest[15] => Add7.IN25
i_IPDest[15] => o_Data.DATAB
i_IPDest[16] => v_IPDest_aux.DATAB
i_IPDest[16] => Equal2.IN47
i_IPDest[16] => Add6.IN38
i_IPDest[16] => o_Data.DATAB
i_IPDest[17] => v_IPDest_aux.DATAB
i_IPDest[17] => Equal2.IN46
i_IPDest[17] => Add6.IN37
i_IPDest[17] => o_Data.DATAB
i_IPDest[18] => v_IPDest_aux.DATAB
i_IPDest[18] => Equal2.IN45
i_IPDest[18] => Add6.IN36
i_IPDest[18] => o_Data.DATAB
i_IPDest[19] => v_IPDest_aux.DATAB
i_IPDest[19] => Equal2.IN44
i_IPDest[19] => Add6.IN35
i_IPDest[19] => o_Data.DATAB
i_IPDest[20] => v_IPDest_aux.DATAB
i_IPDest[20] => Equal2.IN43
i_IPDest[20] => Add6.IN34
i_IPDest[20] => o_Data.DATAB
i_IPDest[21] => v_IPDest_aux.DATAB
i_IPDest[21] => Equal2.IN42
i_IPDest[21] => Add6.IN33
i_IPDest[21] => o_Data.DATAB
i_IPDest[22] => v_IPDest_aux.DATAB
i_IPDest[22] => Equal2.IN41
i_IPDest[22] => Add6.IN32
i_IPDest[22] => o_Data.DATAB
i_IPDest[23] => v_IPDest_aux.DATAB
i_IPDest[23] => Equal2.IN40
i_IPDest[23] => Add6.IN31
i_IPDest[23] => o_Data.DATAB
i_IPDest[24] => v_IPDest_aux.DATAB
i_IPDest[24] => Equal2.IN39
i_IPDest[24] => Add6.IN30
i_IPDest[24] => o_Data.DATAB
i_IPDest[25] => v_IPDest_aux.DATAB
i_IPDest[25] => Equal2.IN38
i_IPDest[25] => Add6.IN29
i_IPDest[25] => o_Data.DATAB
i_IPDest[26] => v_IPDest_aux.DATAB
i_IPDest[26] => Equal2.IN37
i_IPDest[26] => Add6.IN28
i_IPDest[26] => o_Data.DATAB
i_IPDest[27] => v_IPDest_aux.DATAB
i_IPDest[27] => Equal2.IN36
i_IPDest[27] => Add6.IN27
i_IPDest[27] => o_Data.DATAB
i_IPDest[28] => v_IPDest_aux.DATAB
i_IPDest[28] => Equal2.IN35
i_IPDest[28] => Add6.IN26
i_IPDest[28] => o_Data.DATAB
i_IPDest[29] => v_IPDest_aux.DATAB
i_IPDest[29] => Equal2.IN34
i_IPDest[29] => Add6.IN25
i_IPDest[29] => o_Data.DATAB
i_IPDest[30] => v_IPDest_aux.DATAB
i_IPDest[30] => Equal2.IN33
i_IPDest[30] => Add6.IN24
i_IPDest[30] => o_Data.DATAB
i_IPDest[31] => v_IPDest_aux.DATAB
i_IPDest[31] => Equal2.IN32
i_IPDest[31] => Add6.IN23
i_IPDest[31] => o_Data.DATAB
i_IPSource[0] => v_IPSource_aux.DATAB
i_IPSource[0] => Equal3.IN63
i_IPSource[0] => Add5.IN36
i_IPSource[0] => o_Data.DATAB
i_IPSource[1] => v_IPSource_aux.DATAB
i_IPSource[1] => Equal3.IN62
i_IPSource[1] => Add5.IN35
i_IPSource[1] => o_Data.DATAB
i_IPSource[2] => v_IPSource_aux.DATAB
i_IPSource[2] => Equal3.IN61
i_IPSource[2] => Add5.IN34
i_IPSource[2] => o_Data.DATAB
i_IPSource[3] => v_IPSource_aux.DATAB
i_IPSource[3] => Equal3.IN60
i_IPSource[3] => Add5.IN33
i_IPSource[3] => o_Data.DATAB
i_IPSource[4] => v_IPSource_aux.DATAB
i_IPSource[4] => Equal3.IN59
i_IPSource[4] => Add5.IN32
i_IPSource[4] => o_Data.DATAB
i_IPSource[5] => v_IPSource_aux.DATAB
i_IPSource[5] => Equal3.IN58
i_IPSource[5] => Add5.IN31
i_IPSource[5] => o_Data.DATAB
i_IPSource[6] => v_IPSource_aux.DATAB
i_IPSource[6] => Equal3.IN57
i_IPSource[6] => Add5.IN30
i_IPSource[6] => o_Data.DATAB
i_IPSource[7] => v_IPSource_aux.DATAB
i_IPSource[7] => Equal3.IN56
i_IPSource[7] => Add5.IN29
i_IPSource[7] => o_Data.DATAB
i_IPSource[8] => v_IPSource_aux.DATAB
i_IPSource[8] => Equal3.IN55
i_IPSource[8] => Add5.IN28
i_IPSource[8] => o_Data.DATAB
i_IPSource[9] => v_IPSource_aux.DATAB
i_IPSource[9] => Equal3.IN54
i_IPSource[9] => Add5.IN27
i_IPSource[9] => o_Data.DATAB
i_IPSource[10] => v_IPSource_aux.DATAB
i_IPSource[10] => Equal3.IN53
i_IPSource[10] => Add5.IN26
i_IPSource[10] => o_Data.DATAB
i_IPSource[11] => v_IPSource_aux.DATAB
i_IPSource[11] => Equal3.IN52
i_IPSource[11] => Add5.IN25
i_IPSource[11] => o_Data.DATAB
i_IPSource[12] => v_IPSource_aux.DATAB
i_IPSource[12] => Equal3.IN51
i_IPSource[12] => Add5.IN24
i_IPSource[12] => o_Data.DATAB
i_IPSource[13] => v_IPSource_aux.DATAB
i_IPSource[13] => Equal3.IN50
i_IPSource[13] => Add5.IN23
i_IPSource[13] => o_Data.DATAB
i_IPSource[14] => v_IPSource_aux.DATAB
i_IPSource[14] => Equal3.IN49
i_IPSource[14] => Add5.IN22
i_IPSource[14] => o_Data.DATAB
i_IPSource[15] => v_IPSource_aux.DATAB
i_IPSource[15] => Equal3.IN48
i_IPSource[15] => Add5.IN21
i_IPSource[15] => o_Data.DATAB
i_IPSource[16] => v_IPSource_aux.DATAB
i_IPSource[16] => Equal3.IN47
i_IPSource[16] => Add4.IN34
i_IPSource[16] => o_Data.DATAB
i_IPSource[17] => v_IPSource_aux.DATAB
i_IPSource[17] => Equal3.IN46
i_IPSource[17] => Add4.IN33
i_IPSource[17] => o_Data.DATAB
i_IPSource[18] => v_IPSource_aux.DATAB
i_IPSource[18] => Equal3.IN45
i_IPSource[18] => Add4.IN32
i_IPSource[18] => o_Data.DATAB
i_IPSource[19] => v_IPSource_aux.DATAB
i_IPSource[19] => Equal3.IN44
i_IPSource[19] => Add4.IN31
i_IPSource[19] => o_Data.DATAB
i_IPSource[20] => v_IPSource_aux.DATAB
i_IPSource[20] => Equal3.IN43
i_IPSource[20] => Add4.IN30
i_IPSource[20] => o_Data.DATAB
i_IPSource[21] => v_IPSource_aux.DATAB
i_IPSource[21] => Equal3.IN42
i_IPSource[21] => Add4.IN29
i_IPSource[21] => o_Data.DATAB
i_IPSource[22] => v_IPSource_aux.DATAB
i_IPSource[22] => Equal3.IN41
i_IPSource[22] => Add4.IN28
i_IPSource[22] => o_Data.DATAB
i_IPSource[23] => v_IPSource_aux.DATAB
i_IPSource[23] => Equal3.IN40
i_IPSource[23] => Add4.IN27
i_IPSource[23] => o_Data.DATAB
i_IPSource[24] => v_IPSource_aux.DATAB
i_IPSource[24] => Equal3.IN39
i_IPSource[24] => Add4.IN26
i_IPSource[24] => o_Data.DATAB
i_IPSource[25] => v_IPSource_aux.DATAB
i_IPSource[25] => Equal3.IN38
i_IPSource[25] => Add4.IN25
i_IPSource[25] => o_Data.DATAB
i_IPSource[26] => v_IPSource_aux.DATAB
i_IPSource[26] => Equal3.IN37
i_IPSource[26] => Add4.IN24
i_IPSource[26] => o_Data.DATAB
i_IPSource[27] => v_IPSource_aux.DATAB
i_IPSource[27] => Equal3.IN36
i_IPSource[27] => Add4.IN23
i_IPSource[27] => o_Data.DATAB
i_IPSource[28] => v_IPSource_aux.DATAB
i_IPSource[28] => Equal3.IN35
i_IPSource[28] => Add4.IN22
i_IPSource[28] => o_Data.DATAB
i_IPSource[29] => v_IPSource_aux.DATAB
i_IPSource[29] => Equal3.IN34
i_IPSource[29] => Add4.IN21
i_IPSource[29] => o_Data.DATAB
i_IPSource[30] => v_IPSource_aux.DATAB
i_IPSource[30] => Equal3.IN33
i_IPSource[30] => Add4.IN20
i_IPSource[30] => o_Data.DATAB
i_IPSource[31] => v_IPSource_aux.DATAB
i_IPSource[31] => Equal3.IN32
i_IPSource[31] => Add4.IN19
i_IPSource[31] => o_Data.DATAB
i_Protocol[0] => v_Protocol_aux.DATAB
i_Protocol[0] => Equal4.IN15
i_Protocol[0] => Add3.IN24
i_Protocol[0] => o_Data.DATAB
i_Protocol[1] => v_Protocol_aux.DATAB
i_Protocol[1] => Equal4.IN14
i_Protocol[1] => Add3.IN23
i_Protocol[1] => o_Data.DATAB
i_Protocol[2] => v_Protocol_aux.DATAB
i_Protocol[2] => Equal4.IN13
i_Protocol[2] => Add3.IN22
i_Protocol[2] => o_Data.DATAB
i_Protocol[3] => v_Protocol_aux.DATAB
i_Protocol[3] => Equal4.IN12
i_Protocol[3] => Add3.IN21
i_Protocol[3] => o_Data.DATAB
i_Protocol[4] => v_Protocol_aux.DATAB
i_Protocol[4] => Equal4.IN11
i_Protocol[4] => Add3.IN20
i_Protocol[4] => o_Data.DATAB
i_Protocol[5] => v_Protocol_aux.DATAB
i_Protocol[5] => Equal4.IN10
i_Protocol[5] => Add3.IN19
i_Protocol[5] => o_Data.DATAB
i_Protocol[6] => v_Protocol_aux.DATAB
i_Protocol[6] => Equal4.IN9
i_Protocol[6] => Add3.IN18
i_Protocol[6] => o_Data.DATAB
i_Protocol[7] => v_Protocol_aux.DATAB
i_Protocol[7] => Equal4.IN8
i_Protocol[7] => Add3.IN17
i_Protocol[7] => o_Data.DATAB
i_PortDest[0] => v_PortSource_aux.DATAB
i_PortDest[0] => Equal5.IN31
i_PortDest[0] => o_Data.DATAB
i_PortDest[1] => v_PortSource_aux.DATAB
i_PortDest[1] => Equal5.IN30
i_PortDest[1] => o_Data.DATAB
i_PortDest[2] => v_PortSource_aux.DATAB
i_PortDest[2] => Equal5.IN29
i_PortDest[2] => o_Data.DATAB
i_PortDest[3] => v_PortSource_aux.DATAB
i_PortDest[3] => Equal5.IN28
i_PortDest[3] => o_Data.DATAB
i_PortDest[4] => v_PortSource_aux.DATAB
i_PortDest[4] => Equal5.IN27
i_PortDest[4] => o_Data.DATAB
i_PortDest[5] => v_PortSource_aux.DATAB
i_PortDest[5] => Equal5.IN26
i_PortDest[5] => o_Data.DATAB
i_PortDest[6] => v_PortSource_aux.DATAB
i_PortDest[6] => Equal5.IN25
i_PortDest[6] => o_Data.DATAB
i_PortDest[7] => v_PortSource_aux.DATAB
i_PortDest[7] => Equal5.IN24
i_PortDest[7] => o_Data.DATAB
i_PortDest[8] => v_PortSource_aux.DATAB
i_PortDest[8] => Equal5.IN23
i_PortDest[8] => o_Data.DATAB
i_PortDest[9] => v_PortSource_aux.DATAB
i_PortDest[9] => Equal5.IN22
i_PortDest[9] => o_Data.DATAB
i_PortDest[10] => v_PortSource_aux.DATAB
i_PortDest[10] => Equal5.IN21
i_PortDest[10] => o_Data.DATAB
i_PortDest[11] => v_PortSource_aux.DATAB
i_PortDest[11] => Equal5.IN20
i_PortDest[11] => o_Data.DATAB
i_PortDest[12] => v_PortSource_aux.DATAB
i_PortDest[12] => Equal5.IN19
i_PortDest[12] => o_Data.DATAB
i_PortDest[13] => v_PortSource_aux.DATAB
i_PortDest[13] => Equal5.IN18
i_PortDest[13] => o_Data.DATAB
i_PortDest[14] => v_PortSource_aux.DATAB
i_PortDest[14] => Equal5.IN17
i_PortDest[14] => o_Data.DATAB
i_PortDest[15] => v_PortSource_aux.DATAB
i_PortDest[15] => Equal5.IN16
i_PortDest[15] => o_Data.DATAB
i_PortSource[0] => v_PortDest_aux.DATAB
i_PortSource[0] => Equal6.IN31
i_PortSource[0] => o_Data.DATAB
i_PortSource[1] => v_PortDest_aux.DATAB
i_PortSource[1] => Equal6.IN30
i_PortSource[1] => o_Data.DATAB
i_PortSource[2] => v_PortDest_aux.DATAB
i_PortSource[2] => Equal6.IN29
i_PortSource[2] => o_Data.DATAB
i_PortSource[3] => v_PortDest_aux.DATAB
i_PortSource[3] => Equal6.IN28
i_PortSource[3] => o_Data.DATAB
i_PortSource[4] => v_PortDest_aux.DATAB
i_PortSource[4] => Equal6.IN27
i_PortSource[4] => o_Data.DATAB
i_PortSource[5] => v_PortDest_aux.DATAB
i_PortSource[5] => Equal6.IN26
i_PortSource[5] => o_Data.DATAB
i_PortSource[6] => v_PortDest_aux.DATAB
i_PortSource[6] => Equal6.IN25
i_PortSource[6] => o_Data.DATAB
i_PortSource[7] => v_PortDest_aux.DATAB
i_PortSource[7] => Equal6.IN24
i_PortSource[7] => o_Data.DATAB
i_PortSource[8] => v_PortDest_aux.DATAB
i_PortSource[8] => Equal6.IN23
i_PortSource[8] => o_Data.DATAB
i_PortSource[9] => v_PortDest_aux.DATAB
i_PortSource[9] => Equal6.IN22
i_PortSource[9] => o_Data.DATAB
i_PortSource[10] => v_PortDest_aux.DATAB
i_PortSource[10] => Equal6.IN21
i_PortSource[10] => o_Data.DATAB
i_PortSource[11] => v_PortDest_aux.DATAB
i_PortSource[11] => Equal6.IN20
i_PortSource[11] => o_Data.DATAB
i_PortSource[12] => v_PortDest_aux.DATAB
i_PortSource[12] => Equal6.IN19
i_PortSource[12] => o_Data.DATAB
i_PortSource[13] => v_PortDest_aux.DATAB
i_PortSource[13] => Equal6.IN18
i_PortSource[13] => o_Data.DATAB
i_PortSource[14] => v_PortDest_aux.DATAB
i_PortSource[14] => Equal6.IN17
i_PortSource[14] => o_Data.DATAB
i_PortSource[15] => v_PortDest_aux.DATAB
i_PortSource[15] => Equal6.IN16
i_PortSource[15] => o_Data.DATAB
i_TTL[0] => v_TTL_compara.DATAB
i_TTL[0] => Equal7.IN15
i_TTL[0] => Add3.IN32
i_TTL[0] => o_Data.DATAB
i_TTL[1] => v_TTL_compara.DATAB
i_TTL[1] => Equal7.IN14
i_TTL[1] => Add3.IN31
i_TTL[1] => o_Data.DATAB
i_TTL[2] => v_TTL_compara.DATAB
i_TTL[2] => Equal7.IN13
i_TTL[2] => Add3.IN30
i_TTL[2] => o_Data.DATAB
i_TTL[3] => v_TTL_compara.DATAB
i_TTL[3] => Equal7.IN12
i_TTL[3] => Add3.IN29
i_TTL[3] => o_Data.DATAB
i_TTL[4] => v_TTL_compara.DATAB
i_TTL[4] => Equal7.IN11
i_TTL[4] => Add3.IN28
i_TTL[4] => o_Data.DATAB
i_TTL[5] => v_TTL_compara.DATAB
i_TTL[5] => Equal7.IN10
i_TTL[5] => Add3.IN27
i_TTL[5] => o_Data.DATAB
i_TTL[6] => v_TTL_compara.DATAB
i_TTL[6] => Equal7.IN9
i_TTL[6] => Add3.IN26
i_TTL[6] => o_Data.DATAB
i_TTL[7] => v_TTL_compara.DATAB
i_TTL[7] => Equal7.IN8
i_TTL[7] => Add3.IN25
i_TTL[7] => o_Data.DATAB
i_NumeroPkt[0] => v_nPkt_aux.DATAB
i_NumeroPkt[0] => Equal8.IN5
i_NumeroPkt[0] => Mult0.IN10
i_NumeroPkt[0] => Mult1.IN10
i_NumeroPkt[1] => v_nPkt_aux.DATAB
i_NumeroPkt[1] => Equal8.IN4
i_NumeroPkt[1] => Mult0.IN9
i_NumeroPkt[1] => Mult1.IN9
i_NumeroPkt[2] => v_nPkt_aux.DATAB
i_NumeroPkt[2] => Equal8.IN3
i_NumeroPkt[2] => Mult0.IN8
i_NumeroPkt[2] => Mult1.IN8
o_Data[0] <= o_Data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[1] <= o_Data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[2] <= o_Data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[3] <= o_Data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[4] <= o_Data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[5] <= o_Data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[6] <= o_Data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[7] <= o_Data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Add[0] <= o_Add[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Add[1] <= o_Add[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Add[2] <= o_Add[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Add[3] <= o_Add[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Add[4] <= o_Add[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Add[5] <= o_Add[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Valid <= o_Valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_HeaderReady <= o_HeaderReady~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_CheckSum[0] <= o_CheckSum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_CheckSum[1] <= o_CheckSum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_CheckSum[2] <= o_CheckSum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_CheckSum[3] <= o_CheckSum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_CheckSum[4] <= o_CheckSum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_CheckSum[5] <= o_CheckSum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_CheckSum[6] <= o_CheckSum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_CheckSum[7] <= o_CheckSum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_CheckSum[8] <= o_CheckSum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_CheckSum[9] <= o_CheckSum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_CheckSum[10] <= o_CheckSum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_CheckSum[11] <= o_CheckSum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_CheckSum[12] <= o_CheckSum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_CheckSum[13] <= o_CheckSum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_CheckSum[14] <= o_CheckSum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_CheckSum[15] <= o_CheckSum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdclock => altsyncram:altsyncram_component.clock1
rden => altsyncram:altsyncram_component.rden_b
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component
wren_a => altsyncram_9lq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_9lq1:auto_generated.rden_b
data_a[0] => altsyncram_9lq1:auto_generated.data_a[0]
data_a[1] => altsyncram_9lq1:auto_generated.data_a[1]
data_a[2] => altsyncram_9lq1:auto_generated.data_a[2]
data_a[3] => altsyncram_9lq1:auto_generated.data_a[3]
data_a[4] => altsyncram_9lq1:auto_generated.data_a[4]
data_a[5] => altsyncram_9lq1:auto_generated.data_a[5]
data_a[6] => altsyncram_9lq1:auto_generated.data_a[6]
data_a[7] => altsyncram_9lq1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_9lq1:auto_generated.address_a[0]
address_a[1] => altsyncram_9lq1:auto_generated.address_a[1]
address_a[2] => altsyncram_9lq1:auto_generated.address_a[2]
address_a[3] => altsyncram_9lq1:auto_generated.address_a[3]
address_a[4] => altsyncram_9lq1:auto_generated.address_a[4]
address_a[5] => altsyncram_9lq1:auto_generated.address_a[5]
address_b[0] => altsyncram_9lq1:auto_generated.address_b[0]
address_b[1] => altsyncram_9lq1:auto_generated.address_b[1]
address_b[2] => altsyncram_9lq1:auto_generated.address_b[2]
address_b[3] => altsyncram_9lq1:auto_generated.address_b[3]
address_b[4] => altsyncram_9lq1:auto_generated.address_b[4]
address_b[5] => altsyncram_9lq1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9lq1:auto_generated.clock0
clock1 => altsyncram_9lq1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_9lq1:auto_generated.q_b[0]
q_b[1] <= altsyncram_9lq1:auto_generated.q_b[1]
q_b[2] <= altsyncram_9lq1:auto_generated.q_b[2]
q_b[3] <= altsyncram_9lq1:auto_generated.q_b[3]
q_b[4] <= altsyncram_9lq1:auto_generated.q_b[4]
q_b[5] <= altsyncram_9lq1:auto_generated.q_b[5]
q_b[6] <= altsyncram_9lq1:auto_generated.q_b[6]
q_b[7] <= altsyncram_9lq1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp
i_Clk => sig_sync_out2.CLK
i_Clk => o_End~reg0.CLK
i_Clk => sig_OValid2.CLK
i_Clk => sig_OValid.CLK
i_Clk => o_EnableRdHdEth~reg0.CLK
i_Clk => sig_sync_out.CLK
i_Clk => o_Sync~reg0.CLK
i_Clk => o_AddrHeader[0]~reg0.CLK
i_Clk => o_AddrHeader[1]~reg0.CLK
i_Clk => o_AddrHeader[2]~reg0.CLK
i_Clk => o_AddrHeader[3]~reg0.CLK
i_Clk => o_AddrHeader[4]~reg0.CLK
i_Clk => o_AddrHeader[5]~reg0.CLK
i_Clk => o_AddrHeader[6]~reg0.CLK
i_Clk => o_AddrHeader[7]~reg0.CLK
i_Clk => o_AddrHeader[8]~reg0.CLK
i_Clk => o_AddrHeader[9]~reg0.CLK
i_Clk => o_AddrHeader[10]~reg0.CLK
i_Clk => o_ValidOut~reg0.CLK
i_Clk => o_EnableRdPact~reg0.CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_Enablefase0.CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_Enablefase1.CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_LerHeaderbyte.CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_LerPctbyte.CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrHeader[0].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrHeader[1].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrHeader[2].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrHeader[3].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrHeader[4].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrHeader[5].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrHeader[6].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrHeader[7].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrHeader[8].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrHeader[9].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrHeader[10].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrPct[0].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrPct[1].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrPct[2].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrPct[3].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrPct[4].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrPct[5].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrPct[6].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrPct[7].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrPct[8].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrPct[9].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_AddrPct[10].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_Standby[0].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_Standby[1].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_Standby[2].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_Standby[3].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_Standby[4].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_End.CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_OValid.CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_EnableRdHeader.CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_StartRd.CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_EnableRd.CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_NumBytes[0].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_NumBytes[1].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_NumBytes[2].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_NumBytes[3].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_NumBytes[4].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_NumBytes[5].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_NumBytes[6].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_NumBytes[7].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_NumBytes[8].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_NumBytes[9].CLK
i_Clk => \Process_CtrlRdTxTsOIp:v_NumBytes[10].CLK
i_nRst => o_End~reg0.ACLR
i_nRst => sig_OValid2.ACLR
i_nRst => sig_OValid.ACLR
i_nRst => o_EnableRdHdEth~reg0.ACLR
i_nRst => sig_sync_out.ACLR
i_nRst => o_Sync~reg0.ACLR
i_nRst => o_AddrHeader[0]~reg0.ACLR
i_nRst => o_AddrHeader[1]~reg0.ACLR
i_nRst => o_AddrHeader[2]~reg0.ACLR
i_nRst => o_AddrHeader[3]~reg0.ACLR
i_nRst => o_AddrHeader[4]~reg0.ACLR
i_nRst => o_AddrHeader[5]~reg0.ACLR
i_nRst => o_AddrHeader[6]~reg0.ACLR
i_nRst => o_AddrHeader[7]~reg0.ACLR
i_nRst => o_AddrHeader[8]~reg0.ACLR
i_nRst => o_AddrHeader[9]~reg0.ACLR
i_nRst => o_AddrHeader[10]~reg0.ACLR
i_nRst => o_ValidOut~reg0.ACLR
i_nRst => o_EnableRdPact~reg0.ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_Enablefase0.PRESET
i_nRst => \Process_CtrlRdTxTsOIp:v_Enablefase1.ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_LerHeaderbyte.PRESET
i_nRst => \Process_CtrlRdTxTsOIp:v_LerPctbyte.PRESET
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrHeader[0].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrHeader[1].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrHeader[2].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrHeader[3].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrHeader[4].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrHeader[5].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrHeader[6].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrHeader[7].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrHeader[8].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrHeader[9].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrHeader[10].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrPct[0].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrPct[1].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrPct[2].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrPct[3].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrPct[4].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrPct[5].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrPct[6].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrPct[7].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrPct[8].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrPct[9].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_AddrPct[10].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_Standby[0].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_Standby[1].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_Standby[2].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_Standby[3].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_Standby[4].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_End.ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_OValid.ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_EnableRdHeader.ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_StartRd.ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_EnableRd.ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_NumBytes[0].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_NumBytes[1].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_NumBytes[2].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_NumBytes[3].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_NumBytes[4].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_NumBytes[5].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_NumBytes[6].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_NumBytes[7].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_NumBytes[8].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_NumBytes[9].ACLR
i_nRst => \Process_CtrlRdTxTsOIp:v_NumBytes[10].ACLR
i_nRst => sig_sync_out2.ENA
i_NivelRdFifo[0] => LessThan0.IN22
i_NivelRdFifo[1] => LessThan0.IN21
i_NivelRdFifo[2] => LessThan0.IN20
i_NivelRdFifo[3] => LessThan0.IN19
i_NivelRdFifo[4] => LessThan0.IN18
i_NivelRdFifo[5] => LessThan0.IN17
i_NivelRdFifo[6] => LessThan0.IN16
i_NivelRdFifo[7] => LessThan0.IN15
i_NivelRdFifo[8] => LessThan0.IN14
i_NivelRdFifo[9] => LessThan0.IN13
i_NivelRdFifo[10] => LessThan0.IN12
i_NumPactRd[0] => Mult0.IN2
i_NumPactRd[1] => Mult0.IN1
i_NumPactRd[2] => Mult0.IN0
i_BytespPact[0] => Mult0.IN10
i_BytespPact[1] => Mult0.IN9
i_BytespPact[2] => Mult0.IN8
i_BytespPact[3] => Mult0.IN7
i_BytespPact[4] => Mult0.IN6
i_BytespPact[5] => Mult0.IN5
i_BytespPact[6] => Mult0.IN4
i_BytespPact[7] => Mult0.IN3
HeaderEthLength[0] => Equal1.IN10
HeaderEthLength[1] => Equal1.IN9
HeaderEthLength[2] => Equal1.IN8
HeaderEthLength[3] => Equal1.IN7
HeaderEthLength[4] => Equal1.IN6
HeaderEthLength[5] => Equal1.IN5
HeaderEthLength[6] => Equal1.IN4
HeaderEthLength[7] => Equal1.IN3
o_EnableRdPact <= o_EnableRdPact~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_EnableRdHdEth <= o_EnableRdHdEth~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ValidOut <= o_ValidOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Sync <= o_Sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_End <= o_End~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_AddrHeader[0] <= o_AddrHeader[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_AddrHeader[1] <= o_AddrHeader[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_AddrHeader[2] <= o_AddrHeader[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_AddrHeader[3] <= o_AddrHeader[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_AddrHeader[4] <= o_AddrHeader[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_AddrHeader[5] <= o_AddrHeader[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_AddrHeader[6] <= o_AddrHeader[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_AddrHeader[7] <= o_AddrHeader[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_AddrHeader[8] <= o_AddrHeader[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_AddrHeader[9] <= o_AddrHeader[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_AddrHeader[10] <= o_AddrHeader[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC
i_Clk => o_ValidCRC32~reg0.CLK
i_Clk => o_ValidCRC~reg0.CLK
i_Clk => o_End~reg0.CLK
i_Clk => o_Data[0]~reg0.CLK
i_Clk => o_Data[1]~reg0.CLK
i_Clk => o_Data[2]~reg0.CLK
i_Clk => o_Data[3]~reg0.CLK
i_Clk => o_Data[4]~reg0.CLK
i_Clk => o_Data[5]~reg0.CLK
i_Clk => o_Data[6]~reg0.CLK
i_Clk => o_Data[7]~reg0.CLK
i_Clk => o_Sync~reg0.CLK
i_Clk => o_Valid~reg0.CLK
i_Clk => \Process_MuxHdPactAddCRC:v_ContaByteCRC[0].CLK
i_Clk => \Process_MuxHdPactAddCRC:v_ContaByteCRC[1].CLK
i_Clk => \Process_MuxHdPactAddCRC:v_ContaByteCRC[2].CLK
i_Clk => \Process_MuxHdPactAddCRC:v_ContaByteCRC[3].CLK
i_Clk => \Process_MuxHdPactAddCRC:v_calcularCRC.CLK
i_Clk => \Process_MuxHdPactAddCRC:v_End.CLK
i_Clk => \Process_MuxHdPactAddCRC:v_LSBData.CLK
i_Clk => \Process_MuxHdPactAddCRC:v_muxsel.CLK
i_nRst => o_ValidCRC32~reg0.ACLR
i_nRst => o_ValidCRC~reg0.ACLR
i_nRst => o_End~reg0.ACLR
i_nRst => o_Data[0]~reg0.ACLR
i_nRst => o_Data[1]~reg0.ACLR
i_nRst => o_Data[2]~reg0.ACLR
i_nRst => o_Data[3]~reg0.ACLR
i_nRst => o_Data[4]~reg0.ACLR
i_nRst => o_Data[5]~reg0.ACLR
i_nRst => o_Data[6]~reg0.ACLR
i_nRst => o_Data[7]~reg0.ACLR
i_nRst => o_Sync~reg0.ACLR
i_nRst => o_Valid~reg0.ACLR
i_nRst => \Process_MuxHdPactAddCRC:v_ContaByteCRC[0].ACLR
i_nRst => \Process_MuxHdPactAddCRC:v_ContaByteCRC[1].ACLR
i_nRst => \Process_MuxHdPactAddCRC:v_ContaByteCRC[2].ACLR
i_nRst => \Process_MuxHdPactAddCRC:v_ContaByteCRC[3].ACLR
i_nRst => \Process_MuxHdPactAddCRC:v_calcularCRC.ACLR
i_nRst => \Process_MuxHdPactAddCRC:v_End.ACLR
i_nRst => \Process_MuxHdPactAddCRC:v_LSBData.PRESET
i_nRst => \Process_MuxHdPactAddCRC:v_muxsel.PRESET
i_Sync => Process_MuxHdPactAddCRC.IN0
i_Sync => o_Sync~reg0.DATAIN
i_End => v_End.OUTPUTSELECT
i_End => v_ContaByteCRC.OUTPUTSELECT
i_End => v_ContaByteCRC.OUTPUTSELECT
i_End => v_ContaByteCRC.OUTPUTSELECT
i_End => v_ContaByteCRC.OUTPUTSELECT
i_ValidHdEth => Process_MuxHdPactAddCRC.IN1
i_ValidHdEth => \Process_MuxHdPactAddCRC:v_muxsel.DATAIN
i_DataHd[0] => o_Data.DATAB
i_DataHd[1] => o_Data.DATAB
i_DataHd[2] => o_Data.DATAB
i_DataHd[3] => o_Data.DATAB
i_DataHd[4] => o_Data.DATAA
i_DataHd[5] => o_Data.DATAA
i_DataHd[6] => o_Data.DATAA
i_DataHd[7] => o_Data.DATAA
i_DataPacket[0] => o_Data.DATAB
i_DataPacket[1] => o_Data.DATAB
i_DataPacket[2] => o_Data.DATAB
i_DataPacket[3] => o_Data.DATAB
i_DataPacket[4] => o_Data.DATAA
i_DataPacket[5] => o_Data.DATAA
i_DataPacket[6] => o_Data.DATAA
i_DataPacket[7] => o_Data.DATAA
o_Sync <= o_Sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_End <= o_End~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Valid <= o_Valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[0] <= o_Data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[1] <= o_Data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[2] <= o_Data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[3] <= o_Data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[4] <= o_Data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[5] <= o_Data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[6] <= o_Data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[7] <= o_Data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ValidCRC <= o_ValidCRC~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ValidCRC32 <= o_ValidCRC32~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc
i_Clk => o_End~reg0.CLK
i_Clk => o_Sync~reg0.CLK
i_Clk => o_Valid~reg0.CLK
i_Clk => o_Data[0]~reg0.CLK
i_Clk => o_Data[1]~reg0.CLK
i_Clk => o_Data[2]~reg0.CLK
i_Clk => o_Data[3]~reg0.CLK
i_Clk => o_Data[4]~reg0.CLK
i_Clk => o_Data[5]~reg0.CLK
i_Clk => o_Data[6]~reg0.CLK
i_Clk => o_Data[7]~reg0.CLK
i_Clk => \Process_Main:v_valid_aux.CLK
i_Clk => \Process_Main:v_valid.CLK
i_Clk => \Process_Main:v_sync_aux.CLK
i_Clk => \Process_Main:v_sync.CLK
i_Clk => \Process_Main:v_data_aux[0].CLK
i_Clk => \Process_Main:v_data_aux[1].CLK
i_Clk => \Process_Main:v_data_aux[2].CLK
i_Clk => \Process_Main:v_data_aux[3].CLK
i_Clk => \Process_Main:v_data_aux[4].CLK
i_Clk => \Process_Main:v_data_aux[5].CLK
i_Clk => \Process_Main:v_data_aux[6].CLK
i_Clk => \Process_Main:v_data_aux[7].CLK
i_Clk => \Process_Main:v_data[0].CLK
i_Clk => \Process_Main:v_data[1].CLK
i_Clk => \Process_Main:v_data[2].CLK
i_Clk => \Process_Main:v_data[3].CLK
i_Clk => \Process_Main:v_data[4].CLK
i_Clk => \Process_Main:v_data[5].CLK
i_Clk => \Process_Main:v_data[6].CLK
i_Clk => \Process_Main:v_data[7].CLK
i_Clk => \Process_Main:v_conta_crc[0].CLK
i_Clk => \Process_Main:v_conta_crc[1].CLK
i_Clk => \Process_Main:v_conta_crc[2].CLK
i_Clk => \Process_Main:v_ctrl[0].CLK
i_Clk => \Process_Main:v_ctrl[1].CLK
i_Clk => \Process_Main:v_start.CLK
i_nRst => o_End~reg0.ACLR
i_nRst => o_Sync~reg0.ACLR
i_nRst => o_Valid~reg0.ACLR
i_nRst => o_Data[0]~reg0.ACLR
i_nRst => o_Data[1]~reg0.ACLR
i_nRst => o_Data[2]~reg0.ACLR
i_nRst => o_Data[3]~reg0.ACLR
i_nRst => o_Data[4]~reg0.ACLR
i_nRst => o_Data[5]~reg0.ACLR
i_nRst => o_Data[6]~reg0.ACLR
i_nRst => o_Data[7]~reg0.ACLR
i_nRst => \Process_Main:v_conta_crc[0].ACLR
i_nRst => \Process_Main:v_conta_crc[1].ACLR
i_nRst => \Process_Main:v_conta_crc[2].ACLR
i_nRst => \Process_Main:v_ctrl[0].ACLR
i_nRst => \Process_Main:v_ctrl[1].ACLR
i_nRst => \Process_Main:v_start.ACLR
i_nRst => \Process_Main:v_data[7].ENA
i_nRst => \Process_Main:v_data[6].ENA
i_nRst => \Process_Main:v_data[5].ENA
i_nRst => \Process_Main:v_data[4].ENA
i_nRst => \Process_Main:v_data[3].ENA
i_nRst => \Process_Main:v_data[2].ENA
i_nRst => \Process_Main:v_data[1].ENA
i_nRst => \Process_Main:v_data[0].ENA
i_nRst => \Process_Main:v_data_aux[7].ENA
i_nRst => \Process_Main:v_data_aux[6].ENA
i_nRst => \Process_Main:v_data_aux[5].ENA
i_nRst => \Process_Main:v_data_aux[4].ENA
i_nRst => \Process_Main:v_data_aux[3].ENA
i_nRst => \Process_Main:v_data_aux[2].ENA
i_nRst => \Process_Main:v_data_aux[1].ENA
i_nRst => \Process_Main:v_data_aux[0].ENA
i_nRst => \Process_Main:v_sync.ENA
i_nRst => \Process_Main:v_sync_aux.ENA
i_nRst => \Process_Main:v_valid.ENA
i_nRst => \Process_Main:v_valid_aux.ENA
i_Data[0] => \Process_Main:v_data_aux[0].DATAIN
i_Data[1] => \Process_Main:v_data_aux[1].DATAIN
i_Data[2] => \Process_Main:v_data_aux[2].DATAIN
i_Data[3] => \Process_Main:v_data_aux[3].DATAIN
i_Data[4] => \Process_Main:v_data_aux[4].DATAIN
i_Data[5] => \Process_Main:v_data_aux[5].DATAIN
i_Data[6] => \Process_Main:v_data_aux[6].DATAIN
i_Data[7] => \Process_Main:v_data_aux[7].DATAIN
i_Sync => Process_Main.IN0
i_Sync => \Process_Main:v_sync_aux.DATAIN
i_Valid => Process_Main.IN1
i_Valid => \Process_Main:v_valid_aux.DATAIN
i_ValidCRC => v_ctrl.OUTPUTSELECT
i_ValidCRC => v_ctrl.OUTPUTSELECT
i_ValidCRC => Process_Main.IN1
i_CRC[0] => o_Data.DATAB
i_CRC[1] => o_Data.DATAB
i_CRC[2] => o_Data.DATAB
i_CRC[3] => o_Data.DATAB
i_CRC[4] => o_Data.DATAB
i_CRC[5] => o_Data.DATAB
i_CRC[6] => o_Data.DATAB
i_CRC[7] => o_Data.DATAB
i_CRC[8] => o_Data.DATAB
i_CRC[9] => o_Data.DATAB
i_CRC[10] => o_Data.DATAB
i_CRC[11] => o_Data.DATAB
i_CRC[12] => o_Data.DATAB
i_CRC[13] => o_Data.DATAB
i_CRC[14] => o_Data.DATAB
i_CRC[15] => o_Data.DATAB
i_CRC[16] => o_Data.DATAB
i_CRC[17] => o_Data.DATAB
i_CRC[18] => o_Data.DATAB
i_CRC[19] => o_Data.DATAB
i_CRC[20] => o_Data.DATAB
i_CRC[21] => o_Data.DATAB
i_CRC[22] => o_Data.DATAB
i_CRC[23] => o_Data.DATAB
i_CRC[24] => o_Data.DATAB
i_CRC[25] => o_Data.DATAB
i_CRC[26] => o_Data.DATAB
i_CRC[27] => o_Data.DATAB
i_CRC[28] => o_Data.DATAB
i_CRC[29] => o_Data.DATAB
i_CRC[30] => o_Data.DATAB
i_CRC[31] => o_Data.DATAB
o_Data[0] <= o_Data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[1] <= o_Data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[2] <= o_Data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[3] <= o_Data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[4] <= o_Data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[5] <= o_Data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[6] <= o_Data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[7] <= o_Data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Sync <= o_Sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Valid <= o_Valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_End <= o_End~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc
i_Clk => o_Valid~reg0.CLK
i_Clk => o_Clr~reg0.CLK
i_Clk => o_Data[0]~reg0.CLK
i_Clk => o_Data[1]~reg0.CLK
i_Clk => o_Data[2]~reg0.CLK
i_Clk => o_Data[3]~reg0.CLK
i_Clk => o_Data[4]~reg0.CLK
i_Clk => o_Data[5]~reg0.CLK
i_Clk => o_Data[6]~reg0.CLK
i_Clk => o_Data[7]~reg0.CLK
i_Clk => \Process_Main:v_data_aux[0].CLK
i_Clk => \Process_Main:v_data_aux[1].CLK
i_Clk => \Process_Main:v_data_aux[2].CLK
i_Clk => \Process_Main:v_data_aux[3].CLK
i_Clk => \Process_Main:v_start.CLK
i_Clk => \Process_Main:v_ctrl.CLK
i_Clk => \Process_Main:v_conta[0].CLK
i_Clk => \Process_Main:v_conta[1].CLK
i_nRst => o_Valid~reg0.ACLR
i_nRst => o_Clr~reg0.ACLR
i_nRst => o_Data[0]~reg0.ACLR
i_nRst => o_Data[1]~reg0.ACLR
i_nRst => o_Data[2]~reg0.ACLR
i_nRst => o_Data[3]~reg0.ACLR
i_nRst => o_Data[4]~reg0.ACLR
i_nRst => o_Data[5]~reg0.ACLR
i_nRst => o_Data[6]~reg0.ACLR
i_nRst => o_Data[7]~reg0.ACLR
i_nRst => \Process_Main:v_ctrl.ACLR
i_nRst => \Process_Main:v_conta[0].ACLR
i_nRst => \Process_Main:v_conta[1].ACLR
i_nRst => \Process_Main:v_start.ENA
i_nRst => \Process_Main:v_data_aux[3].ENA
i_nRst => \Process_Main:v_data_aux[2].ENA
i_nRst => \Process_Main:v_data_aux[1].ENA
i_nRst => \Process_Main:v_data_aux[0].ENA
i_Sync => Process_Main.IN0
i_Valid => Process_Main.IN1
i_Data[0] => Mux5.IN2
i_Data[0] => Mux9.IN2
i_Data[1] => Mux4.IN2
i_Data[1] => Mux8.IN2
i_Data[2] => Mux3.IN2
i_Data[2] => Mux7.IN2
i_Data[3] => Mux2.IN2
i_Data[3] => Mux6.IN2
i_ValidCRC => v_ctrl.OUTPUTSELECT
i_ValidCRC => v_conta.DATAB
i_ValidCRC => v_start.DATAB
i_ValidCRC => v_conta.OUTPUTSELECT
i_ValidCRC => v_conta.OUTPUTSELECT
i_ValidCRC => v_start.OUTPUTSELECT
i_ValidCRC => v_ctrl.OUTPUTSELECT
o_Data[0] <= o_Data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[1] <= o_Data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[2] <= o_Data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[3] <= o_Data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[4] <= o_Data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[5] <= o_Data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[6] <= o_Data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Data[7] <= o_Data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Clr <= o_Clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Valid <= o_Valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc
clk => crc[0]~reg0.CLK
clk => crc[1]~reg0.CLK
clk => crc[2]~reg0.CLK
clk => crc[3]~reg0.CLK
clk => crc[4]~reg0.CLK
clk => crc[5]~reg0.CLK
clk => crc[6]~reg0.CLK
clk => crc[7]~reg0.CLK
clk => crc[8]~reg0.CLK
clk => crc[9]~reg0.CLK
clk => crc[10]~reg0.CLK
clk => crc[11]~reg0.CLK
clk => crc[12]~reg0.CLK
clk => crc[13]~reg0.CLK
clk => crc[14]~reg0.CLK
clk => crc[15]~reg0.CLK
clk => crc[16]~reg0.CLK
clk => crc[17]~reg0.CLK
clk => crc[18]~reg0.CLK
clk => crc[19]~reg0.CLK
clk => crc[20]~reg0.CLK
clk => crc[21]~reg0.CLK
clk => crc[22]~reg0.CLK
clk => crc[23]~reg0.CLK
clk => crc[24]~reg0.CLK
clk => crc[25]~reg0.CLK
clk => crc[26]~reg0.CLK
clk => crc[27]~reg0.CLK
clk => crc[28]~reg0.CLK
clk => crc[29]~reg0.CLK
clk => crc[30]~reg0.CLK
clk => crc[31]~reg0.CLK
rst => crc[0]~reg0.PRESET
rst => crc[1]~reg0.PRESET
rst => crc[2]~reg0.PRESET
rst => crc[3]~reg0.PRESET
rst => crc[4]~reg0.PRESET
rst => crc[5]~reg0.PRESET
rst => crc[6]~reg0.PRESET
rst => crc[7]~reg0.PRESET
rst => crc[8]~reg0.PRESET
rst => crc[9]~reg0.PRESET
rst => crc[10]~reg0.PRESET
rst => crc[11]~reg0.PRESET
rst => crc[12]~reg0.PRESET
rst => crc[13]~reg0.PRESET
rst => crc[14]~reg0.PRESET
rst => crc[15]~reg0.PRESET
rst => crc[16]~reg0.PRESET
rst => crc[17]~reg0.PRESET
rst => crc[18]~reg0.PRESET
rst => crc[19]~reg0.PRESET
rst => crc[20]~reg0.PRESET
rst => crc[21]~reg0.PRESET
rst => crc[22]~reg0.PRESET
rst => crc[23]~reg0.PRESET
rst => crc[24]~reg0.PRESET
rst => crc[25]~reg0.PRESET
rst => crc[26]~reg0.PRESET
rst => crc[27]~reg0.PRESET
rst => crc[28]~reg0.PRESET
rst => crc[29]~reg0.PRESET
rst => crc[30]~reg0.PRESET
rst => crc[31]~reg0.PRESET
din[0] => feedback.IN1
din[1] => feedback.IN1
din[2] => feedback.IN1
din[3] => feedback.IN1
din[4] => feedback.IN1
din[5] => feedback.IN1
din[6] => feedback.IN1
din[7] => feedback.IN1
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
din_valid => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
clear_crc => crc.OUTPUTSELECT
crc[0] <= crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[1] <= crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[2] <= crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[3] <= crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[4] <= crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[5] <= crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[6] <= crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[7] <= crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[8] <= crc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[9] <= crc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[10] <= crc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[11] <= crc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[12] <= crc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[13] <= crc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[14] <= crc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[15] <= crc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[16] <= crc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[17] <= crc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[18] <= crc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[19] <= crc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[20] <= crc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[21] <= crc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[22] <= crc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[23] <= crc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[24] <= crc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[25] <= crc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[26] <= crc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[27] <= crc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[28] <= crc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[29] <= crc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[30] <= crc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[31] <= crc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_error <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|myblkinv2:u_myblkinv2
in[0] => out[31].DATAIN
in[1] => out[30].DATAIN
in[2] => out[29].DATAIN
in[3] => out[28].DATAIN
in[4] => out[27].DATAIN
in[5] => out[26].DATAIN
in[6] => out[25].DATAIN
in[7] => out[24].DATAIN
in[8] => out[23].DATAIN
in[9] => out[22].DATAIN
in[10] => out[21].DATAIN
in[11] => out[20].DATAIN
in[12] => out[19].DATAIN
in[13] => out[18].DATAIN
in[14] => out[17].DATAIN
in[15] => out[16].DATAIN
in[16] => out[15].DATAIN
in[17] => out[14].DATAIN
in[18] => out[13].DATAIN
in[19] => out[12].DATAIN
in[20] => out[11].DATAIN
in[21] => out[10].DATAIN
in[22] => out[9].DATAIN
in[23] => out[8].DATAIN
in[24] => out[7].DATAIN
in[25] => out[6].DATAIN
in[26] => out[5].DATAIN
in[27] => out[4].DATAIN
in[28] => out[3].DATAIN
in[29] => out[2].DATAIN
in[30] => out[1].DATAIN
in[31] => out[0].DATAIN
out[0] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[0].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface
in_Rst => reg2_MacTxEnd.ACLR
in_Rst => reg_MacTx[16][0].ACLR
in_Rst => reg_MacTx[16][1].ACLR
in_Rst => reg_MacTx[16][2].ACLR
in_Rst => reg_MacTx[16][3].ACLR
in_Rst => reg_MacTx[16][4].ACLR
in_Rst => reg_MacTx[16][5].ACLR
in_Rst => reg_MacTx[16][6].ACLR
in_Rst => reg_MacTx[16][7].ACLR
in_Rst => reg_MacTx[16][8].ACLR
in_Rst => reg_MacTx[16][9].ACLR
in_Rst => reg_MacTx[15][0].ACLR
in_Rst => reg_MacTx[15][1].ACLR
in_Rst => reg_MacTx[15][2].ACLR
in_Rst => reg_MacTx[15][3].ACLR
in_Rst => reg_MacTx[15][4].ACLR
in_Rst => reg_MacTx[15][5].ACLR
in_Rst => reg_MacTx[15][6].ACLR
in_Rst => reg_MacTx[15][7].ACLR
in_Rst => reg_MacTx[15][8].ACLR
in_Rst => reg_MacTx[15][9].ACLR
in_Rst => reg_MacTx[14][0].ACLR
in_Rst => reg_MacTx[14][1].ACLR
in_Rst => reg_MacTx[14][2].ACLR
in_Rst => reg_MacTx[14][3].ACLR
in_Rst => reg_MacTx[14][4].ACLR
in_Rst => reg_MacTx[14][5].ACLR
in_Rst => reg_MacTx[14][6].ACLR
in_Rst => reg_MacTx[14][7].ACLR
in_Rst => reg_MacTx[14][8].ACLR
in_Rst => reg_MacTx[14][9].ACLR
in_Rst => reg_MacTx[13][0].ACLR
in_Rst => reg_MacTx[13][1].ACLR
in_Rst => reg_MacTx[13][2].ACLR
in_Rst => reg_MacTx[13][3].ACLR
in_Rst => reg_MacTx[13][4].ACLR
in_Rst => reg_MacTx[13][5].ACLR
in_Rst => reg_MacTx[13][6].ACLR
in_Rst => reg_MacTx[13][7].ACLR
in_Rst => reg_MacTx[13][8].ACLR
in_Rst => reg_MacTx[13][9].ACLR
in_Rst => reg_MacTx[12][0].ACLR
in_Rst => reg_MacTx[12][1].ACLR
in_Rst => reg_MacTx[12][2].ACLR
in_Rst => reg_MacTx[12][3].ACLR
in_Rst => reg_MacTx[12][4].ACLR
in_Rst => reg_MacTx[12][5].ACLR
in_Rst => reg_MacTx[12][6].ACLR
in_Rst => reg_MacTx[12][7].ACLR
in_Rst => reg_MacTx[12][8].ACLR
in_Rst => reg_MacTx[12][9].ACLR
in_Rst => reg_MacTx[11][0].ACLR
in_Rst => reg_MacTx[11][1].ACLR
in_Rst => reg_MacTx[11][2].ACLR
in_Rst => reg_MacTx[11][3].ACLR
in_Rst => reg_MacTx[11][4].ACLR
in_Rst => reg_MacTx[11][5].ACLR
in_Rst => reg_MacTx[11][6].ACLR
in_Rst => reg_MacTx[11][7].ACLR
in_Rst => reg_MacTx[11][8].ACLR
in_Rst => reg_MacTx[11][9].ACLR
in_Rst => reg_MacTx[10][0].ACLR
in_Rst => reg_MacTx[10][1].ACLR
in_Rst => reg_MacTx[10][2].ACLR
in_Rst => reg_MacTx[10][3].ACLR
in_Rst => reg_MacTx[10][4].ACLR
in_Rst => reg_MacTx[10][5].ACLR
in_Rst => reg_MacTx[10][6].ACLR
in_Rst => reg_MacTx[10][7].ACLR
in_Rst => reg_MacTx[10][8].ACLR
in_Rst => reg_MacTx[10][9].ACLR
in_Rst => reg_MacTx[9][0].ACLR
in_Rst => reg_MacTx[9][1].ACLR
in_Rst => reg_MacTx[9][2].ACLR
in_Rst => reg_MacTx[9][3].ACLR
in_Rst => reg_MacTx[9][4].ACLR
in_Rst => reg_MacTx[9][5].ACLR
in_Rst => reg_MacTx[9][6].ACLR
in_Rst => reg_MacTx[9][7].ACLR
in_Rst => reg_MacTx[9][8].ACLR
in_Rst => reg_MacTx[9][9].ACLR
in_Rst => reg_MacTx[8][0].ACLR
in_Rst => reg_MacTx[8][1].ACLR
in_Rst => reg_MacTx[8][2].ACLR
in_Rst => reg_MacTx[8][3].ACLR
in_Rst => reg_MacTx[8][4].ACLR
in_Rst => reg_MacTx[8][5].ACLR
in_Rst => reg_MacTx[8][6].ACLR
in_Rst => reg_MacTx[8][7].ACLR
in_Rst => reg_MacTx[8][8].ACLR
in_Rst => reg_MacTx[8][9].ACLR
in_Rst => reg_MacTx[7][0].ACLR
in_Rst => reg_MacTx[7][1].ACLR
in_Rst => reg_MacTx[7][2].ACLR
in_Rst => reg_MacTx[7][3].ACLR
in_Rst => reg_MacTx[7][4].ACLR
in_Rst => reg_MacTx[7][5].ACLR
in_Rst => reg_MacTx[7][6].ACLR
in_Rst => reg_MacTx[7][7].ACLR
in_Rst => reg_MacTx[7][8].ACLR
in_Rst => reg_MacTx[7][9].ACLR
in_Rst => reg_MacTx[6][0].ACLR
in_Rst => reg_MacTx[6][1].ACLR
in_Rst => reg_MacTx[6][2].ACLR
in_Rst => reg_MacTx[6][3].ACLR
in_Rst => reg_MacTx[6][4].ACLR
in_Rst => reg_MacTx[6][5].ACLR
in_Rst => reg_MacTx[6][6].ACLR
in_Rst => reg_MacTx[6][7].ACLR
in_Rst => reg_MacTx[6][8].ACLR
in_Rst => reg_MacTx[6][9].ACLR
in_Rst => reg_MacTx[5][0].ACLR
in_Rst => reg_MacTx[5][1].ACLR
in_Rst => reg_MacTx[5][2].ACLR
in_Rst => reg_MacTx[5][3].ACLR
in_Rst => reg_MacTx[5][4].ACLR
in_Rst => reg_MacTx[5][5].ACLR
in_Rst => reg_MacTx[5][6].ACLR
in_Rst => reg_MacTx[5][7].ACLR
in_Rst => reg_MacTx[5][8].ACLR
in_Rst => reg_MacTx[5][9].ACLR
in_Rst => reg_MacTx[4][0].ACLR
in_Rst => reg_MacTx[4][1].ACLR
in_Rst => reg_MacTx[4][2].ACLR
in_Rst => reg_MacTx[4][3].ACLR
in_Rst => reg_MacTx[4][4].ACLR
in_Rst => reg_MacTx[4][5].ACLR
in_Rst => reg_MacTx[4][6].ACLR
in_Rst => reg_MacTx[4][7].ACLR
in_Rst => reg_MacTx[4][8].ACLR
in_Rst => reg_MacTx[4][9].ACLR
in_Rst => reg_MacTx[3][0].ACLR
in_Rst => reg_MacTx[3][1].ACLR
in_Rst => reg_MacTx[3][2].ACLR
in_Rst => reg_MacTx[3][3].ACLR
in_Rst => reg_MacTx[3][4].ACLR
in_Rst => reg_MacTx[3][5].ACLR
in_Rst => reg_MacTx[3][6].ACLR
in_Rst => reg_MacTx[3][7].ACLR
in_Rst => reg_MacTx[3][8].ACLR
in_Rst => reg_MacTx[3][9].ACLR
in_Rst => reg_MacTx[2][0].ACLR
in_Rst => reg_MacTx[2][1].ACLR
in_Rst => reg_MacTx[2][2].ACLR
in_Rst => reg_MacTx[2][3].ACLR
in_Rst => reg_MacTx[2][4].ACLR
in_Rst => reg_MacTx[2][5].ACLR
in_Rst => reg_MacTx[2][6].ACLR
in_Rst => reg_MacTx[2][7].ACLR
in_Rst => reg_MacTx[2][8].ACLR
in_Rst => reg_MacTx[2][9].ACLR
in_Rst => reg_MacTx[1][0].ACLR
in_Rst => reg_MacTx[1][1].ACLR
in_Rst => reg_MacTx[1][2].ACLR
in_Rst => reg_MacTx[1][3].ACLR
in_Rst => reg_MacTx[1][4].ACLR
in_Rst => reg_MacTx[1][5].ACLR
in_Rst => reg_MacTx[1][6].ACLR
in_Rst => reg_MacTx[1][7].ACLR
in_Rst => reg_MacTx[1][8].ACLR
in_Rst => reg_MacTx[1][9].ACLR
in_Rst => reg_MacTx[0][0].ACLR
in_Rst => reg_MacTx[0][1].ACLR
in_Rst => reg_MacTx[0][2].ACLR
in_Rst => reg_MacTx[0][3].ACLR
in_Rst => reg_MacTx[0][4].ACLR
in_Rst => reg_MacTx[0][5].ACLR
in_Rst => reg_MacTx[0][6].ACLR
in_Rst => reg_MacTx[0][7].ACLR
in_Rst => reg_MacTx[0][8].ACLR
in_Rst => reg_MacTx[0][9].ACLR
in_Rst => out_PhyTxData[0]~reg0.ACLR
in_Rst => out_PhyTxData[1]~reg0.ACLR
in_Rst => out_PhyTxData[2]~reg0.ACLR
in_Rst => out_PhyTxData[3]~reg0.ACLR
in_Rst => out_PhyTxEna~reg0.ACLR
in_Rst => \TxClk:var_CntAux[0].ACLR
in_Rst => \TxClk:var_CntAux[1].ACLR
in_Rst => \TxClk:var_CntAux[2].ACLR
in_Rst => \TxClk:var_CntAux[3].ACLR
in_Rst => \TxClk:var_CntAux[4].ACLR
in_Rst => StateTx~7.DATAIN
in_TxClk => reg2_MacTxEnd.CLK
in_TxClk => reg_MacTx[16][0].CLK
in_TxClk => reg_MacTx[16][1].CLK
in_TxClk => reg_MacTx[16][2].CLK
in_TxClk => reg_MacTx[16][3].CLK
in_TxClk => reg_MacTx[16][4].CLK
in_TxClk => reg_MacTx[16][5].CLK
in_TxClk => reg_MacTx[16][6].CLK
in_TxClk => reg_MacTx[16][7].CLK
in_TxClk => reg_MacTx[16][8].CLK
in_TxClk => reg_MacTx[16][9].CLK
in_TxClk => reg_MacTx[15][0].CLK
in_TxClk => reg_MacTx[15][1].CLK
in_TxClk => reg_MacTx[15][2].CLK
in_TxClk => reg_MacTx[15][3].CLK
in_TxClk => reg_MacTx[15][4].CLK
in_TxClk => reg_MacTx[15][5].CLK
in_TxClk => reg_MacTx[15][6].CLK
in_TxClk => reg_MacTx[15][7].CLK
in_TxClk => reg_MacTx[15][8].CLK
in_TxClk => reg_MacTx[15][9].CLK
in_TxClk => reg_MacTx[14][0].CLK
in_TxClk => reg_MacTx[14][1].CLK
in_TxClk => reg_MacTx[14][2].CLK
in_TxClk => reg_MacTx[14][3].CLK
in_TxClk => reg_MacTx[14][4].CLK
in_TxClk => reg_MacTx[14][5].CLK
in_TxClk => reg_MacTx[14][6].CLK
in_TxClk => reg_MacTx[14][7].CLK
in_TxClk => reg_MacTx[14][8].CLK
in_TxClk => reg_MacTx[14][9].CLK
in_TxClk => reg_MacTx[13][0].CLK
in_TxClk => reg_MacTx[13][1].CLK
in_TxClk => reg_MacTx[13][2].CLK
in_TxClk => reg_MacTx[13][3].CLK
in_TxClk => reg_MacTx[13][4].CLK
in_TxClk => reg_MacTx[13][5].CLK
in_TxClk => reg_MacTx[13][6].CLK
in_TxClk => reg_MacTx[13][7].CLK
in_TxClk => reg_MacTx[13][8].CLK
in_TxClk => reg_MacTx[13][9].CLK
in_TxClk => reg_MacTx[12][0].CLK
in_TxClk => reg_MacTx[12][1].CLK
in_TxClk => reg_MacTx[12][2].CLK
in_TxClk => reg_MacTx[12][3].CLK
in_TxClk => reg_MacTx[12][4].CLK
in_TxClk => reg_MacTx[12][5].CLK
in_TxClk => reg_MacTx[12][6].CLK
in_TxClk => reg_MacTx[12][7].CLK
in_TxClk => reg_MacTx[12][8].CLK
in_TxClk => reg_MacTx[12][9].CLK
in_TxClk => reg_MacTx[11][0].CLK
in_TxClk => reg_MacTx[11][1].CLK
in_TxClk => reg_MacTx[11][2].CLK
in_TxClk => reg_MacTx[11][3].CLK
in_TxClk => reg_MacTx[11][4].CLK
in_TxClk => reg_MacTx[11][5].CLK
in_TxClk => reg_MacTx[11][6].CLK
in_TxClk => reg_MacTx[11][7].CLK
in_TxClk => reg_MacTx[11][8].CLK
in_TxClk => reg_MacTx[11][9].CLK
in_TxClk => reg_MacTx[10][0].CLK
in_TxClk => reg_MacTx[10][1].CLK
in_TxClk => reg_MacTx[10][2].CLK
in_TxClk => reg_MacTx[10][3].CLK
in_TxClk => reg_MacTx[10][4].CLK
in_TxClk => reg_MacTx[10][5].CLK
in_TxClk => reg_MacTx[10][6].CLK
in_TxClk => reg_MacTx[10][7].CLK
in_TxClk => reg_MacTx[10][8].CLK
in_TxClk => reg_MacTx[10][9].CLK
in_TxClk => reg_MacTx[9][0].CLK
in_TxClk => reg_MacTx[9][1].CLK
in_TxClk => reg_MacTx[9][2].CLK
in_TxClk => reg_MacTx[9][3].CLK
in_TxClk => reg_MacTx[9][4].CLK
in_TxClk => reg_MacTx[9][5].CLK
in_TxClk => reg_MacTx[9][6].CLK
in_TxClk => reg_MacTx[9][7].CLK
in_TxClk => reg_MacTx[9][8].CLK
in_TxClk => reg_MacTx[9][9].CLK
in_TxClk => reg_MacTx[8][0].CLK
in_TxClk => reg_MacTx[8][1].CLK
in_TxClk => reg_MacTx[8][2].CLK
in_TxClk => reg_MacTx[8][3].CLK
in_TxClk => reg_MacTx[8][4].CLK
in_TxClk => reg_MacTx[8][5].CLK
in_TxClk => reg_MacTx[8][6].CLK
in_TxClk => reg_MacTx[8][7].CLK
in_TxClk => reg_MacTx[8][8].CLK
in_TxClk => reg_MacTx[8][9].CLK
in_TxClk => reg_MacTx[7][0].CLK
in_TxClk => reg_MacTx[7][1].CLK
in_TxClk => reg_MacTx[7][2].CLK
in_TxClk => reg_MacTx[7][3].CLK
in_TxClk => reg_MacTx[7][4].CLK
in_TxClk => reg_MacTx[7][5].CLK
in_TxClk => reg_MacTx[7][6].CLK
in_TxClk => reg_MacTx[7][7].CLK
in_TxClk => reg_MacTx[7][8].CLK
in_TxClk => reg_MacTx[7][9].CLK
in_TxClk => reg_MacTx[6][0].CLK
in_TxClk => reg_MacTx[6][1].CLK
in_TxClk => reg_MacTx[6][2].CLK
in_TxClk => reg_MacTx[6][3].CLK
in_TxClk => reg_MacTx[6][4].CLK
in_TxClk => reg_MacTx[6][5].CLK
in_TxClk => reg_MacTx[6][6].CLK
in_TxClk => reg_MacTx[6][7].CLK
in_TxClk => reg_MacTx[6][8].CLK
in_TxClk => reg_MacTx[6][9].CLK
in_TxClk => reg_MacTx[5][0].CLK
in_TxClk => reg_MacTx[5][1].CLK
in_TxClk => reg_MacTx[5][2].CLK
in_TxClk => reg_MacTx[5][3].CLK
in_TxClk => reg_MacTx[5][4].CLK
in_TxClk => reg_MacTx[5][5].CLK
in_TxClk => reg_MacTx[5][6].CLK
in_TxClk => reg_MacTx[5][7].CLK
in_TxClk => reg_MacTx[5][8].CLK
in_TxClk => reg_MacTx[5][9].CLK
in_TxClk => reg_MacTx[4][0].CLK
in_TxClk => reg_MacTx[4][1].CLK
in_TxClk => reg_MacTx[4][2].CLK
in_TxClk => reg_MacTx[4][3].CLK
in_TxClk => reg_MacTx[4][4].CLK
in_TxClk => reg_MacTx[4][5].CLK
in_TxClk => reg_MacTx[4][6].CLK
in_TxClk => reg_MacTx[4][7].CLK
in_TxClk => reg_MacTx[4][8].CLK
in_TxClk => reg_MacTx[4][9].CLK
in_TxClk => reg_MacTx[3][0].CLK
in_TxClk => reg_MacTx[3][1].CLK
in_TxClk => reg_MacTx[3][2].CLK
in_TxClk => reg_MacTx[3][3].CLK
in_TxClk => reg_MacTx[3][4].CLK
in_TxClk => reg_MacTx[3][5].CLK
in_TxClk => reg_MacTx[3][6].CLK
in_TxClk => reg_MacTx[3][7].CLK
in_TxClk => reg_MacTx[3][8].CLK
in_TxClk => reg_MacTx[3][9].CLK
in_TxClk => reg_MacTx[2][0].CLK
in_TxClk => reg_MacTx[2][1].CLK
in_TxClk => reg_MacTx[2][2].CLK
in_TxClk => reg_MacTx[2][3].CLK
in_TxClk => reg_MacTx[2][4].CLK
in_TxClk => reg_MacTx[2][5].CLK
in_TxClk => reg_MacTx[2][6].CLK
in_TxClk => reg_MacTx[2][7].CLK
in_TxClk => reg_MacTx[2][8].CLK
in_TxClk => reg_MacTx[2][9].CLK
in_TxClk => reg_MacTx[1][0].CLK
in_TxClk => reg_MacTx[1][1].CLK
in_TxClk => reg_MacTx[1][2].CLK
in_TxClk => reg_MacTx[1][3].CLK
in_TxClk => reg_MacTx[1][4].CLK
in_TxClk => reg_MacTx[1][5].CLK
in_TxClk => reg_MacTx[1][6].CLK
in_TxClk => reg_MacTx[1][7].CLK
in_TxClk => reg_MacTx[1][8].CLK
in_TxClk => reg_MacTx[1][9].CLK
in_TxClk => reg_MacTx[0][0].CLK
in_TxClk => reg_MacTx[0][1].CLK
in_TxClk => reg_MacTx[0][2].CLK
in_TxClk => reg_MacTx[0][3].CLK
in_TxClk => reg_MacTx[0][4].CLK
in_TxClk => reg_MacTx[0][5].CLK
in_TxClk => reg_MacTx[0][6].CLK
in_TxClk => reg_MacTx[0][7].CLK
in_TxClk => reg_MacTx[0][8].CLK
in_TxClk => reg_MacTx[0][9].CLK
in_TxClk => out_PhyTxData[0]~reg0.CLK
in_TxClk => out_PhyTxData[1]~reg0.CLK
in_TxClk => out_PhyTxData[2]~reg0.CLK
in_TxClk => out_PhyTxData[3]~reg0.CLK
in_TxClk => out_PhyTxEna~reg0.CLK
in_TxClk => \TxClk:var_CntAux[0].CLK
in_TxClk => \TxClk:var_CntAux[1].CLK
in_TxClk => \TxClk:var_CntAux[2].CLK
in_TxClk => \TxClk:var_CntAux[3].CLK
in_TxClk => \TxClk:var_CntAux[4].CLK
in_TxClk => StateTx~5.DATAIN
out_PhyTxEna <= out_PhyTxEna~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_PhyTxData[0] <= out_PhyTxData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_PhyTxData[1] <= out_PhyTxData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_PhyTxData[2] <= out_PhyTxData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_PhyTxData[3] <= out_PhyTxData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in_MacTxEna => reg_MacTx[0][8].DATAIN
in_MacTxData[0] => reg_MacTx[0][0].DATAIN
in_MacTxData[1] => reg_MacTx[0][1].DATAIN
in_MacTxData[2] => reg_MacTx[0][2].DATAIN
in_MacTxData[3] => reg_MacTx[0][3].DATAIN
in_MacTxData[4] => reg_MacTx[0][4].DATAIN
in_MacTxData[5] => reg_MacTx[0][5].DATAIN
in_MacTxData[6] => reg_MacTx[0][6].DATAIN
in_MacTxData[7] => reg_MacTx[0][7].DATAIN
in_MacTxStart => StateTx.OUTPUTSELECT
in_MacTxStart => StateTx.OUTPUTSELECT
in_MacTxStart => StateTx.OUTPUTSELECT
in_MacTxStart => StateTx.OUTPUTSELECT
in_MacTxStart => var_CntAux.OUTPUTSELECT
in_MacTxStart => var_CntAux.OUTPUTSELECT
in_MacTxStart => var_CntAux.OUTPUTSELECT
in_MacTxStart => var_CntAux.OUTPUTSELECT
in_MacTxStart => var_CntAux.OUTPUTSELECT
in_MacTxEnd => reg_MacTx[0][9].DATAIN


