Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Sep 24 15:01:35 2024
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     55          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (58)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (67)
5. checking no_input_delay (12)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (58)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BTN[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTN[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTN[3] (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (67)
-------------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   87          inf        0.000                      0                   87           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.420ns  (logic 5.989ns (41.531%)  route 8.431ns (58.469%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 f  SW_IBUF[3]_inst/O
                         net (fo=13, routed)          3.113     4.558    IsevenSegDisplay/SW_IBUF[3]
    SLICE_X61Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.682 r  IsevenSegDisplay/i___1_carry__0_i_8/O
                         net (fo=2, routed)           0.676     5.358    IsevenSegDisplay/i___1_carry__0_i_8_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.482 r  IsevenSegDisplay/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.834     6.315    IsevenSegDisplay/DI[0]
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  IsevenSegDisplay/i___1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.439    Icalc/S[0]
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.971 r  Icalc/result_po0_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           1.106     8.078    Iincrement/data3[7]
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.124     8.202 r  Iincrement/LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.703    10.905    LED_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         3.516    14.420 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.420    LED[7]
    E5                                                                r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.714ns  (logic 6.197ns (45.189%)  route 7.517ns (54.811%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 f  SW_IBUF[3]_inst/O
                         net (fo=13, routed)          3.113     4.558    IsevenSegDisplay/SW_IBUF[3]
    SLICE_X61Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.682 r  IsevenSegDisplay/i___1_carry__0_i_8/O
                         net (fo=2, routed)           0.676     5.358    IsevenSegDisplay/i___1_carry__0_i_8_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.482 r  IsevenSegDisplay/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.834     6.315    IsevenSegDisplay/DI[0]
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  IsevenSegDisplay/i___1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.439    Icalc/S[0]
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.986 r  Icalc/result_po0_inferred__0/i___1_carry__0/O[2]
                         net (fo=1, routed)           0.811     7.797    Iincrement/data3[6]
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.302     8.099 r  Iincrement/LED_OBUF[6]_inst_i_1/O
                         net (fo=8, routed)           2.084    10.183    LED_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         3.531    13.714 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.714    LED[6]
    E3                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.483ns  (logic 6.090ns (45.165%)  route 7.393ns (54.835%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 f  SW_IBUF[3]_inst/O
                         net (fo=13, routed)          3.113     4.558    IsevenSegDisplay/SW_IBUF[3]
    SLICE_X61Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.682 r  IsevenSegDisplay/i___1_carry__0_i_8/O
                         net (fo=2, routed)           0.676     5.358    IsevenSegDisplay/i___1_carry__0_i_8_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.482 r  IsevenSegDisplay/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.834     6.315    IsevenSegDisplay/DI[0]
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  IsevenSegDisplay/i___1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.439    Icalc/S[0]
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.863 r  Icalc/result_po0_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.684     7.547    Iincrement/data3[5]
    SLICE_X64Y56         LUT5 (Prop_lut5_I1_O)        0.303     7.850 r  Iincrement/LED_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           2.087     9.938    LED_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.545    13.483 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.483    LED[5]
    E2                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.975ns  (logic 5.883ns (45.339%)  route 7.092ns (54.661%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 f  SW_IBUF[3]_inst/O
                         net (fo=13, routed)          3.113     4.558    IsevenSegDisplay/SW_IBUF[3]
    SLICE_X61Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.682 r  IsevenSegDisplay/i___1_carry__0_i_8/O
                         net (fo=2, routed)           0.676     5.358    IsevenSegDisplay/i___1_carry__0_i_8_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.482 r  IsevenSegDisplay/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.834     6.315    IsevenSegDisplay/DI[0]
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  IsevenSegDisplay/i___1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.439    Icalc/S[0]
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.686 r  Icalc/result_po0_inferred__0/i___1_carry__0/O[0]
                         net (fo=1, routed)           0.314     7.000    Iincrement/data3[4]
    SLICE_X64Y56         LUT5 (Prop_lut5_I1_O)        0.299     7.299 r  Iincrement/LED_OBUF[4]_inst_i_1/O
                         net (fo=8, routed)           2.156     9.456    LED_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         3.519    12.975 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.975    LED[4]
    E1                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.818ns  (logic 5.842ns (49.438%)  route 5.975ns (50.562%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[2]_inst/O
                         net (fo=18, routed)          2.679     4.132    Icalc/SW_IBUF[2]
    SLICE_X64Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.256 r  Icalc/i___1_carry_i_2/O
                         net (fo=1, routed)           0.490     4.745    Icalc/i___1_carry_i_2_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     5.183 r  Icalc/result_po0_inferred__0/i___1_carry/O[3]
                         net (fo=1, routed)           0.744     5.928    Iincrement/data3[3]
    SLICE_X64Y56         LUT6 (Prop_lut6_I1_O)        0.306     6.234 r  Iincrement/LED_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.062     8.296    LED_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         3.522    11.818 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.818    LED[3]
    F2                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.330ns  (logic 5.983ns (52.802%)  route 5.348ns (47.198%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  SW_IBUF[1]_inst/O
                         net (fo=19, routed)          2.757     4.212    Icalc/SW_IBUF[1]
    SLICE_X62Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.336 r  Icalc/i___1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.336    Icalc/i___1_carry_i_6_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.916 r  Icalc/result_po0_inferred__0/i___1_carry/O[2]
                         net (fo=1, routed)           0.565     5.480    Iincrement/data3[2]
    SLICE_X64Y56         LUT6 (Prop_lut6_I1_O)        0.302     5.782 r  Iincrement/LED_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           2.026     7.808    LED_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.523    11.330 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.330    LED[2]
    F1                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            IsevenSegDisplay/seg_po_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.051ns  (logic 2.721ns (24.626%)  route 8.330ns (75.374%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT2=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 f  SW_IBUF[3]_inst/O
                         net (fo=13, routed)          3.113     4.558    IsevenSegDisplay/SW_IBUF[3]
    SLICE_X61Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.682 r  IsevenSegDisplay/i___1_carry__0_i_8/O
                         net (fo=2, routed)           0.676     5.358    IsevenSegDisplay/i___1_carry__0_i_8_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.482 r  IsevenSegDisplay/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.834     6.315    IsevenSegDisplay/DI[0]
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  IsevenSegDisplay/i___1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.439    Icalc/S[0]
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.971 r  Icalc/result_po0_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           1.106     8.078    Iincrement/data3[7]
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.124     8.202 r  Iincrement/LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.491     9.693    Iincrement/LED_OBUF[7]
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  Iincrement/seg_po[6]_i_2/O
                         net (fo=1, routed)           0.500    10.317    IsevenSegDisplay/seg_po_reg[6]_1
    SLICE_X65Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.441 r  IsevenSegDisplay/seg_po[6]_i_1/O
                         net (fo=1, routed)           0.610    11.051    IsevenSegDisplay/seg_po[6]_i_1_n_0
    SLICE_X65Y63         FDRE                                         r  IsevenSegDisplay/seg_po_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.014ns  (logic 5.628ns (51.102%)  route 5.385ns (48.898%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  SW_IBUF[1]_inst/O
                         net (fo=19, routed)          2.757     4.212    Icalc/SW_IBUF[1]
    SLICE_X62Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.336 r  Icalc/i___1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.336    Icalc/i___1_carry_i_6_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.563 r  Icalc/result_po0_inferred__0/i___1_carry/O[1]
                         net (fo=1, routed)           0.812     5.375    Iincrement/data3[1]
    SLICE_X64Y55         LUT6 (Prop_lut6_I1_O)        0.303     5.678 r  Iincrement/LED_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           1.816     7.494    LED_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.520    11.014 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.014    LED[1]
    G2                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.157ns  (logic 5.651ns (55.637%)  route 4.506ns (44.363%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          2.224     3.685    Icalc/SW_IBUF[0]
    SLICE_X62Y54         LUT2 (Prop_lut2_I0_O)        0.124     3.809 r  Icalc/i___1_carry_i_7/O
                         net (fo=1, routed)           0.000     3.809    Icalc/i___1_carry_i_7_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.056 r  Icalc/result_po0_inferred__0/i___1_carry/O[0]
                         net (fo=1, routed)           0.602     4.658    Iincrement/data3[0]
    SLICE_X64Y55         LUT6 (Prop_lut6_I1_O)        0.299     4.957 r  Iincrement/LED_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           1.680     6.636    LED_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.520    10.157 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.157    LED[0]
    G1                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            IsevenSegDisplay/seg_po_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.990ns  (logic 2.597ns (26.000%)  route 7.393ns (74.000%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 f  SW_IBUF[3]_inst/O
                         net (fo=13, routed)          3.113     4.558    IsevenSegDisplay/SW_IBUF[3]
    SLICE_X61Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.682 r  IsevenSegDisplay/i___1_carry__0_i_8/O
                         net (fo=2, routed)           0.676     5.358    IsevenSegDisplay/i___1_carry__0_i_8_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.482 r  IsevenSegDisplay/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.834     6.315    IsevenSegDisplay/DI[0]
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  IsevenSegDisplay/i___1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.439    Icalc/S[0]
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.971 r  Icalc/result_po0_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           1.106     8.078    Iincrement/data3[7]
    SLICE_X64Y57         LUT5 (Prop_lut5_I1_O)        0.124     8.202 r  Iincrement/LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.665     9.866    Iincrement/LED_OBUF[7]
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.990 r  Iincrement/seg_po[3]_i_1/O
                         net (fo=1, routed)           0.000     9.990    IsevenSegDisplay/D[3]
    SLICE_X64Y63         FDRE                                         r  IsevenSegDisplay/seg_po_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IsevenSegDisplay/FSM_onehot_an_po_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IsevenSegDisplay/FSM_onehot_an_po_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.186ns (70.256%)  route 0.079ns (29.744%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE                         0.000     0.000 r  IsevenSegDisplay/FSM_onehot_an_po_reg[3]/C
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  IsevenSegDisplay/FSM_onehot_an_po_reg[3]/Q
                         net (fo=7, routed)           0.079     0.220    IsevenSegDisplay/FSM_onehot_an_po_reg_n_0_[3]
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.045     0.265 r  IsevenSegDisplay/FSM_onehot_an_po[1]_i_1/O
                         net (fo=1, routed)           0.000     0.265    IsevenSegDisplay/FSM_onehot_an_po[1]_i_1_n_0
    SLICE_X64Y63         FDRE                                         r  IsevenSegDisplay/FSM_onehot_an_po_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Iincrement/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Iincrement/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE                         0.000     0.000 r  Iincrement/count_reg[11]/C
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Iincrement/count_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    Iincrement/count_reg_n_0_[11]
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  Iincrement/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    Iincrement/count_reg[8]_i_1_n_4
    SLICE_X63Y51         FDRE                                         r  Iincrement/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Iincrement/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Iincrement/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE                         0.000     0.000 r  Iincrement/count_reg[15]/C
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Iincrement/count_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    Iincrement/count_reg_n_0_[15]
    SLICE_X63Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  Iincrement/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    Iincrement/count_reg[12]_i_1_n_4
    SLICE_X63Y52         FDRE                                         r  Iincrement/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Iincrement/count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Iincrement/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE                         0.000     0.000 r  Iincrement/count_reg[19]/C
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Iincrement/count_reg[19]/Q
                         net (fo=1, routed)           0.108     0.249    Iincrement/count_reg_n_0_[19]
    SLICE_X63Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  Iincrement/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    Iincrement/count_reg[16]_i_1_n_4
    SLICE_X63Y53         FDRE                                         r  Iincrement/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Iincrement/count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Iincrement/count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE                         0.000     0.000 r  Iincrement/count_reg[23]/C
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Iincrement/count_reg[23]/Q
                         net (fo=1, routed)           0.108     0.249    Iincrement/count_reg_n_0_[23]
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  Iincrement/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    Iincrement/count_reg[20]_i_1_n_4
    SLICE_X63Y54         FDRE                                         r  Iincrement/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Iincrement/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Iincrement/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE                         0.000     0.000 r  Iincrement/count_reg[3]/C
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Iincrement/count_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    Iincrement/count_reg_n_0_[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  Iincrement/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    Iincrement/count_reg[0]_i_1_n_4
    SLICE_X63Y49         FDRE                                         r  Iincrement/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Iincrement/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Iincrement/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE                         0.000     0.000 r  Iincrement/count_reg[7]/C
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Iincrement/count_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    Iincrement/count_reg_n_0_[7]
    SLICE_X63Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  Iincrement/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    Iincrement/count_reg[4]_i_1_n_4
    SLICE_X63Y50         FDRE                                         r  Iincrement/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Iincrement/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Iincrement/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE                         0.000     0.000 r  Iincrement/count_reg[12]/C
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Iincrement/count_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    Iincrement/count_reg_n_0_[12]
    SLICE_X63Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  Iincrement/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    Iincrement/count_reg[12]_i_1_n_7
    SLICE_X63Y52         FDRE                                         r  Iincrement/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Iincrement/count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Iincrement/count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE                         0.000     0.000 r  Iincrement/count_reg[16]/C
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Iincrement/count_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    Iincrement/count_reg_n_0_[16]
    SLICE_X63Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  Iincrement/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    Iincrement/count_reg[16]_i_1_n_7
    SLICE_X63Y53         FDRE                                         r  Iincrement/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Iincrement/count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Iincrement/count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE                         0.000     0.000 r  Iincrement/count_reg[20]/C
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Iincrement/count_reg[20]/Q
                         net (fo=1, routed)           0.105     0.246    Iincrement/count_reg_n_0_[20]
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  Iincrement/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    Iincrement/count_reg[20]_i_1_n_7
    SLICE_X63Y54         FDRE                                         r  Iincrement/count_reg[20]/D
  -------------------------------------------------------------------    -------------------





