{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654322071191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654322071191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 02:54:30 2022 " "Processing started: Sat Jun 04 02:54:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654322071191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654322071191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uc1 -c uc1 " "Command: quartus_sta uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654322071191 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654322071290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654322071452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654322071452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654322071493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654322071493 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1654322071671 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654322071696 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654322071696 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_pc clk_pc " "create_clock -period 1.000 -name clk_pc clk_pc" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654322071699 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_reg clk_reg " "create_clock -period 1.000 -name clk_reg clk_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654322071699 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654322071699 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name decoder:inst1\|ALUC\[0\] decoder:inst1\|ALUC\[0\] " "create_clock -period 1.000 -name decoder:inst1\|ALUC\[0\] decoder:inst1\|ALUC\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654322071699 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654322071699 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654322071699 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~1  from: datab  to: combout " "Cell: inst1\|WideOr0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654322071703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~2  from: datab  to: combout " "Cell: inst1\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654322071703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~2  from: datac  to: combout " "Cell: inst1\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654322071703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux16~0  from: datac  to: combout " "Cell: inst5\|Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654322071703 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654322071703 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1654322071705 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654322071706 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654322071707 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654322071714 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654322071791 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654322071791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.871 " "Worst-case setup slack is -6.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.871             -95.956 decoder:inst1\|ALUC\[0\]  " "   -6.871             -95.956 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.299           -2500.873 clk_reg  " "   -5.299           -2500.873 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.458             -69.217 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "   -4.458             -69.217 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.330             -40.457 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "   -4.330             -40.457 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.756             -34.152 clk_pc  " "   -1.756             -34.152 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654322071792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.262 " "Worst-case hold slack is -0.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262              -0.466 decoder:inst1\|ALUC\[0\]  " "   -0.262              -0.466 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -0.062 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "   -0.061              -0.062 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 clk_pc  " "    0.321               0.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 clk_reg  " "    0.514               0.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "    0.706               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654322071802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654322071805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654322071807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -563.000 clk_reg  " "   -3.000            -563.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.132 clk_pc  " "   -3.000             -51.132 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "    0.119               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "    0.383               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 decoder:inst1\|ALUC\[0\]  " "    0.420               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322071811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654322071811 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654322071929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654322071946 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654322072301 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~1  from: datab  to: combout " "Cell: inst1\|WideOr0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654322072355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~2  from: datab  to: combout " "Cell: inst1\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654322072355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~2  from: datac  to: combout " "Cell: inst1\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654322072355 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux16~0  from: datac  to: combout " "Cell: inst5\|Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654322072355 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654322072355 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654322072356 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654322072373 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654322072373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.071 " "Worst-case setup slack is -6.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.071             -84.420 decoder:inst1\|ALUC\[0\]  " "   -6.071             -84.420 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.658           -2184.523 clk_reg  " "   -4.658           -2184.523 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.082             -61.972 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "   -4.082             -61.972 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.961             -36.577 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "   -3.961             -36.577 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.484             -28.197 clk_pc  " "   -1.484             -28.197 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654322072377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.201 " "Worst-case hold slack is -0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201              -0.401 decoder:inst1\|ALUC\[0\]  " "   -0.201              -0.401 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "    0.022               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 clk_pc  " "    0.313               0.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 clk_reg  " "    0.463               0.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "    0.651               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654322072397 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654322072403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654322072408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -563.000 clk_reg  " "   -3.000            -563.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.132 clk_pc  " "   -3.000             -51.132 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "    0.197               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "    0.447               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 decoder:inst1\|ALUC\[0\]  " "    0.458               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654322072413 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654322072568 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~1  from: datab  to: combout " "Cell: inst1\|WideOr0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654322072639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~2  from: datab  to: combout " "Cell: inst1\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654322072639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~2  from: datac  to: combout " "Cell: inst1\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654322072639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux16~0  from: datac  to: combout " "Cell: inst5\|Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654322072639 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654322072639 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654322072641 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654322072648 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654322072648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.742 " "Worst-case setup slack is -3.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.742             -48.526 decoder:inst1\|ALUC\[0\]  " "   -3.742             -48.526 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.919           -1362.328 clk_reg  " "   -2.919           -1362.328 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.349             -32.042 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "   -2.349             -32.042 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.290             -20.812 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "   -2.290             -20.812 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.782              -5.989 clk_pc  " "   -0.782              -5.989 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654322072654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.266 " "Worst-case hold slack is -0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266              -0.524 decoder:inst1\|ALUC\[0\]  " "   -0.266              -0.524 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.051 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "   -0.051              -0.051 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clk_pc  " "    0.161               0.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 clk_reg  " "    0.265               0.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "    0.387               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654322072668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654322072674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654322072680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -600.131 clk_reg  " "   -3.000            -600.131 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.421 clk_pc  " "   -3.000             -32.421 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "    0.143               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "    0.293               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 decoder:inst1\|ALUC\[0\]  " "    0.365               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654322072686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654322072686 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654322073223 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654322073226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654322073326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 04 02:54:33 2022 " "Processing ended: Sat Jun 04 02:54:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654322073326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654322073326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654322073326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654322073326 ""}
