============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Dec 09 2021  01:42:15 am
  Module:                 riscv_rf
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (11102 ps) Setup Check with Pin s_data_r_reg[1][11]/CK->D
          Group: clk
     Startpoint: (F) i_addr_w[2]
          Clock: (R) clk
       Endpoint: (F) s_data_r_reg[1][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   12500            0     
        Drv Adjust:+       0            1     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   12500            1     
                                              
             Setup:-      31                  
       Uncertainty:-     100                  
     Required Time:=   12369                  
      Launch Clock:-       1                  
       Input Delay:-     200                  
         Data Path:-    1065                  
             Slack:=   11102                  

Exceptions/Constraints:
  input_delay             200             timing.sdc_line_29_15_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  i_addr_w[2]           -       -     F     (arrival)      5  6.4    11     0     201    (-,-) 
  g56243/Y              -       AN->Y F     NAND2BX1       2  3.2    45    42     243    (-,-) 
  g56240/Y              -       B->Y  R     NOR2BX1        6  8.1   114    79     322    (-,-) 
  g56172/Y              -       A->Y  R     AND2X2        33 52.9   187   153     475    (-,-) 
  g56156/Y              -       A->Y  F     INVX1          2  3.0    56    73     548    (-,-) 
  g56100/Y              -       C->Y  F     AND3X1        32 38.1   251   162     710    (-,-) 
  g55278/Y              -       B0->Y R     AOI22X1        1  1.9    70   109     819    (-,-) 
  g54099__1474/Y        -       B->Y  F     NAND4XL        1  1.9    96    82     901    (-,-) 
  g53922__5953/Y        -       AN->Y F     NAND4BX1       1  2.0    74    76     978    (-,-) 
  g53886__2703/Y        -       C0->Y R     AOI221X1       1  1.9    65    61    1039    (-,-) 
  g53794__1786/Y        -       D->Y  F     NAND4XL        1  2.0   100    79    1118    (-,-) 
  g53760__5266/Y        -       C0->Y R     AOI221X1       1  1.9    67    70    1188    (-,-) 
  g53726__3772/Y        -       D->Y  F     NAND4XL        1  2.0   100    79    1267    (-,-) 
  s_data_r_reg[1][11]/D <<<     -     F     DFFRHQX8       1    -     -     0    1267    (-,-) 
#----------------------------------------------------------------------------------------------

