/*
 * Copyright 2025 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 */

#ifndef VHSAKMT_VIRTIO_PROTO_H
#define VHSAKMT_VIRTIO_PROTO_H

#include <drm/amdgpu_drm.h>
#include <libdrm/amdgpu.h>
#include <hsakmt/hsakmt.h>
#include <stdint.h>

#include "hsakmt_hw.h"
#include "util/macros.h"

#ifdef __GNUC__
#pragma GCC diagnostic push
#pragma GCC diagnostic error "-Wpadded"
#endif

#define VHSAKMT_STATIC_ASSERT_SIZE(t)                                          \
   static_assert(sizeof(struct t) % 8 == 0,                                    \
                 "sizeof(struct " #t ") not multiple of 8");                   \
   static_assert(alignof(struct t) <= 8, "alignof(struct " #t ") too large");

enum vhsakmt_ccmd {
   VHSAKMT_CCMD_NOP = 1, /* No payload, can be used to sync with host */
   VHSAKMT_CCMD_QUERY_INFO,
   VHSAKMT_CCMD_EVENT,
   VHSAKMT_CCMD_MEMORY,
   VHSAKMT_CCMD_QUEUE,
   VHSAKMT_CCMD_GL_INTER,
};

struct vhsakmt_shmem {
   struct vhsakmt_shmem_base base;
   uint32_t async_error;
   uint32_t global_faults;
};

typedef struct _vHsaEvent {
   HsaEvent event;
   uint64_t event_handle;
   uint64_t bo_handle;
   uint32_t res_id;
   uint32_t pad;
} vHsaEvent;
VHSAKMT_STATIC_ASSERT_SIZE(_vHsaEvent)

struct vhsakmt_event_shmem {
   uint32_t trigered_events_num;
   uint32_t pad;
   HsaEvent trigered_events[];
};
VHSAKMT_STATIC_ASSERT_SIZE(vhsakmt_event_shmem)

#define VHSAKMT_CCMD(_cmd, _len)                                               \
   ((struct vhsakmt_ccmd_req){                                                 \
       .cmd = VHSAKMT_CCMD_##_cmd,                                             \
       .len = (_len),                                                          \
   })

struct vhsakmt_ccmd_nop_req {
   struct vhsakmt_ccmd_req hdr;
};

/*
 * VHSAKMT_CCMD_QUERY
 */
enum vhsakmt_ccmd_query_type {
   VHSAKMT_CCMD_QUERY_GPU_INFO = 0,
   VHSAKMT_CCMD_QUERY_OPEN_KFD,
   VHSAKMT_CCMD_QUERY_GET_VER,
   VHSAKMT_CCMD_QUERY_REL_SYS_PROP,
   VHSAKMT_CCMD_QUERY_GET_SYS_PROP,
   VHSAKMT_CCMD_QUERY_GET_NODE_PROP,
   VHSAKMT_CCMD_QUERY_GET_XNACK_MODE,
   VHSAKMT_CCMD_QUERY_RUN_TIME_ENABLE,
   VHSAKMT_CCMD_QUERY_RUN_TIME_DISABLE,
   VHSAKMT_CCMD_QUERY_GET_NOD_MEM_PROP,
   VHSAKMT_CCMD_QUERY_GET_NOD_CACHE_PROP,
   VHSAKMT_CCMD_QUERY_GET_NOD_IO_LINK_PROP,
   VHSAKMT_CCMD_QUERY_GET_CLOCK_COUNTERS,
   VHSAKMT_CCMD_QUERY_POINTER_INFO,
   VHSAKMT_CCMD_QUERY_TILE_CONFIG,
   VHSAKMT_CCMD_QUERY_NANO_TIME,
   VHSAKMT_CCMD_QUERY_GET_RUNTIME_CAPS,
   VHSAKMT_CCMD_QUERY_AMDGPU_DEVICE_HANDLE,
   VHSAKMT_CCMD_QUERY_DRM_CMD_WRITE_READ,
   VHSAKMT_CCMD_QUERY_SET_XNACK_MODE,
   VHSAKMT_CCMD_QUERY_SPM_ACQUIRE,
   VHSAKMT_CCMD_QUERY_SPM_RELEASE,
   VHSAKMT_CCMD_QUERY_SPM_SET_DST_BUFFER,
};

#define QUERY_PTR_INFO_MAX_MAPPED_NODES 3

typedef struct _query_req_run_time_enable_args {
   /* void*     rDebug, bypassed by payload */
   uint8_t pad[3];
   uint8_t setupTtmp;
   uint32_t __pad;
} query_req_run_time_enable_args;
VHSAKMT_STATIC_ASSERT_SIZE(_query_req_run_time_enable_args)

typedef struct _query_req_node_mem_prop_args {
   uint32_t NodeId;
   uint32_t NumBanks;
} query_req_node_mem_prop_args;
VHSAKMT_STATIC_ASSERT_SIZE(_query_req_node_mem_prop_args)

typedef struct _query_req_node_cache_prop_args {
   uint32_t NodeId;
   uint32_t ProcessorId;
   uint32_t NumCaches;
   uint32_t pad;
} query_req_node_cache_prop_args;
VHSAKMT_STATIC_ASSERT_SIZE(_query_req_node_cache_prop_args)

typedef struct _query_req_node_io_link_args {
   uint32_t NodeId;
   uint32_t NumIoLinks;
} query_req_node_io_link_args;
VHSAKMT_STATIC_ASSERT_SIZE(_query_req_node_io_link_args)

typedef struct _query_tile_config {
   HsaGpuTileConfig config;
   uint32_t NodeId;
   uint32_t pad;
} query_tile_config;
VHSAKMT_STATIC_ASSERT_SIZE(_query_tile_config)

typedef struct _query_open_kfd_args {
   uint64_t cur_vm_start;
} query_open_kfd_args;
VHSAKMT_STATIC_ASSERT_SIZE(_query_open_kfd_args)

typedef struct _query_spm_set_dst_buffer_args {
  uint32_t PreferredNode;
  uint32_t SizeInBytes;
  uint32_t timeout;
  uint32_t res_id;
  uint64_t DestMemoryAddress;
} query_spm_set_dst_buffer_args;
VHSAKMT_STATIC_ASSERT_SIZE(_query_spm_set_dst_buffer_args)

typedef struct _query_drm_cmd_write_read_args {
   uint64_t fd;
   uint64_t drmCommandIndex;
   uint64_t size;
} query_drm_cmd_write_read_args;
VHSAKMT_STATIC_ASSERT_SIZE(_query_drm_cmd_write_read_args)

typedef struct _query_open_kfd_rsp {
   uint64_t vm_start;
   uint64_t vm_size;
} query_open_kfd_rsp;
VHSAKMT_STATIC_ASSERT_SIZE(_query_open_kfd_rsp)

typedef struct _query_nano_time_rsp {
   uint64_t nano_time;
} query_nano_time_rsp;
VHSAKMT_STATIC_ASSERT_SIZE(_query_nano_time_rsp)

typedef struct _query_device_handle_rsp {
   uint64_t amdgpu_device_handle;
   uint64_t fd;
} query_device_handle_rsp;
VHSAKMT_STATIC_ASSERT_SIZE(_query_device_handle_rsp)

typedef struct _query_spm_set_dst_buffer_rsp {
  uint32_t SizeCopied;
  uint32_t timeout;
  uint8_t IsTileDataLoss;
  uint8_t pad[7];
} query_spm_set_dst_buffer_rsp;
VHSAKMT_STATIC_ASSERT_SIZE(_query_spm_set_dst_buffer_rsp)

struct vhsakmt_ccmd_query_info_req {
   struct vhsakmt_ccmd_req hdr;
   struct drm_amdgpu_info info;
   uint32_t type;
   uint32_t pad;
   union {
      uint64_t pointer;
      uint32_t NodeID; /* some query API just need node ID */
      query_req_run_time_enable_args run_time_enable_args;
      query_req_node_mem_prop_args node_mem_prop_args;
      query_req_node_cache_prop_args node_cache_prop_args;
      query_req_node_io_link_args node_io_link_args;
      query_tile_config tile_config_args;
      query_open_kfd_args open_kfd_args;
      query_drm_cmd_write_read_args drm_cmd_write_read_args;
      query_spm_set_dst_buffer_args spm_set_dst_buffer_args;
      HSAint32 xnack_mode;
   };

   uint8_t payload[];
};
DEFINE_CAST(vhsakmt_ccmd_req, vhsakmt_ccmd_query_info_req)
VHSAKMT_STATIC_ASSERT_SIZE(vhsakmt_ccmd_query_info_req)
#define VHSAKMT_CCMD_QUERY_MAX_TILE_CONFIG 128
#define VHSAKMT_CCMD_QUERY_MAX_GET_NOD_MEM_PROP 128
#define VHSAKMT_CCMD_QUERY_MAX_GET_NOD_CACHE_PROP 512
#define VHSAKMT_CCMD_QUERY_MAX_GET_NOD_IO_LINK_PROP 512
#define VHSAKMT_CCMD_QUERY_DRM_CMD_WRITE_READ_MAX_SIZE 128

struct vhsakmt_ccmd_query_info_rsp {
   struct vhsakmt_ccmd_rsp hdr;
   int32_t ret;
   union {
      query_open_kfd_rsp open_kfd_rsp;
      query_nano_time_rsp nano_time_rsp;
      HsaGpuTileConfig tile_config_rsp;
      HsaPointerInfo ptr_info;
      struct amdgpu_gpu_info gpu_info;
      HsaVersionInfo kfd_version;
      HsaSystemProperties sys_props;
      HsaNodeProperties node_props;
      int32_t xnack_mode;
      HsaClockCounters clock_counters;
      query_device_handle_rsp device_handle_rsp;
      query_spm_set_dst_buffer_rsp spm_set_dst_buffer_rsp;
      uint32_t caps;
      uint64_t pad[9];
   };
   uint8_t payload[];
};
VHSAKMT_STATIC_ASSERT_SIZE(vhsakmt_ccmd_query_info_rsp)

/*
 * VHSAKMT_CCMD_EVENT
 */
enum vhsakmt_ccmd_event_type {
   VHSAKMT_CCMD_EVENT_CREATE,
   VHSAKMT_CCMD_EVENT_DESTROY,
   VHSAKMT_CCMD_EVENT_SET,
   VHSAKMT_CCMD_EVENT_RESET,
   VHSAKMT_CCMD_EVENT_QUERY_STATE,
   VHSAKMT_CCMD_EVENT_WAIT_ON_MULTI_EVENTS,

   VHSAKMT_CCMD_EVENT_SET_TRAP,

};
typedef struct _event_req_create_args {
   HsaEventDescriptor EventDesc;
   uint8_t ManualReset;
   uint8_t IsSignaled;
   uint8_t pad[6];
} event_req_create_args;
VHSAKMT_STATIC_ASSERT_SIZE(_event_req_create_args)

typedef struct _event_req_wait_args {
   HsaEvent Event;
   uint32_t Milliseconds;
   uint32_t pad;
} event_req_wait_args;
VHSAKMT_STATIC_ASSERT_SIZE(_event_req_wait_args)

typedef struct _event_req_wait_ext_args {
   HsaEvent Event;
   uint64_t event_age;
   uint32_t Milliseconds;
   uint32_t pad;
} event_req_wait_ext_args;
VHSAKMT_STATIC_ASSERT_SIZE(_event_req_wait_ext_args)

typedef struct _event_req_wait_on_multi_args {
   /*HsaEvent*   Events[], in playloud*/
   uint32_t NumEvents;
   uint32_t Milliseconds;
   uint8_t WaitOnAll;
   uint8_t pad[7];
} event_req_wait_on_multi_args;
VHSAKMT_STATIC_ASSERT_SIZE(_event_req_wait_on_multi_args)

typedef struct _event_req_wait_on_multi_ext_args {
   /*HsaEvent*   Events[], in playloud*/
   uint32_t NumEvents;
   uint32_t Milliseconds;
   uint64_t event_age;
   uint8_t WaitOnAll;
   uint8_t pad[7];
} event_req_wait_on_multi_ext_args;
VHSAKMT_STATIC_ASSERT_SIZE(_event_req_wait_on_multi_ext_args)

typedef struct _event_set_trap_handler_args {
   uint64_t TrapHandlerBaseAddress;
   uint64_t TrapHandlerSizeInBytes;
   uint64_t TrapBufferBaseAddress;
   uint64_t TrapBufferSizeInBytes;
   uint32_t NodeId;
   uint32_t pad;
} event_set_trap_handler_args;
VHSAKMT_STATIC_ASSERT_SIZE(_event_set_trap_handler_args)

struct vhsakmt_ccmd_event_req {
   struct vhsakmt_ccmd_req hdr;
   union {
      HsaEvent Event; /* For set, reset, query. */
      HsaEvent *event_handle;
      event_req_wait_args wait_args;
      event_req_create_args create_args;
      event_req_wait_ext_args wait_ext_args;
      event_req_wait_on_multi_args wait_on_multi_args;
      event_req_wait_on_multi_ext_args wait_on_multi_ext_args;
      event_set_trap_handler_args set_trap_handler_args;
   };
   uint32_t type;
   uint32_t sync_shmem_res_id;
   uint64_t blob_id;
   uint32_t res_id;
   uint32_t pad;
   uint8_t payload[];
};
VHSAKMT_STATIC_ASSERT_SIZE(vhsakmt_ccmd_event_req)
DEFINE_CAST(vhsakmt_ccmd_req, vhsakmt_ccmd_event_req)

struct vhsakmt_ccmd_event_rsp {
   struct vhsakmt_ccmd_rsp hdr;
   int32_t ret;
   vHsaEvent vevent;
   uint8_t payload[];
};
VHSAKMT_STATIC_ASSERT_SIZE(vhsakmt_ccmd_event_rsp)

/*
 * VHSAKMT_CCMD_MEMORY
 */
enum vhsakmt_ccmd_memory_type {
   VHSAKMT_CCMD_MEMORY_ALLOC,
   VHSAKMT_CCMD_MEMORY_MAP_TO_GPU_NODES,
   VHSAKMT_CCMD_MEMORY_FREE,
   VHSAKMT_CCMD_MEMORY_UNMAP_TO_GPU,
   VHSAKMT_CCMD_MEMORY_AVAIL_MEM,
   VHSAKMT_CCMD_MEMORY_MAP_MEM_TO_GPU,
   VHSAKMT_CCMD_MEMORY_REG_MEM_WITH_FLAG,
   VHSAKMT_CCMD_MEMORY_DEREG_MEM,
   VHSAKMT_CCMD_MEMORY_MAP_USERPTR,
   VHSAKMT_CCMD_MEMORY_EXPORT_DMABUF,
   VHSAKMT_CCMD_MEMORY_AMDGPU_IMPORT,
   VHSAKMT_CCMD_MEMORY_AMDGPU_EXPORT,
   VHSAKMT_CCMD_MEMORY_AMDGPU_VA_OP,
   VHSAKMT_CCMD_MEMORY_AMDGPU_BO_FREE,
   VHSAKMT_CCMD_MEMORY_SHARE_MEMORY,
   VHSAKMT_CCMD_MEMORY_REGISTER_SHARED_HANDLE,
   VHSAKMT_CCMD_MEMORY_SET_MEM_POLICY,
   VHSAKMT_CCMD_MEMORY_SVM_GET_ATTR,
   VHSAKMT_CCMD_MEMORY_SVM_SET_ATTR,
   VHSAKMT_CCMD_MEMORY_AMDGPU_BO_QUERY_INFO,
   VHSAKMT_CCMD_MEMORY_AMDGPU_BO_SET_METADATA,
};

#define VHSAKMT_MEMORY_MAX_NODES 32
#define VHSAKMT_MEMORY_MAX_NATTR 32

typedef struct _memory_req_alloc_args {
   uint32_t PreferredNode;
   HsaMemFlags MemFlags;
   uint64_t SizeInBytes;
   uint64_t MemoryAddress;
   uint64_t Alignment;
} memory_req_alloc_args;
VHSAKMT_STATIC_ASSERT_SIZE(_memory_req_alloc_args)

typedef struct _memory_req_free_args {
   uint64_t MemoryAddress;
   uint64_t SizeInBytes;
} memory_req_free_args;
VHSAKMT_STATIC_ASSERT_SIZE(_memory_req_free_args)

typedef struct _memory_req_map_to_GPU_nodes_args {
   uint64_t MemoryAddress;
   uint64_t MemorySizeInBytes;
   uint64_t AlternateVAGPU;
   HsaMemMapFlags MemMapFlags;
   uint32_t pad;
   uint64_t NumberOfNodes;
   uint32_t *NodeArray;
} memory_req_map_to_GPU_nodes_args;
VHSAKMT_STATIC_ASSERT_SIZE(_memory_req_map_to_GPU_nodes_args)

typedef struct _memory_map_mem_to_gpu_args {
   uint64_t MemoryAddress;
   uint64_t MemorySizeInBytes;
   uint8_t need_create_bo;
   uint8_t pad[7];
} memory_map_mem_to_gpu_args;
VHSAKMT_STATIC_ASSERT_SIZE(_memory_map_mem_to_gpu_args)

typedef struct _memory_reg_mem_with_flag {
   uint64_t MemoryAddress;
   uint64_t MemorySizeInBytes;
   HsaMemFlags MemFlags;
   uint32_t pad;
} memory_reg_mem_with_flag;
VHSAKMT_STATIC_ASSERT_SIZE(_memory_reg_mem_with_flag)

typedef struct _memory_export_dmabuf_args {
   uint64_t MemoryAddress;
   uint64_t MemorySizeInBytes;
} memory_export_dmabuf_args;
VHSAKMT_STATIC_ASSERT_SIZE(_memory_export_dmabuf_args)

typedef struct _memory_share_memory_args {
   uint64_t MemoryAddress;
   uint64_t MemorySizeInBytes;
} memory_share_memory_args;
VHSAKMT_STATIC_ASSERT_SIZE(_memory_share_memory_args)

typedef struct _memory_register_shared_handle_args {
   HsaSharedMemoryHandle SharedMemoryHandle;
   uint64_t NumberOfNodes;
} memory_register_shared_handle_args;
VHSAKMT_STATIC_ASSERT_SIZE(_memory_register_shared_handle_args)

typedef struct _memory_set_mem_policy_args {
   uint32_t Node;
   uint32_t DefaultPolicy;
   uint32_t AlternatePolicy;
   uint32_t pad;
   uint64_t MemoryAddressAlternate;
   uint64_t MemorySizeInBytes;
} memory_set_mem_policy_args;
VHSAKMT_STATIC_ASSERT_SIZE(_memory_set_mem_policy_args)

typedef struct _memory_svm_attr_args {
   uint64_t start_addr;
   uint64_t size;
   uint32_t nattr;
   uint32_t pad;
} memory_svm_attr_args;
VHSAKMT_STATIC_ASSERT_SIZE(_memory_svm_attr_args)

typedef struct _memory_amdgpu_import_args {
   int64_t dev;
   uint32_t type;
   uint32_t shared_handle;
} memory_amdgpu_import_args;
VHSAKMT_STATIC_ASSERT_SIZE(_memory_amdgpu_import_args)

typedef struct _memory_amdgpu_export_args {
   uint64_t buf_handle;
   uint32_t type;
   uint32_t pad;
} memory_amdgpu_export_args;
VHSAKMT_STATIC_ASSERT_SIZE(_memory_amdgpu_export_args)

typedef struct _memory_amdgpu_va_op_args {
   uint64_t bo;
   uint64_t offset;
   uint64_t size;
   uint64_t addr;
   uint64_t flags;
   uint32_t ops;
   uint32_t pad;
} memory_amdgpu_va_op_args;
VHSAKMT_STATIC_ASSERT_SIZE(_memory_amdgpu_va_op_args)

struct vhsakmt_ccmd_memory_req {
   struct vhsakmt_ccmd_req hdr;
   union {
      uint64_t MemoryAddress;
      uint64_t buf_handle;
      uint32_t Node;
      memory_req_alloc_args alloc_args;
      memory_req_map_to_GPU_nodes_args map_to_GPU_nodes_args;
      memory_req_free_args free_args;
      memory_map_mem_to_gpu_args map_to_GPU_args;
      memory_reg_mem_with_flag reg_mem_with_flag;
      memory_export_dmabuf_args export_dmabuf_args;
      memory_amdgpu_import_args amdgpu_import_args;
      memory_amdgpu_export_args amdgpu_export_args;
      memory_amdgpu_va_op_args amdgpu_va_op_args;
      memory_share_memory_args share_memory_args;
      memory_register_shared_handle_args register_shared_handle_args;
      memory_set_mem_policy_args set_mem_policy_args;
      memory_svm_attr_args svm_attr_args;
      struct amdgpu_bo_metadata amdgpu_bo_metadata;
   };
   uint64_t blob_id;
   uint32_t type;
   uint32_t res_id;
   uint8_t payload[];
};
VHSAKMT_STATIC_ASSERT_SIZE(vhsakmt_ccmd_memory_req)
DEFINE_CAST(vhsakmt_ccmd_req, vhsakmt_ccmd_memory_req)

typedef struct _vhsakmt_ccmd_memory_map_userptr_rsp {
   uint64_t userptr_handle;
   uint32_t npfns;
   uint32_t pad;
} vhsakmt_ccmd_memory_map_userptr_rsp;
VHSAKMT_STATIC_ASSERT_SIZE(_vhsakmt_ccmd_memory_map_userptr_rsp)

typedef struct _vhsakmt_ccmd_memory_export_dmabuf_rsp {
   int64_t dmabuf_fd;
   uint64_t offset;
} vhsakmt_ccmd_memory_export_dmabuf_rsp;
VHSAKMT_STATIC_ASSERT_SIZE(_vhsakmt_ccmd_memory_export_dmabuf_rsp)

typedef struct _vhsakmt_ccmd_memory_amdgpu_import_rsp {
   struct amdgpu_bo_import_result output;
} vhsakmt_ccmd_memory_amdgpu_import_rsp;
VHSAKMT_STATIC_ASSERT_SIZE(_vhsakmt_ccmd_memory_amdgpu_import_rsp)

typedef struct _vhsakmt_ccmd_memory_share_memory_rsp {
  HsaSharedMemoryHandle SharedMemoryHandle;
} vhsakmt_ccmd_memory_share_memory_rsp;
VHSAKMT_STATIC_ASSERT_SIZE(_vhsakmt_ccmd_memory_share_memory_rsp)

typedef struct _vhsakmt_ccmd_memory_register_shared_handle_rsp {
  uint64_t memory_handle;
  uint64_t size;
} vhsakmt_ccmd_memory_register_shared_handle_rsp;
VHSAKMT_STATIC_ASSERT_SIZE(_vhsakmt_ccmd_memory_register_shared_handle_rsp)

struct vhsakmt_ccmd_memory_rsp {
   struct vhsakmt_ccmd_rsp hdr;
   int32_t ret;
   union {
      vhsakmt_ccmd_memory_map_userptr_rsp map_userptr_rsp;
      vhsakmt_ccmd_memory_export_dmabuf_rsp export_dmabuf_rsp;
      vhsakmt_ccmd_memory_amdgpu_import_rsp amdgpu_import_rsp;
      uint64_t memory_handle;
      uint64_t alternate_vagpu;
      uint64_t available_bytes;
      uint32_t shared_handle;
      vhsakmt_ccmd_memory_share_memory_rsp share_memory_rsp;
      vhsakmt_ccmd_memory_register_shared_handle_rsp register_shared_handle_rsp;
      struct amdgpu_bo_info query_bo_info;
   };
   uint8_t payload[];
};
VHSAKMT_STATIC_ASSERT_SIZE(vhsakmt_ccmd_memory_rsp)

/*
 * VHSAKMT_CCMD_QUEUE
 */
enum vhsakmt_ccmd_queue_type {
   VHSAKMT_CCMD_QUEUE_CREATE,
   VHSAKMT_CCMD_QUEUE_DESTROY,
   VHSAKMT_CCMD_QUEUE_UPDATE,
   VHSAKMT_CCMD_QUEUE_GET_INFO,
   VHSAKMT_CCMD_QUEUE_SET_CU_MASK,
   VHSAKMT_CCMD_QUEUE_ALLOC_GWS,
};

#define VHSAKMT_CCMD_QUEUE_MAX_CU_MASK_SIZE 128
#define VHSAKMT_CCMD_QUEUE_MAX_GWS_SIZE 128

typedef struct _vHsaQueueResource {
   HsaQueueResource r;
   uint64_t host_doorbell;
   uint64_t host_doorbell_offset;
   uint64_t host_write_offset;
   uint64_t host_read_offset;
   uint64_t host_rw_handle;
   uint64_t queue_handle;
} vHsaQueueResource;
VHSAKMT_STATIC_ASSERT_SIZE(_vHsaQueueResource)

typedef struct _queue_req_create {
   uint32_t NodeId;
   HSA_QUEUE_TYPE Type;
   uint32_t QueuePercentage;
   uint32_t pad;
   HSA_QUEUE_PRIORITY Priority;
   uint32_t pad1;
   uint32_t SdmaEngineId;
   uint64_t QueueAddress;
   uint64_t QueueSizeInBytes;
   HsaEvent *Event;
   HsaQueueResource *QueueResource;
   uint64_t *Queue_write_ptr_aql;
   uint64_t *Queue_read_ptr_aql;
} queue_req_create;
VHSAKMT_STATIC_ASSERT_SIZE(_queue_req_create)

typedef struct _queue_req_update {
    HSA_QUEUEID QueueId;
    uint32_t QueuePercentage;
    uint32_t pad;
    HSA_QUEUE_PRIORITY Priority;
    uint64_t QueueAddress;
    uint64_t QueueSizeInBytes;
} queue_req_update;
VHSAKMT_STATIC_ASSERT_SIZE(_queue_req_update)

struct vhsakmt_ccmd_queue_req {
   struct vhsakmt_ccmd_req hdr;
   union {
      HSA_QUEUEID QueueId;
      queue_req_create create_queue_args;
      queue_req_update update_queue_args;
      uint32_t CUMaskCount;
      uint32_t nGWS;
   };
   uint64_t blob_id;        /* For queue create, queue resource */
   uint64_t rw_ptr_blob_id; /* For queue create, r/w ptr memory mapping */
   uint64_t doorbell_blob_id; /* For queue create, doorbell ptr memory mapping */
   uint32_t res_id;
   uint32_t type;
   uint32_t queue_mem_res_id;
   uint32_t pad;
   uint8_t payload[];
};
VHSAKMT_STATIC_ASSERT_SIZE(vhsakmt_ccmd_queue_req)
DEFINE_CAST(vhsakmt_ccmd_req, vhsakmt_ccmd_queue_req)

struct vhsakmt_ccmd_queue_rsp {
   struct vhsakmt_ccmd_rsp hdr;
   int32_t ret;
   vHsaQueueResource vqueue_res;
   uint32_t pad;
   HsaQueueInfo queue_info;
   uint8_t payload[];
};
VHSAKMT_STATIC_ASSERT_SIZE(vhsakmt_ccmd_queue_rsp)

/*
 * VHSAKMT_CCMD_GL_INTER
 */
enum vhsakmt_ccmd_gl_inter_type {
   VHSAKMT_CCMD_GL_REG_GHD_TO_NODES,
};

typedef struct _gl_inter_req_reg_ghd_to_nodes {
   uint64_t GraphicsResourceHandle;
   uint64_t NumberOfNodes; // NodeArray in payload
   uint32_t res_handle;
   uint32_t flag;
} gl_inter_req_reg_ghd_to_nodes;
VHSAKMT_STATIC_ASSERT_SIZE(_gl_inter_req_reg_ghd_to_nodes)

struct vhsakmt_ccmd_gl_inter_req {
   struct vhsakmt_ccmd_req hdr;
   union {
      gl_inter_req_reg_ghd_to_nodes reg_ghd_to_nodes;
   };
   uint32_t type;
   uint32_t pad;
   uint8_t payload[];
};
VHSAKMT_STATIC_ASSERT_SIZE(vhsakmt_ccmd_gl_inter_req)
DEFINE_CAST(vhsakmt_ccmd_req, vhsakmt_ccmd_gl_inter_req)

struct vhsakmt_ccmd_gl_inter_rsp {
   struct vhsakmt_ccmd_rsp hdr;
   int32_t ret;
   union {
      HsaGraphicsResourceInfo info;
   };
   uint8_t payload[];
};
VHSAKMT_STATIC_ASSERT_SIZE(vhsakmt_ccmd_gl_inter_rsp)

#ifdef __GNUC__
#pragma GCC diagnostic pop
#endif

#endif
