Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/cenema/Desktop/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto aaab0aca6a5f433584f6e3449d55e868 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sev_seg_sim_func_synth xil_defaultlib.sev_seg_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.FSM_Receiver
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_2
Compiling module xil_defaultlib.Rx_DP
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.Rx_top
Compiling module xil_defaultlib.nBits_comparator__parameterized1
Compiling module xil_defaultlib.nBits_up_down_counter__parameter...
Compiling module xil_defaultlib.dFlipFlop_1
Compiling module xil_defaultlib.n_shiftRegister_oneBit
Compiling module xil_defaultlib.n_TX_dataPath
Compiling module xil_defaultlib.Tx_FSM
Compiling module xil_defaultlib.Tx_top
Compiling module xil_defaultlib.nBits_comparator
Compiling module xil_defaultlib.dFlipFlop_0
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.nBits_up_down_counter
Compiling module xil_defaultlib.n_clockDivider
Compiling module xil_defaultlib.nBits_comparator__parameterized0
Compiling module xil_defaultlib.dFlipFlop
Compiling module xil_defaultlib.nBits_up_down_counter__parameter...
Compiling module xil_defaultlib.n_clockDivider__parameterized0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.counter_n_bit
Compiling module xil_defaultlib.sev_seg_controller
Compiling module xil_defaultlib.sev_seg_top
Compiling module xil_defaultlib.sev_seg_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sev_seg_sim_func_synth
