Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed May 22 11:52:14 2024
| Host         : Tony-VPI4CJD running 64-bit major release  (build 9200)
| Command      : report_methodology -file xilinx_pcie_3_0_7vx_ep_methodology_drc_routed.rpt -pb xilinx_pcie_3_0_7vx_ep_methodology_drc_routed.pb -rpx xilinx_pcie_3_0_7vx_ep_methodology_drc_routed.rpx
| Design       : xilinx_pcie_3_0_7vx_ep
| Device       : xc7vx690tffg1761-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 34
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 2          |
| TIMING-16 | Warning  | Large setup violation        | 32         |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/user_reset_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_int_reg/PRE
vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3CHARISK[0] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[3] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[1] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[4] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[10] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3STATUS[2] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[5] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[9] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[13] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[7] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.053 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[13] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[4] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[14] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[11] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[5] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[12] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[7] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.099 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2VALID (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[9] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[14] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[12] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[6] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.184 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[2] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[15] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[6] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3VALID (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[1] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2PHYSTATUS (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.285 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[10] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.291 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3PHYSTATUS (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.306 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[0] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.328 ns between vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2 (clocked by clk_250mhz_mux_x0y1) and vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[8] (clocked by clk_250mhz_mux_x0y1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


