Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:53:33 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : mcml
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon35/o_sleftr_reg[14]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon36/o_sleftr_reg[14]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.125ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Net Delay (Source):      1.068ns (routing 0.452ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.511ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.068     1.628    u_calc/dropSpin/photon35/clk_IBUF_BUFG
    SLICE_X48Y93                                                      r  u_calc/dropSpin/photon35/o_sleftr_reg[14]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.125     1.753 r  u_calc/dropSpin/photon35/o_sleftr_reg[14]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/Q31
                         net (fo=1, routed)           0.000     1.753    u_calc/dropSpin/photon36/I137
    SLICE_X48Y93         SRL16E                                       r  u_calc/dropSpin/photon36/o_sleftr_reg[14]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.237     1.966    u_calc/dropSpin/photon36/clk_IBUF_BUFG
    SLICE_X48Y93                                                      r  u_calc/dropSpin/photon36/o_sleftr_reg[14]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/CLK
                         clock pessimism             -0.338     1.628    
    SLICE_X48Y93         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.748    u_calc/dropSpin/photon36/o_sleftr_reg[14]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon35/o_sleftr_reg[1]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon36/o_sleftr_reg[1]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.125ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Net Delay (Source):      1.063ns (routing 0.452ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.511ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.063     1.623    u_calc/dropSpin/photon35/clk_IBUF_BUFG
    SLICE_X48Y90                                                      r  u_calc/dropSpin/photon35/o_sleftr_reg[1]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.125     1.748 r  u_calc/dropSpin/photon35/o_sleftr_reg[1]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/Q31
                         net (fo=1, routed)           0.000     1.748    u_calc/dropSpin/photon36/I150
    SLICE_X48Y90         SRL16E                                       r  u_calc/dropSpin/photon36/o_sleftr_reg[1]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.232     1.961    u_calc/dropSpin/photon36/clk_IBUF_BUFG
    SLICE_X48Y90                                                      r  u_calc/dropSpin/photon36/o_sleftr_reg[1]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/CLK
                         clock pessimism             -0.338     1.623    
    SLICE_X48Y90         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.743    u_calc/dropSpin/photon36/o_sleftr_reg[1]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon34/o_sleftz_reg[29]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon36/o_sleftz_reg[29]_srl2___u_calc_dropSpin_photon36_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.125ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      1.070ns (routing 0.452ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.511ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.070     1.630    u_calc/dropSpin/photon34/clk_IBUF_BUFG
    SLICE_X38Y95                                                      r  u_calc/dropSpin/photon34/o_sleftz_reg[29]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.125     1.755 r  u_calc/dropSpin/photon34/o_sleftz_reg[29]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/Q31
                         net (fo=1, routed)           0.000     1.755    u_calc/dropSpin/photon36/I90
    SLICE_X38Y95         SRL16E                                       r  u_calc/dropSpin/photon36/o_sleftz_reg[29]_srl2___u_calc_dropSpin_photon36_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.247     1.976    u_calc/dropSpin/photon36/clk_IBUF_BUFG
    SLICE_X38Y95                                                      r  u_calc/dropSpin/photon36/o_sleftz_reg[29]_srl2___u_calc_dropSpin_photon36_o_sleftz_reg_r/CLK
                         clock pessimism             -0.346     1.630    
    SLICE_X38Y95         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.750    u_calc/dropSpin/photon36/o_sleftz_reg[29]_srl2___u_calc_dropSpin_photon36_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon34/o_sleftz_reg[4]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon36/o_sleftz_reg[4]_srl2___u_calc_dropSpin_photon36_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.125ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Net Delay (Source):      1.068ns (routing 0.452ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.511ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.068     1.628    u_calc/dropSpin/photon34/clk_IBUF_BUFG
    SLICE_X40Y92                                                      r  u_calc/dropSpin/photon34/o_sleftz_reg[4]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.125     1.753 r  u_calc/dropSpin/photon34/o_sleftz_reg[4]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/Q31
                         net (fo=1, routed)           0.000     1.753    u_calc/dropSpin/photon36/I115
    SLICE_X40Y92         SRL16E                                       r  u_calc/dropSpin/photon36/o_sleftz_reg[4]_srl2___u_calc_dropSpin_photon36_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.244     1.973    u_calc/dropSpin/photon36/clk_IBUF_BUFG
    SLICE_X40Y92                                                      r  u_calc/dropSpin/photon36/o_sleftz_reg[4]_srl2___u_calc_dropSpin_photon36_o_sleftz_reg_r/CLK
                         clock pessimism             -0.345     1.628    
    SLICE_X40Y92         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.748    u_calc/dropSpin/photon36/o_sleftz_reg[4]_srl2___u_calc_dropSpin_photon36_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon35/o_sleftr_reg[17]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon36/o_sleftr_reg[17]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.125ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Net Delay (Source):      1.197ns (routing 0.452ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.511ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.197     1.757    u_calc/dropSpin/photon35/clk_IBUF_BUFG
    SLICE_X50Y87                                                      r  u_calc/dropSpin/photon35/o_sleftr_reg[17]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.125     1.882 r  u_calc/dropSpin/photon35/o_sleftr_reg[17]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/Q31
                         net (fo=1, routed)           0.000     1.882    u_calc/dropSpin/photon36/I134
    SLICE_X50Y87         SRL16E                                       r  u_calc/dropSpin/photon36/o_sleftr_reg[17]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.384     2.113    u_calc/dropSpin/photon36/clk_IBUF_BUFG
    SLICE_X50Y87                                                      r  u_calc/dropSpin/photon36/o_sleftr_reg[17]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/CLK
                         clock pessimism             -0.356     1.757    
    SLICE_X50Y87         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.877    u_calc/dropSpin/photon36/o_sleftr_reg[17]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon35/o_sleftr_reg[20]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon36/o_sleftr_reg[20]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.125ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Net Delay (Source):      1.198ns (routing 0.452ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.511ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.198     1.758    u_calc/dropSpin/photon35/clk_IBUF_BUFG
    SLICE_X50Y86                                                      r  u_calc/dropSpin/photon35/o_sleftr_reg[20]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.125     1.883 r  u_calc/dropSpin/photon35/o_sleftr_reg[20]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/Q31
                         net (fo=1, routed)           0.000     1.883    u_calc/dropSpin/photon36/I131
    SLICE_X50Y86         SRL16E                                       r  u_calc/dropSpin/photon36/o_sleftr_reg[20]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.385     2.114    u_calc/dropSpin/photon36/clk_IBUF_BUFG
    SLICE_X50Y86                                                      r  u_calc/dropSpin/photon36/o_sleftr_reg[20]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/CLK
                         clock pessimism             -0.356     1.758    
    SLICE_X50Y86         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.878    u_calc/dropSpin/photon36/o_sleftr_reg[20]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon35/o_sleftr_reg[21]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon36/o_sleftr_reg[21]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.125ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      1.074ns (routing 0.452ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.511ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.074     1.634    u_calc/dropSpin/photon35/clk_IBUF_BUFG
    SLICE_X48Y98                                                      r  u_calc/dropSpin/photon35/o_sleftr_reg[21]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.125     1.759 r  u_calc/dropSpin/photon35/o_sleftr_reg[21]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/Q31
                         net (fo=1, routed)           0.000     1.759    u_calc/dropSpin/photon36/I130
    SLICE_X48Y98         SRL16E                                       r  u_calc/dropSpin/photon36/o_sleftr_reg[21]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.244     1.973    u_calc/dropSpin/photon36/clk_IBUF_BUFG
    SLICE_X48Y98                                                      r  u_calc/dropSpin/photon36/o_sleftr_reg[21]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/CLK
                         clock pessimism             -0.339     1.634    
    SLICE_X48Y98         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.754    u_calc/dropSpin/photon36/o_sleftr_reg[21]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon35/o_sleftr_reg[25]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon36/o_sleftr_reg[25]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.125ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      1.075ns (routing 0.452ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.511ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.075     1.635    u_calc/dropSpin/photon35/clk_IBUF_BUFG
    SLICE_X48Y99                                                      r  u_calc/dropSpin/photon35/o_sleftr_reg[25]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.125     1.760 r  u_calc/dropSpin/photon35/o_sleftr_reg[25]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/Q31
                         net (fo=1, routed)           0.000     1.760    u_calc/dropSpin/photon36/I126
    SLICE_X48Y99         SRL16E                                       r  u_calc/dropSpin/photon36/o_sleftr_reg[25]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.245     1.974    u_calc/dropSpin/photon36/clk_IBUF_BUFG
    SLICE_X48Y99                                                      r  u_calc/dropSpin/photon36/o_sleftr_reg[25]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/CLK
                         clock pessimism             -0.339     1.635    
    SLICE_X48Y99         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.755    u_calc/dropSpin/photon36/o_sleftr_reg[25]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon35/o_sleftr_reg[26]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon36/o_sleftr_reg[26]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.125ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      1.072ns (routing 0.452ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.511ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.072     1.632    u_calc/dropSpin/photon35/clk_IBUF_BUFG
    SLICE_X43Y93                                                      r  u_calc/dropSpin/photon35/o_sleftr_reg[26]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.125     1.757 r  u_calc/dropSpin/photon35/o_sleftr_reg[26]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/Q31
                         net (fo=1, routed)           0.000     1.757    u_calc/dropSpin/photon36/I125
    SLICE_X43Y93         SRL16E                                       r  u_calc/dropSpin/photon36/o_sleftr_reg[26]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.249     1.978    u_calc/dropSpin/photon36/clk_IBUF_BUFG
    SLICE_X43Y93                                                      r  u_calc/dropSpin/photon36/o_sleftr_reg[26]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/CLK
                         clock pessimism             -0.346     1.632    
    SLICE_X43Y93         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.752    u_calc/dropSpin/photon36/o_sleftr_reg[26]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon35/o_sleftr_reg[29]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon36/o_sleftr_reg[29]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.125ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      1.075ns (routing 0.452ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.511ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.075     1.635    u_calc/dropSpin/photon35/clk_IBUF_BUFG
    SLICE_X43Y95                                                      r  u_calc/dropSpin/photon35/o_sleftr_reg[29]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.125     1.760 r  u_calc/dropSpin/photon35/o_sleftr_reg[29]_srl32___u_calc_dropSpin_photon34_o_sleftz_reg_r/Q31
                         net (fo=1, routed)           0.000     1.760    u_calc/dropSpin/photon36/I122
    SLICE_X43Y95         SRL16E                                       r  u_calc/dropSpin/photon36/o_sleftr_reg[29]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.253     1.982    u_calc/dropSpin/photon36/clk_IBUF_BUFG
    SLICE_X43Y95                                                      r  u_calc/dropSpin/photon36/o_sleftr_reg[29]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r/CLK
                         clock pessimism             -0.347     1.635    
    SLICE_X43Y95         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.755    u_calc/dropSpin/photon36/o_sleftr_reg[29]_srl1___u_calc_dropSpin_photon35_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s2_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.052ns (7.283%)  route 0.662ns (92.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.271ns (routing 0.452ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.511ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.271     1.831    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.883 f  reset_calculator_reg/Q
                         net (fo=4550, routed)        0.662     2.545    u_calc/rand_u5/reset_calculator
    SLICE_X58Y80         FDCE                                         f  u_calc/rand_u5/r_s2_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.415     2.144    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X58Y80                                                      r  u_calc/rand_u5/r_s2_reg[26]/C
                         clock pessimism             -0.228     1.916    
    SLICE_X58Y80         FDCE (Remov_FDCE_C_CLR)     -0.043     1.873    u_calc/rand_u5/r_s2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s3_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.052ns (7.283%)  route 0.662ns (92.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.271ns (routing 0.452ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.511ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.271     1.831    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.883 f  reset_calculator_reg/Q
                         net (fo=4550, routed)        0.662     2.545    u_calc/rand_u5/reset_calculator
    SLICE_X58Y80         FDCE                                         f  u_calc/rand_u5/r_s3_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.415     2.144    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X58Y80                                                      r  u_calc/rand_u5/r_s3_reg[8]/C
                         clock pessimism             -0.228     1.916    
    SLICE_X58Y80         FDCE (Remov_FDCE_C_CLR)     -0.043     1.873    u_calc/rand_u5/r_s3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.052ns (6.943%)  route 0.697ns (93.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.271ns (routing 0.452ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.511ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.271     1.831    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.883 f  reset_calculator_reg/Q
                         net (fo=4550, routed)        0.697     2.580    u_calc/rand_u5/reset_calculator
    SLICE_X59Y81         FDCE                                         f  u_calc/rand_u5/r_s1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.427     2.156    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X59Y81                                                      r  u_calc/rand_u5/r_s1_reg[10]/C
                         clock pessimism             -0.228     1.928    
    SLICE_X59Y81         FDCE (Remov_FDCE_C_CLR)     -0.043     1.885    u_calc/rand_u5/r_s1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.052ns (6.943%)  route 0.697ns (93.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.271ns (routing 0.452ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.511ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.271     1.831    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.883 f  reset_calculator_reg/Q
                         net (fo=4550, routed)        0.697     2.580    u_calc/rand_u5/reset_calculator
    SLICE_X59Y81         FDCE                                         f  u_calc/rand_u5/r_s1_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.427     2.156    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X59Y81                                                      r  u_calc/rand_u5/r_s1_reg[28]/C
                         clock pessimism             -0.228     1.928    
    SLICE_X59Y81         FDCE (Remov_FDCE_C_CLR)     -0.043     1.885    u_calc/rand_u5/r_s1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s2_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.052ns (6.943%)  route 0.697ns (93.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.271ns (routing 0.452ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.511ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.271     1.831    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.883 f  reset_calculator_reg/Q
                         net (fo=4550, routed)        0.697     2.580    u_calc/rand_u5/reset_calculator
    SLICE_X59Y81         FDCE                                         f  u_calc/rand_u5/r_s2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.427     2.156    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X59Y81                                                      r  u_calc/rand_u5/r_s2_reg[14]/C
                         clock pessimism             -0.228     1.928    
    SLICE_X59Y81         FDCE (Remov_FDCE_C_CLR)     -0.043     1.885    u_calc/rand_u5/r_s2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s3_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.052ns (6.943%)  route 0.697ns (93.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.271ns (routing 0.452ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.511ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.271     1.831    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.883 f  reset_calculator_reg/Q
                         net (fo=4550, routed)        0.697     2.580    u_calc/rand_u5/reset_calculator
    SLICE_X59Y81         FDCE                                         f  u_calc/rand_u5/r_s3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.427     2.156    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X59Y81                                                      r  u_calc/rand_u5/r_s3_reg[5]/C
                         clock pessimism             -0.228     1.928    
    SLICE_X59Y81         FDCE (Remov_FDCE_C_CLR)     -0.043     1.885    u_calc/rand_u5/r_s3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.052ns (6.906%)  route 0.701ns (93.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.271ns (routing 0.452ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.511ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.271     1.831    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.883 f  reset_calculator_reg/Q
                         net (fo=4550, routed)        0.701     2.584    u_calc/rand_u5/reset_calculator
    SLICE_X58Y81         FDCE                                         f  u_calc/rand_u5/r_s1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.430     2.159    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X58Y81                                                      r  u_calc/rand_u5/r_s1_reg[11]/C
                         clock pessimism             -0.228     1.931    
    SLICE_X58Y81         FDCE (Remov_FDCE_C_CLR)     -0.043     1.888    u_calc/rand_u5/r_s1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.052ns (6.906%)  route 0.701ns (93.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.271ns (routing 0.452ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.511ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.271     1.831    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.883 f  reset_calculator_reg/Q
                         net (fo=4550, routed)        0.701     2.584    u_calc/rand_u5/reset_calculator
    SLICE_X58Y81         FDCE                                         f  u_calc/rand_u5/r_s1_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.430     2.159    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X58Y81                                                      r  u_calc/rand_u5/r_s1_reg[17]/C
                         clock pessimism             -0.228     1.931    
    SLICE_X58Y81         FDCE (Remov_FDCE_C_CLR)     -0.043     1.888    u_calc/rand_u5/r_s1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.052ns (6.906%)  route 0.701ns (93.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.271ns (routing 0.452ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.511ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.271     1.831    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.883 f  reset_calculator_reg/Q
                         net (fo=4550, routed)        0.701     2.584    u_calc/rand_u5/reset_calculator
    SLICE_X58Y81         FDCE                                         f  u_calc/rand_u5/r_s1_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.430     2.159    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X58Y81                                                      r  u_calc/rand_u5/r_s1_reg[29]/C
                         clock pessimism             -0.228     1.931    
    SLICE_X58Y81         FDCE (Remov_FDCE_C_CLR)     -0.043     1.888    u_calc/rand_u5/r_s1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s2_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.052ns (6.906%)  route 0.701ns (93.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.271ns (routing 0.452ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.511ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.271     1.831    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.883 f  reset_calculator_reg/Q
                         net (fo=4550, routed)        0.701     2.584    u_calc/rand_u5/reset_calculator
    SLICE_X58Y81         FDCE                                         f  u_calc/rand_u5/r_s2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, routed)       1.430     2.159    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X58Y81                                                      r  u_calc/rand_u5/r_s2_reg[15]/C
                         clock pessimism             -0.228     1.931    
    SLICE_X58Y81         FDCE (Remov_FDCE_C_CLR)     -0.043     1.888    u_calc/rand_u5/r_s2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.696    




