PERIPHERAL ${BASE} PORTA

REG ${BASE} ANSELA CLR SET INV
BIT 10      ANSA10
BIT 9       ANSA9
BIT 5       ANSA5
BIT 1       ANSA1
BIT 0       ANSA0

REG ${rpn ${BASE} 0x10 +} TRISA CLR SET INV
BIT 15      TRISA15
BIT 14      TRISA14
BIT 10      TRISA10
BIT 9       TRISA9
BIT 7       TRISA7
BIT 6       TRISA6
BIT 5       TRISA5
BIT 4       TRISA4
BIT 3       TRISA3
BIT 2       TRISA2
BIT 1       TRISA1
BIT 0       TRISA0

REG ${rpn ${BASE} 0x20 +} PORTA CLR SET INV
BIT 15      PORTA15
BIT 14      PORTA14
BIT 10      PORTA10
BIT 9       PORTA9
BIT 7       PORTA7
BIT 6       PORTA6
BIT 5       PORTA5
BIT 4       PORTA4
BIT 3       PORTA3
BIT 2       PORTA2
BIT 1       PORTA1
BIT 0       PORTA0

REG ${rpn ${BASE} 0x30 +} LATA CLR SET INV
BIT 15      LATA15
BIT 14      LATA14
BIT 10      LATA10
BIT 9       LATA9
BIT 7       LATA7
BIT 6       LATA6
BIT 5       LATA5
BIT 4       LATA4
BIT 3       LATA3
BIT 2       LATA2
BIT 1       LATA1
BIT 0       LATA0

REG ${rpn ${BASE} 0x40 +} ODCA CLR SET INV
BIT 15      ODCA15
BIT 14      ODCA14
BIT 10      ODCA10
BIT 9       ODCA9
BIT 7       ODCA7
BIT 6       ODCA6
BIT 5       ODCA5
BIT 4       ODCA4
BIT 3       ODCA3
BIT 2       ODCA2
BIT 1       ODCA1
BIT 0       ODCA0

REG ${rpn ${BASE} 0x50 +} CNPUA CLR SET INV
BIT 15      CNPUA15
BIT 14      CNPUA14
BIT 10      CNPUA10
BIT 9       CNPUA9
BIT 7       CNPUA7
BIT 6       CNPUA6
BIT 5       CNPUA5
BIT 4       CNPUA4
BIT 3       CNPUA3
BIT 2       CNPUA2
BIT 1       CNPUA1
BIT 0       CNPUA0

REG ${rpn ${BASE} 0x60 +} CNPDA CLR SET INV
BIT 15      CNPDA15
BIT 14      CNPDA14
BIT 10      CNPDA10
BIT 9       CNPDA9
BIT 7       CNPDA7
BIT 6       CNPDA6
BIT 5       CNPDA5
BIT 4       CNPDA4
BIT 3       CNPDA3
BIT 2       CNPDA2
BIT 1       CNPDA1
BIT 0       CNPDA0

REG ${rpn ${BASE} 0x70 +} CNCONA CLR SET INV
BIT 15      ON
BIT 11      EDGEDETECT

REG ${rpn ${BASE} 0x80 +} CNENA CLR SET INV
BIT 15      CNENA15
BIT 14      CNENA14
BIT 10      CNENA10
BIT 9       CNENA9
BIT 7       CNENA7
BIT 6       CNENA6
BIT 5       CNENA5
BIT 4       CNENA4
BIT 3       CNENA3
BIT 2       CNENA2
BIT 1       CNENA1
BIT 0       CNENA0

REG ${rpn ${BASE} 0x90 +} CNSTATA CLR SET INV
BIT 15      CNSTATA15
BIT 14      CNSTATA14
BIT 10      CNSTATA10
BIT 9       CNSTATA9
BIT 7       CNSTATA7
BIT 6       CNSTATA6
BIT 5       CNSTATA5
BIT 4       CNSTATA4
BIT 3       CNSTATA3
BIT 2       CNSTATA2
BIT 1       CNSTATA1
BIT 0       CNSTATA0

REG ${rpn ${BASE} 0xA0 +} CNNEAA CLR SET INV
BIT 15      CNNEAA15
BIT 14      CNNEAA14
BIT 10      CNNEAA10
BIT 9       CNNEAA9
BIT 7       CNNEAA7
BIT 6       CNNEAA6
BIT 5       CNNEAA5
BIT 4       CNNEAA4
BIT 3       CNNEAA3
BIT 2       CNNEAA2
BIT 1       CNNEAA1
BIT 0       CNNEAA0

REG ${rpn ${BASE} 0xB0 +} CNFA CLR SET INV
BIT 15      CNFA15
BIT 14      CNFA14
BIT 10      CNFA10
BIT 9       CNFA9
BIT 7       CNFA7
BIT 6       CNFA6
BIT 5       CNFA5
BIT 4       CNFA4
BIT 3       CNFA3
BIT 2       CNFA2
BIT 1       CNFA1
BIT 0       CNFA0

REG ${rpn ${BASE} 0xC0 +} SRCON0A CLR SET INV
BIT 7       SR0A7
BIT 6       SR0A6

REG ${rpn ${BASE} 0xD0 +} SRCON1A CLR SET INV
BIT 7       SR1A7
BIT 6       SR1A6
