// Seed: 4269156755
module module_0;
  id_1(
      .id_0(1'b0), .id_1(1)
  );
  tri1 id_2;
  assign id_2 = 1'b0;
  id_3(
      .id_0(id_4), .id_1(1), .id_2(1), .id_3()
  );
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wor id_2,
    output wire id_3,
    output supply1 id_4,
    output wor id_5
);
  tri1 id_7;
  tri1 id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_7 = id_8 | ({1'b0 + 1{1}});
  wire id_9;
  wire id_10;
  pullup (id_7, id_1);
endmodule
