<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::DMA::CCR5 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html">DMA</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html">CCR5</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::DMA::CCR5 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel configuration register (DMA_CCR)  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a7a583e8076f8dac3a27540df9034065e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#a7a583e8076f8dac3a27540df9034065e">EN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 0, 1 &gt;</td></tr>
<tr class="memdesc:a7a583e8076f8dac3a27540df9034065e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel enable.  <a href="#a7a583e8076f8dac3a27540df9034065e">More...</a><br /></td></tr>
<tr class="separator:a7a583e8076f8dac3a27540df9034065e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85990bb35a92acc8355dbb738a12cd15"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#a85990bb35a92acc8355dbb738a12cd15">TCIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 1, 1 &gt;</td></tr>
<tr class="memdesc:a85990bb35a92acc8355dbb738a12cd15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer complete interrupt enable.  <a href="#a85990bb35a92acc8355dbb738a12cd15">More...</a><br /></td></tr>
<tr class="separator:a85990bb35a92acc8355dbb738a12cd15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8dcd669fcd8d04d948df88f96660a68"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#ad8dcd669fcd8d04d948df88f96660a68">HTIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 2, 1 &gt;</td></tr>
<tr class="memdesc:ad8dcd669fcd8d04d948df88f96660a68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Half Transfer interrupt enable.  <a href="#ad8dcd669fcd8d04d948df88f96660a68">More...</a><br /></td></tr>
<tr class="separator:ad8dcd669fcd8d04d948df88f96660a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7671df9928614a84334a0ce8e043e5f1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#a7671df9928614a84334a0ce8e043e5f1">TEIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 3, 1 &gt;</td></tr>
<tr class="memdesc:a7671df9928614a84334a0ce8e043e5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer error interrupt enable.  <a href="#a7671df9928614a84334a0ce8e043e5f1">More...</a><br /></td></tr>
<tr class="separator:a7671df9928614a84334a0ce8e043e5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac54675033d63eac96cc9a7bd91c7e13e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#ac54675033d63eac96cc9a7bd91c7e13e">DIR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 4, 1 &gt;</td></tr>
<tr class="memdesc:ac54675033d63eac96cc9a7bd91c7e13e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data transfer direction.  <a href="#ac54675033d63eac96cc9a7bd91c7e13e">More...</a><br /></td></tr>
<tr class="separator:ac54675033d63eac96cc9a7bd91c7e13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd9baa9b426d493afc1127b5abf976a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#a0cd9baa9b426d493afc1127b5abf976a">CIRC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 5, 1 &gt;</td></tr>
<tr class="memdesc:a0cd9baa9b426d493afc1127b5abf976a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Circular mode.  <a href="#a0cd9baa9b426d493afc1127b5abf976a">More...</a><br /></td></tr>
<tr class="separator:a0cd9baa9b426d493afc1127b5abf976a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff3c93124134afd2853914c6a4bf0975"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#aff3c93124134afd2853914c6a4bf0975">PINC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 6, 1 &gt;</td></tr>
<tr class="memdesc:aff3c93124134afd2853914c6a4bf0975"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral increment mode.  <a href="#aff3c93124134afd2853914c6a4bf0975">More...</a><br /></td></tr>
<tr class="separator:aff3c93124134afd2853914c6a4bf0975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad39fc911f0c3d472155fcf6b353869a5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#ad39fc911f0c3d472155fcf6b353869a5">MINC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 7, 1 &gt;</td></tr>
<tr class="memdesc:ad39fc911f0c3d472155fcf6b353869a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory increment mode.  <a href="#ad39fc911f0c3d472155fcf6b353869a5">More...</a><br /></td></tr>
<tr class="separator:ad39fc911f0c3d472155fcf6b353869a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c20c014025a24000d5d28ca93560887"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#a2c20c014025a24000d5d28ca93560887">PSIZE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 8, 2 &gt;</td></tr>
<tr class="memdesc:a2c20c014025a24000d5d28ca93560887"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral size.  <a href="#a2c20c014025a24000d5d28ca93560887">More...</a><br /></td></tr>
<tr class="separator:a2c20c014025a24000d5d28ca93560887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9fe3e9ad225d33943eeb08a981da48"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#a3e9fe3e9ad225d33943eeb08a981da48">MSIZE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 10, 2 &gt;</td></tr>
<tr class="memdesc:a3e9fe3e9ad225d33943eeb08a981da48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory size.  <a href="#a3e9fe3e9ad225d33943eeb08a981da48">More...</a><br /></td></tr>
<tr class="separator:a3e9fe3e9ad225d33943eeb08a981da48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73d0158bda6001b004123103fc0188b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#ab73d0158bda6001b004123103fc0188b">PL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 12, 2 &gt;</td></tr>
<tr class="memdesc:ab73d0158bda6001b004123103fc0188b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel Priority level.  <a href="#ab73d0158bda6001b004123103fc0188b">More...</a><br /></td></tr>
<tr class="separator:ab73d0158bda6001b004123103fc0188b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9026f658cd8b65272a405c6a718cee9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#aa9026f658cd8b65272a405c6a718cee9">MEM2MEM</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 14, 1 &gt;</td></tr>
<tr class="memdesc:aa9026f658cd8b65272a405c6a718cee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory to memory mode.  <a href="#aa9026f658cd8b65272a405c6a718cee9">More...</a><br /></td></tr>
<tr class="separator:aa9026f658cd8b65272a405c6a718cee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel configuration register (DMA_CCR) </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a7a583e8076f8dac3a27540df9034065e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#a7a583e8076f8dac3a27540df9034065e">STM32LIB::reg::DMA::CCR5::EN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel enable. </p>

</div>
</div>
<a class="anchor" id="a85990bb35a92acc8355dbb738a12cd15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#a85990bb35a92acc8355dbb738a12cd15">STM32LIB::reg::DMA::CCR5::TCIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer complete interrupt enable. </p>

</div>
</div>
<a class="anchor" id="ad8dcd669fcd8d04d948df88f96660a68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#ad8dcd669fcd8d04d948df88f96660a68">STM32LIB::reg::DMA::CCR5::HTIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Half Transfer interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a7671df9928614a84334a0ce8e043e5f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#a7671df9928614a84334a0ce8e043e5f1">STM32LIB::reg::DMA::CCR5::TEIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer error interrupt enable. </p>

</div>
</div>
<a class="anchor" id="ac54675033d63eac96cc9a7bd91c7e13e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#ac54675033d63eac96cc9a7bd91c7e13e">STM32LIB::reg::DMA::CCR5::DIR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data transfer direction. </p>

</div>
</div>
<a class="anchor" id="a0cd9baa9b426d493afc1127b5abf976a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#a0cd9baa9b426d493afc1127b5abf976a">STM32LIB::reg::DMA::CCR5::CIRC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Circular mode. </p>

</div>
</div>
<a class="anchor" id="aff3c93124134afd2853914c6a4bf0975"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#aff3c93124134afd2853914c6a4bf0975">STM32LIB::reg::DMA::CCR5::PINC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral increment mode. </p>

</div>
</div>
<a class="anchor" id="ad39fc911f0c3d472155fcf6b353869a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#ad39fc911f0c3d472155fcf6b353869a5">STM32LIB::reg::DMA::CCR5::MINC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory increment mode. </p>

</div>
</div>
<a class="anchor" id="a2c20c014025a24000d5d28ca93560887"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#a2c20c014025a24000d5d28ca93560887">STM32LIB::reg::DMA::CCR5::PSIZE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 8, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral size. </p>

</div>
</div>
<a class="anchor" id="a3e9fe3e9ad225d33943eeb08a981da48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#a3e9fe3e9ad225d33943eeb08a981da48">STM32LIB::reg::DMA::CCR5::MSIZE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 10, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory size. </p>

</div>
</div>
<a class="anchor" id="ab73d0158bda6001b004123103fc0188b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#ab73d0158bda6001b004123103fc0188b">STM32LIB::reg::DMA::CCR5::PL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 12, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel Priority level. </p>

</div>
</div>
<a class="anchor" id="aa9026f658cd8b65272a405c6a718cee9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#aa9026f658cd8b65272a405c6a718cee9">STM32LIB::reg::DMA::CCR5::MEM2MEM</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020058, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory to memory mode. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:14 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
