ispEXPERT Compiler Release 2.0.00.17.20.15, May 20 2002 13:06:40


Design Parameters
-----------------

EFFORT:                         MEDIUM (2)
IGNORE_FIXED_PIN:               OFF
MAX_GLB_IN:                     16
MAX_GLB_OUT:                    4
OUTPUT_FORM:                    VERILOG, VHDL
OS_VERSION:                     Windows NT 5.1
PARAM_FILE:                     'c:\documents and settings\micro\my documents\wwerst\ee52\abel\ispxpert'
PIN_FILE:                       'c:\documents and settings\micro\my documents\wwerst\ee52\abel\PLD.xpn'
STRATEGY:                       DELAY
TIMING_ANALYZER:                ON 
USE_GLOBAL_RESET:               ON


Design Specification
--------------------

Design:                         pld
Part:                           ispLSI1016E-100LJ44


ISP:                            ON
ISP_EXCEPT_Y2:                  OFF
PULL:                           UP
SECURITY:                       OFF
Y1_AS_RESET:                    ON
SLOWSLEW:                       OFF


Number of Critical Pins:        0
Number of Free Pins:            6
Number of Locked Pins:          11
Number of Reserved Pins:        0


Input Pins

    Pin Name                Pin Attribute

        MCLK                    LOCK 28, PULLUP
        NCS                     LOCK 25, PULLUP
        NRESET                  LOCK 16, PULLUP
        NWE                     LOCK 26, PULLUP
        RCLK                    LOCK 29, PULLUP


Output Pins

    Pin Name                Pin Attribute

        CAS                     LOCK 19, PULLUP
        C_A_EN                  LOCK 22, PULLUP
        DRAM_WE                 LOCK 20, PULLUP
        NWAIT                   LOCK 27, PULLUP
        RAS                     LOCK 18, PULLUP
        REFRQST                 PULLUP
        R_A_EN                  LOCK 21, PULLUP
        ST0                     PULLUP
        ST1                     PULLUP
        ST2                     PULLUP
        ST3                     PULLUP
        ST4                     PULLUP


Pre-Route Design Statistics
---------------------------

Number of Macrocells:           14
Number of GLBs:                 4
Number of I/Os:                 17
Number of Nets:                 17

Number of Free Inputs:          0
Number of Free Outputs:         6
Number of Free Three-States:    0
Number of Free Bidi's:          0

Number of Locked Input IOCs:    5
Number of Locked DIs:           0
Number of Locked Outputs:       6
Number of Locked Three-States:  0
Number of Locked Bidi's:        0

Number of CRIT Outputs:         0
Number of Global OEs:           0
Number of External Clocks:      0


GLB Utilization (Out of 16):	25%
I/O Utilization (Out of 33):	51%
Net Utilization (Out of 97):	17%


Nets with Fanout of  1:         10
Nets with Fanout of  2:         1
Nets with Fanout of  3:         1
Nets with Fanout of  5:         5

Average Fanout per Net:         2.35


GLBs with  5 Input(s):          2
GLBs with  9 Input(s):          2

Average Inputs per GLB:         7.00


GLBs with  3 Output(s):         2
GLBs with  4 Output(s):         2

Average Outputs per GLB:        3.50


Number of GLB Registers:        6
Number of IOC Registers:        0


Post-Route Design Implementation
--------------------------------

Number of Macrocells:		14
Number of GLBs:			4
Number of IOCs:			17
Number of DIs:			0
Number of GLB Levels:		1


GLB glb00, A1

    5 Input(s)
        (glb03.O2, ST0_PIN, I10), (glb03.O1, ST1_PIN, I9), (glb02.O3, 
        ST2_PIN, I3), (glb03.O0, ST3_PIN, I8), (glb02.O2, 
        ST4_PIN, I2)
    4 Output(s)
        (RAS_PIN, O3), (OR_921, O2), (OR_920, O1), (DEF_919, O0)
    14 Product Term(s)

    Output RAS_PIN

        5 Input(s)
            ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        1 Fanout(s)
            RAS.IR
        5 Product Term(s)
        1 GLB Level(s)

        RAS_PIN = (!ST2_PIN & !ST1_PIN
            # ST4_PIN & !ST2_PIN
            # ST3_PIN & ST4_PIN
            # ST3_PIN & !ST0_PIN & !ST2_PIN
            # ST0_PIN & ST1_PIN & ST2_PIN & !ST3_PIN & !ST4_PIN)

    Output OR_921

        5 Input(s)
            ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        1 Fanout(s)
            R_A_EN.IR
        3 Product Term(s)
        1 GLB Level(s)

        OR_921 = ST1_PIN & !ST0_PIN & !ST4_PIN & !ST2_PIN
            # ST1_PIN & ST3_PIN & !ST4_PIN & !ST2_PIN
            # ST0_PIN & !ST3_PIN & !ST4_PIN & !ST2_PIN & !ST1_PIN

    Output OR_920

        5 Input(s)
            ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        1 Fanout(s)
            DRAM_WE.IR
        2 Product Term(s)
        1 GLB Level(s)

        OR_920 = ST0_PIN & ST2_PIN & ST3_PIN & !ST4_PIN
            # ST1_PIN & ST2_PIN & ST3_PIN & !ST4_PIN

    Output DEF_919

        5 Input(s)
            ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        1 Fanout(s)
            CAS.IR
        4 Product Term(s)
        1 GLB Level(s)

        DEF_919 = (ST1_PIN & ST2_PIN & !ST4_PIN
            # ST2_PIN & ST4_PIN & !ST3_PIN & !ST0_PIN
            # ST0_PIN & ST1_PIN & ST4_PIN & !ST3_PIN & !ST2_PIN)
            $ ST0_PIN & ST2_PIN & !ST3_PIN


GLB glb01, A6

    5 Input(s)
        (glb03.O2, ST0_PIN, I10), (glb03.O1, ST1_PIN, I9), (glb02.O3, 
        ST2_PIN, I3), (glb03.O0, ST3_PIN, I8), (glb02.O2, 
        ST4_PIN, I2)
    3 Output(s)
        (VCC_1033, O2), (REFRQST_PIN, O0), (C_A_EN_PIN, O3)
    5 Product Term(s)

    Output VCC_1033

        0 Input(s)
        1 Fanout(s)
            NWAIT.IR
        0 Product Term(s)
        0 GLB Level(s)

        VCC_1033 = VCC

    Output REFRQST_PIN

        5 Input(s)
            ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        3 Fanout(s)
            glb02.I12, glb03.I7, REFRQST.IR
        0 Product Term(s)
        1 GLB Level(s)

        REFRQST_PIN.D = VCC
        REFRQST_PIN.C = BUF_983
        REFRQST_PIN.R = ST1_PIN & ST3_PIN & ST4_PIN & !ST0_PIN & !ST2_PIN

    Output C_A_EN_PIN

        5 Input(s)
            ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        1 Fanout(s)
            C_A_EN.IR
        4 Product Term(s)
        1 GLB Level(s)

        C_A_EN_PIN = ST4_PIN
            # !ST2_PIN
            # ST3_PIN & !ST0_PIN & !ST1_PIN
            # ST0_PIN & ST1_PIN & !ST3_PIN


Clock GLB glb02, B0

    9 Input(s)
        (MCLK.O, MCLKX, I15), (NRESET.O, NRESETX, I14), (RCLK.O, 
        RCLKX, I7), (glb01.O0, REFRQST_PIN, I12), (glb03.O2, 
        ST0_PIN, I5), (glb03.O1, ST1_PIN, I6), (glb02.O3, 
        ST2_PIN, I17), (glb03.O0, ST3_PIN, I3), (glb02.O2, 
        ST4_PIN, I16)
    4 Output(s)
        (ST4_PIN, O2), (ST2_PIN, O3), (BUF_984, O1), (BUF_983, O0)
    12 Product Term(s)

    Output ST4_PIN

        7 Input(s)
            ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, REFRQST_PIN, NRESETX,
            ST0_PIN
        5 Fanout(s)
            glb00.I2, glb01.I2, glb02.I16, glb03.I9, ST4.IR
        5 Product Term(s)
        1 GLB Level(s)

        ST4_PIN.D = (NRESETX & ST4_PIN & !ST2_PIN & !ST1_PIN
            # NRESETX & ST0_PIN & ST4_PIN & !ST3_PIN
            # NRESETX & ST2_PIN & ST4_PIN & !ST3_PIN
            # NRESETX & REFRQST_PIN & !ST3_PIN & !ST0_PIN & !ST2_PIN
            & !ST1_PIN
            # NRESETX & ST0_PIN & ST1_PIN & ST2_PIN & ST3_PIN & !ST4_PIN
            )
        ST4_PIN.C = BUF_984
        ST4_PIN.R = 
    Output ST2_PIN

        6 Input(s)
            ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, NRESETX, ST0_PIN
        5 Fanout(s)
            glb00.I3, glb01.I3, glb02.I17, glb03.I8, ST2.IR
        6 Product Term(s)
        1 GLB Level(s)

        ST2_PIN.D = (!NRESETX
            # !ST0_PIN & !ST2_PIN
            # !ST2_PIN & !ST1_PIN
            # ST3_PIN & ST4_PIN
            # ST0_PIN & ST1_PIN & ST2_PIN)
            $ VCC
        ST2_PIN.C = BUF_984
        ST2_PIN.R = 
    Output BUF_984

        1 Input(s)
            MCLKX
        2 Fanout(s)
            glb02.CLK2, glb03.CLK2
        1 Product Term(s)
        1 GLB Level(s)

        BUF_984 = MCLKX

    Output BUF_983

        1 Input(s)
            RCLKX
        1 Fanout(s)
            glb01.CLK1
        1 Product Term(s)
        1 GLB Level(s)

        BUF_983 = RCLKX


GLB glb03, B3

    9 Input(s)
        (NCS.O, NCSX, I12), (NRESET.O, NRESETX, I14), (NWE.O, 
        NWEX, I13), (glb01.O0, REFRQST_PIN, I7), (glb03.O2, 
        ST0_PIN, I17), (glb03.O1, ST1_PIN, I16), (glb02.O3, 
        ST2_PIN, I8), (glb03.O0, ST3_PIN, I3), (glb02.O2, 
        ST4_PIN, I9)
    3 Output(s)
        (ST3_PIN, O0), (ST1_PIN, O1), (ST0_PIN, O2)
    18 Product Term(s)

    Output ST3_PIN

        9 Input(s)
            ST3_PIN, NWEX, ST1_PIN, ST4_PIN, ST2_PIN, REFRQST_PIN,
            NRESETX, ST0_PIN, NCSX
        5 Fanout(s)
            glb00.I8, glb01.I8, glb02.I3, glb03.I3, ST3.IR
        6 Product Term(s)
        1 GLB Level(s)

        ST3_PIN.D = (NRESETX & ST3_PIN & !ST0_PIN & !ST4_PIN
            # NRESETX & ST0_PIN & ST1_PIN & ST2_PIN & !ST3_PIN
            # NRESETX & ST3_PIN & ST4_PIN & !ST2_PIN & !ST1_PIN
            # NRESETX & ST2_PIN & ST3_PIN & !ST4_PIN & !ST1_PIN
            # NRESETX & ST1_PIN & ST3_PIN & !ST4_PIN & !ST2_PIN
            # NRESETX & !ST0_PIN & !ST4_PIN & !ST2_PIN & !NCSX & !NWEX
            & !REFRQST_PIN & !ST1_PIN)
        ST3_PIN.C = BUF_984
        ST3_PIN.R = 
    Output ST1_PIN

        9 Input(s)
            ST3_PIN, NWEX, ST1_PIN, ST4_PIN, ST2_PIN, REFRQST_PIN,
            NRESETX, ST0_PIN, NCSX
        5 Fanout(s)
            glb00.I9, glb01.I9, glb02.I6, glb03.I16, ST1.IR
        7 Product Term(s)
        1 GLB Level(s)

        ST1_PIN.D = (NRESETX & ST1_PIN & !ST0_PIN & !ST4_PIN
            # NRESETX & ST0_PIN & !ST3_PIN & !ST1_PIN
            # NRESETX & ST0_PIN & ST4_PIN & !ST2_PIN & !ST1_PIN
            # NRESETX & ST0_PIN & ST2_PIN & !ST4_PIN & !ST1_PIN
            # NRESETX & ST1_PIN & ST2_PIN & !ST3_PIN & !ST0_PIN
            # NRESETX & REFRQST_PIN & !ST3_PIN & !ST0_PIN & !ST4_PIN
            & !ST2_PIN
            # NRESETX & !ST3_PIN & !ST0_PIN & !ST4_PIN & !ST2_PIN & !NCSX
            & !NWEX)
        ST1_PIN.C = BUF_984
        ST1_PIN.R = 
    Output ST0_PIN

        9 Input(s)
            ST3_PIN, NWEX, ST1_PIN, ST4_PIN, ST2_PIN, REFRQST_PIN,
            NRESETX, ST0_PIN, NCSX
        5 Fanout(s)
            glb00.I10, glb01.I10, glb02.I5, glb03.I17, ST0.IR
        5 Product Term(s)
        1 GLB Level(s)

        ST0_PIN.D = (NRESETX & ST2_PIN & ST4_PIN & !ST3_PIN & !ST0_PIN
            # NRESETX & ST4_PIN & !ST0_PIN & !ST2_PIN & !ST1_PIN
            # NCSX & NRESETX & !ST3_PIN & !ST0_PIN & !ST2_PIN
            & !REFRQST_PIN & !ST1_PIN
            # NRESETX & !ST3_PIN & !ST0_PIN & !ST2_PIN & !NWEX
            & !REFRQST_PIN & !ST1_PIN)
            $ NRESETX & !ST0_PIN & !ST4_PIN
        ST0_PIN.C = BUF_984
        ST0_PIN.R = 

Output CAS, IO4

    Input (glb00.O0, DEF_919)

    CAS = !DEF_919


Output C_A_EN, IO7

    Input (glb01.O3, C_A_EN_PIN)

    C_A_EN = C_A_EN_PIN


Output DRAM_WE, IO5

    Input (glb00.O1, OR_920)

    DRAM_WE = !OR_920


Input MCLK, IO11

    Output MCLKX
        1 Fanout(s)
            glb02.I15


Input NCS, IO8

    Output NCSX
        1 Fanout(s)
            glb03.I12


Input NRESET, IO1

    Output NRESETX
        2 Fanout(s)
            glb02.I14, glb03.I14


Output NWAIT, IO10

    Input (glb01.O2, VCC_1033)

    NWAIT = VCC_1033


Input NWE, IO9

    Output NWEX
        1 Fanout(s)
            glb03.I13


Output RAS, IO3

    Input (glb00.O3, RAS_PIN)

    RAS = RAS_PIN


Input RCLK, IO12

    Output RCLKX
        1 Fanout(s)
            glb02.I7


Output REFRQST, IO0

    Input (glb01.O0, REFRQST_PIN)

    REFRQST = REFRQST_PIN


Output R_A_EN, IO6

    Input (glb00.O2, OR_921)

    R_A_EN = !OR_921


Output ST0, IO22

    Input (glb03.O2, ST0_PIN)

    ST0 = ST0_PIN


Output ST1, IO17

    Input (glb03.O1, ST1_PIN)

    ST1 = ST1_PIN


Output ST2, IO19

    Input (glb02.O3, ST2_PIN)

    ST2 = ST2_PIN


Output ST3, IO16

    Input (glb03.O0, ST3_PIN)

    ST3 = ST3_PIN


Output ST4, IO18

    Input (glb02.O2, ST4_PIN)

    ST4 = ST4_PIN


Clock Assignments

    Net Name		    Clock Assignment

        BUF_983                 Internal CLK1
        BUF_984                 Internal CLK2


GLB and GLB Output Statistics

    GLB Name, Location      GLB Statistics          GLB Output Statistics
    GLB Output Name         Ins, Outs, PTs          Ins, FOs, PTs, Levels, PTSABP

        glb00, A1                5,  4, 14          
            DEF_919                                      5,  1,  4,  1, -   
            OR_920                                       5,  1,  2,  1, 4PT 
            OR_921                                       5,  1,  3,  1, 4PT 
            RAS_PIN                                      5,  1,  5,  1, -   

        glb01, A6                5,  3,  5          
            C_A_EN_PIN                                   5,  1,  4,  1, 4PT 
            REFRQST_PIN                                  5,  3,  0,  1, -   
            VCC_1033                                     0,  1,  0,  0, -   

        glb02, B0                9,  4, 12          
            BUF_983                                      1,  1,  1,  1, 1PT 
            BUF_984                                      1,  2,  1,  1, 1PT 
            ST2_PIN                                      6,  5,  6,  1, -   
            ST4_PIN                                      7,  5,  5,  1, -   

        glb03, B3                9,  3, 18          
            ST0_PIN                                      9,  5,  5,  1, -   
            ST1_PIN                                      9,  5,  7,  1, -   
            ST3_PIN                                      9,  5,  6,  1, -   


Pin Assignments

    Pin Name                Pin Assignment          Pin Type, Pin Attribute

        REFRQST                 15                      Output, PULLUP
        NRESET                  16                      Input, PULLUP
        RAS                     18                      Output, PULLUP
        CAS                     19                      Output, PULLUP
        DRAM_WE                 20                      Output, PULLUP
        R_A_EN                  21                      Output, PULLUP
        C_A_EN                  22                      Output, PULLUP
        NCS                     25                      Input, PULLUP
        NWE                     26                      Input, PULLUP
        NWAIT                   27                      Output, PULLUP
        MCLK                    28                      Input, PULLUP
        RCLK                    29                      Input, PULLUP
        ST3                     37                      Output, PULLUP
        ST1                     38                      Output, PULLUP
        ST4                     39                      Output, PULLUP
        ST2                     40                      Output, PULLUP
        ST0                     43                      Output, PULLUP


Design process management completed successfully
