GR0040/GR0041 Documentation References (Curated)

Last reviewed: 2026-02-04

This list is the "source material" set for the baseline documentation in `documentation/`.

1) Project sources (local, authoritative for this repo)
- RTL (source of truth for behavior): `srcs/*.v`
- Testbenches: `sim/*.v`
- Toolchain: `tools/assembler.py`, `tools/abi.inc`
- Baseline report: `docs/report/docs.tex`, `docs/report/docs-implementation.tex`

2) Original architecture reference (historical)
- Gray's GR0040 paper referenced by `docs.tex` (ResearchGate link in document summary).
  - Use it for historical context; treat current RTL as the authoritative contract.

3) Vendor documentation (FPGA implementation + timing closure)
- AMD/Xilinx Vivado user guides (UG901/UG903/UG904/UG906/UG908/UG949).
  - See `pipeline/references.md` for URLs and rationale.

4) Architecture/pipeline fundamentals
- Hennessy/Patterson and Harris/Harris texts (pipeline + hazards + precise interrupts).
  - See `pipeline/references.md`.

5) Tool references (simulation + waves + lint)
- Icarus Verilog (iverilog): https://steveicarus.github.io/iverilog/
- GTKWave: https://gtkwave.sourceforge.net/
- Verilator (lint/sim): https://verilator.org/guide/latest/
- Verible (lint/format): https://github.com/chipsalliance/verible