\hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source}{}\doxysection{RCCEx LPUART1 Clock Source}
\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source}\index{RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabc6a5d2f62ea463b7dee3e07d4de1de5}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SRDPCLK4}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabed023a11092add20f286d81ef1118d3}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PCLK4}}~\mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabc6a5d2f62ea463b7dee3e07d4de1de5}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SRDPCLK4}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gab0aa42f8be2a5e9d6a4d3fad8b4ba1ed}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+D3\+PCLK1}}~\mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabc6a5d2f62ea463b7dee3e07d4de1de5}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SRDPCLK4}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gab61aaa04caaf1a51d14698578c86ac6d}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PLL2}}~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+0
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_ga8b09c48c67f59eb78c11b714d54f1e02}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PLL3}}~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+1
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gacbe5b8226a6804b33af9409d3de4986d}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+HSI}}~(RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+1)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_ga93f8bebe1b4f3434794beb18549fad6d}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+CSI}}~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+2
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+LSE}}~(RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+2 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+0)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_ga93f8bebe1b4f3434794beb18549fad6d}\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_ga93f8bebe1b4f3434794beb18549fad6d}} 
\index{RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}!RCC\_LPUART1CLKSOURCE\_CSI@{RCC\_LPUART1CLKSOURCE\_CSI}}
\index{RCC\_LPUART1CLKSOURCE\_CSI@{RCC\_LPUART1CLKSOURCE\_CSI}!RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_LPUART1CLKSOURCE\_CSI}{RCC\_LPUART1CLKSOURCE\_CSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+CSI~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+2}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00773}{773}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gab0aa42f8be2a5e9d6a4d3fad8b4ba1ed}\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gab0aa42f8be2a5e9d6a4d3fad8b4ba1ed}} 
\index{RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}!RCC\_LPUART1CLKSOURCE\_D3PCLK1@{RCC\_LPUART1CLKSOURCE\_D3PCLK1}}
\index{RCC\_LPUART1CLKSOURCE\_D3PCLK1@{RCC\_LPUART1CLKSOURCE\_D3PCLK1}!RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_LPUART1CLKSOURCE\_D3PCLK1}{RCC\_LPUART1CLKSOURCE\_D3PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+D3\+PCLK1~\mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabc6a5d2f62ea463b7dee3e07d4de1de5}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SRDPCLK4}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00769}{769}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gacbe5b8226a6804b33af9409d3de4986d}\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gacbe5b8226a6804b33af9409d3de4986d}} 
\index{RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}!RCC\_LPUART1CLKSOURCE\_HSI@{RCC\_LPUART1CLKSOURCE\_HSI}}
\index{RCC\_LPUART1CLKSOURCE\_HSI@{RCC\_LPUART1CLKSOURCE\_HSI}!RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_LPUART1CLKSOURCE\_HSI}{RCC\_LPUART1CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+HSI~(RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+1)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00772}{772}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0}\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0}} 
\index{RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}!RCC\_LPUART1CLKSOURCE\_LSE@{RCC\_LPUART1CLKSOURCE\_LSE}}
\index{RCC\_LPUART1CLKSOURCE\_LSE@{RCC\_LPUART1CLKSOURCE\_LSE}!RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_LPUART1CLKSOURCE\_LSE}{RCC\_LPUART1CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+LSE~(RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+2 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+0)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00774}{774}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabed023a11092add20f286d81ef1118d3}\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabed023a11092add20f286d81ef1118d3}} 
\index{RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}!RCC\_LPUART1CLKSOURCE\_PCLK4@{RCC\_LPUART1CLKSOURCE\_PCLK4}}
\index{RCC\_LPUART1CLKSOURCE\_PCLK4@{RCC\_LPUART1CLKSOURCE\_PCLK4}!RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_LPUART1CLKSOURCE\_PCLK4}{RCC\_LPUART1CLKSOURCE\_PCLK4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PCLK4~\mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabc6a5d2f62ea463b7dee3e07d4de1de5}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SRDPCLK4}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00768}{768}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gab61aaa04caaf1a51d14698578c86ac6d}\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gab61aaa04caaf1a51d14698578c86ac6d}} 
\index{RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}!RCC\_LPUART1CLKSOURCE\_PLL2@{RCC\_LPUART1CLKSOURCE\_PLL2}}
\index{RCC\_LPUART1CLKSOURCE\_PLL2@{RCC\_LPUART1CLKSOURCE\_PLL2}!RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_LPUART1CLKSOURCE\_PLL2}{RCC\_LPUART1CLKSOURCE\_PLL2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PLL2~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+0}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00770}{770}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_ga8b09c48c67f59eb78c11b714d54f1e02}\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_ga8b09c48c67f59eb78c11b714d54f1e02}} 
\index{RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}!RCC\_LPUART1CLKSOURCE\_PLL3@{RCC\_LPUART1CLKSOURCE\_PLL3}}
\index{RCC\_LPUART1CLKSOURCE\_PLL3@{RCC\_LPUART1CLKSOURCE\_PLL3}!RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_LPUART1CLKSOURCE\_PLL3}{RCC\_LPUART1CLKSOURCE\_PLL3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PLL3~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPUART1\+SEL\+\_\+1}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00771}{771}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabc6a5d2f62ea463b7dee3e07d4de1de5}\label{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabc6a5d2f62ea463b7dee3e07d4de1de5}} 
\index{RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}!RCC\_LPUART1CLKSOURCE\_SRDPCLK4@{RCC\_LPUART1CLKSOURCE\_SRDPCLK4}}
\index{RCC\_LPUART1CLKSOURCE\_SRDPCLK4@{RCC\_LPUART1CLKSOURCE\_SRDPCLK4}!RCCEx LPUART1 Clock Source@{RCCEx LPUART1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_LPUART1CLKSOURCE\_SRDPCLK4}{RCC\_LPUART1CLKSOURCE\_SRDPCLK4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SRDPCLK4~(0x00000000U)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00766}{766}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

