

================================================================
== Vivado HLS Report for 'cache_update'
================================================================
* Date:           Sat Nov 30 21:04:46 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.069 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4721|     4721| 47.210 us | 47.210 us |  4721|  4721|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1     |     4720|     4720|       590|          -|          -|     8|    no    |
        | + CACHE_UPDATE_LOOP_2    |      588|      588|        98|          -|          -|     6|    no    |
        |  ++ CACHE_UPDATE_LOOP_3  |       96|       96|         2|          -|          -|    48|    no    |
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:242]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %CACHE_UPDATE_LOOP_1_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.30ns)   --->   "%icmp_ln242 = icmp eq i4 %i_0, -8" [./layer.h:242]   --->   Operation 8 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [./layer.h:242]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln242, label %4, label %CACHE_UPDATE_LOOP_1_begin" [./layer.h:242]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1823) nounwind" [./layer.h:243]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1823)" [./layer.h:243]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i4 %i_0 to i7" [./layer.h:245]   --->   Operation 14 'zext' 'zext_ln245' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_91 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i_0, i2 0)" [./layer.h:245]   --->   Operation 15 'bitconcatenate' 'tmp_91' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln245_1 = zext i6 %tmp_91 to i7" [./layer.h:245]   --->   Operation 16 'zext' 'zext_ln245_1' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%add_ln245 = add i7 %zext_ln245, %zext_ln245_1" [./layer.h:245]   --->   Operation 17 'add' 'add_ln245' <Predicate = (!icmp_ln242)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_92 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [./layer.h:245]   --->   Operation 18 'bitconcatenate' 'tmp_92' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %tmp_92 to i8" [./layer.h:245]   --->   Operation 19 'zext' 'zext_ln203' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_93 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)" [./layer.h:245]   --->   Operation 20 'bitconcatenate' 'tmp_93' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i5 %tmp_93 to i8" [./layer.h:245]   --->   Operation 21 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%sub_ln203 = sub i8 %zext_ln203, %zext_ln203_10" [./layer.h:245]   --->   Operation 22 'sub' 'sub_ln203' <Predicate = (!icmp_ln242)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i8 %sub_ln203 to i9" [./layer.h:245]   --->   Operation 23 'sext' 'sext_ln203' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_94 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i_0, i6 0)" [./layer.h:245]   --->   Operation 24 'bitconcatenate' 'tmp_94' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_0, i4 0)" [./layer.h:245]   --->   Operation 25 'bitconcatenate' 'tmp_95' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln245_2 = zext i8 %tmp_95 to i10" [./layer.h:245]   --->   Operation 26 'zext' 'zext_ln245_2' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%sub_ln245 = sub i10 %tmp_94, %zext_ln245_2" [./layer.h:245]   --->   Operation 27 'sub' 'sub_ln245' <Predicate = (!icmp_ln242)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:243]   --->   Operation 28 'br' <Predicate = (!icmp_ln242)> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [./layer.h:246]   --->   Operation 29 'ret' <Predicate = (icmp_ln242)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.59>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %CACHE_UPDATE_LOOP_1_begin ], [ %j, %CACHE_UPDATE_LOOP_2_end ]"   --->   Operation 30 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln243 = icmp eq i3 %j_0, -2" [./layer.h:243]   --->   Operation 31 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 32 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [./layer.h:243]   --->   Operation 33 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln243, label %CACHE_UPDATE_LOOP_1_end, label %CACHE_UPDATE_LOOP_2_begin" [./layer.h:243]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1824) nounwind" [./layer.h:244]   --->   Operation 35 'specloopname' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1824)" [./layer.h:244]   --->   Operation 36 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln245_3 = zext i3 %j_0 to i9" [./layer.h:245]   --->   Operation 37 'zext' 'zext_ln245_3' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln245_4 = zext i3 %j_0 to i7" [./layer.h:245]   --->   Operation 38 'zext' 'zext_ln245_4' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.87ns)   --->   "%add_ln245_1 = add i7 %add_ln245, %zext_ln245_4" [./layer.h:245]   --->   Operation 39 'add' 'add_ln245_1' <Predicate = (!icmp_ln243)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln245 = trunc i7 %add_ln245_1 to i6" [./layer.h:245]   --->   Operation 40 'trunc' 'trunc_ln245' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln245, i6 0)" [./layer.h:245]   --->   Operation 41 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_110 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln245_1, i4 0)" [./layer.h:245]   --->   Operation 42 'bitconcatenate' 'tmp_110' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln245_5 = zext i11 %tmp_110 to i12" [./layer.h:245]   --->   Operation 43 'zext' 'zext_ln245_5' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.54ns)   --->   "%sub_ln245_1 = sub i12 %p_shl7_cast, %zext_ln245_5" [./layer.h:245]   --->   Operation 44 'sub' 'sub_ln245_1' <Predicate = (!icmp_ln243)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.91ns)   --->   "%add_ln203 = add i9 %sext_ln203, %zext_ln245_3" [./layer.h:245]   --->   Operation 45 'add' 'add_ln203' <Predicate = (!icmp_ln243)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i9 %add_ln203 to i7" [./layer.h:245]   --->   Operation 46 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln203, i6 0)" [./layer.h:245]   --->   Operation 47 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %add_ln203, i4 0)" [./layer.h:245]   --->   Operation 48 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.67ns)   --->   "%sub_ln203_4 = sub i13 %p_shl5_cast, %p_shl6_cast" [./layer.h:245]   --->   Operation 49 'sub' 'sub_ln203_4' <Predicate = (!icmp_ln243)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.13ns)   --->   "%icmp_ln245 = icmp eq i3 %j_0, -3" [./layer.h:245]   --->   Operation 50 'icmp' 'icmp_ln245' <Predicate = (!icmp_ln243)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:244]   --->   Operation 51 'br' <Predicate = (!icmp_ln243)> <Delay = 1.76>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1823, i32 %tmp)" [./layer.h:245]   --->   Operation 52 'specregionend' 'empty_108' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:242]   --->   Operation 53 'br' <Predicate = (icmp_ln243)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%k_0 = phi i6 [ 0, %CACHE_UPDATE_LOOP_2_begin ], [ %k, %_ifconv ]"   --->   Operation 54 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.42ns)   --->   "%icmp_ln244 = icmp eq i6 %k_0, -16" [./layer.h:244]   --->   Operation 55 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 56 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.82ns)   --->   "%k = add i6 %k_0, 1" [./layer.h:244]   --->   Operation 57 'add' 'k' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln244, label %CACHE_UPDATE_LOOP_2_end, label %_ifconv" [./layer.h:244]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln245_6 = zext i6 %k_0 to i10" [./layer.h:245]   --->   Operation 59 'zext' 'zext_ln245_6' <Predicate = (!icmp_ln244 & icmp_ln245)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln245_7 = zext i6 %k_0 to i13" [./layer.h:245]   --->   Operation 60 'zext' 'zext_ln245_7' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln245_8 = zext i6 %k_0 to i12" [./layer.h:245]   --->   Operation 61 'zext' 'zext_ln245_8' <Predicate = (!icmp_ln244 & !icmp_ln245)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.54ns)   --->   "%add_ln245_2 = add i12 %sub_ln245_1, %zext_ln245_8" [./layer.h:245]   --->   Operation 62 'add' 'add_ln245_2' <Predicate = (!icmp_ln244 & !icmp_ln245)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln245_9 = zext i12 %add_ln245_2 to i64" [./layer.h:245]   --->   Operation 63 'zext' 'zext_ln245_9' <Predicate = (!icmp_ln244 & !icmp_ln245)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%cache_in_V_addr = getelementptr [1920 x i40]* %cache_in_V, i64 0, i64 %zext_ln245_9" [./layer.h:245]   --->   Operation 64 'getelementptr' 'cache_in_V_addr' <Predicate = (!icmp_ln244 & !icmp_ln245)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.67ns)   --->   "%add_ln203_4 = add i13 %sub_ln203_4, %zext_ln245_7" [./layer.h:245]   --->   Operation 65 'add' 'add_ln203_4' <Predicate = (!icmp_ln244)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.73ns)   --->   "%add_ln245_3 = add i10 %sub_ln245, %zext_ln245_6" [./layer.h:245]   --->   Operation 66 'add' 'add_ln245_3' <Predicate = (!icmp_ln244 & icmp_ln245)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln245 = sext i10 %add_ln245_3 to i64" [./layer.h:245]   --->   Operation 67 'sext' 'sext_ln245' <Predicate = (!icmp_ln244 & icmp_ln245)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%update_0_V_addr = getelementptr [384 x i40]* %update_0_V, i64 0, i64 %sext_ln245" [./layer.h:245]   --->   Operation 68 'getelementptr' 'update_0_V_addr' <Predicate = (!icmp_ln244 & icmp_ln245)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%update_0_V_load = load i40* %update_0_V_addr, align 8" [./layer.h:245]   --->   Operation 69 'load' 'update_0_V_load' <Predicate = (!icmp_ln244 & icmp_ln245)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 2304> <RAM>
ST_4 : Operation 70 [2/2] (3.25ns)   --->   "%cache_in_V_load = load i40* %cache_in_V_addr, align 8" [./layer.h:245]   --->   Operation 70 'load' 'cache_in_V_load' <Predicate = (!icmp_ln244 & !icmp_ln245)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 2304> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1824, i32 %tmp_s)" [./layer.h:245]   --->   Operation 71 'specregionend' 'empty_107' <Predicate = (icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:243]   --->   Operation 72 'br' <Predicate = (icmp_ln244)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.06>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1825) nounwind" [./layer.h:245]   --->   Operation 73 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i13 %add_ln203_4 to i64" [./layer.h:245]   --->   Operation 74 'zext' 'zext_ln203_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%cache_out_V_addr = getelementptr [2304 x i40]* %cache_out_V, i64 0, i64 %zext_ln203_11" [./layer.h:245]   --->   Operation 75 'getelementptr' 'cache_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%update_0_V_load = load i40* %update_0_V_addr, align 8" [./layer.h:245]   --->   Operation 76 'load' 'update_0_V_load' <Predicate = (icmp_ln245)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 2304> <RAM>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%cache_in_V_load = load i40* %cache_in_V_addr, align 8" [./layer.h:245]   --->   Operation 77 'load' 'cache_in_V_load' <Predicate = (!icmp_ln245)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 2304> <RAM>
ST_5 : Operation 78 [1/1] (1.56ns)   --->   "%select_ln245 = select i1 %icmp_ln245, i40 %update_0_V_load, i40 %cache_in_V_load" [./layer.h:245]   --->   Operation 78 'select' 'select_ln245' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (3.25ns)   --->   "store i40 %select_ln245, i40* %cache_out_V_addr, align 8" [./layer.h:245]   --->   Operation 79 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 2304> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:244]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./layer.h:242) [6]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:242) [6]  (0 ns)
	'sub' operation ('sub_ln203', ./layer.h:245) [22]  (1.87 ns)

 <State 3>: 3.59ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./layer.h:243) [30]  (0 ns)
	'add' operation ('add_ln203', ./layer.h:245) [46]  (1.92 ns)
	'sub' operation ('sub_ln203_4', ./layer.h:245) [50]  (1.68 ns)

 <State 4>: 4.98ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ./layer.h:244) [54]  (0 ns)
	'add' operation ('add_ln245_3', ./layer.h:245) [70]  (1.73 ns)
	'getelementptr' operation ('update_0_V_addr', ./layer.h:245) [72]  (0 ns)
	'load' operation ('update_0_V_load', ./layer.h:245) on array 'update_0_V' [73]  (3.25 ns)

 <State 5>: 8.07ns
The critical path consists of the following:
	'load' operation ('update_0_V_load', ./layer.h:245) on array 'update_0_V' [73]  (3.25 ns)
	'select' operation ('select_ln245', ./layer.h:245) [75]  (1.56 ns)
	'store' operation ('store_ln245', ./layer.h:245) of variable 'select_ln245', ./layer.h:245 on array 'cache_out_V' [76]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
