#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Sep  8 15:46:42 2020
# Process ID: 3904
# Current directory: D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab3_Assignment/ECE3300L_Lab3_Assignment.runs/synth_1
# Command line: vivado.exe -log AdderFPGAInterface.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AdderFPGAInterface.tcl
# Log file: D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab3_Assignment/ECE3300L_Lab3_Assignment.runs/synth_1/AdderFPGAInterface.vds
# Journal file: D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab3_Assignment/ECE3300L_Lab3_Assignment.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AdderFPGAInterface.tcl -notrace
