Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ccf092ed21da407e98953aa95c994e5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divClk
Compiling module xil_defaultlib.Exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pcAdd4
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.IfIdReg
Compiling module xil_defaultlib.hazardDetect
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib._reg
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.EquJudge
Compiling module xil_defaultlib.addBranch
Compiling module xil_defaultlib.jr_gate
Compiling module xil_defaultlib.mux(width=1)
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.IdExReg
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.AluControl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemReg
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.MemWbReg
Compiling module xil_defaultlib.smg
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
