fifo36x512.v,verilog,xil_defaultlib,../../../ip/fifo36x512/sim/fifo36x512.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
