<?xml version="1.0" encoding="UTF-8"?><device><name>MSP430F1611</name><size>2</size><resetValue>0</resetValue><access>read-write</access><peripherals><peripheral><name>SPECIAL_FUNCTION</name><description>Special Function</description><baseAddress>0</baseAddress><registers><register><name>IE1</name><description>Interrupt Enable 1</description><addressOffset>0</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>WDTIE</name><description>WDTIE</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OFIE</name><description>OFIE</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>NMIIE</name><description>NMIIE</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ACCVIE</name><description>ACCVIE</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>URXIE0</name><description>URXIE0</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UTXIE0</name><description>UTXIE0</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>IE2</name><description>Interrupt Enable 2</description><addressOffset>1</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>URXIE1</name><description>URXIE1</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UTXIE1</name><description>UTXIE1</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>IFG1</name><description>Interrupt Flag 1</description><addressOffset>2</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>WDTIFG</name><description>WDTIFG</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OFIFG</name><description>OFIFG</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>NMIIFG</name><description>NMIIFG</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>URXIFG0</name><description>URXIFG0</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UTXIFG0</name><description>UTXIFG0</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>IFG2</name><description>Interrupt Flag 2</description><addressOffset>3</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>URXIFG1</name><description>URXIFG1</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UTXIFG1</name><description>UTXIFG1</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ME1</name><description>Module Enable 1</description><addressOffset>4</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>URXE0</name><description>URXE0</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UTXE0</name><description>UTXE0</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ME2</name><description>Module Enable 2</description><addressOffset>5</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>URXE1</name><description>URXE1</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>UTXE1</name><description>UTXE1</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>PORT_3_4</name><description>Port 3/4</description><baseAddress>24</baseAddress><registers><register><name>P3IN</name><description>Port 3 Input</description><addressOffset>0</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P3OUT</name><description>Port 3 Output</description><addressOffset>1</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P3DIR</name><description>Port 3 Direction</description><addressOffset>2</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P3SEL</name><description>Port 3 Selection</description><addressOffset>3</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P4IN</name><description>Port 4 Input</description><addressOffset>4</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P4OUT</name><description>Port 4 Output</description><addressOffset>5</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P4DIR</name><description>Port 4 Direction</description><addressOffset>6</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P4SEL</name><description>Port 4 Selection</description><addressOffset>7</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register></registers></peripheral><peripheral><name>PORT_1_2</name><description>Port 1/2</description><baseAddress>32</baseAddress><registers><register><name>P1IN</name><description>Port 1 Input</description><addressOffset>0</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P1OUT</name><description>Port 1 Output</description><addressOffset>1</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P1DIR</name><description>Port 1 Direction</description><addressOffset>2</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P1IFG</name><description>Port 1 Interrupt Flag</description><addressOffset>3</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P1IES</name><description>Port 1 Interrupt Edge Select</description><addressOffset>4</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P1IE</name><description>Port 1 Interrupt Enable</description><addressOffset>5</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P1SEL</name><description>Port 1 Selection</description><addressOffset>6</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P2IN</name><description>Port 2 Input</description><addressOffset>8</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P2OUT</name><description>Port 2 Output</description><addressOffset>9</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P2DIR</name><description>Port 2 Direction</description><addressOffset>10</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P2IFG</name><description>Port 2 Interrupt Flag</description><addressOffset>11</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P2IES</name><description>Port 2 Interrupt Edge Select</description><addressOffset>12</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P2IE</name><description>Port 2 Interrupt Enable</description><addressOffset>13</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P2SEL</name><description>Port 2 Selection</description><addressOffset>14</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register></registers></peripheral><peripheral><name>PORT_5_6</name><description>Port 5/6</description><baseAddress>48</baseAddress><registers><register><name>P5IN</name><description>Port 5 Input</description><addressOffset>0</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P5OUT</name><description>Port 5 Output</description><addressOffset>1</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P5DIR</name><description>Port 5 Direction</description><addressOffset>2</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P5SEL</name><description>Port 5 Selection</description><addressOffset>3</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P6IN</name><description>Port 6 Input</description><addressOffset>4</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P6OUT</name><description>Port 6 Output</description><addressOffset>5</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P6DIR</name><description>Port 6 Direction</description><addressOffset>6</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>P6SEL</name><description>Port 6 Selection</description><addressOffset>7</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>P0</name><description>P0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P1</name><description>P1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2</name><description>P2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P3</name><description>P3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P4</name><description>P4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P5</name><description>P5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P6</name><description>P6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P7</name><description>P7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register></registers></peripheral><peripheral><name>USART_0_I2C_MODE</name><description>USART 0  I2C Mode</description><baseAddress>80</baseAddress><registers><register><name>I2CIE</name><description>I2C Interrupt Enable</description><addressOffset>0</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>ALIE</name><description>Arbitration lost</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>NACKIE</name><description>No acknowledge</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OAIE</name><description>Own address</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ARDYIE</name><description>Access ready (opeation complete)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RXRDYIE</name><description>Receive ready (data received)</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TXRDYIE</name><description>Transmit ready (transmit register empty)</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GCIE</name><description>General call</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>STTIE</name><description>Start condition</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>I2CIFG</name><description>I2C Interrupt Flag</description><addressOffset>1</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>ALIFG</name><description>Arbitration lost</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>NACKIFG</name><description>No acknowledge</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OAIFG</name><description>Own address</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ARDYIFG</name><description>Access ready (opeation complete)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RXRDYIFG</name><description>Receive ready (data received)</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TXRDYIFG</name><description>Transmit ready (transmit register empty)</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>GCIFG</name><description>General call</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>STTIFG</name><description>Start condition</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>I2CNDAT</name><description>I2C Data Count</description><addressOffset>2</addressOffset><size>8</size><resetMask>255</resetMask></register><register><name>U0CTL_I2C</name><description>USART 0 Control I2C</description><addressOffset>32</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>I2CEN</name><description>I2C enable</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MST</name><description>I2C master</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYNC</name><description>USART synchronous/asynchronous</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LISTEN</name><description>Loopback</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>XA</name><description>I2C extended addressing</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2C</name><description>USART I2C</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TXDMAEN</name><description>Transmit DMA enable</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RXDMAEN</name><description>Receive DMA enable</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>I2CTCTL</name><description>I2C Transfer Control</description><addressOffset>33</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>I2CSTT</name><description>Start bit</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2CSTP</name><description>Stop bit</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2CSTB</name><description>Start byte mode</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2CTRX</name><description>Transmit</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2CSSEL</name><description>Clock select bit 0</description><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>I2CSSEL_0</name><description>I2C clock select 0: UCLK</description><value>0</value></enumeratedValue><enumeratedValue><name>I2CSSEL_1</name><description>I2C clock select 1: ACLK</description><value>1</value></enumeratedValue><enumeratedValue><name>I2CSSEL_2</name><description>I2C clock select 2: SMCLK</description><value>2</value></enumeratedValue><enumeratedValue><name>I2CSSEL_3</name><description>I2C clock select 3: SMCLK</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>I2CRM</name><description>Repeat mode</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2CWORD</name><description>Word data mode</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>I2CDCTL</name><description>I2C Data Control</description><addressOffset>34</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>I2CBB</name><description>Bus busy</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2CRXOVR</name><description>Receiver overrun</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2CTXUDF</name><description>Transmit underflow</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2CSBD</name><description>Received byte</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2CSCLLOW</name><description>SCL being held low</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>I2CBUSY</name><description>I2C Busy Flag</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>I2CPSC</name><description>I2C Pre-scaler</description><addressOffset>35</addressOffset><size>8</size><resetMask>255</resetMask></register><register><name>I2CSCLH</name><description>I2C SCL High</description><addressOffset>36</addressOffset><size>8</size><resetMask>255</resetMask></register><register><name>I2CSCLL</name><description>I2C SCL Low</description><addressOffset>37</addressOffset><size>8</size><resetMask>255</resetMask></register><register><name>I2CDRB</name><description>I2C Data for Byte access</description><addressOffset>38</addressOffset><size>8</size><resetMask>255</resetMask></register><register><name>I2COA</name><description>I2C Own Address</description><addressOffset>200</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>I2CSA</name><description>I2C Slave Address</description><addressOffset>202</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>I2CIV</name><description>I2C Interrupt Vector</description><addressOffset>204</addressOffset><size>16</size><resetMask>65535</resetMask></register></registers></peripheral><peripheral><name>SUPPLY_VOLTAGE_SUPERVISOR</name><description>Supply Voltage Supervisor</description><baseAddress>84</baseAddress><registers><register><name>SVSCTL</name><description>SVS Control</description><addressOffset>1</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>SVSFG</name><description>SVS Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSOP</name><description>SVS output (read only)</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SVSON</name><description>Switches the SVS on/off</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PORON</name><description>Enable POR Generation if Low Voltage</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>VLD0</name><description>VLD0</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>VLD1</name><description>VLD1</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>VLD2</name><description>VLD2</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>VLD3</name><description>VLD3</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register></registers></peripheral><peripheral><name>SYSTEM_CLOCK</name><description>System Clock</description><baseAddress>86</baseAddress><registers><register><name>DCOCTL</name><description>DCO Clock Frequency Control</description><addressOffset>0</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>MOD0</name><description>Modulation Bit 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MOD1</name><description>Modulation Bit 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MOD2</name><description>Modulation Bit 2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MOD3</name><description>Modulation Bit 3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MOD4</name><description>Modulation Bit 4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DCO0</name><description>DCO Select Bit 0</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DCO1</name><description>DCO Select Bit 1</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DCO2</name><description>DCO Select Bit 2</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>BCSCTL1</name><description>Basic Clock System Control 1</description><addressOffset>1</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>RSEL0</name><description>Range Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RSEL1</name><description>Range Select Bit 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RSEL2</name><description>Range Select Bit 2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>XT5V</name><description>XT5V should always be reset</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DIVA</name><description>ACLK Divider 0</description><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DIVA_0</name><description>ACLK Divider 0: /1</description><value>0</value></enumeratedValue><enumeratedValue><name>DIVA_1</name><description>ACLK Divider 1: /2</description><value>1</value></enumeratedValue><enumeratedValue><name>DIVA_2</name><description>ACLK Divider 2: /4</description><value>2</value></enumeratedValue><enumeratedValue><name>DIVA_3</name><description>ACLK Divider 3: /8</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>XTS</name><description>LFXTCLK 0:Low Freq. / 1: High Freq.</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>XT2OFF</name><description>Enable XT2CLK</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>BCSCTL2</name><description>Basic Clock System Control 2</description><addressOffset>2</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>DCOR</name><description>Enable External Resistor : 1</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DIVS</name><description>SMCLK Divider 0</description><bitOffset>1</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DIVS_0</name><description>SMCLK Divider 0: /1</description><value>0</value></enumeratedValue><enumeratedValue><name>DIVS_1</name><description>SMCLK Divider 1: /2</description><value>1</value></enumeratedValue><enumeratedValue><name>DIVS_2</name><description>SMCLK Divider 2: /4</description><value>2</value></enumeratedValue><enumeratedValue><name>DIVS_3</name><description>SMCLK Divider 3: /8</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>SELS</name><description>SMCLK Source Select 0:DCOCLK / 1:XT2CLK/LFXTCLK</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DIVM</name><description>MCLK Divider 0</description><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DIVM_0</name><description>MCLK Divider 0: /1</description><value>0</value></enumeratedValue><enumeratedValue><name>DIVM_1</name><description>MCLK Divider 1: /2</description><value>1</value></enumeratedValue><enumeratedValue><name>DIVM_2</name><description>MCLK Divider 2: /4</description><value>2</value></enumeratedValue><enumeratedValue><name>DIVM_3</name><description>MCLK Divider 3: /8</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>SELM</name><description>MCLK Source Select 0</description><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SELM_0</name><description>MCLK Source Select 0: DCOCLK</description><value>0</value></enumeratedValue><enumeratedValue><name>SELM_1</name><description>MCLK Source Select 1: DCOCLK</description><value>1</value></enumeratedValue><enumeratedValue><name>SELM_2</name><description>MCLK Source Select 2: XT2CLK/LFXTCLK</description><value>2</value></enumeratedValue><enumeratedValue><name>SELM_3</name><description>MCLK Source Select 3: LFXTCLK</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register></registers></peripheral><peripheral><name>COMPARATOR_A</name><description>Comparator A</description><baseAddress>88</baseAddress><registers><register><name>CACTL1</name><description>Comparator A Control 1</description><addressOffset>1</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>CAIFG</name><description>Comp. A Interrupt Flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CAIE</name><description>Comp. A Interrupt Enable</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CAIES</name><description>Comp. A Int. Edge Select: 0:rising / 1:falling</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CAON</name><description>Comp. A enable</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CAREF</name><description>Comp. A Internal Reference Select 0</description><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CAREF_0</name><description>Comp. A Int. Ref. Select 0 : Off</description><value>0</value></enumeratedValue><enumeratedValue><name>CAREF_1</name><description>Comp. A Int. Ref. Select 1 : 0.25*Vcc</description><value>1</value></enumeratedValue><enumeratedValue><name>CAREF_2</name><description>Comp. A Int. Ref. Select 2 : 0.5*Vcc</description><value>2</value></enumeratedValue><enumeratedValue><name>CAREF_3</name><description>Comp. A Int. Ref. Select 3 : Vt</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CARSEL</name><description>Comp. A Internal Reference Enable</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CAEX</name><description>Comp. A Exchange Inputs</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>CACTL2</name><description>Comparator A Control 2</description><addressOffset>2</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>CAOUT</name><description>Comp. A Output</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CAF</name><description>Comp. A Enable Output Filter</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2CA0</name><description>Comp. A Connect External Signal to CA0 : 1</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>P2CA1</name><description>Comp. A Connect External Signal to CA1 : 1</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CACTL24</name><description>CACTL24</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CACTL25</name><description>CACTL25</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CACTL26</name><description>CACTL26</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CACTL27</name><description>CACTL27</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>CAPD</name><description>Comparator A Port Disable</description><addressOffset>3</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>CAPD0</name><description>Comp. A Disable Input Buffer of Port Register .0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CAPD1</name><description>Comp. A Disable Input Buffer of Port Register .1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CAPD2</name><description>Comp. A Disable Input Buffer of Port Register .2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CAPD3</name><description>Comp. A Disable Input Buffer of Port Register .3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CAPD4</name><description>Comp. A Disable Input Buffer of Port Register .4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CAPD5</name><description>Comp. A Disable Input Buffer of Port Register .5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CAPD6</name><description>Comp. A Disable Input Buffer of Port Register .6</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CAPD7</name><description>Comp. A Disable Input Buffer of Port Register .7</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register></registers></peripheral><peripheral><name>USART_0_UART_SPI_MODE</name><description>USART 0  UART/SPI Mode</description><baseAddress>112</baseAddress><registers><register><name>U0CTL</name><description>USART 0 Control</description><addressOffset>0</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>SWRST</name><description>USART Software Reset</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MM</name><description>Master Mode off/on</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYNC</name><description>UART / SPI mode</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LISTEN</name><description>Listen mode</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CHAR</name><description>Data 0:7-bits / 1:8-bits</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPB</name><description>Stop Bits 0:one / 1: two</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PEV</name><description>Parity 0:odd / 1:even</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PENA</name><description>Parity enable</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>U0TCTL</name><description>USART 0 Transmit Control</description><addressOffset>1</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>TXEPT</name><description>TX Buffer empty</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>STC</name><description>SPI: STC enable 0:on / 1:off</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TXWAKE</name><description>TX Wake up mode</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>URXSE</name><description>Receive Start edge select</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SSEL0</name><description>Clock Source Select 0</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SSEL1</name><description>Clock Source Select 1</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CKPL</name><description>Clock Polarity</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CKPH</name><description>SPI: Clock Phase</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>U0RCTL</name><description>USART 0 Receive Control</description><addressOffset>2</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>RXERR</name><description>RX Error Error</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RXWAKE</name><description>RX Wake up detect</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>URXWIE</name><description>RX Wake up interrupt enable</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>URXEIE</name><description>RX Error interrupt enable</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>BRK</name><description>Break detected</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OE</name><description>Overrun Error</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PE</name><description>Parity Error</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FE</name><description>Frame Error</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>U0MCTL</name><description>USART 0 Modulation Control</description><addressOffset>3</addressOffset><size>8</size><resetMask>255</resetMask></register><register><name>U0BR0</name><description>USART 0 Baud Rate 0</description><addressOffset>4</addressOffset><size>8</size><resetMask>255</resetMask></register><register><name>U0BR1</name><description>USART 0 Baud Rate 1</description><addressOffset>5</addressOffset><size>8</size><resetMask>255</resetMask></register><register><name>U0RXBUF</name><description>USART 0 Receive Buffer</description><addressOffset>6</addressOffset><size>8</size><resetMask>255</resetMask></register><register><name>U0TXBUF</name><description>USART 0 Transmit Buffer</description><addressOffset>7</addressOffset><size>8</size><resetMask>255</resetMask></register></registers></peripheral><peripheral><name>USART_1</name><description>USART 1</description><baseAddress>120</baseAddress><registers><register><name>U1CTL</name><description>USART 1 Control</description><addressOffset>0</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>SWRST</name><description>USART Software Reset</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MM</name><description>Master Mode off/on</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SYNC</name><description>UART / SPI mode</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LISTEN</name><description>Listen mode</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CHAR</name><description>Data 0:7-bits / 1:8-bits</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SPB</name><description>Stop Bits 0:one / 1: two</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PEV</name><description>Parity 0:odd / 1:even</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PENA</name><description>Parity enable</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>U1TCTL</name><description>USART 1 Transmit Control</description><addressOffset>1</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>TXEPT</name><description>TX Buffer empty</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>STC</name><description>SPI: STC enable 0:on / 1:off</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TXWAKE</name><description>TX Wake up mode</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>URXSE</name><description>Receive Start edge select</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SSEL0</name><description>Clock Source Select 0</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SSEL1</name><description>Clock Source Select 1</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CKPL</name><description>Clock Polarity</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CKPH</name><description>SPI: Clock Phase</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>U1RCTL</name><description>USART 1 Receive Control</description><addressOffset>2</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>RXERR</name><description>RX Error Error</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>RXWAKE</name><description>RX Wake up detect</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>URXWIE</name><description>RX Wake up interrupt enable</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>URXEIE</name><description>RX Error interrupt enable</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>BRK</name><description>Break detected</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OE</name><description>Overrun Error</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>PE</name><description>Parity Error</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FE</name><description>Frame Error</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields><writeConstraint><range><minimum>0</minimum><maximum>255</maximum></range></writeConstraint></register><register><name>U1MCTL</name><description>USART 1 Modulation Control</description><addressOffset>3</addressOffset><size>8</size><resetMask>255</resetMask></register><register><name>U1BR0</name><description>USART 1 Baud Rate 0</description><addressOffset>4</addressOffset><size>8</size><resetMask>255</resetMask></register><register><name>U1BR1</name><description>USART 1 Baud Rate 1</description><addressOffset>5</addressOffset><size>8</size><resetMask>255</resetMask></register><register><name>U1RXBUF</name><description>USART 1 Receive Buffer</description><addressOffset>6</addressOffset><size>8</size><resetMask>255</resetMask></register><register><name>U1TXBUF</name><description>USART 1 Transmit Buffer</description><addressOffset>7</addressOffset><size>8</size><resetMask>255</resetMask></register></registers></peripheral><peripheral><name>ADC12</name><description>ADC12</description><baseAddress>128</baseAddress><registers><register><name>ADC12MCTL0</name><description>ADC12 Memory Control 0</description><addressOffset>0</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>INCH</name><description>ADC12 Input Channel Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>INCH_0</name><description>ADC12 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>INCH_1</name><description>ADC12 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>INCH_2</name><description>ADC12 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>INCH_3</name><description>ADC12 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>INCH_4</name><description>ADC12 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>INCH_5</name><description>ADC12 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>INCH_6</name><description>ADC12 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>INCH_7</name><description>ADC12 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>INCH_8</name><description>ADC12 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>INCH_9</name><description>ADC12 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>INCH_10</name><description>ADC12 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>INCH_11</name><description>ADC12 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>INCH_12</name><description>ADC12 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>INCH_13</name><description>ADC12 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>INCH_14</name><description>ADC12 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>INCH_15</name><description>ADC12 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SREF</name><description>ADC12 Select Reference Bit 0</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SREF_0</name><description>ADC12 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SREF_1</name><description>ADC12 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SREF_2</name><description>ADC12 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SREF_3</name><description>ADC12 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SREF_4</name><description>ADC12 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SREF_5</name><description>ADC12 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SREF_6</name><description>ADC12 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SREF_7</name><description>ADC12 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>EOS</name><description>ADC12 End of Sequence</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC12MCTL1</name><description>ADC12 Memory Control 1</description><addressOffset>1</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>INCH</name><description>ADC12 Input Channel Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>INCH_0</name><description>ADC12 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>INCH_1</name><description>ADC12 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>INCH_2</name><description>ADC12 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>INCH_3</name><description>ADC12 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>INCH_4</name><description>ADC12 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>INCH_5</name><description>ADC12 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>INCH_6</name><description>ADC12 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>INCH_7</name><description>ADC12 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>INCH_8</name><description>ADC12 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>INCH_9</name><description>ADC12 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>INCH_10</name><description>ADC12 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>INCH_11</name><description>ADC12 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>INCH_12</name><description>ADC12 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>INCH_13</name><description>ADC12 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>INCH_14</name><description>ADC12 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>INCH_15</name><description>ADC12 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SREF</name><description>ADC12 Select Reference Bit 0</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SREF_0</name><description>ADC12 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SREF_1</name><description>ADC12 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SREF_2</name><description>ADC12 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SREF_3</name><description>ADC12 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SREF_4</name><description>ADC12 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SREF_5</name><description>ADC12 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SREF_6</name><description>ADC12 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SREF_7</name><description>ADC12 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>EOS</name><description>ADC12 End of Sequence</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC12MCTL2</name><description>ADC12 Memory Control 2</description><addressOffset>2</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>INCH</name><description>ADC12 Input Channel Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>INCH_0</name><description>ADC12 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>INCH_1</name><description>ADC12 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>INCH_2</name><description>ADC12 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>INCH_3</name><description>ADC12 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>INCH_4</name><description>ADC12 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>INCH_5</name><description>ADC12 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>INCH_6</name><description>ADC12 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>INCH_7</name><description>ADC12 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>INCH_8</name><description>ADC12 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>INCH_9</name><description>ADC12 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>INCH_10</name><description>ADC12 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>INCH_11</name><description>ADC12 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>INCH_12</name><description>ADC12 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>INCH_13</name><description>ADC12 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>INCH_14</name><description>ADC12 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>INCH_15</name><description>ADC12 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SREF</name><description>ADC12 Select Reference Bit 0</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SREF_0</name><description>ADC12 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SREF_1</name><description>ADC12 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SREF_2</name><description>ADC12 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SREF_3</name><description>ADC12 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SREF_4</name><description>ADC12 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SREF_5</name><description>ADC12 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SREF_6</name><description>ADC12 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SREF_7</name><description>ADC12 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>EOS</name><description>ADC12 End of Sequence</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC12MCTL3</name><description>ADC12 Memory Control 3</description><addressOffset>3</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>INCH</name><description>ADC12 Input Channel Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>INCH_0</name><description>ADC12 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>INCH_1</name><description>ADC12 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>INCH_2</name><description>ADC12 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>INCH_3</name><description>ADC12 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>INCH_4</name><description>ADC12 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>INCH_5</name><description>ADC12 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>INCH_6</name><description>ADC12 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>INCH_7</name><description>ADC12 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>INCH_8</name><description>ADC12 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>INCH_9</name><description>ADC12 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>INCH_10</name><description>ADC12 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>INCH_11</name><description>ADC12 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>INCH_12</name><description>ADC12 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>INCH_13</name><description>ADC12 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>INCH_14</name><description>ADC12 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>INCH_15</name><description>ADC12 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SREF</name><description>ADC12 Select Reference Bit 0</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SREF_0</name><description>ADC12 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SREF_1</name><description>ADC12 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SREF_2</name><description>ADC12 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SREF_3</name><description>ADC12 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SREF_4</name><description>ADC12 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SREF_5</name><description>ADC12 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SREF_6</name><description>ADC12 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SREF_7</name><description>ADC12 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>EOS</name><description>ADC12 End of Sequence</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC12MCTL4</name><description>ADC12 Memory Control 4</description><addressOffset>4</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>INCH</name><description>ADC12 Input Channel Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>INCH_0</name><description>ADC12 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>INCH_1</name><description>ADC12 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>INCH_2</name><description>ADC12 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>INCH_3</name><description>ADC12 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>INCH_4</name><description>ADC12 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>INCH_5</name><description>ADC12 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>INCH_6</name><description>ADC12 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>INCH_7</name><description>ADC12 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>INCH_8</name><description>ADC12 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>INCH_9</name><description>ADC12 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>INCH_10</name><description>ADC12 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>INCH_11</name><description>ADC12 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>INCH_12</name><description>ADC12 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>INCH_13</name><description>ADC12 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>INCH_14</name><description>ADC12 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>INCH_15</name><description>ADC12 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SREF</name><description>ADC12 Select Reference Bit 0</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SREF_0</name><description>ADC12 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SREF_1</name><description>ADC12 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SREF_2</name><description>ADC12 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SREF_3</name><description>ADC12 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SREF_4</name><description>ADC12 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SREF_5</name><description>ADC12 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SREF_6</name><description>ADC12 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SREF_7</name><description>ADC12 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>EOS</name><description>ADC12 End of Sequence</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC12MCTL5</name><description>ADC12 Memory Control 5</description><addressOffset>5</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>INCH</name><description>ADC12 Input Channel Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>INCH_0</name><description>ADC12 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>INCH_1</name><description>ADC12 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>INCH_2</name><description>ADC12 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>INCH_3</name><description>ADC12 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>INCH_4</name><description>ADC12 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>INCH_5</name><description>ADC12 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>INCH_6</name><description>ADC12 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>INCH_7</name><description>ADC12 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>INCH_8</name><description>ADC12 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>INCH_9</name><description>ADC12 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>INCH_10</name><description>ADC12 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>INCH_11</name><description>ADC12 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>INCH_12</name><description>ADC12 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>INCH_13</name><description>ADC12 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>INCH_14</name><description>ADC12 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>INCH_15</name><description>ADC12 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SREF</name><description>ADC12 Select Reference Bit 0</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SREF_0</name><description>ADC12 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SREF_1</name><description>ADC12 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SREF_2</name><description>ADC12 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SREF_3</name><description>ADC12 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SREF_4</name><description>ADC12 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SREF_5</name><description>ADC12 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SREF_6</name><description>ADC12 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SREF_7</name><description>ADC12 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>EOS</name><description>ADC12 End of Sequence</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC12MCTL6</name><description>ADC12 Memory Control 6</description><addressOffset>6</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>INCH</name><description>ADC12 Input Channel Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>INCH_0</name><description>ADC12 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>INCH_1</name><description>ADC12 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>INCH_2</name><description>ADC12 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>INCH_3</name><description>ADC12 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>INCH_4</name><description>ADC12 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>INCH_5</name><description>ADC12 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>INCH_6</name><description>ADC12 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>INCH_7</name><description>ADC12 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>INCH_8</name><description>ADC12 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>INCH_9</name><description>ADC12 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>INCH_10</name><description>ADC12 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>INCH_11</name><description>ADC12 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>INCH_12</name><description>ADC12 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>INCH_13</name><description>ADC12 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>INCH_14</name><description>ADC12 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>INCH_15</name><description>ADC12 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SREF</name><description>ADC12 Select Reference Bit 0</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SREF_0</name><description>ADC12 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SREF_1</name><description>ADC12 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SREF_2</name><description>ADC12 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SREF_3</name><description>ADC12 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SREF_4</name><description>ADC12 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SREF_5</name><description>ADC12 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SREF_6</name><description>ADC12 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SREF_7</name><description>ADC12 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>EOS</name><description>ADC12 End of Sequence</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC12MCTL7</name><description>ADC12 Memory Control 7</description><addressOffset>7</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>INCH</name><description>ADC12 Input Channel Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>INCH_0</name><description>ADC12 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>INCH_1</name><description>ADC12 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>INCH_2</name><description>ADC12 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>INCH_3</name><description>ADC12 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>INCH_4</name><description>ADC12 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>INCH_5</name><description>ADC12 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>INCH_6</name><description>ADC12 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>INCH_7</name><description>ADC12 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>INCH_8</name><description>ADC12 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>INCH_9</name><description>ADC12 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>INCH_10</name><description>ADC12 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>INCH_11</name><description>ADC12 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>INCH_12</name><description>ADC12 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>INCH_13</name><description>ADC12 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>INCH_14</name><description>ADC12 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>INCH_15</name><description>ADC12 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SREF</name><description>ADC12 Select Reference Bit 0</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SREF_0</name><description>ADC12 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SREF_1</name><description>ADC12 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SREF_2</name><description>ADC12 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SREF_3</name><description>ADC12 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SREF_4</name><description>ADC12 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SREF_5</name><description>ADC12 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SREF_6</name><description>ADC12 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SREF_7</name><description>ADC12 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>EOS</name><description>ADC12 End of Sequence</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC12MCTL8</name><description>ADC12 Memory Control 8</description><addressOffset>8</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>INCH</name><description>ADC12 Input Channel Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>INCH_0</name><description>ADC12 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>INCH_1</name><description>ADC12 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>INCH_2</name><description>ADC12 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>INCH_3</name><description>ADC12 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>INCH_4</name><description>ADC12 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>INCH_5</name><description>ADC12 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>INCH_6</name><description>ADC12 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>INCH_7</name><description>ADC12 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>INCH_8</name><description>ADC12 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>INCH_9</name><description>ADC12 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>INCH_10</name><description>ADC12 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>INCH_11</name><description>ADC12 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>INCH_12</name><description>ADC12 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>INCH_13</name><description>ADC12 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>INCH_14</name><description>ADC12 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>INCH_15</name><description>ADC12 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SREF</name><description>ADC12 Select Reference Bit 0</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SREF_0</name><description>ADC12 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SREF_1</name><description>ADC12 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SREF_2</name><description>ADC12 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SREF_3</name><description>ADC12 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SREF_4</name><description>ADC12 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SREF_5</name><description>ADC12 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SREF_6</name><description>ADC12 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SREF_7</name><description>ADC12 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>EOS</name><description>ADC12 End of Sequence</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC12MCTL9</name><description>ADC12 Memory Control 9</description><addressOffset>9</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>INCH</name><description>ADC12 Input Channel Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>INCH_0</name><description>ADC12 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>INCH_1</name><description>ADC12 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>INCH_2</name><description>ADC12 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>INCH_3</name><description>ADC12 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>INCH_4</name><description>ADC12 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>INCH_5</name><description>ADC12 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>INCH_6</name><description>ADC12 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>INCH_7</name><description>ADC12 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>INCH_8</name><description>ADC12 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>INCH_9</name><description>ADC12 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>INCH_10</name><description>ADC12 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>INCH_11</name><description>ADC12 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>INCH_12</name><description>ADC12 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>INCH_13</name><description>ADC12 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>INCH_14</name><description>ADC12 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>INCH_15</name><description>ADC12 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SREF</name><description>ADC12 Select Reference Bit 0</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SREF_0</name><description>ADC12 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SREF_1</name><description>ADC12 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SREF_2</name><description>ADC12 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SREF_3</name><description>ADC12 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SREF_4</name><description>ADC12 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SREF_5</name><description>ADC12 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SREF_6</name><description>ADC12 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SREF_7</name><description>ADC12 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>EOS</name><description>ADC12 End of Sequence</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC12MCTL10</name><description>ADC12 Memory Control 10</description><addressOffset>10</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>INCH</name><description>ADC12 Input Channel Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>INCH_0</name><description>ADC12 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>INCH_1</name><description>ADC12 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>INCH_2</name><description>ADC12 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>INCH_3</name><description>ADC12 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>INCH_4</name><description>ADC12 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>INCH_5</name><description>ADC12 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>INCH_6</name><description>ADC12 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>INCH_7</name><description>ADC12 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>INCH_8</name><description>ADC12 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>INCH_9</name><description>ADC12 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>INCH_10</name><description>ADC12 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>INCH_11</name><description>ADC12 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>INCH_12</name><description>ADC12 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>INCH_13</name><description>ADC12 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>INCH_14</name><description>ADC12 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>INCH_15</name><description>ADC12 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SREF</name><description>ADC12 Select Reference Bit 0</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SREF_0</name><description>ADC12 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SREF_1</name><description>ADC12 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SREF_2</name><description>ADC12 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SREF_3</name><description>ADC12 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SREF_4</name><description>ADC12 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SREF_5</name><description>ADC12 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SREF_6</name><description>ADC12 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SREF_7</name><description>ADC12 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>EOS</name><description>ADC12 End of Sequence</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC12MCTL11</name><description>ADC12 Memory Control 11</description><addressOffset>11</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>INCH</name><description>ADC12 Input Channel Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>INCH_0</name><description>ADC12 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>INCH_1</name><description>ADC12 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>INCH_2</name><description>ADC12 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>INCH_3</name><description>ADC12 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>INCH_4</name><description>ADC12 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>INCH_5</name><description>ADC12 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>INCH_6</name><description>ADC12 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>INCH_7</name><description>ADC12 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>INCH_8</name><description>ADC12 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>INCH_9</name><description>ADC12 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>INCH_10</name><description>ADC12 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>INCH_11</name><description>ADC12 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>INCH_12</name><description>ADC12 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>INCH_13</name><description>ADC12 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>INCH_14</name><description>ADC12 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>INCH_15</name><description>ADC12 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SREF</name><description>ADC12 Select Reference Bit 0</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SREF_0</name><description>ADC12 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SREF_1</name><description>ADC12 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SREF_2</name><description>ADC12 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SREF_3</name><description>ADC12 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SREF_4</name><description>ADC12 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SREF_5</name><description>ADC12 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SREF_6</name><description>ADC12 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SREF_7</name><description>ADC12 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>EOS</name><description>ADC12 End of Sequence</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC12MCTL12</name><description>ADC12 Memory Control 12</description><addressOffset>12</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>INCH</name><description>ADC12 Input Channel Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>INCH_0</name><description>ADC12 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>INCH_1</name><description>ADC12 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>INCH_2</name><description>ADC12 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>INCH_3</name><description>ADC12 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>INCH_4</name><description>ADC12 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>INCH_5</name><description>ADC12 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>INCH_6</name><description>ADC12 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>INCH_7</name><description>ADC12 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>INCH_8</name><description>ADC12 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>INCH_9</name><description>ADC12 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>INCH_10</name><description>ADC12 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>INCH_11</name><description>ADC12 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>INCH_12</name><description>ADC12 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>INCH_13</name><description>ADC12 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>INCH_14</name><description>ADC12 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>INCH_15</name><description>ADC12 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SREF</name><description>ADC12 Select Reference Bit 0</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SREF_0</name><description>ADC12 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SREF_1</name><description>ADC12 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SREF_2</name><description>ADC12 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SREF_3</name><description>ADC12 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SREF_4</name><description>ADC12 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SREF_5</name><description>ADC12 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SREF_6</name><description>ADC12 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SREF_7</name><description>ADC12 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>EOS</name><description>ADC12 End of Sequence</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC12MCTL13</name><description>ADC12 Memory Control 13</description><addressOffset>13</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>INCH</name><description>ADC12 Input Channel Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>INCH_0</name><description>ADC12 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>INCH_1</name><description>ADC12 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>INCH_2</name><description>ADC12 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>INCH_3</name><description>ADC12 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>INCH_4</name><description>ADC12 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>INCH_5</name><description>ADC12 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>INCH_6</name><description>ADC12 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>INCH_7</name><description>ADC12 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>INCH_8</name><description>ADC12 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>INCH_9</name><description>ADC12 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>INCH_10</name><description>ADC12 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>INCH_11</name><description>ADC12 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>INCH_12</name><description>ADC12 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>INCH_13</name><description>ADC12 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>INCH_14</name><description>ADC12 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>INCH_15</name><description>ADC12 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SREF</name><description>ADC12 Select Reference Bit 0</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SREF_0</name><description>ADC12 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SREF_1</name><description>ADC12 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SREF_2</name><description>ADC12 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SREF_3</name><description>ADC12 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SREF_4</name><description>ADC12 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SREF_5</name><description>ADC12 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SREF_6</name><description>ADC12 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SREF_7</name><description>ADC12 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>EOS</name><description>ADC12 End of Sequence</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC12MCTL14</name><description>ADC12 Memory Control 14</description><addressOffset>14</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>INCH</name><description>ADC12 Input Channel Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>INCH_0</name><description>ADC12 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>INCH_1</name><description>ADC12 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>INCH_2</name><description>ADC12 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>INCH_3</name><description>ADC12 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>INCH_4</name><description>ADC12 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>INCH_5</name><description>ADC12 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>INCH_6</name><description>ADC12 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>INCH_7</name><description>ADC12 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>INCH_8</name><description>ADC12 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>INCH_9</name><description>ADC12 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>INCH_10</name><description>ADC12 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>INCH_11</name><description>ADC12 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>INCH_12</name><description>ADC12 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>INCH_13</name><description>ADC12 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>INCH_14</name><description>ADC12 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>INCH_15</name><description>ADC12 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SREF</name><description>ADC12 Select Reference Bit 0</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SREF_0</name><description>ADC12 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SREF_1</name><description>ADC12 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SREF_2</name><description>ADC12 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SREF_3</name><description>ADC12 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SREF_4</name><description>ADC12 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SREF_5</name><description>ADC12 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SREF_6</name><description>ADC12 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SREF_7</name><description>ADC12 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>EOS</name><description>ADC12 End of Sequence</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC12MCTL15</name><description>ADC12 Memory Control 15</description><addressOffset>15</addressOffset><size>8</size><resetMask>255</resetMask><fields><field><name>INCH</name><description>ADC12 Input Channel Select Bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>INCH_0</name><description>ADC12 Input Channel 0</description><value>0</value></enumeratedValue><enumeratedValue><name>INCH_1</name><description>ADC12 Input Channel 1</description><value>1</value></enumeratedValue><enumeratedValue><name>INCH_2</name><description>ADC12 Input Channel 2</description><value>2</value></enumeratedValue><enumeratedValue><name>INCH_3</name><description>ADC12 Input Channel 3</description><value>3</value></enumeratedValue><enumeratedValue><name>INCH_4</name><description>ADC12 Input Channel 4</description><value>4</value></enumeratedValue><enumeratedValue><name>INCH_5</name><description>ADC12 Input Channel 5</description><value>5</value></enumeratedValue><enumeratedValue><name>INCH_6</name><description>ADC12 Input Channel 6</description><value>6</value></enumeratedValue><enumeratedValue><name>INCH_7</name><description>ADC12 Input Channel 7</description><value>7</value></enumeratedValue><enumeratedValue><name>INCH_8</name><description>ADC12 Input Channel 8</description><value>8</value></enumeratedValue><enumeratedValue><name>INCH_9</name><description>ADC12 Input Channel 9</description><value>9</value></enumeratedValue><enumeratedValue><name>INCH_10</name><description>ADC12 Input Channel 10</description><value>10</value></enumeratedValue><enumeratedValue><name>INCH_11</name><description>ADC12 Input Channel 11</description><value>11</value></enumeratedValue><enumeratedValue><name>INCH_12</name><description>ADC12 Input Channel 12</description><value>12</value></enumeratedValue><enumeratedValue><name>INCH_13</name><description>ADC12 Input Channel 13</description><value>13</value></enumeratedValue><enumeratedValue><name>INCH_14</name><description>ADC12 Input Channel 14</description><value>14</value></enumeratedValue><enumeratedValue><name>INCH_15</name><description>ADC12 Input Channel 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SREF</name><description>ADC12 Select Reference Bit 0</description><bitOffset>4</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SREF_0</name><description>ADC12 Select Reference 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SREF_1</name><description>ADC12 Select Reference 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SREF_2</name><description>ADC12 Select Reference 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SREF_3</name><description>ADC12 Select Reference 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SREF_4</name><description>ADC12 Select Reference 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SREF_5</name><description>ADC12 Select Reference 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SREF_6</name><description>ADC12 Select Reference 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SREF_7</name><description>ADC12 Select Reference 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>EOS</name><description>ADC12 End of Sequence</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>ADC12MEM0</name><description>ADC12 Conversion Memory 0</description><addressOffset>192</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12MEM1</name><description>ADC12 Conversion Memory 1</description><addressOffset>194</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12MEM2</name><description>ADC12 Conversion Memory 2</description><addressOffset>196</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12MEM3</name><description>ADC12 Conversion Memory 3</description><addressOffset>198</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12MEM4</name><description>ADC12 Conversion Memory 4</description><addressOffset>200</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12MEM5</name><description>ADC12 Conversion Memory 5</description><addressOffset>202</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12MEM6</name><description>ADC12 Conversion Memory 6</description><addressOffset>204</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12MEM7</name><description>ADC12 Conversion Memory 7</description><addressOffset>206</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12MEM8</name><description>ADC12 Conversion Memory 8</description><addressOffset>208</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12MEM9</name><description>ADC12 Conversion Memory 9</description><addressOffset>210</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12MEM10</name><description>ADC12 Conversion Memory 10</description><addressOffset>212</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12MEM11</name><description>ADC12 Conversion Memory 11</description><addressOffset>214</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12MEM12</name><description>ADC12 Conversion Memory 12</description><addressOffset>216</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12MEM13</name><description>ADC12 Conversion Memory 13</description><addressOffset>218</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12MEM14</name><description>ADC12 Conversion Memory 14</description><addressOffset>220</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12MEM15</name><description>ADC12 Conversion Memory 15</description><addressOffset>222</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12CTL0</name><description>ADC12 Control 0</description><addressOffset>288</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>ADC12SC</name><description>ADC12 Start Conversion</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ENC</name><description>ADC12 Enable Conversion</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC12TOVIE</name><description>ADC12 Timer Overflow interrupt enable</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC12OVIE</name><description>ADC12 Overflow interrupt enable</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ADC12ON</name><description>ADC12 On/enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>REFON</name><description>ADC12 Reference on</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>REF2_5V</name><description>ADC12 Ref 0:1.5V / 1:2.5V</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MSC</name><description>ADC12 Multiple SampleConversion</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SHT0</name><description>ADC12 Sample Hold 0 Select 0</description><bitOffset>8</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SHT0_0</name><description>ADC12 Sample Hold 0 Select Bit: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SHT0_1</name><description>ADC12 Sample Hold 0 Select Bit: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SHT0_2</name><description>ADC12 Sample Hold 0 Select Bit: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SHT0_3</name><description>ADC12 Sample Hold 0 Select Bit: 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SHT0_4</name><description>ADC12 Sample Hold 0 Select Bit: 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SHT0_5</name><description>ADC12 Sample Hold 0 Select Bit: 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SHT0_6</name><description>ADC12 Sample Hold 0 Select Bit: 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SHT0_7</name><description>ADC12 Sample Hold 0 Select Bit: 7</description><value>7</value></enumeratedValue><enumeratedValue><name>SHT0_8</name><description>ADC12 Sample Hold 0 Select Bit: 8</description><value>8</value></enumeratedValue><enumeratedValue><name>SHT0_9</name><description>ADC12 Sample Hold 0 Select Bit: 9</description><value>9</value></enumeratedValue><enumeratedValue><name>SHT0_10</name><description>ADC12 Sample Hold 0 Select Bit: 10</description><value>10</value></enumeratedValue><enumeratedValue><name>SHT0_11</name><description>ADC12 Sample Hold 0 Select Bit: 11</description><value>11</value></enumeratedValue><enumeratedValue><name>SHT0_12</name><description>ADC12 Sample Hold 0 Select Bit: 12</description><value>12</value></enumeratedValue><enumeratedValue><name>SHT0_13</name><description>ADC12 Sample Hold 0 Select Bit: 13</description><value>13</value></enumeratedValue><enumeratedValue><name>SHT0_14</name><description>ADC12 Sample Hold 0 Select Bit: 14</description><value>14</value></enumeratedValue><enumeratedValue><name>SHT0_15</name><description>ADC12 Sample Hold 0 Select Bit: 15</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>SHT1</name><description>ADC12 Sample Hold 0 Select 0</description><bitOffset>12</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SHT1_0</name><description>ADC12 Sample Hold 1 Select Bit: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SHT1_1</name><description>ADC12 Sample Hold 1 Select Bit: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SHT1_2</name><description>ADC12 Sample Hold 1 Select Bit: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SHT1_3</name><description>ADC12 Sample Hold 1 Select Bit: 3</description><value>3</value></enumeratedValue><enumeratedValue><name>SHT1_4</name><description>ADC12 Sample Hold 1 Select Bit: 4</description><value>4</value></enumeratedValue><enumeratedValue><name>SHT1_5</name><description>ADC12 Sample Hold 1 Select Bit: 5</description><value>5</value></enumeratedValue><enumeratedValue><name>SHT1_6</name><description>ADC12 Sample Hold 1 Select Bit: 6</description><value>6</value></enumeratedValue><enumeratedValue><name>SHT1_7</name><description>ADC12 Sample Hold 1 Select Bit: 7</description><value>7</value></enumeratedValue><enumeratedValue><name>SHT1_8</name><description>ADC12 Sample Hold 1 Select Bit: 8</description><value>8</value></enumeratedValue><enumeratedValue><name>SHT1_9</name><description>ADC12 Sample Hold 1 Select Bit: 9</description><value>9</value></enumeratedValue><enumeratedValue><name>SHT1_10</name><description>ADC12 Sample Hold 1 Select Bit: 10</description><value>10</value></enumeratedValue><enumeratedValue><name>SHT1_11</name><description>ADC12 Sample Hold 1 Select Bit: 11</description><value>11</value></enumeratedValue><enumeratedValue><name>SHT1_12</name><description>ADC12 Sample Hold 1 Select Bit: 12</description><value>12</value></enumeratedValue><enumeratedValue><name>SHT1_13</name><description>ADC12 Sample Hold 1 Select Bit: 13</description><value>13</value></enumeratedValue><enumeratedValue><name>SHT1_14</name><description>ADC12 Sample Hold 1 Select Bit: 14</description><value>14</value></enumeratedValue><enumeratedValue><name>SHT1_15</name><description>ADC12 Sample Hold 1 Select Bit: 15</description><value>15</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>ADC12CTL1</name><description>ADC12 Control 1</description><addressOffset>290</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>ADC12BUSY</name><description>ADC12 Busy</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CONSEQ</name><description>ADC12 Conversion Sequence Select 0</description><bitOffset>1</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CONSEQ_0</name><description>ADC12 Conversion Sequence Select: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>CONSEQ_1</name><description>ADC12 Conversion Sequence Select: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>CONSEQ_2</name><description>ADC12 Conversion Sequence Select: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>CONSEQ_3</name><description>ADC12 Conversion Sequence Select: 3</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>ADC12SSEL</name><description>ADC12 Clock Source Select 0</description><bitOffset>3</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>ADC12SSEL_0</name><description>ADC12 Clock Source Select: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>ADC12SSEL_1</name><description>ADC12 Clock Source Select: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>ADC12SSEL_2</name><description>ADC12 Clock Source Select: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>ADC12SSEL_3</name><description>ADC12 Clock Source Select: 3</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>ADC12DIV</name><description>ADC12 Clock Divider Select 0</description><bitOffset>5</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>ADC12DIV_0</name><description>ADC12 Clock Divider Select: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>ADC12DIV_1</name><description>ADC12 Clock Divider Select: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>ADC12DIV_2</name><description>ADC12 Clock Divider Select: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>ADC12DIV_3</name><description>ADC12 Clock Divider Select: 3</description><value>3</value></enumeratedValue><enumeratedValue><name>ADC12DIV_4</name><description>ADC12 Clock Divider Select: 4</description><value>4</value></enumeratedValue><enumeratedValue><name>ADC12DIV_5</name><description>ADC12 Clock Divider Select: 5</description><value>5</value></enumeratedValue><enumeratedValue><name>ADC12DIV_6</name><description>ADC12 Clock Divider Select: 6</description><value>6</value></enumeratedValue><enumeratedValue><name>ADC12DIV_7</name><description>ADC12 Clock Divider Select: 7</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>ISSH</name><description>ADC12 Invert Sample Hold Signal</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SHP</name><description>ADC12 Sample/Hold Pulse Mode</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SHS</name><description>ADC12 Sample/Hold Source 0</description><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>SHS_0</name><description>ADC12 Sample/Hold Source: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>SHS_1</name><description>ADC12 Sample/Hold Source: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>SHS_2</name><description>ADC12 Sample/Hold Source: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>SHS_3</name><description>ADC12 Sample/Hold Source: 3</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CSTARTADD</name><description>ADC12 Conversion Start Address 0</description><bitOffset>12</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CSTARTADD_0</name><description>ADC12 Conversion Start Address: 0</description><value>0</value></enumeratedValue><enumeratedValue><name>CSTARTADD_1</name><description>ADC12 Conversion Start Address: 1</description><value>1</value></enumeratedValue><enumeratedValue><name>CSTARTADD_2</name><description>ADC12 Conversion Start Address: 2</description><value>2</value></enumeratedValue><enumeratedValue><name>CSTARTADD_3</name><description>ADC12 Conversion Start Address: 3</description><value>3</value></enumeratedValue><enumeratedValue><name>CSTARTADD_4</name><description>ADC12 Conversion Start Address: 4</description><value>4</value></enumeratedValue><enumeratedValue><name>CSTARTADD_5</name><description>ADC12 Conversion Start Address: 5</description><value>5</value></enumeratedValue><enumeratedValue><name>CSTARTADD_6</name><description>ADC12 Conversion Start Address: 6</description><value>6</value></enumeratedValue><enumeratedValue><name>CSTARTADD_7</name><description>ADC12 Conversion Start Address: 7</description><value>7</value></enumeratedValue><enumeratedValue><name>CSTARTADD_8</name><description>ADC12 Conversion Start Address: 8</description><value>8</value></enumeratedValue><enumeratedValue><name>CSTARTADD_9</name><description>ADC12 Conversion Start Address: 9</description><value>9</value></enumeratedValue><enumeratedValue><name>CSTARTADD_10</name><description>ADC12 Conversion Start Address: 10</description><value>10</value></enumeratedValue><enumeratedValue><name>CSTARTADD_11</name><description>ADC12 Conversion Start Address: 11</description><value>11</value></enumeratedValue><enumeratedValue><name>CSTARTADD_12</name><description>ADC12 Conversion Start Address: 12</description><value>12</value></enumeratedValue><enumeratedValue><name>CSTARTADD_13</name><description>ADC12 Conversion Start Address: 13</description><value>13</value></enumeratedValue><enumeratedValue><name>CSTARTADD_14</name><description>ADC12 Conversion Start Address: 14</description><value>14</value></enumeratedValue><enumeratedValue><name>CSTARTADD_15</name><description>ADC12 Conversion Start Address: 15</description><value>15</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>ADC12IFG</name><description>ADC12 Interrupt Flag</description><addressOffset>292</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12IE</name><description>ADC12 Interrupt Enable</description><addressOffset>294</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>ADC12IV</name><description>ADC12 Interrupt Vector Word</description><addressOffset>296</addressOffset><size>16</size><resetMask>65535</resetMask></register></registers></peripheral><peripheral><name>TIMER_B7</name><description>Timer B7</description><baseAddress>286</baseAddress><registers><register><name>TBIV</name><description>Timer B Interrupt Vector Word</description><addressOffset>0</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>TBCTL</name><description>Timer B Control</description><addressOffset>98</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>TBIFG</name><description>Timer B interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TBIE</name><description>Timer B interrupt enable</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TBCLR</name><description>Timer B counter clear</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MC</name><description>Timer B mode control 1</description><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>MC_0</name><description>Timer A mode control: 0 - Stop</description><value>0</value></enumeratedValue><enumeratedValue><name>MC_1</name><description>Timer A mode control: 1 - Up to CCR0</description><value>1</value></enumeratedValue><enumeratedValue><name>MC_2</name><description>Timer A mode control: 2 - Continous up</description><value>2</value></enumeratedValue><enumeratedValue><name>MC_3</name><description>Timer A mode control: 3 - Up/Down</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>ID</name><description>Timer B clock input divider 1</description><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>ID_0</name><description>Timer A input divider: 0 - /1</description><value>0</value></enumeratedValue><enumeratedValue><name>ID_1</name><description>Timer A input divider: 1 - /2</description><value>1</value></enumeratedValue><enumeratedValue><name>ID_2</name><description>Timer A input divider: 2 - /4</description><value>2</value></enumeratedValue><enumeratedValue><name>ID_3</name><description>Timer A input divider: 3 - /8</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>TBSSEL</name><description>Clock source 1</description><bitOffset>8</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>TBSSEL_0</name><description>Clock Source: TBCLK</description><value>0</value></enumeratedValue><enumeratedValue><name>TBSSEL_1</name><description>Clock Source: ACLK</description><value>1</value></enumeratedValue><enumeratedValue><name>TBSSEL_2</name><description>Clock Source: SMCLK</description><value>2</value></enumeratedValue><enumeratedValue><name>TBSSEL_3</name><description>Clock Source: INCLK</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CNTL</name><description>Counter lenght 1</description><bitOffset>11</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CNTL_0</name><description>Counter lenght: 16 bit</description><value>0</value></enumeratedValue><enumeratedValue><name>CNTL_1</name><description>Counter lenght: 12 bit</description><value>1</value></enumeratedValue><enumeratedValue><name>CNTL_2</name><description>Counter lenght: 10 bit</description><value>2</value></enumeratedValue><enumeratedValue><name>CNTL_3</name><description>Counter lenght:  8 bit</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>TBCLGRP</name><description>Timer B Compare latch load group 1</description><bitOffset>13</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>TBCLGRP_0</name><description>Timer B Group: 0 - individually</description><value>0</value></enumeratedValue><enumeratedValue><name>TBCLGRP_1</name><description>Timer B Group: 1 - 3 groups (1-2</description><value>1</value></enumeratedValue><enumeratedValue><name>TBCLGRP_2</name><description>Timer B Group: 2 - 2 groups (1-3</description><value>2</value></enumeratedValue><enumeratedValue><name>TBCLGRP_3</name><description>Timer B Group: 3 - 1 group (all)</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TBCCTL0</name><description>Timer B Capture/Compare Control 0</description><addressOffset>100</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>5</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CLLD</name><description>Compare latch load source 1</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CLLD_0</name><description>Compare latch load sourec : 0 - immediate</description><value>0</value></enumeratedValue><enumeratedValue><name>CLLD_1</name><description>Compare latch load sourec : 1 - TBR counts to 0</description><value>1</value></enumeratedValue><enumeratedValue><name>CLLD_2</name><description>Compare latch load sourec : 2 - up/down</description><value>2</value></enumeratedValue><enumeratedValue><name>CLLD_3</name><description>Compare latch load sourec : 3 - TBR counts to TBCTL0</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TBCCTL1</name><description>Timer B Capture/Compare Control 1</description><addressOffset>102</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>5</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CLLD</name><description>Compare latch load source 1</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CLLD_0</name><description>Compare latch load sourec : 0 - immediate</description><value>0</value></enumeratedValue><enumeratedValue><name>CLLD_1</name><description>Compare latch load sourec : 1 - TBR counts to 0</description><value>1</value></enumeratedValue><enumeratedValue><name>CLLD_2</name><description>Compare latch load sourec : 2 - up/down</description><value>2</value></enumeratedValue><enumeratedValue><name>CLLD_3</name><description>Compare latch load sourec : 3 - TBR counts to TBCTL0</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TBCCTL2</name><description>Timer B Capture/Compare Control 2</description><addressOffset>104</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>5</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CLLD</name><description>Compare latch load source 1</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CLLD_0</name><description>Compare latch load sourec : 0 - immediate</description><value>0</value></enumeratedValue><enumeratedValue><name>CLLD_1</name><description>Compare latch load sourec : 1 - TBR counts to 0</description><value>1</value></enumeratedValue><enumeratedValue><name>CLLD_2</name><description>Compare latch load sourec : 2 - up/down</description><value>2</value></enumeratedValue><enumeratedValue><name>CLLD_3</name><description>Compare latch load sourec : 3 - TBR counts to TBCTL0</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TBCCTL3</name><description>Timer B Capture/Compare Control 3</description><addressOffset>106</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>5</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CLLD</name><description>Compare latch load source 1</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CLLD_0</name><description>Compare latch load sourec : 0 - immediate</description><value>0</value></enumeratedValue><enumeratedValue><name>CLLD_1</name><description>Compare latch load sourec : 1 - TBR counts to 0</description><value>1</value></enumeratedValue><enumeratedValue><name>CLLD_2</name><description>Compare latch load sourec : 2 - up/down</description><value>2</value></enumeratedValue><enumeratedValue><name>CLLD_3</name><description>Compare latch load sourec : 3 - TBR counts to TBCTL0</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TBCCTL4</name><description>Timer B Capture/Compare Control 4</description><addressOffset>108</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>5</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CLLD</name><description>Compare latch load source 1</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CLLD_0</name><description>Compare latch load sourec : 0 - immediate</description><value>0</value></enumeratedValue><enumeratedValue><name>CLLD_1</name><description>Compare latch load sourec : 1 - TBR counts to 0</description><value>1</value></enumeratedValue><enumeratedValue><name>CLLD_2</name><description>Compare latch load sourec : 2 - up/down</description><value>2</value></enumeratedValue><enumeratedValue><name>CLLD_3</name><description>Compare latch load sourec : 3 - TBR counts to TBCTL0</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TBCCTL5</name><description>Timer B Capture/Compare Control 5</description><addressOffset>110</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>5</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CLLD</name><description>Compare latch load source 1</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CLLD_0</name><description>Compare latch load sourec : 0 - immediate</description><value>0</value></enumeratedValue><enumeratedValue><name>CLLD_1</name><description>Compare latch load sourec : 1 - TBR counts to 0</description><value>1</value></enumeratedValue><enumeratedValue><name>CLLD_2</name><description>Compare latch load sourec : 2 - up/down</description><value>2</value></enumeratedValue><enumeratedValue><name>CLLD_3</name><description>Compare latch load sourec : 3 - TBR counts to TBCTL0</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TBCCTL6</name><description>Timer B Capture/Compare Control 6</description><addressOffset>112</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>5</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CLLD</name><description>Compare latch load source 1</description><bitOffset>9</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CLLD_0</name><description>Compare latch load sourec : 0 - immediate</description><value>0</value></enumeratedValue><enumeratedValue><name>CLLD_1</name><description>Compare latch load sourec : 1 - TBR counts to 0</description><value>1</value></enumeratedValue><enumeratedValue><name>CLLD_2</name><description>Compare latch load sourec : 2 - up/down</description><value>2</value></enumeratedValue><enumeratedValue><name>CLLD_3</name><description>Compare latch load sourec : 3 - TBR counts to TBCTL0</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TBR</name><description>Timer B Counter Register</description><addressOffset>114</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>TBCCR0</name><description>Timer B Capture/Compare 0</description><addressOffset>116</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>TBCCR1</name><description>Timer B Capture/Compare 1</description><addressOffset>118</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>TBCCR2</name><description>Timer B Capture/Compare 2</description><addressOffset>120</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>TBCCR3</name><description>Timer B Capture/Compare 3</description><addressOffset>122</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>TBCCR4</name><description>Timer B Capture/Compare 4</description><addressOffset>124</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>TBCCR5</name><description>Timer B Capture/Compare 5</description><addressOffset>126</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>TBCCR6</name><description>Timer B Capture/Compare 6</description><addressOffset>128</addressOffset><size>16</size><resetMask>65535</resetMask></register></registers></peripheral><peripheral><name>WATCHDOG_TIMER</name><description>Watchdog Timer</description><baseAddress>288</baseAddress><registers><register><name>WDTCTL</name><description>Watchdog Timer Control</description><addressOffset>0</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>WDTIS0</name><description>WDTIS0</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>WDTIS1</name><description>WDTIS1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>WDTSSEL</name><description>WDTSSEL</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>WDTCNTCL</name><description>WDTCNTCL</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>WDTTMSEL</name><description>WDTTMSEL</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>WDTNMI</name><description>WDTNMI</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>WDTNMIES</name><description>WDTNMIES</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>WDTHOLD</name><description>WDTHOLD</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>DMA</name><description>DMA</description><baseAddress>290</baseAddress><registers><register><name>DMACTL0</name><description>DMA Module Control 0</description><addressOffset>0</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>DMA0TSEL</name><description>DMA channel 0 transfer select bit 0</description><bitOffset>0</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMA0TSEL_0</name><description>DMA channel 0 transfer select 0:  DMA_REQ (sw)</description><value>0</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_1</name><description>DMA channel 0 transfer select 1:  Timer_A (TACCR2.IFG)</description><value>1</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_2</name><description>DMA channel 0 transfer select 2:  Timer_B (TBCCR2.IFG)</description><value>2</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_3</name><description>DMA channel 0 transfer select 3:  UART0/I2C receive</description><value>3</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_4</name><description>DMA channel 0 transfer select 4:  UART0/I2C transmit</description><value>4</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_5</name><description>DMA channel 0 transfer select 5:  DAC12_0CTL.DAC12IFG</description><value>5</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_6</name><description>DMA channel 0 transfer select 6:  ADC12 (ADC12IFG)</description><value>6</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_7</name><description>DMA channel 0 transfer select 7:  Timer_A (TACCR0.IFG)</description><value>7</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_8</name><description>DMA channel 0 transfer select 8:  Timer_B (TBCCR0.IFG)</description><value>8</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_9</name><description>DMA channel 0 transfer select 9:  UART1 receive</description><value>9</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_10</name><description>DMA channel 0 transfer select 10: UART1 transmit</description><value>10</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_11</name><description>DMA channel 0 transfer select 11: Multiplier ready</description><value>11</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_14</name><description>DMA channel 0 transfer select 14: previous DMA channel DMA2IFG</description><value>14</value></enumeratedValue><enumeratedValue><name>DMA0TSEL_15</name><description>DMA channel 0 transfer select 15: ext. Trigger (DMAE0)</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>DMA1TSEL</name><description>DMA channel 1 transfer select bit 0</description><bitOffset>4</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMA1TSEL_0</name><description>DMA channel 1 transfer select 0:  DMA_REQ</description><value>0</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_1</name><description>DMA channel 1 transfer select 1:  Timer_A CCRIFG.2</description><value>1</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_2</name><description>DMA channel 1 transfer select 2:  Timer_B CCRIFG.2</description><value>2</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_3</name><description>DMA channel 1 transfer select 3:  UART0/I2C receive</description><value>3</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_4</name><description>DMA channel 1 transfer select 4:  UART0/I2C transmit</description><value>4</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_5</name><description>DMA channel 1 transfer select 5:  DAC12.0IFG</description><value>5</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_6</name><description>DMA channel 1 transfer select 6:  ADC12 (ADC12IFG)</description><value>6</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_7</name><description>DMA channel 1 transfer select 7:  Timer_A (TACCR0.IFG)</description><value>7</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_8</name><description>DMA channel 1 transfer select 8:  Timer_B (TBCCR0.IFG)</description><value>8</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_9</name><description>DMA channel 1 transfer select 9:  UART1 receive</description><value>9</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_10</name><description>DMA channel 1 transfer select 10: UART1 transmit</description><value>10</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_11</name><description>DMA channel 1 transfer select 11: Multiplier ready</description><value>11</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_14</name><description>DMA channel 1 transfer select 14: previous DMA channel DMA0IFG</description><value>14</value></enumeratedValue><enumeratedValue><name>DMA1TSEL_15</name><description>DMA channel 1 transfer select 15: ext. Trigger (DMAE0)</description><value>15</value></enumeratedValue></enumeratedValues></field><field><name>DMA2TSEL</name><description>DMA channel 2 transfer select bit 0</description><bitOffset>8</bitOffset><bitWidth>4</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMA2TSEL_0</name><description>DMA channel 2 transfer select 0:  DMA_REQ</description><value>0</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_1</name><description>DMA channel 2 transfer select 1:  Timer_A CCRIFG.2</description><value>1</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_2</name><description>DMA channel 2 transfer select 2:  Timer_B CCRIFG.2</description><value>2</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_3</name><description>DMA channel 2 transfer select 3:  UART0/I2C receive</description><value>3</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_4</name><description>DMA channel 2 transfer select 4:  UART0/I2C transmit</description><value>4</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_5</name><description>DMA channel 2 transfer select 5:  DAC12.0IFG</description><value>5</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_6</name><description>DMA channel 2 transfer select 6:  ADC12 (ADC12IFG)</description><value>6</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_7</name><description>DMA channel 2 transfer select 7:  Timer_A (TACCR0.IFG)</description><value>7</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_8</name><description>DMA channel 2 transfer select 8:  Timer_B (TBCCR0.IFG)</description><value>8</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_9</name><description>DMA channel 2 transfer select 9:  UART1 receive</description><value>9</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_10</name><description>DMA channel 2 transfer select 10: UART1 transmit</description><value>10</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_11</name><description>DMA channel 2 transfer select 11: Multiplier ready</description><value>11</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_14</name><description>DMA channel 2 transfer select 14: previous DMA channel DMA1IFG</description><value>14</value></enumeratedValue><enumeratedValue><name>DMA2TSEL_15</name><description>DMA channel 2 transfer select 15: ext. Trigger (DMAE0)</description><value>15</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>DMACTL1</name><description>DMA Module Control 1</description><addressOffset>2</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>ENNMI</name><description>Enable NMI interruption of DMA</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ROUNDROBIN</name><description>Round-Robin DMA channel priorities</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAONFETCH</name><description>DMA transfer on instruction fetch</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>DMA0CTL</name><description>DMA Channel 0 Control</description><addressOffset>190</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>DMAREQ</name><description>Initiate DMA transfer with DMATSEL</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAABORT</name><description>DMA transfer aborted by NMI</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAIE</name><description>DMA interrupt enable</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAIFG</name><description>DMA interrupt flag</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAEN</name><description>DMA enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMALEVEL</name><description>DMA level sensitive trigger select</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMASRCBYTE</name><description>DMA source byte</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMADSTBYTE</name><description>DMA destination byte</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMASRCINCR</name><description>DMA source increment bit 0</description><bitOffset>8</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMASRCINCR_0</name><description>DMA source increment 0: source address unchanged</description><value>0</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_1</name><description>DMA source increment 1: source address unchanged</description><value>1</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_2</name><description>DMA source increment 2: source address decremented</description><value>2</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_3</name><description>DMA source increment 3: source address incremented</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>DMADSTINCR</name><description>DMA destination increment bit 0</description><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMADSTINCR_0</name><description>DMA destination increment 0: destination address unchanged</description><value>0</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_1</name><description>DMA destination increment 1: destination address unchanged</description><value>1</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_2</name><description>DMA destination increment 2: destination address decremented</description><value>2</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_3</name><description>DMA destination increment 3: destination address incremented</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>DMADT</name><description>DMA transfer mode bit 0</description><bitOffset>12</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMADT_0</name><description>DMA transfer mode 0: single</description><value>0</value></enumeratedValue><enumeratedValue><name>DMADT_1</name><description>DMA transfer mode 1: block</description><value>1</value></enumeratedValue><enumeratedValue><name>DMADT_2</name><description>DMA transfer mode 2: interleaved</description><value>2</value></enumeratedValue><enumeratedValue><name>DMADT_3</name><description>DMA transfer mode 3: interleaved</description><value>3</value></enumeratedValue><enumeratedValue><name>DMADT_4</name><description>DMA transfer mode 4: single</description><value>4</value></enumeratedValue><enumeratedValue><name>DMADT_5</name><description>DMA transfer mode 5: block</description><value>5</value></enumeratedValue><enumeratedValue><name>DMADT_6</name><description>DMA transfer mode 6: interleaved</description><value>6</value></enumeratedValue><enumeratedValue><name>DMADT_7</name><description>DMA transfer mode 7: interleaved</description><value>7</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>DMA0SA</name><description>DMA Channel 0 Source Address</description><addressOffset>192</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>DMA0DA</name><description>DMA Channel 0 Destination Address</description><addressOffset>194</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>DMA0SZ</name><description>DMA Channel 0 Transfer Size</description><addressOffset>196</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>DMA1CTL</name><description>DMA Channel 1 Control</description><addressOffset>198</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>DMAREQ</name><description>Initiate DMA transfer with DMATSEL</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAABORT</name><description>DMA transfer aborted by NMI</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAIE</name><description>DMA interrupt enable</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAIFG</name><description>DMA interrupt flag</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAEN</name><description>DMA enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMALEVEL</name><description>DMA level sensitive trigger select</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMASRCBYTE</name><description>DMA source byte</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMADSTBYTE</name><description>DMA destination byte</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMASRCINCR</name><description>DMA source increment bit 0</description><bitOffset>8</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMASRCINCR_0</name><description>DMA source increment 0: source address unchanged</description><value>0</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_1</name><description>DMA source increment 1: source address unchanged</description><value>1</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_2</name><description>DMA source increment 2: source address decremented</description><value>2</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_3</name><description>DMA source increment 3: source address incremented</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>DMADSTINCR</name><description>DMA destination increment bit 0</description><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMADSTINCR_0</name><description>DMA destination increment 0: destination address unchanged</description><value>0</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_1</name><description>DMA destination increment 1: destination address unchanged</description><value>1</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_2</name><description>DMA destination increment 2: destination address decremented</description><value>2</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_3</name><description>DMA destination increment 3: destination address incremented</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>DMADT</name><description>DMA transfer mode bit 0</description><bitOffset>12</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMADT_0</name><description>DMA transfer mode 0: single</description><value>0</value></enumeratedValue><enumeratedValue><name>DMADT_1</name><description>DMA transfer mode 1: block</description><value>1</value></enumeratedValue><enumeratedValue><name>DMADT_2</name><description>DMA transfer mode 2: interleaved</description><value>2</value></enumeratedValue><enumeratedValue><name>DMADT_3</name><description>DMA transfer mode 3: interleaved</description><value>3</value></enumeratedValue><enumeratedValue><name>DMADT_4</name><description>DMA transfer mode 4: single</description><value>4</value></enumeratedValue><enumeratedValue><name>DMADT_5</name><description>DMA transfer mode 5: block</description><value>5</value></enumeratedValue><enumeratedValue><name>DMADT_6</name><description>DMA transfer mode 6: interleaved</description><value>6</value></enumeratedValue><enumeratedValue><name>DMADT_7</name><description>DMA transfer mode 7: interleaved</description><value>7</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>DMA1SA</name><description>DMA Channel 1 Source Address</description><addressOffset>200</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>DMA1DA</name><description>DMA Channel 1 Destination Address</description><addressOffset>202</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>DMA1SZ</name><description>DMA Channel 1 Transfer Size</description><addressOffset>204</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>DMA2CTL</name><description>DMA Channel 2 Control</description><addressOffset>206</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>DMAREQ</name><description>Initiate DMA transfer with DMATSEL</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAABORT</name><description>DMA transfer aborted by NMI</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAIE</name><description>DMA interrupt enable</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAIFG</name><description>DMA interrupt flag</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMAEN</name><description>DMA enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMALEVEL</name><description>DMA level sensitive trigger select</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMASRCBYTE</name><description>DMA source byte</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMADSTBYTE</name><description>DMA destination byte</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DMASRCINCR</name><description>DMA source increment bit 0</description><bitOffset>8</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMASRCINCR_0</name><description>DMA source increment 0: source address unchanged</description><value>0</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_1</name><description>DMA source increment 1: source address unchanged</description><value>1</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_2</name><description>DMA source increment 2: source address decremented</description><value>2</value></enumeratedValue><enumeratedValue><name>DMASRCINCR_3</name><description>DMA source increment 3: source address incremented</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>DMADSTINCR</name><description>DMA destination increment bit 0</description><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMADSTINCR_0</name><description>DMA destination increment 0: destination address unchanged</description><value>0</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_1</name><description>DMA destination increment 1: destination address unchanged</description><value>1</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_2</name><description>DMA destination increment 2: destination address decremented</description><value>2</value></enumeratedValue><enumeratedValue><name>DMADSTINCR_3</name><description>DMA destination increment 3: destination address incremented</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>DMADT</name><description>DMA transfer mode bit 0</description><bitOffset>12</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DMADT_0</name><description>DMA transfer mode 0: single</description><value>0</value></enumeratedValue><enumeratedValue><name>DMADT_1</name><description>DMA transfer mode 1: block</description><value>1</value></enumeratedValue><enumeratedValue><name>DMADT_2</name><description>DMA transfer mode 2: interleaved</description><value>2</value></enumeratedValue><enumeratedValue><name>DMADT_3</name><description>DMA transfer mode 3: interleaved</description><value>3</value></enumeratedValue><enumeratedValue><name>DMADT_4</name><description>DMA transfer mode 4: single</description><value>4</value></enumeratedValue><enumeratedValue><name>DMADT_5</name><description>DMA transfer mode 5: block</description><value>5</value></enumeratedValue><enumeratedValue><name>DMADT_6</name><description>DMA transfer mode 6: interleaved</description><value>6</value></enumeratedValue><enumeratedValue><name>DMADT_7</name><description>DMA transfer mode 7: interleaved</description><value>7</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>DMA2SA</name><description>DMA Channel 2 Source Address</description><addressOffset>208</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>DMA2DA</name><description>DMA Channel 2 Destination Address</description><addressOffset>210</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>DMA2SZ</name><description>DMA Channel 2 Transfer Size</description><addressOffset>212</addressOffset><size>16</size><resetMask>65535</resetMask></register></registers></peripheral><peripheral><name>FLASH</name><description>Flash</description><baseAddress>296</baseAddress><registers><register><name>FCTL1</name><description>FLASH Control 1</description><addressOffset>0</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>ERASE</name><description>Enable bit for Flash segment erase</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MERAS</name><description>Enable bit for Flash mass erase</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>WRT</name><description>Enable bit for Flash write</description><bitOffset>6</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>BLKWRT</name><description>Enable bit for Flash segment write</description><bitOffset>7</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register><register><name>FCTL2</name><description>FLASH Control 2</description><addressOffset>2</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>FN0</name><description>Divide Flash clock by 1 to 64 using FN0 to FN5 according to:</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FN1</name><description>32*FN5 + 16*FN4 + 8*FN3 + 4*FN2 + 2*FN1 + FN0 + 1</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FN2</name><description>FN2</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FN3</name><description>FN3</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FN4</name><description>FN4</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FN5</name><description>FN5</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>FSSEL</name><description>Flash clock select 0 */        /* to distinguish from USART SSELx</description><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>FSSEL_0</name><description>Flash clock select: 0 - ACLK</description><value>0</value></enumeratedValue><enumeratedValue><name>FSSEL_1</name><description>Flash clock select: 1 - MCLK</description><value>1</value></enumeratedValue><enumeratedValue><name>FSSEL_2</name><description>Flash clock select: 2 - SMCLK</description><value>2</value></enumeratedValue><enumeratedValue><name>FSSEL_3</name><description>Flash clock select: 3 - SMCLK</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>FCTL3</name><description>FLASH Control 3</description><addressOffset>4</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>BUSY</name><description>Flash busy: 1</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>KEYV</name><description>Flash Key violation flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>ACCVIFG</name><description>Flash Access violation flag</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>WAIT</name><description>Wait flag for segment write</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>LOCK</name><description>Lock bit: 1 - Flash is locked (read only)</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>EMEX</name><description>Flash Emergency Exit</description><bitOffset>5</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field></fields></register></registers></peripheral><peripheral><name>TIMER_A3</name><description>Timer A3</description><baseAddress>302</baseAddress><registers><register><name>TAIV</name><description>Timer A Interrupt Vector Word</description><addressOffset>0</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>TACTL</name><description>Timer A Control</description><addressOffset>50</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>TAIFG</name><description>Timer A counter interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TAIE</name><description>Timer A counter interrupt enable</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>TACLR</name><description>Timer A counter clear</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>MC</name><description>Timer A mode control 1</description><bitOffset>4</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>MC_0</name><description>Timer A mode control: 0 - Stop</description><value>0</value></enumeratedValue><enumeratedValue><name>MC_1</name><description>Timer A mode control: 1 - Up to CCR0</description><value>1</value></enumeratedValue><enumeratedValue><name>MC_2</name><description>Timer A mode control: 2 - Continous up</description><value>2</value></enumeratedValue><enumeratedValue><name>MC_3</name><description>Timer A mode control: 3 - Up/Down</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>ID</name><description>Timer A clock input divider 1</description><bitOffset>6</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>ID_0</name><description>Timer A input divider: 0 - /1</description><value>0</value></enumeratedValue><enumeratedValue><name>ID_1</name><description>Timer A input divider: 1 - /2</description><value>1</value></enumeratedValue><enumeratedValue><name>ID_2</name><description>Timer A input divider: 2 - /4</description><value>2</value></enumeratedValue><enumeratedValue><name>ID_3</name><description>Timer A input divider: 3 - /8</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>TASSEL</name><description>Timer A clock source select 1</description><bitOffset>8</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>TASSEL_0</name><description>Timer A clock source select: 0 - TACLK</description><value>0</value></enumeratedValue><enumeratedValue><name>TASSEL_1</name><description>Timer A clock source select: 1 - ACLK</description><value>1</value></enumeratedValue><enumeratedValue><name>TASSEL_2</name><description>Timer A clock source select: 2 - SMCLK</description><value>2</value></enumeratedValue><enumeratedValue><name>TASSEL_3</name><description>Timer A clock source select: 3 - INCLK</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TACCTL0</name><description>Timer A Capture/Compare Control 0</description><addressOffset>52</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>5</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCCI</name><description>Latched capture signal (read)</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TACCTL1</name><description>Timer A Capture/Compare Control 1</description><addressOffset>54</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>5</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCCI</name><description>Latched capture signal (read)</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TACCTL2</name><description>Timer A Capture/Compare Control 2</description><addressOffset>56</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>CCIFG</name><description>Capture/compare interrupt flag</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>COV</name><description>Capture/compare overflow flag</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUT</name><description>PWM Output signal if output mode 0</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCI</name><description>Capture input signal (read)</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIE</name><description>Capture/compare interrupt enable</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>OUTMOD</name><description>Output mode 2</description><bitOffset>5</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>OUTMOD_0</name><description>PWM output mode: 0 - output only</description><value>0</value></enumeratedValue><enumeratedValue><name>OUTMOD_1</name><description>PWM output mode: 1 - set</description><value>1</value></enumeratedValue><enumeratedValue><name>OUTMOD_2</name><description>PWM output mode: 2 - PWM toggle/reset</description><value>2</value></enumeratedValue><enumeratedValue><name>OUTMOD_3</name><description>PWM output mode: 3 - PWM set/reset</description><value>3</value></enumeratedValue><enumeratedValue><name>OUTMOD_4</name><description>PWM output mode: 4 - toggle</description><value>4</value></enumeratedValue><enumeratedValue><name>OUTMOD_5</name><description>PWM output mode: 5 - Reset</description><value>5</value></enumeratedValue><enumeratedValue><name>OUTMOD_6</name><description>PWM output mode: 6 - PWM toggle/set</description><value>6</value></enumeratedValue><enumeratedValue><name>OUTMOD_7</name><description>PWM output mode: 7 - PWM reset/set</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>CAP</name><description>Capture mode: 1 /Compare mode : 0</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCCI</name><description>Latched capture signal (read)</description><bitOffset>10</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>SCS</name><description>Capture sychronize</description><bitOffset>11</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>CCIS</name><description>Capture input select 1</description><bitOffset>12</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CCIS_0</name><description>Capture input select: 0 - CCIxA</description><value>0</value></enumeratedValue><enumeratedValue><name>CCIS_1</name><description>Capture input select: 1 - CCIxB</description><value>1</value></enumeratedValue><enumeratedValue><name>CCIS_2</name><description>Capture input select: 2 - GND</description><value>2</value></enumeratedValue><enumeratedValue><name>CCIS_3</name><description>Capture input select: 3 - Vcc</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>CM</name><description>Capture mode 1</description><bitOffset>14</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>CM_0</name><description>Capture mode: 0 - disabled</description><value>0</value></enumeratedValue><enumeratedValue><name>CM_1</name><description>Capture mode: 1 - pos. edge</description><value>1</value></enumeratedValue><enumeratedValue><name>CM_2</name><description>Capture mode: 1 - neg. edge</description><value>2</value></enumeratedValue><enumeratedValue><name>CM_3</name><description>Capture mode: 1 - both edges</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>TAR</name><description>Timer A Counter Register</description><addressOffset>66</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>TACCR0</name><description>Timer A Capture/Compare 0</description><addressOffset>68</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>TACCR1</name><description>Timer A Capture/Compare 1</description><addressOffset>70</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>TACCR2</name><description>Timer A Capture/Compare 2</description><addressOffset>72</addressOffset><size>16</size><resetMask>65535</resetMask></register></registers></peripheral><peripheral><name>MULTIPLIER</name><description>Multiplier</description><baseAddress>304</baseAddress><registers><register><name>MPY</name><description>Multiply Unsigned/Operand 1</description><addressOffset>0</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>MPYS</name><description>Multiply Signed/Operand 1</description><addressOffset>2</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>MAC</name><description>Multiply Unsigned and Accumulate/Operand 1</description><addressOffset>4</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>MACS</name><description>Multiply Signed and Accumulate/Operand 1</description><addressOffset>6</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>OP2</name><description>Operand 2</description><addressOffset>8</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>RESLO</name><description>Result Low Word</description><addressOffset>10</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>RESHI</name><description>Result High Word</description><addressOffset>12</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>SUMEXT</name><description>Sum Extend</description><addressOffset>14</addressOffset><size>16</size><resetMask>65535</resetMask></register></registers></peripheral><peripheral><name>DAC12</name><description>DAC12</description><baseAddress>448</baseAddress><registers><register><name>DAC12_0CTL</name><description>DAC12_0 Control</description><addressOffset>0</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>DAC12GRP</name><description>DAC12 group</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAC12ENC</name><description>DAC12 enable conversion</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAC12IFG</name><description>DAC12 interrupt flag</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAC12IE</name><description>DAC12 interrupt enable</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAC12DF</name><description>DAC12 data format</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAC12AMP</name><description>DAC12 amplifier bit 0</description><bitOffset>5</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DAC12AMP_0</name><description>DAC12 amplifier 0: off</description><value>0</value></enumeratedValue><enumeratedValue><name>DAC12AMP_1</name><description>DAC12 amplifier 1: off</description><value>1</value></enumeratedValue><enumeratedValue><name>DAC12AMP_2</name><description>DAC12 amplifier 2: low</description><value>2</value></enumeratedValue><enumeratedValue><name>DAC12AMP_3</name><description>DAC12 amplifier 3: low</description><value>3</value></enumeratedValue><enumeratedValue><name>DAC12AMP_4</name><description>DAC12 amplifier 4: low</description><value>4</value></enumeratedValue><enumeratedValue><name>DAC12AMP_5</name><description>DAC12 amplifier 5: medium</description><value>5</value></enumeratedValue><enumeratedValue><name>DAC12AMP_6</name><description>DAC12 amplifier 6: medium</description><value>6</value></enumeratedValue><enumeratedValue><name>DAC12AMP_7</name><description>DAC12 amplifier 7: high</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>DAC12IR</name><description>DAC12 input reference and output range</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAC12CALON</name><description>DAC12 calibration</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAC12LSEL</name><description>DAC12 load select bit 0</description><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DAC12LSEL_0</name><description>DAC12 load select 0: direct</description><value>0</value></enumeratedValue><enumeratedValue><name>DAC12LSEL_1</name><description>DAC12 load select 1: latched with DAT</description><value>1</value></enumeratedValue><enumeratedValue><name>DAC12LSEL_2</name><description>DAC12 load select 2: latched with pos. Timer_A3.OUT1</description><value>2</value></enumeratedValue><enumeratedValue><name>DAC12LSEL_3</name><description>DAC12 load select 3: latched with pos. Timer_B7.OUT1</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>DAC12RES</name><description>DAC12 resolution</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAC12SREF</name><description>DAC12 reference bit 0</description><bitOffset>13</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DAC12SREF_0</name><description>DAC12 reference 0: Vref+</description><value>0</value></enumeratedValue><enumeratedValue><name>DAC12SREF_1</name><description>DAC12 reference 1: Vref+</description><value>1</value></enumeratedValue><enumeratedValue><name>DAC12SREF_2</name><description>DAC12 reference 2: Veref+</description><value>2</value></enumeratedValue><enumeratedValue><name>DAC12SREF_3</name><description>DAC12 reference 3: Veref+</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>DAC12_1CTL</name><description>DAC12_1 Control</description><addressOffset>2</addressOffset><size>16</size><resetMask>65535</resetMask><fields><field><name>DAC12GRP</name><description>DAC12 group</description><bitOffset>0</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAC12ENC</name><description>DAC12 enable conversion</description><bitOffset>1</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAC12IFG</name><description>DAC12 interrupt flag</description><bitOffset>2</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAC12IE</name><description>DAC12 interrupt enable</description><bitOffset>3</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAC12DF</name><description>DAC12 data format</description><bitOffset>4</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAC12AMP</name><description>DAC12 amplifier bit 0</description><bitOffset>5</bitOffset><bitWidth>3</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DAC12AMP_0</name><description>DAC12 amplifier 0: off</description><value>0</value></enumeratedValue><enumeratedValue><name>DAC12AMP_1</name><description>DAC12 amplifier 1: off</description><value>1</value></enumeratedValue><enumeratedValue><name>DAC12AMP_2</name><description>DAC12 amplifier 2: low</description><value>2</value></enumeratedValue><enumeratedValue><name>DAC12AMP_3</name><description>DAC12 amplifier 3: low</description><value>3</value></enumeratedValue><enumeratedValue><name>DAC12AMP_4</name><description>DAC12 amplifier 4: low</description><value>4</value></enumeratedValue><enumeratedValue><name>DAC12AMP_5</name><description>DAC12 amplifier 5: medium</description><value>5</value></enumeratedValue><enumeratedValue><name>DAC12AMP_6</name><description>DAC12 amplifier 6: medium</description><value>6</value></enumeratedValue><enumeratedValue><name>DAC12AMP_7</name><description>DAC12 amplifier 7: high</description><value>7</value></enumeratedValue></enumeratedValues></field><field><name>DAC12IR</name><description>DAC12 input reference and output range</description><bitOffset>8</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAC12CALON</name><description>DAC12 calibration</description><bitOffset>9</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAC12LSEL</name><description>DAC12 load select bit 0</description><bitOffset>10</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DAC12LSEL_0</name><description>DAC12 load select 0: direct</description><value>0</value></enumeratedValue><enumeratedValue><name>DAC12LSEL_1</name><description>DAC12 load select 1: latched with DAT</description><value>1</value></enumeratedValue><enumeratedValue><name>DAC12LSEL_2</name><description>DAC12 load select 2: latched with pos. Timer_A3.OUT1</description><value>2</value></enumeratedValue><enumeratedValue><name>DAC12LSEL_3</name><description>DAC12 load select 3: latched with pos. Timer_B7.OUT1</description><value>3</value></enumeratedValue></enumeratedValues></field><field><name>DAC12RES</name><description>DAC12 resolution</description><bitOffset>12</bitOffset><bitWidth>1</bitWidth><access>read-write</access></field><field><name>DAC12SREF</name><description>DAC12 reference bit 0</description><bitOffset>13</bitOffset><bitWidth>2</bitWidth><access>read-write</access><enumeratedValues><enumeratedValue><name>DAC12SREF_0</name><description>DAC12 reference 0: Vref+</description><value>0</value></enumeratedValue><enumeratedValue><name>DAC12SREF_1</name><description>DAC12 reference 1: Vref+</description><value>1</value></enumeratedValue><enumeratedValue><name>DAC12SREF_2</name><description>DAC12 reference 2: Veref+</description><value>2</value></enumeratedValue><enumeratedValue><name>DAC12SREF_3</name><description>DAC12 reference 3: Veref+</description><value>3</value></enumeratedValue></enumeratedValues></field></fields></register><register><name>DAC12_0DAT</name><description>DAC12_0 Data</description><addressOffset>8</addressOffset><size>16</size><resetMask>65535</resetMask></register><register><name>DAC12_1DAT</name><description>DAC12_1 Data</description><addressOffset>10</addressOffset><size>16</size><resetMask>65535</resetMask></register></registers></peripheral><peripheral><name>_INTERRUPTS</name><baseAddress>65504</baseAddress><interrupt><name>DACDMA</name><description>0xFFE0 DAC/DMA</description><value>0</value></interrupt><interrupt><name>PORT2</name><description>0xFFE2 Port 2</description><value>1</value></interrupt><interrupt><name>USART1TX</name><description>0xFFE4 USART 1 Transmit</description><value>2</value></interrupt><interrupt><name>USART1RX</name><description>0xFFE6 USART 1 Receive</description><value>3</value></interrupt><interrupt><name>PORT1</name><description>0xFFE8 Port 1</description><value>4</value></interrupt><interrupt><name>TIMERA1</name><description>0xFFEA Timer A CC1-2, TA</description><value>5</value></interrupt><interrupt><name>TIMERA0</name><description>0xFFEC Timer A CC0</description><value>6</value></interrupt><interrupt><name>ADC12</name><description>0xFFEE ADC</description><value>7</value></interrupt><interrupt><name>USART0TX</name><description>0xFFF0 USART 0 Transmit</description><value>8</value></interrupt><interrupt><name>USART0RX</name><description>0xFFF2 USART 0 Receive</description><value>9</value></interrupt><interrupt><name>WDT</name><description>0xFFF4 Watchdog Timer</description><value>10</value></interrupt><interrupt><name>COMPARATORA</name><description>0xFFF6 Comparator A</description><value>11</value></interrupt><interrupt><name>TIMERB1</name><description>0xFFF8 Timer B CC1-6, TB</description><value>12</value></interrupt><interrupt><name>TIMERB0</name><description>0xFFFA Timer B CC0</description><value>13</value></interrupt><interrupt><name>NMI</name><description>0xFFFC Non-maskable</description><value>14</value></interrupt></peripheral></peripherals><vendorExtensions><msp430_svd><version>0.3.0</version><commit_hash>8881b44</commit_hash></msp430_svd></vendorExtensions></device>
