{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562359078138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562359078140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  5 17:37:57 2019 " "Processing started: Fri Jul  5 17:37:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562359078140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562359078140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off input2ssd -c input2ssd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off input2ssd -c input2ssd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562359078141 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "input2ssd_7_1200mv_85c_slow.vho /home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/ simulation " "Generated file input2ssd_7_1200mv_85c_slow.vho in folder \"/home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562359078664 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "input2ssd_7_1200mv_0c_slow.vho /home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/ simulation " "Generated file input2ssd_7_1200mv_0c_slow.vho in folder \"/home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562359078698 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "input2ssd_min_1200mv_0c_fast.vho /home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/ simulation " "Generated file input2ssd_min_1200mv_0c_fast.vho in folder \"/home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562359078729 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "input2ssd.vho /home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/ simulation " "Generated file input2ssd.vho in folder \"/home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562359078761 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "input2ssd_7_1200mv_85c_vhd_slow.sdo /home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/ simulation " "Generated file input2ssd_7_1200mv_85c_vhd_slow.sdo in folder \"/home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562359078790 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "input2ssd_7_1200mv_0c_vhd_slow.sdo /home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/ simulation " "Generated file input2ssd_7_1200mv_0c_vhd_slow.sdo in folder \"/home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562359078816 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "input2ssd_min_1200mv_0c_vhd_fast.sdo /home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/ simulation " "Generated file input2ssd_min_1200mv_0c_vhd_fast.sdo in folder \"/home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562359078843 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "input2ssd_vhd.sdo /home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/ simulation " "Generated file input2ssd_vhd.sdo in folder \"/home/aluno/DLP1-final/qar/fina_suy_v2_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562359078871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562359078911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul  5 17:37:58 2019 " "Processing ended: Fri Jul  5 17:37:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562359078911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562359078911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562359078911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562359078911 ""}
