============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:32:16 pm
  Module:                 ms_es_ordered_bs_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk_int1)            launch                                    0 R 
TOP
  genblk1[1].genblk3.genblk1.sng
    ctr
      countval_reg[1]/CLK                               0             0 R 
      countval_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs67/A                                           +0     115   
      drc_bufs67/Y          BUFX2             5 14.2   18   +45     160 F 
    ctr/countval[1] 
    genblk2[0].max_comparator/counter_in[1] 
      g389/A                                                 +0     160   
      g389/Y                INVX1             2  4.8    0   +12     172 R 
      g379/A                                                 +0     172   
      g379/Y                AND2X1            2  6.1   50   +43     215 R 
      g377/C                                                 +0     215   
      g377/Y                NOR3X1            1  2.2   26   +30     245 F 
      g372/B                                                 +0     245   
      g372/Y                OR2X1             1  1.8   11   +49     294 F 
      g371/B                                                 +0     294   
      g371/Y                AND2X1            2  4.5   24   +48     342 F 
      g368/A                                                 +0     342   
      g368/Y                NAND2X1           1  1.5   31   +28     371 R 
      drc_bufs395/A                                          +0     371   
      drc_bufs395/Y         BUFX2             1  2.0    8   +34     405 R 
      g367/B                                                 +0     405   
      g367/Y                NAND2X1           1  1.5   21   +14     418 F 
      drc_bufs397/A                                          +0     418   
      drc_bufs397/Y         BUFX2             1  1.9    4   +35     453 F 
      g366/C                                                 +0     453   
      g366/Y                OAI21X1           4  9.2   74   +38     491 R 
    genblk2[0].max_comparator/sn_out 
  genblk1[1].genblk3.genblk1.sng/sn_out[0] 
  g136/B                                                     +0     491   
  g136/Y                    AND2X1            1  8.2   55   +56     548 R 
  genblk2.stoch2bin/data_in[5] 
    par_ctr/a[5] 
      p0/a[1] 
        fa0/a 
          g2/C                                               +0     548   
          g2/YS             FAX1              1  3.4   12   +84     632 F 
        fa0/s 
        ha0/b 
          g17/B                                              +0     632   
          g17/YC            HAX1              1  3.4   20   +48     680 F 
        ha0/cout 
        ha1/a 
          g17/B                                              +0     680   
          g17/YS            HAX1              1 12.7   65   +82     762 R 
        ha1/s 
      p0/y[1] 
      g167/A                                                 +0     762   
      g167/YS               FAX1              2 10.2   31  +106     867 F 
    par_ctr/y[1] 
    ctr/data_in[1] 
      g588/C                                                 +0     867   
      g588/YC               FAX1              1  7.1   29   +82     949 F 
      g584/C                                                 +0     949   
      g584/YC               FAX1              1  7.1   29   +82    1031 F 
      g580/C                                                 +0    1031   
      g580/YC               FAX1              1  7.1   29   +82    1112 F 
      g576/C                                                 +0    1112   
      g576/YC               FAX1              1  7.1   26   +82    1194 F 
      g572/C                                                 +0    1194   
      g572/YC               FAX1              1  7.1   27   +81    1275 F 
      g568/C                                                 +0    1275   
      g568/YC               FAX1              1  7.1   27   +81    1356 F 
      g564/C                                                 +0    1356   
      g564/YC               FAX1              1 10.9   37   +89    1445 F 
      g2/A                                                   +0    1445   
      g2/YS                 FAX1              1  2.8   21   +84    1529 R 
      g558/A                                                 +0    1529   
      g558/Y                MUX2X1            1  1.5   18   +23    1552 F 
      g557/A                                                 +0    1552   
      g557/Y                INVX1             1  2.0    0    +3    1555 R 
      countval_reg[8]/D     DFFSR                            +0    1555   
      countval_reg[8]/CLK   setup                       0   +70    1625 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3325ps 
Start-point  : TOP/genblk1[1].genblk3.genblk1.sng/ctr/countval_reg[1]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[8]/D
