// Seed: 999629743
module module_0;
  uwire id_1 = 1;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri id_5,
    id_17,
    output wire id_6,
    input wire id_7,
    input wor id_8,
    output supply1 id_9,
    input tri id_10,
    output wand id_11,
    input wire id_12,
    input supply1 id_13,
    input supply1 id_14,
    input supply0 id_15
);
  assign id_9 = 1;
  wire id_18 = id_4, id_19;
  final id_0 <= 1 ** -1 == id_5;
  module_0 modCall_1 ();
  id_20(
      -1 * {id_17, 1, id_0, -1}
  );
endmodule
