// Seed: 2428870698
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output id_4,
    output reg id_5,
    input id_6,
    input logic id_7,
    input logic id_8
);
  always @(id_8) begin
    id_5 <= 1;
  end
endmodule
