
****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/vivado_workspace/counter_verilog/counter_verilog.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/vivado_workspace/counter_verilog/counter_verilog.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu May 27 13:53:13 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 82.012 ; gain = 13.238
INFO: [Common 17-206] Exiting Webtalk at Thu May 27 13:53:13 2021...
