#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d5166bed50 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 23;
 .timescale 0 0;
v000001d516741f10_0 .net "PC", 31 0, v000001d516736b30_0;  1 drivers
v000001d516741a10_0 .var "clk", 0 0;
v000001d516741c90_0 .net "clkout", 0 0, L_000001d5166ce3e0;  1 drivers
v000001d516741ab0_0 .net "cycles_consumed", 31 0, v000001d51673eb30_0;  1 drivers
v000001d516742050_0 .net "regs0", 31 0, L_000001d51679f8e0;  1 drivers
v000001d516740f70_0 .net "regs1", 31 0, L_000001d51679f560;  1 drivers
v000001d5167411f0_0 .net "regs2", 31 0, L_000001d51679fb80;  1 drivers
v000001d516741790_0 .net "regs3", 31 0, L_000001d51679fbf0;  1 drivers
v000001d516742190_0 .net "regs4", 31 0, L_000001d51679f5d0;  1 drivers
v000001d516742230_0 .net "regs5", 31 0, L_000001d51679fd40;  1 drivers
v000001d5167422d0_0 .var "rst", 0 0;
S_000001d5166ba450 .scope module, "cpu" "processor" 2 36, 3 4 0, S_000001d5166bed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001d5166d6fe0 .param/l "RType" 0 4 2, C4<000000>;
P_000001d5166d7018 .param/l "add" 0 4 5, C4<100000>;
P_000001d5166d7050 .param/l "addi" 0 4 8, C4<001000>;
P_000001d5166d7088 .param/l "addu" 0 4 5, C4<100001>;
P_000001d5166d70c0 .param/l "and_" 0 4 5, C4<100100>;
P_000001d5166d70f8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d5166d7130 .param/l "beq" 0 4 10, C4<000100>;
P_000001d5166d7168 .param/l "bge" 0 4 10, C4<001010>;
P_000001d5166d71a0 .param/l "bgt" 0 4 10, C4<001001>;
P_000001d5166d71d8 .param/l "ble" 0 4 10, C4<000111>;
P_000001d5166d7210 .param/l "blt" 0 4 10, C4<000110>;
P_000001d5166d7248 .param/l "bne" 0 4 10, C4<000101>;
P_000001d5166d7280 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001d5166d72b8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d5166d72f0 .param/l "j" 0 4 12, C4<000010>;
P_000001d5166d7328 .param/l "jal" 0 4 12, C4<000011>;
P_000001d5166d7360 .param/l "jr" 0 4 6, C4<001000>;
P_000001d5166d7398 .param/l "lw" 0 4 8, C4<100011>;
P_000001d5166d73d0 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d5166d7408 .param/l "or_" 0 4 5, C4<100101>;
P_000001d5166d7440 .param/l "ori" 0 4 8, C4<001101>;
P_000001d5166d7478 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d5166d74b0 .param/l "sll" 0 4 6, C4<000000>;
P_000001d5166d74e8 .param/l "slt" 0 4 5, C4<101010>;
P_000001d5166d7520 .param/l "slti" 0 4 8, C4<101010>;
P_000001d5166d7558 .param/l "srl" 0 4 6, C4<000010>;
P_000001d5166d7590 .param/l "sub" 0 4 5, C4<100010>;
P_000001d5166d75c8 .param/l "subu" 0 4 5, C4<100011>;
P_000001d5166d7600 .param/l "sw" 0 4 8, C4<101011>;
P_000001d5166d7638 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d5166d7670 .param/l "xori" 0 4 8, C4<001110>;
L_000001d5166ce220 .functor NOT 1, v000001d5167422d0_0, C4<0>, C4<0>, C4<0>;
L_000001d5166ce060 .functor NOT 1, v000001d5167422d0_0, C4<0>, C4<0>, C4<0>;
L_000001d5166ce290 .functor NOT 1, v000001d5167422d0_0, C4<0>, C4<0>, C4<0>;
L_000001d5166ce680 .functor NOT 1, v000001d5167422d0_0, C4<0>, C4<0>, C4<0>;
L_000001d5166ced80 .functor NOT 1, v000001d5167422d0_0, C4<0>, C4<0>, C4<0>;
L_000001d5166ce370 .functor NOT 1, v000001d5167422d0_0, C4<0>, C4<0>, C4<0>;
L_000001d5166ce990 .functor NOT 1, v000001d5167422d0_0, C4<0>, C4<0>, C4<0>;
L_000001d5166cea00 .functor NOT 1, v000001d5167422d0_0, C4<0>, C4<0>, C4<0>;
L_000001d5166ce3e0 .functor OR 1, v000001d516741a10_0, v000001d516728340_0, C4<0>, C4<0>;
L_000001d51679f100 .functor OR 1, L_000001d51678b5e0, L_000001d51678ca80, C4<0>, C4<0>;
L_000001d51679f9c0 .functor AND 1, L_000001d51678c760, L_000001d51678b400, C4<1>, C4<1>;
L_000001d51679f410 .functor NOT 1, v000001d5167422d0_0, C4<0>, C4<0>, C4<0>;
L_000001d51679f790 .functor OR 1, L_000001d51678d700, L_000001d51678bcc0, C4<0>, C4<0>;
L_000001d51679f6b0 .functor OR 1, L_000001d51679f790, L_000001d51678bd60, C4<0>, C4<0>;
L_000001d51679f090 .functor OR 1, L_000001d51678bfe0, L_000001d51678c080, C4<0>, C4<0>;
L_000001d51679fc60 .functor AND 1, L_000001d51678cb20, L_000001d51679f090, C4<1>, C4<1>;
L_000001d51679fdb0 .functor OR 1, L_000001d5167a72e0, L_000001d5167a5760, C4<0>, C4<0>;
L_000001d51679f950 .functor AND 1, L_000001d51678afa0, L_000001d51679fdb0, C4<1>, C4<1>;
v000001d516736810_0 .net "ALUOp", 3 0, v000001d5166ad8b0_0;  1 drivers
v000001d516736950_0 .net "ALUResult", 31 0, v000001d5167372b0_0;  1 drivers
v000001d5167373f0_0 .net "ALUSrc", 0 0, v000001d51669a3d0_0;  1 drivers
v000001d516737490_0 .net "ALUin2", 31 0, L_000001d51678d340;  1 drivers
v000001d516737e90_0 .net "MemReadEn", 0 0, v000001d51669a470_0;  1 drivers
v000001d5167364f0_0 .net "MemWriteEn", 0 0, v000001d516727c60_0;  1 drivers
v000001d5167369f0_0 .net "MemtoReg", 0 0, v000001d516726c20_0;  1 drivers
v000001d516737990_0 .net "PC", 31 0, v000001d516736b30_0;  alias, 1 drivers
v000001d516737d50_0 .net "PCPlus1", 31 0, L_000001d51678d2a0;  1 drivers
v000001d516737710_0 .net "PCsrc", 1 0, v000001d5167375d0_0;  1 drivers
v000001d5167366d0_0 .net "RegDst", 0 0, v000001d5167280c0_0;  1 drivers
v000001d516737a30_0 .net "RegWriteEn", 0 0, v000001d516727120_0;  1 drivers
v000001d516737b70_0 .net "WriteRegister", 4 0, L_000001d51678d480;  1 drivers
v000001d516737c10_0 .net *"_ivl_0", 0 0, L_000001d5166ce220;  1 drivers
L_000001d516742f80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d516736590_0 .net/2u *"_ivl_10", 4 0, L_000001d516742f80;  1 drivers
L_000001d516743d90 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d516736630_0 .net *"_ivl_101", 15 0, L_000001d516743d90;  1 drivers
v000001d516737cb0_0 .net *"_ivl_102", 31 0, L_000001d51678ba40;  1 drivers
L_000001d516743dd8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d516736090_0 .net *"_ivl_105", 25 0, L_000001d516743dd8;  1 drivers
L_000001d516743e20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d5167361d0_0 .net/2u *"_ivl_106", 31 0, L_000001d516743e20;  1 drivers
v000001d516736270_0 .net *"_ivl_108", 0 0, L_000001d51678c760;  1 drivers
L_000001d516743e68 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d516736770_0 .net/2u *"_ivl_110", 5 0, L_000001d516743e68;  1 drivers
v000001d51673d010_0 .net *"_ivl_112", 0 0, L_000001d51678b400;  1 drivers
v000001d51673c750_0 .net *"_ivl_115", 0 0, L_000001d51679f9c0;  1 drivers
v000001d51673dfb0_0 .net *"_ivl_116", 47 0, L_000001d51678bae0;  1 drivers
L_000001d516743eb0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d51673d830_0 .net *"_ivl_119", 15 0, L_000001d516743eb0;  1 drivers
L_000001d516742fc8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d51673e050_0 .net/2u *"_ivl_12", 5 0, L_000001d516742fc8;  1 drivers
v000001d51673e0f0_0 .net *"_ivl_120", 47 0, L_000001d51678d5c0;  1 drivers
L_000001d516743ef8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d51673e410_0 .net *"_ivl_123", 15 0, L_000001d516743ef8;  1 drivers
v000001d51673cc50_0 .net *"_ivl_125", 0 0, L_000001d51678c260;  1 drivers
v000001d51673d0b0_0 .net *"_ivl_126", 31 0, L_000001d51678b860;  1 drivers
v000001d51673c9d0_0 .net *"_ivl_128", 47 0, L_000001d51678cda0;  1 drivers
v000001d51673ca70_0 .net *"_ivl_130", 47 0, L_000001d51678c800;  1 drivers
v000001d51673e190_0 .net *"_ivl_132", 47 0, L_000001d51678b0e0;  1 drivers
v000001d51673d8d0_0 .net *"_ivl_134", 47 0, L_000001d51678c440;  1 drivers
L_000001d516743f40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d51673cf70_0 .net/2u *"_ivl_138", 1 0, L_000001d516743f40;  1 drivers
v000001d51673d510_0 .net *"_ivl_14", 0 0, L_000001d516742410;  1 drivers
v000001d51673d330_0 .net *"_ivl_140", 0 0, L_000001d51678cee0;  1 drivers
L_000001d516743f88 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d51673d5b0_0 .net/2u *"_ivl_142", 1 0, L_000001d516743f88;  1 drivers
v000001d51673ccf0_0 .net *"_ivl_144", 0 0, L_000001d51678cf80;  1 drivers
L_000001d516743fd0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d51673e230_0 .net/2u *"_ivl_146", 1 0, L_000001d516743fd0;  1 drivers
v000001d51673df10_0 .net *"_ivl_148", 0 0, L_000001d51678d660;  1 drivers
L_000001d516744018 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001d51673e4b0_0 .net/2u *"_ivl_150", 31 0, L_000001d516744018;  1 drivers
L_000001d516744060 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001d51673d150_0 .net/2u *"_ivl_152", 31 0, L_000001d516744060;  1 drivers
v000001d51673e2d0_0 .net *"_ivl_154", 31 0, L_000001d51678c300;  1 drivers
v000001d51673d1f0_0 .net *"_ivl_156", 31 0, L_000001d51678c8a0;  1 drivers
L_000001d516743010 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d51673d970_0 .net/2u *"_ivl_16", 4 0, L_000001d516743010;  1 drivers
v000001d51673cd90_0 .net *"_ivl_160", 0 0, L_000001d51679f410;  1 drivers
L_000001d5167440f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d51673ce30_0 .net/2u *"_ivl_162", 31 0, L_000001d5167440f0;  1 drivers
L_000001d5167441c8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001d51673e370_0 .net/2u *"_ivl_166", 5 0, L_000001d5167441c8;  1 drivers
v000001d51673dc90_0 .net *"_ivl_168", 0 0, L_000001d51678d700;  1 drivers
L_000001d516744210 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001d51673da10_0 .net/2u *"_ivl_170", 5 0, L_000001d516744210;  1 drivers
v000001d51673e550_0 .net *"_ivl_172", 0 0, L_000001d51678bcc0;  1 drivers
v000001d51673c890_0 .net *"_ivl_175", 0 0, L_000001d51679f790;  1 drivers
L_000001d516744258 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001d51673ced0_0 .net/2u *"_ivl_176", 5 0, L_000001d516744258;  1 drivers
v000001d51673e5f0_0 .net *"_ivl_178", 0 0, L_000001d51678bd60;  1 drivers
v000001d51673c7f0_0 .net *"_ivl_181", 0 0, L_000001d51679f6b0;  1 drivers
L_000001d5167442a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d51673db50_0 .net/2u *"_ivl_182", 15 0, L_000001d5167442a0;  1 drivers
v000001d51673c930_0 .net *"_ivl_184", 31 0, L_000001d51678be00;  1 drivers
v000001d51673dbf0_0 .net *"_ivl_187", 0 0, L_000001d51678bea0;  1 drivers
v000001d51673cb10_0 .net *"_ivl_188", 15 0, L_000001d51678bf40;  1 drivers
v000001d51673cbb0_0 .net *"_ivl_19", 4 0, L_000001d516741290;  1 drivers
v000001d51673d290_0 .net *"_ivl_190", 31 0, L_000001d51678c580;  1 drivers
v000001d51673dab0_0 .net *"_ivl_194", 31 0, L_000001d51678d0c0;  1 drivers
L_000001d5167442e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d51673dd30_0 .net *"_ivl_197", 25 0, L_000001d5167442e8;  1 drivers
L_000001d516744330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d51673d650_0 .net/2u *"_ivl_198", 31 0, L_000001d516744330;  1 drivers
L_000001d516742f38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d51673d6f0_0 .net/2u *"_ivl_2", 5 0, L_000001d516742f38;  1 drivers
v000001d51673d3d0_0 .net *"_ivl_20", 4 0, L_000001d516741330;  1 drivers
v000001d51673ddd0_0 .net *"_ivl_200", 0 0, L_000001d51678cb20;  1 drivers
L_000001d516744378 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d51673d790_0 .net/2u *"_ivl_202", 5 0, L_000001d516744378;  1 drivers
v000001d51673d470_0 .net *"_ivl_204", 0 0, L_000001d51678bfe0;  1 drivers
L_000001d5167443c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d51673de70_0 .net/2u *"_ivl_206", 5 0, L_000001d5167443c0;  1 drivers
v000001d51673e8b0_0 .net *"_ivl_208", 0 0, L_000001d51678c080;  1 drivers
v000001d5167406b0_0 .net *"_ivl_211", 0 0, L_000001d51679f090;  1 drivers
v000001d51673f710_0 .net *"_ivl_213", 0 0, L_000001d51679fc60;  1 drivers
L_000001d516744408 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d51673eef0_0 .net/2u *"_ivl_214", 5 0, L_000001d516744408;  1 drivers
v000001d51673f8f0_0 .net *"_ivl_216", 0 0, L_000001d51678c940;  1 drivers
L_000001d516744450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d51673f850_0 .net/2u *"_ivl_218", 31 0, L_000001d516744450;  1 drivers
v000001d5167404d0_0 .net *"_ivl_220", 31 0, L_000001d51678cbc0;  1 drivers
v000001d5167407f0_0 .net *"_ivl_224", 31 0, L_000001d51678d3e0;  1 drivers
L_000001d516744498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d51673f030_0 .net *"_ivl_227", 25 0, L_000001d516744498;  1 drivers
L_000001d5167444e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d516740750_0 .net/2u *"_ivl_228", 31 0, L_000001d5167444e0;  1 drivers
v000001d51673fcb0_0 .net *"_ivl_230", 0 0, L_000001d51678afa0;  1 drivers
L_000001d516744528 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d51673e810_0 .net/2u *"_ivl_232", 5 0, L_000001d516744528;  1 drivers
v000001d516740390_0 .net *"_ivl_234", 0 0, L_000001d5167a72e0;  1 drivers
L_000001d516744570 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d516740430_0 .net/2u *"_ivl_236", 5 0, L_000001d516744570;  1 drivers
v000001d51673f3f0_0 .net *"_ivl_238", 0 0, L_000001d5167a5760;  1 drivers
v000001d51673ec70_0 .net *"_ivl_24", 0 0, L_000001d5166ce290;  1 drivers
v000001d51673e950_0 .net *"_ivl_241", 0 0, L_000001d51679fdb0;  1 drivers
v000001d51673fd50_0 .net *"_ivl_243", 0 0, L_000001d51679f950;  1 drivers
L_000001d5167445b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d51673ef90_0 .net/2u *"_ivl_244", 5 0, L_000001d5167445b8;  1 drivers
v000001d51673f990_0 .net *"_ivl_246", 0 0, L_000001d5167a7060;  1 drivers
v000001d516740ed0_0 .net *"_ivl_248", 31 0, L_000001d5167a6700;  1 drivers
L_000001d516743058 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d51673ee50_0 .net/2u *"_ivl_26", 4 0, L_000001d516743058;  1 drivers
v000001d51673f2b0_0 .net *"_ivl_29", 4 0, L_000001d51678ea60;  1 drivers
v000001d51673fa30_0 .net *"_ivl_32", 0 0, L_000001d5166ce680;  1 drivers
L_000001d5167430a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d516740890_0 .net/2u *"_ivl_34", 4 0, L_000001d5167430a0;  1 drivers
v000001d5167409d0_0 .net *"_ivl_37", 4 0, L_000001d51678da20;  1 drivers
v000001d5167402f0_0 .net *"_ivl_40", 0 0, L_000001d5166ced80;  1 drivers
L_000001d5167430e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d516740250_0 .net/2u *"_ivl_42", 15 0, L_000001d5167430e8;  1 drivers
v000001d516740570_0 .net *"_ivl_45", 15 0, L_000001d51678ece0;  1 drivers
v000001d51673ff30_0 .net *"_ivl_48", 0 0, L_000001d5166ce370;  1 drivers
v000001d516740610_0 .net *"_ivl_5", 5 0, L_000001d5167425f0;  1 drivers
L_000001d516743130 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d51673f490_0 .net/2u *"_ivl_50", 36 0, L_000001d516743130;  1 drivers
L_000001d516743178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d516740930_0 .net/2u *"_ivl_52", 31 0, L_000001d516743178;  1 drivers
v000001d5167401b0_0 .net *"_ivl_55", 4 0, L_000001d51678e4c0;  1 drivers
v000001d51673f530_0 .net *"_ivl_56", 36 0, L_000001d51678ed80;  1 drivers
v000001d51673ffd0_0 .net *"_ivl_58", 36 0, L_000001d51678e600;  1 drivers
v000001d51673fad0_0 .net *"_ivl_62", 0 0, L_000001d5166ce990;  1 drivers
L_000001d5167431c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d51673f670_0 .net/2u *"_ivl_64", 5 0, L_000001d5167431c0;  1 drivers
v000001d516740070_0 .net *"_ivl_67", 5 0, L_000001d51678eb00;  1 drivers
v000001d516740a70_0 .net *"_ivl_70", 0 0, L_000001d5166cea00;  1 drivers
L_000001d516743208 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d51673e9f0_0 .net/2u *"_ivl_72", 57 0, L_000001d516743208;  1 drivers
L_000001d516743250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d51673fb70_0 .net/2u *"_ivl_74", 31 0, L_000001d516743250;  1 drivers
v000001d51673fc10_0 .net *"_ivl_77", 25 0, L_000001d51678dd40;  1 drivers
v000001d51673fdf0_0 .net *"_ivl_78", 57 0, L_000001d51678e880;  1 drivers
v000001d51673fe90_0 .net *"_ivl_8", 0 0, L_000001d5166ce060;  1 drivers
v000001d516740cf0_0 .net *"_ivl_80", 57 0, L_000001d51678e560;  1 drivers
L_000001d516743cb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d516740110_0 .net/2u *"_ivl_84", 31 0, L_000001d516743cb8;  1 drivers
L_000001d516743d00 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d516740b10_0 .net/2u *"_ivl_88", 5 0, L_000001d516743d00;  1 drivers
v000001d51673f5d0_0 .net *"_ivl_90", 0 0, L_000001d51678b5e0;  1 drivers
L_000001d516743d48 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d516740bb0_0 .net/2u *"_ivl_92", 5 0, L_000001d516743d48;  1 drivers
v000001d51673f350_0 .net *"_ivl_94", 0 0, L_000001d51678ca80;  1 drivers
v000001d516740c50_0 .net *"_ivl_97", 0 0, L_000001d51679f100;  1 drivers
v000001d51673ea90_0 .net *"_ivl_98", 47 0, L_000001d51678d020;  1 drivers
v000001d516740d90_0 .net "adderResult", 31 0, L_000001d51678ce40;  1 drivers
v000001d516740e30_0 .net "address", 31 0, L_000001d51678e920;  1 drivers
v000001d51673e770_0 .net "clk", 0 0, L_000001d5166ce3e0;  alias, 1 drivers
v000001d51673eb30_0 .var "cycles_consumed", 31 0;
v000001d51673ebd0_0 .net "excep_flag", 0 0, L_000001d51678d520;  1 drivers
v000001d51673f7b0_0 .net "extImm", 31 0, L_000001d51678d160;  1 drivers
v000001d51673ed10_0 .net "funct", 5 0, L_000001d51678de80;  1 drivers
v000001d51673edb0_0 .net "hlt", 0 0, v000001d516728340_0;  1 drivers
v000001d51673f0d0_0 .net "imm", 15 0, L_000001d51678e740;  1 drivers
v000001d51673f170_0 .net "immediate", 31 0, L_000001d51678d200;  1 drivers
v000001d51673f210_0 .net "input_clk", 0 0, v000001d516741a10_0;  1 drivers
v000001d516741150_0 .net "instruction", 31 0, L_000001d51678b7c0;  1 drivers
v000001d516741470_0 .net "memoryReadData", 31 0, v000001d516736f90_0;  1 drivers
v000001d516741b50_0 .net "nextPC", 31 0, L_000001d51678b360;  1 drivers
v000001d5167420f0_0 .net "opcode", 5 0, L_000001d516742370;  1 drivers
v000001d5167424b0_0 .net "rd", 4 0, L_000001d51678db60;  1 drivers
v000001d516741830_0 .net "readData1", 31 0, L_000001d51679f480;  1 drivers
v000001d516741010_0 .net "readData1_w", 31 0, L_000001d5167a6340;  1 drivers
v000001d5167415b0_0 .net "readData2", 31 0, L_000001d51679f4f0;  1 drivers
v000001d516741510_0 .net "regs0", 31 0, L_000001d51679f8e0;  alias, 1 drivers
v000001d5167413d0_0 .net "regs1", 31 0, L_000001d51679f560;  alias, 1 drivers
v000001d516741650_0 .net "regs2", 31 0, L_000001d51679fb80;  alias, 1 drivers
v000001d5167418d0_0 .net "regs3", 31 0, L_000001d51679fbf0;  alias, 1 drivers
v000001d516741dd0_0 .net "regs4", 31 0, L_000001d51679f5d0;  alias, 1 drivers
v000001d516741e70_0 .net "regs5", 31 0, L_000001d51679fd40;  alias, 1 drivers
v000001d516742550_0 .net "rs", 4 0, L_000001d51678e380;  1 drivers
v000001d516741fb0_0 .net "rst", 0 0, v000001d5167422d0_0;  1 drivers
v000001d5167410b0_0 .net "rt", 4 0, L_000001d51678dde0;  1 drivers
v000001d516741d30_0 .net "shamt", 31 0, L_000001d51678e7e0;  1 drivers
v000001d5167416f0_0 .net "wire_instruction", 31 0, L_000001d51679f330;  1 drivers
v000001d516741bf0_0 .net "writeData", 31 0, L_000001d5167a5f80;  1 drivers
v000001d516741970_0 .net "zero", 0 0, L_000001d5167a7100;  1 drivers
L_000001d5167425f0 .part L_000001d51678b7c0, 26, 6;
L_000001d516742370 .functor MUXZ 6, L_000001d5167425f0, L_000001d516742f38, L_000001d5166ce220, C4<>;
L_000001d516742410 .cmp/eq 6, L_000001d516742370, L_000001d516742fc8;
L_000001d516741290 .part L_000001d51678b7c0, 11, 5;
L_000001d516741330 .functor MUXZ 5, L_000001d516741290, L_000001d516743010, L_000001d516742410, C4<>;
L_000001d51678db60 .functor MUXZ 5, L_000001d516741330, L_000001d516742f80, L_000001d5166ce060, C4<>;
L_000001d51678ea60 .part L_000001d51678b7c0, 21, 5;
L_000001d51678e380 .functor MUXZ 5, L_000001d51678ea60, L_000001d516743058, L_000001d5166ce290, C4<>;
L_000001d51678da20 .part L_000001d51678b7c0, 16, 5;
L_000001d51678dde0 .functor MUXZ 5, L_000001d51678da20, L_000001d5167430a0, L_000001d5166ce680, C4<>;
L_000001d51678ece0 .part L_000001d51678b7c0, 0, 16;
L_000001d51678e740 .functor MUXZ 16, L_000001d51678ece0, L_000001d5167430e8, L_000001d5166ced80, C4<>;
L_000001d51678e4c0 .part L_000001d51678b7c0, 6, 5;
L_000001d51678ed80 .concat [ 5 32 0 0], L_000001d51678e4c0, L_000001d516743178;
L_000001d51678e600 .functor MUXZ 37, L_000001d51678ed80, L_000001d516743130, L_000001d5166ce370, C4<>;
L_000001d51678e7e0 .part L_000001d51678e600, 0, 32;
L_000001d51678eb00 .part L_000001d51678b7c0, 0, 6;
L_000001d51678de80 .functor MUXZ 6, L_000001d51678eb00, L_000001d5167431c0, L_000001d5166ce990, C4<>;
L_000001d51678dd40 .part L_000001d51678b7c0, 0, 26;
L_000001d51678e880 .concat [ 26 32 0 0], L_000001d51678dd40, L_000001d516743250;
L_000001d51678e560 .functor MUXZ 58, L_000001d51678e880, L_000001d516743208, L_000001d5166cea00, C4<>;
L_000001d51678e920 .part L_000001d51678e560, 0, 32;
L_000001d51678d2a0 .arith/sum 32, v000001d516736b30_0, L_000001d516743cb8;
L_000001d51678b5e0 .cmp/eq 6, L_000001d516742370, L_000001d516743d00;
L_000001d51678ca80 .cmp/eq 6, L_000001d516742370, L_000001d516743d48;
L_000001d51678d020 .concat [ 32 16 0 0], L_000001d51678e920, L_000001d516743d90;
L_000001d51678ba40 .concat [ 6 26 0 0], L_000001d516742370, L_000001d516743dd8;
L_000001d51678c760 .cmp/eq 32, L_000001d51678ba40, L_000001d516743e20;
L_000001d51678b400 .cmp/eq 6, L_000001d51678de80, L_000001d516743e68;
L_000001d51678bae0 .concat [ 32 16 0 0], L_000001d51679f480, L_000001d516743eb0;
L_000001d51678d5c0 .concat [ 32 16 0 0], v000001d516736b30_0, L_000001d516743ef8;
L_000001d51678c260 .part L_000001d51678e740, 15, 1;
LS_000001d51678b860_0_0 .concat [ 1 1 1 1], L_000001d51678c260, L_000001d51678c260, L_000001d51678c260, L_000001d51678c260;
LS_000001d51678b860_0_4 .concat [ 1 1 1 1], L_000001d51678c260, L_000001d51678c260, L_000001d51678c260, L_000001d51678c260;
LS_000001d51678b860_0_8 .concat [ 1 1 1 1], L_000001d51678c260, L_000001d51678c260, L_000001d51678c260, L_000001d51678c260;
LS_000001d51678b860_0_12 .concat [ 1 1 1 1], L_000001d51678c260, L_000001d51678c260, L_000001d51678c260, L_000001d51678c260;
LS_000001d51678b860_0_16 .concat [ 1 1 1 1], L_000001d51678c260, L_000001d51678c260, L_000001d51678c260, L_000001d51678c260;
LS_000001d51678b860_0_20 .concat [ 1 1 1 1], L_000001d51678c260, L_000001d51678c260, L_000001d51678c260, L_000001d51678c260;
LS_000001d51678b860_0_24 .concat [ 1 1 1 1], L_000001d51678c260, L_000001d51678c260, L_000001d51678c260, L_000001d51678c260;
LS_000001d51678b860_0_28 .concat [ 1 1 1 1], L_000001d51678c260, L_000001d51678c260, L_000001d51678c260, L_000001d51678c260;
LS_000001d51678b860_1_0 .concat [ 4 4 4 4], LS_000001d51678b860_0_0, LS_000001d51678b860_0_4, LS_000001d51678b860_0_8, LS_000001d51678b860_0_12;
LS_000001d51678b860_1_4 .concat [ 4 4 4 4], LS_000001d51678b860_0_16, LS_000001d51678b860_0_20, LS_000001d51678b860_0_24, LS_000001d51678b860_0_28;
L_000001d51678b860 .concat [ 16 16 0 0], LS_000001d51678b860_1_0, LS_000001d51678b860_1_4;
L_000001d51678cda0 .concat [ 16 32 0 0], L_000001d51678e740, L_000001d51678b860;
L_000001d51678c800 .arith/sum 48, L_000001d51678d5c0, L_000001d51678cda0;
L_000001d51678b0e0 .functor MUXZ 48, L_000001d51678c800, L_000001d51678bae0, L_000001d51679f9c0, C4<>;
L_000001d51678c440 .functor MUXZ 48, L_000001d51678b0e0, L_000001d51678d020, L_000001d51679f100, C4<>;
L_000001d51678ce40 .part L_000001d51678c440, 0, 32;
L_000001d51678cee0 .cmp/eq 2, v000001d5167375d0_0, L_000001d516743f40;
L_000001d51678cf80 .cmp/eq 2, v000001d5167375d0_0, L_000001d516743f88;
L_000001d51678d660 .cmp/eq 2, v000001d5167375d0_0, L_000001d516743fd0;
L_000001d51678c300 .functor MUXZ 32, L_000001d516744060, L_000001d516744018, L_000001d51678d660, C4<>;
L_000001d51678c8a0 .functor MUXZ 32, L_000001d51678c300, L_000001d51678ce40, L_000001d51678cf80, C4<>;
L_000001d51678b360 .functor MUXZ 32, L_000001d51678c8a0, L_000001d51678d2a0, L_000001d51678cee0, C4<>;
L_000001d51678b7c0 .functor MUXZ 32, L_000001d51679f330, L_000001d5167440f0, L_000001d51679f410, C4<>;
L_000001d51678d700 .cmp/eq 6, L_000001d516742370, L_000001d5167441c8;
L_000001d51678bcc0 .cmp/eq 6, L_000001d516742370, L_000001d516744210;
L_000001d51678bd60 .cmp/eq 6, L_000001d516742370, L_000001d516744258;
L_000001d51678be00 .concat [ 16 16 0 0], L_000001d51678e740, L_000001d5167442a0;
L_000001d51678bea0 .part L_000001d51678e740, 15, 1;
LS_000001d51678bf40_0_0 .concat [ 1 1 1 1], L_000001d51678bea0, L_000001d51678bea0, L_000001d51678bea0, L_000001d51678bea0;
LS_000001d51678bf40_0_4 .concat [ 1 1 1 1], L_000001d51678bea0, L_000001d51678bea0, L_000001d51678bea0, L_000001d51678bea0;
LS_000001d51678bf40_0_8 .concat [ 1 1 1 1], L_000001d51678bea0, L_000001d51678bea0, L_000001d51678bea0, L_000001d51678bea0;
LS_000001d51678bf40_0_12 .concat [ 1 1 1 1], L_000001d51678bea0, L_000001d51678bea0, L_000001d51678bea0, L_000001d51678bea0;
L_000001d51678bf40 .concat [ 4 4 4 4], LS_000001d51678bf40_0_0, LS_000001d51678bf40_0_4, LS_000001d51678bf40_0_8, LS_000001d51678bf40_0_12;
L_000001d51678c580 .concat [ 16 16 0 0], L_000001d51678e740, L_000001d51678bf40;
L_000001d51678d160 .functor MUXZ 32, L_000001d51678c580, L_000001d51678be00, L_000001d51679f6b0, C4<>;
L_000001d51678d0c0 .concat [ 6 26 0 0], L_000001d516742370, L_000001d5167442e8;
L_000001d51678cb20 .cmp/eq 32, L_000001d51678d0c0, L_000001d516744330;
L_000001d51678bfe0 .cmp/eq 6, L_000001d51678de80, L_000001d516744378;
L_000001d51678c080 .cmp/eq 6, L_000001d51678de80, L_000001d5167443c0;
L_000001d51678c940 .cmp/eq 6, L_000001d516742370, L_000001d516744408;
L_000001d51678cbc0 .functor MUXZ 32, L_000001d51678d160, L_000001d516744450, L_000001d51678c940, C4<>;
L_000001d51678d200 .functor MUXZ 32, L_000001d51678cbc0, L_000001d51678e7e0, L_000001d51679fc60, C4<>;
L_000001d51678d3e0 .concat [ 6 26 0 0], L_000001d516742370, L_000001d516744498;
L_000001d51678afa0 .cmp/eq 32, L_000001d51678d3e0, L_000001d5167444e0;
L_000001d5167a72e0 .cmp/eq 6, L_000001d51678de80, L_000001d516744528;
L_000001d5167a5760 .cmp/eq 6, L_000001d51678de80, L_000001d516744570;
L_000001d5167a7060 .cmp/eq 6, L_000001d516742370, L_000001d5167445b8;
L_000001d5167a6700 .functor MUXZ 32, L_000001d51679f480, v000001d516736b30_0, L_000001d5167a7060, C4<>;
L_000001d5167a6340 .functor MUXZ 32, L_000001d5167a6700, L_000001d51679f4f0, L_000001d51679f950, C4<>;
S_000001d516626330 .scope module, "ALUMux" "mux2x1" 3 95, 5 1 0, S_000001d5166ba450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d5166c1850 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d51679fcd0 .functor NOT 1, v000001d51669a3d0_0, C4<0>, C4<0>, C4<0>;
v000001d5166ace10_0 .net *"_ivl_0", 0 0, L_000001d51679fcd0;  1 drivers
v000001d5166acff0_0 .net "in1", 31 0, L_000001d51679f4f0;  alias, 1 drivers
v000001d5166ad090_0 .net "in2", 31 0, L_000001d51678d200;  alias, 1 drivers
v000001d5166ad4f0_0 .net "out", 31 0, L_000001d51678d340;  alias, 1 drivers
v000001d5166ad770_0 .net "s", 0 0, v000001d51669a3d0_0;  alias, 1 drivers
L_000001d51678d340 .functor MUXZ 32, L_000001d51678d200, L_000001d51679f4f0, L_000001d51679fcd0, C4<>;
S_000001d5166264c0 .scope module, "CU" "controlUnit" 3 79, 6 1 0, S_000001d5166ba450;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001d5167262b0 .param/l "RType" 0 4 2, C4<000000>;
P_000001d5167262e8 .param/l "add" 0 4 5, C4<100000>;
P_000001d516726320 .param/l "addi" 0 4 8, C4<001000>;
P_000001d516726358 .param/l "addu" 0 4 5, C4<100001>;
P_000001d516726390 .param/l "and_" 0 4 5, C4<100100>;
P_000001d5167263c8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d516726400 .param/l "beq" 0 4 10, C4<000100>;
P_000001d516726438 .param/l "bge" 0 4 10, C4<001010>;
P_000001d516726470 .param/l "bgt" 0 4 10, C4<001001>;
P_000001d5167264a8 .param/l "ble" 0 4 10, C4<000111>;
P_000001d5167264e0 .param/l "blt" 0 4 10, C4<000110>;
P_000001d516726518 .param/l "bne" 0 4 10, C4<000101>;
P_000001d516726550 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d516726588 .param/l "j" 0 4 12, C4<000010>;
P_000001d5167265c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d5167265f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d516726630 .param/l "lw" 0 4 8, C4<100011>;
P_000001d516726668 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d5167266a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001d5167266d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d516726710 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d516726748 .param/l "sll" 0 4 6, C4<000000>;
P_000001d516726780 .param/l "slt" 0 4 5, C4<101010>;
P_000001d5167267b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001d5167267f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d516726828 .param/l "sub" 0 4 5, C4<100010>;
P_000001d516726860 .param/l "subu" 0 4 5, C4<100011>;
P_000001d516726898 .param/l "sw" 0 4 8, C4<101011>;
P_000001d5167268d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d516726908 .param/l "xori" 0 4 8, C4<001110>;
v000001d5166ad8b0_0 .var "ALUOp", 3 0;
v000001d51669a3d0_0 .var "ALUSrc", 0 0;
v000001d51669a470_0 .var "MemReadEn", 0 0;
v000001d516727c60_0 .var "MemWriteEn", 0 0;
v000001d516726c20_0 .var "MemtoReg", 0 0;
v000001d5167280c0_0 .var "RegDst", 0 0;
v000001d516727120_0 .var "RegWriteEn", 0 0;
v000001d516727d00_0 .net "funct", 5 0, L_000001d51678de80;  alias, 1 drivers
v000001d516728340_0 .var "hlt", 0 0;
v000001d5167269a0_0 .net "opcode", 5 0, L_000001d516742370;  alias, 1 drivers
v000001d516727760_0 .net "rst", 0 0, v000001d5167422d0_0;  alias, 1 drivers
E_000001d5166c1890 .event anyedge, v000001d516727760_0, v000001d5167269a0_0, v000001d516727d00_0;
S_000001d51664a5c0 .scope module, "EDU" "exception_detect_unit" 3 56, 7 3 0, S_000001d5166ba450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 1 "excep_flag";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
P_000001d516728960 .param/l "RType" 0 4 2, C4<000000>;
P_000001d516728998 .param/l "add" 0 4 5, C4<100000>;
P_000001d5167289d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d516728a08 .param/l "addu" 0 4 5, C4<100001>;
P_000001d516728a40 .param/l "and_" 0 4 5, C4<100100>;
P_000001d516728a78 .param/l "andi" 0 4 8, C4<001100>;
P_000001d516728ab0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d516728ae8 .param/l "bge" 0 4 10, C4<001010>;
P_000001d516728b20 .param/l "bgt" 0 4 10, C4<001001>;
P_000001d516728b58 .param/l "ble" 0 4 10, C4<000111>;
P_000001d516728b90 .param/l "blt" 0 4 10, C4<000110>;
P_000001d516728bc8 .param/l "bne" 0 4 10, C4<000101>;
P_000001d516728c00 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d516728c38 .param/l "j" 0 4 12, C4<000010>;
P_000001d516728c70 .param/l "jal" 0 4 12, C4<000011>;
P_000001d516728ca8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d516728ce0 .param/l "lw" 0 4 8, C4<100011>;
P_000001d516728d18 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d516728d50 .param/l "or_" 0 4 5, C4<100101>;
P_000001d516728d88 .param/l "ori" 0 4 8, C4<001101>;
P_000001d516728dc0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d516728df8 .param/l "sll" 0 4 6, C4<000000>;
P_000001d516728e30 .param/l "slt" 0 4 5, C4<101010>;
P_000001d516728e68 .param/l "slti" 0 4 8, C4<101010>;
P_000001d516728ea0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d516728ed8 .param/l "sub" 0 4 5, C4<100010>;
P_000001d516728f10 .param/l "subu" 0 4 5, C4<100011>;
P_000001d516728f48 .param/l "sw" 0 4 8, C4<101011>;
P_000001d516728f80 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d516728fb8 .param/l "xori" 0 4 8, C4<001110>;
L_000001d5166ce140 .functor NOT 1, v000001d5167422d0_0, C4<0>, C4<0>, C4<0>;
L_000001d5166ce300 .functor OR 1, L_000001d51678dca0, L_000001d51678df20, C4<0>, C4<0>;
L_000001d5166ceed0 .functor OR 1, L_000001d5166ce300, L_000001d51678e6a0, C4<0>, C4<0>;
L_000001d5166ce760 .functor OR 1, L_000001d5166ceed0, L_000001d51678dfc0, C4<0>, C4<0>;
L_000001d5166ce8b0 .functor OR 1, L_000001d5166ce760, L_000001d51678eba0, C4<0>, C4<0>;
L_000001d5166ceca0 .functor OR 1, L_000001d5166ce8b0, L_000001d51678e060, C4<0>, C4<0>;
L_000001d5166ce450 .functor OR 1, L_000001d5166ceca0, L_000001d51678ec40, C4<0>, C4<0>;
L_000001d5166ce6f0 .functor OR 1, L_000001d5166ce450, L_000001d51678ee20, C4<0>, C4<0>;
L_000001d5166ce7d0 .functor OR 1, L_000001d5166ce6f0, L_000001d51678dac0, C4<0>, C4<0>;
L_000001d5166cea70 .functor OR 1, L_000001d5166ce7d0, L_000001d51678d7a0, C4<0>, C4<0>;
L_000001d5166ce840 .functor OR 1, L_000001d5166cea70, L_000001d51678d840, C4<0>, C4<0>;
L_000001d5166ceae0 .functor OR 1, L_000001d5166ce840, L_000001d51678d8e0, C4<0>, C4<0>;
L_000001d5166cebc0 .functor OR 1, L_000001d5166ceae0, L_000001d51678d980, C4<0>, C4<0>;
L_000001d5166ceb50 .functor OR 1, L_000001d51678e1a0, L_000001d51678e240, C4<0>, C4<0>;
L_000001d5166ced10 .functor OR 1, L_000001d5166ceb50, L_000001d51678e420, C4<0>, C4<0>;
L_000001d5166cedf0 .functor OR 1, L_000001d5166ced10, L_000001d51678e2e0, C4<0>, C4<0>;
L_000001d516698b10 .functor OR 1, L_000001d5166cedf0, L_000001d51678c620, C4<0>, C4<0>;
L_000001d51679f2c0 .functor OR 1, L_000001d516698b10, L_000001d51678b180, C4<0>, C4<0>;
L_000001d51679f640 .functor OR 1, L_000001d51679f2c0, L_000001d51678b220, C4<0>, C4<0>;
L_000001d51679fa30 .functor OR 1, L_000001d51679f640, L_000001d51678b040, C4<0>, C4<0>;
L_000001d51679f020 .functor OR 1, L_000001d51679fa30, L_000001d51678b4a0, C4<0>, C4<0>;
L_000001d51679f250 .functor OR 1, L_000001d51679f020, L_000001d51678c1c0, C4<0>, C4<0>;
L_000001d51679faa0 .functor OR 1, L_000001d51679f250, L_000001d51678cd00, C4<0>, C4<0>;
L_000001d51679f720 .functor OR 1, L_000001d51679faa0, L_000001d51678c120, C4<0>, C4<0>;
L_000001d51679fb10 .functor OR 1, L_000001d51679f720, L_000001d51678cc60, C4<0>, C4<0>;
L_000001d51679f870 .functor OR 1, L_000001d51679fb10, L_000001d51678b680, C4<0>, C4<0>;
L_000001d51679f170 .functor OR 1, L_000001d51679f870, L_000001d51678b540, C4<0>, C4<0>;
L_000001d51679f1e0 .functor OR 1, L_000001d51679f170, L_000001d51678b9a0, C4<0>, C4<0>;
v000001d5167282a0_0 .net "PC", 31 0, v000001d516736b30_0;  alias, 1 drivers
v000001d5167271c0_0 .net *"_ivl_0", 0 0, L_000001d5166ce140;  1 drivers
v000001d516728160_0 .net *"_ivl_10", 0 0, L_000001d51678dc00;  1 drivers
v000001d516726a40_0 .net *"_ivl_100", 0 0, L_000001d51678e240;  1 drivers
v000001d516727940_0 .net *"_ivl_103", 0 0, L_000001d5166ceb50;  1 drivers
L_000001d516743838 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001d516727580_0 .net/2u *"_ivl_104", 5 0, L_000001d516743838;  1 drivers
v000001d516727da0_0 .net *"_ivl_106", 0 0, L_000001d51678e420;  1 drivers
v000001d516728200_0 .net *"_ivl_109", 0 0, L_000001d5166ced10;  1 drivers
L_000001d516743880 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001d516728480_0 .net/2u *"_ivl_110", 5 0, L_000001d516743880;  1 drivers
v000001d516726cc0_0 .net *"_ivl_112", 0 0, L_000001d51678e2e0;  1 drivers
v000001d516726ae0_0 .net *"_ivl_115", 0 0, L_000001d5166cedf0;  1 drivers
L_000001d5167438c8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001d516728020_0 .net/2u *"_ivl_116", 5 0, L_000001d5167438c8;  1 drivers
v000001d5167287a0_0 .net *"_ivl_118", 0 0, L_000001d51678c620;  1 drivers
L_000001d516743370 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v000001d516726fe0_0 .net/2u *"_ivl_12", 5 0, L_000001d516743370;  1 drivers
v000001d516727800_0 .net *"_ivl_121", 0 0, L_000001d516698b10;  1 drivers
L_000001d516743910 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001d516727260_0 .net/2u *"_ivl_122", 5 0, L_000001d516743910;  1 drivers
v000001d5167279e0_0 .net *"_ivl_124", 0 0, L_000001d51678b180;  1 drivers
v000001d516727300_0 .net *"_ivl_127", 0 0, L_000001d51679f2c0;  1 drivers
L_000001d516743958 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001d5167283e0_0 .net/2u *"_ivl_128", 5 0, L_000001d516743958;  1 drivers
v000001d516728520_0 .net *"_ivl_130", 0 0, L_000001d51678b220;  1 drivers
v000001d516728840_0 .net *"_ivl_133", 0 0, L_000001d51679f640;  1 drivers
L_000001d5167439a0 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v000001d516727ee0_0 .net/2u *"_ivl_134", 5 0, L_000001d5167439a0;  1 drivers
v000001d516726b80_0 .net *"_ivl_136", 0 0, L_000001d51678b040;  1 drivers
v000001d5167285c0_0 .net *"_ivl_139", 0 0, L_000001d51679fa30;  1 drivers
v000001d516726e00_0 .net *"_ivl_14", 0 0, L_000001d51678dca0;  1 drivers
L_000001d5167439e8 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v000001d516726d60_0 .net/2u *"_ivl_140", 5 0, L_000001d5167439e8;  1 drivers
v000001d516728660_0 .net *"_ivl_142", 0 0, L_000001d51678b4a0;  1 drivers
v000001d516727e40_0 .net *"_ivl_145", 0 0, L_000001d51679f020;  1 drivers
L_000001d516743a30 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v000001d516728700_0 .net/2u *"_ivl_146", 5 0, L_000001d516743a30;  1 drivers
v000001d516726ea0_0 .net *"_ivl_148", 0 0, L_000001d51678c1c0;  1 drivers
v000001d516727f80_0 .net *"_ivl_151", 0 0, L_000001d51679f250;  1 drivers
L_000001d516743a78 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v000001d516726f40_0 .net/2u *"_ivl_152", 5 0, L_000001d516743a78;  1 drivers
v000001d516727080_0 .net *"_ivl_154", 0 0, L_000001d51678cd00;  1 drivers
v000001d5167273a0_0 .net *"_ivl_157", 0 0, L_000001d51679faa0;  1 drivers
L_000001d516743ac0 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v000001d516727440_0 .net/2u *"_ivl_158", 5 0, L_000001d516743ac0;  1 drivers
L_000001d5167433b8 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v000001d5167274e0_0 .net/2u *"_ivl_16", 5 0, L_000001d5167433b8;  1 drivers
v000001d516727620_0 .net *"_ivl_160", 0 0, L_000001d51678c120;  1 drivers
v000001d5167276c0_0 .net *"_ivl_163", 0 0, L_000001d51679f720;  1 drivers
L_000001d516743b08 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d5167278a0_0 .net/2u *"_ivl_164", 5 0, L_000001d516743b08;  1 drivers
v000001d516727a80_0 .net *"_ivl_166", 0 0, L_000001d51678cc60;  1 drivers
v000001d516727b20_0 .net *"_ivl_169", 0 0, L_000001d51679fb10;  1 drivers
L_000001d516743b50 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d516727bc0_0 .net/2u *"_ivl_170", 5 0, L_000001d516743b50;  1 drivers
v000001d51672a450_0 .net *"_ivl_172", 0 0, L_000001d51678b680;  1 drivers
v000001d5167299b0_0 .net *"_ivl_175", 0 0, L_000001d51679f870;  1 drivers
L_000001d516743b98 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001d516729410_0 .net/2u *"_ivl_176", 5 0, L_000001d516743b98;  1 drivers
v000001d5167294b0_0 .net *"_ivl_178", 0 0, L_000001d51678b540;  1 drivers
v000001d516729f50_0 .net *"_ivl_18", 0 0, L_000001d51678df20;  1 drivers
v000001d51672a770_0 .net *"_ivl_181", 0 0, L_000001d51679f170;  1 drivers
L_000001d516743be0 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v000001d5167297d0_0 .net/2u *"_ivl_182", 5 0, L_000001d516743be0;  1 drivers
v000001d516729550_0 .net *"_ivl_184", 0 0, L_000001d51678b9a0;  1 drivers
v000001d51672a9f0_0 .net *"_ivl_187", 0 0, L_000001d51679f1e0;  1 drivers
L_000001d516743c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d51672a270_0 .net/2u *"_ivl_188", 0 0, L_000001d516743c28;  1 drivers
L_000001d516743c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d516729190_0 .net/2u *"_ivl_190", 0 0, L_000001d516743c70;  1 drivers
v000001d51672adb0_0 .net *"_ivl_192", 0 0, L_000001d51678b2c0;  1 drivers
v000001d51672a1d0_0 .net *"_ivl_194", 0 0, L_000001d51678c6c0;  1 drivers
L_000001d516743298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d5167295f0_0 .net/2u *"_ivl_2", 0 0, L_000001d516743298;  1 drivers
v000001d51672aa90_0 .net *"_ivl_21", 0 0, L_000001d5166ce300;  1 drivers
L_000001d516743400 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v000001d516729690_0 .net/2u *"_ivl_22", 5 0, L_000001d516743400;  1 drivers
v000001d51672ab30_0 .net *"_ivl_24", 0 0, L_000001d51678e6a0;  1 drivers
v000001d51672abd0_0 .net *"_ivl_27", 0 0, L_000001d5166ceed0;  1 drivers
L_000001d516743448 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001d51672a6d0_0 .net/2u *"_ivl_28", 5 0, L_000001d516743448;  1 drivers
v000001d516729ff0_0 .net *"_ivl_30", 0 0, L_000001d51678dfc0;  1 drivers
v000001d516729a50_0 .net *"_ivl_33", 0 0, L_000001d5166ce760;  1 drivers
L_000001d516743490 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v000001d51672a4f0_0 .net/2u *"_ivl_34", 5 0, L_000001d516743490;  1 drivers
v000001d5167292d0_0 .net *"_ivl_36", 0 0, L_000001d51678eba0;  1 drivers
v000001d51672a130_0 .net *"_ivl_39", 0 0, L_000001d5166ce8b0;  1 drivers
v000001d516729d70_0 .net *"_ivl_4", 31 0, L_000001d51678e9c0;  1 drivers
L_000001d5167434d8 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v000001d51672a590_0 .net/2u *"_ivl_40", 5 0, L_000001d5167434d8;  1 drivers
v000001d516729730_0 .net *"_ivl_42", 0 0, L_000001d51678e060;  1 drivers
v000001d51672a090_0 .net *"_ivl_45", 0 0, L_000001d5166ceca0;  1 drivers
L_000001d516743520 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v000001d516729eb0_0 .net/2u *"_ivl_46", 5 0, L_000001d516743520;  1 drivers
v000001d516729af0_0 .net *"_ivl_48", 0 0, L_000001d51678ec40;  1 drivers
v000001d51672ac70_0 .net *"_ivl_51", 0 0, L_000001d5166ce450;  1 drivers
L_000001d516743568 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v000001d516729370_0 .net/2u *"_ivl_52", 5 0, L_000001d516743568;  1 drivers
v000001d51672a810_0 .net *"_ivl_54", 0 0, L_000001d51678ee20;  1 drivers
v000001d51672a630_0 .net *"_ivl_57", 0 0, L_000001d5166ce6f0;  1 drivers
L_000001d5167435b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d51672a950_0 .net/2u *"_ivl_58", 5 0, L_000001d5167435b0;  1 drivers
v000001d51672a310_0 .net *"_ivl_60", 0 0, L_000001d51678dac0;  1 drivers
v000001d51672a8b0_0 .net *"_ivl_63", 0 0, L_000001d5166ce7d0;  1 drivers
L_000001d5167435f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d51672ad10_0 .net/2u *"_ivl_64", 5 0, L_000001d5167435f8;  1 drivers
v000001d516729b90_0 .net *"_ivl_66", 0 0, L_000001d51678d7a0;  1 drivers
v000001d51672ae50_0 .net *"_ivl_69", 0 0, L_000001d5166cea70;  1 drivers
L_000001d5167432e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d51672a3b0_0 .net *"_ivl_7", 25 0, L_000001d5167432e0;  1 drivers
L_000001d516743640 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d516729870_0 .net/2u *"_ivl_70", 5 0, L_000001d516743640;  1 drivers
v000001d516729910_0 .net *"_ivl_72", 0 0, L_000001d51678d840;  1 drivers
v000001d51672aef0_0 .net *"_ivl_75", 0 0, L_000001d5166ce840;  1 drivers
L_000001d516743688 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001d516729e10_0 .net/2u *"_ivl_76", 5 0, L_000001d516743688;  1 drivers
v000001d516729050_0 .net *"_ivl_78", 0 0, L_000001d51678d8e0;  1 drivers
L_000001d516743328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d5167290f0_0 .net/2u *"_ivl_8", 31 0, L_000001d516743328;  1 drivers
v000001d516729230_0 .net *"_ivl_81", 0 0, L_000001d5166ceae0;  1 drivers
L_000001d5167436d0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001d516729c30_0 .net/2u *"_ivl_82", 5 0, L_000001d5167436d0;  1 drivers
v000001d516729cd0_0 .net *"_ivl_84", 0 0, L_000001d51678d980;  1 drivers
v000001d51672c390_0 .net *"_ivl_87", 0 0, L_000001d5166cebc0;  1 drivers
L_000001d516743718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d51672dbf0_0 .net/2u *"_ivl_88", 0 0, L_000001d516743718;  1 drivers
L_000001d516743760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d51672d970_0 .net/2u *"_ivl_90", 0 0, L_000001d516743760;  1 drivers
v000001d51672cc50_0 .net *"_ivl_92", 0 0, L_000001d51678e100;  1 drivers
L_000001d5167437a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d51672c890_0 .net/2u *"_ivl_94", 5 0, L_000001d5167437a8;  1 drivers
v000001d51672d790_0 .net *"_ivl_96", 0 0, L_000001d51678e1a0;  1 drivers
L_000001d5167437f0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001d51672ddd0_0 .net/2u *"_ivl_98", 5 0, L_000001d5167437f0;  1 drivers
v000001d51672c930_0 .net "clk", 0 0, L_000001d5166ce3e0;  alias, 1 drivers
v000001d51672c9d0_0 .net "excep_flag", 0 0, L_000001d51678d520;  alias, 1 drivers
v000001d51672d290_0 .net "funct", 5 0, L_000001d51678de80;  alias, 1 drivers
v000001d51672da10_0 .net "opcode", 5 0, L_000001d516742370;  alias, 1 drivers
v000001d51672d510_0 .net "rst", 0 0, v000001d5167422d0_0;  alias, 1 drivers
L_000001d51678e9c0 .concat [ 6 26 0 0], L_000001d516742370, L_000001d5167432e0;
L_000001d51678dc00 .cmp/eq 32, L_000001d51678e9c0, L_000001d516743328;
L_000001d51678dca0 .cmp/eq 6, L_000001d51678de80, L_000001d516743370;
L_000001d51678df20 .cmp/eq 6, L_000001d51678de80, L_000001d5167433b8;
L_000001d51678e6a0 .cmp/eq 6, L_000001d51678de80, L_000001d516743400;
L_000001d51678dfc0 .cmp/eq 6, L_000001d51678de80, L_000001d516743448;
L_000001d51678eba0 .cmp/eq 6, L_000001d51678de80, L_000001d516743490;
L_000001d51678e060 .cmp/eq 6, L_000001d51678de80, L_000001d5167434d8;
L_000001d51678ec40 .cmp/eq 6, L_000001d51678de80, L_000001d516743520;
L_000001d51678ee20 .cmp/eq 6, L_000001d51678de80, L_000001d516743568;
L_000001d51678dac0 .cmp/eq 6, L_000001d51678de80, L_000001d5167435b0;
L_000001d51678d7a0 .cmp/eq 6, L_000001d51678de80, L_000001d5167435f8;
L_000001d51678d840 .cmp/eq 6, L_000001d51678de80, L_000001d516743640;
L_000001d51678d8e0 .cmp/eq 6, L_000001d51678de80, L_000001d516743688;
L_000001d51678d980 .cmp/eq 6, L_000001d51678de80, L_000001d5167436d0;
L_000001d51678e100 .functor MUXZ 1, L_000001d516743760, L_000001d516743718, L_000001d5166cebc0, C4<>;
L_000001d51678e1a0 .cmp/eq 6, L_000001d516742370, L_000001d5167437a8;
L_000001d51678e240 .cmp/eq 6, L_000001d516742370, L_000001d5167437f0;
L_000001d51678e420 .cmp/eq 6, L_000001d516742370, L_000001d516743838;
L_000001d51678e2e0 .cmp/eq 6, L_000001d516742370, L_000001d516743880;
L_000001d51678c620 .cmp/eq 6, L_000001d516742370, L_000001d5167438c8;
L_000001d51678b180 .cmp/eq 6, L_000001d516742370, L_000001d516743910;
L_000001d51678b220 .cmp/eq 6, L_000001d516742370, L_000001d516743958;
L_000001d51678b040 .cmp/eq 6, L_000001d516742370, L_000001d5167439a0;
L_000001d51678b4a0 .cmp/eq 6, L_000001d516742370, L_000001d5167439e8;
L_000001d51678c1c0 .cmp/eq 6, L_000001d516742370, L_000001d516743a30;
L_000001d51678cd00 .cmp/eq 6, L_000001d516742370, L_000001d516743a78;
L_000001d51678c120 .cmp/eq 6, L_000001d516742370, L_000001d516743ac0;
L_000001d51678cc60 .cmp/eq 6, L_000001d516742370, L_000001d516743b08;
L_000001d51678b680 .cmp/eq 6, L_000001d516742370, L_000001d516743b50;
L_000001d51678b540 .cmp/eq 6, L_000001d516742370, L_000001d516743b98;
L_000001d51678b9a0 .cmp/eq 6, L_000001d516742370, L_000001d516743be0;
L_000001d51678b2c0 .functor MUXZ 1, L_000001d516743c70, L_000001d516743c28, L_000001d51679f1e0, C4<>;
L_000001d51678c6c0 .functor MUXZ 1, L_000001d51678b2c0, L_000001d51678e100, L_000001d51678dc00, C4<>;
L_000001d51678d520 .functor MUXZ 1, L_000001d51678c6c0, L_000001d516743298, L_000001d5166ce140, C4<>;
S_000001d51664a750 .scope module, "InstMem" "IM" 3 75, 8 2 0, S_000001d5166ba450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001d51679f330 .functor BUFZ 32, L_000001d51678c4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d51672c430 .array "InstMem", 0 1023, 31 0;
v000001d51672d330_0 .net *"_ivl_0", 31 0, L_000001d51678c4e0;  1 drivers
v000001d51672ccf0_0 .net *"_ivl_3", 9 0, L_000001d51678b720;  1 drivers
v000001d51672df10_0 .net *"_ivl_4", 11 0, L_000001d51678c3a0;  1 drivers
L_000001d5167440a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d51672cd90_0 .net *"_ivl_7", 1 0, L_000001d5167440a8;  1 drivers
v000001d51672c6b0_0 .net "address", 31 0, v000001d516736b30_0;  alias, 1 drivers
v000001d51672ca70_0 .var/i "i", 31 0;
v000001d51672d3d0_0 .net "q", 31 0, L_000001d51679f330;  alias, 1 drivers
L_000001d51678c4e0 .array/port v000001d51672c430, L_000001d51678c3a0;
L_000001d51678b720 .part v000001d516736b30_0, 0, 10;
L_000001d51678c3a0 .concat [ 10 2 0 0], L_000001d51678b720, L_000001d5167440a8;
S_000001d51660d7e0 .scope module, "RF" "registerFile" 3 85, 9 1 0, S_000001d5166ba450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001d51679f480 .functor BUFZ 32, L_000001d51678b900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d51679f4f0 .functor BUFZ 32, L_000001d51678bb80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d51672cf70_1 .array/port v000001d51672cf70, 1;
L_000001d51679f8e0 .functor BUFZ 32, v000001d51672cf70_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d51672cf70_2 .array/port v000001d51672cf70, 2;
L_000001d51679f560 .functor BUFZ 32, v000001d51672cf70_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d51672cf70_3 .array/port v000001d51672cf70, 3;
L_000001d51679fb80 .functor BUFZ 32, v000001d51672cf70_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d51672cf70_4 .array/port v000001d51672cf70, 4;
L_000001d51679fbf0 .functor BUFZ 32, v000001d51672cf70_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d51672cf70_5 .array/port v000001d51672cf70, 5;
L_000001d51679f5d0 .functor BUFZ 32, v000001d51672cf70_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d51672cf70_6 .array/port v000001d51672cf70, 6;
L_000001d51679fd40 .functor BUFZ 32, v000001d51672cf70_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d51672cbb0_0 .net *"_ivl_0", 31 0, L_000001d51678b900;  1 drivers
v000001d51672c250_0 .net *"_ivl_10", 6 0, L_000001d51678c9e0;  1 drivers
L_000001d516744180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d51672ce30_0 .net *"_ivl_13", 1 0, L_000001d516744180;  1 drivers
v000001d51672dc90_0 .net *"_ivl_2", 6 0, L_000001d51678bc20;  1 drivers
L_000001d516744138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d51672d5b0_0 .net *"_ivl_5", 1 0, L_000001d516744138;  1 drivers
v000001d51672c750_0 .net *"_ivl_8", 31 0, L_000001d51678bb80;  1 drivers
v000001d51672ced0_0 .net "clk", 0 0, L_000001d5166ce3e0;  alias, 1 drivers
v000001d51672c7f0_0 .var/i "i", 31 0;
v000001d51672d8d0_0 .net "readData1", 31 0, L_000001d51679f480;  alias, 1 drivers
v000001d51672d470_0 .net "readData2", 31 0, L_000001d51679f4f0;  alias, 1 drivers
v000001d51672de70_0 .net "readRegister1", 4 0, L_000001d51678e380;  alias, 1 drivers
v000001d51672d650_0 .net "readRegister2", 4 0, L_000001d51678dde0;  alias, 1 drivers
v000001d51672cf70 .array "registers", 31 0, 31 0;
v000001d51672d6f0_0 .net "regs0", 31 0, L_000001d51679f8e0;  alias, 1 drivers
v000001d51672d830_0 .net "regs1", 31 0, L_000001d51679f560;  alias, 1 drivers
v000001d51672dab0_0 .net "regs2", 31 0, L_000001d51679fb80;  alias, 1 drivers
v000001d51672db50_0 .net "regs3", 31 0, L_000001d51679fbf0;  alias, 1 drivers
v000001d51672c570_0 .net "regs4", 31 0, L_000001d51679f5d0;  alias, 1 drivers
v000001d51672dd30_0 .net "regs5", 31 0, L_000001d51679fd40;  alias, 1 drivers
v000001d51672c070_0 .net "rst", 0 0, v000001d5167422d0_0;  alias, 1 drivers
v000001d51672d010_0 .net "we", 0 0, v000001d516727120_0;  alias, 1 drivers
v000001d51672c610_0 .net "writeData", 31 0, L_000001d5167a5f80;  alias, 1 drivers
v000001d51672c4d0_0 .net "writeRegister", 4 0, L_000001d51678d480;  alias, 1 drivers
E_000001d5166c1f90/0 .event negedge, v000001d516727760_0;
E_000001d5166c1f90/1 .event posedge, v000001d51672c930_0;
E_000001d5166c1f90 .event/or E_000001d5166c1f90/0, E_000001d5166c1f90/1;
L_000001d51678b900 .array/port v000001d51672cf70, L_000001d51678bc20;
L_000001d51678bc20 .concat [ 5 2 0 0], L_000001d51678e380, L_000001d516744138;
L_000001d51678bb80 .array/port v000001d51672cf70, L_000001d51678c9e0;
L_000001d51678c9e0 .concat [ 5 2 0 0], L_000001d51678dde0, L_000001d516744180;
S_000001d51660d970 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 9 29, 9 29 0, S_000001d51660d7e0;
 .timescale 0 0;
v000001d51672cb10_0 .var/i "i", 31 0;
S_000001d516664320 .scope module, "RFMux" "mux2x1" 3 83, 5 1 0, S_000001d5166ba450;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001d5166c2390 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001d51679f3a0 .functor NOT 1, v000001d5167280c0_0, C4<0>, C4<0>, C4<0>;
v000001d51672c110_0 .net *"_ivl_0", 0 0, L_000001d51679f3a0;  1 drivers
v000001d51672d0b0_0 .net "in1", 4 0, L_000001d51678dde0;  alias, 1 drivers
v000001d51672c1b0_0 .net "in2", 4 0, L_000001d51678db60;  alias, 1 drivers
v000001d51672c2f0_0 .net "out", 4 0, L_000001d51678d480;  alias, 1 drivers
v000001d51672d150_0 .net "s", 0 0, v000001d5167280c0_0;  alias, 1 drivers
L_000001d51678d480 .functor MUXZ 5, L_000001d51678db60, L_000001d51678dde0, L_000001d51679f3a0, C4<>;
S_000001d5166644b0 .scope module, "WBMux" "mux2x1" 3 106, 5 1 0, S_000001d5166ba450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d5166c2190 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d51679f800 .functor NOT 1, v000001d516726c20_0, C4<0>, C4<0>, C4<0>;
v000001d51672d1f0_0 .net *"_ivl_0", 0 0, L_000001d51679f800;  1 drivers
v000001d516736db0_0 .net "in1", 31 0, v000001d5167372b0_0;  alias, 1 drivers
v000001d516736e50_0 .net "in2", 31 0, v000001d516736f90_0;  alias, 1 drivers
v000001d5167363b0_0 .net "out", 31 0, L_000001d5167a5f80;  alias, 1 drivers
v000001d516737530_0 .net "s", 0 0, v000001d516726c20_0;  alias, 1 drivers
L_000001d5167a5f80 .functor MUXZ 32, v000001d516736f90_0, v000001d5167372b0_0, L_000001d51679f800, C4<>;
S_000001d516606af0 .scope module, "alu" "ALU" 3 100, 10 1 0, S_000001d5166ba450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001d516606c80 .param/l "ADD" 0 10 12, C4<0000>;
P_000001d516606cb8 .param/l "AND" 0 10 12, C4<0010>;
P_000001d516606cf0 .param/l "NOR" 0 10 12, C4<0101>;
P_000001d516606d28 .param/l "OR" 0 10 12, C4<0011>;
P_000001d516606d60 .param/l "SGT" 0 10 12, C4<0111>;
P_000001d516606d98 .param/l "SLL" 0 10 12, C4<1000>;
P_000001d516606dd0 .param/l "SLT" 0 10 12, C4<0110>;
P_000001d516606e08 .param/l "SRL" 0 10 12, C4<1001>;
P_000001d516606e40 .param/l "SUB" 0 10 12, C4<0001>;
P_000001d516606e78 .param/l "XOR" 0 10 12, C4<0100>;
P_000001d516606eb0 .param/l "data_width" 0 10 3, +C4<00000000000000000000000000100000>;
P_000001d516606ee8 .param/l "sel_width" 0 10 4, +C4<00000000000000000000000000000100>;
L_000001d516744600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d516736c70_0 .net/2u *"_ivl_0", 31 0, L_000001d516744600;  1 drivers
v000001d5167378f0_0 .net "opSel", 3 0, v000001d5166ad8b0_0;  alias, 1 drivers
v000001d516737df0_0 .net "operand1", 31 0, L_000001d5167a6340;  alias, 1 drivers
v000001d516737f30_0 .net "operand2", 31 0, L_000001d51678d340;  alias, 1 drivers
v000001d5167372b0_0 .var "result", 31 0;
v000001d516736310_0 .net "zero", 0 0, L_000001d5167a7100;  alias, 1 drivers
E_000001d5166c3e10 .event anyedge, v000001d5166ad8b0_0, v000001d516737df0_0, v000001d5166ad4f0_0;
L_000001d5167a7100 .cmp/eq 32, v000001d5167372b0_0, L_000001d516744600;
S_000001d51663cd50 .scope module, "branchcontroller" "BranchController" 3 54, 11 1 0, S_000001d5166ba450;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001d51673c060 .param/l "RType" 0 4 2, C4<000000>;
P_000001d51673c098 .param/l "add" 0 4 5, C4<100000>;
P_000001d51673c0d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d51673c108 .param/l "addu" 0 4 5, C4<100001>;
P_000001d51673c140 .param/l "and_" 0 4 5, C4<100100>;
P_000001d51673c178 .param/l "andi" 0 4 8, C4<001100>;
P_000001d51673c1b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d51673c1e8 .param/l "bge" 0 4 10, C4<001010>;
P_000001d51673c220 .param/l "bgt" 0 4 10, C4<001001>;
P_000001d51673c258 .param/l "ble" 0 4 10, C4<000111>;
P_000001d51673c290 .param/l "blt" 0 4 10, C4<000110>;
P_000001d51673c2c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001d51673c300 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d51673c338 .param/l "j" 0 4 12, C4<000010>;
P_000001d51673c370 .param/l "jal" 0 4 12, C4<000011>;
P_000001d51673c3a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d51673c3e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001d51673c418 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d51673c450 .param/l "or_" 0 4 5, C4<100101>;
P_000001d51673c488 .param/l "ori" 0 4 8, C4<001101>;
P_000001d51673c4c0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d51673c4f8 .param/l "sll" 0 4 6, C4<000000>;
P_000001d51673c530 .param/l "slt" 0 4 5, C4<101010>;
P_000001d51673c568 .param/l "slti" 0 4 8, C4<101010>;
P_000001d51673c5a0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d51673c5d8 .param/l "sub" 0 4 5, C4<100010>;
P_000001d51673c610 .param/l "subu" 0 4 5, C4<100011>;
P_000001d51673c648 .param/l "sw" 0 4 8, C4<101011>;
P_000001d51673c680 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d51673c6b8 .param/l "xori" 0 4 8, C4<001110>;
v000001d5167375d0_0 .var "PCsrc", 1 0;
v000001d516736d10_0 .net "excep_flag", 0 0, L_000001d51678d520;  alias, 1 drivers
v000001d516737030_0 .net "funct", 5 0, L_000001d51678de80;  alias, 1 drivers
v000001d516737670_0 .net "opcode", 5 0, L_000001d516742370;  alias, 1 drivers
v000001d5167377b0_0 .net "operand1", 31 0, L_000001d51679f480;  alias, 1 drivers
v000001d516737850_0 .net "operand2", 31 0, L_000001d51678d340;  alias, 1 drivers
v000001d516736ef0_0 .net "rst", 0 0, v000001d5167422d0_0;  alias, 1 drivers
E_000001d5166c3d10/0 .event anyedge, v000001d516727760_0, v000001d51672c9d0_0, v000001d5167269a0_0, v000001d51672d8d0_0;
E_000001d5166c3d10/1 .event anyedge, v000001d5166ad4f0_0, v000001d516727d00_0;
E_000001d5166c3d10 .event/or E_000001d5166c3d10/0, E_000001d5166c3d10/1;
S_000001d51663cee0 .scope module, "dataMem" "DM" 3 104, 12 2 0, S_000001d5166ba450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001d516736450 .array "DataMem", 0 1023, 31 0;
v000001d516737ad0_0 .net "address", 31 0, v000001d5167372b0_0;  alias, 1 drivers
v000001d516737170_0 .net "clock", 0 0, L_000001d5166ce3e0;  alias, 1 drivers
v000001d516736a90_0 .net "data", 31 0, L_000001d51679f4f0;  alias, 1 drivers
v000001d516737350_0 .var/i "i", 31 0;
v000001d516736f90_0 .var "q", 31 0;
v000001d5167370d0_0 .net "rden", 0 0, v000001d51669a470_0;  alias, 1 drivers
v000001d516737210_0 .net "wren", 0 0, v000001d516727c60_0;  alias, 1 drivers
E_000001d5166c3350 .event negedge, v000001d51672c930_0;
S_000001d516633bd0 .scope module, "pc" "programCounter" 3 72, 13 1 0, S_000001d5166ba450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001d5166c3b50 .param/l "initialaddr" 0 13 10, +C4<11111111111111111111111111111111>;
v000001d516736bd0_0 .net "PCin", 31 0, L_000001d51678b360;  alias, 1 drivers
v000001d516736b30_0 .var "PCout", 31 0;
v000001d516736130_0 .net "clk", 0 0, L_000001d5166ce3e0;  alias, 1 drivers
v000001d5167368b0_0 .net "rst", 0 0, v000001d5167422d0_0;  alias, 1 drivers
    .scope S_000001d51663cd50;
T_0 ;
    %wait E_000001d5166c3d10;
    %load/vec4 v000001d516736ef0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d5167375d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d516736d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d5167375d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d516737670_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v000001d5167377b0_0;
    %load/vec4 v000001d516737850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/1 T_0.13, 8;
    %load/vec4 v000001d516737670_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v000001d5167377b0_0;
    %load/vec4 v000001d516737850_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.13;
    %jmp/1 T_0.12, 8;
    %load/vec4 v000001d516737670_0;
    %cmpi/e 6, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.16, 4;
    %load/vec4 v000001d5167377b0_0;
    %load/vec4 v000001d516737850_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.12;
    %jmp/1 T_0.11, 8;
    %load/vec4 v000001d516737670_0;
    %cmpi/e 7, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v000001d5167377b0_0;
    %load/vec4 v000001d516737850_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.11;
    %jmp/1 T_0.10, 8;
    %load/vec4 v000001d516737670_0;
    %cmpi/e 9, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.18, 4;
    %load/vec4 v000001d516737850_0;
    %load/vec4 v000001d5167377b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.18;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.10;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001d516737670_0;
    %cmpi/e 10, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v000001d516737850_0;
    %load/vec4 v000001d5167377b0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001d516737670_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001d516737670_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001d516737670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v000001d516737030_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d5167375d0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d5167375d0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d516633bd0;
T_1 ;
    %wait E_000001d5166c1f90;
    %load/vec4 v000001d5167368b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d516736b30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d516736bd0_0;
    %assign/vec4 v000001d516736b30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d51664a750;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d51672ca70_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d51672ca70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d51672ca70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %load/vec4 v000001d51672ca70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d51672ca70_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181652, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672c430, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001d5166264c0;
T_3 ;
    %wait E_000001d5166c1890;
    %load/vec4 v000001d516727760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001d516728340_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d51669a3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d516727120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d516727c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d516726c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d51669a470_0, 0;
    %assign/vec4 v000001d5167280c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d516728340_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001d5166ad8b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001d51669a3d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d516727120_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d516727c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d516726c20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d51669a470_0, 0, 1;
    %store/vec4 v000001d5167280c0_0, 0, 1;
    %load/vec4 v000001d5167269a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.20;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d516728340_0, 0;
    %jmp T_3.20;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d5167280c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d516727120_0, 0;
    %load/vec4 v000001d516727d00_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %jmp T_3.35;
T_3.21 ;
    %jmp T_3.35;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.35;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.35;
T_3.24 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.35;
T_3.25 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.35;
T_3.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.35;
T_3.27 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.35;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.35;
T_3.29 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.35;
T_3.30 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.35;
T_3.31 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.35;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51669a3d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.35;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51669a3d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.35;
T_3.35 ;
    %pop/vec4 1;
    %jmp T_3.20;
T_3.4 ;
    %jmp T_3.20;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d516727120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d5167280c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51669a3d0_0, 0;
    %jmp T_3.20;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d516727120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d5167280c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51669a3d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.20;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d516727120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51669a3d0_0, 0;
    %jmp T_3.20;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d516727120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51669a3d0_0, 0;
    %jmp T_3.20;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d516727120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51669a3d0_0, 0;
    %jmp T_3.20;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d516727120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51669a3d0_0, 0;
    %jmp T_3.20;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51669a470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d516727120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51669a3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d516726c20_0, 0;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d516727c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d51669a3d0_0, 0;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d5166ad8b0_0, 0;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d51660d7e0;
T_4 ;
    %wait E_000001d5166c1f90;
    %fork t_1, S_000001d51660d970;
    %jmp t_0;
    .scope S_000001d51660d970;
t_1 ;
    %load/vec4 v000001d51672c070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d51672cb10_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001d51672cb10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d51672cb10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672cf70, 0, 4;
    %load/vec4 v000001d51672cb10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d51672cb10_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d51672d010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001d51672c610_0;
    %load/vec4 v000001d51672c4d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672cf70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d51672cf70, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001d51660d7e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d51660d7e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 9 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d51672c7f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d51672c7f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001d51672c7f0_0;
    %ix/getv/s 4, v000001d51672c7f0_0;
    %load/vec4a v000001d51672cf70, 4;
    %ix/getv/s 4, v000001d51672c7f0_0;
    %load/vec4a v000001d51672cf70, 4;
    %vpi_call 9 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d51672c7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d51672c7f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001d516606af0;
T_6 ;
    %wait E_000001d5166c3e10;
    %load/vec4 v000001d5167378f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d5167372b0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001d516737df0_0;
    %load/vec4 v000001d516737f30_0;
    %add;
    %assign/vec4 v000001d5167372b0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001d516737df0_0;
    %load/vec4 v000001d516737f30_0;
    %sub;
    %assign/vec4 v000001d5167372b0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001d516737df0_0;
    %load/vec4 v000001d516737f30_0;
    %and;
    %assign/vec4 v000001d5167372b0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001d516737df0_0;
    %load/vec4 v000001d516737f30_0;
    %or;
    %assign/vec4 v000001d5167372b0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001d516737df0_0;
    %load/vec4 v000001d516737f30_0;
    %xor;
    %assign/vec4 v000001d5167372b0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001d516737df0_0;
    %load/vec4 v000001d516737f30_0;
    %or;
    %inv;
    %assign/vec4 v000001d5167372b0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001d516737df0_0;
    %load/vec4 v000001d516737f30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001d5167372b0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001d516737f30_0;
    %load/vec4 v000001d516737df0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001d5167372b0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001d516737df0_0;
    %ix/getv 4, v000001d516737f30_0;
    %shiftl 4;
    %assign/vec4 v000001d5167372b0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001d516737df0_0;
    %ix/getv 4, v000001d516737f30_0;
    %shiftr 4;
    %assign/vec4 v000001d5167372b0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d51663cee0;
T_7 ;
    %wait E_000001d5166c3350;
    %load/vec4 v000001d5167370d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d516737ad0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d516736450, 4;
    %assign/vec4 v000001d516736f90_0, 0;
T_7.0 ;
    %load/vec4 v000001d516737210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001d516736a90_0;
    %ix/getv 3, v000001d516737ad0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d51663cee0;
T_8 ;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 45, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 43, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 44, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 45, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 65, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d516736450, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001d51663cee0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 12 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d516737350_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001d516737350_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001d516737350_0;
    %load/vec4a v000001d516736450, 4;
    %vpi_call 12 33 "$display", "Mem[%d] = %d", &PV<v000001d516737350_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d516737350_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d516737350_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001d5166ba450;
T_10 ;
    %wait E_000001d5166c1f90;
    %load/vec4 v000001d516741fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d51673eb30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d51673eb30_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d51673eb30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d5166bed50;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d516741a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5167422d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001d5166bed50;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001d516741a10_0;
    %inv;
    %assign/vec4 v000001d516741a10_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d5166bed50;
T_13 ;
    %vpi_call 2 42 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5167422d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5167422d0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 49 "$display", "Number of cycles consumed: %d", v000001d516741ab0_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//exception_detection_unit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
