#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 27 00:14:51 2019
# Process ID: 12964
# Current directory: D:/git/Image-processing-library-with-RTL/project/test_bmp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3436 D:\git\Image-processing-library-with-RTL\project\test_bmp\test_bmp.xpr
# Log file: D:/git/Image-processing-library-with-RTL/project/test_bmp/vivado.log
# Journal file: D:/git/Image-processing-library-with-RTL/project/test_bmp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/git/Image-processing-library-with-RTL/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx_2018/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 889.395 ; gain = 186.684
update_compile_order -fileset sources_1
open_bd_design {D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/system.bd}
Adding cell -- user.org:user:User_DMA:1.0 - User_DMA_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <system> from BD file <D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/system.bd>
open_bd_design {D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_intf_nets User_DMA_0_M_AXIS_MM2S] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells axis_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0'
INFO: [Common 17-17] undo 'startgroup'
open_bd_design {D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:image_process:1.0 image_process_0
endgroup
set_property location {3 739 32} [get_bd_cells image_process_0]
undo
INFO: [Common 17-17] undo 'set_property location {3 739 32} [get_bd_cells image_process_0]'
connect_bd_intf_net [get_bd_intf_pins image_process_0/M00_AXIS] [get_bd_intf_pins User_DMA_0/S_AXIS_S2MM]
set_property location {3 883 36} [get_bd_cells image_process_0]
connect_bd_intf_net [get_bd_intf_pins image_process_0/S00_AXIS] [get_bd_intf_pins User_DMA_0/M_AXIS_MM2S]
connect_bd_net [get_bd_pins image_process_0/s00_axis_aresetn] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_pins image_process_0/m00_axis_aresetn] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_pins image_process_0/m00_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins image_process_0/s00_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/system.bd> 
Wrote  : <D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
ipx::edit_ip_in_project -upgrade true -name image_process_v1_0_project -directory D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.tmp/image_process_v1_0_project d:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/git/image-processing-library-with-rtl/project/test_bmp/test_bmp.tmp/image_process_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx_2018/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 979.883 ; gain = 24.555
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/git/Image-processing-library-with-RTL/project/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 990.914 ; gain = 35.586
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {fifo fifo_backframe fifo_block_av_gen line_shift_register}] -log ip_upgrade.log
Upgrading 'fifo'
INFO: [IP_Flow 19-3422] Upgraded fifo (FIFO Generator 13.2) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo'...
Upgrading 'fifo_backframe'
INFO: [IP_Flow 19-3422] Upgraded fifo_backframe (FIFO Generator 13.2) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_backframe'...
Upgrading 'fifo_block_av_gen'
INFO: [IP_Flow 19-3422] Upgraded fifo_block_av_gen (FIFO Generator 13.2) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_block_av_gen'...
Upgrading 'line_shift_register'
INFO: [IP_Flow 19-3422] Upgraded line_shift_register (RAM-based Shift Register 12.0) from revision 11 to revision 12
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'line_shift_register'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'd:/git/image-processing-library-with-rtl/project/test_bmp/test_bmp.tmp/image_process_v1_0_project/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.137 ; gain = 16.406
export_ip_user_files -of_objects [get_ips {fifo fifo_backframe fifo_block_av_gen line_shift_register}] -no_script -sync -force -quiet
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/component.xml' ignored by IP packager.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/line_shift_register_1/line_shift_register.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/fifo_backframe/fifo_backframe.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/fifo_block_av_gen/fifo_block_av_gen.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/gray_shift.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_2_2_matrix.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_3_3_matrix.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_average_value.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_block_value_generator.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_media_value.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_sort.v'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/gray_shift.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_2_2_matrix.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_average_value.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_block_value_generator.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_3_3_matrix.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_media_value.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/fifo_block_av_gen/fifo_block_av_gen.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_sort.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/line_shift_register_1/line_shift_register.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/fifo_backframe/fifo_backframe.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/gray_shift.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_2_2_matrix.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_average_value.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_block_value_generator.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_3_3_matrix.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_media_value.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/fifo_block_av_gen/fifo_block_av_gen.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_sort.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/line_shift_register_1/line_shift_register.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/fifo_backframe/fifo_backframe.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/line_shift_register_1/line_shift_register.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/fifo_backframe/fifo_backframe.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/fifo_block_av_gen/fifo_block_av_gen.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/gray_shift.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_2_2_matrix.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_3_3_matrix.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_average_value.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_block_value_generator.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_media_value.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_sort.v'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/component.xml' ignored by IP packager.
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [d:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0\hdl/image_process_v1_0.v:59]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [d:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/hdl/image_process_v1_0.v:59]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'hdl/image_process_v1_0.v'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/line_shift_register_1/line_shift_register.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/fifo_backframe/fifo_backframe.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/fifo_block_av_gen/fifo_block_av_gen.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/gray_shift.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_2_2_matrix.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_3_3_matrix.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_average_value.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_block_value_generator.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_media_value.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/src/u_sort.v'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/git/Image-processing-library-with-RTL/project/ip_repo/image_process_1.0/component.xml' ignored by IP packager.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s00_axis_aresetn) was removed from the interface 'S00_AXIS_RST'. Please review the IP interface 'S00_AXIS_RST'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s00_axis_aclk) was removed from the interface 'S00_AXIS_CLK'. Please review the IP interface 'S00_AXIS_CLK'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (m00_axis_aresetn) was removed from the interface 'M00_AXIS_RST'. Please review the IP interface 'M00_AXIS_RST'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (m00_axis_aclk) was removed from the interface 'M00_AXIS_CLK'. Please review the IP interface 'M00_AXIS_CLK'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_rstn'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::remove_bus_interface M00_AXIS_CLK [ipx::current_core]
ipx::remove_bus_interface M00_AXIS_RST [ipx::current_core]
ipx::remove_bus_interface S00_AXIS_CLK [ipx::current_core]
ipx::remove_bus_interface S00_AXIS_RST [ipx::current_core]
set_property core_revision 44 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/git/Image-processing-library-with-RTL/project/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/git/Image-processing-library-with-RTL/project/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:image_process:1.0 [get_ips  system_image_process_0_0] -log ip_upgrade.log
Upgrading 'D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_image_process_0_0 (image_process_v1.0 1.0) from revision 43 to revision 44
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M00_AXIS_CLK'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M00_AXIS_RST'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S00_AXIS_CLK'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S00_AXIS_RST'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'axis_clk' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'axis_rstn' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'system_image_process_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm00_axis_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm00_axis_aresetn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axis_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axis_aresetn'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'axis_clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'axis_rstn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_image_process_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 's00_axis_aclk' is not found on the upgraded version of the cell '/image_process_0'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 's00_axis_aresetn' is not found on the upgraded version of the cell '/image_process_0'. Its connection to the net 'rst_ps7_0_50M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'm00_axis_aclk' is not found on the upgraded version of the cell '/image_process_0'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'm00_axis_aresetn' is not found on the upgraded version of the cell '/image_process_0'. Its connection to the net 'rst_ps7_0_50M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_image_process_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/git/Image-processing-library-with-RTL/project/test_bmp/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/system.bd> 
Wrote  : <D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/git/Image-processing-library-with-RTL/project/test_bmp/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_image_process_0_0] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins image_process_0/axis_rstn] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_pins image_process_0/axis_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/system.bd> 
Wrote  : <D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
regenerate_bd_layout
save_bd_design
Wrote  : <D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 27 00:38:37 2019...
