LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
--selector s, uMin,dMin, uHor, dHor sOut
ENTITY conRam IS
PORT(
	d0,d1,d2,d3: IN INTEGER RANGE 0 TO 9;
	ss7: OUT STD_LOGIC_VECTOR( 6 DOWNTO 0 );
);
END ENTITY;

ARCHITECTURE arq OF conRam IS
	
BEGIN 
	
		
		
END ARCHITECTURE;