<?xml version="1.0"?>
<block name="counter_16bit.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:cac8e1ce5e007c89ef841e8f1d18aee3de1b465eb7b26650fe559f1f2c721d57" atom_netlist_id="SHA256:8473322299332274622efe633722915d915a5b8c341311c0578ba28fcf15b9d9">
	<inputs>clk reset enable</inputs>
	<outputs>out:count[0] out:count[1] out:count[2] out:count[3] out:count[4] out:count[5] out:count[6] out:count[7] out:count[8] out:count[9] out:count[10] out:count[11] out:count[12] out:count[13] out:count[14] out:count[15]</outputs>
	<clocks>clk</clocks>
	<block name="count_dff_Q_5_D_$lut_Y_A[0]" instance="clb[0]" mode="default">
		<inputs>
			<port name="I0">count_dff_Q_8_D_$lut_Y_A count[11] count_dff_Q_12_D reset open count_dff_Q_11_D_$lut_Y_A count[6] open open open</port>
			<port name="I1">open count[7] enable open count[10] open open open open open</port>
			<port name="I2">open open open open open enable open open open open</port>
			<port name="I3">count[5] open open open open open open open open reset</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="count_dff_Q_6_D" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[1].out[0]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="count_dff_Q_6_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="count_dff_Q_7_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="count_dff_Q_7_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="count_dff_Q_7_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_7_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 1 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_7_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="count[8]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="count[8]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">count[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="count_dff_Q_6_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="count_dff_Q_6_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="count_dff_Q_6_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_6_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 1 3 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_6_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="count[0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[0].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="count[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="count[9]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="count[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="count[9]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="count[9]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">count[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="count[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="count[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="count_dff_Q_15_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_15_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_15_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="count[0]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="count[0]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">count[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="count[2]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="count[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="count[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="count[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="count_dff_Q_14_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_14_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 3 open 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_14_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="count[1]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="count[1]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">count[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="count[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="count[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="count_dff_Q_13_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_13_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 4 0 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_13_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="count[2]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="count[2]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">count[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="count_dff_Q_9_D_$lut_Y_A[0]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 fle[8].out[0]-&gt;crossbar1 fle[2].out[0]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 fle[4].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="count_dff_Q_9_D_$lut_Y_A[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="count_dff_Q_9_D_$lut_Y_A[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="count_dff_Q_9_D_$lut_Y_A[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 3 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">count_dff_Q_9_D_$lut_Y_A[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="count_dff_Q_D" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar0 fle[4].out[0]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[4].out[1]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="count_dff_Q_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="count[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="count[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="count_dff_Q_11_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_11_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 2 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_11_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="count[4]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="count[4]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">count[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="count_dff_Q_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="count_dff_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="count_dff_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 open 2 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="count[15]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="count[15]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">count[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="count_dff_Q_D_$lut_Y_A" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 fle[9].out[1]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 fle[6].out[1]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="count_dff_Q_D_$lut_Y_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="count_dff_Q_D_$lut_Y_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="count_dff_Q_D_$lut_Y_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 5 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">count_dff_Q_D_$lut_Y_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="count_dff_Q_1_D" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 fle[8].out[1]-&gt;crossbar3 fle[7].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="count_dff_Q_1_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="count_dff_Q_1_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="count_dff_Q_1_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="count_dff_Q_1_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_1_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 0 4 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_1_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="count[14]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="count[14]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">count[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="count_dff_Q_3_D" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar0 open fle[7].out[1]-&gt;crossbar2 fle[8].out[1]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="count_dff_Q_3_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="count_dff_Q_2_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="count_dff_Q_2_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="count_dff_Q_2_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_2_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 2 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_2_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="count[13]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="count[13]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">count[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="count_dff_Q_3_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="count_dff_Q_3_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="count_dff_Q_3_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_3_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_3_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="count[12]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="count[12]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">count[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="count_dff_Q_3_D_$lut_Y_A" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[1]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="count_dff_Q_3_D_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="count[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="count[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="count[3]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="count[3]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">count[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="count_dff_Q_3_D_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="count_dff_Q_3_D_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="count_dff_Q_3_D_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_3_D_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 open 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_3_D_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="count_dff_Q_5_D_$lut_Y_A[0]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 fle[1].out[0]-&gt;crossbar1 fle[0].out[0]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="count_dff_Q_5_D_$lut_Y_A[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="count_dff_Q_5_D_$lut_Y_A[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="count_dff_Q_5_D_$lut_Y_A[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">count_dff_Q_5_D_$lut_Y_A[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="count_dff_Q_12_D" instance="clb[1]" mode="default">
		<inputs>
			<port name="I0">enable count[2] count_dff_Q_5_D_$lut_Y_A[0] reset open open open open open open</port>
			<port name="I1">open open open count[1] count[3] open open open open open</port>
			<port name="I2">open open open open open open open open open count[0]</port>
			<port name="I3">count_dff_Q_9_D_$lut_Y_A[0] open open open open open reset open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open open open open open fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="count_dff_Q_5_D" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[4].out[1]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 fle[4].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="count_dff_Q_5_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="count_dff_Q_4_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="count_dff_Q_4_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="count_dff_Q_4_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_4_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 3 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_4_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="count[11]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="count[11]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">count[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="count_dff_Q_5_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="count_dff_Q_5_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="count_dff_Q_5_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_5_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_5_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="count[10]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="count[10]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">count[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="count_dff_Q_9_D" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[6].out[0]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 fle[7].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="count_dff_Q_9_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="count_dff_Q_9_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="count_dff_Q_9_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="count_dff_Q_9_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_9_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 1 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_9_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="count_dff_Q_8_D_$lut_Y_A" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar0 fle[6].out[0]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="count_dff_Q_8_D_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="count[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="count[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="count_dff_Q_10_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_10_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 2 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_10_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="count[5]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="count[5]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">count[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="count_dff_Q_8_D_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="count_dff_Q_8_D_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="count_dff_Q_8_D_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_8_D_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 1 open 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_8_D_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="count_dff_Q_8_D" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar0 open fle[5].out[1]-&gt;crossbar2 fle[7].out[1]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="count_dff_Q_8_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="count[6]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="count[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="count[6]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="count[6]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">count[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="count_dff_Q_8_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="count_dff_Q_8_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="count_dff_Q_8_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_8_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open open 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_8_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="count[7]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="count[7]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">count[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="count_dff_Q_11_D_$lut_Y_A" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="count_dff_Q_11_D_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="count_dff_Q_11_D_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="count_dff_Q_11_D_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="count_dff_Q_11_D_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="count_dff_Q_11_D_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">count_dff_Q_11_D_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="count_dff_Q_12_D" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="count_dff_Q_12_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="count_dff_Q_12_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="count_dff_Q_12_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 2 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">count_dff_Q_12_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="out:count[0]" instance="io[2]" mode="outpad">
		<inputs>
			<port name="outpad">count[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:count[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:count[1]" instance="io[3]" mode="outpad">
		<inputs>
			<port name="outpad">count[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:count[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:count[2]" instance="io[4]" mode="outpad">
		<inputs>
			<port name="outpad">count[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:count[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:count[3]" instance="io[5]" mode="outpad">
		<inputs>
			<port name="outpad">count[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:count[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:count[4]" instance="io[6]" mode="outpad">
		<inputs>
			<port name="outpad">count[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:count[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:count[5]" instance="io[7]" mode="outpad">
		<inputs>
			<port name="outpad">count[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:count[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:count[6]" instance="io[8]" mode="outpad">
		<inputs>
			<port name="outpad">count[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:count[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:count[7]" instance="io[9]" mode="outpad">
		<inputs>
			<port name="outpad">count[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:count[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:count[8]" instance="io[10]" mode="outpad">
		<inputs>
			<port name="outpad">count[8]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:count[8]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:count[9]" instance="io[11]" mode="outpad">
		<inputs>
			<port name="outpad">count[9]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:count[9]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:count[10]" instance="io[12]" mode="outpad">
		<inputs>
			<port name="outpad">count[10]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:count[10]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:count[11]" instance="io[13]" mode="outpad">
		<inputs>
			<port name="outpad">count[11]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:count[11]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:count[12]" instance="io[14]" mode="outpad">
		<inputs>
			<port name="outpad">count[12]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:count[12]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:count[13]" instance="io[15]" mode="outpad">
		<inputs>
			<port name="outpad">count[13]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:count[13]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:count[14]" instance="io[16]" mode="outpad">
		<inputs>
			<port name="outpad">count[14]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:count[14]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:count[15]" instance="io[17]" mode="outpad">
		<inputs>
			<port name="outpad">count[15]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:count[15]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="clk" instance="io[18]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="clk" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">clk</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="reset" instance="io[19]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="reset" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">reset</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="enable" instance="io[20]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="enable" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">enable</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
