-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                apl115@EEWS104A-017                                 
-- Generated date:              Tue May 10 14:04:57 +0100 2016                      

Solution Settings: redobject.v1
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/vga_mouse_square.c
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process         Real Operation(s) count Latency Throughput Reset Length II Comments 
    --------------- ----------------------- ------- ---------- ------------ -- --------
    /redobject/core                      21       1          2            0  0          
    Design Total:                        21       1          2            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /redobject/core          
    
  I/O Data Ranges
    Port           Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    -------------- ---- -------- --------- --------- ------- -------- --------
    VGA_VS:rsc.z   IN   Unsigned         1                                     
    vga_xy:rsc.z   IN   Unsigned        20                                     
    video_in:rsc.z IN   Unsigned        30                                     
    clk            IN   Unsigned         1                                     
    rst            IN   Unsigned         1                                     
    player1y:rsc.z OUT  Unsigned        10                                     
    
  Memory Resources
    Resource Name: /redobject/VGA_VS:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /redobject/VGA_VS     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /redobject/vga_xy:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 20
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /redobject/vga_xy    0:19 00000000-00000000 (0-0) 
      
    Resource Name: /redobject/video_in:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable            Indices Phys Memory Address     
      ------------------- ------- -----------------------
      /redobject/video_in    0:29 00000000-00000000 (0-0) 
      
    Resource Name: /redobject/player1y:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable            Indices Phys Memory Address     
      ------------------- ------- -----------------------
      /redobject/player1y     0:9 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process         Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    --------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /redobject/core core:rlp           Infinite       0            2  40.00 ns                       
    /redobject/core   main             Infinite       2            2  40.00 ns                       
    
  Loop Execution Profile
    Process         Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    --------------- ---------------- ------------ -------------------------- ----------------- --------
    /redobject/core core:rlp                   0                        0.00                2           
    /redobject/core   main                     2                      100.00                2           
    
  End of Report
