Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_bram_ctrl_v4_1_13 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_simulation_behav xil_defaultlib.test_simulation xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axi_arprot' [/home/lzhx/Developer/Repositories/cs391r1/lab3/lab3.srcs/sources_1/new/BRAM_control_unit.sv:105]
WARNING: [VRFC 10-5021] port 's_axi_rresp' is not connected on this instance [/home/lzhx/Developer/Repositories/cs391r1/lab3/lab3.srcs/sources_1/new/BRAM_control_unit.sv:105]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_13.axi_bram_ctrl_funcs
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.alu
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.axi_lite [\axi_lite(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=838...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.BRAM_control_unit
Compiling module xil_defaultlib.test_simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_simulation_behav
