INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac\prac.hlsrun_csim_summary, at 02/24/25 14:39:18
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac -config C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg -cmdlineconfig C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/config.cmdline
INFO: [HLS 200-10] For user 'Jaime' on host 'desktop-99hfaol' (Windows NT_amd64 version 10.0) on Mon Feb 24 14:39:20 -0500 2025
INFO: [HLS 200-10] In directory 'C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac'
INFO: [HLS 200-2005] Using work_dir C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=bubble_sort.cpp' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/bubble_sort.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=bubble_sort_header.hpp' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/bubble_sort_header.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=bubble_sort_tb.cpp' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/bubble_sort_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=bubble_sort' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z010clg225-1' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg225-1'
INFO: [HLS 200-1465] Applying ini 'clock=100MHz' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=1' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=rtl' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../bubble_sort_tb.cpp in debug mode
   Compiling ../../../../bubble_sort.cpp in debug mode
   Generating csim.exe
In file included from ../../../../bubble_sort_tb.cpp:3:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../bubble_sort.cpp:1:
In file included from ../../../../bubble_sort_header.hpp:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
Unsorted Data: 41 67 34 0 69 24 78 58 62 64 5 45 81 27 61 91 95 42 27 36 
Sorted Data: 0 5 24 27 27 34 36 41 42 45 58 61 62 64 67 69 78 81 91 95 
Test Failed: Array is not sorted correctly or assertions failed
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.804 seconds; peak allocated memory: 230.816 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 13s
