<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>kth.se</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>MAX7301_in</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>MAX7301_in</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>abe38b92</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>MAX7301_in</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>abe38b92</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>MAX7301_in</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>abe38b92</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MAX_DOUT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCK</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MAX_DIN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/MAX7301_in.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_abe38b92</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/MAX7301_in.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/MAX7301_in.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/MAX7301_in_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>MAX7301_in_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">MAX7301_in_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>MAX7301_in_v1_0</xilinx:displayName>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-05-28T14:50:52Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="kth.se:user:MAX7301_in:1.0_ARCHIVE_LOCATION">C:/Users/ilka/Desktop/ALEX_dig_20180810/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2be6_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c9972c8_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c11003_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4cb88a_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef0cd9a_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b76a7f_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561cb20a_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5ae57a_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21350dca_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@712694d7_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@154f44c3_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe793d3_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d26e0ff_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72825ce_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c95c67c_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6793cf35_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99f53e4_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b65f258_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d88905a_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cca4b8c_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343f2778_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c13ad9_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52559fc2_ARCHIVE_LOCATION">c:/Users/ilka/WORKSPACE/ALEX_190528/Vivado/src/dig_in</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="93b104fa"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="491c54d6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="24147a99"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="392a955f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
