Microsemi Libero Software
Version: 11.9.0.4
Release: v11.9

Info: The design D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_VM.adb was last
      modified by software version 11.9.0.4.
Opened an existing Libero design
D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_VM.adb.
'BA_NAME' set to 'cyq_VM_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '0'
'SDC_IMPORT_MERGE' set to '0'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'D:\Study\LiberoProjects\J3122008883_SLC\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
Checking for software updates...
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...
Info: PLC007: Created quadrant global region Qclock_Clk_c for global net Clk_c.


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Mon Dec 04 01:47:33 2023

Placer Finished: Mon Dec 04 01:47:33 2023
Total Placer CPU Time:     00:00:00

                        o - o - o - o - o - o


Timing-driven Router 
Design: cyq_VM                          Started: Mon Dec 04 01:47:34 2023

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: cyq_VM                          
Finished: Mon Dec 04 01:47:36 2023
Total CPU Time:     00:00:01            Total Elapsed Time: 00:00:02
Total Memory Usage: 111.1 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:06 )
Back-annotated to the file(s):
   .\cyq_VM_ba.sdf
   .\cyq_VM_ba.v

The Back-Annotate command succeeded ( 00:00:00 )

The Export-map command succeeded ( 00:00:04 )
Wrote to the file: D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_VM.pdb
CHECKSUM: 77C0

The Generate programming file command succeeded ( 00:00:04 )
Design saved to file D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_VM.adb.
Wrote pin report to file:
D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_VM_report_pin_byname.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file:
D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_VM_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )

The Execute Script command succeeded ( 00:00:01 )
Design closed.

