/* File name : circuit02.yal
MODULE CIRCUIT02;
TYPE PARENT;
IOLIST;
S001 PI TOP 0;
S002 PI TOP 0;
S003 PI TOP 0;
S004 PI TOP 0;
CLOCK PI TOP 0;
S301 PO TOP 0;
ENDIOLIST;
NETWORK;
C1 OR2 S001 S002 S101;
C2 AND2 S003 S004 S103;
C3 NOT S002 S104;
C4 AND2 S102 S103 S106;
C5 OR2 S103 S105 S107;
C6 AND2 S106 S107 S201;
D1 DFF CLOCK S101 S102;
D2 DFF CLOCK S104 S105;
D3 DFF CLOCK S201 S301;
ENDNETWORK;
ENDMODULE;
