#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Aug 24 03:21:31 2023
# Process ID: 5828
# Current directory: C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.runs/synth_1
# Command line: vivado.exe -log Subtractor_28bits.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Subtractor_28bits.tcl
# Log file: C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.runs/synth_1/Subtractor_28bits.vds
# Journal file: C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.runs/synth_1\vivado.jou
# Running On: DESKTOP-L6ICV7M, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 16520 MB
#-----------------------------------------------------------
source Subtractor_28bits.tcl -notrace
Command: synth_design -top Subtractor_28bits -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5640
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 844.430 ; gain = 409.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Subtractor_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Subtractor_28bits.vhd:44]
INFO: [Synth 8-3491] module 'Negate_28bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Negate_28bits.vhd:34' bound to instance 'Negate_28bits_0' of component 'Negate_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Subtractor_28bits.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Negate_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Negate_28bits.vhd:40]
INFO: [Synth 8-3491] module 'Twos_Complement_28bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/new/Twos_Complement_28bits.vhd:35' bound to instance 'Twos_Complement_0' of component 'Twos_Complement_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Negate_28bits.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Twos_Complement_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/new/Twos_Complement_28bits.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Twos_Complement_28bits' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/new/Twos_Complement_28bits.vhd:41]
INFO: [Synth 8-3491] module 'Twos_Complement_Inv_28bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/new/Twos_Complement_Inv_28bits.vhd:35' bound to instance 'Twos_Complement_Inv_0' of component 'Twos_Complement_Inv_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Negate_28bits.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Twos_Complement_Inv_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/new/Twos_Complement_Inv_28bits.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Twos_Complement_Inv_28bits' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/new/Twos_Complement_Inv_28bits.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Negate_28bits' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Negate_28bits.vhd:40]
INFO: [Synth 8-3491] module 'Adder_Unsigned_28bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/new/Adder_Unsigned_28bits.vhd:34' bound to instance 'Adder_Unsigned_28bits_0' of component 'Adder_Unsigned_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Subtractor_28bits.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_28bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/new/Adder_Unsigned_28bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_4bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:34' bound to instance 'Adder_Unsigned_4bits_0' of component 'Adder_Unsigned_4bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/new/Adder_Unsigned_28bits.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_4bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_1bit' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_1bit.vhd:34' bound to instance 'Adder_Unsigned_1bit_0' of component 'Adder_Unsigned_1bit' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_1bit' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_1bit' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_1bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_1bit' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_1bit.vhd:34' bound to instance 'Adder_Unsigned_1bit_1' of component 'Adder_Unsigned_1bit' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:73]
INFO: [Synth 8-3491] module 'Adder_Unsigned_1bit' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_1bit.vhd:34' bound to instance 'Adder_Unsigned_1bit_2' of component 'Adder_Unsigned_1bit' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:81]
INFO: [Synth 8-3491] module 'Adder_Unsigned_1bit' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_1bit.vhd:34' bound to instance 'Adder_Unsigned_1bit_3' of component 'Adder_Unsigned_1bit' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_4bits' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_8bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_8bits.vhd:34' bound to instance 'Adder_Unsigned_8bits_0' of component 'Adder_Unsigned_8bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/new/Adder_Unsigned_28bits.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_8bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_8bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_4bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:34' bound to instance 'Adder_Unsigned_4bits_0' of component 'Adder_Unsigned_4bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_8bits.vhd:61]
INFO: [Synth 8-3491] module 'Adder_Unsigned_4bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd:34' bound to instance 'Adder_Unsigned_4bits_1' of component 'Adder_Unsigned_4bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_8bits.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_8bits' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_8bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_16bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_16bits.vhd:34' bound to instance 'Adder_Unsigned_16bits_0' of component 'Adder_Unsigned_16bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/new/Adder_Unsigned_28bits.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Adder_Unsigned_16bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_16bits.vhd:43]
INFO: [Synth 8-3491] module 'Adder_Unsigned_8bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_8bits.vhd:34' bound to instance 'Adder_Unsigned_8bits_0' of component 'Adder_Unsigned_8bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_16bits.vhd:61]
INFO: [Synth 8-3491] module 'Adder_Unsigned_8bits' declared at 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_8bits.vhd:34' bound to instance 'Adder_Unsigned_8bits_1' of component 'Adder_Unsigned_8bits' [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_16bits.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_16bits' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_16bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_Unsigned_28bits' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/new/Adder_Unsigned_28bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Subtractor_28bits' (0#1) [C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Subtractor_28bits.vhd:44]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 934.414 ; gain = 499.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 934.414 ; gain = 499.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 934.414 ; gain = 499.062
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 934.414 ; gain = 499.062
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 2     
+---XORs : 
	   3 Input      1 Bit         XORs := 28    
+---Muxes : 
	   2 Input   28 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1131.559 ; gain = 696.207
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1131.559 ; gain = 696.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1131.559 ; gain = 696.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1131.559 ; gain = 696.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1131.559 ; gain = 696.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1131.559 ; gain = 696.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1131.559 ; gain = 696.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1131.559 ; gain = 696.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1131.559 ; gain = 696.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT1   |    54|
|3     |LUT2   |     1|
|4     |LUT3   |    26|
|5     |LUT4   |     8|
|6     |LUT5   |    47|
|7     |LUT6   |    10|
|8     |IBUF   |    56|
|9     |OBUF   |    29|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+---------------------------+------+
|      |Instance                  |Module                     |Cells |
+------+--------------------------+---------------------------+------+
|1     |top                       |                           |   245|
|2     |  Negate_28bits_0         |Negate_28bits              |   159|
|3     |    Twos_Complement_0     |Twos_Complement_28bits     |   115|
|4     |    Twos_Complement_Inv_0 |Twos_Complement_Inv_28bits |    44|
+------+--------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1131.559 ; gain = 696.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1131.559 ; gain = 696.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1131.559 ; gain = 696.207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1136.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1228.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 33574769
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1228.934 ; gain = 818.465
INFO: [Common 17-1381] The checkpoint 'C:/Users/liyon/Desktop/Subtractor_28bits/Subtractor_28bits.runs/synth_1/Subtractor_28bits.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Subtractor_28bits_utilization_synth.rpt -pb Subtractor_28bits_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 24 03:22:00 2023...
