// Seed: 3835156927
module module_0 (
    input tri id_0,
    output wand id_1,
    input wire id_2,
    input wor id_3,
    output wor id_4,
    output tri1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input wand id_8,
    output uwire id_9,
    input tri0 id_10,
    input supply1 id_11,
    input wand id_12,
    input wand id_13,
    input supply0 id_14,
    input tri1 id_15,
    input wire id_16,
    output supply1 id_17,
    input wand id_18
);
  assign id_1 = id_16;
  genvar id_20;
  wire id_21, id_22;
  wire id_23;
  assign id_9 = 1;
  tri1 id_24, id_25;
  assign id_24 = id_0;
  tri id_26 = 1'b0 / id_2;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  tri   id_3,
    output tri0  id_4,
    input  tri1  id_5,
    input  tri0  id_6
);
  wire id_8;
  module_0(
      id_2,
      id_0,
      id_5,
      id_1,
      id_0,
      id_4,
      id_0,
      id_6,
      id_3,
      id_0,
      id_3,
      id_5,
      id_5,
      id_3,
      id_2,
      id_2,
      id_3,
      id_0,
      id_3
  );
endmodule
