

================================================================
== Vivado HLS Report for 'backoff_vi'
================================================================
* Date:           Thu Oct 29 12:22:37 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.485 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       16| 10.000 ns | 0.160 us |    1|   16|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 17 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.18>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %current_txop_holder) nounwind, !map !56"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @backoff_vi_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%vi_backoff_counter_l = load i10* @vi_backoff_counter, align 2" [fyp/edca.c:219]   --->   Operation 20 'load' 'vi_backoff_counter_l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.70ns)   --->   "%icmp_ln219 = icmp eq i10 %vi_backoff_counter_l, 0" [fyp/edca.c:219]   --->   Operation 21 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %1, label %5" [fyp/edca.c:219]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.12ns)   --->   "%add_ln228 = add i10 %vi_backoff_counter_l, -1" [fyp/edca.c:228]   --->   Operation 23 'add' 'add_ln228' <Predicate = (!icmp_ln219)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.66ns)   --->   "store i10 %add_ln228, i10* @vi_backoff_counter, align 2" [fyp/edca.c:228]   --->   Operation 24 'store' <Predicate = (!icmp_ln219)> <Delay = 1.66>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br label %6" [fyp/edca.c:229]   --->   Operation 25 'br' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%current_txop_holder_s = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %current_txop_holder) nounwind" [fyp/edca.c:220]   --->   Operation 26 'read' 'current_txop_holder_s' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.18ns)   --->   "%icmp_ln220 = icmp ult i3 %current_txop_holder_s, 3" [fyp/edca.c:220]   --->   Operation 27 'icmp' 'icmp_ln220' <Predicate = (icmp_ln219)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220, label %2, label %3" [fyp/edca.c:220]   --->   Operation 28 'br' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%CW_vi_load = load i10* @CW_vi, align 2" [fyp/edca.c:283->fyp/edca.c:224]   --->   Operation 29 'load' 'CW_vi_load' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.70ns)   --->   "%icmp_ln283 = icmp eq i10 %CW_vi_load, -1" [fyp/edca.c:283->fyp/edca.c:224]   --->   Operation 30 'icmp' 'icmp_ln283' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.66ns)   --->   "br i1 %icmp_ln283, label %hls_label_0, label %4" [fyp/edca.c:283->fyp/edca.c:224]   --->   Operation 31 'br' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 1.66>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln284 = shl i10 %CW_vi_load, 1" [fyp/edca.c:284->fyp/edca.c:224]   --->   Operation 32 'shl' 'shl_ln284' <Predicate = (icmp_ln219 & !icmp_ln220 & !icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln284 = or i10 %shl_ln284, 1" [fyp/edca.c:284->fyp/edca.c:224]   --->   Operation 33 'or' 'or_ln284' <Predicate = (icmp_ln219 & !icmp_ln220 & !icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "store i10 %or_ln284, i10* @CW_vi, align 2" [fyp/edca.c:284->fyp/edca.c:224]   --->   Operation 34 'store' <Predicate = (icmp_ln219 & !icmp_ln220 & !icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.66ns)   --->   "br label %hls_label_0" [fyp/edca.c:285->fyp/edca.c:224]   --->   Operation 35 'br' <Predicate = (icmp_ln219 & !icmp_ln220 & !icmp_ln283)> <Delay = 1.66>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%rand_state_load = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 36 'load' 'rand_state_load' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%low = trunc i32 %rand_state_load to i15" [fyp/r_n_g.c:5->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 37 'trunc' 'low' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i15 %low to i32" [fyp/r_n_g.c:5->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 38 'zext' 'zext_ln5' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (5.57ns)   --->   "%low_1 = mul i32 %zext_ln5, 48271" [fyp/r_n_g.c:7->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 39 'mul' 'low_1' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%high = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 40 'partselect' 'high' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%high_1 = zext i17 %high to i32" [fyp/r_n_g.c:8->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 41 'zext' 'high_1' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_2 = mul i32 48271, %high_1" [fyp/r_n_g.c:9->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 42 'mul' 'high_2' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_2, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i3P(i3* %current_txop_holder, i3 3) nounwind" [fyp/edca.c:221]   --->   Operation 44 'write' <Predicate = (icmp_ln219 & icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "br label %6" [fyp/edca.c:222]   --->   Operation 45 'br' <Predicate = (icmp_ln219 & icmp_ln220)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.48>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = phi i10 [ %or_ln284, %4 ], [ %CW_vi_load, %3 ]" [fyp/edca.c:284->fyp/edca.c:224]   --->   Operation 46 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_1, [1 x i8]* @p_str2, [4 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 47 'specfucore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%trunc_ln9 = trunc i32 %high_2 to i16" [fyp/r_n_g.c:9->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 48 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln10 = zext i16 %trunc_ln9 to i32" [fyp/r_n_g.c:10->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 49 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.14ns)   --->   "%add_ln10 = add i16 15, %trunc_ln" [fyp/r_n_g.c:10->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 50 'add' 'add_ln10' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln10_1 = zext i16 %add_ln10 to i32" [fyp/r_n_g.c:10->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 51 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%x = shl i32 %zext_ln10, %zext_ln10_1" [fyp/r_n_g.c:10->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 52 'shl' 'x' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_1 = add i32 %x, %low_1" [fyp/r_n_g.c:11->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 53 'add' 'x_1' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %x_1 to i31" [fyp/r_n_g.c:11->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 54 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i31 %trunc_ln11 to i32" [fyp/r_n_g.c:12->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 55 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_1, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 56 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i1 %tmp to i32" [fyp/r_n_g.c:12->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 57 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.66ns)   --->   "%x_2 = add i32 %zext_ln12, %zext_ln12_1" [fyp/r_n_g.c:12->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 58 'add' 'x_2' <Predicate = true> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "store i32 %x_2, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 59 'store' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.18>
ST_3 : Operation 60 [6/6] (6.18ns)   --->   "%tmp_i_i = uitofp i32 %x_2 to float" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 60 'uitofp' 'tmp_i_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.18>
ST_4 : Operation 61 [5/6] (6.18ns)   --->   "%tmp_i_i = uitofp i32 %x_2 to float" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 61 'uitofp' 'tmp_i_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.18>
ST_5 : Operation 62 [4/6] (6.18ns)   --->   "%tmp_i_i = uitofp i32 %x_2 to float" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 62 'uitofp' 'tmp_i_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.18>
ST_6 : Operation 63 [3/6] (6.18ns)   --->   "%tmp_i_i = uitofp i32 %x_2 to float" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 63 'uitofp' 'tmp_i_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.18>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i10 %empty to i32" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 64 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [6/6] (6.18ns)   --->   "%tmp_i = sitofp i32 %zext_ln287 to float" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 65 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 66 [2/6] (6.18ns)   --->   "%tmp_i_i = uitofp i32 %x_2 to float" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 66 'uitofp' 'tmp_i_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.18>
ST_8 : Operation 67 [5/6] (6.18ns)   --->   "%tmp_i = sitofp i32 %zext_ln287 to float" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 67 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 68 [1/6] (6.18ns)   --->   "%tmp_i_i = uitofp i32 %x_2 to float" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 68 'uitofp' 'tmp_i_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.18>
ST_9 : Operation 69 [4/6] (6.18ns)   --->   "%tmp_i = sitofp i32 %zext_ln287 to float" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 69 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 70 [4/4] (5.78ns)   --->   "%tmp_4_i_i = fmul float %tmp_i_i, 0x3E00000000000000" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 70 'fmul' 'tmp_4_i_i' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.18>
ST_10 : Operation 71 [3/6] (6.18ns)   --->   "%tmp_i = sitofp i32 %zext_ln287 to float" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 71 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 72 [3/4] (5.78ns)   --->   "%tmp_4_i_i = fmul float %tmp_i_i, 0x3E00000000000000" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 72 'fmul' 'tmp_4_i_i' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.18>
ST_11 : Operation 73 [2/6] (6.18ns)   --->   "%tmp_i = sitofp i32 %zext_ln287 to float" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 73 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 74 [2/4] (5.78ns)   --->   "%tmp_4_i_i = fmul float %tmp_i_i, 0x3E00000000000000" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 74 'fmul' 'tmp_4_i_i' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.18>
ST_12 : Operation 75 [1/6] (6.18ns)   --->   "%tmp_i = sitofp i32 %zext_ln287 to float" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 75 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 76 [1/4] (5.78ns)   --->   "%tmp_4_i_i = fmul float %tmp_i_i, 0x3E00000000000000" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 76 'fmul' 'tmp_4_i_i' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.78>
ST_13 : Operation 77 [4/4] (5.78ns)   --->   "%x_assign = fmul float %tmp_i, %tmp_4_i_i" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 77 'fmul' 'x_assign' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.78>
ST_14 : Operation 78 [3/4] (5.78ns)   --->   "%x_assign = fmul float %tmp_i, %tmp_4_i_i" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 78 'fmul' 'x_assign' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.78>
ST_15 : Operation 79 [2/4] (5.78ns)   --->   "%x_assign = fmul float %tmp_i, %tmp_4_i_i" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 79 'fmul' 'x_assign' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.89>
ST_16 : Operation 80 [1/4] (5.78ns)   --->   "%x_assign = fmul float %tmp_i, %tmp_4_i_i" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 80 'fmul' 'x_assign' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 81 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 82 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 83 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 84 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (2.11ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 85 'add' 'add_ln339' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 86 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (2.11ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 87 'sub' 'sub_ln1311' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.83>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 88 'specregionbegin' 'tmp_1_i_i' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1_i_i) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 89 'specregionend' 'empty_6' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 90 'bitconcatenate' 'mantissa_V' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln682 = zext i25 %mantissa_V to i63" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 91 'zext' 'zext_ln682' <Predicate = (icmp_ln219 & !icmp_ln220 & !isNeg)> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 92 'sext' 'sext_ln1311' <Predicate = (icmp_ln219 & !icmp_ln220 & isNeg)> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (1.08ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 93 'select' 'ush' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 1.08> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 94 'sext' 'sext_ln1311_1' <Predicate = (icmp_ln219 & !icmp_ln220 & !isNeg)> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 95 'sext' 'sext_ln1311_2' <Predicate = (icmp_ln219 & !icmp_ln220 & isNeg)> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i63" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 96 'zext' 'zext_ln1287' <Predicate = (icmp_ln219 & !icmp_ln220 & !isNeg)> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 97 'lshr' 'r_V' <Predicate = (icmp_ln219 & !icmp_ln220 & isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V_1 = shl i63 %zext_ln682, %zext_ln1287" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 98 'shl' 'r_V_1' <Predicate = (icmp_ln219 & !icmp_ln220 & !isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 99 'bitselect' 'tmp_3' <Predicate = (icmp_ln219 & !icmp_ln220 & isNeg)> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln662 = zext i1 %tmp_3 to i10" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 100 'zext' 'zext_ln662' <Predicate = (icmp_ln219 & !icmp_ln220 & isNeg)> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i63.i32.i32(i63 %r_V_1, i32 24, i32 33)" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 101 'partselect' 'tmp_2' <Predicate = (icmp_ln219 & !icmp_ln220 & !isNeg)> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (4.08ns) (out node of the LUT)   --->   "%select_ln1312 = select i1 %isNeg, i10 %zext_ln662, i10 %tmp_2" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 102 'select' 'select_ln1312' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 4.08> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 103 [1/1] (1.66ns)   --->   "store i10 %select_ln1312, i10* @vi_backoff_counter, align 2" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 103 'store' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 1.66>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "br label %6" [fyp/edca.c:225]   --->   Operation 104 'br' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "ret void" [fyp/edca.c:232]   --->   Operation 105 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.18ns
The critical path consists of the following:
	'load' operation ('rand_state_load', fyp/r_n_g.c:5->fyp/edca.c:287->fyp/edca.c:224) on static variable 'rand_state' [34]  (0 ns)
	'mul' operation of DSP[43] ('high', fyp/r_n_g.c:9->fyp/edca.c:287->fyp/edca.c:224) [43]  (7.18 ns)

 <State 2>: 8.49ns
The critical path consists of the following:
	'add' operation ('add_ln10', fyp/r_n_g.c:10->fyp/edca.c:287->fyp/edca.c:224) [47]  (2.15 ns)
	'shl' operation ('x', fyp/r_n_g.c:10->fyp/edca.c:287->fyp/edca.c:224) [49]  (0 ns)
	'add' operation ('x', fyp/r_n_g.c:11->fyp/edca.c:287->fyp/edca.c:224) [50]  (3.67 ns)
	'add' operation ('x', fyp/r_n_g.c:12->fyp/edca.c:287->fyp/edca.c:224) [55]  (2.67 ns)

 <State 3>: 6.18ns
The critical path consists of the following:
	'uitofp' operation ('tmp_i_i', fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224) [57]  (6.18 ns)

 <State 4>: 6.18ns
The critical path consists of the following:
	'uitofp' operation ('tmp_i_i', fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224) [57]  (6.18 ns)

 <State 5>: 6.18ns
The critical path consists of the following:
	'uitofp' operation ('tmp_i_i', fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224) [57]  (6.18 ns)

 <State 6>: 6.18ns
The critical path consists of the following:
	'uitofp' operation ('tmp_i_i', fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224) [57]  (6.18 ns)

 <State 7>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', fyp/edca.c:287->fyp/edca.c:224) [33]  (6.18 ns)

 <State 8>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', fyp/edca.c:287->fyp/edca.c:224) [33]  (6.18 ns)

 <State 9>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', fyp/edca.c:287->fyp/edca.c:224) [33]  (6.18 ns)

 <State 10>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', fyp/edca.c:287->fyp/edca.c:224) [33]  (6.18 ns)

 <State 11>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', fyp/edca.c:287->fyp/edca.c:224) [33]  (6.18 ns)

 <State 12>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', fyp/edca.c:287->fyp/edca.c:224) [33]  (6.18 ns)

 <State 13>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('x', fyp/edca.c:287->fyp/edca.c:224) [59]  (5.78 ns)

 <State 14>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('x', fyp/edca.c:287->fyp/edca.c:224) [59]  (5.78 ns)

 <State 15>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('x', fyp/edca.c:287->fyp/edca.c:224) [59]  (5.78 ns)

 <State 16>: 7.9ns
The critical path consists of the following:
	'fmul' operation ('x', fyp/edca.c:287->fyp/edca.c:224) [59]  (5.78 ns)
	'add' operation ('sh', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224) [66]  (2.12 ns)

 <State 17>: 6.84ns
The critical path consists of the following:
	'select' operation ('sh', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224) [70]  (1.08 ns)
	'lshr' operation ('r.V', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224) [74]  (0 ns)
	'select' operation ('select_ln1312', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224) [79]  (4.09 ns)
	'store' operation ('store_ln287', fyp/edca.c:287->fyp/edca.c:224) of variable 'select_ln1312', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224 on static variable 'vi_backoff_counter' [80]  (1.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
