{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Verilog Parsar\n",
    "\n",
    "## Introduction\n",
    "- This is a verilog parser written in python.\n",
    "- It can parse verilog file and generate a report\n",
    "\n",
    "## Usage\n",
    "- Check for the following:\n",
    "    - Unreachable Blocks\n",
    "    - Uninitialized Register\n",
    "    - Inferring Latches\n",
    "    - Unreachable State\n",
    "    - Non Full Case\n",
    "    - Non Parallel Case\n",
    "    - Multiple Drivers\n",
    "    - Arithmetic Overflow\n",
    "    - Integer Overflow"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "def file_reader(file_name):\n",
    "    x = []\n",
    "    try:\n",
    "        # Open the file in read mode\n",
    "        with open(file_name, 'r') as file:\n",
    "            # Read and print each line\n",
    "            for line in file:\n",
    "                x.append(line)  \n",
    "\n",
    "    except FileNotFoundError:\n",
    "        print(f\"File not found: {file_name}\")\n",
    "\n",
    "    except Exception as e:\n",
    "        print(f\"An error occurred: {e}\")\n",
    "    \n",
    "    return x\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Testing reading verilog file"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module UnreachableBlocks();\n",
      "\n",
      "    reg reach;\n",
      "\n",
      "    wire state;\n",
      "\n",
      "    wire data;\n",
      "\n",
      "\n",
      "\n",
      "    initial \n",
      "\n",
      "    begin\n",
      "\n",
      "        reach = 1'b1;\n",
      "\n",
      "    end\n",
      "\n",
      "\n",
      "\n",
      "    always @(state) \n",
      "\n",
      "    begin\n",
      "\n",
      "        if (reach == 2'b0) \n",
      "\n",
      "        begin\n",
      "\n",
      "            data <= 1'b1;\n",
      "\n",
      "        end \n",
      "\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "\n",
      "\n",
      "module UninitializedRegister();\n",
      "\n",
      "    wire data;\n",
      "\n",
      "\n",
      "\n",
      "    initial \n",
      "\n",
      "    begin\n",
      "\n",
      "        $display(\"%b\", data); \n",
      "\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "\n",
      "\n",
      "module InferringLatches();\n",
      "\n",
      "    reg out;\n",
      "\n",
      "    wire enable, Data;\n",
      "\n",
      "\n",
      "\n",
      "    always @(enable) \n",
      "\n",
      "    begin\n",
      "\n",
      "        if (enable) \n",
      "\n",
      "        begin\n",
      "\n",
      "            out <= Data;\n",
      "\n",
      "        end\n",
      "\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "\n",
      "\n",
      "module UnreachableState(input clk);\n",
      "\n",
      "    reg [1:0] current_state, next_state;\n",
      "\n",
      "    localparam [1:0] S1 = 2'b00 ;\n",
      "\n",
      "    localparam [1:0] S2 = 2'b01 ;\n",
      "\n",
      "    localparam [1:0] S3 = 2'b10 ;\n",
      "\n",
      "\n",
      "\n",
      "    always @(posedge clk) \n",
      "\n",
      "    begin\n",
      "\n",
      "        current_state <= next_state;\n",
      "\n",
      "    end\n",
      "\n",
      "\n",
      "\n",
      "    always @(*) \n",
      "\n",
      "    begin\n",
      "\n",
      "        case (current_state)\n",
      "\n",
      "            S1: \n",
      "\n",
      "            begin\n",
      "\n",
      "            next_state <= S2;\n",
      "\n",
      "            end\n",
      "\n",
      "            S2: \n",
      "\n",
      "            begin\n",
      "\n",
      "                next_state <= S1;\n",
      "\n",
      "            end\n",
      "\n",
      "            S3\n",
      "\n",
      "            begin\n",
      "\n",
      "                next_state <= S1;\n",
      "\n",
      "            end\n",
      "\n",
      "\n",
      "\n",
      "        endcase\n",
      "\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "\n",
      "\n",
      "module NonFullCase();\n",
      "\n",
      "    reg [1:0] x, y;\n",
      "\n",
      "\n",
      "\n",
      "    always @(*) \n",
      "\n",
      "    begin\n",
      "\n",
      "        case(x)\n",
      "\n",
      "            2'b00: y = 1'b00;\n",
      "\n",
      "            2'b01: y = 1'b01;\n",
      "\n",
      "            // Missing cases for '10' & '11'\n",
      "\n",
      "        endcase\n",
      "\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "\n",
      "\n",
      "module NonParallelCase();\n",
      "\n",
      "    reg [1:0] x, y;\n",
      "\n",
      "\n",
      "\n",
      "    always @(*) \n",
      "\n",
      "    begin\n",
      "\n",
      "        case(x)\n",
      "\n",
      "            2'b00: y = 1'b00;\n",
      "\n",
      "            2'b0?: y = 1'b01;\n",
      "\n",
      "            2'b?0: y = 1'b10;\n",
      "\n",
      "            default: y = 1'b11;\n",
      "\n",
      "        endcase\n",
      "\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "\n",
      "\n",
      "module MultipleDrivers(input [1:0] myIn);\n",
      "\n",
      "    wire myOut;\n",
      "\n",
      "    reg myReg;\n",
      "\n",
      "\n",
      "\n",
      "    assign myOut = myIn;\n",
      "\n",
      "    assign myOut = 1'b1;\n",
      "\n",
      "\n",
      "\n",
      "    always @(*) \n",
      "\n",
      "    begin\n",
      "\n",
      "        myReg = myReg + 1;\n",
      "\n",
      "    end\n",
      "\n",
      "    always @(*)\n",
      "\n",
      "    begin\n",
      "\n",
      "        myReg = 1'b0;\n",
      "\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "\n",
      "\n",
      "module ArithmeticOverflow();\n",
      "\n",
      "    reg [3:0] a, b, result;\n",
      "\n",
      "\n",
      "\n",
      "    always @(*) \n",
      "\n",
      "    begin\n",
      "\n",
      "        result = a + b; // Potential overflow when adding 'a' and 'b'\n",
      "\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "\n",
      "\n",
      "module IntegerOverflow();\n",
      "\n",
      "    reg [31:0] res;\n",
      "\n",
      "\n",
      "\n",
      "    always @(*)\n",
      "\n",
      "    begin\n",
      "\n",
      "        res = 32'hffffffff + 32'h1; // Overflow when adding these values\n",
      "\n",
      "    end\n",
      "\n",
      "endmodule\n"
     ]
    }
   ],
   "source": [
    "file_path = 'tst.v'\n",
    "\n",
    "y = file_reader(file_path)\n",
    "    \n",
    "for i in y:\n",
    "        print(i)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
