

================================================================
== Vitis HLS Report for 'lab6_z1'
================================================================
* Date:           Wed Nov 29 19:20:13 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab6_z1
* Solution:       sol4 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  4.417 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mult    |        5|        5|         5|          1|          1|     2|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln4 = store i6 0, i6 %i" [./source/lab6_z1.cpp:4]   --->   Operation 16 'store' 'store_ln4' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln4 = br void" [./source/lab6_z1.cpp:4]   --->   Operation 17 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [./source/lab6_z1.cpp:5]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_1, i32 5" [./source/lab6_z1.cpp:4]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %tmp, void %.split, void" [./source/lab6_z1.cpp:4]   --->   Operation 21 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_1, i32 4" [./source/lab6_z1.cpp:5]   --->   Operation 22 'bitselect' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i1 %tmp_1" [./source/lab6_z1.cpp:5]   --->   Operation 23 'zext' 'zext_ln5' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i256 %b, i64 0, i64 %zext_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 24 'getelementptr' 'b_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.26ns)   --->   "%b_load = load i1 %b_addr" [./source/lab6_z1.cpp:5]   --->   Operation 25 'load' 'b_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i256 %c, i64 0, i64 %zext_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 26 'getelementptr' 'c_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.26ns)   --->   "%c_load = load i1 %c_addr" [./source/lab6_z1.cpp:5]   --->   Operation 27 'load' 'c_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 28 [1/1] (1.94ns)   --->   "%add_ln4 = add i6 %i_1, i6 16" [./source/lab6_z1.cpp:4]   --->   Operation 28 'add' 'add_ln4' <Predicate = (!tmp)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln4 = store i6 %add_ln4, i6 %i" [./source/lab6_z1.cpp:4]   --->   Operation 29 'store' 'store_ln4' <Predicate = (!tmp)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 4.41>
ST_2 : Operation 30 [1/2] (2.26ns)   --->   "%b_load = load i1 %b_addr" [./source/lab6_z1.cpp:5]   --->   Operation 30 'load' 'b_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i256 %b_load" [./source/lab6_z1.cpp:5]   --->   Operation 31 'trunc' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (2.26ns)   --->   "%c_load = load i1 %c_addr" [./source/lab6_z1.cpp:5]   --->   Operation 32 'load' 'c_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln5_1 = trunc i256 %c_load" [./source/lab6_z1.cpp:5]   --->   Operation 33 'trunc' 'trunc_ln5_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 34 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 16, i32 31" [./source/lab6_z1.cpp:5]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 16, i32 31" [./source/lab6_z1.cpp:5]   --->   Operation 36 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2" [./source/lab6_z1.cpp:5]   --->   Operation 37 'mul' 'mul_ln5_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 32, i32 47" [./source/lab6_z1.cpp:5]   --->   Operation 38 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 32, i32 47" [./source/lab6_z1.cpp:5]   --->   Operation 39 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4" [./source/lab6_z1.cpp:5]   --->   Operation 40 'mul' 'mul_ln5_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 48, i32 63" [./source/lab6_z1.cpp:5]   --->   Operation 41 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 48, i32 63" [./source/lab6_z1.cpp:5]   --->   Operation 42 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6" [./source/lab6_z1.cpp:5]   --->   Operation 43 'mul' 'mul_ln5_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 64, i32 79" [./source/lab6_z1.cpp:5]   --->   Operation 44 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 64, i32 79" [./source/lab6_z1.cpp:5]   --->   Operation 45 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8" [./source/lab6_z1.cpp:5]   --->   Operation 46 'mul' 'mul_ln5_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 80, i32 95" [./source/lab6_z1.cpp:5]   --->   Operation 47 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 80, i32 95" [./source/lab6_z1.cpp:5]   --->   Operation 48 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_5 = mul i16 %tmp_10, i16 %tmp_s" [./source/lab6_z1.cpp:5]   --->   Operation 49 'mul' 'mul_ln5_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 96, i32 111" [./source/lab6_z1.cpp:5]   --->   Operation 50 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 96, i32 111" [./source/lab6_z1.cpp:5]   --->   Operation 51 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_6 = mul i16 %tmp_12, i16 %tmp_11" [./source/lab6_z1.cpp:5]   --->   Operation 52 'mul' 'mul_ln5_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 112, i32 127" [./source/lab6_z1.cpp:5]   --->   Operation 53 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 112, i32 127" [./source/lab6_z1.cpp:5]   --->   Operation 54 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_7 = mul i16 %tmp_14, i16 %tmp_13" [./source/lab6_z1.cpp:5]   --->   Operation 55 'mul' 'mul_ln5_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 128, i32 143" [./source/lab6_z1.cpp:5]   --->   Operation 56 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 128, i32 143" [./source/lab6_z1.cpp:5]   --->   Operation 57 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_8 = mul i16 %tmp_16, i16 %tmp_15" [./source/lab6_z1.cpp:5]   --->   Operation 58 'mul' 'mul_ln5_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 144, i32 159" [./source/lab6_z1.cpp:5]   --->   Operation 59 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 144, i32 159" [./source/lab6_z1.cpp:5]   --->   Operation 60 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_9 = mul i16 %tmp_18, i16 %tmp_17" [./source/lab6_z1.cpp:5]   --->   Operation 61 'mul' 'mul_ln5_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 160, i32 175" [./source/lab6_z1.cpp:5]   --->   Operation 62 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 160, i32 175" [./source/lab6_z1.cpp:5]   --->   Operation 63 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_10 = mul i16 %tmp_20, i16 %tmp_19" [./source/lab6_z1.cpp:5]   --->   Operation 64 'mul' 'mul_ln5_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 176, i32 191" [./source/lab6_z1.cpp:5]   --->   Operation 65 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 176, i32 191" [./source/lab6_z1.cpp:5]   --->   Operation 66 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_11 = mul i16 %tmp_22, i16 %tmp_21" [./source/lab6_z1.cpp:5]   --->   Operation 67 'mul' 'mul_ln5_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 192, i32 207" [./source/lab6_z1.cpp:5]   --->   Operation 68 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 192, i32 207" [./source/lab6_z1.cpp:5]   --->   Operation 69 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_12 = mul i16 %tmp_24, i16 %tmp_23" [./source/lab6_z1.cpp:5]   --->   Operation 70 'mul' 'mul_ln5_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 208, i32 223" [./source/lab6_z1.cpp:5]   --->   Operation 71 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 208, i32 223" [./source/lab6_z1.cpp:5]   --->   Operation 72 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_13 = mul i16 %tmp_26, i16 %tmp_25" [./source/lab6_z1.cpp:5]   --->   Operation 73 'mul' 'mul_ln5_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 224, i32 239" [./source/lab6_z1.cpp:5]   --->   Operation 74 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 224, i32 239" [./source/lab6_z1.cpp:5]   --->   Operation 75 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_14 = mul i16 %tmp_28, i16 %tmp_27" [./source/lab6_z1.cpp:5]   --->   Operation 76 'mul' 'mul_ln5_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 240, i32 255" [./source/lab6_z1.cpp:5]   --->   Operation 77 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 240, i32 255" [./source/lab6_z1.cpp:5]   --->   Operation 78 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_15 = mul i16 %tmp_30, i16 %tmp_29" [./source/lab6_z1.cpp:5]   --->   Operation 79 'mul' 'mul_ln5_15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 80 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 80 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2" [./source/lab6_z1.cpp:5]   --->   Operation 81 'mul' 'mul_ln5_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4" [./source/lab6_z1.cpp:5]   --->   Operation 82 'mul' 'mul_ln5_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6" [./source/lab6_z1.cpp:5]   --->   Operation 83 'mul' 'mul_ln5_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8" [./source/lab6_z1.cpp:5]   --->   Operation 84 'mul' 'mul_ln5_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_5 = mul i16 %tmp_10, i16 %tmp_s" [./source/lab6_z1.cpp:5]   --->   Operation 85 'mul' 'mul_ln5_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_6 = mul i16 %tmp_12, i16 %tmp_11" [./source/lab6_z1.cpp:5]   --->   Operation 86 'mul' 'mul_ln5_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_7 = mul i16 %tmp_14, i16 %tmp_13" [./source/lab6_z1.cpp:5]   --->   Operation 87 'mul' 'mul_ln5_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_8 = mul i16 %tmp_16, i16 %tmp_15" [./source/lab6_z1.cpp:5]   --->   Operation 88 'mul' 'mul_ln5_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_9 = mul i16 %tmp_18, i16 %tmp_17" [./source/lab6_z1.cpp:5]   --->   Operation 89 'mul' 'mul_ln5_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_10 = mul i16 %tmp_20, i16 %tmp_19" [./source/lab6_z1.cpp:5]   --->   Operation 90 'mul' 'mul_ln5_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_11 = mul i16 %tmp_22, i16 %tmp_21" [./source/lab6_z1.cpp:5]   --->   Operation 91 'mul' 'mul_ln5_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_12 = mul i16 %tmp_24, i16 %tmp_23" [./source/lab6_z1.cpp:5]   --->   Operation 92 'mul' 'mul_ln5_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_13 = mul i16 %tmp_26, i16 %tmp_25" [./source/lab6_z1.cpp:5]   --->   Operation 93 'mul' 'mul_ln5_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_14 = mul i16 %tmp_28, i16 %tmp_27" [./source/lab6_z1.cpp:5]   --->   Operation 94 'mul' 'mul_ln5_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_15 = mul i16 %tmp_30, i16 %tmp_29" [./source/lab6_z1.cpp:5]   --->   Operation 95 'mul' 'mul_ln5_15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 96 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 96 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2" [./source/lab6_z1.cpp:5]   --->   Operation 97 'mul' 'mul_ln5_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4" [./source/lab6_z1.cpp:5]   --->   Operation 98 'mul' 'mul_ln5_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6" [./source/lab6_z1.cpp:5]   --->   Operation 99 'mul' 'mul_ln5_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8" [./source/lab6_z1.cpp:5]   --->   Operation 100 'mul' 'mul_ln5_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_5 = mul i16 %tmp_10, i16 %tmp_s" [./source/lab6_z1.cpp:5]   --->   Operation 101 'mul' 'mul_ln5_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_6 = mul i16 %tmp_12, i16 %tmp_11" [./source/lab6_z1.cpp:5]   --->   Operation 102 'mul' 'mul_ln5_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_7 = mul i16 %tmp_14, i16 %tmp_13" [./source/lab6_z1.cpp:5]   --->   Operation 103 'mul' 'mul_ln5_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_8 = mul i16 %tmp_16, i16 %tmp_15" [./source/lab6_z1.cpp:5]   --->   Operation 104 'mul' 'mul_ln5_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_9 = mul i16 %tmp_18, i16 %tmp_17" [./source/lab6_z1.cpp:5]   --->   Operation 105 'mul' 'mul_ln5_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_10 = mul i16 %tmp_20, i16 %tmp_19" [./source/lab6_z1.cpp:5]   --->   Operation 106 'mul' 'mul_ln5_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_11 = mul i16 %tmp_22, i16 %tmp_21" [./source/lab6_z1.cpp:5]   --->   Operation 107 'mul' 'mul_ln5_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_12 = mul i16 %tmp_24, i16 %tmp_23" [./source/lab6_z1.cpp:5]   --->   Operation 108 'mul' 'mul_ln5_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_13 = mul i16 %tmp_26, i16 %tmp_25" [./source/lab6_z1.cpp:5]   --->   Operation 109 'mul' 'mul_ln5_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_14 = mul i16 %tmp_28, i16 %tmp_27" [./source/lab6_z1.cpp:5]   --->   Operation 110 'mul' 'mul_ln5_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_15 = mul i16 %tmp_30, i16 %tmp_29" [./source/lab6_z1.cpp:5]   --->   Operation 111 'mul' 'mul_ln5_15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln7 = ret" [./source/lab6_z1.cpp:7]   --->   Operation 134 'ret' 'ret_ln7' <Predicate = (tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [./source/lab6_z1.cpp:4]   --->   Operation 112 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab6_z1.cpp:4]   --->   Operation 113 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 114 'mul' 'mul_ln5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2" [./source/lab6_z1.cpp:5]   --->   Operation 115 'mul' 'mul_ln5_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4" [./source/lab6_z1.cpp:5]   --->   Operation 116 'mul' 'mul_ln5_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6" [./source/lab6_z1.cpp:5]   --->   Operation 117 'mul' 'mul_ln5_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8" [./source/lab6_z1.cpp:5]   --->   Operation 118 'mul' 'mul_ln5_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_5 = mul i16 %tmp_10, i16 %tmp_s" [./source/lab6_z1.cpp:5]   --->   Operation 119 'mul' 'mul_ln5_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_6 = mul i16 %tmp_12, i16 %tmp_11" [./source/lab6_z1.cpp:5]   --->   Operation 120 'mul' 'mul_ln5_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_7 = mul i16 %tmp_14, i16 %tmp_13" [./source/lab6_z1.cpp:5]   --->   Operation 121 'mul' 'mul_ln5_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_8 = mul i16 %tmp_16, i16 %tmp_15" [./source/lab6_z1.cpp:5]   --->   Operation 122 'mul' 'mul_ln5_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_9 = mul i16 %tmp_18, i16 %tmp_17" [./source/lab6_z1.cpp:5]   --->   Operation 123 'mul' 'mul_ln5_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_10 = mul i16 %tmp_20, i16 %tmp_19" [./source/lab6_z1.cpp:5]   --->   Operation 124 'mul' 'mul_ln5_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_11 = mul i16 %tmp_22, i16 %tmp_21" [./source/lab6_z1.cpp:5]   --->   Operation 125 'mul' 'mul_ln5_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_12 = mul i16 %tmp_24, i16 %tmp_23" [./source/lab6_z1.cpp:5]   --->   Operation 126 'mul' 'mul_ln5_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_13 = mul i16 %tmp_26, i16 %tmp_25" [./source/lab6_z1.cpp:5]   --->   Operation 127 'mul' 'mul_ln5_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_14 = mul i16 %tmp_28, i16 %tmp_27" [./source/lab6_z1.cpp:5]   --->   Operation 128 'mul' 'mul_ln5_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_15 = mul i16 %tmp_30, i16 %tmp_29" [./source/lab6_z1.cpp:5]   --->   Operation 129 'mul' 'mul_ln5_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln5_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %mul_ln5_15, i16 %mul_ln5_14, i16 %mul_ln5_13, i16 %mul_ln5_12, i16 %mul_ln5_11, i16 %mul_ln5_10, i16 %mul_ln5_9, i16 %mul_ln5_8, i16 %mul_ln5_7, i16 %mul_ln5_6, i16 %mul_ln5_5, i16 %mul_ln5_4, i16 %mul_ln5_3, i16 %mul_ln5_2, i16 %mul_ln5_1, i16 %mul_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 130 'bitconcatenate' 'or_ln5_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i256 %a, i64 0, i64 %zext_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 131 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (2.26ns)   --->   "%store_ln5 = store i256 %or_ln5_s, i1 %a_addr" [./source/lab6_z1.cpp:5]   --->   Operation 132 'store' 'store_ln5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 133 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 3.56ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', ./source/lab6_z1.cpp:5) on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln4', ./source/lab6_z1.cpp:4) [79]  (1.95 ns)
	'store' operation ('store_ln4', ./source/lab6_z1.cpp:4) of variable 'add_ln4', ./source/lab6_z1.cpp:4 on local variable 'i' [80]  (1.61 ns)

 <State 2>: 4.42ns
The critical path consists of the following:
	'load' operation ('b_load', ./source/lab6_z1.cpp:5) on array 'b' [25]  (2.27 ns)
	'mul' operation of DSP[30] ('mul_ln5', ./source/lab6_z1.cpp:5) [30]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[30] ('mul_ln5', ./source/lab6_z1.cpp:5) [30]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[30] ('mul_ln5', ./source/lab6_z1.cpp:5) [30]  (2.15 ns)

 <State 5>: 2.27ns
The critical path consists of the following:
	'mul' operation of DSP[30] ('mul_ln5', ./source/lab6_z1.cpp:5) [30]  (0 ns)
	'store' operation ('store_ln5', ./source/lab6_z1.cpp:5) of variable 'or_ln5_s', ./source/lab6_z1.cpp:5 on array 'a' [78]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
