// generated by newgenasym  Wed Jul 28 17:30:11 2004


module vd (a, b);
    input a;
    output b;


    initial
        begin
        end

endmodule
