Verilator Tree Dump (format 0x3900) from <e1537> to <e1579>
     NETLIST 0xaaaaab5dbf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab60a1d0 <e1120> {c1ai}  __024root  L1 [P] [1ps]
    1:1: CELLINLINE 0xaaaaab60bcd0 <e1388> {c1ai}  MultiFunctionShiftRegister_NegEdge_8Bit -> MultiFunctionShiftRegister_NegEdge_8Bit [scopep=0]
    1:2: VAR 0xaaaaab60a510 <e1124> {c2al} @dt=0xaaaaab601f50@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab60a8b0 <e1129> {c3al} @dt=0xaaaaab601f50@(G/w1)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab60ac50 <e1135> {c4ar} @dt=0xaaaaab5ed790@(G/w3)  sel [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab60aff0 <e1141> {c5ar} @dt=0xaaaaab5ee810@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab6160f0 <e1397> {c2al} @dt=0xaaaaab601f50@(G/w1)
    1:2:1: VARREF 0xaaaaab615fd0 <e1394> {c2al} @dt=0xaaaaab601f50@(G/w1)  clk [RV] <- VAR 0xaaaaab60a510 <e1124> {c2al} @dt=0xaaaaab601f50@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab615eb0 <e1395> {c2al} @dt=0xaaaaab601f50@(G/w1)  clk [LV] => VAR 0xaaaaab610650 <e1435> {c2al} @dt=0xaaaaab601f50@(G/w1)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab6163f0 <e1406> {c3al} @dt=0xaaaaab601f50@(G/w1)
    1:2:1: VARREF 0xaaaaab6162d0 <e1403> {c3al} @dt=0xaaaaab601f50@(G/w1)  inp [RV] <- VAR 0xaaaaab60a8b0 <e1129> {c3al} @dt=0xaaaaab601f50@(G/w1)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab6161b0 <e1404> {c3al} @dt=0xaaaaab601f50@(G/w1)  inp [LV] => VAR 0xaaaaab6107d0 <e570> {c3al} @dt=0xaaaaab601f50@(G/w1)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__inp [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab6166f0 <e1415> {c4ar} @dt=0xaaaaab5ed790@(G/w3)
    1:2:1: VARREF 0xaaaaab6165d0 <e1412> {c4ar} @dt=0xaaaaab5ed790@(G/w3)  sel [RV] <- VAR 0xaaaaab60ac50 <e1135> {c4ar} @dt=0xaaaaab5ed790@(G/w3)  sel [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab6164b0 <e1413> {c4ar} @dt=0xaaaaab5ed790@(G/w3)  sel [LV] => VAR 0xaaaaab610950 <e578> {c4ar} @dt=0xaaaaab5ed790@(G/w3)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__sel [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab6169f0 <e1424> {c5ar} @dt=0xaaaaab5ee810@(G/w8)
    1:2:1: VARREF 0xaaaaab6168d0 <e1421> {c5ar} @dt=0xaaaaab5ee810@(G/w8)  D [RV] <- VAR 0xaaaaab60aff0 <e1141> {c5ar} @dt=0xaaaaab5ee810@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab6167b0 <e1422> {c5ar} @dt=0xaaaaab5ee810@(G/w8)  D [LV] => VAR 0xaaaaab610ad0 <e586> {c5ar} @dt=0xaaaaab5ee810@(G/w8)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__D [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab616d30 <e1433> {c6aw} @dt=0xaaaaab5ee810@(G/w8)
    1:2:1: VARREF 0xaaaaab616c10 <e1430> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [RV] <- VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab616af0 <e1431> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [LV] => VAR 0xaaaaab610c50 <e962> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__Q [VSTATIC]  PORT
    1:2: VAR 0xaaaaab610650 <e1435> {c2al} @dt=0xaaaaab601f50@(G/w1)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__clk [VSTATIC]  PORT
    1:2: VAR 0xaaaaab6107d0 <e570> {c3al} @dt=0xaaaaab601f50@(G/w1)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__inp [VSTATIC]  PORT
    1:2: VAR 0xaaaaab610950 <e578> {c4ar} @dt=0xaaaaab5ed790@(G/w3)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__sel [VSTATIC]  PORT
    1:2: VAR 0xaaaaab610ad0 <e586> {c5ar} @dt=0xaaaaab5ee810@(G/w8)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__D [VSTATIC]  PORT
    1:2: VAR 0xaaaaab610c50 <e962> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__Q [VSTATIC]  PORT
    1:2: ALWAYS 0xaaaaab610dd0 <e400> {c8af}
    1:2:1: SENTREE 0xaaaaab610e90 <e409> {c8am}
    1:2:1:1: SENITEM 0xaaaaab610f50 <e104> {c8ao} [NEG]
    1:2:1:1:1: VARREF 0xaaaaab611010 <e595> {c8aw} @dt=0xaaaaab601f50@(G/w1)  clk [RV] <- VAR 0xaaaaab60a510 <e1124> {c2al} @dt=0xaaaaab601f50@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: CASE 0xaaaaab611130 <e1179> {c10aj}
    1:2:2:1: VARREF 0xaaaaab611200 <e596> {c10ao} @dt=0xaaaaab5ed790@(G/w3)  sel [RV] <- VAR 0xaaaaab60ac50 <e1135> {c4ar} @dt=0xaaaaab5ed790@(G/w3)  sel [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0xaaaaab611320 <e125> {c11at}
    1:2:2:2:1: CONST 0xaaaaab6113e0 <e963> {c11an} @dt=0xaaaaab5ed790@(G/w3)  3'h0
    1:2:2:2:2: ASSIGNDLY 0xaaaaab611520 <e966> {c11ax} @dt=0xaaaaab5ee810@(G/w8)
    1:2:2:2:2:1: CONST 0xaaaaab6115e0 <e964> {c11ba} @dt=0xaaaaab5ee810@(G/w8)  8'h0
    1:2:2:2:2:2: VARREF 0xaaaaab611720 <e965> {c11av} @dt=0xaaaaab5ee810@(G/w8)  Q [LV] => VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0xaaaaab611840 <e138> {c12at}
    1:2:2:2:1: CONST 0xaaaaab611900 <e967> {c12an} @dt=0xaaaaab5ed790@(G/w3)  3'h1
    1:2:2:2:2: ASSIGNDLY 0xaaaaab611a40 <e969> {c12ax} @dt=0xaaaaab5ee810@(G/w8)
    1:2:2:2:2:1: VARREF 0xaaaaab611b00 <e601> {c12ba} @dt=0xaaaaab5ee810@(G/w8)  D [RV] <- VAR 0xaaaaab60aff0 <e1141> {c5ar} @dt=0xaaaaab5ee810@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0xaaaaab611c20 <e968> {c12av} @dt=0xaaaaab5ee810@(G/w8)  Q [LV] => VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0xaaaaab611d40 <e160> {c13at}
    1:2:2:2:1: CONST 0xaaaaab611e00 <e970> {c13an} @dt=0xaaaaab5ed790@(G/w3)  3'h2
    1:2:2:2:2: ASSIGNDLY 0xaaaaab611f40 <e983> {c13ax} @dt=0xaaaaab5ee810@(G/w8)
    1:2:2:2:2:1: SHIFTR 0xaaaaab612000 <e981> {c13bc} @dt=0xaaaaab5ee810@(G/w8)
    1:2:2:2:2:1:1: VARREF 0xaaaaab6120c0 <e971> {c13ba} @dt=0xaaaaab5ee810@(G/w8)  Q [RV] <- VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2: CONST 0xaaaaab6121e0 <e980> {c13bf} @dt=0xaaaaab6089c0@(G/sw32)  32'sh1
    1:2:2:2:2:2: VARREF 0xaaaaab612320 <e982> {c13av} @dt=0xaaaaab5ee810@(G/w8)  Q [LV] => VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0xaaaaab612440 <e182> {c14at}
    1:2:2:2:1: CONST 0xaaaaab612500 <e984> {c14an} @dt=0xaaaaab5ed790@(G/w3)  3'h3
    1:2:2:2:2: ASSIGNDLY 0xaaaaab612640 <e998> {c14ax} @dt=0xaaaaab5ee810@(G/w8)
    1:2:2:2:2:1: SHIFTL 0xaaaaab612700 <e996> {c14bc} @dt=0xaaaaab5ee810@(G/w8)
    1:2:2:2:2:1:1: VARREF 0xaaaaab6127c0 <e985> {c14ba} @dt=0xaaaaab5ee810@(G/w8)  Q [RV] <- VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2: CONST 0xaaaaab6128e0 <e995> {c14bf} @dt=0xaaaaab6089c0@(G/sw32)  32'sh1
    1:2:2:2:2:2: VARREF 0xaaaaab612a20 <e997> {c14av} @dt=0xaaaaab5ee810@(G/w8)  Q [LV] => VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0xaaaaab612b40 <e236> {c15at}
    1:2:2:2:1: CONST 0xaaaaab612c00 <e999> {c15an} @dt=0xaaaaab5ed790@(G/w3)  3'h4
    1:2:2:2:2: ASSIGNDLY 0xaaaaab612d40 <e1026> {c15ax} @dt=0xaaaaab5ee810@(G/w8)
    1:2:2:2:2:1: CONCAT 0xaaaaab612e00 <e1155> {c15bf} @dt=0xaaaaab5ee810@(G/w8)
    1:2:2:2:2:1:1: SEL 0xaaaaab612ec0 <e1010> {c15bc} @dt=0xaaaaab601f50@(G/w1) decl[7:0]]
    1:2:2:2:2:1:1:1: VARREF 0xaaaaab612f90 <e1000> {c15bb} @dt=0xaaaaab5ee810@(G/w8)  Q [RV] <- VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2: CONST 0xaaaaab6130b0 <e658> {c15bd} @dt=0xaaaaab6026a0@(G/sw3)  3'h7
    1:2:2:2:2:1:1:3: CONST 0xaaaaab6131f0 <e1009> {c15bc} @dt=0xaaaaab608e00@(G/w32)  32'h1
    1:2:2:2:2:1:2: SEL 0xaaaaab613330 <e678> {c15bi} @dt=0xaaaaab602ce0@(G/w7) decl[7:0]]
    1:2:2:2:2:1:2:1: VARREF 0xaaaaab613400 <e1011> {c15bh} @dt=0xaaaaab5ee810@(G/w8)  Q [RV] <- VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:2: CONST 0xaaaaab613520 <e697> {c15bl} @dt=0xaaaaab6026a0@(G/sw3)  3'h1
    1:2:2:2:2:1:2:3: CONST 0xaaaaab613660 <e1021> {c15bj} @dt=0xaaaaab608e00@(G/w32)  32'h7
    1:2:2:2:2:2: VARREF 0xaaaaab6137a0 <e1025> {c15av} @dt=0xaaaaab5ee810@(G/w8)  Q [LV] => VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0xaaaaab6138c0 <e283> {c16at}
    1:2:2:2:1: CONST 0xaaaaab613980 <e1027> {c16an} @dt=0xaaaaab5ed790@(G/w3)  3'h5
    1:2:2:2:2: ASSIGNDLY 0xaaaaab613ac0 <e1043> {c16ax} @dt=0xaaaaab5ee810@(G/w8)
    1:2:2:2:2:1: CONCAT 0xaaaaab613b80 <e1161> {c16be} @dt=0xaaaaab5ee810@(G/w8)
    1:2:2:2:2:1:1: VARREF 0xaaaaab613c40 <e710> {c16bb} @dt=0xaaaaab601f50@(G/w1)  inp [RV] <- VAR 0xaaaaab60a8b0 <e1129> {c3al} @dt=0xaaaaab601f50@(G/w1)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2: SEL 0xaaaaab613d60 <e732> {c16bh} @dt=0xaaaaab602ce0@(G/w7) decl[7:0]]
    1:2:2:2:2:1:2:1: VARREF 0xaaaaab613e30 <e1028> {c16bg} @dt=0xaaaaab5ee810@(G/w8)  Q [RV] <- VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:2: CONST 0xaaaaab613f50 <e751> {c16bk} @dt=0xaaaaab6026a0@(G/sw3)  3'h1
    1:2:2:2:2:1:2:3: CONST 0xaaaaab614090 <e1038> {c16bi} @dt=0xaaaaab608e00@(G/w32)  32'h7
    1:2:2:2:2:2: VARREF 0xaaaaab6141d0 <e1042> {c16av} @dt=0xaaaaab5ee810@(G/w8)  Q [LV] => VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0xaaaaab6142f0 <e339> {c17at}
    1:2:2:2:1: CONST 0xaaaaab6143b0 <e1044> {c17an} @dt=0xaaaaab5ed790@(G/w3)  3'h6
    1:2:2:2:2: ASSIGNDLY 0xaaaaab6144f0 <e1072> {c17ax} @dt=0xaaaaab5ee810@(G/w8)
    1:2:2:2:2:1: CONCAT 0xaaaaab6145b0 <e1167> {c17bf} @dt=0xaaaaab5ee810@(G/w8)
    1:2:2:2:2:1:1: SEL 0xaaaaab614670 <e1056> {c17bc} @dt=0xaaaaab601f50@(G/w1) decl[7:0]]
    1:2:2:2:2:1:1:1: VARREF 0xaaaaab614740 <e1045> {c17bb} @dt=0xaaaaab5ee810@(G/w8)  Q [RV] <- VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2: CONST 0xaaaaab614860 <e801> {c17bd} @dt=0xaaaaab6026a0@(G/sw3)  3'h0
    1:2:2:2:2:1:1:3: CONST 0xaaaaab6149a0 <e1055> {c17bc} @dt=0xaaaaab608e00@(G/w32)  32'h1
    1:2:2:2:2:1:2: SEL 0xaaaaab614ae0 <e823> {c17bi} @dt=0xaaaaab602ce0@(G/w7) decl[7:0]]
    1:2:2:2:2:1:2:1: VARREF 0xaaaaab614bb0 <e1057> {c17bh} @dt=0xaaaaab5ee810@(G/w8)  Q [RV] <- VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:2: CONST 0xaaaaab614cd0 <e842> {c17bl} @dt=0xaaaaab6026a0@(G/sw3)  3'h1
    1:2:2:2:2:1:2:3: CONST 0xaaaaab614e10 <e1067> {c17bj} @dt=0xaaaaab608e00@(G/w32)  32'h7
    1:2:2:2:2:2: VARREF 0xaaaaab614f50 <e1071> {c17av} @dt=0xaaaaab5ee810@(G/w8)  Q [LV] => VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0xaaaaab615070 <e395> {c18at}
    1:2:2:2:1: CONST 0xaaaaab615130 <e1073> {c18an} @dt=0xaaaaab5ed790@(G/w3)  3'h7
    1:2:2:2:2: ASSIGNDLY 0xaaaaab615270 <e1101> {c18ax} @dt=0xaaaaab5ee810@(G/w8)
    1:2:2:2:2:1: CONCAT 0xaaaaab615330 <e1173> {c18bh} @dt=0xaaaaab5ee810@(G/w8)
    1:2:2:2:2:1:1: SEL 0xaaaaab6153f0 <e876> {c18bc} @dt=0xaaaaab602ce0@(G/w7) decl[7:0]]
    1:2:2:2:2:1:1:1: VARREF 0xaaaaab6154c0 <e1074> {c18bb} @dt=0xaaaaab5ee810@(G/w8)  Q [RV] <- VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2: CONST 0xaaaaab6155e0 <e895> {c18bf} @dt=0xaaaaab6026a0@(G/sw3)  3'h0
    1:2:2:2:2:1:1:3: CONST 0xaaaaab615720 <e1084> {c18bd} @dt=0xaaaaab608e00@(G/w32)  32'h7
    1:2:2:2:2:1:2: SEL 0xaaaaab615860 <e1096> {c18bk} @dt=0xaaaaab601f50@(G/w1) decl[7:0]]
    1:2:2:2:2:1:2:1: VARREF 0xaaaaab615930 <e1085> {c18bj} @dt=0xaaaaab5ee810@(G/w8)  Q [RV] <- VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:2: CONST 0xaaaaab615a50 <e933> {c18bl} @dt=0xaaaaab6026a0@(G/sw3)  3'h7
    1:2:2:2:2:1:2:3: CONST 0xaaaaab615b90 <e1095> {c18bk} @dt=0xaaaaab608e00@(G/w32)  32'h1
    1:2:2:2:2:2: VARREF 0xaaaaab615cd0 <e1100> {c18av} @dt=0xaaaaab5ee810@(G/w8)  Q [LV] => VAR 0xaaaaab60b390 <e1147> {c6aw} @dt=0xaaaaab5ee810@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab5dc620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab601f50 <e561> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5ed790 <e577> {c4al} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0xaaaaab6026a0 <e649> {c15bc} @dt=this@(G/sw3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0xaaaaab602ce0 <e675> {c15bi} @dt=this@(G/w7)  logic [GENERIC] kwd=logic range=[6:0]
		detailed  ->  BASICDTYPE 0xaaaaab5ee810 <e585> {c5al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0xaaaaab608e00 <e1004> {c15bc} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab6089c0 <e975> {c13bf} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab601f50 <e561> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5ed790 <e577> {c4al} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab5ee810 <e585> {c5al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab6026a0 <e649> {c15bc} @dt=this@(G/sw3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab602ce0 <e675> {c15bi} @dt=this@(G/w7)  logic [GENERIC] kwd=logic range=[6:0]
    3:1: BASICDTYPE 0xaaaaab6089c0 <e975> {c13bf} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab608e00 <e1004> {c15bc} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab5dc7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab5dc960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab5dcaa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0xaaaaab5dc960]
