Date : 2025-01-23 23:54:23
Directory : /Users/yucheng/Documents/FYP/convolution-accelerator-FYP
Total : 19 files,  464 codes, 152 comments, 99 blanks, all 715 lines

Languages
+----------------+------------+------------+------------+------------+------------+
| language       | files      | code       | comment    | blank      | total      |
+----------------+------------+------------+------------+------------+------------+
| System Verilog |         11 |        285 |        125 |         61 |        471 |
| Verilog        |          7 |        175 |         27 |         36 |        238 |
| Markdown       |          1 |          4 |          0 |          2 |          6 |
+----------------+------------+------------+------------+------------+------------+

Directories
+-------------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+
| path                                                                                                              | files      | code       | comment    | blank      | total      |
+-------------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+
| .                                                                                                                 |         19 |        464 |        152 |         99 |        715 |
| . (Files)                                                                                                         |          1 |          4 |          0 |          2 |          6 |
| design source                                                                                                     |         11 |        265 |         82 |         57 |        404 |
| design source/system_verilog                                                                                      |          6 |         84 |         34 |         18 |        136 |
| design source/verilog                                                                                             |          5 |        181 |         48 |         39 |        268 |
| simulation source                                                                                                 |          7 |        195 |         70 |         40 |        305 |
| simulation source/system_verilog                                                                                  |          5 |        201 |         91 |         43 |        335 |
| simulation source/verilog                                                                                         |          2 |         -6 |        -21 |         -3 |        -30 |
+-------------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+

Files
+-------------------------------------------------------------------------------------------------------------------+----------------+------------+------------+------------+------------+
| filename                                                                                                          | language       | code       | comment    | blank      | total      |
+-------------------------------------------------------------------------------------------------------------------+----------------+------------+------------+------------+------------+
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/README.md                                                | Markdown       |          4 |          0 |          2 |          6 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/glb_buffer.sv               | System Verilog |         12 |         21 |          2 |         35 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/glb_pe.sv                   | System Verilog |          4 |          0 |          0 |          4 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/interface.sv                | System Verilog |         20 |          0 |          8 |         28 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/multicaster.sv              | System Verilog |         21 |         12 |          5 |         38 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/pe_array_configurable.sv    | System Verilog |         22 |          1 |          2 |         25 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/xbus_control.sv             | System Verilog |          5 |          0 |          1 |          6 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/async_fifo.v                       | Verilog        |         73 |          8 |         12 |         93 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/data_buffer.v                      | Verilog        |         35 |          1 |         10 |         46 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/tagAlloc.v                         | Verilog        |         37 |         20 |          5 |         62 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/tagBuff.v                          | Verilog        |         30 |         19 |          5 |         54 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/weight_buffer.v                    | Verilog        |          6 |          0 |          7 |         13 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/ccd_pe_driver.sv        | System Verilog |         45 |         28 |         15 |         88 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_ccd_pe.sv            | System Verilog |         74 |         21 |         14 |        109 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_glb_pe_loop.sv       | System Verilog |          4 |          0 |          0 |          4 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_weight_buffer.sv     | System Verilog |         51 |         21 |          8 |         80 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/weight_buffer_driver.sv | System Verilog |         27 |         21 |          6 |         54 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/verilog/tb_weight_buffer.v             | Verilog        |          0 |          0 |         -1 |         -1 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/verilog/weight_buffer_driver.v         | Verilog        |         -6 |        -21 |         -2 |        -29 |
| Total                                                                                                             |                |        464 |        152 |         99 |        715 |
+-------------------------------------------------------------------------------------------------------------------+----------------+------------+------------+------------+------------+