[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677629 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677629 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677629 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12697029 heartbeat IPC: 1.109 cumulative IPC: 1.109 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22678051 heartbeat IPC: 1.002 cumulative IPC: 1.053 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33730513 heartbeat IPC: 0.9048 cumulative IPC: 0.9982 (Simulation time: 00 hr 03 min 10 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 38938026 cumulative IPC: 1.027 (Simulation time: 00 hr 03 min 59 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 38938026 cumulative IPC: 1.027 (Simulation time: 00 hr 03 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.027 instructions: 40000000 cycles: 38938026
CPU 0 Branch Prediction Accuracy: 96.22% MPKI: 10.55 Average ROB Occupancy at Mispredict: 36.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.009
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457638 HIT:     419913 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457638 HIT:     419913 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 309.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685256 HIT:     467199 MISS:     218057 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359632 HIT:     291860 MISS:      67772 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96861 HIT:       6349 MISS:      90512 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142882 HIT:     142565 MISS:        317 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85881 HIT:      26425 MISS:      59456 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6550872 HIT:    6466133 MISS:      84739 MSHR_MERGE:      27614
cpu0->cpu0_L1I LOAD         ACCESS:    6550872 HIT:    6466133 MISS:      84739 MSHR_MERGE:      27614
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.37 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13134179 HIT:   12121058 MISS:    1013121 MSHR_MERGE:     527866
cpu0->cpu0_L1D LOAD         ACCESS:    8048467 HIT:    7519267 MISS:     529200 MSHR_MERGE:     226688
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992070 HIT:    4595572 MISS:     396498 MSHR_MERGE:     299636
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93642 HIT:       6219 MISS:      87423 MSHR_MERGE:       1542
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.76 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5618550 HIT:    5506529 MISS:     112021 MSHR_MERGE:      50849
cpu0->cpu0_ITLB LOAD         ACCESS:    5618550 HIT:    5506529 MISS:     112021 MSHR_MERGE:      50849
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.495 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12434558 HIT:   11715229 MISS:     719329 MSHR_MERGE:     322863
cpu0->cpu0_DTLB LOAD         ACCESS:   12434558 HIT:   11715229 MISS:     719329 MSHR_MERGE:     322863
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.13 cycles
cpu0->LLC TOTAL        ACCESS:     335829 HIT:     194626 MISS:     141203 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67772 HIT:      36710 MISS:      31062 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90512 HIT:      10926 MISS:      79586 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118089 HIT:     118000 MISS:         89 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59456 HIT:      28990 MISS:      30466 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1325
  ROW_BUFFER_MISS:     139781
  AVG DBUS CONGESTED CYCLE: 11.38
Channel 0 WQ ROW_BUFFER_HIT:      11086
  ROW_BUFFER_MISS:      73752
  FULL:          0
Channel 0 REFRESHES ISSUED:       3245
