{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685123437678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685123437680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 17:50:37 2023 " "Processing started: Fri May 26 17:50:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685123437680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685123437680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P2 -c ALU16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P2 -c ALU16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685123437680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685123437994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685123437995 ""}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" ";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" ALU16.vhd(4) " "VHDL Syntax error at ALU16.vhd(4): experienced unexpected end-of-file ;  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "ALU16.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/ALU16.vhd" 4 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685123449233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU16.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ALU16.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685123449233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 17 8 " "Found 17 design units, including 8 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-beh_and_2 " "Found design unit 1: and_2-beh_and_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 or_2-beh_or_2 " "Found design unit 2: or_2-beh_or_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 xor_2-beh_xor_2 " "Found design unit 3: xor_2-beh_xor_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder1bit-beh_adder " "Found design unit 4: adder1bit-beh_adder" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mul_X_Xinv-beh_mul_X_Xinv " "Found design unit 5: mul_X_Xinv-beh_mul_X_Xinv" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mul_4-beh_mul_4 " "Found design unit 6: mul_4-beh_mul_4" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alu-beh_alu " "Found design unit 7: alu-beh_alu" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cc-decode " "Found design unit 8: cc-decode" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 my_components " "Found design unit 9: my_components" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_2 " "Found entity 2: or_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""} { "Info" "ISGN_ENTITY_NAME" "3 xor_2 " "Found entity 3: xor_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder1bit " "Found entity 4: adder1bit" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""} { "Info" "ISGN_ENTITY_NAME" "5 mul_X_Xinv " "Found entity 5: mul_X_Xinv" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""} { "Info" "ISGN_ENTITY_NAME" "6 mul_4 " "Found entity 6: mul_4" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""} { "Info" "ISGN_ENTITY_NAME" "7 alu " "Found entity 7: alu" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""} { "Info" "ISGN_ENTITY_NAME" "8 cc " "Found entity 8: cc" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685123449237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685123449237 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "969 " "Peak virtual memory: 969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685123449332 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 26 17:50:49 2023 " "Processing ended: Fri May 26 17:50:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685123449332 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685123449332 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685123449332 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685123449332 ""}
