{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 14:53:48 2024 " "Info: Processing started: Wed Oct 09 14:53:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off model -c model --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off model -c model --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|FUNCT3\[2\] " "Warning: Node \"ctl:inst5\|ia:inst\|FUNCT3\[2\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|FUNCT3\[1\] " "Warning: Node \"ctl:inst5\|ia:inst\|FUNCT3\[1\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|FUNCT3\[0\] " "Warning: Node \"ctl:inst5\|ia:inst\|FUNCT3\[0\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[16\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[16\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|IMM\[0\] " "Warning: Node \"ctl:inst5\|ia:inst\|IMM\[0\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[0\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[0\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[1\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[1\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[2\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[2\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|IMM\[1\] " "Warning: Node \"ctl:inst5\|ia:inst\|IMM\[1\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|RS2\[0\] " "Warning: Node \"ctl:inst5\|ia:inst\|RS2\[0\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|RS1\[0\] " "Warning: Node \"ctl:inst5\|ia:inst\|RS1\[0\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|IMM\[2\] " "Warning: Node \"ctl:inst5\|ia:inst\|IMM\[2\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|RS1\[1\] " "Warning: Node \"ctl:inst5\|ia:inst\|RS1\[1\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|RS2\[1\] " "Warning: Node \"ctl:inst5\|ia:inst\|RS2\[1\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[7\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[7\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[6\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[6\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[5\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[5\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[4\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[4\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[12\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[12\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[14\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[14\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[13\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[13\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[15\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[15\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[3\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[3\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[10\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[10\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[11\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[11\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[8\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[8\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst1\|ALU181:inst\|F9\[9\] " "Warning: Node \"alu:inst1\|ALU181:inst\|F9\[9\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[10\] " "Warning: Node \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[10\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[8\] " "Warning: Node \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[8\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[9\] " "Warning: Node \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[9\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[11\] " "Warning: Node \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[11\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|IMM\[7\] " "Warning: Node \"ctl:inst5\|ia:inst\|IMM\[7\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|IMM\[6\] " "Warning: Node \"ctl:inst5\|ia:inst\|IMM\[6\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|IMM\[5\] " "Warning: Node \"ctl:inst5\|ia:inst\|IMM\[5\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|RD\[3\] " "Warning: Node \"ctl:inst5\|ia:inst\|RD\[3\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[12\] " "Warning: Node \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[12\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|IMM\[3\] " "Warning: Node \"ctl:inst5\|ia:inst\|IMM\[3\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|RD\[1\] " "Warning: Node \"ctl:inst5\|ia:inst\|RD\[1\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|RD\[2\] " "Warning: Node \"ctl:inst5\|ia:inst\|RD\[2\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[15\] " "Warning: Node \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[15\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|RD\[0\] " "Warning: Node \"ctl:inst5\|ia:inst\|RD\[0\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|IMM\[4\] " "Warning: Node \"ctl:inst5\|ia:inst\|IMM\[4\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|IMM\[8\] " "Warning: Node \"ctl:inst5\|ia:inst\|IMM\[8\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|IMM\[9\] " "Warning: Node \"ctl:inst5\|ia:inst\|IMM\[9\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[13\] " "Warning: Node \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[13\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|ia:inst\|IMM\[15\] " "Warning: Node \"ctl:inst5\|ia:inst\|IMM\[15\]\" is a latch" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[14\] " "Warning: Node \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[14\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "model.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 208 -632 -464 224 "CLK" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "47 " "Warning: Found 47 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|ia:inst\|RD\[0\] " "Info: Detected ripple clock \"ctl:inst5\|ia:inst\|RD\[0\]\" as buffer" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|ia:inst\|RD\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|ia:inst\|RD\[2\] " "Info: Detected ripple clock \"ctl:inst5\|ia:inst\|RD\[2\]\" as buffer" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|ia:inst\|RD\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|ia:inst\|RD\[1\] " "Info: Detected ripple clock \"ctl:inst5\|ia:inst\|RD\[1\]\" as buffer" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|ia:inst\|RD\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|ia:inst\|RD\[3\] " "Info: Detected ripple clock \"ctl:inst5\|ia:inst\|RD\[3\]\" as buffer" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|ia:inst\|RD\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Info: Detected ripple clock \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[1\] " "Info: Detected ripple clock \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[1\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Detected ripple clock \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst1\|inst4 " "Info: Detected gated clock \"alu:inst1\|inst4\" as buffer" {  } { { "ALU/alu.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/alu.bdf" { { 144 64 128 192 "inst4" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "alu:inst1\|inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctl:inst5\|sm:inst2\|CTL\[21\]~3 " "Info: Detected gated clock \"ctl:inst5\|sm:inst2\|CTL\[21\]~3\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 20 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|CTL\[21\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctl:inst5\|ia:inst\|RD\[3\]~0 " "Info: Detected gated clock \"ctl:inst5\|ia:inst\|RD\[3\]~0\" as buffer" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|ia:inst\|RD\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst1\|inst2 " "Info: Detected gated clock \"alu:inst1\|inst2\" as buffer" {  } { { "ALU/alu.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/alu.bdf" { { 48 64 128 96 "inst2" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "alu:inst1\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctl:inst5\|sm:inst2\|CTL\[23\]~1 " "Info: Detected gated clock \"ctl:inst5\|sm:inst2\|CTL\[23\]~1\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 20 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|CTL\[23\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg:inst\|inst2 " "Info: Detected gated clock \"reg:inst\|inst2\" as buffer" {  } { { "REG/reg.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/REG/reg.bdf" { { 0 216 280 48 "inst2" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reg:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctl:inst5\|sm:inst2\|CTL\[22\]~2 " "Info: Detected gated clock \"ctl:inst5\|sm:inst2\|CTL\[22\]~2\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 20 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|CTL\[22\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram:inst2\|inst2 " "Info: Detected gated clock \"ram:inst2\|inst2\" as buffer" {  } { { "RAM/ram.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/RAM/ram.bdf" { { 64 168 232 112 "inst2" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram:inst2\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctl:inst5\|sm:inst2\|WideOr0~0 " "Info: Detected gated clock \"ctl:inst5\|sm:inst2\|WideOr0~0\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 38 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|WideOr0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|sm:inst2\|state.s14 " "Info: Detected ripple clock \"ctl:inst5\|sm:inst2\|state.s14\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|state.s14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg:inst\|inst6 " "Info: Detected gated clock \"reg:inst\|inst6\" as buffer" {  } { { "REG/reg.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/REG/reg.bdf" { { 192 216 280 240 "inst6" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reg:inst\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg:inst\|inst3 " "Info: Detected gated clock \"reg:inst\|inst3\" as buffer" {  } { { "REG/reg.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/REG/reg.bdf" { { 96 224 288 144 "inst3" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reg:inst\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctl:inst5\|ia:inst\|FUNCT3\[2\]~0 " "Info: Detected gated clock \"ctl:inst5\|ia:inst\|FUNCT3\[2\]~0\" as buffer" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|ia:inst\|FUNCT3\[2\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctl:inst5\|ia:inst\|RS2\[1\]~0 " "Info: Detected gated clock \"ctl:inst5\|ia:inst\|RS2\[1\]~0\" as buffer" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|ia:inst\|RS2\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctl:inst5\|sm:inst2\|CTL\[24\]~0 " "Info: Detected gated clock \"ctl:inst5\|sm:inst2\|CTL\[24\]~0\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 20 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|CTL\[24\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "model.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 760 -40 24 808 "inst9" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pc:inst3\|inst1 " "Info: Detected gated clock \"pc:inst3\|inst1\" as buffer" {  } { { "PC/pc.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/PC/pc.bdf" { { 88 248 312 136 "inst1" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pc:inst3\|inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst1\|ALU181:inst\|Mux16~0 " "Info: Detected gated clock \"alu:inst1\|ALU181:inst\|Mux16~0\" as buffer" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 24 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "alu:inst1\|ALU181:inst\|Mux16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg:inst\|inst7 " "Info: Detected gated clock \"reg:inst\|inst7\" as buffer" {  } { { "REG/reg.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/REG/reg.bdf" { { 288 224 288 336 "inst7" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reg:inst\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctl:inst5\|ia:inst\|IMM\[15\]~0 " "Info: Detected gated clock \"ctl:inst5\|ia:inst\|IMM\[15\]~0\" as buffer" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|ia:inst\|IMM\[15\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|sm:inst2\|state.s7 " "Info: Detected ripple clock \"ctl:inst5\|sm:inst2\|state.s7\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|state.s7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|sm:inst2\|state.s0 " "Info: Detected ripple clock \"ctl:inst5\|sm:inst2\|state.s0\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|state.s0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|sm:inst2\|state.s8 " "Info: Detected ripple clock \"ctl:inst5\|sm:inst2\|state.s8\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|state.s8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|sm:inst2\|state.s9 " "Info: Detected ripple clock \"ctl:inst5\|sm:inst2\|state.s9\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|state.s9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|sm:inst2\|state.s1 " "Info: Detected ripple clock \"ctl:inst5\|sm:inst2\|state.s1\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|state.s1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|sm:inst2\|state.s12 " "Info: Detected ripple clock \"ctl:inst5\|sm:inst2\|state.s12\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|state.s12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|sm:inst2\|state.s2 " "Info: Detected ripple clock \"ctl:inst5\|sm:inst2\|state.s2\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|state.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "step:inst4\|inst1 " "Info: Detected ripple clock \"step:inst4\|inst1\" as buffer" {  } { { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/STEP/step.bdf" { { 160 368 432 240 "inst1" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "step:inst4\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctl:inst5\|ia:inst\|FUNCT3\[2\]~1 " "Info: Detected gated clock \"ctl:inst5\|ia:inst\|FUNCT3\[2\]~1\" as buffer" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|ia:inst\|FUNCT3\[2\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctl:inst5\|inst4 " "Info: Detected gated clock \"ctl:inst5\|inst4\" as buffer" {  } { { "CTL/ctl.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ctl.bdf" { { 96 72 136 144 "inst4" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|sm:inst2\|state.s13 " "Info: Detected ripple clock \"ctl:inst5\|sm:inst2\|state.s13\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|state.s13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|sm:inst2\|state.s10 " "Info: Detected ripple clock \"ctl:inst5\|sm:inst2\|state.s10\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|state.s10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "step:inst4\|inst2 " "Info: Detected ripple clock \"step:inst4\|inst2\" as buffer" {  } { { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/STEP/step.bdf" { { 160 512 576 240 "inst2" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "step:inst4\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|sm:inst2\|state.s3 " "Info: Detected ripple clock \"ctl:inst5\|sm:inst2\|state.s3\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|state.s3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "step:inst4\|inst3 " "Info: Detected ripple clock \"step:inst4\|inst3\" as buffer" {  } { { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/STEP/step.bdf" { { 160 632 696 240 "inst3" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "step:inst4\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|sm:inst2\|state.s5 " "Info: Detected ripple clock \"ctl:inst5\|sm:inst2\|state.s5\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|state.s5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "step:inst4\|inst " "Info: Detected ripple clock \"step:inst4\|inst\" as buffer" {  } { { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/STEP/step.bdf" { { 160 248 312 240 "inst" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "step:inst4\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|sm:inst2\|state.s11 " "Info: Detected ripple clock \"ctl:inst5\|sm:inst2\|state.s11\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|state.s11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|sm:inst2\|state.s4 " "Info: Detected ripple clock \"ctl:inst5\|sm:inst2\|state.s4\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|state.s4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctl:inst5\|sm:inst2\|state.s6 " "Info: Detected ripple clock \"ctl:inst5\|sm:inst2\|state.s6\" as buffer" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctl:inst5\|sm:inst2\|state.s6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register reg:inst\|dff1:inst5\|q1\[2\] register ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] 31.15 MHz 32.098 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 31.15 MHz between source register \"reg:inst\|dff1:inst5\|q1\[2\]\" and destination register \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]\" (period= 32.098 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.355 ns + Longest register register " "Info: + Longest register to register delay is 4.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:inst\|dff1:inst5\|q1\[2\] 1 REG LCFF_X20_Y9_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y9_N15; Fanout = 1; REG Node = 'reg:inst\|dff1:inst5\|q1\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg:inst|dff1:inst5|q1[2] } "NODE_NAME" } } { "DFF1/dff1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/DFF1/dff1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.650 ns) 2.170 ns reg:inst\|lpm_mux0:inst8\|lpm_mux:lpm_mux_component\|mux_p4e:auto_generated\|result_node\[2\]~27 2 COMB LCCOMB_X15_Y9_N20 2 " "Info: 2: + IC(1.520 ns) + CELL(0.650 ns) = 2.170 ns; Loc. = LCCOMB_X15_Y9_N20; Fanout = 2; COMB Node = 'reg:inst\|lpm_mux0:inst8\|lpm_mux:lpm_mux_component\|mux_p4e:auto_generated\|result_node\[2\]~27'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.170 ns" { reg:inst|dff1:inst5|q1[2] reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~27 } "NODE_NAME" } } { "db/mux_p4e.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/db/mux_p4e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.206 ns) 3.762 ns reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[2\]~91 3 COMB LCCOMB_X20_Y9_N0 10 " "Info: 3: + IC(1.386 ns) + CELL(0.206 ns) = 3.762 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 10; COMB Node = 'reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[2\]~91'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.592 ns" { reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~27 reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~91 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.206 ns) 4.355 ns ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] 4 REG LCCOMB_X20_Y9_N10 26 " "Info: 4: + IC(0.387 ns) + CELL(0.206 ns) = 4.355 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 26; REG Node = 'ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.593 ns" { reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~91 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.062 ns ( 24.39 % ) " "Info: Total cell delay = 1.062 ns ( 24.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.293 ns ( 75.61 % ) " "Info: Total interconnect delay = 3.293 ns ( 75.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.355 ns" { reg:inst|dff1:inst5|q1[2] reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~27 reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~91 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.355 ns" { reg:inst|dff1:inst5|q1[2] {} reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~27 {} reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~91 {} ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 1.520ns 1.386ns 0.387ns } { 0.000ns 0.650ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.344 ns - Smallest " "Info: - Smallest clock skew is -9.344 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.135 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 6.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns CLK 1 CLK PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "model.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 208 -632 -464 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.970 ns) 3.437 ns step:inst4\|inst1 2 REG LCFF_X21_Y7_N15 13 " "Info: 2: + IC(1.357 ns) + CELL(0.970 ns) = 3.437 ns; Loc. = LCFF_X21_Y7_N15; Fanout = 13; REG Node = 'step:inst4\|inst1'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.327 ns" { CLK step:inst4|inst1 } "NODE_NAME" } } { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/STEP/step.bdf" { { 160 368 432 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.366 ns) 5.043 ns ctl:inst5\|inst4 3 COMB LCCOMB_X20_Y10_N16 16 " "Info: 3: + IC(1.240 ns) + CELL(0.366 ns) = 5.043 ns; Loc. = LCCOMB_X20_Y10_N16; Fanout = 16; COMB Node = 'ctl:inst5\|inst4'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.606 ns" { step:inst4|inst1 ctl:inst5|inst4 } "NODE_NAME" } } { "CTL/ctl.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ctl.bdf" { { 96 72 136 144 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.370 ns) 6.135 ns ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] 4 REG LCCOMB_X20_Y9_N10 26 " "Info: 4: + IC(0.722 ns) + CELL(0.370 ns) = 6.135 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 26; REG Node = 'ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.092 ns" { ctl:inst5|inst4 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.816 ns ( 45.90 % ) " "Info: Total cell delay = 2.816 ns ( 45.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.319 ns ( 54.10 % ) " "Info: Total interconnect delay = 3.319 ns ( 54.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.135 ns" { CLK step:inst4|inst1 ctl:inst5|inst4 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.135 ns" { CLK {} CLK~combout {} step:inst4|inst1 {} ctl:inst5|inst4 {} ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.357ns 1.240ns 0.722ns } { 0.000ns 1.110ns 0.970ns 0.366ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 15.479 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 15.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns CLK 1 CLK PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "model.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 208 -632 -464 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.970 ns) 3.437 ns step:inst4\|inst 2 REG LCFF_X21_Y7_N7 93 " "Info: 2: + IC(1.357 ns) + CELL(0.970 ns) = 3.437 ns; Loc. = LCFF_X21_Y7_N7; Fanout = 93; REG Node = 'step:inst4\|inst'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.327 ns" { CLK step:inst4|inst } "NODE_NAME" } } { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/STEP/step.bdf" { { 160 248 312 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.970 ns) 5.144 ns ctl:inst5\|sm:inst2\|state.s1 3 REG LCFF_X22_Y7_N21 5 " "Info: 3: + IC(0.737 ns) + CELL(0.970 ns) = 5.144 ns; Loc. = LCFF_X22_Y7_N21; Fanout = 5; REG Node = 'ctl:inst5\|sm:inst2\|state.s1'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.707 ns" { step:inst4|inst ctl:inst5|sm:inst2|state.s1 } "NODE_NAME" } } { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.206 ns) 6.876 ns ctl:inst5\|inst4 4 COMB LCCOMB_X20_Y10_N16 16 " "Info: 4: + IC(1.526 ns) + CELL(0.206 ns) = 6.876 ns; Loc. = LCCOMB_X20_Y10_N16; Fanout = 16; COMB Node = 'ctl:inst5\|inst4'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.732 ns" { ctl:inst5|sm:inst2|state.s1 ctl:inst5|inst4 } "NODE_NAME" } } { "CTL/ctl.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ctl.bdf" { { 96 72 136 144 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.370 ns) 7.968 ns ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] 5 REG LCCOMB_X20_Y9_N10 26 " "Info: 5: + IC(0.722 ns) + CELL(0.370 ns) = 7.968 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 26; REG Node = 'ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.092 ns" { ctl:inst5|inst4 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.616 ns) 9.277 ns ctl:inst5\|ia:inst\|RD\[3\]~0 6 COMB LCCOMB_X20_Y9_N18 4 " "Info: 6: + IC(0.693 ns) + CELL(0.616 ns) = 9.277 ns; Loc. = LCCOMB_X20_Y9_N18; Fanout = 4; COMB Node = 'ctl:inst5\|ia:inst\|RD\[3\]~0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.309 ns" { ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ctl:inst5|ia:inst|RD[3]~0 } "NODE_NAME" } } { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.206 ns) 10.608 ns ctl:inst5\|ia:inst\|RD\[3\] 7 REG LCCOMB_X21_Y6_N24 1 " "Info: 7: + IC(1.125 ns) + CELL(0.206 ns) = 10.608 ns; Loc. = LCCOMB_X21_Y6_N24; Fanout = 1; REG Node = 'ctl:inst5\|ia:inst\|RD\[3\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.331 ns" { ctl:inst5|ia:inst|RD[3]~0 ctl:inst5|ia:inst|RD[3] } "NODE_NAME" } } { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.651 ns) 12.368 ns ctl:inst5\|sm:inst2\|CTL\[24\]~0 8 COMB LCCOMB_X21_Y7_N20 2 " "Info: 8: + IC(1.109 ns) + CELL(0.651 ns) = 12.368 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 2; COMB Node = 'ctl:inst5\|sm:inst2\|CTL\[24\]~0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.760 ns" { ctl:inst5|ia:inst|RD[3] ctl:inst5|sm:inst2|CTL[24]~0 } "NODE_NAME" } } { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.206 ns) 13.707 ns reg:inst\|inst7 9 COMB LCCOMB_X20_Y10_N14 16 " "Info: 9: + IC(1.133 ns) + CELL(0.206 ns) = 13.707 ns; Loc. = LCCOMB_X20_Y10_N14; Fanout = 16; COMB Node = 'reg:inst\|inst7'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.339 ns" { ctl:inst5|sm:inst2|CTL[24]~0 reg:inst|inst7 } "NODE_NAME" } } { "REG/reg.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/REG/reg.bdf" { { 288 224 288 336 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.666 ns) 15.479 ns reg:inst\|dff1:inst5\|q1\[2\] 10 REG LCFF_X20_Y9_N15 1 " "Info: 10: + IC(1.106 ns) + CELL(0.666 ns) = 15.479 ns; Loc. = LCFF_X20_Y9_N15; Fanout = 1; REG Node = 'reg:inst\|dff1:inst5\|q1\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.772 ns" { reg:inst|inst7 reg:inst|dff1:inst5|q1[2] } "NODE_NAME" } } { "DFF1/dff1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/DFF1/dff1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.971 ns ( 38.57 % ) " "Info: Total cell delay = 5.971 ns ( 38.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.508 ns ( 61.43 % ) " "Info: Total interconnect delay = 9.508 ns ( 61.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "15.479 ns" { CLK step:inst4|inst ctl:inst5|sm:inst2|state.s1 ctl:inst5|inst4 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ctl:inst5|ia:inst|RD[3]~0 ctl:inst5|ia:inst|RD[3] ctl:inst5|sm:inst2|CTL[24]~0 reg:inst|inst7 reg:inst|dff1:inst5|q1[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "15.479 ns" { CLK {} CLK~combout {} step:inst4|inst {} ctl:inst5|sm:inst2|state.s1 {} ctl:inst5|inst4 {} ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] {} ctl:inst5|ia:inst|RD[3]~0 {} ctl:inst5|ia:inst|RD[3] {} ctl:inst5|sm:inst2|CTL[24]~0 {} reg:inst|inst7 {} reg:inst|dff1:inst5|q1[2] {} } { 0.000ns 0.000ns 1.357ns 0.737ns 1.526ns 0.722ns 0.693ns 1.125ns 1.109ns 1.133ns 1.106ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.206ns 0.370ns 0.616ns 0.206ns 0.651ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.135 ns" { CLK step:inst4|inst1 ctl:inst5|inst4 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.135 ns" { CLK {} CLK~combout {} step:inst4|inst1 {} ctl:inst5|inst4 {} ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.357ns 1.240ns 0.722ns } { 0.000ns 1.110ns 0.970ns 0.366ns 0.370ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "15.479 ns" { CLK step:inst4|inst ctl:inst5|sm:inst2|state.s1 ctl:inst5|inst4 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ctl:inst5|ia:inst|RD[3]~0 ctl:inst5|ia:inst|RD[3] ctl:inst5|sm:inst2|CTL[24]~0 reg:inst|inst7 reg:inst|dff1:inst5|q1[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "15.479 ns" { CLK {} CLK~combout {} step:inst4|inst {} ctl:inst5|sm:inst2|state.s1 {} ctl:inst5|inst4 {} ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] {} ctl:inst5|ia:inst|RD[3]~0 {} ctl:inst5|ia:inst|RD[3] {} ctl:inst5|sm:inst2|CTL[24]~0 {} reg:inst|inst7 {} reg:inst|dff1:inst5|q1[2] {} } { 0.000ns 0.000ns 1.357ns 0.737ns 1.526ns 0.722ns 0.693ns 1.125ns 1.109ns 1.133ns 1.106ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.206ns 0.370ns 0.616ns 0.206ns 0.651ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "DFF1/dff1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/DFF1/dff1.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.046 ns + " "Info: + Micro setup delay of destination is 2.046 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "DFF1/dff1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/DFF1/dff1.vhd" 17 -1 0 } } { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.355 ns" { reg:inst|dff1:inst5|q1[2] reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~27 reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~91 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.355 ns" { reg:inst|dff1:inst5|q1[2] {} reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~27 {} reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~91 {} ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 1.520ns 1.386ns 0.387ns } { 0.000ns 0.650ns 0.206ns 0.206ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.135 ns" { CLK step:inst4|inst1 ctl:inst5|inst4 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.135 ns" { CLK {} CLK~combout {} step:inst4|inst1 {} ctl:inst5|inst4 {} ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.357ns 1.240ns 0.722ns } { 0.000ns 1.110ns 0.970ns 0.366ns 0.370ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "15.479 ns" { CLK step:inst4|inst ctl:inst5|sm:inst2|state.s1 ctl:inst5|inst4 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ctl:inst5|ia:inst|RD[3]~0 ctl:inst5|ia:inst|RD[3] ctl:inst5|sm:inst2|CTL[24]~0 reg:inst|inst7 reg:inst|dff1:inst5|q1[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "15.479 ns" { CLK {} CLK~combout {} step:inst4|inst {} ctl:inst5|sm:inst2|state.s1 {} ctl:inst5|inst4 {} ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] {} ctl:inst5|ia:inst|RD[3]~0 {} ctl:inst5|ia:inst|RD[3] {} ctl:inst5|sm:inst2|CTL[24]~0 {} reg:inst|inst7 {} reg:inst|dff1:inst5|q1[2] {} } { 0.000ns 0.000ns 1.357ns 0.737ns 1.526ns 0.722ns 0.693ns 1.125ns 1.109ns 1.133ns 1.106ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.206ns 0.370ns 0.616ns 0.206ns 0.651ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ctl:inst5\|ia:inst\|RS1\[0\] reg:inst\|dff1:inst5\|q1\[9\] CLK 8.407 ns " "Info: Found hold time violation between source  pin or register \"ctl:inst5\|ia:inst\|RS1\[0\]\" and destination pin or register \"reg:inst\|dff1:inst5\|q1\[9\]\" for clock \"CLK\" (Hold time is 8.407 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.695 ns + Largest " "Info: + Largest clock skew is 10.695 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 15.862 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 15.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns CLK 1 CLK PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "model.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 208 -632 -464 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.970 ns) 3.437 ns step:inst4\|inst 2 REG LCFF_X21_Y7_N7 93 " "Info: 2: + IC(1.357 ns) + CELL(0.970 ns) = 3.437 ns; Loc. = LCFF_X21_Y7_N7; Fanout = 93; REG Node = 'step:inst4\|inst'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.327 ns" { CLK step:inst4|inst } "NODE_NAME" } } { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/STEP/step.bdf" { { 160 248 312 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.970 ns) 5.144 ns ctl:inst5\|sm:inst2\|state.s1 3 REG LCFF_X22_Y7_N21 5 " "Info: 3: + IC(0.737 ns) + CELL(0.970 ns) = 5.144 ns; Loc. = LCFF_X22_Y7_N21; Fanout = 5; REG Node = 'ctl:inst5\|sm:inst2\|state.s1'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.707 ns" { step:inst4|inst ctl:inst5|sm:inst2|state.s1 } "NODE_NAME" } } { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.206 ns) 6.876 ns ctl:inst5\|inst4 4 COMB LCCOMB_X20_Y10_N16 16 " "Info: 4: + IC(1.526 ns) + CELL(0.206 ns) = 6.876 ns; Loc. = LCCOMB_X20_Y10_N16; Fanout = 16; COMB Node = 'ctl:inst5\|inst4'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.732 ns" { ctl:inst5|sm:inst2|state.s1 ctl:inst5|inst4 } "NODE_NAME" } } { "CTL/ctl.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ctl.bdf" { { 96 72 136 144 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.370 ns) 7.968 ns ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] 5 REG LCCOMB_X20_Y9_N10 26 " "Info: 5: + IC(0.722 ns) + CELL(0.370 ns) = 7.968 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 26; REG Node = 'ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.092 ns" { ctl:inst5|inst4 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.616 ns) 9.277 ns ctl:inst5\|ia:inst\|RD\[3\]~0 6 COMB LCCOMB_X20_Y9_N18 4 " "Info: 6: + IC(0.693 ns) + CELL(0.616 ns) = 9.277 ns; Loc. = LCCOMB_X20_Y9_N18; Fanout = 4; COMB Node = 'ctl:inst5\|ia:inst\|RD\[3\]~0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.309 ns" { ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ctl:inst5|ia:inst|RD[3]~0 } "NODE_NAME" } } { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.206 ns) 10.608 ns ctl:inst5\|ia:inst\|RD\[3\] 7 REG LCCOMB_X21_Y6_N24 1 " "Info: 7: + IC(1.125 ns) + CELL(0.206 ns) = 10.608 ns; Loc. = LCCOMB_X21_Y6_N24; Fanout = 1; REG Node = 'ctl:inst5\|ia:inst\|RD\[3\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.331 ns" { ctl:inst5|ia:inst|RD[3]~0 ctl:inst5|ia:inst|RD[3] } "NODE_NAME" } } { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.651 ns) 12.368 ns ctl:inst5\|sm:inst2\|CTL\[24\]~0 8 COMB LCCOMB_X21_Y7_N20 2 " "Info: 8: + IC(1.109 ns) + CELL(0.651 ns) = 12.368 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 2; COMB Node = 'ctl:inst5\|sm:inst2\|CTL\[24\]~0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.760 ns" { ctl:inst5|ia:inst|RD[3] ctl:inst5|sm:inst2|CTL[24]~0 } "NODE_NAME" } } { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.206 ns) 13.707 ns reg:inst\|inst7 9 COMB LCCOMB_X20_Y10_N14 16 " "Info: 9: + IC(1.133 ns) + CELL(0.206 ns) = 13.707 ns; Loc. = LCCOMB_X20_Y10_N14; Fanout = 16; COMB Node = 'reg:inst\|inst7'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.339 ns" { ctl:inst5|sm:inst2|CTL[24]~0 reg:inst|inst7 } "NODE_NAME" } } { "REG/reg.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/REG/reg.bdf" { { 288 224 288 336 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.666 ns) 15.862 ns reg:inst\|dff1:inst5\|q1\[9\] 10 REG LCFF_X20_Y7_N7 1 " "Info: 10: + IC(1.489 ns) + CELL(0.666 ns) = 15.862 ns; Loc. = LCFF_X20_Y7_N7; Fanout = 1; REG Node = 'reg:inst\|dff1:inst5\|q1\[9\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.155 ns" { reg:inst|inst7 reg:inst|dff1:inst5|q1[9] } "NODE_NAME" } } { "DFF1/dff1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/DFF1/dff1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.971 ns ( 37.64 % ) " "Info: Total cell delay = 5.971 ns ( 37.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.891 ns ( 62.36 % ) " "Info: Total interconnect delay = 9.891 ns ( 62.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "15.862 ns" { CLK step:inst4|inst ctl:inst5|sm:inst2|state.s1 ctl:inst5|inst4 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ctl:inst5|ia:inst|RD[3]~0 ctl:inst5|ia:inst|RD[3] ctl:inst5|sm:inst2|CTL[24]~0 reg:inst|inst7 reg:inst|dff1:inst5|q1[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "15.862 ns" { CLK {} CLK~combout {} step:inst4|inst {} ctl:inst5|sm:inst2|state.s1 {} ctl:inst5|inst4 {} ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] {} ctl:inst5|ia:inst|RD[3]~0 {} ctl:inst5|ia:inst|RD[3] {} ctl:inst5|sm:inst2|CTL[24]~0 {} reg:inst|inst7 {} reg:inst|dff1:inst5|q1[9] {} } { 0.000ns 0.000ns 1.357ns 0.737ns 1.526ns 0.722ns 0.693ns 1.125ns 1.109ns 1.133ns 1.489ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.206ns 0.370ns 0.616ns 0.206ns 0.651ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.167 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 5.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns CLK 1 CLK PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "model.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 208 -632 -464 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.970 ns) 3.437 ns step:inst4\|inst2 2 REG LCFF_X21_Y7_N9 5 " "Info: 2: + IC(1.357 ns) + CELL(0.970 ns) = 3.437 ns; Loc. = LCFF_X21_Y7_N9; Fanout = 5; REG Node = 'step:inst4\|inst2'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.327 ns" { CLK step:inst4|inst2 } "NODE_NAME" } } { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/STEP/step.bdf" { { 160 512 576 240 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.370 ns) 4.584 ns ctl:inst5\|ia:inst\|FUNCT3\[2\]~0 3 COMB LCCOMB_X20_Y7_N2 2 " "Info: 3: + IC(0.777 ns) + CELL(0.370 ns) = 4.584 ns; Loc. = LCCOMB_X20_Y7_N2; Fanout = 2; COMB Node = 'ctl:inst5\|ia:inst\|FUNCT3\[2\]~0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.147 ns" { step:inst4|inst2 ctl:inst5|ia:inst|FUNCT3[2]~0 } "NODE_NAME" } } { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 5.167 ns ctl:inst5\|ia:inst\|RS1\[0\] 4 REG LCCOMB_X20_Y7_N26 1 " "Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 5.167 ns; Loc. = LCCOMB_X20_Y7_N26; Fanout = 1; REG Node = 'ctl:inst5\|ia:inst\|RS1\[0\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.583 ns" { ctl:inst5|ia:inst|FUNCT3[2]~0 ctl:inst5|ia:inst|RS1[0] } "NODE_NAME" } } { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 51.40 % ) " "Info: Total cell delay = 2.656 ns ( 51.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.511 ns ( 48.60 % ) " "Info: Total interconnect delay = 2.511 ns ( 48.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.167 ns" { CLK step:inst4|inst2 ctl:inst5|ia:inst|FUNCT3[2]~0 ctl:inst5|ia:inst|RS1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.167 ns" { CLK {} CLK~combout {} step:inst4|inst2 {} ctl:inst5|ia:inst|FUNCT3[2]~0 {} ctl:inst5|ia:inst|RS1[0] {} } { 0.000ns 0.000ns 1.357ns 0.777ns 0.377ns } { 0.000ns 1.110ns 0.970ns 0.370ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "15.862 ns" { CLK step:inst4|inst ctl:inst5|sm:inst2|state.s1 ctl:inst5|inst4 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ctl:inst5|ia:inst|RD[3]~0 ctl:inst5|ia:inst|RD[3] ctl:inst5|sm:inst2|CTL[24]~0 reg:inst|inst7 reg:inst|dff1:inst5|q1[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "15.862 ns" { CLK {} CLK~combout {} step:inst4|inst {} ctl:inst5|sm:inst2|state.s1 {} ctl:inst5|inst4 {} ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] {} ctl:inst5|ia:inst|RD[3]~0 {} ctl:inst5|ia:inst|RD[3] {} ctl:inst5|sm:inst2|CTL[24]~0 {} reg:inst|inst7 {} reg:inst|dff1:inst5|q1[9] {} } { 0.000ns 0.000ns 1.357ns 0.737ns 1.526ns 0.722ns 0.693ns 1.125ns 1.109ns 1.133ns 1.489ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.206ns 0.370ns 0.616ns 0.206ns 0.651ns 0.206ns 0.666ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.167 ns" { CLK step:inst4|inst2 ctl:inst5|ia:inst|FUNCT3[2]~0 ctl:inst5|ia:inst|RS1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.167 ns" { CLK {} CLK~combout {} step:inst4|inst2 {} ctl:inst5|ia:inst|FUNCT3[2]~0 {} ctl:inst5|ia:inst|RS1[0] {} } { 0.000ns 0.000ns 1.357ns 0.777ns 0.377ns } { 0.000ns 1.110ns 0.970ns 0.370ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.594 ns - Shortest register register " "Info: - Shortest register to register delay is 2.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ctl:inst5\|ia:inst\|RS1\[0\] 1 REG LCCOMB_X20_Y7_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y7_N26; Fanout = 1; REG Node = 'ctl:inst5\|ia:inst\|RS1\[0\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctl:inst5|ia:inst|RS1[0] } "NODE_NAME" } } { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 0.585 ns ctl:inst5\|sm:inst2\|Selector3~0 2 COMB LCCOMB_X20_Y7_N4 25 " "Info: 2: + IC(0.379 ns) + CELL(0.206 ns) = 0.585 ns; Loc. = LCCOMB_X20_Y7_N4; Fanout = 25; COMB Node = 'ctl:inst5\|sm:inst2\|Selector3~0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.585 ns" { ctl:inst5|ia:inst|RS1[0] ctl:inst5|sm:inst2|Selector3~0 } "NODE_NAME" } } { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.624 ns) 1.901 ns reg:inst\|lpm_mux0:inst8\|lpm_mux:lpm_mux_component\|mux_p4e:auto_generated\|result_node\[9\]~13 3 COMB LCCOMB_X20_Y7_N12 2 " "Info: 3: + IC(0.692 ns) + CELL(0.624 ns) = 1.901 ns; Loc. = LCCOMB_X20_Y7_N12; Fanout = 2; COMB Node = 'reg:inst\|lpm_mux0:inst8\|lpm_mux:lpm_mux_component\|mux_p4e:auto_generated\|result_node\[9\]~13'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.316 ns" { ctl:inst5|sm:inst2|Selector3~0 reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[9]~13 } "NODE_NAME" } } { "db/mux_p4e.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/db/mux_p4e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 2.486 ns reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[9\]~70 4 COMB LCCOMB_X20_Y7_N6 10 " "Info: 4: + IC(0.379 ns) + CELL(0.206 ns) = 2.486 ns; Loc. = LCCOMB_X20_Y7_N6; Fanout = 10; COMB Node = 'reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[9\]~70'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.585 ns" { reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[9]~13 reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~70 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.594 ns reg:inst\|dff1:inst5\|q1\[9\] 5 REG LCFF_X20_Y7_N7 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.594 ns; Loc. = LCFF_X20_Y7_N7; Fanout = 1; REG Node = 'reg:inst\|dff1:inst5\|q1\[9\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~70 reg:inst|dff1:inst5|q1[9] } "NODE_NAME" } } { "DFF1/dff1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/DFF1/dff1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.144 ns ( 44.10 % ) " "Info: Total cell delay = 1.144 ns ( 44.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 55.90 % ) " "Info: Total interconnect delay = 1.450 ns ( 55.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.594 ns" { ctl:inst5|ia:inst|RS1[0] ctl:inst5|sm:inst2|Selector3~0 reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[9]~13 reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~70 reg:inst|dff1:inst5|q1[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.594 ns" { ctl:inst5|ia:inst|RS1[0] {} ctl:inst5|sm:inst2|Selector3~0 {} reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[9]~13 {} reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~70 {} reg:inst|dff1:inst5|q1[9] {} } { 0.000ns 0.379ns 0.692ns 0.379ns 0.000ns } { 0.000ns 0.206ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "DFF1/dff1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/DFF1/dff1.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } } { "DFF1/dff1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/DFF1/dff1.vhd" 17 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "15.862 ns" { CLK step:inst4|inst ctl:inst5|sm:inst2|state.s1 ctl:inst5|inst4 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ctl:inst5|ia:inst|RD[3]~0 ctl:inst5|ia:inst|RD[3] ctl:inst5|sm:inst2|CTL[24]~0 reg:inst|inst7 reg:inst|dff1:inst5|q1[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "15.862 ns" { CLK {} CLK~combout {} step:inst4|inst {} ctl:inst5|sm:inst2|state.s1 {} ctl:inst5|inst4 {} ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] {} ctl:inst5|ia:inst|RD[3]~0 {} ctl:inst5|ia:inst|RD[3] {} ctl:inst5|sm:inst2|CTL[24]~0 {} reg:inst|inst7 {} reg:inst|dff1:inst5|q1[9] {} } { 0.000ns 0.000ns 1.357ns 0.737ns 1.526ns 0.722ns 0.693ns 1.125ns 1.109ns 1.133ns 1.489ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.206ns 0.370ns 0.616ns 0.206ns 0.651ns 0.206ns 0.666ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.167 ns" { CLK step:inst4|inst2 ctl:inst5|ia:inst|FUNCT3[2]~0 ctl:inst5|ia:inst|RS1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.167 ns" { CLK {} CLK~combout {} step:inst4|inst2 {} ctl:inst5|ia:inst|FUNCT3[2]~0 {} ctl:inst5|ia:inst|RS1[0] {} } { 0.000ns 0.000ns 1.357ns 0.777ns 0.377ns } { 0.000ns 1.110ns 0.970ns 0.370ns 0.206ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.594 ns" { ctl:inst5|ia:inst|RS1[0] ctl:inst5|sm:inst2|Selector3~0 reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[9]~13 reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~70 reg:inst|dff1:inst5|q1[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.594 ns" { ctl:inst5|ia:inst|RS1[0] {} ctl:inst5|sm:inst2|Selector3~0 {} reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[9]~13 {} reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~70 {} reg:inst|dff1:inst5|q1[9] {} } { 0.000ns 0.379ns 0.692ns 0.379ns 0.000ns } { 0.000ns 0.206ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK BUS\[2\] reg:inst\|dff1:inst5\|q1\[2\] 28.175 ns register " "Info: tco from clock \"CLK\" to destination pin \"BUS\[2\]\" through register \"reg:inst\|dff1:inst5\|q1\[2\]\" is 28.175 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 15.479 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 15.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns CLK 1 CLK PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "model.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 208 -632 -464 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.970 ns) 3.437 ns step:inst4\|inst 2 REG LCFF_X21_Y7_N7 93 " "Info: 2: + IC(1.357 ns) + CELL(0.970 ns) = 3.437 ns; Loc. = LCFF_X21_Y7_N7; Fanout = 93; REG Node = 'step:inst4\|inst'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.327 ns" { CLK step:inst4|inst } "NODE_NAME" } } { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/STEP/step.bdf" { { 160 248 312 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.970 ns) 5.144 ns ctl:inst5\|sm:inst2\|state.s1 3 REG LCFF_X22_Y7_N21 5 " "Info: 3: + IC(0.737 ns) + CELL(0.970 ns) = 5.144 ns; Loc. = LCFF_X22_Y7_N21; Fanout = 5; REG Node = 'ctl:inst5\|sm:inst2\|state.s1'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.707 ns" { step:inst4|inst ctl:inst5|sm:inst2|state.s1 } "NODE_NAME" } } { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.206 ns) 6.876 ns ctl:inst5\|inst4 4 COMB LCCOMB_X20_Y10_N16 16 " "Info: 4: + IC(1.526 ns) + CELL(0.206 ns) = 6.876 ns; Loc. = LCCOMB_X20_Y10_N16; Fanout = 16; COMB Node = 'ctl:inst5\|inst4'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.732 ns" { ctl:inst5|sm:inst2|state.s1 ctl:inst5|inst4 } "NODE_NAME" } } { "CTL/ctl.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ctl.bdf" { { 96 72 136 144 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.370 ns) 7.968 ns ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] 5 REG LCCOMB_X20_Y9_N10 26 " "Info: 5: + IC(0.722 ns) + CELL(0.370 ns) = 7.968 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 26; REG Node = 'ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.092 ns" { ctl:inst5|inst4 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.616 ns) 9.277 ns ctl:inst5\|ia:inst\|RD\[3\]~0 6 COMB LCCOMB_X20_Y9_N18 4 " "Info: 6: + IC(0.693 ns) + CELL(0.616 ns) = 9.277 ns; Loc. = LCCOMB_X20_Y9_N18; Fanout = 4; COMB Node = 'ctl:inst5\|ia:inst\|RD\[3\]~0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.309 ns" { ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ctl:inst5|ia:inst|RD[3]~0 } "NODE_NAME" } } { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.206 ns) 10.608 ns ctl:inst5\|ia:inst\|RD\[3\] 7 REG LCCOMB_X21_Y6_N24 1 " "Info: 7: + IC(1.125 ns) + CELL(0.206 ns) = 10.608 ns; Loc. = LCCOMB_X21_Y6_N24; Fanout = 1; REG Node = 'ctl:inst5\|ia:inst\|RD\[3\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.331 ns" { ctl:inst5|ia:inst|RD[3]~0 ctl:inst5|ia:inst|RD[3] } "NODE_NAME" } } { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.651 ns) 12.368 ns ctl:inst5\|sm:inst2\|CTL\[24\]~0 8 COMB LCCOMB_X21_Y7_N20 2 " "Info: 8: + IC(1.109 ns) + CELL(0.651 ns) = 12.368 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 2; COMB Node = 'ctl:inst5\|sm:inst2\|CTL\[24\]~0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.760 ns" { ctl:inst5|ia:inst|RD[3] ctl:inst5|sm:inst2|CTL[24]~0 } "NODE_NAME" } } { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.206 ns) 13.707 ns reg:inst\|inst7 9 COMB LCCOMB_X20_Y10_N14 16 " "Info: 9: + IC(1.133 ns) + CELL(0.206 ns) = 13.707 ns; Loc. = LCCOMB_X20_Y10_N14; Fanout = 16; COMB Node = 'reg:inst\|inst7'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.339 ns" { ctl:inst5|sm:inst2|CTL[24]~0 reg:inst|inst7 } "NODE_NAME" } } { "REG/reg.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/REG/reg.bdf" { { 288 224 288 336 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.666 ns) 15.479 ns reg:inst\|dff1:inst5\|q1\[2\] 10 REG LCFF_X20_Y9_N15 1 " "Info: 10: + IC(1.106 ns) + CELL(0.666 ns) = 15.479 ns; Loc. = LCFF_X20_Y9_N15; Fanout = 1; REG Node = 'reg:inst\|dff1:inst5\|q1\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.772 ns" { reg:inst|inst7 reg:inst|dff1:inst5|q1[2] } "NODE_NAME" } } { "DFF1/dff1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/DFF1/dff1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.971 ns ( 38.57 % ) " "Info: Total cell delay = 5.971 ns ( 38.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.508 ns ( 61.43 % ) " "Info: Total interconnect delay = 9.508 ns ( 61.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "15.479 ns" { CLK step:inst4|inst ctl:inst5|sm:inst2|state.s1 ctl:inst5|inst4 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ctl:inst5|ia:inst|RD[3]~0 ctl:inst5|ia:inst|RD[3] ctl:inst5|sm:inst2|CTL[24]~0 reg:inst|inst7 reg:inst|dff1:inst5|q1[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "15.479 ns" { CLK {} CLK~combout {} step:inst4|inst {} ctl:inst5|sm:inst2|state.s1 {} ctl:inst5|inst4 {} ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] {} ctl:inst5|ia:inst|RD[3]~0 {} ctl:inst5|ia:inst|RD[3] {} ctl:inst5|sm:inst2|CTL[24]~0 {} reg:inst|inst7 {} reg:inst|dff1:inst5|q1[2] {} } { 0.000ns 0.000ns 1.357ns 0.737ns 1.526ns 0.722ns 0.693ns 1.125ns 1.109ns 1.133ns 1.106ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.206ns 0.370ns 0.616ns 0.206ns 0.651ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "DFF1/dff1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/DFF1/dff1.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.392 ns + Longest register pin " "Info: + Longest register to pin delay is 12.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:inst\|dff1:inst5\|q1\[2\] 1 REG LCFF_X20_Y9_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y9_N15; Fanout = 1; REG Node = 'reg:inst\|dff1:inst5\|q1\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg:inst|dff1:inst5|q1[2] } "NODE_NAME" } } { "DFF1/dff1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/DFF1/dff1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.650 ns) 2.170 ns reg:inst\|lpm_mux0:inst8\|lpm_mux:lpm_mux_component\|mux_p4e:auto_generated\|result_node\[2\]~27 2 COMB LCCOMB_X15_Y9_N20 2 " "Info: 2: + IC(1.520 ns) + CELL(0.650 ns) = 2.170 ns; Loc. = LCCOMB_X15_Y9_N20; Fanout = 2; COMB Node = 'reg:inst\|lpm_mux0:inst8\|lpm_mux:lpm_mux_component\|mux_p4e:auto_generated\|result_node\[2\]~27'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.170 ns" { reg:inst|dff1:inst5|q1[2] reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~27 } "NODE_NAME" } } { "db/mux_p4e.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/db/mux_p4e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.624 ns) 4.865 ns reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[2\]~111 3 COMB LCCOMB_X21_Y9_N4 1 " "Info: 3: + IC(2.071 ns) + CELL(0.624 ns) = 4.865 ns; Loc. = LCCOMB_X21_Y9_N4; Fanout = 1; COMB Node = 'reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[2\]~111'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.695 ns" { reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~27 reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~111 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.370 ns) 7.019 ns reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[2\]~126 4 COMB LCCOMB_X17_Y8_N22 1 " "Info: 4: + IC(1.784 ns) + CELL(0.370 ns) = 7.019 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 1; COMB Node = 'reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[2\]~126'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.154 ns" { reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~111 reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~126 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(3.226 ns) 12.392 ns BUS\[2\] 5 PIN PIN_58 0 " "Info: 5: + IC(2.147 ns) + CELL(3.226 ns) = 12.392 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'BUS\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.373 ns" { reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~126 BUS[2] } "NODE_NAME" } } { "model.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 360 -632 -456 376 "BUS\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.870 ns ( 39.30 % ) " "Info: Total cell delay = 4.870 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.522 ns ( 60.70 % ) " "Info: Total interconnect delay = 7.522 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.392 ns" { reg:inst|dff1:inst5|q1[2] reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~27 reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~111 reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~126 BUS[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.392 ns" { reg:inst|dff1:inst5|q1[2] {} reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~27 {} reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~111 {} reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~126 {} BUS[2] {} } { 0.000ns 1.520ns 2.071ns 1.784ns 2.147ns } { 0.000ns 0.650ns 0.624ns 0.370ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "15.479 ns" { CLK step:inst4|inst ctl:inst5|sm:inst2|state.s1 ctl:inst5|inst4 ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ctl:inst5|ia:inst|RD[3]~0 ctl:inst5|ia:inst|RD[3] ctl:inst5|sm:inst2|CTL[24]~0 reg:inst|inst7 reg:inst|dff1:inst5|q1[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "15.479 ns" { CLK {} CLK~combout {} step:inst4|inst {} ctl:inst5|sm:inst2|state.s1 {} ctl:inst5|inst4 {} ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] {} ctl:inst5|ia:inst|RD[3]~0 {} ctl:inst5|ia:inst|RD[3] {} ctl:inst5|sm:inst2|CTL[24]~0 {} reg:inst|inst7 {} reg:inst|dff1:inst5|q1[2] {} } { 0.000ns 0.000ns 1.357ns 0.737ns 1.526ns 0.722ns 0.693ns 1.125ns 1.109ns 1.133ns 1.106ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.206ns 0.370ns 0.616ns 0.206ns 0.651ns 0.206ns 0.666ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.392 ns" { reg:inst|dff1:inst5|q1[2] reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~27 reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~111 reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~126 BUS[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.392 ns" { reg:inst|dff1:inst5|q1[2] {} reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~27 {} reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~111 {} reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~126 {} BUS[2] {} } { 0.000ns 1.520ns 2.071ns 1.784ns 2.147ns } { 0.000ns 0.650ns 0.624ns 0.370ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 59 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4366 " "Info: Peak virtual memory: 4366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 14:53:48 2024 " "Info: Processing ended: Wed Oct 09 14:53:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
