\hypertarget{struct_a_d_c___init_type_def}{}\doxysection{ADC\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_a_d_c___init_type_def}\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}}


ADC Init structure definition ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+adc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_ab791f8fac403d508e1c53b6f27cf1f24}{Clock\+Prescaler}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a6613985e603e784c30fb3689f2c6fa5f}{Resolution}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_afe646b2571044212378bf5f722544359}{Data\+Align}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a67902b5cdd3d1aa4af49654409412a08}{Scan\+Conv\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a92de48abe9cbd958145ce5bc090ea383}{EOCSelection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a768ec42e36553ad0acb7ad029462a59d}{Continuous\+Conv\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a304c6a7957f73ed08df4f8a5d467958f}{DMAContinuous\+Requests}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_acc137bdcf502c586925ad8e99628b03f}{Nbr\+Of\+Conversion}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a9029916649c9ed5db0a3d86c7a0841bb}{Discontinuous\+Conv\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a32f3fefba15f525dfc9b9d2cd8a5f9df}{Nbr\+Of\+Disc\+Conversion}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_ace2c616b80bb7f1982e8a52131a2732c}{External\+Trig\+Conv\+Edge}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a3f4a71424165638d6621d75a351cb5e0}{External\+Trig\+Conv}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
ADC Init structure definition ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00083}{83}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___init_type_def_ab791f8fac403d508e1c53b6f27cf1f24}\label{struct_a_d_c___init_type_def_ab791f8fac403d508e1c53b6f27cf1f24}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ClockPrescaler@{ClockPrescaler}}
\index{ClockPrescaler@{ClockPrescaler}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockPrescaler}{ClockPrescaler}}
{\footnotesize\ttfamily uint32\+\_\+t Clock\+Prescaler}

Select the frequency of the clock to the ADC. The clock is common for all the ADCs. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___clock_prescaler}{ADC\+\_\+\+Clock\+Prescaler}} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00085}{85}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_a768ec42e36553ad0acb7ad029462a59d}\label{struct_a_d_c___init_type_def_a768ec42e36553ad0acb7ad029462a59d}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ContinuousConvMode@{ContinuousConvMode}}
\index{ContinuousConvMode@{ContinuousConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ContinuousConvMode}{ContinuousConvMode}}
{\footnotesize\ttfamily uint32\+\_\+t Continuous\+Conv\+Mode}

Specifies whether the conversion is performed in Continuous or Single mode. This parameter can be set to ENABLE or DISABLE. 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00098}{98}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_afe646b2571044212378bf5f722544359}\label{struct_a_d_c___init_type_def_afe646b2571044212378bf5f722544359}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!DataAlign@{DataAlign}}
\index{DataAlign@{DataAlign}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DataAlign}{DataAlign}}
{\footnotesize\ttfamily uint32\+\_\+t Data\+Align}

Specifies whether the ADC data alignment is left or right. ~\newline
 This parameter can be a value of \mbox{\hyperlink{group___a_d_c__data__align}{ADC\+\_\+data\+\_\+align}} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00090}{90}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_a9029916649c9ed5db0a3d86c7a0841bb}\label{struct_a_d_c___init_type_def_a9029916649c9ed5db0a3d86c7a0841bb}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!DiscontinuousConvMode@{DiscontinuousConvMode}}
\index{DiscontinuousConvMode@{DiscontinuousConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DiscontinuousConvMode}{DiscontinuousConvMode}}
{\footnotesize\ttfamily uint32\+\_\+t Discontinuous\+Conv\+Mode}

Specifies whether the conversion is performed in Discontinuous or not for regular channels. This parameter can be set to ENABLE or DISABLE. 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00105}{105}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_a304c6a7957f73ed08df4f8a5d467958f}\label{struct_a_d_c___init_type_def_a304c6a7957f73ed08df4f8a5d467958f}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!DMAContinuousRequests@{DMAContinuousRequests}}
\index{DMAContinuousRequests@{DMAContinuousRequests}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMAContinuousRequests}{DMAContinuousRequests}}
{\footnotesize\ttfamily uint32\+\_\+t DMAContinuous\+Requests}

Specifies whether the DMA requests is performed in Continuous or in Single mode. This parameter can be set to ENABLE or DISABLE. 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00100}{100}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_a92de48abe9cbd958145ce5bc090ea383}\label{struct_a_d_c___init_type_def_a92de48abe9cbd958145ce5bc090ea383}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!EOCSelection@{EOCSelection}}
\index{EOCSelection@{EOCSelection}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{EOCSelection}{EOCSelection}}
{\footnotesize\ttfamily uint32\+\_\+t EOCSelection}

Specifies whether the EOC flag is set at the end of single channel conversion or at the end of all conversions. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___e_o_c_selection}{ADC\+\_\+\+EOCSelection}} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00095}{95}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_a3f4a71424165638d6621d75a351cb5e0}\label{struct_a_d_c___init_type_def_a3f4a71424165638d6621d75a351cb5e0}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ExternalTrigConv@{ExternalTrigConv}}
\index{ExternalTrigConv@{ExternalTrigConv}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ExternalTrigConv}{ExternalTrigConv}}
{\footnotesize\ttfamily uint32\+\_\+t External\+Trig\+Conv}

Select the external event used to trigger the start of conversion of a regular group. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular}{ADC\+\_\+\+External\+\_\+trigger\+\_\+\+Source\+\_\+\+Regular}} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00113}{113}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_ace2c616b80bb7f1982e8a52131a2732c}\label{struct_a_d_c___init_type_def_ace2c616b80bb7f1982e8a52131a2732c}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ExternalTrigConvEdge@{ExternalTrigConvEdge}}
\index{ExternalTrigConvEdge@{ExternalTrigConvEdge}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ExternalTrigConvEdge}{ExternalTrigConvEdge}}
{\footnotesize\ttfamily uint32\+\_\+t External\+Trig\+Conv\+Edge}

Select the external trigger edge and enable the trigger of a regular group. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular}{ADC\+\_\+\+External\+\_\+trigger\+\_\+edge\+\_\+\+Regular}} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00111}{111}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_acc137bdcf502c586925ad8e99628b03f}\label{struct_a_d_c___init_type_def_acc137bdcf502c586925ad8e99628b03f}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!NbrOfConversion@{NbrOfConversion}}
\index{NbrOfConversion@{NbrOfConversion}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{NbrOfConversion}{NbrOfConversion}}
{\footnotesize\ttfamily uint32\+\_\+t Nbr\+Of\+Conversion}

Specifies the number of ADC conversions that will be done using the sequencer for regular channel group. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 16. 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00102}{102}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_a32f3fefba15f525dfc9b9d2cd8a5f9df}\label{struct_a_d_c___init_type_def_a32f3fefba15f525dfc9b9d2cd8a5f9df}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!NbrOfDiscConversion@{NbrOfDiscConversion}}
\index{NbrOfDiscConversion@{NbrOfDiscConversion}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{NbrOfDiscConversion}{NbrOfDiscConversion}}
{\footnotesize\ttfamily uint32\+\_\+t Nbr\+Of\+Disc\+Conversion}

Specifies the number of ADC discontinuous conversions that will be done using the sequencer for regular channel group. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 8. 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00108}{108}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_a6613985e603e784c30fb3689f2c6fa5f}\label{struct_a_d_c___init_type_def_a6613985e603e784c30fb3689f2c6fa5f}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!Resolution@{Resolution}}
\index{Resolution@{Resolution}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Resolution}{Resolution}}
{\footnotesize\ttfamily uint32\+\_\+t Resolution}

Configures the ADC resolution dual mode. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___resolution}{ADC\+\_\+\+Resolution}} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00088}{88}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_a67902b5cdd3d1aa4af49654409412a08}\label{struct_a_d_c___init_type_def_a67902b5cdd3d1aa4af49654409412a08}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ScanConvMode@{ScanConvMode}}
\index{ScanConvMode@{ScanConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ScanConvMode}{ScanConvMode}}
{\footnotesize\ttfamily uint32\+\_\+t Scan\+Conv\+Mode}

Specifies whether the conversion is performed in Scan (multi channels) or Single (one channel) mode. This parameter can be set to ENABLE or DISABLE 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00092}{92}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/dayton.\+flores/\+One\+Drive/\+Documents/\+School/\+CU/\+ECEN 5803/\+Project 1/\+Module 1/\+Code2/sqrt\+\_\+approx/mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/\mbox{\hyperlink{stm32f4xx__hal__adc_8h}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}\end{DoxyCompactItemize}
