{"vcs1":{"timestamp_begin":1679887062.290248501, "rt":0.29, "ut":0.10, "st":0.10}}
{"vcselab":{"timestamp_begin":1679887062.615561749, "rt":0.34, "ut":0.17, "st":0.04}}
{"link":{"timestamp_begin":1679887062.978621832, "rt":0.27, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679887062.051719393}
{"VCS_COMP_START_TIME": 1679887062.051719393}
{"VCS_COMP_END_TIME": 1679887063.292256112}
{"VCS_USER_OPTIONS": "-sverilog -nc library.sv library_tests.sv"}
{"vcs1": {"peak_mem": 336216}}
{"stitch_vcselab": {"peak_mem": 222424}}
