
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-P12ICFP

Implementation : word0

# Written on Fri Feb 21 10:50:30 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                               Requested     Requested     Clock                                              Clock                   Clock
Level     Clock                               Frequency     Period        Type                                               Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       oscint00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                           Inferred_clkgroup_0     23   
1 .         div00|outdiv_derived_clock        2.1 MHz       480.769       derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_0     5    
==========================================================================================================================================================


Clock Load Summary
******************

                                    Clock     Source                          Clock Pin             Non-clock Pin     Non-clock Pin
Clock                               Load      Pin                             Seq Example           Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock     23        W00.OS00.OSCInst0.OSC(OSCH)     W00.OS01.outdiv.C     -                 -            
div00|outdiv_derived_clock          5         W00.OS01.outdiv.Q[0](dffe)      W01.outcr[3:0].C      -                 -            
===================================================================================================================================
