Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 10 Nov 2018 00:51:11 -0000
Received: from icoremail.net (unknown [209.85.214.181])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH947V+Vbg8lmAQ--.31019S3;
	Fri, 09 Nov 2018 17:45:33 +0800 (CST)
Received: from mail-pl1-f181.google.com (unknown [209.85.214.181])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBHKUU3V+VbpdwhAA--.12115S3;
	Fri, 09 Nov 2018 17:45:27 +0800 (CST)
Received: by mail-pl1-f181.google.com with SMTP id w24-v6so720648plq.3
        for <xuliker@zju.edu.cn>; Fri, 09 Nov 2018 01:45:27 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:from:to:cc:subject
         :date:message-id:in-reply-to:references:sender:precedence:list-id;
        bh=CI0vtFhzEWBoValPRHdJdBM7gkLCetZ7Qs0nNaCBMwM=;
        b=mu5gzG2xqSWl9tJxgYaowgKUETWga7STgBDOh6Ruo7o6C9nn32cxDKDZhhEDEiBL2w
         XAc52jLfVanaWfEAfxM3v9U8GiT/YGXEvi8s5lhbd+Sj7p8jG9wRpAHjjuA6NWUM/a1y
         +TLItn2fJ5GZE1Q6Is7vtF9uLh460KMfEfcg0OyA2HiD9mSbD6R6qhu5k8Tunaa7KanP
         C/du165NxPrJP0ykcT9T9nrQhx+KkyUoI3SCoQJ0XpzlhzLlJzqLGxrNG+4y0xYcTwDa
         mJXvm3AbSDOOYUCJDQ1Gz6Bao4HfMGVer1zKZzIGu3lnKyo/jzuTpbas5Hztjx1T6oNs
         GgLw==
X-Gm-Message-State: AGRZ1gLW2xx+1xEYOHAguybtSC4WI0JsW7SugrDM6mNlWK2GYmVWT8u0
	5ciVDb5jxoFtx9ZaIBfLtXh4QcDaVABNl2WePS5ukZqFg5zwjTH+JA==
X-Received: by 2002:a17:902:560f:: with SMTP id h15-v6mr5040142pli.160.1541756727059;
        Fri, 09 Nov 2018 01:45:27 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp1303387pjt;
        Fri, 9 Nov 2018 01:45:26 -0800 (PST)
X-Google-Smtp-Source: AJdET5cmLYiD9PUCzVAX48FwRxmTzrVT4WAuhZ0DCy6yP0FIJQ9YInPAOXG7YBm9QxdqK91fY9B/
X-Received: by 2002:a62:3c6:: with SMTP id 189-v6mr8273778pfd.19.1541756726253;
        Fri, 09 Nov 2018 01:45:26 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1541756726; cv=none;
        d=google.com; s=arc-20160816;
        b=PIB2GkqeCELlw43uqX9wzfs3nrf/XGy8HiDIYOpPUjOP2vZ1frKD6AYl+B2qTfftQC
         D/bHP84VC8ZExRnG7TZ09rBAAKcSun4/7NBLAY5A71bbNNq117ChZNTUgFmh1muukWyM
         H/5OMtfqdYym4qfGC0Fl8CDIg18D/iE/LJdV3EEyzArPCT3ugjL+n2KhdZjbGMF+7c5o
         rgBozcloJjqWJAJb91XYeXBWvRXMhltokBsy4V8UbpYPrc9JaJRBCnqMUx8zo1ADy/Sf
         G98hoBdamlvJeIXOL/4qGFca0ZDO6BIAN5YKCFUelAkdfBZT6fAXhK8Dji7BUOoCMh0r
         wBqg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:references:in-reply-to:message-id:date
         :subject:cc:to:from:dkim-signature;
        bh=CI0vtFhzEWBoValPRHdJdBM7gkLCetZ7Qs0nNaCBMwM=;
        b=PdKvReH8vAqQETNznQN6A0cqyin3IZrJsRAGMbD2VJKgbtMhwgH/ddnCCdtrFxfgaM
         Xe6VnJ95MWR2+vthsII3NlPScB1X9GVHdK3AuXkg1AvKwOfg/hW22BlDdG39u30hFytg
         u7l9WtpSx+lt2OoL2UQ4b5pMrAzMU0yYOtau0wXuoMWNbZGnF8X4lZqNMCafYNu/SaBW
         srL5He8yX7qu//qmrQ8ZrW2WhDmTwkmTP8YfRA0/1DlTejRA6zNHXKSKBofP1pDifYTx
         IB4bOhd6NXbjVPM09zdrwUEQ6UdF8UHdwcbIYQql1w3zjF/IVLmUlSH6OBP989tXRb2N
         wU8w==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@kernel.org header.s=default header.b=u4on4zda;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id m33si5705096pgl.379.2018.11.09.01.45.11;
        Fri, 09 Nov 2018 01:45:26 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727946AbeKITYp (ORCPT <rfc822;changseok.bae@gmail.com>
        + 99 others); Fri, 9 Nov 2018 14:24:45 -0500
Received: from mail.kernel.org ([198.145.29.99]:53224 "EHLO mail.kernel.org"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1727560AbeKITYo (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 9 Nov 2018 14:24:44 -0500
Received: from localhost.localdomain (unknown [171.76.98.79])
        (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
        (No client certificate requested)
        by mail.kernel.org (Postfix) with ESMTPSA id 84CAF20892;
        Fri,  9 Nov 2018 09:44:56 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
        s=default; t=1541756698;
        bh=PnGBIQj6vQNCdyeotTZeKjaTKW4GDlmzKH3Hmd55qd0=;
        h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
        b=u4on4zda1bMa+cQT3lieornNBGPMMQecf8WJ++cGFFmxRMuBg8pFyrmaelq2f5bwU
         vH2k4cSwoMF5M4l9QGAA3burd36yznS2j2yaLL5fQ0C2SzTpIg8xusxigIpBGlfH/y
         iEBDvAwb1j03WAC1IY9pZx2Mmn0LRqPCD3BPqmUw=
From: Vinod Koul <vkoul@kernel.org>
To: Andy Gross <andy.gross@linaro.org>
Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
        linux-arm-msm@vger.kernel.org, Vinod Koul <vkoul@kernel.org>
Subject: [PATCH v5 01/18] arm64: dts: qcom: qcs404: add base dts files
Date: Fri,  9 Nov 2018 15:14:00 +0530
Message-Id: <20181109094417.12109-2-vkoul@kernel.org>
X-Mailer: git-send-email 2.14.4
In-Reply-To: <20181109094417.12109-1-vkoul@kernel.org>
References: <20181109094417.12109-1-vkoul@kernel.org>
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBHKUU3V+VbpdwhAA--.12115S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxJF45Kr1DGw45ArykWw48WFg_yoWrAFy8p3
	ZrCrZ5JFZ2vr129w13uF1vkF45Jw4kCF97Gr9FyFW8ArySgrWqy3yxtryrGF13Wr4kZwsF
	qFs3uryUK3ZrZw7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUBIb7Iv0xC_Zr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvY0x0EwI
	xGrwCjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2Ij
	II80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26r4j6ryUMxvI42IY6xIIjxv20xvEc7
	CjxVAFwI0_Gr0_Cr1lcIIF0xvEx4A2jsIE14v26rxl6s0DMxvI42IY6I8E87Iv6xkF7I0E
	14v26rxl6s0DMxAIw28IcxkI7VAKI48JMxAIw28IcVAKzI0EY4vE52x082I5MxCjnVCjjx
	CrMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAFwI0_Jr0_Jr4lx2IqxVCjr7xv
	wVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVWUAVWUtwCIc40Y0x0EwIxGrwCI42IY6xAIw2
	0EY4v20xvaj40_JFI_GrUvcSsGvfC2KfnxnUUI43ZEXa7IUeCoGPUUUUU==

Add base dts files for QCS404 chipset along with cpu, timer,
gcc and uart2 nodes.

Signed-off-by: Vinod Koul <vkoul@kernel.org>
---
 arch/arm64/boot/dts/qcom/qcs404.dtsi | 175 +++++++++++++++++++++++++++++++++++
 1 file changed, 175 insertions(+)
 create mode 100644 arch/arm64/boot/dts/qcom/qcs404.dtsi

diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi
new file mode 100644
index 000000000000..91abcdc78505
--- /dev/null
+++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi
@@ -0,0 +1,175 @@
+// SPDX-License-Identifier: GPL-2.0
+// Copyright (c) 2018, Linaro Limited
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/clock/qcom,gcc-qcs404.h>
+
+/ {
+	interrupt-parent = <&intc>;
+
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	chosen { };
+
+	clocks {
+		xo_board: xo-board {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <19200000>;
+		};
+	};
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		CPU0: cpu@100 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x100>;
+			enable-method = "psci";
+			next-level-cache = <&L2_0>;
+		};
+
+		CPU1: cpu@101 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x101>;
+			enable-method = "psci";
+			next-level-cache = <&L2_0>;
+		};
+
+		CPU2: cpu@102 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x102>;
+			enable-method = "psci";
+			next-level-cache = <&L2_0>;
+		};
+
+		CPU3: cpu@103 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x103>;
+			enable-method = "psci";
+			next-level-cache = <&L2_0>;
+		};
+
+		L2_0: l2-cache {
+			compatible = "cache";
+			cache-level = <2>;
+		};
+	};
+
+	memory@80000000 {
+		device_type = "memory";
+		/* We expect the bootloader to fill in the size */
+		reg = <0 0x80000000 0 0>;
+	};
+
+	psci {
+		compatible = "arm,psci-1.0";
+		method = "smc";
+	};
+
+	soc: soc@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges = <0 0 0 0xffffffff>;
+		compatible = "simple-bus";
+
+		gcc: clock-controller@1800000 {
+			compatible = "qcom,gcc-qcs404";
+			reg = <0x01800000 0x80000>;
+			#clock-cells = <1>;
+
+			assigned-clocks = <&gcc GCC_APSS_AHB_CLK_SRC>;
+			assigned-clock-rates = <19200000>;
+		};
+
+		blsp1_uart2: serial@78b1000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x078b1000 0x200>;
+			interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_UART2_APPS_CLK>, <&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "okay";
+		};
+
+		intc: interrupt-controller@b000000 {
+			compatible = "qcom,msm-qgic2";
+			interrupt-controller;
+			#interrupt-cells = <3>;
+			reg = <0x0b000000 0x1000>,
+			      <0x0b002000 0x1000>;
+		};
+
+		timer@b120000 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+			compatible = "arm,armv7-timer-mem";
+			reg = <0x0b120000 0x1000>;
+			clock-frequency = <19200000>;
+
+			frame@b121000 {
+				frame-number = <0>;
+				interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
+				reg = <0x0b121000 0x1000>,
+				      <0x0b122000 0x1000>;
+			};
+
+			frame@b123000 {
+				frame-number = <1>;
+				interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
+				reg = <0x0b123000 0x1000>;
+				status = "disabled";
+			};
+
+			frame@b124000 {
+				frame-number = <2>;
+				interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
+				reg = <0x0b124000 0x1000>;
+				status = "disabled";
+			};
+
+			frame@b125000 {
+				frame-number = <3>;
+				interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
+				reg = <0x0b125000 0x1000>;
+				status = "disabled";
+			};
+
+			frame@b126000 {
+				frame-number = <4>;
+				interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
+				reg = <0x0b126000 0x1000>;
+				status = "disabled";
+			};
+
+			frame@b127000 {
+				frame-number = <5>;
+				interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
+				reg = <0xb127000 0x1000>;
+				status = "disabled";
+			};
+
+			frame@b128000 {
+				frame-number = <6>;
+				interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+				reg = <0x0b128000 0x1000>;
+				status = "disabled";
+			};
+		};
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 2 0xff08>,
+			     <GIC_PPI 3 0xff08>,
+			     <GIC_PPI 4 0xff08>,
+			     <GIC_PPI 1 0xff08>;
+	};
+};
-- 
2.14.4
