module core(
    input clk,
    input rst_n,
    output uart_tx_o,
    input uart_rx_i
);
    // --- 1. è¨Šè™Ÿå®šç¾© ---
    reg id_valid, ex_valid, mem_valid, wb_valid;
    reg  [31:0] pc;
    wire [31:0] pc_next, if_inst;
    wire [31:0] ex_target_pc;
    wire ex_take_branch;

    reg [31:0] cycle_cnt; 
    reg [31:0] inst_cnt; 

    reg  [31:0] id_pc, id_inst;
    wire [4:0]  id_rs1_addr, id_rs2_addr, id_rd_addr;
    wire [31:0] id_rdata1, id_rdata2, id_imm;
    wire [2:0]  id_funct3; 
    wire [3:0]  id_alu_op;
    wire id_alu_src_b, id_reg_wen, id_is_store, id_is_load, id_is_lui, id_is_jal, id_is_jalr, id_is_branch, id_is_auipc;
    wire id_is_m_ext;

    reg  [31:0] ex_pc, ex_rdata1, ex_rdata2, ex_imm;
    reg  [4:0]  ex_rs1_addr, ex_rs2_addr, ex_rd_addr;
    reg  [2:0]  ex_funct3; 
    reg  [3:0]  ex_alu_op;
    reg  ex_alu_src_b, ex_mem_wen, ex_reg_wen, ex_is_load, ex_is_lui, ex_is_jal, ex_is_jalr, ex_is_branch, ex_is_auipc;

    reg  stall;
    wire [31:0] alu_in_a_final, rs2_data_final, ex_alu_in_b, ex_alu_result;
    wire ex_alu_zero, ex_alu_less;

    reg  [31:0] mem_alu_result, mem_rs2_data, mem_pc_plus_4;
    reg  [4:0]  mem_rd_addr;
    reg  mem_mem_wen, mem_reg_wen, mem_is_load, mem_is_jal_jalr, mem_is_lui;
    reg  [2:0]  mem_funct3;
    wire uart_busy, uart_wen;

    reg  [31:0] wb_ram_rdata, wb_alu_result, wb_pc_plus_4;
    reg  [4:0]  wb_rd_addr;
    reg  wb_reg_wen, wb_is_load, wb_is_jal_jalr;
    reg  [2:0]  wb_funct3;
    wire [31:0] wb_write_data;

    // --- é™¤æ³•æš«åœé‚è¼¯ ---
    reg [5:0] div_stall_cnt;
    wire is_real_div = id_is_m_ext && (id_funct3 == 3'b100 || id_funct3 == 3'b110);
    //wire div_stall = is_real_div && (div_stall_cnt < 6'd32);
    wire is_div_op = id_is_m_ext && (id_funct3[2] == 1'b1); // åµæ¸¬ DIV/REM
    wire div_stall = is_div_op && (div_stall_cnt < 6'd32);

    // 1. æ·»åŠ  CSR ç›¸é—œä¿¡è™Ÿ
    wire is_csr, is_system, csr_use_imm;
    wire [1:0] csr_op_type;
    wire [11:0] csr_addr;
    wire [31:0] csr_rdata, csr_wdata;
    wire csr_we;
    wire [31:0] mtvec, mepc;
    wire timer_int, ext_int;
    wire id_is_csr;
    wire [1:0] id_csr_op;
    wire id_csr_use_imm;
    wire [11:0] id_csr_addr;
    wire [31:0] mie_reg;

    // 4. å®šç¾©ä¾‹å¤–ç›¸é—œä¿¡è™Ÿ
    wire id_is_illegal = !(id_reg_wen || id_is_load || id_is_store || 
                       id_is_branch || id_is_jal || id_is_jalr || 
                       id_is_lui || id_is_auipc || is_system || 
                       id_inst == 32'h00000013);

    // =============================================================================
    // ğŸ† å„ªåŒ–ï¼šä¾‹å¤–è§¸ç™¼é‚è¼¯ (Exception Trigger Logic)
    // =============================================================================

    // 1. å®šç¾©ã€Œè»Ÿé«”åŒæ­¥ä¾‹å¤–ã€ï¼šåŒ…å«éæ³•æŒ‡ä»¤ (Illegal)ã€ECALLã€EBREAK [cite: 75, 106-113]
    wire id_sw_exc = id_is_illegal || (is_system && (id_inst == 32'h00000073 || id_inst == 32'h00100073));

    // 2. æœ€çµ‚ä¾‹å¤–åˆ¤å®šï¼š
    //    - é—œéµå„ªåŒ–ï¼šå¦‚æœ EX éšæ®µæ­£åœ¨ã€Œè·³è½‰ã€(!ex_take_branch)ï¼Œå‰‡å¿½ç•¥ ID éšæ®µçš„ä¾‹å¤–ã€‚
    //    - ç†ç”±ï¼šè·³è½‰æŒ‡ä»¤å¾Œçš„ä¸‹ä¸€æ¢æŒ‡ä»¤æ˜¯ã€Œé å–é›œè¨Šã€ï¼Œä¸æ‡‰è§¸ç™¼ Illegal TRAP ã€‚
    //    - å¤–éƒ¨ä¸­æ–· (timer_int_final) å‰‡ä¸å—æ­¤é™ï¼Œéš¨æ™‚å¯è§¸ç™¼ 
    wire exc_taken = (id_sw_exc && !ex_take_branch) || timer_int_final;

    wire mstatus_mie;                   

    reg [63:0] mtime; // ğŸ† å‡ç´šç‚º 64 ä½å…ƒç”Ÿç†æ™‚é˜
    reg [63:0] mtimecmp; // ğŸ† 64 ä½å…ƒæ¯”è¼ƒæš«å­˜å™¨ (é¬§é˜è¨­å®šå€¼)

    wire mem_is_mtimecmp_l = (mem_alu_result == 32'h10000010);
    wire mem_is_mtimecmp_h = (mem_alu_result == 32'h10000014);    

    wire timer_int_raw = (mtime >= mtimecmp);

    // ğŸ† ä¿®æ­£ï¼šåªæœ‰åœ¨ EX éšæ®µã€Œæ²’æœ‰ã€è¦è·³è½‰æ™‚ï¼Œæ‰å…è¨±è§¸ç™¼ä¸­æ–·
    // é€™æ¨£å¯ä»¥ç¢ºä¿ EPC (mepc) æŠ“åˆ°çš„æ˜¯ç©©å®šçš„ä½å€ï¼Œè€Œä¸æ˜¯è¢« Flush æ‰çš„ 0
    wire timer_int_final = timer_int_raw && mie_reg[7] && mstatus_mie && !ex_take_branch;

    wire mret_taken = (is_system && (id_inst == 32'h30200073));   // MRET

    wire flush = (ex_take_branch || exc_taken || mret_taken); // ç•¶è·³è½‰æˆ–ä¾‹å¤–ç™¼ç”Ÿæ™‚ï¼Œæ²–åˆ·æµæ°´ç·š    


    reg [31:0] exc_cause;
    reg [31:0] exc_tval;        

    // ID/EX æµæ°´ç·šå¯„å­˜å™¨ä¸­çš„ CSR ç›¸é—œä¿¡è™Ÿ
    reg ex_is_csr, ex_is_system;
    reg [1:0] ex_csr_op;
    reg ex_csr_use_imm;
    reg [11:0] ex_csr_addr;
    reg [31:0] mem_csr_wdata;  // æ–°å¢ï¼šåœ¨MEMéšæ®µä¿å­˜CSRå¯«å…¥æ•¸æ“š

    // EX/MEM æµæ°´ç·šå¯„å­˜å™¨ä¸­çš„ CSR ç›¸é—œä¿¡è™Ÿ
    reg mem_is_csr, mem_is_system;
    reg [1:0] mem_csr_op;
    reg mem_csr_use_imm;
    reg [11:0] mem_csr_addr;

    // MEM/WB æµæ°´ç·šå¯„å­˜å™¨ä¸­çš„ CSR ç›¸é—œä¿¡è™Ÿ
    reg wb_is_csr, wb_is_system;
    reg [1:0] wb_csr_op;
    reg wb_csr_use_imm;
    reg [11:0] wb_csr_addr;    

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) div_stall_cnt <= 0;
        else if (div_stall) div_stall_cnt <= div_stall_cnt + 1;
        else div_stall_cnt <= 0;
    end    


    // 1. åµæ¸¬ CPU æ˜¯å¦æ­£åœ¨é€²è¡Œ UART è³‡æ–™è®€å–
    wire uart_read_ack = (mem_alu_result == 32'h10000000) && mem_is_load && mem_valid;

    // åˆ¤å®šç›®å‰ MEM éšæ®µçš„ä½å€æ˜¯å¦å±¬æ–¼ UART ç¯„åœ
    wire mem_at_uart_status = (mem_alu_result == 32'h10000004);

    // ğŸ† è®€å–ç¢ºèªé‚è¼¯ (Read Ack)
    // æ¢ä»¶ï¼š1.ä½å€åœ¨è³‡æ–™æš«å­˜å™¨ 2.æ˜¯ä¸€æ¢è¼‰å…¥æŒ‡ä»¤ (LOAD) 3.è©²æµæ°´ç·šéšæ®µæŒ‡ä»¤æœ‰æ•ˆ

    // UART RX æ¨¡çµ„å¯¦ä¾‹åŒ–
    // ğŸ† 1. å®šç¾©æ¸¬è©¦æ¨¡å¼å¯„å­˜å™¨
    reg tx_test_en;
    reg rx_test_en;


    // ğŸ† 2. å¯¦ä½œ RX çš„è·¯å¾‘å¤šå·¥å™¨ (MUX)
    // å¦‚æœé€²å…¥æ¸¬è©¦æ¨¡å¼ï¼ŒRX è¨Šè™Ÿç›´æ¥æŠ“ TX çš„è¼¸å‡º
    wire final_rx_i = (rx_test_en) ? uart_tx_o : uart_rx_i;


    wire [7:0] uart_rx_data;
    wire       uart_rx_ready;

    uart_rx #(
        .CLK_FREQ(100000000), 
        .BAUD_RATE(1152000) // ğŸ† é€™è£¡è¦è·Ÿä½ ä¹‹å‰æ—¥èªŒçš„ 1152000 ä¸€è‡´
    ) u_uart_rx (
        .clk(clk),
        .rst_n(rst_n),
        .rx_i(final_rx_i),
        .read_en_i(uart_read_ack), // ğŸ† ç•¶è®€å–æˆåŠŸæ™‚ï¼Œè‡ªå‹•é€šçŸ¥æ¨¡çµ„æ¸…é™¤ Ready
        .data_o(uart_rx_data),
        .ready_o(uart_rx_ready)
    );    


    // --- IF Stage ---

    // =============================================================================
    // ğŸ† å„ªåŒ–ï¼šä¸‹ä¸€è·³ PC é¸æ“‡å™¨ (PC Next Multiplexer)
    // =============================================================================

    assign pc_next = (ex_take_branch) ? ex_target_pc : // ğŸ¥‡ æœ€é«˜å„ªå…ˆï¼šEX éšæ®µç¢ºå®šçš„è·³è½‰/åˆ†æ”¯
                     (exc_taken)      ? mtvec        : // ğŸ¥ˆ æ¬¡è¦å„ªå…ˆï¼šä¾‹å¤–æˆ–ä¸­æ–·è·³è½‰è‡³ mtvec
                     (mret_taken)     ? mepc         : // ğŸ¥‰ ç¬¬ä¸‰å„ªå…ˆï¼šå¾ä¸­æ–·è¿”å›è‡³ mepc
                    (pc + 4);                          // é è¨­ï¼šæ­£å¸¸åŸ·è¡Œä¸‹ä¸€æ¢æŒ‡ä»¤

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) pc <= 0;
        else if (!stall) pc <= pc_next;
    end

    wire [31:0] rom_data_out;

    rom u_rom ( .addr(pc), 
                .inst(if_inst),
                .data_addr(mem_alu_result),  // æ•¸æ“šè®€å–åœ°å€
                .data_out(rom_data_out)      // æ•¸æ“šè®€å–è¼¸å‡º
    );

    // --- ID Stage ---
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n || flush) begin 
            id_pc <= 0;
            id_inst <= 32'h00000013; 
            id_valid <= 1'b0; // ğŸ† Flush æ™‚æ¸…é™¤æœ‰æ•ˆä½
        end else if (!stall) begin 
            id_pc <= pc;
            id_inst <= if_inst;
            id_valid <= 1'b1; // ğŸ† å–æŒ‡æˆåŠŸ
        end
    end

    decoder u_decoder (
        .inst(id_inst), .rs1_addr(id_rs1_addr), .rs2_addr(id_rs2_addr), .rd_addr(id_rd_addr),
        .reg_wen(id_reg_wen), .is_store(id_is_store), .is_load(id_is_load), 
        .is_jal(id_is_jal), .is_jalr(id_is_jalr), .funct3(id_funct3), 
        .alu_op(id_alu_op), .alu_src_b(id_alu_src_b), .imm(id_imm), .is_lui(id_is_lui), .is_auipc(id_is_auipc),
        .is_branch(id_is_branch), .is_m_ext_o(id_is_m_ext),
        // ğŸ† æ–°å¢ CSR è¼¸å‡º
        .is_csr(is_csr),
        .is_system(is_system),
        .csr_op_type(csr_op_type),
        .csr_use_imm(csr_use_imm),
        .csr_addr(csr_addr)
    );

    assign id_is_csr = is_csr;
    assign id_csr_op = csr_op_type;
    assign id_csr_use_imm = csr_use_imm;
    assign id_csr_addr = csr_addr;   

    wire timer_irq_trigger = mstatus_mie && mie_reg[7] && timer_int_raw;

    // ğŸ† ä¿®æ­£ï¼šæ±ºå®šæ­£ç¢ºçš„ Trap è¿”å›ä½å€
    // å¦‚æœ id_valid ç‚º 1ï¼Œä»£è¡¨ ID éšæ®µæœ‰æœ‰æ•ˆæŒ‡ä»¤ï¼Œè¿”å› id_pcã€‚
    // å¦‚æœ id_valid ç‚º 0 (å‰›è¢« Flush)ï¼Œä»£è¡¨æˆ‘å€‘æ‡‰è©²è¿”å›ç›®å‰æ­£åœ¨ IF éšæ®µæŠ“å–çš„ pc ä½å€ã€‚
    wire [31:0] trap_ret_pc = (id_valid) ? id_pc : pc;    

    csr_registers u_csr (
        .clk(clk), .rst_n(rst_n),
        .csr_addr(mem_csr_addr), .csr_wdata(csr_wdata), .csr_we(csr_we), .csr_op(mem_csr_op), .csr_use_imm(mem_csr_use_imm),
        .trap_in(exc_taken), .id_pc(trap_ret_pc), .id_exc_cause(exc_cause), .timer_int_raw(timer_int_raw),// ç¡¬é«”è‡ªå‹•å­˜æª” 
        .mret_taken(mret_taken), .csr_rdata(csr_rdata), .mtvec(mtvec), .mepc(mepc), .mie_reg(mie_reg), .mstatus_mie(mstatus_mie)
    );

    // 5. è™•ç†ä¾‹å¤–åŸå› 
    always @(*) begin
        if (id_is_illegal) begin
            exc_cause = 32'h00000002;  // ä¾‹å¤–ï¼šéæ³•æŒ‡ä»¤ (Cause = 2, Bit 31 = 0) [cite: 103]
            exc_tval  = id_inst;   // æŠŠéŒ¯èª¤çš„æ©Ÿå™¨ç¢¼å­˜é€² tval
        end    
        else if (is_system) begin
            case (id_inst)
                32'h00000073: begin  // ECALL
                    exc_cause = 32'h0000000B;  // ç’°å¢ƒèª¿ç”¨
                    exc_tval = 32'h0;
                end
                32'h00100073: begin  // EBREAK
                    exc_cause = 32'h00000003;  // æ–·é»
                    exc_tval = 32'h0;
                end
                default: begin
                    exc_cause = 32'h00000002;  // ä¾‹å¤–ï¼šéæ³•æŒ‡ä»¤ (Cause = 2, Bit 31 = 0) [cite: 103]
                    exc_tval = id_inst;
                end
            endcase

        end
        // ğŸ† æ–°å¢ï¼šè™•ç†è¨ˆæ™‚å™¨ä¸­æ–·
        else if (timer_int_final) begin 
            exc_cause = 32'h80000007;  // ä¸­æ–·ï¼šMachine Timer (Bit 31 = 1, Code = 7)
            exc_tval  = 32'h0;
        end 
        else begin
            exc_cause = 32'h0;
            exc_tval = 32'h0;
        end
    end    

    reg_file u_regfile (
        .clk(clk), .raddr1(id_rs1_addr), .rdata1(id_rdata1), .raddr2(id_rs2_addr), 
        .rdata2(id_rdata2), .wen(wb_reg_wen), .waddr(wb_rd_addr), .wdata(wb_write_data),
        .rst_n(rst_n)
    );

    // --- Hazard & EX Stage ---
    always @(*) begin
        stall = (ex_is_load && (ex_rd_addr != 0) && (ex_rd_addr == id_rs1_addr || ex_rd_addr == id_rs2_addr)) 
              || div_stall;
    end
    // --- EX Stage ---
    wire final_id_reg_wen = id_reg_wen || id_is_csr;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n || flush || stall) begin
            ex_pc <= 0; ex_rd_addr <= 0; ex_reg_wen <= 0; ex_mem_wen <= 0; ex_is_branch <= 0;
            ex_is_jal <= 0; ex_is_jalr <= 0; ex_is_load <= 0;
            ex_is_lui      <= 0;
            ex_is_auipc    <= 0;
            ex_alu_op      <= 4'b0; // æ¸…é™¤ ALU æ“ä½œ            
            ex_is_csr <= 1'b0;
            ex_is_system <= 1'b0;
            ex_csr_op <= 2'b0;
            ex_csr_use_imm <= 1'b0;
            ex_csr_addr <= 12'b0;  
            ex_valid <= 1'b0; // ğŸ† Stall æˆ– Flush æ™‚ï¼Œå‘å¾Œç´šå‚³éç„¡æ•ˆä¿¡è™Ÿ          
        end else begin
            ex_pc <= id_pc; ex_imm <= id_imm; ex_rd_addr <= id_rd_addr;
            ex_rs1_addr <= id_rs1_addr; ex_rs2_addr <= id_rs2_addr;
            ex_funct3 <= id_funct3; ex_alu_op <= id_alu_op; ex_alu_src_b <= id_alu_src_b;
            ex_mem_wen <= id_is_store; ex_reg_wen <= final_id_reg_wen; ex_is_load <= id_is_load;
            ex_is_jal <= id_is_jal; ex_is_jalr <= id_is_jalr; ex_is_branch <= id_is_branch;
            ex_is_lui <= id_is_lui; ex_is_auipc <= id_is_auipc; ex_rdata1 <= id_rdata1; ex_rdata2 <= id_rdata2;
            ex_is_csr <= id_is_csr;
            ex_is_system <= is_system;
            ex_csr_op <= id_csr_op;
            ex_csr_use_imm <= id_csr_use_imm;
            ex_csr_addr <= id_csr_addr;     
            ex_valid <= id_valid; // ğŸ† å‚³éæœ‰æ•ˆä½              
        end
    end

    // è¨ˆç®— MEM éšæ®µçš„å¯«å›æ•¸æ“šï¼ˆç”¨æ–¼å‰æ¨ï¼‰\\
    wire [31:0] mem_stage_data =   (mem_is_load) ? mem_final_rdata :
                                (mem_is_jal_jalr) ? mem_pc_plus_4 :
                                (mem_is_csr) ? csr_rdata_forwarded :  // CSR è®€å–æ•¸æ“š\\
                                mem_alu_result;             // ALU çµæœ\\    

    // Forwarding
    wire [31:0] fwd_rs1 = (mem_reg_wen && mem_rd_addr != 0 && mem_rd_addr == ex_rs1_addr) ? mem_stage_data  :
                         (wb_reg_wen  && wb_rd_addr  != 0 && wb_rd_addr  == ex_rs1_addr) ? wb_write_data : ex_rdata1;
    wire [31:0] fwd_rs2 = (mem_reg_wen && mem_rd_addr != 0 && mem_rd_addr == ex_rs2_addr) ? mem_stage_data  :
                         (wb_reg_wen  && wb_rd_addr  != 0 && wb_rd_addr  == ex_rs2_addr) ? wb_write_data : ex_rdata2;

    assign alu_in_a_final = (ex_is_auipc) ? ex_pc : fwd_rs1;
    assign ex_alu_in_b    = (ex_alu_src_b) ? ex_imm : fwd_rs2;
    assign rs2_data_final = fwd_rs2;

    alu u_alu (.a(alu_in_a_final), .b(ex_alu_in_b), .alu_op(ex_alu_op), .result(ex_alu_result), .zero(ex_alu_zero), .less(ex_alu_less));

    reg branch_met;
    always @(*) begin
        case (ex_funct3)
            3'b000: branch_met = ex_alu_zero;
            3'b001: branch_met = !ex_alu_zero;
            3'b100: branch_met = ex_alu_less;
            3'b101: branch_met = !ex_alu_less;
            3'b110: branch_met = ex_alu_less;
            3'b111: branch_met = !ex_alu_less;
            default: branch_met = 0;
        endcase
    end
    assign ex_take_branch = (ex_is_branch && branch_met) || ex_is_jal || ex_is_jalr;
    assign ex_target_pc   = (ex_is_jalr) ? ((fwd_rs1 + ex_imm) & ~32'h1) : (ex_pc + ex_imm);

    // --- MEM Stage ---
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            mem_alu_result <= 0;
            mem_rs2_data <= 0; mem_rd_addr <= 0; mem_pc_plus_4 <= 0;
            mem_mem_wen <= 0; mem_reg_wen <= 0; mem_is_load <= 0;
            mem_is_jal_jalr <= 0; mem_funct3 <= 0;
            mem_is_csr <= 1'b0;
            mem_is_system <= 1'b0;
            mem_csr_op <= 2'b0;
            mem_csr_use_imm <= 1'b0;
            mem_csr_addr <= 12'b0;     
            mem_valid <= 1'b0;       
        end else begin
            mem_alu_result <= ex_alu_result;
            mem_rs2_data <= rs2_data_final;
            mem_rd_addr <= ex_rd_addr; mem_pc_plus_4 <= ex_pc + 4;
            mem_mem_wen <= ex_mem_wen; mem_reg_wen <= ex_reg_wen; mem_is_load <= ex_is_load;
            mem_is_jal_jalr <= (ex_is_jal || ex_is_jalr); mem_funct3 <= ex_funct3;
            mem_is_csr <= ex_is_csr;
            mem_is_system <= ex_is_system;
            mem_csr_op <= ex_csr_op;
            mem_csr_wdata <= (ex_csr_use_imm) ? ex_imm : fwd_rs1;
            mem_csr_use_imm <= ex_csr_use_imm;
            mem_csr_addr <= ex_csr_addr;   
            mem_valid <= ex_valid; // ğŸ† å‚³éæœ‰æ•ˆä½         
        end
    end

    // ğŸ† 1. çµ±ä¸€ MMIO ä½å€è§£ç¢¼ (ç¯„åœåˆ¤æ–·)
    wire mem_is_mmio = (mem_alu_result >= 32'h10000000 && mem_alu_result < 32'h10000010);

    wire is_ram_addr = (mem_alu_result >= 32'h00010000) && (mem_alu_result <= 32'h0001FFFF);

    wire mem_is_uart_data   = (mem_alu_result == 32'h10000000); 
    wire mem_is_uart_status = (mem_alu_result == 32'h10000004); 
    wire mem_is_cycle_cnt   = (mem_alu_result == 32'h10000008); 
    wire mem_is_inst_cnt    = (mem_alu_result == 32'h1000000C); 
    
    // ğŸ† 2. å‘¨é‚Šè£ç½®å¯¦ä¾‹åŒ–
    wire [31:0] mem_ram_rdata;

    wire actual_ram_wen = mem_mem_wen && is_ram_addr;
    // åªæœ‰ä½å€ä¸åœ¨ MMIO ç¯„åœæ™‚ï¼Œæ‰å…è¨±å¯«å…¥ Data RAM [cite: 45]
    data_ram u_ram (
        .clk(clk), 
        .wen(actual_ram_wen), 
        .addr(mem_alu_result), 
        .wdata(mem_rs2_data), 
        .funct3(mem_funct3),  // ğŸ† æ–°å¢ï¼šå‚³éæ“ä½œé¡å‹
        .rdata(mem_ram_rdata)
    ); 

    // 1. å®šç¾©ã€Œç´”ç²¹çš„å¯«å…¥ä½å€è§¸ç™¼ã€è¨Šè™Ÿ (ä¸ç®¡å¯«å…¥ä»€éº¼å…§å®¹)
    wire uart_reg_write = mem_mem_wen && mem_is_uart_data && mem_valid;

    // 2. å®šç¾©ã€ŒçœŸæ­£çš„ 8-bit è³‡æ–™ç™¼é€ã€è¨Šè™Ÿ (åªæœ‰åœ¨æ¸¬è©¦ä½å…ƒç‚º 0 æ™‚æ‰ç™¼é€)
    wire uart_real_tx_en = uart_reg_write && (mem_rs2_data[31:30] == 2'b00);

    // ğŸ† ä¿®æ”¹ 3ï¼šæ›´æ–°æ¸¬è©¦æš«å­˜å™¨çš„æ™‚æ©Ÿ (æ”¹ç”¨ uart_reg_write)
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            tx_test_en <= 1'b0;
            rx_test_en <= 1'b0;
        end else if (uart_reg_write) begin // ğŸš€ é€™è£¡ä¸èƒ½éæ¿¾ Bit 30/31ï¼Œå¦å‰‡è¨­å®šä¸é€²å»ï¼
            tx_test_en <= mem_rs2_data[31]; 
            rx_test_en <= mem_rs2_data[30]; 
        end
    end    

    uart_tx #(  .CLK_FREQ(100000000),
                .BAUD_RATE(1152000)  // ğŸ† æ–°å¢é€™è¡Œï¼Œèˆ‡ tb_top.v ä¸€è‡´
    ) u_uart(
        .clk(clk), .rst_n(rst_n), 
        .data_i(mem_rs2_data[7:0]), .valid_i(uart_real_tx_en), 
        .busy_o(uart_busy), .tx_o(uart_tx_o), .test_mode_i(tx_test_en)
    ); 

    // ğŸ† 3. æ•ˆèƒ½è¨ˆæ•¸å™¨ç´¯åŠ é‚è¼¯ (åªä¿ç•™ä¸€çµ„)
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin 
            cycle_cnt <= 0; inst_cnt  <= 0; 
        end else begin 
            cycle_cnt <= cycle_cnt + 1;
            // ğŸ† æœ€çµ‚åš´è¬¹åˆ¤æ–·ï¼šåªæœ‰æˆåŠŸåˆ°é” WB éšæ®µä¸”æœ‰æ•ˆä½ç‚ºé«˜çš„æŒ‡ä»¤æ‰è¨ˆæ•¸
            if (wb_valid) begin

                inst_cnt <= inst_cnt + 1;
            end
        end
    end



    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            mtimecmp <= 64'hFFFFFFFF_FFFFFFFF; // é è¨­è¨­ç‚ºæœ€å¤§å€¼ï¼Œé˜²æ­¢ä¸€å•Ÿå‹•å°±ä¸­æ–·
        end else if (mem_mem_wen && mem_valid) begin // ğŸ† åªæœ‰åœ¨ Store æŒ‡ä»¤æœ‰æ•ˆæ™‚å¯«å…¥
            if (mem_is_mtimecmp_l)
                mtimecmp[31:0]  <= mem_rs2_data;
            else if (mem_is_mtimecmp_h)
                mtimecmp[63:32] <= mem_rs2_data;
        end
    end    

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) 
            mtime <= 64'b0;
        else 
            mtime <= mtime + 1'b1; // æ¯å€‹æ™‚é˜é€±æœŸåŠ  1
    end

    // ğŸ† 4. è®€å–è³‡æ–™å¤šå·¥å™¨ (æ±ºå®š CPU è®€åˆ°ä»€éº¼)
    reg [31:0] mem_final_rdata;
    assign is_rom_data_access = (mem_alu_result >= 32'h00000000 && mem_alu_result < 32'h00010000);

    always @(*) begin
        if (mem_is_uart_status) begin
            mem_final_rdata = {30'b0, uart_rx_ready, uart_busy};
        end else if (mem_alu_result == 32'h10000000) begin
            mem_final_rdata = {24'b0, uart_rx_data}; 
        end else if (mem_alu_result == 32'h10000008) begin
            mem_final_rdata = mtime[31:0];
        end
        // ğŸ† è®€å– mtime é«˜ 32 ä½å…ƒ (0x1000000C)
        else if (mem_alu_result == 32'h1000000C) begin
            mem_final_rdata = mtime[63:32];
        end else if (mem_alu_result == 32'h10000010) begin // mtimecmp_l
            mem_final_rdata = mtimecmp[31:0];
        end else if (mem_alu_result == 32'h10000014) begin // mtimecmp_h
            mem_final_rdata = mtimecmp[63:32];
        end else if (mem_is_csr) begin                   
            mem_final_rdata = csr_rdata; // ğŸ† é—œéµï¼šæŠŠ CSR å€¼æ”¾é€²ä¾†            
        end else if (is_rom_data_access && !mem_mem_wen) begin
            // ğŸ† å¾ ROM è®€å–æ•¸æ“šï¼ˆåªè®€ï¼‰
            // æ³¨æ„ï¼šROM è¿”å›æ•´å€‹å­—ï¼Œéœ€è¦æ ¹æ“šåœ°å€åç§»å’Œ funct3 é¸æ“‡æ­£ç¢ºçš„å­—ç¯€
            case (mem_funct3)
                3'b000: begin // LB
                    case (mem_alu_result[1:0])
                        2'b00: mem_final_rdata = {{24{rom_data_out[7]}},  rom_data_out[7:0]};
                        2'b01: mem_final_rdata = {{24{rom_data_out[15]}}, rom_data_out[15:8]};
                        2'b10: mem_final_rdata = {{24{rom_data_out[23]}}, rom_data_out[23:16]};
                        2'b11: mem_final_rdata = {{24{rom_data_out[31]}}, rom_data_out[31:24]};
                    endcase
                end
                3'b001: begin // LH
                    case (mem_alu_result[1])
                        1'b0: mem_final_rdata = {{16{rom_data_out[15]}}, rom_data_out[15:0]};
                        1'b1: mem_final_rdata = {{16{rom_data_out[31]}}, rom_data_out[31:16]};
                    endcase
                end
                3'b010: begin // LW
                    mem_final_rdata = rom_data_out;
                end
                3'b100: begin // LBU
                    case (mem_alu_result[1:0])
                        2'b00: mem_final_rdata = {24'b0, rom_data_out[7:0]};
                        2'b01: mem_final_rdata = {24'b0, rom_data_out[15:8]};
                        2'b10: mem_final_rdata = {24'b0, rom_data_out[23:16]};
                        2'b11: mem_final_rdata = {24'b0, rom_data_out[31:24]};
                    endcase
                end
                3'b101: begin // LHU
                    case (mem_alu_result[1])
                        1'b0: mem_final_rdata = {16'b0, rom_data_out[15:0]};
                        1'b1: mem_final_rdata = {16'b0, rom_data_out[31:16]};
                    endcase
                end
                default: mem_final_rdata = rom_data_out;
            endcase
        end else begin
            // ğŸ† å¾ RAM è®€å–ï¼ˆdata_ram å·²è™•ç†ï¼‰
            mem_final_rdata = mem_ram_rdata;
        end
    end    

    // --- WB Stage ---
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            wb_ram_rdata <= 0; wb_alu_result <= 0; wb_rd_addr <= 0; wb_pc_plus_4 <= 0;
            wb_reg_wen <= 0; wb_is_load <= 0; wb_is_jal_jalr <= 0; 
            wb_is_csr <= 1'b0;
            wb_is_system <= 1'b0;
            wb_csr_op <= 2'b0;
            wb_csr_use_imm <= 1'b0;
            wb_csr_addr <= 12'b0;    
            wb_valid  <= 1'b0;      
        end else begin
            wb_ram_rdata <= mem_final_rdata; wb_alu_result <= mem_alu_result; 
            wb_rd_addr <= mem_rd_addr; wb_pc_plus_4 <= mem_pc_plus_4;
            wb_reg_wen <= mem_reg_wen; wb_is_load <= mem_is_load;
            wb_is_jal_jalr <= mem_is_jal_jalr; 
            wb_is_csr <= mem_is_csr;
            wb_is_system <= mem_is_system;
            wb_csr_op <= mem_csr_op;
            wb_csr_use_imm <= mem_csr_use_imm;
            wb_csr_addr <= mem_csr_addr;   
            wb_valid <= mem_valid; // ğŸ† å‚³éæœ‰æ•ˆä½         
        end
    end

    wire [31:0] csr_rdata_forwarded = (mem_is_csr && csr_we && mem_csr_addr == wb_csr_addr) ? csr_wdata : csr_rdata;

    assign wb_write_data = (wb_is_jal_jalr) ? wb_pc_plus_4 : 
                        (wb_is_load || wb_is_csr) ? wb_ram_rdata : 
                        wb_alu_result;

    // 5. CSR å¯«å…¥æ•¸æ“šé¸æ“‡
    assign csr_wdata = mem_csr_wdata;
    // CSRå¯«ä½¿èƒ½é‚è¼¯ä¿®æ­£
    // CSRRW/CSRRWI (op=00): ç¸½æ˜¯å¯«å…¥
    // CSRRS/CSRRSI (op=01): ç•¶rs1/imm != 0æ™‚å¯«å…¥
    // CSRRC/CSRRCI (op=10): ç•¶rs1/imm != 0æ™‚å¯«å…¥
    wire csr_write_always = (mem_csr_op == 2'b00);
    wire csr_write_set    = (mem_csr_op == 2'b01) && (|csr_wdata);
    wire csr_write_clear  = (mem_csr_op == 2'b10) && (|csr_wdata);
    
    assign csr_we = mem_is_csr && (csr_write_always || csr_write_set || csr_write_clear);



endmodule