library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity Comparator is
	port( clk : in std_logic;
			bestreaction : in std_logic_vector(15 downto 0);
			player : in std_logic_vector(3 downto 0);
			bestplayer : out std_logic_vector(3 downto 0);
			draw	: out std_logic;
			reaction : in std_logic_vector(15 downto 0);
			reactionout : out std_logic_vector(15 downto 0));

end Comparator;

architecture Behav of Comparator is
	signal s_reactionout : std_logic_vector(15 downto 0);
	
	
	process(clk)
	begin
		if(reaction < bestreaction) then
			s_reactionout <= reaction;
			bestplayer <= s_player;
			draw <= '0';
		elsif(t_reacbest = t_reac) then
			draw <= '1';
		else
			draw <= '0';
		end if;