# user-defined-primitives
Verilog Design that defines a UDP for a 4:1 Multiplexer and UDP for D flip flop.
