// Seed: 4114279630
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    output wor id_7,
    input tri1 id_8
);
  assign id_7 = id_8;
  assign id_2 = id_4;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri id_2,
    output wand id_3,
    input tri0 id_4,
    output wand id_5,
    input wire id_6,
    input wor id_7,
    input wor id_8,
    input supply1 id_9,
    input tri id_10,
    output supply1 id_11,
    input supply0 id_12,
    input wor id_13,
    input wire id_14,
    output supply0 id_15,
    output wor id_16,
    input tri0 id_17,
    input tri0 id_18,
    output supply1 id_19,
    input tri1 id_20,
    input uwire id_21,
    input tri id_22,
    output tri0 id_23,
    output tri id_24,
    output logic id_25,
    input wire id_26,
    input tri0 id_27,
    output tri1 id_28,
    output wire id_29,
    input wand id_30,
    output tri id_31,
    input tri id_32
);
  initial begin : LABEL_0
    id_25 <= 1;
  end
  module_0 modCall_1 (
      id_19,
      id_29,
      id_24,
      id_15,
      id_9,
      id_10,
      id_6,
      id_5,
      id_26
  );
  assign modCall_1.id_4 = 0;
endmodule
