# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave_impl_42/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave_impl_42/precision.log.suppressed
# Info: [9552]: Activated implementation lab3_fetch_behave_impl_42 in project C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave.psp.
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s200ft256".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_behave.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave_impl_42.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.lab3_fetch(behave){generic map (width => 32)}: Pre-processing...
# Info: [44523]: Root Module CAD_lib.lab3_fetch(behave){generic map (width => 32)}: Compiling...
# Warning: [45702]: "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_behave.vhd", line 34: Initial value for get_sum[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 73.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave_impl_42.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave_impl_42.
# Info: [20013]: Precision will use 2 processor(s).
# Info: [15002]: Optimizing design view:.cad_lib.lab3_fetch.behave
# Info: [8010]: Gated clock transformations: Begin...
# Info: [8010]: Gated clock transformations: End...
# Info: [8053]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave_impl_42/lab3_fetch.edf.
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave_impl_42/lab3_fetch.ucf.
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.7 s secs.
# Info: [11020]: Overall running time for synthesis: 0.5 s secs.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/hds/precision.tcl
# COMMAND: report_area C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave_impl_42/lab3_fetch_area.rep -cell_usage
report_area C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/lab3_fetch_behave_impl_42/lab3_fetch_area.rep -cell_usage
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab3_fetch_behave_impl_42.
