//
// File created by:  ncxlmode
// Do not modify this file
//
-XLMODE
./INCA_libs/irun.lnx8664.15.10.nc
-RUNMODE
-VFILE
/mnt/class_data/ecec571-f2015/PDKs/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Verilog/NangateOpenCellLibrary.v
/home/njs82@drexel.edu/ECEC472/NCSU_FreePDK45/shift_reg_run1/testfixture.template
/mnt/class_data/ecec472_572/group8/cadence/digital/shift_reg/functional/verilog.v
ihnl/cds0/netlist
-NOSTDOUT
-NOCOPYRIGHT
-neverwarn
-nostdout
-nocopyright
-CDSLIB
./INCA_libs/irun.lnx8664.15.10.nc/cdsrun.lib
-HDLVAR
./INCA_libs/irun.lnx8664.15.10.nc/hdlrun.var
-MESSAGES
-UPDATE
-XLLIBSTORE
./INCA_libs/irun.lnx8664.15.10.nc/xllibs
-ALLOWUNBOUND
