/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_tc_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 9:55p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:08:02 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_tc_0.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 9:55p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_TC_0_H__
#define BCHP_TC_0_H__

/***************************************************************************
 *TC_0 - TC registers 0
 ***************************************************************************/
#define BCHP_TC_0_control_0                      0x4e10000 /* Channel Configuration */
#define BCHP_TC_0_control_1                      0x4e10001 /* Channel Configuration */
#define BCHP_TC_0_control_2                      0x4e10002 /* Channel Configuration */
#define BCHP_TC_0_reset_control                  0x4e10003 /* Soft Reset Control */
#define BCHP_TC_0_rf_burst_lead                  0x4e10004 /* RF Burst Signal Lead Time */
#define BCHP_TC_0_rf_burst_lag                   0x4e10005 /* RF Burst Signal Lag Time */
#define BCHP_TC_0_rf_burst_spare                 0x4e10006 /* RF Burst Spare Register */
#define BCHP_TC_0_inactive_codes                 0x4e10007 /* Inactive Codes Control (Jethro-Lite) */
#define BCHP_TC_0_codes_per_ms                   0x4e10008 /* SCDMA Codes per Minislot */
#define BCHP_TC_0_spr_intvl_per_frame            0x4e10009 /* SCDMA Spreading Intervals per Frame */
#define BCHP_TC_0_hopper_seed                    0x4e1000a /* SCDMA Spreader Code Hopper Seed */
#define BCHP_TC_0_scr_prbs_cfg                   0x04e1000c /* Scrambler Generator Polynomial Configuration */
#define BCHP_TC_0_active_codes                   0x4e10010 /* SCDMA Number of Active Codes */
#define BCHP_TC_0_num_ms_per_frame               0x4e10011 /* SCDMA Number of Minislots per Frame */
#define BCHP_TC_0_num_sym_per_ms                 0x4e10012 /* SCDMA Number of Symbols per Minislot */
#define BCHP_TC_0_spreader_status                0x4e10014 /* Spreader Code Hopper Status */
#define BCHP_TC_0_misr_rdback                    0x4e10016 /* MISR Readback Signature */
#define BCHP_TC_0_sequence_number_status         0x4e10018 /* Prepend Sequence Number Status */
#define BCHP_TC_0_timing_control_irq_status      0x4e1001a /* Timing Control Irq Status */
#define BCHP_TC_0_timing_control_irq_mask        0x4e1001c /* Timing Control Irq Mask */
#define BCHP_TC_0_babble_control_slop            0x4e1001e /* Babble Control Slop */
#define BCHP_TC_0_reserved_20_23                 0x04e10020 /* Reserved Space */
#define BCHP_TC_0_diag_port_cntrl                0x04e10024 /* Diagnostic Port Control */
#define BCHP_TC_0_trc_insync_status              0x04e10028 /* TRC InSync Status */
#define BCHP_TC_0_diag_port_rdback               0x04e1002c /* Diagnostic Port Read Back */
#define BCHP_TC_0_test_module_cntrl              0x4e10030 /* Test Module Control (pattern select, enable) */
#define BCHP_TC_0_tm_spare8                      0x4e10031 /* Test Module Spare8 */
#define BCHP_TC_0_tm_burst_len_in_ms             0x4e10032 /* Test Module Burst Length in MS */
#define BCHP_TC_0_tm_dead_time_in_ms             0x4e10033 /* Test Module Dead Time Between Burst in MS */
#define BCHP_TC_0_tm_pay_len_in_bytes            0x4e10034 /* Test Module Payload Length in Bytes */
#define BCHP_TC_0_tm_adv_time_in_ms              0x4e10036 /* Test Module Advance Time in MS */
#define BCHP_TC_0_tm_spare8_1                    0x4e10037 /* Test Module Spare8 */
#define BCHP_TC_0_tm_pattern_1                   0x4e10038 /* Test Module Pattern 1 Register */
#define BCHP_TC_0_tm_pattern_2                   0x4e1003a /* Test Module Pattern 2 Register */
#define BCHP_TC_0_tm_pattern_3                   0x4e1003c /* Test Module Pattern 3 Register */
#define BCHP_TC_0_tm_num_burst_to_xmit           0x4e1003e /* Test Module Number of Burst to Transmit */
#define BCHP_TC_0_tm_override_test               0x4e1003f /* Srambler Seed and Diff Encoding Test Override */
#define BCHP_TC_0_reserved_40_43                 0x04e10040 /* Reserved Space */
#define BCHP_TC_0_reserved_44_47                 0x04e10044 /* Reserved Space */
#define BCHP_TC_0_reserved_48_4B                 0x04e10048 /* Reserved Space */
#define BCHP_TC_0_reserved_4C_4F                 0x04e1004c /* Reserved Space */
#define BCHP_TC_0_acl_control                    0x4e10050 /* SCDMA Active Code List (ACL) Control */
#define BCHP_TC_0_acl_spare_1                    0x4e10051 /* SCDMA ACL SPARE 1 */
#define BCHP_TC_0_acl_sm_status                  0x4e10052 /* SCDMA ACL SM Status */
#define BCHP_TC_0_acl_nhc_m1                     0x4e10053 /* SCDMA ACL Number of Hopped Codes Minus 1 */
#define BCHP_TC_0_acl_hops_per_frame             0x4e10054 /* SCDMA ACL Hops per Frame (Code Hopper Mode 2) */
#define BCHP_TC_0_acl_hops_per_intrvl            0x4e10056 /* SCDMA ACL Hops per Interval (Code Hopper Mode 2) */
#define BCHP_TC_0_acl_irq_status                 0x4e10058 /* SCDMA ACL Interrupt Status */
#define BCHP_TC_0_acl_irq_mask                   0x4e10059 /* SCDMA ACL Interrupt Mask */
#define BCHP_TC_0_acl_spare_2                    0x4e1005a /* SCDMA ACL SPARE 2 */
#define BCHP_TC_0_acl_ram                        0x4e1005b /* SCDMA ACL RAM Contents */
#define BCHP_TC_0_acl_vector                     0x04e1005c /* SCDMA ACL 128-bit Vector */
#define BCHP_TC_0_minislot_frame_size            0x04e10060 /* Minislot and Frame Size */
#define BCHP_TC_0_mac_advance_time               0x04e10064 /* MAC Advance Time */
#define BCHP_TC_0_framer_advance_time            0x04e10068 /* SCDMA Framer Advance Time */
#define BCHP_TC_0_tim_cntrl                      0x04e1006c /* Timing Control ( Dump Counter, Range Adj, Control ) */
#define BCHP_TC_0_irq_status                     0x04e10070 /* TC Main 32-bit Interrupt Status Register */
#define BCHP_TC_0_irq_mask_cpu                   0x04e10074 /* TC Main 32-bit Interrupt Mask Register for CPU */
#define BCHP_TC_0_irq_mask_us_mac                0x04e10078 /* TC Main 32-bit Interrupt Mask Register for US MAC */
#define BCHP_TC_0_reserved_7C_7F                 0x04e1007c /* Reserved Space */
#define BCHP_TC_0_trc_cntrl_0                    0x04e10080 /* TRC Control / Configuration ( Jam Next Sync, VoIp, NCO DVD, Blk Size ) */
#define BCHP_TC_0_trc_cntrl_1                    0x04e10084 /* TRC Configuration ( k1 offset, TRC Phase Err threshold, k0, k1 ) */
#define BCHP_TC_0_reserved_88_8B                 0x04e10088 /* Reserved Space */
#define BCHP_TC_0_trc_nco_center_freq            0x04e1008c /* TRC NCO Center Frequency */
#define BCHP_TC_0_trc_ds_mstr_clk_dvd            0x04e10090 /* TRC DS Symbol and Master Clock Divider */
#define BCHP_TC_0_trc_ranging_offset             0x04e10094 /* TRC Ranging Offset */
#define BCHP_TC_0_trc_cntrl_3                    0x04e10098 /* TRC Configuration ( k0_ram_init, loop shift control ) */
#define BCHP_TC_0_reserved_9C_9F                 0x04e1009c /* TRC Reserved Space */
#define BCHP_TC_0_trc_acq_freq                   0x04e100a0 /* TRC Acquired Frequency */
#define BCHP_TC_0_trc_numof_syn_msg              0x04e100a4 /* TRC Number of Sync Messages received during estimation */
#define BCHP_TC_0_trc_status_tcom_cntrl          0x04e100a8 /* TRC Acquisition Loop Status and Telecom Control */
#define BCHP_TC_0_trc_telecom_scale              0x04e100ac /* TRC Telecom FCW Scale Value */
#define BCHP_TC_0_trc_telecom_fcw                0x04e100b0 /* TRC Telecom FCW Acquired */
#define BCHP_TC_0_reserved_B4_B7                 0x04e100b4 /* Reserved Space */
#define BCHP_TC_0_reserved_B8_BB                 0x04e100b8 /* Reserved Space */
#define BCHP_TC_0_reserved_BC_BF                 0x04e100bc /* Reserved Space */
#define BCHP_TC_0_burst_bank0_qam                0x04e10100 /* Profile 0 - QAM Settings / RS_N /  RS_T */
#define BCHP_TC_0_burst_bank0_pre                0x04e10104 /* Profile 0 - Preamble Length and Offset */
#define BCHP_TC_0_burst_bank0_scr_seed           0x04e10108 /* Profile 0 - Scrambler Seed and On / Off */
#define BCHP_TC_0_burst_bank0_interleaver_depth  0x04e1010c /* Profile 0 - Interleaver Depth */
#define BCHP_TC_0_burst_bank0_misc_settings      0x04e10110 /* Profile 0 - Sprd On, TCM On, CDMA Settings */
#define BCHP_TC_0_burst_bank0_ohslen_bbscale     0x04e10114 /* Profile 0 - Phy Overhead Symbols and Spreader Scaler */
#define BCHP_TC_0_reserved_118_11B               0x04e10118 /* Profile 0 - Reserved Space */
#define BCHP_TC_0_reserved_11C_11F               0x04e1011c /* Profile 0 - Reserved Space */
#define BCHP_TC_0_burst_bank1_qam                0x04e10120 /* Profile 1 - QAM Settings / RS_N /  RS_T */
#define BCHP_TC_0_burst_bank1_pre                0x04e10124 /* Profile 1 - Preamble Length and Offset */
#define BCHP_TC_0_burst_bank1_scr_seed           0x04e10128 /* Profile 1 - Scrambler Seed and On / Off */
#define BCHP_TC_0_burst_bank1_interleaver_depth  0x04e1012c /* Profile 1 - Interleaver Depth */
#define BCHP_TC_0_burst_bank1_misc_settings      0x04e10130 /* Profile 1 - Sprd On, TCM On, CDMA Settings */
#define BCHP_TC_0_burst_bank1_ohslen_bbscale     0x04e10134 /* Profile 1 - Phy Overhead Symbols and Spreader Scaler */
#define BCHP_TC_0_reserved_138_13B               0x04e10138 /* Profile 1 - Reserved Space */
#define BCHP_TC_0_reserved_13C_13F               0x04e1013c /* Profile 1 - Reserved Space */
#define BCHP_TC_0_burst_bank2_qam                0x04e10140 /* Profile 2 - QAM Settings / RS_N /  RS_T */
#define BCHP_TC_0_burst_bank2_pre                0x04e10144 /* Profile 2 - Preamble Length and Offset */
#define BCHP_TC_0_burst_bank2_scr_seed           0x04e10148 /* Profile 2 - Scrambler Seed and On / Off */
#define BCHP_TC_0_burst_bank2_interleaver_depth  0x04e1014c /* Profile 2 - Interleaver Depth */
#define BCHP_TC_0_burst_bank2_misc_settings      0x04e10150 /* Profile 2 - Sprd On, TCM On, CDMA Settings */
#define BCHP_TC_0_burst_bank2_ohslen_bbscale     0x04e10154 /* Profile 2 - Phy Overhead Symbols and Spreader Scaler */
#define BCHP_TC_0_reserved_158_15B               0x04e10158 /* Profile 2 - Reserved Space */
#define BCHP_TC_0_reserved_15C_15F               0x04e1015c /* Profile 2 - Reserved Space */
#define BCHP_TC_0_burst_bank3_qam                0x04e10160 /* Profile 3 - QAM Settings / RS_N /  RS_T */
#define BCHP_TC_0_burst_bank3_pre                0x04e10164 /* Profile 3 - Preamble Length and Offset */
#define BCHP_TC_0_burst_bank3_scr_seed           0x04e10168 /* Profile 3 - Scrambler Seed and On / Off */
#define BCHP_TC_0_burst_bank3_interleaver_depth  0x04e1016c /* Profile 3 - Interleaver Depth */
#define BCHP_TC_0_burst_bank3_misc_settings      0x04e10170 /* Profile 3 - Sprd On, TCM On, CDMA Settings */
#define BCHP_TC_0_burst_bank3_ohslen_bbscale     0x04e10174 /* Profile 3 - Phy Overhead Symbols and Spreader Scaler */
#define BCHP_TC_0_reserved_178_17B               0x04e10178 /* Profile 3 - Reserved Space */
#define BCHP_TC_0_reserved_17C_17F               0x04e1017c /* Profile 3 - Reserved Space */
#define BCHP_TC_0_burst_bank4_qam                0x04e10180 /* Profile 4 - QAM Settings / RS_N /  RS_T */
#define BCHP_TC_0_burst_bank4_pre                0x04e10184 /* Profile 4 - Preamble Length and Offset */
#define BCHP_TC_0_burst_bank4_scr_seed           0x04e10188 /* Profile 4 - Scrambler Seed and On / Off */
#define BCHP_TC_0_burst_bank4_interleaver_depth  0x04e1018c /* Profile 4 - Interleaver Depth */
#define BCHP_TC_0_burst_bank4_misc_settings      0x04e10190 /* Profile 4 - Sprd On, TCM On, CDMA Settings */
#define BCHP_TC_0_burst_bank4_ohslen_bbscale     0x04e10194 /* Profile 4 - Phy Overhead Symbols and Spreader Scaler */
#define BCHP_TC_0_reserved_198_19B               0x04e10198 /* Profile 4 - Reserved Space */
#define BCHP_TC_0_reserved_19C_19F               0x04e1019c /* Profile 4 - Reserved Space */
#define BCHP_TC_0_burst_bank5_qam                0x04e101a0 /* Profile 5 - QAM Settings / RS_N /  RS_T */
#define BCHP_TC_0_burst_bank5_pre                0x04e101a4 /* Profile 5 - Preamble Length and Offset */
#define BCHP_TC_0_burst_bank5_scr_seed           0x04e101a8 /* Profile 5 - Scrambler Seed and On / Off */
#define BCHP_TC_0_burst_bank5_interleaver_depth  0x04e101ac /* Profile 5 - Interleaver Depth */
#define BCHP_TC_0_burst_bank5_misc_settings      0x04e101b0 /* Profile 5 - Sprd On, TCM On, CDMA Settings */
#define BCHP_TC_0_burst_bank5_ohslen_bbscale     0x04e101b4 /* Profile 5 - Phy Overhead Symbols and Spreader Scaler */
#define BCHP_TC_0_reserved_1B8_1BB               0x04e101b8 /* Profile 5 - Reserved Space */
#define BCHP_TC_0_reserved_1BC_1BF               0x04e101bc /* Profile 5 - Reserved Space */
#define BCHP_TC_0_burst_bank6_qam                0x04e101c0 /* Profile 6 - QAM Settings / RS_N /  RS_T */
#define BCHP_TC_0_burst_bank6_pre                0x04e101c4 /* Profile 6 - Preamble Length and Offset */
#define BCHP_TC_0_burst_bank6_scr_seed           0x04e101c8 /* Profile 6 - Scrambler Seed and On / Off */
#define BCHP_TC_0_burst_bank6_interleaver_depth  0x04e101cc /* Profile 6 - Interleaver Depth */
#define BCHP_TC_0_burst_bank6_misc_settings      0x04e101d0 /* Profile 6 - Sprd On, TCM On, CDMA Settings */
#define BCHP_TC_0_burst_bank6_ohslen_bbscale     0x04e101d4 /* Profile 6 - Phy Overhead Symbols and Spreader Scaler */
#define BCHP_TC_0_reserved_1D8_1DB               0x04e101d8 /* Profile 6 - Reserved Space */
#define BCHP_TC_0_reserved_1DC_1DF               0x04e101dc /* Profile 6 - Reserved Space */
#define BCHP_TC_0_burst_bank7_qam                0x04e101e0 /* Profile 7 - QAM Settings / RS_N /  RS_T */
#define BCHP_TC_0_burst_bank7_pre                0x04e101e4 /* Profile 7 - Preamble Length and Offset */
#define BCHP_TC_0_burst_bank7_scr_seed           0x04e101e8 /* Profile 7 - Scrambler Seed and On / Off */
#define BCHP_TC_0_burst_bank7_interleaver_depth  0x04e101ec /* Profile 7 - Interleaver Depth */
#define BCHP_TC_0_burst_bank7_misc_settings      0x04e101f0 /* Profile 7 - Sprd On, TCM On, CDMA Settings */
#define BCHP_TC_0_burst_bank7_ohslen_bbscale     0x04e101f4 /* Profile 7 - Phy Overhead Symbols and Spreader Scaler */
#define BCHP_TC_0_reserved_1F8_1FB               0x04e101f8 /* Profile 7 - Reserved Space */
#define BCHP_TC_0_reserved_1FC_1FF               0x04e101fc /* Profile 7 - Reserved Space */
#define BCHP_TC_0_burst_bank8_qam                0x04e10200 /* Profile 8 - QAM Settings / RS_N /  RS_T */
#define BCHP_TC_0_burst_bank8_pre                0x04e10204 /* Profile 8 - Preamble Length and Offset */
#define BCHP_TC_0_burst_bank8_scr_seed           0x04e10208 /* Profile 8 - Scrambler Seed and On / Off */
#define BCHP_TC_0_burst_bank8_interleaver_depth  0x04e1020c /* Profile 8 - Interleaver Depth */
#define BCHP_TC_0_burst_bank8_misc_settings      0x04e10210 /* Profile 8 - Sprd On, TCM On, CDMA Settings */
#define BCHP_TC_0_burst_bank8_ohslen_bbscale     0x04e10214 /* Profile 8 - Phy Overhead Symbols and Spreader Scaler */
#define BCHP_TC_0_reserved_218_21B               0x04e10218 /* Profile 8 - Reserved Space */
#define BCHP_TC_0_reserved_21C_21F               0x04e1021c /* Profile 8 - Reserved Space */
#define BCHP_TC_0_preamble_ram                   0x04e10240 /* Preamble RAM Super-String (Adrs 0x240 - 0x2FF ) */
#define BCHP_TC_0_aux_control_0                  0x4e10300 /* Miscellaneous controls for the TC */
#define BCHP_TC_0_aux_control_1                  0x4e10301 /* K0 RAM Enable, RF Burst Enable, Misc Controls */
#define BCHP_TC_0_aux_control_2                  0x4e10302 /* Auxiliary Control Word 2 (Aux Diag Control) */
#define BCHP_TC_0_aux_control_3                  0x4e10303 /* Auxiliary Control Word 3 (Aux Reset Control) */
#define BCHP_TC_0_aux_us_phy_if_cntrl            0x4e10304 /* US Phy Interface Control */
#define BCHP_TC_0_aux_snapshot_limits            0x4e10305 /* Snasphot Future and Past Limits */
#define BCHP_TC_0_aux_tim_cntrl                  0x4e10306 /* Aux Timing Control (Catchup, Check and Jam Regfile) */
#define BCHP_TC_0_aux_fine_timing_adj            0x4e10307 /* TIM Fine Timing Adjustment */
#define BCHP_TC_0_pulse_lost_period              0x4e10308 /* Pulse Lost Period */
#define BCHP_TC_0_mac_ms_size                    0x4e1030a /* MAC Minislot Size */
#define BCHP_TC_0_trc_clk_diff                   0x04e1030c /* TRC Clock Comparator Difference */
#define BCHP_TC_0_aux_status                     0x04e10310 /* Auxiliary Status Word (TC pipe empty, TIM Status) */
#define BCHP_TC_0_aux_irq_status                 0x4e10314 /* Auxiliary Interrupt Status Register (2nd-Tier IRQ) */
#define BCHP_TC_0_aux_irq_mask                   0x4e10316 /* Auxiliary Interrupt Mask Register */
#define BCHP_TC_0_snapshot_timestamp_regf        0x04e10318 /* Snapshot Timestamp Reg File */
#define BCHP_TC_0_snapshot_minislot_regf         0x04e1031c /* Snapshot Minislot Reg File */
#define BCHP_TC_0_snapshot_frame_regf            0x4e10320 /* Snapshot Frame Number Reg File */
#define BCHP_TC_0_trc_clk_comp_threshold         0x4e10321 /* TRC Clock Comparator Threshold */
#define BCHP_TC_0_tm_lfsr_cntrl                  0x4e10322 /* Test Module LFSR Control */
#define BCHP_TC_0_reserved_323                   0x4e10323 /* Reserved Space 0x323 */
#define BCHP_TC_0_diag_mask                      0x04e10324 /* Diagnostic Mask for Diag IRQ */
#define BCHP_TC_0_aux_config                     0x04e10328 /* Code Hopper Mode 1 Enable */
#define BCHP_TC_0_ucd_timestamp                  0x04e1032c /* UCD TimeStamp */
#define BCHP_TC_0_ucd_minislot                   0x04e10330 /* UCD Minislot */
#define BCHP_TC_0_ucd_frame_num                  0x4e10334 /* UCD Frame Number */
#define BCHP_TC_0_diag_trigger                   0x4e10335 /* Diagnostic Interface S/W Trigger */
#define BCHP_TC_0_drift_adj_acc                  0x04e10338 /* Drift Adjustment Accumulator */
#define BCHP_TC_0_sys_ms_count                   0x04e1033c /* System Minislot Count */
#define BCHP_TC_0_sys_tstmp_count                0x04e10340 /* System TimeStamp Count */
#define BCHP_TC_0_inst_map_lead_time             0x04e10344 /* Instantaneous Map Lead Time */
#define BCHP_TC_0_min_map_lead_time              0x04e10348 /* Minimum Map Lead Time */
#define BCHP_TC_0_avg_map_lead_time              0x04e1034c /* Average Map Lead Time */
#define BCHP_TC_0_brst_len_in_symbols            0x04e10350 /* Output Burst Length in Symbols */
#define BCHP_TC_0_brst_len_count                 0x4e10355 /* Output Burst Length 4-bit Counter */
#define BCHP_TC_0_brst_len_in_ms                 0x4e10356 /* Output Burst Length in Minislots */
#define BCHP_TC_0_brst_len_in_frames             0x4e10357 /* Output Burst Length in Frames */
#define BCHP_TC_0_mlt_above_below_counts         0x04e10358 /* Map Lead Time Above and Below Threshold Counts */
#define BCHP_TC_0_mac_la_advance_time            0x04e10360 /* MAC Look Ahead Advance Time */
#define BCHP_TC_0_mlt_threshold                  0x04e10364 /* Map Lead Time Threshold */
#define BCHP_TC_0_mlt_control                    0x04e10368 /* Map Lead Time Control (Look Ahead Logic Enable / Counters Jammed) */
#define BCHP_TC_0_mlt_above_below_thresh         0x04e1036c /* Map Lead Time Above and Below Threshold and Sample Size */

/***************************************************************************
 *control_0 - Channel Configuration
 ***************************************************************************/
/* TC_0 :: control_0 :: Bit_Reversal [07:07] */
#define BCHP_TC_0_control_0_Bit_Reversal_MASK                      0x80
#define BCHP_TC_0_control_0_Bit_Reversal_SHIFT                     7
#define BCHP_TC_0_control_0_Bit_Reversal_Bit_Reversal_Disabled     0
#define BCHP_TC_0_control_0_Bit_Reversal_Bit_Reversal_Enabled      1

/* TC_0 :: control_0 :: RS_Poly_Sel [06:06] */
#define BCHP_TC_0_control_0_RS_Poly_Sel_MASK                       0x40
#define BCHP_TC_0_control_0_RS_Poly_Sel_SHIFT                      6
#define BCHP_TC_0_control_0_RS_Poly_Sel_DOCSIS_PG_POLYNOMIAL_USED  0
#define BCHP_TC_0_control_0_RS_Poly_Sel_StarVue_PG_POLYNOMIAL_USED 1

/* TC_0 :: control_0 :: SR [05:05] */
#define BCHP_TC_0_control_0_SR_MASK                                0x20
#define BCHP_TC_0_control_0_SR_SHIFT                               5
#define BCHP_TC_0_control_0_SR_No_Registers_are_shadowed           0
#define BCHP_TC_0_control_0_SR_Predefined_Registers_are_shadowed   1

/* TC_0 :: control_0 :: SCR_INV_PRBS [04:04] */
#define BCHP_TC_0_control_0_SCR_INV_PRBS_MASK                      0x10
#define BCHP_TC_0_control_0_SCR_INV_PRBS_SHIFT                     4
#define BCHP_TC_0_control_0_SCR_INV_PRBS_Scrambler_Output_Non_Inverted 0
#define BCHP_TC_0_control_0_SCR_INV_PRBS_Scrambler_Output_Inverted 1

/* TC_0 :: control_0 :: SYM_DS_Maps [03:03] */
#define BCHP_TC_0_control_0_SYM_DS_Maps_MASK                       0x08
#define BCHP_TC_0_control_0_SYM_DS_Maps_SHIFT                      3
#define BCHP_TC_0_control_0_SYM_DS_Maps_DVB_MAPS_NOT_USED_BY_SYM   0
#define BCHP_TC_0_control_0_SYM_DS_Maps_DVB_MAPS_USED_BY_SYM       1

/* TC_0 :: control_0 :: SYM_StarVue_En [02:02] */
#define BCHP_TC_0_control_0_SYM_StarVue_En_MASK                    0x04
#define BCHP_TC_0_control_0_SYM_StarVue_En_SHIFT                   2
#define BCHP_TC_0_control_0_SYM_StarVue_En_DOCSIS_QPSK_MAP_USED    0
#define BCHP_TC_0_control_0_SYM_StarVue_En_StarVue_QPSK_MAP_USED   1

/* TC_0 :: control_0 :: SYM_QPSK_PayScale [01:01] */
#define BCHP_TC_0_control_0_SYM_QPSK_PayScale_MASK                 0x02
#define BCHP_TC_0_control_0_SYM_QPSK_PayScale_SHIFT                1
#define BCHP_TC_0_control_0_SYM_QPSK_PayScale_QPSK_SCALE_0         0
#define BCHP_TC_0_control_0_SYM_QPSK_PayScale_QPSK_SCALE_1         1

/* TC_0 :: control_0 :: SYM_QDCTL [00:00] */
#define BCHP_TC_0_control_0_SYM_QDCTL_MASK                         0x01
#define BCHP_TC_0_control_0_SYM_QDCTL_SHIFT                        0
#define BCHP_TC_0_control_0_SYM_QDCTL_PS_DOCSIS                    0
#define BCHP_TC_0_control_0_SYM_QDCTL_PS_1                         1

/***************************************************************************
 *control_1 - Channel Configuration
 ***************************************************************************/
/* TC_0 :: control_1 :: TCM_Ret2Zero_Mode [07:07] */
#define BCHP_TC_0_control_1_TCM_Ret2Zero_Mode_MASK                 0x80
#define BCHP_TC_0_control_1_TCM_Ret2Zero_Mode_SHIFT                7
#define BCHP_TC_0_control_1_TCM_Ret2Zero_Mode_SYM_AT_END_OF_PKT    0
#define BCHP_TC_0_control_1_TCM_Ret2Zero_Mode_SYM_AFTER_LAST_RS_PAYLOAD 1

/* TC_0 :: control_1 :: MISR_SEL [06:06] */
#define BCHP_TC_0_control_1_MISR_SEL_MASK                          0x40
#define BCHP_TC_0_control_1_MISR_SEL_SHIFT                         6

/* TC_0 :: control_1 :: US_FIFO_Reset [05:05] */
#define BCHP_TC_0_control_1_US_FIFO_Reset_MASK                     0x20
#define BCHP_TC_0_control_1_US_FIFO_Reset_SHIFT                    5

/* TC_0 :: control_1 :: TM_WFS [04:04] */
#define BCHP_TC_0_control_1_TM_WFS_MASK                            0x10
#define BCHP_TC_0_control_1_TM_WFS_SHIFT                           4

/* TC_0 :: control_1 :: DOCSIS_2pt0_Enable [03:03] */
#define BCHP_TC_0_control_1_DOCSIS_2pt0_Enable_MASK                0x08
#define BCHP_TC_0_control_1_DOCSIS_2pt0_Enable_SHIFT               3

/* TC_0 :: control_1 :: Davic_MAC_Enable [02:02] */
#define BCHP_TC_0_control_1_Davic_MAC_Enable_MASK                  0x04
#define BCHP_TC_0_control_1_Davic_MAC_Enable_SHIFT                 2
#define BCHP_TC_0_control_1_Davic_MAC_Enable_Davic_MAC_Disabled    0
#define BCHP_TC_0_control_1_Davic_MAC_Enable_Davic_MAC_Enabled     1

/* TC_0 :: control_1 :: reserved0 [01:01] */
#define BCHP_TC_0_control_1_reserved0_MASK                         0x02
#define BCHP_TC_0_control_1_reserved0_SHIFT                        1

/* TC_0 :: control_1 :: SCDMA_Enable [00:00] */
#define BCHP_TC_0_control_1_SCDMA_Enable_MASK                      0x01
#define BCHP_TC_0_control_1_SCDMA_Enable_SHIFT                     0
#define BCHP_TC_0_control_1_SCDMA_Enable_TDMA_MODE                 0
#define BCHP_TC_0_control_1_SCDMA_Enable_SCDMA_MODE                1

/***************************************************************************
 *control_2 - Channel Configuration
 ***************************************************************************/
/* TC_0 :: control_2 :: TCM_B2S_TDMA_MAP [07:07] */
#define BCHP_TC_0_control_2_TCM_B2S_TDMA_MAP_MASK                  0x80
#define BCHP_TC_0_control_2_TCM_B2S_TDMA_MAP_SHIFT                 7
#define BCHP_TC_0_control_2_TCM_B2S_TDMA_MAP_DOCSIS_TDMA_MAPPING   0
#define BCHP_TC_0_control_2_TCM_B2S_TDMA_MAP_DOCSIS_SCDMA_MAPPING  1

/* TC_0 :: control_2 :: Preamble_Init_Done [06:06] */
#define BCHP_TC_0_control_2_Preamble_Init_Done_MASK                0x40
#define BCHP_TC_0_control_2_Preamble_Init_Done_SHIFT               6
#define BCHP_TC_0_control_2_Preamble_Init_Done_SW_HAS_ACCESS       0
#define BCHP_TC_0_control_2_Preamble_Init_Done_HW_HAS_ACCESS       1

/* TC_0 :: control_2 :: FEC_Pad_Value [05:05] */
#define BCHP_TC_0_control_2_FEC_Pad_Value_MASK                     0x20
#define BCHP_TC_0_control_2_FEC_Pad_Value_SHIFT                    5

/* TC_0 :: control_2 :: SPRD_LT_128_Codes [04:04] */
#define BCHP_TC_0_control_2_SPRD_LT_128_Codes_MASK                 0x10
#define BCHP_TC_0_control_2_SPRD_LT_128_Codes_SHIFT                4
#define BCHP_TC_0_control_2_SPRD_LT_128_Codes_NUM_OF_ACTIVE_CODES_EQUAL_128 0
#define BCHP_TC_0_control_2_SPRD_LT_128_Codes_NUM_OF_ACTIVE_CODES_LT_128 1

/* TC_0 :: control_2 :: reserved0 [03:02] */
#define BCHP_TC_0_control_2_reserved0_MASK                         0x0c
#define BCHP_TC_0_control_2_reserved0_SHIFT                        2

/* TC_0 :: control_2 :: SR_RD_Enable [01:01] */
#define BCHP_TC_0_control_2_SR_RD_Enable_MASK                      0x02
#define BCHP_TC_0_control_2_SR_RD_Enable_SHIFT                     1
#define BCHP_TC_0_control_2_SR_RD_Enable_STAGE_2_REG_READ          0
#define BCHP_TC_0_control_2_SR_RD_Enable_STAGE_1_REG_READ          1

/* TC_0 :: control_2 :: SSR [00:00] */
#define BCHP_TC_0_control_2_SSR_MASK                               0x01
#define BCHP_TC_0_control_2_SSR_SHIFT                              0

/***************************************************************************
 *reset_control - Soft Reset Control
 ***************************************************************************/
/* TC_0 :: reset_control :: reserved0 [07:06] */
#define BCHP_TC_0_reset_control_reserved0_MASK                     0xc0
#define BCHP_TC_0_reset_control_reserved0_SHIFT                    6

/* TC_0 :: reset_control :: TIM_Reset_time [05:05] */
#define BCHP_TC_0_reset_control_TIM_Reset_time_MASK                0x20
#define BCHP_TC_0_reset_control_TIM_Reset_time_SHIFT               5

/* TC_0 :: reset_control :: TRC_Reset [04:04] */
#define BCHP_TC_0_reset_control_TRC_Reset_MASK                     0x10
#define BCHP_TC_0_reset_control_TRC_Reset_SHIFT                    4

/* TC_0 :: reset_control :: SPRD_Reset [03:03] */
#define BCHP_TC_0_reset_control_SPRD_Reset_MASK                    0x08
#define BCHP_TC_0_reset_control_SPRD_Reset_SHIFT                   3

/* TC_0 :: reset_control :: TIM_Reset_burst [02:02] */
#define BCHP_TC_0_reset_control_TIM_Reset_burst_MASK               0x04
#define BCHP_TC_0_reset_control_TIM_Reset_burst_SHIFT              2

/* TC_0 :: reset_control :: RegFile_Reset [01:01] */
#define BCHP_TC_0_reset_control_RegFile_Reset_MASK                 0x02
#define BCHP_TC_0_reset_control_RegFile_Reset_SHIFT                1

/* TC_0 :: reset_control :: Logic_Reset [00:00] */
#define BCHP_TC_0_reset_control_Logic_Reset_MASK                   0x01
#define BCHP_TC_0_reset_control_Logic_Reset_SHIFT                  0

/***************************************************************************
 *rf_burst_lead - RF Burst Signal Lead Time
 ***************************************************************************/
/* TC_0 :: rf_burst_lead :: RF_Burst_Lead_Time [07:00] */
#define BCHP_TC_0_rf_burst_lead_RF_Burst_Lead_Time_MASK            0xff
#define BCHP_TC_0_rf_burst_lead_RF_Burst_Lead_Time_SHIFT           0

/***************************************************************************
 *rf_burst_lag - RF Burst Signal Lag Time
 ***************************************************************************/
/* TC_0 :: rf_burst_lag :: RF_Burst_Lag_Time [07:00] */
#define BCHP_TC_0_rf_burst_lag_RF_Burst_Lag_Time_MASK              0xff
#define BCHP_TC_0_rf_burst_lag_RF_Burst_Lag_Time_SHIFT             0

/***************************************************************************
 *rf_burst_spare - RF Burst Spare Register
 ***************************************************************************/
/* TC_0 :: rf_burst_spare :: RF_BURST_SPARE [07:00] */
#define BCHP_TC_0_rf_burst_spare_RF_BURST_SPARE_MASK               0xff
#define BCHP_TC_0_rf_burst_spare_RF_BURST_SPARE_SHIFT              0

/***************************************************************************
 *inactive_codes - Inactive Codes Control (Jethro-Lite)
 ***************************************************************************/
/* TC_0 :: inactive_codes :: reserved0 [07:04] */
#define BCHP_TC_0_inactive_codes_reserved0_MASK                    0xf0
#define BCHP_TC_0_inactive_codes_reserved0_SHIFT                   4

/* TC_0 :: inactive_codes :: NSSU [03:03] */
#define BCHP_TC_0_inactive_codes_NSSU_MASK                         0x08
#define BCHP_TC_0_inactive_codes_NSSU_SHIFT                        3
#define BCHP_TC_0_inactive_codes_NSSU_BASE_CODE_127                0
#define BCHP_TC_0_inactive_codes_NSSU_BASE_CODE_0                  1

/* TC_0 :: inactive_codes :: Unused_Codes [02:00] */
#define BCHP_TC_0_inactive_codes_Unused_Codes_MASK                 0x07
#define BCHP_TC_0_inactive_codes_Unused_Codes_SHIFT                0

/***************************************************************************
 *codes_per_ms - SCDMA Codes per Minislot
 ***************************************************************************/
/* TC_0 :: codes_per_ms :: CPMS [07:00] */
#define BCHP_TC_0_codes_per_ms_CPMS_MASK                           0xff
#define BCHP_TC_0_codes_per_ms_CPMS_SHIFT                          0

/***************************************************************************
 *spr_intvl_per_frame - SCDMA Spreading Intervals per Frame
 ***************************************************************************/
/* TC_0 :: spr_intvl_per_frame :: reserved0 [07:06] */
#define BCHP_TC_0_spr_intvl_per_frame_reserved0_MASK               0xc0
#define BCHP_TC_0_spr_intvl_per_frame_reserved0_SHIFT              6

/* TC_0 :: spr_intvl_per_frame :: SIPF [05:00] */
#define BCHP_TC_0_spr_intvl_per_frame_SIPF_MASK                    0x3f
#define BCHP_TC_0_spr_intvl_per_frame_SIPF_SHIFT                   0

/***************************************************************************
 *hopper_seed - SCDMA Spreader Code Hopper Seed
 ***************************************************************************/
/* TC_0 :: hopper_seed :: reserved0 [15:15] */
#define BCHP_TC_0_hopper_seed_reserved0_MASK                       0x8000
#define BCHP_TC_0_hopper_seed_reserved0_SHIFT                      15

/* TC_0 :: hopper_seed :: SPR_Hopper_Seed [14:00] */
#define BCHP_TC_0_hopper_seed_SPR_Hopper_Seed_MASK                 0x7fff
#define BCHP_TC_0_hopper_seed_SPR_Hopper_Seed_SHIFT                0

/***************************************************************************
 *scr_prbs_cfg - Scrambler Generator Polynomial Configuration
 ***************************************************************************/
/* TC_0 :: scr_prbs_cfg :: reserved0 [31:24] */
#define BCHP_TC_0_scr_prbs_cfg_reserved0_MASK                      0xff000000
#define BCHP_TC_0_scr_prbs_cfg_reserved0_SHIFT                     24

/* TC_0 :: scr_prbs_cfg :: PRBS_CFG [23:01] */
#define BCHP_TC_0_scr_prbs_cfg_PRBS_CFG_MASK                       0x00fffffe
#define BCHP_TC_0_scr_prbs_cfg_PRBS_CFG_SHIFT                      1

/* TC_0 :: scr_prbs_cfg :: PRBS_Type_Sel [00:00] */
#define BCHP_TC_0_scr_prbs_cfg_PRBS_Type_Sel_MASK                  0x00000001
#define BCHP_TC_0_scr_prbs_cfg_PRBS_Type_Sel_SHIFT                 0
#define BCHP_TC_0_scr_prbs_cfg_PRBS_Type_Sel_FRAME_SYNC            0
#define BCHP_TC_0_scr_prbs_cfg_PRBS_Type_Sel_SELF_SYNC             1

/***************************************************************************
 *active_codes - SCDMA Number of Active Codes
 ***************************************************************************/
/* TC_0 :: active_codes :: Active_Codes [07:00] */
#define BCHP_TC_0_active_codes_Active_Codes_MASK                   0xff
#define BCHP_TC_0_active_codes_Active_Codes_SHIFT                  0

/***************************************************************************
 *num_ms_per_frame - SCDMA Number of Minislots per Frame
 ***************************************************************************/
/* TC_0 :: num_ms_per_frame :: Num_MS_Per_Frame [07:00] */
#define BCHP_TC_0_num_ms_per_frame_Num_MS_Per_Frame_MASK           0xff
#define BCHP_TC_0_num_ms_per_frame_Num_MS_Per_Frame_SHIFT          0

/***************************************************************************
 *num_sym_per_ms - SCDMA Number of Symbols per Minislot
 ***************************************************************************/
/* TC_0 :: num_sym_per_ms :: reserved0 [15:13] */
#define BCHP_TC_0_num_sym_per_ms_reserved0_MASK                    0xe000
#define BCHP_TC_0_num_sym_per_ms_reserved0_SHIFT                   13

/* TC_0 :: num_sym_per_ms :: Symbols_Per_MS [12:00] */
#define BCHP_TC_0_num_sym_per_ms_Symbols_Per_MS_MASK               0x1fff
#define BCHP_TC_0_num_sym_per_ms_Symbols_Per_MS_SHIFT              0

/***************************************************************************
 *spreader_status - Spreader Code Hopper Status
 ***************************************************************************/
/* TC_0 :: spreader_status :: reserved0 [15:10] */
#define BCHP_TC_0_spreader_status_reserved0_MASK                   0xfc00
#define BCHP_TC_0_spreader_status_reserved0_SHIFT                  10

/* TC_0 :: spreader_status :: SPR_Hop_Err [09:09] */
#define BCHP_TC_0_spreader_status_SPR_Hop_Err_MASK                 0x0200
#define BCHP_TC_0_spreader_status_SPR_Hop_Err_SHIFT                9

/* TC_0 :: spreader_status :: SPR_Hop_Sync [08:08] */
#define BCHP_TC_0_spreader_status_SPR_Hop_Sync_MASK                0x0100
#define BCHP_TC_0_spreader_status_SPR_Hop_Sync_SHIFT               8

/* TC_0 :: spreader_status :: reserved1 [07:00] */
#define BCHP_TC_0_spreader_status_reserved1_MASK                   0x00ff
#define BCHP_TC_0_spreader_status_reserved1_SHIFT                  0

/***************************************************************************
 *misr_rdback - MISR Readback Signature
 ***************************************************************************/
/* TC_0 :: misr_rdback :: MISR [15:00] */
#define BCHP_TC_0_misr_rdback_MISR_MASK                            0xffff
#define BCHP_TC_0_misr_rdback_MISR_SHIFT                           0

/***************************************************************************
 *sequence_number_status - Prepend Sequence Number Status
 ***************************************************************************/
/* TC_0 :: sequence_number_status :: SN_Mismatch [15:15] */
#define BCHP_TC_0_sequence_number_status_SN_Mismatch_MASK          0x8000
#define BCHP_TC_0_sequence_number_status_SN_Mismatch_SHIFT         15

/* TC_0 :: sequence_number_status :: SN_Out_Source [14:14] */
#define BCHP_TC_0_sequence_number_status_SN_Out_Source_MASK        0x4000
#define BCHP_TC_0_sequence_number_status_SN_Out_Source_SHIFT       14

/* TC_0 :: sequence_number_status :: reserved0 [13:12] */
#define BCHP_TC_0_sequence_number_status_reserved0_MASK            0x3000
#define BCHP_TC_0_sequence_number_status_reserved0_SHIFT           12

/* TC_0 :: sequence_number_status :: Actual_SN [11:08] */
#define BCHP_TC_0_sequence_number_status_Actual_SN_MASK            0x0f00
#define BCHP_TC_0_sequence_number_status_Actual_SN_SHIFT           8

/* TC_0 :: sequence_number_status :: reserved1 [07:04] */
#define BCHP_TC_0_sequence_number_status_reserved1_MASK            0x00f0
#define BCHP_TC_0_sequence_number_status_reserved1_SHIFT           4

/* TC_0 :: sequence_number_status :: Expected_SN [03:00] */
#define BCHP_TC_0_sequence_number_status_Expected_SN_MASK          0x000f
#define BCHP_TC_0_sequence_number_status_Expected_SN_SHIFT         0

/***************************************************************************
 *timing_control_irq_status - Timing Control Irq Status
 ***************************************************************************/
/* TC_0 :: timing_control_irq_status :: Tstmp_Sync_Rise [15:15] */
#define BCHP_TC_0_timing_control_irq_status_Tstmp_Sync_Rise_MASK   0x8000
#define BCHP_TC_0_timing_control_irq_status_Tstmp_Sync_Rise_SHIFT  15

/* TC_0 :: timing_control_irq_status :: Tstmp_Sync_Fall [14:14] */
#define BCHP_TC_0_timing_control_irq_status_Tstmp_Sync_Fall_MASK   0x4000
#define BCHP_TC_0_timing_control_irq_status_Tstmp_Sync_Fall_SHIFT  14

/* TC_0 :: timing_control_irq_status :: TimCntrl_Sync_Rise [13:13] */
#define BCHP_TC_0_timing_control_irq_status_TimCntrl_Sync_Rise_MASK 0x2000
#define BCHP_TC_0_timing_control_irq_status_TimCntrl_Sync_Rise_SHIFT 13

/* TC_0 :: timing_control_irq_status :: TimCntrl_Sync_Fall [12:12] */
#define BCHP_TC_0_timing_control_irq_status_TimCntrl_Sync_Fall_MASK 0x1000
#define BCHP_TC_0_timing_control_irq_status_TimCntrl_Sync_Fall_SHIFT 12

/* TC_0 :: timing_control_irq_status :: Tim_Data_No_Prepend [11:11] */
#define BCHP_TC_0_timing_control_irq_status_Tim_Data_No_Prepend_MASK 0x0800
#define BCHP_TC_0_timing_control_irq_status_Tim_Data_No_Prepend_SHIFT 11

/* TC_0 :: timing_control_irq_status :: Prepend_FIFO_Overflow [10:10] */
#define BCHP_TC_0_timing_control_irq_status_Prepend_FIFO_Overflow_MASK 0x0400
#define BCHP_TC_0_timing_control_irq_status_Prepend_FIFO_Overflow_SHIFT 10

/* TC_0 :: timing_control_irq_status :: Bad_pipe [09:09] */
#define BCHP_TC_0_timing_control_irq_status_Bad_pipe_MASK          0x0200
#define BCHP_TC_0_timing_control_irq_status_Bad_pipe_SHIFT         9

/* TC_0 :: timing_control_irq_status :: Bad_Snap_Check [08:08] */
#define BCHP_TC_0_timing_control_irq_status_Bad_Snap_Check_MASK    0x0100
#define BCHP_TC_0_timing_control_irq_status_Bad_Snap_Check_SHIFT   8

/* TC_0 :: timing_control_irq_status :: reserved0 [07:02] */
#define BCHP_TC_0_timing_control_irq_status_reserved0_MASK         0x00fc
#define BCHP_TC_0_timing_control_irq_status_reserved0_SHIFT        2

/* TC_0 :: timing_control_irq_status :: Telecom_Saturated [01:01] */
#define BCHP_TC_0_timing_control_irq_status_Telecom_Saturated_MASK 0x0002
#define BCHP_TC_0_timing_control_irq_status_Telecom_Saturated_SHIFT 1

/* TC_0 :: timing_control_irq_status :: Burst_Overlap [00:00] */
#define BCHP_TC_0_timing_control_irq_status_Burst_Overlap_MASK     0x0001
#define BCHP_TC_0_timing_control_irq_status_Burst_Overlap_SHIFT    0

/***************************************************************************
 *timing_control_irq_mask - Timing Control Irq Mask
 ***************************************************************************/
/* TC_0 :: timing_control_irq_mask :: TIM_Irq_Mask [15:00] */
#define BCHP_TC_0_timing_control_irq_mask_TIM_Irq_Mask_MASK        0xffff
#define BCHP_TC_0_timing_control_irq_mask_TIM_Irq_Mask_SHIFT       0

/***************************************************************************
 *babble_control_slop - Babble Control Slop
 ***************************************************************************/
/* TC_0 :: babble_control_slop :: babble_cntrl_slop [15:00] */
#define BCHP_TC_0_babble_control_slop_babble_cntrl_slop_MASK       0xffff
#define BCHP_TC_0_babble_control_slop_babble_cntrl_slop_SHIFT      0

/***************************************************************************
 *reserved_20_23 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_20_23 :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_20_23_reserved0_MASK                    0xffffffff
#define BCHP_TC_0_reserved_20_23_reserved0_SHIFT                   0

/***************************************************************************
 *diag_port_cntrl - Diagnostic Port Control
 ***************************************************************************/
/* TC_0 :: diag_port_cntrl :: module_select_low [31:28] */
#define BCHP_TC_0_diag_port_cntrl_module_select_low_MASK           0xf0000000
#define BCHP_TC_0_diag_port_cntrl_module_select_low_SHIFT          28
#define BCHP_TC_0_diag_port_cntrl_module_select_low_DIAG_OFF       0
#define BCHP_TC_0_diag_port_cntrl_module_select_low_FEC_INTLV      1
#define BCHP_TC_0_diag_port_cntrl_module_select_low_FEC            2
#define BCHP_TC_0_diag_port_cntrl_module_select_low_TEST_MODULE    3
#define BCHP_TC_0_diag_port_cntrl_module_select_low_SCR            4
#define BCHP_TC_0_diag_port_cntrl_module_select_low_TCM            5
#define BCHP_TC_0_diag_port_cntrl_module_select_low_PRE            6
#define BCHP_TC_0_diag_port_cntrl_module_select_low_FRM            7
#define BCHP_TC_0_diag_port_cntrl_module_select_low_SYM            8
#define BCHP_TC_0_diag_port_cntrl_module_select_low_SPR            9
#define BCHP_TC_0_diag_port_cntrl_module_select_low_TIM            10
#define BCHP_TC_0_diag_port_cntrl_module_select_low_TRC            11
#define BCHP_TC_0_diag_port_cntrl_module_select_low_SPARE_DIAG_PORT 12
#define BCHP_TC_0_diag_port_cntrl_module_select_low_REGF           13
#define BCHP_TC_0_diag_port_cntrl_module_select_low_MONITOR        14
#define BCHP_TC_0_diag_port_cntrl_module_select_low_BYPASS         15

/* TC_0 :: diag_port_cntrl :: port_select_low [27:24] */
#define BCHP_TC_0_diag_port_cntrl_port_select_low_MASK             0x0f000000
#define BCHP_TC_0_diag_port_cntrl_port_select_low_SHIFT            24

/* TC_0 :: diag_port_cntrl :: module_select_hi [23:21] */
#define BCHP_TC_0_diag_port_cntrl_module_select_hi_MASK            0x00e00000
#define BCHP_TC_0_diag_port_cntrl_module_select_hi_SHIFT           21

/* TC_0 :: diag_port_cntrl :: port_select_hi [20:16] */
#define BCHP_TC_0_diag_port_cntrl_port_select_hi_MASK              0x001f0000
#define BCHP_TC_0_diag_port_cntrl_port_select_hi_SHIFT             16

/* TC_0 :: diag_port_cntrl :: reserved0 [15:08] */
#define BCHP_TC_0_diag_port_cntrl_reserved0_MASK                   0x0000ff00
#define BCHP_TC_0_diag_port_cntrl_reserved0_SHIFT                  8

/* TC_0 :: diag_port_cntrl :: diag_ps_clk_high_sel [07:04] */
#define BCHP_TC_0_diag_port_cntrl_diag_ps_clk_high_sel_MASK        0x000000f0
#define BCHP_TC_0_diag_port_cntrl_diag_ps_clk_high_sel_SHIFT       4

/* TC_0 :: diag_port_cntrl :: diag_ps_clk_low_sel [03:00] */
#define BCHP_TC_0_diag_port_cntrl_diag_ps_clk_low_sel_MASK         0x0000000f
#define BCHP_TC_0_diag_port_cntrl_diag_ps_clk_low_sel_SHIFT        0

/***************************************************************************
 *trc_insync_status - TRC InSync Status
 ***************************************************************************/
/* TC_0 :: trc_insync_status :: symbol_rate [31:30] */
#define BCHP_TC_0_trc_insync_status_symbol_rate_MASK               0xc0000000
#define BCHP_TC_0_trc_insync_status_symbol_rate_SHIFT              30

/* TC_0 :: trc_insync_status :: mac_advance_size [29:28] */
#define BCHP_TC_0_trc_insync_status_mac_advance_size_MASK          0x30000000
#define BCHP_TC_0_trc_insync_status_mac_advance_size_SHIFT         28

/* TC_0 :: trc_insync_status :: trc_lock_status [27:27] */
#define BCHP_TC_0_trc_insync_status_trc_lock_status_MASK           0x08000000
#define BCHP_TC_0_trc_insync_status_trc_lock_status_SHIFT          27

/* TC_0 :: trc_insync_status :: pulse_lost [26:26] */
#define BCHP_TC_0_trc_insync_status_pulse_lost_MASK                0x04000000
#define BCHP_TC_0_trc_insync_status_pulse_lost_SHIFT               26

/* TC_0 :: trc_insync_status :: tstmp_in_sync [25:25] */
#define BCHP_TC_0_trc_insync_status_tstmp_in_sync_MASK             0x02000000
#define BCHP_TC_0_trc_insync_status_tstmp_in_sync_SHIFT            25

/* TC_0 :: trc_insync_status :: tim_cntrl_in_sync [24:24] */
#define BCHP_TC_0_trc_insync_status_tim_cntrl_in_sync_MASK         0x01000000
#define BCHP_TC_0_trc_insync_status_tim_cntrl_in_sync_SHIFT        24

/* TC_0 :: trc_insync_status :: reserved0 [23:00] */
#define BCHP_TC_0_trc_insync_status_reserved0_MASK                 0x00ffffff
#define BCHP_TC_0_trc_insync_status_reserved0_SHIFT                0

/***************************************************************************
 *diag_port_rdback - Diagnostic Port Read Back
 ***************************************************************************/
/* TC_0 :: diag_port_rdback :: diag_port_rdback [31:00] */
#define BCHP_TC_0_diag_port_rdback_diag_port_rdback_MASK           0xffffffff
#define BCHP_TC_0_diag_port_rdback_diag_port_rdback_SHIFT          0

/***************************************************************************
 *test_module_cntrl - Test Module Control (pattern select, enable)
 ***************************************************************************/
/* TC_0 :: test_module_cntrl :: pattern_select [07:05] */
#define BCHP_TC_0_test_module_cntrl_pattern_select_MASK            0xe0
#define BCHP_TC_0_test_module_cntrl_pattern_select_SHIFT           5

/* TC_0 :: test_module_cntrl :: burst_profile_select [04:02] */
#define BCHP_TC_0_test_module_cntrl_burst_profile_select_MASK      0x1c
#define BCHP_TC_0_test_module_cntrl_burst_profile_select_SHIFT     2

/* TC_0 :: test_module_cntrl :: cycle_burst_bank [01:01] */
#define BCHP_TC_0_test_module_cntrl_cycle_burst_bank_MASK          0x02
#define BCHP_TC_0_test_module_cntrl_cycle_burst_bank_SHIFT         1

/* TC_0 :: test_module_cntrl :: test_module_enable [00:00] */
#define BCHP_TC_0_test_module_cntrl_test_module_enable_MASK        0x01
#define BCHP_TC_0_test_module_cntrl_test_module_enable_SHIFT       0

/***************************************************************************
 *tm_spare8 - Test Module Spare8
 ***************************************************************************/
/* TC_0 :: tm_spare8 :: reserved0 [07:00] */
#define BCHP_TC_0_tm_spare8_reserved0_MASK                         0xff
#define BCHP_TC_0_tm_spare8_reserved0_SHIFT                        0

/***************************************************************************
 *tm_burst_len_in_ms - Test Module Burst Length in MS
 ***************************************************************************/
/* TC_0 :: tm_burst_len_in_ms :: burst_length_in_ms [07:00] */
#define BCHP_TC_0_tm_burst_len_in_ms_burst_length_in_ms_MASK       0xff
#define BCHP_TC_0_tm_burst_len_in_ms_burst_length_in_ms_SHIFT      0

/***************************************************************************
 *tm_dead_time_in_ms - Test Module Dead Time Between Burst in MS
 ***************************************************************************/
/* TC_0 :: tm_dead_time_in_ms :: dead_time_between_burst [07:00] */
#define BCHP_TC_0_tm_dead_time_in_ms_dead_time_between_burst_MASK  0xff
#define BCHP_TC_0_tm_dead_time_in_ms_dead_time_between_burst_SHIFT 0

/***************************************************************************
 *tm_pay_len_in_bytes - Test Module Payload Length in Bytes
 ***************************************************************************/
/* TC_0 :: tm_pay_len_in_bytes :: payload_length_in_bytes [15:00] */
#define BCHP_TC_0_tm_pay_len_in_bytes_payload_length_in_bytes_MASK 0xffff
#define BCHP_TC_0_tm_pay_len_in_bytes_payload_length_in_bytes_SHIFT 0

/***************************************************************************
 *tm_adv_time_in_ms - Test Module Advance Time in MS
 ***************************************************************************/
/* TC_0 :: tm_adv_time_in_ms :: advance_time_in_ms [07:00] */
#define BCHP_TC_0_tm_adv_time_in_ms_advance_time_in_ms_MASK        0xff
#define BCHP_TC_0_tm_adv_time_in_ms_advance_time_in_ms_SHIFT       0

/***************************************************************************
 *tm_spare8_1 - Test Module Spare8
 ***************************************************************************/
/* TC_0 :: tm_spare8_1 :: reserved0 [07:00] */
#define BCHP_TC_0_tm_spare8_1_reserved0_MASK                       0xff
#define BCHP_TC_0_tm_spare8_1_reserved0_SHIFT                      0

/***************************************************************************
 *tm_pattern_1 - Test Module Pattern 1 Register
 ***************************************************************************/
/* TC_0 :: tm_pattern_1 :: pattern_1 [15:00] */
#define BCHP_TC_0_tm_pattern_1_pattern_1_MASK                      0xffff
#define BCHP_TC_0_tm_pattern_1_pattern_1_SHIFT                     0

/***************************************************************************
 *tm_pattern_2 - Test Module Pattern 2 Register
 ***************************************************************************/
/* TC_0 :: tm_pattern_2 :: pattern_2 [15:00] */
#define BCHP_TC_0_tm_pattern_2_pattern_2_MASK                      0xffff
#define BCHP_TC_0_tm_pattern_2_pattern_2_SHIFT                     0

/***************************************************************************
 *tm_pattern_3 - Test Module Pattern 3 Register
 ***************************************************************************/
/* TC_0 :: tm_pattern_3 :: pattern_3 [15:00] */
#define BCHP_TC_0_tm_pattern_3_pattern_3_MASK                      0xffff
#define BCHP_TC_0_tm_pattern_3_pattern_3_SHIFT                     0

/***************************************************************************
 *tm_num_burst_to_xmit - Test Module Number of Burst to Transmit
 ***************************************************************************/
/* TC_0 :: tm_num_burst_to_xmit :: num_burst_to_transmit [07:00] */
#define BCHP_TC_0_tm_num_burst_to_xmit_num_burst_to_transmit_MASK  0xff
#define BCHP_TC_0_tm_num_burst_to_xmit_num_burst_to_transmit_SHIFT 0

/***************************************************************************
 *tm_override_test - Srambler Seed and Diff Encoding Test Override
 ***************************************************************************/
/* TC_0 :: tm_override_test :: reserved0 [07:02] */
#define BCHP_TC_0_tm_override_test_reserved0_MASK                  0xfc
#define BCHP_TC_0_tm_override_test_reserved0_SHIFT                 2

/* TC_0 :: tm_override_test :: diff_enc_override [01:01] */
#define BCHP_TC_0_tm_override_test_diff_enc_override_MASK          0x02
#define BCHP_TC_0_tm_override_test_diff_enc_override_SHIFT         1

/* TC_0 :: tm_override_test :: scr_seed_override [00:00] */
#define BCHP_TC_0_tm_override_test_scr_seed_override_MASK          0x01
#define BCHP_TC_0_tm_override_test_scr_seed_override_SHIFT         0

/***************************************************************************
 *reserved_40_43 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_40_43 :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_40_43_reserved0_MASK                    0xffffffff
#define BCHP_TC_0_reserved_40_43_reserved0_SHIFT                   0

/***************************************************************************
 *reserved_44_47 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_44_47 :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_44_47_reserved0_MASK                    0xffffffff
#define BCHP_TC_0_reserved_44_47_reserved0_SHIFT                   0

/***************************************************************************
 *reserved_48_4B - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_48_4B :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_48_4B_reserved0_MASK                    0xffffffff
#define BCHP_TC_0_reserved_48_4B_reserved0_SHIFT                   0

/***************************************************************************
 *reserved_4C_4F - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_4C_4F :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_4C_4F_reserved0_MASK                    0xffffffff
#define BCHP_TC_0_reserved_4C_4F_reserved0_SHIFT                   0

/***************************************************************************
 *acl_control - SCDMA Active Code List (ACL) Control
 ***************************************************************************/
/* TC_0 :: acl_control :: reserved0 [07:04] */
#define BCHP_TC_0_acl_control_reserved0_MASK                       0xf0
#define BCHP_TC_0_acl_control_reserved0_SHIFT                      4

/* TC_0 :: acl_control :: acl_reverse [03:03] */
#define BCHP_TC_0_acl_control_acl_reverse_MASK                     0x08
#define BCHP_TC_0_acl_control_acl_reverse_SHIFT                    3

/* TC_0 :: acl_control :: acl_generate [02:02] */
#define BCHP_TC_0_acl_control_acl_generate_MASK                    0x04
#define BCHP_TC_0_acl_control_acl_generate_SHIFT                   2

/* TC_0 :: acl_control :: acl_clr_adrs_cnt [01:01] */
#define BCHP_TC_0_acl_control_acl_clr_adrs_cnt_MASK                0x02
#define BCHP_TC_0_acl_control_acl_clr_adrs_cnt_SHIFT               1

/* TC_0 :: acl_control :: acl_sw_control [00:00] */
#define BCHP_TC_0_acl_control_acl_sw_control_MASK                  0x01
#define BCHP_TC_0_acl_control_acl_sw_control_SHIFT                 0

/***************************************************************************
 *acl_spare_1 - SCDMA ACL SPARE 1
 ***************************************************************************/
/* TC_0 :: acl_spare_1 :: reserved0 [07:00] */
#define BCHP_TC_0_acl_spare_1_reserved0_MASK                       0xff
#define BCHP_TC_0_acl_spare_1_reserved0_SHIFT                      0

/***************************************************************************
 *acl_sm_status - SCDMA ACL SM Status
 ***************************************************************************/
/* TC_0 :: acl_sm_status :: reserved0 [07:02] */
#define BCHP_TC_0_acl_sm_status_reserved0_MASK                     0xfc
#define BCHP_TC_0_acl_sm_status_reserved0_SHIFT                    2

/* TC_0 :: acl_sm_status :: acl_sm_status [01:00] */
#define BCHP_TC_0_acl_sm_status_acl_sm_status_MASK                 0x03
#define BCHP_TC_0_acl_sm_status_acl_sm_status_SHIFT                0

/***************************************************************************
 *acl_nhc_m1 - SCDMA ACL Number of Hopped Codes Minus 1
 ***************************************************************************/
/* TC_0 :: acl_nhc_m1 :: reserved0 [07:07] */
#define BCHP_TC_0_acl_nhc_m1_reserved0_MASK                        0x80
#define BCHP_TC_0_acl_nhc_m1_reserved0_SHIFT                       7

/* TC_0 :: acl_nhc_m1 :: acl_nhc_m1 [06:00] */
#define BCHP_TC_0_acl_nhc_m1_acl_nhc_m1_MASK                       0x7f
#define BCHP_TC_0_acl_nhc_m1_acl_nhc_m1_SHIFT                      0

/***************************************************************************
 *acl_hops_per_frame - SCDMA ACL Hops per Frame (Code Hopper Mode 2)
 ***************************************************************************/
/* TC_0 :: acl_hops_per_frame :: reserved0 [15:10] */
#define BCHP_TC_0_acl_hops_per_frame_reserved0_MASK                0xfc00
#define BCHP_TC_0_acl_hops_per_frame_reserved0_SHIFT               10

/* TC_0 :: acl_hops_per_frame :: acl_hops_per_frame [09:00] */
#define BCHP_TC_0_acl_hops_per_frame_acl_hops_per_frame_MASK       0x03ff
#define BCHP_TC_0_acl_hops_per_frame_acl_hops_per_frame_SHIFT      0

/***************************************************************************
 *acl_hops_per_intrvl - SCDMA ACL Hops per Interval (Code Hopper Mode 2)
 ***************************************************************************/
/* TC_0 :: acl_hops_per_intrvl :: reserved0 [15:05] */
#define BCHP_TC_0_acl_hops_per_intrvl_reserved0_MASK               0xffe0
#define BCHP_TC_0_acl_hops_per_intrvl_reserved0_SHIFT              5

/* TC_0 :: acl_hops_per_intrvl :: acl_hops_per_intrvl [04:00] */
#define BCHP_TC_0_acl_hops_per_intrvl_acl_hops_per_intrvl_MASK     0x001f
#define BCHP_TC_0_acl_hops_per_intrvl_acl_hops_per_intrvl_SHIFT    0

/***************************************************************************
 *acl_irq_status - SCDMA ACL Interrupt Status
 ***************************************************************************/
/* TC_0 :: acl_irq_status :: reserved0 [07:03] */
#define BCHP_TC_0_acl_irq_status_reserved0_MASK                    0xf8
#define BCHP_TC_0_acl_irq_status_reserved0_SHIFT                   3

/* TC_0 :: acl_irq_status :: acl_nac_ucd_err [02:02] */
#define BCHP_TC_0_acl_irq_status_acl_nac_ucd_err_MASK              0x04
#define BCHP_TC_0_acl_irq_status_acl_nac_ucd_err_SHIFT             2

/* TC_0 :: acl_irq_status :: acl_nhc_eq0 [01:01] */
#define BCHP_TC_0_acl_irq_status_acl_nhc_eq0_MASK                  0x02
#define BCHP_TC_0_acl_irq_status_acl_nhc_eq0_SHIFT                 1

/* TC_0 :: acl_irq_status :: acl_generate_done [00:00] */
#define BCHP_TC_0_acl_irq_status_acl_generate_done_MASK            0x01
#define BCHP_TC_0_acl_irq_status_acl_generate_done_SHIFT           0

/***************************************************************************
 *acl_irq_mask - SCDMA ACL Interrupt Mask
 ***************************************************************************/
/* TC_0 :: acl_irq_mask :: reserved0 [07:03] */
#define BCHP_TC_0_acl_irq_mask_reserved0_MASK                      0xf8
#define BCHP_TC_0_acl_irq_mask_reserved0_SHIFT                     3

/* TC_0 :: acl_irq_mask :: irq_mask_acl_sts [02:00] */
#define BCHP_TC_0_acl_irq_mask_irq_mask_acl_sts_MASK               0x07
#define BCHP_TC_0_acl_irq_mask_irq_mask_acl_sts_SHIFT              0

/***************************************************************************
 *acl_spare_2 - SCDMA ACL SPARE 2
 ***************************************************************************/
/* TC_0 :: acl_spare_2 :: reserved0 [07:00] */
#define BCHP_TC_0_acl_spare_2_reserved0_MASK                       0xff
#define BCHP_TC_0_acl_spare_2_reserved0_SHIFT                      0

/***************************************************************************
 *acl_ram - SCDMA ACL RAM Contents
 ***************************************************************************/
/* TC_0 :: acl_ram :: reserved0 [07:07] */
#define BCHP_TC_0_acl_ram_reserved0_MASK                           0x80
#define BCHP_TC_0_acl_ram_reserved0_SHIFT                          7

/* TC_0 :: acl_ram :: acl_ram [06:00] */
#define BCHP_TC_0_acl_ram_acl_ram_MASK                             0x7f
#define BCHP_TC_0_acl_ram_acl_ram_SHIFT                            0

/***************************************************************************
 *acl_vector - SCDMA ACL 128-bit Vector
 ***************************************************************************/
/* TC_0 :: acl_vector :: acl_vector [31:00] */
#define BCHP_TC_0_acl_vector_acl_vector_MASK                       0xffffffff
#define BCHP_TC_0_acl_vector_acl_vector_SHIFT                      0

/***************************************************************************
 *minislot_frame_size - Minislot and Frame Size
 ***************************************************************************/
/* TC_0 :: minislot_frame_size :: minislot_size [31:16] */
#define BCHP_TC_0_minislot_frame_size_minislot_size_MASK           0xffff0000
#define BCHP_TC_0_minislot_frame_size_minislot_size_SHIFT          16

/* TC_0 :: minislot_frame_size :: frame_size [15:00] */
#define BCHP_TC_0_minislot_frame_size_frame_size_MASK              0x0000ffff
#define BCHP_TC_0_minislot_frame_size_frame_size_SHIFT             0

/***************************************************************************
 *mac_advance_time - MAC Advance Time
 ***************************************************************************/
/* TC_0 :: mac_advance_time :: mac_advance_time [31:00] */
#define BCHP_TC_0_mac_advance_time_mac_advance_time_MASK           0xffffffff
#define BCHP_TC_0_mac_advance_time_mac_advance_time_SHIFT          0

/***************************************************************************
 *framer_advance_time - SCDMA Framer Advance Time
 ***************************************************************************/
/* TC_0 :: framer_advance_time :: framer_advance_time [31:00] */
#define BCHP_TC_0_framer_advance_time_framer_advance_time_MASK     0xffffffff
#define BCHP_TC_0_framer_advance_time_framer_advance_time_SHIFT    0

/***************************************************************************
 *tim_cntrl - Timing Control ( Dump Counter, Range Adj, Control )
 ***************************************************************************/
/* TC_0 :: tim_cntrl :: snap_in_future [31:31] */
#define BCHP_TC_0_tim_cntrl_snap_in_future_MASK                    0x80000000
#define BCHP_TC_0_tim_cntrl_snap_in_future_SHIFT                   31

/* TC_0 :: tim_cntrl :: dsphy_baud_lock [30:30] */
#define BCHP_TC_0_tim_cntrl_dsphy_baud_lock_MASK                   0x40000000
#define BCHP_TC_0_tim_cntrl_dsphy_baud_lock_SHIFT                  30

/* TC_0 :: tim_cntrl :: trc_bad_sample [29:29] */
#define BCHP_TC_0_tim_cntrl_trc_bad_sample_MASK                    0x20000000
#define BCHP_TC_0_tim_cntrl_trc_bad_sample_SHIFT                   29

/* TC_0 :: tim_cntrl :: reserved0 [28:28] */
#define BCHP_TC_0_tim_cntrl_reserved0_MASK                         0x10000000
#define BCHP_TC_0_tim_cntrl_reserved0_SHIFT                        28

/* TC_0 :: tim_cntrl :: dump_counter [27:24] */
#define BCHP_TC_0_tim_cntrl_dump_counter_MASK                      0x0f000000
#define BCHP_TC_0_tim_cntrl_dump_counter_SHIFT                     24

/* TC_0 :: tim_cntrl :: reserved1 [23:20] */
#define BCHP_TC_0_tim_cntrl_reserved1_MASK                         0x00f00000
#define BCHP_TC_0_tim_cntrl_reserved1_SHIFT                        20

/* TC_0 :: tim_cntrl :: sync_in_beg [19:19] */
#define BCHP_TC_0_tim_cntrl_sync_in_beg_MASK                       0x00080000
#define BCHP_TC_0_tim_cntrl_sync_in_beg_SHIFT                      19

/* TC_0 :: tim_cntrl :: sync_in_mid [18:18] */
#define BCHP_TC_0_tim_cntrl_sync_in_mid_MASK                       0x00040000
#define BCHP_TC_0_tim_cntrl_sync_in_mid_SHIFT                      18

/* TC_0 :: tim_cntrl :: cont_tx [17:17] */
#define BCHP_TC_0_tim_cntrl_cont_tx_MASK                           0x00020000
#define BCHP_TC_0_tim_cntrl_cont_tx_SHIFT                          17

/* TC_0 :: tim_cntrl :: range_adj_sync [16:16] */
#define BCHP_TC_0_tim_cntrl_range_adj_sync_MASK                    0x00010000
#define BCHP_TC_0_tim_cntrl_range_adj_sync_SHIFT                   16

/* TC_0 :: tim_cntrl :: exp_tics_per_ms [15:13] */
#define BCHP_TC_0_tim_cntrl_exp_tics_per_ms_MASK                   0x0000e000
#define BCHP_TC_0_tim_cntrl_exp_tics_per_ms_SHIFT                  13

/* TC_0 :: tim_cntrl :: tim_cntrl_stand_alone [12:12] */
#define BCHP_TC_0_tim_cntrl_tim_cntrl_stand_alone_MASK             0x00001000
#define BCHP_TC_0_tim_cntrl_tim_cntrl_stand_alone_SHIFT            12

/* TC_0 :: tim_cntrl :: reserved2 [11:11] */
#define BCHP_TC_0_tim_cntrl_reserved2_MASK                         0x00000800
#define BCHP_TC_0_tim_cntrl_reserved2_SHIFT                        11

/* TC_0 :: tim_cntrl :: dump_burst [10:10] */
#define BCHP_TC_0_tim_cntrl_dump_burst_MASK                        0x00000400
#define BCHP_TC_0_tim_cntrl_dump_burst_SHIFT                       10

/* TC_0 :: tim_cntrl :: sync_enable [09:09] */
#define BCHP_TC_0_tim_cntrl_sync_enable_MASK                       0x00000200
#define BCHP_TC_0_tim_cntrl_sync_enable_SHIFT                      9

/* TC_0 :: tim_cntrl :: catchup_jam_ucd [08:08] */
#define BCHP_TC_0_tim_cntrl_catchup_jam_ucd_MASK                   0x00000100
#define BCHP_TC_0_tim_cntrl_catchup_jam_ucd_SHIFT                  8

/* TC_0 :: tim_cntrl :: reserved3 [07:00] */
#define BCHP_TC_0_tim_cntrl_reserved3_MASK                         0x000000ff
#define BCHP_TC_0_tim_cntrl_reserved3_SHIFT                        0

/***************************************************************************
 *irq_status - TC Main 32-bit Interrupt Status Register
 ***************************************************************************/
/* TC_0 :: irq_status :: ucd_phy_rdy [31:31] */
#define BCHP_TC_0_irq_status_ucd_phy_rdy_MASK                      0x80000000
#define BCHP_TC_0_irq_status_ucd_phy_rdy_SHIFT                     31

/* TC_0 :: irq_status :: ucd_tc_rdy [30:30] */
#define BCHP_TC_0_irq_status_ucd_tc_rdy_MASK                       0x40000000
#define BCHP_TC_0_irq_status_ucd_tc_rdy_SHIFT                      30

/* TC_0 :: irq_status :: mapper_null_frame [29:29] */
#define BCHP_TC_0_irq_status_mapper_null_frame_MASK                0x20000000
#define BCHP_TC_0_irq_status_mapper_null_frame_SHIFT               29

/* TC_0 :: irq_status :: mapper_prepend [28:28] */
#define BCHP_TC_0_irq_status_mapper_prepend_MASK                   0x10000000
#define BCHP_TC_0_irq_status_mapper_prepend_SHIFT                  28

/* TC_0 :: irq_status :: framer_sprd_on_off [27:27] */
#define BCHP_TC_0_irq_status_framer_sprd_on_off_MASK               0x08000000
#define BCHP_TC_0_irq_status_framer_sprd_on_off_SHIFT              27

/* TC_0 :: irq_status :: framer_burst_to_long [26:26] */
#define BCHP_TC_0_irq_status_framer_burst_to_long_MASK             0x04000000
#define BCHP_TC_0_irq_status_framer_burst_to_long_SHIFT            26

/* TC_0 :: irq_status :: framer_burst_late [25:25] */
#define BCHP_TC_0_irq_status_framer_burst_late_MASK                0x02000000
#define BCHP_TC_0_irq_status_framer_burst_late_SHIFT               25

/* TC_0 :: irq_status :: fec_seq_num_error [24:24] */
#define BCHP_TC_0_irq_status_fec_seq_num_error_MASK                0x01000000
#define BCHP_TC_0_irq_status_fec_seq_num_error_SHIFT               24

/* TC_0 :: irq_status :: tim_error_flag_7 [23:23] */
#define BCHP_TC_0_irq_status_tim_error_flag_7_MASK                 0x00800000
#define BCHP_TC_0_irq_status_tim_error_flag_7_SHIFT                23

/* TC_0 :: irq_status :: tim_error_flag_6 [22:22] */
#define BCHP_TC_0_irq_status_tim_error_flag_6_MASK                 0x00400000
#define BCHP_TC_0_irq_status_tim_error_flag_6_SHIFT                22

/* TC_0 :: irq_status :: tim_error_flag_5 [21:21] */
#define BCHP_TC_0_irq_status_tim_error_flag_5_MASK                 0x00200000
#define BCHP_TC_0_irq_status_tim_error_flag_5_SHIFT                21

/* TC_0 :: irq_status :: tim_error_flag_4 [20:20] */
#define BCHP_TC_0_irq_status_tim_error_flag_4_MASK                 0x00100000
#define BCHP_TC_0_irq_status_tim_error_flag_4_SHIFT                20

/* TC_0 :: irq_status :: tim_error_flag_3 [19:19] */
#define BCHP_TC_0_irq_status_tim_error_flag_3_MASK                 0x00080000
#define BCHP_TC_0_irq_status_tim_error_flag_3_SHIFT                19

/* TC_0 :: irq_status :: tim_error_flag_2 [18:18] */
#define BCHP_TC_0_irq_status_tim_error_flag_2_MASK                 0x00040000
#define BCHP_TC_0_irq_status_tim_error_flag_2_SHIFT                18

/* TC_0 :: irq_status :: tim_error_flag_1 [17:17] */
#define BCHP_TC_0_irq_status_tim_error_flag_1_MASK                 0x00020000
#define BCHP_TC_0_irq_status_tim_error_flag_1_SHIFT                17

/* TC_0 :: irq_status :: tim_error_flag_0 [16:16] */
#define BCHP_TC_0_irq_status_tim_error_flag_0_MASK                 0x00010000
#define BCHP_TC_0_irq_status_tim_error_flag_0_SHIFT                16

/* TC_0 :: irq_status :: trc_threshold_rise [15:15] */
#define BCHP_TC_0_irq_status_trc_threshold_rise_MASK               0x00008000
#define BCHP_TC_0_irq_status_trc_threshold_rise_SHIFT              15

/* TC_0 :: irq_status :: trc_threshold_fall [14:14] */
#define BCHP_TC_0_irq_status_trc_threshold_fall_MASK               0x00004000
#define BCHP_TC_0_irq_status_trc_threshold_fall_SHIFT              14

/* TC_0 :: irq_status :: range_adj_ack [13:13] */
#define BCHP_TC_0_irq_status_range_adj_ack_MASK                    0x00002000
#define BCHP_TC_0_irq_status_range_adj_ack_SHIFT                   13

/* TC_0 :: irq_status :: tim_cntrl_irq_adrs_1A [12:12] */
#define BCHP_TC_0_irq_status_tim_cntrl_irq_adrs_1A_MASK            0x00001000
#define BCHP_TC_0_irq_status_tim_cntrl_irq_adrs_1A_SHIFT           12

/* TC_0 :: irq_status :: trc_pulse_lost_rise [11:11] */
#define BCHP_TC_0_irq_status_trc_pulse_lost_rise_MASK              0x00000800
#define BCHP_TC_0_irq_status_trc_pulse_lost_rise_SHIFT             11

/* TC_0 :: irq_status :: trc_sync_inconsistent [10:10] */
#define BCHP_TC_0_irq_status_trc_sync_inconsistent_MASK            0x00000400
#define BCHP_TC_0_irq_status_trc_sync_inconsistent_SHIFT           10

/* TC_0 :: irq_status :: trc_k1_out_of_bounds [09:09] */
#define BCHP_TC_0_irq_status_trc_k1_out_of_bounds_MASK             0x00000200
#define BCHP_TC_0_irq_status_trc_k1_out_of_bounds_SHIFT            9

/* TC_0 :: irq_status :: trc_sync_valid [08:08] */
#define BCHP_TC_0_irq_status_trc_sync_valid_MASK                   0x00000100
#define BCHP_TC_0_irq_status_trc_sync_valid_SHIFT                  8

/* TC_0 :: irq_status :: preamble_zero_payload [07:07] */
#define BCHP_TC_0_irq_status_preamble_zero_payload_MASK            0x00000080
#define BCHP_TC_0_irq_status_preamble_zero_payload_SHIFT           7

/* TC_0 :: irq_status :: framer_use_impulse_err [06:06] */
#define BCHP_TC_0_irq_status_framer_use_impulse_err_MASK           0x00000040
#define BCHP_TC_0_irq_status_framer_use_impulse_err_SHIFT          6

/* TC_0 :: irq_status :: framer_not_complete [05:05] */
#define BCHP_TC_0_irq_status_framer_not_complete_MASK              0x00000020
#define BCHP_TC_0_irq_status_framer_not_complete_SHIFT             5

/* TC_0 :: irq_status :: frame_bb_scale_err [04:04] */
#define BCHP_TC_0_irq_status_frame_bb_scale_err_MASK               0x00000010
#define BCHP_TC_0_irq_status_frame_bb_scale_err_SHIFT              4

/* TC_0 :: irq_status :: aux_irq_adrs [03:03] */
#define BCHP_TC_0_irq_status_aux_irq_adrs_MASK                     0x00000008
#define BCHP_TC_0_irq_status_aux_irq_adrs_SHIFT                    3

/* TC_0 :: irq_status :: acl_irq [02:02] */
#define BCHP_TC_0_irq_status_acl_irq_MASK                          0x00000004
#define BCHP_TC_0_irq_status_acl_irq_SHIFT                         2

/* TC_0 :: irq_status :: tim_cntrl_sync_fall [01:01] */
#define BCHP_TC_0_irq_status_tim_cntrl_sync_fall_MASK              0x00000002
#define BCHP_TC_0_irq_status_tim_cntrl_sync_fall_SHIFT             1

/* TC_0 :: irq_status :: babble_cntrl [00:00] */
#define BCHP_TC_0_irq_status_babble_cntrl_MASK                     0x00000001
#define BCHP_TC_0_irq_status_babble_cntrl_SHIFT                    0

/***************************************************************************
 *irq_mask_cpu - TC Main 32-bit Interrupt Mask Register for CPU
 ***************************************************************************/
/* TC_0 :: irq_mask_cpu :: irq_mask_cpu [31:00] */
#define BCHP_TC_0_irq_mask_cpu_irq_mask_cpu_MASK                   0xffffffff
#define BCHP_TC_0_irq_mask_cpu_irq_mask_cpu_SHIFT                  0

/***************************************************************************
 *irq_mask_us_mac - TC Main 32-bit Interrupt Mask Register for US MAC
 ***************************************************************************/
/* TC_0 :: irq_mask_us_mac :: irq_mask_us_mac [31:00] */
#define BCHP_TC_0_irq_mask_us_mac_irq_mask_us_mac_MASK             0xffffffff
#define BCHP_TC_0_irq_mask_us_mac_irq_mask_us_mac_SHIFT            0

/***************************************************************************
 *reserved_7C_7F - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_7C_7F :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_7C_7F_reserved0_MASK                    0xffffffff
#define BCHP_TC_0_reserved_7C_7F_reserved0_SHIFT                   0

/***************************************************************************
 *trc_cntrl_0 - TRC Control / Configuration ( Jam Next Sync, VoIp, NCO DVD, Blk Size )
 ***************************************************************************/
/* TC_0 :: trc_cntrl_0 :: timing_master_enable [31:31] */
#define BCHP_TC_0_trc_cntrl_0_timing_master_enable_MASK            0x80000000
#define BCHP_TC_0_trc_cntrl_0_timing_master_enable_SHIFT           31

/* TC_0 :: trc_cntrl_0 :: reserved0 [30:29] */
#define BCHP_TC_0_trc_cntrl_0_reserved0_MASK                       0x60000000
#define BCHP_TC_0_trc_cntrl_0_reserved0_SHIFT                      29

/* TC_0 :: trc_cntrl_0 :: new_k0_ram_coeff [28:28] */
#define BCHP_TC_0_trc_cntrl_0_new_k0_ram_coeff_MASK                0x10000000
#define BCHP_TC_0_trc_cntrl_0_new_k0_ram_coeff_SHIFT               28

/* TC_0 :: trc_cntrl_0 :: force_acq [27:27] */
#define BCHP_TC_0_trc_cntrl_0_force_acq_MASK                       0x08000000
#define BCHP_TC_0_trc_cntrl_0_force_acq_SHIFT                      27

/* TC_0 :: trc_cntrl_0 :: jam_sync_message [26:26] */
#define BCHP_TC_0_trc_cntrl_0_jam_sync_message_MASK                0x04000000
#define BCHP_TC_0_trc_cntrl_0_jam_sync_message_SHIFT               26

/* TC_0 :: trc_cntrl_0 :: clear_loop [25:25] */
#define BCHP_TC_0_trc_cntrl_0_clear_loop_MASK                      0x02000000
#define BCHP_TC_0_trc_cntrl_0_clear_loop_SHIFT                     25

/* TC_0 :: trc_cntrl_0 :: init_symbol_counters [24:24] */
#define BCHP_TC_0_trc_cntrl_0_init_symbol_counters_MASK            0x01000000
#define BCHP_TC_0_trc_cntrl_0_init_symbol_counters_SHIFT           24

/* TC_0 :: trc_cntrl_0 :: source_1024_domain [23:23] */
#define BCHP_TC_0_trc_cntrl_0_source_1024_domain_MASK              0x00800000
#define BCHP_TC_0_trc_cntrl_0_source_1024_domain_SHIFT             23

/* TC_0 :: trc_cntrl_0 :: reference_source [22:22] */
#define BCHP_TC_0_trc_cntrl_0_reference_source_MASK                0x00400000
#define BCHP_TC_0_trc_cntrl_0_reference_source_SHIFT               22

/* TC_0 :: trc_cntrl_0 :: line_estimation_en [21:21] */
#define BCHP_TC_0_trc_cntrl_0_line_estimation_en_MASK              0x00200000
#define BCHP_TC_0_trc_cntrl_0_line_estimation_en_SHIFT             21

/* TC_0 :: trc_cntrl_0 :: auto_lpu [20:20] */
#define BCHP_TC_0_trc_cntrl_0_auto_lpu_MASK                        0x00100000
#define BCHP_TC_0_trc_cntrl_0_auto_lpu_SHIFT                       20

/* TC_0 :: trc_cntrl_0 :: syn_4x_8x [19:19] */
#define BCHP_TC_0_trc_cntrl_0_syn_4x_8x_MASK                       0x00080000
#define BCHP_TC_0_trc_cntrl_0_syn_4x_8x_SHIFT                      19

/* TC_0 :: trc_cntrl_0 :: reserved1 [18:18] */
#define BCHP_TC_0_trc_cntrl_0_reserved1_MASK                       0x00040000
#define BCHP_TC_0_trc_cntrl_0_reserved1_SHIFT                      18

/* TC_0 :: trc_cntrl_0 :: trc_mode [17:17] */
#define BCHP_TC_0_trc_cntrl_0_trc_mode_MASK                        0x00020000
#define BCHP_TC_0_trc_cntrl_0_trc_mode_SHIFT                       17

/* TC_0 :: trc_cntrl_0 :: open_loop [16:16] */
#define BCHP_TC_0_trc_cntrl_0_open_loop_MASK                       0x00010000
#define BCHP_TC_0_trc_cntrl_0_open_loop_SHIFT                      16

/* TC_0 :: trc_cntrl_0 :: reserved2 [15:13] */
#define BCHP_TC_0_trc_cntrl_0_reserved2_MASK                       0x0000e000
#define BCHP_TC_0_trc_cntrl_0_reserved2_SHIFT                      13

/* TC_0 :: trc_cntrl_0 :: voip_sel [12:12] */
#define BCHP_TC_0_trc_cntrl_0_voip_sel_MASK                        0x00001000
#define BCHP_TC_0_trc_cntrl_0_voip_sel_SHIFT                       12

/* TC_0 :: trc_cntrl_0 :: voip_spl [11:10] */
#define BCHP_TC_0_trc_cntrl_0_voip_spl_MASK                        0x00000c00
#define BCHP_TC_0_trc_cntrl_0_voip_spl_SHIFT                       10

/* TC_0 :: trc_cntrl_0 :: voip_div [09:08] */
#define BCHP_TC_0_trc_cntrl_0_voip_div_MASK                        0x00000300
#define BCHP_TC_0_trc_cntrl_0_voip_div_SHIFT                       8

/* TC_0 :: trc_cntrl_0 :: reserved3 [07:06] */
#define BCHP_TC_0_trc_cntrl_0_reserved3_MASK                       0x000000c0
#define BCHP_TC_0_trc_cntrl_0_reserved3_SHIFT                      6

/* TC_0 :: trc_cntrl_0 :: nco_dvd [05:03] */
#define BCHP_TC_0_trc_cntrl_0_nco_dvd_MASK                         0x00000038
#define BCHP_TC_0_trc_cntrl_0_nco_dvd_SHIFT                        3

/* TC_0 :: trc_cntrl_0 :: blk_size [02:00] */
#define BCHP_TC_0_trc_cntrl_0_blk_size_MASK                        0x00000007
#define BCHP_TC_0_trc_cntrl_0_blk_size_SHIFT                       0

/***************************************************************************
 *trc_cntrl_1 - TRC Configuration ( k1 offset, TRC Phase Err threshold, k0, k1 )
 ***************************************************************************/
/* TC_0 :: trc_cntrl_1 :: reserved0 [31:29] */
#define BCHP_TC_0_trc_cntrl_1_reserved0_MASK                       0xe0000000
#define BCHP_TC_0_trc_cntrl_1_reserved0_SHIFT                      29

/* TC_0 :: trc_cntrl_1 :: k1_offset [28:24] */
#define BCHP_TC_0_trc_cntrl_1_k1_offset_MASK                       0x1f000000
#define BCHP_TC_0_trc_cntrl_1_k1_offset_SHIFT                      24

/* TC_0 :: trc_cntrl_1 :: reserved1 [23:21] */
#define BCHP_TC_0_trc_cntrl_1_reserved1_MASK                       0x00e00000
#define BCHP_TC_0_trc_cntrl_1_reserved1_SHIFT                      21

/* TC_0 :: trc_cntrl_1 :: trc_phase_err_threshold [20:16] */
#define BCHP_TC_0_trc_cntrl_1_trc_phase_err_threshold_MASK         0x001f0000
#define BCHP_TC_0_trc_cntrl_1_trc_phase_err_threshold_SHIFT        16

/* TC_0 :: trc_cntrl_1 :: reserved2 [15:13] */
#define BCHP_TC_0_trc_cntrl_1_reserved2_MASK                       0x0000e000
#define BCHP_TC_0_trc_cntrl_1_reserved2_SHIFT                      13

/* TC_0 :: trc_cntrl_1 :: k0 [12:08] */
#define BCHP_TC_0_trc_cntrl_1_k0_MASK                              0x00001f00
#define BCHP_TC_0_trc_cntrl_1_k0_SHIFT                             8

/* TC_0 :: trc_cntrl_1 :: reserved3 [07:05] */
#define BCHP_TC_0_trc_cntrl_1_reserved3_MASK                       0x000000e0
#define BCHP_TC_0_trc_cntrl_1_reserved3_SHIFT                      5

/* TC_0 :: trc_cntrl_1 :: k1 [04:00] */
#define BCHP_TC_0_trc_cntrl_1_k1_MASK                              0x0000001f
#define BCHP_TC_0_trc_cntrl_1_k1_SHIFT                             0

/***************************************************************************
 *reserved_88_8B - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_88_8B :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_88_8B_reserved0_MASK                    0xffffffff
#define BCHP_TC_0_reserved_88_8B_reserved0_SHIFT                   0

/***************************************************************************
 *trc_nco_center_freq - TRC NCO Center Frequency
 ***************************************************************************/
/* TC_0 :: trc_nco_center_freq :: nco_center_frequency [31:00] */
#define BCHP_TC_0_trc_nco_center_freq_nco_center_frequency_MASK    0xffffffff
#define BCHP_TC_0_trc_nco_center_freq_nco_center_frequency_SHIFT   0

/***************************************************************************
 *trc_ds_mstr_clk_dvd - TRC DS Symbol and Master Clock Divider
 ***************************************************************************/
/* TC_0 :: trc_ds_mstr_clk_dvd :: ds_symbol_clk_divider [31:16] */
#define BCHP_TC_0_trc_ds_mstr_clk_dvd_ds_symbol_clk_divider_MASK   0xffff0000
#define BCHP_TC_0_trc_ds_mstr_clk_dvd_ds_symbol_clk_divider_SHIFT  16

/* TC_0 :: trc_ds_mstr_clk_dvd :: master_clk_divider [15:00] */
#define BCHP_TC_0_trc_ds_mstr_clk_dvd_master_clk_divider_MASK      0x0000ffff
#define BCHP_TC_0_trc_ds_mstr_clk_dvd_master_clk_divider_SHIFT     0

/***************************************************************************
 *trc_ranging_offset - TRC Ranging Offset
 ***************************************************************************/
/* TC_0 :: trc_ranging_offset :: ranging_offset [31:00] */
#define BCHP_TC_0_trc_ranging_offset_ranging_offset_MASK           0xffffffff
#define BCHP_TC_0_trc_ranging_offset_ranging_offset_SHIFT          0

/***************************************************************************
 *trc_cntrl_3 - TRC Configuration ( k0_ram_init, loop shift control )
 ***************************************************************************/
/* TC_0 :: trc_cntrl_3 :: reserved0 [31:29] */
#define BCHP_TC_0_trc_cntrl_3_reserved0_MASK                       0xe0000000
#define BCHP_TC_0_trc_cntrl_3_reserved0_SHIFT                      29

/* TC_0 :: trc_cntrl_3 :: diag_flavor [28:28] */
#define BCHP_TC_0_trc_cntrl_3_diag_flavor_MASK                     0x10000000
#define BCHP_TC_0_trc_cntrl_3_diag_flavor_SHIFT                    28

/* TC_0 :: trc_cntrl_3 :: reserved1 [27:25] */
#define BCHP_TC_0_trc_cntrl_3_reserved1_MASK                       0x0e000000
#define BCHP_TC_0_trc_cntrl_3_reserved1_SHIFT                      25

/* TC_0 :: trc_cntrl_3 :: diag_dyn [24:24] */
#define BCHP_TC_0_trc_cntrl_3_diag_dyn_MASK                        0x01000000
#define BCHP_TC_0_trc_cntrl_3_diag_dyn_SHIFT                       24

/* TC_0 :: trc_cntrl_3 :: reserved2 [23:09] */
#define BCHP_TC_0_trc_cntrl_3_reserved2_MASK                       0x00fffe00
#define BCHP_TC_0_trc_cntrl_3_reserved2_SHIFT                      9

/* TC_0 :: trc_cntrl_3 :: k0_ram_init [08:08] */
#define BCHP_TC_0_trc_cntrl_3_k0_ram_init_MASK                     0x00000100
#define BCHP_TC_0_trc_cntrl_3_k0_ram_init_SHIFT                    8

/* TC_0 :: trc_cntrl_3 :: reserved3 [07:00] */
#define BCHP_TC_0_trc_cntrl_3_reserved3_MASK                       0x000000ff
#define BCHP_TC_0_trc_cntrl_3_reserved3_SHIFT                      0

/***************************************************************************
 *reserved_9C_9F - TRC Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_9C_9F :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_9C_9F_reserved0_MASK                    0xffffffff
#define BCHP_TC_0_reserved_9C_9F_reserved0_SHIFT                   0

/***************************************************************************
 *trc_acq_freq - TRC Acquired Frequency
 ***************************************************************************/
/* TC_0 :: trc_acq_freq :: trc_acq_freq [31:00] */
#define BCHP_TC_0_trc_acq_freq_trc_acq_freq_MASK                   0xffffffff
#define BCHP_TC_0_trc_acq_freq_trc_acq_freq_SHIFT                  0

/***************************************************************************
 *trc_numof_syn_msg - TRC Number of Sync Messages received during estimation
 ***************************************************************************/
/* TC_0 :: trc_numof_syn_msg :: trc_numof_syn_msg [31:24] */
#define BCHP_TC_0_trc_numof_syn_msg_trc_numof_syn_msg_MASK         0xff000000
#define BCHP_TC_0_trc_numof_syn_msg_trc_numof_syn_msg_SHIFT        24

/* TC_0 :: trc_numof_syn_msg :: reserved0 [23:00] */
#define BCHP_TC_0_trc_numof_syn_msg_reserved0_MASK                 0x00ffffff
#define BCHP_TC_0_trc_numof_syn_msg_reserved0_SHIFT                0

/***************************************************************************
 *trc_status_tcom_cntrl - TRC Acquisition Loop Status and Telecom Control
 ***************************************************************************/
/* TC_0 :: trc_status_tcom_cntrl :: trc_inst_phs_err_lsbs [31:24] */
#define BCHP_TC_0_trc_status_tcom_cntrl_trc_inst_phs_err_lsbs_MASK 0xff000000
#define BCHP_TC_0_trc_status_tcom_cntrl_trc_inst_phs_err_lsbs_SHIFT 24

/* TC_0 :: trc_status_tcom_cntrl :: trc_inst_phs_err_msbs [23:22] */
#define BCHP_TC_0_trc_status_tcom_cntrl_trc_inst_phs_err_msbs_MASK 0x00c00000
#define BCHP_TC_0_trc_status_tcom_cntrl_trc_inst_phs_err_msbs_SHIFT 22

/* TC_0 :: trc_status_tcom_cntrl :: trc_acq_loop_status [21:16] */
#define BCHP_TC_0_trc_status_tcom_cntrl_trc_acq_loop_status_MASK   0x003f0000
#define BCHP_TC_0_trc_status_tcom_cntrl_trc_acq_loop_status_SHIFT  16

/* TC_0 :: trc_status_tcom_cntrl :: reserved0 [15:12] */
#define BCHP_TC_0_trc_status_tcom_cntrl_reserved0_MASK             0x0000f000
#define BCHP_TC_0_trc_status_tcom_cntrl_reserved0_SHIFT            12

/* TC_0 :: trc_status_tcom_cntrl :: trc_tcom_shift_cntrl [11:08] */
#define BCHP_TC_0_trc_status_tcom_cntrl_trc_tcom_shift_cntrl_MASK  0x00000f00
#define BCHP_TC_0_trc_status_tcom_cntrl_trc_tcom_shift_cntrl_SHIFT 8

/* TC_0 :: trc_status_tcom_cntrl :: reserved1 [07:03] */
#define BCHP_TC_0_trc_status_tcom_cntrl_reserved1_MASK             0x000000f8
#define BCHP_TC_0_trc_status_tcom_cntrl_reserved1_SHIFT            3

/* TC_0 :: trc_status_tcom_cntrl :: trc_tcom_pow2_div [02:00] */
#define BCHP_TC_0_trc_status_tcom_cntrl_trc_tcom_pow2_div_MASK     0x00000007
#define BCHP_TC_0_trc_status_tcom_cntrl_trc_tcom_pow2_div_SHIFT    0

/***************************************************************************
 *trc_telecom_scale - TRC Telecom FCW Scale Value
 ***************************************************************************/
/* TC_0 :: trc_telecom_scale :: trc_telecom_scale [31:00] */
#define BCHP_TC_0_trc_telecom_scale_trc_telecom_scale_MASK         0xffffffff
#define BCHP_TC_0_trc_telecom_scale_trc_telecom_scale_SHIFT        0

/***************************************************************************
 *trc_telecom_fcw - TRC Telecom FCW Acquired
 ***************************************************************************/
/* TC_0 :: trc_telecom_fcw :: trc_telecom_fcw [31:00] */
#define BCHP_TC_0_trc_telecom_fcw_trc_telecom_fcw_MASK             0xffffffff
#define BCHP_TC_0_trc_telecom_fcw_trc_telecom_fcw_SHIFT            0

/***************************************************************************
 *reserved_B4_B7 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_B4_B7 :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_B4_B7_reserved0_MASK                    0xffffffff
#define BCHP_TC_0_reserved_B4_B7_reserved0_SHIFT                   0

/***************************************************************************
 *reserved_B8_BB - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_B8_BB :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_B8_BB_reserved0_MASK                    0xffffffff
#define BCHP_TC_0_reserved_B8_BB_reserved0_SHIFT                   0

/***************************************************************************
 *reserved_BC_BF - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_BC_BF :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_BC_BF_reserved0_MASK                    0xffffffff
#define BCHP_TC_0_reserved_BC_BF_reserved0_SHIFT                   0

/***************************************************************************
 *burst_bank0_qam - Profile 0 - QAM Settings / RS_N /  RS_T
 ***************************************************************************/
/* TC_0 :: burst_bank0_qam :: pemode [31:31] */
#define BCHP_TC_0_burst_bank0_qam_pemode_MASK                      0x80000000
#define BCHP_TC_0_burst_bank0_qam_pemode_SHIFT                     31

/* TC_0 :: burst_bank0_qam :: pqmode [30:29] */
#define BCHP_TC_0_burst_bank0_qam_pqmode_MASK                      0x60000000
#define BCHP_TC_0_burst_bank0_qam_pqmode_SHIFT                     29

/* TC_0 :: burst_bank0_qam :: pqscl [28:28] */
#define BCHP_TC_0_burst_bank0_qam_pqscl_MASK                       0x10000000
#define BCHP_TC_0_burst_bank0_qam_pqscl_SHIFT                      28

/* TC_0 :: burst_bank0_qam :: emode [27:27] */
#define BCHP_TC_0_burst_bank0_qam_emode_MASK                       0x08000000
#define BCHP_TC_0_burst_bank0_qam_emode_SHIFT                      27

/* TC_0 :: burst_bank0_qam :: qmode [26:24] */
#define BCHP_TC_0_burst_bank0_qam_qmode_MASK                       0x07000000
#define BCHP_TC_0_burst_bank0_qam_qmode_SHIFT                      24

/* TC_0 :: burst_bank0_qam :: reserved0 [23:21] */
#define BCHP_TC_0_burst_bank0_qam_reserved0_MASK                   0x00e00000
#define BCHP_TC_0_burst_bank0_qam_reserved0_SHIFT                  21

/* TC_0 :: burst_bank0_qam :: rs_en [20:20] */
#define BCHP_TC_0_burst_bank0_qam_rs_en_MASK                       0x00100000
#define BCHP_TC_0_burst_bank0_qam_rs_en_SHIFT                      20

/* TC_0 :: burst_bank0_qam :: reserved1 [19:16] */
#define BCHP_TC_0_burst_bank0_qam_reserved1_MASK                   0x000f0000
#define BCHP_TC_0_burst_bank0_qam_reserved1_SHIFT                  16

/* TC_0 :: burst_bank0_qam :: slcw [15:15] */
#define BCHP_TC_0_burst_bank0_qam_slcw_MASK                        0x00008000
#define BCHP_TC_0_burst_bank0_qam_slcw_SHIFT                       15

/* TC_0 :: burst_bank0_qam :: reserved2 [14:13] */
#define BCHP_TC_0_burst_bank0_qam_reserved2_MASK                   0x00006000
#define BCHP_TC_0_burst_bank0_qam_reserved2_SHIFT                  13

/* TC_0 :: burst_bank0_qam :: rs_t [12:08] */
#define BCHP_TC_0_burst_bank0_qam_rs_t_MASK                        0x00001f00
#define BCHP_TC_0_burst_bank0_qam_rs_t_SHIFT                       8

/* TC_0 :: burst_bank0_qam :: rs_n [07:00] */
#define BCHP_TC_0_burst_bank0_qam_rs_n_MASK                        0x000000ff
#define BCHP_TC_0_burst_bank0_qam_rs_n_SHIFT                       0

/***************************************************************************
 *burst_bank0_pre - Profile 0 - Preamble Length and Offset
 ***************************************************************************/
/* TC_0 :: burst_bank0_pre :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank0_pre_reserved0_MASK                   0xf8000000
#define BCHP_TC_0_burst_bank0_pre_reserved0_SHIFT                  27

/* TC_0 :: burst_bank0_pre :: preamble_length [26:16] */
#define BCHP_TC_0_burst_bank0_pre_preamble_length_MASK             0x07ff0000
#define BCHP_TC_0_burst_bank0_pre_preamble_length_SHIFT            16

/* TC_0 :: burst_bank0_pre :: reserved1 [15:11] */
#define BCHP_TC_0_burst_bank0_pre_reserved1_MASK                   0x0000f800
#define BCHP_TC_0_burst_bank0_pre_reserved1_SHIFT                  11

/* TC_0 :: burst_bank0_pre :: preamble_offset [10:00] */
#define BCHP_TC_0_burst_bank0_pre_preamble_offset_MASK             0x000007ff
#define BCHP_TC_0_burst_bank0_pre_preamble_offset_SHIFT            0

/***************************************************************************
 *burst_bank0_scr_seed - Profile 0 - Scrambler Seed and On / Off
 ***************************************************************************/
/* TC_0 :: burst_bank0_scr_seed :: prog_qpsk_scale_preamble [31:28] */
#define BCHP_TC_0_burst_bank0_scr_seed_prog_qpsk_scale_preamble_MASK 0xf0000000
#define BCHP_TC_0_burst_bank0_scr_seed_prog_qpsk_scale_preamble_SHIFT 28

/* TC_0 :: burst_bank0_scr_seed :: prog_qpsk_scale_payload [27:24] */
#define BCHP_TC_0_burst_bank0_scr_seed_prog_qpsk_scale_payload_MASK 0x0f000000
#define BCHP_TC_0_burst_bank0_scr_seed_prog_qpsk_scale_payload_SHIFT 24

/* TC_0 :: burst_bank0_scr_seed :: scrambler_seed [23:01] */
#define BCHP_TC_0_burst_bank0_scr_seed_scrambler_seed_MASK         0x00fffffe
#define BCHP_TC_0_burst_bank0_scr_seed_scrambler_seed_SHIFT        1

/* TC_0 :: burst_bank0_scr_seed :: scrambler_on [00:00] */
#define BCHP_TC_0_burst_bank0_scr_seed_scrambler_on_MASK           0x00000001
#define BCHP_TC_0_burst_bank0_scr_seed_scrambler_on_SHIFT          0

/***************************************************************************
 *burst_bank0_interleaver_depth - Profile 0 - Interleaver Depth
 ***************************************************************************/
/* TC_0 :: burst_bank0_interleaver_depth :: reserved0 [31:24] */
#define BCHP_TC_0_burst_bank0_interleaver_depth_reserved0_MASK     0xff000000
#define BCHP_TC_0_burst_bank0_interleaver_depth_reserved0_SHIFT    24

/* TC_0 :: burst_bank0_interleaver_depth :: interleave_depth [23:16] */
#define BCHP_TC_0_burst_bank0_interleaver_depth_interleave_depth_MASK 0x00ff0000
#define BCHP_TC_0_burst_bank0_interleaver_depth_interleave_depth_SHIFT 16

/* TC_0 :: burst_bank0_interleaver_depth :: max_interleave_depth [15:08] */
#define BCHP_TC_0_burst_bank0_interleaver_depth_max_interleave_depth_MASK 0x0000ff00
#define BCHP_TC_0_burst_bank0_interleaver_depth_max_interleave_depth_SHIFT 8

/* TC_0 :: burst_bank0_interleaver_depth :: reserved1 [07:00] */
#define BCHP_TC_0_burst_bank0_interleaver_depth_reserved1_MASK     0x000000ff
#define BCHP_TC_0_burst_bank0_interleaver_depth_reserved1_SHIFT    0

/***************************************************************************
 *burst_bank0_misc_settings - Profile 0 - Sprd On, TCM On, CDMA Settings
 ***************************************************************************/
/* TC_0 :: burst_bank0_misc_settings :: reserved0 [31:28] */
#define BCHP_TC_0_burst_bank0_misc_settings_reserved0_MASK         0xf0000000
#define BCHP_TC_0_burst_bank0_misc_settings_reserved0_SHIFT        28

/* TC_0 :: burst_bank0_misc_settings :: use_impluse [27:27] */
#define BCHP_TC_0_burst_bank0_misc_settings_use_impluse_MASK       0x08000000
#define BCHP_TC_0_burst_bank0_misc_settings_use_impluse_SHIFT      27

/* TC_0 :: burst_bank0_misc_settings :: pmap_sel [26:26] */
#define BCHP_TC_0_burst_bank0_misc_settings_pmap_sel_MASK          0x04000000
#define BCHP_TC_0_burst_bank0_misc_settings_pmap_sel_SHIFT         26
#define BCHP_TC_0_burst_bank0_misc_settings_pmap_sel_Use_Gray_Mapping 0
#define BCHP_TC_0_burst_bank0_misc_settings_pmap_sel_Use_TCM_Mapping 1

/* TC_0 :: burst_bank0_misc_settings :: speader_on [25:25] */
#define BCHP_TC_0_burst_bank0_misc_settings_speader_on_MASK        0x02000000
#define BCHP_TC_0_burst_bank0_misc_settings_speader_on_SHIFT       25
#define BCHP_TC_0_burst_bank0_misc_settings_speader_on_Spreader_Off 0
#define BCHP_TC_0_burst_bank0_misc_settings_speader_on_Spreader_On 1

/* TC_0 :: burst_bank0_misc_settings :: tcm_on [24:24] */
#define BCHP_TC_0_burst_bank0_misc_settings_tcm_on_MASK            0x01000000
#define BCHP_TC_0_burst_bank0_misc_settings_tcm_on_SHIFT           24
#define BCHP_TC_0_burst_bank0_misc_settings_tcm_on_TCM_Off         0
#define BCHP_TC_0_burst_bank0_misc_settings_tcm_on_TCM_On          1

/* TC_0 :: burst_bank0_misc_settings :: cdma_cpsf [23:16] */
#define BCHP_TC_0_burst_bank0_misc_settings_cdma_cpsf_MASK         0x00ff0000
#define BCHP_TC_0_burst_bank0_misc_settings_cdma_cpsf_SHIFT        16

/* TC_0 :: burst_bank0_misc_settings :: reserved1 [15:14] */
#define BCHP_TC_0_burst_bank0_misc_settings_reserved1_MASK         0x0000c000
#define BCHP_TC_0_burst_bank0_misc_settings_reserved1_SHIFT        14

/* TC_0 :: burst_bank0_misc_settings :: cdma_siss [13:08] */
#define BCHP_TC_0_burst_bank0_misc_settings_cdma_siss_MASK         0x00003f00
#define BCHP_TC_0_burst_bank0_misc_settings_cdma_siss_SHIFT        8

/* TC_0 :: burst_bank0_misc_settings :: reserved2 [07:06] */
#define BCHP_TC_0_burst_bank0_misc_settings_reserved2_MASK         0x000000c0
#define BCHP_TC_0_burst_bank0_misc_settings_reserved2_SHIFT        6

/* TC_0 :: burst_bank0_misc_settings :: k_gcd [05:00] */
#define BCHP_TC_0_burst_bank0_misc_settings_k_gcd_MASK             0x0000003f
#define BCHP_TC_0_burst_bank0_misc_settings_k_gcd_SHIFT            0

/***************************************************************************
 *burst_bank0_ohslen_bbscale - Profile 0 - Phy Overhead Symbols and Spreader Scaler
 ***************************************************************************/
/* TC_0 :: burst_bank0_ohslen_bbscale :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank0_ohslen_bbscale_reserved0_MASK        0xf8000000
#define BCHP_TC_0_burst_bank0_ohslen_bbscale_reserved0_SHIFT       27

/* TC_0 :: burst_bank0_ohslen_bbscale :: phy_ohslen [26:16] */
#define BCHP_TC_0_burst_bank0_ohslen_bbscale_phy_ohslen_MASK       0x07ff0000
#define BCHP_TC_0_burst_bank0_ohslen_bbscale_phy_ohslen_SHIFT      16

/* TC_0 :: burst_bank0_ohslen_bbscale :: shift_cntrl_en [15:15] */
#define BCHP_TC_0_burst_bank0_ohslen_bbscale_shift_cntrl_en_MASK   0x00008000
#define BCHP_TC_0_burst_bank0_ohslen_bbscale_shift_cntrl_en_SHIFT  15

/* TC_0 :: burst_bank0_ohslen_bbscale :: reserved1 [14:12] */
#define BCHP_TC_0_burst_bank0_ohslen_bbscale_reserved1_MASK        0x00007000
#define BCHP_TC_0_burst_bank0_ohslen_bbscale_reserved1_SHIFT       12

/* TC_0 :: burst_bank0_ohslen_bbscale :: bb_scale [11:00] */
#define BCHP_TC_0_burst_bank0_ohslen_bbscale_bb_scale_MASK         0x00000fff
#define BCHP_TC_0_burst_bank0_ohslen_bbscale_bb_scale_SHIFT        0

/***************************************************************************
 *reserved_118_11B - Profile 0 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_118_11B :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_118_11B_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_118_11B_reserved0_SHIFT                 0

/***************************************************************************
 *reserved_11C_11F - Profile 0 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_11C_11F :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_11C_11F_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_11C_11F_reserved0_SHIFT                 0

/***************************************************************************
 *burst_bank1_qam - Profile 1 - QAM Settings / RS_N /  RS_T
 ***************************************************************************/
/* TC_0 :: burst_bank1_qam :: pemode [31:31] */
#define BCHP_TC_0_burst_bank1_qam_pemode_MASK                      0x80000000
#define BCHP_TC_0_burst_bank1_qam_pemode_SHIFT                     31

/* TC_0 :: burst_bank1_qam :: pqmode [30:29] */
#define BCHP_TC_0_burst_bank1_qam_pqmode_MASK                      0x60000000
#define BCHP_TC_0_burst_bank1_qam_pqmode_SHIFT                     29

/* TC_0 :: burst_bank1_qam :: pqscl [28:28] */
#define BCHP_TC_0_burst_bank1_qam_pqscl_MASK                       0x10000000
#define BCHP_TC_0_burst_bank1_qam_pqscl_SHIFT                      28

/* TC_0 :: burst_bank1_qam :: emode [27:27] */
#define BCHP_TC_0_burst_bank1_qam_emode_MASK                       0x08000000
#define BCHP_TC_0_burst_bank1_qam_emode_SHIFT                      27

/* TC_0 :: burst_bank1_qam :: qmode [26:24] */
#define BCHP_TC_0_burst_bank1_qam_qmode_MASK                       0x07000000
#define BCHP_TC_0_burst_bank1_qam_qmode_SHIFT                      24

/* TC_0 :: burst_bank1_qam :: reserved0 [23:21] */
#define BCHP_TC_0_burst_bank1_qam_reserved0_MASK                   0x00e00000
#define BCHP_TC_0_burst_bank1_qam_reserved0_SHIFT                  21

/* TC_0 :: burst_bank1_qam :: rs_en [20:20] */
#define BCHP_TC_0_burst_bank1_qam_rs_en_MASK                       0x00100000
#define BCHP_TC_0_burst_bank1_qam_rs_en_SHIFT                      20

/* TC_0 :: burst_bank1_qam :: reserved1 [19:16] */
#define BCHP_TC_0_burst_bank1_qam_reserved1_MASK                   0x000f0000
#define BCHP_TC_0_burst_bank1_qam_reserved1_SHIFT                  16

/* TC_0 :: burst_bank1_qam :: slcw [15:15] */
#define BCHP_TC_0_burst_bank1_qam_slcw_MASK                        0x00008000
#define BCHP_TC_0_burst_bank1_qam_slcw_SHIFT                       15

/* TC_0 :: burst_bank1_qam :: reserved2 [14:13] */
#define BCHP_TC_0_burst_bank1_qam_reserved2_MASK                   0x00006000
#define BCHP_TC_0_burst_bank1_qam_reserved2_SHIFT                  13

/* TC_0 :: burst_bank1_qam :: rs_t [12:08] */
#define BCHP_TC_0_burst_bank1_qam_rs_t_MASK                        0x00001f00
#define BCHP_TC_0_burst_bank1_qam_rs_t_SHIFT                       8

/* TC_0 :: burst_bank1_qam :: rs_n [07:00] */
#define BCHP_TC_0_burst_bank1_qam_rs_n_MASK                        0x000000ff
#define BCHP_TC_0_burst_bank1_qam_rs_n_SHIFT                       0

/***************************************************************************
 *burst_bank1_pre - Profile 1 - Preamble Length and Offset
 ***************************************************************************/
/* TC_0 :: burst_bank1_pre :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank1_pre_reserved0_MASK                   0xf8000000
#define BCHP_TC_0_burst_bank1_pre_reserved0_SHIFT                  27

/* TC_0 :: burst_bank1_pre :: preamble_length [26:16] */
#define BCHP_TC_0_burst_bank1_pre_preamble_length_MASK             0x07ff0000
#define BCHP_TC_0_burst_bank1_pre_preamble_length_SHIFT            16

/* TC_0 :: burst_bank1_pre :: reserved1 [15:11] */
#define BCHP_TC_0_burst_bank1_pre_reserved1_MASK                   0x0000f800
#define BCHP_TC_0_burst_bank1_pre_reserved1_SHIFT                  11

/* TC_0 :: burst_bank1_pre :: preamble_offset [10:00] */
#define BCHP_TC_0_burst_bank1_pre_preamble_offset_MASK             0x000007ff
#define BCHP_TC_0_burst_bank1_pre_preamble_offset_SHIFT            0

/***************************************************************************
 *burst_bank1_scr_seed - Profile 1 - Scrambler Seed and On / Off
 ***************************************************************************/
/* TC_0 :: burst_bank1_scr_seed :: prog_qpsk_scale_preamble [31:28] */
#define BCHP_TC_0_burst_bank1_scr_seed_prog_qpsk_scale_preamble_MASK 0xf0000000
#define BCHP_TC_0_burst_bank1_scr_seed_prog_qpsk_scale_preamble_SHIFT 28

/* TC_0 :: burst_bank1_scr_seed :: prog_qpsk_scale_payload [27:24] */
#define BCHP_TC_0_burst_bank1_scr_seed_prog_qpsk_scale_payload_MASK 0x0f000000
#define BCHP_TC_0_burst_bank1_scr_seed_prog_qpsk_scale_payload_SHIFT 24

/* TC_0 :: burst_bank1_scr_seed :: scrambler_seed [23:01] */
#define BCHP_TC_0_burst_bank1_scr_seed_scrambler_seed_MASK         0x00fffffe
#define BCHP_TC_0_burst_bank1_scr_seed_scrambler_seed_SHIFT        1

/* TC_0 :: burst_bank1_scr_seed :: scrambler_on [00:00] */
#define BCHP_TC_0_burst_bank1_scr_seed_scrambler_on_MASK           0x00000001
#define BCHP_TC_0_burst_bank1_scr_seed_scrambler_on_SHIFT          0

/***************************************************************************
 *burst_bank1_interleaver_depth - Profile 1 - Interleaver Depth
 ***************************************************************************/
/* TC_0 :: burst_bank1_interleaver_depth :: reserved0 [31:24] */
#define BCHP_TC_0_burst_bank1_interleaver_depth_reserved0_MASK     0xff000000
#define BCHP_TC_0_burst_bank1_interleaver_depth_reserved0_SHIFT    24

/* TC_0 :: burst_bank1_interleaver_depth :: interleave_depth [23:16] */
#define BCHP_TC_0_burst_bank1_interleaver_depth_interleave_depth_MASK 0x00ff0000
#define BCHP_TC_0_burst_bank1_interleaver_depth_interleave_depth_SHIFT 16

/* TC_0 :: burst_bank1_interleaver_depth :: max_interleave_depth [15:08] */
#define BCHP_TC_0_burst_bank1_interleaver_depth_max_interleave_depth_MASK 0x0000ff00
#define BCHP_TC_0_burst_bank1_interleaver_depth_max_interleave_depth_SHIFT 8

/* TC_0 :: burst_bank1_interleaver_depth :: reserved1 [07:00] */
#define BCHP_TC_0_burst_bank1_interleaver_depth_reserved1_MASK     0x000000ff
#define BCHP_TC_0_burst_bank1_interleaver_depth_reserved1_SHIFT    0

/***************************************************************************
 *burst_bank1_misc_settings - Profile 1 - Sprd On, TCM On, CDMA Settings
 ***************************************************************************/
/* TC_0 :: burst_bank1_misc_settings :: reserved0 [31:28] */
#define BCHP_TC_0_burst_bank1_misc_settings_reserved0_MASK         0xf0000000
#define BCHP_TC_0_burst_bank1_misc_settings_reserved0_SHIFT        28

/* TC_0 :: burst_bank1_misc_settings :: use_impluse [27:27] */
#define BCHP_TC_0_burst_bank1_misc_settings_use_impluse_MASK       0x08000000
#define BCHP_TC_0_burst_bank1_misc_settings_use_impluse_SHIFT      27

/* TC_0 :: burst_bank1_misc_settings :: pmap_sel [26:26] */
#define BCHP_TC_0_burst_bank1_misc_settings_pmap_sel_MASK          0x04000000
#define BCHP_TC_0_burst_bank1_misc_settings_pmap_sel_SHIFT         26
#define BCHP_TC_0_burst_bank1_misc_settings_pmap_sel_Use_Gray_Mapping 0
#define BCHP_TC_0_burst_bank1_misc_settings_pmap_sel_Use_TCM_Mapping 1

/* TC_0 :: burst_bank1_misc_settings :: speader_on [25:25] */
#define BCHP_TC_0_burst_bank1_misc_settings_speader_on_MASK        0x02000000
#define BCHP_TC_0_burst_bank1_misc_settings_speader_on_SHIFT       25
#define BCHP_TC_0_burst_bank1_misc_settings_speader_on_Spreader_Off 0
#define BCHP_TC_0_burst_bank1_misc_settings_speader_on_Spreader_On 1

/* TC_0 :: burst_bank1_misc_settings :: tcm_on [24:24] */
#define BCHP_TC_0_burst_bank1_misc_settings_tcm_on_MASK            0x01000000
#define BCHP_TC_0_burst_bank1_misc_settings_tcm_on_SHIFT           24
#define BCHP_TC_0_burst_bank1_misc_settings_tcm_on_TCM_Off         0
#define BCHP_TC_0_burst_bank1_misc_settings_tcm_on_TCM_On          1

/* TC_0 :: burst_bank1_misc_settings :: cdma_cpsf [23:16] */
#define BCHP_TC_0_burst_bank1_misc_settings_cdma_cpsf_MASK         0x00ff0000
#define BCHP_TC_0_burst_bank1_misc_settings_cdma_cpsf_SHIFT        16

/* TC_0 :: burst_bank1_misc_settings :: reserved1 [15:14] */
#define BCHP_TC_0_burst_bank1_misc_settings_reserved1_MASK         0x0000c000
#define BCHP_TC_0_burst_bank1_misc_settings_reserved1_SHIFT        14

/* TC_0 :: burst_bank1_misc_settings :: cdma_siss [13:08] */
#define BCHP_TC_0_burst_bank1_misc_settings_cdma_siss_MASK         0x00003f00
#define BCHP_TC_0_burst_bank1_misc_settings_cdma_siss_SHIFT        8

/* TC_0 :: burst_bank1_misc_settings :: reserved2 [07:06] */
#define BCHP_TC_0_burst_bank1_misc_settings_reserved2_MASK         0x000000c0
#define BCHP_TC_0_burst_bank1_misc_settings_reserved2_SHIFT        6

/* TC_0 :: burst_bank1_misc_settings :: k_gcd [05:00] */
#define BCHP_TC_0_burst_bank1_misc_settings_k_gcd_MASK             0x0000003f
#define BCHP_TC_0_burst_bank1_misc_settings_k_gcd_SHIFT            0

/***************************************************************************
 *burst_bank1_ohslen_bbscale - Profile 1 - Phy Overhead Symbols and Spreader Scaler
 ***************************************************************************/
/* TC_0 :: burst_bank1_ohslen_bbscale :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank1_ohslen_bbscale_reserved0_MASK        0xf8000000
#define BCHP_TC_0_burst_bank1_ohslen_bbscale_reserved0_SHIFT       27

/* TC_0 :: burst_bank1_ohslen_bbscale :: phy_ohslen [26:16] */
#define BCHP_TC_0_burst_bank1_ohslen_bbscale_phy_ohslen_MASK       0x07ff0000
#define BCHP_TC_0_burst_bank1_ohslen_bbscale_phy_ohslen_SHIFT      16

/* TC_0 :: burst_bank1_ohslen_bbscale :: shift_cntrl_en [15:15] */
#define BCHP_TC_0_burst_bank1_ohslen_bbscale_shift_cntrl_en_MASK   0x00008000
#define BCHP_TC_0_burst_bank1_ohslen_bbscale_shift_cntrl_en_SHIFT  15

/* TC_0 :: burst_bank1_ohslen_bbscale :: reserved1 [14:12] */
#define BCHP_TC_0_burst_bank1_ohslen_bbscale_reserved1_MASK        0x00007000
#define BCHP_TC_0_burst_bank1_ohslen_bbscale_reserved1_SHIFT       12

/* TC_0 :: burst_bank1_ohslen_bbscale :: bb_scale [11:00] */
#define BCHP_TC_0_burst_bank1_ohslen_bbscale_bb_scale_MASK         0x00000fff
#define BCHP_TC_0_burst_bank1_ohslen_bbscale_bb_scale_SHIFT        0

/***************************************************************************
 *reserved_138_13B - Profile 1 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_138_13B :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_138_13B_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_138_13B_reserved0_SHIFT                 0

/***************************************************************************
 *reserved_13C_13F - Profile 1 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_13C_13F :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_13C_13F_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_13C_13F_reserved0_SHIFT                 0

/***************************************************************************
 *burst_bank2_qam - Profile 2 - QAM Settings / RS_N /  RS_T
 ***************************************************************************/
/* TC_0 :: burst_bank2_qam :: pemode [31:31] */
#define BCHP_TC_0_burst_bank2_qam_pemode_MASK                      0x80000000
#define BCHP_TC_0_burst_bank2_qam_pemode_SHIFT                     31

/* TC_0 :: burst_bank2_qam :: pqmode [30:29] */
#define BCHP_TC_0_burst_bank2_qam_pqmode_MASK                      0x60000000
#define BCHP_TC_0_burst_bank2_qam_pqmode_SHIFT                     29

/* TC_0 :: burst_bank2_qam :: pqscl [28:28] */
#define BCHP_TC_0_burst_bank2_qam_pqscl_MASK                       0x10000000
#define BCHP_TC_0_burst_bank2_qam_pqscl_SHIFT                      28

/* TC_0 :: burst_bank2_qam :: emode [27:27] */
#define BCHP_TC_0_burst_bank2_qam_emode_MASK                       0x08000000
#define BCHP_TC_0_burst_bank2_qam_emode_SHIFT                      27

/* TC_0 :: burst_bank2_qam :: qmode [26:24] */
#define BCHP_TC_0_burst_bank2_qam_qmode_MASK                       0x07000000
#define BCHP_TC_0_burst_bank2_qam_qmode_SHIFT                      24

/* TC_0 :: burst_bank2_qam :: reserved0 [23:21] */
#define BCHP_TC_0_burst_bank2_qam_reserved0_MASK                   0x00e00000
#define BCHP_TC_0_burst_bank2_qam_reserved0_SHIFT                  21

/* TC_0 :: burst_bank2_qam :: rs_en [20:20] */
#define BCHP_TC_0_burst_bank2_qam_rs_en_MASK                       0x00100000
#define BCHP_TC_0_burst_bank2_qam_rs_en_SHIFT                      20

/* TC_0 :: burst_bank2_qam :: reserved1 [19:16] */
#define BCHP_TC_0_burst_bank2_qam_reserved1_MASK                   0x000f0000
#define BCHP_TC_0_burst_bank2_qam_reserved1_SHIFT                  16

/* TC_0 :: burst_bank2_qam :: slcw [15:15] */
#define BCHP_TC_0_burst_bank2_qam_slcw_MASK                        0x00008000
#define BCHP_TC_0_burst_bank2_qam_slcw_SHIFT                       15

/* TC_0 :: burst_bank2_qam :: reserved2 [14:13] */
#define BCHP_TC_0_burst_bank2_qam_reserved2_MASK                   0x00006000
#define BCHP_TC_0_burst_bank2_qam_reserved2_SHIFT                  13

/* TC_0 :: burst_bank2_qam :: rs_t [12:08] */
#define BCHP_TC_0_burst_bank2_qam_rs_t_MASK                        0x00001f00
#define BCHP_TC_0_burst_bank2_qam_rs_t_SHIFT                       8

/* TC_0 :: burst_bank2_qam :: rs_n [07:00] */
#define BCHP_TC_0_burst_bank2_qam_rs_n_MASK                        0x000000ff
#define BCHP_TC_0_burst_bank2_qam_rs_n_SHIFT                       0

/***************************************************************************
 *burst_bank2_pre - Profile 2 - Preamble Length and Offset
 ***************************************************************************/
/* TC_0 :: burst_bank2_pre :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank2_pre_reserved0_MASK                   0xf8000000
#define BCHP_TC_0_burst_bank2_pre_reserved0_SHIFT                  27

/* TC_0 :: burst_bank2_pre :: preamble_length [26:16] */
#define BCHP_TC_0_burst_bank2_pre_preamble_length_MASK             0x07ff0000
#define BCHP_TC_0_burst_bank2_pre_preamble_length_SHIFT            16

/* TC_0 :: burst_bank2_pre :: reserved1 [15:11] */
#define BCHP_TC_0_burst_bank2_pre_reserved1_MASK                   0x0000f800
#define BCHP_TC_0_burst_bank2_pre_reserved1_SHIFT                  11

/* TC_0 :: burst_bank2_pre :: preamble_offset [10:00] */
#define BCHP_TC_0_burst_bank2_pre_preamble_offset_MASK             0x000007ff
#define BCHP_TC_0_burst_bank2_pre_preamble_offset_SHIFT            0

/***************************************************************************
 *burst_bank2_scr_seed - Profile 2 - Scrambler Seed and On / Off
 ***************************************************************************/
/* TC_0 :: burst_bank2_scr_seed :: prog_qpsk_scale_preamble [31:28] */
#define BCHP_TC_0_burst_bank2_scr_seed_prog_qpsk_scale_preamble_MASK 0xf0000000
#define BCHP_TC_0_burst_bank2_scr_seed_prog_qpsk_scale_preamble_SHIFT 28

/* TC_0 :: burst_bank2_scr_seed :: prog_qpsk_scale_payload [27:24] */
#define BCHP_TC_0_burst_bank2_scr_seed_prog_qpsk_scale_payload_MASK 0x0f000000
#define BCHP_TC_0_burst_bank2_scr_seed_prog_qpsk_scale_payload_SHIFT 24

/* TC_0 :: burst_bank2_scr_seed :: scrambler_seed [23:01] */
#define BCHP_TC_0_burst_bank2_scr_seed_scrambler_seed_MASK         0x00fffffe
#define BCHP_TC_0_burst_bank2_scr_seed_scrambler_seed_SHIFT        1

/* TC_0 :: burst_bank2_scr_seed :: scrambler_on [00:00] */
#define BCHP_TC_0_burst_bank2_scr_seed_scrambler_on_MASK           0x00000001
#define BCHP_TC_0_burst_bank2_scr_seed_scrambler_on_SHIFT          0

/***************************************************************************
 *burst_bank2_interleaver_depth - Profile 2 - Interleaver Depth
 ***************************************************************************/
/* TC_0 :: burst_bank2_interleaver_depth :: reserved0 [31:24] */
#define BCHP_TC_0_burst_bank2_interleaver_depth_reserved0_MASK     0xff000000
#define BCHP_TC_0_burst_bank2_interleaver_depth_reserved0_SHIFT    24

/* TC_0 :: burst_bank2_interleaver_depth :: interleave_depth [23:16] */
#define BCHP_TC_0_burst_bank2_interleaver_depth_interleave_depth_MASK 0x00ff0000
#define BCHP_TC_0_burst_bank2_interleaver_depth_interleave_depth_SHIFT 16

/* TC_0 :: burst_bank2_interleaver_depth :: max_interleave_depth [15:08] */
#define BCHP_TC_0_burst_bank2_interleaver_depth_max_interleave_depth_MASK 0x0000ff00
#define BCHP_TC_0_burst_bank2_interleaver_depth_max_interleave_depth_SHIFT 8

/* TC_0 :: burst_bank2_interleaver_depth :: reserved1 [07:00] */
#define BCHP_TC_0_burst_bank2_interleaver_depth_reserved1_MASK     0x000000ff
#define BCHP_TC_0_burst_bank2_interleaver_depth_reserved1_SHIFT    0

/***************************************************************************
 *burst_bank2_misc_settings - Profile 2 - Sprd On, TCM On, CDMA Settings
 ***************************************************************************/
/* TC_0 :: burst_bank2_misc_settings :: reserved0 [31:28] */
#define BCHP_TC_0_burst_bank2_misc_settings_reserved0_MASK         0xf0000000
#define BCHP_TC_0_burst_bank2_misc_settings_reserved0_SHIFT        28

/* TC_0 :: burst_bank2_misc_settings :: use_impluse [27:27] */
#define BCHP_TC_0_burst_bank2_misc_settings_use_impluse_MASK       0x08000000
#define BCHP_TC_0_burst_bank2_misc_settings_use_impluse_SHIFT      27

/* TC_0 :: burst_bank2_misc_settings :: pmap_sel [26:26] */
#define BCHP_TC_0_burst_bank2_misc_settings_pmap_sel_MASK          0x04000000
#define BCHP_TC_0_burst_bank2_misc_settings_pmap_sel_SHIFT         26
#define BCHP_TC_0_burst_bank2_misc_settings_pmap_sel_Use_Gray_Mapping 0
#define BCHP_TC_0_burst_bank2_misc_settings_pmap_sel_Use_TCM_Mapping 1

/* TC_0 :: burst_bank2_misc_settings :: speader_on [25:25] */
#define BCHP_TC_0_burst_bank2_misc_settings_speader_on_MASK        0x02000000
#define BCHP_TC_0_burst_bank2_misc_settings_speader_on_SHIFT       25
#define BCHP_TC_0_burst_bank2_misc_settings_speader_on_Spreader_Off 0
#define BCHP_TC_0_burst_bank2_misc_settings_speader_on_Spreader_On 1

/* TC_0 :: burst_bank2_misc_settings :: tcm_on [24:24] */
#define BCHP_TC_0_burst_bank2_misc_settings_tcm_on_MASK            0x01000000
#define BCHP_TC_0_burst_bank2_misc_settings_tcm_on_SHIFT           24
#define BCHP_TC_0_burst_bank2_misc_settings_tcm_on_TCM_Off         0
#define BCHP_TC_0_burst_bank2_misc_settings_tcm_on_TCM_On          1

/* TC_0 :: burst_bank2_misc_settings :: cdma_cpsf [23:16] */
#define BCHP_TC_0_burst_bank2_misc_settings_cdma_cpsf_MASK         0x00ff0000
#define BCHP_TC_0_burst_bank2_misc_settings_cdma_cpsf_SHIFT        16

/* TC_0 :: burst_bank2_misc_settings :: reserved1 [15:14] */
#define BCHP_TC_0_burst_bank2_misc_settings_reserved1_MASK         0x0000c000
#define BCHP_TC_0_burst_bank2_misc_settings_reserved1_SHIFT        14

/* TC_0 :: burst_bank2_misc_settings :: cdma_siss [13:08] */
#define BCHP_TC_0_burst_bank2_misc_settings_cdma_siss_MASK         0x00003f00
#define BCHP_TC_0_burst_bank2_misc_settings_cdma_siss_SHIFT        8

/* TC_0 :: burst_bank2_misc_settings :: reserved2 [07:06] */
#define BCHP_TC_0_burst_bank2_misc_settings_reserved2_MASK         0x000000c0
#define BCHP_TC_0_burst_bank2_misc_settings_reserved2_SHIFT        6

/* TC_0 :: burst_bank2_misc_settings :: k_gcd [05:00] */
#define BCHP_TC_0_burst_bank2_misc_settings_k_gcd_MASK             0x0000003f
#define BCHP_TC_0_burst_bank2_misc_settings_k_gcd_SHIFT            0

/***************************************************************************
 *burst_bank2_ohslen_bbscale - Profile 2 - Phy Overhead Symbols and Spreader Scaler
 ***************************************************************************/
/* TC_0 :: burst_bank2_ohslen_bbscale :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank2_ohslen_bbscale_reserved0_MASK        0xf8000000
#define BCHP_TC_0_burst_bank2_ohslen_bbscale_reserved0_SHIFT       27

/* TC_0 :: burst_bank2_ohslen_bbscale :: phy_ohslen [26:16] */
#define BCHP_TC_0_burst_bank2_ohslen_bbscale_phy_ohslen_MASK       0x07ff0000
#define BCHP_TC_0_burst_bank2_ohslen_bbscale_phy_ohslen_SHIFT      16

/* TC_0 :: burst_bank2_ohslen_bbscale :: shift_cntrl_en [15:15] */
#define BCHP_TC_0_burst_bank2_ohslen_bbscale_shift_cntrl_en_MASK   0x00008000
#define BCHP_TC_0_burst_bank2_ohslen_bbscale_shift_cntrl_en_SHIFT  15

/* TC_0 :: burst_bank2_ohslen_bbscale :: reserved1 [14:12] */
#define BCHP_TC_0_burst_bank2_ohslen_bbscale_reserved1_MASK        0x00007000
#define BCHP_TC_0_burst_bank2_ohslen_bbscale_reserved1_SHIFT       12

/* TC_0 :: burst_bank2_ohslen_bbscale :: bb_scale [11:00] */
#define BCHP_TC_0_burst_bank2_ohslen_bbscale_bb_scale_MASK         0x00000fff
#define BCHP_TC_0_burst_bank2_ohslen_bbscale_bb_scale_SHIFT        0

/***************************************************************************
 *reserved_158_15B - Profile 2 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_158_15B :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_158_15B_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_158_15B_reserved0_SHIFT                 0

/***************************************************************************
 *reserved_15C_15F - Profile 2 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_15C_15F :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_15C_15F_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_15C_15F_reserved0_SHIFT                 0

/***************************************************************************
 *burst_bank3_qam - Profile 3 - QAM Settings / RS_N /  RS_T
 ***************************************************************************/
/* TC_0 :: burst_bank3_qam :: pemode [31:31] */
#define BCHP_TC_0_burst_bank3_qam_pemode_MASK                      0x80000000
#define BCHP_TC_0_burst_bank3_qam_pemode_SHIFT                     31

/* TC_0 :: burst_bank3_qam :: pqmode [30:29] */
#define BCHP_TC_0_burst_bank3_qam_pqmode_MASK                      0x60000000
#define BCHP_TC_0_burst_bank3_qam_pqmode_SHIFT                     29

/* TC_0 :: burst_bank3_qam :: pqscl [28:28] */
#define BCHP_TC_0_burst_bank3_qam_pqscl_MASK                       0x10000000
#define BCHP_TC_0_burst_bank3_qam_pqscl_SHIFT                      28

/* TC_0 :: burst_bank3_qam :: emode [27:27] */
#define BCHP_TC_0_burst_bank3_qam_emode_MASK                       0x08000000
#define BCHP_TC_0_burst_bank3_qam_emode_SHIFT                      27

/* TC_0 :: burst_bank3_qam :: qmode [26:24] */
#define BCHP_TC_0_burst_bank3_qam_qmode_MASK                       0x07000000
#define BCHP_TC_0_burst_bank3_qam_qmode_SHIFT                      24

/* TC_0 :: burst_bank3_qam :: reserved0 [23:21] */
#define BCHP_TC_0_burst_bank3_qam_reserved0_MASK                   0x00e00000
#define BCHP_TC_0_burst_bank3_qam_reserved0_SHIFT                  21

/* TC_0 :: burst_bank3_qam :: rs_en [20:20] */
#define BCHP_TC_0_burst_bank3_qam_rs_en_MASK                       0x00100000
#define BCHP_TC_0_burst_bank3_qam_rs_en_SHIFT                      20

/* TC_0 :: burst_bank3_qam :: reserved1 [19:16] */
#define BCHP_TC_0_burst_bank3_qam_reserved1_MASK                   0x000f0000
#define BCHP_TC_0_burst_bank3_qam_reserved1_SHIFT                  16

/* TC_0 :: burst_bank3_qam :: slcw [15:15] */
#define BCHP_TC_0_burst_bank3_qam_slcw_MASK                        0x00008000
#define BCHP_TC_0_burst_bank3_qam_slcw_SHIFT                       15

/* TC_0 :: burst_bank3_qam :: reserved2 [14:13] */
#define BCHP_TC_0_burst_bank3_qam_reserved2_MASK                   0x00006000
#define BCHP_TC_0_burst_bank3_qam_reserved2_SHIFT                  13

/* TC_0 :: burst_bank3_qam :: rs_t [12:08] */
#define BCHP_TC_0_burst_bank3_qam_rs_t_MASK                        0x00001f00
#define BCHP_TC_0_burst_bank3_qam_rs_t_SHIFT                       8

/* TC_0 :: burst_bank3_qam :: rs_n [07:00] */
#define BCHP_TC_0_burst_bank3_qam_rs_n_MASK                        0x000000ff
#define BCHP_TC_0_burst_bank3_qam_rs_n_SHIFT                       0

/***************************************************************************
 *burst_bank3_pre - Profile 3 - Preamble Length and Offset
 ***************************************************************************/
/* TC_0 :: burst_bank3_pre :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank3_pre_reserved0_MASK                   0xf8000000
#define BCHP_TC_0_burst_bank3_pre_reserved0_SHIFT                  27

/* TC_0 :: burst_bank3_pre :: preamble_length [26:16] */
#define BCHP_TC_0_burst_bank3_pre_preamble_length_MASK             0x07ff0000
#define BCHP_TC_0_burst_bank3_pre_preamble_length_SHIFT            16

/* TC_0 :: burst_bank3_pre :: reserved1 [15:11] */
#define BCHP_TC_0_burst_bank3_pre_reserved1_MASK                   0x0000f800
#define BCHP_TC_0_burst_bank3_pre_reserved1_SHIFT                  11

/* TC_0 :: burst_bank3_pre :: preamble_offset [10:00] */
#define BCHP_TC_0_burst_bank3_pre_preamble_offset_MASK             0x000007ff
#define BCHP_TC_0_burst_bank3_pre_preamble_offset_SHIFT            0

/***************************************************************************
 *burst_bank3_scr_seed - Profile 3 - Scrambler Seed and On / Off
 ***************************************************************************/
/* TC_0 :: burst_bank3_scr_seed :: prog_qpsk_scale_preamble [31:28] */
#define BCHP_TC_0_burst_bank3_scr_seed_prog_qpsk_scale_preamble_MASK 0xf0000000
#define BCHP_TC_0_burst_bank3_scr_seed_prog_qpsk_scale_preamble_SHIFT 28

/* TC_0 :: burst_bank3_scr_seed :: prog_qpsk_scale_payload [27:24] */
#define BCHP_TC_0_burst_bank3_scr_seed_prog_qpsk_scale_payload_MASK 0x0f000000
#define BCHP_TC_0_burst_bank3_scr_seed_prog_qpsk_scale_payload_SHIFT 24

/* TC_0 :: burst_bank3_scr_seed :: scrambler_seed [23:01] */
#define BCHP_TC_0_burst_bank3_scr_seed_scrambler_seed_MASK         0x00fffffe
#define BCHP_TC_0_burst_bank3_scr_seed_scrambler_seed_SHIFT        1

/* TC_0 :: burst_bank3_scr_seed :: scrambler_on [00:00] */
#define BCHP_TC_0_burst_bank3_scr_seed_scrambler_on_MASK           0x00000001
#define BCHP_TC_0_burst_bank3_scr_seed_scrambler_on_SHIFT          0

/***************************************************************************
 *burst_bank3_interleaver_depth - Profile 3 - Interleaver Depth
 ***************************************************************************/
/* TC_0 :: burst_bank3_interleaver_depth :: reserved0 [31:24] */
#define BCHP_TC_0_burst_bank3_interleaver_depth_reserved0_MASK     0xff000000
#define BCHP_TC_0_burst_bank3_interleaver_depth_reserved0_SHIFT    24

/* TC_0 :: burst_bank3_interleaver_depth :: interleave_depth [23:16] */
#define BCHP_TC_0_burst_bank3_interleaver_depth_interleave_depth_MASK 0x00ff0000
#define BCHP_TC_0_burst_bank3_interleaver_depth_interleave_depth_SHIFT 16

/* TC_0 :: burst_bank3_interleaver_depth :: max_interleave_depth [15:08] */
#define BCHP_TC_0_burst_bank3_interleaver_depth_max_interleave_depth_MASK 0x0000ff00
#define BCHP_TC_0_burst_bank3_interleaver_depth_max_interleave_depth_SHIFT 8

/* TC_0 :: burst_bank3_interleaver_depth :: reserved1 [07:00] */
#define BCHP_TC_0_burst_bank3_interleaver_depth_reserved1_MASK     0x000000ff
#define BCHP_TC_0_burst_bank3_interleaver_depth_reserved1_SHIFT    0

/***************************************************************************
 *burst_bank3_misc_settings - Profile 3 - Sprd On, TCM On, CDMA Settings
 ***************************************************************************/
/* TC_0 :: burst_bank3_misc_settings :: reserved0 [31:28] */
#define BCHP_TC_0_burst_bank3_misc_settings_reserved0_MASK         0xf0000000
#define BCHP_TC_0_burst_bank3_misc_settings_reserved0_SHIFT        28

/* TC_0 :: burst_bank3_misc_settings :: use_impluse [27:27] */
#define BCHP_TC_0_burst_bank3_misc_settings_use_impluse_MASK       0x08000000
#define BCHP_TC_0_burst_bank3_misc_settings_use_impluse_SHIFT      27

/* TC_0 :: burst_bank3_misc_settings :: pmap_sel [26:26] */
#define BCHP_TC_0_burst_bank3_misc_settings_pmap_sel_MASK          0x04000000
#define BCHP_TC_0_burst_bank3_misc_settings_pmap_sel_SHIFT         26
#define BCHP_TC_0_burst_bank3_misc_settings_pmap_sel_Use_Gray_Mapping 0
#define BCHP_TC_0_burst_bank3_misc_settings_pmap_sel_Use_TCM_Mapping 1

/* TC_0 :: burst_bank3_misc_settings :: speader_on [25:25] */
#define BCHP_TC_0_burst_bank3_misc_settings_speader_on_MASK        0x02000000
#define BCHP_TC_0_burst_bank3_misc_settings_speader_on_SHIFT       25
#define BCHP_TC_0_burst_bank3_misc_settings_speader_on_Spreader_Off 0
#define BCHP_TC_0_burst_bank3_misc_settings_speader_on_Spreader_On 1

/* TC_0 :: burst_bank3_misc_settings :: tcm_on [24:24] */
#define BCHP_TC_0_burst_bank3_misc_settings_tcm_on_MASK            0x01000000
#define BCHP_TC_0_burst_bank3_misc_settings_tcm_on_SHIFT           24
#define BCHP_TC_0_burst_bank3_misc_settings_tcm_on_TCM_Off         0
#define BCHP_TC_0_burst_bank3_misc_settings_tcm_on_TCM_On          1

/* TC_0 :: burst_bank3_misc_settings :: cdma_cpsf [23:16] */
#define BCHP_TC_0_burst_bank3_misc_settings_cdma_cpsf_MASK         0x00ff0000
#define BCHP_TC_0_burst_bank3_misc_settings_cdma_cpsf_SHIFT        16

/* TC_0 :: burst_bank3_misc_settings :: reserved1 [15:14] */
#define BCHP_TC_0_burst_bank3_misc_settings_reserved1_MASK         0x0000c000
#define BCHP_TC_0_burst_bank3_misc_settings_reserved1_SHIFT        14

/* TC_0 :: burst_bank3_misc_settings :: cdma_siss [13:08] */
#define BCHP_TC_0_burst_bank3_misc_settings_cdma_siss_MASK         0x00003f00
#define BCHP_TC_0_burst_bank3_misc_settings_cdma_siss_SHIFT        8

/* TC_0 :: burst_bank3_misc_settings :: reserved2 [07:06] */
#define BCHP_TC_0_burst_bank3_misc_settings_reserved2_MASK         0x000000c0
#define BCHP_TC_0_burst_bank3_misc_settings_reserved2_SHIFT        6

/* TC_0 :: burst_bank3_misc_settings :: k_gcd [05:00] */
#define BCHP_TC_0_burst_bank3_misc_settings_k_gcd_MASK             0x0000003f
#define BCHP_TC_0_burst_bank3_misc_settings_k_gcd_SHIFT            0

/***************************************************************************
 *burst_bank3_ohslen_bbscale - Profile 3 - Phy Overhead Symbols and Spreader Scaler
 ***************************************************************************/
/* TC_0 :: burst_bank3_ohslen_bbscale :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank3_ohslen_bbscale_reserved0_MASK        0xf8000000
#define BCHP_TC_0_burst_bank3_ohslen_bbscale_reserved0_SHIFT       27

/* TC_0 :: burst_bank3_ohslen_bbscale :: phy_ohslen [26:16] */
#define BCHP_TC_0_burst_bank3_ohslen_bbscale_phy_ohslen_MASK       0x07ff0000
#define BCHP_TC_0_burst_bank3_ohslen_bbscale_phy_ohslen_SHIFT      16

/* TC_0 :: burst_bank3_ohslen_bbscale :: shift_cntrl_en [15:15] */
#define BCHP_TC_0_burst_bank3_ohslen_bbscale_shift_cntrl_en_MASK   0x00008000
#define BCHP_TC_0_burst_bank3_ohslen_bbscale_shift_cntrl_en_SHIFT  15

/* TC_0 :: burst_bank3_ohslen_bbscale :: reserved1 [14:12] */
#define BCHP_TC_0_burst_bank3_ohslen_bbscale_reserved1_MASK        0x00007000
#define BCHP_TC_0_burst_bank3_ohslen_bbscale_reserved1_SHIFT       12

/* TC_0 :: burst_bank3_ohslen_bbscale :: bb_scale [11:00] */
#define BCHP_TC_0_burst_bank3_ohslen_bbscale_bb_scale_MASK         0x00000fff
#define BCHP_TC_0_burst_bank3_ohslen_bbscale_bb_scale_SHIFT        0

/***************************************************************************
 *reserved_178_17B - Profile 3 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_178_17B :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_178_17B_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_178_17B_reserved0_SHIFT                 0

/***************************************************************************
 *reserved_17C_17F - Profile 3 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_17C_17F :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_17C_17F_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_17C_17F_reserved0_SHIFT                 0

/***************************************************************************
 *burst_bank4_qam - Profile 4 - QAM Settings / RS_N /  RS_T
 ***************************************************************************/
/* TC_0 :: burst_bank4_qam :: pemode [31:31] */
#define BCHP_TC_0_burst_bank4_qam_pemode_MASK                      0x80000000
#define BCHP_TC_0_burst_bank4_qam_pemode_SHIFT                     31

/* TC_0 :: burst_bank4_qam :: pqmode [30:29] */
#define BCHP_TC_0_burst_bank4_qam_pqmode_MASK                      0x60000000
#define BCHP_TC_0_burst_bank4_qam_pqmode_SHIFT                     29

/* TC_0 :: burst_bank4_qam :: pqscl [28:28] */
#define BCHP_TC_0_burst_bank4_qam_pqscl_MASK                       0x10000000
#define BCHP_TC_0_burst_bank4_qam_pqscl_SHIFT                      28

/* TC_0 :: burst_bank4_qam :: emode [27:27] */
#define BCHP_TC_0_burst_bank4_qam_emode_MASK                       0x08000000
#define BCHP_TC_0_burst_bank4_qam_emode_SHIFT                      27

/* TC_0 :: burst_bank4_qam :: qmode [26:24] */
#define BCHP_TC_0_burst_bank4_qam_qmode_MASK                       0x07000000
#define BCHP_TC_0_burst_bank4_qam_qmode_SHIFT                      24

/* TC_0 :: burst_bank4_qam :: reserved0 [23:21] */
#define BCHP_TC_0_burst_bank4_qam_reserved0_MASK                   0x00e00000
#define BCHP_TC_0_burst_bank4_qam_reserved0_SHIFT                  21

/* TC_0 :: burst_bank4_qam :: rs_en [20:20] */
#define BCHP_TC_0_burst_bank4_qam_rs_en_MASK                       0x00100000
#define BCHP_TC_0_burst_bank4_qam_rs_en_SHIFT                      20

/* TC_0 :: burst_bank4_qam :: reserved1 [19:16] */
#define BCHP_TC_0_burst_bank4_qam_reserved1_MASK                   0x000f0000
#define BCHP_TC_0_burst_bank4_qam_reserved1_SHIFT                  16

/* TC_0 :: burst_bank4_qam :: slcw [15:15] */
#define BCHP_TC_0_burst_bank4_qam_slcw_MASK                        0x00008000
#define BCHP_TC_0_burst_bank4_qam_slcw_SHIFT                       15

/* TC_0 :: burst_bank4_qam :: reserved2 [14:13] */
#define BCHP_TC_0_burst_bank4_qam_reserved2_MASK                   0x00006000
#define BCHP_TC_0_burst_bank4_qam_reserved2_SHIFT                  13

/* TC_0 :: burst_bank4_qam :: rs_t [12:08] */
#define BCHP_TC_0_burst_bank4_qam_rs_t_MASK                        0x00001f00
#define BCHP_TC_0_burst_bank4_qam_rs_t_SHIFT                       8

/* TC_0 :: burst_bank4_qam :: rs_n [07:00] */
#define BCHP_TC_0_burst_bank4_qam_rs_n_MASK                        0x000000ff
#define BCHP_TC_0_burst_bank4_qam_rs_n_SHIFT                       0

/***************************************************************************
 *burst_bank4_pre - Profile 4 - Preamble Length and Offset
 ***************************************************************************/
/* TC_0 :: burst_bank4_pre :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank4_pre_reserved0_MASK                   0xf8000000
#define BCHP_TC_0_burst_bank4_pre_reserved0_SHIFT                  27

/* TC_0 :: burst_bank4_pre :: preamble_length [26:16] */
#define BCHP_TC_0_burst_bank4_pre_preamble_length_MASK             0x07ff0000
#define BCHP_TC_0_burst_bank4_pre_preamble_length_SHIFT            16

/* TC_0 :: burst_bank4_pre :: reserved1 [15:11] */
#define BCHP_TC_0_burst_bank4_pre_reserved1_MASK                   0x0000f800
#define BCHP_TC_0_burst_bank4_pre_reserved1_SHIFT                  11

/* TC_0 :: burst_bank4_pre :: preamble_offset [10:00] */
#define BCHP_TC_0_burst_bank4_pre_preamble_offset_MASK             0x000007ff
#define BCHP_TC_0_burst_bank4_pre_preamble_offset_SHIFT            0

/***************************************************************************
 *burst_bank4_scr_seed - Profile 4 - Scrambler Seed and On / Off
 ***************************************************************************/
/* TC_0 :: burst_bank4_scr_seed :: prog_qpsk_scale_preamble [31:28] */
#define BCHP_TC_0_burst_bank4_scr_seed_prog_qpsk_scale_preamble_MASK 0xf0000000
#define BCHP_TC_0_burst_bank4_scr_seed_prog_qpsk_scale_preamble_SHIFT 28

/* TC_0 :: burst_bank4_scr_seed :: prog_qpsk_scale_payload [27:24] */
#define BCHP_TC_0_burst_bank4_scr_seed_prog_qpsk_scale_payload_MASK 0x0f000000
#define BCHP_TC_0_burst_bank4_scr_seed_prog_qpsk_scale_payload_SHIFT 24

/* TC_0 :: burst_bank4_scr_seed :: scrambler_seed [23:01] */
#define BCHP_TC_0_burst_bank4_scr_seed_scrambler_seed_MASK         0x00fffffe
#define BCHP_TC_0_burst_bank4_scr_seed_scrambler_seed_SHIFT        1

/* TC_0 :: burst_bank4_scr_seed :: scrambler_on [00:00] */
#define BCHP_TC_0_burst_bank4_scr_seed_scrambler_on_MASK           0x00000001
#define BCHP_TC_0_burst_bank4_scr_seed_scrambler_on_SHIFT          0

/***************************************************************************
 *burst_bank4_interleaver_depth - Profile 4 - Interleaver Depth
 ***************************************************************************/
/* TC_0 :: burst_bank4_interleaver_depth :: reserved0 [31:24] */
#define BCHP_TC_0_burst_bank4_interleaver_depth_reserved0_MASK     0xff000000
#define BCHP_TC_0_burst_bank4_interleaver_depth_reserved0_SHIFT    24

/* TC_0 :: burst_bank4_interleaver_depth :: interleave_depth [23:16] */
#define BCHP_TC_0_burst_bank4_interleaver_depth_interleave_depth_MASK 0x00ff0000
#define BCHP_TC_0_burst_bank4_interleaver_depth_interleave_depth_SHIFT 16

/* TC_0 :: burst_bank4_interleaver_depth :: max_interleave_depth [15:08] */
#define BCHP_TC_0_burst_bank4_interleaver_depth_max_interleave_depth_MASK 0x0000ff00
#define BCHP_TC_0_burst_bank4_interleaver_depth_max_interleave_depth_SHIFT 8

/* TC_0 :: burst_bank4_interleaver_depth :: reserved1 [07:00] */
#define BCHP_TC_0_burst_bank4_interleaver_depth_reserved1_MASK     0x000000ff
#define BCHP_TC_0_burst_bank4_interleaver_depth_reserved1_SHIFT    0

/***************************************************************************
 *burst_bank4_misc_settings - Profile 4 - Sprd On, TCM On, CDMA Settings
 ***************************************************************************/
/* TC_0 :: burst_bank4_misc_settings :: reserved0 [31:28] */
#define BCHP_TC_0_burst_bank4_misc_settings_reserved0_MASK         0xf0000000
#define BCHP_TC_0_burst_bank4_misc_settings_reserved0_SHIFT        28

/* TC_0 :: burst_bank4_misc_settings :: use_impluse [27:27] */
#define BCHP_TC_0_burst_bank4_misc_settings_use_impluse_MASK       0x08000000
#define BCHP_TC_0_burst_bank4_misc_settings_use_impluse_SHIFT      27

/* TC_0 :: burst_bank4_misc_settings :: pmap_sel [26:26] */
#define BCHP_TC_0_burst_bank4_misc_settings_pmap_sel_MASK          0x04000000
#define BCHP_TC_0_burst_bank4_misc_settings_pmap_sel_SHIFT         26
#define BCHP_TC_0_burst_bank4_misc_settings_pmap_sel_Use_Gray_Mapping 0
#define BCHP_TC_0_burst_bank4_misc_settings_pmap_sel_Use_TCM_Mapping 1

/* TC_0 :: burst_bank4_misc_settings :: speader_on [25:25] */
#define BCHP_TC_0_burst_bank4_misc_settings_speader_on_MASK        0x02000000
#define BCHP_TC_0_burst_bank4_misc_settings_speader_on_SHIFT       25
#define BCHP_TC_0_burst_bank4_misc_settings_speader_on_Spreader_Off 0
#define BCHP_TC_0_burst_bank4_misc_settings_speader_on_Spreader_On 1

/* TC_0 :: burst_bank4_misc_settings :: tcm_on [24:24] */
#define BCHP_TC_0_burst_bank4_misc_settings_tcm_on_MASK            0x01000000
#define BCHP_TC_0_burst_bank4_misc_settings_tcm_on_SHIFT           24
#define BCHP_TC_0_burst_bank4_misc_settings_tcm_on_TCM_Off         0
#define BCHP_TC_0_burst_bank4_misc_settings_tcm_on_TCM_On          1

/* TC_0 :: burst_bank4_misc_settings :: cdma_cpsf [23:16] */
#define BCHP_TC_0_burst_bank4_misc_settings_cdma_cpsf_MASK         0x00ff0000
#define BCHP_TC_0_burst_bank4_misc_settings_cdma_cpsf_SHIFT        16

/* TC_0 :: burst_bank4_misc_settings :: reserved1 [15:14] */
#define BCHP_TC_0_burst_bank4_misc_settings_reserved1_MASK         0x0000c000
#define BCHP_TC_0_burst_bank4_misc_settings_reserved1_SHIFT        14

/* TC_0 :: burst_bank4_misc_settings :: cdma_siss [13:08] */
#define BCHP_TC_0_burst_bank4_misc_settings_cdma_siss_MASK         0x00003f00
#define BCHP_TC_0_burst_bank4_misc_settings_cdma_siss_SHIFT        8

/* TC_0 :: burst_bank4_misc_settings :: reserved2 [07:06] */
#define BCHP_TC_0_burst_bank4_misc_settings_reserved2_MASK         0x000000c0
#define BCHP_TC_0_burst_bank4_misc_settings_reserved2_SHIFT        6

/* TC_0 :: burst_bank4_misc_settings :: k_gcd [05:00] */
#define BCHP_TC_0_burst_bank4_misc_settings_k_gcd_MASK             0x0000003f
#define BCHP_TC_0_burst_bank4_misc_settings_k_gcd_SHIFT            0

/***************************************************************************
 *burst_bank4_ohslen_bbscale - Profile 4 - Phy Overhead Symbols and Spreader Scaler
 ***************************************************************************/
/* TC_0 :: burst_bank4_ohslen_bbscale :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank4_ohslen_bbscale_reserved0_MASK        0xf8000000
#define BCHP_TC_0_burst_bank4_ohslen_bbscale_reserved0_SHIFT       27

/* TC_0 :: burst_bank4_ohslen_bbscale :: phy_ohslen [26:16] */
#define BCHP_TC_0_burst_bank4_ohslen_bbscale_phy_ohslen_MASK       0x07ff0000
#define BCHP_TC_0_burst_bank4_ohslen_bbscale_phy_ohslen_SHIFT      16

/* TC_0 :: burst_bank4_ohslen_bbscale :: shift_cntrl_en [15:15] */
#define BCHP_TC_0_burst_bank4_ohslen_bbscale_shift_cntrl_en_MASK   0x00008000
#define BCHP_TC_0_burst_bank4_ohslen_bbscale_shift_cntrl_en_SHIFT  15

/* TC_0 :: burst_bank4_ohslen_bbscale :: reserved1 [14:12] */
#define BCHP_TC_0_burst_bank4_ohslen_bbscale_reserved1_MASK        0x00007000
#define BCHP_TC_0_burst_bank4_ohslen_bbscale_reserved1_SHIFT       12

/* TC_0 :: burst_bank4_ohslen_bbscale :: bb_scale [11:00] */
#define BCHP_TC_0_burst_bank4_ohslen_bbscale_bb_scale_MASK         0x00000fff
#define BCHP_TC_0_burst_bank4_ohslen_bbscale_bb_scale_SHIFT        0

/***************************************************************************
 *reserved_198_19B - Profile 4 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_198_19B :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_198_19B_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_198_19B_reserved0_SHIFT                 0

/***************************************************************************
 *reserved_19C_19F - Profile 4 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_19C_19F :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_19C_19F_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_19C_19F_reserved0_SHIFT                 0

/***************************************************************************
 *burst_bank5_qam - Profile 5 - QAM Settings / RS_N /  RS_T
 ***************************************************************************/
/* TC_0 :: burst_bank5_qam :: pemode [31:31] */
#define BCHP_TC_0_burst_bank5_qam_pemode_MASK                      0x80000000
#define BCHP_TC_0_burst_bank5_qam_pemode_SHIFT                     31

/* TC_0 :: burst_bank5_qam :: pqmode [30:29] */
#define BCHP_TC_0_burst_bank5_qam_pqmode_MASK                      0x60000000
#define BCHP_TC_0_burst_bank5_qam_pqmode_SHIFT                     29

/* TC_0 :: burst_bank5_qam :: pqscl [28:28] */
#define BCHP_TC_0_burst_bank5_qam_pqscl_MASK                       0x10000000
#define BCHP_TC_0_burst_bank5_qam_pqscl_SHIFT                      28

/* TC_0 :: burst_bank5_qam :: emode [27:27] */
#define BCHP_TC_0_burst_bank5_qam_emode_MASK                       0x08000000
#define BCHP_TC_0_burst_bank5_qam_emode_SHIFT                      27

/* TC_0 :: burst_bank5_qam :: qmode [26:24] */
#define BCHP_TC_0_burst_bank5_qam_qmode_MASK                       0x07000000
#define BCHP_TC_0_burst_bank5_qam_qmode_SHIFT                      24

/* TC_0 :: burst_bank5_qam :: reserved0 [23:21] */
#define BCHP_TC_0_burst_bank5_qam_reserved0_MASK                   0x00e00000
#define BCHP_TC_0_burst_bank5_qam_reserved0_SHIFT                  21

/* TC_0 :: burst_bank5_qam :: rs_en [20:20] */
#define BCHP_TC_0_burst_bank5_qam_rs_en_MASK                       0x00100000
#define BCHP_TC_0_burst_bank5_qam_rs_en_SHIFT                      20

/* TC_0 :: burst_bank5_qam :: reserved1 [19:16] */
#define BCHP_TC_0_burst_bank5_qam_reserved1_MASK                   0x000f0000
#define BCHP_TC_0_burst_bank5_qam_reserved1_SHIFT                  16

/* TC_0 :: burst_bank5_qam :: slcw [15:15] */
#define BCHP_TC_0_burst_bank5_qam_slcw_MASK                        0x00008000
#define BCHP_TC_0_burst_bank5_qam_slcw_SHIFT                       15

/* TC_0 :: burst_bank5_qam :: reserved2 [14:13] */
#define BCHP_TC_0_burst_bank5_qam_reserved2_MASK                   0x00006000
#define BCHP_TC_0_burst_bank5_qam_reserved2_SHIFT                  13

/* TC_0 :: burst_bank5_qam :: rs_t [12:08] */
#define BCHP_TC_0_burst_bank5_qam_rs_t_MASK                        0x00001f00
#define BCHP_TC_0_burst_bank5_qam_rs_t_SHIFT                       8

/* TC_0 :: burst_bank5_qam :: rs_n [07:00] */
#define BCHP_TC_0_burst_bank5_qam_rs_n_MASK                        0x000000ff
#define BCHP_TC_0_burst_bank5_qam_rs_n_SHIFT                       0

/***************************************************************************
 *burst_bank5_pre - Profile 5 - Preamble Length and Offset
 ***************************************************************************/
/* TC_0 :: burst_bank5_pre :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank5_pre_reserved0_MASK                   0xf8000000
#define BCHP_TC_0_burst_bank5_pre_reserved0_SHIFT                  27

/* TC_0 :: burst_bank5_pre :: preamble_length [26:16] */
#define BCHP_TC_0_burst_bank5_pre_preamble_length_MASK             0x07ff0000
#define BCHP_TC_0_burst_bank5_pre_preamble_length_SHIFT            16

/* TC_0 :: burst_bank5_pre :: reserved1 [15:11] */
#define BCHP_TC_0_burst_bank5_pre_reserved1_MASK                   0x0000f800
#define BCHP_TC_0_burst_bank5_pre_reserved1_SHIFT                  11

/* TC_0 :: burst_bank5_pre :: preamble_offset [10:00] */
#define BCHP_TC_0_burst_bank5_pre_preamble_offset_MASK             0x000007ff
#define BCHP_TC_0_burst_bank5_pre_preamble_offset_SHIFT            0

/***************************************************************************
 *burst_bank5_scr_seed - Profile 5 - Scrambler Seed and On / Off
 ***************************************************************************/
/* TC_0 :: burst_bank5_scr_seed :: prog_qpsk_scale_preamble [31:28] */
#define BCHP_TC_0_burst_bank5_scr_seed_prog_qpsk_scale_preamble_MASK 0xf0000000
#define BCHP_TC_0_burst_bank5_scr_seed_prog_qpsk_scale_preamble_SHIFT 28

/* TC_0 :: burst_bank5_scr_seed :: prog_qpsk_scale_payload [27:24] */
#define BCHP_TC_0_burst_bank5_scr_seed_prog_qpsk_scale_payload_MASK 0x0f000000
#define BCHP_TC_0_burst_bank5_scr_seed_prog_qpsk_scale_payload_SHIFT 24

/* TC_0 :: burst_bank5_scr_seed :: scrambler_seed [23:01] */
#define BCHP_TC_0_burst_bank5_scr_seed_scrambler_seed_MASK         0x00fffffe
#define BCHP_TC_0_burst_bank5_scr_seed_scrambler_seed_SHIFT        1

/* TC_0 :: burst_bank5_scr_seed :: scrambler_on [00:00] */
#define BCHP_TC_0_burst_bank5_scr_seed_scrambler_on_MASK           0x00000001
#define BCHP_TC_0_burst_bank5_scr_seed_scrambler_on_SHIFT          0

/***************************************************************************
 *burst_bank5_interleaver_depth - Profile 5 - Interleaver Depth
 ***************************************************************************/
/* TC_0 :: burst_bank5_interleaver_depth :: reserved0 [31:24] */
#define BCHP_TC_0_burst_bank5_interleaver_depth_reserved0_MASK     0xff000000
#define BCHP_TC_0_burst_bank5_interleaver_depth_reserved0_SHIFT    24

/* TC_0 :: burst_bank5_interleaver_depth :: interleave_depth [23:16] */
#define BCHP_TC_0_burst_bank5_interleaver_depth_interleave_depth_MASK 0x00ff0000
#define BCHP_TC_0_burst_bank5_interleaver_depth_interleave_depth_SHIFT 16

/* TC_0 :: burst_bank5_interleaver_depth :: max_interleave_depth [15:08] */
#define BCHP_TC_0_burst_bank5_interleaver_depth_max_interleave_depth_MASK 0x0000ff00
#define BCHP_TC_0_burst_bank5_interleaver_depth_max_interleave_depth_SHIFT 8

/* TC_0 :: burst_bank5_interleaver_depth :: reserved1 [07:00] */
#define BCHP_TC_0_burst_bank5_interleaver_depth_reserved1_MASK     0x000000ff
#define BCHP_TC_0_burst_bank5_interleaver_depth_reserved1_SHIFT    0

/***************************************************************************
 *burst_bank5_misc_settings - Profile 5 - Sprd On, TCM On, CDMA Settings
 ***************************************************************************/
/* TC_0 :: burst_bank5_misc_settings :: reserved0 [31:28] */
#define BCHP_TC_0_burst_bank5_misc_settings_reserved0_MASK         0xf0000000
#define BCHP_TC_0_burst_bank5_misc_settings_reserved0_SHIFT        28

/* TC_0 :: burst_bank5_misc_settings :: use_impluse [27:27] */
#define BCHP_TC_0_burst_bank5_misc_settings_use_impluse_MASK       0x08000000
#define BCHP_TC_0_burst_bank5_misc_settings_use_impluse_SHIFT      27

/* TC_0 :: burst_bank5_misc_settings :: pmap_sel [26:26] */
#define BCHP_TC_0_burst_bank5_misc_settings_pmap_sel_MASK          0x04000000
#define BCHP_TC_0_burst_bank5_misc_settings_pmap_sel_SHIFT         26
#define BCHP_TC_0_burst_bank5_misc_settings_pmap_sel_Use_Gray_Mapping 0
#define BCHP_TC_0_burst_bank5_misc_settings_pmap_sel_Use_TCM_Mapping 1

/* TC_0 :: burst_bank5_misc_settings :: speader_on [25:25] */
#define BCHP_TC_0_burst_bank5_misc_settings_speader_on_MASK        0x02000000
#define BCHP_TC_0_burst_bank5_misc_settings_speader_on_SHIFT       25
#define BCHP_TC_0_burst_bank5_misc_settings_speader_on_Spreader_Off 0
#define BCHP_TC_0_burst_bank5_misc_settings_speader_on_Spreader_On 1

/* TC_0 :: burst_bank5_misc_settings :: tcm_on [24:24] */
#define BCHP_TC_0_burst_bank5_misc_settings_tcm_on_MASK            0x01000000
#define BCHP_TC_0_burst_bank5_misc_settings_tcm_on_SHIFT           24
#define BCHP_TC_0_burst_bank5_misc_settings_tcm_on_TCM_Off         0
#define BCHP_TC_0_burst_bank5_misc_settings_tcm_on_TCM_On          1

/* TC_0 :: burst_bank5_misc_settings :: cdma_cpsf [23:16] */
#define BCHP_TC_0_burst_bank5_misc_settings_cdma_cpsf_MASK         0x00ff0000
#define BCHP_TC_0_burst_bank5_misc_settings_cdma_cpsf_SHIFT        16

/* TC_0 :: burst_bank5_misc_settings :: reserved1 [15:14] */
#define BCHP_TC_0_burst_bank5_misc_settings_reserved1_MASK         0x0000c000
#define BCHP_TC_0_burst_bank5_misc_settings_reserved1_SHIFT        14

/* TC_0 :: burst_bank5_misc_settings :: cdma_siss [13:08] */
#define BCHP_TC_0_burst_bank5_misc_settings_cdma_siss_MASK         0x00003f00
#define BCHP_TC_0_burst_bank5_misc_settings_cdma_siss_SHIFT        8

/* TC_0 :: burst_bank5_misc_settings :: reserved2 [07:06] */
#define BCHP_TC_0_burst_bank5_misc_settings_reserved2_MASK         0x000000c0
#define BCHP_TC_0_burst_bank5_misc_settings_reserved2_SHIFT        6

/* TC_0 :: burst_bank5_misc_settings :: k_gcd [05:00] */
#define BCHP_TC_0_burst_bank5_misc_settings_k_gcd_MASK             0x0000003f
#define BCHP_TC_0_burst_bank5_misc_settings_k_gcd_SHIFT            0

/***************************************************************************
 *burst_bank5_ohslen_bbscale - Profile 5 - Phy Overhead Symbols and Spreader Scaler
 ***************************************************************************/
/* TC_0 :: burst_bank5_ohslen_bbscale :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank5_ohslen_bbscale_reserved0_MASK        0xf8000000
#define BCHP_TC_0_burst_bank5_ohslen_bbscale_reserved0_SHIFT       27

/* TC_0 :: burst_bank5_ohslen_bbscale :: phy_ohslen [26:16] */
#define BCHP_TC_0_burst_bank5_ohslen_bbscale_phy_ohslen_MASK       0x07ff0000
#define BCHP_TC_0_burst_bank5_ohslen_bbscale_phy_ohslen_SHIFT      16

/* TC_0 :: burst_bank5_ohslen_bbscale :: shift_cntrl_en [15:15] */
#define BCHP_TC_0_burst_bank5_ohslen_bbscale_shift_cntrl_en_MASK   0x00008000
#define BCHP_TC_0_burst_bank5_ohslen_bbscale_shift_cntrl_en_SHIFT  15

/* TC_0 :: burst_bank5_ohslen_bbscale :: reserved1 [14:12] */
#define BCHP_TC_0_burst_bank5_ohslen_bbscale_reserved1_MASK        0x00007000
#define BCHP_TC_0_burst_bank5_ohslen_bbscale_reserved1_SHIFT       12

/* TC_0 :: burst_bank5_ohslen_bbscale :: bb_scale [11:00] */
#define BCHP_TC_0_burst_bank5_ohslen_bbscale_bb_scale_MASK         0x00000fff
#define BCHP_TC_0_burst_bank5_ohslen_bbscale_bb_scale_SHIFT        0

/***************************************************************************
 *reserved_1B8_1BB - Profile 5 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_1B8_1BB :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_1B8_1BB_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_1B8_1BB_reserved0_SHIFT                 0

/***************************************************************************
 *reserved_1BC_1BF - Profile 5 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_1BC_1BF :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_1BC_1BF_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_1BC_1BF_reserved0_SHIFT                 0

/***************************************************************************
 *burst_bank6_qam - Profile 6 - QAM Settings / RS_N /  RS_T
 ***************************************************************************/
/* TC_0 :: burst_bank6_qam :: pemode [31:31] */
#define BCHP_TC_0_burst_bank6_qam_pemode_MASK                      0x80000000
#define BCHP_TC_0_burst_bank6_qam_pemode_SHIFT                     31

/* TC_0 :: burst_bank6_qam :: pqmode [30:29] */
#define BCHP_TC_0_burst_bank6_qam_pqmode_MASK                      0x60000000
#define BCHP_TC_0_burst_bank6_qam_pqmode_SHIFT                     29

/* TC_0 :: burst_bank6_qam :: pqscl [28:28] */
#define BCHP_TC_0_burst_bank6_qam_pqscl_MASK                       0x10000000
#define BCHP_TC_0_burst_bank6_qam_pqscl_SHIFT                      28

/* TC_0 :: burst_bank6_qam :: emode [27:27] */
#define BCHP_TC_0_burst_bank6_qam_emode_MASK                       0x08000000
#define BCHP_TC_0_burst_bank6_qam_emode_SHIFT                      27

/* TC_0 :: burst_bank6_qam :: qmode [26:24] */
#define BCHP_TC_0_burst_bank6_qam_qmode_MASK                       0x07000000
#define BCHP_TC_0_burst_bank6_qam_qmode_SHIFT                      24

/* TC_0 :: burst_bank6_qam :: reserved0 [23:21] */
#define BCHP_TC_0_burst_bank6_qam_reserved0_MASK                   0x00e00000
#define BCHP_TC_0_burst_bank6_qam_reserved0_SHIFT                  21

/* TC_0 :: burst_bank6_qam :: rs_en [20:20] */
#define BCHP_TC_0_burst_bank6_qam_rs_en_MASK                       0x00100000
#define BCHP_TC_0_burst_bank6_qam_rs_en_SHIFT                      20

/* TC_0 :: burst_bank6_qam :: reserved1 [19:16] */
#define BCHP_TC_0_burst_bank6_qam_reserved1_MASK                   0x000f0000
#define BCHP_TC_0_burst_bank6_qam_reserved1_SHIFT                  16

/* TC_0 :: burst_bank6_qam :: slcw [15:15] */
#define BCHP_TC_0_burst_bank6_qam_slcw_MASK                        0x00008000
#define BCHP_TC_0_burst_bank6_qam_slcw_SHIFT                       15

/* TC_0 :: burst_bank6_qam :: reserved2 [14:13] */
#define BCHP_TC_0_burst_bank6_qam_reserved2_MASK                   0x00006000
#define BCHP_TC_0_burst_bank6_qam_reserved2_SHIFT                  13

/* TC_0 :: burst_bank6_qam :: rs_t [12:08] */
#define BCHP_TC_0_burst_bank6_qam_rs_t_MASK                        0x00001f00
#define BCHP_TC_0_burst_bank6_qam_rs_t_SHIFT                       8

/* TC_0 :: burst_bank6_qam :: rs_n [07:00] */
#define BCHP_TC_0_burst_bank6_qam_rs_n_MASK                        0x000000ff
#define BCHP_TC_0_burst_bank6_qam_rs_n_SHIFT                       0

/***************************************************************************
 *burst_bank6_pre - Profile 6 - Preamble Length and Offset
 ***************************************************************************/
/* TC_0 :: burst_bank6_pre :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank6_pre_reserved0_MASK                   0xf8000000
#define BCHP_TC_0_burst_bank6_pre_reserved0_SHIFT                  27

/* TC_0 :: burst_bank6_pre :: preamble_length [26:16] */
#define BCHP_TC_0_burst_bank6_pre_preamble_length_MASK             0x07ff0000
#define BCHP_TC_0_burst_bank6_pre_preamble_length_SHIFT            16

/* TC_0 :: burst_bank6_pre :: reserved1 [15:11] */
#define BCHP_TC_0_burst_bank6_pre_reserved1_MASK                   0x0000f800
#define BCHP_TC_0_burst_bank6_pre_reserved1_SHIFT                  11

/* TC_0 :: burst_bank6_pre :: preamble_offset [10:00] */
#define BCHP_TC_0_burst_bank6_pre_preamble_offset_MASK             0x000007ff
#define BCHP_TC_0_burst_bank6_pre_preamble_offset_SHIFT            0

/***************************************************************************
 *burst_bank6_scr_seed - Profile 6 - Scrambler Seed and On / Off
 ***************************************************************************/
/* TC_0 :: burst_bank6_scr_seed :: prog_qpsk_scale_preamble [31:28] */
#define BCHP_TC_0_burst_bank6_scr_seed_prog_qpsk_scale_preamble_MASK 0xf0000000
#define BCHP_TC_0_burst_bank6_scr_seed_prog_qpsk_scale_preamble_SHIFT 28

/* TC_0 :: burst_bank6_scr_seed :: prog_qpsk_scale_payload [27:24] */
#define BCHP_TC_0_burst_bank6_scr_seed_prog_qpsk_scale_payload_MASK 0x0f000000
#define BCHP_TC_0_burst_bank6_scr_seed_prog_qpsk_scale_payload_SHIFT 24

/* TC_0 :: burst_bank6_scr_seed :: scrambler_seed [23:01] */
#define BCHP_TC_0_burst_bank6_scr_seed_scrambler_seed_MASK         0x00fffffe
#define BCHP_TC_0_burst_bank6_scr_seed_scrambler_seed_SHIFT        1

/* TC_0 :: burst_bank6_scr_seed :: scrambler_on [00:00] */
#define BCHP_TC_0_burst_bank6_scr_seed_scrambler_on_MASK           0x00000001
#define BCHP_TC_0_burst_bank6_scr_seed_scrambler_on_SHIFT          0

/***************************************************************************
 *burst_bank6_interleaver_depth - Profile 6 - Interleaver Depth
 ***************************************************************************/
/* TC_0 :: burst_bank6_interleaver_depth :: reserved0 [31:24] */
#define BCHP_TC_0_burst_bank6_interleaver_depth_reserved0_MASK     0xff000000
#define BCHP_TC_0_burst_bank6_interleaver_depth_reserved0_SHIFT    24

/* TC_0 :: burst_bank6_interleaver_depth :: interleave_depth [23:16] */
#define BCHP_TC_0_burst_bank6_interleaver_depth_interleave_depth_MASK 0x00ff0000
#define BCHP_TC_0_burst_bank6_interleaver_depth_interleave_depth_SHIFT 16

/* TC_0 :: burst_bank6_interleaver_depth :: max_interleave_depth [15:08] */
#define BCHP_TC_0_burst_bank6_interleaver_depth_max_interleave_depth_MASK 0x0000ff00
#define BCHP_TC_0_burst_bank6_interleaver_depth_max_interleave_depth_SHIFT 8

/* TC_0 :: burst_bank6_interleaver_depth :: reserved1 [07:00] */
#define BCHP_TC_0_burst_bank6_interleaver_depth_reserved1_MASK     0x000000ff
#define BCHP_TC_0_burst_bank6_interleaver_depth_reserved1_SHIFT    0

/***************************************************************************
 *burst_bank6_misc_settings - Profile 6 - Sprd On, TCM On, CDMA Settings
 ***************************************************************************/
/* TC_0 :: burst_bank6_misc_settings :: reserved0 [31:28] */
#define BCHP_TC_0_burst_bank6_misc_settings_reserved0_MASK         0xf0000000
#define BCHP_TC_0_burst_bank6_misc_settings_reserved0_SHIFT        28

/* TC_0 :: burst_bank6_misc_settings :: use_impluse [27:27] */
#define BCHP_TC_0_burst_bank6_misc_settings_use_impluse_MASK       0x08000000
#define BCHP_TC_0_burst_bank6_misc_settings_use_impluse_SHIFT      27

/* TC_0 :: burst_bank6_misc_settings :: pmap_sel [26:26] */
#define BCHP_TC_0_burst_bank6_misc_settings_pmap_sel_MASK          0x04000000
#define BCHP_TC_0_burst_bank6_misc_settings_pmap_sel_SHIFT         26
#define BCHP_TC_0_burst_bank6_misc_settings_pmap_sel_Use_Gray_Mapping 0
#define BCHP_TC_0_burst_bank6_misc_settings_pmap_sel_Use_TCM_Mapping 1

/* TC_0 :: burst_bank6_misc_settings :: speader_on [25:25] */
#define BCHP_TC_0_burst_bank6_misc_settings_speader_on_MASK        0x02000000
#define BCHP_TC_0_burst_bank6_misc_settings_speader_on_SHIFT       25
#define BCHP_TC_0_burst_bank6_misc_settings_speader_on_Spreader_Off 0
#define BCHP_TC_0_burst_bank6_misc_settings_speader_on_Spreader_On 1

/* TC_0 :: burst_bank6_misc_settings :: tcm_on [24:24] */
#define BCHP_TC_0_burst_bank6_misc_settings_tcm_on_MASK            0x01000000
#define BCHP_TC_0_burst_bank6_misc_settings_tcm_on_SHIFT           24
#define BCHP_TC_0_burst_bank6_misc_settings_tcm_on_TCM_Off         0
#define BCHP_TC_0_burst_bank6_misc_settings_tcm_on_TCM_On          1

/* TC_0 :: burst_bank6_misc_settings :: cdma_cpsf [23:16] */
#define BCHP_TC_0_burst_bank6_misc_settings_cdma_cpsf_MASK         0x00ff0000
#define BCHP_TC_0_burst_bank6_misc_settings_cdma_cpsf_SHIFT        16

/* TC_0 :: burst_bank6_misc_settings :: reserved1 [15:14] */
#define BCHP_TC_0_burst_bank6_misc_settings_reserved1_MASK         0x0000c000
#define BCHP_TC_0_burst_bank6_misc_settings_reserved1_SHIFT        14

/* TC_0 :: burst_bank6_misc_settings :: cdma_siss [13:08] */
#define BCHP_TC_0_burst_bank6_misc_settings_cdma_siss_MASK         0x00003f00
#define BCHP_TC_0_burst_bank6_misc_settings_cdma_siss_SHIFT        8

/* TC_0 :: burst_bank6_misc_settings :: reserved2 [07:06] */
#define BCHP_TC_0_burst_bank6_misc_settings_reserved2_MASK         0x000000c0
#define BCHP_TC_0_burst_bank6_misc_settings_reserved2_SHIFT        6

/* TC_0 :: burst_bank6_misc_settings :: k_gcd [05:00] */
#define BCHP_TC_0_burst_bank6_misc_settings_k_gcd_MASK             0x0000003f
#define BCHP_TC_0_burst_bank6_misc_settings_k_gcd_SHIFT            0

/***************************************************************************
 *burst_bank6_ohslen_bbscale - Profile 6 - Phy Overhead Symbols and Spreader Scaler
 ***************************************************************************/
/* TC_0 :: burst_bank6_ohslen_bbscale :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank6_ohslen_bbscale_reserved0_MASK        0xf8000000
#define BCHP_TC_0_burst_bank6_ohslen_bbscale_reserved0_SHIFT       27

/* TC_0 :: burst_bank6_ohslen_bbscale :: phy_ohslen [26:16] */
#define BCHP_TC_0_burst_bank6_ohslen_bbscale_phy_ohslen_MASK       0x07ff0000
#define BCHP_TC_0_burst_bank6_ohslen_bbscale_phy_ohslen_SHIFT      16

/* TC_0 :: burst_bank6_ohslen_bbscale :: shift_cntrl_en [15:15] */
#define BCHP_TC_0_burst_bank6_ohslen_bbscale_shift_cntrl_en_MASK   0x00008000
#define BCHP_TC_0_burst_bank6_ohslen_bbscale_shift_cntrl_en_SHIFT  15

/* TC_0 :: burst_bank6_ohslen_bbscale :: reserved1 [14:12] */
#define BCHP_TC_0_burst_bank6_ohslen_bbscale_reserved1_MASK        0x00007000
#define BCHP_TC_0_burst_bank6_ohslen_bbscale_reserved1_SHIFT       12

/* TC_0 :: burst_bank6_ohslen_bbscale :: bb_scale [11:00] */
#define BCHP_TC_0_burst_bank6_ohslen_bbscale_bb_scale_MASK         0x00000fff
#define BCHP_TC_0_burst_bank6_ohslen_bbscale_bb_scale_SHIFT        0

/***************************************************************************
 *reserved_1D8_1DB - Profile 6 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_1D8_1DB :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_1D8_1DB_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_1D8_1DB_reserved0_SHIFT                 0

/***************************************************************************
 *reserved_1DC_1DF - Profile 6 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_1DC_1DF :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_1DC_1DF_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_1DC_1DF_reserved0_SHIFT                 0

/***************************************************************************
 *burst_bank7_qam - Profile 7 - QAM Settings / RS_N /  RS_T
 ***************************************************************************/
/* TC_0 :: burst_bank7_qam :: pemode [31:31] */
#define BCHP_TC_0_burst_bank7_qam_pemode_MASK                      0x80000000
#define BCHP_TC_0_burst_bank7_qam_pemode_SHIFT                     31

/* TC_0 :: burst_bank7_qam :: pqmode [30:29] */
#define BCHP_TC_0_burst_bank7_qam_pqmode_MASK                      0x60000000
#define BCHP_TC_0_burst_bank7_qam_pqmode_SHIFT                     29

/* TC_0 :: burst_bank7_qam :: pqscl [28:28] */
#define BCHP_TC_0_burst_bank7_qam_pqscl_MASK                       0x10000000
#define BCHP_TC_0_burst_bank7_qam_pqscl_SHIFT                      28

/* TC_0 :: burst_bank7_qam :: emode [27:27] */
#define BCHP_TC_0_burst_bank7_qam_emode_MASK                       0x08000000
#define BCHP_TC_0_burst_bank7_qam_emode_SHIFT                      27

/* TC_0 :: burst_bank7_qam :: qmode [26:24] */
#define BCHP_TC_0_burst_bank7_qam_qmode_MASK                       0x07000000
#define BCHP_TC_0_burst_bank7_qam_qmode_SHIFT                      24

/* TC_0 :: burst_bank7_qam :: reserved0 [23:21] */
#define BCHP_TC_0_burst_bank7_qam_reserved0_MASK                   0x00e00000
#define BCHP_TC_0_burst_bank7_qam_reserved0_SHIFT                  21

/* TC_0 :: burst_bank7_qam :: rs_en [20:20] */
#define BCHP_TC_0_burst_bank7_qam_rs_en_MASK                       0x00100000
#define BCHP_TC_0_burst_bank7_qam_rs_en_SHIFT                      20

/* TC_0 :: burst_bank7_qam :: reserved1 [19:16] */
#define BCHP_TC_0_burst_bank7_qam_reserved1_MASK                   0x000f0000
#define BCHP_TC_0_burst_bank7_qam_reserved1_SHIFT                  16

/* TC_0 :: burst_bank7_qam :: slcw [15:15] */
#define BCHP_TC_0_burst_bank7_qam_slcw_MASK                        0x00008000
#define BCHP_TC_0_burst_bank7_qam_slcw_SHIFT                       15

/* TC_0 :: burst_bank7_qam :: reserved2 [14:13] */
#define BCHP_TC_0_burst_bank7_qam_reserved2_MASK                   0x00006000
#define BCHP_TC_0_burst_bank7_qam_reserved2_SHIFT                  13

/* TC_0 :: burst_bank7_qam :: rs_t [12:08] */
#define BCHP_TC_0_burst_bank7_qam_rs_t_MASK                        0x00001f00
#define BCHP_TC_0_burst_bank7_qam_rs_t_SHIFT                       8

/* TC_0 :: burst_bank7_qam :: rs_n [07:00] */
#define BCHP_TC_0_burst_bank7_qam_rs_n_MASK                        0x000000ff
#define BCHP_TC_0_burst_bank7_qam_rs_n_SHIFT                       0

/***************************************************************************
 *burst_bank7_pre - Profile 7 - Preamble Length and Offset
 ***************************************************************************/
/* TC_0 :: burst_bank7_pre :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank7_pre_reserved0_MASK                   0xf8000000
#define BCHP_TC_0_burst_bank7_pre_reserved0_SHIFT                  27

/* TC_0 :: burst_bank7_pre :: preamble_length [26:16] */
#define BCHP_TC_0_burst_bank7_pre_preamble_length_MASK             0x07ff0000
#define BCHP_TC_0_burst_bank7_pre_preamble_length_SHIFT            16

/* TC_0 :: burst_bank7_pre :: reserved1 [15:11] */
#define BCHP_TC_0_burst_bank7_pre_reserved1_MASK                   0x0000f800
#define BCHP_TC_0_burst_bank7_pre_reserved1_SHIFT                  11

/* TC_0 :: burst_bank7_pre :: preamble_offset [10:00] */
#define BCHP_TC_0_burst_bank7_pre_preamble_offset_MASK             0x000007ff
#define BCHP_TC_0_burst_bank7_pre_preamble_offset_SHIFT            0

/***************************************************************************
 *burst_bank7_scr_seed - Profile 7 - Scrambler Seed and On / Off
 ***************************************************************************/
/* TC_0 :: burst_bank7_scr_seed :: prog_qpsk_scale_preamble [31:28] */
#define BCHP_TC_0_burst_bank7_scr_seed_prog_qpsk_scale_preamble_MASK 0xf0000000
#define BCHP_TC_0_burst_bank7_scr_seed_prog_qpsk_scale_preamble_SHIFT 28

/* TC_0 :: burst_bank7_scr_seed :: prog_qpsk_scale_payload [27:24] */
#define BCHP_TC_0_burst_bank7_scr_seed_prog_qpsk_scale_payload_MASK 0x0f000000
#define BCHP_TC_0_burst_bank7_scr_seed_prog_qpsk_scale_payload_SHIFT 24

/* TC_0 :: burst_bank7_scr_seed :: scrambler_seed [23:01] */
#define BCHP_TC_0_burst_bank7_scr_seed_scrambler_seed_MASK         0x00fffffe
#define BCHP_TC_0_burst_bank7_scr_seed_scrambler_seed_SHIFT        1

/* TC_0 :: burst_bank7_scr_seed :: scrambler_on [00:00] */
#define BCHP_TC_0_burst_bank7_scr_seed_scrambler_on_MASK           0x00000001
#define BCHP_TC_0_burst_bank7_scr_seed_scrambler_on_SHIFT          0

/***************************************************************************
 *burst_bank7_interleaver_depth - Profile 7 - Interleaver Depth
 ***************************************************************************/
/* TC_0 :: burst_bank7_interleaver_depth :: reserved0 [31:24] */
#define BCHP_TC_0_burst_bank7_interleaver_depth_reserved0_MASK     0xff000000
#define BCHP_TC_0_burst_bank7_interleaver_depth_reserved0_SHIFT    24

/* TC_0 :: burst_bank7_interleaver_depth :: interleave_depth [23:16] */
#define BCHP_TC_0_burst_bank7_interleaver_depth_interleave_depth_MASK 0x00ff0000
#define BCHP_TC_0_burst_bank7_interleaver_depth_interleave_depth_SHIFT 16

/* TC_0 :: burst_bank7_interleaver_depth :: max_interleave_depth [15:08] */
#define BCHP_TC_0_burst_bank7_interleaver_depth_max_interleave_depth_MASK 0x0000ff00
#define BCHP_TC_0_burst_bank7_interleaver_depth_max_interleave_depth_SHIFT 8

/* TC_0 :: burst_bank7_interleaver_depth :: reserved1 [07:00] */
#define BCHP_TC_0_burst_bank7_interleaver_depth_reserved1_MASK     0x000000ff
#define BCHP_TC_0_burst_bank7_interleaver_depth_reserved1_SHIFT    0

/***************************************************************************
 *burst_bank7_misc_settings - Profile 7 - Sprd On, TCM On, CDMA Settings
 ***************************************************************************/
/* TC_0 :: burst_bank7_misc_settings :: reserved0 [31:28] */
#define BCHP_TC_0_burst_bank7_misc_settings_reserved0_MASK         0xf0000000
#define BCHP_TC_0_burst_bank7_misc_settings_reserved0_SHIFT        28

/* TC_0 :: burst_bank7_misc_settings :: use_impluse [27:27] */
#define BCHP_TC_0_burst_bank7_misc_settings_use_impluse_MASK       0x08000000
#define BCHP_TC_0_burst_bank7_misc_settings_use_impluse_SHIFT      27

/* TC_0 :: burst_bank7_misc_settings :: pmap_sel [26:26] */
#define BCHP_TC_0_burst_bank7_misc_settings_pmap_sel_MASK          0x04000000
#define BCHP_TC_0_burst_bank7_misc_settings_pmap_sel_SHIFT         26
#define BCHP_TC_0_burst_bank7_misc_settings_pmap_sel_Use_Gray_Mapping 0
#define BCHP_TC_0_burst_bank7_misc_settings_pmap_sel_Use_TCM_Mapping 1

/* TC_0 :: burst_bank7_misc_settings :: speader_on [25:25] */
#define BCHP_TC_0_burst_bank7_misc_settings_speader_on_MASK        0x02000000
#define BCHP_TC_0_burst_bank7_misc_settings_speader_on_SHIFT       25
#define BCHP_TC_0_burst_bank7_misc_settings_speader_on_Spreader_Off 0
#define BCHP_TC_0_burst_bank7_misc_settings_speader_on_Spreader_On 1

/* TC_0 :: burst_bank7_misc_settings :: tcm_on [24:24] */
#define BCHP_TC_0_burst_bank7_misc_settings_tcm_on_MASK            0x01000000
#define BCHP_TC_0_burst_bank7_misc_settings_tcm_on_SHIFT           24
#define BCHP_TC_0_burst_bank7_misc_settings_tcm_on_TCM_Off         0
#define BCHP_TC_0_burst_bank7_misc_settings_tcm_on_TCM_On          1

/* TC_0 :: burst_bank7_misc_settings :: cdma_cpsf [23:16] */
#define BCHP_TC_0_burst_bank7_misc_settings_cdma_cpsf_MASK         0x00ff0000
#define BCHP_TC_0_burst_bank7_misc_settings_cdma_cpsf_SHIFT        16

/* TC_0 :: burst_bank7_misc_settings :: reserved1 [15:14] */
#define BCHP_TC_0_burst_bank7_misc_settings_reserved1_MASK         0x0000c000
#define BCHP_TC_0_burst_bank7_misc_settings_reserved1_SHIFT        14

/* TC_0 :: burst_bank7_misc_settings :: cdma_siss [13:08] */
#define BCHP_TC_0_burst_bank7_misc_settings_cdma_siss_MASK         0x00003f00
#define BCHP_TC_0_burst_bank7_misc_settings_cdma_siss_SHIFT        8

/* TC_0 :: burst_bank7_misc_settings :: reserved2 [07:06] */
#define BCHP_TC_0_burst_bank7_misc_settings_reserved2_MASK         0x000000c0
#define BCHP_TC_0_burst_bank7_misc_settings_reserved2_SHIFT        6

/* TC_0 :: burst_bank7_misc_settings :: k_gcd [05:00] */
#define BCHP_TC_0_burst_bank7_misc_settings_k_gcd_MASK             0x0000003f
#define BCHP_TC_0_burst_bank7_misc_settings_k_gcd_SHIFT            0

/***************************************************************************
 *burst_bank7_ohslen_bbscale - Profile 7 - Phy Overhead Symbols and Spreader Scaler
 ***************************************************************************/
/* TC_0 :: burst_bank7_ohslen_bbscale :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank7_ohslen_bbscale_reserved0_MASK        0xf8000000
#define BCHP_TC_0_burst_bank7_ohslen_bbscale_reserved0_SHIFT       27

/* TC_0 :: burst_bank7_ohslen_bbscale :: phy_ohslen [26:16] */
#define BCHP_TC_0_burst_bank7_ohslen_bbscale_phy_ohslen_MASK       0x07ff0000
#define BCHP_TC_0_burst_bank7_ohslen_bbscale_phy_ohslen_SHIFT      16

/* TC_0 :: burst_bank7_ohslen_bbscale :: shift_cntrl_en [15:15] */
#define BCHP_TC_0_burst_bank7_ohslen_bbscale_shift_cntrl_en_MASK   0x00008000
#define BCHP_TC_0_burst_bank7_ohslen_bbscale_shift_cntrl_en_SHIFT  15

/* TC_0 :: burst_bank7_ohslen_bbscale :: reserved1 [14:12] */
#define BCHP_TC_0_burst_bank7_ohslen_bbscale_reserved1_MASK        0x00007000
#define BCHP_TC_0_burst_bank7_ohslen_bbscale_reserved1_SHIFT       12

/* TC_0 :: burst_bank7_ohslen_bbscale :: bb_scale [11:00] */
#define BCHP_TC_0_burst_bank7_ohslen_bbscale_bb_scale_MASK         0x00000fff
#define BCHP_TC_0_burst_bank7_ohslen_bbscale_bb_scale_SHIFT        0

/***************************************************************************
 *reserved_1F8_1FB - Profile 7 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_1F8_1FB :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_1F8_1FB_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_1F8_1FB_reserved0_SHIFT                 0

/***************************************************************************
 *reserved_1FC_1FF - Profile 7 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_1FC_1FF :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_1FC_1FF_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_1FC_1FF_reserved0_SHIFT                 0

/***************************************************************************
 *burst_bank8_qam - Profile 8 - QAM Settings / RS_N /  RS_T
 ***************************************************************************/
/* TC_0 :: burst_bank8_qam :: pemode [31:31] */
#define BCHP_TC_0_burst_bank8_qam_pemode_MASK                      0x80000000
#define BCHP_TC_0_burst_bank8_qam_pemode_SHIFT                     31

/* TC_0 :: burst_bank8_qam :: pqmode [30:29] */
#define BCHP_TC_0_burst_bank8_qam_pqmode_MASK                      0x60000000
#define BCHP_TC_0_burst_bank8_qam_pqmode_SHIFT                     29

/* TC_0 :: burst_bank8_qam :: pqscl [28:28] */
#define BCHP_TC_0_burst_bank8_qam_pqscl_MASK                       0x10000000
#define BCHP_TC_0_burst_bank8_qam_pqscl_SHIFT                      28

/* TC_0 :: burst_bank8_qam :: emode [27:27] */
#define BCHP_TC_0_burst_bank8_qam_emode_MASK                       0x08000000
#define BCHP_TC_0_burst_bank8_qam_emode_SHIFT                      27

/* TC_0 :: burst_bank8_qam :: qmode [26:24] */
#define BCHP_TC_0_burst_bank8_qam_qmode_MASK                       0x07000000
#define BCHP_TC_0_burst_bank8_qam_qmode_SHIFT                      24

/* TC_0 :: burst_bank8_qam :: reserved0 [23:21] */
#define BCHP_TC_0_burst_bank8_qam_reserved0_MASK                   0x00e00000
#define BCHP_TC_0_burst_bank8_qam_reserved0_SHIFT                  21

/* TC_0 :: burst_bank8_qam :: rs_en [20:20] */
#define BCHP_TC_0_burst_bank8_qam_rs_en_MASK                       0x00100000
#define BCHP_TC_0_burst_bank8_qam_rs_en_SHIFT                      20

/* TC_0 :: burst_bank8_qam :: reserved1 [19:16] */
#define BCHP_TC_0_burst_bank8_qam_reserved1_MASK                   0x000f0000
#define BCHP_TC_0_burst_bank8_qam_reserved1_SHIFT                  16

/* TC_0 :: burst_bank8_qam :: slcw [15:15] */
#define BCHP_TC_0_burst_bank8_qam_slcw_MASK                        0x00008000
#define BCHP_TC_0_burst_bank8_qam_slcw_SHIFT                       15

/* TC_0 :: burst_bank8_qam :: reserved2 [14:13] */
#define BCHP_TC_0_burst_bank8_qam_reserved2_MASK                   0x00006000
#define BCHP_TC_0_burst_bank8_qam_reserved2_SHIFT                  13

/* TC_0 :: burst_bank8_qam :: rs_t [12:08] */
#define BCHP_TC_0_burst_bank8_qam_rs_t_MASK                        0x00001f00
#define BCHP_TC_0_burst_bank8_qam_rs_t_SHIFT                       8

/* TC_0 :: burst_bank8_qam :: rs_n [07:00] */
#define BCHP_TC_0_burst_bank8_qam_rs_n_MASK                        0x000000ff
#define BCHP_TC_0_burst_bank8_qam_rs_n_SHIFT                       0

/***************************************************************************
 *burst_bank8_pre - Profile 8 - Preamble Length and Offset
 ***************************************************************************/
/* TC_0 :: burst_bank8_pre :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank8_pre_reserved0_MASK                   0xf8000000
#define BCHP_TC_0_burst_bank8_pre_reserved0_SHIFT                  27

/* TC_0 :: burst_bank8_pre :: preamble_length [26:16] */
#define BCHP_TC_0_burst_bank8_pre_preamble_length_MASK             0x07ff0000
#define BCHP_TC_0_burst_bank8_pre_preamble_length_SHIFT            16

/* TC_0 :: burst_bank8_pre :: reserved1 [15:11] */
#define BCHP_TC_0_burst_bank8_pre_reserved1_MASK                   0x0000f800
#define BCHP_TC_0_burst_bank8_pre_reserved1_SHIFT                  11

/* TC_0 :: burst_bank8_pre :: preamble_offset [10:00] */
#define BCHP_TC_0_burst_bank8_pre_preamble_offset_MASK             0x000007ff
#define BCHP_TC_0_burst_bank8_pre_preamble_offset_SHIFT            0

/***************************************************************************
 *burst_bank8_scr_seed - Profile 8 - Scrambler Seed and On / Off
 ***************************************************************************/
/* TC_0 :: burst_bank8_scr_seed :: prog_qpsk_scale_preamble [31:28] */
#define BCHP_TC_0_burst_bank8_scr_seed_prog_qpsk_scale_preamble_MASK 0xf0000000
#define BCHP_TC_0_burst_bank8_scr_seed_prog_qpsk_scale_preamble_SHIFT 28

/* TC_0 :: burst_bank8_scr_seed :: prog_qpsk_scale_payload [27:24] */
#define BCHP_TC_0_burst_bank8_scr_seed_prog_qpsk_scale_payload_MASK 0x0f000000
#define BCHP_TC_0_burst_bank8_scr_seed_prog_qpsk_scale_payload_SHIFT 24

/* TC_0 :: burst_bank8_scr_seed :: scrambler_seed [23:01] */
#define BCHP_TC_0_burst_bank8_scr_seed_scrambler_seed_MASK         0x00fffffe
#define BCHP_TC_0_burst_bank8_scr_seed_scrambler_seed_SHIFT        1

/* TC_0 :: burst_bank8_scr_seed :: scrambler_on [00:00] */
#define BCHP_TC_0_burst_bank8_scr_seed_scrambler_on_MASK           0x00000001
#define BCHP_TC_0_burst_bank8_scr_seed_scrambler_on_SHIFT          0

/***************************************************************************
 *burst_bank8_interleaver_depth - Profile 8 - Interleaver Depth
 ***************************************************************************/
/* TC_0 :: burst_bank8_interleaver_depth :: reserved0 [31:24] */
#define BCHP_TC_0_burst_bank8_interleaver_depth_reserved0_MASK     0xff000000
#define BCHP_TC_0_burst_bank8_interleaver_depth_reserved0_SHIFT    24

/* TC_0 :: burst_bank8_interleaver_depth :: interleave_depth [23:16] */
#define BCHP_TC_0_burst_bank8_interleaver_depth_interleave_depth_MASK 0x00ff0000
#define BCHP_TC_0_burst_bank8_interleaver_depth_interleave_depth_SHIFT 16

/* TC_0 :: burst_bank8_interleaver_depth :: max_interleave_depth [15:08] */
#define BCHP_TC_0_burst_bank8_interleaver_depth_max_interleave_depth_MASK 0x0000ff00
#define BCHP_TC_0_burst_bank8_interleaver_depth_max_interleave_depth_SHIFT 8

/* TC_0 :: burst_bank8_interleaver_depth :: reserved1 [07:00] */
#define BCHP_TC_0_burst_bank8_interleaver_depth_reserved1_MASK     0x000000ff
#define BCHP_TC_0_burst_bank8_interleaver_depth_reserved1_SHIFT    0

/***************************************************************************
 *burst_bank8_misc_settings - Profile 8 - Sprd On, TCM On, CDMA Settings
 ***************************************************************************/
/* TC_0 :: burst_bank8_misc_settings :: reserved0 [31:28] */
#define BCHP_TC_0_burst_bank8_misc_settings_reserved0_MASK         0xf0000000
#define BCHP_TC_0_burst_bank8_misc_settings_reserved0_SHIFT        28

/* TC_0 :: burst_bank8_misc_settings :: use_impluse [27:27] */
#define BCHP_TC_0_burst_bank8_misc_settings_use_impluse_MASK       0x08000000
#define BCHP_TC_0_burst_bank8_misc_settings_use_impluse_SHIFT      27

/* TC_0 :: burst_bank8_misc_settings :: pmap_sel [26:26] */
#define BCHP_TC_0_burst_bank8_misc_settings_pmap_sel_MASK          0x04000000
#define BCHP_TC_0_burst_bank8_misc_settings_pmap_sel_SHIFT         26
#define BCHP_TC_0_burst_bank8_misc_settings_pmap_sel_Use_Gray_Mapping 0
#define BCHP_TC_0_burst_bank8_misc_settings_pmap_sel_Use_TCM_Mapping 1

/* TC_0 :: burst_bank8_misc_settings :: speader_on [25:25] */
#define BCHP_TC_0_burst_bank8_misc_settings_speader_on_MASK        0x02000000
#define BCHP_TC_0_burst_bank8_misc_settings_speader_on_SHIFT       25
#define BCHP_TC_0_burst_bank8_misc_settings_speader_on_Spreader_Off 0
#define BCHP_TC_0_burst_bank8_misc_settings_speader_on_Spreader_On 1

/* TC_0 :: burst_bank8_misc_settings :: tcm_on [24:24] */
#define BCHP_TC_0_burst_bank8_misc_settings_tcm_on_MASK            0x01000000
#define BCHP_TC_0_burst_bank8_misc_settings_tcm_on_SHIFT           24
#define BCHP_TC_0_burst_bank8_misc_settings_tcm_on_TCM_Off         0
#define BCHP_TC_0_burst_bank8_misc_settings_tcm_on_TCM_On          1

/* TC_0 :: burst_bank8_misc_settings :: cdma_cpsf [23:16] */
#define BCHP_TC_0_burst_bank8_misc_settings_cdma_cpsf_MASK         0x00ff0000
#define BCHP_TC_0_burst_bank8_misc_settings_cdma_cpsf_SHIFT        16

/* TC_0 :: burst_bank8_misc_settings :: reserved1 [15:14] */
#define BCHP_TC_0_burst_bank8_misc_settings_reserved1_MASK         0x0000c000
#define BCHP_TC_0_burst_bank8_misc_settings_reserved1_SHIFT        14

/* TC_0 :: burst_bank8_misc_settings :: cdma_siss [13:08] */
#define BCHP_TC_0_burst_bank8_misc_settings_cdma_siss_MASK         0x00003f00
#define BCHP_TC_0_burst_bank8_misc_settings_cdma_siss_SHIFT        8

/* TC_0 :: burst_bank8_misc_settings :: reserved2 [07:06] */
#define BCHP_TC_0_burst_bank8_misc_settings_reserved2_MASK         0x000000c0
#define BCHP_TC_0_burst_bank8_misc_settings_reserved2_SHIFT        6

/* TC_0 :: burst_bank8_misc_settings :: k_gcd [05:00] */
#define BCHP_TC_0_burst_bank8_misc_settings_k_gcd_MASK             0x0000003f
#define BCHP_TC_0_burst_bank8_misc_settings_k_gcd_SHIFT            0

/***************************************************************************
 *burst_bank8_ohslen_bbscale - Profile 8 - Phy Overhead Symbols and Spreader Scaler
 ***************************************************************************/
/* TC_0 :: burst_bank8_ohslen_bbscale :: reserved0 [31:27] */
#define BCHP_TC_0_burst_bank8_ohslen_bbscale_reserved0_MASK        0xf8000000
#define BCHP_TC_0_burst_bank8_ohslen_bbscale_reserved0_SHIFT       27

/* TC_0 :: burst_bank8_ohslen_bbscale :: phy_ohslen [26:16] */
#define BCHP_TC_0_burst_bank8_ohslen_bbscale_phy_ohslen_MASK       0x07ff0000
#define BCHP_TC_0_burst_bank8_ohslen_bbscale_phy_ohslen_SHIFT      16

/* TC_0 :: burst_bank8_ohslen_bbscale :: shift_cntrl_en [15:15] */
#define BCHP_TC_0_burst_bank8_ohslen_bbscale_shift_cntrl_en_MASK   0x00008000
#define BCHP_TC_0_burst_bank8_ohslen_bbscale_shift_cntrl_en_SHIFT  15

/* TC_0 :: burst_bank8_ohslen_bbscale :: reserved1 [14:12] */
#define BCHP_TC_0_burst_bank8_ohslen_bbscale_reserved1_MASK        0x00007000
#define BCHP_TC_0_burst_bank8_ohslen_bbscale_reserved1_SHIFT       12

/* TC_0 :: burst_bank8_ohslen_bbscale :: bb_scale [11:00] */
#define BCHP_TC_0_burst_bank8_ohslen_bbscale_bb_scale_MASK         0x00000fff
#define BCHP_TC_0_burst_bank8_ohslen_bbscale_bb_scale_SHIFT        0

/***************************************************************************
 *reserved_218_21B - Profile 8 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_218_21B :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_218_21B_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_218_21B_reserved0_SHIFT                 0

/***************************************************************************
 *reserved_21C_21F - Profile 8 - Reserved Space
 ***************************************************************************/
/* TC_0 :: reserved_21C_21F :: reserved0 [31:00] */
#define BCHP_TC_0_reserved_21C_21F_reserved0_MASK                  0xffffffff
#define BCHP_TC_0_reserved_21C_21F_reserved0_SHIFT                 0

/***************************************************************************
 *preamble_ram - Preamble RAM Super-String (Adrs 0x240 - 0x2FF )
 ***************************************************************************/
/* TC_0 :: preamble_ram :: pramble_ram [31:00] */
#define BCHP_TC_0_preamble_ram_pramble_ram_MASK                    0xffffffff
#define BCHP_TC_0_preamble_ram_pramble_ram_SHIFT                   0

/***************************************************************************
 *aux_control_0 - Miscellaneous controls for the TC
 ***************************************************************************/
/* TC_0 :: aux_control_0 :: trc_use_ds_lock [07:07] */
#define BCHP_TC_0_aux_control_0_trc_use_ds_lock_MASK               0x80
#define BCHP_TC_0_aux_control_0_trc_use_ds_lock_SHIFT              7

/* TC_0 :: aux_control_0 :: trc_cc_init [06:06] */
#define BCHP_TC_0_aux_control_0_trc_cc_init_MASK                   0x40
#define BCHP_TC_0_aux_control_0_trc_cc_init_SHIFT                  6

/* TC_0 :: aux_control_0 :: tim_shift_ms_size [05:05] */
#define BCHP_TC_0_aux_control_0_tim_shift_ms_size_MASK             0x20
#define BCHP_TC_0_aux_control_0_tim_shift_ms_size_SHIFT            5

/* TC_0 :: aux_control_0 :: tim_check_snap [04:04] */
#define BCHP_TC_0_aux_control_0_tim_check_snap_MASK                0x10
#define BCHP_TC_0_aux_control_0_tim_check_snap_SHIFT               4

/* TC_0 :: aux_control_0 :: sync_message_enable [03:03] */
#define BCHP_TC_0_aux_control_0_sync_message_enable_MASK           0x08
#define BCHP_TC_0_aux_control_0_sync_message_enable_SHIFT          3

/* TC_0 :: aux_control_0 :: rf_burst_ext_en [02:02] */
#define BCHP_TC_0_aux_control_0_rf_burst_ext_en_MASK               0x04
#define BCHP_TC_0_aux_control_0_rf_burst_ext_en_SHIFT              2

/* TC_0 :: aux_control_0 :: us_fifo_mode [01:01] */
#define BCHP_TC_0_aux_control_0_us_fifo_mode_MASK                  0x02
#define BCHP_TC_0_aux_control_0_us_fifo_mode_SHIFT                 1

/* TC_0 :: aux_control_0 :: prog_qpsk_en [00:00] */
#define BCHP_TC_0_aux_control_0_prog_qpsk_en_MASK                  0x01
#define BCHP_TC_0_aux_control_0_prog_qpsk_en_SHIFT                 0

/***************************************************************************
 *aux_control_1 - K0 RAM Enable, RF Burst Enable, Misc Controls
 ***************************************************************************/
/* TC_0 :: aux_control_1 :: tm_select_ms_sys [07:07] */
#define BCHP_TC_0_aux_control_1_tm_select_ms_sys_MASK              0x80
#define BCHP_TC_0_aux_control_1_tm_select_ms_sys_SHIFT             7

/* TC_0 :: aux_control_1 :: sprd_shift_ctrl_en [06:06] */
#define BCHP_TC_0_aux_control_1_sprd_shift_ctrl_en_MASK            0x40
#define BCHP_TC_0_aux_control_1_sprd_shift_ctrl_en_SHIFT           6

/* TC_0 :: aux_control_1 :: tm_select_ms_frm [05:05] */
#define BCHP_TC_0_aux_control_1_tm_select_ms_frm_MASK              0x20
#define BCHP_TC_0_aux_control_1_tm_select_ms_frm_SHIFT             5

/* TC_0 :: aux_control_1 :: rf_burst_int_en [04:04] */
#define BCHP_TC_0_aux_control_1_rf_burst_int_en_MASK               0x10
#define BCHP_TC_0_aux_control_1_rf_burst_int_en_SHIFT              4

/* TC_0 :: aux_control_1 :: update_ms_size_auto [03:03] */
#define BCHP_TC_0_aux_control_1_update_ms_size_auto_MASK           0x08
#define BCHP_TC_0_aux_control_1_update_ms_size_auto_SHIFT          3

/* TC_0 :: aux_control_1 :: tim_phy_hand_shake_on [02:02] */
#define BCHP_TC_0_aux_control_1_tim_phy_hand_shake_on_MASK         0x04
#define BCHP_TC_0_aux_control_1_tim_phy_hand_shake_on_SHIFT        2

/* TC_0 :: aux_control_1 :: drift_comp_reset [01:01] */
#define BCHP_TC_0_aux_control_1_drift_comp_reset_MASK              0x02
#define BCHP_TC_0_aux_control_1_drift_comp_reset_SHIFT             1

/* TC_0 :: aux_control_1 :: k0_ram_enable [00:00] */
#define BCHP_TC_0_aux_control_1_k0_ram_enable_MASK                 0x01
#define BCHP_TC_0_aux_control_1_k0_ram_enable_SHIFT                0

/***************************************************************************
 *aux_control_2 - Auxiliary Control Word 2 (Aux Diag Control)
 ***************************************************************************/
/* TC_0 :: aux_control_2 :: diag_port_clksys_phase_sel [07:06] */
#define BCHP_TC_0_aux_control_2_diag_port_clksys_phase_sel_MASK    0xc0
#define BCHP_TC_0_aux_control_2_diag_port_clksys_phase_sel_SHIFT   6

/* TC_0 :: aux_control_2 :: reserved0 [05:05] */
#define BCHP_TC_0_aux_control_2_reserved0_MASK                     0x20
#define BCHP_TC_0_aux_control_2_reserved0_SHIFT                    5

/* TC_0 :: aux_control_2 :: diag_xmit_two_edges [04:04] */
#define BCHP_TC_0_aux_control_2_diag_xmit_two_edges_MASK           0x10
#define BCHP_TC_0_aux_control_2_diag_xmit_two_edges_SHIFT          4

/* TC_0 :: aux_control_2 :: diag_select_internal_reg [03:03] */
#define BCHP_TC_0_aux_control_2_diag_select_internal_reg_MASK      0x08
#define BCHP_TC_0_aux_control_2_diag_select_internal_reg_SHIFT     3

/* TC_0 :: aux_control_2 :: diag_sw_trigger_en [02:02] */
#define BCHP_TC_0_aux_control_2_diag_sw_trigger_en_MASK            0x04
#define BCHP_TC_0_aux_control_2_diag_sw_trigger_en_SHIFT           2

/* TC_0 :: aux_control_2 :: diag_swap_en [01:01] */
#define BCHP_TC_0_aux_control_2_diag_swap_en_MASK                  0x02
#define BCHP_TC_0_aux_control_2_diag_swap_en_SHIFT                 1

/* TC_0 :: aux_control_2 :: diag_32bit_mode [00:00] */
#define BCHP_TC_0_aux_control_2_diag_32bit_mode_MASK               0x01
#define BCHP_TC_0_aux_control_2_diag_32bit_mode_SHIFT              0

/***************************************************************************
 *aux_control_3 - Auxiliary Control Word 3 (Aux Reset Control)
 ***************************************************************************/
/* TC_0 :: aux_control_3 :: reset_misr [07:07] */
#define BCHP_TC_0_aux_control_3_reset_misr_MASK                    0x80
#define BCHP_TC_0_aux_control_3_reset_misr_SHIFT                   7

/* TC_0 :: aux_control_3 :: babble_cntrl_sm_reset [06:06] */
#define BCHP_TC_0_aux_control_3_babble_cntrl_sm_reset_MASK         0x40
#define BCHP_TC_0_aux_control_3_babble_cntrl_sm_reset_SHIFT        6

/* TC_0 :: aux_control_3 :: clr_snapshot [05:05] */
#define BCHP_TC_0_aux_control_3_clr_snapshot_MASK                  0x20
#define BCHP_TC_0_aux_control_3_clr_snapshot_SHIFT                 5

/* TC_0 :: aux_control_3 :: tim_force_sync_loss [04:04] */
#define BCHP_TC_0_aux_control_3_tim_force_sync_loss_MASK           0x10
#define BCHP_TC_0_aux_control_3_tim_force_sync_loss_SHIFT          4

/* TC_0 :: aux_control_3 :: reset_1024_tim [03:03] */
#define BCHP_TC_0_aux_control_3_reset_1024_tim_MASK                0x08
#define BCHP_TC_0_aux_control_3_reset_1024_tim_SHIFT               3

/* TC_0 :: aux_control_3 :: reset_1024_trc [02:02] */
#define BCHP_TC_0_aux_control_3_reset_1024_trc_MASK                0x04
#define BCHP_TC_0_aux_control_3_reset_1024_trc_SHIFT               2

/* TC_0 :: aux_control_3 :: decouple_tim_sys_reset [01:01] */
#define BCHP_TC_0_aux_control_3_decouple_tim_sys_reset_MASK        0x02
#define BCHP_TC_0_aux_control_3_decouple_tim_sys_reset_SHIFT       1

/* TC_0 :: aux_control_3 :: decouple_trc_sys_reset [00:00] */
#define BCHP_TC_0_aux_control_3_decouple_trc_sys_reset_MASK        0x01
#define BCHP_TC_0_aux_control_3_decouple_trc_sys_reset_SHIFT       0

/***************************************************************************
 *aux_us_phy_if_cntrl - US Phy Interface Control
 ***************************************************************************/
/* TC_0 :: aux_us_phy_if_cntrl :: reserved0 [07:07] */
#define BCHP_TC_0_aux_us_phy_if_cntrl_reserved0_MASK               0x80
#define BCHP_TC_0_aux_us_phy_if_cntrl_reserved0_SHIFT              7

/* TC_0 :: aux_us_phy_if_cntrl :: tim_read_delay [06:04] */
#define BCHP_TC_0_aux_us_phy_if_cntrl_tim_read_delay_MASK          0x70
#define BCHP_TC_0_aux_us_phy_if_cntrl_tim_read_delay_SHIFT         4

/* TC_0 :: aux_us_phy_if_cntrl :: reserved1 [03:03] */
#define BCHP_TC_0_aux_us_phy_if_cntrl_reserved1_MASK               0x08
#define BCHP_TC_0_aux_us_phy_if_cntrl_reserved1_SHIFT              3

/* TC_0 :: aux_us_phy_if_cntrl :: tim_data_valid_delay [02:00] */
#define BCHP_TC_0_aux_us_phy_if_cntrl_tim_data_valid_delay_MASK    0x07
#define BCHP_TC_0_aux_us_phy_if_cntrl_tim_data_valid_delay_SHIFT   0

/***************************************************************************
 *aux_snapshot_limits - Snasphot Future and Past Limits
 ***************************************************************************/
/* TC_0 :: aux_snapshot_limits :: reserved0 [07:07] */
#define BCHP_TC_0_aux_snapshot_limits_reserved0_MASK               0x80
#define BCHP_TC_0_aux_snapshot_limits_reserved0_SHIFT              7

/* TC_0 :: aux_snapshot_limits :: snapshot_future_limit [06:04] */
#define BCHP_TC_0_aux_snapshot_limits_snapshot_future_limit_MASK   0x70
#define BCHP_TC_0_aux_snapshot_limits_snapshot_future_limit_SHIFT  4

/* TC_0 :: aux_snapshot_limits :: reserved1 [03:03] */
#define BCHP_TC_0_aux_snapshot_limits_reserved1_MASK               0x08
#define BCHP_TC_0_aux_snapshot_limits_reserved1_SHIFT              3

/* TC_0 :: aux_snapshot_limits :: snapshot_past_limit [02:00] */
#define BCHP_TC_0_aux_snapshot_limits_snapshot_past_limit_MASK     0x07
#define BCHP_TC_0_aux_snapshot_limits_snapshot_past_limit_SHIFT    0

/***************************************************************************
 *aux_tim_cntrl - Aux Timing Control (Catchup, Check and Jam Regfile)
 ***************************************************************************/
/* TC_0 :: aux_tim_cntrl :: reserved0 [07:05] */
#define BCHP_TC_0_aux_tim_cntrl_reserved0_MASK                     0xe0
#define BCHP_TC_0_aux_tim_cntrl_reserved0_SHIFT                    5

/* TC_0 :: aux_tim_cntrl :: catchup_jam_look_ahead [04:04] */
#define BCHP_TC_0_aux_tim_cntrl_catchup_jam_look_ahead_MASK        0x10
#define BCHP_TC_0_aux_tim_cntrl_catchup_jam_look_ahead_SHIFT       4

/* TC_0 :: aux_tim_cntrl :: ignore_ucds_dsmac [03:03] */
#define BCHP_TC_0_aux_tim_cntrl_ignore_ucds_dsmac_MASK             0x08
#define BCHP_TC_0_aux_tim_cntrl_ignore_ucds_dsmac_SHIFT            3

/* TC_0 :: aux_tim_cntrl :: catchup_check_regfile [02:02] */
#define BCHP_TC_0_aux_tim_cntrl_catchup_check_regfile_MASK         0x04
#define BCHP_TC_0_aux_tim_cntrl_catchup_check_regfile_SHIFT        2

/* TC_0 :: aux_tim_cntrl :: catchup_jam_regfile [01:01] */
#define BCHP_TC_0_aux_tim_cntrl_catchup_jam_regfile_MASK           0x02
#define BCHP_TC_0_aux_tim_cntrl_catchup_jam_regfile_SHIFT          1

/* TC_0 :: aux_tim_cntrl :: rng_adj_immediate [00:00] */
#define BCHP_TC_0_aux_tim_cntrl_rng_adj_immediate_MASK             0x01
#define BCHP_TC_0_aux_tim_cntrl_rng_adj_immediate_SHIFT            0

/***************************************************************************
 *aux_fine_timing_adj - TIM Fine Timing Adjustment
 ***************************************************************************/
/* TC_0 :: aux_fine_timing_adj :: fine_timing_adustment [07:00] */
#define BCHP_TC_0_aux_fine_timing_adj_fine_timing_adustment_MASK   0xff
#define BCHP_TC_0_aux_fine_timing_adj_fine_timing_adustment_SHIFT  0

/***************************************************************************
 *pulse_lost_period - Pulse Lost Period
 ***************************************************************************/
/* TC_0 :: pulse_lost_period :: pulse_lost_period [15:00] */
#define BCHP_TC_0_pulse_lost_period_pulse_lost_period_MASK         0xffff
#define BCHP_TC_0_pulse_lost_period_pulse_lost_period_SHIFT        0

/***************************************************************************
 *mac_ms_size - MAC Minislot Size
 ***************************************************************************/
/* TC_0 :: mac_ms_size :: mac_ms_size [15:00] */
#define BCHP_TC_0_mac_ms_size_mac_ms_size_MASK                     0xffff
#define BCHP_TC_0_mac_ms_size_mac_ms_size_SHIFT                    0

/***************************************************************************
 *trc_clk_diff - TRC Clock Comparator Difference
 ***************************************************************************/
/* TC_0 :: trc_clk_diff :: trc_clk_diff_latch [31:16] */
#define BCHP_TC_0_trc_clk_diff_trc_clk_diff_latch_MASK             0xffff0000
#define BCHP_TC_0_trc_clk_diff_trc_clk_diff_latch_SHIFT            16

/* TC_0 :: trc_clk_diff :: trc_clk_diff [15:00] */
#define BCHP_TC_0_trc_clk_diff_trc_clk_diff_MASK                   0x0000ffff
#define BCHP_TC_0_trc_clk_diff_trc_clk_diff_SHIFT                  0

/***************************************************************************
 *aux_status - Auxiliary Status Word (TC pipe empty, TIM Status)
 ***************************************************************************/
/* TC_0 :: aux_status :: usf_pipe_empty [31:31] */
#define BCHP_TC_0_aux_status_usf_pipe_empty_MASK                   0x80000000
#define BCHP_TC_0_aux_status_usf_pipe_empty_SHIFT                  31

/* TC_0 :: aux_status :: spr_pipe_empty [30:30] */
#define BCHP_TC_0_aux_status_spr_pipe_empty_MASK                   0x40000000
#define BCHP_TC_0_aux_status_spr_pipe_empty_SHIFT                  30

/* TC_0 :: aux_status :: tim_pipe_empty [29:29] */
#define BCHP_TC_0_aux_status_tim_pipe_empty_MASK                   0x20000000
#define BCHP_TC_0_aux_status_tim_pipe_empty_SHIFT                  29

/* TC_0 :: aux_status :: frm_pipe_empty [28:28] */
#define BCHP_TC_0_aux_status_frm_pipe_empty_MASK                   0x10000000
#define BCHP_TC_0_aux_status_frm_pipe_empty_SHIFT                  28

/* TC_0 :: aux_status :: pre_pipe_empty [27:27] */
#define BCHP_TC_0_aux_status_pre_pipe_empty_MASK                   0x08000000
#define BCHP_TC_0_aux_status_pre_pipe_empty_SHIFT                  27

/* TC_0 :: aux_status :: tcm_pipe_empty [26:26] */
#define BCHP_TC_0_aux_status_tcm_pipe_empty_MASK                   0x04000000
#define BCHP_TC_0_aux_status_tcm_pipe_empty_SHIFT                  26

/* TC_0 :: aux_status :: scr_pipe_empty [25:25] */
#define BCHP_TC_0_aux_status_scr_pipe_empty_MASK                   0x02000000
#define BCHP_TC_0_aux_status_scr_pipe_empty_SHIFT                  25

/* TC_0 :: aux_status :: fec_pipe_empty [24:24] */
#define BCHP_TC_0_aux_status_fec_pipe_empty_MASK                   0x01000000
#define BCHP_TC_0_aux_status_fec_pipe_empty_SHIFT                  24

/* TC_0 :: aux_status :: tc_pipe_empty [23:23] */
#define BCHP_TC_0_aux_status_tc_pipe_empty_MASK                    0x00800000
#define BCHP_TC_0_aux_status_tc_pipe_empty_SHIFT                   23

/* TC_0 :: aux_status :: usphy_pipe_empty [22:22] */
#define BCHP_TC_0_aux_status_usphy_pipe_empty_MASK                 0x00400000
#define BCHP_TC_0_aux_status_usphy_pipe_empty_SHIFT                22

/* TC_0 :: aux_status :: sym_pipe_empty [21:21] */
#define BCHP_TC_0_aux_status_sym_pipe_empty_MASK                   0x00200000
#define BCHP_TC_0_aux_status_sym_pipe_empty_SHIFT                  21

/* TC_0 :: aux_status :: tenc_pipe_empty [20:20] */
#define BCHP_TC_0_aux_status_tenc_pipe_empty_MASK                  0x00100000
#define BCHP_TC_0_aux_status_tenc_pipe_empty_SHIFT                 20

/* TC_0 :: aux_status :: reserved0 [19:16] */
#define BCHP_TC_0_aux_status_reserved0_MASK                        0x000f0000
#define BCHP_TC_0_aux_status_reserved0_SHIFT                       16

/* TC_0 :: aux_status :: trellis_at_zero [15:15] */
#define BCHP_TC_0_aux_status_trellis_at_zero_MASK                  0x00008000
#define BCHP_TC_0_aux_status_trellis_at_zero_SHIFT                 15

/* TC_0 :: aux_status :: reserved1 [14:08] */
#define BCHP_TC_0_aux_status_reserved1_MASK                        0x00007f00
#define BCHP_TC_0_aux_status_reserved1_SHIFT                       8

/* TC_0 :: aux_status :: usphy_tc_txoe [07:07] */
#define BCHP_TC_0_aux_status_usphy_tc_txoe_MASK                    0x00000080
#define BCHP_TC_0_aux_status_usphy_tc_txoe_SHIFT                   7

/* TC_0 :: aux_status :: reserved2 [06:04] */
#define BCHP_TC_0_aux_status_reserved2_MASK                        0x00000070
#define BCHP_TC_0_aux_status_reserved2_SHIFT                       4

/* TC_0 :: aux_status :: tim_mlt_busy [03:03] */
#define BCHP_TC_0_aux_status_tim_mlt_busy_MASK                     0x00000008
#define BCHP_TC_0_aux_status_tim_mlt_busy_SHIFT                    3

/* TC_0 :: aux_status :: tim_suppress_ucd_rx [02:02] */
#define BCHP_TC_0_aux_status_tim_suppress_ucd_rx_MASK              0x00000004
#define BCHP_TC_0_aux_status_tim_suppress_ucd_rx_SHIFT             2

/* TC_0 :: aux_status :: tim_wait4_ir [01:01] */
#define BCHP_TC_0_aux_status_tim_wait4_ir_MASK                     0x00000002
#define BCHP_TC_0_aux_status_tim_wait4_ir_SHIFT                    1

/* TC_0 :: aux_status :: tim_catchup_in_progress [00:00] */
#define BCHP_TC_0_aux_status_tim_catchup_in_progress_MASK          0x00000001
#define BCHP_TC_0_aux_status_tim_catchup_in_progress_SHIFT         0

/***************************************************************************
 *aux_irq_status - Auxiliary Interrupt Status Register (2nd-Tier IRQ)
 ***************************************************************************/
/* TC_0 :: aux_irq_status :: diag_irq [15:15] */
#define BCHP_TC_0_aux_irq_status_diag_irq_MASK                     0x8000
#define BCHP_TC_0_aux_irq_status_diag_irq_SHIFT                    15

/* TC_0 :: aux_irq_status :: burst_output [14:14] */
#define BCHP_TC_0_aux_irq_status_burst_output_MASK                 0x4000
#define BCHP_TC_0_aux_irq_status_burst_output_SHIFT                14

/* TC_0 :: aux_irq_status :: mlt_start [13:13] */
#define BCHP_TC_0_aux_irq_status_mlt_start_MASK                    0x2000
#define BCHP_TC_0_aux_irq_status_mlt_start_SHIFT                   13

/* TC_0 :: aux_irq_status :: mlt_done [12:12] */
#define BCHP_TC_0_aux_irq_status_mlt_done_MASK                     0x1000
#define BCHP_TC_0_aux_irq_status_mlt_done_SHIFT                    12

/* TC_0 :: aux_irq_status :: ast_dump [11:11] */
#define BCHP_TC_0_aux_irq_status_ast_dump_MASK                     0x0800
#define BCHP_TC_0_aux_irq_status_ast_dump_SHIFT                    11

/* TC_0 :: aux_irq_status :: ast_in_past [10:10] */
#define BCHP_TC_0_aux_irq_status_ast_in_past_MASK                  0x0400
#define BCHP_TC_0_aux_irq_status_ast_in_past_SHIFT                 10

/* TC_0 :: aux_irq_status :: trc_pd_stop [09:09] */
#define BCHP_TC_0_aux_irq_status_trc_pd_stop_MASK                  0x0200
#define BCHP_TC_0_aux_irq_status_trc_pd_stop_SHIFT                 9

/* TC_0 :: aux_irq_status :: trc_cc [08:08] */
#define BCHP_TC_0_aux_irq_status_trc_cc_MASK                       0x0100
#define BCHP_TC_0_aux_irq_status_trc_cc_SHIFT                      8

/* TC_0 :: aux_irq_status :: mlt_gt_threshold [07:07] */
#define BCHP_TC_0_aux_irq_status_mlt_gt_threshold_MASK             0x0080
#define BCHP_TC_0_aux_irq_status_mlt_gt_threshold_SHIFT            7

/* TC_0 :: aux_irq_status :: mlt_lt_threshold [06:06] */
#define BCHP_TC_0_aux_irq_status_mlt_lt_threshold_MASK             0x0040
#define BCHP_TC_0_aux_irq_status_mlt_lt_threshold_SHIFT            6

/* TC_0 :: aux_irq_status :: snap_in_future [05:05] */
#define BCHP_TC_0_aux_irq_status_snap_in_future_MASK               0x0020
#define BCHP_TC_0_aux_irq_status_snap_in_future_SHIFT              5

/* TC_0 :: aux_irq_status :: snap_out_of_bounds [04:04] */
#define BCHP_TC_0_aux_irq_status_snap_out_of_bounds_MASK           0x0010
#define BCHP_TC_0_aux_irq_status_snap_out_of_bounds_SHIFT          4

/* TC_0 :: aux_irq_status :: snap_jammed [03:03] */
#define BCHP_TC_0_aux_irq_status_snap_jammed_MASK                  0x0008
#define BCHP_TC_0_aux_irq_status_snap_jammed_SHIFT                 3

/* TC_0 :: aux_irq_status :: snap_rx [02:02] */
#define BCHP_TC_0_aux_irq_status_snap_rx_MASK                      0x0004
#define BCHP_TC_0_aux_irq_status_snap_rx_SHIFT                     2

/* TC_0 :: aux_irq_status :: snap_check_bad [01:01] */
#define BCHP_TC_0_aux_irq_status_snap_check_bad_MASK               0x0002
#define BCHP_TC_0_aux_irq_status_snap_check_bad_SHIFT              1

/* TC_0 :: aux_irq_status :: snap_check_done [00:00] */
#define BCHP_TC_0_aux_irq_status_snap_check_done_MASK              0x0001
#define BCHP_TC_0_aux_irq_status_snap_check_done_SHIFT             0

/***************************************************************************
 *aux_irq_mask - Auxiliary Interrupt Mask Register
 ***************************************************************************/
/* TC_0 :: aux_irq_mask :: aux_irq_mask [15:00] */
#define BCHP_TC_0_aux_irq_mask_aux_irq_mask_MASK                   0xffff
#define BCHP_TC_0_aux_irq_mask_aux_irq_mask_SHIFT                  0

/***************************************************************************
 *snapshot_timestamp_regf - Snapshot Timestamp Reg File
 ***************************************************************************/
/* TC_0 :: snapshot_timestamp_regf :: snapshot_tstmp_regf [31:00] */
#define BCHP_TC_0_snapshot_timestamp_regf_snapshot_tstmp_regf_MASK 0xffffffff
#define BCHP_TC_0_snapshot_timestamp_regf_snapshot_tstmp_regf_SHIFT 0

/***************************************************************************
 *snapshot_minislot_regf - Snapshot Minislot Reg File
 ***************************************************************************/
/* TC_0 :: snapshot_minislot_regf :: snapshot_minislot_regf [31:00] */
#define BCHP_TC_0_snapshot_minislot_regf_snapshot_minislot_regf_MASK 0xffffffff
#define BCHP_TC_0_snapshot_minislot_regf_snapshot_minislot_regf_SHIFT 0

/***************************************************************************
 *snapshot_frame_regf - Snapshot Frame Number Reg File
 ***************************************************************************/
/* TC_0 :: snapshot_frame_regf :: snapshot_framenum_regf [07:00] */
#define BCHP_TC_0_snapshot_frame_regf_snapshot_framenum_regf_MASK  0xff
#define BCHP_TC_0_snapshot_frame_regf_snapshot_framenum_regf_SHIFT 0

/***************************************************************************
 *trc_clk_comp_threshold - TRC Clock Comparator Threshold
 ***************************************************************************/
/* TC_0 :: trc_clk_comp_threshold :: trc_clk_comp_threshold [07:00] */
#define BCHP_TC_0_trc_clk_comp_threshold_trc_clk_comp_threshold_MASK 0xff
#define BCHP_TC_0_trc_clk_comp_threshold_trc_clk_comp_threshold_SHIFT 0

/***************************************************************************
 *tm_lfsr_cntrl - Test Module LFSR Control
 ***************************************************************************/
/* TC_0 :: tm_lfsr_cntrl :: reserved0 [07:06] */
#define BCHP_TC_0_tm_lfsr_cntrl_reserved0_MASK                     0xc0
#define BCHP_TC_0_tm_lfsr_cntrl_reserved0_SHIFT                    6

/* TC_0 :: tm_lfsr_cntrl :: tm_lfsr_poly_sel [05:04] */
#define BCHP_TC_0_tm_lfsr_cntrl_tm_lfsr_poly_sel_MASK              0x30
#define BCHP_TC_0_tm_lfsr_cntrl_tm_lfsr_poly_sel_SHIFT             4

/* TC_0 :: tm_lfsr_cntrl :: tm_lfsr_prbs_sel [03:03] */
#define BCHP_TC_0_tm_lfsr_cntrl_tm_lfsr_prbs_sel_MASK              0x08
#define BCHP_TC_0_tm_lfsr_cntrl_tm_lfsr_prbs_sel_SHIFT             3

/* TC_0 :: tm_lfsr_cntrl :: tm_lfsr_seed_ovr [02:02] */
#define BCHP_TC_0_tm_lfsr_cntrl_tm_lfsr_seed_ovr_MASK              0x04
#define BCHP_TC_0_tm_lfsr_cntrl_tm_lfsr_seed_ovr_SHIFT             2

/* TC_0 :: tm_lfsr_cntrl :: tm_lfsr_inv_prbs [01:01] */
#define BCHP_TC_0_tm_lfsr_cntrl_tm_lfsr_inv_prbs_MASK              0x02
#define BCHP_TC_0_tm_lfsr_cntrl_tm_lfsr_inv_prbs_SHIFT             1

/* TC_0 :: tm_lfsr_cntrl :: tm_lfsr_en [00:00] */
#define BCHP_TC_0_tm_lfsr_cntrl_tm_lfsr_en_MASK                    0x01
#define BCHP_TC_0_tm_lfsr_cntrl_tm_lfsr_en_SHIFT                   0

/***************************************************************************
 *reserved_323 - Reserved Space 0x323
 ***************************************************************************/
/* TC_0 :: reserved_323 :: reserved0 [07:00] */
#define BCHP_TC_0_reserved_323_reserved0_MASK                      0xff
#define BCHP_TC_0_reserved_323_reserved0_SHIFT                     0

/***************************************************************************
 *diag_mask - Diagnostic Mask for Diag IRQ
 ***************************************************************************/
/* TC_0 :: diag_mask :: diag_port_mask [31:00] */
#define BCHP_TC_0_diag_mask_diag_port_mask_MASK                    0xffffffff
#define BCHP_TC_0_diag_mask_diag_port_mask_SHIFT                   0

/***************************************************************************
 *aux_config - Code Hopper Mode 1 Enable
 ***************************************************************************/
/* TC_0 :: aux_config :: reserved0 [31:01] */
#define BCHP_TC_0_aux_config_reserved0_MASK                        0xfffffffe
#define BCHP_TC_0_aux_config_reserved0_SHIFT                       1

/* TC_0 :: aux_config :: code_hopper_mode1_en [00:00] */
#define BCHP_TC_0_aux_config_code_hopper_mode1_en_MASK             0x00000001
#define BCHP_TC_0_aux_config_code_hopper_mode1_en_SHIFT            0

/***************************************************************************
 *ucd_timestamp - UCD TimeStamp
 ***************************************************************************/
/* TC_0 :: ucd_timestamp :: ucd_timestamp [31:00] */
#define BCHP_TC_0_ucd_timestamp_ucd_timestamp_MASK                 0xffffffff
#define BCHP_TC_0_ucd_timestamp_ucd_timestamp_SHIFT                0

/***************************************************************************
 *ucd_minislot - UCD Minislot
 ***************************************************************************/
/* TC_0 :: ucd_minislot :: ucd_minislot [31:00] */
#define BCHP_TC_0_ucd_minislot_ucd_minislot_MASK                   0xffffffff
#define BCHP_TC_0_ucd_minislot_ucd_minislot_SHIFT                  0

/***************************************************************************
 *ucd_frame_num - UCD Frame Number
 ***************************************************************************/
/* TC_0 :: ucd_frame_num :: ucd_frame_num [07:00] */
#define BCHP_TC_0_ucd_frame_num_ucd_frame_num_MASK                 0xff
#define BCHP_TC_0_ucd_frame_num_ucd_frame_num_SHIFT                0

/***************************************************************************
 *diag_trigger - Diagnostic Interface S/W Trigger
 ***************************************************************************/
/* TC_0 :: diag_trigger :: reserved0 [07:01] */
#define BCHP_TC_0_diag_trigger_reserved0_MASK                      0xfe
#define BCHP_TC_0_diag_trigger_reserved0_SHIFT                     1

/* TC_0 :: diag_trigger :: diag_sw_trigger [00:00] */
#define BCHP_TC_0_diag_trigger_diag_sw_trigger_MASK                0x01
#define BCHP_TC_0_diag_trigger_diag_sw_trigger_SHIFT               0

/***************************************************************************
 *drift_adj_acc - Drift Adjustment Accumulator
 ***************************************************************************/
/* TC_0 :: drift_adj_acc :: drift_adj_acc [31:00] */
#define BCHP_TC_0_drift_adj_acc_drift_adj_acc_MASK                 0xffffffff
#define BCHP_TC_0_drift_adj_acc_drift_adj_acc_SHIFT                0

/***************************************************************************
 *sys_ms_count - System Minislot Count
 ***************************************************************************/
/* TC_0 :: sys_ms_count :: sys_ms_count [31:00] */
#define BCHP_TC_0_sys_ms_count_sys_ms_count_MASK                   0xffffffff
#define BCHP_TC_0_sys_ms_count_sys_ms_count_SHIFT                  0

/***************************************************************************
 *sys_tstmp_count - System TimeStamp Count
 ***************************************************************************/
/* TC_0 :: sys_tstmp_count :: sys_tstmp_count [31:00] */
#define BCHP_TC_0_sys_tstmp_count_sys_tstmp_count_MASK             0xffffffff
#define BCHP_TC_0_sys_tstmp_count_sys_tstmp_count_SHIFT            0

/***************************************************************************
 *inst_map_lead_time - Instantaneous Map Lead Time
 ***************************************************************************/
/* TC_0 :: inst_map_lead_time :: inst_map_lead_time [31:00] */
#define BCHP_TC_0_inst_map_lead_time_inst_map_lead_time_MASK       0xffffffff
#define BCHP_TC_0_inst_map_lead_time_inst_map_lead_time_SHIFT      0

/***************************************************************************
 *min_map_lead_time - Minimum Map Lead Time
 ***************************************************************************/
/* TC_0 :: min_map_lead_time :: min_map_lead_time [31:00] */
#define BCHP_TC_0_min_map_lead_time_min_map_lead_time_MASK         0xffffffff
#define BCHP_TC_0_min_map_lead_time_min_map_lead_time_SHIFT        0

/***************************************************************************
 *avg_map_lead_time - Average Map Lead Time
 ***************************************************************************/
/* TC_0 :: avg_map_lead_time :: avg_map_lead_time [31:00] */
#define BCHP_TC_0_avg_map_lead_time_avg_map_lead_time_MASK         0xffffffff
#define BCHP_TC_0_avg_map_lead_time_avg_map_lead_time_SHIFT        0

/***************************************************************************
 *brst_len_in_symbols - Output Burst Length in Symbols
 ***************************************************************************/
/* TC_0 :: brst_len_in_symbols :: reserved0 [31:20] */
#define BCHP_TC_0_brst_len_in_symbols_reserved0_MASK               0xfff00000
#define BCHP_TC_0_brst_len_in_symbols_reserved0_SHIFT              20

/* TC_0 :: brst_len_in_symbols :: burst_length_in_symbols [19:00] */
#define BCHP_TC_0_brst_len_in_symbols_burst_length_in_symbols_MASK 0x000fffff
#define BCHP_TC_0_brst_len_in_symbols_burst_length_in_symbols_SHIFT 0

/***************************************************************************
 *brst_len_count - Output Burst Length 4-bit Counter
 ***************************************************************************/
/* TC_0 :: brst_len_count :: reserved0 [07:04] */
#define BCHP_TC_0_brst_len_count_reserved0_MASK                    0xf0
#define BCHP_TC_0_brst_len_count_reserved0_SHIFT                   4

/* TC_0 :: brst_len_count :: output_burst_count [03:00] */
#define BCHP_TC_0_brst_len_count_output_burst_count_MASK           0x0f
#define BCHP_TC_0_brst_len_count_output_burst_count_SHIFT          0

/***************************************************************************
 *brst_len_in_ms - Output Burst Length in Minislots
 ***************************************************************************/
/* TC_0 :: brst_len_in_ms :: burst_length_in_ms [07:00] */
#define BCHP_TC_0_brst_len_in_ms_burst_length_in_ms_MASK           0xff
#define BCHP_TC_0_brst_len_in_ms_burst_length_in_ms_SHIFT          0

/***************************************************************************
 *brst_len_in_frames - Output Burst Length in Frames
 ***************************************************************************/
/* TC_0 :: brst_len_in_frames :: burst_length_in_frames [07:00] */
#define BCHP_TC_0_brst_len_in_frames_burst_length_in_frames_MASK   0xff
#define BCHP_TC_0_brst_len_in_frames_burst_length_in_frames_SHIFT  0

/***************************************************************************
 *mlt_above_below_counts - Map Lead Time Above and Below Threshold Counts
 ***************************************************************************/
/* TC_0 :: mlt_above_below_counts :: reserved0 [31:16] */
#define BCHP_TC_0_mlt_above_below_counts_reserved0_MASK            0xffff0000
#define BCHP_TC_0_mlt_above_below_counts_reserved0_SHIFT           16

/* TC_0 :: mlt_above_below_counts :: mlt_above_threshold [15:08] */
#define BCHP_TC_0_mlt_above_below_counts_mlt_above_threshold_MASK  0x0000ff00
#define BCHP_TC_0_mlt_above_below_counts_mlt_above_threshold_SHIFT 8

/* TC_0 :: mlt_above_below_counts :: mlt_below_threshold [07:00] */
#define BCHP_TC_0_mlt_above_below_counts_mlt_below_threshold_MASK  0x000000ff
#define BCHP_TC_0_mlt_above_below_counts_mlt_below_threshold_SHIFT 0

/***************************************************************************
 *mac_la_advance_time - MAC Look Ahead Advance Time
 ***************************************************************************/
/* TC_0 :: mac_la_advance_time :: mac_la_advance_time [31:00] */
#define BCHP_TC_0_mac_la_advance_time_mac_la_advance_time_MASK     0xffffffff
#define BCHP_TC_0_mac_la_advance_time_mac_la_advance_time_SHIFT    0

/***************************************************************************
 *mlt_threshold - Map Lead Time Threshold
 ***************************************************************************/
/* TC_0 :: mlt_threshold :: mlt_threshold [31:00] */
#define BCHP_TC_0_mlt_threshold_mlt_threshold_MASK                 0xffffffff
#define BCHP_TC_0_mlt_threshold_mlt_threshold_SHIFT                0

/***************************************************************************
 *mlt_control - Map Lead Time Control (Look Ahead Logic Enable / Counters Jammed)
 ***************************************************************************/
/* TC_0 :: mlt_control :: mlt_clear [31:31] */
#define BCHP_TC_0_mlt_control_mlt_clear_MASK                       0x80000000
#define BCHP_TC_0_mlt_control_mlt_clear_SHIFT                      31

/* TC_0 :: mlt_control :: la_counters_jammed [30:30] */
#define BCHP_TC_0_mlt_control_la_counters_jammed_MASK              0x40000000
#define BCHP_TC_0_mlt_control_la_counters_jammed_SHIFT             30

/* TC_0 :: mlt_control :: reserved0 [29:27] */
#define BCHP_TC_0_mlt_control_reserved0_MASK                       0x38000000
#define BCHP_TC_0_mlt_control_reserved0_SHIFT                      27

/* TC_0 :: mlt_control :: look_ahead_logic_en [26:26] */
#define BCHP_TC_0_mlt_control_look_ahead_logic_en_MASK             0x04000000
#define BCHP_TC_0_mlt_control_look_ahead_logic_en_SHIFT            26

/* TC_0 :: mlt_control :: mlt_shift_cntrl [25:24] */
#define BCHP_TC_0_mlt_control_mlt_shift_cntrl_MASK                 0x03000000
#define BCHP_TC_0_mlt_control_mlt_shift_cntrl_SHIFT                24

/* TC_0 :: mlt_control :: reserved1 [23:00] */
#define BCHP_TC_0_mlt_control_reserved1_MASK                       0x00ffffff
#define BCHP_TC_0_mlt_control_reserved1_SHIFT                      0

/***************************************************************************
 *mlt_above_below_thresh - Map Lead Time Above and Below Threshold and Sample Size
 ***************************************************************************/
/* TC_0 :: mlt_above_below_thresh :: mlt_exceeds_above_thresh [31:24] */
#define BCHP_TC_0_mlt_above_below_thresh_mlt_exceeds_above_thresh_MASK 0xff000000
#define BCHP_TC_0_mlt_above_below_thresh_mlt_exceeds_above_thresh_SHIFT 24

/* TC_0 :: mlt_above_below_thresh :: mlt_sample_size_above [23:16] */
#define BCHP_TC_0_mlt_above_below_thresh_mlt_sample_size_above_MASK 0x00ff0000
#define BCHP_TC_0_mlt_above_below_thresh_mlt_sample_size_above_SHIFT 16

/* TC_0 :: mlt_above_below_thresh :: mlt_falls_below_thresh [15:08] */
#define BCHP_TC_0_mlt_above_below_thresh_mlt_falls_below_thresh_MASK 0x0000ff00
#define BCHP_TC_0_mlt_above_below_thresh_mlt_falls_below_thresh_SHIFT 8

/* TC_0 :: mlt_above_below_thresh :: mlt_sample_size_below [07:00] */
#define BCHP_TC_0_mlt_above_below_thresh_mlt_sample_size_below_MASK 0x000000ff
#define BCHP_TC_0_mlt_above_below_thresh_mlt_sample_size_below_SHIFT 0

#endif /* #ifndef BCHP_TC_0_H__ */

/* End of File */
