INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado_test/vivado/edge_det/edge_det.srcs/sources_1/new/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado_test/vivado/edge_det/edge_det.srcs/sim_1/new/edge_det_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det_tb
