Simulator report for can
Sun Jun 19 18:23:12 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 418 nodes    ;
; Simulation Coverage         ;      44.07 % ;
; Total Number of Transitions ; 1551         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                     ;
+--------------------------------------------------------------------------------------------+-------------------------------------------+---------------+
; Option                                                                                     ; Setting                                   ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                ; Timing        ;
; Start time                                                                                 ; 0 ns                                      ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                       ;               ;
; Vector input source                                                                        ; D:/Quartus/BAOCAOCK/tinhcan/Waveform5.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                        ; On            ;
; Check outputs                                                                              ; Off                                       ; Off           ;
; Report simulation coverage                                                                 ; On                                        ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                        ; On            ;
; Display missing 1-value coverage report                                                    ; On                                        ; On            ;
; Display missing 0-value coverage report                                                    ; On                                        ; On            ;
; Detect setup and hold time violations                                                      ; Off                                       ; Off           ;
; Detect glitches                                                                            ; Off                                       ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                       ; Off           ;
; Generate Signal Activity File                                                              ; Off                                       ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                       ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                       ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                        ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                       ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                       ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                      ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      44.07 % ;
; Total nodes checked                                 ; 418          ;
; Total output ports checked                          ; 413          ;
; Total output ports with complete 1/0-value coverage ; 182          ;
; Total output ports with no 1/0-value coverage       ; 69           ;
; Total output ports with no 1-value coverage         ; 214          ;
; Total output ports with no 0-value coverage         ; 86           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+
; Node Name                                                              ; Output Port Name                                                       ; Output Port Type ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+
; |datapath3|O[2]                                                        ; |datapath3|O[2]                                                        ; pin_out          ;
; |datapath3|inst14[2]                                                   ; |datapath3|inst14[2]                                                   ; out              ;
; |datapath3|Bus0[5]                                                     ; |datapath3|Bus0[5]                                                     ; out0             ;
; |datapath3|LOAD[2]                                                     ; |datapath3|LOAD[2]                                                     ; out              ;
; |datapath3|LOAD[1]                                                     ; |datapath3|LOAD[1]                                                     ; out              ;
; |datapath3|LOAD[0]                                                     ; |datapath3|LOAD[0]                                                     ; out              ;
; |datapath3|CLK                                                         ; |datapath3|CLK                                                         ; out              ;
; |datapath3|Bus2[5]                                                     ; |datapath3|Bus2[5]                                                     ; out0             ;
; |datapath3|Bus2[4]                                                     ; |datapath3|Bus2[4]                                                     ; out0             ;
; |datapath3|Bus2[3]                                                     ; |datapath3|Bus2[3]                                                     ; out0             ;
; |datapath3|Bus2[2]                                                     ; |datapath3|Bus2[2]                                                     ; out0             ;
; |datapath3|inst[7]                                                     ; |datapath3|inst[7]                                                     ; out              ;
; |datapath3|inst[5]                                                     ; |datapath3|inst[5]                                                     ; out              ;
; |datapath3|inst[4]                                                     ; |datapath3|inst[4]                                                     ; out              ;
; |datapath3|inst[3]                                                     ; |datapath3|inst[3]                                                     ; out              ;
; |datapath3|inst[2]                                                     ; |datapath3|inst[2]                                                     ; out              ;
; |datapath3|C                                                           ; |datapath3|C                                                           ; out              ;
; |datapath3|Bus3[5]                                                     ; |datapath3|Bus3[5]                                                     ; out0             ;
; |datapath3|Bus3[4]                                                     ; |datapath3|Bus3[4]                                                     ; out0             ;
; |datapath3|Bus3[3]                                                     ; |datapath3|Bus3[3]                                                     ; out0             ;
; |datapath3|Bus3[2]                                                     ; |datapath3|Bus3[2]                                                     ; out0             ;
; |datapath3|inst7[7]                                                    ; |datapath3|inst7[7]                                                    ; out              ;
; |datapath3|inst7[6]                                                    ; |datapath3|inst7[6]                                                    ; out              ;
; |datapath3|inst7[5]                                                    ; |datapath3|inst7[5]                                                    ; out              ;
; |datapath3|inst7[4]                                                    ; |datapath3|inst7[4]                                                    ; out              ;
; |datapath3|inst7[3]                                                    ; |datapath3|inst7[3]                                                    ; out              ;
; |datapath3|inst7[2]                                                    ; |datapath3|inst7[2]                                                    ; out              ;
; |datapath3|inst7[1]                                                    ; |datapath3|inst7[1]                                                    ; out              ;
; |datapath3|inst7[0]                                                    ; |datapath3|inst7[0]                                                    ; out              ;
; |datapath3|C1                                                          ; |datapath3|C1                                                          ; out              ;
; |datapath3|C0                                                          ; |datapath3|C0                                                          ; out              ;
; |datapath3|B3[2]                                                       ; |datapath3|B3[2]                                                       ; out              ;
; |datapath3|B3[1]                                                       ; |datapath3|B3[1]                                                       ; out              ;
; |datapath3|B3[0]                                                       ; |datapath3|B3[0]                                                       ; out              ;
; |datapath3|B2[2]                                                       ; |datapath3|B2[2]                                                       ; out              ;
; |datapath3|B2[1]                                                       ; |datapath3|B2[1]                                                       ; out              ;
; |datapath3|B2[0]                                                       ; |datapath3|B2[0]                                                       ; out              ;
; |datapath3|B0[1]                                                       ; |datapath3|B0[1]                                                       ; out              ;
; |datapath3|B0[0]                                                       ; |datapath3|B0[0]                                                       ; out              ;
; |datapath3|Reg:inst5|MUX2TO1:inst10|inst                               ; |datapath3|Reg:inst5|MUX2TO1:inst10|inst                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst10|inst2                              ; |datapath3|Reg:inst5|MUX2TO1:inst10|inst2                              ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst32                                  ; |datapath3|AbsMinSubAdd:inst21|inst32                                  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst31                                  ; |datapath3|AbsMinSubAdd:inst21|inst31                                  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst37                                  ; |datapath3|AbsMinSubAdd:inst21|inst37                                  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst9[5]                                ; |datapath3|AbsMinSubAdd:inst21|inst9[5]                                ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst                                    ; |datapath3|AbsMinSubAdd:inst21|inst                                    ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst21[7]                               ; |datapath3|AbsMinSubAdd:inst21|inst21[7]                               ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst21[6]                               ; |datapath3|AbsMinSubAdd:inst21|inst21[6]                               ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst21[5]                               ; |datapath3|AbsMinSubAdd:inst21|inst21[5]                               ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst21[4]                               ; |datapath3|AbsMinSubAdd:inst21|inst21[4]                               ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst21[3]                               ; |datapath3|AbsMinSubAdd:inst21|inst21[3]                               ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst21[2]                               ; |datapath3|AbsMinSubAdd:inst21|inst21[2]                               ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst21[1]                               ; |datapath3|AbsMinSubAdd:inst21|inst21[1]                               ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst21[0]                               ; |datapath3|AbsMinSubAdd:inst21|inst21[0]                               ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst30                                  ; |datapath3|AbsMinSubAdd:inst21|inst30                                  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst33                                  ; |datapath3|AbsMinSubAdd:inst21|inst33                                  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst7|inst   ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst7|inst   ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst7|inst1  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst7|inst1  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst6|inst   ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst6|inst   ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst6|inst1  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst6|inst1  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst5|inst   ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst5|inst   ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst5|inst2  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst5|inst2  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst5|inst1  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst5|inst1  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst4|inst   ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst4|inst   ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst4|inst1  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst4|inst1  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst3|inst   ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst3|inst   ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst3|inst1  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst3|inst1  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst2|inst   ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst2|inst   ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst2|inst1  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst2|inst1  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst1|inst   ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst1|inst   ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst1|inst1  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst1|inst1  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst|inst    ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst|inst    ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst|inst1   ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst|inst1   ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst6|inst1     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst6|inst1     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst6|inst      ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst6|inst      ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst5|inst1     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst5|inst1     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst5|inst      ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst5|inst      ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst5|inst4     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst5|inst4     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst5|inst2     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst5|inst2     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst4|inst1     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst4|inst1     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst4|inst      ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst4|inst      ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst4|inst4     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst4|inst4     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst4|inst3     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst4|inst3     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst4|inst2     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst4|inst2     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst3|inst1     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst3|inst1     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst3|inst      ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst3|inst      ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst3|inst4     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst3|inst4     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst3|inst2     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst3|inst2     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst2|inst1     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst2|inst1     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst2|inst      ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst2|inst      ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst2|inst4     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst2|inst4     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst2|inst2     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst2|inst2     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst9|inst1     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst9|inst1     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst9|inst      ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst9|inst      ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst9|inst4     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst9|inst4     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst9|inst2     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst9|inst2     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst1|inst1     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst1|inst1     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst1|inst      ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst1|inst      ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst1|inst4     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst1|inst4     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst1|inst2     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst1|inst2     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst|inst1      ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst|inst1      ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst|inst       ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst|inst       ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst|inst4      ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst|inst4      ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst|inst2      ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst|inst2      ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst7|inst  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst7|inst  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst7|inst2 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst7|inst2 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst6|inst  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst6|inst  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst6|inst2 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst6|inst2 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst5|inst  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst5|inst  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst5|inst2 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst5|inst2 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst4|inst  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst4|inst  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst4|inst2 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst4|inst2 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst3|inst  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst3|inst  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst3|inst2 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst3|inst2 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst2|inst  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst2|inst  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst2|inst2 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst2|inst2 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst1|inst  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst1|inst  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst1|inst2 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst1|inst2 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst|inst   ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst|inst   ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst|inst2  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst|inst2  ; out0             ;
; |datapath3|Reg:inst4|inst2                                             ; |datapath3|Reg:inst4|inst2                                             ; regout           ;
; |datapath3|Reg:inst4|inst3                                             ; |datapath3|Reg:inst4|inst3                                             ; regout           ;
; |datapath3|Reg:inst4|inst12                                            ; |datapath3|Reg:inst4|inst12                                            ; regout           ;
; |datapath3|Reg:inst4|MUX2TO1:inst10|inst                               ; |datapath3|Reg:inst4|MUX2TO1:inst10|inst                               ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst10|inst2                              ; |datapath3|Reg:inst4|MUX2TO1:inst10|inst2                              ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst8|inst                                ; |datapath3|Reg:inst4|MUX2TO1:inst8|inst                                ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst8|inst2                               ; |datapath3|Reg:inst4|MUX2TO1:inst8|inst2                               ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst7|inst                                ; |datapath3|Reg:inst4|MUX2TO1:inst7|inst                                ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst7|inst2                               ; |datapath3|Reg:inst4|MUX2TO1:inst7|inst2                               ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst6|inst                                ; |datapath3|Reg:inst4|MUX2TO1:inst6|inst                                ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst6|inst2                               ; |datapath3|Reg:inst4|MUX2TO1:inst6|inst2                               ; out0             ;
; |datapath3|MaxAbs:inst35|inst9[4]                                      ; |datapath3|MaxAbs:inst35|inst9[4]                                      ; out0             ;
; |datapath3|MaxAbs:inst35|inst9[3]                                      ; |datapath3|MaxAbs:inst35|inst9[3]                                      ; out0             ;
; |datapath3|MaxAbs:inst35|inst9[2]                                      ; |datapath3|MaxAbs:inst35|inst9[2]                                      ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst7|inst         ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst7|inst         ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst7|inst1        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst7|inst1        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst6|inst         ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst6|inst         ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst6|inst1        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst6|inst1        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst5|inst         ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst5|inst         ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst5|inst1        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst5|inst1        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst4|inst         ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst4|inst         ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst4|inst2        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst4|inst2        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst4|inst1        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst4|inst1        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst3|inst         ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst3|inst         ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst3|inst2        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst3|inst2        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst3|inst1        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst3|inst1        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst2|inst         ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst2|inst         ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst2|inst2        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst2|inst2        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst2|inst1        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst2|inst1        ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst6|inst1          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst6|inst1          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst5|inst1          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst5|inst1          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst5|inst4          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst5|inst4          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst5|inst2          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst5|inst2          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst4|inst1          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst4|inst1          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst4|inst           ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst4|inst           ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst4|inst4          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst4|inst4          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst4|inst2          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst4|inst2          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst3|inst1          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst3|inst1          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst3|inst           ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst3|inst           ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst3|inst3          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst3|inst3          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst3|inst2          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst3|inst2          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst2|inst1          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst2|inst1          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst2|inst           ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst2|inst           ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst2|inst3          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst2|inst3          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst2|inst2          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst2|inst2          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst9|inst1          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst9|inst1          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst9|inst           ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst9|inst           ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst9|inst3          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst9|inst3          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst9|inst2          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst9|inst2          ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst7|inst        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst7|inst        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst7|inst2       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst7|inst2       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst5|inst        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst5|inst        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst5|inst1       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst5|inst1       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst4|inst        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst4|inst        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst4|inst2       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst4|inst2       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst3|inst        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst3|inst        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst3|inst2       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst3|inst2       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst2|inst        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst2|inst        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst2|inst2       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst2|inst2       ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst10|inst                               ; |datapath3|Reg:inst3|MUX2TO1:inst10|inst                               ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst10|inst2                              ; |datapath3|Reg:inst3|MUX2TO1:inst10|inst2                              ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst10|inst1                              ; |datapath3|Reg:inst3|MUX2TO1:inst10|inst1                              ; out0             ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                           ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+
; Node Name                                                              ; Output Port Name                                                       ; Output Port Type ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+
; |datapath3|O[4]                                                        ; |datapath3|O[4]                                                        ; pin_out          ;
; |datapath3|O[3]                                                        ; |datapath3|O[3]                                                        ; pin_out          ;
; |datapath3|O[1]                                                        ; |datapath3|O[1]                                                        ; pin_out          ;
; |datapath3|O[0]                                                        ; |datapath3|O[0]                                                        ; pin_out          ;
; |datapath3|inst14[4]                                                   ; |datapath3|inst14[4]                                                   ; out              ;
; |datapath3|inst14[3]                                                   ; |datapath3|inst14[3]                                                   ; out              ;
; |datapath3|inst14[1]                                                   ; |datapath3|inst14[1]                                                   ; out              ;
; |datapath3|inst14[0]                                                   ; |datapath3|inst14[0]                                                   ; out              ;
; |datapath3|Bus0[7]                                                     ; |datapath3|Bus0[7]                                                     ; out0             ;
; |datapath3|Bus0[6]                                                     ; |datapath3|Bus0[6]                                                     ; out0             ;
; |datapath3|Bus0[4]                                                     ; |datapath3|Bus0[4]                                                     ; out0             ;
; |datapath3|Bus0[3]                                                     ; |datapath3|Bus0[3]                                                     ; out0             ;
; |datapath3|Bus0[2]                                                     ; |datapath3|Bus0[2]                                                     ; out0             ;
; |datapath3|Bus0[1]                                                     ; |datapath3|Bus0[1]                                                     ; out0             ;
; |datapath3|Bus0[0]                                                     ; |datapath3|Bus0[0]                                                     ; out0             ;
; |datapath3|inst13[7]                                                   ; |datapath3|inst13[7]                                                   ; out              ;
; |datapath3|inst13[6]                                                   ; |datapath3|inst13[6]                                                   ; out              ;
; |datapath3|inst13[4]                                                   ; |datapath3|inst13[4]                                                   ; out              ;
; |datapath3|inst13[3]                                                   ; |datapath3|inst13[3]                                                   ; out              ;
; |datapath3|inst13[2]                                                   ; |datapath3|inst13[2]                                                   ; out              ;
; |datapath3|inst13[1]                                                   ; |datapath3|inst13[1]                                                   ; out              ;
; |datapath3|inst13[0]                                                   ; |datapath3|inst13[0]                                                   ; out              ;
; |datapath3|Bus2[7]                                                     ; |datapath3|Bus2[7]                                                     ; out0             ;
; |datapath3|Bus2[6]                                                     ; |datapath3|Bus2[6]                                                     ; out0             ;
; |datapath3|Bus2[1]                                                     ; |datapath3|Bus2[1]                                                     ; out0             ;
; |datapath3|Bus2[0]                                                     ; |datapath3|Bus2[0]                                                     ; out0             ;
; |datapath3|inst[6]                                                     ; |datapath3|inst[6]                                                     ; out              ;
; |datapath3|inst[1]                                                     ; |datapath3|inst[1]                                                     ; out              ;
; |datapath3|inst[0]                                                     ; |datapath3|inst[0]                                                     ; out              ;
; |datapath3|Bus3[7]                                                     ; |datapath3|Bus3[7]                                                     ; out0             ;
; |datapath3|Bus3[6]                                                     ; |datapath3|Bus3[6]                                                     ; out0             ;
; |datapath3|Bus3[1]                                                     ; |datapath3|Bus3[1]                                                     ; out0             ;
; |datapath3|Bus3[0]                                                     ; |datapath3|Bus3[0]                                                     ; out0             ;
; |datapath3|inst8[7]                                                    ; |datapath3|inst8[7]                                                    ; out              ;
; |datapath3|inst8[6]                                                    ; |datapath3|inst8[6]                                                    ; out              ;
; |datapath3|inst8[5]                                                    ; |datapath3|inst8[5]                                                    ; out              ;
; |datapath3|inst8[4]                                                    ; |datapath3|inst8[4]                                                    ; out              ;
; |datapath3|inst8[3]                                                    ; |datapath3|inst8[3]                                                    ; out              ;
; |datapath3|inst8[2]                                                    ; |datapath3|inst8[2]                                                    ; out              ;
; |datapath3|inst8[1]                                                    ; |datapath3|inst8[1]                                                    ; out              ;
; |datapath3|inst8[0]                                                    ; |datapath3|inst8[0]                                                    ; out              ;
; |datapath3|inst12[7]                                                   ; |datapath3|inst12[7]                                                   ; out              ;
; |datapath3|inst12[6]                                                   ; |datapath3|inst12[6]                                                   ; out              ;
; |datapath3|inst12[5]                                                   ; |datapath3|inst12[5]                                                   ; out              ;
; |datapath3|inst12[4]                                                   ; |datapath3|inst12[4]                                                   ; out              ;
; |datapath3|inst12[3]                                                   ; |datapath3|inst12[3]                                                   ; out              ;
; |datapath3|inst12[1]                                                   ; |datapath3|inst12[1]                                                   ; out              ;
; |datapath3|inst12[0]                                                   ; |datapath3|inst12[0]                                                   ; out              ;
; |datapath3|inst6[7]                                                    ; |datapath3|inst6[7]                                                    ; out              ;
; |datapath3|inst6[6]                                                    ; |datapath3|inst6[6]                                                    ; out              ;
; |datapath3|inst6[4]                                                    ; |datapath3|inst6[4]                                                    ; out              ;
; |datapath3|inst6[3]                                                    ; |datapath3|inst6[3]                                                    ; out              ;
; |datapath3|inst6[2]                                                    ; |datapath3|inst6[2]                                                    ; out              ;
; |datapath3|inst6[1]                                                    ; |datapath3|inst6[1]                                                    ; out              ;
; |datapath3|inst6[0]                                                    ; |datapath3|inst6[0]                                                    ; out              ;
; |datapath3|InputA[4]                                                   ; |datapath3|InputA[4]                                                   ; out              ;
; |datapath3|InputA[3]                                                   ; |datapath3|InputA[3]                                                   ; out              ;
; |datapath3|InputA[2]                                                   ; |datapath3|InputA[2]                                                   ; out              ;
; |datapath3|InputA[1]                                                   ; |datapath3|InputA[1]                                                   ; out              ;
; |datapath3|InputA[0]                                                   ; |datapath3|InputA[0]                                                   ; out              ;
; |datapath3|inst9[7]                                                    ; |datapath3|inst9[7]                                                    ; out              ;
; |datapath3|inst9[6]                                                    ; |datapath3|inst9[6]                                                    ; out              ;
; |datapath3|inst9[5]                                                    ; |datapath3|inst9[5]                                                    ; out              ;
; |datapath3|inst9[4]                                                    ; |datapath3|inst9[4]                                                    ; out              ;
; |datapath3|inst9[3]                                                    ; |datapath3|inst9[3]                                                    ; out              ;
; |datapath3|inst9[2]                                                    ; |datapath3|inst9[2]                                                    ; out              ;
; |datapath3|inst9[1]                                                    ; |datapath3|inst9[1]                                                    ; out              ;
; |datapath3|inst9[0]                                                    ; |datapath3|inst9[0]                                                    ; out              ;
; |datapath3|inst15[7]                                                   ; |datapath3|inst15[7]                                                   ; out              ;
; |datapath3|inst15[6]                                                   ; |datapath3|inst15[6]                                                   ; out              ;
; |datapath3|inst15[5]                                                   ; |datapath3|inst15[5]                                                   ; out              ;
; |datapath3|inst15[4]                                                   ; |datapath3|inst15[4]                                                   ; out              ;
; |datapath3|inst15[3]                                                   ; |datapath3|inst15[3]                                                   ; out              ;
; |datapath3|inst15[2]                                                   ; |datapath3|inst15[2]                                                   ; out              ;
; |datapath3|inst15[1]                                                   ; |datapath3|inst15[1]                                                   ; out              ;
; |datapath3|inst15[0]                                                   ; |datapath3|inst15[0]                                                   ; out              ;
; |datapath3|OE                                                          ; |datapath3|OE                                                          ; out              ;
; |datapath3|Reg:inst5|inst                                              ; |datapath3|Reg:inst5|inst                                              ; regout           ;
; |datapath3|Reg:inst5|inst1                                             ; |datapath3|Reg:inst5|inst1                                             ; regout           ;
; |datapath3|Reg:inst5|inst2                                             ; |datapath3|Reg:inst5|inst2                                             ; regout           ;
; |datapath3|Reg:inst5|inst3                                             ; |datapath3|Reg:inst5|inst3                                             ; regout           ;
; |datapath3|Reg:inst5|inst12                                            ; |datapath3|Reg:inst5|inst12                                            ; regout           ;
; |datapath3|Reg:inst5|inst13                                            ; |datapath3|Reg:inst5|inst13                                            ; regout           ;
; |datapath3|Reg:inst5|inst14                                            ; |datapath3|Reg:inst5|inst14                                            ; regout           ;
; |datapath3|Reg:inst5|inst15                                            ; |datapath3|Reg:inst5|inst15                                            ; regout           ;
; |datapath3|Reg:inst5|MUX2TO1:inst11|inst                               ; |datapath3|Reg:inst5|MUX2TO1:inst11|inst                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst11|inst2                              ; |datapath3|Reg:inst5|MUX2TO1:inst11|inst2                              ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst11|inst1                              ; |datapath3|Reg:inst5|MUX2TO1:inst11|inst1                              ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst9|inst                                ; |datapath3|Reg:inst5|MUX2TO1:inst9|inst                                ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst9|inst2                               ; |datapath3|Reg:inst5|MUX2TO1:inst9|inst2                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst9|inst1                               ; |datapath3|Reg:inst5|MUX2TO1:inst9|inst1                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst10|inst1                              ; |datapath3|Reg:inst5|MUX2TO1:inst10|inst1                              ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst8|inst                                ; |datapath3|Reg:inst5|MUX2TO1:inst8|inst                                ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst8|inst2                               ; |datapath3|Reg:inst5|MUX2TO1:inst8|inst2                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst8|inst1                               ; |datapath3|Reg:inst5|MUX2TO1:inst8|inst1                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst7|inst                                ; |datapath3|Reg:inst5|MUX2TO1:inst7|inst                                ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst7|inst2                               ; |datapath3|Reg:inst5|MUX2TO1:inst7|inst2                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst7|inst1                               ; |datapath3|Reg:inst5|MUX2TO1:inst7|inst1                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst6|inst                                ; |datapath3|Reg:inst5|MUX2TO1:inst6|inst                                ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst6|inst2                               ; |datapath3|Reg:inst5|MUX2TO1:inst6|inst2                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst6|inst1                               ; |datapath3|Reg:inst5|MUX2TO1:inst6|inst1                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst5|inst                                ; |datapath3|Reg:inst5|MUX2TO1:inst5|inst                                ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst5|inst2                               ; |datapath3|Reg:inst5|MUX2TO1:inst5|inst2                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst5|inst1                               ; |datapath3|Reg:inst5|MUX2TO1:inst5|inst1                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst4|inst                                ; |datapath3|Reg:inst5|MUX2TO1:inst4|inst                                ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst4|inst2                               ; |datapath3|Reg:inst5|MUX2TO1:inst4|inst2                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst4|inst1                               ; |datapath3|Reg:inst5|MUX2TO1:inst4|inst1                               ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst9[7]                                ; |datapath3|AbsMinSubAdd:inst21|inst9[7]                                ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst9[6]                                ; |datapath3|AbsMinSubAdd:inst21|inst9[6]                                ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst9[4]                                ; |datapath3|AbsMinSubAdd:inst21|inst9[4]                                ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst9[3]                                ; |datapath3|AbsMinSubAdd:inst21|inst9[3]                                ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst9[2]                                ; |datapath3|AbsMinSubAdd:inst21|inst9[2]                                ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst9[1]                                ; |datapath3|AbsMinSubAdd:inst21|inst9[1]                                ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|inst9[0]                                ; |datapath3|AbsMinSubAdd:inst21|inst9[0]                                ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst7|inst2  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst7|inst2  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst6|inst2  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst6|inst2  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst4|inst2  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst4|inst2  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst3|inst2  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst3|inst2  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst2|inst2  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst2|inst2  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst1|inst2  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst1|inst2  ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst|inst2   ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst|inst2   ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst5|inst3     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst5|inst3     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst3|inst3     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst3|inst3     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst2|inst3     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst2|inst3     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst9|inst3     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst9|inst3     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst1|inst3     ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst1|inst3     ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst|inst3      ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst|inst3      ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst7|inst1 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst7|inst1 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst6|inst1 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst6|inst1 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst5|inst1 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst5|inst1 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst4|inst1 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst4|inst1 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst3|inst1 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst3|inst1 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst2|inst1 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst2|inst1 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst1|inst1 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst1|inst1 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst|inst1  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst|inst1  ; out0             ;
; |datapath3|Reg:inst4|inst                                              ; |datapath3|Reg:inst4|inst                                              ; regout           ;
; |datapath3|Reg:inst4|inst1                                             ; |datapath3|Reg:inst4|inst1                                             ; regout           ;
; |datapath3|Reg:inst4|inst13                                            ; |datapath3|Reg:inst4|inst13                                            ; regout           ;
; |datapath3|Reg:inst4|inst14                                            ; |datapath3|Reg:inst4|inst14                                            ; regout           ;
; |datapath3|Reg:inst4|inst15                                            ; |datapath3|Reg:inst4|inst15                                            ; regout           ;
; |datapath3|Reg:inst4|MUX2TO1:inst11|inst                               ; |datapath3|Reg:inst4|MUX2TO1:inst11|inst                               ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst11|inst2                              ; |datapath3|Reg:inst4|MUX2TO1:inst11|inst2                              ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst11|inst1                              ; |datapath3|Reg:inst4|MUX2TO1:inst11|inst1                              ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst9|inst                                ; |datapath3|Reg:inst4|MUX2TO1:inst9|inst                                ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst9|inst2                               ; |datapath3|Reg:inst4|MUX2TO1:inst9|inst2                               ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst9|inst1                               ; |datapath3|Reg:inst4|MUX2TO1:inst9|inst1                               ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst10|inst1                              ; |datapath3|Reg:inst4|MUX2TO1:inst10|inst1                              ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst5|inst                                ; |datapath3|Reg:inst4|MUX2TO1:inst5|inst                                ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst5|inst2                               ; |datapath3|Reg:inst4|MUX2TO1:inst5|inst2                               ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst5|inst1                               ; |datapath3|Reg:inst4|MUX2TO1:inst5|inst1                               ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst4|inst                                ; |datapath3|Reg:inst4|MUX2TO1:inst4|inst                                ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst4|inst2                               ; |datapath3|Reg:inst4|MUX2TO1:inst4|inst2                               ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst4|inst1                               ; |datapath3|Reg:inst4|MUX2TO1:inst4|inst1                               ; out0             ;
; |datapath3|MaxAbs:inst35|inst9[7]                                      ; |datapath3|MaxAbs:inst35|inst9[7]                                      ; out0             ;
; |datapath3|MaxAbs:inst35|inst9[6]                                      ; |datapath3|MaxAbs:inst35|inst9[6]                                      ; out0             ;
; |datapath3|MaxAbs:inst35|inst9[5]                                      ; |datapath3|MaxAbs:inst35|inst9[5]                                      ; out0             ;
; |datapath3|MaxAbs:inst35|inst9[1]                                      ; |datapath3|MaxAbs:inst35|inst9[1]                                      ; out0             ;
; |datapath3|MaxAbs:inst35|inst9[0]                                      ; |datapath3|MaxAbs:inst35|inst9[0]                                      ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst7|inst2        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst7|inst2        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst6|inst2        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst6|inst2        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst5|inst2        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst5|inst2        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst1|inst         ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst1|inst         ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst1|inst2        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst1|inst2        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst1|inst1        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst1|inst1        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst|inst          ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst|inst          ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst|inst2         ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst|inst2         ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst|inst1         ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst|inst1         ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst5|inst3          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst5|inst3          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst4|inst3          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst4|inst3          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst1|inst1          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst1|inst1          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst1|inst3          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst1|inst3          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst|inst3           ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst|inst3           ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst7|inst1       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst7|inst1       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst6|inst        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst6|inst        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst6|inst2       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst6|inst2       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst6|inst1       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst6|inst1       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst5|inst2       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst5|inst2       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst4|inst1       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst4|inst1       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst3|inst1       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst3|inst1       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst2|inst1       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst2|inst1       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst1|inst        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst1|inst        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst1|inst2       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst1|inst2       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst1|inst1       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst1|inst1       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst|inst         ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst|inst         ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst|inst2        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst|inst2        ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst|inst1        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst|inst1        ; out0             ;
; |datapath3|Reg:inst3|inst                                              ; |datapath3|Reg:inst3|inst                                              ; regout           ;
; |datapath3|Reg:inst3|inst1                                             ; |datapath3|Reg:inst3|inst1                                             ; regout           ;
; |datapath3|Reg:inst3|inst2                                             ; |datapath3|Reg:inst3|inst2                                             ; regout           ;
; |datapath3|Reg:inst3|inst3                                             ; |datapath3|Reg:inst3|inst3                                             ; regout           ;
; |datapath3|Reg:inst3|inst12                                            ; |datapath3|Reg:inst3|inst12                                            ; regout           ;
; |datapath3|Reg:inst3|inst14                                            ; |datapath3|Reg:inst3|inst14                                            ; regout           ;
; |datapath3|Reg:inst3|inst15                                            ; |datapath3|Reg:inst3|inst15                                            ; regout           ;
; |datapath3|Reg:inst3|MUX2TO1:inst11|inst                               ; |datapath3|Reg:inst3|MUX2TO1:inst11|inst                               ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst11|inst2                              ; |datapath3|Reg:inst3|MUX2TO1:inst11|inst2                              ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst11|inst1                              ; |datapath3|Reg:inst3|MUX2TO1:inst11|inst1                              ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst9|inst                                ; |datapath3|Reg:inst3|MUX2TO1:inst9|inst                                ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst9|inst2                               ; |datapath3|Reg:inst3|MUX2TO1:inst9|inst2                               ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst9|inst1                               ; |datapath3|Reg:inst3|MUX2TO1:inst9|inst1                               ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst8|inst                                ; |datapath3|Reg:inst3|MUX2TO1:inst8|inst                                ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst8|inst2                               ; |datapath3|Reg:inst3|MUX2TO1:inst8|inst2                               ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst8|inst1                               ; |datapath3|Reg:inst3|MUX2TO1:inst8|inst1                               ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst7|inst                                ; |datapath3|Reg:inst3|MUX2TO1:inst7|inst                                ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst7|inst2                               ; |datapath3|Reg:inst3|MUX2TO1:inst7|inst2                               ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst7|inst1                               ; |datapath3|Reg:inst3|MUX2TO1:inst7|inst1                               ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst6|inst                                ; |datapath3|Reg:inst3|MUX2TO1:inst6|inst                                ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst6|inst2                               ; |datapath3|Reg:inst3|MUX2TO1:inst6|inst2                               ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst6|inst1                               ; |datapath3|Reg:inst3|MUX2TO1:inst6|inst1                               ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst5|inst                                ; |datapath3|Reg:inst3|MUX2TO1:inst5|inst                                ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst5|inst2                               ; |datapath3|Reg:inst3|MUX2TO1:inst5|inst2                               ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst5|inst1                               ; |datapath3|Reg:inst3|MUX2TO1:inst5|inst1                               ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst4|inst                                ; |datapath3|Reg:inst3|MUX2TO1:inst4|inst                                ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst4|inst2                               ; |datapath3|Reg:inst3|MUX2TO1:inst4|inst2                               ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst4|inst1                               ; |datapath3|Reg:inst3|MUX2TO1:inst4|inst1                               ; out0             ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                         ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+
; Node Name                                                             ; Output Port Name                                                      ; Output Port Type ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+
; |datapath3|inst13[5]                                                  ; |datapath3|inst13[5]                                                  ; out              ;
; |datapath3|inst12[2]                                                  ; |datapath3|inst12[2]                                                  ; out              ;
; |datapath3|inst6[5]                                                   ; |datapath3|inst6[5]                                                   ; out              ;
; |datapath3|InputA[4]                                                  ; |datapath3|InputA[4]                                                  ; out              ;
; |datapath3|InputA[3]                                                  ; |datapath3|InputA[3]                                                  ; out              ;
; |datapath3|InputA[2]                                                  ; |datapath3|InputA[2]                                                  ; out              ;
; |datapath3|InputA[1]                                                  ; |datapath3|InputA[1]                                                  ; out              ;
; |datapath3|InputA[0]                                                  ; |datapath3|InputA[0]                                                  ; out              ;
; |datapath3|OE                                                         ; |datapath3|OE                                                         ; out              ;
; |datapath3|Reg:inst5|inst                                             ; |datapath3|Reg:inst5|inst                                             ; regout           ;
; |datapath3|Reg:inst5|inst1                                            ; |datapath3|Reg:inst5|inst1                                            ; regout           ;
; |datapath3|Reg:inst5|inst2                                            ; |datapath3|Reg:inst5|inst2                                            ; regout           ;
; |datapath3|Reg:inst5|inst3                                            ; |datapath3|Reg:inst5|inst3                                            ; regout           ;
; |datapath3|Reg:inst5|inst12                                           ; |datapath3|Reg:inst5|inst12                                           ; regout           ;
; |datapath3|Reg:inst5|inst13                                           ; |datapath3|Reg:inst5|inst13                                           ; regout           ;
; |datapath3|Reg:inst5|inst14                                           ; |datapath3|Reg:inst5|inst14                                           ; regout           ;
; |datapath3|Reg:inst5|inst15                                           ; |datapath3|Reg:inst5|inst15                                           ; regout           ;
; |datapath3|Reg:inst5|MUX2TO1:inst11|inst                              ; |datapath3|Reg:inst5|MUX2TO1:inst11|inst                              ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst11|inst2                             ; |datapath3|Reg:inst5|MUX2TO1:inst11|inst2                             ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst11|inst1                             ; |datapath3|Reg:inst5|MUX2TO1:inst11|inst1                             ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst9|inst                               ; |datapath3|Reg:inst5|MUX2TO1:inst9|inst                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst9|inst2                              ; |datapath3|Reg:inst5|MUX2TO1:inst9|inst2                              ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst9|inst1                              ; |datapath3|Reg:inst5|MUX2TO1:inst9|inst1                              ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst10|inst1                             ; |datapath3|Reg:inst5|MUX2TO1:inst10|inst1                             ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst8|inst                               ; |datapath3|Reg:inst5|MUX2TO1:inst8|inst                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst8|inst2                              ; |datapath3|Reg:inst5|MUX2TO1:inst8|inst2                              ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst8|inst1                              ; |datapath3|Reg:inst5|MUX2TO1:inst8|inst1                              ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst7|inst                               ; |datapath3|Reg:inst5|MUX2TO1:inst7|inst                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst7|inst2                              ; |datapath3|Reg:inst5|MUX2TO1:inst7|inst2                              ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst7|inst1                              ; |datapath3|Reg:inst5|MUX2TO1:inst7|inst1                              ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst6|inst                               ; |datapath3|Reg:inst5|MUX2TO1:inst6|inst                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst6|inst2                              ; |datapath3|Reg:inst5|MUX2TO1:inst6|inst2                              ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst6|inst1                              ; |datapath3|Reg:inst5|MUX2TO1:inst6|inst1                              ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst5|inst                               ; |datapath3|Reg:inst5|MUX2TO1:inst5|inst                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst5|inst2                              ; |datapath3|Reg:inst5|MUX2TO1:inst5|inst2                              ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst5|inst1                              ; |datapath3|Reg:inst5|MUX2TO1:inst5|inst1                              ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst4|inst                               ; |datapath3|Reg:inst5|MUX2TO1:inst4|inst                               ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst4|inst2                              ; |datapath3|Reg:inst5|MUX2TO1:inst4|inst2                              ; out0             ;
; |datapath3|Reg:inst5|MUX2TO1:inst4|inst1                              ; |datapath3|Reg:inst5|MUX2TO1:inst4|inst1                              ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst7|inst2 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst7|inst2 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst6|inst2 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst6|inst2 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst4|inst2 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst4|inst2 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst3|inst2 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst3|inst2 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst2|inst2 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst2|inst2 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst1|inst2 ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst1|inst2 ; out0             ;
; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst|inst2  ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst8|MUX2TO1:inst|inst2  ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst11|inst1                             ; |datapath3|Reg:inst4|MUX2TO1:inst11|inst1                             ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst9|inst1                              ; |datapath3|Reg:inst4|MUX2TO1:inst9|inst1                              ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst10|inst1                             ; |datapath3|Reg:inst4|MUX2TO1:inst10|inst1                             ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst8|inst1                              ; |datapath3|Reg:inst4|MUX2TO1:inst8|inst1                              ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst7|inst1                              ; |datapath3|Reg:inst4|MUX2TO1:inst7|inst1                              ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst6|inst1                              ; |datapath3|Reg:inst4|MUX2TO1:inst6|inst1                              ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst5|inst1                              ; |datapath3|Reg:inst4|MUX2TO1:inst5|inst1                              ; out0             ;
; |datapath3|Reg:inst4|MUX2TO1:inst4|inst1                              ; |datapath3|Reg:inst4|MUX2TO1:inst4|inst1                              ; out0             ;
; |datapath3|MaxAbs:inst35|inst9[7]                                     ; |datapath3|MaxAbs:inst35|inst9[7]                                     ; out0             ;
; |datapath3|MaxAbs:inst35|inst9[6]                                     ; |datapath3|MaxAbs:inst35|inst9[6]                                     ; out0             ;
; |datapath3|MaxAbs:inst35|inst9[5]                                     ; |datapath3|MaxAbs:inst35|inst9[5]                                     ; out0             ;
; |datapath3|MaxAbs:inst35|inst9[1]                                     ; |datapath3|MaxAbs:inst35|inst9[1]                                     ; out0             ;
; |datapath3|MaxAbs:inst35|inst9[0]                                     ; |datapath3|MaxAbs:inst35|inst9[0]                                     ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst7|inst2       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst7|inst2       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst6|inst2       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst6|inst2       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst5|inst2       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst5|inst2       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst1|inst2       ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst1|inst2       ; out0             ;
; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst|inst2        ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst8|MUX2TO1:inst|inst2        ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst6|inst          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst6|inst          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst5|inst          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst5|inst          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst5|inst3         ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst5|inst3         ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst4|inst3         ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst4|inst3         ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst3|inst4         ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst3|inst4         ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst2|inst4         ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst2|inst4         ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst9|inst4         ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst9|inst4         ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst1|inst          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst1|inst          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst1|inst4         ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst1|inst4         ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst1|inst3         ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst1|inst3         ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst1|inst2         ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst1|inst2         ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst|inst           ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst|inst           ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst|inst4          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst|inst4          ; out0             ;
; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst|inst3          ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst|inst3          ; out0             ;
; |datapath3|Reg:inst3|inst13                                           ; |datapath3|Reg:inst3|inst13                                           ; regout           ;
; |datapath3|Reg:inst3|MUX2TO1:inst11|inst1                             ; |datapath3|Reg:inst3|MUX2TO1:inst11|inst1                             ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst9|inst1                              ; |datapath3|Reg:inst3|MUX2TO1:inst9|inst1                              ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst8|inst1                              ; |datapath3|Reg:inst3|MUX2TO1:inst8|inst1                              ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst7|inst1                              ; |datapath3|Reg:inst3|MUX2TO1:inst7|inst1                              ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst6|inst1                              ; |datapath3|Reg:inst3|MUX2TO1:inst6|inst1                              ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst5|inst1                              ; |datapath3|Reg:inst3|MUX2TO1:inst5|inst1                              ; out0             ;
; |datapath3|Reg:inst3|MUX2TO1:inst4|inst1                              ; |datapath3|Reg:inst3|MUX2TO1:inst4|inst1                              ; out0             ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jun 19 18:23:11 2022
Info: Command: quartus_sim --simulation_results_format=VWF can -c can
Info (324025): Using vector source file "D:/Quartus/BAOCAOCK/tinhcan/Waveform5.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|datapath3|Reg:inst4|inst"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|datapath3|Reg:inst4|inst1"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|datapath3|Reg:inst4|inst2"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|datapath3|Reg:inst4|inst3"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|datapath3|Reg:inst4|inst12"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|datapath3|Reg:inst4|inst13"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|datapath3|Reg:inst4|inst14"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|datapath3|Reg:inst4|inst15"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|datapath3|Reg:inst3|inst"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|datapath3|Reg:inst3|inst1"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|datapath3|Reg:inst3|inst2"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|datapath3|Reg:inst3|inst3"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|datapath3|Reg:inst3|inst12"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|datapath3|Reg:inst3|inst13"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|datapath3|Reg:inst3|inst14"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|datapath3|Reg:inst3|inst15"
Warning (324036): Found clock-sensitive change during active clock edge at time 220.0 ns on register "|datapath3|Reg:inst5|inst13"
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      44.07 %
Info (328052): Number of transitions in simulation is 1551
Info (324045): Vector file can.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4440 megabytes
    Info: Processing ended: Sun Jun 19 18:23:12 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


