$date
	Sat Oct 22 19:00:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#252026
b1 &
b1 %
1$
b1 !
1"
#252027
0"
#252030
1#
#252034
b0 &
b0 %
0#
0$
#1231918
b11010 &
b11010 %
1$
b11010 !
1"
#1231919
0"
#1231922
b1101 &
b1101 %
#1231926
b101000 &
b101000 %
#1231930
b10100 &
b10100 %
#1231934
b1010 &
b1010 %
#1231938
b101 &
b101 %
#1231942
b10000 &
b10000 %
#1231946
b1000 &
b1000 %
#1231950
b100 &
b100 %
#1231954
b10 &
b10 %
#1231958
b1 &
1#
b1 %
#1231962
b0 &
b0 %
0#
0$
#2205657
b10010 !
1"
#2205658
b10010 &
b10010 %
1$
#2205659
0"
#2205662
b1001 &
b1001 %
#2205666
b11100 &
b11100 %
#2205670
b1110 &
b1110 %
#2205674
b111 &
b111 %
#2205678
b10110 &
b10110 %
#2205682
b1011 &
b1011 %
#2205686
b100010 &
b100010 %
#2205690
b10001 &
b10001 %
#2205694
b110100 &
b110100 %
#2205698
b11010 &
b11010 %
#2205702
b1101 &
b1101 %
#2205706
b101000 &
b101000 %
#2205710
b10100 &
b10100 %
#2205714
b1010 &
b1010 %
#2205718
b101 &
b101 %
#2205722
b10000 &
b10000 %
#2205726
b1000 &
b1000 %
#2205730
b100 &
b100 %
#2205734
b10 &
b10 %
#2205738
b1 &
b1 %
1#
#2205742
b0 &
0#
b0 %
0$
#4500012
