# //  Questa Intel FPGA Edition-64
# //  Version 2023.2 win64 Apr 11 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {C:\Users\Brandon\Documents\Git_Repositories\fpga_templates\setup_simulation_project\simulation_script.tcl}
# 
# set SOURCE_DIR "C:/Users/Brandon/Documents/Git_Repositories/ssl_debug"
# C:/Users/Brandon/Documents/Git_Repositories/ssl_debug
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel FPGA Edition-64 vmap 2023.2 Lib Mapping Utility 2023.04 Apr 11 2023
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd}
# Questa Intel FPGA Edition-64 vcom 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 13:19:06 on Dec 08,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avmm_sync
# -- Compiling architecture rtl of avmm_sync
# End time: 13:19:06 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd}
# Questa Intel FPGA Edition-64 vcom 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 13:19:06 on Dec 08,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_avmm_sync
# -- Compiling architecture rtl of tb_avmm_sync
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(40): Illegal target for signal assignment.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(40): (vcom-1136) Unknown identifier "avmm_slave_clk".
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(40): (vcom-1136) Unknown identifier "avmm_slave_clk".
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(45): near ")": syntax error
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(47): Statement cannot be labeled.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(47): near ")": (vcom-1576) expecting STRING or IDENTIFIER or ALL or <<.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(51): Illegal concurrent statement.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(53): Illegal concurrent statement.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(57): near "process": (vcom-1576) expecting ';'.
# ** Note: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(57): VHDL Compiler exiting
# End time: 13:19:06 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: C:/intelFPGA_pro/23.3/questa_fe/win64/vcom failed.
# Error in macro C:\Users\Brandon\Documents\Git_Repositories\fpga_templates\setup_simulation_project\simulation_script.tcl line 13
# C:/intelFPGA_pro/23.3/questa_fe/win64/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd}"
do {C:\Users\Brandon\Documents\Git_Repositories\fpga_templates\setup_simulation_project\simulation_script.tcl}
# 
# set SOURCE_DIR "C:/Users/Brandon/Documents/Git_Repositories/ssl_debug"
# C:/Users/Brandon/Documents/Git_Repositories/ssl_debug
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel FPGA Edition-64 vmap 2023.2 Lib Mapping Utility 2023.04 Apr 11 2023
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd}
# Questa Intel FPGA Edition-64 vcom 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 14:23:44 on Dec 08,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avmm_sync
# -- Compiling architecture rtl of avmm_sync
# End time: 14:23:44 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd}
# Questa Intel FPGA Edition-64 vcom 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 14:23:44 on Dec 08,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_avmm_sync
# -- Compiling architecture rtl of tb_avmm_sync
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(45): near ")": syntax error
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(47): Statement cannot be labeled.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(47): near ")": (vcom-1576) expecting STRING or IDENTIFIER or ALL or <<.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(51): Illegal concurrent statement.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(53): Illegal concurrent statement.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(57): near "process": (vcom-1576) expecting ';'.
# ** Note: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(57): VHDL Compiler exiting
# End time: 14:23:44 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_pro/23.3/questa_fe/win64/vcom failed.
# Error in macro C:\Users\Brandon\Documents\Git_Repositories\fpga_templates\setup_simulation_project\simulation_script.tcl line 13
# C:/intelFPGA_pro/23.3/questa_fe/win64/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd}"
do {C:\Users\Brandon\Documents\Git_Repositories\fpga_templates\setup_simulation_project\simulation_script.tcl}
# 
# set SOURCE_DIR "C:/Users/Brandon/Documents/Git_Repositories/ssl_debug"
# C:/Users/Brandon/Documents/Git_Repositories/ssl_debug
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel FPGA Edition-64 vmap 2023.2 Lib Mapping Utility 2023.04 Apr 11 2023
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd}
# Questa Intel FPGA Edition-64 vcom 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 14:23:54 on Dec 08,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avmm_sync
# -- Compiling architecture rtl of avmm_sync
# End time: 14:23:54 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd}
# Questa Intel FPGA Edition-64 vcom 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 14:23:55 on Dec 08,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_avmm_sync
# -- Compiling architecture rtl of tb_avmm_sync
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(47): near ")": (vcom-1576) expecting STRING or IDENTIFIER or ALL or <<.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(51): Illegal concurrent statement.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(53): Illegal concurrent statement.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(57): near "process": (vcom-1576) expecting ';'.
# ** Note: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(57): VHDL Compiler exiting
# End time: 14:23:55 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_pro/23.3/questa_fe/win64/vcom failed.
# Error in macro C:\Users\Brandon\Documents\Git_Repositories\fpga_templates\setup_simulation_project\simulation_script.tcl line 13
# C:/intelFPGA_pro/23.3/questa_fe/win64/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd}"
do {C:\Users\Brandon\Documents\Git_Repositories\fpga_templates\setup_simulation_project\simulation_script.tcl}
# 
# set SOURCE_DIR "C:/Users/Brandon/Documents/Git_Repositories/ssl_debug"
# C:/Users/Brandon/Documents/Git_Repositories/ssl_debug
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel FPGA Edition-64 vmap 2023.2 Lib Mapping Utility 2023.04 Apr 11 2023
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd}
# Questa Intel FPGA Edition-64 vcom 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 14:24:31 on Dec 08,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avmm_sync
# -- Compiling architecture rtl of avmm_sync
# End time: 14:24:31 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd}
# Questa Intel FPGA Edition-64 vcom 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 14:24:31 on Dec 08,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_avmm_sync
# -- Compiling architecture rtl of tb_avmm_sync
# End time: 14:24:31 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_hssi -L rtl_work -L work -voptargs="+acc"  bram_cam_tb
# vsim -t 1ps -L rtl_work -L work -voptargs="+acc"  tb_avmm_sync
# vsim -t 1ps -L rtl_work -L work -voptargs=""+acc"" tb_avmm_sync 
# Start time: 14:24:31 on Dec 08,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_avmm_sync(rtl)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Process stimulus at C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd line 55
# Causality operation skipped due to absence of debug database file
env ..
# sim:/tb_avmm_sync
env ..
# sim:/tb_avmm_sync
env ..
# sim:/tb_avmm_sync
env ..
# sim:/tb_avmm_sync
do {C:\Users\Brandon\Documents\Git_Repositories\fpga_templates\setup_simulation_project\simulation_script.tcl}
# 
# set SOURCE_DIR "C:/Users/Brandon/Documents/Git_Repositories/ssl_debug"
# C:/Users/Brandon/Documents/Git_Repositories/ssl_debug
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Brandon@BWA-WORKSTATION.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel FPGA Edition-64 vmap 2023.2 Lib Mapping Utility 2023.04 Apr 11 2023
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd}
# Questa Intel FPGA Edition-64 vcom 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 14:32:03 on Dec 08,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avmm_sync
# -- Compiling architecture rtl of avmm_sync
# End time: 14:32:03 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd}
# Questa Intel FPGA Edition-64 vcom 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 14:32:03 on Dec 08,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_avmm_sync
# -- Compiling architecture rtl of tb_avmm_sync
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(46): near "constant": (vcom-1576) expecting ';'.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(51): (vcom-1136) Unknown identifier "master_clock_period".
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(51): Type error resolving infix expression "/" as type std.STANDARD.TIME.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(59): near "avmm_bam_address": (vcom-1576) expecting ',' or ')'.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(71): Statement cannot be labeled.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(75): (vcom-1136) Unknown identifier "master_clock_period".
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(75): Type error resolving infix expression "*" as type std.STANDARD.TIME.
# ** Note: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(83): VHDL Compiler exiting
# End time: 14:32:03 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA_pro/23.3/questa_fe/win64/vcom failed.
# Error in macro C:\Users\Brandon\Documents\Git_Repositories\fpga_templates\setup_simulation_project\simulation_script.tcl line 13
# C:/intelFPGA_pro/23.3/questa_fe/win64/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd}"
do {C:\Users\Brandon\Documents\Git_Repositories\fpga_templates\setup_simulation_project\simulation_script.tcl}
# 
# set SOURCE_DIR "C:/Users/Brandon/Documents/Git_Repositories/ssl_debug"
# C:/Users/Brandon/Documents/Git_Repositories/ssl_debug
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Brandon@BWA-WORKSTATION.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel FPGA Edition-64 vmap 2023.2 Lib Mapping Utility 2023.04 Apr 11 2023
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd}
# Questa Intel FPGA Edition-64 vcom 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 14:32:23 on Dec 08,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avmm_sync
# -- Compiling architecture rtl of avmm_sync
# End time: 14:32:23 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd}
# Questa Intel FPGA Edition-64 vcom 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 14:32:23 on Dec 08,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_avmm_sync
# -- Compiling architecture rtl of tb_avmm_sync
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(59): near "avmm_bam_address": (vcom-1576) expecting ',' or ')'.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(71): Statement cannot be labeled.
# ** Note: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(83): VHDL Compiler exiting
# End time: 14:32:23 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_pro/23.3/questa_fe/win64/vcom failed.
# Error in macro C:\Users\Brandon\Documents\Git_Repositories\fpga_templates\setup_simulation_project\simulation_script.tcl line 13
# C:/intelFPGA_pro/23.3/questa_fe/win64/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd}"
do {C:\Users\Brandon\Documents\Git_Repositories\fpga_templates\setup_simulation_project\simulation_script.tcl}
# 
# set SOURCE_DIR "C:/Users/Brandon/Documents/Git_Repositories/ssl_debug"
# C:/Users/Brandon/Documents/Git_Repositories/ssl_debug
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Brandon@BWA-WORKSTATION.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel FPGA Edition-64 vmap 2023.2 Lib Mapping Utility 2023.04 Apr 11 2023
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd}
# Questa Intel FPGA Edition-64 vcom 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 14:32:33 on Dec 08,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avmm_sync
# -- Compiling architecture rtl of avmm_sync
# End time: 14:32:33 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd}
# Questa Intel FPGA Edition-64 vcom 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 14:32:33 on Dec 08,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_avmm_sync
# -- Compiling architecture rtl of tb_avmm_sync
# End time: 14:32:33 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_hssi -L rtl_work -L work -voptargs="+acc"  bram_cam_tb
# vsim -t 1ps -L rtl_work -L work -voptargs="+acc"  tb_avmm_sync
# End time: 14:32:54 on Dec 08,2023, Elapsed time: 0:08:23
# Errors: 2, Warnings: 1
# vsim -t 1ps -L rtl_work -L work -voptargs=""+acc"" tb_avmm_sync 
# Start time: 14:32:54 on Dec 08,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd(52): (vopt-3473) Component instance "ram0 : sample_fifo" is not bound.
#         Region: /tb_avmm_sync/dut
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_avmm_sync(rtl)#1
# Loading work.avmm_sync(rtl)#1
# ** Warning: (vsim-3473) Component instance "ram0 : sample_fifo" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_avmm_sync/dut File: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_avmm_sync/dut/avmm_bam_readdata(512 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_avmm_sync/avmm_bam_readdata(512 downto 0).
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Process stimulus at C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd line 79
