{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:9yKSN-GCB0IC", "title": "50 years of CORDIC: Algorithms, architectures, and applications", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 56 (9), 1893-1907, 2009", "authors": ["PK Meher", "J Valls", "TB Juang", "K Sridharan", "K Maharatna"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3419641611407865813", "cited_by": 673.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:u-x6o8ySG0sC", "title": "FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic", "published_by": "IEEE transactions on signal processing 56 (7), 3009-3017, 2008", "authors": ["PK Meher", "S Chandrasekaran", "A Amira"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14195692582315915668", "cited_by": 329.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:vbGhcppDl1QC", "title": "Efficient integer DCT architectures for HEVC", "published_by": "IEEE Transactions on Circuits and systems for Video Technology 24 (1), 168-178, 2013", "authors": ["PK Meher", "SY Park", "BK Mohanty", "KS Lim", "C Yeo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12875705237176224230", "cited_by": 228.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:MLfJN-KU85MC", "title": "Efficient FPGA and ASIC realizations of a DA-based reconfigurable FIR digital filter", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 61 (7), 511-515, 2014", "authors": ["SY Park", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4748248402880213053", "cited_by": 195.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:3fE2CSJIrl8C", "title": "New approach to look-up-table design and memory-based realization of FIR digital filter", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 57 (3), 592-603, 2009", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12055758134508264943", "cited_by": 193.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:uc_IGeMz5qoC", "title": "Low-power, high-throughput, and low-area adaptive FIR filter based on distributed arithmetic", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 60 (6), 346-350, 2013", "authors": ["SY Park", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9108176183167046333", "cited_by": 138.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:evX43VCCuoAC", "title": "A high-performance energy-efficient architecture for FIR adaptive filter based on new distributed arithmetic formulation of block LMS algorithm", "published_by": "IEEE transactions on signal processing 61 (4), 921-932, 2012", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11014006761454521162", "cited_by": 137.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:FPJr55Dyh1AC", "title": "A high-performance FIR filter architecture for fixed and reconfigurable applications", "published_by": "IEEE transactions on very large scale integration (VLSI) systems 24 (2), 444-452, 2015", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6324034530593621731", "cited_by": 120.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:S16KYo8Pm5AC", "title": "FPGA implementation of orthogonal matching pursuit for compressive sensing reconstruction", "published_by": "IEEE Transactions on very large scale integration (VLSI) Systems 23 (10\u00a0\u2026, 2014", "authors": ["H Rabah", "A Amira", "BK Mohanty", "S Almaadeed", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2771822352461833167", "cited_by": 118.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:W7OEmFMy1HYC", "title": "Hardware-efficient systolization of DA-based calculation of finite digital convolution", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 53 (8), 707-711, 2006", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2177259007595631280", "cited_by": 116.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:eQOLeE2rZwMC", "title": "Nonlinear channel equalization for wireless communication systems using Legendre neural networks", "published_by": "Signal Processing 89 (11), 2251-2262, 2009", "authors": ["JC Patra", "PK Meher", "G Chakraborty"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10554404846106421544", "cited_by": 115.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:UebtZRa9Y70C", "title": "Efficient CORDIC algorithms and architectures for low area and high throughput implementation", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 56 (1), 61-65, 2009", "authors": ["L Vachhani", "K Sridharan", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1857843098276658081", "cited_by": 101.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:hMsQuOkrut0C", "title": "Critical-path analysis and low-complexity implementation of the LMS adaptive algorithm", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 61 (3), 778-788, 2013", "authors": ["PK Meher", "SY Park"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6148725048619749395", "cited_by": 97.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:B3FOqHPlNUQC", "title": "Memory efficient modular VLSI architecture for highthroughput and low-latency implementation of multilevel lifting 2-D DWT", "published_by": "IEEE Transactions on signal processing 59 (5), 2072-2084, 2011", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18203481091567715345", "cited_by": 96.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:LkGwnXOMwfcC", "title": "Systolic and Super-Systolic Multipliers for Finite Field  Based on Irreducible Trinomials", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 55 (4), 1031-1040, 2008", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1559630650949300950", "cited_by": 91.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:HE397vMXCloC", "title": "Memory-Efficient High-Speed Convolution-based Generic Structure for Multilevel 2-D DWT", "published_by": "IEEE Transactions on Circuits and Systems for Video Technology 23 (2), 353-363, 2013", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12868038838107663867", "cited_by": 87.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:kzcrU_BdoSEC", "title": "Legendre-FLANN-based nonlinear channel equalization in wireless communication system", "published_by": "2008 IEEE international conference on systems, man and cybernetics, 1826-1831, 2008", "authors": ["JC Patra", "WC Chin", "PK Meher", "G Chakraborty"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14461318982060678985", "cited_by": 84.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:VOx2b1Wkg3QC", "title": "High-throughput pipelined realization of adaptive FIR filter based on distributed arithmetic", "published_by": "2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, 428-433, 2011", "authors": ["PK Meher", "SY Park"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9718297459184217815", "cited_by": 82.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:hqOjcs7Dif8C", "title": "On Efficient Implementation of Accumulation in Finite Field Over < formula formulatype=", "published_by": "Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 17 (4\u00a0\u2026, 2009", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2795798050282266196", "cited_by": 82.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&citation_for_view=gnW4UEAAAAAJ:J-pR_7NvFogC", "title": "CORDIC Designs for Fixed Angle of Rotation", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (2), 217-228, 2013", "authors": ["PK Meher", "SY Park"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11995609116596699764", "cited_by": 81.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:9Nmd_mFXekcC", "title": "Area-delay-power efficient fixed-point LMS adaptive filter with low adaptation-delay", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 (2), 362-371, 2013", "authors": ["PK Meher", "SY Park"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9631519007688464000", "cited_by": 80.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:WZBGuue-350C", "title": "A generalized algorithm and reconfigurable architecture for efficient and scalable orthogonal approximation of DCT", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 62 (2), 449-457, 2014", "authors": ["M Jridi", "A Alfalou", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17135165464338019842", "cited_by": 78.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:70eg2SAEIzsC", "title": "An optimized lookup-table for the evaluation of sigmoid function for artificial neural networks", "published_by": "2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, 91-95, 2010", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3597454628630624906", "cited_by": 76.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:9ZlFYXVOiuMC", "title": "LUT optimization for memory-based computation", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 57 (4), 285-289, 2010", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=51841262912784334", "cited_by": 76.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:Mojj43d5GZwC", "title": "Area-and power-efficient architecture for high-throughput implementation of lifting 2-D DWT", "published_by": "IEEE transactions on circuits and systems ii: express briefs 59 (7), 434-438, 2012", "authors": ["BK Mohanty", "A Mahajan", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17690266308492113749", "cited_by": 75.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:08ZZubdj9fEC", "title": "Development of Laguerre neural-network-based intelligent sensors for wireless sensor networks", "published_by": "IEEE Transactions on instrumentation and measurement 60 (3), 725-734, 2010", "authors": ["JC Patra", "PK Meher", "G Chakraborty"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7843568503310585398", "cited_by": 73.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:PVjk1bu6vJQC", "title": "Concept, design, and implementation of reconfigurable CORDIC", "published_by": "IEEE transactions on very large scale integration (VLSI) systems 24 (4\u00a0\u2026, 2015", "authors": ["S Aggarwal", "PK Meher", "K Khare"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1678813942876817583", "cited_by": 71.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:2osOgNQ5qMEC", "title": "Systolic designs for DCT using a low-complexity concurrent convolutional formulation", "published_by": "IEEE transactions on circuits and systems for video technology 16 (9), 1041-1050, 2006", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12937936267462120400", "cited_by": 71.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:HtEfBTGE9r8C", "title": "Scalable approximate DCT architectures for efficient HEVC-compliant video coding", "published_by": "IEEE Transactions on Circuits and Systems for Video Technology 27 (8), 1815-1825, 2016", "authors": ["M Jridi", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11556661336921906010", "cited_by": 70.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:sSrBHYA8nusC", "title": "A high-speed FIR adaptive filter architecture using a modified delayed LMS algorithm", "published_by": "2011 IEEE International Symposium of Circuits and Systems (ISCAS), 121-124, 2011", "authors": ["PK Meher", "M Maheshwari"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18414882364910597395", "cited_by": 70.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:tzM49s52ZIMC", "title": "Scale-free hyperbolic CORDIC processor and its application to waveform generation", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 60 (2), 314-326, 2012", "authors": ["S Aggarwal", "PK Meher", "K Khare"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12721524427439411482", "cited_by": 69.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:NMxIlDl6LWMC", "title": "Area-time efficient scaling-free CORDIC using generalized micro-rotation selection", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20 (8\u00a0\u2026, 2011", "authors": ["S Aggarwal", "PK Meher", "K Khare"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=610623098571408840", "cited_by": 69.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:p__nRnzSRKYC", "title": "Low-latency digit-serial and digit-parallel systolic multipliers for large binary extension fields", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 60 (12), 3195-3204, 2013", "authors": ["JS Pan", "CY Lee", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12890779567417242115", "cited_by": 66.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:RYcK_YlVTxYC", "title": "Systolic and Non-systolic Scalable Modular Designs of Finite Field Multipliers for Reed-Solomon Codec", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17 (6), 747-757, 2009", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7334581801933921766", "cited_by": 66.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:L7CI7m0gUJcC", "title": "Bit-level optimization of adder-trees for multiple constant multiplications for efficient FIR filter implementation", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 61 (2), 455-462, 2013", "authors": ["Y Pan", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4817633578691776172", "cited_by": 61.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:BwyfMAYsbu0C", "title": "Memory footprint reduction for power-efficient realization of 2-D finite impulse response filters", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 61 (1), 120-133, 2013", "authors": ["BK Mohanty", "PK Meher", "S Al-Maadeed", "A Amira"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=916336935351184200", "cited_by": 57.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:IjCSPb-OGe4C", "title": "Neural-network-based robust linearization and compensation technique for sensors under nonlinear environmental influences", "published_by": "IEEE Transactions on Circuits and Systems I: regular papers 55 (5), 1316-1327, 2008", "authors": ["JC Patra", "G Chakraborty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2677900715356818083", "cited_by": 57.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:zA6iFVUQeVQC", "title": "A self-configurable systolic architecture for face recognition system based on principal component neural network", "published_by": "IEEE transactions on circuits and systems for video technology 21 (8), 1071-1084, 2011", "authors": ["N Sudha", "AR Mohan", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7742231870831776138", "cited_by": 56.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:EkHepimYqZsC", "title": "Low Latency Systolic Montgomery Multiplier for Finite Field  Based on Pentanomials", "published_by": "IEEE transactions on very large scale integration (VLSI) systems 21 (2), 385-389, 2012", "authors": ["J Xie", "J jun He", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=669766118165557468", "cited_by": 54.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:u5HHmVD_uO8C", "title": "High throughput VLSI implementation of discrete orthogonal transforms using bit-level vector-matrix multiplier", "published_by": "IEEE Transactions on Circuits and Systems II: Analog and Digital Signal\u00a0\u2026, 1999", "authors": ["SS Nayak", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15464388639528196191", "cited_by": 52.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:1sJd4Hv_s6UC", "title": "Computationally efficient FLANN-based intelligent stock price prediction system", "published_by": "2009 International joint conference on neural networks, 2431-2438, 2009", "authors": ["JC Patra", "NC Thanh", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12887571877793255798", "cited_by": 51.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:zCSUwVk65WsC", "title": "50 years of FFT algorithms and applications", "published_by": "Circuits, Systems, and Signal Processing 38, 5665-5698, 2019", "authors": ["GG Kumar", "SK Sahoo", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4880783308738234167", "cited_by": 49.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:d1gkVwhDpl0C", "title": "Scalable and modular memory-based systolic architectures for discrete Hartley transform", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 53 (5), 1065-1077, 2006", "authors": ["PK Meher", "T Srikanthan", "JC Patra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2411317705651829814", "cited_by": 49.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:LjlpjdlvIbIC", "title": "An improved common subexpression elimination method for reducing logic operators in FIR filter implementations without increasing logic depth", "published_by": "Integration 43 (1), 124-135, 2010", "authors": ["AP Vinod", "E Lai", "DL Maskell", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17488814260657660844", "cited_by": 48.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:YsMSGLbcyi4C", "title": "Efficient FPGA realization of CORDIC with application to robotic exploration", "published_by": "IEEE Transactions on Industrial Electronics 56 (12), 4915-4929, 2009", "authors": ["L Vachhani", "K Sridharan", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9944976837679130594", "cited_by": 48.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:Se3iqnhoufwC", "title": "New approach to LUT implementation and accumulation for memory-based multiplication", "published_by": "2009 IEEE International Symposium on Circuits and Systems, 453-456, 2009", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7937728357997957133", "cited_by": 46.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:UeHWp8X0CEIC", "title": "High-throughput memory-based architecture for DHT using a new convolutional formulation", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 54 (7), 606-610, 2007", "authors": ["PK Meher", "JC Patra", "MNS Swamy"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14282111396138911613", "cited_by": 46.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:WF5omc3nYNoC", "title": "New systolic algorithm and array architecture for prime-length discrete sine transform", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 54 (3), 262-266, 2007", "authors": ["PK Meher", "MNS Swamy"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6394078577491572523", "cited_by": 46.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:5nxA0vEk-isC", "title": "Discrete tchebichef transform-a fast 4x4 algorithm and its application in image/video compression", "published_by": "2008 IEEE International Symposium on Circuits and Systems, 260-263, 2008", "authors": ["S Ishwar", "PK Meher", "MNS Swamy"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9310864738859508530", "cited_by": 44.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:48xauSegjOkC", "title": "Low adaptation-delay LMS adaptive filter part-II: An optimized architecture", "published_by": "2011 IEEE 54th International Midwest Symposium on Circuits and Systems\u00a0\u2026, 2011", "authors": ["PK Meher", "SY Park"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14958049742167267129", "cited_by": 43.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:GtLg2Ama23sC", "title": "Efficient VLSI architecture for decimation-in-time fast Fourier transform of real-valued data", "published_by": "IEEE Transactions on circuits and systems I: regular papers 62 (12), 2836-2845, 2015", "authors": ["PK Meher", "BK Mohanty", "SK Patel", "S Ganguly", "T Srikanthan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4545562462709576069", "cited_by": 42.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:abG-DnoFyZgC", "title": "Low adaptation-delay LMS adaptive filter part-I: Introducing a novel multiplication cell", "published_by": "2011 IEEE 54th International Midwest Symposium on Circuits and Systems\u00a0\u2026, 2011", "authors": ["PK Meher", "SY Park"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11929153390002428478", "cited_by": 42.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:V3AGJWp-ZtQC", "title": "Hardware-efficient realization of prime-length DCT based on distributed arithmetic", "published_by": "IEEE Transactions on computers 62 (6), 1170-1178, 2012", "authors": ["J Xie", "PK Meher", "J He"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8473403604903732911", "cited_by": 40.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:BrmTIyaxlBUC", "title": "Low-Complexity Multiplier for  Based on All-One Polynomials", "published_by": "IEEE transactions on very large scale integration (VLSI) systems 21 (1), 168-173, 2012", "authors": ["J Xie", "PK Meher", "J He"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5403867188371165580", "cited_by": 39.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:Y0pCki6q_DkC", "title": "Unified systolic-like architecture for DCT and DST using distributed arithmetic", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 53 (12), 2656-2663, 2006", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17790140008237841103", "cited_by": 39.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:anf4URPfarAC", "title": "A high-performance VLSI architecture for reconfigurable FIR using distributed arithmetic", "published_by": "Integration 54, 37-46, 2016", "authors": ["BK Mohanty", "PK Meher", "SK Singhal", "MNS Swamy"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13932433538950244431", "cited_by": 38.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:IWHjjKOFINEC", "title": "New look-up-table optimizations for memory-based multiplication", "published_by": "Proceedings of the 2009 12th International Symposium on Integrated Circuits\u00a0\u2026, 2009", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15905954124132071135", "cited_by": 38.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:e_rmSamDkqQC", "title": "Low-complexity digit-serial and scalable SPB/GPB multipliers over large binary extension fields using (b, 2)-way Karatsuba decomposition", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 61 (11), 3115-3124, 2014", "authors": ["CY Lee", "CS Yang", "BK Meher", "PK Meher", "JS Pan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6780515777862184324", "cited_by": 37.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:ufrVoPGSRksC", "title": "Intelligent sensors using computationally efficient Chebyshev neural networks", "published_by": "IET Science, Measurement & Technology 2 (2), 68-75, 2008", "authors": ["JC Patra", "M Juhola", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15522509741925018060", "cited_by": 37.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:pqnbT2bcN3wC", "title": "High-performance logarithmic converters using novel two-region bit-level manipulation schemes", "published_by": "Proceedings of 2011 International Symposium on VLSI Design, Automation and\u00a0\u2026, 2011", "authors": ["TB Juang", "PK Meher", "KS Jan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4871819890502648586", "cited_by": 36.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:4DMP91E08xMC", "title": "Hardware-efficient systolic-like modular design for two-dimensional discrete wavelet transform", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 55 (2), 151-155, 2008", "authors": ["PK Meher", "BK Mohanty", "JC Patra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10419721537613980033", "cited_by": 34.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:bz8QjSJIRt4C", "title": "LUT optimization for distributed arithmetic-based block least mean square adaptive filter", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (5\u00a0\u2026, 2015", "authors": ["BK Mohanty", "PK Meher", "SK Patel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15917829602661256658", "cited_by": 33.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:vRqMK49ujn8C", "title": "High-speed RS (255, 239) decoder based on LCC decoding", "published_by": "Circuits, Systems, and Signal Processing 30, 1643-1669, 2011", "authors": ["F Garcia-Herrero", "J Valls", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17556721169172775120", "cited_by": 33.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:4TOpqqG69KYC", "title": "Concurrent Error Detection in Bit-Serial Normal Basis Multiplication OverUsing Multiple Parity Prediction Schemes", "published_by": "IEEE transactions on very large scale integration (VLSI) systems 18 (8\u00a0\u2026, 2009", "authors": ["CY Lee", "PK Meher", "JC Patra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11169613696474580130", "cited_by": 33.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:g3aElNc5_aQC", "title": "A fast 8\u00d7 8 integer Tchebichef transform and comparison with integer cosine transform for image compression", "published_by": "2013 IEEE 56th international midwest symposium on circuits and systems\u00a0\u2026, 2013", "authors": ["S Prattipati", "S Ishwar", "MNS Swamy", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3625365971833860031", "cited_by": 32.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:4MWp96NkSFoC", "title": "Flexible integer DCT architectures for HEVC", "published_by": "2013 IEEE International Symposium on Circuits and Systems (ISCAS), 1376-1379, 2013", "authors": ["SY Park", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1683539467704943795", "cited_by": 31.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:i2xiXl-TujoC", "title": "Fine-grained critical path analysis and optimization for area-time efficient realization of multiple constant multiplications", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 62 (3), 863-872, 2014", "authors": ["X Lou", "YJ Yu", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15096225462616194323", "cited_by": 29.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:_kc_bZDykSQC", "title": "Laguerre neural network-based smart sensors for wireless sensor networks", "published_by": "2009 IEEE Instrumentation and Measurement Technology Conference, 832-837, 2009", "authors": ["JC Patra", "C Bornand", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2104133150185201598", "cited_by": 29.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:oNZyr7d5Mn4C", "title": "High-throughput finite field multipliers using redundant basis for FPGA and ASIC implementations", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 62 (1), 110-119, 2014", "authors": ["J Xie", "PK Meher", "ZH Mao"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2755334409559348041", "cited_by": 28.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:_5tno0g5mFcC", "title": "Novel structure for area-efficient implementation of FIR filters", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 64 (10), 1212-1216, 2016", "authors": ["X Lou", "PK Meher", "Y Yu", "W Ye"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1849460902151011879", "cited_by": 27.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:q3CdL3IzO_QC", "title": "Low-Latency High-Throughput Systolic Multipliers Over  for NIST Recommended Pentanomials", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 62 (3), 881-890, 2015", "authors": ["J Xie", "PK Meher", "ZH Mao"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15411162469200052078", "cited_by": 27.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:LPZeul_q3PIC", "title": "MCM-based implementation of block FIR filters for high-speed and low-power applications", "published_by": "2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, 118-121, 2011", "authors": ["PK Meher", "Y Pan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16897222419310836253", "cited_by": 27.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:2VqYfGB8ITEC", "title": "Low-Latency, Low-Area, and Scalable Systolic-Like Modular Multipliers for  Based on Irreducible All-One Polynomials", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 64 (2), 399-408, 2016", "authors": ["PK Meher", "X Lou"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2540933267490281907", "cited_by": 26.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:5qfkUJPXOUwC", "title": "Seamless pipelining of DSP circuits", "published_by": "Circuits, Systems, and Signal Processing 35, 1147-1162, 2016", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=275936090263660340", "cited_by": 26.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:IRz6iEL74y4C", "title": "Efficient FPGA Implementation of Low-Complexity Systolic Karatsuba Multiplier Over  Based on NIST Polynomials", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 64 (7), 1815-1825, 2017", "authors": ["J Xie", "PK Meher", "M Sun", "Y Li", "B Zeng", "ZH Mao"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6882005272612587830", "cited_by": 25.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:W5xh706n7nkC", "title": "Fully-pipelined efficient architectures for FPGA realization of discrete Hadamard transform", "published_by": "2008 International Conference on Application-Specific Systems, Architectures\u00a0\u2026, 2008", "authors": ["PK Meher", "JC Patra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=385081266487697282", "cited_by": 25.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:e5wmG9Sq2KIC", "title": "Memory-based hardware for resource-constraint digital signal processing systems", "published_by": "2007 6th International Conference on Information, Communications & Signal\u00a0\u2026, 2007", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2425260034924102394", "cited_by": 25.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:Ug5p-4gJ2f0C", "title": "Subquadratic Space-Complexity Digit-Serial Multipliers OverUsing Generalized-Way Karatsuba Algorithm", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 62 (4), 1091-1098, 2015", "authors": ["CY Lee", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13047429830296129578", "cited_by": 24.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:b0M2c_1WBrUC", "title": "Efficient multiplierless designs for 1-D DWT using 9/7 filters based on distributed arithmetic", "published_by": "Proceedings of the 2009 12th International Symposium on Integrated Circuits\u00a0\u2026, 2009", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11836979870728699640", "cited_by": 23.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:2tRrZ1ZAMYUC", "title": "Efficient shift-add implementation of FIR filters using variable partition hybrid form structures", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 65 (12), 4247-4257, 2018", "authors": ["D Ray", "NV George", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16020456893734417621", "cited_by": 22.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:QYdC8u9Cj1oC", "title": "Arithmetic Circuits for DSP Applications", "published_by": "John Wiley & Sons, 2017", "authors": ["PK Meher", "T Stouraitis"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13218588911894209123", "cited_by": 22.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:XoXfffV-tXoC", "title": "Low-area and low-power reconfigurable architecture for convolution-based 1-D DWT using 9/7 and 5/3 filters", "published_by": "2015 28th International Conference on VLSI Design, 327-332, 2015", "authors": ["PK Meher", "BK Mohanty", "MMS Swamy"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17519779578308193541", "cited_by": 22.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:-f6ydRqryjwC", "title": "Financial prediction of major indices using computational efficient artificial neural networks", "published_by": "The 2006 IEEE international joint conference on neural network proceedings\u00a0\u2026, 2006", "authors": ["JC Patra", "W Lim", "PK Meher", "EL Ang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7828277017888946986", "cited_by": 22.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:ZeXyd9-uunAC", "title": "Cost-effective novel flexible cell-level systolic architecture for high throughput implementation of 2-D FIR filters", "published_by": "IEE Proceedings-Computers and Digital Techniques 143 (6), 436-439, 1996", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14094635009113559439", "cited_by": 22.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:DUooU5lO8OsC", "title": "Analysis and optimization of product-accumulation section for efficient implementation of FIR filters", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 63 (10), 1701-1713, 2016", "authors": ["X Lou", "YJ Yu", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2109090687349701727", "cited_by": 21.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:kz9GbA2Ns4gC", "title": "Reconfigurable CORDIC architectures for multi-mode and multi-trajectory operations", "published_by": "2014 IEEE International Symposium on Circuits and Systems (ISCAS), 2490-2494, 2014", "authors": ["S Aggarwal", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11440279719388455362", "cited_by": 21.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:_B80troHkn4C", "title": "Low-latency area-delay-efficient systolic multiplier over GF(2m) for a wider class of trinomials using parallel register sharing", "published_by": "2012 IEEE International Symposium on Circuits and Systems (ISCAS), 89-92, 2012", "authors": ["J Xie", "PK Meher", "J He"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1127770743696055025", "cited_by": 21.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:zYLM7Y9cAGgC", "title": "Unconstrained Hartley domain least mean square adaptive filter", "published_by": "IEEE Transactions on Circuits and Systems II: Analog and Digital Signal\u00a0\u2026, 1993", "authors": ["PK Meher", "G Panda"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9398436076037762466", "cited_by": 21.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:ldfaerwXgEUC", "title": "Efficient bit-parallel multipliers over finite fields GF (2m)", "published_by": "Computers & Electrical Engineering 36 (5), 955-968, 2010", "authors": ["CY Lee", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16715102317444256250", "cited_by": 20.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:tKAzc9rXhukC", "title": "Delayed block LMS algorithm and concurrent architecture for high-speed implementation of adaptive FIR filters", "published_by": "TENCON 2008-2008 IEEE Region 10 Conference, 1-5, 2008", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11054711235909712477", "cited_by": 20.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:SpbeaW3--B0C", "title": "Table size reduction methods for faithfully rounded lookup-table-based multiplierless function evaluation", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 62 (5), 466-470, 2014", "authors": ["SF Hsiao", "PH Wu", "CS Wen", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1636190527933732178", "cited_by": 19.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:O3NaXMp0MMsC", "title": "Memory-efficient architecture for 3-D DWT using overlapped grouping of frames", "published_by": "IEEE Transactions on Signal Processing 59 (11), 5605-5616, 2011", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1592692333654970936", "cited_by": 19.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:roLk4NBRz8UC", "title": "Systolic Formulation for Low-Complexity Serial-Parallel Implementation of Unified Finite Field Multiplication over GF(2m)", "published_by": "2007 IEEE International Conf. on Application-specific Systems, Architectures\u00a0\u2026, 2007", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5545686164620133424", "cited_by": 19.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:qjMakFHDy7sC", "title": "New high-speed prime-factor algorithm for discrete Hartley transform", "published_by": "IEE Proceedings F (Radar and Signal Processing) 140 (1), 63-70, 1993", "authors": ["PK Meher", "JK Satapathy", "G Panda"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15085306324755578592", "cited_by": 19.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:XvxMoLDsR5gC", "title": "Lower bound analysis and perturbation of critical path for area-time efficient multiple constant multiplications", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2016", "authors": ["X Lou", "YJ Yu", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7846468156544791908", "cited_by": 18.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:dTyEYWd-f8wC", "title": "High-throughput hardware-efficient digit-serial architecture for field multiplication over GF(2m)", "published_by": "2007 6th International Conference on Information, Communications & Signal\u00a0\u2026, 2007", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=38154127783351004", "cited_by": 18.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:XiVPGOgt02cC", "title": "Performance characteristics of parallel and pipelined implementation of FIR filters in FPGA platform", "published_by": "2007 International Symposium on Signals, Circuits and Systems 1, 1-4, 2007", "authors": ["G Deepak", "PK Meher", "A Sluzek"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3085143254974982163", "cited_by": 18.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:8k81kl-MbHgC", "title": "Highly concurrent reduced-complexity 2-D systolic array for discrete Fourier transform", "published_by": "IEEE signal processing letters 13 (8), 481-484, 2006", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11639479422005966602", "cited_by": 18.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:tH6gc1N1XXoC", "title": "Efficient approximate core transform and its reconfigurable architectures for HEVC", "published_by": "Journal of Real-Time Image Processing 17, 329-339, 2020", "authors": ["M Jridi", "A Alfalou", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4527308088438434534", "cited_by": 17.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=20&pagesize=80&citation_for_view=gnW4UEAAAAAJ:4X0JR2_MtJMC", "title": "Area\u2013delay\u2013energy efficient vlsi architecture for scalable in-place computation of fft on real data", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 66 (3), 1042-1050, 2018", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13954787994194284010", "cited_by": 17.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:kh2fBNsKQNwC", "title": "On efficient retiming of fixed-point circuits", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (4\u00a0\u2026, 2015", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6815805373536445564", "cited_by": 17.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:t6usbXjVLHcC", "title": "Optimized architecture using a novel subexpression elimination on loeffler algorithm for DCT-based image compression", "published_by": "VLSI Design 2012, 1-1, 2012", "authors": ["M Jridi", "A Alfalou", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16798086660425274294", "cited_by": 17.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:vV6vV6tmYwMC", "title": "Improved comb filter based approach for effective prediction of protein coding regions in DNA sequences", "published_by": "Journal of Signal and Information Processing 2 (02), 88, 2011", "authors": ["J Meher", "PK Meher", "G Dash"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3441117186567534846", "cited_by": 17.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:MXK_kJrjxJIC", "title": "An improved SVD-based watermarking technique for image and document authentication", "published_by": "APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 1984-1987, 2006", "authors": ["JC Patra", "W Soh", "EL Ang", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15770037076122000516", "cited_by": 17.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:Zph67rFs4hoC", "title": "Efficient systolic implementation of DFT using a low-complexity convolution-like formulation", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 53 (8), 702-706, 2006", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8407539584970463462", "cited_by": 17.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:3htObqc8RwsC", "title": "Threshold-guided design and optimization for harris corner detector architecture", "published_by": "IEEE Transactions on Circuits and Systems for Video Technology 28 (12), 3516\u00a0\u2026, 2017", "authors": ["BA Jasani", "SK Lam", "PK Meher", "M Wu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17724730743216891335", "cited_by": 16.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:zLWjf1WUPmwC", "title": "Zero\u2010quantised discrete cosine transform coefficients prediction technique for intra\u2010frame video encoding", "published_by": "IET image processing 7 (2), 165-173, 2013", "authors": ["M Jridi", "P Kumar Meher", "A Alfalou"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11540338483627361463", "cited_by": 16.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:Wp0gIr-vW9MC", "title": "A new approach to secure distributed storage, sharing and dissemination of digital image", "published_by": "2006 IEEE international symposium on circuits and systems, 4 pp.-376, 2006", "authors": ["PK Meher", "JC Patra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12823737693619019637", "cited_by": 16.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:ULOm3_A8WrAC", "title": "Efficient systolic solution for a new prime factor discrete Hartley transform algorithm", "published_by": "IEE Proceedings G (Circuits, Devices and Systems) 140 (2), 135-139, 1993", "authors": ["PK Meher", "JK Satapathy", "G Panda"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13999265673661521293", "cited_by": 16.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:eMMeJKvmdy0C", "title": "Wavelet based lossless DNA sequence compression for faster detection of eukaryotic protein coding regions", "published_by": "International Journal of Image, Graphics and Signal Processing 4 (7), 47, 2012", "authors": ["JK Meher", "MR Panigrahi", "GN Dash", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7884912703754470397", "cited_by": 15.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:nRpfm8aw39MC", "title": "An efficient parallel DA-based fixed-width design for approximate inner-product computation", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28 (5\u00a0\u2026, 2020", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2661704243182636947", "cited_by": 14.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:43bX7VzcjpAC", "title": "Novel Bit-Parallel and Digit-Serial Systolic Finite Field Multipliers Over   Based on Reordered Normal Basis", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 (9\u00a0\u2026, 2019", "authors": ["J Xie", "CY Lee", "PK Meher", "ZH Mao"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=675911490924270778", "cited_by": 14.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:lgwcVrK6X84C", "title": "Design of cascaded CORDIC based on precise analysis of critical path", "published_by": "Electronics 8 (4), 382, 2019", "authors": ["PK Meher", "SY Park"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15121051981954579080", "cited_by": 14.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:_axFR9aDTf0C", "title": "Efficient digit-serial KA-based multiplier over binary extension fields using block recombination approach", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 62 (8), 2044-2051, 2015", "authors": ["CH Liu", "CY Lee", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18223220818816141615", "cited_by": 14.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:qUcmZB5y_30C", "title": "Low-latency hardware-efficient memory-based design for large-order FIR digital filters", "published_by": "2007 6th International Conference on Information, Communications & Signal\u00a0\u2026, 2007", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=326518940882101285", "cited_by": 14.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:L8Ckcad2t8MC", "title": "WMicaD: A new digital watermarking technique using independent component analysis", "published_by": "EURASIP Journal on Advances in Signal Processing 2008, 1-9, 2007", "authors": ["TV Nguyen", "JC Patra", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17602182771386001442", "cited_by": 14.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:Tyk-4Ss8FVUC", "title": "Design of a fully-pipelined systolic array for flexible transposition-free VLSI of 2-D DFT", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 52 (2), 85-89, 2005", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16316525980201108592", "cited_by": 14.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:kNdYIx-mwKoC", "title": "High throughput and low-latency implementation of bit-level systolic architecture for 1D and 2D digital filters", "published_by": "IEE Proceedings-Computers and Digital Techniques 146 (2), 91-99, 1999", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3384088073867386719", "cited_by": 14.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:0EnyYjriUFMC", "title": "Fast computation of multidimensional discrete Hartley transform", "published_by": "IEE, 1992", "authors": ["PK Meher", "JK Satapathy", "G Panda"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4242630630047710229", "cited_by": 14.0, "year": 1992.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:LO7wyVUgiFcC", "title": "Area-Delay Efficient Digit-Serial Multiplier Based on-Partitioning Scheme Combined With TMVP Block Recombination Approach", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (7\u00a0\u2026, 2016", "authors": ["CY Lee", "PK Meher", "CH Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=81710609361436522", "cited_by": 13.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:9pM33mqn1YgC", "title": "Area-Efficient Subquadratic Space-Complexity Digit-Serial Multiplier for Type-II Optimal Normal Basis ofUsing Symmetric TMVP and Block Recombination\u00a0\u2026", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 62 (12), 2846-2855, 2015", "authors": ["CY Lee", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15254098936834890225", "cited_by": 13.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:M7yex6snE4oC", "title": "Area-delay efficient architecture for MP algorithm using reconfigurable inner-product circuits", "published_by": "2014 IEEE International Symposium on Circuits and Systems (ISCAS), 2628-2631, 2014", "authors": ["PK Meher", "BK Mohanty", "T Srikanthan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6611783199506911631", "cited_by": 13.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:5awf1xo2G04C", "title": "An optimized design for serial-parallel finite field multiplication over GF(2m) based on all-one polynomials", "published_by": "2009 Asia and South Pacific Design Automation Conference, 210-215, 2009", "authors": ["PK Meher", "Y Ha", "CY Lee"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10428136222677596948", "cited_by": 13.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:KlAtU1dfN6UC", "title": "A new SOM-based visualization technique for DNA microarray data", "published_by": "The 2006 IEEE International Joint Conference on Neural Network Proceedings\u00a0\u2026, 2006", "authors": ["JC Patra", "EL Ang", "PK Meher", "Q Zhen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5960082039835773578", "cited_by": 13.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:_FxGoFyzp5QC", "title": "Near lossless image compression using lossless Hartley like transform", "published_by": "Fourth International Conference on Information, Communications and Signal\u00a0\u2026, 2003", "authors": ["PK Meher", "T Srikanthan", "J Gupta", "HK Agarwal"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=578415707126082436", "cited_by": 13.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:kuK5TVdYjLIC", "title": "A variable quantization technique for image compression using integer Tchebichef transform", "published_by": "2013 9th International Conference on Information, Communications & Signal\u00a0\u2026, 2013", "authors": ["S Prattipati", "MNS Swamy", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12243874095167791065", "cited_by": 12.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:WbkHhVStYXYC", "title": "High-throughput interpolator architecture for low-complexity chase decoding of RS codes", "published_by": "IEEE transactions on very large scale integration (VLSI) systems 20 (3), 568-573, 2011", "authors": ["F Garcia-Herrero", "MJ Canet", "J Valls", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14214423000383733039", "cited_by": 12.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:k_IJM867U9cC", "title": "Parallel and pipelined architectures for cyclic convolution by block circulant formulation using low-complexity short-length algorithms", "published_by": "IEEE transactions on circuits and systems for video technology 18 (10), 1422\u00a0\u2026, 2008", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14476538671062583814", "cited_by": 12.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:JQOojiI6XY0C", "title": "Novel recursive solution for area-time efficient systolization of discrete Fourier transform", "published_by": "2007 International Symposium on Signals, Circuits and Systems 1, 1-4, 2007", "authors": ["PK Meher", "JC Patra", "AP Vinod"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4701717722338132465", "cited_by": 12.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:hkOj_22Ku90C", "title": "Reconfigurable architectures for low complexity software radio channelizers using hybrid filter banks", "published_by": "2006 10th IEEE Singapore International Conference on Communication Systems, 1-5, 2006", "authors": ["Z Chang", "AP Vinod", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11549791882071549929", "cited_by": 12.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:mVmsd5A6BfQC", "title": "A novel neural network-based linearization and auto-compensation technique for sensors", "published_by": "2006 IEEE International Symposium on Circuits and Systems (ISCAS), 4 pp., 2006", "authors": ["JC Patra", "EL Ang", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13514539962428167082", "cited_by": 12.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:MpfHP-DdYjUC", "title": "Analysis and design of unified architectures for zero-attraction-based sparse adaptive filters", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28 (5\u00a0\u2026, 2020", "authors": ["D Ray", "NV George", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9889414538050426324", "cited_by": 11.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:R3hNpaxXUhUC", "title": "Novel input coding technique for high-precision LUT-based multiplication for DSP applications", "published_by": "2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, 201-206, 2010", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2274418269698036307", "cited_by": 11.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:RHpTSmoSYBkC", "title": "Parallel and pipeline architectures for high-throughput computation of multilevel 3-D DWT", "published_by": "IEEE transactions on circuits and systems for video technology 20 (9), 1200-1209, 2010", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5853120957550346607", "cited_by": 11.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:WqliGbK-hY8C", "title": "Low power FIR filter realization using minimal difference coefficients: Part I-Complexity analysis", "published_by": "APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 1547-1550, 2006", "authors": ["AP Vinod", "CH Chang", "PK Meher", "A Singla"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18442881069325055850", "cited_by": 11.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:aqlVkmm33-oC", "title": "Algorithm for efficient interpolation of real-valued signals using discrete Hartley transform", "published_by": "Computers & electrical engineering 23 (2), 129-134, 1997", "authors": ["GS Maharana", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9383559136714871532", "cited_by": 11.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:kw52XkFRtyQC", "title": "Design of very high-speed pipeline FIR filter through precise critical path analysis", "published_by": "ieee access 9, 34722-34735, 2021", "authors": ["SM Cho", "PK Meher", "LTN Trung", "HJ Cho", "SY Park"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8030507185409884049", "cited_by": 10.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:edDO8Oi4QzsC", "title": "Efficient subquadratic space complexity architectures for parallel MPB single-and double-multiplications for all trinomials using Toeplitz matrix-vector product decomposition", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 62 (3), 854-862, 2015", "authors": ["CY Lee", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16551619455636046285", "cited_by": 10.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:-FonjvnnhkoC", "title": "Efficient -ary Exponentiation over  Using Subquadratic KA-Based Three-Operand Montgomery Multiplier", "published_by": "IEEE Transactions on Circuits and Systems I: regular papers 61 (11), 3125-3134, 2014", "authors": ["CY Lee", "PK Meher", "CP Chang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13287641661043557073", "cited_by": 10.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:SeFeTyx0c_EC", "title": "A reduced computational load protein coding predictor using equivalent amino acid sequence of DNA string with period-3 based time and frequency domain analysis", "published_by": "Scientific Research Publishing, 2011", "authors": ["JK Meher", "GN Dash", "PK Meher", "MK Raval"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6946314517480835888", "cited_by": 10.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:3s1wT3WcHBgC", "title": "Area-efficient parallel-prefix Ling adders", "published_by": "2010 IEEE Asia Pacific Conference on Circuits and Systems, 736-739, 2010", "authors": ["TB Juang", "PK Meher", "CC Kuan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7424511041742507726", "cited_by": 10.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:tS2w5q8j5-wC", "title": "Efficient systolic designs for 1-and 2-dimensional DFT of general transform-lengths for high-speed wireless communication applications", "published_by": "Journal of Signal Processing Systems 60, 1-14, 2010", "authors": ["PK Meher", "JC Patra", "AP Vinod"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17719386951089286642", "cited_by": 10.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:dhFuZR0502QC", "title": "An embedded face recognition system on A VLSI array architecture and its FPGA implementation", "published_by": "2008 34th Annual Conference of IEEE Industrial Electronics, 2432-2437, 2008", "authors": ["AR Mohan", "N Sudha", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7386300613368780706", "cited_by": 10.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:M3ejUd6NZC8C", "title": "Radial basis function implementation of intelligent pressure sensor on field programmable gate array", "published_by": "2007 6th International Conference on Information, Communications & Signal\u00a0\u2026, 2007", "authors": ["JC Patra", "TA Devi", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4021857124078312329", "cited_by": 10.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:v1_lew4L6wgC", "title": "An analytical framework and approximation strategy for efficient implementation of distributed arithmetic-based inner-product architectures", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 67 (1), 212-224, 2019", "authors": ["D Ray", "NV George", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3048182896061110135", "cited_by": 9.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:6yz0xqPARnAC", "title": "Low Register-Complexity Systolic Digit-Serial Multiplier Over  Based on Trinomials", "published_by": "IEEE Transactions on Multi-Scale Computing Systems 4 (4), 773-783, 2018", "authors": ["J Xie", "PK Meher", "X Zhou", "CY Lee"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8613558195150133759", "cited_by": 9.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:PoWvk5oyLR8C", "title": "High-Throughput Digit-Level Systolic Multiplier Over  Based on Irreducible Trinomials", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 62 (5), 481-485, 2014", "authors": ["J Xie", "PK Meher", "ZH Mao"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2509479215677397803", "cited_by": 9.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:HDshCWvjkbEC", "title": "Fault-tolerant bit-parallel multiplier for polynomial basis of GF (2m)", "published_by": "2009 IEEE Circuits and Systems International Conference on Testing and\u00a0\u2026, 2009", "authors": ["CY Lee", "WY Lee", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18311135970535365559", "cited_by": 9.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:JV2RwH3_ST0C", "title": "Extended Sequential logic for Synchronous Circuit Optimization and its applications", "published_by": "IEEE transactions on computer-aided design of integrated circuits and\u00a0\u2026, 2009", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18297908817846706182", "cited_by": 9.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:_Re3VWB3Y0AC", "title": "New scan method and pipeline architecture for VLSI implementation of separable 2-D FIR filters without transposition", "published_by": "TENCON 2008-2008 IEEE Region 10 Conference, 1-5, 2008", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4136677650118908212", "cited_by": 9.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:ZuybSZzF8UAC", "title": "A new convolutional formulation of discrete cosine transform for systolic implementation", "published_by": "2007 6th International Conference on Information, Communications & Signal\u00a0\u2026, 2007", "authors": ["PK Meher", "JC Patra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15730700063194959522", "cited_by": 9.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:7PzlFSSx8tAC", "title": "Novel Flexible Systolic Mesh Architecture for Parallel VLSI Implementation of Finite Digital Convolution", "published_by": "Institution of Electronics and Telecommunication 44 (6), 261-266, 1998", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3561854056269321429", "cited_by": 9.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:4fGpz3EwCPoC", "title": "New approach to the reduction of sign-extension overhead for efficient implementation of multiple constant multiplications", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 62 (11), 2695-2705, 2015", "authors": ["X Lou", "YJ Yu", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12347073844662694636", "cited_by": 8.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:rmuvC79q63oC", "title": "Critical-path optimization for efficient hardware realization of lifting and flipping DWTs", "published_by": "2015 IEEE International Symposium on Circuits and Systems (ISCAS), 1186-1189, 2015", "authors": ["BK Mohanty", "PK Meher", "T Srikanthan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3176422537087613530", "cited_by": 8.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:86PQX7AUzd4C", "title": "A comparison of integer cosine and Tchebichef transforms for image compression using variable quantization", "published_by": "Journal of Signal and Information Processing 6 (03), 203, 2015", "authors": ["S Prattipati", "MNS Swamy", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16173829134287289383", "cited_by": 8.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:foquWX3nUaYC", "title": "Subquadratic space complexity digit-serial multiplier over binary extension fields using Toom-Cook algorithm", "published_by": "2014 International Symposium on Integrated Circuits (ISIC), 176-179, 2014", "authors": ["CY Lee", "PK Meher", "WY Lee"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9358766558058635469", "cited_by": 8.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:_Ybze24A_UAC", "title": "Robust CRT-based watermarking technique for authentication of image and document", "published_by": "2008 IEEE International Conference on Systems, Man and Cybernetics, 3250-3255, 2008", "authors": ["JC Patra", "A Karthik", "PK Meher", "C Bornand"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9936578260492299890", "cited_by": 8.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:N5tVd3kTz84C", "title": "Low power FIR filter realization using minimal difference coefficients: Part II-Algorithm", "published_by": "APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 1551-1554, 2006", "authors": ["AP Vinod", "CH Chang", "PK Meher", "A Singla"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6029853327909305041", "cited_by": 8.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:D03iK_w7-QYC", "title": "Design of a merged DSP microcontroller for embedded systems using discrete orthogonal transform", "published_by": "Journal of Computer Science 2 (5), 388-394, 2006", "authors": ["AK Rath", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9313827203840265743", "cited_by": 8.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:hFOr9nPyWt4C", "title": "Unified DA-based parallel architecture for computing the DCT and the DST", "published_by": "2005 5th International Conference on Information Communications & Signal\u00a0\u2026, 2005", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7907098222959627777", "cited_by": 8.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:uWiczbcajpAC", "title": "Prospects of group-based communication in mobile ad hoc networks", "published_by": "Distributed Computing: Mobile and Wireless Computing 4th International\u00a0\u2026, 2002", "authors": ["PK Behera", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13300375277666591631", "cited_by": 8.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:7H_MAutzIkAC", "title": "Enhanced sharpening of CIC decimation filters, implementation and applications", "published_by": "Circuits, systems, and signal processing 41 (8), 4581-4603, 2022", "authors": ["S Aggarwal", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11522174216829244859", "cited_by": 7.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:YohjEiUPhakC", "title": "Fine-grained pipelining for multiple constant multiplications", "published_by": "2015 IEEE International Symposium on Circuits and Systems (ISCAS), 966-969, 2015", "authors": ["X Lou", "PK Meher", "YJ Yu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3189346162662366057", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:k8Z6L05lTy4C", "title": "High-speed multiplier block design based on bit-level critical path optimization", "published_by": "2014 IEEE International Symposium on Circuits and Systems (ISCAS), 1308-1311, 2014", "authors": ["X Lou", "YJ Yu", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11442612317144842579", "cited_by": 7.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:VaXvl8Fpj5cC", "title": "A novel DA-based architecture for efficient computation of inner-product of variable vectors", "published_by": "2014 IEEE International Symposium on Circuits and Systems (ISCAS), 369-372, 2014", "authors": ["PK Meher", "SY Park"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11337319275110734185", "cited_by": 7.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:blknAaTinKkC", "title": "Preprocessing of microarray by integrated OSR and SDF approach for effective denoising and quantification", "published_by": "International Conference on Information and Network Technology IACSIT Press\u00a0\u2026, 2011", "authors": ["JK Meher", "PK Meher", "GN Dash"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10727039342115295", "cited_by": 7.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:r0BpntZqJG4C", "title": "Efficient systolization of cyclic convolution for systolic implementation of sinusoidal transforms", "published_by": "2008 International Conference on Application-Specific Systems, Architectures\u00a0\u2026, 2008", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10138341596109285738", "cited_by": 7.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:4JMBOYKVnBMC", "title": "Throughput-scalable hybrid-pipeline architecture for multilevel lifting 2-D DWT of JPEG 2000 coder", "published_by": "2008 International Conference on Application-Specific Systems, Architectures\u00a0\u2026, 2008", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6550873070436437341", "cited_by": 7.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:bEWYMUwI8FkC", "title": "DNA microarray data analysis: Effective feature selection for accurate cancer classification", "published_by": "2007 International Joint Conference on Neural Networks, 260-265, 2007", "authors": ["JC Patra", "GP Lim", "PK Meher", "EL Ang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11564243565449940544", "cited_by": 7.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:qxL8FJ1GzNcC", "title": "Field programmable gate array implementation of a neural network-based intelligent sensor system", "published_by": "2006 9th International Conference on Control, Automation, Robotics and\u00a0\u2026, 2006", "authors": ["JC Patra", "HY Lee", "PK Meher", "EL Ang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4474949062261825934", "cited_by": 7.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:QIV2ME_5wuYC", "title": "A new convolutional formulation of the DFT and efficient systolic implementation", "published_by": "TENCON 2005-2005 IEEE Region 10 Conference, 1-5, 2005", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=75791406673751364", "cited_by": 7.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:1taIhTC69MYC", "title": "Implementation and validation of quadral-duty digital PWM to develop a cost-optimized ASIC for BLDC motor drive", "published_by": "Control Engineering Practice 109, 104752, 2021", "authors": ["P Mishra", "A Banerjee", "M Ghosh", "S Gogoi", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17704526060408347443", "cited_by": 6.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:F1b5ZUV5XREC", "title": "DA-based circuits for inner-product computation", "published_by": "Arithmetic Circuits for DSP Applications, 2017", "authors": ["M Mehendale", "M Sharma", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10643673829263406084", "cited_by": 6.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:6ZxmRoH8BuwC", "title": "Low-Complexity Digit-Serial Multiplier Over  Based on Efficient Toeplitz Block Toeplitz Matrix\u2013Vector Product Decomposition", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (2), 735-746, 2016", "authors": ["CY Lee", "PK Meher", "CC Fan", "SM Yuan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15586851753443685744", "cited_by": 6.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:dfsIfKJdRG4C", "title": "The role of combined osr and sdf method for pre-processing of microarray data that accounts for effective denoising and quantification", "published_by": "Journal of Signal and Information Processing 2 (03), 190, 2011", "authors": ["J Meher", "MK Raval", "PK Meher", "G Dash"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8751794153585655338", "cited_by": 6.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:a0OBvERweLwC", "title": "Signal Processing Approach for Prediction of Kink in Transmembrane \u03b1-Helices", "published_by": "International Conference on Advances in Information Technology and Mobile\u00a0\u2026, 2011", "authors": ["JK Meher", "N Mishra", "PK Mohapatra", "MK Raval", "PK Meher", "G Dash"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9088211726573215884", "cited_by": 6.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:u_35RYKgDlwC", "title": "An improved SOM-based visualization technique for DNA microarray data analysis", "published_by": "The 2010 International Joint Conference on Neural Networks (IJCNN), 1-7, 2010", "authors": ["JC Patra", "J Abraham", "PK Meher", "G Chakraborty"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7942380474701036578", "cited_by": 6.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:cFHS6HbyZ2cC", "title": "Bit-serial systolic architecture for 2-D non-separable discrete wavelet transform", "published_by": "Proceedings of the 2009 12th International Symposium on Integrated Circuits\u00a0\u2026, 2009", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8795637563005992886", "cited_by": 6.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:7T2F9Uy0os0C", "title": "Development of intelligent sensors using Legendre functional-link artificial neural networks", "published_by": "2008 IEEE International Conference on Systems, Man and Cybernetics, 1140-1145, 2008", "authors": ["JC Patra", "PK Meher", "G Chakraborty"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14577329792966524282", "cited_by": 6.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:hC7cP41nSMkC", "title": "3-dimensional systolic architecture for parallel VLSI implementation of the discrete cosine transform", "published_by": "IEE Proceedings-Circuits, Devices and Systems 143 (5), 255-258, 1996", "authors": ["SS Nayak", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1562160214824174460", "cited_by": 6.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:ubry08Y2EpUC", "title": "Analysis and design of approximate inner-product architectures based on distributed arithmetic", "published_by": "2019 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2019", "authors": ["D Ray", "NV George", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12614589404339644859", "cited_by": 5.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:tuHXwOkdijsC", "title": "Area\u2010delay\u2010power\u2010efficient architecture for folded two\u2010dimensional discrete wavelet transform by multiple lifting computation", "published_by": "IET Image Processing 8 (6), 345-353, 2014", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5397350519077661884", "cited_by": 5.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:1qzjygNMrQYC", "title": "Wavelet transform for detection of conserved motifs in protein sequences with ten bit physico-chemical properties", "published_by": "Int\u2019l J. Information and Electronics Eng 2 (2), 200-204, 2012", "authors": ["JK Meher", "MK Raval", "PK Meher", "GN Nash"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13476834673144671587", "cited_by": 5.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:dshw04ExmUIC", "title": "Memory-based computation of inner-product for digital signal processing applications", "published_by": "2010 International Symposium on Electronic System Design, 95-100, 2010", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13606037865246623245", "cited_by": 5.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:XiSMed-E-HIC", "title": "LUT-based circuits for future wireless systems", "published_by": "2010 53rd IEEE International Midwest Symposium on Circuits and Systems, 696-699, 2010", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15236962983039776111", "cited_by": 5.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:xtRiw3GOFMkC", "title": "Systolic Architecture for Transposition-Free VLSI Implementation of Separable 2-D DWT", "published_by": "2006 10th IEEE Singapore International Conference on Communication Systems, 1-5, 2006", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12218079385692537774", "cited_by": 5.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:TFP_iSt0sucC", "title": "Novel recursive algorithm and highly compact semisystolic architecture for high throughput computation of 2-D DHT", "published_by": "IEE, 1993", "authors": ["PK Meher", "G Panda"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12241000547093486914", "cited_by": 5.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:MhiOAD_qIWkC", "title": "Area-Time Efficient Two-Dimensional Reconfigurable Integer DCT Architecture for HEVC", "published_by": "Electronics 10 (5), 603, 2021", "authors": ["PK Meher", "SK Lam", "T Srikanthan", "DH Kim", "SY Park"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6497219714374057668", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:PaBasH6fAo0C", "title": "Low latency scaling-free pipeline CORDIC architecture using augmented Taylor series", "published_by": "2019 IEEE International Symposium on Smart Electronic Systems (iSES\u00a0\u2026, 2019", "authors": ["SS Wadkar", "BP Das", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1720267539135461477", "cited_by": 4.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:sJsF-0ZLhtgC", "title": "Shift-add circuits for constant multiplications", "published_by": "Arithmetic circuits for DSP applications, 33-76, 2017", "authors": ["PK Meher", "CH Chang", "O Gustafsson", "AP Vinod", "M Faust"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4560096895274002629", "cited_by": 4.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:umqufdRvDiIC", "title": "Reconfigurable FIR filter for dynamic variation of filter order and filter coefficients", "published_by": "Journal of semiconductor technology and science 16 (3), 261-273, 2016", "authors": ["PK Meher", "SY Park"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14309336250134522207", "cited_by": 4.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:Ri6SYOTghG4C", "title": "Efficient subquadratic parallel multiplier based on modified SPB of GF(2m)", "published_by": "2015 IEEE International Symposium on Circuits and Systems (ISCAS), 1430-1433, 2015", "authors": ["JS Pan", "PK Meher", "CY Lee", "HH Bai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11966008516252626663", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:PELIpwtuRlgC", "title": "Efficient architectures for VLSI implementation of 2-D discrete Hadamard transform", "published_by": "2012 IEEE International Symposium on Circuits and Systems (ISCAS), 1480-1483, 2012", "authors": ["BK Mohanty", "PK Meher", "SK Singhal"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14738708681613870692", "cited_by": 4.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:wbdj-CoPYUoC", "title": "New encoded single-indicator sequences based on physico-chemical parameters for efficient exon identification", "published_by": "International Journal of Bioinformatics Research and Applications 8 (1-2\u00a0\u2026, 2012", "authors": ["JK Meher", "PK Meher", "GN Dash", "MK Raval"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12749145440266099077", "cited_by": 4.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:RGFaLdJalmkC", "title": "Speeding up subquadratic finite field multiplier over GF (2m) generated by trinomials using toeplitz matrix-vector with inner product formula", "published_by": "2011 Fifth International Conference on Genetic and Evolutionary Computing\u00a0\u2026, 2011", "authors": ["CY Lee", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1964077940951422081", "cited_by": 4.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:4vMrXwiscB8C", "title": "Guest editorial: Special issue on embedded signal processing circuits and systems for cognitive radio-based wireless communication devices", "published_by": "Circuits, Systems, and Signal Processing 30 (4), 683, 2011", "authors": ["AP Vinod", "EM Lai", "PK Meher", "J Palicot", "S Mirabbasi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10438350844474878427", "cited_by": 4.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:isC4tDSrTZIC", "title": "Providing both guaranteed and best effort services using spatial division multiplexing noc with dynamic channel allocation and runtime reconfiguration", "published_by": "2008 International Conference on Microelectronics, 329-332, 2008", "authors": ["J Lim", "EH Siow", "Y Ha", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13430618839555070011", "cited_by": 4.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:PR6Y55bgFSsC", "title": "Content-based image retrieval using orthogonal moments heuristically", "published_by": "2008 IEEE International Conference on Systems, Man and Cybernetics, 512-517, 2008", "authors": ["JC Patra", "S Sood", "PK Meher", "C Bornand"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9317548546713712603", "cited_by": 4.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:VL0QpB8kHFEC", "title": "Determination of QSAR of aldose reductase inhibitors using an RBF network", "published_by": "2008 IEEE International Conference on Systems, Man and Cybernetics, 1713-1718, 2008", "authors": ["JC Patra", "RWS Cheong", "PK Meher", "G Chakraborty"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6748444726346715338", "cited_by": 4.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=100&pagesize=100&citation_for_view=gnW4UEAAAAAJ:YOwf2qJgpHMC", "title": "Systolic array realization of a neural network-based face recognition system", "published_by": "2008 3rd IEEE Conference on Industrial Electronics and Applications, 1864-1869, 2008", "authors": ["N Sudha", "AR Mohan", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16351274797216833556", "cited_by": 4.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:M3NEmzRMIkIC", "title": "Efficient systolization of cyclic convolutions using low-complexity rectangular transform algorithms", "published_by": "2007 International Symposium on Signals, Circuits and Systems 1, 1-4, 2007", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14845372522170263463", "cited_by": 4.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:NJ774b8OgUMC", "title": "A 2-D systolic array for high-throughput computation of 2-D discrete Fourier transform", "published_by": "APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 1927-1930, 2006", "authors": ["PK Meher", "JC Patra", "AP Vinod"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13471588777538549799", "cited_by": 4.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:dQ2og3OwTAUC", "title": "Reduced-complexity concurrent systolic implementation of the discrete sine transform", "published_by": "APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 1535-1538, 2006", "authors": ["PK Meher", "AP Vinod", "JC Patra", "MNS Swamy"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12548383260020146681", "cited_by": 4.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:Tiz5es2fbqcC", "title": "VLSI architecture for high-speed/low-power implementation of multilevel lifting DWT", "published_by": "APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 458-461, 2006", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15993834909536457659", "cited_by": 4.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:tkaPQYYpVKoC", "title": "WAP-teletext system", "published_by": "IEEE Transactions on Consumer Electronics 50 (1), 130-138, 2004", "authors": ["N Sriskanthan", "PK Meher", "GS Ng", "CK Heng"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10168297473006035691", "cited_by": 4.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:_Qo2XoVZTnwC", "title": "Fast Computation of Circular Convolution of Real Valued Data using Prime Factor Fast Hartley Transform Algorithm", "published_by": "IETE Journal of Research 41 (4), 261-264, 1995", "authors": ["PK Meher", "G Panda"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3557658892131760788", "cited_by": 4.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:wKETBy42zhYC", "title": "Energy-Efficient High-Speed ASIC Implementation of Convolutional Neural Network Using Novel Reduced Critical-Path Design", "published_by": "IEEE Access 10, 34032-34045, 2022", "authors": ["SS Lee", "TD Nguyen", "PK Meher", "SY Park"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6942675600877908069", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:jgBuDB5drN8C", "title": "Low-Complexity Systolic Multiplier for GF(2m) using Toeplitz Matrix-Vector Product Method", "published_by": "2019 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2019", "authors": ["J Xie", "CY Lee", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14532821718293433317", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:Bg7qf7VwUHIC", "title": "Analysis of systolic penalties and design of efficient digit-level systolic-like multiplier for binary extension fields", "published_by": "Circuits, Systems, and Signal Processing 38, 774-790, 2019", "authors": ["BK Meher", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11108594364921979842", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:a3BOlSfXSfwC", "title": "Efficient cross-correlation algorithm and architecture for robust synchronization in frame-based communication systems", "published_by": "Circuits, Systems, and Signal Processing 37, 2548-2573, 2018", "authors": ["NAA Syed", "PK Meher", "AP Vinod"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10074283069198759791", "cited_by": 3.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:FiytvqdAVhgC", "title": "RNS-Based arithmetic circuits and applications", "published_by": "Arithmetic circuits for DSP applications, 186-236, 2017", "authors": ["PVA Mohan", "PK Meher", "T Stouraitis"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12186454247232635118", "cited_by": 3.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:35r97b3x0nAC", "title": "A low-complexity spectrum sensing technique for cognitive radios based on correlation of intra-segment decimated vectors", "published_by": "2012 IEEE International Conference on Communication Systems (ICCS), 443-447, 2012", "authors": ["SNA Ahmed", "PK Meher", "AP Vinod"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10312435019128014058", "cited_by": 3.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:YFjsv_pBGBYC", "title": "Prediction of hydrophobic regions effectively in transmembrane proteins using digital filter", "published_by": "Journal of Biomedical Science and Engineering 4 (08), 562, 2011", "authors": ["J Meher", "MK Raval", "G Dash", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=645411365316330637", "cited_by": 3.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:ZHo1McVdvXMC", "title": "Low-Cost Design of Serial-Parallel Multipliers Over GF (2^ m) Using Hybrid Pass-Transistor Logic (PTL) and CMOS Logic", "published_by": "2010 International Symposium on Electronic System Design, 131-134, 2010", "authors": ["PK Meher", "SF Hsiao", "CS Wen", "MY Tsai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7105199422856069873", "cited_by": 3.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:TQgYirikUcIC", "title": "Scalable serial-parallel multiplier over GF(2m) by hierarchical pre-reduction and input decomposition", "published_by": "2009 IEEE International Symposium on Circuits and Systems, 2910-2913, 2009", "authors": ["PK Meher", "CY Lee"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2119193895830414708", "cited_by": 3.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:1yQoGdGgb4wC", "title": "Support vector machine application in drug discovery of aldose reductase inhibitors", "published_by": "2008 IEEE International Conference on Systems, Man and Cybernetics, 1731-1736, 2008", "authors": ["JC Patra", "L Li", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8487443375667930840", "cited_by": 3.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:f2IySw72cVMC", "title": "New approach to scalable parallel and pipelined realization of repetitive multiple accumulations", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 55 (9), 902-906, 2008", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9840899957335390723", "cited_by": 3.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:u9iWguZQMMsC", "title": "Merged-cascaded systolic array for VLSI implementation of discrete wavelet transform", "published_by": "APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 462-465, 2006", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15184463929357971199", "cited_by": 3.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:mB3voiENLucC", "title": "A scalable and multiplier-less fully-pipelined architecture for VLSI implemetation of discrete Hartley transform [implemetation read implementation]", "published_by": "Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on 2\u00a0\u2026, 2003", "authors": ["PK Meher", "T Srikanthan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11130656855121796513", "cited_by": 3.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:iH-uZ7U-co4C", "title": "Parallel algorithms and systolic architectures for 1-and 2-D interpolation using discrete Hartley transform", "published_by": "International Journal of Computers and Applications 22 (1), 1-7, 2000", "authors": ["GS Maharana", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11064246070260084368", "cited_by": 3.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:AHdEip9mkN0C", "title": "CORDIC circuits", "published_by": "Arithmetic Circuits for DSP Applications. Wiley, 2017", "authors": ["PK Meher", "J Valls", "TB Juang", "K Sridharan", "K Maharatna"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13748123748016109025", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:sNmaIFBj_lkC", "title": "Comment on \u201cSubquadratic Space-Complexity Digit-Serial Multipliers OverUsing Generalized-Way Karatsuba Algorithm\u201d", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 63 (8), 1316-1319, 2016", "authors": ["CY Lee", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7534494607681013605", "cited_by": 2.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:nrtMV_XWKgEC", "title": "An Efficient Look-up Table-based Approach for Multiplication over GF(2 m ) Generated by Trinomials", "published_by": "Circuits, Systems, and Signal Processing 32, 2623-2638, 2013", "authors": ["BK Meher", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6157420744265245233", "cited_by": 2.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:eJXPG6dFmWUC", "title": "A New Look-Up Table Approach for High-Speed Finite Field Multiplication", "published_by": "2011 International Symposium on Electronic System Design, 51-55, 2011", "authors": ["BK Meher", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4230605913699761114", "cited_by": 2.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:738O_yMBCRsC", "title": "Systolic vlsi and fpga realization of artificial neural networks", "published_by": "Computational Intelligence in Optimization: Applications and Implementations\u00a0\u2026, 2010", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16453074247358351334", "cited_by": 2.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:ZfRJV9d4-WMC", "title": "Pipelined architecture for high-speed implementation of multilevel lifting 2-D DWT using 9/7 filters", "published_by": "2007 International Symposium on Signals, Circuits and Systems 1, 1-4, 2007", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7440589849341096234", "cited_by": 2.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:ns9cj8rnVeAC", "title": "A novel reconfigurable execution core for merged dsp microcontroller", "published_by": "J. Comput. Sci 3, 803-809, 2007", "authors": ["AK Rath", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1678927889035261620", "cited_by": 2.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:NaGl4SEjCO4C", "title": "Low-complexity technique for secure storage and sharing of biomedical images", "published_by": "2006 IEEE International Symposium on Circuits and Systems, 4 pp.-4806, 2006", "authors": ["PK Meher", "JC Patra", "MR Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15756493059613889338", "cited_by": 2.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:URolC5Kub84C", "title": "Effective communication in ad hoc network of mobile users group", "published_by": "Asia-Pacific Conference on Circuits and Systems 2, 461-465, 2002", "authors": ["PK Behera", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5910810265380154662", "cited_by": 2.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:hMod-77fHWUC", "title": "Optimal neural network for solution of Lyapunov equation", "published_by": "Proceedings of ICNN'95-International Conference on Neural Networks 1, 555-559, 1995", "authors": ["PK Meher", "SK Pradhan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=586032475371187425", "cited_by": 2.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:1lhNe0rCu4AC", "title": "Multichannel Filters for Wireless Networks: Lookup-Table-Based Efficient Implementation", "published_by": "IEEE Consumer Electronics Magazine 8 (3), 44-49, 2019", "authors": ["SK Sahoo", "PK Meher", "GG Ganjikunta"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2604579304953213174", "cited_by": 1.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:5icHVeHT4IsC", "title": "Lookup table-based low-power implementation of multi-channel filters for software defined radio", "published_by": "2017 IEEE International Symposium on Nanoelectronic and Information Systems\u00a0\u2026, 2017", "authors": ["SK Sahoo", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14611369621005098931", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:uDGL6kOW6j0C", "title": "Logarithmic number system", "published_by": "Wiley-IEEE Press, 2017", "authors": ["PK Meher", "T Stouraitis"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9367037741562929425", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:NyGDZy8z5eUC", "title": "Basic Arithmetic Circuits", "published_by": "Wiley-IEEE Press, 2017", "authors": ["PK Meher", "T Stouraitis"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17809831152029310301", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:ML0RJ9NH7IQC", "title": "Special section on image and video processing for security", "published_by": "Signal, Image and Video Processing 7, 607-608, 2013", "authors": ["S Natarajan", "NB Puhan", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11113604918729640971", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:HoB7MX3m0LUC", "title": "Efficient coefficient partitioning for decomposed DA-based inner-product computation", "published_by": "2011 IEEE International Symposium of Circuits and Systems (ISCAS), 406-409, 2011", "authors": ["Y Pan", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5218120972068324376", "cited_by": 1.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:rO6llkc54NcC", "title": "DNA microarray analysis using Equalized Orthogonal Mapping", "published_by": "The 2010 International Joint Conference on Neural Networks (IJCNN), 1-8, 2010", "authors": ["JC Patra", "NV George", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7494243344060720569", "cited_by": 1.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:CHSYGLWDkRkC", "title": "Fault Tolerant Dual Basis Multiplier Over GF (2m)", "published_by": "2009 IEEE Circuits and Systems International Conference on Testing and\u00a0\u2026, 2009", "authors": ["CY Lee", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12500406360486445037", "cited_by": 1.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:maZDTaKrznsC", "title": "Equalized orthogonal map-based DNA microarray data analysis for cancer diagnosis", "published_by": "2007 6th International Conference on Information, Communications & Signal\u00a0\u2026, 2007", "authors": ["JC Patra", "S Detpongsante", "PK Meher", "EL Ang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14636488746165442235", "cited_by": 1.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:AvfA0Oy_GE0C", "title": "Group-based ad hoc network and its advantages", "published_by": "Proceedings of the 15th international conference on Computer communication\u00a0\u2026, 2002", "authors": ["PK Behera", "PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8468455631744574618", "cited_by": 1.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:prdVHNxh-e8C", "title": "A SYSTOLIC ARRAY ARCHITECTURE FOR PARALLEL VLSI IMPLEMENTATION OF LINEAR CONVOLUTION OF DISCRETE SEQUENCES", "published_by": "Supercomputing for Scientific Visualisation: Proceedings of the Seminar on\u00a0\u2026, 1994", "authors": ["PK Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9671974861084320969", "cited_by": 1.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:gsN89kCJA0AC", "title": "Combined LPC and MFCC Fetaures based technique for Isolated Speech Recognition", "published_by": "Hyderabad India, 0", "authors": ["D Anand", "P Meher"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10933058087486670511", "cited_by": 1.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:hsZV8lGYWTMC", "title": "Low-Complexity Distributed Arithmetic-Based Architecture for Inner-Product of Variable Vectors", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023", "authors": ["A Kali", "SL Sabat", "PK Meher"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:Br1UauaknNIC", "title": "An Efficient Scaling-Free Folded Hyperbolic CORDIC Design Using a Novel Low-Complexity Power-of-2 Taylor Series Approximation", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023", "authors": ["A Verma", "K Kiyawat", "BP Das", "PK Meher"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:DJbcl8HfkQkC", "title": "IEEE Cireuits & Systems Society", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:7wO8s98CvbsC", "title": "IEEE CIRCUITS AND SYSTEMS SOCIETY", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:U4n9YNQMCAIC", "title": "Scalable transform architectures for video coding", "published_by": "VLSI Architectures for Future Video Coding, 1, 2019", "authors": ["SB Jdidia", "M Jridi", "PK Meher", "M Masmoudi", "A Al Falou"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:jL-93Qbq4QoC", "title": "Low Register-Complexity Systolic Digit-Serial Multiplier Over< inline-formula>< tex-math notation", "published_by": "IEEE Transactions on Multi-Scale Computing Systems, 773-783, 2018", "authors": ["J Xie", "PK Meher", "X Zhou", "CY Lee"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:gVv57TyPmFsC", "title": "IEEE CIRCUITS AND SYSTEMS SOCIETY", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:gKiMpY-AVTkC", "title": "An efficient spectrum sensing technique for burst signals detection based on correlation and FFT", "published_by": "TENCON 2017-2017 IEEE Region 10 Conference, 684-688, 2017", "authors": ["SNA Ahmed", "PK Meher", "AP Vinod"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:0CzhzZyukY4C", "title": "Table-Based Circuits for DSP Applications", "published_by": "Arithmetic Circuits for DSP Applications, 2017", "authors": ["PK Meher", "SF Hsiao"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:OTTXONDVkokC", "title": "Fast acquisition and time synchronization of frequency hopping burst signals", "published_by": "2017 International Conference on Signals and Systems (ICSigSys), 175-179, 2017", "authors": ["SNA Ahmed", "PK Meher", "AP Vinod"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:WJVC3Jt7v1AC", "title": "Abeydeera, M., Karunaratne, M., Karunaratne, G., De Silva, K., and Pasqual, A., 4K Real-Time HEVC Decoder on an FPGA; TCSVT Jan. 2016 236-249 Abramowski, A., see Pastuszak, G\u00a0\u2026", "published_by": "IEEE Transactions on Circuits and Systems for Video Technology 26 (12), 2345, 2016", "authors": ["NV Boulgouris", "DR Bull", "M Cagnazzo", "A Cavallaro", "G Cheung", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:4hFrxpcac9AC", "title": "Efficient Formula Not Shown-ary Exponentiation over Formula Not Shown Using Subquadratic KA-Based Three-Operand Montgomery Multiplier", "published_by": "IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS PART 1 REGULAR PAPERS 61 (11\u00a0\u2026, 2014", "authors": ["L Chiou-Yng", "PK Meher", "C Chien-Ping"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:LI9QrySNdTsC", "title": "Transactions/Journals Department", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:ILKRHgRFtOwC", "title": "Guest Editorial: Advanced Techniques for Efficient Electronic System Design", "published_by": "Circuits, Systems, and Signal Processing 32, 2539-2541, 2013", "authors": ["PK Meher", "SP Mohanty", "AP Vinod"], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:ipzZ9siozwsC", "title": "Efficient Systolic Architecture for VLSI Realization of 2-D Hartley-Like Transform", "published_by": "International Journal of Computers and Applications 35 (1), 22-28, 2013", "authors": ["GS Maharana", "PK Meher", "BK Mohanty"], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:J_g5lzvAfSwC", "title": "Efficient Designs for AOP-Based Field Multiplication over GF (2m)", "published_by": "Journal of Computers 22 (3), 2011", "authors": ["PK Meher", "CY Lee"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:BqipwSGYUEgC", "title": "Efficient weighted modulo 2n+1 adders by partitioned parallel-prefix computation and enhanced circular carry generation", "published_by": "Proceedings of 2011 International Symposium on VLSI Design, Automation and\u00a0\u2026, 2011", "authors": ["TB Juang", "PK Meher", "CC Chiu"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:mvPsJ3kp5DgC", "title": "Digital and Multirate Signal Processing-Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT", "published_by": "IEEE Transactions on Signal Processing 59 (5), 2072, 2011", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:0N-VGjzr574C", "title": "Concurrent error detection in bit-serial normal basis multiplication over GF (2m) using multiple parity prediction", "published_by": "Institute of Electrical and Electronics Engineers, 2010", "authors": ["CY Lee", "PK Meher", "JC Patra"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:EUQCXRtRnyEC", "title": "Efficient Bit-Parallel Multipliers in Composite Fields", "published_by": "2008 IEEE Asia-Pacific Services Computing Conference, 686-691, 2008", "authors": ["CY Lee", "PK Meher"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:bFI3QPDXJZMC", "title": "Concurrent systolic architecture for high-throughput implementation of 3-dimensional discrete wavelet transform", "published_by": "2008 International Conference on Application-Specific Systems, Architectures\u00a0\u2026, 2008", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:XUvXOeBm_78C", "title": "Intelligent sensors using computationally efficient Chebyshev neural networks", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:yFnVuubrUp4C", "title": "Implementation of Signal Processing Systems-FPGA Realization of FIR Filters by Efficient and Flexible Systolization Using Distributed Arithmetic", "published_by": "IEEE Transactions on Signal Processing 56 (7), 3009, 2008", "authors": ["PK Meher", "S Chandrasekaran", "A Amira"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:Fu2w8maKXqMC", "title": "Fully-pipelined CORDIC implementation of subspace-based speech enhancement", "published_by": "2007 50th Midwest Symposium on Circuits and Systems, 97-100, 2007", "authors": ["P Sinha", "MNS Swamy", "PK Meher"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:-mN3Mh-tlDkC", "title": "High-throughput memory-based architecture for DHT using a new convolutional formulation", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:35N4QoGY0k4C", "title": "Bi-Layer Systolic Architecture for Bit-Serial Implementation of Discrete Wavelet Transform", "published_by": "2006 10th IEEE Singapore International Conference on Communication Systems, 1-5, 2006", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:nb7KW1ujOQ8C", "title": "A Low Complexity Technique for Data Fusion in Digital Images and Lossless Retrieval", "published_by": "2005 3rd International Conference on Intelligent Sensing and Information\u00a0\u2026, 2005", "authors": ["PK Meher", "MR Meher"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:uWQEDVKXjbEC", "title": "Area-time efficient systolic architecture for the DCT", "published_by": "Asia-Pacific Conference on Advances in Computer Systems Architecture, 787-794, 2005", "authors": ["PK Meher"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:4fKUyHm3Qg0C", "title": "Low-Power Transform-Domain Coding by Separable Two-Dimensional Hartley-Like Transform.", "published_by": "Embedded Systems and Applications, 228-236, 2003", "authors": ["PK Meher", "T Srikanthan", "MM Kumar", "S Arunkumar"], "cited_by_link": NaN, "cited_by": NaN, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:OU6Ihb5iCvQC", "title": "Reconfigurable execution core for high performance DSP applications", "published_by": "Asia-Pacific Conference on Circuits and Systems 2, 509-514, 2002", "authors": ["AK Rath", "PK Meher"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:KxtntwgDAa4C", "title": "Efficient systolic architecture for implementation of 2-D discrete cosine transform", "published_by": "IETE journal of research 47 (3-4), 173-178, 2001", "authors": ["SS Nayak", "PK Meher"], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:SP6oXDckpogC", "title": "Single Layer Block Neural Network for Solution of Lyapunov Equation", "published_by": "IETE Journal of Research 43 (5), 339-344, 1997", "authors": ["PK Meher", "SK Pradhan"], "cited_by_link": NaN, "cited_by": NaN, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:lSLTfruPkqcC", "title": "Interpolation of 2-D Signals using 2-D Hartley-like Transform", "published_by": "IETE Journal of Research 43 (4), 333-335, 1997", "authors": ["GS Maharana", "PK Meher"], "cited_by_link": NaN, "cited_by": NaN, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:yxmsSjX2EkcC", "title": "G. Panda zyxwvutsrqponmlkjihgfed", "published_by": "IEE PROCEEDINGS-G 140 (2), 135, 1993", "authors": ["PK Meher", "JK Satapathy"], "cited_by_link": NaN, "cited_by": NaN, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:PYBJJbyH-FwC", "title": "Algorithm-Architecture Co-Design for DSP Applications for DSP Applications", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:WC23djZS0W4C", "title": "Message from the Technical Program Chairs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:7Hz3ACDFbsoC", "title": "IEEE CIRCUITS AND SYSTEMS SOCIETY", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:BzfGm06jWhQC", "title": "G. Ganesh Kumar, Subhendu K. Sahoo &", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:CaZNVDsoPx4C", "title": "A scalable and multiplier-less fully-pipelined architecture for VLSI implemetation of discrete Hartley transform [implemetation read implementation]", "published_by": "Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on, 0", "authors": ["PK Meher", "T Srikanthan"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:otzGkya1bYkC", "title": "Systolic Architecture for Transposition-Free VLSI Implementation of Separable 2-D DWT", "published_by": "2006 10th IEEE Singapore International Conference on Communication Systems, 0", "authors": ["BK Mohanty", "PK Meher"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:PVgj2kMGcgYC", "title": "Nonlinear Circuits and Systems Event-Triggered Finite-Time Robust Filtering for a Class of State-Dependent Uncertain Systems With Network Transmission Delay", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:bKqednn6t2AC", "title": "Algorithm-Architecture Co-Design for DSP Applications", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:HtS1dXgVpQUC", "title": "Co-chairs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:cWzG1nlazyYC", "title": "Memory-Based Computing for DSP Applications", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:mNrWkgRL2YcC", "title": "Design Verification SEChecker: A Sequential Equivalence Checking Framework Based on th Invariants............ F. Lu and K.-T. Cheng 733 Architecture Systolic and Non-Systolic\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:_FM0Bhl9EiAC", "title": "Logic-in-Memory With a Nonvolatile Programmable Metallization Cell..... P. Junsangsri, J. Han, and F. Lombardi 521 Hardware Architectural Support for Caching Partitioned\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:ruyezt5ZtCIC", "title": "APESER 2010 Organizing and Program Committees", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:b1wdh0AR-JQC", "title": "ISED 2013", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:KUbvn5osdkgC", "title": "M. Bocquet, H. Aziza, D. Deleruyelle, C. Muller, D. Querlioz, N. Ben Romdhane, D. Ravelosona, and C. Chappert 443 Bit-Level Optimization of Adder-Trees for Multiple Constant\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:BUYA1_V_uYcC", "title": "Security and Privacy in Ad-hoc Networks using Mobile Users' Club", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:epqYDVWIO7EC", "title": "Nonlinear Circuits and Systems Guaranteed H1 Performance State Estimation of Delayed Static Neural Networks.... H. Huang, T. Huang, and X. Chen 371", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:2KloaMYe4IUC", "title": "Efficient Systolization of Finite Field Multiplication over GF (2 m) Based on All-One Polynomials", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:uLbwQdceFCQC", "title": "Digital Circuits and Systems and VLSI Single-Phase SP-Domino: A Limited-Switching Dynamic Circuit Technique for Low-Power Wide Fan-in Logic Gates..", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:ye4kPcJQO24C", "title": "Invited Review Paper Exploiting Nonlinear Dynamics in Novel Measurement Strategies and Devices: From Theory to Experiments and Applications (Invited Paper)............... S\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:bnK-pcrLprsC", "title": "Workshop Chairs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=gnW4UEAAAAAJ&cstart=200&pagesize=100&citation_for_view=gnW4UEAAAAAJ:UxriW0iASnsC", "title": "Concurrent Error Detection/Correction in Finite Field Arithmetic Architectures over GF (2^m)", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["7349", "46", "144"], "Since 2018": ["3192", "29", "84"]}, "chart": {"2006": 38, "2007": 43, "2008": 47, "2009": 79, "2010": 156, "2011": 181, "2012": 287, "2013": 438, "2014": 567, "2015": 664, "2016": 776, "2017": 725, "2018": 605, "2019": 624, "2020": 564, "2021": 563, "2022": 495, "2023": 338}}, "co_authors": [{"link": "https://scholar.google.com/citations?hl=en&user=RQk2CZQAAAAJ", "name": "Basant Kumar Mohanty", "ext": "Professor, Electronics and Telecommunication Engineering, Sambalpur University Institute\u00a0\u2026"}, {"link": "https://scholar.google.com/citations?hl=en&user=Nt7xa94AAAAJ", "name": "Jagdish Patra", "ext": "Swinburne University of Technology, Melbourne, Australia"}, {"link": "https://scholar.google.com/citations?hl=en&user=8UZ3QGMAAAAJ", "name": "Sang Yoon Park", "ext": "institute for infocomm research"}, {"link": "https://scholar.google.com/citations?hl=en&user=yhYd0_4AAAAJ", "name": "Vinod A Prasad", "ext": "Professor, Information Communication Technology, Singapore Institute of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=_CQfjBIAAAAJ", "name": "Swamy, MNS", "ext": "Propfessor of Electrical and Computer Eng., Concordia University"}, {"link": "https://scholar.google.com/citations?hl=en&user=N20kW40AAAAJ", "name": "Javier Valls", "ext": "Profesor del Departamento de Ingenier\u00eda Electr\u00f3nica de la Universidad Polit\u00e9cnica de\u00a0\u2026"}, {"link": "https://scholar.google.com/citations?hl=en&user=CJujmnoAAAAJ", "name": "Xin Lou", "ext": "ShanghaiTech University"}, {"link": "https://scholar.google.com/citations?hl=en&user=N8Xv4GQAAAAJ", "name": "Jridi Maher", "ext": "Enseignant chercheur, ISEN Yncrea Ouest"}, {"link": "https://scholar.google.com/citations?hl=en&user=K3EyyOwAAAAJ", "name": "Prof. Gananath Dash", "ext": "Sambalpur University"}, {"link": "https://scholar.google.com/citations?hl=en&user=ooCsX-UAAAAJ", "name": "Prof. Ganapati Panda (G. Panda)", "ext": "CV Raman Global University-Odisha"}, {"link": "https://scholar.google.com/citations?hl=en&user=diEe7vYAAAAJ", "name": "Sudha Natarajan", "ext": "Professor, School of Computing, SASTRA Deemed University"}, {"link": "https://scholar.google.com/citations?hl=en&user=ctW_qxQAAAAJ", "name": "Jeng-Shyang Pan (\u6f58\u6b63\u7965)", "ext": "Shandong University of Science and Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=96tjdYkAAAAJ", "name": "Mukesh Kumar Raval", "ext": "Former Professor of Chemistry, Gangadhar Meher College, Sambalpur-768004, Orissa\u00a0\u2026"}, {"link": "https://scholar.google.com/citations?hl=en&user=4WVI4SYAAAAJ", "name": "Yu Pan", "ext": "Head of perception, Venti technologies"}, {"link": "https://scholar.google.com/citations?hl=en&user=J7_0Wm4AAAAJ", "name": "Jitendriya K Satapathy", "ext": "Professor in Electrical Engineering, National Institute of Technology, Rourkela-769008, India"}, {"link": "https://scholar.google.com/citations?hl=en&user=8nxCpsEAAAAJ", "name": "Dwaipayan Ray", "ext": "Senior Lead Engineer at Qualcomm"}, {"link": "https://scholar.google.com/citations?hl=en&user=CKJDdPIAAAAJ", "name": "Nithin George", "ext": "Indian Institute of Technology Gandhinagar"}, {"link": "https://scholar.google.com/citations?hl=en&user=h9aCfSoAAAAJ", "name": "subhendu kumar Sahoo", "ext": "BITS Pilani Hyderabad"}, {"link": "https://scholar.google.com/citations?hl=en&user=32kf5mwAAAAJ", "name": "Athanasios (Thanos) Stouraitis", "ext": "Khalifa University, UAE, and University of Patras, Greece"}, {"link": "https://scholar.google.com/citations?hl=en&user=qBxLD08AAAAJ", "name": "Sujit Kumar Patel", "ext": "Thapar Institute of Engineering and Technology, Patiala, Punjab"}, {"link": "https://scholar.google.com/citations?hl=en&user=sovM_aMAAAAJ", "name": "Chip Hong Chang", "ext": "Nanyang Technological University"}, {"link": "https://scholar.google.com/citations?hl=en&user=sMU0-tMAAAAJ", "name": "Shen-Fu Hsiao", "ext": "National Sun Yat-Sen University"}, {"link": "https://scholar.google.com/citations?hl=en&user=LyzuJRoAAAAJ", "name": "Anurag Mahajan", "ext": "Symbiosis Institute of Technology, Symbiosis International (Deemed University), Pune"}, {"link": "https://scholar.google.com/citations?hl=en&user=WLnvfCsAAAAJ", "name": "Prafulla Kumar Behera", "ext": "Utkal University"}, {"link": "https://scholar.google.com/citations?hl=en&user=NYEz_7YAAAAJ", "name": "Bhavan Jasani", "ext": "Applied Scientist II, Amazon AWS AI labs"}], "interests": ["Low-Power High-Performance and Reconfigurable Systems", "Table-based Computing and CORDIC Designs for DSP Applications", "Finite Fie"], "link": "https://scholar.google.com/citations?hl=en&user=gnW4UEAAAAAJ", "name": "Pramod Meher", "affiliates": []}