Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Mon Aug 20 17:43:54 2018
| Host         : pcminn34.cern.ch running 64-bit Scientific Linux CERN SLC release 6.10 (Carbon)
| Command      : report_timing_summary -file ./report/TowerPeaks_timing_routed.rpt
| Design       : TowerPeaks
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1090 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 273 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.080        0.000                      0                 8829        0.058        0.000                      0                 8829        4.600        0.000                       0                  4984  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.080        0.000                      0                 8829        0.058        0.000                      0                 8829        4.600        0.000                       0                  4984  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClusterPhi2_14_reg_8238_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.765ns  (logic 2.016ns (20.646%)  route 7.749ns (79.354%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 11.205 - 10.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.225     1.225    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/ap_clk
    SLICE_X128Y251       FDRE                                         r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y251       FDRE (Prop_fdre_C_Q)         0.236     1.461 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458_reg[1]/Q
                         net (fo=6, routed)           0.681     2.142    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458[1]
    SLICE_X130Y253       LUT4 (Prop_lut4_I1_O)        0.123     2.265 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_265/O
                         net (fo=1, routed)           0.000     2.265    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_265_n_0
    SLICE_X130Y253       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.511 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_169/CO[3]
                         net (fo=1, routed)           0.000     2.511    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_169_n_0
    SLICE_X130Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.565 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_64/CO[3]
                         net (fo=72, routed)          0.624     3.189    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_64_n_0
    SLICE_X132Y256       LUT3 (Prop_lut3_I1_O)        0.045     3.234 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_118/O
                         net (fo=3, routed)           0.378     3.612    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_118_n_0
    SLICE_X132Y256       LUT6 (Prop_lut6_I1_O)        0.132     3.744 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_164/O
                         net (fo=1, routed)           0.372     4.116    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_164_n_0
    SLICE_X131Y254       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     4.385 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_63/CO[3]
                         net (fo=72, routed)          0.719     5.104    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_63_n_0
    SLICE_X132Y252       LUT5 (Prop_lut5_I3_O)        0.043     5.147 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_241/O
                         net (fo=6, routed)           0.535     5.681    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_241_n_0
    SLICE_X130Y256       LUT4 (Prop_lut4_I1_O)        0.043     5.724 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_188/O
                         net (fo=1, routed)           0.000     5.724    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_188_n_0
    SLICE_X130Y256       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.970 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_92/CO[3]
                         net (fo=1, routed)           0.000     5.970    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_92_n_0
    SLICE_X130Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.024 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_21/CO[3]
                         net (fo=56, routed)          0.744     6.768    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_21_n_0
    SLICE_X125Y259       LUT3 (Prop_lut3_I1_O)        0.054     6.822 f  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_1_2_reg_8218[1]_i_31/O
                         net (fo=1, routed)           0.372     7.194    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_1_2_reg_8218[1]_i_31_n_0
    SLICE_X125Y260       LUT6 (Prop_lut6_I1_O)        0.137     7.331 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_1_2_reg_8218[1]_i_8/O
                         net (fo=1, routed)           0.208     7.538    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_1_2_reg_8218[1]_i_8_n_0
    SLICE_X126Y260       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.821 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_1_2_reg_8218_reg[1]_i_3/CO[3]
                         net (fo=8, routed)           0.728     8.549    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/call_ret_bitonic_1_16_fu_300/p_0_in
    SLICE_X130Y262       LUT5 (Prop_lut5_I3_O)        0.051     8.600 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/ClusterPhi2_14_reg_8238[1]_i_1/O
                         net (fo=4, routed)           2.389    10.990    grp_getTowerPeaks3x4_fu_1228_ap_return_5[1]
    SLICE_X109Y349       FDRE                                         r  ClusterPhi2_14_reg_8238_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.205    11.205    ap_clk
    SLICE_X109Y349       FDRE                                         r  ClusterPhi2_14_reg_8238_reg[1]/C
                         clock pessimism              0.013    11.218    
                         clock uncertainty           -0.035    11.183    
    SLICE_X109Y349       FDRE (Setup_fdre_C_D)       -0.113    11.070    ClusterPhi2_14_reg_8238_reg[1]
  -------------------------------------------------------------------
                         required time                         11.070    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                  0.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 grp_bitonic4_fu_1134/grp_bitonic8_fu_726/ClusterEta48_1_Clust_reg_3524_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read56_read_reg_4051_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.171ns (49.888%)  route 0.172ns (50.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.602     0.602    grp_bitonic4_fu_1134/grp_bitonic8_fu_726/ap_clk
    SLICE_X110Y314       FDRE                                         r  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/ClusterEta48_1_Clust_reg_3524_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y314       FDRE (Prop_fdre_C_Q)         0.107     0.709 r  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/ClusterEta48_1_Clust_reg_3524_reg[2]/Q
                         net (fo=3, routed)           0.172     0.881    grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ClusterEta48_1_Clust_reg_3524_reg[2][2]
    SLICE_X102Y314       LUT3 (Prop_lut3_I2_O)        0.064     0.945 r  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read56_read_reg_4051[2]_i_1/O
                         net (fo=1, routed)           0.000     0.945    grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read56_read_fu_1314_p3[2]
    SLICE_X102Y314       FDRE                                         r  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read56_read_reg_4051_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.829     0.829    grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ap_clk
    SLICE_X102Y314       FDRE                                         r  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read56_read_reg_4051_reg[2]/C
                         clock pessimism             -0.029     0.800    
    SLICE_X102Y314       FDRE (Hold_fdre_C_D)         0.087     0.887    grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read56_read_reg_4051_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X102Y341  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ClusterEta44_2_Clust_reg_4266_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X96Y338   grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ClusterEta44_2_Clust_reg_4266_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X114Y344  grp_bitonic4_fu_1134/tmp_18_reg_2708_reg[0]/C



