// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_ip_encode_handle_arp_reply (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        arpTableIn_V_dout,
        arpTableIn_V_empty_n,
        arpTableIn_V_read,
        dataOut_V_data_V_din,
        dataOut_V_data_V_full_n,
        dataOut_V_data_V_write,
        dataOut_V_keep_V_din,
        dataOut_V_keep_V_full_n,
        dataOut_V_keep_V_write,
        dataOut_V_last_V_din,
        dataOut_V_last_V_full_n,
        dataOut_V_last_V_write,
        myMacAddress_V,
        dataStreamBuffer2_V_dout,
        dataStreamBuffer2_V_empty_n,
        dataStreamBuffer2_V_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv16_8 = 16'b1000;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [48:0] arpTableIn_V_dout;
input   arpTableIn_V_empty_n;
output   arpTableIn_V_read;
output  [63:0] dataOut_V_data_V_din;
input   dataOut_V_data_V_full_n;
output   dataOut_V_data_V_write;
output  [7:0] dataOut_V_keep_V_din;
input   dataOut_V_keep_V_full_n;
output   dataOut_V_keep_V_write;
output  [0:0] dataOut_V_last_V_din;
input   dataOut_V_last_V_full_n;
output   dataOut_V_last_V_write;
input  [47:0] myMacAddress_V;
input  [72:0] dataStreamBuffer2_V_dout;
input   dataStreamBuffer2_V_empty_n;
output   dataStreamBuffer2_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg arpTableIn_V_read;
reg[63:0] dataOut_V_data_V_din;
reg[7:0] dataOut_V_keep_V_din;
reg[0:0] dataOut_V_last_V_din;
reg dataStreamBuffer2_V_read;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_20;
reg   [0:0] mw_writeLast = 1'b0;
reg   [63:0] mw_prevWord_data_V = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [7:0] mw_prevWord_keep_V = 8'b00000000;
reg   [1:0] mw_state = 2'b00;
reg   [0:0] mw_state_flag_1_phi_fu_207_p20;
wire   [2:0] tmp_cast_fu_426_p1;
wire   [0:0] grp_nbreadreq_fu_160_p3;
wire    dataOut_V_data_V1_status;
wire   [0:0] tmp_nbreadreq_fu_189_p3;
wire   [0:0] tmp_114_fu_527_p3;
reg    ap_sig_bdd_111;
reg   [1:0] mw_state_new_1_phi_fu_242_p20;
reg   [0:0] tmp_s_phi_fu_277_p20;
wire   [0:0] tmp_121_fu_466_p3;
reg   [0:0] tmp_31_phi_fu_311_p20;
reg   [0:0] mw_state_flag_2_phi_fu_343_p4;
reg   [1:0] mw_state_new_2_phi_fu_354_p4;
reg    dataOut_V_data_V1_update;
wire   [63:0] p_Result_11_fu_438_p3;
wire   [63:0] p_Result_8_fu_506_p4;
wire   [63:0] p_Result_6_fu_539_p3;
wire   [63:0] p_Result_s_25_fu_560_p3;
wire   [7:0] p_Result_12_fu_457_p3;
wire   [7:0] p_Result_5_fu_569_p3;
wire   [0:0] tmp_last_V_fu_475_p2;
wire   [63:0] p_Val2_5_fu_430_p1;
wire   [63:0] p_Val2_4_fu_488_p1;
wire   [15:0] tmp_120_fu_434_p1;
wire   [47:0] grp_fu_384_p4;
wire   [1:0] p_Result_10_fu_447_p4;
wire   [5:0] grp_fu_393_p4;
wire   [15:0] tmp_117_fu_502_p1;
wire   [31:0] p_Result_4_fu_492_p4;
wire   [15:0] tmp_123_fu_535_p1;
wire   [47:0] tmp_113_fu_523_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_bdd_74;
reg    ap_sig_bdd_82;
reg    ap_sig_bdd_97;
reg    ap_sig_bdd_114;
reg    ap_sig_bdd_357;
reg    ap_sig_bdd_250;
reg    ap_sig_bdd_360;
reg    ap_sig_bdd_363;
reg    ap_sig_bdd_365;
reg    ap_sig_bdd_209;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_111)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_357) begin
        if ((tmp_cast_fu_426_p1 == ap_const_lv3_2)) begin
            mw_prevWord_data_V <= p_Val2_4_fu_488_p1;
        end else if ((tmp_cast_fu_426_p1 == ap_const_lv3_3)) begin
            mw_prevWord_data_V <= p_Val2_5_fu_430_p1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_114) begin
        if (~(ap_const_lv1_0 == mw_writeLast)) begin
            mw_writeLast <= ap_const_lv1_0;
        end else if (ap_sig_bdd_209) begin
            mw_writeLast <= tmp_s_phi_fu_277_p20;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_3) & ~ap_sig_bdd_111) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_2) & ~ap_sig_bdd_111))) begin
        mw_prevWord_keep_V <= {{dataStreamBuffer2_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~ap_sig_bdd_111 & ~(ap_const_lv1_0 == mw_state_flag_2_phi_fu_343_p4))) begin
        mw_state <= mw_state_new_2_phi_fu_354_p4;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_111)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_111))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_111)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_111)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// arpTableIn_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or mw_writeLast or tmp_cast_fu_426_p1 or tmp_nbreadreq_fu_189_p3 or ap_sig_bdd_111)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3) & ~ap_sig_bdd_111)) begin
        arpTableIn_V_read = ap_const_logic_1;
    end else begin
        arpTableIn_V_read = ap_const_logic_0;
    end
end

/// dataOut_V_data_V1_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or mw_writeLast or tmp_cast_fu_426_p1 or grp_nbreadreq_fu_160_p3 or tmp_nbreadreq_fu_189_p3 or tmp_114_fu_527_p3 or ap_sig_bdd_111)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_3) & ~ap_sig_bdd_111) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_2) & ~ap_sig_bdd_111) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3) & ~(ap_const_lv1_0 == tmp_114_fu_527_p3) & ~ap_sig_bdd_111) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == mw_writeLast) & ~ap_sig_bdd_111))) begin
        dataOut_V_data_V1_update = ap_const_logic_1;
    end else begin
        dataOut_V_data_V1_update = ap_const_logic_0;
    end
end

/// dataOut_V_data_V_din assign process. ///
always @ (mw_writeLast or p_Result_11_fu_438_p3 or p_Result_8_fu_506_p4 or p_Result_6_fu_539_p3 or p_Result_s_25_fu_560_p3 or ap_sig_bdd_74 or ap_sig_bdd_82 or ap_sig_bdd_97 or ap_sig_bdd_114)
begin
    if (ap_sig_bdd_114) begin
        if (~(ap_const_lv1_0 == mw_writeLast)) begin
            dataOut_V_data_V_din = p_Result_s_25_fu_560_p3;
        end else if (ap_sig_bdd_97) begin
            dataOut_V_data_V_din = p_Result_6_fu_539_p3;
        end else if (ap_sig_bdd_82) begin
            dataOut_V_data_V_din = p_Result_8_fu_506_p4;
        end else if (ap_sig_bdd_74) begin
            dataOut_V_data_V_din = p_Result_11_fu_438_p3;
        end else begin
            dataOut_V_data_V_din = 'bx;
        end
    end else begin
        dataOut_V_data_V_din = 'bx;
    end
end

/// dataOut_V_keep_V_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or mw_writeLast or tmp_cast_fu_426_p1 or grp_nbreadreq_fu_160_p3 or tmp_nbreadreq_fu_189_p3 or tmp_114_fu_527_p3 or ap_sig_bdd_111 or p_Result_12_fu_457_p3 or p_Result_5_fu_569_p3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == mw_writeLast) & ~ap_sig_bdd_111)) begin
        dataOut_V_keep_V_din = p_Result_5_fu_569_p3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_2) & ~ap_sig_bdd_111) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3) & ~(ap_const_lv1_0 == tmp_114_fu_527_p3) & ~ap_sig_bdd_111))) begin
        dataOut_V_keep_V_din = ap_const_lv8_FF;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_3) & ~ap_sig_bdd_111)) begin
        dataOut_V_keep_V_din = p_Result_12_fu_457_p3;
    end else begin
        dataOut_V_keep_V_din = 'bx;
    end
end

/// dataOut_V_last_V_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or mw_writeLast or tmp_cast_fu_426_p1 or grp_nbreadreq_fu_160_p3 or tmp_nbreadreq_fu_189_p3 or tmp_114_fu_527_p3 or ap_sig_bdd_111 or tmp_last_V_fu_475_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == mw_writeLast) & ~ap_sig_bdd_111)) begin
        dataOut_V_last_V_din = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_2) & ~ap_sig_bdd_111) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3) & ~(ap_const_lv1_0 == tmp_114_fu_527_p3) & ~ap_sig_bdd_111))) begin
        dataOut_V_last_V_din = ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_3) & ~ap_sig_bdd_111)) begin
        dataOut_V_last_V_din = tmp_last_V_fu_475_p2;
    end else begin
        dataOut_V_last_V_din = 'bx;
    end
end

/// dataStreamBuffer2_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or mw_writeLast or tmp_cast_fu_426_p1 or grp_nbreadreq_fu_160_p3 or ap_sig_bdd_111)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & ~ap_sig_bdd_111) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_3) & ~ap_sig_bdd_111) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_2) & ~ap_sig_bdd_111))) begin
        dataStreamBuffer2_V_read = ap_const_logic_1;
    end else begin
        dataStreamBuffer2_V_read = ap_const_logic_0;
    end
end

/// mw_state_flag_1_phi_fu_207_p20 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or mw_writeLast or tmp_cast_fu_426_p1 or grp_nbreadreq_fu_160_p3 or tmp_nbreadreq_fu_189_p3 or tmp_114_fu_527_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3) & ~(ap_const_lv1_0 == tmp_114_fu_527_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3) & (ap_const_lv1_0 == tmp_114_fu_527_p3)))) begin
        mw_state_flag_1_phi_fu_207_p20 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(tmp_cast_fu_426_p1 == ap_const_lv3_1) & ~(tmp_cast_fu_426_p1 == ap_const_lv3_3) & ~(tmp_cast_fu_426_p1 == ap_const_lv3_2) & ~(tmp_cast_fu_426_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_1) & (ap_const_lv1_0 == grp_nbreadreq_fu_160_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3)))) begin
        mw_state_flag_1_phi_fu_207_p20 = ap_const_lv1_0;
    end else begin
        mw_state_flag_1_phi_fu_207_p20 = 'bx;
    end
end

/// mw_state_flag_2_phi_fu_343_p4 assign process. ///
always @ (mw_state_flag_1_phi_fu_207_p20 or tmp_31_phi_fu_311_p20 or ap_sig_bdd_250)
begin
    if (ap_sig_bdd_250) begin
        if ((ap_const_lv1_0 == tmp_31_phi_fu_311_p20)) begin
            mw_state_flag_2_phi_fu_343_p4 = mw_state_flag_1_phi_fu_207_p20;
        end else if (~(ap_const_lv1_0 == tmp_31_phi_fu_311_p20)) begin
            mw_state_flag_2_phi_fu_343_p4 = ap_const_lv1_1;
        end else begin
            mw_state_flag_2_phi_fu_343_p4 = 'bx;
        end
    end else begin
        mw_state_flag_2_phi_fu_343_p4 = 'bx;
    end
end

/// mw_state_new_1_phi_fu_242_p20 assign process. ///
always @ (ap_sig_bdd_250 or ap_sig_bdd_360 or ap_sig_bdd_363 or ap_sig_bdd_365)
begin
    if (ap_sig_bdd_250) begin
        if (ap_sig_bdd_365) begin
            mw_state_new_1_phi_fu_242_p20 = ap_const_lv2_1;
        end else if (ap_sig_bdd_363) begin
            mw_state_new_1_phi_fu_242_p20 = ap_const_lv2_2;
        end else if (ap_sig_bdd_360) begin
            mw_state_new_1_phi_fu_242_p20 = ap_const_lv2_3;
        end else begin
            mw_state_new_1_phi_fu_242_p20 = 'bx;
        end
    end else begin
        mw_state_new_1_phi_fu_242_p20 = 'bx;
    end
end

/// mw_state_new_2_phi_fu_354_p4 assign process. ///
always @ (mw_state_new_1_phi_fu_242_p20 or tmp_31_phi_fu_311_p20 or ap_sig_bdd_250)
begin
    if (ap_sig_bdd_250) begin
        if ((ap_const_lv1_0 == tmp_31_phi_fu_311_p20)) begin
            mw_state_new_2_phi_fu_354_p4 = mw_state_new_1_phi_fu_242_p20;
        end else if (~(ap_const_lv1_0 == tmp_31_phi_fu_311_p20)) begin
            mw_state_new_2_phi_fu_354_p4 = ap_const_lv2_0;
        end else begin
            mw_state_new_2_phi_fu_354_p4 = 'bx;
        end
    end else begin
        mw_state_new_2_phi_fu_354_p4 = 'bx;
    end
end

/// tmp_31_phi_fu_311_p20 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or mw_writeLast or dataStreamBuffer2_V_dout or tmp_cast_fu_426_p1 or grp_nbreadreq_fu_160_p3 or tmp_nbreadreq_fu_189_p3 or tmp_114_fu_527_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_2)))) begin
        tmp_31_phi_fu_311_p20 = dataStreamBuffer2_V_dout[ap_const_lv32_48];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(tmp_cast_fu_426_p1 == ap_const_lv3_1) & ~(tmp_cast_fu_426_p1 == ap_const_lv3_3) & ~(tmp_cast_fu_426_p1 == ap_const_lv3_2) & ~(tmp_cast_fu_426_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_1) & (ap_const_lv1_0 == grp_nbreadreq_fu_160_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3) & ~(ap_const_lv1_0 == tmp_114_fu_527_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3) & (ap_const_lv1_0 == tmp_114_fu_527_p3)))) begin
        tmp_31_phi_fu_311_p20 = ap_const_lv1_0;
    end else begin
        tmp_31_phi_fu_311_p20 = 'bx;
    end
end

/// tmp_s_phi_fu_277_p20 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or mw_writeLast or dataStreamBuffer2_V_dout or tmp_cast_fu_426_p1 or grp_nbreadreq_fu_160_p3 or tmp_nbreadreq_fu_189_p3 or tmp_114_fu_527_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3) & ~(ap_const_lv1_0 == tmp_114_fu_527_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3) & (ap_const_lv1_0 == tmp_114_fu_527_p3)))) begin
        tmp_s_phi_fu_277_p20 = ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_3))) begin
        tmp_s_phi_fu_277_p20 = dataStreamBuffer2_V_dout[ap_const_lv32_42];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_1) & (ap_const_lv1_0 == grp_nbreadreq_fu_160_p3)))) begin
        tmp_s_phi_fu_277_p20 = ap_const_lv1_0;
    end else begin
        tmp_s_phi_fu_277_p20 = 'bx;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_111)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_111 assign process. ///
always @ (ap_start or ap_done_reg or arpTableIn_V_empty_n or mw_writeLast or dataStreamBuffer2_V_empty_n or tmp_cast_fu_426_p1 or grp_nbreadreq_fu_160_p3 or dataOut_V_data_V1_status or tmp_nbreadreq_fu_189_p3 or tmp_114_fu_527_p3)
begin
    ap_sig_bdd_111 = (((dataStreamBuffer2_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3)) | ((dataStreamBuffer2_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_3)) | ((ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_3) & (dataOut_V_data_V1_status == ap_const_logic_0)) | ((dataStreamBuffer2_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_2)) | ((ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (dataOut_V_data_V1_status == ap_const_logic_0) & (tmp_cast_fu_426_p1 == ap_const_lv3_2)) | ((ap_const_lv1_0 == mw_writeLast) & (arpTableIn_V_empty_n == ap_const_logic_0) & (tmp_cast_fu_426_p1 == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3)) | ((ap_const_lv1_0 == mw_writeLast) & (dataOut_V_data_V1_status == ap_const_logic_0) & (tmp_cast_fu_426_p1 == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3) & ~(ap_const_lv1_0 == tmp_114_fu_527_p3)) | ((dataOut_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == mw_writeLast)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_114 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_111)
begin
    ap_sig_bdd_114 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_111);
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_209 assign process. ///
always @ (mw_writeLast or tmp_31_phi_fu_311_p20)
begin
    ap_sig_bdd_209 = ((ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == tmp_31_phi_fu_311_p20));
end

/// ap_sig_bdd_250 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or mw_writeLast)
begin
    ap_sig_bdd_250 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast));
end

/// ap_sig_bdd_357 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or mw_writeLast or grp_nbreadreq_fu_160_p3 or ap_sig_bdd_111)
begin
    ap_sig_bdd_357 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & ~ap_sig_bdd_111);
end

/// ap_sig_bdd_360 assign process. ///
always @ (tmp_cast_fu_426_p1 or grp_nbreadreq_fu_160_p3)
begin
    ap_sig_bdd_360 = (~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_2));
end

/// ap_sig_bdd_363 assign process. ///
always @ (tmp_cast_fu_426_p1 or tmp_nbreadreq_fu_189_p3 or tmp_114_fu_527_p3)
begin
    ap_sig_bdd_363 = ((tmp_cast_fu_426_p1 == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3) & ~(ap_const_lv1_0 == tmp_114_fu_527_p3));
end

/// ap_sig_bdd_365 assign process. ///
always @ (tmp_cast_fu_426_p1 or tmp_nbreadreq_fu_189_p3 or tmp_114_fu_527_p3)
begin
    ap_sig_bdd_365 = ((tmp_cast_fu_426_p1 == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3) & (ap_const_lv1_0 == tmp_114_fu_527_p3));
end

/// ap_sig_bdd_74 assign process. ///
always @ (mw_writeLast or tmp_cast_fu_426_p1 or grp_nbreadreq_fu_160_p3)
begin
    ap_sig_bdd_74 = ((ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_3));
end

/// ap_sig_bdd_82 assign process. ///
always @ (mw_writeLast or tmp_cast_fu_426_p1 or grp_nbreadreq_fu_160_p3)
begin
    ap_sig_bdd_82 = ((ap_const_lv1_0 == mw_writeLast) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_160_p3) & (tmp_cast_fu_426_p1 == ap_const_lv3_2));
end

/// ap_sig_bdd_97 assign process. ///
always @ (mw_writeLast or tmp_cast_fu_426_p1 or tmp_nbreadreq_fu_189_p3 or tmp_114_fu_527_p3)
begin
    ap_sig_bdd_97 = ((ap_const_lv1_0 == mw_writeLast) & (tmp_cast_fu_426_p1 == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_189_p3) & ~(ap_const_lv1_0 == tmp_114_fu_527_p3));
end
assign dataOut_V_data_V1_status = (dataOut_V_data_V_full_n & dataOut_V_keep_V_full_n & dataOut_V_last_V_full_n);
assign dataOut_V_data_V_write = dataOut_V_data_V1_update;
assign dataOut_V_keep_V_write = dataOut_V_data_V1_update;
assign dataOut_V_last_V_write = dataOut_V_data_V1_update;
assign grp_fu_384_p4 = {{mw_prevWord_data_V[ap_const_lv32_3F : ap_const_lv32_10]}};
assign grp_fu_393_p4 = {{mw_prevWord_keep_V[ap_const_lv32_7 : ap_const_lv32_2]}};
assign grp_nbreadreq_fu_160_p3 = dataStreamBuffer2_V_empty_n;
assign p_Result_10_fu_447_p4 = {{dataStreamBuffer2_V_dout[ap_const_lv32_41 : ap_const_lv32_40]}};
assign p_Result_11_fu_438_p3 = {{tmp_120_fu_434_p1}, {grp_fu_384_p4}};
assign p_Result_12_fu_457_p3 = {{p_Result_10_fu_447_p4}, {grp_fu_393_p4}};
assign p_Result_4_fu_492_p4 = {{myMacAddress_V[ap_const_lv32_2F : ap_const_lv32_10]}};
assign p_Result_5_fu_569_p3 = {{ap_const_lv2_0}, {grp_fu_393_p4}};
assign p_Result_6_fu_539_p3 = {{tmp_123_fu_535_p1}, {tmp_113_fu_523_p1}};
assign p_Result_8_fu_506_p4 = {{{tmp_117_fu_502_p1}, {ap_const_lv16_8}}, {p_Result_4_fu_492_p4}};
assign p_Result_s_25_fu_560_p3 = {{ap_const_lv16_0}, {grp_fu_384_p4}};
assign p_Val2_4_fu_488_p1 = dataStreamBuffer2_V_dout[63:0];
assign p_Val2_5_fu_430_p1 = dataStreamBuffer2_V_dout[63:0];
assign tmp_113_fu_523_p1 = arpTableIn_V_dout[47:0];
assign tmp_114_fu_527_p3 = arpTableIn_V_dout[ap_const_lv32_30];
assign tmp_117_fu_502_p1 = dataStreamBuffer2_V_dout[15:0];
assign tmp_120_fu_434_p1 = dataStreamBuffer2_V_dout[15:0];
assign tmp_121_fu_466_p3 = dataStreamBuffer2_V_dout[ap_const_lv32_42];
assign tmp_123_fu_535_p1 = myMacAddress_V[15:0];
assign tmp_cast_fu_426_p1 = mw_state;
assign tmp_last_V_fu_475_p2 = (tmp_121_fu_466_p3 ^ ap_const_lv1_1);
assign tmp_nbreadreq_fu_189_p3 = arpTableIn_V_empty_n;


endmodule //mac_ip_encode_handle_arp_reply

