Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 20:24:18 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_26/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.068       -0.300                      8                  814       -0.021       -0.031                      2                  814        1.725        0.000                       0                   815  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.068       -0.300                      8                  814       -0.021       -0.031                      2                  814        1.725        0.000                       0                   815  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            8  Failing Endpoints,  Worst Slack       -0.068ns,  Total Violation       -0.300ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.021ns,  Total Violation       -0.031ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 demux/sel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 1.602ns (40.506%)  route 2.353ns (59.494%))
  Logic Levels:           16  (CARRY8=9 LUT2=3 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.950 - 4.000 ) 
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.483ns (routing 0.629ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.574ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=814, estimated)      1.483     2.444    demux/CLK
    SLICE_X108Y500       FDRE                                         r  demux/sel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y500       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.522 r  demux/sel_reg[5]/Q
                         net (fo=49, estimated)       0.280     2.802    demux/sel[5]
    SLICE_X110Y500       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[6])
                                                      0.129     2.931 r  demux/sel_reg[7]_i_6/O[6]
                         net (fo=27, estimated)       0.302     3.233    p_1_in[7]
    SLICE_X110Y494       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.272 r  sel[7]_i_184/O
                         net (fo=1, routed)           0.015     3.287    demux/S[3]
    SLICE_X110Y494       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.404 r  demux/sel_reg[7]_i_143/CO[7]
                         net (fo=1, estimated)        0.026     3.430    demux/sel_reg[7]_i_143_n_0
    SLICE_X110Y495       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092     3.522 r  demux/sel_reg[7]_i_88/CO[4]
                         net (fo=41, estimated)       0.278     3.800    demux/CO[0]
    SLICE_X110Y496       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     3.838 r  demux/sel[7]_i_126/O
                         net (fo=1, routed)           0.013     3.851    demux/sel[7]_i_126_n_0
    SLICE_X110Y496       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.226     4.077 r  demux/sel_reg[7]_i_58/O[6]
                         net (fo=3, estimated)        0.139     4.216    demux/sel_reg[7]_i_58_n_9
    SLICE_X110Y498       LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.100     4.316 r  demux/sel[7]_i_79/O
                         net (fo=2, estimated)        0.200     4.516    demux/sel[7]_i_79_n_0
    SLICE_X110Y493       LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     4.655 r  demux/sel[7]_i_39/O
                         net (fo=2, estimated)        0.221     4.876    demux/sel[7]_i_39_n_0
    SLICE_X109Y496       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     4.911 r  demux/sel[7]_i_47/O
                         net (fo=1, routed)           0.008     4.919    demux/sel[7]_i_47_n_0
    SLICE_X109Y496       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.034 r  demux/sel_reg[7]_i_21/CO[7]
                         net (fo=1, estimated)        0.026     5.060    demux/sel_reg[7]_i_21_n_0
    SLICE_X109Y497       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     5.163 r  demux/sel_reg[7]_i_18/O[6]
                         net (fo=1, estimated)        0.320     5.483    demux_n_28
    SLICE_X111Y498       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     5.577 r  sel_reg[7]_i_17/O[1]
                         net (fo=1, estimated)        0.227     5.804    demux/sel_reg[7]_i_5_0[1]
    SLICE_X109Y499       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.840 r  demux/sel[7]_i_8/O
                         net (fo=1, routed)           0.010     5.850    demux/sel[7]_i_8_n_0
    SLICE_X109Y499       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.965 r  demux/sel_reg[7]_i_4/CO[7]
                         net (fo=1, estimated)        0.026     5.991    demux/sel_reg[7]_i_4_n_0
    SLICE_X109Y500       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.047 r  demux/sel_reg[7]_i_5/O[0]
                         net (fo=8, estimated)        0.203     6.250    demux/sel_reg[7]_i_5_n_15
    SLICE_X110Y501       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     6.340 r  demux/sel[0]_i_1/O
                         net (fo=1, routed)           0.059     6.399    demux/sel20_in[0]
    SLICE_X110Y501       FDRE                                         r  demux/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=814, estimated)      1.280     5.950    demux/CLK
    SLICE_X110Y501       FDRE                                         r  demux/sel_reg[0]/C
                         clock pessimism              0.391     6.341    
                         clock uncertainty           -0.035     6.306    
    SLICE_X110Y501       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     6.331    demux/sel_reg[0]
  -------------------------------------------------------------------
                         required time                          6.331    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                 -0.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.021ns  (arrival time - required time)
  Source:                 demux/genblk1[49].z_reg[49][6]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[49].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.059ns (39.597%)  route 0.090ns (60.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Net Delay (Source):      1.240ns (routing 0.574ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.629ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=814, estimated)      1.240     1.910    demux/CLK
    SLICE_X101Y511       FDRE                                         r  demux/genblk1[49].z_reg[49][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y511       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.969 r  demux/genblk1[49].z_reg[49][6]/Q
                         net (fo=1, estimated)        0.090     2.059    genblk1[49].reg_in/D[6]
    SLICE_X102Y511       FDRE                                         r  genblk1[49].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=814, estimated)      1.449     2.410    genblk1[49].reg_in/CLK
    SLICE_X102Y511       FDRE                                         r  genblk1[49].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.392     2.019    
    SLICE_X102Y511       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.081    genblk1[49].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                 -0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X110Y506  genblk1[1].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X104Y490  demux/genblk1[106].z_reg[106][6]/C



