
---------- Begin Simulation Statistics ----------
final_tick                                  186721000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24086                       # Simulator instruction rate (inst/s)
host_mem_usage                                2212572                       # Number of bytes of host memory used
host_op_rate                                   143676                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.20                       # Real time elapsed on the host
host_tick_rate                              156150411                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       28794                       # Number of instructions simulated
sim_ops                                        171798                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000187                       # Number of seconds simulated
sim_ticks                                   186721000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    235775                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    48003                       # number of cc regfile writes
system.cpu.committedInsts                       28794                       # Number of Instructions Simulated
system.cpu.committedOps                        171798                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.484754                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.484754                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                      1418                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      661                       # number of floating regfile writes
system.cpu.idleCycles                           45366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  518                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10390                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.968558                       # Inst execution rate
system.cpu.iew.exec_refs                         5912                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2147                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2495                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2977                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  3                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2567                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              183095                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  3765                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               217                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                180851                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     24                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1181                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    500                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1237                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          456                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             62                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    410646                       # num instructions consuming a value
system.cpu.iew.wb_count                        178688                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.382134                       # average fanout of values written-back
system.cpu.iew.wb_producers                    156922                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.956973                       # insts written-back per cycle
system.cpu.iew.wb_sent                         178824                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   389715                       # number of integer regfile reads
system.cpu.int_regfile_writes                  222340                       # number of integer regfile writes
system.cpu.ipc                               0.154208                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.154208                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4739      2.62%      2.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                141119     77.94%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 28693     15.85%     96.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 135      0.07%     96.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     96.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     96.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     96.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     96.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     96.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     96.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     96.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     96.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     96.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  118      0.07%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   46      0.03%     96.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.12%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3679      2.03%     98.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1650      0.91%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             150      0.08%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            518      0.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 181068                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1353                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2685                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1218                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1387                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         104                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000574                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      52     50.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      8.65%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     13     12.50%     71.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     7      6.73%     77.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 7      6.73%     84.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               16     15.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 175080                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             500964                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       177470                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            193012                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     183090                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    181068                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   5                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           11291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                53                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        15558                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        141356                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.280936                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.500577                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               57871     40.94%     40.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               37506     26.53%     67.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               18474     13.07%     80.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               11624      8.22%     88.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10106      7.15%     95.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3857      2.73%     98.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1502      1.06%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 307      0.22%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 109      0.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          141356                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.969720                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                11                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2977                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2567                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   19732                       # number of misc regfile reads
system.cpu.numCycles                           186722                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1834                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                   11778                       # Number of BP lookups
system.cpu.branchPred.condPredicted             10731                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               645                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 5498                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    5211                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.779920                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     210                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             434                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              429                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct         9021                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong          456                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect         4205                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect         4957                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong           29                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            2                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong          283                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit           17                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit            2                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1         4141                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2           56                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3           27                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4            5                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5            3                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0         4211                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1            5                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2           18                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts           11250                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               475                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       139568                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.230927                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.881119                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0           59656     42.74%     42.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           55702     39.91%     82.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2            1298      0.93%     83.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3            9242      6.62%     90.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4             470      0.34%     90.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            4333      3.10%     93.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            4272      3.06%     96.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             163      0.12%     96.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8            4432      3.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       139568                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted                28794                       # Number of instructions committed
system.cpu.commit.opsCommitted                 171798                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                        3162                       # Number of memory references committed
system.cpu.commit.loads                          1536                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       9923                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                       1149                       # Number of committed floating point instructions.
system.cpu.commit.integer                      166956                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   147                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         4380      2.55%      2.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       135067     78.62%     81.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            6      0.00%     81.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        28693     16.70%     97.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.08%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.05%     98.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     98.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.03%     98.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.13%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1482      0.86%     99.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1160      0.68%     99.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead           54      0.03%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          466      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       171798                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples          4432                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                    62926                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                 53905                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                      4295                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 19730                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    500                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                 5329                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   214                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                 183861                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1074                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                        2756                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2148                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            72                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            17                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    186721000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              58209                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                          36639                       # Number of instructions fetch has processed
system.cpu.fetch.branches                       11778                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               5426                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                         82070                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    1428                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   62                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           300                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                      2163                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   487                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             141356                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.322229                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.842011                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   114047     80.68%     80.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                      131      0.09%     80.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                     2236      1.58%     82.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                      187      0.13%     82.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                     2702      1.91%     84.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      229      0.16%     84.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     2234      1.58%     86.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      336      0.24%     86.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    19254     13.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               141356                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.063078                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.196222                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        2220                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            99                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    186721000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                          73                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1441                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    941                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    785                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    186721000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    500                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    68331                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                    4106                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            189                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                     18549                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 49681                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                 183519                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                  46660                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   1922                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands              276482                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      657011                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                   395038                       # Number of integer rename lookups
system.cpu.rename.fpLookups                      1439                       # Number of floating rename lookups
system.cpu.rename.committedMaps                263686                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    12790                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       6                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   6                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     88929                       # count of insts added to the skid buffer
system.cpu.rob.reads                           318028                       # The number of ROB reads
system.cpu.rob.writes                          367908                       # The number of ROB writes
system.cpu.thread_0.numInsts                    28794                       # Number of Instructions committed
system.cpu.thread_0.numOps                     171798                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.mem_ctrl.avgPriority_.cpu.inst::samples      2163.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2526.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000188172750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            11                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            11                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 9607                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 167                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         4723                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1627                       # Number of write requests accepted
system.mem_ctrl.readBursts                       4723                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1627                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     230                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                   1431                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        3.04                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.00                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                    259                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                     26                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                    445                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                   1830                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2163                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                    28                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     8                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                   128                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                  1463                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1564                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1047                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      648                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      376                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                      208                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                      128                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                      103                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       72                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                       53                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                       29                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                      30                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                      15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                      15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                      13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                      14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                      12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                      12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                      14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                      12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                      15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                      30                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                      29                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                      14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                      15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      406.454545                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     284.839324                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     405.355983                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-127             1      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-191            4     36.36%     45.45% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-319            2     18.18%     63.64% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-447            2     18.18%     81.82% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::960-1023            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1344-1407            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             11                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.181818                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.172241                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.603023                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                10     90.91%     90.91% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 1      9.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             11                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                    14720                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                   155161                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 12258                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     830.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      65.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                      186714000                       # Total gap between requests
system.mem_ctrl.avgGap                       29403.78                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       138432                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data        15009                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.cpu.data         1345                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 741384204.240551471710                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 80381960.250855565071                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.cpu.data 7203260.479538992047                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         2163                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data         2560                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.cpu.data         1627                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     63390000                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data    124896500                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.cpu.data   3616586750                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     29306.52                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     48787.70                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.cpu.data   2222856.02                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       138368                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data        16729                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total         155097                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       138368                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       138368                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.cpu.data        12258                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total        12258                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         2162                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data         2560                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total            4722                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.cpu.data         1627                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total           1627                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst     741041447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data      89593565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         830635012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst    741041447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total    741041447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.cpu.data     65648749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         65648749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst    741041447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    155242313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        896283760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                  4493                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                  178                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0           817                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1          1062                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2           132                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3           268                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4            37                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5            34                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6           385                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7           135                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8            30                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9            41                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10           64                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          144                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          387                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13           55                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          519                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15          383                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0            19                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1            43                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2             7                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3            58                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15           51                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                104042750                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat               22465000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat           188286500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 23156.63                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            41906.63                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                 3727                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                 166                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             82.95                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            93.26                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples          766                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   384.083551                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   215.901977                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   383.965131                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          257     33.55%     33.55% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          168     21.93%     55.48% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383           74      9.66%     65.14% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511           26      3.39%     68.54% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639           27      3.52%     72.06% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767           21      2.74%     74.80% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           13      1.70%     76.50% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023           20      2.61%     79.11% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151          160     20.89%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total          766                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                 287552                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten               11392                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW              1540.008890                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                61.010813                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                    12.51                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                12.03                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.48                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                83.34                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    186721000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy          3812760                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy          1999965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy        20491800                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy         662940                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy     49913760                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy     29668320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy      120686265                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    646.345430                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     76651250                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF      5980000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    104089750                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy          1742160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy           907005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy        11588220                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy         266220                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy     50233530                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy     29399040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy      108272895                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    579.864584                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     75853750                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF      5980000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    104887250                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    186721000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4723                       # Transaction distribution
system.membus.trans_dist::ReadResp               4722                       # Transaction distribution
system.membus.trans_dist::WriteReq               1627                       # Transaction distribution
system.membus.trans_dist::WriteResp              1627                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port         4325                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache_port::total         4325                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port         8374                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total         8374                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  12699                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port       138368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       138368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port        28987                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total        28987                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  167355                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6350                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6350    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6350                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    186721000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7977000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy           11465750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7823250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
