[2024-01-26 18:51:29]  INFO   > Load Option...
[2024-01-26 18:51:29]  INFO   > Load Option successfully!
[2024-01-26 18:51:29]  INFO   > Load Tech...
[2024-01-26 18:51:29]  INFO   > Load Tech successfully!
[2024-01-26 18:51:36]  INFO   > Generate SRAM circuit...
[2024-01-26 18:51:36]  DEBUG  > Create a 'SRAM' circuit: 'sram'
[2024-01-26 18:51:36]  DEBUG  > Create a 'DFF' circuit: 'dff'
[2024-01-26 18:51:36]  DEBUG  > Create a 'Bank' circuit: 'bank'
[2024-01-26 18:51:36]  DEBUG  > Create a 'Bitcell Array' circuit: 'bitcell_array'
[2024-01-26 18:51:36]  DEBUG  > Create a 'Bitcell' circuit: 'bitcell'
[2024-01-26 18:51:36]  DEBUG  > Create a 'Row Decoder' circuit: 'row_decoder'
[2024-01-26 18:51:36]  DEBUG  > Create a 'AND' circuit: 'and'
[2024-01-26 18:51:36]  DEBUG  > Create a 'NAND' circuit: 'nand'
[2024-01-26 18:51:36]  DEBUG  > Create a 'MOS' circuit: 'n'
[2024-01-26 18:51:36]  DEBUG  > Create a 'MOS' circuit: 'p'
[2024-01-26 18:51:36]  DEBUG  > Create a 'INV' circuit: 'inv'
[2024-01-26 18:51:36]  DEBUG  > Create a 'Decoder' circuit: 'decoder'
[2024-01-26 18:51:36]  DEBUG  > Create a 'AND' circuit: 'and_1'
[2024-01-26 18:51:36]  DEBUG  > Create a 'NAND' circuit: 'nand_1'
[2024-01-26 18:51:36]  DEBUG  > Create a 'Replica Bank' circuit: 'replica_bank'
[2024-01-26 18:51:36]  DEBUG  > Create a 'Precharge' circuit: 'precharge'
[2024-01-26 18:51:36]  DEBUG  > Create a 'Write Driver' circuit: 'write_driver'
[2024-01-26 18:51:36]  DEBUG  > Create a 'Precharge Array' circuit: 'precharge_array'
[2024-01-26 18:51:36]  DEBUG  > Create a 'Write Driver Array' circuit: 'write_driver_arr'
[2024-01-26 18:51:36]  DEBUG  > Create a 'Sense Amplifier Array' circuit: 'sense_amp_arr'
[2024-01-26 18:51:36]  DEBUG  > Create a 'Sense Amplifier' circuit: 'sense_amp'
[2024-01-26 18:51:36]  DEBUG  > Create a 'Control Logic' circuit: 'control_logic'
[2024-01-26 18:51:36]  DEBUG  > Create a 'INV' circuit: 'inv_1'
[2024-01-26 18:51:36]  DEBUG  > Create a 'MOS' circuit: 'n'
[2024-01-26 18:51:36]  DEBUG  > Create a 'MOS' circuit: 'p'
[2024-01-26 18:51:36]  DEBUG  > Create a 'OR' circuit: 'or'
[2024-01-26 18:51:36]  DEBUG  > Create a 'NOR' circuit: 'nor'
[2024-01-26 18:51:36]  DEBUG  > Create a 'NOR' circuit: 'nor_1'
[2024-01-26 18:51:36]  INFO   > Generate SRAM circuit successfully!
[2024-01-26 18:51:55]  INFO   > Write spice file...
[2024-01-26 18:51:55]  INFO   > Write spice file successfully!
[2024-01-26 18:51:55]  INFO   > Write verilog file...
[2024-01-26 18:51:55]  INFO   > Write verilog file successfully!
[2024-01-26 18:52:00]  ERROR  > Unkonw command: 'clea'~
[2024-01-26 18:52:04]  INFO   > Exit from interpreter mode.
