.include "macros.inc"

.section .sbss

.global g_I3
g_I3:
	.skip 0x40

.section .sdata

.global gs_fTolerance
gs_fTolerance:
	.4byte 0x3727C5AC
.global nxt_esc__7_2145
nxt_esc__7_2145:
	.4byte 0x00000001
	.4byte 0x00000002
	.4byte 0x00000000

.section .sdata2

.global g_O3
g_O3:
	.4byte 0x00000000
.global lbl_803D2714
lbl_803D2714:
	.4byte 0x00000000
.global lbl_803D2718
lbl_803D2718:
	.4byte 0x00000000
.global g_X3
g_X3:
	.4byte 0x3F800000
	.4byte 0x00000000
	.4byte 0x00000000
.global g_Y3
g_Y3:
	.4byte 0x00000000
.global lbl_803D272C
lbl_803D272C:
	.4byte 0x3F800000
.global lbl_803D2730
lbl_803D2730:
	.4byte 0x00000000
.global g_Z3
g_Z3:
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x3F800000
.global g_NX3
g_NX3:
	.4byte 0xBF800000
	.4byte 0x00000000
	.4byte 0x00000000
.global g_NY3
g_NY3:
	.4byte 0x00000000
	.4byte 0xBF800000
	.4byte 0x00000000
.global g_NZ3
g_NZ3:
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0xBF800000
.global g_IQ
g_IQ:
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x3F800000
.global _esc__2_618_0
_esc__2_618_0:
	.4byte 0x00000000
.global _esc__2_784
_esc__2_784:
	.4byte 0x3F800000
.global _esc__2_1513
_esc__2_1513:
	.4byte 0x40000000
.global _esc__2_1553
_esc__2_1553:
	.4byte 0x3F000000
.global _esc__2_1656
_esc__2_1656:
	.4byte 0x3727C5AC
.global _esc__2_1721
_esc__2_1721:
	.4byte 0x3FC90FDB
.global _esc__2_1722
_esc__2_1722:
	.4byte 0xBFC90FDB
.global _esc__2_1729
_esc__2_1729:
	.4byte 0xBF800000
.global _esc__2_1846
_esc__2_1846:
	.4byte 0x322BCC76
.global _esc__2_1847
_esc__2_1847:
	.4byte 0x3F7FFF58
.global _esc__2_2239
_esc__2_2239:
	.4byte 0x3F7FBE77
.global _esc__2_2288
_esc__2_2288:
	.4byte 0x3F7FF972
	.4byte 0x00000000

.if 0

.section .text, "ax"

.global xMath3Init__Fv
xMath3Init__Fv:
/* 80044AA4 000418A4  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80044AA8 000418A8  7C 08 02 A6 */	mflr r0
/* 80044AAC 000418AC  90 01 00 14 */	stw r0, 0x14(r1)
/* 80044AB0 000418B0  48 03 1E 05 */	bl iMath3Init__Fv
/* 80044AB4 000418B4  38 E2 89 FC */	addi r7, r2, g_X3@sda21
/* 80044AB8 000418B8  38 A2 8A 08 */	addi r5, r2, g_Y3@sda21
/* 80044ABC 000418BC  38 82 8A 14 */	addi r4, r2, g_Z3@sda21
/* 80044AC0 000418C0  38 62 89 F0 */	addi r3, r2, g_O3@sda21
/* 80044AC4 000418C4  C1 62 89 FC */	lfs f11, g_X3@sda21(r2)
/* 80044AC8 000418C8  38 CD BA 80 */	addi r6, r13, g_I3@sda21
/* 80044ACC 000418CC  C1 47 00 04 */	lfs f10, 4(r7)
/* 80044AD0 000418D0  C1 27 00 08 */	lfs f9, 8(r7)
/* 80044AD4 000418D4  C1 02 8A 08 */	lfs f8, g_Y3@sda21(r2)
/* 80044AD8 000418D8  C0 E5 00 04 */	lfs f7, 4(r5)
/* 80044ADC 000418DC  C0 C5 00 08 */	lfs f6, 8(r5)
/* 80044AE0 000418E0  C0 A2 8A 14 */	lfs f5, g_Z3@sda21(r2)
/* 80044AE4 000418E4  C0 84 00 04 */	lfs f4, 4(r4)
/* 80044AE8 000418E8  C0 64 00 08 */	lfs f3, 8(r4)
/* 80044AEC 000418EC  C0 42 89 F0 */	lfs f2, g_O3@sda21(r2)
/* 80044AF0 000418F0  C0 23 00 04 */	lfs f1, 4(r3)
/* 80044AF4 000418F4  C0 03 00 08 */	lfs f0, 8(r3)
/* 80044AF8 000418F8  D1 6D BA 80 */	stfs f11, g_I3@sda21(r13)
/* 80044AFC 000418FC  D1 46 00 04 */	stfs f10, 4(r6)
/* 80044B00 00041900  D1 26 00 08 */	stfs f9, 8(r6)
/* 80044B04 00041904  D1 06 00 10 */	stfs f8, 0x10(r6)
/* 80044B08 00041908  D0 E6 00 14 */	stfs f7, 0x14(r6)
/* 80044B0C 0004190C  D0 C6 00 18 */	stfs f6, 0x18(r6)
/* 80044B10 00041910  D0 A6 00 20 */	stfs f5, 0x20(r6)
/* 80044B14 00041914  D0 86 00 24 */	stfs f4, 0x24(r6)
/* 80044B18 00041918  D0 66 00 28 */	stfs f3, 0x28(r6)
/* 80044B1C 0004191C  D0 46 00 30 */	stfs f2, 0x30(r6)
/* 80044B20 00041920  D0 26 00 34 */	stfs f1, 0x34(r6)
/* 80044B24 00041924  D0 06 00 38 */	stfs f0, 0x38(r6)
/* 80044B28 00041928  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80044B2C 0004192C  7C 08 03 A6 */	mtlr r0
/* 80044B30 00041930  38 21 00 10 */	addi r1, r1, 0x10
/* 80044B34 00041934  4E 80 00 20 */	blr 

.global xLine3VecDist2__FPC5xVec3PC5xVec3PC5xVec3P6xIsect
xLine3VecDist2__FPC5xVec3PC5xVec3PC5xVec3P6xIsect:
/* 80044B38 00041938  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 80044B3C 0004193C  7C 08 02 A6 */	mflr r0
/* 80044B40 00041940  90 01 00 54 */	stw r0, 0x54(r1)
/* 80044B44 00041944  DB E1 00 40 */	stfd f31, 0x40(r1)
/* 80044B48 00041948  F3 E1 00 48 */	psq_st f31, 72(r1), 0, qr0
/* 80044B4C 0004194C  DB C1 00 30 */	stfd f30, 0x30(r1)
/* 80044B50 00041950  F3 C1 00 38 */	psq_st f30, 56(r1), 0, qr0
/* 80044B54 00041954  BF 81 00 20 */	stmw r28, 0x20(r1)
/* 80044B58 00041958  7C 7C 1B 78 */	mr r28, r3
/* 80044B5C 0004195C  7C BE 2B 78 */	mr r30, r5
/* 80044B60 00041960  7C 9D 23 78 */	mr r29, r4
/* 80044B64 00041964  7C DF 33 78 */	mr r31, r6
/* 80044B68 00041968  7F 85 E3 78 */	mr r5, r28
/* 80044B6C 0004196C  38 61 00 08 */	addi r3, r1, 8
/* 80044B70 00041970  4B FC 2D 3D */	bl xVec3Sub__FP5xVec3PC5xVec3PC5xVec3
/* 80044B74 00041974  7F C4 F3 78 */	mr r4, r30
/* 80044B78 00041978  7F 85 E3 78 */	mr r5, r28
/* 80044B7C 0004197C  38 7F 00 1C */	addi r3, r31, 0x1c
/* 80044B80 00041980  4B FC 2D 2D */	bl xVec3Sub__FP5xVec3PC5xVec3PC5xVec3
/* 80044B84 00041984  38 61 00 08 */	addi r3, r1, 8
/* 80044B88 00041988  38 9F 00 1C */	addi r4, r31, 0x1c
/* 80044B8C 0004198C  48 02 CB B9 */	bl xVec3Dot__FPC5xVec3PC5xVec3
/* 80044B90 00041990  FF C0 08 90 */	fmr f30, f1
/* 80044B94 00041994  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80044B98 00041998  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 80044B9C 0004199C  4C 40 13 82 */	cror 2, 0, 2
/* 80044BA0 000419A0  40 82 00 14 */	bne lbl_80044BB4
/* 80044BA4 000419A4  38 7F 00 1C */	addi r3, r31, 0x1c
/* 80044BA8 000419A8  4B FD 24 71 */	bl xVec3Length2__FPC5xVec3
/* 80044BAC 000419AC  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 80044BB0 000419B0  48 00 00 54 */	b lbl_80044C04
lbl_80044BB4:
/* 80044BB4 000419B4  38 61 00 08 */	addi r3, r1, 8
/* 80044BB8 000419B8  4B FD 24 61 */	bl xVec3Length2__FPC5xVec3
/* 80044BBC 000419BC  FF E0 08 90 */	fmr f31, f1
/* 80044BC0 000419C0  FC 1E F8 40 */	fcmpo cr0, f30, f31
/* 80044BC4 000419C4  4C 41 13 82 */	cror 2, 1, 2
/* 80044BC8 000419C8  40 82 00 24 */	bne lbl_80044BEC
/* 80044BCC 000419CC  7F C4 F3 78 */	mr r4, r30
/* 80044BD0 000419D0  7F A5 EB 78 */	mr r5, r29
/* 80044BD4 000419D4  38 7F 00 1C */	addi r3, r31, 0x1c
/* 80044BD8 000419D8  4B FC 2C D5 */	bl xVec3Sub__FP5xVec3PC5xVec3PC5xVec3
/* 80044BDC 000419DC  38 7F 00 1C */	addi r3, r31, 0x1c
/* 80044BE0 000419E0  4B FD 24 39 */	bl xVec3Length2__FPC5xVec3
/* 80044BE4 000419E4  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 80044BE8 000419E8  48 00 00 1C */	b lbl_80044C04
lbl_80044BEC:
/* 80044BEC 000419EC  38 7F 00 1C */	addi r3, r31, 0x1c
/* 80044BF0 000419F0  4B FD 24 29 */	bl xVec3Length2__FPC5xVec3
/* 80044BF4 000419F4  EC 1E 07 B2 */	fmuls f0, f30, f30
/* 80044BF8 000419F8  EC 00 F8 24 */	fdivs f0, f0, f31
/* 80044BFC 000419FC  EC 01 00 28 */	fsubs f0, f1, f0
/* 80044C00 00041A00  D0 1F 00 28 */	stfs f0, 0x28(r31)
lbl_80044C04:
/* 80044C04 00041A04  E3 E1 00 48 */	psq_l f31, 72(r1), 0, qr0
/* 80044C08 00041A08  CB E1 00 40 */	lfd f31, 0x40(r1)
/* 80044C0C 00041A0C  E3 C1 00 38 */	psq_l f30, 56(r1), 0, qr0
/* 80044C10 00041A10  CB C1 00 30 */	lfd f30, 0x30(r1)
/* 80044C14 00041A14  BB 81 00 20 */	lmw r28, 0x20(r1)
/* 80044C18 00041A18  80 01 00 54 */	lwz r0, 0x54(r1)
/* 80044C1C 00041A1C  7C 08 03 A6 */	mtlr r0
/* 80044C20 00041A20  38 21 00 50 */	addi r1, r1, 0x50
/* 80044C24 00041A24  4E 80 00 20 */	blr 

.global xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf:
/* 80044C28 00041A28  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 80044C2C 00041A2C  DB E1 00 30 */	stfd f31, 0x30(r1)
/* 80044C30 00041A30  F3 E1 00 38 */	psq_st f31, 56(r1), 0, qr0
/* 80044C34 00041A34  DB C1 00 20 */	stfd f30, 0x20(r1)
/* 80044C38 00041A38  F3 C1 00 28 */	psq_st f30, 40(r1), 0, qr0
/* 80044C3C 00041A3C  DB A1 00 10 */	stfd f29, 0x10(r1)
/* 80044C40 00041A40  F3 A1 00 18 */	psq_st f29, 24(r1), 0, qr0
/* 80044C44 00041A44  C0 43 00 04 */	lfs f2, 4(r3)
/* 80044C48 00041A48  C0 65 00 04 */	lfs f3, 4(r5)
/* 80044C4C 00041A4C  C0 24 00 04 */	lfs f1, 4(r4)
/* 80044C50 00041A50  C0 06 00 04 */	lfs f0, 4(r6)
/* 80044C54 00041A54  ED 42 18 28 */	fsubs f10, f2, f3
/* 80044C58 00041A58  ED 81 10 28 */	fsubs f12, f1, f2
/* 80044C5C 00041A5C  C0 C3 00 00 */	lfs f6, 0(r3)
/* 80044C60 00041A60  EF C0 18 28 */	fsubs f30, f0, f3
/* 80044C64 00041A64  C1 05 00 00 */	lfs f8, 0(r5)
/* 80044C68 00041A68  C0 24 00 00 */	lfs f1, 0(r4)
/* 80044C6C 00041A6C  C0 06 00 00 */	lfs f0, 0(r6)
/* 80044C70 00041A70  ED 61 30 28 */	fsubs f11, f1, f6
/* 80044C74 00041A74  C0 E3 00 08 */	lfs f7, 8(r3)
/* 80044C78 00041A78  C1 25 00 08 */	lfs f9, 8(r5)
/* 80044C7C 00041A7C  EC 4C 03 32 */	fmuls f2, f12, f12
/* 80044C80 00041A80  C0 84 00 08 */	lfs f4, 8(r4)
/* 80044C84 00041A84  EF E0 40 28 */	fsubs f31, f0, f8
/* 80044C88 00041A88  EC 2C 07 B2 */	fmuls f1, f12, f30
/* 80044C8C 00041A8C  C0 A6 00 08 */	lfs f5, 8(r6)
/* 80044C90 00041A90  EC 1E 07 B2 */	fmuls f0, f30, f30
/* 80044C94 00041A94  C0 6D 83 08 */	lfs f3, gs_fTolerance@sda21(r13)
/* 80044C98 00041A98  ED A4 38 28 */	fsubs f13, f4, f7
/* 80044C9C 00041A9C  EC 8B 12 FA */	fmadds f4, f11, f11, f2
/* 80044CA0 00041AA0  EF A5 48 28 */	fsubs f29, f5, f9
/* 80044CA4 00041AA4  EC 2B 0F FA */	fmadds f1, f11, f31, f1
/* 80044CA8 00041AA8  EC 5F 07 FA */	fmadds f2, f31, f31, f0
/* 80044CAC 00041AAC  EC 0D 23 7A */	fmadds f0, f13, f13, f4
/* 80044CB0 00041AB0  EC 2D 0F 7E */	fnmadds f1, f13, f29, f1
/* 80044CB4 00041AB4  EC 5D 17 7A */	fmadds f2, f29, f29, f2
/* 80044CB8 00041AB8  EC C6 40 28 */	fsubs f6, f6, f8
/* 80044CBC 00041ABC  EC 81 00 72 */	fmuls f4, f1, f1
/* 80044CC0 00041AC0  EC AA 03 32 */	fmuls f5, f10, f12
/* 80044CC4 00041AC4  EC E7 48 28 */	fsubs f7, f7, f9
/* 80044CC8 00041AC8  EC 80 20 B8 */	fmsubs f4, f0, f2, f4
/* 80044CCC 00041ACC  EC A6 2A FA */	fmadds f5, f6, f11, f5
/* 80044CD0 00041AD0  FD 20 22 10 */	fabs f9, f4
/* 80044CD4 00041AD4  ED 07 2B 7A */	fmadds f8, f7, f13, f5
/* 80044CD8 00041AD8  FD 20 48 18 */	frsp f9, f9
/* 80044CDC 00041ADC  FC 09 18 40 */	fcmpo cr0, f9, f3
/* 80044CE0 00041AE0  4C 41 13 82 */	cror 2, 1, 2
/* 80044CE4 00041AE4  40 82 03 24 */	bne lbl_80045008
/* 80044CE8 00041AE8  EC AA 07 B2 */	fmuls f5, f10, f30
/* 80044CEC 00041AEC  C0 62 8A 54 */	lfs f3, _esc__2_618_0@sda21(r2)
/* 80044CF0 00041AF0  EC 82 02 32 */	fmuls f4, f2, f8
/* 80044CF4 00041AF4  EC A6 2F FA */	fmadds f5, f6, f31, f5
/* 80044CF8 00041AF8  EC C7 2F 7E */	fnmadds f6, f7, f29, f5
/* 80044CFC 00041AFC  EC A1 21 B8 */	fmsubs f5, f1, f6, f4
/* 80044D00 00041B00  EC 80 01 B2 */	fmuls f4, f0, f6
/* 80044D04 00041B04  FC 05 18 40 */	fcmpo cr0, f5, f3
/* 80044D08 00041B08  EC E1 22 38 */	fmsubs f7, f1, f8, f4
/* 80044D0C 00041B0C  4C 41 13 82 */	cror 2, 1, 2
/* 80044D10 00041B10  40 82 01 DC */	bne lbl_80044EEC
/* 80044D14 00041B14  FC 05 48 40 */	fcmpo cr0, f5, f9
/* 80044D18 00041B18  4C 40 13 82 */	cror 2, 0, 2
/* 80044D1C 00041B1C  40 82 00 A4 */	bne lbl_80044DC0
/* 80044D20 00041B20  FC 07 18 40 */	fcmpo cr0, f7, f3
/* 80044D24 00041B24  4C 41 13 82 */	cror 2, 1, 2
/* 80044D28 00041B28  40 82 00 60 */	bne lbl_80044D88
/* 80044D2C 00041B2C  FC 07 48 40 */	fcmpo cr0, f7, f9
/* 80044D30 00041B30  4C 40 13 82 */	cror 2, 0, 2
/* 80044D34 00041B34  40 82 00 18 */	bne lbl_80044D4C
/* 80044D38 00041B38  C0 02 8A 58 */	lfs f0, _esc__2_784@sda21(r2)
/* 80044D3C 00041B3C  EC 00 48 24 */	fdivs f0, f0, f9
/* 80044D40 00041B40  EC A5 00 32 */	fmuls f5, f5, f0
/* 80044D44 00041B44  EC E7 00 32 */	fmuls f7, f7, f0
/* 80044D48 00041B48  48 00 03 7C */	b lbl_800450C4
lbl_80044D4C:
/* 80044D4C 00041B4C  EC 21 40 2A */	fadds f1, f1, f8
/* 80044D50 00041B50  C0 E2 8A 58 */	lfs f7, _esc__2_784@sda21(r2)
/* 80044D54 00041B54  FC 01 18 40 */	fcmpo cr0, f1, f3
/* 80044D58 00041B58  4C 41 13 82 */	cror 2, 1, 2
/* 80044D5C 00041B5C  40 82 00 0C */	bne lbl_80044D68
/* 80044D60 00041B60  FC A0 18 90 */	fmr f5, f3
/* 80044D64 00041B64  48 00 03 60 */	b lbl_800450C4
lbl_80044D68:
/* 80044D68 00041B68  FC 20 08 50 */	fneg f1, f1
/* 80044D6C 00041B6C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80044D70 00041B70  4C 41 13 82 */	cror 2, 1, 2
/* 80044D74 00041B74  40 82 00 0C */	bne lbl_80044D80
/* 80044D78 00041B78  FC A0 38 90 */	fmr f5, f7
/* 80044D7C 00041B7C  48 00 03 48 */	b lbl_800450C4
lbl_80044D80:
/* 80044D80 00041B80  EC A1 00 24 */	fdivs f5, f1, f0
/* 80044D84 00041B84  48 00 03 40 */	b lbl_800450C4
lbl_80044D88:
/* 80044D88 00041B88  FC 08 18 40 */	fcmpo cr0, f8, f3
/* 80044D8C 00041B8C  FC E0 18 90 */	fmr f7, f3
/* 80044D90 00041B90  4C 41 13 82 */	cror 2, 1, 2
/* 80044D94 00041B94  40 82 00 0C */	bne lbl_80044DA0
/* 80044D98 00041B98  FC A0 18 90 */	fmr f5, f3
/* 80044D9C 00041B9C  48 00 03 28 */	b lbl_800450C4
lbl_80044DA0:
/* 80044DA0 00041BA0  FC 20 40 50 */	fneg f1, f8
/* 80044DA4 00041BA4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80044DA8 00041BA8  4C 41 13 82 */	cror 2, 1, 2
/* 80044DAC 00041BAC  40 82 00 0C */	bne lbl_80044DB8
/* 80044DB0 00041BB0  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 80044DB4 00041BB4  48 00 03 10 */	b lbl_800450C4
lbl_80044DB8:
/* 80044DB8 00041BB8  EC A1 00 24 */	fdivs f5, f1, f0
/* 80044DBC 00041BBC  48 00 03 08 */	b lbl_800450C4
lbl_80044DC0:
/* 80044DC0 00041BC0  FC 07 18 40 */	fcmpo cr0, f7, f3
/* 80044DC4 00041BC4  4C 41 13 82 */	cror 2, 1, 2
/* 80044DC8 00041BC8  40 82 00 BC */	bne lbl_80044E84
/* 80044DCC 00041BCC  FC 07 48 40 */	fcmpo cr0, f7, f9
/* 80044DD0 00041BD0  4C 40 13 82 */	cror 2, 0, 2
/* 80044DD4 00041BD4  40 82 00 40 */	bne lbl_80044E14
/* 80044DD8 00041BD8  EC 01 30 2A */	fadds f0, f1, f6
/* 80044DDC 00041BDC  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 80044DE0 00041BE0  FC 00 18 40 */	fcmpo cr0, f0, f3
/* 80044DE4 00041BE4  4C 41 13 82 */	cror 2, 1, 2
/* 80044DE8 00041BE8  40 82 00 0C */	bne lbl_80044DF4
/* 80044DEC 00041BEC  FC E0 18 90 */	fmr f7, f3
/* 80044DF0 00041BF0  48 00 02 D4 */	b lbl_800450C4
lbl_80044DF4:
/* 80044DF4 00041BF4  FC 00 00 50 */	fneg f0, f0
/* 80044DF8 00041BF8  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80044DFC 00041BFC  4C 41 13 82 */	cror 2, 1, 2
/* 80044E00 00041C00  40 82 00 0C */	bne lbl_80044E0C
/* 80044E04 00041C04  FC E0 28 90 */	fmr f7, f5
/* 80044E08 00041C08  48 00 02 BC */	b lbl_800450C4
lbl_80044E0C:
/* 80044E0C 00041C0C  EC E0 10 24 */	fdivs f7, f0, f2
/* 80044E10 00041C10  48 00 02 B4 */	b lbl_800450C4
lbl_80044E14:
/* 80044E14 00041C14  EC A1 40 2A */	fadds f5, f1, f8
/* 80044E18 00041C18  FC 80 28 50 */	fneg f4, f5
/* 80044E1C 00041C1C  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 80044E20 00041C20  4C 40 13 82 */	cror 2, 0, 2
/* 80044E24 00041C24  40 82 00 24 */	bne lbl_80044E48
/* 80044E28 00041C28  FC 05 18 40 */	fcmpo cr0, f5, f3
/* 80044E2C 00041C2C  C0 E2 8A 58 */	lfs f7, _esc__2_784@sda21(r2)
/* 80044E30 00041C30  4C 41 13 82 */	cror 2, 1, 2
/* 80044E34 00041C34  40 82 00 0C */	bne lbl_80044E40
/* 80044E38 00041C38  FC A0 18 90 */	fmr f5, f3
/* 80044E3C 00041C3C  48 00 02 88 */	b lbl_800450C4
lbl_80044E40:
/* 80044E40 00041C40  EC A4 00 24 */	fdivs f5, f4, f0
/* 80044E44 00041C44  48 00 02 80 */	b lbl_800450C4
lbl_80044E48:
/* 80044E48 00041C48  EC 01 30 2A */	fadds f0, f1, f6
/* 80044E4C 00041C4C  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 80044E50 00041C50  FC 00 18 40 */	fcmpo cr0, f0, f3
/* 80044E54 00041C54  4C 41 13 82 */	cror 2, 1, 2
/* 80044E58 00041C58  40 82 00 0C */	bne lbl_80044E64
/* 80044E5C 00041C5C  FC E0 18 90 */	fmr f7, f3
/* 80044E60 00041C60  48 00 02 64 */	b lbl_800450C4
lbl_80044E64:
/* 80044E64 00041C64  FC 00 00 50 */	fneg f0, f0
/* 80044E68 00041C68  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80044E6C 00041C6C  4C 41 13 82 */	cror 2, 1, 2
/* 80044E70 00041C70  40 82 00 0C */	bne lbl_80044E7C
/* 80044E74 00041C74  FC E0 28 90 */	fmr f7, f5
/* 80044E78 00041C78  48 00 02 4C */	b lbl_800450C4
lbl_80044E7C:
/* 80044E7C 00041C7C  EC E0 10 24 */	fdivs f7, f0, f2
/* 80044E80 00041C80  48 00 02 44 */	b lbl_800450C4
lbl_80044E84:
/* 80044E84 00041C84  FC 80 40 50 */	fneg f4, f8
/* 80044E88 00041C88  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 80044E8C 00041C8C  40 80 00 24 */	bge lbl_80044EB0
/* 80044E90 00041C90  FC 08 18 40 */	fcmpo cr0, f8, f3
/* 80044E94 00041C94  FC E0 18 90 */	fmr f7, f3
/* 80044E98 00041C98  4C 41 13 82 */	cror 2, 1, 2
/* 80044E9C 00041C9C  40 82 00 0C */	bne lbl_80044EA8
/* 80044EA0 00041CA0  FC A0 18 90 */	fmr f5, f3
/* 80044EA4 00041CA4  48 00 02 20 */	b lbl_800450C4
lbl_80044EA8:
/* 80044EA8 00041CA8  EC A4 00 24 */	fdivs f5, f4, f0
/* 80044EAC 00041CAC  48 00 02 18 */	b lbl_800450C4
lbl_80044EB0:
/* 80044EB0 00041CB0  EC 01 30 2A */	fadds f0, f1, f6
/* 80044EB4 00041CB4  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 80044EB8 00041CB8  FC 00 18 40 */	fcmpo cr0, f0, f3
/* 80044EBC 00041CBC  4C 41 13 82 */	cror 2, 1, 2
/* 80044EC0 00041CC0  40 82 00 0C */	bne lbl_80044ECC
/* 80044EC4 00041CC4  FC E0 18 90 */	fmr f7, f3
/* 80044EC8 00041CC8  48 00 01 FC */	b lbl_800450C4
lbl_80044ECC:
/* 80044ECC 00041CCC  FC 00 00 50 */	fneg f0, f0
/* 80044ED0 00041CD0  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80044ED4 00041CD4  4C 41 13 82 */	cror 2, 1, 2
/* 80044ED8 00041CD8  40 82 00 0C */	bne lbl_80044EE4
/* 80044EDC 00041CDC  FC E0 28 90 */	fmr f7, f5
/* 80044EE0 00041CE0  48 00 01 E4 */	b lbl_800450C4
lbl_80044EE4:
/* 80044EE4 00041CE4  EC E0 10 24 */	fdivs f7, f0, f2
/* 80044EE8 00041CE8  48 00 01 DC */	b lbl_800450C4
lbl_80044EEC:
/* 80044EEC 00041CEC  FC 07 18 40 */	fcmpo cr0, f7, f3
/* 80044EF0 00041CF0  4C 41 13 82 */	cror 2, 1, 2
/* 80044EF4 00041CF4  40 82 00 B0 */	bne lbl_80044FA4
/* 80044EF8 00041CF8  FC 07 48 40 */	fcmpo cr0, f7, f9
/* 80044EFC 00041CFC  4C 40 13 82 */	cror 2, 0, 2
/* 80044F00 00041D00  40 82 00 3C */	bne lbl_80044F3C
/* 80044F04 00041D04  FC 06 18 40 */	fcmpo cr0, f6, f3
/* 80044F08 00041D08  FC A0 18 90 */	fmr f5, f3
/* 80044F0C 00041D0C  4C 41 13 82 */	cror 2, 1, 2
/* 80044F10 00041D10  40 82 00 0C */	bne lbl_80044F1C
/* 80044F14 00041D14  FC E0 18 90 */	fmr f7, f3
/* 80044F18 00041D18  48 00 01 AC */	b lbl_800450C4
lbl_80044F1C:
/* 80044F1C 00041D1C  FC 00 30 50 */	fneg f0, f6
/* 80044F20 00041D20  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80044F24 00041D24  4C 41 13 82 */	cror 2, 1, 2
/* 80044F28 00041D28  40 82 00 0C */	bne lbl_80044F34
/* 80044F2C 00041D2C  C0 E2 8A 58 */	lfs f7, _esc__2_784@sda21(r2)
/* 80044F30 00041D30  48 00 01 94 */	b lbl_800450C4
lbl_80044F34:
/* 80044F34 00041D34  EC E0 10 24 */	fdivs f7, f0, f2
/* 80044F38 00041D38  48 00 01 8C */	b lbl_800450C4
lbl_80044F3C:
/* 80044F3C 00041D3C  EC 21 40 2A */	fadds f1, f1, f8
/* 80044F40 00041D40  FC 01 18 40 */	fcmpo cr0, f1, f3
/* 80044F44 00041D44  40 80 00 28 */	bge lbl_80044F6C
/* 80044F48 00041D48  FC 20 08 50 */	fneg f1, f1
/* 80044F4C 00041D4C  C0 E2 8A 58 */	lfs f7, _esc__2_784@sda21(r2)
/* 80044F50 00041D50  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80044F54 00041D54  4C 41 13 82 */	cror 2, 1, 2
/* 80044F58 00041D58  40 82 00 0C */	bne lbl_80044F64
/* 80044F5C 00041D5C  FC A0 38 90 */	fmr f5, f7
/* 80044F60 00041D60  48 00 01 64 */	b lbl_800450C4
lbl_80044F64:
/* 80044F64 00041D64  EC A1 00 24 */	fdivs f5, f1, f0
/* 80044F68 00041D68  48 00 01 5C */	b lbl_800450C4
lbl_80044F6C:
/* 80044F6C 00041D6C  FC 06 18 40 */	fcmpo cr0, f6, f3
/* 80044F70 00041D70  FC A0 18 90 */	fmr f5, f3
/* 80044F74 00041D74  4C 41 13 82 */	cror 2, 1, 2
/* 80044F78 00041D78  40 82 00 0C */	bne lbl_80044F84
/* 80044F7C 00041D7C  FC E0 18 90 */	fmr f7, f3
/* 80044F80 00041D80  48 00 01 44 */	b lbl_800450C4
lbl_80044F84:
/* 80044F84 00041D84  FC 00 30 50 */	fneg f0, f6
/* 80044F88 00041D88  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80044F8C 00041D8C  4C 41 13 82 */	cror 2, 1, 2
/* 80044F90 00041D90  40 82 00 0C */	bne lbl_80044F9C
/* 80044F94 00041D94  C0 E2 8A 58 */	lfs f7, _esc__2_784@sda21(r2)
/* 80044F98 00041D98  48 00 01 2C */	b lbl_800450C4
lbl_80044F9C:
/* 80044F9C 00041D9C  EC E0 10 24 */	fdivs f7, f0, f2
/* 80044FA0 00041DA0  48 00 01 24 */	b lbl_800450C4
lbl_80044FA4:
/* 80044FA4 00041DA4  FC 08 18 40 */	fcmpo cr0, f8, f3
/* 80044FA8 00041DA8  40 80 00 28 */	bge lbl_80044FD0
/* 80044FAC 00041DAC  FC 20 40 50 */	fneg f1, f8
/* 80044FB0 00041DB0  FC E0 18 90 */	fmr f7, f3
/* 80044FB4 00041DB4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80044FB8 00041DB8  4C 41 13 82 */	cror 2, 1, 2
/* 80044FBC 00041DBC  40 82 00 0C */	bne lbl_80044FC8
/* 80044FC0 00041DC0  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 80044FC4 00041DC4  48 00 01 00 */	b lbl_800450C4
lbl_80044FC8:
/* 80044FC8 00041DC8  EC A1 00 24 */	fdivs f5, f1, f0
/* 80044FCC 00041DCC  48 00 00 F8 */	b lbl_800450C4
lbl_80044FD0:
/* 80044FD0 00041DD0  FC 06 18 40 */	fcmpo cr0, f6, f3
/* 80044FD4 00041DD4  FC A0 18 90 */	fmr f5, f3
/* 80044FD8 00041DD8  4C 41 13 82 */	cror 2, 1, 2
/* 80044FDC 00041DDC  40 82 00 0C */	bne lbl_80044FE8
/* 80044FE0 00041DE0  FC E0 18 90 */	fmr f7, f3
/* 80044FE4 00041DE4  48 00 00 E0 */	b lbl_800450C4
lbl_80044FE8:
/* 80044FE8 00041DE8  FC 00 30 50 */	fneg f0, f6
/* 80044FEC 00041DEC  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80044FF0 00041DF0  4C 41 13 82 */	cror 2, 1, 2
/* 80044FF4 00041DF4  40 82 00 0C */	bne lbl_80045000
/* 80044FF8 00041DF8  C0 E2 8A 58 */	lfs f7, _esc__2_784@sda21(r2)
/* 80044FFC 00041DFC  48 00 00 C8 */	b lbl_800450C4
lbl_80045000:
/* 80045000 00041E00  EC E0 10 24 */	fdivs f7, f0, f2
/* 80045004 00041E04  48 00 00 C0 */	b lbl_800450C4
lbl_80045008:
/* 80045008 00041E08  C0 42 8A 54 */	lfs f2, _esc__2_618_0@sda21(r2)
/* 8004500C 00041E0C  FC 01 10 40 */	fcmpo cr0, f1, f2
/* 80045010 00041E10  40 81 00 60 */	ble lbl_80045070
/* 80045014 00041E14  FC 08 10 40 */	fcmpo cr0, f8, f2
/* 80045018 00041E18  4C 41 13 82 */	cror 2, 1, 2
/* 8004501C 00041E1C  40 82 00 10 */	bne lbl_8004502C
/* 80045020 00041E20  FC A0 10 90 */	fmr f5, f2
/* 80045024 00041E24  FC E0 10 90 */	fmr f7, f2
/* 80045028 00041E28  48 00 00 9C */	b lbl_800450C4
lbl_8004502C:
/* 8004502C 00041E2C  FC 60 40 50 */	fneg f3, f8
/* 80045030 00041E30  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 80045034 00041E34  4C 40 13 82 */	cror 2, 0, 2
/* 80045038 00041E38  40 82 00 10 */	bne lbl_80045048
/* 8004503C 00041E3C  EC A3 00 24 */	fdivs f5, f3, f0
/* 80045040 00041E40  FC E0 10 90 */	fmr f7, f2
/* 80045044 00041E44  48 00 00 80 */	b lbl_800450C4
lbl_80045048:
/* 80045048 00041E48  EC 00 40 2A */	fadds f0, f0, f8
/* 8004504C 00041E4C  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 80045050 00041E50  FC 00 00 50 */	fneg f0, f0
/* 80045054 00041E54  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80045058 00041E58  4C 41 13 82 */	cror 2, 1, 2
/* 8004505C 00041E5C  40 82 00 0C */	bne lbl_80045068
/* 80045060 00041E60  FC E0 28 90 */	fmr f7, f5
/* 80045064 00041E64  48 00 00 60 */	b lbl_800450C4
lbl_80045068:
/* 80045068 00041E68  EC E0 08 24 */	fdivs f7, f0, f1
/* 8004506C 00041E6C  48 00 00 58 */	b lbl_800450C4
lbl_80045070:
/* 80045070 00041E70  FC 60 40 50 */	fneg f3, f8
/* 80045074 00041E74  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 80045078 00041E78  4C 41 13 82 */	cror 2, 1, 2
/* 8004507C 00041E7C  40 82 00 10 */	bne lbl_8004508C
/* 80045080 00041E80  FC E0 10 90 */	fmr f7, f2
/* 80045084 00041E84  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 80045088 00041E88  48 00 00 3C */	b lbl_800450C4
lbl_8004508C:
/* 8004508C 00041E8C  FC 08 10 40 */	fcmpo cr0, f8, f2
/* 80045090 00041E90  4C 40 13 82 */	cror 2, 0, 2
/* 80045094 00041E94  40 82 00 10 */	bne lbl_800450A4
/* 80045098 00041E98  EC A3 00 24 */	fdivs f5, f3, f0
/* 8004509C 00041E9C  FC E0 10 90 */	fmr f7, f2
/* 800450A0 00041EA0  48 00 00 24 */	b lbl_800450C4
lbl_800450A4:
/* 800450A4 00041EA4  FC 00 08 50 */	fneg f0, f1
/* 800450A8 00041EA8  FC A0 10 90 */	fmr f5, f2
/* 800450AC 00041EAC  FC 08 00 40 */	fcmpo cr0, f8, f0
/* 800450B0 00041EB0  4C 41 13 82 */	cror 2, 1, 2
/* 800450B4 00041EB4  40 82 00 0C */	bne lbl_800450C0
/* 800450B8 00041EB8  C0 E2 8A 58 */	lfs f7, _esc__2_784@sda21(r2)
/* 800450BC 00041EBC  48 00 00 08 */	b lbl_800450C4
lbl_800450C0:
/* 800450C0 00041EC0  EC E3 08 24 */	fdivs f7, f3, f1
lbl_800450C4:
/* 800450C4 00041EC4  D0 A7 00 00 */	stfs f5, 0(r7)
/* 800450C8 00041EC8  D0 E8 00 00 */	stfs f7, 0(r8)
/* 800450CC 00041ECC  E3 E1 00 38 */	psq_l f31, 56(r1), 0, qr0
/* 800450D0 00041ED0  CB E1 00 30 */	lfd f31, 0x30(r1)
/* 800450D4 00041ED4  E3 C1 00 28 */	psq_l f30, 40(r1), 0, qr0
/* 800450D8 00041ED8  CB C1 00 20 */	lfd f30, 0x20(r1)
/* 800450DC 00041EDC  E3 A1 00 18 */	psq_l f29, 24(r1), 0, qr0
/* 800450E0 00041EE0  CB A1 00 10 */	lfd f29, 0x10(r1)
/* 800450E4 00041EE4  38 21 00 40 */	addi r1, r1, 0x40
/* 800450E8 00041EE8  4E 80 00 20 */	blr 

.global xLine3TriMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRfRf
xLine3TriMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRfRf:
/* 800450EC 00041EEC  94 21 FF 00 */	stwu r1, -0x100(r1)
/* 800450F0 00041EF0  7C 08 02 A6 */	mflr r0
/* 800450F4 00041EF4  90 01 01 04 */	stw r0, 0x104(r1)
/* 800450F8 00041EF8  DB E1 00 F0 */	stfd f31, 0xf0(r1)
/* 800450FC 00041EFC  F3 E1 00 F8 */	psq_st f31, 248(r1), 0, qr0
/* 80045100 00041F00  DB C1 00 E0 */	stfd f30, 0xe0(r1)
/* 80045104 00041F04  F3 C1 00 E8 */	psq_st f30, 232(r1), 0, qr0
/* 80045108 00041F08  DB A1 00 D0 */	stfd f29, 0xd0(r1)
/* 8004510C 00041F0C  F3 A1 00 D8 */	psq_st f29, 216(r1), 0, qr0
/* 80045110 00041F10  DB 81 00 C0 */	stfd f28, 0xc0(r1)
/* 80045114 00041F14  F3 81 00 C8 */	psq_st f28, 200(r1), 0, qr0
/* 80045118 00041F18  DB 61 00 B0 */	stfd f27, 0xb0(r1)
/* 8004511C 00041F1C  F3 61 00 B8 */	psq_st f27, 184(r1), 0, qr0
/* 80045120 00041F20  DB 41 00 A0 */	stfd f26, 0xa0(r1)
/* 80045124 00041F24  F3 41 00 A8 */	psq_st f26, 168(r1), 0, qr0
/* 80045128 00041F28  DB 21 00 90 */	stfd f25, 0x90(r1)
/* 8004512C 00041F2C  F3 21 00 98 */	psq_st f25, 152(r1), 0, qr0
/* 80045130 00041F30  DB 01 00 80 */	stfd f24, 0x80(r1)
/* 80045134 00041F34  F3 01 00 88 */	psq_st f24, 136(r1), 0, qr0
/* 80045138 00041F38  DA E1 00 70 */	stfd f23, 0x70(r1)
/* 8004513C 00041F3C  F2 E1 00 78 */	psq_st f23, 120(r1), 0, qr0
/* 80045140 00041F40  DA C1 00 60 */	stfd f22, 0x60(r1)
/* 80045144 00041F44  F2 C1 00 68 */	psq_st f22, 104(r1), 0, qr0
/* 80045148 00041F48  DA A1 00 50 */	stfd f21, 0x50(r1)
/* 8004514C 00041F4C  F2 A1 00 58 */	psq_st f21, 88(r1), 0, qr0
/* 80045150 00041F50  DA 81 00 40 */	stfd f20, 0x40(r1)
/* 80045154 00041F54  F2 81 00 48 */	psq_st f20, 72(r1), 0, qr0
/* 80045158 00041F58  BF 01 00 20 */	stmw r24, 0x20(r1)
/* 8004515C 00041F5C  7C BA 2B 78 */	mr r26, r5
/* 80045160 00041F60  7C DB 33 78 */	mr r27, r6
/* 80045164 00041F64  7C FC 3B 78 */	mr r28, r7
/* 80045168 00041F68  C0 E5 00 00 */	lfs f7, 0(r5)
/* 8004516C 00041F6C  C0 26 00 00 */	lfs f1, 0(r6)
/* 80045170 00041F70  7C 78 1B 78 */	mr r24, r3
/* 80045174 00041F74  7C 99 23 78 */	mr r25, r4
/* 80045178 00041F78  C1 05 00 08 */	lfs f8, 8(r5)
/* 8004517C 00041F7C  C0 07 00 08 */	lfs f0, 8(r7)
/* 80045180 00041F80  ED A1 38 28 */	fsubs f13, f1, f7
/* 80045184 00041F84  C0 26 00 08 */	lfs f1, 8(r6)
/* 80045188 00041F88  7D 1D 43 78 */	mr r29, r8
/* 8004518C 00041F8C  EF 60 40 28 */	fsubs f27, f0, f8
/* 80045190 00041F90  C0 07 00 00 */	lfs f0, 0(r7)
/* 80045194 00041F94  C0 A3 00 00 */	lfs f5, 0(r3)
/* 80045198 00041F98  C0 64 00 00 */	lfs f3, 0(r4)
/* 8004519C 00041F9C  EF C1 40 28 */	fsubs f30, f1, f8
/* 800451A0 00041FA0  C1 25 00 04 */	lfs f9, 4(r5)
/* 800451A4 00041FA4  C0 83 00 04 */	lfs f4, 4(r3)
/* 800451A8 00041FA8  EF A0 38 28 */	fsubs f29, f0, f7
/* 800451AC 00041FAC  C0 44 00 04 */	lfs f2, 4(r4)
/* 800451B0 00041FB0  EC 1B 03 72 */	fmuls f0, f27, f13
/* 800451B4 00041FB4  C0 27 00 04 */	lfs f1, 4(r7)
/* 800451B8 00041FB8  ED 43 28 28 */	fsubs f10, f3, f5
/* 800451BC 00041FBC  ED 62 20 28 */	fsubs f11, f2, f4
/* 800451C0 00041FC0  EF 81 48 28 */	fsubs f28, f1, f9
/* 800451C4 00041FC4  C0 26 00 04 */	lfs f1, 4(r6)
/* 800451C8 00041FC8  EF 3E 07 78 */	fmsubs f25, f30, f29, f0
/* 800451CC 00041FCC  C0 C3 00 08 */	lfs f6, 8(r3)
/* 800451D0 00041FD0  EF E1 48 28 */	fsubs f31, f1, f9
/* 800451D4 00041FD4  ED 29 20 28 */	fsubs f9, f9, f4
/* 800451D8 00041FD8  EE EB 02 F2 */	fmuls f23, f11, f11
/* 800451DC 00041FDC  C1 84 00 08 */	lfs f12, 8(r4)
/* 800451E0 00041FE0  EE DC 07 B2 */	fmuls f22, f28, f30
/* 800451E4 00041FE4  C3 0D 83 08 */	lfs f24, gs_fTolerance@sda21(r13)
/* 800451E8 00041FE8  EE BD 07 F2 */	fmuls f21, f29, f31
/* 800451EC 00041FEC  EC 8B 07 F2 */	fmuls f4, f11, f31
/* 800451F0 00041FF0  EC 6B 07 32 */	fmuls f3, f11, f28
/* 800451F4 00041FF4  7D 3E 4B 78 */	mr r30, r9
/* 800451F8 00041FF8  EC 5F 07 F2 */	fmuls f2, f31, f31
/* 800451FC 00041FFC  7D 5F 53 78 */	mr r31, r10
/* 80045200 00042000  EC 3F 07 32 */	fmuls f1, f31, f28
/* 80045204 00042004  EC 1C 07 32 */	fmuls f0, f28, f28
/* 80045208 00042008  EC 4D 13 7A */	fmadds f2, f13, f13, f2
/* 8004520C 0004200C  EC 2D 0F 7A */	fmadds f1, f13, f29, f1
/* 80045210 00042010  EC 1D 07 7A */	fmadds f0, f29, f29, f0
/* 80045214 00042014  ED 8C 30 28 */	fsubs f12, f12, f6
/* 80045218 00042018  EE EA BA BA */	fmadds f23, f10, f10, f23
/* 8004521C 0004201C  EC 8A 23 7A */	fmadds f4, f10, f13, f4
/* 80045220 00042020  EC 6A 1F 7A */	fmadds f3, f10, f29, f3
/* 80045224 00042024  EF 4C BB 3A */	fmadds f26, f12, f12, f23
/* 80045228 00042028  EE 9F B6 F8 */	fmsubs f20, f31, f27, f22
/* 8004522C 0004202C  EE CB 06 72 */	fmuls f22, f11, f25
/* 80045230 00042030  EE F9 06 72 */	fmuls f23, f25, f25
/* 80045234 00042034  EE AD AF 38 */	fmsubs f21, f13, f28, f21
/* 80045238 00042038  EE CA B5 3A */	fmadds f22, f10, f20, f22
/* 8004523C 0004203C  EE F4 BD 3A */	fmadds f23, f20, f20, f23
/* 80045240 00042040  EF 38 06 B2 */	fmuls f25, f24, f26
/* 80045244 00042044  EE 8C B5 7A */	fmadds f20, f12, f21, f22
/* 80045248 00042048  EF 15 BD 7A */	fmadds f24, f21, f21, f23
/* 8004524C 0004204C  EE C7 28 28 */	fsubs f22, f7, f5
/* 80045250 00042050  EE A9 02 F2 */	fmuls f21, f9, f11
/* 80045254 00042054  ED 69 07 F2 */	fmuls f11, f9, f31
/* 80045258 00042058  ED 29 07 32 */	fmuls f9, f9, f28
/* 8004525C 0004205C  EC F4 05 32 */	fmuls f7, f20, f20
/* 80045260 00042060  EC B8 06 72 */	fmuls f5, f24, f25
/* 80045264 00042064  EE E8 30 28 */	fsubs f23, f8, f6
/* 80045268 00042068  ED 56 AA BA */	fmadds f10, f22, f10, f21
/* 8004526C 0004206C  ED 16 5B 7A */	fmadds f8, f22, f13, f11
/* 80045270 00042070  EC D6 4F 7A */	fmadds f6, f22, f29, f9
/* 80045274 00042074  FC 07 28 40 */	fcmpo cr0, f7, f5
/* 80045278 00042078  ED 2C 27 BE */	fnmadds f9, f12, f30, f4
/* 8004527C 0004207C  ED 6C 1E FE */	fnmadds f11, f12, f27, f3
/* 80045280 00042080  EC 5E 17 BA */	fmadds f2, f30, f30, f2
/* 80045284 00042084  ED BE 0E FA */	fmadds f13, f30, f27, f1
/* 80045288 00042088  EE BB 06 FA */	fmadds f21, f27, f27, f0
/* 8004528C 0004208C  ED 57 53 3E */	fnmadds f10, f23, f12, f10
/* 80045290 00042090  ED 97 47 BA */	fmadds f12, f23, f30, f8
/* 80045294 00042094  EE D7 36 FA */	fmadds f22, f23, f27, f6
/* 80045298 00042098  4C 41 13 82 */	cror 2, 1, 2
/* 8004529C 0004209C  40 82 1B 8C */	bne lbl_80046E28
/* 800452A0 000420A0  EC 09 05 72 */	fmuls f0, f9, f21
/* 800452A4 000420A4  C0 E2 8A 58 */	lfs f7, _esc__2_784@sda21(r2)
/* 800452A8 000420A8  EC 6D 03 72 */	fmuls f3, f13, f13
/* 800452AC 000420AC  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 800452B0 000420B0  EC AB 00 B2 */	fmuls f5, f11, f2
/* 800452B4 000420B4  EE EB 03 78 */	fmsubs f23, f11, f13, f0
/* 800452B8 000420B8  ED 1A 03 72 */	fmuls f8, f26, f13
/* 800452BC 000420BC  EC 0B 02 F2 */	fmuls f0, f11, f11
/* 800452C0 000420C0  EE 82 1D 78 */	fmsubs f20, f2, f21, f3
/* 800452C4 000420C4  EC 89 05 F2 */	fmuls f4, f9, f23
/* 800452C8 000420C8  EC 69 02 72 */	fmuls f3, f9, f9
/* 800452CC 000420CC  ED A9 2B 78 */	fmsubs f13, f9, f13, f5
/* 800452D0 000420D0  EC DA 25 3A */	fmadds f6, f26, f20, f4
/* 800452D4 000420D4  FC 80 60 50 */	fneg f4, f12
/* 800452D8 000420D8  FC A0 50 50 */	fneg f5, f10
/* 800452DC 000420DC  EC CB 33 7A */	fmadds f6, f11, f13, f6
/* 800452E0 000420E0  ED 0B 42 78 */	fmsubs f8, f11, f9, f8
/* 800452E4 000420E4  EC 1A 05 78 */	fmsubs f0, f26, f21, f0
/* 800452E8 000420E8  ED 27 30 24 */	fdivs f9, f7, f6
/* 800452EC 000420EC  ED 64 02 72 */	fmuls f11, f4, f9
/* 800452F0 000420F0  FC C0 B0 50 */	fneg f6, f22
/* 800452F4 000420F4  ED 45 02 72 */	fmuls f10, f5, f9
/* 800452F8 000420F8  EC B7 02 F2 */	fmuls f5, f23, f11
/* 800452FC 000420FC  EC 80 02 F2 */	fmuls f4, f0, f11
/* 80045300 00042100  EC 08 02 F2 */	fmuls f0, f8, f11
/* 80045304 00042104  EC C6 02 72 */	fmuls f6, f6, f9
/* 80045308 00042108  EC B4 2A BA */	fmadds f5, f20, f10, f5
/* 8004530C 0004210C  EC 97 22 BA */	fmadds f4, f23, f10, f4
/* 80045310 00042110  EC 5A 18 B8 */	fmsubs f2, f26, f2, f3
/* 80045314 00042114  EC AD 29 BA */	fmadds f5, f13, f6, f5
/* 80045318 00042118  EC 0D 02 BA */	fmadds f0, f13, f10, f0
/* 8004531C 0004211C  EC 68 21 BA */	fmadds f3, f8, f6, f4
/* 80045320 00042120  FC 05 08 40 */	fcmpo cr0, f5, f1
/* 80045324 00042124  D0 A1 00 1C */	stfs f5, 0x1c(r1)
/* 80045328 00042128  EC 42 01 BA */	fmadds f2, f2, f6, f0
/* 8004532C 0004212C  D0 61 00 18 */	stfs f3, 0x18(r1)
/* 80045330 00042130  D0 41 00 14 */	stfs f2, 0x14(r1)
/* 80045334 00042134  40 80 0B 1C */	bge lbl_80045E50
/* 80045338 00042138  EC 03 10 2A */	fadds f0, f3, f2
/* 8004533C 0004213C  FC 00 38 40 */	fcmpo cr0, f0, f7
/* 80045340 00042140  4C 40 13 82 */	cror 2, 0, 2
/* 80045344 00042144  40 82 05 40 */	bne lbl_80045884
/* 80045348 00042148  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 8004534C 0004214C  40 80 03 A4 */	bge lbl_800456F0
/* 80045350 00042150  FC 02 08 40 */	fcmpo cr0, f2, f1
/* 80045354 00042154  40 80 02 34 */	bge lbl_80045588
/* 80045358 00042158  7F 86 E3 78 */	mr r6, r28
/* 8004535C 0004215C  38 E1 00 1C */	addi r7, r1, 0x1c
/* 80045360 00042160  39 01 00 14 */	addi r8, r1, 0x14
/* 80045364 00042164  4B FF F8 C5 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80045368 00042168  C0 E1 00 1C */	lfs f7, 0x1c(r1)
/* 8004536C 0004216C  7F 03 C3 78 */	mr r3, r24
/* 80045370 00042170  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80045374 00042174  7F 24 CB 78 */	mr r4, r25
/* 80045378 00042178  C0 39 00 04 */	lfs f1, 4(r25)
/* 8004537C 0004217C  7F 45 D3 78 */	mr r5, r26
/* 80045380 00042180  C1 21 00 14 */	lfs f9, 0x14(r1)
/* 80045384 00042184  ED 02 38 28 */	fsubs f8, f2, f7
/* 80045388 00042188  C0 1C 00 04 */	lfs f0, 4(r28)
/* 8004538C 0004218C  EC 61 01 F2 */	fmuls f3, f1, f7
/* 80045390 00042190  C0 B9 00 00 */	lfs f5, 0(r25)
/* 80045394 00042194  ED 42 48 28 */	fsubs f10, f2, f9
/* 80045398 00042198  C0 98 00 04 */	lfs f4, 4(r24)
/* 8004539C 0004219C  C0 5C 00 00 */	lfs f2, 0(r28)
/* 800453A0 000421A0  EC 00 02 72 */	fmuls f0, f0, f9
/* 800453A4 000421A4  C0 3A 00 04 */	lfs f1, 4(r26)
/* 800453A8 000421A8  EC A5 01 F2 */	fmuls f5, f5, f7
/* 800453AC 000421AC  C0 D8 00 00 */	lfs f6, 0(r24)
/* 800453B0 000421B0  ED 64 1A 3A */	fmadds f11, f4, f8, f3
/* 800453B4 000421B4  ED 81 02 BA */	fmadds f12, f1, f10, f0
/* 800453B8 000421B8  C0 79 00 08 */	lfs f3, 8(r25)
/* 800453BC 000421BC  EC 22 02 72 */	fmuls f1, f2, f9
/* 800453C0 000421C0  C0 5A 00 00 */	lfs f2, 0(r26)
/* 800453C4 000421C4  EC A6 2A 3A */	fmadds f5, f6, f8, f5
/* 800453C8 000421C8  C0 1C 00 08 */	lfs f0, 8(r28)
/* 800453CC 000421CC  EC C2 0A BA */	fmadds f6, f2, f10, f1
/* 800453D0 000421D0  C0 98 00 08 */	lfs f4, 8(r24)
/* 800453D4 000421D4  EC 63 01 F2 */	fmuls f3, f3, f7
/* 800453D8 000421D8  C0 5A 00 08 */	lfs f2, 8(r26)
/* 800453DC 000421DC  EC 20 02 72 */	fmuls f1, f0, f9
/* 800453E0 000421E0  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 800453E4 000421E4  EC EB 60 28 */	fsubs f7, f11, f12
/* 800453E8 000421E8  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 800453EC 000421EC  EC 64 1A 3A */	fmadds f3, f4, f8, f3
/* 800453F0 000421F0  7F 66 DB 78 */	mr r6, r27
/* 800453F4 000421F4  EC 22 0A BA */	fmadds f1, f2, f10, f1
/* 800453F8 000421F8  38 E1 00 10 */	addi r7, r1, 0x10
/* 800453FC 000421FC  EC 45 30 28 */	fsubs f2, f5, f6
/* 80045400 00042200  39 01 00 0C */	addi r8, r1, 0xc
/* 80045404 00042204  EC 07 01 F2 */	fmuls f0, f7, f7
/* 80045408 00042208  EC 23 08 28 */	fsubs f1, f3, f1
/* 8004540C 0004220C  EC 02 00 BA */	fmadds f0, f2, f2, f0
/* 80045410 00042210  EF 41 00 7A */	fmadds f26, f1, f1, f0
/* 80045414 00042214  4B FF F8 15 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80045418 00042218  C1 21 00 10 */	lfs f9, 0x10(r1)
/* 8004541C 0004221C  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80045420 00042220  C1 61 00 0C */	lfs f11, 0xc(r1)
/* 80045424 00042224  C0 39 00 04 */	lfs f1, 4(r25)
/* 80045428 00042228  ED 42 48 28 */	fsubs f10, f2, f9
/* 8004542C 0004222C  C0 1B 00 04 */	lfs f0, 4(r27)
/* 80045430 00042230  ED 82 58 28 */	fsubs f12, f2, f11
/* 80045434 00042234  C0 B9 00 00 */	lfs f5, 0(r25)
/* 80045438 00042238  EC 61 02 72 */	fmuls f3, f1, f9
/* 8004543C 0004223C  C0 3B 00 00 */	lfs f1, 0(r27)
/* 80045440 00042240  C0 98 00 04 */	lfs f4, 4(r24)
/* 80045444 00042244  EC 00 02 F2 */	fmuls f0, f0, f11
/* 80045448 00042248  C0 5A 00 04 */	lfs f2, 4(r26)
/* 8004544C 0004224C  EC A5 02 72 */	fmuls f5, f5, f9
/* 80045450 00042250  C1 18 00 00 */	lfs f8, 0(r24)
/* 80045454 00042254  EC C1 02 F2 */	fmuls f6, f1, f11
/* 80045458 00042258  C0 FA 00 00 */	lfs f7, 0(r26)
/* 8004545C 0004225C  C0 39 00 08 */	lfs f1, 8(r25)
/* 80045460 00042260  EC 64 1A BA */	fmadds f3, f4, f10, f3
/* 80045464 00042264  EC 42 03 3A */	fmadds f2, f2, f12, f0
/* 80045468 00042268  C0 1B 00 08 */	lfs f0, 8(r27)
/* 8004546C 0004226C  ED 08 2A BA */	fmadds f8, f8, f10, f5
/* 80045470 00042270  C0 B8 00 08 */	lfs f5, 8(r24)
/* 80045474 00042274  EC C7 33 3A */	fmadds f6, f7, f12, f6
/* 80045478 00042278  EC E3 10 28 */	fsubs f7, f3, f2
/* 8004547C 0004227C  EC 81 02 72 */	fmuls f4, f1, f9
/* 80045480 00042280  C0 7A 00 08 */	lfs f3, 8(r26)
/* 80045484 00042284  EC 40 02 F2 */	fmuls f2, f0, f11
/* 80045488 00042288  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 8004548C 0004228C  EC C8 30 28 */	fsubs f6, f8, f6
/* 80045490 00042290  EC 27 01 F2 */	fmuls f1, f7, f7
/* 80045494 00042294  EC 85 22 BA */	fmadds f4, f5, f10, f4
/* 80045498 00042298  D0 01 00 08 */	stfs f0, 8(r1)
/* 8004549C 0004229C  EC 43 13 3A */	fmadds f2, f3, f12, f2
/* 800454A0 000422A0  EC 26 09 BA */	fmadds f1, f6, f6, f1
/* 800454A4 000422A4  EC 44 10 28 */	fsubs f2, f4, f2
/* 800454A8 000422A8  EC 22 08 BA */	fmadds f1, f2, f2, f1
/* 800454AC 000422AC  FC 01 D0 40 */	fcmpo cr0, f1, f26
/* 800454B0 000422B0  40 80 00 14 */	bge lbl_800454C4
/* 800454B4 000422B4  FF 40 08 90 */	fmr f26, f1
/* 800454B8 000422B8  D1 21 00 1C */	stfs f9, 0x1c(r1)
/* 800454BC 000422BC  D1 61 00 18 */	stfs f11, 0x18(r1)
/* 800454C0 000422C0  D0 01 00 14 */	stfs f0, 0x14(r1)
lbl_800454C4:
/* 800454C4 000422C4  7F 43 D3 78 */	mr r3, r26
/* 800454C8 000422C8  7F 64 DB 78 */	mr r4, r27
/* 800454CC 000422CC  7F 85 E3 78 */	mr r5, r28
/* 800454D0 000422D0  7F 06 C3 78 */	mr r6, r24
/* 800454D4 000422D4  38 E1 00 0C */	addi r7, r1, 0xc
/* 800454D8 000422D8  39 01 00 08 */	addi r8, r1, 8
/* 800454DC 000422DC  48 00 1D 85 */	bl xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 800454E0 000422E0  C0 A1 00 0C */	lfs f5, 0xc(r1)
/* 800454E4 000422E4  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 800454E8 000422E8  C0 1B 00 04 */	lfs f0, 4(r27)
/* 800454EC 000422EC  C0 3B 00 00 */	lfs f1, 0(r27)
/* 800454F0 000422F0  EC C2 28 28 */	fsubs f6, f2, f5
/* 800454F4 000422F4  EC 60 01 72 */	fmuls f3, f0, f5
/* 800454F8 000422F8  C1 1A 00 04 */	lfs f8, 4(r26)
/* 800454FC 000422FC  C0 1C 00 04 */	lfs f0, 4(r28)
/* 80045500 00042300  EC 81 01 72 */	fmuls f4, f1, f5
/* 80045504 00042304  C0 FA 00 00 */	lfs f7, 0(r26)
/* 80045508 00042308  C0 5B 00 08 */	lfs f2, 8(r27)
/* 8004550C 0004230C  C0 3C 00 00 */	lfs f1, 0(r28)
/* 80045510 00042310  ED 48 19 BA */	fmadds f10, f8, f6, f3
/* 80045514 00042314  EC 00 40 28 */	fsubs f0, f0, f8
/* 80045518 00042318  C1 01 00 08 */	lfs f8, 8(r1)
/* 8004551C 0004231C  ED 27 21 BA */	fmadds f9, f7, f6, f4
/* 80045520 00042320  C0 9A 00 08 */	lfs f4, 8(r26)
/* 80045524 00042324  EC 62 01 72 */	fmuls f3, f2, f5
/* 80045528 00042328  EC 41 38 28 */	fsubs f2, f1, f7
/* 8004552C 0004232C  C0 3C 00 08 */	lfs f1, 8(r28)
/* 80045530 00042330  ED 40 52 3A */	fmadds f10, f0, f8, f10
/* 80045534 00042334  C0 18 00 04 */	lfs f0, 4(r24)
/* 80045538 00042338  EC C4 19 BA */	fmadds f6, f4, f6, f3
/* 8004553C 0004233C  EC 61 20 28 */	fsubs f3, f1, f4
/* 80045540 00042340  EC 00 50 28 */	fsubs f0, f0, f10
/* 80045544 00042344  C0 38 00 00 */	lfs f1, 0(r24)
/* 80045548 00042348  ED 22 4A 3A */	fmadds f9, f2, f8, f9
/* 8004554C 0004234C  C0 58 00 08 */	lfs f2, 8(r24)
/* 80045550 00042350  EC C3 32 3A */	fmadds f6, f3, f8, f6
/* 80045554 00042354  EC 00 00 32 */	fmuls f0, f0, f0
/* 80045558 00042358  EC 61 48 28 */	fsubs f3, f1, f9
/* 8004555C 0004235C  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 80045560 00042360  EC 42 30 28 */	fsubs f2, f2, f6
/* 80045564 00042364  D0 21 00 10 */	stfs f1, 0x10(r1)
/* 80045568 00042368  EC 03 00 FA */	fmadds f0, f3, f3, f0
/* 8004556C 0004236C  EC 02 00 BA */	fmadds f0, f2, f2, f0
/* 80045570 00042370  FC 00 D0 40 */	fcmpo cr0, f0, f26
/* 80045574 00042374  40 80 1C 60 */	bge lbl_800471D4
/* 80045578 00042378  D0 21 00 1C */	stfs f1, 0x1c(r1)
/* 8004557C 0004237C  D0 A1 00 18 */	stfs f5, 0x18(r1)
/* 80045580 00042380  D1 01 00 14 */	stfs f8, 0x14(r1)
/* 80045584 00042384  48 00 1C 50 */	b lbl_800471D4
lbl_80045588:
/* 80045588 00042388  7F 86 E3 78 */	mr r6, r28
/* 8004558C 0004238C  38 E1 00 1C */	addi r7, r1, 0x1c
/* 80045590 00042390  39 01 00 14 */	addi r8, r1, 0x14
/* 80045594 00042394  4B FF F6 95 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80045598 00042398  C0 81 00 1C */	lfs f4, 0x1c(r1)
/* 8004559C 0004239C  7F 43 D3 78 */	mr r3, r26
/* 800455A0 000423A0  C0 62 8A 58 */	lfs f3, _esc__2_784@sda21(r2)
/* 800455A4 000423A4  7F 64 DB 78 */	mr r4, r27
/* 800455A8 000423A8  C0 59 00 00 */	lfs f2, 0(r25)
/* 800455AC 000423AC  7F 85 E3 78 */	mr r5, r28
/* 800455B0 000423B0  C0 39 00 04 */	lfs f1, 4(r25)
/* 800455B4 000423B4  ED A3 20 28 */	fsubs f13, f3, f4
/* 800455B8 000423B8  C0 19 00 08 */	lfs f0, 8(r25)
/* 800455BC 000423BC  ED 62 01 32 */	fmuls f11, f2, f4
/* 800455C0 000423C0  C2 A1 00 14 */	lfs f21, 0x14(r1)
/* 800455C4 000423C4  ED 21 01 32 */	fmuls f9, f1, f4
/* 800455C8 000423C8  C0 5C 00 00 */	lfs f2, 0(r28)
/* 800455CC 000423CC  C0 3C 00 04 */	lfs f1, 4(r28)
/* 800455D0 000423D0  EC E0 01 32 */	fmuls f7, f0, f4
/* 800455D4 000423D4  C0 1C 00 08 */	lfs f0, 8(r28)
/* 800455D8 000423D8  EE C3 A8 28 */	fsubs f22, f3, f21
/* 800455DC 000423DC  C1 98 00 00 */	lfs f12, 0(r24)
/* 800455E0 000423E0  EC A2 05 72 */	fmuls f5, f2, f21
/* 800455E4 000423E4  C1 58 00 04 */	lfs f10, 4(r24)
/* 800455E8 000423E8  C1 18 00 08 */	lfs f8, 8(r24)
/* 800455EC 000423EC  EC 61 05 72 */	fmuls f3, f1, f21
/* 800455F0 000423F0  C0 DA 00 00 */	lfs f6, 0(r26)
/* 800455F4 000423F4  EC 20 05 72 */	fmuls f1, f0, f21
/* 800455F8 000423F8  C0 9A 00 04 */	lfs f4, 4(r26)
/* 800455FC 000423FC  ED 6C 5B 7A */	fmadds f11, f12, f13, f11
/* 80045600 00042400  C0 5A 00 08 */	lfs f2, 8(r26)
/* 80045604 00042404  EC C6 2D BA */	fmadds f6, f6, f22, f5
/* 80045608 00042408  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 8004560C 0004240C  EC AA 4B 7A */	fmadds f5, f10, f13, f9
/* 80045610 00042410  7F 06 C3 78 */	mr r6, r24
/* 80045614 00042414  EC 64 1D BA */	fmadds f3, f4, f22, f3
/* 80045618 00042418  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 8004561C 0004241C  EC 08 3B 7A */	fmadds f0, f8, f13, f7
/* 80045620 00042420  38 E1 00 0C */	addi r7, r1, 0xc
/* 80045624 00042424  EC 22 0D BA */	fmadds f1, f2, f22, f1
/* 80045628 00042428  39 01 00 08 */	addi r8, r1, 8
/* 8004562C 0004242C  EF 2B 30 28 */	fsubs f25, f11, f6
/* 80045630 00042430  EE 85 18 28 */	fsubs f20, f5, f3
/* 80045634 00042434  EF 40 08 28 */	fsubs f26, f0, f1
/* 80045638 00042438  48 00 1C 29 */	bl xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 8004563C 0004243C  C0 C1 00 0C */	lfs f6, 0xc(r1)
/* 80045640 00042440  EC 14 05 32 */	fmuls f0, f20, f20
/* 80045644 00042444  C0 62 8A 58 */	lfs f3, _esc__2_784@sda21(r2)
/* 80045648 00042448  C0 3B 00 04 */	lfs f1, 4(r27)
/* 8004564C 0004244C  C0 5B 00 00 */	lfs f2, 0(r27)
/* 80045650 00042450  EC E3 30 28 */	fsubs f7, f3, f6
/* 80045654 00042454  EC 81 01 B2 */	fmuls f4, f1, f6
/* 80045658 00042458  C1 3A 00 04 */	lfs f9, 4(r26)
/* 8004565C 0004245C  C0 3C 00 04 */	lfs f1, 4(r28)
/* 80045660 00042460  EC A2 01 B2 */	fmuls f5, f2, f6
/* 80045664 00042464  C1 1A 00 00 */	lfs f8, 0(r26)
/* 80045668 00042468  C0 7B 00 08 */	lfs f3, 8(r27)
/* 8004566C 0004246C  C0 5C 00 00 */	lfs f2, 0(r28)
/* 80045670 00042470  ED 69 21 FA */	fmadds f11, f9, f7, f4
/* 80045674 00042474  EC 21 48 28 */	fsubs f1, f1, f9
/* 80045678 00042478  C1 21 00 08 */	lfs f9, 8(r1)
/* 8004567C 0004247C  ED 48 29 FA */	fmadds f10, f8, f7, f5
/* 80045680 00042480  C0 BA 00 08 */	lfs f5, 8(r26)
/* 80045684 00042484  EC 83 01 B2 */	fmuls f4, f3, f6
/* 80045688 00042488  EC 62 40 28 */	fsubs f3, f2, f8
/* 8004568C 0004248C  C0 5C 00 08 */	lfs f2, 8(r28)
/* 80045690 00042490  ED 61 5A 7A */	fmadds f11, f1, f9, f11
/* 80045694 00042494  C0 38 00 04 */	lfs f1, 4(r24)
/* 80045698 00042498  EC 85 21 FA */	fmadds f4, f5, f7, f4
/* 8004569C 0004249C  EC 42 28 28 */	fsubs f2, f2, f5
/* 800456A0 000424A0  EC E1 58 28 */	fsubs f7, f1, f11
/* 800456A4 000424A4  C0 38 00 00 */	lfs f1, 0(r24)
/* 800456A8 000424A8  ED 43 52 7A */	fmadds f10, f3, f9, f10
/* 800456AC 000424AC  C0 78 00 08 */	lfs f3, 8(r24)
/* 800456B0 000424B0  EC 82 22 7A */	fmadds f4, f2, f9, f4
/* 800456B4 000424B4  EC 19 06 7A */	fmadds f0, f25, f25, f0
/* 800456B8 000424B8  EC A1 50 28 */	fsubs f5, f1, f10
/* 800456BC 000424BC  C0 42 8A 54 */	lfs f2, _esc__2_618_0@sda21(r2)
/* 800456C0 000424C0  EC 27 01 F2 */	fmuls f1, f7, f7
/* 800456C4 000424C4  EC 63 20 28 */	fsubs f3, f3, f4
/* 800456C8 000424C8  D0 41 00 10 */	stfs f2, 0x10(r1)
/* 800456CC 000424CC  EC 1A 06 BA */	fmadds f0, f26, f26, f0
/* 800456D0 000424D0  EC 25 09 7A */	fmadds f1, f5, f5, f1
/* 800456D4 000424D4  EC 23 08 FA */	fmadds f1, f3, f3, f1
/* 800456D8 000424D8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800456DC 000424DC  40 80 1A F8 */	bge lbl_800471D4
/* 800456E0 000424E0  D0 41 00 1C */	stfs f2, 0x1c(r1)
/* 800456E4 000424E4  D0 C1 00 18 */	stfs f6, 0x18(r1)
/* 800456E8 000424E8  D1 21 00 14 */	stfs f9, 0x14(r1)
/* 800456EC 000424EC  48 00 1A E8 */	b lbl_800471D4
lbl_800456F0:
/* 800456F0 000424F0  FC 02 08 40 */	fcmpo cr0, f2, f1
/* 800456F4 000424F4  40 80 01 68 */	bge lbl_8004585C
/* 800456F8 000424F8  38 E1 00 1C */	addi r7, r1, 0x1c
/* 800456FC 000424FC  39 01 00 18 */	addi r8, r1, 0x18
/* 80045700 00042500  4B FF F5 29 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80045704 00042504  C0 81 00 1C */	lfs f4, 0x1c(r1)
/* 80045708 00042508  7F 43 D3 78 */	mr r3, r26
/* 8004570C 0004250C  C0 62 8A 58 */	lfs f3, _esc__2_784@sda21(r2)
/* 80045710 00042510  7F 64 DB 78 */	mr r4, r27
/* 80045714 00042514  C0 59 00 00 */	lfs f2, 0(r25)
/* 80045718 00042518  7F 85 E3 78 */	mr r5, r28
/* 8004571C 0004251C  C0 39 00 04 */	lfs f1, 4(r25)
/* 80045720 00042520  ED A3 20 28 */	fsubs f13, f3, f4
/* 80045724 00042524  C0 19 00 08 */	lfs f0, 8(r25)
/* 80045728 00042528  ED 62 01 32 */	fmuls f11, f2, f4
/* 8004572C 0004252C  C2 A1 00 18 */	lfs f21, 0x18(r1)
/* 80045730 00042530  ED 21 01 32 */	fmuls f9, f1, f4
/* 80045734 00042534  C0 5B 00 00 */	lfs f2, 0(r27)
/* 80045738 00042538  C0 3B 00 04 */	lfs f1, 4(r27)
/* 8004573C 0004253C  EC E0 01 32 */	fmuls f7, f0, f4
/* 80045740 00042540  C0 1B 00 08 */	lfs f0, 8(r27)
/* 80045744 00042544  EE C3 A8 28 */	fsubs f22, f3, f21
/* 80045748 00042548  C1 98 00 00 */	lfs f12, 0(r24)
/* 8004574C 0004254C  EC A2 05 72 */	fmuls f5, f2, f21
/* 80045750 00042550  C1 58 00 04 */	lfs f10, 4(r24)
/* 80045754 00042554  C1 18 00 08 */	lfs f8, 8(r24)
/* 80045758 00042558  EC 61 05 72 */	fmuls f3, f1, f21
/* 8004575C 0004255C  C0 DA 00 00 */	lfs f6, 0(r26)
/* 80045760 00042560  EC 20 05 72 */	fmuls f1, f0, f21
/* 80045764 00042564  C0 9A 00 04 */	lfs f4, 4(r26)
/* 80045768 00042568  ED 6C 5B 7A */	fmadds f11, f12, f13, f11
/* 8004576C 0004256C  C0 5A 00 08 */	lfs f2, 8(r26)
/* 80045770 00042570  EC C6 2D BA */	fmadds f6, f6, f22, f5
/* 80045774 00042574  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80045778 00042578  EC AA 4B 7A */	fmadds f5, f10, f13, f9
/* 8004577C 0004257C  7F 06 C3 78 */	mr r6, r24
/* 80045780 00042580  EC 64 1D BA */	fmadds f3, f4, f22, f3
/* 80045784 00042584  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 80045788 00042588  EC 08 3B 7A */	fmadds f0, f8, f13, f7
/* 8004578C 0004258C  38 E1 00 0C */	addi r7, r1, 0xc
/* 80045790 00042590  EC 22 0D BA */	fmadds f1, f2, f22, f1
/* 80045794 00042594  39 01 00 08 */	addi r8, r1, 8
/* 80045798 00042598  EF 2B 30 28 */	fsubs f25, f11, f6
/* 8004579C 0004259C  EE 85 18 28 */	fsubs f20, f5, f3
/* 800457A0 000425A0  EF 40 08 28 */	fsubs f26, f0, f1
/* 800457A4 000425A4  48 00 1A BD */	bl xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 800457A8 000425A8  C0 C1 00 0C */	lfs f6, 0xc(r1)
/* 800457AC 000425AC  EC 14 05 32 */	fmuls f0, f20, f20
/* 800457B0 000425B0  C0 62 8A 58 */	lfs f3, _esc__2_784@sda21(r2)
/* 800457B4 000425B4  C0 3B 00 04 */	lfs f1, 4(r27)
/* 800457B8 000425B8  C0 5B 00 00 */	lfs f2, 0(r27)
/* 800457BC 000425BC  EC E3 30 28 */	fsubs f7, f3, f6
/* 800457C0 000425C0  EC 81 01 B2 */	fmuls f4, f1, f6
/* 800457C4 000425C4  C1 3A 00 04 */	lfs f9, 4(r26)
/* 800457C8 000425C8  C0 3C 00 04 */	lfs f1, 4(r28)
/* 800457CC 000425CC  EC A2 01 B2 */	fmuls f5, f2, f6
/* 800457D0 000425D0  C1 1A 00 00 */	lfs f8, 0(r26)
/* 800457D4 000425D4  C0 7B 00 08 */	lfs f3, 8(r27)
/* 800457D8 000425D8  C0 5C 00 00 */	lfs f2, 0(r28)
/* 800457DC 000425DC  ED 69 21 FA */	fmadds f11, f9, f7, f4
/* 800457E0 000425E0  EC 21 48 28 */	fsubs f1, f1, f9
/* 800457E4 000425E4  C1 21 00 08 */	lfs f9, 8(r1)
/* 800457E8 000425E8  ED 48 29 FA */	fmadds f10, f8, f7, f5
/* 800457EC 000425EC  C0 BA 00 08 */	lfs f5, 8(r26)
/* 800457F0 000425F0  EC 83 01 B2 */	fmuls f4, f3, f6
/* 800457F4 000425F4  EC 62 40 28 */	fsubs f3, f2, f8
/* 800457F8 000425F8  C0 5C 00 08 */	lfs f2, 8(r28)
/* 800457FC 000425FC  ED 61 5A 7A */	fmadds f11, f1, f9, f11
/* 80045800 00042600  C0 38 00 04 */	lfs f1, 4(r24)
/* 80045804 00042604  EC 85 21 FA */	fmadds f4, f5, f7, f4
/* 80045808 00042608  EC 42 28 28 */	fsubs f2, f2, f5
/* 8004580C 0004260C  EC E1 58 28 */	fsubs f7, f1, f11
/* 80045810 00042610  C0 38 00 00 */	lfs f1, 0(r24)
/* 80045814 00042614  ED 43 52 7A */	fmadds f10, f3, f9, f10
/* 80045818 00042618  C0 78 00 08 */	lfs f3, 8(r24)
/* 8004581C 0004261C  EC 82 22 7A */	fmadds f4, f2, f9, f4
/* 80045820 00042620  EC 19 06 7A */	fmadds f0, f25, f25, f0
/* 80045824 00042624  EC A1 50 28 */	fsubs f5, f1, f10
/* 80045828 00042628  C0 42 8A 54 */	lfs f2, _esc__2_618_0@sda21(r2)
/* 8004582C 0004262C  EC 27 01 F2 */	fmuls f1, f7, f7
/* 80045830 00042630  EC 63 20 28 */	fsubs f3, f3, f4
/* 80045834 00042634  D0 41 00 10 */	stfs f2, 0x10(r1)
/* 80045838 00042638  EC 1A 06 BA */	fmadds f0, f26, f26, f0
/* 8004583C 0004263C  EC 25 09 7A */	fmadds f1, f5, f5, f1
/* 80045840 00042640  EC 23 08 FA */	fmadds f1, f3, f3, f1
/* 80045844 00042644  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80045848 00042648  40 80 19 8C */	bge lbl_800471D4
/* 8004584C 0004264C  D0 41 00 1C */	stfs f2, 0x1c(r1)
/* 80045850 00042650  D0 C1 00 18 */	stfs f6, 0x18(r1)
/* 80045854 00042654  D1 21 00 14 */	stfs f9, 0x14(r1)
/* 80045858 00042658  48 00 19 7C */	b lbl_800471D4
lbl_8004585C:
/* 8004585C 0004265C  7F 43 D3 78 */	mr r3, r26
/* 80045860 00042660  7F 64 DB 78 */	mr r4, r27
/* 80045864 00042664  7F 85 E3 78 */	mr r5, r28
/* 80045868 00042668  7F 06 C3 78 */	mr r6, r24
/* 8004586C 0004266C  38 E1 00 18 */	addi r7, r1, 0x18
/* 80045870 00042670  39 01 00 14 */	addi r8, r1, 0x14
/* 80045874 00042674  48 00 19 ED */	bl xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80045878 00042678  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 8004587C 0004267C  D0 01 00 1C */	stfs f0, 0x1c(r1)
/* 80045880 00042680  48 00 19 54 */	b lbl_800471D4
lbl_80045884:
/* 80045884 00042684  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80045888 00042688  40 80 02 30 */	bge lbl_80045AB8
/* 8004588C 0004268C  7F 86 E3 78 */	mr r6, r28
/* 80045890 00042690  38 E1 00 1C */	addi r7, r1, 0x1c
/* 80045894 00042694  39 01 00 14 */	addi r8, r1, 0x14
/* 80045898 00042698  4B FF F3 91 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 8004589C 0004269C  C0 E1 00 1C */	lfs f7, 0x1c(r1)
/* 800458A0 000426A0  7F 03 C3 78 */	mr r3, r24
/* 800458A4 000426A4  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 800458A8 000426A8  7F 24 CB 78 */	mr r4, r25
/* 800458AC 000426AC  C0 39 00 04 */	lfs f1, 4(r25)
/* 800458B0 000426B0  7F 65 DB 78 */	mr r5, r27
/* 800458B4 000426B4  C1 21 00 14 */	lfs f9, 0x14(r1)
/* 800458B8 000426B8  ED 02 38 28 */	fsubs f8, f2, f7
/* 800458BC 000426BC  C0 1C 00 04 */	lfs f0, 4(r28)
/* 800458C0 000426C0  EC 61 01 F2 */	fmuls f3, f1, f7
/* 800458C4 000426C4  C0 B9 00 00 */	lfs f5, 0(r25)
/* 800458C8 000426C8  ED 42 48 28 */	fsubs f10, f2, f9
/* 800458CC 000426CC  C0 98 00 04 */	lfs f4, 4(r24)
/* 800458D0 000426D0  C0 5C 00 00 */	lfs f2, 0(r28)
/* 800458D4 000426D4  EC 00 02 72 */	fmuls f0, f0, f9
/* 800458D8 000426D8  C0 3A 00 04 */	lfs f1, 4(r26)
/* 800458DC 000426DC  EC A5 01 F2 */	fmuls f5, f5, f7
/* 800458E0 000426E0  C0 D8 00 00 */	lfs f6, 0(r24)
/* 800458E4 000426E4  ED 64 1A 3A */	fmadds f11, f4, f8, f3
/* 800458E8 000426E8  ED 81 02 BA */	fmadds f12, f1, f10, f0
/* 800458EC 000426EC  C0 79 00 08 */	lfs f3, 8(r25)
/* 800458F0 000426F0  EC 22 02 72 */	fmuls f1, f2, f9
/* 800458F4 000426F4  C0 5A 00 00 */	lfs f2, 0(r26)
/* 800458F8 000426F8  EC A6 2A 3A */	fmadds f5, f6, f8, f5
/* 800458FC 000426FC  C0 1C 00 08 */	lfs f0, 8(r28)
/* 80045900 00042700  EC C2 0A BA */	fmadds f6, f2, f10, f1
/* 80045904 00042704  C0 98 00 08 */	lfs f4, 8(r24)
/* 80045908 00042708  EC 63 01 F2 */	fmuls f3, f3, f7
/* 8004590C 0004270C  C0 5A 00 08 */	lfs f2, 8(r26)
/* 80045910 00042710  EC 20 02 72 */	fmuls f1, f0, f9
/* 80045914 00042714  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80045918 00042718  EC EB 60 28 */	fsubs f7, f11, f12
/* 8004591C 0004271C  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 80045920 00042720  EC 64 1A 3A */	fmadds f3, f4, f8, f3
/* 80045924 00042724  7F 86 E3 78 */	mr r6, r28
/* 80045928 00042728  EC 22 0A BA */	fmadds f1, f2, f10, f1
/* 8004592C 0004272C  38 E1 00 10 */	addi r7, r1, 0x10
/* 80045930 00042730  EC 45 30 28 */	fsubs f2, f5, f6
/* 80045934 00042734  39 01 00 08 */	addi r8, r1, 8
/* 80045938 00042738  EC 07 01 F2 */	fmuls f0, f7, f7
/* 8004593C 0004273C  EC 23 08 28 */	fsubs f1, f3, f1
/* 80045940 00042740  EC 02 00 BA */	fmadds f0, f2, f2, f0
/* 80045944 00042744  EF E1 00 7A */	fmadds f31, f1, f1, f0
/* 80045948 00042748  4B FF F2 E1 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 8004594C 0004274C  C1 21 00 10 */	lfs f9, 0x10(r1)
/* 80045950 00042750  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80045954 00042754  C1 61 00 08 */	lfs f11, 8(r1)
/* 80045958 00042758  C0 39 00 04 */	lfs f1, 4(r25)
/* 8004595C 0004275C  ED 42 48 28 */	fsubs f10, f2, f9
/* 80045960 00042760  C0 1C 00 04 */	lfs f0, 4(r28)
/* 80045964 00042764  ED 82 58 28 */	fsubs f12, f2, f11
/* 80045968 00042768  C0 B9 00 00 */	lfs f5, 0(r25)
/* 8004596C 0004276C  EC 61 02 72 */	fmuls f3, f1, f9
/* 80045970 00042770  C0 3C 00 00 */	lfs f1, 0(r28)
/* 80045974 00042774  C0 98 00 04 */	lfs f4, 4(r24)
/* 80045978 00042778  EC 00 02 F2 */	fmuls f0, f0, f11
/* 8004597C 0004277C  C0 5B 00 04 */	lfs f2, 4(r27)
/* 80045980 00042780  EC E5 02 72 */	fmuls f7, f5, f9
/* 80045984 00042784  C1 18 00 00 */	lfs f8, 0(r24)
/* 80045988 00042788  EC A1 02 F2 */	fmuls f5, f1, f11
/* 8004598C 0004278C  C0 DB 00 00 */	lfs f6, 0(r27)
/* 80045990 00042790  C0 39 00 08 */	lfs f1, 8(r25)
/* 80045994 00042794  EC 64 1A BA */	fmadds f3, f4, f10, f3
/* 80045998 00042798  EC 42 03 3A */	fmadds f2, f2, f12, f0
/* 8004599C 0004279C  C0 1C 00 08 */	lfs f0, 8(r28)
/* 800459A0 000427A0  EC E8 3A BA */	fmadds f7, f8, f10, f7
/* 800459A4 000427A4  C0 98 00 08 */	lfs f4, 8(r24)
/* 800459A8 000427A8  EC A6 2B 3A */	fmadds f5, f6, f12, f5
/* 800459AC 000427AC  EC C3 10 28 */	fsubs f6, f3, f2
/* 800459B0 000427B0  EC 61 02 72 */	fmuls f3, f1, f9
/* 800459B4 000427B4  C0 5B 00 08 */	lfs f2, 8(r27)
/* 800459B8 000427B8  EC 20 02 F2 */	fmuls f1, f0, f11
/* 800459BC 000427BC  D1 81 00 0C */	stfs f12, 0xc(r1)
/* 800459C0 000427C0  EC A7 28 28 */	fsubs f5, f7, f5
/* 800459C4 000427C4  EC 06 01 B2 */	fmuls f0, f6, f6
/* 800459C8 000427C8  EC 64 1A BA */	fmadds f3, f4, f10, f3
/* 800459CC 000427CC  EC 22 0B 3A */	fmadds f1, f2, f12, f1
/* 800459D0 000427D0  EC 05 01 7A */	fmadds f0, f5, f5, f0
/* 800459D4 000427D4  EC 23 08 28 */	fsubs f1, f3, f1
/* 800459D8 000427D8  EC 01 00 7A */	fmadds f0, f1, f1, f0
/* 800459DC 000427DC  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 800459E0 000427E0  40 80 00 14 */	bge lbl_800459F4
/* 800459E4 000427E4  FF E0 00 90 */	fmr f31, f0
/* 800459E8 000427E8  D1 21 00 1C */	stfs f9, 0x1c(r1)
/* 800459EC 000427EC  D1 81 00 18 */	stfs f12, 0x18(r1)
/* 800459F0 000427F0  D1 61 00 14 */	stfs f11, 0x14(r1)
lbl_800459F4:
/* 800459F4 000427F4  7F 43 D3 78 */	mr r3, r26
/* 800459F8 000427F8  7F 64 DB 78 */	mr r4, r27
/* 800459FC 000427FC  7F 85 E3 78 */	mr r5, r28
/* 80045A00 00042800  7F 06 C3 78 */	mr r6, r24
/* 80045A04 00042804  38 E1 00 0C */	addi r7, r1, 0xc
/* 80045A08 00042808  39 01 00 08 */	addi r8, r1, 8
/* 80045A0C 0004280C  48 00 18 55 */	bl xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80045A10 00042810  C0 A1 00 0C */	lfs f5, 0xc(r1)
/* 80045A14 00042814  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80045A18 00042818  C0 1B 00 04 */	lfs f0, 4(r27)
/* 80045A1C 0004281C  C0 3B 00 00 */	lfs f1, 0(r27)
/* 80045A20 00042820  EC C2 28 28 */	fsubs f6, f2, f5
/* 80045A24 00042824  EC 60 01 72 */	fmuls f3, f0, f5
/* 80045A28 00042828  C1 1A 00 04 */	lfs f8, 4(r26)
/* 80045A2C 0004282C  C0 1C 00 04 */	lfs f0, 4(r28)
/* 80045A30 00042830  EC 81 01 72 */	fmuls f4, f1, f5
/* 80045A34 00042834  C0 FA 00 00 */	lfs f7, 0(r26)
/* 80045A38 00042838  C0 5B 00 08 */	lfs f2, 8(r27)
/* 80045A3C 0004283C  C0 3C 00 00 */	lfs f1, 0(r28)
/* 80045A40 00042840  ED 48 19 BA */	fmadds f10, f8, f6, f3
/* 80045A44 00042844  EC 00 40 28 */	fsubs f0, f0, f8
/* 80045A48 00042848  C1 01 00 08 */	lfs f8, 8(r1)
/* 80045A4C 0004284C  ED 27 21 BA */	fmadds f9, f7, f6, f4
/* 80045A50 00042850  C0 9A 00 08 */	lfs f4, 8(r26)
/* 80045A54 00042854  EC 62 01 72 */	fmuls f3, f2, f5
/* 80045A58 00042858  EC 41 38 28 */	fsubs f2, f1, f7
/* 80045A5C 0004285C  C0 3C 00 08 */	lfs f1, 8(r28)
/* 80045A60 00042860  ED 40 52 3A */	fmadds f10, f0, f8, f10
/* 80045A64 00042864  C0 18 00 04 */	lfs f0, 4(r24)
/* 80045A68 00042868  EC C4 19 BA */	fmadds f6, f4, f6, f3
/* 80045A6C 0004286C  EC 61 20 28 */	fsubs f3, f1, f4
/* 80045A70 00042870  EC 00 50 28 */	fsubs f0, f0, f10
/* 80045A74 00042874  C0 38 00 00 */	lfs f1, 0(r24)
/* 80045A78 00042878  ED 22 4A 3A */	fmadds f9, f2, f8, f9
/* 80045A7C 0004287C  C0 58 00 08 */	lfs f2, 8(r24)
/* 80045A80 00042880  EC C3 32 3A */	fmadds f6, f3, f8, f6
/* 80045A84 00042884  EC 00 00 32 */	fmuls f0, f0, f0
/* 80045A88 00042888  EC 61 48 28 */	fsubs f3, f1, f9
/* 80045A8C 0004288C  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 80045A90 00042890  EC 42 30 28 */	fsubs f2, f2, f6
/* 80045A94 00042894  D0 21 00 10 */	stfs f1, 0x10(r1)
/* 80045A98 00042898  EC 03 00 FA */	fmadds f0, f3, f3, f0
/* 80045A9C 0004289C  EC 02 00 BA */	fmadds f0, f2, f2, f0
/* 80045AA0 000428A0  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 80045AA4 000428A4  40 80 17 30 */	bge lbl_800471D4
/* 80045AA8 000428A8  D0 21 00 1C */	stfs f1, 0x1c(r1)
/* 80045AAC 000428AC  D0 A1 00 18 */	stfs f5, 0x18(r1)
/* 80045AB0 000428B0  D1 01 00 14 */	stfs f8, 0x14(r1)
/* 80045AB4 000428B4  48 00 17 20 */	b lbl_800471D4
lbl_80045AB8:
/* 80045AB8 000428B8  FC 02 08 40 */	fcmpo cr0, f2, f1
/* 80045ABC 000428BC  40 80 02 2C */	bge lbl_80045CE8
/* 80045AC0 000428C0  38 E1 00 1C */	addi r7, r1, 0x1c
/* 80045AC4 000428C4  39 01 00 18 */	addi r8, r1, 0x18
/* 80045AC8 000428C8  4B FF F1 61 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80045ACC 000428CC  C0 E1 00 1C */	lfs f7, 0x1c(r1)
/* 80045AD0 000428D0  7F 03 C3 78 */	mr r3, r24
/* 80045AD4 000428D4  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80045AD8 000428D8  7F 24 CB 78 */	mr r4, r25
/* 80045ADC 000428DC  C0 39 00 04 */	lfs f1, 4(r25)
/* 80045AE0 000428E0  7F 65 DB 78 */	mr r5, r27
/* 80045AE4 000428E4  C1 21 00 18 */	lfs f9, 0x18(r1)
/* 80045AE8 000428E8  ED 02 38 28 */	fsubs f8, f2, f7
/* 80045AEC 000428EC  C0 1B 00 04 */	lfs f0, 4(r27)
/* 80045AF0 000428F0  EC 61 01 F2 */	fmuls f3, f1, f7
/* 80045AF4 000428F4  C0 B9 00 00 */	lfs f5, 0(r25)
/* 80045AF8 000428F8  ED 42 48 28 */	fsubs f10, f2, f9
/* 80045AFC 000428FC  C0 98 00 04 */	lfs f4, 4(r24)
/* 80045B00 00042900  C0 5B 00 00 */	lfs f2, 0(r27)
/* 80045B04 00042904  EC 00 02 72 */	fmuls f0, f0, f9
/* 80045B08 00042908  C0 3A 00 04 */	lfs f1, 4(r26)
/* 80045B0C 0004290C  EC A5 01 F2 */	fmuls f5, f5, f7
/* 80045B10 00042910  C0 D8 00 00 */	lfs f6, 0(r24)
/* 80045B14 00042914  ED 64 1A 3A */	fmadds f11, f4, f8, f3
/* 80045B18 00042918  ED 81 02 BA */	fmadds f12, f1, f10, f0
/* 80045B1C 0004291C  C0 79 00 08 */	lfs f3, 8(r25)
/* 80045B20 00042920  EC 22 02 72 */	fmuls f1, f2, f9
/* 80045B24 00042924  C0 5A 00 00 */	lfs f2, 0(r26)
/* 80045B28 00042928  EC A6 2A 3A */	fmadds f5, f6, f8, f5
/* 80045B2C 0004292C  C0 1B 00 08 */	lfs f0, 8(r27)
/* 80045B30 00042930  EC C2 0A BA */	fmadds f6, f2, f10, f1
/* 80045B34 00042934  C0 98 00 08 */	lfs f4, 8(r24)
/* 80045B38 00042938  EC 63 01 F2 */	fmuls f3, f3, f7
/* 80045B3C 0004293C  C0 5A 00 08 */	lfs f2, 8(r26)
/* 80045B40 00042940  EC 20 02 72 */	fmuls f1, f0, f9
/* 80045B44 00042944  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80045B48 00042948  EC EB 60 28 */	fsubs f7, f11, f12
/* 80045B4C 0004294C  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 80045B50 00042950  EC 64 1A 3A */	fmadds f3, f4, f8, f3
/* 80045B54 00042954  7F 86 E3 78 */	mr r6, r28
/* 80045B58 00042958  EC 22 0A BA */	fmadds f1, f2, f10, f1
/* 80045B5C 0004295C  38 E1 00 10 */	addi r7, r1, 0x10
/* 80045B60 00042960  EC 45 30 28 */	fsubs f2, f5, f6
/* 80045B64 00042964  39 01 00 08 */	addi r8, r1, 8
/* 80045B68 00042968  EC 07 01 F2 */	fmuls f0, f7, f7
/* 80045B6C 0004296C  EC 23 08 28 */	fsubs f1, f3, f1
/* 80045B70 00042970  EC 02 00 BA */	fmadds f0, f2, f2, f0
/* 80045B74 00042974  EF E1 00 7A */	fmadds f31, f1, f1, f0
/* 80045B78 00042978  4B FF F0 B1 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80045B7C 0004297C  C1 21 00 10 */	lfs f9, 0x10(r1)
/* 80045B80 00042980  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80045B84 00042984  C1 61 00 08 */	lfs f11, 8(r1)
/* 80045B88 00042988  C0 39 00 04 */	lfs f1, 4(r25)
/* 80045B8C 0004298C  ED 42 48 28 */	fsubs f10, f2, f9
/* 80045B90 00042990  C0 1C 00 04 */	lfs f0, 4(r28)
/* 80045B94 00042994  ED 82 58 28 */	fsubs f12, f2, f11
/* 80045B98 00042998  C0 B9 00 00 */	lfs f5, 0(r25)
/* 80045B9C 0004299C  EC 61 02 72 */	fmuls f3, f1, f9
/* 80045BA0 000429A0  C0 3C 00 00 */	lfs f1, 0(r28)
/* 80045BA4 000429A4  C0 98 00 04 */	lfs f4, 4(r24)
/* 80045BA8 000429A8  EC 00 02 F2 */	fmuls f0, f0, f11
/* 80045BAC 000429AC  C0 5B 00 04 */	lfs f2, 4(r27)
/* 80045BB0 000429B0  EC E5 02 72 */	fmuls f7, f5, f9
/* 80045BB4 000429B4  C1 18 00 00 */	lfs f8, 0(r24)
/* 80045BB8 000429B8  EC A1 02 F2 */	fmuls f5, f1, f11
/* 80045BBC 000429BC  C0 DB 00 00 */	lfs f6, 0(r27)
/* 80045BC0 000429C0  C0 39 00 08 */	lfs f1, 8(r25)
/* 80045BC4 000429C4  EC 64 1A BA */	fmadds f3, f4, f10, f3
/* 80045BC8 000429C8  EC 42 03 3A */	fmadds f2, f2, f12, f0
/* 80045BCC 000429CC  C0 1C 00 08 */	lfs f0, 8(r28)
/* 80045BD0 000429D0  EC E8 3A BA */	fmadds f7, f8, f10, f7
/* 80045BD4 000429D4  C0 98 00 08 */	lfs f4, 8(r24)
/* 80045BD8 000429D8  EC A6 2B 3A */	fmadds f5, f6, f12, f5
/* 80045BDC 000429DC  EC C3 10 28 */	fsubs f6, f3, f2
/* 80045BE0 000429E0  EC 61 02 72 */	fmuls f3, f1, f9
/* 80045BE4 000429E4  C0 5B 00 08 */	lfs f2, 8(r27)
/* 80045BE8 000429E8  EC 20 02 F2 */	fmuls f1, f0, f11
/* 80045BEC 000429EC  D1 81 00 0C */	stfs f12, 0xc(r1)
/* 80045BF0 000429F0  EC A7 28 28 */	fsubs f5, f7, f5
/* 80045BF4 000429F4  EC 06 01 B2 */	fmuls f0, f6, f6
/* 80045BF8 000429F8  EC 64 1A BA */	fmadds f3, f4, f10, f3
/* 80045BFC 000429FC  EC 22 0B 3A */	fmadds f1, f2, f12, f1
/* 80045C00 00042A00  EC 05 01 7A */	fmadds f0, f5, f5, f0
/* 80045C04 00042A04  EC 23 08 28 */	fsubs f1, f3, f1
/* 80045C08 00042A08  EC 01 00 7A */	fmadds f0, f1, f1, f0
/* 80045C0C 00042A0C  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 80045C10 00042A10  40 80 00 14 */	bge lbl_80045C24
/* 80045C14 00042A14  FF E0 00 90 */	fmr f31, f0
/* 80045C18 00042A18  D1 21 00 1C */	stfs f9, 0x1c(r1)
/* 80045C1C 00042A1C  D1 81 00 18 */	stfs f12, 0x18(r1)
/* 80045C20 00042A20  D1 61 00 14 */	stfs f11, 0x14(r1)
lbl_80045C24:
/* 80045C24 00042A24  7F 43 D3 78 */	mr r3, r26
/* 80045C28 00042A28  7F 64 DB 78 */	mr r4, r27
/* 80045C2C 00042A2C  7F 85 E3 78 */	mr r5, r28
/* 80045C30 00042A30  7F 06 C3 78 */	mr r6, r24
/* 80045C34 00042A34  38 E1 00 0C */	addi r7, r1, 0xc
/* 80045C38 00042A38  39 01 00 08 */	addi r8, r1, 8
/* 80045C3C 00042A3C  48 00 16 25 */	bl xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80045C40 00042A40  C0 A1 00 0C */	lfs f5, 0xc(r1)
/* 80045C44 00042A44  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80045C48 00042A48  C0 1B 00 04 */	lfs f0, 4(r27)
/* 80045C4C 00042A4C  C0 3B 00 00 */	lfs f1, 0(r27)
/* 80045C50 00042A50  EC C2 28 28 */	fsubs f6, f2, f5
/* 80045C54 00042A54  EC 60 01 72 */	fmuls f3, f0, f5
/* 80045C58 00042A58  C1 1A 00 04 */	lfs f8, 4(r26)
/* 80045C5C 00042A5C  C0 1C 00 04 */	lfs f0, 4(r28)
/* 80045C60 00042A60  EC 81 01 72 */	fmuls f4, f1, f5
/* 80045C64 00042A64  C0 FA 00 00 */	lfs f7, 0(r26)
/* 80045C68 00042A68  C0 5B 00 08 */	lfs f2, 8(r27)
/* 80045C6C 00042A6C  C0 3C 00 00 */	lfs f1, 0(r28)
/* 80045C70 00042A70  ED 48 19 BA */	fmadds f10, f8, f6, f3
/* 80045C74 00042A74  EC 00 40 28 */	fsubs f0, f0, f8
/* 80045C78 00042A78  C1 01 00 08 */	lfs f8, 8(r1)
/* 80045C7C 00042A7C  ED 27 21 BA */	fmadds f9, f7, f6, f4
/* 80045C80 00042A80  C0 9A 00 08 */	lfs f4, 8(r26)
/* 80045C84 00042A84  EC 62 01 72 */	fmuls f3, f2, f5
/* 80045C88 00042A88  EC 41 38 28 */	fsubs f2, f1, f7
/* 80045C8C 00042A8C  C0 3C 00 08 */	lfs f1, 8(r28)
/* 80045C90 00042A90  ED 40 52 3A */	fmadds f10, f0, f8, f10
/* 80045C94 00042A94  C0 18 00 04 */	lfs f0, 4(r24)
/* 80045C98 00042A98  EC C4 19 BA */	fmadds f6, f4, f6, f3
/* 80045C9C 00042A9C  EC 61 20 28 */	fsubs f3, f1, f4
/* 80045CA0 00042AA0  EC 00 50 28 */	fsubs f0, f0, f10
/* 80045CA4 00042AA4  C0 38 00 00 */	lfs f1, 0(r24)
/* 80045CA8 00042AA8  ED 22 4A 3A */	fmadds f9, f2, f8, f9
/* 80045CAC 00042AAC  C0 58 00 08 */	lfs f2, 8(r24)
/* 80045CB0 00042AB0  EC C3 32 3A */	fmadds f6, f3, f8, f6
/* 80045CB4 00042AB4  EC 00 00 32 */	fmuls f0, f0, f0
/* 80045CB8 00042AB8  EC 61 48 28 */	fsubs f3, f1, f9
/* 80045CBC 00042ABC  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 80045CC0 00042AC0  EC 42 30 28 */	fsubs f2, f2, f6
/* 80045CC4 00042AC4  D0 21 00 10 */	stfs f1, 0x10(r1)
/* 80045CC8 00042AC8  EC 03 00 FA */	fmadds f0, f3, f3, f0
/* 80045CCC 00042ACC  EC 02 00 BA */	fmadds f0, f2, f2, f0
/* 80045CD0 00042AD0  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 80045CD4 00042AD4  40 80 15 00 */	bge lbl_800471D4
/* 80045CD8 00042AD8  D0 21 00 1C */	stfs f1, 0x1c(r1)
/* 80045CDC 00042ADC  D0 A1 00 18 */	stfs f5, 0x18(r1)
/* 80045CE0 00042AE0  D1 01 00 14 */	stfs f8, 0x14(r1)
/* 80045CE4 00042AE4  48 00 14 F0 */	b lbl_800471D4
lbl_80045CE8:
/* 80045CE8 00042AE8  7F 65 DB 78 */	mr r5, r27
/* 80045CEC 00042AEC  7F 86 E3 78 */	mr r6, r28
/* 80045CF0 00042AF0  38 E1 00 1C */	addi r7, r1, 0x1c
/* 80045CF4 00042AF4  39 01 00 14 */	addi r8, r1, 0x14
/* 80045CF8 00042AF8  4B FF EF 31 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80045CFC 00042AFC  C0 A1 00 1C */	lfs f5, 0x1c(r1)
/* 80045D00 00042B00  7F 43 D3 78 */	mr r3, r26
/* 80045D04 00042B04  C0 82 8A 58 */	lfs f4, _esc__2_784@sda21(r2)
/* 80045D08 00042B08  7F 64 DB 78 */	mr r4, r27
/* 80045D0C 00042B0C  C0 39 00 00 */	lfs f1, 0(r25)
/* 80045D10 00042B10  7F 85 E3 78 */	mr r5, r28
/* 80045D14 00042B14  C0 19 00 04 */	lfs f0, 4(r25)
/* 80045D18 00042B18  ED 84 28 28 */	fsubs f12, f4, f5
/* 80045D1C 00042B1C  C0 79 00 08 */	lfs f3, 8(r25)
/* 80045D20 00042B20  ED 41 01 72 */	fmuls f10, f1, f5
/* 80045D24 00042B24  C1 A1 00 14 */	lfs f13, 0x14(r1)
/* 80045D28 00042B28  ED 00 01 72 */	fmuls f8, f0, f5
/* 80045D2C 00042B2C  C0 5C 00 00 */	lfs f2, 0(r28)
/* 80045D30 00042B30  C0 3C 00 04 */	lfs f1, 4(r28)
/* 80045D34 00042B34  EE A4 68 28 */	fsubs f21, f4, f13
/* 80045D38 00042B38  C0 1C 00 08 */	lfs f0, 8(r28)
/* 80045D3C 00042B3C  EC C3 01 72 */	fmuls f6, f3, f5
/* 80045D40 00042B40  C1 78 00 00 */	lfs f11, 0(r24)
/* 80045D44 00042B44  EC 82 03 72 */	fmuls f4, f2, f13
/* 80045D48 00042B48  C1 38 00 04 */	lfs f9, 4(r24)
/* 80045D4C 00042B4C  C0 F8 00 08 */	lfs f7, 8(r24)
/* 80045D50 00042B50  EC 41 03 72 */	fmuls f2, f1, f13
/* 80045D54 00042B54  C0 BB 00 00 */	lfs f5, 0(r27)
/* 80045D58 00042B58  EC 00 03 72 */	fmuls f0, f0, f13
/* 80045D5C 00042B5C  C0 7B 00 04 */	lfs f3, 4(r27)
/* 80045D60 00042B60  ED 4B 53 3A */	fmadds f10, f11, f12, f10
/* 80045D64 00042B64  C0 3B 00 08 */	lfs f1, 8(r27)
/* 80045D68 00042B68  EC A5 25 7A */	fmadds f5, f5, f21, f4
/* 80045D6C 00042B6C  D2 A1 00 18 */	stfs f21, 0x18(r1)
/* 80045D70 00042B70  EC 89 43 3A */	fmadds f4, f9, f12, f8
/* 80045D74 00042B74  7F 06 C3 78 */	mr r6, r24
/* 80045D78 00042B78  EC 63 15 7A */	fmadds f3, f3, f21, f2
/* 80045D7C 00042B7C  38 E1 00 0C */	addi r7, r1, 0xc
/* 80045D80 00042B80  EC 47 33 3A */	fmadds f2, f7, f12, f6
/* 80045D84 00042B84  39 01 00 08 */	addi r8, r1, 8
/* 80045D88 00042B88  EC 01 05 7A */	fmadds f0, f1, f21, f0
/* 80045D8C 00042B8C  EF 2A 28 28 */	fsubs f25, f10, f5
/* 80045D90 00042B90  EE 84 18 28 */	fsubs f20, f4, f3
/* 80045D94 00042B94  EF 42 00 28 */	fsubs f26, f2, f0
/* 80045D98 00042B98  48 00 14 C9 */	bl xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80045D9C 00042B9C  C0 C1 00 0C */	lfs f6, 0xc(r1)
/* 80045DA0 00042BA0  EC 14 05 32 */	fmuls f0, f20, f20
/* 80045DA4 00042BA4  C0 62 8A 58 */	lfs f3, _esc__2_784@sda21(r2)
/* 80045DA8 00042BA8  C0 3B 00 04 */	lfs f1, 4(r27)
/* 80045DAC 00042BAC  C0 5B 00 00 */	lfs f2, 0(r27)
/* 80045DB0 00042BB0  EC E3 30 28 */	fsubs f7, f3, f6
/* 80045DB4 00042BB4  EC 81 01 B2 */	fmuls f4, f1, f6
/* 80045DB8 00042BB8  C1 3A 00 04 */	lfs f9, 4(r26)
/* 80045DBC 00042BBC  C0 3C 00 04 */	lfs f1, 4(r28)
/* 80045DC0 00042BC0  EC A2 01 B2 */	fmuls f5, f2, f6
/* 80045DC4 00042BC4  C1 1A 00 00 */	lfs f8, 0(r26)
/* 80045DC8 00042BC8  C0 7B 00 08 */	lfs f3, 8(r27)
/* 80045DCC 00042BCC  C0 5C 00 00 */	lfs f2, 0(r28)
/* 80045DD0 00042BD0  ED 69 21 FA */	fmadds f11, f9, f7, f4
/* 80045DD4 00042BD4  EC 21 48 28 */	fsubs f1, f1, f9
/* 80045DD8 00042BD8  C1 21 00 08 */	lfs f9, 8(r1)
/* 80045DDC 00042BDC  ED 48 29 FA */	fmadds f10, f8, f7, f5
/* 80045DE0 00042BE0  C0 BA 00 08 */	lfs f5, 8(r26)
/* 80045DE4 00042BE4  EC 83 01 B2 */	fmuls f4, f3, f6
/* 80045DE8 00042BE8  EC 62 40 28 */	fsubs f3, f2, f8
/* 80045DEC 00042BEC  C0 5C 00 08 */	lfs f2, 8(r28)
/* 80045DF0 00042BF0  ED 61 5A 7A */	fmadds f11, f1, f9, f11
/* 80045DF4 00042BF4  C0 38 00 04 */	lfs f1, 4(r24)
/* 80045DF8 00042BF8  EC 85 21 FA */	fmadds f4, f5, f7, f4
/* 80045DFC 00042BFC  EC 42 28 28 */	fsubs f2, f2, f5
/* 80045E00 00042C00  EC E1 58 28 */	fsubs f7, f1, f11
/* 80045E04 00042C04  C0 38 00 00 */	lfs f1, 0(r24)
/* 80045E08 00042C08  ED 43 52 7A */	fmadds f10, f3, f9, f10
/* 80045E0C 00042C0C  C0 78 00 08 */	lfs f3, 8(r24)
/* 80045E10 00042C10  EC 82 22 7A */	fmadds f4, f2, f9, f4
/* 80045E14 00042C14  EC 19 06 7A */	fmadds f0, f25, f25, f0
/* 80045E18 00042C18  EC A1 50 28 */	fsubs f5, f1, f10
/* 80045E1C 00042C1C  C0 42 8A 54 */	lfs f2, _esc__2_618_0@sda21(r2)
/* 80045E20 00042C20  EC 27 01 F2 */	fmuls f1, f7, f7
/* 80045E24 00042C24  EC 63 20 28 */	fsubs f3, f3, f4
/* 80045E28 00042C28  D0 41 00 10 */	stfs f2, 0x10(r1)
/* 80045E2C 00042C2C  EC 1A 06 BA */	fmadds f0, f26, f26, f0
/* 80045E30 00042C30  EC 25 09 7A */	fmadds f1, f5, f5, f1
/* 80045E34 00042C34  EC 23 08 FA */	fmadds f1, f3, f3, f1
/* 80045E38 00042C38  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80045E3C 00042C3C  40 80 13 98 */	bge lbl_800471D4
/* 80045E40 00042C40  D0 41 00 1C */	stfs f2, 0x1c(r1)
/* 80045E44 00042C44  D0 C1 00 18 */	stfs f6, 0x18(r1)
/* 80045E48 00042C48  D1 21 00 14 */	stfs f9, 0x14(r1)
/* 80045E4C 00042C4C  48 00 13 88 */	b lbl_800471D4
lbl_80045E50:
/* 80045E50 00042C50  FC 05 38 40 */	fcmpo cr0, f5, f7
/* 80045E54 00042C54  4C 40 13 82 */	cror 2, 0, 2
/* 80045E58 00042C58  40 82 04 D0 */	bne lbl_80046328
/* 80045E5C 00042C5C  EC 03 10 2A */	fadds f0, f3, f2
/* 80045E60 00042C60  FC 00 38 40 */	fcmpo cr0, f0, f7
/* 80045E64 00042C64  4C 40 13 82 */	cror 2, 0, 2
/* 80045E68 00042C68  40 82 01 BC */	bne lbl_80046024
/* 80045E6C 00042C6C  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80045E70 00042C70  40 80 01 94 */	bge lbl_80046004
/* 80045E74 00042C74  FC 02 08 40 */	fcmpo cr0, f2, f1
/* 80045E78 00042C78  40 80 01 70 */	bge lbl_80045FE8
/* 80045E7C 00042C7C  7F 86 E3 78 */	mr r6, r28
/* 80045E80 00042C80  38 E1 00 1C */	addi r7, r1, 0x1c
/* 80045E84 00042C84  39 01 00 14 */	addi r8, r1, 0x14
/* 80045E88 00042C88  4B FF ED A1 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80045E8C 00042C8C  C0 81 00 1C */	lfs f4, 0x1c(r1)
/* 80045E90 00042C90  7F 03 C3 78 */	mr r3, r24
/* 80045E94 00042C94  C0 62 8A 58 */	lfs f3, _esc__2_784@sda21(r2)
/* 80045E98 00042C98  7F 24 CB 78 */	mr r4, r25
/* 80045E9C 00042C9C  C0 59 00 00 */	lfs f2, 0(r25)
/* 80045EA0 00042CA0  7F 45 D3 78 */	mr r5, r26
/* 80045EA4 00042CA4  C0 39 00 04 */	lfs f1, 4(r25)
/* 80045EA8 00042CA8  ED A3 20 28 */	fsubs f13, f3, f4
/* 80045EAC 00042CAC  C0 19 00 08 */	lfs f0, 8(r25)
/* 80045EB0 00042CB0  ED 62 01 32 */	fmuls f11, f2, f4
/* 80045EB4 00042CB4  C2 A1 00 14 */	lfs f21, 0x14(r1)
/* 80045EB8 00042CB8  ED 21 01 32 */	fmuls f9, f1, f4
/* 80045EBC 00042CBC  C0 5C 00 00 */	lfs f2, 0(r28)
/* 80045EC0 00042CC0  C0 3C 00 04 */	lfs f1, 4(r28)
/* 80045EC4 00042CC4  EC E0 01 32 */	fmuls f7, f0, f4
/* 80045EC8 00042CC8  C0 1C 00 08 */	lfs f0, 8(r28)
/* 80045ECC 00042CCC  EE C3 A8 28 */	fsubs f22, f3, f21
/* 80045ED0 00042CD0  C1 98 00 00 */	lfs f12, 0(r24)
/* 80045ED4 00042CD4  EC A2 05 72 */	fmuls f5, f2, f21
/* 80045ED8 00042CD8  C1 58 00 04 */	lfs f10, 4(r24)
/* 80045EDC 00042CDC  C1 18 00 08 */	lfs f8, 8(r24)
/* 80045EE0 00042CE0  EC 61 05 72 */	fmuls f3, f1, f21
/* 80045EE4 00042CE4  C0 DA 00 00 */	lfs f6, 0(r26)
/* 80045EE8 00042CE8  EC 20 05 72 */	fmuls f1, f0, f21
/* 80045EEC 00042CEC  C0 9A 00 04 */	lfs f4, 4(r26)
/* 80045EF0 00042CF0  ED 6C 5B 7A */	fmadds f11, f12, f13, f11
/* 80045EF4 00042CF4  C0 5A 00 08 */	lfs f2, 8(r26)
/* 80045EF8 00042CF8  EC C6 2D BA */	fmadds f6, f6, f22, f5
/* 80045EFC 00042CFC  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80045F00 00042D00  EC AA 4B 7A */	fmadds f5, f10, f13, f9
/* 80045F04 00042D04  7F 66 DB 78 */	mr r6, r27
/* 80045F08 00042D08  EC 64 1D BA */	fmadds f3, f4, f22, f3
/* 80045F0C 00042D0C  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 80045F10 00042D10  EC 08 3B 7A */	fmadds f0, f8, f13, f7
/* 80045F14 00042D14  38 E1 00 10 */	addi r7, r1, 0x10
/* 80045F18 00042D18  EC 22 0D BA */	fmadds f1, f2, f22, f1
/* 80045F1C 00042D1C  39 01 00 0C */	addi r8, r1, 0xc
/* 80045F20 00042D20  EF 2B 30 28 */	fsubs f25, f11, f6
/* 80045F24 00042D24  EE 85 18 28 */	fsubs f20, f5, f3
/* 80045F28 00042D28  EF 40 08 28 */	fsubs f26, f0, f1
/* 80045F2C 00042D2C  4B FF EC FD */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80045F30 00042D30  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 80045F34 00042D34  EC 54 05 32 */	fmuls f2, f20, f20
/* 80045F38 00042D38  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 80045F3C 00042D3C  C0 21 00 0C */	lfs f1, 0xc(r1)
/* 80045F40 00042D40  C0 99 00 04 */	lfs f4, 4(r25)
/* 80045F44 00042D44  ED 85 00 28 */	fsubs f12, f5, f0
/* 80045F48 00042D48  C0 7B 00 04 */	lfs f3, 4(r27)
/* 80045F4C 00042D4C  ED A5 08 28 */	fsubs f13, f5, f1
/* 80045F50 00042D50  C1 19 00 00 */	lfs f8, 0(r25)
/* 80045F54 00042D54  EC C4 00 32 */	fmuls f6, f4, f0
/* 80045F58 00042D58  C0 9B 00 00 */	lfs f4, 0(r27)
/* 80045F5C 00042D5C  C0 F8 00 04 */	lfs f7, 4(r24)
/* 80045F60 00042D60  EC 63 00 72 */	fmuls f3, f3, f1
/* 80045F64 00042D64  C0 BA 00 04 */	lfs f5, 4(r26)
/* 80045F68 00042D68  ED 08 00 32 */	fmuls f8, f8, f0
/* 80045F6C 00042D6C  C1 78 00 00 */	lfs f11, 0(r24)
/* 80045F70 00042D70  ED 24 00 72 */	fmuls f9, f4, f1
/* 80045F74 00042D74  C1 5A 00 00 */	lfs f10, 0(r26)
/* 80045F78 00042D78  C0 99 00 08 */	lfs f4, 8(r25)
/* 80045F7C 00042D7C  EC C7 33 3A */	fmadds f6, f7, f12, f6
/* 80045F80 00042D80  EC A5 1B 7A */	fmadds f5, f5, f13, f3
/* 80045F84 00042D84  C0 7B 00 08 */	lfs f3, 8(r27)
/* 80045F88 00042D88  ED 6B 43 3A */	fmadds f11, f11, f12, f8
/* 80045F8C 00042D8C  C1 18 00 08 */	lfs f8, 8(r24)
/* 80045F90 00042D90  ED 2A 4B 7A */	fmadds f9, f10, f13, f9
/* 80045F94 00042D94  ED 46 28 28 */	fsubs f10, f6, f5
/* 80045F98 00042D98  EC E4 00 32 */	fmuls f7, f4, f0
/* 80045F9C 00042D9C  C0 DA 00 08 */	lfs f6, 8(r26)
/* 80045FA0 00042DA0  EC A3 00 72 */	fmuls f5, f3, f1
/* 80045FA4 00042DA4  C0 82 8A 54 */	lfs f4, _esc__2_618_0@sda21(r2)
/* 80045FA8 00042DA8  EC 59 16 7A */	fmadds f2, f25, f25, f2
/* 80045FAC 00042DAC  ED 2B 48 28 */	fsubs f9, f11, f9
/* 80045FB0 00042DB0  EC 6A 02 B2 */	fmuls f3, f10, f10
/* 80045FB4 00042DB4  D0 81 00 08 */	stfs f4, 8(r1)
/* 80045FB8 00042DB8  EC E8 3B 3A */	fmadds f7, f8, f12, f7
/* 80045FBC 00042DBC  EC A6 2B 7A */	fmadds f5, f6, f13, f5
/* 80045FC0 00042DC0  EC 69 1A 7A */	fmadds f3, f9, f9, f3
/* 80045FC4 00042DC4  EC 5A 16 BA */	fmadds f2, f26, f26, f2
/* 80045FC8 00042DC8  EC A7 28 28 */	fsubs f5, f7, f5
/* 80045FCC 00042DCC  EC 65 19 7A */	fmadds f3, f5, f5, f3
/* 80045FD0 00042DD0  FC 03 10 40 */	fcmpo cr0, f3, f2
/* 80045FD4 00042DD4  40 80 12 00 */	bge lbl_800471D4
/* 80045FD8 00042DD8  D0 01 00 1C */	stfs f0, 0x1c(r1)
/* 80045FDC 00042DDC  D0 21 00 18 */	stfs f1, 0x18(r1)
/* 80045FE0 00042DE0  D0 81 00 14 */	stfs f4, 0x14(r1)
/* 80045FE4 00042DE4  48 00 11 F0 */	b lbl_800471D4
lbl_80045FE8:
/* 80045FE8 00042DE8  7F 86 E3 78 */	mr r6, r28
/* 80045FEC 00042DEC  38 E1 00 1C */	addi r7, r1, 0x1c
/* 80045FF0 00042DF0  39 01 00 14 */	addi r8, r1, 0x14
/* 80045FF4 00042DF4  4B FF EC 35 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80045FF8 00042DF8  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80045FFC 00042DFC  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 80046000 00042E00  48 00 11 D4 */	b lbl_800471D4
lbl_80046004:
/* 80046004 00042E04  FC 02 08 40 */	fcmpo cr0, f2, f1
/* 80046008 00042E08  40 80 11 CC */	bge lbl_800471D4
/* 8004600C 00042E0C  38 E1 00 1C */	addi r7, r1, 0x1c
/* 80046010 00042E10  39 01 00 18 */	addi r8, r1, 0x18
/* 80046014 00042E14  4B FF EC 15 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046018 00042E18  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 8004601C 00042E1C  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 80046020 00042E20  48 00 11 B4 */	b lbl_800471D4
lbl_80046024:
/* 80046024 00042E24  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80046028 00042E28  40 80 01 6C */	bge lbl_80046194
/* 8004602C 00042E2C  7F 86 E3 78 */	mr r6, r28
/* 80046030 00042E30  38 E1 00 1C */	addi r7, r1, 0x1c
/* 80046034 00042E34  39 01 00 14 */	addi r8, r1, 0x14
/* 80046038 00042E38  4B FF EB F1 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 8004603C 00042E3C  C0 81 00 1C */	lfs f4, 0x1c(r1)
/* 80046040 00042E40  7F 03 C3 78 */	mr r3, r24
/* 80046044 00042E44  C0 62 8A 58 */	lfs f3, _esc__2_784@sda21(r2)
/* 80046048 00042E48  7F 24 CB 78 */	mr r4, r25
/* 8004604C 00042E4C  C0 59 00 00 */	lfs f2, 0(r25)
/* 80046050 00042E50  7F 65 DB 78 */	mr r5, r27
/* 80046054 00042E54  C0 39 00 04 */	lfs f1, 4(r25)
/* 80046058 00042E58  ED A3 20 28 */	fsubs f13, f3, f4
/* 8004605C 00042E5C  C0 19 00 08 */	lfs f0, 8(r25)
/* 80046060 00042E60  ED 62 01 32 */	fmuls f11, f2, f4
/* 80046064 00042E64  C2 A1 00 14 */	lfs f21, 0x14(r1)
/* 80046068 00042E68  ED 21 01 32 */	fmuls f9, f1, f4
/* 8004606C 00042E6C  C0 5C 00 00 */	lfs f2, 0(r28)
/* 80046070 00042E70  C0 3C 00 04 */	lfs f1, 4(r28)
/* 80046074 00042E74  EC E0 01 32 */	fmuls f7, f0, f4
/* 80046078 00042E78  C0 1C 00 08 */	lfs f0, 8(r28)
/* 8004607C 00042E7C  EE C3 A8 28 */	fsubs f22, f3, f21
/* 80046080 00042E80  C1 98 00 00 */	lfs f12, 0(r24)
/* 80046084 00042E84  EC A2 05 72 */	fmuls f5, f2, f21
/* 80046088 00042E88  C1 58 00 04 */	lfs f10, 4(r24)
/* 8004608C 00042E8C  C1 18 00 08 */	lfs f8, 8(r24)
/* 80046090 00042E90  EC 61 05 72 */	fmuls f3, f1, f21
/* 80046094 00042E94  C0 DA 00 00 */	lfs f6, 0(r26)
/* 80046098 00042E98  EC 20 05 72 */	fmuls f1, f0, f21
/* 8004609C 00042E9C  C0 9A 00 04 */	lfs f4, 4(r26)
/* 800460A0 00042EA0  ED 6C 5B 7A */	fmadds f11, f12, f13, f11
/* 800460A4 00042EA4  C0 5A 00 08 */	lfs f2, 8(r26)
/* 800460A8 00042EA8  EC C6 2D BA */	fmadds f6, f6, f22, f5
/* 800460AC 00042EAC  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 800460B0 00042EB0  EC AA 4B 7A */	fmadds f5, f10, f13, f9
/* 800460B4 00042EB4  7F 86 E3 78 */	mr r6, r28
/* 800460B8 00042EB8  EC 64 1D BA */	fmadds f3, f4, f22, f3
/* 800460BC 00042EBC  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 800460C0 00042EC0  EC 08 3B 7A */	fmadds f0, f8, f13, f7
/* 800460C4 00042EC4  38 E1 00 10 */	addi r7, r1, 0x10
/* 800460C8 00042EC8  EC 22 0D BA */	fmadds f1, f2, f22, f1
/* 800460CC 00042ECC  39 01 00 08 */	addi r8, r1, 8
/* 800460D0 00042ED0  EF 2B 30 28 */	fsubs f25, f11, f6
/* 800460D4 00042ED4  EE 85 18 28 */	fsubs f20, f5, f3
/* 800460D8 00042ED8  EF 40 08 28 */	fsubs f26, f0, f1
/* 800460DC 00042EDC  4B FF EB 4D */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 800460E0 00042EE0  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 800460E4 00042EE4  EC 74 05 32 */	fmuls f3, f20, f20
/* 800460E8 00042EE8  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 800460EC 00042EEC  C0 21 00 08 */	lfs f1, 8(r1)
/* 800460F0 00042EF0  C0 B9 00 04 */	lfs f5, 4(r25)
/* 800460F4 00042EF4  ED A2 00 28 */	fsubs f13, f2, f0
/* 800460F8 00042EF8  C0 9C 00 04 */	lfs f4, 4(r28)
/* 800460FC 00042EFC  EC 42 08 28 */	fsubs f2, f2, f1
/* 80046100 00042F00  C1 39 00 00 */	lfs f9, 0(r25)
/* 80046104 00042F04  EC E5 00 32 */	fmuls f7, f5, f0
/* 80046108 00042F08  C0 BC 00 00 */	lfs f5, 0(r28)
/* 8004610C 00042F0C  C1 18 00 04 */	lfs f8, 4(r24)
/* 80046110 00042F10  EC 84 00 72 */	fmuls f4, f4, f1
/* 80046114 00042F14  C0 DB 00 04 */	lfs f6, 4(r27)
/* 80046118 00042F18  ED 69 00 32 */	fmuls f11, f9, f0
/* 8004611C 00042F1C  C1 98 00 00 */	lfs f12, 0(r24)
/* 80046120 00042F20  ED 25 00 72 */	fmuls f9, f5, f1
/* 80046124 00042F24  C1 5B 00 00 */	lfs f10, 0(r27)
/* 80046128 00042F28  C0 B9 00 08 */	lfs f5, 8(r25)
/* 8004612C 00042F2C  EC E8 3B 7A */	fmadds f7, f8, f13, f7
/* 80046130 00042F30  EC C6 20 BA */	fmadds f6, f6, f2, f4
/* 80046134 00042F34  C0 9C 00 08 */	lfs f4, 8(r28)
/* 80046138 00042F38  ED 6C 5B 7A */	fmadds f11, f12, f13, f11
/* 8004613C 00042F3C  C1 18 00 08 */	lfs f8, 8(r24)
/* 80046140 00042F40  ED 2A 48 BA */	fmadds f9, f10, f2, f9
/* 80046144 00042F44  ED 47 30 28 */	fsubs f10, f7, f6
/* 80046148 00042F48  EC E5 00 32 */	fmuls f7, f5, f0
/* 8004614C 00042F4C  C0 DB 00 08 */	lfs f6, 8(r27)
/* 80046150 00042F50  EC A4 00 72 */	fmuls f5, f4, f1
/* 80046154 00042F54  D0 41 00 0C */	stfs f2, 0xc(r1)
/* 80046158 00042F58  EC 79 1E 7A */	fmadds f3, f25, f25, f3
/* 8004615C 00042F5C  ED 2B 48 28 */	fsubs f9, f11, f9
/* 80046160 00042F60  EC 8A 02 B2 */	fmuls f4, f10, f10
/* 80046164 00042F64  EC E8 3B 7A */	fmadds f7, f8, f13, f7
/* 80046168 00042F68  EC A6 28 BA */	fmadds f5, f6, f2, f5
/* 8004616C 00042F6C  EC 89 22 7A */	fmadds f4, f9, f9, f4
/* 80046170 00042F70  EC 7A 1E BA */	fmadds f3, f26, f26, f3
/* 80046174 00042F74  EC A7 28 28 */	fsubs f5, f7, f5
/* 80046178 00042F78  EC 85 21 7A */	fmadds f4, f5, f5, f4
/* 8004617C 00042F7C  FC 04 18 40 */	fcmpo cr0, f4, f3
/* 80046180 00042F80  40 80 10 54 */	bge lbl_800471D4
/* 80046184 00042F84  D0 01 00 1C */	stfs f0, 0x1c(r1)
/* 80046188 00042F88  D0 41 00 18 */	stfs f2, 0x18(r1)
/* 8004618C 00042F8C  D0 21 00 14 */	stfs f1, 0x14(r1)
/* 80046190 00042F90  48 00 10 44 */	b lbl_800471D4
lbl_80046194:
/* 80046194 00042F94  FC 02 08 40 */	fcmpo cr0, f2, f1
/* 80046198 00042F98  40 80 01 68 */	bge lbl_80046300
/* 8004619C 00042F9C  38 E1 00 1C */	addi r7, r1, 0x1c
/* 800461A0 00042FA0  39 01 00 18 */	addi r8, r1, 0x18
/* 800461A4 00042FA4  4B FF EA 85 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 800461A8 00042FA8  C0 81 00 1C */	lfs f4, 0x1c(r1)
/* 800461AC 00042FAC  7F 03 C3 78 */	mr r3, r24
/* 800461B0 00042FB0  C0 62 8A 58 */	lfs f3, _esc__2_784@sda21(r2)
/* 800461B4 00042FB4  7F 24 CB 78 */	mr r4, r25
/* 800461B8 00042FB8  C0 59 00 00 */	lfs f2, 0(r25)
/* 800461BC 00042FBC  7F 65 DB 78 */	mr r5, r27
/* 800461C0 00042FC0  C0 39 00 04 */	lfs f1, 4(r25)
/* 800461C4 00042FC4  ED A3 20 28 */	fsubs f13, f3, f4
/* 800461C8 00042FC8  C0 19 00 08 */	lfs f0, 8(r25)
/* 800461CC 00042FCC  ED 62 01 32 */	fmuls f11, f2, f4
/* 800461D0 00042FD0  C2 A1 00 18 */	lfs f21, 0x18(r1)
/* 800461D4 00042FD4  ED 21 01 32 */	fmuls f9, f1, f4
/* 800461D8 00042FD8  C0 5B 00 00 */	lfs f2, 0(r27)
/* 800461DC 00042FDC  C0 3B 00 04 */	lfs f1, 4(r27)
/* 800461E0 00042FE0  EC E0 01 32 */	fmuls f7, f0, f4
/* 800461E4 00042FE4  C0 1B 00 08 */	lfs f0, 8(r27)
/* 800461E8 00042FE8  EE C3 A8 28 */	fsubs f22, f3, f21
/* 800461EC 00042FEC  C1 98 00 00 */	lfs f12, 0(r24)
/* 800461F0 00042FF0  EC A2 05 72 */	fmuls f5, f2, f21
/* 800461F4 00042FF4  C1 58 00 04 */	lfs f10, 4(r24)
/* 800461F8 00042FF8  C1 18 00 08 */	lfs f8, 8(r24)
/* 800461FC 00042FFC  EC 61 05 72 */	fmuls f3, f1, f21
/* 80046200 00043000  C0 DA 00 00 */	lfs f6, 0(r26)
/* 80046204 00043004  EC 20 05 72 */	fmuls f1, f0, f21
/* 80046208 00043008  C0 9A 00 04 */	lfs f4, 4(r26)
/* 8004620C 0004300C  ED 6C 5B 7A */	fmadds f11, f12, f13, f11
/* 80046210 00043010  C0 5A 00 08 */	lfs f2, 8(r26)
/* 80046214 00043014  EC C6 2D BA */	fmadds f6, f6, f22, f5
/* 80046218 00043018  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 8004621C 0004301C  EC AA 4B 7A */	fmadds f5, f10, f13, f9
/* 80046220 00043020  7F 86 E3 78 */	mr r6, r28
/* 80046224 00043024  EC 64 1D BA */	fmadds f3, f4, f22, f3
/* 80046228 00043028  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 8004622C 0004302C  EC 08 3B 7A */	fmadds f0, f8, f13, f7
/* 80046230 00043030  38 E1 00 10 */	addi r7, r1, 0x10
/* 80046234 00043034  EC 22 0D BA */	fmadds f1, f2, f22, f1
/* 80046238 00043038  39 01 00 08 */	addi r8, r1, 8
/* 8004623C 0004303C  EF 2B 30 28 */	fsubs f25, f11, f6
/* 80046240 00043040  EE 85 18 28 */	fsubs f20, f5, f3
/* 80046244 00043044  EF 40 08 28 */	fsubs f26, f0, f1
/* 80046248 00043048  4B FF E9 E1 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 8004624C 0004304C  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 80046250 00043050  EC 74 05 32 */	fmuls f3, f20, f20
/* 80046254 00043054  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80046258 00043058  C0 21 00 08 */	lfs f1, 8(r1)
/* 8004625C 0004305C  C0 B9 00 04 */	lfs f5, 4(r25)
/* 80046260 00043060  ED A2 00 28 */	fsubs f13, f2, f0
/* 80046264 00043064  C0 9C 00 04 */	lfs f4, 4(r28)
/* 80046268 00043068  EC 42 08 28 */	fsubs f2, f2, f1
/* 8004626C 0004306C  C1 39 00 00 */	lfs f9, 0(r25)
/* 80046270 00043070  EC E5 00 32 */	fmuls f7, f5, f0
/* 80046274 00043074  C0 BC 00 00 */	lfs f5, 0(r28)
/* 80046278 00043078  C1 18 00 04 */	lfs f8, 4(r24)
/* 8004627C 0004307C  EC 84 00 72 */	fmuls f4, f4, f1
/* 80046280 00043080  C0 DB 00 04 */	lfs f6, 4(r27)
/* 80046284 00043084  ED 69 00 32 */	fmuls f11, f9, f0
/* 80046288 00043088  C1 98 00 00 */	lfs f12, 0(r24)
/* 8004628C 0004308C  ED 25 00 72 */	fmuls f9, f5, f1
/* 80046290 00043090  C1 5B 00 00 */	lfs f10, 0(r27)
/* 80046294 00043094  C0 B9 00 08 */	lfs f5, 8(r25)
/* 80046298 00043098  EC E8 3B 7A */	fmadds f7, f8, f13, f7
/* 8004629C 0004309C  EC C6 20 BA */	fmadds f6, f6, f2, f4
/* 800462A0 000430A0  C0 9C 00 08 */	lfs f4, 8(r28)
/* 800462A4 000430A4  ED 6C 5B 7A */	fmadds f11, f12, f13, f11
/* 800462A8 000430A8  C1 18 00 08 */	lfs f8, 8(r24)
/* 800462AC 000430AC  ED 2A 48 BA */	fmadds f9, f10, f2, f9
/* 800462B0 000430B0  ED 47 30 28 */	fsubs f10, f7, f6
/* 800462B4 000430B4  EC E5 00 32 */	fmuls f7, f5, f0
/* 800462B8 000430B8  C0 DB 00 08 */	lfs f6, 8(r27)
/* 800462BC 000430BC  EC A4 00 72 */	fmuls f5, f4, f1
/* 800462C0 000430C0  D0 41 00 0C */	stfs f2, 0xc(r1)
/* 800462C4 000430C4  EC 79 1E 7A */	fmadds f3, f25, f25, f3
/* 800462C8 000430C8  ED 2B 48 28 */	fsubs f9, f11, f9
/* 800462CC 000430CC  EC 8A 02 B2 */	fmuls f4, f10, f10
/* 800462D0 000430D0  EC E8 3B 7A */	fmadds f7, f8, f13, f7
/* 800462D4 000430D4  EC A6 28 BA */	fmadds f5, f6, f2, f5
/* 800462D8 000430D8  EC 89 22 7A */	fmadds f4, f9, f9, f4
/* 800462DC 000430DC  EC 7A 1E BA */	fmadds f3, f26, f26, f3
/* 800462E0 000430E0  EC A7 28 28 */	fsubs f5, f7, f5
/* 800462E4 000430E4  EC 85 21 7A */	fmadds f4, f5, f5, f4
/* 800462E8 000430E8  FC 04 18 40 */	fcmpo cr0, f4, f3
/* 800462EC 000430EC  40 80 0E E8 */	bge lbl_800471D4
/* 800462F0 000430F0  D0 01 00 1C */	stfs f0, 0x1c(r1)
/* 800462F4 000430F4  D0 41 00 18 */	stfs f2, 0x18(r1)
/* 800462F8 000430F8  D0 21 00 14 */	stfs f1, 0x14(r1)
/* 800462FC 000430FC  48 00 0E D8 */	b lbl_800471D4
lbl_80046300:
/* 80046300 00043100  7F 65 DB 78 */	mr r5, r27
/* 80046304 00043104  7F 86 E3 78 */	mr r6, r28
/* 80046308 00043108  38 E1 00 1C */	addi r7, r1, 0x1c
/* 8004630C 0004310C  39 01 00 14 */	addi r8, r1, 0x14
/* 80046310 00043110  4B FF E9 19 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046314 00043114  C0 22 8A 58 */	lfs f1, _esc__2_784@sda21(r2)
/* 80046318 00043118  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 8004631C 0004311C  EC 01 00 28 */	fsubs f0, f1, f0
/* 80046320 00043120  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 80046324 00043124  48 00 0E B0 */	b lbl_800471D4
lbl_80046328:
/* 80046328 00043128  EC 03 10 2A */	fadds f0, f3, f2
/* 8004632C 0004312C  FC 00 38 40 */	fcmpo cr0, f0, f7
/* 80046330 00043130  4C 40 13 82 */	cror 2, 0, 2
/* 80046334 00043134  40 82 05 34 */	bne lbl_80046868
/* 80046338 00043138  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 8004633C 0004313C  40 80 03 9C */	bge lbl_800466D8
/* 80046340 00043140  FC 02 08 40 */	fcmpo cr0, f2, f1
/* 80046344 00043144  40 80 02 30 */	bge lbl_80046574
/* 80046348 00043148  7F 86 E3 78 */	mr r6, r28
/* 8004634C 0004314C  38 E1 00 1C */	addi r7, r1, 0x1c
/* 80046350 00043150  39 01 00 14 */	addi r8, r1, 0x14
/* 80046354 00043154  4B FF E8 D5 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046358 00043158  C0 E1 00 1C */	lfs f7, 0x1c(r1)
/* 8004635C 0004315C  7F 03 C3 78 */	mr r3, r24
/* 80046360 00043160  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80046364 00043164  7F 24 CB 78 */	mr r4, r25
/* 80046368 00043168  C0 39 00 04 */	lfs f1, 4(r25)
/* 8004636C 0004316C  7F 45 D3 78 */	mr r5, r26
/* 80046370 00043170  C1 21 00 14 */	lfs f9, 0x14(r1)
/* 80046374 00043174  ED 02 38 28 */	fsubs f8, f2, f7
/* 80046378 00043178  C0 1C 00 04 */	lfs f0, 4(r28)
/* 8004637C 0004317C  EC 61 01 F2 */	fmuls f3, f1, f7
/* 80046380 00043180  C0 B9 00 00 */	lfs f5, 0(r25)
/* 80046384 00043184  ED 42 48 28 */	fsubs f10, f2, f9
/* 80046388 00043188  C0 98 00 04 */	lfs f4, 4(r24)
/* 8004638C 0004318C  C0 5C 00 00 */	lfs f2, 0(r28)
/* 80046390 00043190  EC 00 02 72 */	fmuls f0, f0, f9
/* 80046394 00043194  C0 3A 00 04 */	lfs f1, 4(r26)
/* 80046398 00043198  EC A5 01 F2 */	fmuls f5, f5, f7
/* 8004639C 0004319C  C0 D8 00 00 */	lfs f6, 0(r24)
/* 800463A0 000431A0  ED 64 1A 3A */	fmadds f11, f4, f8, f3
/* 800463A4 000431A4  ED 81 02 BA */	fmadds f12, f1, f10, f0
/* 800463A8 000431A8  C0 79 00 08 */	lfs f3, 8(r25)
/* 800463AC 000431AC  EC 22 02 72 */	fmuls f1, f2, f9
/* 800463B0 000431B0  C0 5A 00 00 */	lfs f2, 0(r26)
/* 800463B4 000431B4  EC A6 2A 3A */	fmadds f5, f6, f8, f5
/* 800463B8 000431B8  C0 1C 00 08 */	lfs f0, 8(r28)
/* 800463BC 000431BC  EC C2 0A BA */	fmadds f6, f2, f10, f1
/* 800463C0 000431C0  C0 98 00 08 */	lfs f4, 8(r24)
/* 800463C4 000431C4  EC 63 01 F2 */	fmuls f3, f3, f7
/* 800463C8 000431C8  C0 5A 00 08 */	lfs f2, 8(r26)
/* 800463CC 000431CC  EC 20 02 72 */	fmuls f1, f0, f9
/* 800463D0 000431D0  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 800463D4 000431D4  EC EB 60 28 */	fsubs f7, f11, f12
/* 800463D8 000431D8  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 800463DC 000431DC  EC 64 1A 3A */	fmadds f3, f4, f8, f3
/* 800463E0 000431E0  7F 66 DB 78 */	mr r6, r27
/* 800463E4 000431E4  EC 22 0A BA */	fmadds f1, f2, f10, f1
/* 800463E8 000431E8  38 E1 00 10 */	addi r7, r1, 0x10
/* 800463EC 000431EC  EC 45 30 28 */	fsubs f2, f5, f6
/* 800463F0 000431F0  39 01 00 0C */	addi r8, r1, 0xc
/* 800463F4 000431F4  EC 07 01 F2 */	fmuls f0, f7, f7
/* 800463F8 000431F8  EC 23 08 28 */	fsubs f1, f3, f1
/* 800463FC 000431FC  EC 02 00 BA */	fmadds f0, f2, f2, f0
/* 80046400 00043200  EF E1 00 7A */	fmadds f31, f1, f1, f0
/* 80046404 00043204  4B FF E8 25 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046408 00043208  C1 21 00 10 */	lfs f9, 0x10(r1)
/* 8004640C 0004320C  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80046410 00043210  C1 61 00 0C */	lfs f11, 0xc(r1)
/* 80046414 00043214  C0 39 00 04 */	lfs f1, 4(r25)
/* 80046418 00043218  ED 42 48 28 */	fsubs f10, f2, f9
/* 8004641C 0004321C  C0 1B 00 04 */	lfs f0, 4(r27)
/* 80046420 00043220  ED 82 58 28 */	fsubs f12, f2, f11
/* 80046424 00043224  C0 B9 00 00 */	lfs f5, 0(r25)
/* 80046428 00043228  EC 61 02 72 */	fmuls f3, f1, f9
/* 8004642C 0004322C  C0 3B 00 00 */	lfs f1, 0(r27)
/* 80046430 00043230  C0 98 00 04 */	lfs f4, 4(r24)
/* 80046434 00043234  EC 00 02 F2 */	fmuls f0, f0, f11
/* 80046438 00043238  C0 5A 00 04 */	lfs f2, 4(r26)
/* 8004643C 0004323C  EC A5 02 72 */	fmuls f5, f5, f9
/* 80046440 00043240  C1 18 00 00 */	lfs f8, 0(r24)
/* 80046444 00043244  EC C1 02 F2 */	fmuls f6, f1, f11
/* 80046448 00043248  C0 FA 00 00 */	lfs f7, 0(r26)
/* 8004644C 0004324C  C0 39 00 08 */	lfs f1, 8(r25)
/* 80046450 00043250  EC 64 1A BA */	fmadds f3, f4, f10, f3
/* 80046454 00043254  EC 42 03 3A */	fmadds f2, f2, f12, f0
/* 80046458 00043258  C0 1B 00 08 */	lfs f0, 8(r27)
/* 8004645C 0004325C  ED 08 2A BA */	fmadds f8, f8, f10, f5
/* 80046460 00043260  C0 B8 00 08 */	lfs f5, 8(r24)
/* 80046464 00043264  EC C7 33 3A */	fmadds f6, f7, f12, f6
/* 80046468 00043268  EC E3 10 28 */	fsubs f7, f3, f2
/* 8004646C 0004326C  EC 81 02 72 */	fmuls f4, f1, f9
/* 80046470 00043270  C0 7A 00 08 */	lfs f3, 8(r26)
/* 80046474 00043274  EC 40 02 F2 */	fmuls f2, f0, f11
/* 80046478 00043278  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 8004647C 0004327C  EC C8 30 28 */	fsubs f6, f8, f6
/* 80046480 00043280  EC 27 01 F2 */	fmuls f1, f7, f7
/* 80046484 00043284  EC 85 22 BA */	fmadds f4, f5, f10, f4
/* 80046488 00043288  D0 01 00 08 */	stfs f0, 8(r1)
/* 8004648C 0004328C  EC 43 13 3A */	fmadds f2, f3, f12, f2
/* 80046490 00043290  EC 26 09 BA */	fmadds f1, f6, f6, f1
/* 80046494 00043294  EC 44 10 28 */	fsubs f2, f4, f2
/* 80046498 00043298  EC 22 08 BA */	fmadds f1, f2, f2, f1
/* 8004649C 0004329C  FC 01 F8 40 */	fcmpo cr0, f1, f31
/* 800464A0 000432A0  40 80 00 14 */	bge lbl_800464B4
/* 800464A4 000432A4  FF E0 08 90 */	fmr f31, f1
/* 800464A8 000432A8  D1 21 00 1C */	stfs f9, 0x1c(r1)
/* 800464AC 000432AC  D1 61 00 18 */	stfs f11, 0x18(r1)
/* 800464B0 000432B0  D0 01 00 14 */	stfs f0, 0x14(r1)
lbl_800464B4:
/* 800464B4 000432B4  7F 43 D3 78 */	mr r3, r26
/* 800464B8 000432B8  7F 64 DB 78 */	mr r4, r27
/* 800464BC 000432BC  7F 85 E3 78 */	mr r5, r28
/* 800464C0 000432C0  7F 26 CB 78 */	mr r6, r25
/* 800464C4 000432C4  38 E1 00 0C */	addi r7, r1, 0xc
/* 800464C8 000432C8  39 01 00 08 */	addi r8, r1, 8
/* 800464CC 000432CC  48 00 0D 95 */	bl xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 800464D0 000432D0  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 800464D4 000432D4  C0 C1 00 0C */	lfs f6, 0xc(r1)
/* 800464D8 000432D8  C0 1B 00 04 */	lfs f0, 4(r27)
/* 800464DC 000432DC  C0 3B 00 00 */	lfs f1, 0(r27)
/* 800464E0 000432E0  EC E5 30 28 */	fsubs f7, f5, f6
/* 800464E4 000432E4  EC 60 01 B2 */	fmuls f3, f0, f6
/* 800464E8 000432E8  C1 3A 00 04 */	lfs f9, 4(r26)
/* 800464EC 000432EC  C0 1C 00 04 */	lfs f0, 4(r28)
/* 800464F0 000432F0  EC 81 01 B2 */	fmuls f4, f1, f6
/* 800464F4 000432F4  C1 1A 00 00 */	lfs f8, 0(r26)
/* 800464F8 000432F8  C0 5B 00 08 */	lfs f2, 8(r27)
/* 800464FC 000432FC  C0 3C 00 00 */	lfs f1, 0(r28)
/* 80046500 00043300  ED 69 19 FA */	fmadds f11, f9, f7, f3
/* 80046504 00043304  EC 00 48 28 */	fsubs f0, f0, f9
/* 80046508 00043308  C1 21 00 08 */	lfs f9, 8(r1)
/* 8004650C 0004330C  ED 48 21 FA */	fmadds f10, f8, f7, f4
/* 80046510 00043310  C0 7A 00 08 */	lfs f3, 8(r26)
/* 80046514 00043314  EC 42 01 B2 */	fmuls f2, f2, f6
/* 80046518 00043318  EC 81 40 28 */	fsubs f4, f1, f8
/* 8004651C 0004331C  C0 3C 00 08 */	lfs f1, 8(r28)
/* 80046520 00043320  ED 60 5A 7A */	fmadds f11, f0, f9, f11
/* 80046524 00043324  C0 19 00 04 */	lfs f0, 4(r25)
/* 80046528 00043328  EC E3 11 FA */	fmadds f7, f3, f7, f2
/* 8004652C 0004332C  EC 61 18 28 */	fsubs f3, f1, f3
/* 80046530 00043330  EC 00 58 28 */	fsubs f0, f0, f11
/* 80046534 00043334  C0 59 00 00 */	lfs f2, 0(r25)
/* 80046538 00043338  ED 44 52 7A */	fmadds f10, f4, f9, f10
/* 8004653C 0004333C  C0 39 00 08 */	lfs f1, 8(r25)
/* 80046540 00043340  EC E3 3A 7A */	fmadds f7, f3, f9, f7
/* 80046544 00043344  EC 00 00 32 */	fmuls f0, f0, f0
/* 80046548 00043348  EC 42 50 28 */	fsubs f2, f2, f10
/* 8004654C 0004334C  D0 A1 00 10 */	stfs f5, 0x10(r1)
/* 80046550 00043350  EC 21 38 28 */	fsubs f1, f1, f7
/* 80046554 00043354  EC 02 00 BA */	fmadds f0, f2, f2, f0
/* 80046558 00043358  EC 01 00 7A */	fmadds f0, f1, f1, f0
/* 8004655C 0004335C  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 80046560 00043360  40 80 0C 74 */	bge lbl_800471D4
/* 80046564 00043364  D0 A1 00 1C */	stfs f5, 0x1c(r1)
/* 80046568 00043368  D0 C1 00 18 */	stfs f6, 0x18(r1)
/* 8004656C 0004336C  D1 21 00 14 */	stfs f9, 0x14(r1)
/* 80046570 00043370  48 00 0C 64 */	b lbl_800471D4
lbl_80046574:
/* 80046574 00043374  7F 86 E3 78 */	mr r6, r28
/* 80046578 00043378  38 E1 00 1C */	addi r7, r1, 0x1c
/* 8004657C 0004337C  39 01 00 14 */	addi r8, r1, 0x14
/* 80046580 00043380  4B FF E6 A9 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046584 00043384  C0 81 00 1C */	lfs f4, 0x1c(r1)
/* 80046588 00043388  7F 43 D3 78 */	mr r3, r26
/* 8004658C 0004338C  C0 62 8A 58 */	lfs f3, _esc__2_784@sda21(r2)
/* 80046590 00043390  7F 64 DB 78 */	mr r4, r27
/* 80046594 00043394  C0 59 00 00 */	lfs f2, 0(r25)
/* 80046598 00043398  7F 85 E3 78 */	mr r5, r28
/* 8004659C 0004339C  C0 39 00 04 */	lfs f1, 4(r25)
/* 800465A0 000433A0  ED A3 20 28 */	fsubs f13, f3, f4
/* 800465A4 000433A4  C0 19 00 08 */	lfs f0, 8(r25)
/* 800465A8 000433A8  ED 62 01 32 */	fmuls f11, f2, f4
/* 800465AC 000433AC  C2 A1 00 14 */	lfs f21, 0x14(r1)
/* 800465B0 000433B0  ED 21 01 32 */	fmuls f9, f1, f4
/* 800465B4 000433B4  C0 5C 00 00 */	lfs f2, 0(r28)
/* 800465B8 000433B8  C0 3C 00 04 */	lfs f1, 4(r28)
/* 800465BC 000433BC  EC E0 01 32 */	fmuls f7, f0, f4
/* 800465C0 000433C0  C0 1C 00 08 */	lfs f0, 8(r28)
/* 800465C4 000433C4  EE C3 A8 28 */	fsubs f22, f3, f21
/* 800465C8 000433C8  C1 98 00 00 */	lfs f12, 0(r24)
/* 800465CC 000433CC  EC A2 05 72 */	fmuls f5, f2, f21
/* 800465D0 000433D0  C1 58 00 04 */	lfs f10, 4(r24)
/* 800465D4 000433D4  C1 18 00 08 */	lfs f8, 8(r24)
/* 800465D8 000433D8  EC 61 05 72 */	fmuls f3, f1, f21
/* 800465DC 000433DC  C0 DA 00 00 */	lfs f6, 0(r26)
/* 800465E0 000433E0  EC 20 05 72 */	fmuls f1, f0, f21
/* 800465E4 000433E4  C0 9A 00 04 */	lfs f4, 4(r26)
/* 800465E8 000433E8  ED 6C 5B 7A */	fmadds f11, f12, f13, f11
/* 800465EC 000433EC  C0 5A 00 08 */	lfs f2, 8(r26)
/* 800465F0 000433F0  EC C6 2D BA */	fmadds f6, f6, f22, f5
/* 800465F4 000433F4  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 800465F8 000433F8  EC AA 4B 7A */	fmadds f5, f10, f13, f9
/* 800465FC 000433FC  7F 26 CB 78 */	mr r6, r25
/* 80046600 00043400  EC 64 1D BA */	fmadds f3, f4, f22, f3
/* 80046604 00043404  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 80046608 00043408  EC 08 3B 7A */	fmadds f0, f8, f13, f7
/* 8004660C 0004340C  38 E1 00 0C */	addi r7, r1, 0xc
/* 80046610 00043410  EC 22 0D BA */	fmadds f1, f2, f22, f1
/* 80046614 00043414  39 01 00 08 */	addi r8, r1, 8
/* 80046618 00043418  EF 2B 30 28 */	fsubs f25, f11, f6
/* 8004661C 0004341C  EE 85 18 28 */	fsubs f20, f5, f3
/* 80046620 00043420  EF 40 08 28 */	fsubs f26, f0, f1
/* 80046624 00043424  48 00 0C 3D */	bl xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046628 00043428  C0 C2 8A 58 */	lfs f6, _esc__2_784@sda21(r2)
/* 8004662C 0004342C  EC 14 05 32 */	fmuls f0, f20, f20
/* 80046630 00043430  C0 E1 00 0C */	lfs f7, 0xc(r1)
/* 80046634 00043434  C0 3B 00 04 */	lfs f1, 4(r27)
/* 80046638 00043438  C0 5B 00 00 */	lfs f2, 0(r27)
/* 8004663C 0004343C  ED 06 38 28 */	fsubs f8, f6, f7
/* 80046640 00043440  EC 81 01 F2 */	fmuls f4, f1, f7
/* 80046644 00043444  C1 5A 00 04 */	lfs f10, 4(r26)
/* 80046648 00043448  C0 3C 00 04 */	lfs f1, 4(r28)
/* 8004664C 0004344C  EC A2 01 F2 */	fmuls f5, f2, f7
/* 80046650 00043450  C1 3A 00 00 */	lfs f9, 0(r26)
/* 80046654 00043454  C0 7B 00 08 */	lfs f3, 8(r27)
/* 80046658 00043458  C0 5C 00 00 */	lfs f2, 0(r28)
/* 8004665C 0004345C  ED 8A 22 3A */	fmadds f12, f10, f8, f4
/* 80046660 00043460  EC 21 50 28 */	fsubs f1, f1, f10
/* 80046664 00043464  C1 41 00 08 */	lfs f10, 8(r1)
/* 80046668 00043468  ED 69 2A 3A */	fmadds f11, f9, f8, f5
/* 8004666C 0004346C  C0 BA 00 08 */	lfs f5, 8(r26)
/* 80046670 00043470  EC 63 01 F2 */	fmuls f3, f3, f7
/* 80046674 00043474  EC 82 48 28 */	fsubs f4, f2, f9
/* 80046678 00043478  C0 5C 00 08 */	lfs f2, 8(r28)
/* 8004667C 0004347C  ED 81 62 BA */	fmadds f12, f1, f10, f12
/* 80046680 00043480  C0 39 00 04 */	lfs f1, 4(r25)
/* 80046684 00043484  ED 05 1A 3A */	fmadds f8, f5, f8, f3
/* 80046688 00043488  EC 62 28 28 */	fsubs f3, f2, f5
/* 8004668C 0004348C  EC A1 60 28 */	fsubs f5, f1, f12
/* 80046690 00043490  C0 39 00 00 */	lfs f1, 0(r25)
/* 80046694 00043494  ED 64 5A BA */	fmadds f11, f4, f10, f11
/* 80046698 00043498  C0 59 00 08 */	lfs f2, 8(r25)
/* 8004669C 0004349C  ED 03 42 BA */	fmadds f8, f3, f10, f8
/* 800466A0 000434A0  EC 19 06 7A */	fmadds f0, f25, f25, f0
/* 800466A4 000434A4  EC 61 58 28 */	fsubs f3, f1, f11
/* 800466A8 000434A8  D0 C1 00 10 */	stfs f6, 0x10(r1)
/* 800466AC 000434AC  EC 25 01 72 */	fmuls f1, f5, f5
/* 800466B0 000434B0  EC 42 40 28 */	fsubs f2, f2, f8
/* 800466B4 000434B4  EC 1A 06 BA */	fmadds f0, f26, f26, f0
/* 800466B8 000434B8  EC 23 08 FA */	fmadds f1, f3, f3, f1
/* 800466BC 000434BC  EC 22 08 BA */	fmadds f1, f2, f2, f1
/* 800466C0 000434C0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800466C4 000434C4  40 80 0B 10 */	bge lbl_800471D4
/* 800466C8 000434C8  D0 C1 00 1C */	stfs f6, 0x1c(r1)
/* 800466CC 000434CC  D0 E1 00 18 */	stfs f7, 0x18(r1)
/* 800466D0 000434D0  D1 41 00 14 */	stfs f10, 0x14(r1)
/* 800466D4 000434D4  48 00 0B 00 */	b lbl_800471D4
lbl_800466D8:
/* 800466D8 000434D8  FC 02 08 40 */	fcmpo cr0, f2, f1
/* 800466DC 000434DC  40 80 01 64 */	bge lbl_80046840
/* 800466E0 000434E0  38 E1 00 1C */	addi r7, r1, 0x1c
/* 800466E4 000434E4  39 01 00 18 */	addi r8, r1, 0x18
/* 800466E8 000434E8  4B FF E5 41 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 800466EC 000434EC  C0 81 00 1C */	lfs f4, 0x1c(r1)
/* 800466F0 000434F0  7F 43 D3 78 */	mr r3, r26
/* 800466F4 000434F4  C0 62 8A 58 */	lfs f3, _esc__2_784@sda21(r2)
/* 800466F8 000434F8  7F 64 DB 78 */	mr r4, r27
/* 800466FC 000434FC  C0 59 00 00 */	lfs f2, 0(r25)
/* 80046700 00043500  7F 85 E3 78 */	mr r5, r28
/* 80046704 00043504  C0 39 00 04 */	lfs f1, 4(r25)
/* 80046708 00043508  ED A3 20 28 */	fsubs f13, f3, f4
/* 8004670C 0004350C  C0 19 00 08 */	lfs f0, 8(r25)
/* 80046710 00043510  ED 62 01 32 */	fmuls f11, f2, f4
/* 80046714 00043514  C2 A1 00 18 */	lfs f21, 0x18(r1)
/* 80046718 00043518  ED 21 01 32 */	fmuls f9, f1, f4
/* 8004671C 0004351C  C0 5B 00 00 */	lfs f2, 0(r27)
/* 80046720 00043520  C0 3B 00 04 */	lfs f1, 4(r27)
/* 80046724 00043524  EC E0 01 32 */	fmuls f7, f0, f4
/* 80046728 00043528  C0 1B 00 08 */	lfs f0, 8(r27)
/* 8004672C 0004352C  EE C3 A8 28 */	fsubs f22, f3, f21
/* 80046730 00043530  C1 98 00 00 */	lfs f12, 0(r24)
/* 80046734 00043534  EC A2 05 72 */	fmuls f5, f2, f21
/* 80046738 00043538  C1 58 00 04 */	lfs f10, 4(r24)
/* 8004673C 0004353C  C1 18 00 08 */	lfs f8, 8(r24)
/* 80046740 00043540  EC 61 05 72 */	fmuls f3, f1, f21
/* 80046744 00043544  C0 DA 00 00 */	lfs f6, 0(r26)
/* 80046748 00043548  EC 20 05 72 */	fmuls f1, f0, f21
/* 8004674C 0004354C  C0 9A 00 04 */	lfs f4, 4(r26)
/* 80046750 00043550  ED 6C 5B 7A */	fmadds f11, f12, f13, f11
/* 80046754 00043554  C0 5A 00 08 */	lfs f2, 8(r26)
/* 80046758 00043558  EC C6 2D BA */	fmadds f6, f6, f22, f5
/* 8004675C 0004355C  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80046760 00043560  EC AA 4B 7A */	fmadds f5, f10, f13, f9
/* 80046764 00043564  7F 26 CB 78 */	mr r6, r25
/* 80046768 00043568  EC 64 1D BA */	fmadds f3, f4, f22, f3
/* 8004676C 0004356C  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 80046770 00043570  EC 08 3B 7A */	fmadds f0, f8, f13, f7
/* 80046774 00043574  38 E1 00 0C */	addi r7, r1, 0xc
/* 80046778 00043578  EC 22 0D BA */	fmadds f1, f2, f22, f1
/* 8004677C 0004357C  39 01 00 08 */	addi r8, r1, 8
/* 80046780 00043580  EF 2B 30 28 */	fsubs f25, f11, f6
/* 80046784 00043584  EE 85 18 28 */	fsubs f20, f5, f3
/* 80046788 00043588  EF 40 08 28 */	fsubs f26, f0, f1
/* 8004678C 0004358C  48 00 0A D5 */	bl xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046790 00043590  C0 C2 8A 58 */	lfs f6, _esc__2_784@sda21(r2)
/* 80046794 00043594  EC 14 05 32 */	fmuls f0, f20, f20
/* 80046798 00043598  C0 E1 00 0C */	lfs f7, 0xc(r1)
/* 8004679C 0004359C  C0 3B 00 04 */	lfs f1, 4(r27)
/* 800467A0 000435A0  C0 5B 00 00 */	lfs f2, 0(r27)
/* 800467A4 000435A4  ED 06 38 28 */	fsubs f8, f6, f7
/* 800467A8 000435A8  EC 81 01 F2 */	fmuls f4, f1, f7
/* 800467AC 000435AC  C1 5A 00 04 */	lfs f10, 4(r26)
/* 800467B0 000435B0  C0 3C 00 04 */	lfs f1, 4(r28)
/* 800467B4 000435B4  EC A2 01 F2 */	fmuls f5, f2, f7
/* 800467B8 000435B8  C1 3A 00 00 */	lfs f9, 0(r26)
/* 800467BC 000435BC  C0 7B 00 08 */	lfs f3, 8(r27)
/* 800467C0 000435C0  C0 5C 00 00 */	lfs f2, 0(r28)
/* 800467C4 000435C4  ED 8A 22 3A */	fmadds f12, f10, f8, f4
/* 800467C8 000435C8  EC 21 50 28 */	fsubs f1, f1, f10
/* 800467CC 000435CC  C1 41 00 08 */	lfs f10, 8(r1)
/* 800467D0 000435D0  ED 69 2A 3A */	fmadds f11, f9, f8, f5
/* 800467D4 000435D4  C0 BA 00 08 */	lfs f5, 8(r26)
/* 800467D8 000435D8  EC 63 01 F2 */	fmuls f3, f3, f7
/* 800467DC 000435DC  EC 82 48 28 */	fsubs f4, f2, f9
/* 800467E0 000435E0  C0 5C 00 08 */	lfs f2, 8(r28)
/* 800467E4 000435E4  ED 81 62 BA */	fmadds f12, f1, f10, f12
/* 800467E8 000435E8  C0 39 00 04 */	lfs f1, 4(r25)
/* 800467EC 000435EC  ED 05 1A 3A */	fmadds f8, f5, f8, f3
/* 800467F0 000435F0  EC 62 28 28 */	fsubs f3, f2, f5
/* 800467F4 000435F4  EC A1 60 28 */	fsubs f5, f1, f12
/* 800467F8 000435F8  C0 39 00 00 */	lfs f1, 0(r25)
/* 800467FC 000435FC  ED 64 5A BA */	fmadds f11, f4, f10, f11
/* 80046800 00043600  C0 59 00 08 */	lfs f2, 8(r25)
/* 80046804 00043604  ED 03 42 BA */	fmadds f8, f3, f10, f8
/* 80046808 00043608  EC 19 06 7A */	fmadds f0, f25, f25, f0
/* 8004680C 0004360C  EC 61 58 28 */	fsubs f3, f1, f11
/* 80046810 00043610  D0 C1 00 10 */	stfs f6, 0x10(r1)
/* 80046814 00043614  EC 25 01 72 */	fmuls f1, f5, f5
/* 80046818 00043618  EC 42 40 28 */	fsubs f2, f2, f8
/* 8004681C 0004361C  EC 1A 06 BA */	fmadds f0, f26, f26, f0
/* 80046820 00043620  EC 23 08 FA */	fmadds f1, f3, f3, f1
/* 80046824 00043624  EC 22 08 BA */	fmadds f1, f2, f2, f1
/* 80046828 00043628  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8004682C 0004362C  40 80 09 A8 */	bge lbl_800471D4
/* 80046830 00043630  D0 C1 00 1C */	stfs f6, 0x1c(r1)
/* 80046834 00043634  D0 E1 00 18 */	stfs f7, 0x18(r1)
/* 80046838 00043638  D1 41 00 14 */	stfs f10, 0x14(r1)
/* 8004683C 0004363C  48 00 09 98 */	b lbl_800471D4
lbl_80046840:
/* 80046840 00043640  7F 43 D3 78 */	mr r3, r26
/* 80046844 00043644  7F 64 DB 78 */	mr r4, r27
/* 80046848 00043648  7F 85 E3 78 */	mr r5, r28
/* 8004684C 0004364C  7F 26 CB 78 */	mr r6, r25
/* 80046850 00043650  38 E1 00 18 */	addi r7, r1, 0x18
/* 80046854 00043654  39 01 00 14 */	addi r8, r1, 0x14
/* 80046858 00043658  48 00 0A 09 */	bl xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 8004685C 0004365C  C0 02 8A 58 */	lfs f0, _esc__2_784@sda21(r2)
/* 80046860 00043660  D0 01 00 1C */	stfs f0, 0x1c(r1)
/* 80046864 00043664  48 00 09 70 */	b lbl_800471D4
lbl_80046868:
/* 80046868 00043668  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 8004686C 0004366C  40 80 02 2C */	bge lbl_80046A98
/* 80046870 00043670  7F 86 E3 78 */	mr r6, r28
/* 80046874 00043674  38 E1 00 1C */	addi r7, r1, 0x1c
/* 80046878 00043678  39 01 00 14 */	addi r8, r1, 0x14
/* 8004687C 0004367C  4B FF E3 AD */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046880 00043680  C0 E1 00 1C */	lfs f7, 0x1c(r1)
/* 80046884 00043684  7F 03 C3 78 */	mr r3, r24
/* 80046888 00043688  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 8004688C 0004368C  7F 24 CB 78 */	mr r4, r25
/* 80046890 00043690  C0 39 00 04 */	lfs f1, 4(r25)
/* 80046894 00043694  7F 65 DB 78 */	mr r5, r27
/* 80046898 00043698  C1 21 00 14 */	lfs f9, 0x14(r1)
/* 8004689C 0004369C  ED 02 38 28 */	fsubs f8, f2, f7
/* 800468A0 000436A0  C0 1C 00 04 */	lfs f0, 4(r28)
/* 800468A4 000436A4  EC 61 01 F2 */	fmuls f3, f1, f7
/* 800468A8 000436A8  C0 B9 00 00 */	lfs f5, 0(r25)
/* 800468AC 000436AC  ED 42 48 28 */	fsubs f10, f2, f9
/* 800468B0 000436B0  C0 98 00 04 */	lfs f4, 4(r24)
/* 800468B4 000436B4  C0 5C 00 00 */	lfs f2, 0(r28)
/* 800468B8 000436B8  EC 00 02 72 */	fmuls f0, f0, f9
/* 800468BC 000436BC  C0 3A 00 04 */	lfs f1, 4(r26)
/* 800468C0 000436C0  EC A5 01 F2 */	fmuls f5, f5, f7
/* 800468C4 000436C4  C0 D8 00 00 */	lfs f6, 0(r24)
/* 800468C8 000436C8  ED 64 1A 3A */	fmadds f11, f4, f8, f3
/* 800468CC 000436CC  ED 81 02 BA */	fmadds f12, f1, f10, f0
/* 800468D0 000436D0  C0 79 00 08 */	lfs f3, 8(r25)
/* 800468D4 000436D4  EC 22 02 72 */	fmuls f1, f2, f9
/* 800468D8 000436D8  C0 5A 00 00 */	lfs f2, 0(r26)
/* 800468DC 000436DC  EC A6 2A 3A */	fmadds f5, f6, f8, f5
/* 800468E0 000436E0  C0 1C 00 08 */	lfs f0, 8(r28)
/* 800468E4 000436E4  EC C2 0A BA */	fmadds f6, f2, f10, f1
/* 800468E8 000436E8  C0 98 00 08 */	lfs f4, 8(r24)
/* 800468EC 000436EC  EC 63 01 F2 */	fmuls f3, f3, f7
/* 800468F0 000436F0  C0 5A 00 08 */	lfs f2, 8(r26)
/* 800468F4 000436F4  EC 20 02 72 */	fmuls f1, f0, f9
/* 800468F8 000436F8  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 800468FC 000436FC  EC EB 60 28 */	fsubs f7, f11, f12
/* 80046900 00043700  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 80046904 00043704  EC 64 1A 3A */	fmadds f3, f4, f8, f3
/* 80046908 00043708  7F 86 E3 78 */	mr r6, r28
/* 8004690C 0004370C  EC 22 0A BA */	fmadds f1, f2, f10, f1
/* 80046910 00043710  38 E1 00 10 */	addi r7, r1, 0x10
/* 80046914 00043714  EC 45 30 28 */	fsubs f2, f5, f6
/* 80046918 00043718  39 01 00 08 */	addi r8, r1, 8
/* 8004691C 0004371C  EC 07 01 F2 */	fmuls f0, f7, f7
/* 80046920 00043720  EC 23 08 28 */	fsubs f1, f3, f1
/* 80046924 00043724  EC 02 00 BA */	fmadds f0, f2, f2, f0
/* 80046928 00043728  EF E1 00 7A */	fmadds f31, f1, f1, f0
/* 8004692C 0004372C  4B FF E2 FD */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046930 00043730  C1 21 00 10 */	lfs f9, 0x10(r1)
/* 80046934 00043734  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80046938 00043738  C1 61 00 08 */	lfs f11, 8(r1)
/* 8004693C 0004373C  C0 39 00 04 */	lfs f1, 4(r25)
/* 80046940 00043740  ED 42 48 28 */	fsubs f10, f2, f9
/* 80046944 00043744  C0 1C 00 04 */	lfs f0, 4(r28)
/* 80046948 00043748  ED 82 58 28 */	fsubs f12, f2, f11
/* 8004694C 0004374C  C0 B9 00 00 */	lfs f5, 0(r25)
/* 80046950 00043750  EC 61 02 72 */	fmuls f3, f1, f9
/* 80046954 00043754  C0 3C 00 00 */	lfs f1, 0(r28)
/* 80046958 00043758  C0 98 00 04 */	lfs f4, 4(r24)
/* 8004695C 0004375C  EC 00 02 F2 */	fmuls f0, f0, f11
/* 80046960 00043760  C0 5B 00 04 */	lfs f2, 4(r27)
/* 80046964 00043764  EC E5 02 72 */	fmuls f7, f5, f9
/* 80046968 00043768  C1 18 00 00 */	lfs f8, 0(r24)
/* 8004696C 0004376C  EC A1 02 F2 */	fmuls f5, f1, f11
/* 80046970 00043770  C0 DB 00 00 */	lfs f6, 0(r27)
/* 80046974 00043774  C0 39 00 08 */	lfs f1, 8(r25)
/* 80046978 00043778  EC 64 1A BA */	fmadds f3, f4, f10, f3
/* 8004697C 0004377C  EC 42 03 3A */	fmadds f2, f2, f12, f0
/* 80046980 00043780  C0 1C 00 08 */	lfs f0, 8(r28)
/* 80046984 00043784  EC E8 3A BA */	fmadds f7, f8, f10, f7
/* 80046988 00043788  C0 98 00 08 */	lfs f4, 8(r24)
/* 8004698C 0004378C  EC A6 2B 3A */	fmadds f5, f6, f12, f5
/* 80046990 00043790  EC C3 10 28 */	fsubs f6, f3, f2
/* 80046994 00043794  EC 61 02 72 */	fmuls f3, f1, f9
/* 80046998 00043798  C0 5B 00 08 */	lfs f2, 8(r27)
/* 8004699C 0004379C  EC 20 02 F2 */	fmuls f1, f0, f11
/* 800469A0 000437A0  D1 81 00 0C */	stfs f12, 0xc(r1)
/* 800469A4 000437A4  EC A7 28 28 */	fsubs f5, f7, f5
/* 800469A8 000437A8  EC 06 01 B2 */	fmuls f0, f6, f6
/* 800469AC 000437AC  EC 64 1A BA */	fmadds f3, f4, f10, f3
/* 800469B0 000437B0  EC 22 0B 3A */	fmadds f1, f2, f12, f1
/* 800469B4 000437B4  EC 05 01 7A */	fmadds f0, f5, f5, f0
/* 800469B8 000437B8  EC 23 08 28 */	fsubs f1, f3, f1
/* 800469BC 000437BC  EC 01 00 7A */	fmadds f0, f1, f1, f0
/* 800469C0 000437C0  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 800469C4 000437C4  40 80 00 14 */	bge lbl_800469D8
/* 800469C8 000437C8  FF E0 00 90 */	fmr f31, f0
/* 800469CC 000437CC  D1 21 00 1C */	stfs f9, 0x1c(r1)
/* 800469D0 000437D0  D1 81 00 18 */	stfs f12, 0x18(r1)
/* 800469D4 000437D4  D1 61 00 14 */	stfs f11, 0x14(r1)
lbl_800469D8:
/* 800469D8 000437D8  7F 43 D3 78 */	mr r3, r26
/* 800469DC 000437DC  7F 64 DB 78 */	mr r4, r27
/* 800469E0 000437E0  7F 85 E3 78 */	mr r5, r28
/* 800469E4 000437E4  7F 26 CB 78 */	mr r6, r25
/* 800469E8 000437E8  38 E1 00 0C */	addi r7, r1, 0xc
/* 800469EC 000437EC  39 01 00 08 */	addi r8, r1, 8
/* 800469F0 000437F0  48 00 08 71 */	bl xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 800469F4 000437F4  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 800469F8 000437F8  C0 C1 00 0C */	lfs f6, 0xc(r1)
/* 800469FC 000437FC  C0 1B 00 04 */	lfs f0, 4(r27)
/* 80046A00 00043800  C0 3B 00 00 */	lfs f1, 0(r27)
/* 80046A04 00043804  EC E5 30 28 */	fsubs f7, f5, f6
/* 80046A08 00043808  EC 60 01 B2 */	fmuls f3, f0, f6
/* 80046A0C 0004380C  C1 3A 00 04 */	lfs f9, 4(r26)
/* 80046A10 00043810  C0 1C 00 04 */	lfs f0, 4(r28)
/* 80046A14 00043814  EC 81 01 B2 */	fmuls f4, f1, f6
/* 80046A18 00043818  C1 1A 00 00 */	lfs f8, 0(r26)
/* 80046A1C 0004381C  C0 5B 00 08 */	lfs f2, 8(r27)
/* 80046A20 00043820  C0 3C 00 00 */	lfs f1, 0(r28)
/* 80046A24 00043824  ED 69 19 FA */	fmadds f11, f9, f7, f3
/* 80046A28 00043828  EC 00 48 28 */	fsubs f0, f0, f9
/* 80046A2C 0004382C  C1 21 00 08 */	lfs f9, 8(r1)
/* 80046A30 00043830  ED 48 21 FA */	fmadds f10, f8, f7, f4
/* 80046A34 00043834  C0 7A 00 08 */	lfs f3, 8(r26)
/* 80046A38 00043838  EC 42 01 B2 */	fmuls f2, f2, f6
/* 80046A3C 0004383C  EC 81 40 28 */	fsubs f4, f1, f8
/* 80046A40 00043840  C0 3C 00 08 */	lfs f1, 8(r28)
/* 80046A44 00043844  ED 60 5A 7A */	fmadds f11, f0, f9, f11
/* 80046A48 00043848  C0 19 00 04 */	lfs f0, 4(r25)
/* 80046A4C 0004384C  EC E3 11 FA */	fmadds f7, f3, f7, f2
/* 80046A50 00043850  EC 61 18 28 */	fsubs f3, f1, f3
/* 80046A54 00043854  EC 00 58 28 */	fsubs f0, f0, f11
/* 80046A58 00043858  C0 59 00 00 */	lfs f2, 0(r25)
/* 80046A5C 0004385C  ED 44 52 7A */	fmadds f10, f4, f9, f10
/* 80046A60 00043860  C0 39 00 08 */	lfs f1, 8(r25)
/* 80046A64 00043864  EC E3 3A 7A */	fmadds f7, f3, f9, f7
/* 80046A68 00043868  EC 00 00 32 */	fmuls f0, f0, f0
/* 80046A6C 0004386C  EC 42 50 28 */	fsubs f2, f2, f10
/* 80046A70 00043870  D0 A1 00 10 */	stfs f5, 0x10(r1)
/* 80046A74 00043874  EC 21 38 28 */	fsubs f1, f1, f7
/* 80046A78 00043878  EC 02 00 BA */	fmadds f0, f2, f2, f0
/* 80046A7C 0004387C  EC 01 00 7A */	fmadds f0, f1, f1, f0
/* 80046A80 00043880  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 80046A84 00043884  40 80 07 50 */	bge lbl_800471D4
/* 80046A88 00043888  D0 A1 00 1C */	stfs f5, 0x1c(r1)
/* 80046A8C 0004388C  D0 C1 00 18 */	stfs f6, 0x18(r1)
/* 80046A90 00043890  D1 21 00 14 */	stfs f9, 0x14(r1)
/* 80046A94 00043894  48 00 07 40 */	b lbl_800471D4
lbl_80046A98:
/* 80046A98 00043898  FC 02 08 40 */	fcmpo cr0, f2, f1
/* 80046A9C 0004389C  40 80 02 28 */	bge lbl_80046CC4
/* 80046AA0 000438A0  38 E1 00 1C */	addi r7, r1, 0x1c
/* 80046AA4 000438A4  39 01 00 18 */	addi r8, r1, 0x18
/* 80046AA8 000438A8  4B FF E1 81 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046AAC 000438AC  C0 E1 00 1C */	lfs f7, 0x1c(r1)
/* 80046AB0 000438B0  7F 03 C3 78 */	mr r3, r24
/* 80046AB4 000438B4  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80046AB8 000438B8  7F 24 CB 78 */	mr r4, r25
/* 80046ABC 000438BC  C0 39 00 04 */	lfs f1, 4(r25)
/* 80046AC0 000438C0  7F 65 DB 78 */	mr r5, r27
/* 80046AC4 000438C4  C1 21 00 18 */	lfs f9, 0x18(r1)
/* 80046AC8 000438C8  ED 02 38 28 */	fsubs f8, f2, f7
/* 80046ACC 000438CC  C0 1B 00 04 */	lfs f0, 4(r27)
/* 80046AD0 000438D0  EC 61 01 F2 */	fmuls f3, f1, f7
/* 80046AD4 000438D4  C0 B9 00 00 */	lfs f5, 0(r25)
/* 80046AD8 000438D8  ED 42 48 28 */	fsubs f10, f2, f9
/* 80046ADC 000438DC  C0 98 00 04 */	lfs f4, 4(r24)
/* 80046AE0 000438E0  C0 5B 00 00 */	lfs f2, 0(r27)
/* 80046AE4 000438E4  EC 00 02 72 */	fmuls f0, f0, f9
/* 80046AE8 000438E8  C0 3A 00 04 */	lfs f1, 4(r26)
/* 80046AEC 000438EC  EC A5 01 F2 */	fmuls f5, f5, f7
/* 80046AF0 000438F0  C0 D8 00 00 */	lfs f6, 0(r24)
/* 80046AF4 000438F4  ED 64 1A 3A */	fmadds f11, f4, f8, f3
/* 80046AF8 000438F8  ED 81 02 BA */	fmadds f12, f1, f10, f0
/* 80046AFC 000438FC  C0 79 00 08 */	lfs f3, 8(r25)
/* 80046B00 00043900  EC 22 02 72 */	fmuls f1, f2, f9
/* 80046B04 00043904  C0 5A 00 00 */	lfs f2, 0(r26)
/* 80046B08 00043908  EC A6 2A 3A */	fmadds f5, f6, f8, f5
/* 80046B0C 0004390C  C0 1B 00 08 */	lfs f0, 8(r27)
/* 80046B10 00043910  EC C2 0A BA */	fmadds f6, f2, f10, f1
/* 80046B14 00043914  C0 98 00 08 */	lfs f4, 8(r24)
/* 80046B18 00043918  EC 63 01 F2 */	fmuls f3, f3, f7
/* 80046B1C 0004391C  C0 5A 00 08 */	lfs f2, 8(r26)
/* 80046B20 00043920  EC 20 02 72 */	fmuls f1, f0, f9
/* 80046B24 00043924  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80046B28 00043928  EC EB 60 28 */	fsubs f7, f11, f12
/* 80046B2C 0004392C  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 80046B30 00043930  EC 64 1A 3A */	fmadds f3, f4, f8, f3
/* 80046B34 00043934  7F 86 E3 78 */	mr r6, r28
/* 80046B38 00043938  EC 22 0A BA */	fmadds f1, f2, f10, f1
/* 80046B3C 0004393C  38 E1 00 10 */	addi r7, r1, 0x10
/* 80046B40 00043940  EC 45 30 28 */	fsubs f2, f5, f6
/* 80046B44 00043944  39 01 00 08 */	addi r8, r1, 8
/* 80046B48 00043948  EC 07 01 F2 */	fmuls f0, f7, f7
/* 80046B4C 0004394C  EC 23 08 28 */	fsubs f1, f3, f1
/* 80046B50 00043950  EC 02 00 BA */	fmadds f0, f2, f2, f0
/* 80046B54 00043954  EF E1 00 7A */	fmadds f31, f1, f1, f0
/* 80046B58 00043958  4B FF E0 D1 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046B5C 0004395C  C1 21 00 10 */	lfs f9, 0x10(r1)
/* 80046B60 00043960  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80046B64 00043964  C1 61 00 08 */	lfs f11, 8(r1)
/* 80046B68 00043968  C0 39 00 04 */	lfs f1, 4(r25)
/* 80046B6C 0004396C  ED 42 48 28 */	fsubs f10, f2, f9
/* 80046B70 00043970  C0 1C 00 04 */	lfs f0, 4(r28)
/* 80046B74 00043974  ED 82 58 28 */	fsubs f12, f2, f11
/* 80046B78 00043978  C0 B9 00 00 */	lfs f5, 0(r25)
/* 80046B7C 0004397C  EC 61 02 72 */	fmuls f3, f1, f9
/* 80046B80 00043980  C0 3C 00 00 */	lfs f1, 0(r28)
/* 80046B84 00043984  C0 98 00 04 */	lfs f4, 4(r24)
/* 80046B88 00043988  EC 00 02 F2 */	fmuls f0, f0, f11
/* 80046B8C 0004398C  C0 5B 00 04 */	lfs f2, 4(r27)
/* 80046B90 00043990  EC E5 02 72 */	fmuls f7, f5, f9
/* 80046B94 00043994  C1 18 00 00 */	lfs f8, 0(r24)
/* 80046B98 00043998  EC A1 02 F2 */	fmuls f5, f1, f11
/* 80046B9C 0004399C  C0 DB 00 00 */	lfs f6, 0(r27)
/* 80046BA0 000439A0  C0 39 00 08 */	lfs f1, 8(r25)
/* 80046BA4 000439A4  EC 64 1A BA */	fmadds f3, f4, f10, f3
/* 80046BA8 000439A8  EC 42 03 3A */	fmadds f2, f2, f12, f0
/* 80046BAC 000439AC  C0 1C 00 08 */	lfs f0, 8(r28)
/* 80046BB0 000439B0  EC E8 3A BA */	fmadds f7, f8, f10, f7
/* 80046BB4 000439B4  C0 98 00 08 */	lfs f4, 8(r24)
/* 80046BB8 000439B8  EC A6 2B 3A */	fmadds f5, f6, f12, f5
/* 80046BBC 000439BC  EC C3 10 28 */	fsubs f6, f3, f2
/* 80046BC0 000439C0  EC 61 02 72 */	fmuls f3, f1, f9
/* 80046BC4 000439C4  C0 5B 00 08 */	lfs f2, 8(r27)
/* 80046BC8 000439C8  EC 20 02 F2 */	fmuls f1, f0, f11
/* 80046BCC 000439CC  D1 81 00 0C */	stfs f12, 0xc(r1)
/* 80046BD0 000439D0  EC A7 28 28 */	fsubs f5, f7, f5
/* 80046BD4 000439D4  EC 06 01 B2 */	fmuls f0, f6, f6
/* 80046BD8 000439D8  EC 64 1A BA */	fmadds f3, f4, f10, f3
/* 80046BDC 000439DC  EC 22 0B 3A */	fmadds f1, f2, f12, f1
/* 80046BE0 000439E0  EC 05 01 7A */	fmadds f0, f5, f5, f0
/* 80046BE4 000439E4  EC 23 08 28 */	fsubs f1, f3, f1
/* 80046BE8 000439E8  EC 01 00 7A */	fmadds f0, f1, f1, f0
/* 80046BEC 000439EC  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 80046BF0 000439F0  40 80 00 14 */	bge lbl_80046C04
/* 80046BF4 000439F4  FF E0 00 90 */	fmr f31, f0
/* 80046BF8 000439F8  D1 21 00 1C */	stfs f9, 0x1c(r1)
/* 80046BFC 000439FC  D1 81 00 18 */	stfs f12, 0x18(r1)
/* 80046C00 00043A00  D1 61 00 14 */	stfs f11, 0x14(r1)
lbl_80046C04:
/* 80046C04 00043A04  7F 43 D3 78 */	mr r3, r26
/* 80046C08 00043A08  7F 64 DB 78 */	mr r4, r27
/* 80046C0C 00043A0C  7F 85 E3 78 */	mr r5, r28
/* 80046C10 00043A10  7F 26 CB 78 */	mr r6, r25
/* 80046C14 00043A14  38 E1 00 0C */	addi r7, r1, 0xc
/* 80046C18 00043A18  39 01 00 08 */	addi r8, r1, 8
/* 80046C1C 00043A1C  48 00 06 45 */	bl xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046C20 00043A20  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 80046C24 00043A24  C0 C1 00 0C */	lfs f6, 0xc(r1)
/* 80046C28 00043A28  C0 1B 00 04 */	lfs f0, 4(r27)
/* 80046C2C 00043A2C  C0 3B 00 00 */	lfs f1, 0(r27)
/* 80046C30 00043A30  EC E5 30 28 */	fsubs f7, f5, f6
/* 80046C34 00043A34  EC 60 01 B2 */	fmuls f3, f0, f6
/* 80046C38 00043A38  C1 3A 00 04 */	lfs f9, 4(r26)
/* 80046C3C 00043A3C  C0 1C 00 04 */	lfs f0, 4(r28)
/* 80046C40 00043A40  EC 81 01 B2 */	fmuls f4, f1, f6
/* 80046C44 00043A44  C1 1A 00 00 */	lfs f8, 0(r26)
/* 80046C48 00043A48  C0 5B 00 08 */	lfs f2, 8(r27)
/* 80046C4C 00043A4C  C0 3C 00 00 */	lfs f1, 0(r28)
/* 80046C50 00043A50  ED 69 19 FA */	fmadds f11, f9, f7, f3
/* 80046C54 00043A54  EC 00 48 28 */	fsubs f0, f0, f9
/* 80046C58 00043A58  C1 21 00 08 */	lfs f9, 8(r1)
/* 80046C5C 00043A5C  ED 48 21 FA */	fmadds f10, f8, f7, f4
/* 80046C60 00043A60  C0 7A 00 08 */	lfs f3, 8(r26)
/* 80046C64 00043A64  EC 42 01 B2 */	fmuls f2, f2, f6
/* 80046C68 00043A68  EC 81 40 28 */	fsubs f4, f1, f8
/* 80046C6C 00043A6C  C0 3C 00 08 */	lfs f1, 8(r28)
/* 80046C70 00043A70  ED 60 5A 7A */	fmadds f11, f0, f9, f11
/* 80046C74 00043A74  C0 19 00 04 */	lfs f0, 4(r25)
/* 80046C78 00043A78  EC E3 11 FA */	fmadds f7, f3, f7, f2
/* 80046C7C 00043A7C  EC 61 18 28 */	fsubs f3, f1, f3
/* 80046C80 00043A80  EC 00 58 28 */	fsubs f0, f0, f11
/* 80046C84 00043A84  C0 59 00 00 */	lfs f2, 0(r25)
/* 80046C88 00043A88  ED 44 52 7A */	fmadds f10, f4, f9, f10
/* 80046C8C 00043A8C  C0 39 00 08 */	lfs f1, 8(r25)
/* 80046C90 00043A90  EC E3 3A 7A */	fmadds f7, f3, f9, f7
/* 80046C94 00043A94  EC 00 00 32 */	fmuls f0, f0, f0
/* 80046C98 00043A98  EC 42 50 28 */	fsubs f2, f2, f10
/* 80046C9C 00043A9C  D0 A1 00 10 */	stfs f5, 0x10(r1)
/* 80046CA0 00043AA0  EC 21 38 28 */	fsubs f1, f1, f7
/* 80046CA4 00043AA4  EC 02 00 BA */	fmadds f0, f2, f2, f0
/* 80046CA8 00043AA8  EC 01 00 7A */	fmadds f0, f1, f1, f0
/* 80046CAC 00043AAC  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 80046CB0 00043AB0  40 80 05 24 */	bge lbl_800471D4
/* 80046CB4 00043AB4  D0 A1 00 1C */	stfs f5, 0x1c(r1)
/* 80046CB8 00043AB8  D0 C1 00 18 */	stfs f6, 0x18(r1)
/* 80046CBC 00043ABC  D1 21 00 14 */	stfs f9, 0x14(r1)
/* 80046CC0 00043AC0  48 00 05 14 */	b lbl_800471D4
lbl_80046CC4:
/* 80046CC4 00043AC4  7F 65 DB 78 */	mr r5, r27
/* 80046CC8 00043AC8  7F 86 E3 78 */	mr r6, r28
/* 80046CCC 00043ACC  38 E1 00 1C */	addi r7, r1, 0x1c
/* 80046CD0 00043AD0  39 01 00 14 */	addi r8, r1, 0x14
/* 80046CD4 00043AD4  4B FF DF 55 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046CD8 00043AD8  C0 A1 00 1C */	lfs f5, 0x1c(r1)
/* 80046CDC 00043ADC  7F 43 D3 78 */	mr r3, r26
/* 80046CE0 00043AE0  C0 82 8A 58 */	lfs f4, _esc__2_784@sda21(r2)
/* 80046CE4 00043AE4  7F 64 DB 78 */	mr r4, r27
/* 80046CE8 00043AE8  C0 39 00 00 */	lfs f1, 0(r25)
/* 80046CEC 00043AEC  7F 85 E3 78 */	mr r5, r28
/* 80046CF0 00043AF0  C0 19 00 04 */	lfs f0, 4(r25)
/* 80046CF4 00043AF4  ED 84 28 28 */	fsubs f12, f4, f5
/* 80046CF8 00043AF8  C0 79 00 08 */	lfs f3, 8(r25)
/* 80046CFC 00043AFC  ED 41 01 72 */	fmuls f10, f1, f5
/* 80046D00 00043B00  C1 A1 00 14 */	lfs f13, 0x14(r1)
/* 80046D04 00043B04  ED 00 01 72 */	fmuls f8, f0, f5
/* 80046D08 00043B08  C0 5C 00 00 */	lfs f2, 0(r28)
/* 80046D0C 00043B0C  C0 3C 00 04 */	lfs f1, 4(r28)
/* 80046D10 00043B10  EE A4 68 28 */	fsubs f21, f4, f13
/* 80046D14 00043B14  C0 1C 00 08 */	lfs f0, 8(r28)
/* 80046D18 00043B18  EC C3 01 72 */	fmuls f6, f3, f5
/* 80046D1C 00043B1C  C1 78 00 00 */	lfs f11, 0(r24)
/* 80046D20 00043B20  EC 82 03 72 */	fmuls f4, f2, f13
/* 80046D24 00043B24  C1 38 00 04 */	lfs f9, 4(r24)
/* 80046D28 00043B28  C0 F8 00 08 */	lfs f7, 8(r24)
/* 80046D2C 00043B2C  EC 41 03 72 */	fmuls f2, f1, f13
/* 80046D30 00043B30  C0 BB 00 00 */	lfs f5, 0(r27)
/* 80046D34 00043B34  EC 00 03 72 */	fmuls f0, f0, f13
/* 80046D38 00043B38  C0 7B 00 04 */	lfs f3, 4(r27)
/* 80046D3C 00043B3C  ED 4B 53 3A */	fmadds f10, f11, f12, f10
/* 80046D40 00043B40  C0 3B 00 08 */	lfs f1, 8(r27)
/* 80046D44 00043B44  EC A5 25 7A */	fmadds f5, f5, f21, f4
/* 80046D48 00043B48  D2 A1 00 18 */	stfs f21, 0x18(r1)
/* 80046D4C 00043B4C  EC 89 43 3A */	fmadds f4, f9, f12, f8
/* 80046D50 00043B50  7F 26 CB 78 */	mr r6, r25
/* 80046D54 00043B54  EC 63 15 7A */	fmadds f3, f3, f21, f2
/* 80046D58 00043B58  38 E1 00 0C */	addi r7, r1, 0xc
/* 80046D5C 00043B5C  EC 47 33 3A */	fmadds f2, f7, f12, f6
/* 80046D60 00043B60  39 01 00 08 */	addi r8, r1, 8
/* 80046D64 00043B64  EC 01 05 7A */	fmadds f0, f1, f21, f0
/* 80046D68 00043B68  EF 2A 28 28 */	fsubs f25, f10, f5
/* 80046D6C 00043B6C  EE 84 18 28 */	fsubs f20, f4, f3
/* 80046D70 00043B70  EF 42 00 28 */	fsubs f26, f2, f0
/* 80046D74 00043B74  48 00 04 ED */	bl xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046D78 00043B78  C0 C2 8A 58 */	lfs f6, _esc__2_784@sda21(r2)
/* 80046D7C 00043B7C  EC 14 05 32 */	fmuls f0, f20, f20
/* 80046D80 00043B80  C0 E1 00 0C */	lfs f7, 0xc(r1)
/* 80046D84 00043B84  C0 3B 00 04 */	lfs f1, 4(r27)
/* 80046D88 00043B88  C0 5B 00 00 */	lfs f2, 0(r27)
/* 80046D8C 00043B8C  ED 06 38 28 */	fsubs f8, f6, f7
/* 80046D90 00043B90  EC 81 01 F2 */	fmuls f4, f1, f7
/* 80046D94 00043B94  C1 5A 00 04 */	lfs f10, 4(r26)
/* 80046D98 00043B98  C0 3C 00 04 */	lfs f1, 4(r28)
/* 80046D9C 00043B9C  EC A2 01 F2 */	fmuls f5, f2, f7
/* 80046DA0 00043BA0  C1 3A 00 00 */	lfs f9, 0(r26)
/* 80046DA4 00043BA4  C0 7B 00 08 */	lfs f3, 8(r27)
/* 80046DA8 00043BA8  C0 5C 00 00 */	lfs f2, 0(r28)
/* 80046DAC 00043BAC  ED 8A 22 3A */	fmadds f12, f10, f8, f4
/* 80046DB0 00043BB0  EC 21 50 28 */	fsubs f1, f1, f10
/* 80046DB4 00043BB4  C1 41 00 08 */	lfs f10, 8(r1)
/* 80046DB8 00043BB8  ED 69 2A 3A */	fmadds f11, f9, f8, f5
/* 80046DBC 00043BBC  C0 BA 00 08 */	lfs f5, 8(r26)
/* 80046DC0 00043BC0  EC 63 01 F2 */	fmuls f3, f3, f7
/* 80046DC4 00043BC4  EC 82 48 28 */	fsubs f4, f2, f9
/* 80046DC8 00043BC8  C0 5C 00 08 */	lfs f2, 8(r28)
/* 80046DCC 00043BCC  ED 81 62 BA */	fmadds f12, f1, f10, f12
/* 80046DD0 00043BD0  C0 39 00 04 */	lfs f1, 4(r25)
/* 80046DD4 00043BD4  ED 05 1A 3A */	fmadds f8, f5, f8, f3
/* 80046DD8 00043BD8  EC 62 28 28 */	fsubs f3, f2, f5
/* 80046DDC 00043BDC  EC A1 60 28 */	fsubs f5, f1, f12
/* 80046DE0 00043BE0  C0 39 00 00 */	lfs f1, 0(r25)
/* 80046DE4 00043BE4  ED 64 5A BA */	fmadds f11, f4, f10, f11
/* 80046DE8 00043BE8  C0 59 00 08 */	lfs f2, 8(r25)
/* 80046DEC 00043BEC  ED 03 42 BA */	fmadds f8, f3, f10, f8
/* 80046DF0 00043BF0  EC 19 06 7A */	fmadds f0, f25, f25, f0
/* 80046DF4 00043BF4  EC 61 58 28 */	fsubs f3, f1, f11
/* 80046DF8 00043BF8  D0 C1 00 10 */	stfs f6, 0x10(r1)
/* 80046DFC 00043BFC  EC 25 01 72 */	fmuls f1, f5, f5
/* 80046E00 00043C00  EC 42 40 28 */	fsubs f2, f2, f8
/* 80046E04 00043C04  EC 1A 06 BA */	fmadds f0, f26, f26, f0
/* 80046E08 00043C08  EC 23 08 FA */	fmadds f1, f3, f3, f1
/* 80046E0C 00043C0C  EC 22 08 BA */	fmadds f1, f2, f2, f1
/* 80046E10 00043C10  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80046E14 00043C14  40 80 03 C0 */	bge lbl_800471D4
/* 80046E18 00043C18  D0 C1 00 1C */	stfs f6, 0x1c(r1)
/* 80046E1C 00043C1C  D0 E1 00 18 */	stfs f7, 0x18(r1)
/* 80046E20 00043C20  D1 41 00 14 */	stfs f10, 0x14(r1)
/* 80046E24 00043C24  48 00 03 B0 */	b lbl_800471D4
lbl_80046E28:
/* 80046E28 00043C28  38 E1 00 1C */	addi r7, r1, 0x1c
/* 80046E2C 00043C2C  39 01 00 18 */	addi r8, r1, 0x18
/* 80046E30 00043C30  4B FF DD F9 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046E34 00043C34  C0 E1 00 1C */	lfs f7, 0x1c(r1)
/* 80046E38 00043C38  7F 03 C3 78 */	mr r3, r24
/* 80046E3C 00043C3C  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80046E40 00043C40  7F 24 CB 78 */	mr r4, r25
/* 80046E44 00043C44  C0 39 00 04 */	lfs f1, 4(r25)
/* 80046E48 00043C48  7F 45 D3 78 */	mr r5, r26
/* 80046E4C 00043C4C  C1 21 00 18 */	lfs f9, 0x18(r1)
/* 80046E50 00043C50  ED 02 38 28 */	fsubs f8, f2, f7
/* 80046E54 00043C54  C0 1B 00 04 */	lfs f0, 4(r27)
/* 80046E58 00043C58  EC 61 01 F2 */	fmuls f3, f1, f7
/* 80046E5C 00043C5C  C0 B9 00 00 */	lfs f5, 0(r25)
/* 80046E60 00043C60  ED 42 48 28 */	fsubs f10, f2, f9
/* 80046E64 00043C64  C0 98 00 04 */	lfs f4, 4(r24)
/* 80046E68 00043C68  C0 5B 00 00 */	lfs f2, 0(r27)
/* 80046E6C 00043C6C  EC 00 02 72 */	fmuls f0, f0, f9
/* 80046E70 00043C70  C0 3A 00 04 */	lfs f1, 4(r26)
/* 80046E74 00043C74  EC A5 01 F2 */	fmuls f5, f5, f7
/* 80046E78 00043C78  C0 D8 00 00 */	lfs f6, 0(r24)
/* 80046E7C 00043C7C  ED 64 1A 3A */	fmadds f11, f4, f8, f3
/* 80046E80 00043C80  ED 81 02 BA */	fmadds f12, f1, f10, f0
/* 80046E84 00043C84  C0 79 00 08 */	lfs f3, 8(r25)
/* 80046E88 00043C88  EC 22 02 72 */	fmuls f1, f2, f9
/* 80046E8C 00043C8C  C0 5A 00 00 */	lfs f2, 0(r26)
/* 80046E90 00043C90  EC A6 2A 3A */	fmadds f5, f6, f8, f5
/* 80046E94 00043C94  C0 1B 00 08 */	lfs f0, 8(r27)
/* 80046E98 00043C98  EC C2 0A BA */	fmadds f6, f2, f10, f1
/* 80046E9C 00043C9C  C0 98 00 08 */	lfs f4, 8(r24)
/* 80046EA0 00043CA0  EC 63 01 F2 */	fmuls f3, f3, f7
/* 80046EA4 00043CA4  C0 5A 00 08 */	lfs f2, 8(r26)
/* 80046EA8 00043CA8  EC 20 02 72 */	fmuls f1, f0, f9
/* 80046EAC 00043CAC  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80046EB0 00043CB0  EC EB 60 28 */	fsubs f7, f11, f12
/* 80046EB4 00043CB4  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 80046EB8 00043CB8  EC 64 1A 3A */	fmadds f3, f4, f8, f3
/* 80046EBC 00043CBC  7F 86 E3 78 */	mr r6, r28
/* 80046EC0 00043CC0  EC 22 0A BA */	fmadds f1, f2, f10, f1
/* 80046EC4 00043CC4  38 E1 00 10 */	addi r7, r1, 0x10
/* 80046EC8 00043CC8  EC 45 30 28 */	fsubs f2, f5, f6
/* 80046ECC 00043CCC  39 01 00 08 */	addi r8, r1, 8
/* 80046ED0 00043CD0  EC 07 01 F2 */	fmuls f0, f7, f7
/* 80046ED4 00043CD4  EC 23 08 28 */	fsubs f1, f3, f1
/* 80046ED8 00043CD8  EC 02 00 BA */	fmadds f0, f2, f2, f0
/* 80046EDC 00043CDC  EF E1 00 7A */	fmadds f31, f1, f1, f0
/* 80046EE0 00043CE0  4B FF DD 49 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046EE4 00043CE4  C1 21 00 10 */	lfs f9, 0x10(r1)
/* 80046EE8 00043CE8  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80046EEC 00043CEC  C1 61 00 08 */	lfs f11, 8(r1)
/* 80046EF0 00043CF0  C0 39 00 04 */	lfs f1, 4(r25)
/* 80046EF4 00043CF4  ED 42 48 28 */	fsubs f10, f2, f9
/* 80046EF8 00043CF8  C0 1C 00 04 */	lfs f0, 4(r28)
/* 80046EFC 00043CFC  ED 82 58 28 */	fsubs f12, f2, f11
/* 80046F00 00043D00  C0 B9 00 00 */	lfs f5, 0(r25)
/* 80046F04 00043D04  EC 61 02 72 */	fmuls f3, f1, f9
/* 80046F08 00043D08  C0 3C 00 00 */	lfs f1, 0(r28)
/* 80046F0C 00043D0C  C0 98 00 04 */	lfs f4, 4(r24)
/* 80046F10 00043D10  EC 00 02 F2 */	fmuls f0, f0, f11
/* 80046F14 00043D14  C0 5A 00 04 */	lfs f2, 4(r26)
/* 80046F18 00043D18  EC A5 02 72 */	fmuls f5, f5, f9
/* 80046F1C 00043D1C  C1 18 00 00 */	lfs f8, 0(r24)
/* 80046F20 00043D20  EC C1 02 F2 */	fmuls f6, f1, f11
/* 80046F24 00043D24  C0 FA 00 00 */	lfs f7, 0(r26)
/* 80046F28 00043D28  C0 39 00 08 */	lfs f1, 8(r25)
/* 80046F2C 00043D2C  EC 64 1A BA */	fmadds f3, f4, f10, f3
/* 80046F30 00043D30  EC 42 03 3A */	fmadds f2, f2, f12, f0
/* 80046F34 00043D34  C0 1C 00 08 */	lfs f0, 8(r28)
/* 80046F38 00043D38  ED 08 2A BA */	fmadds f8, f8, f10, f5
/* 80046F3C 00043D3C  C0 B8 00 08 */	lfs f5, 8(r24)
/* 80046F40 00043D40  EC C7 33 3A */	fmadds f6, f7, f12, f6
/* 80046F44 00043D44  EC E3 10 28 */	fsubs f7, f3, f2
/* 80046F48 00043D48  EC 81 02 72 */	fmuls f4, f1, f9
/* 80046F4C 00043D4C  C0 7A 00 08 */	lfs f3, 8(r26)
/* 80046F50 00043D50  EC 40 02 F2 */	fmuls f2, f0, f11
/* 80046F54 00043D54  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80046F58 00043D58  EC C8 30 28 */	fsubs f6, f8, f6
/* 80046F5C 00043D5C  EC 27 01 F2 */	fmuls f1, f7, f7
/* 80046F60 00043D60  EC 85 22 BA */	fmadds f4, f5, f10, f4
/* 80046F64 00043D64  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 80046F68 00043D68  EC 43 13 3A */	fmadds f2, f3, f12, f2
/* 80046F6C 00043D6C  EC 26 09 BA */	fmadds f1, f6, f6, f1
/* 80046F70 00043D70  EC 44 10 28 */	fsubs f2, f4, f2
/* 80046F74 00043D74  EC 22 08 BA */	fmadds f1, f2, f2, f1
/* 80046F78 00043D78  FC 01 F8 40 */	fcmpo cr0, f1, f31
/* 80046F7C 00043D7C  40 80 00 14 */	bge lbl_80046F90
/* 80046F80 00043D80  FF E0 08 90 */	fmr f31, f1
/* 80046F84 00043D84  D1 21 00 1C */	stfs f9, 0x1c(r1)
/* 80046F88 00043D88  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 80046F8C 00043D8C  D1 61 00 14 */	stfs f11, 0x14(r1)
lbl_80046F90:
/* 80046F90 00043D90  7F 03 C3 78 */	mr r3, r24
/* 80046F94 00043D94  7F 24 CB 78 */	mr r4, r25
/* 80046F98 00043D98  7F 65 DB 78 */	mr r5, r27
/* 80046F9C 00043D9C  7F 86 E3 78 */	mr r6, r28
/* 80046FA0 00043DA0  38 E1 00 10 */	addi r7, r1, 0x10
/* 80046FA4 00043DA4  39 01 00 08 */	addi r8, r1, 8
/* 80046FA8 00043DA8  4B FF DC 81 */	bl xLine3LineMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80046FAC 00043DAC  C1 21 00 10 */	lfs f9, 0x10(r1)
/* 80046FB0 00043DB0  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80046FB4 00043DB4  C1 61 00 08 */	lfs f11, 8(r1)
/* 80046FB8 00043DB8  C0 39 00 04 */	lfs f1, 4(r25)
/* 80046FBC 00043DBC  ED 42 48 28 */	fsubs f10, f2, f9
/* 80046FC0 00043DC0  C0 1C 00 04 */	lfs f0, 4(r28)
/* 80046FC4 00043DC4  ED 82 58 28 */	fsubs f12, f2, f11
/* 80046FC8 00043DC8  C0 B9 00 00 */	lfs f5, 0(r25)
/* 80046FCC 00043DCC  EC 61 02 72 */	fmuls f3, f1, f9
/* 80046FD0 00043DD0  C0 3C 00 00 */	lfs f1, 0(r28)
/* 80046FD4 00043DD4  C0 98 00 04 */	lfs f4, 4(r24)
/* 80046FD8 00043DD8  EC 00 02 F2 */	fmuls f0, f0, f11
/* 80046FDC 00043DDC  C0 5B 00 04 */	lfs f2, 4(r27)
/* 80046FE0 00043DE0  EC E5 02 72 */	fmuls f7, f5, f9
/* 80046FE4 00043DE4  C1 18 00 00 */	lfs f8, 0(r24)
/* 80046FE8 00043DE8  EC A1 02 F2 */	fmuls f5, f1, f11
/* 80046FEC 00043DEC  C0 DB 00 00 */	lfs f6, 0(r27)
/* 80046FF0 00043DF0  C0 39 00 08 */	lfs f1, 8(r25)
/* 80046FF4 00043DF4  EC 64 1A BA */	fmadds f3, f4, f10, f3
/* 80046FF8 00043DF8  EC 42 03 3A */	fmadds f2, f2, f12, f0
/* 80046FFC 00043DFC  C0 1C 00 08 */	lfs f0, 8(r28)
/* 80047000 00043E00  EC E8 3A BA */	fmadds f7, f8, f10, f7
/* 80047004 00043E04  C0 98 00 08 */	lfs f4, 8(r24)
/* 80047008 00043E08  EC A6 2B 3A */	fmadds f5, f6, f12, f5
/* 8004700C 00043E0C  EC C3 10 28 */	fsubs f6, f3, f2
/* 80047010 00043E10  EC 61 02 72 */	fmuls f3, f1, f9
/* 80047014 00043E14  C0 5B 00 08 */	lfs f2, 8(r27)
/* 80047018 00043E18  EC 20 02 F2 */	fmuls f1, f0, f11
/* 8004701C 00043E1C  D1 81 00 0C */	stfs f12, 0xc(r1)
/* 80047020 00043E20  EC A7 28 28 */	fsubs f5, f7, f5
/* 80047024 00043E24  EC 06 01 B2 */	fmuls f0, f6, f6
/* 80047028 00043E28  EC 64 1A BA */	fmadds f3, f4, f10, f3
/* 8004702C 00043E2C  EC 22 0B 3A */	fmadds f1, f2, f12, f1
/* 80047030 00043E30  EC 05 01 7A */	fmadds f0, f5, f5, f0
/* 80047034 00043E34  EC 23 08 28 */	fsubs f1, f3, f1
/* 80047038 00043E38  EC 01 00 7A */	fmadds f0, f1, f1, f0
/* 8004703C 00043E3C  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 80047040 00043E40  40 80 00 14 */	bge lbl_80047054
/* 80047044 00043E44  FF E0 00 90 */	fmr f31, f0
/* 80047048 00043E48  D1 21 00 1C */	stfs f9, 0x1c(r1)
/* 8004704C 00043E4C  D1 81 00 18 */	stfs f12, 0x18(r1)
/* 80047050 00043E50  D1 61 00 14 */	stfs f11, 0x14(r1)
lbl_80047054:
/* 80047054 00043E54  7F 43 D3 78 */	mr r3, r26
/* 80047058 00043E58  7F 64 DB 78 */	mr r4, r27
/* 8004705C 00043E5C  7F 85 E3 78 */	mr r5, r28
/* 80047060 00043E60  7F 06 C3 78 */	mr r6, r24
/* 80047064 00043E64  38 E1 00 0C */	addi r7, r1, 0xc
/* 80047068 00043E68  39 01 00 08 */	addi r8, r1, 8
/* 8004706C 00043E6C  48 00 01 F5 */	bl xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80047070 00043E70  C0 A1 00 0C */	lfs f5, 0xc(r1)
/* 80047074 00043E74  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80047078 00043E78  C0 1B 00 04 */	lfs f0, 4(r27)
/* 8004707C 00043E7C  C0 3B 00 00 */	lfs f1, 0(r27)
/* 80047080 00043E80  EC C2 28 28 */	fsubs f6, f2, f5
/* 80047084 00043E84  EC 60 01 72 */	fmuls f3, f0, f5
/* 80047088 00043E88  C1 1A 00 04 */	lfs f8, 4(r26)
/* 8004708C 00043E8C  C0 1C 00 04 */	lfs f0, 4(r28)
/* 80047090 00043E90  EC 81 01 72 */	fmuls f4, f1, f5
/* 80047094 00043E94  C0 FA 00 00 */	lfs f7, 0(r26)
/* 80047098 00043E98  C0 5B 00 08 */	lfs f2, 8(r27)
/* 8004709C 00043E9C  C0 3C 00 00 */	lfs f1, 0(r28)
/* 800470A0 00043EA0  ED 48 19 BA */	fmadds f10, f8, f6, f3
/* 800470A4 00043EA4  EC 00 40 28 */	fsubs f0, f0, f8
/* 800470A8 00043EA8  C1 01 00 08 */	lfs f8, 8(r1)
/* 800470AC 00043EAC  ED 27 21 BA */	fmadds f9, f7, f6, f4
/* 800470B0 00043EB0  C0 9A 00 08 */	lfs f4, 8(r26)
/* 800470B4 00043EB4  EC 62 01 72 */	fmuls f3, f2, f5
/* 800470B8 00043EB8  EC 41 38 28 */	fsubs f2, f1, f7
/* 800470BC 00043EBC  C0 3C 00 08 */	lfs f1, 8(r28)
/* 800470C0 00043EC0  ED 40 52 3A */	fmadds f10, f0, f8, f10
/* 800470C4 00043EC4  C0 18 00 04 */	lfs f0, 4(r24)
/* 800470C8 00043EC8  EC 64 19 BA */	fmadds f3, f4, f6, f3
/* 800470CC 00043ECC  EC 21 20 28 */	fsubs f1, f1, f4
/* 800470D0 00043ED0  EC 80 50 28 */	fsubs f4, f0, f10
/* 800470D4 00043ED4  C0 18 00 00 */	lfs f0, 0(r24)
/* 800470D8 00043ED8  ED 22 4A 3A */	fmadds f9, f2, f8, f9
/* 800470DC 00043EDC  C0 58 00 08 */	lfs f2, 8(r24)
/* 800470E0 00043EE0  EC 61 1A 3A */	fmadds f3, f1, f8, f3
/* 800470E4 00043EE4  EC 24 01 32 */	fmuls f1, f4, f4
/* 800470E8 00043EE8  EC 80 48 28 */	fsubs f4, f0, f9
/* 800470EC 00043EEC  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 800470F0 00043EF0  EC 42 18 28 */	fsubs f2, f2, f3
/* 800470F4 00043EF4  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 800470F8 00043EF8  EC 24 09 3A */	fmadds f1, f4, f4, f1
/* 800470FC 00043EFC  EC 22 08 BA */	fmadds f1, f2, f2, f1
/* 80047100 00043F00  FC 01 F8 40 */	fcmpo cr0, f1, f31
/* 80047104 00043F04  40 80 00 14 */	bge lbl_80047118
/* 80047108 00043F08  FF E0 08 90 */	fmr f31, f1
/* 8004710C 00043F0C  D0 01 00 1C */	stfs f0, 0x1c(r1)
/* 80047110 00043F10  D0 A1 00 18 */	stfs f5, 0x18(r1)
/* 80047114 00043F14  D1 01 00 14 */	stfs f8, 0x14(r1)
lbl_80047118:
/* 80047118 00043F18  7F 43 D3 78 */	mr r3, r26
/* 8004711C 00043F1C  7F 64 DB 78 */	mr r4, r27
/* 80047120 00043F20  7F 85 E3 78 */	mr r5, r28
/* 80047124 00043F24  7F 26 CB 78 */	mr r6, r25
/* 80047128 00043F28  38 E1 00 0C */	addi r7, r1, 0xc
/* 8004712C 00043F2C  39 01 00 08 */	addi r8, r1, 8
/* 80047130 00043F30  48 00 01 31 */	bl xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
/* 80047134 00043F34  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 80047138 00043F38  C0 C1 00 0C */	lfs f6, 0xc(r1)
/* 8004713C 00043F3C  C0 1B 00 04 */	lfs f0, 4(r27)
/* 80047140 00043F40  C0 3B 00 00 */	lfs f1, 0(r27)
/* 80047144 00043F44  EC E5 30 28 */	fsubs f7, f5, f6
/* 80047148 00043F48  EC 60 01 B2 */	fmuls f3, f0, f6
/* 8004714C 00043F4C  C1 3A 00 04 */	lfs f9, 4(r26)
/* 80047150 00043F50  C0 1C 00 04 */	lfs f0, 4(r28)
/* 80047154 00043F54  EC 81 01 B2 */	fmuls f4, f1, f6
/* 80047158 00043F58  C1 1A 00 00 */	lfs f8, 0(r26)
/* 8004715C 00043F5C  C0 5B 00 08 */	lfs f2, 8(r27)
/* 80047160 00043F60  C0 3C 00 00 */	lfs f1, 0(r28)
/* 80047164 00043F64  ED 69 19 FA */	fmadds f11, f9, f7, f3
/* 80047168 00043F68  EC 00 48 28 */	fsubs f0, f0, f9
/* 8004716C 00043F6C  C1 21 00 08 */	lfs f9, 8(r1)
/* 80047170 00043F70  ED 48 21 FA */	fmadds f10, f8, f7, f4
/* 80047174 00043F74  C0 7A 00 08 */	lfs f3, 8(r26)
/* 80047178 00043F78  EC 42 01 B2 */	fmuls f2, f2, f6
/* 8004717C 00043F7C  EC 81 40 28 */	fsubs f4, f1, f8
/* 80047180 00043F80  C0 3C 00 08 */	lfs f1, 8(r28)
/* 80047184 00043F84  ED 60 5A 7A */	fmadds f11, f0, f9, f11
/* 80047188 00043F88  C0 19 00 04 */	lfs f0, 4(r25)
/* 8004718C 00043F8C  EC E3 11 FA */	fmadds f7, f3, f7, f2
/* 80047190 00043F90  EC 61 18 28 */	fsubs f3, f1, f3
/* 80047194 00043F94  EC 00 58 28 */	fsubs f0, f0, f11
/* 80047198 00043F98  C0 59 00 00 */	lfs f2, 0(r25)
/* 8004719C 00043F9C  ED 44 52 7A */	fmadds f10, f4, f9, f10
/* 800471A0 00043FA0  C0 39 00 08 */	lfs f1, 8(r25)
/* 800471A4 00043FA4  EC E3 3A 7A */	fmadds f7, f3, f9, f7
/* 800471A8 00043FA8  EC 00 00 32 */	fmuls f0, f0, f0
/* 800471AC 00043FAC  EC 42 50 28 */	fsubs f2, f2, f10
/* 800471B0 00043FB0  D0 A1 00 10 */	stfs f5, 0x10(r1)
/* 800471B4 00043FB4  EC 21 38 28 */	fsubs f1, f1, f7
/* 800471B8 00043FB8  EC 02 00 BA */	fmadds f0, f2, f2, f0
/* 800471BC 00043FBC  EC 01 00 7A */	fmadds f0, f1, f1, f0
/* 800471C0 00043FC0  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 800471C4 00043FC4  40 80 00 10 */	bge lbl_800471D4
/* 800471C8 00043FC8  D0 A1 00 1C */	stfs f5, 0x1c(r1)
/* 800471CC 00043FCC  D0 C1 00 18 */	stfs f6, 0x18(r1)
/* 800471D0 00043FD0  D1 21 00 14 */	stfs f9, 0x14(r1)
lbl_800471D4:
/* 800471D4 00043FD4  C0 01 00 1C */	lfs f0, 0x1c(r1)
/* 800471D8 00043FD8  D0 1D 00 00 */	stfs f0, 0(r29)
/* 800471DC 00043FDC  C0 01 00 18 */	lfs f0, 0x18(r1)
/* 800471E0 00043FE0  D0 1E 00 00 */	stfs f0, 0(r30)
/* 800471E4 00043FE4  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 800471E8 00043FE8  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800471EC 00043FEC  E3 E1 00 F8 */	psq_l f31, 248(r1), 0, qr0
/* 800471F0 00043FF0  CB E1 00 F0 */	lfd f31, 0xf0(r1)
/* 800471F4 00043FF4  E3 C1 00 E8 */	psq_l f30, 232(r1), 0, qr0
/* 800471F8 00043FF8  CB C1 00 E0 */	lfd f30, 0xe0(r1)
/* 800471FC 00043FFC  E3 A1 00 D8 */	psq_l f29, 216(r1), 0, qr0
/* 80047200 00044000  CB A1 00 D0 */	lfd f29, 0xd0(r1)
/* 80047204 00044004  E3 81 00 C8 */	psq_l f28, 200(r1), 0, qr0
/* 80047208 00044008  CB 81 00 C0 */	lfd f28, 0xc0(r1)
/* 8004720C 0004400C  E3 61 00 B8 */	psq_l f27, 184(r1), 0, qr0
/* 80047210 00044010  CB 61 00 B0 */	lfd f27, 0xb0(r1)
/* 80047214 00044014  E3 41 00 A8 */	psq_l f26, 168(r1), 0, qr0
/* 80047218 00044018  CB 41 00 A0 */	lfd f26, 0xa0(r1)
/* 8004721C 0004401C  E3 21 00 98 */	psq_l f25, 152(r1), 0, qr0
/* 80047220 00044020  CB 21 00 90 */	lfd f25, 0x90(r1)
/* 80047224 00044024  E3 01 00 88 */	psq_l f24, 136(r1), 0, qr0
/* 80047228 00044028  CB 01 00 80 */	lfd f24, 0x80(r1)
/* 8004722C 0004402C  E2 E1 00 78 */	psq_l f23, 120(r1), 0, qr0
/* 80047230 00044030  CA E1 00 70 */	lfd f23, 0x70(r1)
/* 80047234 00044034  E2 C1 00 68 */	psq_l f22, 104(r1), 0, qr0
/* 80047238 00044038  CA C1 00 60 */	lfd f22, 0x60(r1)
/* 8004723C 0004403C  E2 A1 00 58 */	psq_l f21, 88(r1), 0, qr0
/* 80047240 00044040  CA A1 00 50 */	lfd f21, 0x50(r1)
/* 80047244 00044044  E2 81 00 48 */	psq_l f20, 72(r1), 0, qr0
/* 80047248 00044048  CA 81 00 40 */	lfd f20, 0x40(r1)
/* 8004724C 0004404C  BB 01 00 20 */	lmw r24, 0x20(r1)
/* 80047250 00044050  80 01 01 04 */	lwz r0, 0x104(r1)
/* 80047254 00044054  7C 08 03 A6 */	mtlr r0
/* 80047258 00044058  38 21 01 00 */	addi r1, r1, 0x100
/* 8004725C 0004405C  4E 80 00 20 */	blr 

.global xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf
xTri3VecMinDist__FPC5xVec3PC5xVec3PC5xVec3PC5xVec3RfRf:
/* 80047260 00044060  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80047264 00044064  DB E1 00 10 */	stfd f31, 0x10(r1)
/* 80047268 00044068  F3 E1 00 18 */	psq_st f31, 24(r1), 0, qr0
/* 8004726C 0004406C  C0 43 00 04 */	lfs f2, 4(r3)
/* 80047270 00044070  C0 24 00 04 */	lfs f1, 4(r4)
/* 80047274 00044074  C0 05 00 04 */	lfs f0, 4(r5)
/* 80047278 00044078  ED 81 10 28 */	fsubs f12, f1, f2
/* 8004727C 0004407C  C0 26 00 04 */	lfs f1, 4(r6)
/* 80047280 00044080  EF E0 10 28 */	fsubs f31, f0, f2
/* 80047284 00044084  C1 03 00 00 */	lfs f8, 0(r3)
/* 80047288 00044088  ED 42 08 28 */	fsubs f10, f2, f1
/* 8004728C 0004408C  C0 24 00 00 */	lfs f1, 0(r4)
/* 80047290 00044090  C0 05 00 00 */	lfs f0, 0(r5)
/* 80047294 00044094  ED 61 40 28 */	fsubs f11, f1, f8
/* 80047298 00044098  C0 26 00 00 */	lfs f1, 0(r6)
/* 8004729C 0004409C  EC 8C 03 32 */	fmuls f4, f12, f12
/* 800472A0 000440A0  ED A0 40 28 */	fsubs f13, f0, f8
/* 800472A4 000440A4  C1 23 00 08 */	lfs f9, 8(r3)
/* 800472A8 000440A8  EC 6C 07 F2 */	fmuls f3, f12, f31
/* 800472AC 000440AC  C0 C4 00 08 */	lfs f6, 8(r4)
/* 800472B0 000440B0  EC 5F 07 F2 */	fmuls f2, f31, f31
/* 800472B4 000440B4  C0 A5 00 08 */	lfs f5, 8(r5)
/* 800472B8 000440B8  C0 E6 00 08 */	lfs f7, 8(r6)
/* 800472BC 000440BC  ED 08 08 28 */	fsubs f8, f8, f1
/* 800472C0 000440C0  EC 2A 03 32 */	fmuls f1, f10, f12
/* 800472C4 000440C4  EC 0A 07 F2 */	fmuls f0, f10, f31
/* 800472C8 000440C8  EC C6 48 28 */	fsubs f6, f6, f9
/* 800472CC 000440CC  EC 8B 22 FA */	fmadds f4, f11, f11, f4
/* 800472D0 000440D0  ED 45 48 28 */	fsubs f10, f5, f9
/* 800472D4 000440D4  EC 6B 1B 7A */	fmadds f3, f11, f13, f3
/* 800472D8 000440D8  EC 4D 13 7A */	fmadds f2, f13, f13, f2
/* 800472DC 000440DC  EC A9 38 28 */	fsubs f5, f9, f7
/* 800472E0 000440E0  EC E6 1A BA */	fmadds f7, f6, f10, f3
/* 800472E4 000440E4  EC 28 0A FA */	fmadds f1, f8, f11, f1
/* 800472E8 000440E8  EC 08 03 7A */	fmadds f0, f8, f13, f0
/* 800472EC 000440EC  EC 86 21 BA */	fmadds f4, f6, f6, f4
/* 800472F0 000440F0  ED 0A 12 BA */	fmadds f8, f10, f10, f2
/* 800472F4 000440F4  EC C5 09 BA */	fmadds f6, f5, f6, f1
/* 800472F8 000440F8  EC 65 02 BA */	fmadds f3, f5, f10, f0
/* 800472FC 000440FC  EC 47 01 F2 */	fmuls f2, f7, f7
/* 80047300 00044100  EC 28 01 B2 */	fmuls f1, f8, f6
/* 80047304 00044104  EC 04 00 F2 */	fmuls f0, f4, f3
/* 80047308 00044108  EC 44 12 38 */	fmsubs f2, f4, f8, f2
/* 8004730C 0004410C  EC A7 08 F8 */	fmsubs f5, f7, f3, f1
/* 80047310 00044110  ED 27 01 B8 */	fmsubs f9, f7, f6, f0
/* 80047314 00044114  FC 20 12 10 */	fabs f1, f2
/* 80047318 00044118  EC 05 48 2A */	fadds f0, f5, f9
/* 8004731C 0004411C  FC 20 08 18 */	frsp f1, f1
/* 80047320 00044120  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80047324 00044124  4C 40 13 82 */	cror 2, 0, 2
/* 80047328 00044128  40 82 01 08 */	bne lbl_80047430
/* 8004732C 0004412C  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80047330 00044130  FC 05 00 40 */	fcmpo cr0, f5, f0
/* 80047334 00044134  40 80 00 A8 */	bge lbl_800473DC
/* 80047338 00044138  FC 09 00 40 */	fcmpo cr0, f9, f0
/* 8004733C 0004413C  40 80 00 68 */	bge lbl_800473A4
/* 80047340 00044140  FC 06 00 40 */	fcmpo cr0, f6, f0
/* 80047344 00044144  40 80 00 28 */	bge lbl_8004736C
/* 80047348 00044148  FC 20 30 50 */	fneg f1, f6
/* 8004734C 0004414C  FD 20 00 90 */	fmr f9, f0
/* 80047350 00044150  FC 01 20 40 */	fcmpo cr0, f1, f4
/* 80047354 00044154  4C 41 13 82 */	cror 2, 1, 2
/* 80047358 00044158  40 82 00 0C */	bne lbl_80047364
/* 8004735C 0004415C  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 80047360 00044160  48 00 02 38 */	b lbl_80047598
lbl_80047364:
/* 80047364 00044164  EC A1 20 24 */	fdivs f5, f1, f4
/* 80047368 00044168  48 00 02 30 */	b lbl_80047598
lbl_8004736C:
/* 8004736C 0004416C  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 80047370 00044170  FC A0 00 90 */	fmr f5, f0
/* 80047374 00044174  4C 41 13 82 */	cror 2, 1, 2
/* 80047378 00044178  40 82 00 0C */	bne lbl_80047384
/* 8004737C 0004417C  FD 20 00 90 */	fmr f9, f0
/* 80047380 00044180  48 00 02 18 */	b lbl_80047598
lbl_80047384:
/* 80047384 00044184  FC 00 18 50 */	fneg f0, f3
/* 80047388 00044188  FC 00 40 40 */	fcmpo cr0, f0, f8
/* 8004738C 0004418C  4C 41 13 82 */	cror 2, 1, 2
/* 80047390 00044190  40 82 00 0C */	bne lbl_8004739C
/* 80047394 00044194  C1 22 8A 58 */	lfs f9, _esc__2_784@sda21(r2)
/* 80047398 00044198  48 00 02 00 */	b lbl_80047598
lbl_8004739C:
/* 8004739C 0004419C  ED 20 40 24 */	fdivs f9, f0, f8
/* 800473A0 000441A0  48 00 01 F8 */	b lbl_80047598
lbl_800473A4:
/* 800473A4 000441A4  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 800473A8 000441A8  FC A0 00 90 */	fmr f5, f0
/* 800473AC 000441AC  4C 41 13 82 */	cror 2, 1, 2
/* 800473B0 000441B0  40 82 00 0C */	bne lbl_800473BC
/* 800473B4 000441B4  FD 20 00 90 */	fmr f9, f0
/* 800473B8 000441B8  48 00 01 E0 */	b lbl_80047598
lbl_800473BC:
/* 800473BC 000441BC  FC 00 18 50 */	fneg f0, f3
/* 800473C0 000441C0  FC 00 40 40 */	fcmpo cr0, f0, f8
/* 800473C4 000441C4  4C 41 13 82 */	cror 2, 1, 2
/* 800473C8 000441C8  40 82 00 0C */	bne lbl_800473D4
/* 800473CC 000441CC  C1 22 8A 58 */	lfs f9, _esc__2_784@sda21(r2)
/* 800473D0 000441D0  48 00 01 C8 */	b lbl_80047598
lbl_800473D4:
/* 800473D4 000441D4  ED 20 40 24 */	fdivs f9, f0, f8
/* 800473D8 000441D8  48 00 01 C0 */	b lbl_80047598
lbl_800473DC:
/* 800473DC 000441DC  FC 09 00 40 */	fcmpo cr0, f9, f0
/* 800473E0 000441E0  40 80 00 3C */	bge lbl_8004741C
/* 800473E4 000441E4  FC 06 00 40 */	fcmpo cr0, f6, f0
/* 800473E8 000441E8  FD 20 00 90 */	fmr f9, f0
/* 800473EC 000441EC  4C 41 13 82 */	cror 2, 1, 2
/* 800473F0 000441F0  40 82 00 0C */	bne lbl_800473FC
/* 800473F4 000441F4  FC A0 00 90 */	fmr f5, f0
/* 800473F8 000441F8  48 00 01 A0 */	b lbl_80047598
lbl_800473FC:
/* 800473FC 000441FC  FC 00 30 50 */	fneg f0, f6
/* 80047400 00044200  FC 00 20 40 */	fcmpo cr0, f0, f4
/* 80047404 00044204  4C 41 13 82 */	cror 2, 1, 2
/* 80047408 00044208  40 82 00 0C */	bne lbl_80047414
/* 8004740C 0004420C  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 80047410 00044210  48 00 01 88 */	b lbl_80047598
lbl_80047414:
/* 80047414 00044214  EC A0 20 24 */	fdivs f5, f0, f4
/* 80047418 00044218  48 00 01 80 */	b lbl_80047598
lbl_8004741C:
/* 8004741C 0004421C  C0 02 8A 58 */	lfs f0, _esc__2_784@sda21(r2)
/* 80047420 00044220  EC 00 08 24 */	fdivs f0, f0, f1
/* 80047424 00044224  EC A5 00 32 */	fmuls f5, f5, f0
/* 80047428 00044228  ED 29 00 32 */	fmuls f9, f9, f0
/* 8004742C 0004422C  48 00 01 6C */	b lbl_80047598
lbl_80047430:
/* 80047430 00044230  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 80047434 00044234  FC 05 08 40 */	fcmpo cr0, f5, f1
/* 80047438 00044238  40 80 00 84 */	bge lbl_800474BC
/* 8004743C 0004423C  EC 47 30 2A */	fadds f2, f7, f6
/* 80047440 00044240  EC A8 18 2A */	fadds f5, f8, f3
/* 80047444 00044244  FC 05 10 40 */	fcmpo cr0, f5, f2
/* 80047448 00044248  40 81 00 3C */	ble lbl_80047484
/* 8004744C 0004424C  C0 02 8A 5C */	lfs f0, _esc__2_1513@sda21(r2)
/* 80047450 00044250  EC 45 10 28 */	fsubs f2, f5, f2
/* 80047454 00044254  EC 00 21 FC */	fnmsubs f0, f0, f7, f4
/* 80047458 00044258  EC 08 00 2A */	fadds f0, f8, f0
/* 8004745C 0004425C  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80047460 00044260  4C 41 13 82 */	cror 2, 1, 2
/* 80047464 00044264  40 82 00 10 */	bne lbl_80047474
/* 80047468 00044268  FD 20 08 90 */	fmr f9, f1
/* 8004746C 0004426C  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 80047470 00044270  48 00 01 28 */	b lbl_80047598
lbl_80047474:
/* 80047474 00044274  EC A2 00 24 */	fdivs f5, f2, f0
/* 80047478 00044278  C0 02 8A 58 */	lfs f0, _esc__2_784@sda21(r2)
/* 8004747C 0004427C  ED 20 28 28 */	fsubs f9, f0, f5
/* 80047480 00044280  48 00 01 18 */	b lbl_80047598
lbl_80047484:
/* 80047484 00044284  FC 05 08 40 */	fcmpo cr0, f5, f1
/* 80047488 00044288  FC A0 08 90 */	fmr f5, f1
/* 8004748C 0004428C  4C 40 13 82 */	cror 2, 0, 2
/* 80047490 00044290  40 82 00 0C */	bne lbl_8004749C
/* 80047494 00044294  C1 22 8A 58 */	lfs f9, _esc__2_784@sda21(r2)
/* 80047498 00044298  48 00 01 00 */	b lbl_80047598
lbl_8004749C:
/* 8004749C 0004429C  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 800474A0 000442A0  4C 41 13 82 */	cror 2, 1, 2
/* 800474A4 000442A4  40 82 00 0C */	bne lbl_800474B0
/* 800474A8 000442A8  FD 20 08 90 */	fmr f9, f1
/* 800474AC 000442AC  48 00 00 EC */	b lbl_80047598
lbl_800474B0:
/* 800474B0 000442B0  FC 00 18 50 */	fneg f0, f3
/* 800474B4 000442B4  ED 20 40 24 */	fdivs f9, f0, f8
/* 800474B8 000442B8  48 00 00 E0 */	b lbl_80047598
lbl_800474BC:
/* 800474BC 000442BC  FC 09 08 40 */	fcmpo cr0, f9, f1
/* 800474C0 000442C0  40 80 00 84 */	bge lbl_80047544
/* 800474C4 000442C4  EC 47 18 2A */	fadds f2, f7, f3
/* 800474C8 000442C8  EC 64 30 2A */	fadds f3, f4, f6
/* 800474CC 000442CC  FC 03 10 40 */	fcmpo cr0, f3, f2
/* 800474D0 000442D0  40 81 00 3C */	ble lbl_8004750C
/* 800474D4 000442D4  C0 02 8A 5C */	lfs f0, _esc__2_1513@sda21(r2)
/* 800474D8 000442D8  EC 43 10 28 */	fsubs f2, f3, f2
/* 800474DC 000442DC  EC 00 21 FC */	fnmsubs f0, f0, f7, f4
/* 800474E0 000442E0  EC 08 00 2A */	fadds f0, f8, f0
/* 800474E4 000442E4  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 800474E8 000442E8  4C 41 13 82 */	cror 2, 1, 2
/* 800474EC 000442EC  40 82 00 10 */	bne lbl_800474FC
/* 800474F0 000442F0  FC A0 08 90 */	fmr f5, f1
/* 800474F4 000442F4  C1 22 8A 58 */	lfs f9, _esc__2_784@sda21(r2)
/* 800474F8 000442F8  48 00 00 A0 */	b lbl_80047598
lbl_800474FC:
/* 800474FC 000442FC  ED 22 00 24 */	fdivs f9, f2, f0
/* 80047500 00044300  C0 02 8A 58 */	lfs f0, _esc__2_784@sda21(r2)
/* 80047504 00044304  EC A0 48 28 */	fsubs f5, f0, f9
/* 80047508 00044308  48 00 00 90 */	b lbl_80047598
lbl_8004750C:
/* 8004750C 0004430C  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80047510 00044310  FD 20 08 90 */	fmr f9, f1
/* 80047514 00044314  4C 40 13 82 */	cror 2, 0, 2
/* 80047518 00044318  40 82 00 0C */	bne lbl_80047524
/* 8004751C 0004431C  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 80047520 00044320  48 00 00 78 */	b lbl_80047598
lbl_80047524:
/* 80047524 00044324  FC 06 08 40 */	fcmpo cr0, f6, f1
/* 80047528 00044328  4C 41 13 82 */	cror 2, 1, 2
/* 8004752C 0004432C  40 82 00 0C */	bne lbl_80047538
/* 80047530 00044330  FC A0 08 90 */	fmr f5, f1
/* 80047534 00044334  48 00 00 64 */	b lbl_80047598
lbl_80047538:
/* 80047538 00044338  FC 00 30 50 */	fneg f0, f6
/* 8004753C 0004433C  EC A0 20 24 */	fdivs f5, f0, f4
/* 80047540 00044340  48 00 00 58 */	b lbl_80047598
lbl_80047544:
/* 80047544 00044344  EC 08 18 2A */	fadds f0, f8, f3
/* 80047548 00044348  EC 00 38 28 */	fsubs f0, f0, f7
/* 8004754C 0004434C  EC 40 30 28 */	fsubs f2, f0, f6
/* 80047550 00044350  FC 02 08 40 */	fcmpo cr0, f2, f1
/* 80047554 00044354  4C 40 13 82 */	cror 2, 0, 2
/* 80047558 00044358  40 82 00 10 */	bne lbl_80047568
/* 8004755C 0004435C  FC A0 08 90 */	fmr f5, f1
/* 80047560 00044360  C1 22 8A 58 */	lfs f9, _esc__2_784@sda21(r2)
/* 80047564 00044364  48 00 00 34 */	b lbl_80047598
lbl_80047568:
/* 80047568 00044368  C0 02 8A 5C */	lfs f0, _esc__2_1513@sda21(r2)
/* 8004756C 0004436C  EC 00 21 FC */	fnmsubs f0, f0, f7, f4
/* 80047570 00044370  EC 08 00 2A */	fadds f0, f8, f0
/* 80047574 00044374  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80047578 00044378  4C 41 13 82 */	cror 2, 1, 2
/* 8004757C 0004437C  40 82 00 10 */	bne lbl_8004758C
/* 80047580 00044380  FD 20 08 90 */	fmr f9, f1
/* 80047584 00044384  C0 A2 8A 58 */	lfs f5, _esc__2_784@sda21(r2)
/* 80047588 00044388  48 00 00 10 */	b lbl_80047598
lbl_8004758C:
/* 8004758C 0004438C  EC A2 00 24 */	fdivs f5, f2, f0
/* 80047590 00044390  C0 02 8A 58 */	lfs f0, _esc__2_784@sda21(r2)
/* 80047594 00044394  ED 20 28 28 */	fsubs f9, f0, f5
lbl_80047598:
/* 80047598 00044398  D0 A7 00 00 */	stfs f5, 0(r7)
/* 8004759C 0004439C  D1 28 00 00 */	stfs f9, 0(r8)
/* 800475A0 000443A0  E3 E1 00 18 */	psq_l f31, 24(r1), 0, qr0
/* 800475A4 000443A4  CB E1 00 10 */	lfd f31, 0x10(r1)
/* 800475A8 000443A8  38 21 00 20 */	addi r1, r1, 0x20
/* 800475AC 000443AC  4E 80 00 20 */	blr 

.global xPointInBox__FPC4xBoxPC5xVec3
xPointInBox__FPC4xBoxPC5xVec3:
/* 800475B0 000443B0  C0 24 00 00 */	lfs f1, 0(r4)
/* 800475B4 000443B4  38 00 00 00 */	li r0, 0
/* 800475B8 000443B8  C0 03 00 0C */	lfs f0, 0xc(r3)
/* 800475BC 000443BC  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800475C0 000443C0  4C 41 13 82 */	cror 2, 1, 2
/* 800475C4 000443C4  40 82 00 60 */	bne lbl_80047624
/* 800475C8 000443C8  C0 03 00 00 */	lfs f0, 0(r3)
/* 800475CC 000443CC  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800475D0 000443D0  4C 40 13 82 */	cror 2, 0, 2
/* 800475D4 000443D4  40 82 00 50 */	bne lbl_80047624
/* 800475D8 000443D8  C0 24 00 04 */	lfs f1, 4(r4)
/* 800475DC 000443DC  C0 03 00 10 */	lfs f0, 0x10(r3)
/* 800475E0 000443E0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800475E4 000443E4  4C 41 13 82 */	cror 2, 1, 2
/* 800475E8 000443E8  40 82 00 3C */	bne lbl_80047624
/* 800475EC 000443EC  C0 03 00 04 */	lfs f0, 4(r3)
/* 800475F0 000443F0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800475F4 000443F4  4C 40 13 82 */	cror 2, 0, 2
/* 800475F8 000443F8  40 82 00 2C */	bne lbl_80047624
/* 800475FC 000443FC  C0 24 00 08 */	lfs f1, 8(r4)
/* 80047600 00044400  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 80047604 00044404  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80047608 00044408  4C 41 13 82 */	cror 2, 1, 2
/* 8004760C 0004440C  40 82 00 18 */	bne lbl_80047624
/* 80047610 00044410  C0 03 00 08 */	lfs f0, 8(r3)
/* 80047614 00044414  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80047618 00044418  4C 40 13 82 */	cror 2, 0, 2
/* 8004761C 0004441C  40 82 00 08 */	bne lbl_80047624
/* 80047620 00044420  38 00 00 01 */	li r0, 1
lbl_80047624:
/* 80047624 00044424  54 03 06 3E */	clrlwi r3, r0, 0x18
/* 80047628 00044428  4E 80 00 20 */	blr 

.global xBoxInitBoundOBB__FP4xBoxPC4xBoxPC7xMat4x3
xBoxInitBoundOBB__FP4xBoxPC4xBoxPC7xMat4x3:
/* 8004762C 0004442C  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 80047630 00044430  7C 08 02 A6 */	mflr r0
/* 80047634 00044434  90 01 00 54 */	stw r0, 0x54(r1)
/* 80047638 00044438  DB E1 00 40 */	stfd f31, 0x40(r1)
/* 8004763C 0004443C  F3 E1 00 48 */	psq_st f31, 72(r1), 0, qr0
/* 80047640 00044440  DB C1 00 30 */	stfd f30, 0x30(r1)
/* 80047644 00044444  F3 C1 00 38 */	psq_st f30, 56(r1), 0, qr0
/* 80047648 00044448  DB A1 00 20 */	stfd f29, 0x20(r1)
/* 8004764C 0004444C  F3 A1 00 28 */	psq_st f29, 40(r1), 0, qr0
/* 80047650 00044450  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80047654 00044454  C0 24 00 0C */	lfs f1, 0xc(r4)
/* 80047658 00044458  7C A6 2B 78 */	mr r6, r5
/* 8004765C 0004445C  C0 64 00 00 */	lfs f3, 0(r4)
/* 80047660 00044460  7C 7F 1B 78 */	mr r31, r3
/* 80047664 00044464  C0 04 00 10 */	lfs f0, 0x10(r4)
/* 80047668 00044468  38 61 00 08 */	addi r3, r1, 8
/* 8004766C 0004446C  C0 A4 00 04 */	lfs f5, 4(r4)
/* 80047670 00044470  EC 41 18 2A */	fadds f2, f1, f3
/* 80047674 00044474  C0 C2 8A 60 */	lfs f6, _esc__2_1553@sda21(r2)
/* 80047678 00044478  7C 65 1B 78 */	mr r5, r3
/* 8004767C 0004447C  EC 20 28 2A */	fadds f1, f0, f5
/* 80047680 00044480  C0 04 00 14 */	lfs f0, 0x14(r4)
/* 80047684 00044484  C1 84 00 08 */	lfs f12, 8(r4)
/* 80047688 00044488  EF A6 00 B2 */	fmuls f29, f6, f2
/* 8004768C 0004448C  C0 86 00 00 */	lfs f4, 0(r6)
/* 80047690 00044490  ED A6 00 72 */	fmuls f13, f6, f1
/* 80047694 00044494  EC 00 60 2A */	fadds f0, f0, f12
/* 80047698 00044498  C0 46 00 04 */	lfs f2, 4(r6)
/* 8004769C 0004449C  EC 63 E8 28 */	fsubs f3, f3, f29
/* 800476A0 000444A0  C0 26 00 08 */	lfs f1, 8(r6)
/* 800476A4 000444A4  EC E5 68 28 */	fsubs f7, f5, f13
/* 800476A8 000444A8  ED 66 00 32 */	fmuls f11, f6, f0
/* 800476AC 000444AC  C0 06 00 10 */	lfs f0, 0x10(r6)
/* 800476B0 000444B0  ED 44 00 F2 */	fmuls f10, f4, f3
/* 800476B4 000444B4  C0 A6 00 14 */	lfs f5, 0x14(r6)
/* 800476B8 000444B8  ED 22 00 F2 */	fmuls f9, f2, f3
/* 800476BC 000444BC  C0 86 00 18 */	lfs f4, 0x18(r6)
/* 800476C0 000444C0  ED 01 00 F2 */	fmuls f8, f1, f3
/* 800476C4 000444C4  C0 46 00 20 */	lfs f2, 0x20(r6)
/* 800476C8 000444C8  EC C0 01 F2 */	fmuls f6, f0, f7
/* 800476CC 000444CC  C0 26 00 24 */	lfs f1, 0x24(r6)
/* 800476D0 000444D0  EC 6C 58 28 */	fsubs f3, f12, f11
/* 800476D4 000444D4  C0 06 00 28 */	lfs f0, 0x28(r6)
/* 800476D8 000444D8  EC A5 01 F2 */	fmuls f5, f5, f7
/* 800476DC 000444DC  D3 A1 00 08 */	stfs f29, 8(r1)
/* 800476E0 000444E0  EC 84 01 F2 */	fmuls f4, f4, f7
/* 800476E4 000444E4  7C C4 33 78 */	mr r4, r6
/* 800476E8 000444E8  FF E0 52 10 */	fabs f31, f10
/* 800476EC 000444EC  D1 A1 00 0C */	stfs f13, 0xc(r1)
/* 800476F0 000444F0  FF C0 4A 10 */	fabs f30, f9
/* 800476F4 000444F4  D1 61 00 10 */	stfs f11, 0x10(r1)
/* 800476F8 000444F8  FF A0 42 10 */	fabs f29, f8
/* 800476FC 000444FC  FC C0 32 10 */	fabs f6, f6
/* 80047700 00044500  FC A0 2A 10 */	fabs f5, f5
/* 80047704 00044504  FC 80 22 10 */	fabs f4, f4
/* 80047708 00044508  EC 42 00 F2 */	fmuls f2, f2, f3
/* 8004770C 0004450C  EC 21 00 F2 */	fmuls f1, f1, f3
/* 80047710 00044510  EC 00 00 F2 */	fmuls f0, f0, f3
/* 80047714 00044514  FC 40 12 10 */	fabs f2, f2
/* 80047718 00044518  FC 20 0A 10 */	fabs f1, f1
/* 8004771C 0004451C  FC 00 02 10 */	fabs f0, f0
/* 80047720 00044520  FF E0 F8 18 */	frsp f31, f31
/* 80047724 00044524  FC C0 30 18 */	frsp f6, f6
/* 80047728 00044528  FF C0 F0 18 */	frsp f30, f30
/* 8004772C 0004452C  FC A0 28 18 */	frsp f5, f5
/* 80047730 00044530  FF A0 E8 18 */	frsp f29, f29
/* 80047734 00044534  FC 60 20 18 */	frsp f3, f4
/* 80047738 00044538  EF FF 30 2A */	fadds f31, f31, f6
/* 8004773C 0004453C  FC 40 10 18 */	frsp f2, f2
/* 80047740 00044540  EF DE 28 2A */	fadds f30, f30, f5
/* 80047744 00044544  FC 20 08 18 */	frsp f1, f1
/* 80047748 00044548  EF BD 18 2A */	fadds f29, f29, f3
/* 8004774C 0004454C  FC 00 00 18 */	frsp f0, f0
/* 80047750 00044550  EF FF 10 2A */	fadds f31, f31, f2
/* 80047754 00044554  EF DE 08 2A */	fadds f30, f30, f1
/* 80047758 00044558  EF BD 00 2A */	fadds f29, f29, f0
/* 8004775C 0004455C  4B FC 5E 49 */	bl xMat4x3Toworld__FP5xVec3PC7xMat4x3PC5xVec3
/* 80047760 00044560  C0 01 00 08 */	lfs f0, 8(r1)
/* 80047764 00044564  EC 00 F8 28 */	fsubs f0, f0, f31
/* 80047768 00044568  D0 1F 00 0C */	stfs f0, 0xc(r31)
/* 8004776C 0004456C  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 80047770 00044570  EC 00 F0 28 */	fsubs f0, f0, f30
/* 80047774 00044574  D0 1F 00 10 */	stfs f0, 0x10(r31)
/* 80047778 00044578  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 8004777C 0004457C  EC 00 E8 28 */	fsubs f0, f0, f29
/* 80047780 00044580  D0 1F 00 14 */	stfs f0, 0x14(r31)
/* 80047784 00044584  C0 01 00 08 */	lfs f0, 8(r1)
/* 80047788 00044588  EC 00 F8 2A */	fadds f0, f0, f31
/* 8004778C 0004458C  D0 1F 00 00 */	stfs f0, 0(r31)
/* 80047790 00044590  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 80047794 00044594  EC 00 F0 2A */	fadds f0, f0, f30
/* 80047798 00044598  D0 1F 00 04 */	stfs f0, 4(r31)
/* 8004779C 0004459C  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 800477A0 000445A0  EC 00 E8 2A */	fadds f0, f0, f29
/* 800477A4 000445A4  D0 1F 00 08 */	stfs f0, 8(r31)
/* 800477A8 000445A8  E3 E1 00 48 */	psq_l f31, 72(r1), 0, qr0
/* 800477AC 000445AC  CB E1 00 40 */	lfd f31, 0x40(r1)
/* 800477B0 000445B0  E3 C1 00 38 */	psq_l f30, 56(r1), 0, qr0
/* 800477B4 000445B4  CB C1 00 30 */	lfd f30, 0x30(r1)
/* 800477B8 000445B8  E3 A1 00 28 */	psq_l f29, 40(r1), 0, qr0
/* 800477BC 000445BC  CB A1 00 20 */	lfd f29, 0x20(r1)
/* 800477C0 000445C0  80 01 00 54 */	lwz r0, 0x54(r1)
/* 800477C4 000445C4  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800477C8 000445C8  7C 08 03 A6 */	mtlr r0
/* 800477CC 000445CC  38 21 00 50 */	addi r1, r1, 0x50
/* 800477D0 000445D0  4E 80 00 20 */	blr 

.global xBoxInitBoundCapsule__FP4xBoxPC8xCapsule
xBoxInitBoundCapsule__FP4xBoxPC8xCapsule:
/* 800477D4 000445D4  C0 44 00 00 */	lfs f2, 0(r4)
/* 800477D8 000445D8  C0 64 00 0C */	lfs f3, 0xc(r4)
/* 800477DC 000445DC  FC 02 18 40 */	fcmpo cr0, f2, f3
/* 800477E0 000445E0  40 80 00 1C */	bge lbl_800477FC
/* 800477E4 000445E4  C0 04 00 18 */	lfs f0, 0x18(r4)
/* 800477E8 000445E8  EC 22 00 28 */	fsubs f1, f2, f0
/* 800477EC 000445EC  EC 03 00 2A */	fadds f0, f3, f0
/* 800477F0 000445F0  D0 23 00 0C */	stfs f1, 0xc(r3)
/* 800477F4 000445F4  D0 03 00 00 */	stfs f0, 0(r3)
/* 800477F8 000445F8  48 00 00 18 */	b lbl_80047810
lbl_800477FC:
/* 800477FC 000445FC  C0 04 00 18 */	lfs f0, 0x18(r4)
/* 80047800 00044600  EC 23 00 28 */	fsubs f1, f3, f0
/* 80047804 00044604  EC 02 00 2A */	fadds f0, f2, f0
/* 80047808 00044608  D0 23 00 0C */	stfs f1, 0xc(r3)
/* 8004780C 0004460C  D0 03 00 00 */	stfs f0, 0(r3)
lbl_80047810:
/* 80047810 00044610  C0 44 00 04 */	lfs f2, 4(r4)
/* 80047814 00044614  C0 64 00 10 */	lfs f3, 0x10(r4)
/* 80047818 00044618  FC 02 18 40 */	fcmpo cr0, f2, f3
/* 8004781C 0004461C  40 80 00 1C */	bge lbl_80047838
/* 80047820 00044620  C0 04 00 18 */	lfs f0, 0x18(r4)
/* 80047824 00044624  EC 22 00 28 */	fsubs f1, f2, f0
/* 80047828 00044628  EC 03 00 2A */	fadds f0, f3, f0
/* 8004782C 0004462C  D0 23 00 10 */	stfs f1, 0x10(r3)
/* 80047830 00044630  D0 03 00 04 */	stfs f0, 4(r3)
/* 80047834 00044634  48 00 00 18 */	b lbl_8004784C
lbl_80047838:
/* 80047838 00044638  C0 04 00 18 */	lfs f0, 0x18(r4)
/* 8004783C 0004463C  EC 23 00 28 */	fsubs f1, f3, f0
/* 80047840 00044640  EC 02 00 2A */	fadds f0, f2, f0
/* 80047844 00044644  D0 23 00 10 */	stfs f1, 0x10(r3)
/* 80047848 00044648  D0 03 00 04 */	stfs f0, 4(r3)
lbl_8004784C:
/* 8004784C 0004464C  C0 44 00 08 */	lfs f2, 8(r4)
/* 80047850 00044650  C0 64 00 14 */	lfs f3, 0x14(r4)
/* 80047854 00044654  FC 02 18 40 */	fcmpo cr0, f2, f3
/* 80047858 00044658  40 80 00 1C */	bge lbl_80047874
/* 8004785C 0004465C  C0 04 00 18 */	lfs f0, 0x18(r4)
/* 80047860 00044660  EC 22 00 28 */	fsubs f1, f2, f0
/* 80047864 00044664  EC 03 00 2A */	fadds f0, f3, f0
/* 80047868 00044668  D0 23 00 14 */	stfs f1, 0x14(r3)
/* 8004786C 0004466C  D0 03 00 08 */	stfs f0, 8(r3)
/* 80047870 00044670  4E 80 00 20 */	blr 
lbl_80047874:
/* 80047874 00044674  C0 04 00 18 */	lfs f0, 0x18(r4)
/* 80047878 00044678  EC 23 00 28 */	fsubs f1, f3, f0
/* 8004787C 0004467C  EC 02 00 2A */	fadds f0, f2, f0
/* 80047880 00044680  D0 23 00 14 */	stfs f1, 0x14(r3)
/* 80047884 00044684  D0 03 00 08 */	stfs f0, 8(r3)
/* 80047888 00044688  4E 80 00 20 */	blr 

.global xBoxUnion__FR4xBoxRC4xBoxRC4xBox
xBoxUnion__FR4xBoxRC4xBoxRC4xBox:
/* 8004788C 0004468C  C0 04 00 00 */	lfs f0, 0(r4)
/* 80047890 00044690  C0 25 00 00 */	lfs f1, 0(r5)
/* 80047894 00044694  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80047898 00044698  40 81 00 08 */	ble lbl_800478A0
/* 8004789C 0004469C  48 00 00 08 */	b lbl_800478A4
lbl_800478A0:
/* 800478A0 000446A0  FC 00 08 90 */	fmr f0, f1
lbl_800478A4:
/* 800478A4 000446A4  C0 24 00 04 */	lfs f1, 4(r4)
/* 800478A8 000446A8  C0 45 00 04 */	lfs f2, 4(r5)
/* 800478AC 000446AC  D0 03 00 00 */	stfs f0, 0(r3)
/* 800478B0 000446B0  FC 01 10 40 */	fcmpo cr0, f1, f2
/* 800478B4 000446B4  40 81 00 08 */	ble lbl_800478BC
/* 800478B8 000446B8  48 00 00 08 */	b lbl_800478C0
lbl_800478BC:
/* 800478BC 000446BC  FC 20 10 90 */	fmr f1, f2
lbl_800478C0:
/* 800478C0 000446C0  C0 04 00 08 */	lfs f0, 8(r4)
/* 800478C4 000446C4  C0 45 00 08 */	lfs f2, 8(r5)
/* 800478C8 000446C8  D0 23 00 04 */	stfs f1, 4(r3)
/* 800478CC 000446CC  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 800478D0 000446D0  40 81 00 08 */	ble lbl_800478D8
/* 800478D4 000446D4  48 00 00 08 */	b lbl_800478DC
lbl_800478D8:
/* 800478D8 000446D8  FC 00 10 90 */	fmr f0, f2
lbl_800478DC:
/* 800478DC 000446DC  C0 24 00 0C */	lfs f1, 0xc(r4)
/* 800478E0 000446E0  C0 45 00 0C */	lfs f2, 0xc(r5)
/* 800478E4 000446E4  D0 03 00 08 */	stfs f0, 8(r3)
/* 800478E8 000446E8  FC 01 10 40 */	fcmpo cr0, f1, f2
/* 800478EC 000446EC  40 80 00 08 */	bge lbl_800478F4
/* 800478F0 000446F0  48 00 00 08 */	b lbl_800478F8
lbl_800478F4:
/* 800478F4 000446F4  FC 20 10 90 */	fmr f1, f2
lbl_800478F8:
/* 800478F8 000446F8  C0 04 00 10 */	lfs f0, 0x10(r4)
/* 800478FC 000446FC  C0 45 00 10 */	lfs f2, 0x10(r5)
/* 80047900 00044700  D0 23 00 0C */	stfs f1, 0xc(r3)
/* 80047904 00044704  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047908 00044708  40 80 00 08 */	bge lbl_80047910
/* 8004790C 0004470C  48 00 00 08 */	b lbl_80047914
lbl_80047910:
/* 80047910 00044710  FC 00 10 90 */	fmr f0, f2
lbl_80047914:
/* 80047914 00044714  C0 24 00 14 */	lfs f1, 0x14(r4)
/* 80047918 00044718  C0 45 00 14 */	lfs f2, 0x14(r5)
/* 8004791C 0004471C  D0 03 00 10 */	stfs f0, 0x10(r3)
/* 80047920 00044720  FC 01 10 40 */	fcmpo cr0, f1, f2
/* 80047924 00044724  40 80 00 08 */	bge lbl_8004792C
/* 80047928 00044728  48 00 00 08 */	b lbl_80047930
lbl_8004792C:
/* 8004792C 0004472C  FC 20 10 90 */	fmr f1, f2
lbl_80047930:
/* 80047930 00044730  D0 23 00 14 */	stfs f1, 0x14(r3)
/* 80047934 00044734  4E 80 00 20 */	blr 

.global xMat3x3Init__FP7xMat3x3PC5xVec3PC5xVec3PC5xVec3
xMat3x3Init__FP7xMat3x3PC5xVec3PC5xVec3PC5xVec3:
/* 80047938 00044738  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8004793C 0004473C  7C 08 02 A6 */	mflr r0
/* 80047940 00044740  90 01 00 24 */	stw r0, 0x24(r1)
/* 80047944 00044744  BF A1 00 14 */	stmw r29, 0x14(r1)
/* 80047948 00044748  7C 7D 1B 78 */	mr r29, r3
/* 8004794C 0004474C  7C BE 2B 78 */	mr r30, r5
/* 80047950 00044750  7C DF 33 78 */	mr r31, r6
/* 80047954 00044754  48 02 9D DD */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 80047958 00044758  7F C4 F3 78 */	mr r4, r30
/* 8004795C 0004475C  38 7D 00 10 */	addi r3, r29, 0x10
/* 80047960 00044760  48 02 9D D1 */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 80047964 00044764  7F E4 FB 78 */	mr r4, r31
/* 80047968 00044768  38 7D 00 20 */	addi r3, r29, 0x20
/* 8004796C 0004476C  48 02 9D C5 */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 80047970 00044770  38 00 00 00 */	li r0, 0
/* 80047974 00044774  90 1D 00 0C */	stw r0, 0xc(r29)
/* 80047978 00044778  BB A1 00 14 */	lmw r29, 0x14(r1)
/* 8004797C 0004477C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80047980 00044780  7C 08 03 A6 */	mtlr r0
/* 80047984 00044784  38 21 00 20 */	addi r1, r1, 0x20
/* 80047988 00044788  4E 80 00 20 */	blr 

.global xMat3x3Normalize__FP7xMat3x3PC7xMat3x3
xMat3x3Normalize__FP7xMat3x3PC7xMat3x3:
/* 8004798C 0004478C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80047990 00044790  7C 08 02 A6 */	mflr r0
/* 80047994 00044794  90 01 00 14 */	stw r0, 0x14(r1)
/* 80047998 00044798  BF C1 00 08 */	stmw r30, 8(r1)
/* 8004799C 0004479C  7C 7E 1B 78 */	mr r30, r3
/* 800479A0 000447A0  7C 9F 23 78 */	mr r31, r4
/* 800479A4 000447A4  48 02 9C 7D */	bl xVec3Normalize__FP5xVec3PC5xVec3
/* 800479A8 000447A8  38 7E 00 10 */	addi r3, r30, 0x10
/* 800479AC 000447AC  38 9F 00 10 */	addi r4, r31, 0x10
/* 800479B0 000447B0  48 02 9C 71 */	bl xVec3Normalize__FP5xVec3PC5xVec3
/* 800479B4 000447B4  38 7E 00 20 */	addi r3, r30, 0x20
/* 800479B8 000447B8  38 9F 00 20 */	addi r4, r31, 0x20
/* 800479BC 000447BC  48 02 9C 65 */	bl xVec3Normalize__FP5xVec3PC5xVec3
/* 800479C0 000447C0  BB C1 00 08 */	lmw r30, 8(r1)
/* 800479C4 000447C4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800479C8 000447C8  7C 08 03 A6 */	mtlr r0
/* 800479CC 000447CC  38 21 00 10 */	addi r1, r1, 0x10
/* 800479D0 000447D0  4E 80 00 20 */	blr 

.global xMat3x3GetScale__FPC7xMat3x3P5xVec3
xMat3x3GetScale__FPC7xMat3x3P5xVec3:
/* 800479D4 000447D4  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800479D8 000447D8  7C 08 02 A6 */	mflr r0
/* 800479DC 000447DC  90 01 00 14 */	stw r0, 0x14(r1)
/* 800479E0 000447E0  BF C1 00 08 */	stmw r30, 8(r1)
/* 800479E4 000447E4  7C 7E 1B 78 */	mr r30, r3
/* 800479E8 000447E8  7C 9F 23 78 */	mr r31, r4
/* 800479EC 000447EC  4B FC 8C 21 */	bl xVec3Length__FPC5xVec3
/* 800479F0 000447F0  D0 3F 00 00 */	stfs f1, 0(r31)
/* 800479F4 000447F4  38 7E 00 10 */	addi r3, r30, 0x10
/* 800479F8 000447F8  4B FC 8C 15 */	bl xVec3Length__FPC5xVec3
/* 800479FC 000447FC  D0 3F 00 04 */	stfs f1, 4(r31)
/* 80047A00 00044800  38 7E 00 20 */	addi r3, r30, 0x20
/* 80047A04 00044804  4B FC 8C 09 */	bl xVec3Length__FPC5xVec3
/* 80047A08 00044808  D0 3F 00 08 */	stfs f1, 8(r31)
/* 80047A0C 0004480C  BB C1 00 08 */	lmw r30, 8(r1)
/* 80047A10 00044810  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80047A14 00044814  7C 08 03 A6 */	mtlr r0
/* 80047A18 00044818  38 21 00 10 */	addi r1, r1, 0x10
/* 80047A1C 0004481C  4E 80 00 20 */	blr 

.global xMat3x3GetEuler__FPC7xMat3x3P5xVec3
xMat3x3GetEuler__FPC7xMat3x3P5xVec3:
/* 80047A20 00044820  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80047A24 00044824  7C 08 02 A6 */	mflr r0
/* 80047A28 00044828  90 01 00 34 */	stw r0, 0x34(r1)
/* 80047A2C 0004482C  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 80047A30 00044830  F3 E1 00 28 */	psq_st f31, 40(r1), 0, qr0
/* 80047A34 00044834  DB C1 00 10 */	stfd f30, 0x10(r1)
/* 80047A38 00044838  F3 C1 00 18 */	psq_st f30, 24(r1), 0, qr0
/* 80047A3C 0004483C  BF C1 00 08 */	stmw r30, 8(r1)
/* 80047A40 00044840  7C 7E 1B 78 */	mr r30, r3
/* 80047A44 00044844  7C 9F 23 78 */	mr r31, r4
/* 80047A48 00044848  C0 23 00 24 */	lfs f1, 0x24(r3)
/* 80047A4C 0004484C  4B FC 9F A9 */	bl xasin__Ff
/* 80047A50 00044850  FF E0 08 50 */	fneg f31, f1
/* 80047A54 00044854  C0 02 8A 68 */	lfs f0, _esc__2_1721@sda21(r2)
/* 80047A58 00044858  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 80047A5C 0004485C  40 80 00 50 */	bge lbl_80047AAC
/* 80047A60 00044860  C0 02 8A 6C */	lfs f0, _esc__2_1722@sda21(r2)
/* 80047A64 00044864  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 80047A68 00044868  40 81 00 28 */	ble lbl_80047A90
/* 80047A6C 0004486C  C0 3E 00 20 */	lfs f1, 0x20(r30)
/* 80047A70 00044870  C0 5E 00 28 */	lfs f2, 0x28(r30)
/* 80047A74 00044874  4B FC 84 9D */	bl xatan2__Fff
/* 80047A78 00044878  FC 00 08 90 */	fmr f0, f1
/* 80047A7C 0004487C  C0 3E 00 04 */	lfs f1, 4(r30)
/* 80047A80 00044880  C0 5E 00 14 */	lfs f2, 0x14(r30)
/* 80047A84 00044884  FF C0 00 90 */	fmr f30, f0
/* 80047A88 00044888  4B FC 84 89 */	bl xatan2__Fff
/* 80047A8C 0004488C  48 00 00 3C */	b lbl_80047AC8
lbl_80047A90:
/* 80047A90 00044890  C0 1E 00 10 */	lfs f0, 0x10(r30)
/* 80047A94 00044894  C0 5E 00 00 */	lfs f2, 0(r30)
/* 80047A98 00044898  FC 20 00 50 */	fneg f1, f0
/* 80047A9C 0004489C  4B FC 84 75 */	bl xatan2__Fff
/* 80047AA0 000448A0  FF C0 08 50 */	fneg f30, f1
/* 80047AA4 000448A4  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 80047AA8 000448A8  48 00 00 20 */	b lbl_80047AC8
lbl_80047AAC:
/* 80047AAC 000448AC  C0 1E 00 10 */	lfs f0, 0x10(r30)
/* 80047AB0 000448B0  C0 5E 00 00 */	lfs f2, 0(r30)
/* 80047AB4 000448B4  FC 20 00 50 */	fneg f1, f0
/* 80047AB8 000448B8  4B FC 84 59 */	bl xatan2__Fff
/* 80047ABC 000448BC  FC 00 08 90 */	fmr f0, f1
/* 80047AC0 000448C0  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 80047AC4 000448C4  FF C0 00 90 */	fmr f30, f0
lbl_80047AC8:
/* 80047AC8 000448C8  D3 DF 00 00 */	stfs f30, 0(r31)
/* 80047ACC 000448CC  D3 FF 00 04 */	stfs f31, 4(r31)
/* 80047AD0 000448D0  D0 3F 00 08 */	stfs f1, 8(r31)
/* 80047AD4 000448D4  E3 E1 00 28 */	psq_l f31, 40(r1), 0, qr0
/* 80047AD8 000448D8  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 80047ADC 000448DC  E3 C1 00 18 */	psq_l f30, 24(r1), 0, qr0
/* 80047AE0 000448E0  CB C1 00 10 */	lfd f30, 0x10(r1)
/* 80047AE4 000448E4  BB C1 00 08 */	lmw r30, 8(r1)
/* 80047AE8 000448E8  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80047AEC 000448EC  7C 08 03 A6 */	mtlr r0
/* 80047AF0 000448F0  38 21 00 30 */	addi r1, r1, 0x30
/* 80047AF4 000448F4  4E 80 00 20 */	blr 

.global xMat4x3MoveLocalRight__FP7xMat4x3f
xMat4x3MoveLocalRight__FP7xMat4x3f:
/* 80047AF8 000448F8  C0 43 00 00 */	lfs f2, 0(r3)
/* 80047AFC 000448FC  C0 03 00 30 */	lfs f0, 0x30(r3)
/* 80047B00 00044900  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80047B04 00044904  D0 03 00 30 */	stfs f0, 0x30(r3)
/* 80047B08 00044908  C0 43 00 04 */	lfs f2, 4(r3)
/* 80047B0C 0004490C  C0 03 00 34 */	lfs f0, 0x34(r3)
/* 80047B10 00044910  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80047B14 00044914  D0 03 00 34 */	stfs f0, 0x34(r3)
/* 80047B18 00044918  C0 43 00 08 */	lfs f2, 8(r3)
/* 80047B1C 0004491C  C0 03 00 38 */	lfs f0, 0x38(r3)
/* 80047B20 00044920  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80047B24 00044924  D0 03 00 38 */	stfs f0, 0x38(r3)
/* 80047B28 00044928  4E 80 00 20 */	blr 

.global xMat4x3MoveLocalUp__FP7xMat4x3f
xMat4x3MoveLocalUp__FP7xMat4x3f:
/* 80047B2C 0004492C  C0 43 00 10 */	lfs f2, 0x10(r3)
/* 80047B30 00044930  C0 03 00 30 */	lfs f0, 0x30(r3)
/* 80047B34 00044934  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80047B38 00044938  D0 03 00 30 */	stfs f0, 0x30(r3)
/* 80047B3C 0004493C  C0 43 00 14 */	lfs f2, 0x14(r3)
/* 80047B40 00044940  C0 03 00 34 */	lfs f0, 0x34(r3)
/* 80047B44 00044944  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80047B48 00044948  D0 03 00 34 */	stfs f0, 0x34(r3)
/* 80047B4C 0004494C  C0 43 00 18 */	lfs f2, 0x18(r3)
/* 80047B50 00044950  C0 03 00 38 */	lfs f0, 0x38(r3)
/* 80047B54 00044954  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80047B58 00044958  D0 03 00 38 */	stfs f0, 0x38(r3)
/* 80047B5C 0004495C  4E 80 00 20 */	blr 

.global xMat4x3MoveLocalAt__FP7xMat4x3f
xMat4x3MoveLocalAt__FP7xMat4x3f:
/* 80047B60 00044960  C0 43 00 20 */	lfs f2, 0x20(r3)
/* 80047B64 00044964  C0 03 00 30 */	lfs f0, 0x30(r3)
/* 80047B68 00044968  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80047B6C 0004496C  D0 03 00 30 */	stfs f0, 0x30(r3)
/* 80047B70 00044970  C0 43 00 24 */	lfs f2, 0x24(r3)
/* 80047B74 00044974  C0 03 00 34 */	lfs f0, 0x34(r3)
/* 80047B78 00044978  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80047B7C 0004497C  D0 03 00 34 */	stfs f0, 0x34(r3)
/* 80047B80 00044980  C0 43 00 28 */	lfs f2, 0x28(r3)
/* 80047B84 00044984  C0 03 00 38 */	lfs f0, 0x38(r3)
/* 80047B88 00044988  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80047B8C 0004498C  D0 03 00 38 */	stfs f0, 0x38(r3)
/* 80047B90 00044990  4E 80 00 20 */	blr 

.global xMat3x3LookVec__FP7xMat3x3PC5xVec3
xMat3x3LookVec__FP7xMat3x3PC5xVec3:
/* 80047B94 00044994  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80047B98 00044998  7C 08 02 A6 */	mflr r0
/* 80047B9C 0004499C  90 01 00 24 */	stw r0, 0x24(r1)
/* 80047BA0 000449A0  DB E1 00 10 */	stfd f31, 0x10(r1)
/* 80047BA4 000449A4  F3 E1 00 18 */	psq_st f31, 24(r1), 0, qr0
/* 80047BA8 000449A8  BF C1 00 08 */	stmw r30, 8(r1)
/* 80047BAC 000449AC  7C 7E 1B 78 */	mr r30, r3
/* 80047BB0 000449B0  7C 9F 23 78 */	mr r31, r4
/* 80047BB4 000449B4  38 7E 00 20 */	addi r3, r30, 0x20
/* 80047BB8 000449B8  48 02 9A 69 */	bl xVec3Normalize__FP5xVec3PC5xVec3
/* 80047BBC 000449BC  FF E0 08 90 */	fmr f31, f1
/* 80047BC0 000449C0  38 7E 00 20 */	addi r3, r30, 0x20
/* 80047BC4 000449C4  7C 64 1B 78 */	mr r4, r3
/* 80047BC8 000449C8  4B FC 27 51 */	bl xVec3Inv__FP5xVec3PC5xVec3
/* 80047BCC 000449CC  C0 62 8A 58 */	lfs f3, _esc__2_784@sda21(r2)
/* 80047BD0 000449D0  C0 5E 00 24 */	lfs f2, 0x24(r30)
/* 80047BD4 000449D4  C0 22 8A 64 */	lfs f1, _esc__2_1656@sda21(r2)
/* 80047BD8 000449D8  EC 03 10 28 */	fsubs f0, f3, f2
/* 80047BDC 000449DC  FC 00 02 10 */	fabs f0, f0
/* 80047BE0 000449E0  FC 00 00 18 */	frsp f0, f0
/* 80047BE4 000449E4  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80047BE8 000449E8  40 80 00 38 */	bge lbl_80047C20
/* 80047BEC 000449EC  D0 7E 00 00 */	stfs f3, 0(r30)
/* 80047BF0 000449F0  FC 20 F8 90 */	fmr f1, f31
/* 80047BF4 000449F4  C0 42 8A 54 */	lfs f2, _esc__2_618_0@sda21(r2)
/* 80047BF8 000449F8  C0 02 8A 70 */	lfs f0, _esc__2_1729@sda21(r2)
/* 80047BFC 000449FC  D0 5E 00 04 */	stfs f2, 4(r30)
/* 80047C00 00044A00  D0 5E 00 08 */	stfs f2, 8(r30)
/* 80047C04 00044A04  D0 5E 00 10 */	stfs f2, 0x10(r30)
/* 80047C08 00044A08  D0 5E 00 14 */	stfs f2, 0x14(r30)
/* 80047C0C 00044A0C  D0 7E 00 18 */	stfs f3, 0x18(r30)
/* 80047C10 00044A10  D0 5E 00 20 */	stfs f2, 0x20(r30)
/* 80047C14 00044A14  D0 1E 00 24 */	stfs f0, 0x24(r30)
/* 80047C18 00044A18  D0 5E 00 28 */	stfs f2, 0x28(r30)
/* 80047C1C 00044A1C  48 00 00 F4 */	b lbl_80047D10
lbl_80047C20:
/* 80047C20 00044A20  EC 03 10 2A */	fadds f0, f3, f2
/* 80047C24 00044A24  FC 00 02 10 */	fabs f0, f0
/* 80047C28 00044A28  FC 00 00 18 */	frsp f0, f0
/* 80047C2C 00044A2C  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80047C30 00044A30  40 80 00 38 */	bge lbl_80047C68
/* 80047C34 00044A34  C0 42 8A 70 */	lfs f2, _esc__2_1729@sda21(r2)
/* 80047C38 00044A38  FC 20 F8 90 */	fmr f1, f31
/* 80047C3C 00044A3C  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80047C40 00044A40  D0 5E 00 00 */	stfs f2, 0(r30)
/* 80047C44 00044A44  D0 1E 00 04 */	stfs f0, 4(r30)
/* 80047C48 00044A48  D0 1E 00 08 */	stfs f0, 8(r30)
/* 80047C4C 00044A4C  D0 1E 00 10 */	stfs f0, 0x10(r30)
/* 80047C50 00044A50  D0 1E 00 14 */	stfs f0, 0x14(r30)
/* 80047C54 00044A54  D0 5E 00 18 */	stfs f2, 0x18(r30)
/* 80047C58 00044A58  D0 1E 00 20 */	stfs f0, 0x20(r30)
/* 80047C5C 00044A5C  D0 7E 00 24 */	stfs f3, 0x24(r30)
/* 80047C60 00044A60  D0 1E 00 28 */	stfs f0, 0x28(r30)
/* 80047C64 00044A64  48 00 00 AC */	b lbl_80047D10
lbl_80047C68:
/* 80047C68 00044A68  C0 1F 00 08 */	lfs f0, 8(r31)
/* 80047C6C 00044A6C  FC 00 02 10 */	fabs f0, f0
/* 80047C70 00044A70  FC 00 00 18 */	frsp f0, f0
/* 80047C74 00044A74  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80047C78 00044A78  40 80 00 44 */	bge lbl_80047CBC
/* 80047C7C 00044A7C  C0 1F 00 00 */	lfs f0, 0(r31)
/* 80047C80 00044A80  FC 00 02 10 */	fabs f0, f0
/* 80047C84 00044A84  FC 00 00 18 */	frsp f0, f0
/* 80047C88 00044A88  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80047C8C 00044A8C  40 80 00 30 */	bge lbl_80047CBC
/* 80047C90 00044A90  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 80047C94 00044A94  D0 7E 00 00 */	stfs f3, 0(r30)
/* 80047C98 00044A98  D0 3E 00 04 */	stfs f1, 4(r30)
/* 80047C9C 00044A9C  D0 3E 00 08 */	stfs f1, 8(r30)
/* 80047CA0 00044AA0  D0 3E 00 10 */	stfs f1, 0x10(r30)
/* 80047CA4 00044AA4  D0 7E 00 14 */	stfs f3, 0x14(r30)
/* 80047CA8 00044AA8  D0 3E 00 18 */	stfs f1, 0x18(r30)
/* 80047CAC 00044AAC  D0 3E 00 20 */	stfs f1, 0x20(r30)
/* 80047CB0 00044AB0  D0 3E 00 24 */	stfs f1, 0x24(r30)
/* 80047CB4 00044AB4  D0 7E 00 28 */	stfs f3, 0x28(r30)
/* 80047CB8 00044AB8  48 00 00 58 */	b lbl_80047D10
lbl_80047CBC:
/* 80047CBC 00044ABC  C0 3E 00 28 */	lfs f1, 0x28(r30)
/* 80047CC0 00044AC0  7F C3 F3 78 */	mr r3, r30
/* 80047CC4 00044AC4  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80047CC8 00044AC8  7F C4 F3 78 */	mr r4, r30
/* 80047CCC 00044ACC  D0 3E 00 00 */	stfs f1, 0(r30)
/* 80047CD0 00044AD0  D0 1E 00 04 */	stfs f0, 4(r30)
/* 80047CD4 00044AD4  C0 1E 00 20 */	lfs f0, 0x20(r30)
/* 80047CD8 00044AD8  FC 00 00 50 */	fneg f0, f0
/* 80047CDC 00044ADC  D0 1E 00 08 */	stfs f0, 8(r30)
/* 80047CE0 00044AE0  48 02 99 41 */	bl xVec3Normalize__FP5xVec3PC5xVec3
/* 80047CE4 00044AE4  7F C5 F3 78 */	mr r5, r30
/* 80047CE8 00044AE8  38 7E 00 10 */	addi r3, r30, 0x10
/* 80047CEC 00044AEC  38 9E 00 20 */	addi r4, r30, 0x20
/* 80047CF0 00044AF0  4B FC FE 2D */	bl xVec3Cross__FP5xVec3PC5xVec3PC5xVec3
/* 80047CF4 00044AF4  7F C3 F3 78 */	mr r3, r30
/* 80047CF8 00044AF8  38 9E 00 10 */	addi r4, r30, 0x10
/* 80047CFC 00044AFC  38 BE 00 20 */	addi r5, r30, 0x20
/* 80047D00 00044B00  4B FC FE 1D */	bl xVec3Cross__FP5xVec3PC5xVec3PC5xVec3
/* 80047D04 00044B04  38 00 00 00 */	li r0, 0
/* 80047D08 00044B08  FC 20 F8 90 */	fmr f1, f31
/* 80047D0C 00044B0C  90 1E 00 0C */	stw r0, 0xc(r30)
lbl_80047D10:
/* 80047D10 00044B10  E3 E1 00 18 */	psq_l f31, 24(r1), 0, qr0
/* 80047D14 00044B14  CB E1 00 10 */	lfd f31, 0x10(r1)
/* 80047D18 00044B18  BB C1 00 08 */	lmw r30, 8(r1)
/* 80047D1C 00044B1C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80047D20 00044B20  7C 08 03 A6 */	mtlr r0
/* 80047D24 00044B24  38 21 00 20 */	addi r1, r1, 0x20
/* 80047D28 00044B28  4E 80 00 20 */	blr 

.global xMat3x3LookVec2__FP7xMat3x3PC5xVec3
xMat3x3LookVec2__FP7xMat3x3PC5xVec3:
/* 80047D2C 00044B2C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80047D30 00044B30  7C 08 02 A6 */	mflr r0
/* 80047D34 00044B34  90 01 00 14 */	stw r0, 0x14(r1)
/* 80047D38 00044B38  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80047D3C 00044B3C  7C 7F 1B 78 */	mr r31, r3
/* 80047D40 00044B40  4B FF FE 55 */	bl xMat3x3LookVec__FP7xMat3x3PC5xVec3
/* 80047D44 00044B44  C0 7F 00 00 */	lfs f3, 0(r31)
/* 80047D48 00044B48  C0 42 8A 64 */	lfs f2, _esc__2_1656@sda21(r2)
/* 80047D4C 00044B4C  FC 00 1A 10 */	fabs f0, f3
/* 80047D50 00044B50  FC 00 00 18 */	frsp f0, f0
/* 80047D54 00044B54  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047D58 00044B58  40 80 00 10 */	bge lbl_80047D68
/* 80047D5C 00044B5C  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80047D60 00044B60  D0 1F 00 00 */	stfs f0, 0(r31)
/* 80047D64 00044B64  48 00 00 20 */	b lbl_80047D84
lbl_80047D68:
/* 80047D68 00044B68  C0 22 8A 58 */	lfs f1, _esc__2_784@sda21(r2)
/* 80047D6C 00044B6C  EC 03 08 28 */	fsubs f0, f3, f1
/* 80047D70 00044B70  FC 00 02 10 */	fabs f0, f0
/* 80047D74 00044B74  FC 00 00 18 */	frsp f0, f0
/* 80047D78 00044B78  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047D7C 00044B7C  40 80 00 08 */	bge lbl_80047D84
/* 80047D80 00044B80  D0 3F 00 00 */	stfs f1, 0(r31)
lbl_80047D84:
/* 80047D84 00044B84  C0 7F 00 04 */	lfs f3, 4(r31)
/* 80047D88 00044B88  C0 42 8A 64 */	lfs f2, _esc__2_1656@sda21(r2)
/* 80047D8C 00044B8C  FC 00 1A 10 */	fabs f0, f3
/* 80047D90 00044B90  FC 00 00 18 */	frsp f0, f0
/* 80047D94 00044B94  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047D98 00044B98  40 80 00 10 */	bge lbl_80047DA8
/* 80047D9C 00044B9C  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80047DA0 00044BA0  D0 1F 00 04 */	stfs f0, 4(r31)
/* 80047DA4 00044BA4  48 00 00 20 */	b lbl_80047DC4
lbl_80047DA8:
/* 80047DA8 00044BA8  C0 22 8A 58 */	lfs f1, _esc__2_784@sda21(r2)
/* 80047DAC 00044BAC  EC 03 08 28 */	fsubs f0, f3, f1
/* 80047DB0 00044BB0  FC 00 02 10 */	fabs f0, f0
/* 80047DB4 00044BB4  FC 00 00 18 */	frsp f0, f0
/* 80047DB8 00044BB8  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047DBC 00044BBC  40 80 00 08 */	bge lbl_80047DC4
/* 80047DC0 00044BC0  D0 3F 00 04 */	stfs f1, 4(r31)
lbl_80047DC4:
/* 80047DC4 00044BC4  C0 7F 00 08 */	lfs f3, 8(r31)
/* 80047DC8 00044BC8  C0 42 8A 64 */	lfs f2, _esc__2_1656@sda21(r2)
/* 80047DCC 00044BCC  FC 00 1A 10 */	fabs f0, f3
/* 80047DD0 00044BD0  FC 00 00 18 */	frsp f0, f0
/* 80047DD4 00044BD4  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047DD8 00044BD8  40 80 00 10 */	bge lbl_80047DE8
/* 80047DDC 00044BDC  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80047DE0 00044BE0  D0 1F 00 08 */	stfs f0, 8(r31)
/* 80047DE4 00044BE4  48 00 00 20 */	b lbl_80047E04
lbl_80047DE8:
/* 80047DE8 00044BE8  C0 22 8A 58 */	lfs f1, _esc__2_784@sda21(r2)
/* 80047DEC 00044BEC  EC 03 08 28 */	fsubs f0, f3, f1
/* 80047DF0 00044BF0  FC 00 02 10 */	fabs f0, f0
/* 80047DF4 00044BF4  FC 00 00 18 */	frsp f0, f0
/* 80047DF8 00044BF8  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047DFC 00044BFC  40 80 00 08 */	bge lbl_80047E04
/* 80047E00 00044C00  D0 3F 00 08 */	stfs f1, 8(r31)
lbl_80047E04:
/* 80047E04 00044C04  C0 7F 00 10 */	lfs f3, 0x10(r31)
/* 80047E08 00044C08  C0 42 8A 64 */	lfs f2, _esc__2_1656@sda21(r2)
/* 80047E0C 00044C0C  FC 00 1A 10 */	fabs f0, f3
/* 80047E10 00044C10  FC 00 00 18 */	frsp f0, f0
/* 80047E14 00044C14  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047E18 00044C18  40 80 00 10 */	bge lbl_80047E28
/* 80047E1C 00044C1C  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80047E20 00044C20  D0 1F 00 10 */	stfs f0, 0x10(r31)
/* 80047E24 00044C24  48 00 00 20 */	b lbl_80047E44
lbl_80047E28:
/* 80047E28 00044C28  C0 22 8A 58 */	lfs f1, _esc__2_784@sda21(r2)
/* 80047E2C 00044C2C  EC 03 08 28 */	fsubs f0, f3, f1
/* 80047E30 00044C30  FC 00 02 10 */	fabs f0, f0
/* 80047E34 00044C34  FC 00 00 18 */	frsp f0, f0
/* 80047E38 00044C38  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047E3C 00044C3C  40 80 00 08 */	bge lbl_80047E44
/* 80047E40 00044C40  D0 3F 00 10 */	stfs f1, 0x10(r31)
lbl_80047E44:
/* 80047E44 00044C44  C0 7F 00 14 */	lfs f3, 0x14(r31)
/* 80047E48 00044C48  C0 42 8A 64 */	lfs f2, _esc__2_1656@sda21(r2)
/* 80047E4C 00044C4C  FC 00 1A 10 */	fabs f0, f3
/* 80047E50 00044C50  FC 00 00 18 */	frsp f0, f0
/* 80047E54 00044C54  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047E58 00044C58  40 80 00 10 */	bge lbl_80047E68
/* 80047E5C 00044C5C  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80047E60 00044C60  D0 1F 00 14 */	stfs f0, 0x14(r31)
/* 80047E64 00044C64  48 00 00 20 */	b lbl_80047E84
lbl_80047E68:
/* 80047E68 00044C68  C0 22 8A 58 */	lfs f1, _esc__2_784@sda21(r2)
/* 80047E6C 00044C6C  EC 03 08 28 */	fsubs f0, f3, f1
/* 80047E70 00044C70  FC 00 02 10 */	fabs f0, f0
/* 80047E74 00044C74  FC 00 00 18 */	frsp f0, f0
/* 80047E78 00044C78  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047E7C 00044C7C  40 80 00 08 */	bge lbl_80047E84
/* 80047E80 00044C80  D0 3F 00 14 */	stfs f1, 0x14(r31)
lbl_80047E84:
/* 80047E84 00044C84  C0 7F 00 18 */	lfs f3, 0x18(r31)
/* 80047E88 00044C88  C0 42 8A 64 */	lfs f2, _esc__2_1656@sda21(r2)
/* 80047E8C 00044C8C  FC 00 1A 10 */	fabs f0, f3
/* 80047E90 00044C90  FC 00 00 18 */	frsp f0, f0
/* 80047E94 00044C94  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047E98 00044C98  40 80 00 10 */	bge lbl_80047EA8
/* 80047E9C 00044C9C  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80047EA0 00044CA0  D0 1F 00 18 */	stfs f0, 0x18(r31)
/* 80047EA4 00044CA4  48 00 00 20 */	b lbl_80047EC4
lbl_80047EA8:
/* 80047EA8 00044CA8  C0 22 8A 58 */	lfs f1, _esc__2_784@sda21(r2)
/* 80047EAC 00044CAC  EC 03 08 28 */	fsubs f0, f3, f1
/* 80047EB0 00044CB0  FC 00 02 10 */	fabs f0, f0
/* 80047EB4 00044CB4  FC 00 00 18 */	frsp f0, f0
/* 80047EB8 00044CB8  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047EBC 00044CBC  40 80 00 08 */	bge lbl_80047EC4
/* 80047EC0 00044CC0  D0 3F 00 18 */	stfs f1, 0x18(r31)
lbl_80047EC4:
/* 80047EC4 00044CC4  C0 7F 00 20 */	lfs f3, 0x20(r31)
/* 80047EC8 00044CC8  C0 42 8A 64 */	lfs f2, _esc__2_1656@sda21(r2)
/* 80047ECC 00044CCC  FC 00 1A 10 */	fabs f0, f3
/* 80047ED0 00044CD0  FC 00 00 18 */	frsp f0, f0
/* 80047ED4 00044CD4  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047ED8 00044CD8  40 80 00 10 */	bge lbl_80047EE8
/* 80047EDC 00044CDC  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80047EE0 00044CE0  D0 1F 00 20 */	stfs f0, 0x20(r31)
/* 80047EE4 00044CE4  48 00 00 20 */	b lbl_80047F04
lbl_80047EE8:
/* 80047EE8 00044CE8  C0 22 8A 58 */	lfs f1, _esc__2_784@sda21(r2)
/* 80047EEC 00044CEC  EC 03 08 28 */	fsubs f0, f3, f1
/* 80047EF0 00044CF0  FC 00 02 10 */	fabs f0, f0
/* 80047EF4 00044CF4  FC 00 00 18 */	frsp f0, f0
/* 80047EF8 00044CF8  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047EFC 00044CFC  40 80 00 08 */	bge lbl_80047F04
/* 80047F00 00044D00  D0 3F 00 20 */	stfs f1, 0x20(r31)
lbl_80047F04:
/* 80047F04 00044D04  C0 7F 00 24 */	lfs f3, 0x24(r31)
/* 80047F08 00044D08  C0 42 8A 64 */	lfs f2, _esc__2_1656@sda21(r2)
/* 80047F0C 00044D0C  FC 00 1A 10 */	fabs f0, f3
/* 80047F10 00044D10  FC 00 00 18 */	frsp f0, f0
/* 80047F14 00044D14  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047F18 00044D18  40 80 00 10 */	bge lbl_80047F28
/* 80047F1C 00044D1C  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80047F20 00044D20  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 80047F24 00044D24  48 00 00 20 */	b lbl_80047F44
lbl_80047F28:
/* 80047F28 00044D28  C0 22 8A 58 */	lfs f1, _esc__2_784@sda21(r2)
/* 80047F2C 00044D2C  EC 03 08 28 */	fsubs f0, f3, f1
/* 80047F30 00044D30  FC 00 02 10 */	fabs f0, f0
/* 80047F34 00044D34  FC 00 00 18 */	frsp f0, f0
/* 80047F38 00044D38  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047F3C 00044D3C  40 80 00 08 */	bge lbl_80047F44
/* 80047F40 00044D40  D0 3F 00 24 */	stfs f1, 0x24(r31)
lbl_80047F44:
/* 80047F44 00044D44  C0 7F 00 28 */	lfs f3, 0x28(r31)
/* 80047F48 00044D48  C0 42 8A 64 */	lfs f2, _esc__2_1656@sda21(r2)
/* 80047F4C 00044D4C  FC 00 1A 10 */	fabs f0, f3
/* 80047F50 00044D50  FC 00 00 18 */	frsp f0, f0
/* 80047F54 00044D54  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047F58 00044D58  40 80 00 10 */	bge lbl_80047F68
/* 80047F5C 00044D5C  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80047F60 00044D60  D0 1F 00 28 */	stfs f0, 0x28(r31)
/* 80047F64 00044D64  48 00 00 20 */	b lbl_80047F84
lbl_80047F68:
/* 80047F68 00044D68  C0 22 8A 58 */	lfs f1, _esc__2_784@sda21(r2)
/* 80047F6C 00044D6C  EC 03 08 28 */	fsubs f0, f3, f1
/* 80047F70 00044D70  FC 00 02 10 */	fabs f0, f0
/* 80047F74 00044D74  FC 00 00 18 */	frsp f0, f0
/* 80047F78 00044D78  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80047F7C 00044D7C  40 80 00 08 */	bge lbl_80047F84
/* 80047F80 00044D80  D0 3F 00 28 */	stfs f1, 0x28(r31)
lbl_80047F84:
/* 80047F84 00044D84  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80047F88 00044D88  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80047F8C 00044D8C  7C 08 03 A6 */	mtlr r0
/* 80047F90 00044D90  38 21 00 10 */	addi r1, r1, 0x10
/* 80047F94 00044D94  4E 80 00 20 */	blr 

.global xMat3x3LookVec4__FR7xMat3x3fffRC5xVec3
xMat3x3LookVec4__FR7xMat3x3fffRC5xVec3:
/* 80047F98 00044D98  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 80047F9C 00044D9C  7C 08 02 A6 */	mflr r0
/* 80047FA0 00044DA0  90 01 00 64 */	stw r0, 0x64(r1)
/* 80047FA4 00044DA4  DB E1 00 50 */	stfd f31, 0x50(r1)
/* 80047FA8 00044DA8  F3 E1 00 58 */	psq_st f31, 88(r1), 0, qr0
/* 80047FAC 00044DAC  DB C1 00 40 */	stfd f30, 0x40(r1)
/* 80047FB0 00044DB0  F3 C1 00 48 */	psq_st f30, 72(r1), 0, qr0
/* 80047FB4 00044DB4  DB A1 00 30 */	stfd f29, 0x30(r1)
/* 80047FB8 00044DB8  F3 A1 00 38 */	psq_st f29, 56(r1), 0, qr0
/* 80047FBC 00044DBC  DB 81 00 20 */	stfd f28, 0x20(r1)
/* 80047FC0 00044DC0  F3 81 00 28 */	psq_st f28, 40(r1), 0, qr0
/* 80047FC4 00044DC4  BF C1 00 18 */	stmw r30, 0x18(r1)
/* 80047FC8 00044DC8  FF A0 10 90 */	fmr f29, f2
/* 80047FCC 00044DCC  C0 02 8A 74 */	lfs f0, _esc__2_1846@sda21(r2)
/* 80047FD0 00044DD0  FF 80 08 90 */	fmr f28, f1
/* 80047FD4 00044DD4  7C 7E 1B 78 */	mr r30, r3
/* 80047FD8 00044DD8  FF C0 18 90 */	fmr f30, f3
/* 80047FDC 00044DDC  7C 9F 23 78 */	mr r31, r4
/* 80047FE0 00044DE0  EC 3D 07 72 */	fmuls f1, f29, f29
/* 80047FE4 00044DE4  EC 3C 0F 3A */	fmadds f1, f28, f28, f1
/* 80047FE8 00044DE8  EC 3E 0F BA */	fmadds f1, f30, f30, f1
/* 80047FEC 00044DEC  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80047FF0 00044DF0  40 80 00 14 */	bge lbl_80048004
/* 80047FF4 00044DF4  38 8D BA 80 */	addi r4, r13, g_I3@sda21
/* 80047FF8 00044DF8  4B FB DC 9D */	bl __as__7xMat3x3FRC7xMat3x3
/* 80047FFC 00044DFC  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 80048000 00044E00  48 00 00 E0 */	b lbl_800480E0
lbl_80048004:
/* 80048004 00044E04  4B FC 34 75 */	bl xsqrt__Ff
/* 80048008 00044E08  FF E0 08 90 */	fmr f31, f1
/* 8004800C 00044E0C  C0 02 8A 58 */	lfs f0, _esc__2_784@sda21(r2)
/* 80048010 00044E10  38 7E 00 20 */	addi r3, r30, 0x20
/* 80048014 00044E14  EC 00 F8 24 */	fdivs f0, f0, f31
/* 80048018 00044E18  EC 3C 00 32 */	fmuls f1, f28, f0
/* 8004801C 00044E1C  EC 5D 00 32 */	fmuls f2, f29, f0
/* 80048020 00044E20  EC 7E 00 32 */	fmuls f3, f30, f0
/* 80048024 00044E24  4B FC 57 B5 */	bl assign__5xVec3Ffff
/* 80048028 00044E28  7F E4 FB 78 */	mr r4, r31
/* 8004802C 00044E2C  38 7E 00 20 */	addi r3, r30, 0x20
/* 80048030 00044E30  4B FC 32 35 */	bl dot__5xVec3CFRC5xVec3
/* 80048034 00044E34  FC 00 0A 10 */	fabs f0, f1
/* 80048038 00044E38  C0 42 8A 78 */	lfs f2, _esc__2_1847@sda21(r2)
/* 8004803C 00044E3C  FC 00 00 18 */	frsp f0, f0
/* 80048040 00044E40  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80048044 00044E44  40 81 00 70 */	ble lbl_800480B4
/* 80048048 00044E48  C0 3E 00 24 */	lfs f1, 0x24(r30)
/* 8004804C 00044E4C  FC 00 0A 10 */	fabs f0, f1
/* 80048050 00044E50  FC 00 00 18 */	frsp f0, f0
/* 80048054 00044E54  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80048058 00044E58  40 81 00 1C */	ble lbl_80048074
/* 8004805C 00044E5C  FC 60 08 50 */	fneg f3, f1
/* 80048060 00044E60  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 80048064 00044E64  C0 5E 00 28 */	lfs f2, 0x28(r30)
/* 80048068 00044E68  7F C3 F3 78 */	mr r3, r30
/* 8004806C 00044E6C  4B FC 57 6D */	bl assign__5xVec3Ffff
/* 80048070 00044E70  48 00 00 1C */	b lbl_8004808C
lbl_80048074:
/* 80048074 00044E74  C0 1E 00 28 */	lfs f0, 0x28(r30)
/* 80048078 00044E78  7F C3 F3 78 */	mr r3, r30
/* 8004807C 00044E7C  C0 42 8A 54 */	lfs f2, _esc__2_618_0@sda21(r2)
/* 80048080 00044E80  FC 20 00 50 */	fneg f1, f0
/* 80048084 00044E84  C0 7E 00 20 */	lfs f3, 0x20(r30)
/* 80048088 00044E88  4B FC 57 51 */	bl assign__5xVec3Ffff
lbl_8004808C:
/* 8004808C 00044E8C  7F C3 F3 78 */	mr r3, r30
/* 80048090 00044E90  4B FC 74 9D */	bl normalize__5xVec3Fv
/* 80048094 00044E94  7F C4 F3 78 */	mr r4, r30
/* 80048098 00044E98  38 61 00 08 */	addi r3, r1, 8
/* 8004809C 00044E9C  38 BE 00 20 */	addi r5, r30, 0x20
/* 800480A0 00044EA0  4B FC 36 E9 */	bl cross__5xVec3CFRC5xVec3
/* 800480A4 00044EA4  38 7E 00 10 */	addi r3, r30, 0x10
/* 800480A8 00044EA8  38 81 00 08 */	addi r4, r1, 8
/* 800480AC 00044EAC  4B FC 2F FD */	bl __as__5xVec3FRC5xVec3
/* 800480B0 00044EB0  48 00 00 2C */	b lbl_800480DC
lbl_800480B4:
/* 800480B4 00044EB4  7F E5 FB 78 */	mr r5, r31
/* 800480B8 00044EB8  38 7E 00 10 */	addi r3, r30, 0x10
/* 800480BC 00044EBC  38 9E 00 20 */	addi r4, r30, 0x20
/* 800480C0 00044EC0  4B FC 74 C9 */	bl cross__5xVec3FRC5xVec3RC5xVec3
/* 800480C4 00044EC4  38 7E 00 10 */	addi r3, r30, 0x10
/* 800480C8 00044EC8  4B FC 74 65 */	bl normalize__5xVec3Fv
/* 800480CC 00044ECC  7F C3 F3 78 */	mr r3, r30
/* 800480D0 00044ED0  38 9E 00 10 */	addi r4, r30, 0x10
/* 800480D4 00044ED4  38 BE 00 20 */	addi r5, r30, 0x20
/* 800480D8 00044ED8  4B FC 74 B1 */	bl cross__5xVec3FRC5xVec3RC5xVec3
lbl_800480DC:
/* 800480DC 00044EDC  FC 20 F8 90 */	fmr f1, f31
lbl_800480E0:
/* 800480E0 00044EE0  E3 E1 00 58 */	psq_l f31, 88(r1), 0, qr0
/* 800480E4 00044EE4  CB E1 00 50 */	lfd f31, 0x50(r1)
/* 800480E8 00044EE8  E3 C1 00 48 */	psq_l f30, 72(r1), 0, qr0
/* 800480EC 00044EEC  CB C1 00 40 */	lfd f30, 0x40(r1)
/* 800480F0 00044EF0  E3 A1 00 38 */	psq_l f29, 56(r1), 0, qr0
/* 800480F4 00044EF4  CB A1 00 30 */	lfd f29, 0x30(r1)
/* 800480F8 00044EF8  E3 81 00 28 */	psq_l f28, 40(r1), 0, qr0
/* 800480FC 00044EFC  CB 81 00 20 */	lfd f28, 0x20(r1)
/* 80048100 00044F00  BB C1 00 18 */	lmw r30, 0x18(r1)
/* 80048104 00044F04  80 01 00 64 */	lwz r0, 0x64(r1)
/* 80048108 00044F08  7C 08 03 A6 */	mtlr r0
/* 8004810C 00044F0C  38 21 00 60 */	addi r1, r1, 0x60
/* 80048110 00044F10  4E 80 00 20 */	blr 

.global xMat3x3LookVec5__FR7xMat3x3fffRC5xVec3
xMat3x3LookVec5__FR7xMat3x3fffRC5xVec3:
/* 80048114 00044F14  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 80048118 00044F18  7C 08 02 A6 */	mflr r0
/* 8004811C 00044F1C  90 01 00 64 */	stw r0, 0x64(r1)
/* 80048120 00044F20  DB E1 00 50 */	stfd f31, 0x50(r1)
/* 80048124 00044F24  F3 E1 00 58 */	psq_st f31, 88(r1), 0, qr0
/* 80048128 00044F28  DB C1 00 40 */	stfd f30, 0x40(r1)
/* 8004812C 00044F2C  F3 C1 00 48 */	psq_st f30, 72(r1), 0, qr0
/* 80048130 00044F30  DB A1 00 30 */	stfd f29, 0x30(r1)
/* 80048134 00044F34  F3 A1 00 38 */	psq_st f29, 56(r1), 0, qr0
/* 80048138 00044F38  DB 81 00 20 */	stfd f28, 0x20(r1)
/* 8004813C 00044F3C  F3 81 00 28 */	psq_st f28, 40(r1), 0, qr0
/* 80048140 00044F40  BF C1 00 18 */	stmw r30, 0x18(r1)
/* 80048144 00044F44  FF A0 10 90 */	fmr f29, f2
/* 80048148 00044F48  C0 02 8A 74 */	lfs f0, _esc__2_1846@sda21(r2)
/* 8004814C 00044F4C  FF 80 08 90 */	fmr f28, f1
/* 80048150 00044F50  7C 7E 1B 78 */	mr r30, r3
/* 80048154 00044F54  FF C0 18 90 */	fmr f30, f3
/* 80048158 00044F58  7C 9F 23 78 */	mr r31, r4
/* 8004815C 00044F5C  EC 3D 07 72 */	fmuls f1, f29, f29
/* 80048160 00044F60  EC 3C 0F 3A */	fmadds f1, f28, f28, f1
/* 80048164 00044F64  EC 3E 0F BA */	fmadds f1, f30, f30, f1
/* 80048168 00044F68  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8004816C 00044F6C  40 80 00 14 */	bge lbl_80048180
/* 80048170 00044F70  38 8D BA 80 */	addi r4, r13, g_I3@sda21
/* 80048174 00044F74  4B FB DB 21 */	bl __as__7xMat3x3FRC7xMat3x3
/* 80048178 00044F78  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 8004817C 00044F7C  48 00 00 E0 */	b lbl_8004825C
lbl_80048180:
/* 80048180 00044F80  4B FC 32 F9 */	bl xsqrt__Ff
/* 80048184 00044F84  FF E0 08 90 */	fmr f31, f1
/* 80048188 00044F88  C0 02 8A 58 */	lfs f0, _esc__2_784@sda21(r2)
/* 8004818C 00044F8C  38 7E 00 20 */	addi r3, r30, 0x20
/* 80048190 00044F90  EC 00 F8 24 */	fdivs f0, f0, f31
/* 80048194 00044F94  EC 3C 00 32 */	fmuls f1, f28, f0
/* 80048198 00044F98  EC 5D 00 32 */	fmuls f2, f29, f0
/* 8004819C 00044F9C  EC 7E 00 32 */	fmuls f3, f30, f0
/* 800481A0 00044FA0  4B FC 56 39 */	bl assign__5xVec3Ffff
/* 800481A4 00044FA4  7F E4 FB 78 */	mr r4, r31
/* 800481A8 00044FA8  38 7E 00 20 */	addi r3, r30, 0x20
/* 800481AC 00044FAC  4B FC 30 B9 */	bl dot__5xVec3CFRC5xVec3
/* 800481B0 00044FB0  FC 00 0A 10 */	fabs f0, f1
/* 800481B4 00044FB4  C0 42 8A 78 */	lfs f2, _esc__2_1847@sda21(r2)
/* 800481B8 00044FB8  FC 00 00 18 */	frsp f0, f0
/* 800481BC 00044FBC  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 800481C0 00044FC0  40 81 00 70 */	ble lbl_80048230
/* 800481C4 00044FC4  C0 3E 00 24 */	lfs f1, 0x24(r30)
/* 800481C8 00044FC8  FC 00 0A 10 */	fabs f0, f1
/* 800481CC 00044FCC  FC 00 00 18 */	frsp f0, f0
/* 800481D0 00044FD0  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 800481D4 00044FD4  40 81 00 1C */	ble lbl_800481F0
/* 800481D8 00044FD8  FC 60 08 50 */	fneg f3, f1
/* 800481DC 00044FDC  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 800481E0 00044FE0  C0 5E 00 28 */	lfs f2, 0x28(r30)
/* 800481E4 00044FE4  7F C3 F3 78 */	mr r3, r30
/* 800481E8 00044FE8  4B FC 55 F1 */	bl assign__5xVec3Ffff
/* 800481EC 00044FEC  48 00 00 1C */	b lbl_80048208
lbl_800481F0:
/* 800481F0 00044FF0  C0 1E 00 28 */	lfs f0, 0x28(r30)
/* 800481F4 00044FF4  7F C3 F3 78 */	mr r3, r30
/* 800481F8 00044FF8  C0 42 8A 54 */	lfs f2, _esc__2_618_0@sda21(r2)
/* 800481FC 00044FFC  FC 20 00 50 */	fneg f1, f0
/* 80048200 00045000  C0 7E 00 20 */	lfs f3, 0x20(r30)
/* 80048204 00045004  4B FC 55 D5 */	bl assign__5xVec3Ffff
lbl_80048208:
/* 80048208 00045008  7F C3 F3 78 */	mr r3, r30
/* 8004820C 0004500C  4B FC 73 21 */	bl normalize__5xVec3Fv
/* 80048210 00045010  7F C4 F3 78 */	mr r4, r30
/* 80048214 00045014  38 61 00 08 */	addi r3, r1, 8
/* 80048218 00045018  38 BE 00 20 */	addi r5, r30, 0x20
/* 8004821C 0004501C  4B FC 35 6D */	bl cross__5xVec3CFRC5xVec3
/* 80048220 00045020  38 7E 00 10 */	addi r3, r30, 0x10
/* 80048224 00045024  38 81 00 08 */	addi r4, r1, 8
/* 80048228 00045028  4B FC 2E 81 */	bl __as__5xVec3FRC5xVec3
/* 8004822C 0004502C  48 00 00 2C */	b lbl_80048258
lbl_80048230:
/* 80048230 00045030  7F C3 F3 78 */	mr r3, r30
/* 80048234 00045034  7F E5 FB 78 */	mr r5, r31
/* 80048238 00045038  38 9E 00 20 */	addi r4, r30, 0x20
/* 8004823C 0004503C  4B FC 73 4D */	bl cross__5xVec3FRC5xVec3RC5xVec3
/* 80048240 00045040  7F C3 F3 78 */	mr r3, r30
/* 80048244 00045044  4B FC 72 E9 */	bl normalize__5xVec3Fv
/* 80048248 00045048  7F C5 F3 78 */	mr r5, r30
/* 8004824C 0004504C  38 7E 00 10 */	addi r3, r30, 0x10
/* 80048250 00045050  38 9E 00 20 */	addi r4, r30, 0x20
/* 80048254 00045054  4B FC 73 35 */	bl cross__5xVec3FRC5xVec3RC5xVec3
lbl_80048258:
/* 80048258 00045058  FC 20 F8 90 */	fmr f1, f31
lbl_8004825C:
/* 8004825C 0004505C  E3 E1 00 58 */	psq_l f31, 88(r1), 0, qr0
/* 80048260 00045060  CB E1 00 50 */	lfd f31, 0x50(r1)
/* 80048264 00045064  E3 C1 00 48 */	psq_l f30, 72(r1), 0, qr0
/* 80048268 00045068  CB C1 00 40 */	lfd f30, 0x40(r1)
/* 8004826C 0004506C  E3 A1 00 38 */	psq_l f29, 56(r1), 0, qr0
/* 80048270 00045070  CB A1 00 30 */	lfd f29, 0x30(r1)
/* 80048274 00045074  E3 81 00 28 */	psq_l f28, 40(r1), 0, qr0
/* 80048278 00045078  CB 81 00 20 */	lfd f28, 0x20(r1)
/* 8004827C 0004507C  BB C1 00 18 */	lmw r30, 0x18(r1)
/* 80048280 00045080  80 01 00 64 */	lwz r0, 0x64(r1)
/* 80048284 00045084  7C 08 03 A6 */	mtlr r0
/* 80048288 00045088  38 21 00 60 */	addi r1, r1, 0x60
/* 8004828C 0004508C  4E 80 00 20 */	blr 

.global xMat3x3Euler__FP7xMat3x3PC5xVec3
xMat3x3Euler__FP7xMat3x3PC5xVec3:
/* 80048290 00045090  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80048294 00045094  7C 08 02 A6 */	mflr r0
/* 80048298 00045098  C0 24 00 00 */	lfs f1, 0(r4)
/* 8004829C 0004509C  90 01 00 14 */	stw r0, 0x14(r1)
/* 800482A0 000450A0  C0 44 00 04 */	lfs f2, 4(r4)
/* 800482A4 000450A4  C0 64 00 08 */	lfs f3, 8(r4)
/* 800482A8 000450A8  48 00 00 15 */	bl xMat3x3Euler__FP7xMat3x3fff
/* 800482AC 000450AC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800482B0 000450B0  7C 08 03 A6 */	mtlr r0
/* 800482B4 000450B4  38 21 00 10 */	addi r1, r1, 0x10
/* 800482B8 000450B8  4E 80 00 20 */	blr 

.global xMat3x3Euler__FP7xMat3x3fff
xMat3x3Euler__FP7xMat3x3fff:
/* 800482BC 000450BC  94 21 FF 90 */	stwu r1, -0x70(r1)
/* 800482C0 000450C0  7C 08 02 A6 */	mflr r0
/* 800482C4 000450C4  90 01 00 74 */	stw r0, 0x74(r1)
/* 800482C8 000450C8  DB E1 00 60 */	stfd f31, 0x60(r1)
/* 800482CC 000450CC  F3 E1 00 68 */	psq_st f31, 104(r1), 0, qr0
/* 800482D0 000450D0  DB C1 00 50 */	stfd f30, 0x50(r1)
/* 800482D4 000450D4  F3 C1 00 58 */	psq_st f30, 88(r1), 0, qr0
/* 800482D8 000450D8  DB A1 00 40 */	stfd f29, 0x40(r1)
/* 800482DC 000450DC  F3 A1 00 48 */	psq_st f29, 72(r1), 0, qr0
/* 800482E0 000450E0  DB 81 00 30 */	stfd f28, 0x30(r1)
/* 800482E4 000450E4  F3 81 00 38 */	psq_st f28, 56(r1), 0, qr0
/* 800482E8 000450E8  DB 61 00 20 */	stfd f27, 0x20(r1)
/* 800482EC 000450EC  F3 61 00 28 */	psq_st f27, 40(r1), 0, qr0
/* 800482F0 000450F0  DB 41 00 10 */	stfd f26, 0x10(r1)
/* 800482F4 000450F4  F3 41 00 18 */	psq_st f26, 24(r1), 0, qr0
/* 800482F8 000450F8  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800482FC 000450FC  FF 80 08 90 */	fmr f28, f1
/* 80048300 00045100  7C 7F 1B 78 */	mr r31, r3
/* 80048304 00045104  FF C0 10 90 */	fmr f30, f2
/* 80048308 00045108  FF 40 18 90 */	fmr f26, f3
/* 8004830C 0004510C  48 02 E4 DD */	bl isin__Ff
/* 80048310 00045110  FF 60 08 90 */	fmr f27, f1
/* 80048314 00045114  FC 20 E0 90 */	fmr f1, f28
/* 80048318 00045118  48 02 E5 15 */	bl icos__Ff
/* 8004831C 0004511C  FF 80 08 90 */	fmr f28, f1
/* 80048320 00045120  FC 20 F0 90 */	fmr f1, f30
/* 80048324 00045124  48 02 E4 C5 */	bl isin__Ff
/* 80048328 00045128  FF A0 08 90 */	fmr f29, f1
/* 8004832C 0004512C  FC 20 F0 90 */	fmr f1, f30
/* 80048330 00045130  48 02 E4 FD */	bl icos__Ff
/* 80048334 00045134  FF C0 08 90 */	fmr f30, f1
/* 80048338 00045138  FC 20 D0 90 */	fmr f1, f26
/* 8004833C 0004513C  48 02 E4 AD */	bl isin__Ff
/* 80048340 00045140  FF E0 08 90 */	fmr f31, f1
/* 80048344 00045144  FC 20 D0 90 */	fmr f1, f26
/* 80048348 00045148  48 02 E4 E5 */	bl icos__Ff
/* 8004834C 0004514C  EC FB 07 72 */	fmuls f7, f27, f29
/* 80048350 00045150  38 00 00 00 */	li r0, 0
/* 80048354 00045154  EC 1C 07 72 */	fmuls f0, f28, f29
/* 80048358 00045158  FC A0 D8 50 */	fneg f5, f27
/* 8004835C 0004515C  EC 5F 01 F2 */	fmuls f2, f31, f7
/* 80048360 00045160  EC 9F 00 32 */	fmuls f4, f31, f0
/* 80048364 00045164  EC 01 00 32 */	fmuls f0, f1, f0
/* 80048368 00045168  EC 5C 10 7A */	fmadds f2, f28, f1, f2
/* 8004836C 0004516C  EC DE 07 F2 */	fmuls f6, f30, f31
/* 80048370 00045170  FC 60 E0 50 */	fneg f3, f28
/* 80048374 00045174  D0 5F 00 00 */	stfs f2, 0(r31)
/* 80048378 00045178  EC 41 01 F2 */	fmuls f2, f1, f7
/* 8004837C 0004517C  EC A5 20 7A */	fmadds f5, f5, f1, f4
/* 80048380 00045180  D0 DF 00 04 */	stfs f6, 4(r31)
/* 80048384 00045184  EC 9E 00 72 */	fmuls f4, f30, f1
/* 80048388 00045188  EC 23 17 FA */	fmadds f1, f3, f31, f2
/* 8004838C 0004518C  D0 BF 00 08 */	stfs f5, 8(r31)
/* 80048390 00045190  EC 7B 07 FA */	fmadds f3, f27, f31, f0
/* 80048394 00045194  EC 5B 07 B2 */	fmuls f2, f27, f30
/* 80048398 00045198  D0 3F 00 10 */	stfs f1, 0x10(r31)
/* 8004839C 0004519C  FC 20 E8 50 */	fneg f1, f29
/* 800483A0 000451A0  EC 1C 07 B2 */	fmuls f0, f28, f30
/* 800483A4 000451A4  D0 9F 00 14 */	stfs f4, 0x14(r31)
/* 800483A8 000451A8  D0 7F 00 18 */	stfs f3, 0x18(r31)
/* 800483AC 000451AC  D0 5F 00 20 */	stfs f2, 0x20(r31)
/* 800483B0 000451B0  D0 3F 00 24 */	stfs f1, 0x24(r31)
/* 800483B4 000451B4  D0 1F 00 28 */	stfs f0, 0x28(r31)
/* 800483B8 000451B8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 800483BC 000451BC  E3 E1 00 68 */	psq_l f31, 104(r1), 0, qr0
/* 800483C0 000451C0  CB E1 00 60 */	lfd f31, 0x60(r1)
/* 800483C4 000451C4  E3 C1 00 58 */	psq_l f30, 88(r1), 0, qr0
/* 800483C8 000451C8  CB C1 00 50 */	lfd f30, 0x50(r1)
/* 800483CC 000451CC  E3 A1 00 48 */	psq_l f29, 72(r1), 0, qr0
/* 800483D0 000451D0  CB A1 00 40 */	lfd f29, 0x40(r1)
/* 800483D4 000451D4  E3 81 00 38 */	psq_l f28, 56(r1), 0, qr0
/* 800483D8 000451D8  CB 81 00 30 */	lfd f28, 0x30(r1)
/* 800483DC 000451DC  E3 61 00 28 */	psq_l f27, 40(r1), 0, qr0
/* 800483E0 000451E0  CB 61 00 20 */	lfd f27, 0x20(r1)
/* 800483E4 000451E4  E3 41 00 18 */	psq_l f26, 24(r1), 0, qr0
/* 800483E8 000451E8  CB 41 00 10 */	lfd f26, 0x10(r1)
/* 800483EC 000451EC  80 01 00 74 */	lwz r0, 0x74(r1)
/* 800483F0 000451F0  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800483F4 000451F4  7C 08 03 A6 */	mtlr r0
/* 800483F8 000451F8  38 21 00 70 */	addi r1, r1, 0x70
/* 800483FC 000451FC  4E 80 00 20 */	blr 

.global xMat3x3RotC__FP7xMat3x3ffff
xMat3x3RotC__FP7xMat3x3ffff:
/* 80048400 00045200  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 80048404 00045204  7C 08 02 A6 */	mflr r0
/* 80048408 00045208  90 01 00 64 */	stw r0, 0x64(r1)
/* 8004840C 0004520C  DB E1 00 50 */	stfd f31, 0x50(r1)
/* 80048410 00045210  F3 E1 00 58 */	psq_st f31, 88(r1), 0, qr0
/* 80048414 00045214  DB C1 00 40 */	stfd f30, 0x40(r1)
/* 80048418 00045218  F3 C1 00 48 */	psq_st f30, 72(r1), 0, qr0
/* 8004841C 0004521C  DB A1 00 30 */	stfd f29, 0x30(r1)
/* 80048420 00045220  F3 A1 00 38 */	psq_st f29, 56(r1), 0, qr0
/* 80048424 00045224  DB 81 00 20 */	stfd f28, 0x20(r1)
/* 80048428 00045228  F3 81 00 28 */	psq_st f28, 40(r1), 0, qr0
/* 8004842C 0004522C  DB 61 00 10 */	stfd f27, 0x10(r1)
/* 80048430 00045230  F3 61 00 18 */	psq_st f27, 24(r1), 0, qr0
/* 80048434 00045234  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80048438 00045238  FF 60 20 90 */	fmr f27, f4
/* 8004843C 0004523C  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80048440 00045240  FF A0 08 90 */	fmr f29, f1
/* 80048444 00045244  7C 7F 1B 78 */	mr r31, r3
/* 80048448 00045248  FF C0 10 90 */	fmr f30, f2
/* 8004844C 0004524C  FF E0 18 90 */	fmr f31, f3
/* 80048450 00045250  FC 00 D8 00 */	fcmpu cr0, f0, f27
/* 80048454 00045254  40 82 00 0C */	bne lbl_80048460
/* 80048458 00045258  4B FC B0 29 */	bl xMat3x3Identity__FP7xMat3x3
/* 8004845C 0004525C  48 00 00 8C */	b lbl_800484E8
lbl_80048460:
/* 80048460 00045260  FC 20 D8 90 */	fmr f1, f27
/* 80048464 00045264  48 02 E3 C9 */	bl icos__Ff
/* 80048468 00045268  FF 80 08 90 */	fmr f28, f1
/* 8004846C 0004526C  FC 20 D8 90 */	fmr f1, f27
/* 80048470 00045270  48 02 E3 79 */	bl isin__Ff
/* 80048474 00045274  C0 02 8A 58 */	lfs f0, _esc__2_784@sda21(r2)
/* 80048478 00045278  FC A0 08 50 */	fneg f5, f1
/* 8004847C 0004527C  38 00 00 00 */	li r0, 0
/* 80048480 00045280  EC 40 E0 28 */	fsubs f2, f0, f28
/* 80048484 00045284  EC 02 07 72 */	fmuls f0, f2, f29
/* 80048488 00045288  ED 02 07 F2 */	fmuls f8, f2, f31
/* 8004848C 0004528C  EC 82 07 B2 */	fmuls f4, f2, f30
/* 80048490 00045290  EC 7E 00 32 */	fmuls f3, f30, f0
/* 80048494 00045294  EC 5D E0 3A */	fmadds f2, f29, f0, f28
/* 80048498 00045298  EC DD 02 32 */	fmuls f6, f29, f8
/* 8004849C 0004529C  EC 01 1F FA */	fmadds f0, f1, f31, f3
/* 800484A0 000452A0  D0 5F 00 00 */	stfs f2, 0(r31)
/* 800484A4 000452A4  EC FF 01 32 */	fmuls f7, f31, f4
/* 800484A8 000452A8  EC 45 37 BA */	fmadds f2, f5, f30, f6
/* 800484AC 000452AC  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800484B0 000452B0  EC 05 1F FA */	fmadds f0, f5, f31, f3
/* 800484B4 000452B4  EC 9E E1 3A */	fmadds f4, f30, f4, f28
/* 800484B8 000452B8  D0 5F 00 08 */	stfs f2, 8(r31)
/* 800484BC 000452BC  EC 61 3F 7A */	fmadds f3, f1, f29, f7
/* 800484C0 000452C0  EC 41 37 BA */	fmadds f2, f1, f30, f6
/* 800484C4 000452C4  D0 1F 00 10 */	stfs f0, 0x10(r31)
/* 800484C8 000452C8  EC 25 3F 7A */	fmadds f1, f5, f29, f7
/* 800484CC 000452CC  EC 1F E2 3A */	fmadds f0, f31, f8, f28
/* 800484D0 000452D0  D0 9F 00 14 */	stfs f4, 0x14(r31)
/* 800484D4 000452D4  D0 7F 00 18 */	stfs f3, 0x18(r31)
/* 800484D8 000452D8  D0 5F 00 20 */	stfs f2, 0x20(r31)
/* 800484DC 000452DC  D0 3F 00 24 */	stfs f1, 0x24(r31)
/* 800484E0 000452E0  D0 1F 00 28 */	stfs f0, 0x28(r31)
/* 800484E4 000452E4  90 1F 00 0C */	stw r0, 0xc(r31)
lbl_800484E8:
/* 800484E8 000452E8  E3 E1 00 58 */	psq_l f31, 88(r1), 0, qr0
/* 800484EC 000452EC  CB E1 00 50 */	lfd f31, 0x50(r1)
/* 800484F0 000452F0  E3 C1 00 48 */	psq_l f30, 72(r1), 0, qr0
/* 800484F4 000452F4  CB C1 00 40 */	lfd f30, 0x40(r1)
/* 800484F8 000452F8  E3 A1 00 38 */	psq_l f29, 56(r1), 0, qr0
/* 800484FC 000452FC  CB A1 00 30 */	lfd f29, 0x30(r1)
/* 80048500 00045300  E3 81 00 28 */	psq_l f28, 40(r1), 0, qr0
/* 80048504 00045304  CB 81 00 20 */	lfd f28, 0x20(r1)
/* 80048508 00045308  E3 61 00 18 */	psq_l f27, 24(r1), 0, qr0
/* 8004850C 0004530C  CB 61 00 10 */	lfd f27, 0x10(r1)
/* 80048510 00045310  80 01 00 64 */	lwz r0, 0x64(r1)
/* 80048514 00045314  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80048518 00045318  7C 08 03 A6 */	mtlr r0
/* 8004851C 0004531C  38 21 00 60 */	addi r1, r1, 0x60
/* 80048520 00045320  4E 80 00 20 */	blr 

.global xMat3x3RotX__FP7xMat3x3f
xMat3x3RotX__FP7xMat3x3f:
/* 80048524 00045324  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80048528 00045328  7C 08 02 A6 */	mflr r0
/* 8004852C 0004532C  90 01 00 34 */	stw r0, 0x34(r1)
/* 80048530 00045330  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 80048534 00045334  F3 E1 00 28 */	psq_st f31, 40(r1), 0, qr0
/* 80048538 00045338  DB C1 00 10 */	stfd f30, 0x10(r1)
/* 8004853C 0004533C  F3 C1 00 18 */	psq_st f30, 24(r1), 0, qr0
/* 80048540 00045340  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80048544 00045344  7C 7F 1B 78 */	mr r31, r3
/* 80048548 00045348  FF C0 08 90 */	fmr f30, f1
/* 8004854C 0004534C  48 02 E2 E1 */	bl icos__Ff
/* 80048550 00045350  FC 00 08 90 */	fmr f0, f1
/* 80048554 00045354  FC 20 F0 90 */	fmr f1, f30
/* 80048558 00045358  FF E0 00 90 */	fmr f31, f0
/* 8004855C 0004535C  48 02 E2 8D */	bl isin__Ff
/* 80048560 00045360  FF C0 08 90 */	fmr f30, f1
/* 80048564 00045364  7F E3 FB 78 */	mr r3, r31
/* 80048568 00045368  38 82 89 FC */	addi r4, r2, g_X3@sda21
/* 8004856C 0004536C  48 02 91 C5 */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 80048570 00045370  FC 40 F8 90 */	fmr f2, f31
/* 80048574 00045374  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 80048578 00045378  FC 60 F0 90 */	fmr f3, f30
/* 8004857C 0004537C  38 7F 00 10 */	addi r3, r31, 0x10
/* 80048580 00045380  4B FC 1D C1 */	bl xVec3Init__FP5xVec3fff
/* 80048584 00045384  FC 60 F8 90 */	fmr f3, f31
/* 80048588 00045388  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 8004858C 0004538C  FC 40 F0 50 */	fneg f2, f30
/* 80048590 00045390  38 7F 00 20 */	addi r3, r31, 0x20
/* 80048594 00045394  4B FC 1D AD */	bl xVec3Init__FP5xVec3fff
/* 80048598 00045398  38 00 00 00 */	li r0, 0
/* 8004859C 0004539C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 800485A0 000453A0  E3 E1 00 28 */	psq_l f31, 40(r1), 0, qr0
/* 800485A4 000453A4  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 800485A8 000453A8  E3 C1 00 18 */	psq_l f30, 24(r1), 0, qr0
/* 800485AC 000453AC  CB C1 00 10 */	lfd f30, 0x10(r1)
/* 800485B0 000453B0  80 01 00 34 */	lwz r0, 0x34(r1)
/* 800485B4 000453B4  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800485B8 000453B8  7C 08 03 A6 */	mtlr r0
/* 800485BC 000453BC  38 21 00 30 */	addi r1, r1, 0x30
/* 800485C0 000453C0  4E 80 00 20 */	blr 

.global xMat3x3RotY__FP7xMat3x3f
xMat3x3RotY__FP7xMat3x3f:
/* 800485C4 000453C4  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 800485C8 000453C8  7C 08 02 A6 */	mflr r0
/* 800485CC 000453CC  90 01 00 34 */	stw r0, 0x34(r1)
/* 800485D0 000453D0  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 800485D4 000453D4  F3 E1 00 28 */	psq_st f31, 40(r1), 0, qr0
/* 800485D8 000453D8  DB C1 00 10 */	stfd f30, 0x10(r1)
/* 800485DC 000453DC  F3 C1 00 18 */	psq_st f30, 24(r1), 0, qr0
/* 800485E0 000453E0  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800485E4 000453E4  7C 7F 1B 78 */	mr r31, r3
/* 800485E8 000453E8  FF C0 08 90 */	fmr f30, f1
/* 800485EC 000453EC  48 02 E2 41 */	bl icos__Ff
/* 800485F0 000453F0  FC 00 08 90 */	fmr f0, f1
/* 800485F4 000453F4  FC 20 F0 90 */	fmr f1, f30
/* 800485F8 000453F8  FF E0 00 90 */	fmr f31, f0
/* 800485FC 000453FC  48 02 E1 ED */	bl isin__Ff
/* 80048600 00045400  FC 00 08 90 */	fmr f0, f1
/* 80048604 00045404  C0 42 8A 54 */	lfs f2, _esc__2_618_0@sda21(r2)
/* 80048608 00045408  FC 20 F8 90 */	fmr f1, f31
/* 8004860C 0004540C  7F E3 FB 78 */	mr r3, r31
/* 80048610 00045410  FF C0 00 90 */	fmr f30, f0
/* 80048614 00045414  FC 60 F0 50 */	fneg f3, f30
/* 80048618 00045418  4B FC 1D 29 */	bl xVec3Init__FP5xVec3fff
/* 8004861C 0004541C  38 7F 00 10 */	addi r3, r31, 0x10
/* 80048620 00045420  38 82 8A 08 */	addi r4, r2, g_Y3@sda21
/* 80048624 00045424  48 02 91 0D */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 80048628 00045428  FC 20 F0 90 */	fmr f1, f30
/* 8004862C 0004542C  C0 42 8A 54 */	lfs f2, _esc__2_618_0@sda21(r2)
/* 80048630 00045430  FC 60 F8 90 */	fmr f3, f31
/* 80048634 00045434  38 7F 00 20 */	addi r3, r31, 0x20
/* 80048638 00045438  4B FC 1D 09 */	bl xVec3Init__FP5xVec3fff
/* 8004863C 0004543C  38 00 00 00 */	li r0, 0
/* 80048640 00045440  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80048644 00045444  E3 E1 00 28 */	psq_l f31, 40(r1), 0, qr0
/* 80048648 00045448  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 8004864C 0004544C  E3 C1 00 18 */	psq_l f30, 24(r1), 0, qr0
/* 80048650 00045450  CB C1 00 10 */	lfd f30, 0x10(r1)
/* 80048654 00045454  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80048658 00045458  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8004865C 0004545C  7C 08 03 A6 */	mtlr r0
/* 80048660 00045460  38 21 00 30 */	addi r1, r1, 0x30
/* 80048664 00045464  4E 80 00 20 */	blr 

.global xMat3x3RotZ__FP7xMat3x3f
xMat3x3RotZ__FP7xMat3x3f:
/* 80048668 00045468  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8004866C 0004546C  7C 08 02 A6 */	mflr r0
/* 80048670 00045470  90 01 00 34 */	stw r0, 0x34(r1)
/* 80048674 00045474  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 80048678 00045478  F3 E1 00 28 */	psq_st f31, 40(r1), 0, qr0
/* 8004867C 0004547C  DB C1 00 10 */	stfd f30, 0x10(r1)
/* 80048680 00045480  F3 C1 00 18 */	psq_st f30, 24(r1), 0, qr0
/* 80048684 00045484  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80048688 00045488  7C 7F 1B 78 */	mr r31, r3
/* 8004868C 0004548C  FF C0 08 90 */	fmr f30, f1
/* 80048690 00045490  48 02 E1 9D */	bl icos__Ff
/* 80048694 00045494  FC 00 08 90 */	fmr f0, f1
/* 80048698 00045498  FC 20 F0 90 */	fmr f1, f30
/* 8004869C 0004549C  FF E0 00 90 */	fmr f31, f0
/* 800486A0 000454A0  48 02 E1 49 */	bl isin__Ff
/* 800486A4 000454A4  FC 00 08 90 */	fmr f0, f1
/* 800486A8 000454A8  C0 62 8A 54 */	lfs f3, _esc__2_618_0@sda21(r2)
/* 800486AC 000454AC  FC 20 F8 90 */	fmr f1, f31
/* 800486B0 000454B0  7F E3 FB 78 */	mr r3, r31
/* 800486B4 000454B4  FF C0 00 90 */	fmr f30, f0
/* 800486B8 000454B8  FC 40 F0 90 */	fmr f2, f30
/* 800486BC 000454BC  4B FC 1C 85 */	bl xVec3Init__FP5xVec3fff
/* 800486C0 000454C0  FC 40 F8 90 */	fmr f2, f31
/* 800486C4 000454C4  C0 62 8A 54 */	lfs f3, _esc__2_618_0@sda21(r2)
/* 800486C8 000454C8  FC 20 F0 50 */	fneg f1, f30
/* 800486CC 000454CC  38 7F 00 10 */	addi r3, r31, 0x10
/* 800486D0 000454D0  4B FC 1C 71 */	bl xVec3Init__FP5xVec3fff
/* 800486D4 000454D4  38 7F 00 20 */	addi r3, r31, 0x20
/* 800486D8 000454D8  38 82 8A 14 */	addi r4, r2, g_Z3@sda21
/* 800486DC 000454DC  48 02 90 55 */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 800486E0 000454E0  38 00 00 00 */	li r0, 0
/* 800486E4 000454E4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 800486E8 000454E8  E3 E1 00 28 */	psq_l f31, 40(r1), 0, qr0
/* 800486EC 000454EC  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 800486F0 000454F0  E3 C1 00 18 */	psq_l f30, 24(r1), 0, qr0
/* 800486F4 000454F4  CB C1 00 10 */	lfd f30, 0x10(r1)
/* 800486F8 000454F8  80 01 00 34 */	lwz r0, 0x34(r1)
/* 800486FC 000454FC  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80048700 00045500  7C 08 03 A6 */	mtlr r0
/* 80048704 00045504  38 21 00 30 */	addi r1, r1, 0x30
/* 80048708 00045508  4E 80 00 20 */	blr 

.global xMat3x3ScaleC__FP7xMat3x3fff
xMat3x3ScaleC__FP7xMat3x3fff:
/* 8004870C 0004550C  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80048710 00045510  7C 08 02 A6 */	mflr r0
/* 80048714 00045514  90 01 00 34 */	stw r0, 0x34(r1)
/* 80048718 00045518  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 8004871C 0004551C  F3 E1 00 28 */	psq_st f31, 40(r1), 0, qr0
/* 80048720 00045520  DB C1 00 10 */	stfd f30, 0x10(r1)
/* 80048724 00045524  F3 C1 00 18 */	psq_st f30, 24(r1), 0, qr0
/* 80048728 00045528  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8004872C 0004552C  FF C0 10 90 */	fmr f30, f2
/* 80048730 00045530  C0 42 8A 54 */	lfs f2, _esc__2_618_0@sda21(r2)
/* 80048734 00045534  FF E0 18 90 */	fmr f31, f3
/* 80048738 00045538  7C 7F 1B 78 */	mr r31, r3
/* 8004873C 0004553C  FC 60 10 90 */	fmr f3, f2
/* 80048740 00045540  4B FC 1C 01 */	bl xVec3Init__FP5xVec3fff
/* 80048744 00045544  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 80048748 00045548  FC 40 F0 90 */	fmr f2, f30
/* 8004874C 0004554C  38 7F 00 10 */	addi r3, r31, 0x10
/* 80048750 00045550  FC 60 08 90 */	fmr f3, f1
/* 80048754 00045554  4B FC 1B ED */	bl xVec3Init__FP5xVec3fff
/* 80048758 00045558  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 8004875C 0004555C  FC 60 F8 90 */	fmr f3, f31
/* 80048760 00045560  38 7F 00 20 */	addi r3, r31, 0x20
/* 80048764 00045564  FC 40 08 90 */	fmr f2, f1
/* 80048768 00045568  4B FC 1B D9 */	bl xVec3Init__FP5xVec3fff
/* 8004876C 0004556C  38 00 00 00 */	li r0, 0
/* 80048770 00045570  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80048774 00045574  E3 E1 00 28 */	psq_l f31, 40(r1), 0, qr0
/* 80048778 00045578  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 8004877C 0004557C  E3 C1 00 18 */	psq_l f30, 24(r1), 0, qr0
/* 80048780 00045580  CB C1 00 10 */	lfd f30, 0x10(r1)
/* 80048784 00045584  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80048788 00045588  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8004878C 0004558C  7C 08 03 A6 */	mtlr r0
/* 80048790 00045590  38 21 00 30 */	addi r1, r1, 0x30
/* 80048794 00045594  4E 80 00 20 */	blr 

.global xMat3x3LMulRotY__FP7xMat3x3PC7xMat3x3f
xMat3x3LMulRotY__FP7xMat3x3PC7xMat3x3f:
/* 80048798 00045598  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8004879C 0004559C  7C 08 02 A6 */	mflr r0
/* 800487A0 000455A0  90 01 00 34 */	stw r0, 0x34(r1)
/* 800487A4 000455A4  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 800487A8 000455A8  F3 E1 00 28 */	psq_st f31, 40(r1), 0, qr0
/* 800487AC 000455AC  DB C1 00 10 */	stfd f30, 0x10(r1)
/* 800487B0 000455B0  F3 C1 00 18 */	psq_st f30, 24(r1), 0, qr0
/* 800487B4 000455B4  BF C1 00 08 */	stmw r30, 8(r1)
/* 800487B8 000455B8  FF E0 08 90 */	fmr f31, f1
/* 800487BC 000455BC  7C 7E 1B 78 */	mr r30, r3
/* 800487C0 000455C0  7C 9F 23 78 */	mr r31, r4
/* 800487C4 000455C4  48 02 E0 69 */	bl icos__Ff
/* 800487C8 000455C8  FF C0 08 90 */	fmr f30, f1
/* 800487CC 000455CC  FC 20 F8 90 */	fmr f1, f31
/* 800487D0 000455D0  48 02 E0 19 */	bl isin__Ff
/* 800487D4 000455D4  FF E0 08 90 */	fmr f31, f1
/* 800487D8 000455D8  7C 1E F8 40 */	cmplw r30, r31
/* 800487DC 000455DC  40 82 00 68 */	bne lbl_80048844
/* 800487E0 000455E0  C0 5E 00 00 */	lfs f2, 0(r30)
/* 800487E4 000455E4  C0 7E 00 20 */	lfs f3, 0x20(r30)
/* 800487E8 000455E8  EC 1F 00 B2 */	fmuls f0, f31, f2
/* 800487EC 000455EC  EC 3F 00 F2 */	fmuls f1, f31, f3
/* 800487F0 000455F0  EC 1E 00 FA */	fmadds f0, f30, f3, f0
/* 800487F4 000455F4  EC 3E 08 B8 */	fmsubs f1, f30, f2, f1
/* 800487F8 000455F8  D0 1E 00 20 */	stfs f0, 0x20(r30)
/* 800487FC 000455FC  D0 3E 00 00 */	stfs f1, 0(r30)
/* 80048800 00045600  C0 5E 00 04 */	lfs f2, 4(r30)
/* 80048804 00045604  C0 7E 00 24 */	lfs f3, 0x24(r30)
/* 80048808 00045608  EC 1F 00 B2 */	fmuls f0, f31, f2
/* 8004880C 0004560C  EC 3F 00 F2 */	fmuls f1, f31, f3
/* 80048810 00045610  EC 1E 00 FA */	fmadds f0, f30, f3, f0
/* 80048814 00045614  EC 3E 08 B8 */	fmsubs f1, f30, f2, f1
/* 80048818 00045618  D0 1E 00 24 */	stfs f0, 0x24(r30)
/* 8004881C 0004561C  D0 3E 00 04 */	stfs f1, 4(r30)
/* 80048820 00045620  C0 5E 00 08 */	lfs f2, 8(r30)
/* 80048824 00045624  C0 7E 00 28 */	lfs f3, 0x28(r30)
/* 80048828 00045628  EC 1F 00 B2 */	fmuls f0, f31, f2
/* 8004882C 0004562C  EC 3F 00 F2 */	fmuls f1, f31, f3
/* 80048830 00045630  EC 1E 00 FA */	fmadds f0, f30, f3, f0
/* 80048834 00045634  EC 3E 08 B8 */	fmsubs f1, f30, f2, f1
/* 80048838 00045638  D0 1E 00 28 */	stfs f0, 0x28(r30)
/* 8004883C 0004563C  D0 3E 00 08 */	stfs f1, 8(r30)
/* 80048840 00045640  48 00 00 90 */	b lbl_800488D0
lbl_80048844:
/* 80048844 00045644  38 7E 00 10 */	addi r3, r30, 0x10
/* 80048848 00045648  38 9F 00 10 */	addi r4, r31, 0x10
/* 8004884C 0004564C  48 02 8E E5 */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 80048850 00045650  C0 1F 00 20 */	lfs f0, 0x20(r31)
/* 80048854 00045654  38 00 00 00 */	li r0, 0
/* 80048858 00045658  C0 3F 00 00 */	lfs f1, 0(r31)
/* 8004885C 0004565C  EC 1F 00 32 */	fmuls f0, f31, f0
/* 80048860 00045660  EC 1E 00 78 */	fmsubs f0, f30, f1, f0
/* 80048864 00045664  D0 1E 00 00 */	stfs f0, 0(r30)
/* 80048868 00045668  C0 1F 00 00 */	lfs f0, 0(r31)
/* 8004886C 0004566C  C0 3F 00 20 */	lfs f1, 0x20(r31)
/* 80048870 00045670  EC 1F 00 32 */	fmuls f0, f31, f0
/* 80048874 00045674  EC 1E 00 7A */	fmadds f0, f30, f1, f0
/* 80048878 00045678  D0 1E 00 20 */	stfs f0, 0x20(r30)
/* 8004887C 0004567C  C0 1F 00 24 */	lfs f0, 0x24(r31)
/* 80048880 00045680  C0 3F 00 04 */	lfs f1, 4(r31)
/* 80048884 00045684  EC 1F 00 32 */	fmuls f0, f31, f0
/* 80048888 00045688  EC 1E 00 78 */	fmsubs f0, f30, f1, f0
/* 8004888C 0004568C  D0 1E 00 04 */	stfs f0, 4(r30)
/* 80048890 00045690  C0 1F 00 04 */	lfs f0, 4(r31)
/* 80048894 00045694  C0 3F 00 24 */	lfs f1, 0x24(r31)
/* 80048898 00045698  EC 1F 00 32 */	fmuls f0, f31, f0
/* 8004889C 0004569C  EC 1E 00 7A */	fmadds f0, f30, f1, f0
/* 800488A0 000456A0  D0 1E 00 24 */	stfs f0, 0x24(r30)
/* 800488A4 000456A4  C0 1F 00 28 */	lfs f0, 0x28(r31)
/* 800488A8 000456A8  C0 3F 00 08 */	lfs f1, 8(r31)
/* 800488AC 000456AC  EC 1F 00 32 */	fmuls f0, f31, f0
/* 800488B0 000456B0  EC 1E 00 78 */	fmsubs f0, f30, f1, f0
/* 800488B4 000456B4  D0 1E 00 08 */	stfs f0, 8(r30)
/* 800488B8 000456B8  C0 1F 00 08 */	lfs f0, 8(r31)
/* 800488BC 000456BC  C0 3F 00 28 */	lfs f1, 0x28(r31)
/* 800488C0 000456C0  EC 1F 00 32 */	fmuls f0, f31, f0
/* 800488C4 000456C4  EC 1E 00 7A */	fmadds f0, f30, f1, f0
/* 800488C8 000456C8  D0 1E 00 28 */	stfs f0, 0x28(r30)
/* 800488CC 000456CC  90 1E 00 0C */	stw r0, 0xc(r30)
lbl_800488D0:
/* 800488D0 000456D0  E3 E1 00 28 */	psq_l f31, 40(r1), 0, qr0
/* 800488D4 000456D4  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 800488D8 000456D8  E3 C1 00 18 */	psq_l f30, 24(r1), 0, qr0
/* 800488DC 000456DC  CB C1 00 10 */	lfd f30, 0x10(r1)
/* 800488E0 000456E0  BB C1 00 08 */	lmw r30, 8(r1)
/* 800488E4 000456E4  80 01 00 34 */	lwz r0, 0x34(r1)
/* 800488E8 000456E8  7C 08 03 A6 */	mtlr r0
/* 800488EC 000456EC  38 21 00 30 */	addi r1, r1, 0x30
/* 800488F0 000456F0  4E 80 00 20 */	blr 

.global xMat3x3RMulRotY__FP7xMat3x3PC7xMat3x3f
xMat3x3RMulRotY__FP7xMat3x3PC7xMat3x3f:
/* 800488F4 000456F4  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 800488F8 000456F8  7C 08 02 A6 */	mflr r0
/* 800488FC 000456FC  90 01 00 34 */	stw r0, 0x34(r1)
/* 80048900 00045700  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 80048904 00045704  F3 E1 00 28 */	psq_st f31, 40(r1), 0, qr0
/* 80048908 00045708  DB C1 00 10 */	stfd f30, 0x10(r1)
/* 8004890C 0004570C  F3 C1 00 18 */	psq_st f30, 24(r1), 0, qr0
/* 80048910 00045710  BF C1 00 08 */	stmw r30, 8(r1)
/* 80048914 00045714  FF C0 08 90 */	fmr f30, f1
/* 80048918 00045718  7C 7E 1B 78 */	mr r30, r3
/* 8004891C 0004571C  7C 9F 23 78 */	mr r31, r4
/* 80048920 00045720  48 02 DF 0D */	bl icos__Ff
/* 80048924 00045724  FF E0 08 90 */	fmr f31, f1
/* 80048928 00045728  FC 20 F0 90 */	fmr f1, f30
/* 8004892C 0004572C  48 02 DE BD */	bl isin__Ff
/* 80048930 00045730  7C 1E F8 40 */	cmplw r30, r31
/* 80048934 00045734  40 82 00 68 */	bne lbl_8004899C
/* 80048938 00045738  C0 7E 00 00 */	lfs f3, 0(r30)
/* 8004893C 0004573C  C0 9E 00 08 */	lfs f4, 8(r30)
/* 80048940 00045740  EC 01 00 F2 */	fmuls f0, f1, f3
/* 80048944 00045744  EC 41 01 32 */	fmuls f2, f1, f4
/* 80048948 00045748  EC 1F 01 38 */	fmsubs f0, f31, f4, f0
/* 8004894C 0004574C  EC 5F 10 FA */	fmadds f2, f31, f3, f2
/* 80048950 00045750  D0 1E 00 08 */	stfs f0, 8(r30)
/* 80048954 00045754  D0 5E 00 00 */	stfs f2, 0(r30)
/* 80048958 00045758  C0 7E 00 10 */	lfs f3, 0x10(r30)
/* 8004895C 0004575C  C0 9E 00 18 */	lfs f4, 0x18(r30)
/* 80048960 00045760  EC 01 00 F2 */	fmuls f0, f1, f3
/* 80048964 00045764  EC 41 01 32 */	fmuls f2, f1, f4
/* 80048968 00045768  EC 1F 01 38 */	fmsubs f0, f31, f4, f0
/* 8004896C 0004576C  EC 5F 10 FA */	fmadds f2, f31, f3, f2
/* 80048970 00045770  D0 1E 00 18 */	stfs f0, 0x18(r30)
/* 80048974 00045774  D0 5E 00 10 */	stfs f2, 0x10(r30)
/* 80048978 00045778  C0 5E 00 20 */	lfs f2, 0x20(r30)
/* 8004897C 0004577C  C0 7E 00 28 */	lfs f3, 0x28(r30)
/* 80048980 00045780  EC 01 00 B2 */	fmuls f0, f1, f2
/* 80048984 00045784  EC 21 00 F2 */	fmuls f1, f1, f3
/* 80048988 00045788  EC 1F 00 F8 */	fmsubs f0, f31, f3, f0
/* 8004898C 0004578C  EC 3F 08 BA */	fmadds f1, f31, f2, f1
/* 80048990 00045790  D0 1E 00 28 */	stfs f0, 0x28(r30)
/* 80048994 00045794  D0 3E 00 20 */	stfs f1, 0x20(r30)
/* 80048998 00045798  48 00 00 9C */	b lbl_80048A34
lbl_8004899C:
/* 8004899C 0004579C  C0 1F 00 08 */	lfs f0, 8(r31)
/* 800489A0 000457A0  38 00 00 00 */	li r0, 0
/* 800489A4 000457A4  C0 5F 00 00 */	lfs f2, 0(r31)
/* 800489A8 000457A8  EC 01 00 32 */	fmuls f0, f1, f0
/* 800489AC 000457AC  EC 1F 00 BA */	fmadds f0, f31, f2, f0
/* 800489B0 000457B0  D0 1E 00 00 */	stfs f0, 0(r30)
/* 800489B4 000457B4  C0 1F 00 04 */	lfs f0, 4(r31)
/* 800489B8 000457B8  D0 1E 00 04 */	stfs f0, 4(r30)
/* 800489BC 000457BC  C0 1F 00 00 */	lfs f0, 0(r31)
/* 800489C0 000457C0  C0 5F 00 08 */	lfs f2, 8(r31)
/* 800489C4 000457C4  EC 01 00 32 */	fmuls f0, f1, f0
/* 800489C8 000457C8  EC 1F 00 B8 */	fmsubs f0, f31, f2, f0
/* 800489CC 000457CC  D0 1E 00 08 */	stfs f0, 8(r30)
/* 800489D0 000457D0  C0 1F 00 18 */	lfs f0, 0x18(r31)
/* 800489D4 000457D4  C0 5F 00 10 */	lfs f2, 0x10(r31)
/* 800489D8 000457D8  EC 01 00 32 */	fmuls f0, f1, f0
/* 800489DC 000457DC  EC 1F 00 BA */	fmadds f0, f31, f2, f0
/* 800489E0 000457E0  D0 1E 00 10 */	stfs f0, 0x10(r30)
/* 800489E4 000457E4  C0 1F 00 14 */	lfs f0, 0x14(r31)
/* 800489E8 000457E8  D0 1E 00 14 */	stfs f0, 0x14(r30)
/* 800489EC 000457EC  C0 1F 00 10 */	lfs f0, 0x10(r31)
/* 800489F0 000457F0  C0 5F 00 18 */	lfs f2, 0x18(r31)
/* 800489F4 000457F4  EC 01 00 32 */	fmuls f0, f1, f0
/* 800489F8 000457F8  EC 1F 00 B8 */	fmsubs f0, f31, f2, f0
/* 800489FC 000457FC  D0 1E 00 18 */	stfs f0, 0x18(r30)
/* 80048A00 00045800  C0 1F 00 28 */	lfs f0, 0x28(r31)
/* 80048A04 00045804  C0 5F 00 20 */	lfs f2, 0x20(r31)
/* 80048A08 00045808  EC 01 00 32 */	fmuls f0, f1, f0
/* 80048A0C 0004580C  EC 1F 00 BA */	fmadds f0, f31, f2, f0
/* 80048A10 00045810  D0 1E 00 20 */	stfs f0, 0x20(r30)
/* 80048A14 00045814  C0 1F 00 24 */	lfs f0, 0x24(r31)
/* 80048A18 00045818  D0 1E 00 24 */	stfs f0, 0x24(r30)
/* 80048A1C 0004581C  C0 1F 00 20 */	lfs f0, 0x20(r31)
/* 80048A20 00045820  C0 5F 00 28 */	lfs f2, 0x28(r31)
/* 80048A24 00045824  EC 01 00 32 */	fmuls f0, f1, f0
/* 80048A28 00045828  EC 1F 00 B8 */	fmsubs f0, f31, f2, f0
/* 80048A2C 0004582C  D0 1E 00 28 */	stfs f0, 0x28(r30)
/* 80048A30 00045830  90 1E 00 0C */	stw r0, 0xc(r30)
lbl_80048A34:
/* 80048A34 00045834  E3 E1 00 28 */	psq_l f31, 40(r1), 0, qr0
/* 80048A38 00045838  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 80048A3C 0004583C  E3 C1 00 18 */	psq_l f30, 24(r1), 0, qr0
/* 80048A40 00045840  CB C1 00 10 */	lfd f30, 0x10(r1)
/* 80048A44 00045844  BB C1 00 08 */	lmw r30, 8(r1)
/* 80048A48 00045848  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80048A4C 0004584C  7C 08 03 A6 */	mtlr r0
/* 80048A50 00045850  38 21 00 30 */	addi r1, r1, 0x30
/* 80048A54 00045854  4E 80 00 20 */	blr 

.global xMat3x3Transpose__FP7xMat3x3PC7xMat3x3
xMat3x3Transpose__FP7xMat3x3PC7xMat3x3:
/* 80048A58 00045858  7C 03 20 40 */	cmplw r3, r4
/* 80048A5C 0004585C  40 82 00 38 */	bne lbl_80048A94
/* 80048A60 00045860  C0 23 00 04 */	lfs f1, 4(r3)
/* 80048A64 00045864  C0 03 00 10 */	lfs f0, 0x10(r3)
/* 80048A68 00045868  D0 03 00 04 */	stfs f0, 4(r3)
/* 80048A6C 0004586C  D0 23 00 10 */	stfs f1, 0x10(r3)
/* 80048A70 00045870  C0 23 00 08 */	lfs f1, 8(r3)
/* 80048A74 00045874  C0 03 00 20 */	lfs f0, 0x20(r3)
/* 80048A78 00045878  D0 03 00 08 */	stfs f0, 8(r3)
/* 80048A7C 0004587C  D0 23 00 20 */	stfs f1, 0x20(r3)
/* 80048A80 00045880  C0 23 00 18 */	lfs f1, 0x18(r3)
/* 80048A84 00045884  C0 03 00 24 */	lfs f0, 0x24(r3)
/* 80048A88 00045888  D0 03 00 18 */	stfs f0, 0x18(r3)
/* 80048A8C 0004588C  D0 23 00 24 */	stfs f1, 0x24(r3)
/* 80048A90 00045890  4E 80 00 20 */	blr 
lbl_80048A94:
/* 80048A94 00045894  C0 04 00 00 */	lfs f0, 0(r4)
/* 80048A98 00045898  38 00 00 00 */	li r0, 0
/* 80048A9C 0004589C  D0 03 00 00 */	stfs f0, 0(r3)
/* 80048AA0 000458A0  C0 04 00 10 */	lfs f0, 0x10(r4)
/* 80048AA4 000458A4  D0 03 00 04 */	stfs f0, 4(r3)
/* 80048AA8 000458A8  C0 04 00 20 */	lfs f0, 0x20(r4)
/* 80048AAC 000458AC  D0 03 00 08 */	stfs f0, 8(r3)
/* 80048AB0 000458B0  C0 04 00 04 */	lfs f0, 4(r4)
/* 80048AB4 000458B4  D0 03 00 10 */	stfs f0, 0x10(r3)
/* 80048AB8 000458B8  C0 04 00 14 */	lfs f0, 0x14(r4)
/* 80048ABC 000458BC  D0 03 00 14 */	stfs f0, 0x14(r3)
/* 80048AC0 000458C0  C0 04 00 24 */	lfs f0, 0x24(r4)
/* 80048AC4 000458C4  D0 03 00 18 */	stfs f0, 0x18(r3)
/* 80048AC8 000458C8  C0 04 00 08 */	lfs f0, 8(r4)
/* 80048ACC 000458CC  D0 03 00 20 */	stfs f0, 0x20(r3)
/* 80048AD0 000458D0  C0 04 00 18 */	lfs f0, 0x18(r4)
/* 80048AD4 000458D4  D0 03 00 24 */	stfs f0, 0x24(r3)
/* 80048AD8 000458D8  C0 04 00 28 */	lfs f0, 0x28(r4)
/* 80048ADC 000458DC  D0 03 00 28 */	stfs f0, 0x28(r3)
/* 80048AE0 000458E0  90 03 00 0C */	stw r0, 0xc(r3)
/* 80048AE4 000458E4  4E 80 00 20 */	blr 

.global xMat3x3Mul__FP7xMat3x3PC7xMat3x3PC7xMat3x3
xMat3x3Mul__FP7xMat3x3PC7xMat3x3PC7xMat3x3:
/* 80048AE8 000458E8  54 2B 07 3E */	clrlwi r11, r1, 0x1c
/* 80048AEC 000458EC  7C 2C 0B 78 */	mr r12, r1
/* 80048AF0 000458F0  21 6B FF C0 */	subfic r11, r11, -64
/* 80048AF4 000458F4  7C 21 59 6E */	stwux r1, r1, r11
/* 80048AF8 000458F8  7C 08 02 A6 */	mflr r0
/* 80048AFC 000458FC  7C 03 20 40 */	cmplw r3, r4
/* 80048B00 00045900  90 0C 00 04 */	stw r0, 4(r12)
/* 80048B04 00045904  38 00 00 00 */	li r0, 0
/* 80048B08 00045908  41 82 00 0C */	beq lbl_80048B14
/* 80048B0C 0004590C  7C 03 28 40 */	cmplw r3, r5
/* 80048B10 00045910  40 82 00 08 */	bne lbl_80048B18
lbl_80048B14:
/* 80048B14 00045914  38 00 00 01 */	li r0, 1
lbl_80048B18:
/* 80048B18 00045918  54 00 06 3F */	clrlwi. r0, r0, 0x18
/* 80048B1C 0004591C  41 82 00 0C */	beq lbl_80048B28
/* 80048B20 00045920  38 C1 00 10 */	addi r6, r1, 0x10
/* 80048B24 00045924  48 00 00 08 */	b lbl_80048B2C
lbl_80048B28:
/* 80048B28 00045928  7C 66 1B 78 */	mr r6, r3
lbl_80048B2C:
/* 80048B2C 0004592C  C0 24 00 04 */	lfs f1, 4(r4)
/* 80048B30 00045930  28 00 00 00 */	cmplwi r0, 0
/* 80048B34 00045934  C0 05 00 10 */	lfs f0, 0x10(r5)
/* 80048B38 00045938  38 00 00 00 */	li r0, 0
/* 80048B3C 0004593C  C0 44 00 00 */	lfs f2, 0(r4)
/* 80048B40 00045940  EC 01 00 32 */	fmuls f0, f1, f0
/* 80048B44 00045944  C0 25 00 00 */	lfs f1, 0(r5)
/* 80048B48 00045948  C0 84 00 08 */	lfs f4, 8(r4)
/* 80048B4C 0004594C  C0 65 00 20 */	lfs f3, 0x20(r5)
/* 80048B50 00045950  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80048B54 00045954  EC 04 00 FA */	fmadds f0, f4, f3, f0
/* 80048B58 00045958  D0 06 00 00 */	stfs f0, 0(r6)
/* 80048B5C 0004595C  C0 24 00 04 */	lfs f1, 4(r4)
/* 80048B60 00045960  C0 05 00 14 */	lfs f0, 0x14(r5)
/* 80048B64 00045964  C0 44 00 00 */	lfs f2, 0(r4)
/* 80048B68 00045968  EC 01 00 32 */	fmuls f0, f1, f0
/* 80048B6C 0004596C  C0 25 00 04 */	lfs f1, 4(r5)
/* 80048B70 00045970  C0 84 00 08 */	lfs f4, 8(r4)
/* 80048B74 00045974  C0 65 00 24 */	lfs f3, 0x24(r5)
/* 80048B78 00045978  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80048B7C 0004597C  EC 04 00 FA */	fmadds f0, f4, f3, f0
/* 80048B80 00045980  D0 06 00 04 */	stfs f0, 4(r6)
/* 80048B84 00045984  C0 24 00 04 */	lfs f1, 4(r4)
/* 80048B88 00045988  C0 05 00 18 */	lfs f0, 0x18(r5)
/* 80048B8C 0004598C  C0 44 00 00 */	lfs f2, 0(r4)
/* 80048B90 00045990  EC 01 00 32 */	fmuls f0, f1, f0
/* 80048B94 00045994  C0 25 00 08 */	lfs f1, 8(r5)
/* 80048B98 00045998  C0 84 00 08 */	lfs f4, 8(r4)
/* 80048B9C 0004599C  C0 65 00 28 */	lfs f3, 0x28(r5)
/* 80048BA0 000459A0  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80048BA4 000459A4  EC 04 00 FA */	fmadds f0, f4, f3, f0
/* 80048BA8 000459A8  D0 06 00 08 */	stfs f0, 8(r6)
/* 80048BAC 000459AC  C0 24 00 14 */	lfs f1, 0x14(r4)
/* 80048BB0 000459B0  C0 05 00 10 */	lfs f0, 0x10(r5)
/* 80048BB4 000459B4  C0 44 00 10 */	lfs f2, 0x10(r4)
/* 80048BB8 000459B8  EC 01 00 32 */	fmuls f0, f1, f0
/* 80048BBC 000459BC  C0 25 00 00 */	lfs f1, 0(r5)
/* 80048BC0 000459C0  C0 84 00 18 */	lfs f4, 0x18(r4)
/* 80048BC4 000459C4  C0 65 00 20 */	lfs f3, 0x20(r5)
/* 80048BC8 000459C8  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80048BCC 000459CC  EC 04 00 FA */	fmadds f0, f4, f3, f0
/* 80048BD0 000459D0  D0 06 00 10 */	stfs f0, 0x10(r6)
/* 80048BD4 000459D4  C0 24 00 14 */	lfs f1, 0x14(r4)
/* 80048BD8 000459D8  C0 05 00 14 */	lfs f0, 0x14(r5)
/* 80048BDC 000459DC  C0 44 00 10 */	lfs f2, 0x10(r4)
/* 80048BE0 000459E0  EC 01 00 32 */	fmuls f0, f1, f0
/* 80048BE4 000459E4  C0 25 00 04 */	lfs f1, 4(r5)
/* 80048BE8 000459E8  C0 84 00 18 */	lfs f4, 0x18(r4)
/* 80048BEC 000459EC  C0 65 00 24 */	lfs f3, 0x24(r5)
/* 80048BF0 000459F0  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80048BF4 000459F4  EC 04 00 FA */	fmadds f0, f4, f3, f0
/* 80048BF8 000459F8  D0 06 00 14 */	stfs f0, 0x14(r6)
/* 80048BFC 000459FC  C0 24 00 14 */	lfs f1, 0x14(r4)
/* 80048C00 00045A00  C0 05 00 18 */	lfs f0, 0x18(r5)
/* 80048C04 00045A04  C0 44 00 10 */	lfs f2, 0x10(r4)
/* 80048C08 00045A08  EC 01 00 32 */	fmuls f0, f1, f0
/* 80048C0C 00045A0C  C0 25 00 08 */	lfs f1, 8(r5)
/* 80048C10 00045A10  C0 84 00 18 */	lfs f4, 0x18(r4)
/* 80048C14 00045A14  C0 65 00 28 */	lfs f3, 0x28(r5)
/* 80048C18 00045A18  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80048C1C 00045A1C  EC 04 00 FA */	fmadds f0, f4, f3, f0
/* 80048C20 00045A20  D0 06 00 18 */	stfs f0, 0x18(r6)
/* 80048C24 00045A24  C0 24 00 24 */	lfs f1, 0x24(r4)
/* 80048C28 00045A28  C0 05 00 10 */	lfs f0, 0x10(r5)
/* 80048C2C 00045A2C  C0 44 00 20 */	lfs f2, 0x20(r4)
/* 80048C30 00045A30  EC 01 00 32 */	fmuls f0, f1, f0
/* 80048C34 00045A34  C0 25 00 00 */	lfs f1, 0(r5)
/* 80048C38 00045A38  C0 84 00 28 */	lfs f4, 0x28(r4)
/* 80048C3C 00045A3C  C0 65 00 20 */	lfs f3, 0x20(r5)
/* 80048C40 00045A40  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80048C44 00045A44  EC 04 00 FA */	fmadds f0, f4, f3, f0
/* 80048C48 00045A48  D0 06 00 20 */	stfs f0, 0x20(r6)
/* 80048C4C 00045A4C  C0 24 00 24 */	lfs f1, 0x24(r4)
/* 80048C50 00045A50  C0 05 00 14 */	lfs f0, 0x14(r5)
/* 80048C54 00045A54  C0 44 00 20 */	lfs f2, 0x20(r4)
/* 80048C58 00045A58  EC 01 00 32 */	fmuls f0, f1, f0
/* 80048C5C 00045A5C  C0 25 00 04 */	lfs f1, 4(r5)
/* 80048C60 00045A60  C0 84 00 28 */	lfs f4, 0x28(r4)
/* 80048C64 00045A64  C0 65 00 24 */	lfs f3, 0x24(r5)
/* 80048C68 00045A68  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80048C6C 00045A6C  EC 04 00 FA */	fmadds f0, f4, f3, f0
/* 80048C70 00045A70  D0 06 00 24 */	stfs f0, 0x24(r6)
/* 80048C74 00045A74  C0 24 00 24 */	lfs f1, 0x24(r4)
/* 80048C78 00045A78  C0 05 00 18 */	lfs f0, 0x18(r5)
/* 80048C7C 00045A7C  C0 44 00 20 */	lfs f2, 0x20(r4)
/* 80048C80 00045A80  EC 01 00 32 */	fmuls f0, f1, f0
/* 80048C84 00045A84  C0 25 00 08 */	lfs f1, 8(r5)
/* 80048C88 00045A88  C0 84 00 28 */	lfs f4, 0x28(r4)
/* 80048C8C 00045A8C  C0 65 00 28 */	lfs f3, 0x28(r5)
/* 80048C90 00045A90  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80048C94 00045A94  EC 04 00 FA */	fmadds f0, f4, f3, f0
/* 80048C98 00045A98  D0 06 00 28 */	stfs f0, 0x28(r6)
/* 80048C9C 00045A9C  90 06 00 0C */	stw r0, 0xc(r6)
/* 80048CA0 00045AA0  41 82 00 0C */	beq lbl_80048CAC
/* 80048CA4 00045AA4  7C C4 33 78 */	mr r4, r6
/* 80048CA8 00045AA8  4B FC A7 FD */	bl xMat3x3Copy__FP7xMat3x3PC7xMat3x3
lbl_80048CAC:
/* 80048CAC 00045AAC  81 41 00 00 */	lwz r10, 0(r1)
/* 80048CB0 00045AB0  80 0A 00 04 */	lwz r0, 4(r10)
/* 80048CB4 00045AB4  7C 08 03 A6 */	mtlr r0
/* 80048CB8 00045AB8  7D 41 53 78 */	mr r1, r10
/* 80048CBC 00045ABC  4E 80 00 20 */	blr 

.global xMat3x3LMulVec__FP5xVec3PC7xMat3x3PC5xVec3
xMat3x3LMulVec__FP5xVec3PC7xMat3x3PC5xVec3:
/* 80048CC0 00045AC0  C0 65 00 04 */	lfs f3, 4(r5)
/* 80048CC4 00045AC4  C0 04 00 04 */	lfs f0, 4(r4)
/* 80048CC8 00045AC8  C0 44 00 14 */	lfs f2, 0x14(r4)
/* 80048CCC 00045ACC  EC 00 00 F2 */	fmuls f0, f0, f3
/* 80048CD0 00045AD0  C0 C5 00 00 */	lfs f6, 0(r5)
/* 80048CD4 00045AD4  C0 24 00 00 */	lfs f1, 0(r4)
/* 80048CD8 00045AD8  EC 82 00 F2 */	fmuls f4, f2, f3
/* 80048CDC 00045ADC  C0 44 00 24 */	lfs f2, 0x24(r4)
/* 80048CE0 00045AE0  C0 A4 00 10 */	lfs f5, 0x10(r4)
/* 80048CE4 00045AE4  EC 01 01 BA */	fmadds f0, f1, f6, f0
/* 80048CE8 00045AE8  C0 E5 00 08 */	lfs f7, 8(r5)
/* 80048CEC 00045AEC  C0 24 00 08 */	lfs f1, 8(r4)
/* 80048CF0 00045AF0  EC 42 00 F2 */	fmuls f2, f2, f3
/* 80048CF4 00045AF4  C0 64 00 20 */	lfs f3, 0x20(r4)
/* 80048CF8 00045AF8  EC 85 21 BA */	fmadds f4, f5, f6, f4
/* 80048CFC 00045AFC  EC 01 01 FA */	fmadds f0, f1, f7, f0
/* 80048D00 00045B00  C0 A4 00 18 */	lfs f5, 0x18(r4)
/* 80048D04 00045B04  EC 23 11 BA */	fmadds f1, f3, f6, f2
/* 80048D08 00045B08  C0 44 00 28 */	lfs f2, 0x28(r4)
/* 80048D0C 00045B0C  EC 65 21 FA */	fmadds f3, f5, f7, f4
/* 80048D10 00045B10  D0 03 00 00 */	stfs f0, 0(r3)
/* 80048D14 00045B14  EC 02 09 FA */	fmadds f0, f2, f7, f1
/* 80048D18 00045B18  D0 63 00 04 */	stfs f3, 4(r3)
/* 80048D1C 00045B1C  D0 03 00 08 */	stfs f0, 8(r3)
/* 80048D20 00045B20  4E 80 00 20 */	blr 

.global xMat3x3Tolocal__FP5xVec3PC7xMat3x3PC5xVec3
xMat3x3Tolocal__FP5xVec3PC7xMat3x3PC5xVec3:
/* 80048D24 00045B24  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 80048D28 00045B28  7C 08 02 A6 */	mflr r0
/* 80048D2C 00045B2C  90 01 00 44 */	stw r0, 0x44(r1)
/* 80048D30 00045B30  DB E1 00 30 */	stfd f31, 0x30(r1)
/* 80048D34 00045B34  F3 E1 00 38 */	psq_st f31, 56(r1), 0, qr0
/* 80048D38 00045B38  DB C1 00 20 */	stfd f30, 0x20(r1)
/* 80048D3C 00045B3C  F3 C1 00 28 */	psq_st f30, 40(r1), 0, qr0
/* 80048D40 00045B40  DB A1 00 10 */	stfd f29, 0x10(r1)
/* 80048D44 00045B44  F3 A1 00 18 */	psq_st f29, 24(r1), 0, qr0
/* 80048D48 00045B48  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80048D4C 00045B4C  C0 24 00 00 */	lfs f1, 0(r4)
/* 80048D50 00045B50  7C 7F 1B 78 */	mr r31, r3
/* 80048D54 00045B54  C0 04 00 04 */	lfs f0, 4(r4)
/* 80048D58 00045B58  C0 44 00 10 */	lfs f2, 0x10(r4)
/* 80048D5C 00045B5C  EC A1 00 72 */	fmuls f5, f1, f1
/* 80048D60 00045B60  C0 24 00 14 */	lfs f1, 0x14(r4)
/* 80048D64 00045B64  EC 80 00 32 */	fmuls f4, f0, f0
/* 80048D68 00045B68  C1 04 00 20 */	lfs f8, 0x20(r4)
/* 80048D6C 00045B6C  EC 62 00 B2 */	fmuls f3, f2, f2
/* 80048D70 00045B70  C0 04 00 24 */	lfs f0, 0x24(r4)
/* 80048D74 00045B74  EC 41 00 72 */	fmuls f2, f1, f1
/* 80048D78 00045B78  C0 C4 00 08 */	lfs f6, 8(r4)
/* 80048D7C 00045B7C  C0 E4 00 18 */	lfs f7, 0x18(r4)
/* 80048D80 00045B80  EC 28 02 32 */	fmuls f1, f8, f8
/* 80048D84 00045B84  EC 00 00 32 */	fmuls f0, f0, f0
/* 80048D88 00045B88  C1 04 00 28 */	lfs f8, 0x28(r4)
/* 80048D8C 00045B8C  EC C6 01 B2 */	fmuls f6, f6, f6
/* 80048D90 00045B90  EC A5 20 2A */	fadds f5, f5, f4
/* 80048D94 00045B94  EC 87 01 F2 */	fmuls f4, f7, f7
/* 80048D98 00045B98  EC 63 10 2A */	fadds f3, f3, f2
/* 80048D9C 00045B9C  EC 48 02 32 */	fmuls f2, f8, f8
/* 80048DA0 00045BA0  EC 01 00 2A */	fadds f0, f1, f0
/* 80048DA4 00045BA4  EF E6 28 2A */	fadds f31, f6, f5
/* 80048DA8 00045BA8  EF C4 18 2A */	fadds f30, f4, f3
/* 80048DAC 00045BAC  EF A2 00 2A */	fadds f29, f2, f0
/* 80048DB0 00045BB0  4B FF FF 11 */	bl xMat3x3LMulVec__FP5xVec3PC7xMat3x3PC5xVec3
/* 80048DB4 00045BB4  C0 1F 00 00 */	lfs f0, 0(r31)
/* 80048DB8 00045BB8  EC 00 F8 24 */	fdivs f0, f0, f31
/* 80048DBC 00045BBC  D0 1F 00 00 */	stfs f0, 0(r31)
/* 80048DC0 00045BC0  C0 1F 00 04 */	lfs f0, 4(r31)
/* 80048DC4 00045BC4  EC 00 F0 24 */	fdivs f0, f0, f30
/* 80048DC8 00045BC8  D0 1F 00 04 */	stfs f0, 4(r31)
/* 80048DCC 00045BCC  C0 1F 00 08 */	lfs f0, 8(r31)
/* 80048DD0 00045BD0  EC 00 E8 24 */	fdivs f0, f0, f29
/* 80048DD4 00045BD4  D0 1F 00 08 */	stfs f0, 8(r31)
/* 80048DD8 00045BD8  E3 E1 00 38 */	psq_l f31, 56(r1), 0, qr0
/* 80048DDC 00045BDC  CB E1 00 30 */	lfd f31, 0x30(r1)
/* 80048DE0 00045BE0  E3 C1 00 28 */	psq_l f30, 40(r1), 0, qr0
/* 80048DE4 00045BE4  CB C1 00 20 */	lfd f30, 0x20(r1)
/* 80048DE8 00045BE8  E3 A1 00 18 */	psq_l f29, 24(r1), 0, qr0
/* 80048DEC 00045BEC  CB A1 00 10 */	lfd f29, 0x10(r1)
/* 80048DF0 00045BF0  80 01 00 44 */	lwz r0, 0x44(r1)
/* 80048DF4 00045BF4  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80048DF8 00045BF8  7C 08 03 A6 */	mtlr r0
/* 80048DFC 00045BFC  38 21 00 40 */	addi r1, r1, 0x40
/* 80048E00 00045C00  4E 80 00 20 */	blr 

.global xMat4x3Rot__FP7xMat4x3PC5xVec3fPC5xVec3
xMat4x3Rot__FP7xMat4x3PC5xVec3fPC5xVec3:
/* 80048E04 00045C04  54 2B 07 3E */	clrlwi r11, r1, 0x1c
/* 80048E08 00045C08  7C 2C 0B 78 */	mr r12, r1
/* 80048E0C 00045C0C  21 6B FF A0 */	subfic r11, r11, -96
/* 80048E10 00045C10  7C 21 59 6E */	stwux r1, r1, r11
/* 80048E14 00045C14  7C 08 02 A6 */	mflr r0
/* 80048E18 00045C18  FC 80 08 90 */	fmr f4, f1
/* 80048E1C 00045C1C  C0 24 00 00 */	lfs f1, 0(r4)
/* 80048E20 00045C20  90 0C 00 04 */	stw r0, 4(r12)
/* 80048E24 00045C24  C0 44 00 04 */	lfs f2, 4(r4)
/* 80048E28 00045C28  BF CC FF F8 */	stmw r30, -8(r12)
/* 80048E2C 00045C2C  7C 7E 1B 78 */	mr r30, r3
/* 80048E30 00045C30  C0 64 00 08 */	lfs f3, 8(r4)
/* 80048E34 00045C34  7C BF 2B 78 */	mr r31, r5
/* 80048E38 00045C38  4B FF F5 C9 */	bl xMat3x3RotC__FP7xMat3x3ffff
/* 80048E3C 00045C3C  7F E4 FB 78 */	mr r4, r31
/* 80048E40 00045C40  38 7E 00 30 */	addi r3, r30, 0x30
/* 80048E44 00045C44  48 02 88 ED */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 80048E48 00045C48  38 61 00 10 */	addi r3, r1, 0x10
/* 80048E4C 00045C4C  4B FC A6 35 */	bl xMat3x3Identity__FP7xMat3x3
/* 80048E50 00045C50  7F E4 FB 78 */	mr r4, r31
/* 80048E54 00045C54  38 61 00 40 */	addi r3, r1, 0x40
/* 80048E58 00045C58  4B FC 14 C1 */	bl xVec3Inv__FP5xVec3PC5xVec3
/* 80048E5C 00045C5C  7F C3 F3 78 */	mr r3, r30
/* 80048E60 00045C60  7F C5 F3 78 */	mr r5, r30
/* 80048E64 00045C64  38 81 00 10 */	addi r4, r1, 0x10
/* 80048E68 00045C68  48 00 00 1D */	bl xMat4x3Mul__FP7xMat4x3PC7xMat4x3PC7xMat4x3
/* 80048E6C 00045C6C  81 41 00 00 */	lwz r10, 0(r1)
/* 80048E70 00045C70  BB CA FF F8 */	lmw r30, -8(r10)
/* 80048E74 00045C74  80 0A 00 04 */	lwz r0, 4(r10)
/* 80048E78 00045C78  7C 08 03 A6 */	mtlr r0
/* 80048E7C 00045C7C  7D 41 53 78 */	mr r1, r10
/* 80048E80 00045C80  4E 80 00 20 */	blr 

.global xMat4x3Mul__FP7xMat4x3PC7xMat4x3PC7xMat4x3
xMat4x3Mul__FP7xMat4x3PC7xMat4x3PC7xMat4x3:
/* 80048E84 00045C84  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80048E88 00045C88  7C 08 02 A6 */	mflr r0
/* 80048E8C 00045C8C  90 01 00 34 */	stw r0, 0x34(r1)
/* 80048E90 00045C90  BF A1 00 24 */	stmw r29, 0x24(r1)
/* 80048E94 00045C94  7C 7D 1B 78 */	mr r29, r3
/* 80048E98 00045C98  7C 9E 23 78 */	mr r30, r4
/* 80048E9C 00045C9C  7C BF 2B 78 */	mr r31, r5
/* 80048EA0 00045CA0  38 61 00 08 */	addi r3, r1, 8
/* 80048EA4 00045CA4  7F E4 FB 78 */	mr r4, r31
/* 80048EA8 00045CA8  38 BE 00 30 */	addi r5, r30, 0x30
/* 80048EAC 00045CAC  4B FC 46 F9 */	bl xMat4x3Toworld__FP5xVec3PC7xMat4x3PC5xVec3
/* 80048EB0 00045CB0  7F A3 EB 78 */	mr r3, r29
/* 80048EB4 00045CB4  7F C4 F3 78 */	mr r4, r30
/* 80048EB8 00045CB8  7F E5 FB 78 */	mr r5, r31
/* 80048EBC 00045CBC  4B FF FC 2D */	bl xMat3x3Mul__FP7xMat3x3PC7xMat3x3PC7xMat3x3
/* 80048EC0 00045CC0  38 7D 00 30 */	addi r3, r29, 0x30
/* 80048EC4 00045CC4  38 81 00 08 */	addi r4, r1, 8
/* 80048EC8 00045CC8  48 02 88 69 */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 80048ECC 00045CCC  BB A1 00 24 */	lmw r29, 0x24(r1)
/* 80048ED0 00045CD0  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80048ED4 00045CD4  7C 08 03 A6 */	mtlr r0
/* 80048ED8 00045CD8  38 21 00 30 */	addi r1, r1, 0x30
/* 80048EDC 00045CDC  4E 80 00 20 */	blr 

.global xQuatInit__FP5xQuatfPC5xVec3
xQuatInit__FP5xQuatfPC5xVec3:
/* 80048EE0 00045CE0  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80048EE4 00045CE4  7C 08 02 A6 */	mflr r0
/* 80048EE8 00045CE8  90 01 00 14 */	stw r0, 0x14(r1)
/* 80048EEC 00045CEC  D0 23 00 0C */	stfs f1, 0xc(r3)
/* 80048EF0 00045CF0  48 02 88 41 */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 80048EF4 00045CF4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80048EF8 00045CF8  7C 08 03 A6 */	mtlr r0
/* 80048EFC 00045CFC  38 21 00 10 */	addi r1, r1, 0x10
/* 80048F00 00045D00  4E 80 00 20 */	blr 

.global xQuatFromMat__FP5xQuatPC7xMat3x3
xQuatFromMat__FP5xQuatPC7xMat3x3:
/* 80048F04 00045D04  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80048F08 00045D08  7C 08 02 A6 */	mflr r0
/* 80048F0C 00045D0C  C0 44 00 00 */	lfs f2, 0(r4)
/* 80048F10 00045D10  90 01 00 34 */	stw r0, 0x34(r1)
/* 80048F14 00045D14  C0 24 00 14 */	lfs f1, 0x14(r4)
/* 80048F18 00045D18  BF 21 00 14 */	stmw r25, 0x14(r1)
/* 80048F1C 00045D1C  7C 9C 23 78 */	mr r28, r4
/* 80048F20 00045D20  EC 22 08 2A */	fadds f1, f2, f1
/* 80048F24 00045D24  C0 64 00 28 */	lfs f3, 0x28(r4)
/* 80048F28 00045D28  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80048F2C 00045D2C  7C 7B 1B 78 */	mr r27, r3
/* 80048F30 00045D30  EC 23 08 2A */	fadds f1, f3, f1
/* 80048F34 00045D34  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80048F38 00045D38  40 81 00 60 */	ble lbl_80048F98
/* 80048F3C 00045D3C  C0 02 8A 58 */	lfs f0, _esc__2_784@sda21(r2)
/* 80048F40 00045D40  EC 20 08 2A */	fadds f1, f0, f1
/* 80048F44 00045D44  4B FC 25 35 */	bl xsqrt__Ff
/* 80048F48 00045D48  C0 E2 8A 60 */	lfs f7, _esc__2_1553@sda21(r2)
/* 80048F4C 00045D4C  C0 DC 00 24 */	lfs f6, 0x24(r28)
/* 80048F50 00045D50  ED 07 08 24 */	fdivs f8, f7, f1
/* 80048F54 00045D54  C0 BC 00 18 */	lfs f5, 0x18(r28)
/* 80048F58 00045D58  C0 9C 00 08 */	lfs f4, 8(r28)
/* 80048F5C 00045D5C  C0 7C 00 20 */	lfs f3, 0x20(r28)
/* 80048F60 00045D60  C0 5C 00 10 */	lfs f2, 0x10(r28)
/* 80048F64 00045D64  C0 1C 00 04 */	lfs f0, 4(r28)
/* 80048F68 00045D68  EC A6 28 28 */	fsubs f5, f6, f5
/* 80048F6C 00045D6C  EC C7 00 72 */	fmuls f6, f7, f1
/* 80048F70 00045D70  EC 24 18 28 */	fsubs f1, f4, f3
/* 80048F74 00045D74  EC 02 00 28 */	fsubs f0, f2, f0
/* 80048F78 00045D78  EC 48 01 72 */	fmuls f2, f8, f5
/* 80048F7C 00045D7C  D0 DB 00 0C */	stfs f6, 0xc(r27)
/* 80048F80 00045D80  EC 28 00 72 */	fmuls f1, f8, f1
/* 80048F84 00045D84  EC 08 00 32 */	fmuls f0, f8, f0
/* 80048F88 00045D88  D0 5B 00 00 */	stfs f2, 0(r27)
/* 80048F8C 00045D8C  D0 3B 00 04 */	stfs f1, 4(r27)
/* 80048F90 00045D90  D0 1B 00 08 */	stfs f0, 8(r27)
/* 80048F94 00045D94  48 00 01 34 */	b lbl_800490C8
lbl_80048F98:
/* 80048F98 00045D98  C0 3C 00 14 */	lfs f1, 0x14(r28)
/* 80048F9C 00045D9C  3B 40 00 00 */	li r26, 0
/* 80048FA0 00045DA0  C0 1C 00 00 */	lfs f0, 0(r28)
/* 80048FA4 00045DA4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80048FA8 00045DA8  40 81 00 08 */	ble lbl_80048FB0
/* 80048FAC 00045DAC  3B 40 00 01 */	li r26, 1
lbl_80048FB0:
/* 80048FB0 00045DB0  1C 1A 00 14 */	mulli r0, r26, 0x14
/* 80048FB4 00045DB4  C0 3C 00 28 */	lfs f1, 0x28(r28)
/* 80048FB8 00045DB8  7C 1C 04 2E */	lfsx f0, r28, r0
/* 80048FBC 00045DBC  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80048FC0 00045DC0  40 81 00 08 */	ble lbl_80048FC8
/* 80048FC4 00045DC4  3B 40 00 02 */	li r26, 2
lbl_80048FC8:
/* 80048FC8 00045DC8  57 5F 10 3A */	slwi r31, r26, 2
/* 80048FCC 00045DCC  38 8D 83 0C */	addi r4, r13, nxt_esc__7_2145@sda21
/* 80048FD0 00045DD0  7F 24 F8 2E */	lwzx r25, r4, r31
/* 80048FD4 00045DD4  1C 1A 00 14 */	mulli r0, r26, 0x14
/* 80048FD8 00045DD8  C0 42 8A 58 */	lfs f2, _esc__2_784@sda21(r2)
/* 80048FDC 00045DDC  57 3E 10 3A */	slwi r30, r25, 2
/* 80048FE0 00045DE0  1C 79 00 14 */	mulli r3, r25, 0x14
/* 80048FE4 00045DE4  7F A4 F0 2E */	lwzx r29, r4, r30
/* 80048FE8 00045DE8  7C 3C 04 2E */	lfsx f1, r28, r0
/* 80048FEC 00045DEC  1C 1D 00 14 */	mulli r0, r29, 0x14
/* 80048FF0 00045DF0  7C 1C 1C 2E */	lfsx f0, r28, r3
/* 80048FF4 00045DF4  EC 21 00 28 */	fsubs f1, f1, f0
/* 80048FF8 00045DF8  7C 1C 04 2E */	lfsx f0, r28, r0
/* 80048FFC 00045DFC  EC 01 00 28 */	fsubs f0, f1, f0
/* 80049000 00045E00  EC 22 00 2A */	fadds f1, f2, f0
/* 80049004 00045E04  4B FC 24 75 */	bl xsqrt__Ff
/* 80049008 00045E08  FC 40 0A 10 */	fabs f2, f1
/* 8004900C 00045E0C  C0 02 8A 64 */	lfs f0, _esc__2_1656@sda21(r2)
/* 80049010 00045E10  FC 40 10 18 */	frsp f2, f2
/* 80049014 00045E14  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80049018 00045E18  40 80 00 14 */	bge lbl_8004902C
/* 8004901C 00045E1C  7F 63 DB 78 */	mr r3, r27
/* 80049020 00045E20  38 82 8A 44 */	addi r4, r2, g_IQ@sda21
/* 80049024 00045E24  48 00 00 B9 */	bl xQuatCopy__FP5xQuatPC5xQuat
/* 80049028 00045E28  48 00 00 A0 */	b lbl_800490C8
lbl_8004902C:
/* 8004902C 00045E2C  C0 02 8A 60 */	lfs f0, _esc__2_1553@sda21(r2)
/* 80049030 00045E30  57 A8 10 3A */	slwi r8, r29, 2
/* 80049034 00045E34  7C 79 42 14 */	add r3, r25, r8
/* 80049038 00045E38  7C 1D F2 14 */	add r0, r29, r30
/* 8004903C 00045E3C  EC A0 08 24 */	fdivs f5, f0, f1
/* 80049040 00045E40  54 67 10 3A */	slwi r7, r3, 2
/* 80049044 00045E44  54 06 10 3A */	slwi r6, r0, 2
/* 80049048 00045E48  7C 9A F2 14 */	add r4, r26, r30
/* 8004904C 00045E4C  7C 19 FA 14 */	add r0, r25, r31
/* 80049050 00045E50  7C 7A 42 14 */	add r3, r26, r8
/* 80049054 00045E54  54 85 10 3A */	slwi r5, r4, 2
/* 80049058 00045E58  54 04 10 3A */	slwi r4, r0, 2
/* 8004905C 00045E5C  7C 1D FA 14 */	add r0, r29, r31
/* 80049060 00045E60  EC 80 00 72 */	fmuls f4, f0, f1
/* 80049064 00045E64  54 63 10 3A */	slwi r3, r3, 2
/* 80049068 00045E68  7C 3C 3C 2E */	lfsx f1, r28, r7
/* 8004906C 00045E6C  7C 1C 34 2E */	lfsx f0, r28, r6
/* 80049070 00045E70  54 00 10 3A */	slwi r0, r0, 2
/* 80049074 00045E74  7C 5C 2C 2E */	lfsx f2, r28, r5
/* 80049078 00045E78  EC 61 00 28 */	fsubs f3, f1, f0
/* 8004907C 00045E7C  7C 1C 24 2E */	lfsx f0, r28, r4
/* 80049080 00045E80  7C 3C 1C 2E */	lfsx f1, r28, r3
/* 80049084 00045E84  EC 42 00 2A */	fadds f2, f2, f0
/* 80049088 00045E88  7C 1C 04 2E */	lfsx f0, r28, r0
/* 8004908C 00045E8C  EC 65 00 F2 */	fmuls f3, f5, f3
/* 80049090 00045E90  7C 9B FD 2E */	stfsx f4, r27, r31
/* 80049094 00045E94  EC 01 00 2A */	fadds f0, f1, f0
/* 80049098 00045E98  EC 45 00 B2 */	fmuls f2, f5, f2
/* 8004909C 00045E9C  D0 7B 00 0C */	stfs f3, 0xc(r27)
/* 800490A0 00045EA0  EC 25 00 32 */	fmuls f1, f5, f0
/* 800490A4 00045EA4  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 800490A8 00045EA8  7C 5B F5 2E */	stfsx f2, r27, r30
/* 800490AC 00045EAC  7C 3B 45 2E */	stfsx f1, r27, r8
/* 800490B0 00045EB0  C0 3B 00 0C */	lfs f1, 0xc(r27)
/* 800490B4 00045EB4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800490B8 00045EB8  40 80 00 10 */	bge lbl_800490C8
/* 800490BC 00045EBC  7F 63 DB 78 */	mr r3, r27
/* 800490C0 00045EC0  7F 64 DB 78 */	mr r4, r27
/* 800490C4 00045EC4  4B FE 43 15 */	bl xQuatFlip__FP5xQuatPC5xQuat
lbl_800490C8:
/* 800490C8 00045EC8  BB 21 00 14 */	lmw r25, 0x14(r1)
/* 800490CC 00045ECC  80 01 00 34 */	lwz r0, 0x34(r1)
/* 800490D0 00045ED0  7C 08 03 A6 */	mtlr r0
/* 800490D4 00045ED4  38 21 00 30 */	addi r1, r1, 0x30
/* 800490D8 00045ED8  4E 80 00 20 */	blr 

.global xQuatCopy__FP5xQuatPC5xQuat
xQuatCopy__FP5xQuatPC5xQuat:
/* 800490DC 00045EDC  C0 24 00 0C */	lfs f1, 0xc(r4)
/* 800490E0 00045EE0  C0 04 00 00 */	lfs f0, 0(r4)
/* 800490E4 00045EE4  D0 23 00 0C */	stfs f1, 0xc(r3)
/* 800490E8 00045EE8  C0 24 00 04 */	lfs f1, 4(r4)
/* 800490EC 00045EEC  D0 03 00 00 */	stfs f0, 0(r3)
/* 800490F0 00045EF0  C0 04 00 08 */	lfs f0, 8(r4)
/* 800490F4 00045EF4  D0 23 00 04 */	stfs f1, 4(r3)
/* 800490F8 00045EF8  D0 03 00 08 */	stfs f0, 8(r3)
/* 800490FC 00045EFC  4E 80 00 20 */	blr 

.global xQuatFromAxisAngle__FP5xQuatPC5xVec3f
xQuatFromAxisAngle__FP5xQuatPC5xVec3f:
/* 80049100 00045F00  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80049104 00045F04  7C 08 02 A6 */	mflr r0
/* 80049108 00045F08  90 01 00 24 */	stw r0, 0x24(r1)
/* 8004910C 00045F0C  DB E1 00 10 */	stfd f31, 0x10(r1)
/* 80049110 00045F10  F3 E1 00 18 */	psq_st f31, 24(r1), 0, qr0
/* 80049114 00045F14  BF C1 00 08 */	stmw r30, 8(r1)
/* 80049118 00045F18  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 8004911C 00045F1C  7C 7E 1B 78 */	mr r30, r3
/* 80049120 00045F20  7C 9F 23 78 */	mr r31, r4
/* 80049124 00045F24  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80049128 00045F28  40 82 00 10 */	bne lbl_80049138
/* 8004912C 00045F2C  38 82 8A 44 */	addi r4, r2, g_IQ@sda21
/* 80049130 00045F30  4B FF FF AD */	bl xQuatCopy__FP5xQuatPC5xQuat
/* 80049134 00045F34  48 00 00 38 */	b lbl_8004916C
lbl_80049138:
/* 80049138 00045F38  C0 02 8A 60 */	lfs f0, _esc__2_1553@sda21(r2)
/* 8004913C 00045F3C  EF E0 00 72 */	fmuls f31, f0, f1
/* 80049140 00045F40  FC 20 F8 90 */	fmr f1, f31
/* 80049144 00045F44  48 02 D6 A5 */	bl isin__Ff
/* 80049148 00045F48  FC 00 08 90 */	fmr f0, f1
/* 8004914C 00045F4C  FC 20 F8 90 */	fmr f1, f31
/* 80049150 00045F50  FF E0 00 90 */	fmr f31, f0
/* 80049154 00045F54  48 02 D6 D9 */	bl icos__Ff
/* 80049158 00045F58  D0 3E 00 0C */	stfs f1, 0xc(r30)
/* 8004915C 00045F5C  FC 20 F8 90 */	fmr f1, f31
/* 80049160 00045F60  7F C3 F3 78 */	mr r3, r30
/* 80049164 00045F64  7F E4 FB 78 */	mr r4, r31
/* 80049168 00045F68  4B FC 05 E9 */	bl xVec3SMul__FP5xVec3PC5xVec3f
lbl_8004916C:
/* 8004916C 00045F6C  E3 E1 00 18 */	psq_l f31, 24(r1), 0, qr0
/* 80049170 00045F70  CB E1 00 10 */	lfd f31, 0x10(r1)
/* 80049174 00045F74  BB C1 00 08 */	lmw r30, 8(r1)
/* 80049178 00045F78  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8004917C 00045F7C  7C 08 03 A6 */	mtlr r0
/* 80049180 00045F80  38 21 00 20 */	addi r1, r1, 0x20
/* 80049184 00045F84  4E 80 00 20 */	blr 

.global xQuatToMat__FPC5xQuatP7xMat3x3
xQuatToMat__FPC5xQuatP7xMat3x3:
/* 80049188 00045F88  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8004918C 00045F8C  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 80049190 00045F90  F3 E1 00 28 */	psq_st f31, 40(r1), 0, qr0
/* 80049194 00045F94  DB C1 00 10 */	stfd f30, 0x10(r1)
/* 80049198 00045F98  F3 C1 00 18 */	psq_st f30, 24(r1), 0, qr0
/* 8004919C 00045F9C  C0 02 8A 5C */	lfs f0, _esc__2_1513@sda21(r2)
/* 800491A0 00045FA0  38 00 00 00 */	li r0, 0
/* 800491A4 00045FA4  C0 C3 00 04 */	lfs f6, 4(r3)
/* 800491A8 00045FA8  C0 23 00 08 */	lfs f1, 8(r3)
/* 800491AC 00045FAC  EC 60 01 B2 */	fmuls f3, f0, f6
/* 800491B0 00045FB0  C0 43 00 00 */	lfs f2, 0(r3)
/* 800491B4 00045FB4  ED 00 00 72 */	fmuls f8, f0, f1
/* 800491B8 00045FB8  C0 A3 00 0C */	lfs f5, 0xc(r3)
/* 800491BC 00045FBC  EC E0 00 B2 */	fmuls f7, f0, f2
/* 800491C0 00045FC0  C0 82 8A 58 */	lfs f4, _esc__2_784@sda21(r2)
/* 800491C4 00045FC4  EF E3 01 B2 */	fmuls f31, f3, f6
/* 800491C8 00045FC8  EF C8 00 72 */	fmuls f30, f8, f1
/* 800491CC 00045FCC  ED 67 00 B2 */	fmuls f11, f7, f2
/* 800491D0 00045FD0  EC 04 F8 28 */	fsubs f0, f4, f31
/* 800491D4 00045FD4  ED 48 01 72 */	fmuls f10, f8, f5
/* 800491D8 00045FD8  ED 83 00 B2 */	fmuls f12, f3, f2
/* 800491DC 00045FDC  EC 20 F0 28 */	fsubs f1, f0, f30
/* 800491E0 00045FE0  ED 23 01 72 */	fmuls f9, f3, f5
/* 800491E4 00045FE4  ED A8 00 B2 */	fmuls f13, f8, f2
/* 800491E8 00045FE8  EC 04 F0 28 */	fsubs f0, f4, f30
/* 800491EC 00045FEC  D0 24 00 00 */	stfs f1, 0(r4)
/* 800491F0 00045FF0  EC 4C 50 28 */	fsubs f2, f12, f10
/* 800491F4 00045FF4  EC 2D 48 2A */	fadds f1, f13, f9
/* 800491F8 00045FF8  EC 6C 50 2A */	fadds f3, f12, f10
/* 800491FC 00045FFC  D0 44 00 04 */	stfs f2, 4(r4)
/* 80049200 00046000  EC A7 01 72 */	fmuls f5, f7, f5
/* 80049204 00046004  EC C8 01 B2 */	fmuls f6, f8, f6
/* 80049208 00046008  D0 24 00 08 */	stfs f1, 8(r4)
/* 8004920C 0004600C  EC 20 58 28 */	fsubs f1, f0, f11
/* 80049210 00046010  EC 4D 48 28 */	fsubs f2, f13, f9
/* 80049214 00046014  D0 64 00 10 */	stfs f3, 0x10(r4)
/* 80049218 00046018  EC 04 58 28 */	fsubs f0, f4, f11
/* 8004921C 0004601C  EC 66 28 28 */	fsubs f3, f6, f5
/* 80049220 00046020  D0 24 00 14 */	stfs f1, 0x14(r4)
/* 80049224 00046024  EC 26 28 2A */	fadds f1, f6, f5
/* 80049228 00046028  EC 00 F8 28 */	fsubs f0, f0, f31
/* 8004922C 0004602C  D0 64 00 18 */	stfs f3, 0x18(r4)
/* 80049230 00046030  D0 44 00 20 */	stfs f2, 0x20(r4)
/* 80049234 00046034  D0 24 00 24 */	stfs f1, 0x24(r4)
/* 80049238 00046038  D0 04 00 28 */	stfs f0, 0x28(r4)
/* 8004923C 0004603C  90 04 00 0C */	stw r0, 0xc(r4)
/* 80049240 00046040  E3 E1 00 28 */	psq_l f31, 40(r1), 0, qr0
/* 80049244 00046044  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 80049248 00046048  E3 C1 00 18 */	psq_l f30, 24(r1), 0, qr0
/* 8004924C 0004604C  CB C1 00 10 */	lfd f30, 0x10(r1)
/* 80049250 00046050  38 21 00 30 */	addi r1, r1, 0x30
/* 80049254 00046054  4E 80 00 20 */	blr 

.global xQuatToAxisAngle__FPC5xQuatP5xVec3Pf
xQuatToAxisAngle__FPC5xQuatP5xVec3Pf:
/* 80049258 00046058  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8004925C 0004605C  7C 08 02 A6 */	mflr r0
/* 80049260 00046060  C0 23 00 0C */	lfs f1, 0xc(r3)
/* 80049264 00046064  90 01 00 24 */	stw r0, 0x24(r1)
/* 80049268 00046068  BF A1 00 14 */	stmw r29, 0x14(r1)
/* 8004926C 0004606C  7C 7D 1B 78 */	mr r29, r3
/* 80049270 00046070  7C 9E 23 78 */	mr r30, r4
/* 80049274 00046074  7C BF 2B 78 */	mr r31, r5
/* 80049278 00046078  4B FC 87 19 */	bl xacos__Ff
/* 8004927C 0004607C  C0 02 8A 5C */	lfs f0, _esc__2_1513@sda21(r2)
/* 80049280 00046080  7F C3 F3 78 */	mr r3, r30
/* 80049284 00046084  7F A4 EB 78 */	mr r4, r29
/* 80049288 00046088  EC 00 00 72 */	fmuls f0, f0, f1
/* 8004928C 0004608C  D0 1F 00 00 */	stfs f0, 0(r31)
/* 80049290 00046090  48 02 83 91 */	bl xVec3Normalize__FP5xVec3PC5xVec3
/* 80049294 00046094  BB A1 00 14 */	lmw r29, 0x14(r1)
/* 80049298 00046098  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8004929C 0004609C  7C 08 03 A6 */	mtlr r0
/* 800492A0 000460A0  38 21 00 20 */	addi r1, r1, 0x20
/* 800492A4 000460A4  4E 80 00 20 */	blr 

.global xQuatNormalize__FP5xQuatPC5xQuat
xQuatNormalize__FP5xQuatPC5xQuat:
/* 800492A8 000460A8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800492AC 000460AC  7C 08 02 A6 */	mflr r0
/* 800492B0 000460B0  90 01 00 24 */	stw r0, 0x24(r1)
/* 800492B4 000460B4  DB E1 00 10 */	stfd f31, 0x10(r1)
/* 800492B8 000460B8  F3 E1 00 18 */	psq_st f31, 24(r1), 0, qr0
/* 800492BC 000460BC  BF C1 00 08 */	stmw r30, 8(r1)
/* 800492C0 000460C0  7C 9F 23 78 */	mr r31, r4
/* 800492C4 000460C4  7C 7E 1B 78 */	mr r30, r3
/* 800492C8 000460C8  7F E3 FB 78 */	mr r3, r31
/* 800492CC 000460CC  48 00 00 BD */	bl xQuatLength2__FPC5xQuat
/* 800492D0 000460D0  C0 02 8A 58 */	lfs f0, _esc__2_784@sda21(r2)
/* 800492D4 000460D4  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800492D8 000460D8  40 82 00 20 */	bne lbl_800492F8
/* 800492DC 000460DC  7C 1E F8 40 */	cmplw r30, r31
/* 800492E0 000460E0  41 82 00 10 */	beq lbl_800492F0
/* 800492E4 000460E4  7F C3 F3 78 */	mr r3, r30
/* 800492E8 000460E8  7F E4 FB 78 */	mr r4, r31
/* 800492EC 000460EC  4B FF FD F1 */	bl xQuatCopy__FP5xQuatPC5xQuat
lbl_800492F0:
/* 800492F0 000460F0  C0 22 8A 58 */	lfs f1, _esc__2_784@sda21(r2)
/* 800492F4 000460F4  48 00 00 4C */	b lbl_80049340
lbl_800492F8:
/* 800492F8 000460F8  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 800492FC 000460FC  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80049300 00046100  40 82 00 20 */	bne lbl_80049320
/* 80049304 00046104  7C 1E F8 40 */	cmplw r30, r31
/* 80049308 00046108  41 82 00 10 */	beq lbl_80049318
/* 8004930C 0004610C  7F C3 F3 78 */	mr r3, r30
/* 80049310 00046110  38 82 8A 44 */	addi r4, r2, g_IQ@sda21
/* 80049314 00046114  4B FF FD C9 */	bl xQuatCopy__FP5xQuatPC5xQuat
lbl_80049318:
/* 80049318 00046118  C0 22 8A 54 */	lfs f1, _esc__2_618_0@sda21(r2)
/* 8004931C 0004611C  48 00 00 24 */	b lbl_80049340
lbl_80049320:
/* 80049320 00046120  4B FC 21 59 */	bl xsqrt__Ff
/* 80049324 00046124  FF E0 08 90 */	fmr f31, f1
/* 80049328 00046128  C0 02 8A 58 */	lfs f0, _esc__2_784@sda21(r2)
/* 8004932C 0004612C  7F C3 F3 78 */	mr r3, r30
/* 80049330 00046130  7F E4 FB 78 */	mr r4, r31
/* 80049334 00046134  EC 20 F8 24 */	fdivs f1, f0, f31
/* 80049338 00046138  48 00 00 25 */	bl xQuatSMul__FP5xQuatPC5xQuatf
/* 8004933C 0004613C  FC 20 F8 90 */	fmr f1, f31
lbl_80049340:
/* 80049340 00046140  E3 E1 00 18 */	psq_l f31, 24(r1), 0, qr0
/* 80049344 00046144  CB E1 00 10 */	lfd f31, 0x10(r1)
/* 80049348 00046148  BB C1 00 08 */	lmw r30, 8(r1)
/* 8004934C 0004614C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80049350 00046150  7C 08 03 A6 */	mtlr r0
/* 80049354 00046154  38 21 00 20 */	addi r1, r1, 0x20
/* 80049358 00046158  4E 80 00 20 */	blr 

.global xQuatSMul__FP5xQuatPC5xQuatf
xQuatSMul__FP5xQuatPC5xQuatf:
/* 8004935C 0004615C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80049360 00046160  7C 08 02 A6 */	mflr r0
/* 80049364 00046164  C0 04 00 0C */	lfs f0, 0xc(r4)
/* 80049368 00046168  90 01 00 14 */	stw r0, 0x14(r1)
/* 8004936C 0004616C  EC 00 00 72 */	fmuls f0, f0, f1
/* 80049370 00046170  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 80049374 00046174  4B FC 03 DD */	bl xVec3SMul__FP5xVec3PC5xVec3f
/* 80049378 00046178  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8004937C 0004617C  7C 08 03 A6 */	mtlr r0
/* 80049380 00046180  38 21 00 10 */	addi r1, r1, 0x10
/* 80049384 00046184  4E 80 00 20 */	blr 

.global xQuatLength2__FPC5xQuat
xQuatLength2__FPC5xQuat:
/* 80049388 00046188  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8004938C 0004618C  7C 08 02 A6 */	mflr r0
/* 80049390 00046190  7C 64 1B 78 */	mr r4, r3
/* 80049394 00046194  90 01 00 14 */	stw r0, 0x14(r1)
/* 80049398 00046198  4B FE 40 6D */	bl xQuatDot__FPC5xQuatPC5xQuat
/* 8004939C 0004619C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800493A0 000461A0  7C 08 03 A6 */	mtlr r0
/* 800493A4 000461A4  38 21 00 10 */	addi r1, r1, 0x10
/* 800493A8 000461A8  4E 80 00 20 */	blr 

.global xQuatConj__FP5xQuatPC5xQuat
xQuatConj__FP5xQuatPC5xQuat:
/* 800493AC 000461AC  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800493B0 000461B0  7C 08 02 A6 */	mflr r0
/* 800493B4 000461B4  C0 04 00 0C */	lfs f0, 0xc(r4)
/* 800493B8 000461B8  90 01 00 14 */	stw r0, 0x14(r1)
/* 800493BC 000461BC  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 800493C0 000461C0  4B FC 0F 59 */	bl xVec3Inv__FP5xVec3PC5xVec3
/* 800493C4 000461C4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800493C8 000461C8  7C 08 03 A6 */	mtlr r0
/* 800493CC 000461CC  38 21 00 10 */	addi r1, r1, 0x10
/* 800493D0 000461D0  4E 80 00 20 */	blr 

.global xQuatSlerp__FP5xQuatPC5xQuatPC5xQuatf
xQuatSlerp__FP5xQuatPC5xQuatPC5xQuatf:
/* 800493D4 000461D4  94 21 FF 70 */	stwu r1, -0x90(r1)
/* 800493D8 000461D8  7C 08 02 A6 */	mflr r0
/* 800493DC 000461DC  90 01 00 94 */	stw r0, 0x94(r1)
/* 800493E0 000461E0  DB E1 00 80 */	stfd f31, 0x80(r1)
/* 800493E4 000461E4  F3 E1 00 88 */	psq_st f31, 136(r1), 0, qr0
/* 800493E8 000461E8  DB C1 00 70 */	stfd f30, 0x70(r1)
/* 800493EC 000461EC  F3 C1 00 78 */	psq_st f30, 120(r1), 0, qr0
/* 800493F0 000461F0  DB A1 00 60 */	stfd f29, 0x60(r1)
/* 800493F4 000461F4  F3 A1 00 68 */	psq_st f29, 104(r1), 0, qr0
/* 800493F8 000461F8  DB 81 00 50 */	stfd f28, 0x50(r1)
/* 800493FC 000461FC  F3 81 00 58 */	psq_st f28, 88(r1), 0, qr0
/* 80049400 00046200  BF A1 00 44 */	stmw r29, 0x44(r1)
/* 80049404 00046204  FF E0 08 90 */	fmr f31, f1
/* 80049408 00046208  7C 9E 23 78 */	mr r30, r4
/* 8004940C 0004620C  7C BF 2B 78 */	mr r31, r5
/* 80049410 00046210  7C 7D 1B 78 */	mr r29, r3
/* 80049414 00046214  7F C3 F3 78 */	mr r3, r30
/* 80049418 00046218  7F E4 FB 78 */	mr r4, r31
/* 8004941C 0004621C  4B FE 3F E9 */	bl xQuatDot__FPC5xQuatPC5xQuat
/* 80049420 00046220  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 80049424 00046224  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80049428 00046228  40 80 00 3C */	bge lbl_80049464
/* 8004942C 0004622C  C0 1F 00 00 */	lfs f0, 0(r31)
/* 80049430 00046230  FC 20 08 50 */	fneg f1, f1
/* 80049434 00046234  C0 7F 00 04 */	lfs f3, 4(r31)
/* 80049438 00046238  C0 5F 00 08 */	lfs f2, 8(r31)
/* 8004943C 0004623C  FC 80 00 50 */	fneg f4, f0
/* 80049440 00046240  C0 1F 00 0C */	lfs f0, 0xc(r31)
/* 80049444 00046244  FC 60 18 50 */	fneg f3, f3
/* 80049448 00046248  FC 40 10 50 */	fneg f2, f2
/* 8004944C 0004624C  3B E1 00 08 */	addi r31, r1, 8
/* 80049450 00046250  FC 00 00 50 */	fneg f0, f0
/* 80049454 00046254  D0 81 00 08 */	stfs f4, 8(r1)
/* 80049458 00046258  D0 61 00 0C */	stfs f3, 0xc(r1)
/* 8004945C 0004625C  D0 41 00 10 */	stfs f2, 0x10(r1)
/* 80049460 00046260  D0 01 00 14 */	stfs f0, 0x14(r1)
lbl_80049464:
/* 80049464 00046264  C0 02 8A 7C */	lfs f0, _esc__2_2239@sda21(r2)
/* 80049468 00046268  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8004946C 0004626C  4C 41 13 82 */	cror 2, 1, 2
/* 80049470 00046270  40 82 00 14 */	bne lbl_80049484
/* 80049474 00046274  C0 02 8A 58 */	lfs f0, _esc__2_784@sda21(r2)
/* 80049478 00046278  FF C0 F8 90 */	fmr f30, f31
/* 8004947C 0004627C  EF A0 F8 28 */	fsubs f29, f0, f31
/* 80049480 00046280  48 00 00 34 */	b lbl_800494B4
lbl_80049484:
/* 80049484 00046284  4B FC 85 0D */	bl xacos__Ff
/* 80049488 00046288  FF C0 08 90 */	fmr f30, f1
/* 8004948C 0004628C  48 02 D3 5D */	bl isin__Ff
/* 80049490 00046290  C0 02 8A 58 */	lfs f0, _esc__2_784@sda21(r2)
/* 80049494 00046294  EF 80 08 24 */	fdivs f28, f0, f1
/* 80049498 00046298  EC 00 F8 28 */	fsubs f0, f0, f31
/* 8004949C 0004629C  EC 20 07 B2 */	fmuls f1, f0, f30
/* 800494A0 000462A0  48 02 D3 49 */	bl isin__Ff
/* 800494A4 000462A4  EF BC 00 72 */	fmuls f29, f28, f1
/* 800494A8 000462A8  EC 3F 07 B2 */	fmuls f1, f31, f30
/* 800494AC 000462AC  48 02 D3 3D */	bl isin__Ff
/* 800494B0 000462B0  EF DC 00 72 */	fmuls f30, f28, f1
lbl_800494B4:
/* 800494B4 000462B4  FC 20 E8 90 */	fmr f1, f29
/* 800494B8 000462B8  7F C4 F3 78 */	mr r4, r30
/* 800494BC 000462BC  38 61 00 28 */	addi r3, r1, 0x28
/* 800494C0 000462C0  4B FF FE 9D */	bl xQuatSMul__FP5xQuatPC5xQuatf
/* 800494C4 000462C4  FC 20 F0 90 */	fmr f1, f30
/* 800494C8 000462C8  7F E4 FB 78 */	mr r4, r31
/* 800494CC 000462CC  38 61 00 18 */	addi r3, r1, 0x18
/* 800494D0 000462D0  4B FF FE 8D */	bl xQuatSMul__FP5xQuatPC5xQuatf
/* 800494D4 000462D4  7F A3 EB 78 */	mr r3, r29
/* 800494D8 000462D8  38 81 00 28 */	addi r4, r1, 0x28
/* 800494DC 000462DC  38 A1 00 18 */	addi r5, r1, 0x18
/* 800494E0 000462E0  48 00 00 45 */	bl xQuatAdd__FP5xQuatPC5xQuatPC5xQuat
/* 800494E4 000462E4  7F A3 EB 78 */	mr r3, r29
/* 800494E8 000462E8  7F A4 EB 78 */	mr r4, r29
/* 800494EC 000462EC  4B FF FD BD */	bl xQuatNormalize__FP5xQuatPC5xQuat
/* 800494F0 000462F0  E3 E1 00 88 */	psq_l f31, 136(r1), 0, qr0
/* 800494F4 000462F4  CB E1 00 80 */	lfd f31, 0x80(r1)
/* 800494F8 000462F8  E3 C1 00 78 */	psq_l f30, 120(r1), 0, qr0
/* 800494FC 000462FC  CB C1 00 70 */	lfd f30, 0x70(r1)
/* 80049500 00046300  E3 A1 00 68 */	psq_l f29, 104(r1), 0, qr0
/* 80049504 00046304  CB A1 00 60 */	lfd f29, 0x60(r1)
/* 80049508 00046308  E3 81 00 58 */	psq_l f28, 88(r1), 0, qr0
/* 8004950C 0004630C  CB 81 00 50 */	lfd f28, 0x50(r1)
/* 80049510 00046310  BB A1 00 44 */	lmw r29, 0x44(r1)
/* 80049514 00046314  80 01 00 94 */	lwz r0, 0x94(r1)
/* 80049518 00046318  7C 08 03 A6 */	mtlr r0
/* 8004951C 0004631C  38 21 00 90 */	addi r1, r1, 0x90
/* 80049520 00046320  4E 80 00 20 */	blr 

.global xQuatAdd__FP5xQuatPC5xQuatPC5xQuat
xQuatAdd__FP5xQuatPC5xQuatPC5xQuat:
/* 80049524 00046324  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80049528 00046328  7C 08 02 A6 */	mflr r0
/* 8004952C 0004632C  C0 24 00 0C */	lfs f1, 0xc(r4)
/* 80049530 00046330  C0 05 00 0C */	lfs f0, 0xc(r5)
/* 80049534 00046334  90 01 00 14 */	stw r0, 0x14(r1)
/* 80049538 00046338  EC 01 00 2A */	fadds f0, f1, f0
/* 8004953C 0004633C  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 80049540 00046340  4B FC 41 29 */	bl xVec3Add__FP5xVec3PC5xVec3PC5xVec3
/* 80049544 00046344  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80049548 00046348  7C 08 03 A6 */	mtlr r0
/* 8004954C 0004634C  38 21 00 10 */	addi r1, r1, 0x10
/* 80049550 00046350  4E 80 00 20 */	blr 

.global xQuatMul__FP5xQuatPC5xQuatPC5xQuat
xQuatMul__FP5xQuatPC5xQuatPC5xQuat:
/* 80049554 00046354  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80049558 00046358  7C 08 02 A6 */	mflr r0
/* 8004955C 0004635C  C0 85 00 0C */	lfs f4, 0xc(r5)
/* 80049560 00046360  C1 64 00 00 */	lfs f11, 0(r4)
/* 80049564 00046364  C0 A4 00 04 */	lfs f5, 4(r4)
/* 80049568 00046368  C1 05 00 00 */	lfs f8, 0(r5)
/* 8004956C 0004636C  EC 0B 01 32 */	fmuls f0, f11, f4
/* 80049570 00046370  C0 E4 00 0C */	lfs f7, 0xc(r4)
/* 80049574 00046374  EC 25 01 32 */	fmuls f1, f5, f4
/* 80049578 00046378  C1 24 00 08 */	lfs f9, 8(r4)
/* 8004957C 0004637C  EC 6B 02 32 */	fmuls f3, f11, f8
/* 80049580 00046380  C0 C5 00 04 */	lfs f6, 4(r5)
/* 80049584 00046384  EC 47 02 3A */	fmadds f2, f7, f8, f0
/* 80049588 00046388  C1 45 00 08 */	lfs f10, 8(r5)
/* 8004958C 0004638C  EC 09 01 32 */	fmuls f0, f9, f4
/* 80049590 00046390  90 01 00 14 */	stw r0, 0x14(r1)
/* 80049594 00046394  EC 27 09 BA */	fmadds f1, f7, f6, f1
/* 80049598 00046398  7C 64 1B 78 */	mr r4, r3
/* 8004959C 0004639C  EC 45 12 BA */	fmadds f2, f5, f10, f2
/* 800495A0 000463A0  EC 07 02 BA */	fmadds f0, f7, f10, f0
/* 800495A4 000463A4  EC 29 0A 3A */	fmadds f1, f9, f8, f1
/* 800495A8 000463A8  EC 67 19 38 */	fmsubs f3, f7, f4, f3
/* 800495AC 000463AC  EC 49 11 BC */	fnmsubs f2, f9, f6, f2
/* 800495B0 000463B0  EC 0B 01 BA */	fmadds f0, f11, f6, f0
/* 800495B4 000463B4  EC 2B 0A BC */	fnmsubs f1, f11, f10, f1
/* 800495B8 000463B8  D0 43 00 00 */	stfs f2, 0(r3)
/* 800495BC 000463BC  EC 65 19 BC */	fnmsubs f3, f5, f6, f3
/* 800495C0 000463C0  EC 05 02 3C */	fnmsubs f0, f5, f8, f0
/* 800495C4 000463C4  D0 23 00 04 */	stfs f1, 4(r3)
/* 800495C8 000463C8  EC 49 1A BC */	fnmsubs f2, f9, f10, f3
/* 800495CC 000463CC  D0 03 00 08 */	stfs f0, 8(r3)
/* 800495D0 000463D0  D0 43 00 0C */	stfs f2, 0xc(r3)
/* 800495D4 000463D4  4B FF FC D5 */	bl xQuatNormalize__FP5xQuatPC5xQuat
/* 800495D8 000463D8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800495DC 000463DC  7C 08 03 A6 */	mtlr r0
/* 800495E0 000463E0  38 21 00 10 */	addi r1, r1, 0x10
/* 800495E4 000463E4  4E 80 00 20 */	blr 

.global xQuatDiff__FP5xQuatPC5xQuatPC5xQuat
xQuatDiff__FP5xQuatPC5xQuatPC5xQuat:
/* 800495E8 000463E8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800495EC 000463EC  7C 08 02 A6 */	mflr r0
/* 800495F0 000463F0  90 01 00 14 */	stw r0, 0x14(r1)
/* 800495F4 000463F4  BF C1 00 08 */	stmw r30, 8(r1)
/* 800495F8 000463F8  7C 7E 1B 78 */	mr r30, r3
/* 800495FC 000463FC  7C BF 2B 78 */	mr r31, r5
/* 80049600 00046400  4B FF FD AD */	bl xQuatConj__FP5xQuatPC5xQuat
/* 80049604 00046404  7F C3 F3 78 */	mr r3, r30
/* 80049608 00046408  7F C4 F3 78 */	mr r4, r30
/* 8004960C 0004640C  7F E5 FB 78 */	mr r5, r31
/* 80049610 00046410  4B FF FF 45 */	bl xQuatMul__FP5xQuatPC5xQuatPC5xQuat
/* 80049614 00046414  C0 3E 00 0C */	lfs f1, 0xc(r30)
/* 80049618 00046418  C0 02 8A 54 */	lfs f0, _esc__2_618_0@sda21(r2)
/* 8004961C 0004641C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80049620 00046420  40 80 00 10 */	bge lbl_80049630
/* 80049624 00046424  7F C3 F3 78 */	mr r3, r30
/* 80049628 00046428  7F C4 F3 78 */	mr r4, r30
/* 8004962C 0004642C  4B FE 3D AD */	bl xQuatFlip__FP5xQuatPC5xQuat
lbl_80049630:
/* 80049630 00046430  BB C1 00 08 */	lmw r30, 8(r1)
/* 80049634 00046434  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80049638 00046438  7C 08 03 A6 */	mtlr r0
/* 8004963C 0004643C  38 21 00 10 */	addi r1, r1, 0x10
/* 80049640 00046440  4E 80 00 20 */	blr 

.global xVec3Rotate__FP7xMat3x3PC5xVec3PC5xVec3f
xVec3Rotate__FP7xMat3x3PC5xVec3PC5xVec3f:
/* 80049644 00046444  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 80049648 00046448  7C 08 02 A6 */	mflr r0
/* 8004964C 0004644C  90 01 00 54 */	stw r0, 0x54(r1)
/* 80049650 00046450  DB E1 00 40 */	stfd f31, 0x40(r1)
/* 80049654 00046454  F3 E1 00 48 */	psq_st f31, 72(r1), 0, qr0
/* 80049658 00046458  DB C1 00 30 */	stfd f30, 0x30(r1)
/* 8004965C 0004645C  F3 C1 00 38 */	psq_st f30, 56(r1), 0, qr0
/* 80049660 00046460  BF A1 00 24 */	stmw r29, 0x24(r1)
/* 80049664 00046464  FF C0 08 90 */	fmr f30, f1
/* 80049668 00046468  7C 9E 23 78 */	mr r30, r4
/* 8004966C 0004646C  7C BF 2B 78 */	mr r31, r5
/* 80049670 00046470  7C 7D 1B 78 */	mr r29, r3
/* 80049674 00046474  7F C3 F3 78 */	mr r3, r30
/* 80049678 00046478  7F E4 FB 78 */	mr r4, r31
/* 8004967C 0004647C  48 02 80 C9 */	bl xVec3Dot__FPC5xVec3PC5xVec3
/* 80049680 00046480  FF E0 08 90 */	fmr f31, f1
/* 80049684 00046484  C0 02 8A 80 */	lfs f0, _esc__2_2288@sda21(r2)
/* 80049688 00046488  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 8004968C 0004648C  4C 41 13 82 */	cror 2, 1, 2
/* 80049690 00046490  40 82 00 0C */	bne lbl_8004969C
/* 80049694 00046494  38 60 00 01 */	li r3, 1
/* 80049698 00046498  48 00 00 44 */	b lbl_800496DC
lbl_8004969C:
/* 8004969C 0004649C  7F C4 F3 78 */	mr r4, r30
/* 800496A0 000464A0  7F E5 FB 78 */	mr r5, r31
/* 800496A4 000464A4  38 61 00 08 */	addi r3, r1, 8
/* 800496A8 000464A8  4B FC E4 75 */	bl xVec3Cross__FP5xVec3PC5xVec3PC5xVec3
/* 800496AC 000464AC  38 61 00 08 */	addi r3, r1, 8
/* 800496B0 000464B0  7C 64 1B 78 */	mr r4, r3
/* 800496B4 000464B4  48 02 7F 6D */	bl xVec3Normalize__FP5xVec3PC5xVec3
/* 800496B8 000464B8  FC 20 F8 90 */	fmr f1, f31
/* 800496BC 000464BC  4B FC 82 D5 */	bl xacos__Ff
/* 800496C0 000464C0  FC 01 F0 40 */	fcmpo cr0, f1, f30
/* 800496C4 000464C4  40 81 00 08 */	ble lbl_800496CC
/* 800496C8 000464C8  FC 20 F0 90 */	fmr f1, f30
lbl_800496CC:
/* 800496CC 000464CC  7F A3 EB 78 */	mr r3, r29
/* 800496D0 000464D0  38 81 00 08 */	addi r4, r1, 8
/* 800496D4 000464D4  4B FC 82 8D */	bl xMat3x3Rot__FP7xMat3x3PC5xVec3f
/* 800496D8 000464D8  38 60 00 00 */	li r3, 0
lbl_800496DC:
/* 800496DC 000464DC  E3 E1 00 48 */	psq_l f31, 72(r1), 0, qr0
/* 800496E0 000464E0  CB E1 00 40 */	lfd f31, 0x40(r1)
/* 800496E4 000464E4  E3 C1 00 38 */	psq_l f30, 56(r1), 0, qr0
/* 800496E8 000464E8  CB C1 00 30 */	lfd f30, 0x30(r1)
/* 800496EC 000464EC  BB A1 00 24 */	lmw r29, 0x24(r1)
/* 800496F0 000464F0  80 01 00 54 */	lwz r0, 0x54(r1)
/* 800496F4 000464F4  7C 08 03 A6 */	mtlr r0
/* 800496F8 000464F8  38 21 00 50 */	addi r1, r1, 0x50
/* 800496FC 000464FC  4E 80 00 20 */	blr 

.global xVec3Eq__FRC5xVec3RC5xVec3f
xVec3Eq__FRC5xVec3RC5xVec3f:
/* 80049700 00046500  38 00 00 03 */	li r0, 3
/* 80049704 00046504  38 A0 00 00 */	li r5, 0
/* 80049708 00046508  7C 09 03 A6 */	mtctr r0
lbl_8004970C:
/* 8004970C 0004650C  7C 43 2C 2E */	lfsx f2, r3, r5
/* 80049710 00046510  7C 04 2C 2E */	lfsx f0, r4, r5
/* 80049714 00046514  EC 02 00 28 */	fsubs f0, f2, f0
/* 80049718 00046518  FC 00 02 10 */	fabs f0, f0
/* 8004971C 0004651C  FC 00 00 18 */	frsp f0, f0
/* 80049720 00046520  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80049724 00046524  4C 40 13 82 */	cror 2, 0, 2
/* 80049728 00046528  41 82 00 0C */	beq lbl_80049734
/* 8004972C 0004652C  38 60 00 00 */	li r3, 0
/* 80049730 00046530  4E 80 00 20 */	blr 
lbl_80049734:
/* 80049734 00046534  38 A5 00 04 */	addi r5, r5, 4
/* 80049738 00046538  42 00 FF D4 */	bdnz lbl_8004970C
/* 8004973C 0004653C  38 60 00 01 */	li r3, 1
/* 80049740 00046540  4E 80 00 20 */	blr 

.endif

