
---------- Begin Simulation Statistics ----------
final_tick                                 1139015200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141835                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407880                       # Number of bytes of host memory used
host_op_rate                                   247700                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.04                       # Real time elapsed on the host
host_tick_rate                               75740784                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2132950                       # Number of instructions simulated
sim_ops                                       3724990                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001139                       # Number of seconds simulated
sim_ticks                                  1139015200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               451370                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25721                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            478988                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             245972                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          451370                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           205398                       # Number of indirect misses.
system.cpu.branchPred.lookups                  508731                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13086                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13087                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2433846                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1975822                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25847                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     358930                       # Number of branches committed
system.cpu.commit.bw_lim_events                618730                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             926                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          914594                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2132950                       # Number of instructions committed
system.cpu.commit.committedOps                3724990                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2423266                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.537178                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722789                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1202728     49.63%     49.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       189522      7.82%     57.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       176310      7.28%     64.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       235976      9.74%     74.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       618730     25.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2423266                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      78485                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11038                       # Number of function calls committed.
system.cpu.commit.int_insts                   3667382                       # Number of committed integer instructions.
system.cpu.commit.loads                        511845                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21033      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2924771     78.52%     79.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1619      0.04%     79.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38776      1.04%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3161      0.08%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1520      0.04%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6430      0.17%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11617      0.31%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12634      0.34%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7617      0.20%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1308      0.04%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          491437     13.19%     94.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         169830      4.56%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20408      0.55%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12829      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3724990                       # Class of committed instruction
system.cpu.commit.refs                         694504                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2132950                       # Number of Instructions Simulated
system.cpu.committedOps                       3724990                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.335024                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.335024                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8133                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33605                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48793                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4415                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1052104                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4867973                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   319739                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1184625                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25911                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 91224                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      597518                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2122                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      203122                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           175                       # TLB misses on write requests
system.cpu.fetch.Branches                      508731                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    254471                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2288451                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5066                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2926777                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  164                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           848                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   51822                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178656                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             358212                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             259058                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.027827                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2673603                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.927632                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1275962     47.72%     47.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    76967      2.88%     50.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    62665      2.34%     52.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    80609      3.01%     55.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1177400     44.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2673603                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    127293                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    70181                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    224638000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    224638000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    224637600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    224637600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    224637600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    224637600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8906800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8906400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       638800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       638800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       638800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       638800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4876800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4893200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4684400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4654800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     81642400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     81640400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     81626800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     81695200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1713908800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          173936                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                30598                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   390607                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.501474                       # Inst execution rate
system.cpu.iew.exec_refs                       802421                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     203107                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  703571                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                631822                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1228                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               629                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               214223                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4639539                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                599314                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36951                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4275506                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3257                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9125                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25911                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15233                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           594                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            41028                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          274                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       119975                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31563                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             78                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21998                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8600                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5941272                       # num instructions consuming a value
system.cpu.iew.wb_count                       4252697                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568325                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3376572                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.493464                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4259977                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6627498                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3667236                       # number of integer regfile writes
system.cpu.ipc                               0.749050                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.749050                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27685      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3369567     78.14%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1670      0.04%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42863      0.99%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4820      0.11%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1568      0.04%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7137      0.17%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15382      0.36%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14546      0.34%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8274      0.19%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2434      0.06%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               583859     13.54%     94.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              191780      4.45%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26635      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14240      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4312460                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   96174                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              193851                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        92506                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             137671                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4188601                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11123749                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4160191                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5416483                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4637949                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4312460                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1590                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          914538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19080                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            664                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1353542                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2673603                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.612977                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668111                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1214104     45.41%     45.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              182772      6.84%     52.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              312791     11.70%     63.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              351638     13.15%     77.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              612298     22.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2673603                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.514452                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      254614                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           399                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13790                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4635                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               631822                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              214223                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1618722                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    855                       # number of misc regfile writes
system.cpu.numCycles                          2847539                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     70                       # Number of system calls
system.cpu.rename.BlockCycles                  854308                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5068518                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               37                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47258                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   371501                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16177                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5166                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12495287                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4788688                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6504374                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1215746                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  81505                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25911                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                182254                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1435833                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            162847                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7603044                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          23883                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1081                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    209713                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1145                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6444120                       # The number of ROB reads
system.cpu.rob.rob_writes                     9530478                       # The number of ROB writes
system.cpu.timesIdled                            2030                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          448                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39932                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              449                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          611                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            611                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               85                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9640                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23409                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1139015200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12423                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1359                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8281                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1346                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1346                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12423                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       968192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       968192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  968192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13769                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13769    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13769                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11562258                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29882442                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1139015200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18542                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4192                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24876                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                877                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2064                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2064                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18542                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        10362                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50173                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   60535                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       226368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1273472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1499840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10624                       # Total snoops (count)
system.l2bus.snoopTraffic                       87232                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31227                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014827                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121126                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30765     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      461      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31227                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20478799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19687860                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4249998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1139015200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1139015200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       250164                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           250164                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       250164                       # number of overall hits
system.cpu.icache.overall_hits::total          250164                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4305                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4305                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4305                       # number of overall misses
system.cpu.icache.overall_misses::total          4305                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    192728400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    192728400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    192728400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    192728400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       254469                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       254469                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       254469                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       254469                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016918                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016918                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016918                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016918                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44768.501742                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44768.501742                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44768.501742                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44768.501742                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          764                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          764                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          764                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          764                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3541                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3541                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3541                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3541                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    154630000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    154630000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    154630000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    154630000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013915                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013915                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013915                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013915                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43668.455239                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43668.455239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43668.455239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43668.455239                       # average overall mshr miss latency
system.cpu.icache.replacements                   3284                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       250164                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          250164                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4305                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4305                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    192728400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    192728400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       254469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       254469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016918                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016918                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44768.501742                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44768.501742                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          764                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          764                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3541                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3541                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    154630000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    154630000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013915                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013915                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43668.455239                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43668.455239                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1139015200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1139015200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.563194                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              230422                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3285                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             70.143683                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.563194                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990481                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990481                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            512479                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           512479                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1139015200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1139015200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1139015200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       702982                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           702982                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       702982                       # number of overall hits
system.cpu.dcache.overall_hits::total          702982                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35013                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35013                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35013                       # number of overall misses
system.cpu.dcache.overall_misses::total         35013                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1699169600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1699169600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1699169600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1699169600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       737995                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       737995                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       737995                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       737995                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047443                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047443                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047443                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047443                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48529.677548                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48529.677548                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48529.677548                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48529.677548                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29402                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               721                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.779473                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1844                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2833                       # number of writebacks
system.cpu.dcache.writebacks::total              2833                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22367                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22367                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22367                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22367                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12646                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12646                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12646                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17066                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    582968400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    582968400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    582968400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    253508140                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    836476540                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017136                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017136                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017136                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023125                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46099.035268                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46099.035268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46099.035268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57354.782805                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49014.211883                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16041                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       522415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          522415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32911                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32911                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1593602800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1593602800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       555326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       555326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059264                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059264                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48421.585488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48421.585488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    481027600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    481027600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45457.153657                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45457.153657                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       180567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         180567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105566800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105566800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       182669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       182669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011507                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011507                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50222.074215                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50222.074215                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2064                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2064                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101940800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101940800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49389.922481                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49389.922481                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4420                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4420                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    253508140                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    253508140                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57354.782805                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57354.782805                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1139015200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1139015200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.609677                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              638194                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16041                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.785175                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.851751                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   228.757927                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.732277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.223396                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955674                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          205                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          455                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.200195                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.799805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1493055                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1493055                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1139015200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1505                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4944                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          884                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7333                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1505                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4944                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          884                       # number of overall hits
system.l2cache.overall_hits::total               7333                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2032                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7701                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3536                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13269                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2032                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7701                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3536                       # number of overall misses
system.l2cache.overall_misses::total            13269                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    137707600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    525953200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    243673963                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    907334763                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    137707600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    525953200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    243673963                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    907334763                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3537                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12645                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4420                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20602                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3537                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12645                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4420                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20602                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.574498                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.609015                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.800000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.644064                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.574498                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.609015                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.800000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.644064                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67769.488189                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68296.740683                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68912.319853                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68380.040922                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67769.488189                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68296.740683                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68912.319853                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68380.040922                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1359                       # number of writebacks
system.l2cache.writebacks::total                 1359                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             16                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            16                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2032                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7694                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3527                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13253                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2032                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7694                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3527                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          516                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13769                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    121451600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    464137200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    215110372                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    800699172                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    121451600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    464137200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    215110372                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     30927519                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    831626691                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.574498                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.608462                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.797964                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.643287                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.574498                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.608462                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.797964                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.668333                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59769.488189                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60324.564596                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60989.614970                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60416.446993                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59769.488189                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60324.564596                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60989.614970                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59937.052326                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60398.481444                       # average overall mshr miss latency
system.l2cache.replacements                      9743                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2833                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2833                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2833                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2833                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          346                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          346                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          516                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          516                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     30927519                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     30927519                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59937.052326                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59937.052326                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          718                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              718                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1346                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1346                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93376000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93376000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2064                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2064                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.652132                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.652132                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69372.956909                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69372.956909                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1346                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1346                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82608000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82608000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.652132                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.652132                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61372.956909                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61372.956909                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1505                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4226                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          884                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6615                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2032                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6355                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3536                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11923                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    137707600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    432577200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    243673963                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    813958763                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3537                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10581                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4420                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18538                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.574498                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600605                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.800000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.643165                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67769.488189                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68068.796223                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68912.319853                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68267.949593                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2032                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6348                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3527                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11907                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    121451600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    381529200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    215110372                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    718091172                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.574498                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599943                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.797964                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.642302                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59769.488189                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60102.268431                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60989.614970                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60308.320484                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1139015200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1139015200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3728.403839                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26497                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9743                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.719594                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    16.308981                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   309.016456                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2360.524793                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   913.252922                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   129.300687                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003982                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.075443                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576300                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222962                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031568                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.910255                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1136                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2960                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          126                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1004                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          780                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2110                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.277344                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               333183                       # Number of tag accesses
system.l2cache.tags.data_accesses              333183                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1139015200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          130048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          492416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       225728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        33024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              881216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       130048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         130048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86976                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86976                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2032                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7694                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3527                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          516                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13769                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1359                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1359                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          114175825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          432317321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    198178216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     28993467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              773664829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     114175825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         114175825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76360702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76360702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76360702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         114175825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         432317321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    198178216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     28993467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             850025531                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1144328000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               52293664                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408904                       # Number of bytes of host memory used
host_op_rate                                 91186435                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                              129783206                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2136279                       # Number of instructions simulated
sim_ops                                       3731527                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     5312800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1557                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               212                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1603                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                320                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1557                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1237                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1694                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      44                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      6860                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     2550                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               212                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        688                       # Number of branches committed
system.cpu.commit.bw_lim_events                   913                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5018                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 3329                       # Number of instructions committed
system.cpu.commit.committedOps                   6537                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         7719                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.846871                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.409487                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         5210     67.50%     67.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          706      9.15%     76.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          491      6.36%     83.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          399      5.17%     88.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          913     11.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         7719                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                      6329                       # Number of committed integer instructions.
system.cpu.commit.loads                           956                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           68      1.04%      1.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             4805     73.50%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.75%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.28%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.49%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.37%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.52%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.73%     77.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.37%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.28%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             840     12.85%     91.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            389      5.95%     97.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      1.77%     98.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      1.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              6537                       # Class of committed instruction
system.cpu.commit.refs                           1417                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        3329                       # Number of Instructions Simulated
system.cpu.committedOps                          6537                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.989787                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.989787                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            7                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3838                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  13651                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1552                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      3217                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    213                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   308                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1457                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         573                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        1694                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       926                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          7014                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    51                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           8377                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     426                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.127541                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1901                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                364                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.630703                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               9128                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.722283                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.916322                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     4874     53.40%     53.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      186      2.04%     55.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      239      2.62%     58.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      259      2.84%     60.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3570     39.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 9128                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       764                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      484                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       478400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       478400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       478800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       478800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       478800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       478800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        29600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        28000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       214000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       211200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       213200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       213600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        3892800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            4154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  259                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      853                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.722707                       # Inst execution rate
system.cpu.iew.exec_refs                         2026                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        573                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2865                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1651                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  684                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               11556                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1453                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               321                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  9599                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     15                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    213                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    22                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               40                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          695                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          224                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          228                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             31                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     11745                       # num instructions consuming a value
system.cpu.iew.wb_count                          9410                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.558876                       # average fanout of values written-back
system.cpu.iew.wb_producers                      6564                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.708478                       # insts written-back per cycle
system.cpu.iew.wb_sent                           9498                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    13850                       # number of integer regfile reads
system.cpu.int_regfile_writes                    7514                       # number of integer regfile writes
system.cpu.ipc                               0.250640                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.250640                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               188      1.90%      1.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  7182     72.40%     74.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     74.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    54      0.54%     74.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  50      0.50%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.32%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.38%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   84      0.85%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   78      0.79%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  38      0.38%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 48      0.48%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1295     13.05%     91.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 531      5.35%     96.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             224      2.26%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             78      0.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   9920                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     674                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1369                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          623                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1408                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   9058                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              27746                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         8787                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             15167                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      11535                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      9920                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               147                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         7443                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          9128                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.086766                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.548078                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                5664     62.05%     62.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 571      6.26%     68.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 678      7.43%     75.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 867      9.50%     85.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1348     14.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            9128                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.746875                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         926                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                19                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                3                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1651                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 684                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    3932                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            13282                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3100                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  7318                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     69                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1769                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 36540                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  12954                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               14608                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      3289                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    250                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    213                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   411                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     7288                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1407                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            19335                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            346                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       398                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        18361                       # The number of ROB reads
system.cpu.rob.rob_writes                       24520                       # The number of ROB writes
system.cpu.timesIdled                              32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           75                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            9                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            150                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                9                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           46                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            98                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      5312800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 52                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               45                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            52                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                52                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      52    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  52                       # Request fanout histogram
system.membus.reqLayer2.occupancy               40800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy             111300                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      5312800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  75                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            10                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               118                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             75                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          141                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     225                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                53                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                128                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.070312                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.256678                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      119     92.97%     92.97% # Request fanout histogram
system.l2bus.snoop_fanout::1                        9      7.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  128                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               33600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                67994                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               56400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         5312800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      5312800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          866                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              866                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          866                       # number of overall hits
system.cpu.icache.overall_hits::total             866                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           60                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             60                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           60                       # number of overall misses
system.cpu.icache.overall_misses::total            60                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3345200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3345200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3345200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3345200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          926                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          926                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          926                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          926                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.064795                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.064795                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.064795                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.064795                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55753.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55753.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55753.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55753.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           48                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2515200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2515200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2515200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2515200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051836                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051836                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051836                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051836                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        52400                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        52400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        52400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        52400                       # average overall mshr miss latency
system.cpu.icache.replacements                     47                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          866                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             866                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           60                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            60                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3345200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3345200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          926                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          926                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.064795                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.064795                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55753.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55753.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2515200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2515200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        52400                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        52400                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5312800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      5312800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 942                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                47                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.042553                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1899                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1899                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5312800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      5312800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      5312800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1809                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1809                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1809                       # number of overall hits
system.cpu.dcache.overall_hits::total            1809                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           66                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             66                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           66                       # number of overall misses
system.cpu.dcache.overall_misses::total            66                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2917600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2917600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2917600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2917600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1875                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1875                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1875                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1875                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035200                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035200                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035200                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035200                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44206.060606                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44206.060606                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44206.060606                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44206.060606                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           40                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           26                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           26                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1312800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1312800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1312800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        19194                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1331994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013867                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013867                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013867                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014933                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50492.307692                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50492.307692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50492.307692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47571.214286                       # average overall mshr miss latency
system.cpu.dcache.replacements                     28                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1348                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1348                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2917600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2917600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046676                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046676                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44206.060606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44206.060606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           26                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1312800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1312800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50492.307692                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50492.307692                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          461                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            461                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        19194                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        19194                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9597                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9597                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5312800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      5312800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1227                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                28                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.821429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   819.629574                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   204.370426                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.800420                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.199580                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          204                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          820                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.199219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              3778                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             3778                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      5312800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              13                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  23                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             13                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 23                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            34                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                52                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           34                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           18                       # number of overall misses
system.l2cache.overall_misses::total               52                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2349600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1214400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3564000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2349600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1214400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3564000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           47                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           26                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              75                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           47                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           26                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             75                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.723404                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.692308                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.693333                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.723404                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.692308                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.693333                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69105.882353                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67466.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68538.461538                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69105.882353                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67466.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68538.461538                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           34                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           34                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      2077600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1070400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3148000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      2077600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1070400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3148000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.723404                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.692308                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.693333                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.723404                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.692308                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.693333                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61105.882353                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59466.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60538.461538                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61105.882353                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59466.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60538.461538                       # average overall mshr miss latency
system.l2cache.replacements                        53                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            9                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            9                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           23                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           52                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2349600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1214400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3564000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           75                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.723404                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.692308                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.693333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69105.882353                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67466.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68538.461538                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           52                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      2077600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1070400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3148000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.723404                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.692308                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.693333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61105.882353                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59466.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60538.461538                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5312800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      5312800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    158                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   53                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.981132                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    44.751167                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1089.830601                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1840.967549                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1010.408521                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   110.042162                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010926                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.266072                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.449455                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.246682                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.026866                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1116                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2980                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          123                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          987                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          717                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2141                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.272461                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.727539                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1253                       # Number of tag accesses
system.l2cache.tags.data_accesses                1253                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      5312800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2176                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   52                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          409576871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          216834814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              626411685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     409576871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         409576871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        12046379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              12046379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        12046379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         409576871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         216834814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             638458064                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1172142800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                7177846                       # Simulator instruction rate (inst/s)
host_mem_usage                                4414024                       # Number of bytes of host memory used
host_op_rate                                 12555737                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.30                       # Real time elapsed on the host
host_tick_rate                               92292510                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2162615                       # Number of instructions simulated
sim_ops                                       3783823                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27814800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8107                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1017                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7625                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2427                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8107                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5680                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8987                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     615                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          837                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     32244                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    19051                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1043                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5424                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7728                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           17313                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                26336                       # Number of instructions committed
system.cpu.commit.committedOps                  52296                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        40769                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.282739                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.615393                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        22198     54.45%     54.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3978      9.76%     64.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3189      7.82%     72.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3676      9.02%     81.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7728     18.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40769                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2535                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  419                       # Number of function calls committed.
system.cpu.commit.int_insts                     50743                       # Number of committed integer instructions.
system.cpu.commit.loads                          7161                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          295      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            39015     74.60%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              19      0.04%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              138      0.26%     75.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            124      0.24%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            128      0.24%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              54      0.10%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             391      0.75%     76.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             312      0.60%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            495      0.95%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.05%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6619     12.66%     91.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3814      7.29%     98.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          542      1.04%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          322      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             52296                       # Class of committed instruction
system.cpu.commit.refs                          11297                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       26336                       # Number of Instructions Simulated
system.cpu.committedOps                         52296                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.640378                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.640378                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           42                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           92                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          168                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            24                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 10940                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  76942                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    13134                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     19718                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1051                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1017                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8733                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            56                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4815                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        8987                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      5551                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         30199                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   355                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          41294                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           164                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2102                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.129241                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              14410                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3042                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.593842                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              45860                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.800676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.914224                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    23128     50.43%     50.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1489      3.25%     53.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1267      2.76%     56.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1348      2.94%     59.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    18628     40.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                45860                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3948                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2175                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3183600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3183200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3183200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3183200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3183200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3183200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        36800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        36800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        32000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        31600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        31600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        31600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       147200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       143200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       146000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       145200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1410000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1410400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1412400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1411200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       25525600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1251                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     6180                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.903922                       # Inst execution rate
system.cpu.iew.exec_refs                        13561                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4809                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6641                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9670                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                142                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                46                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5496                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               69598                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8752                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1575                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 62856                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     20                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1051                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    36                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              358                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2511                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1360                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1087                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            164                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     67652                       # num instructions consuming a value
system.cpu.iew.wb_count                         62073                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.629279                       # average fanout of values written-back
system.cpu.iew.wb_producers                     42572                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.892661                       # insts written-back per cycle
system.cpu.iew.wb_sent                          62357                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    91963                       # number of integer regfile reads
system.cpu.int_regfile_writes                   48998                       # number of integer regfile writes
system.cpu.ipc                               0.378734                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.378734                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               617      0.96%      0.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 47746     74.11%     75.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   20      0.03%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   164      0.25%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 175      0.27%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 142      0.22%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   67      0.10%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  444      0.69%     76.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  372      0.58%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 506      0.79%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 65      0.10%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8427     13.08%     91.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4593      7.13%     98.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             680      1.06%     99.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            410      0.64%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  64428                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3020                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                6064                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2897                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               4027                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  60791                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             169028                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        59176                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             82893                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      69349                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     64428                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 249                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           17313                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               373                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            175                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        22684                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         45860                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.404884                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.609682                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               23007     50.17%     50.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3861      8.42%     58.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4706     10.26%     68.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5989     13.06%     81.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8297     18.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           45860                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.926528                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        5581                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               122                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              246                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9670                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5496                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   27056                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     72                       # number of misc regfile writes
system.cpu.numCycles                            69537                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                    7696                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 59757                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    176                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    13909                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    270                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    23                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                188564                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  74525                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               83710                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     19880                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1077                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1051                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1772                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    23978                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              4777                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           110685                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1552                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1486                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             96                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       102650                       # The number of ROB reads
system.cpu.rob.rob_writes                      144355                       # The number of ROB writes
system.cpu.timesIdled                             276                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          662                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           49                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1317                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               49                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            1                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              1                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           740                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27814800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                373                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           19                       # Transaction distribution
system.membus.trans_dist::CleanEvict              337                       # Transaction distribution
system.membus.trans_dist::ReadExReq                11                       # Transaction distribution
system.membus.trans_dist::ReadExResp               11                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           373                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        25792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        25792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   25792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               384                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     384    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 384                       # Request fanout histogram
system.membus.reqLayer2.occupancy              326423                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             827577                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27814800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 646                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            72                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               975                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 12                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                12                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            647                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1384                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          591                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1975                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        16000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    45504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               389                       # Total snoops (count)
system.l2bus.snoopTraffic                        1216                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1048                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.054389                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.226893                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      991     94.56%     94.56% # Request fanout histogram
system.l2bus.snoop_fanout::1                       57      5.44%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1048                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              236400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               579969                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              553599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27814800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27814800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4989                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4989                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4989                       # number of overall hits
system.cpu.icache.overall_hits::total            4989                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          562                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            562                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          562                       # number of overall misses
system.cpu.icache.overall_misses::total           562                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24757600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24757600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24757600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24757600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5551                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5551                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5551                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5551                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.101243                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.101243                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.101243                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.101243                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44052.669039                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44052.669039                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44052.669039                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44052.669039                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          101                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          461                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          461                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          461                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          461                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20068400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20068400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20068400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20068400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.083048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.083048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.083048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.083048                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43532.321041                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43532.321041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43532.321041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43532.321041                       # average overall mshr miss latency
system.cpu.icache.replacements                    461                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4989                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4989                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          562                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           562                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24757600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24757600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.101243                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.101243                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44052.669039                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44052.669039                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          461                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          461                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20068400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20068400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.083048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.083048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43532.321041                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43532.321041                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27814800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27814800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               28704                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               717                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.033473                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             11563                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            11563                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27814800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27814800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27814800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        12176                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            12176                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        12176                       # number of overall hits
system.cpu.dcache.overall_hits::total           12176                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          311                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            311                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          311                       # number of overall misses
system.cpu.dcache.overall_misses::total           311                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13546000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13546000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13546000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13546000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12487                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12487                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12487                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12487                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024906                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024906                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024906                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024906                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43556.270096                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43556.270096                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43556.270096                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43556.270096                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          244                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.111111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                26                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           53                       # number of writebacks
system.cpu.dcache.writebacks::total                53                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          145                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          166                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          166                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          166                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           31                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          197                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      7328800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7328800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      7328800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1732368                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9061168                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013294                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013294                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013294                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015776                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44149.397590                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44149.397590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44149.397590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55882.838710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45995.776650                       # average overall mshr miss latency
system.cpu.dcache.replacements                    197                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8046                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8046                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12690400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12690400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42442.809365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42442.809365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          154                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          154                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6482800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6482800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42096.103896                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42096.103896                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       855600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       855600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002897                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002897                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        71300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        71300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       846000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       846000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002897                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002897                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        70500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        70500                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           31                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           31                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1732368                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1732368                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55882.838710                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55882.838710                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27814800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27814800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               94837                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1221                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.671581                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   830.610165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   193.389835                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.811143                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.188857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          179                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          845                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          443                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.174805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.825195                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25171                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25171                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27814800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             198                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              70                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 274                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            198                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             70                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                274                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           264                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            96                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           25                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               385                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          264                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           96                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           25                       # number of overall misses
system.l2cache.overall_misses::total              385                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17844800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      6530400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1664377                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     26039577                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17844800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      6530400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1664377                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     26039577                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          462                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          166                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             659                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          462                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          166                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            659                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.571429                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.578313                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.806452                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.584219                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.571429                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.578313                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.806452                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.584219                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67593.939394                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        68025                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66575.080000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67635.264935                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67593.939394                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        68025                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66575.080000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67635.264935                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             19                       # number of writebacks
system.l2cache.writebacks::total                   19                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          264                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           96                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           25                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          385                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          264                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           96                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           25                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          385                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15740800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      5762400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1464377                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     22967577                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15740800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      5762400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1464377                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     22967577                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.571429                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.578313                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.806452                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.584219                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.571429                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.578313                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.806452                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.584219                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59624.242424                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        60025                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58575.080000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59656.044156                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59624.242424                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        60025                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58575.080000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59656.044156                       # average overall mshr miss latency
system.l2cache.replacements                       389                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           53                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           53                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           53                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           53                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           16                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           11                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             11                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       823200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       823200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.916667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.916667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 74836.363636                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 74836.363636                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           11                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           11                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       735200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       735200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.916667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66836.363636                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 66836.363636                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          198                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           69                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          273                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          264                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           85                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           25                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          374                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17844800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5707200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1664377                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25216377                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          462                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          154                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          647                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.571429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.551948                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.806452                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.578053                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67593.939394                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67143.529412                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66575.080000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67423.467914                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          264                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           85                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           25                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          374                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15740800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      5027200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1464377                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22232377                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.571429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.551948                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.806452                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.578053                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59624.242424                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59143.529412                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58575.080000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59444.858289                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27814800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27814800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14861                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4485                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.313489                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    46.146498                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1216.498804                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1781.796164                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   942.825256                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   108.733279                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011266                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.296997                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.435009                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.230182                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.026546                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          986                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3110                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           91                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          883                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          709                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2181                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.240723                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.759277                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                10893                       # Number of tag accesses
system.l2cache.tags.data_accesses               10893                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27814800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            6144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16832                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16832                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1216                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1216                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              263                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               96                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           25                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  384                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            19                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  19                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          605145462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          220889598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     57523333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              883558393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     605145462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         605145462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        43717733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              43717733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        43717733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         605145462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         220889598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     57523333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             927276126                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
