.comment arachne-pnr 0.1+328+0 (git sha1 c40fb22, g++ 7.4.0-1ubuntu1~18.04.1 -O2)
.device 8k
.io_tile 1 0
000000000000000000
000000000001101000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000010000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000010000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000000000
000000000000001000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000001000
000000000000010000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000000000000010000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
.io_tile 7 0
000000000000001000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000001100000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000001000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000001100000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
.io_tile 14 0
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 0
000000000000000000
000100000001100000
000000000000011000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000001000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 0
000000111000000010
000000001001100000
000000000000000000
000000000000000001
000001111000100101
000000000001110101
001000000000000000
000000000000011000
000000000000000000
000100000000000000
000000011000000000
000000001000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 0
000000000000000000
000000000000011000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 0
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 0
000000000000000000
000000000001000000
000000000000100000
000000000000010000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 0
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 0
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 28 0
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.io_tile 29 0
000000000000000000
000000000000001000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 0
000010000000000010
000110110000000000
000000000000010001
010000000000000001
000000000010110001
000000000011110000
001101011000000000
000000000000011000
010000000000000000
010100000000000000
000000000000110010
000000000001110000
000000000000000000
000000000000000001
000011111000000001
000011010000000000
.io_tile 31 0
000000000000000010
000101110000010000
000000000000100000
000000000000011001
000000000000000010
000000000000010000
001001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000001100000
000000000000010001
000000000000000010
000000000000000000
.io_tile 32 0
000000000000000000
000000000001100000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000100000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000001010000011110000000000
000000000000000000000010010000010000000011110000000000
111000100101011001100000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000010010000010000000011110000000000
000000000001010000000110000000001000000011110000000000
000000000000100000000010000000010000000011110000000000
000000000000000000000000010001111011000000010000000000
000000000000000000000010101011011011000000000000000100
000100000000000000000000000000011011001100110100000000
000000001100000000000000000000011000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011010000011110100000000
010000001100000000000011110000010000000011110000000000
.logic_tile 3 1
000000000010100000000110010001100000000000001000000000
000000000000000000010010000000100000000000000000001000
111010000000000101100110110000000001000000001000000000
000001000000001001000010000000001000000000000000000000
000000000000000000000000000000001000001100111100000000
000010100000000000000000000000001001110011000000000000
000000000001000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000100100000000000000000000000001001001100111100000000
000011001000000000000000000000001100110011000000000000
001001001100001001100110000000001001001100111100000000
000000100000000001000000000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000010000000000000000000000000001001110011000000000000
011000000000000000000000000000001001001100111100000000
010000000000000000000000000000001101110011000000000000
.logic_tile 4 1
000000000001010000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000011000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000101000110000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000011001111001110011000000000000
000000000000000101000010101011101100000000000000000010
000000000000000011100000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000100001100000101100110100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000110100011001000110011000000000000
000000100000000000000000001111011101000000000000000000
000000000001010000000000001101101011000010000000000000
000000001000100000000000001101011010000000000000000000
.logic_tile 5 1
000000000000000000000110010011000000000000001000000000
000000000000000000000010000000000000000000000000001000
111110001100001101000110010000000001000000001000000000
000001000000000001100011100000001000000000000000000000
010000001010100000000111101000001000000100101100000000
110000000000010000000000001001001001001000010000100000
000010000000000000000000011000001000000100101100000001
000001000000000000000011101101001001001000010000000000
000000001110000111000000001000001001000100101110000000
000000000000000000000000001001001000001000010000000100
000000000000000001100000011000001001000100101100000000
000000000100000000000010001101001100001000010001000000
000100000100000000000000001000001001000100101100000000
000000000000000000000000001001001101001000010000000011
110000000000000000000000001000001001000100101100000000
000000000000000000000000001101001001001000010001000000
.logic_tile 6 1
000000000110001000000000000000000000000000000000000000
000000000000000111000010110000000000000000000000000000
111000001100000000000000001001011111110000000000000000
000000000000000000000000001101111100001111110000000000
010100000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001110001001000010000000000000000000000000000000
000000001110000000000000001011111010111000010000000000
000000000000010000000000000011001000110000000000000100
000100100000000011000000000000000000000000000000000000
000100000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000000000000000010000000000000
000000000000000000010010000000000000000000000000000000
000000001010000000010000000000000000000000000000000000
.logic_tile 7 1
000000001100000000000000001101011101110000000000000000
000000000001010001000010111001101101001111110000000000
111010000001000001000000011011101001111000010000000000
000001001010000000000011100011111011110000000000000000
010000000000100000000000000000000000000000000100100000
100000000000010000000010110000000000000010000000100000
000000000001010000000000010000000000000000000100000000
000000000100000000000011100000000000000010000010000000
010000000100000000000000000000000000000000000101000000
000000000010000000000000000000000000000010000000000000
000000001000000001000000011001011100100000000100000000
000000000000000001000011000001001111111001010000100000
000110100000000000000000000000000000000000000100000100
000000000000000000000011010000000000000010000000100000
001010000000100000000000000000000000000000000110000000
000001001100110000000000000000000000000010000000000000
.ramb_tile 8 1
000000001100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000010000000000000000000000
000100000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 1
001000000110000001100000000000000000000000000100100000
000000000000000000000000000000000000000010000001000000
111001000000000001000000001011101111100000000100000000
000000000000000001000000000001001101111001010001000001
010000000000000000000000001001001101100000000100000001
100000000001000000000000000001001111111001010000000000
010000000000000000000000000000000000000000000100000000
000000001010000000000000000000000000000010000001000000
010000000000000111000000001011101101100000000100000010
000000000000000000100000000001001111111001010000000000
000010100000001101100011100000000000000000000000000000
000001000010000001000100000000000000000000000000000000
000000000110000111000000000000000000000000000100000000
000000000000000000100000000000000000000010000000100000
000000100001100000000011100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
.logic_tile 10 1
000000000000100000000000000001111100110000000000000000
000000001100001001000000001101101000001111110000000000
111000000000000001000011111001001011111000010000000000
000000000000000001010010000101001101110000000000000000
010000000000010101000110001011011000111000010000000000
100010100000100000100000000111111011110000000000000000
010010100000001000000000000000000000000000000100000000
000001000000000001000000000000000000000010000000000000
010000000000000000000010011011111110100000000100000000
000000000000000000000111110001001101111001010000000100
000000000001001101100110001001111100100000000100000000
000001100000100111000000000001101111111001010000100000
000001000000000000000000011101111110100000000100000001
000010000000000000000011110001001101111001010000000000
000000000001001101100000000000000000000000000100000000
000000000100000111000000000000000000000010000000000100
.logic_tile 11 1
000000001110000011100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
111010100000000001000000011001101110110000000000000000
000000101100001101000010001101001101001111110000000000
010000000110000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
001001000000000000000000010000000000000000000000000000
000011101110001101000010000000000000000000000000000000
010000001010100000000111000011011011111000010000000000
000000000000000000000100000111101001110000000000000000
000000000000000000000000011011101110100000000100000000
000000000000000000000011010001111000111001010000000000
000000000001110101000010000000000000000000000100000000
000000000001100000000000000000000000000010000000000000
000011100001100000000000000000000000000000000100000100
000010000001010000000000000000000000000010000000000000
.logic_tile 12 1
000000000000000000010000010101101110111000010000000000
000000000000000000000011011111011011110000000000000000
111000000000001111100110001011101001110000000000000000
000010101000000111100000001101111010001111110000000000
010000000000000000000011010111001101110000000000000000
100000100000010000000011011101111000001111110000000000
001000000000001000000110010001111101111000010000000000
000000001110000111000010001101011011110000000000000000
000000000100000101100011101011011001110000000000000000
000000000000000000000000001101001000001111110000000000
000000000111010000010000011001101111111000010000000000
000000000010100000000010100001001001110000000000000000
000100000000000101100011110000000000000000000100000000
000000001110000000000010100000000000000010000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 13 1
000000000000000101100110100001000000000000001000000000
000000000000000111000000000000001000000000000000000000
111001000000001101000000000001101000001100111100000000
000010101000000101100000000000001001110011000000000010
010000000100001000000000010101001001001100111100000000
100000000000000101000010100000101010110011000001000000
000000000000001101100110000000001000001100110100000001
000000000000100001000000000000001010110011000000000100
000000000000000000000000010101111000000011110100000000
000000000000000000000010100000000000111100001000000000
000100000000001000000000000111111100000011110100000000
000000000000000101000000000000000000111100001000000000
000000001000000000000000000001000000001100110100000000
000000000000000000000000000000001000110011000000000010
010000000000000001100000000101101100000011110100000000
000000000000000000000000000000110000111100001000000000
.logic_tile 14 1
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000001001101100110100001100000000000001000000000
000000001000000101010000000000001111000000000000000000
010000000010100111110110000001101000111100001000000000
100000000000010000110000000000101101111100000000000000
000010100000000000000110010101101000111100001000000000
000000000000000000000010000000101111111100000000000000
001000000000000000000000010001101000111100001000000000
000000000000000000000011000000001101111100000000000000
000000100000000101000000000101001000111100001010000000
000001000000000000100000000000001111111100000000000000
000000000000000000000000010101101000000011110100000000
000000000001010000010011000000100000111100000001000000
010000000000000000000000000101101010000011110100000000
000000000000000000000000000000110000111100001000000000
.logic_tile 15 1
000011000010100101000110000011100000000000001000000000
000010000000000000100010000000100000000000000000001000
111000100000000000000010100000000001000000001000000000
000010000000000000000100000000001010000000000000000000
010000000000000101000000000000001000001000011100000000
010000000000000000100010110101001101000100100000000000
000000100000001101000110000101001000101001010100000101
000001001010000001100010110011001001011110110000000000
000000001010000101100000010101011010111001010100000000
000000000100000000000010000111111010111111110000000000
000110100000000000000110000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000010000101100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110000000001010000000000001101111010101001110100000000
000000001110100000000000001001011000111111110000000000
.logic_tile 16 1
000000000000100000000000010111011011000010000001000000
000000001110000000000011100000001111000010000010000000
000000000000001001000000000000001000000000110000000000
010011100000000001000000000000011110000000110000000000
000000000000000000000000010000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000111011000000000000000000000000000000000000000
000001000000000001010000000000000000000000000000000000
111000000000000000000000000000001010000000110000000000
100000000000010000010000000000011110000000110000000000
001100000000000000000000000000011001001111110000000000
000000000100000000010000000000001000001111110000000100
000010100000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000010000110000000000010100000000000000000000000000000
000001001100000000000100000000000000000000000000000000
.logic_tile 17 1
000000000110101000000000000000000000000000000000000000
000000001000000101000000000000000000000000000000000000
111101000000000000000110110000000000000000000000000000
000010001000000000000110000000000000000000000000000000
000010100000000000000000000000011000000011110000000000
000011000000001101000000000000010000000011110000000100
000000000001000001000000000101111110011101000000000000
000000000000000000000000000000011010011101000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000
000000100000000000000000000000001101000100100101000100
000000000000000000000000000001001001001000010000000000
110000000000010000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000111100111111010001011100000000000
000011000000001101010000000000111011001011100010000000
000000000001000000000000010001111100000011110000000000
000000000000000000000010000000110000111100000000000000
000000000000000001000010110001011010011101000000000100
000000000000100000100110000000001100011101000000000000
000000000110000101000000000000001110000011110001000000
000000000010000000100000000000010000000011110000000000
001100000000000011000010100000000000000000000000000000
000000000000000000110000000000000000000000000000000000
000000000000000000000000000011111110000011110000000000
000100000001000000000011110000000000111100000000000000
000000000000000000000111100111111001001011100000000010
000000000000000101000100000000101011001011100000000000
.logic_tile 19 1
000000000000000111100110010001100000000000001000000000
000000001110000000000010000000000000000000000000001000
111000000001001011000000010000000000000000001000000000
000000000000001101000010000000001000000000000000000000
000001000110000000010000001000001000000100101100000000
000010000000001111000000001001001001001000010000000000
000000000000100000000000011000001000000100101100000000
000000000001010000000010001101001001001000010000000000
000000000000000000000000001000001001000100101100000000
000000000000000000000000001001001100001000010000000000
000000000000001001100000001000001001000100101100000000
000000000000100001000000001101001100001000010000000000
000000001010000011000000000000001001001100000100000010
000000000000000000000000000000001001001100000010000000
110000000000000000000000000001101110000000010101000000
000000000000000000000000000000001010000000010010000000
.logic_tile 20 1
000000001010000111100011010001000000000000001000000000
000000000010001011100010000000000000000000000000001000
111100000010001001100110010000000000000000001000000000
000100001000000001000010000000001001000000000000000000
000000001010000000000000000000001000000100101101000000
000000000000001011000000000001001001001000010000000000
000000001111000000000000000000001000000100101100000000
000000000000000000000000000101001101001000010010000000
000000000001010000000110000000001001000100101101000001
000000000000000000000000000001001000001000010001000000
000001001010000000000000000000001001000100101100000000
000011100000000000000000000101001000001000010001000100
000000001010000000000000000000001001000100101100000000
000000000000000000000000000001001001001000010001000100
110001001100000000010000000000001001000100101100100000
000010000000000000000000000101001001001000010000000100
.logic_tile 21 1
000000001000001000000111100111100000000000001000000000
000000000000000111000000000000001111000000000000001000
000000000000000000000110100001100001000000001000000000
000000000000000011000100000000001100000000000000000000
000000000000000000000110110101000001000000001000000000
000000000000000000000010100000101100000000000000000000
000000001100001101110110110101000001000000001000000000
000000000000100101000010100000101001000000000000000000
000000000010000000000010000101100001000000001000000000
000000000100000000000000000000001110000000000000000000
000000000001000011010000000101100000000000001000000000
000000000000000011100000000000001001000000000000000000
000000000000000000000011000101100000000000001000000000
000000000000000000000100000000101000000000000000000000
000010100000100011000000000101100000000000001000000000
000001000001001111000000000000101101000000000000000000
.logic_tile 22 1
000000000000000111100111010101000000000000001000000000
000000000010000111100111110000101000000000000000001000
000001000000000011000111010111000001000000001000000000
010010000000000011000111010000001001000000000000000000
000000100110000011100111000001100000000000001000000000
000000000000000011000011110000001001000000000000000000
000010000000001111100000010001100000000000001000000000
000000000000001111100011110000001010000000000000000000
000000000000000000000000000101100001000000001000000000
000000001100000000000000000000001001000000000000000000
000000000001000000000000000101000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000010111100000000001000001000000001000000000
000000000001000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001001000000000000000000
.logic_tile 23 1
000000000000000000000000000011100000000000001000000000
000000001010000000000000000000000000000000000000001000
000001000000000000000000000000000000000000001000000000
000010100000100000000011000000001101000000000000000000
000000000000000000000000000000001001001100111001000000
000000000000000000000000000000001001110011000000000000
000000000000010000000000000000001001001100111000000000
000000000000100000000000000000001110110011000000000000
000000000000000101100010000000001001001100111000000000
000010101010000000000100000000001101110011000000000000
000100000001000101100000010000001000001100111000000000
000000000000000000000010100000001100110011000000000000
000000000000001000000110100000001000001100111000100000
000000000000010101000000000000001111110011000000000000
000000000000001000000000000000001000001100111000000000
000000100000000101000000000000001110110011000000000000
.logic_tile 24 1
000000001000000000000110110001101111000000010100000010
000010100000000000000010000000111001000000010001000000
111000000000000001100110110101101101000000010100000000
000000000000000000000011110000011011000000010001000000
000000000000000000000000001000011100000100100110000000
000000000000000000000000000011011001001000010000000000
000000000000001101100011010101101101000000010101000000
000000000000000101000111110000111011000000010000000000
000000000000000000000000000001001111000000010110100000
000000000000000000000011000000111001000000010000000000
000000000000000000000110000001101101000001000110000000
000000000001011111000000000000111000000001000000000010
000000000001000000000000000101101111000000010100000010
000010000000000000000011000000011001000000010001000000
110001000000010000000000000000011101000011000100100000
000100101001010000000000000000001101000011000000000000
.ramb_tile 25 1
000001000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000110000000000000000000000000000
000000001100010000000000000000000000000000
.logic_tile 26 1
000000000000100000000000000001100000000000001000000000
000000000000000000010011100000100000000000000000001000
111000000000000111100110010001100000000000001000000000
000000000010001111000010000000101100000000000000000000
010000000000000000000110000001101000111100001000000010
010000000000000000000000000000001110111100000000000000
000000000001000000000000010101001001001111110101000000
000000001100000000000010000000101111111111000000000000
000100000000000011100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001100000000000011110000000000000000000000000000
000100000000000011100000001101111000111110100100000000
000000000000000000000000001011110000101011110000000000
110001000000000000000000010001101101010111100100000000
000010000000100000000011110000001001010111100000000000
.logic_tile 27 1
000000001110001011000011100000001000000011110000000000
000000000000001011100010000000010000000011110001000000
111000000000000001010000000011011011000010000010000000
000000000000001001100000000001011011000000000001000000
110000000000001000000110000000001110000011110000000000
010000000000001011000000000000010000000011110000000000
000000000000000000000110111001001001110110110100000000
000000000001000000000010100001011101111101011000000000
000000000011010000010000000001101011010110110100100000
000000000000001111000010000000001000010110111000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000010000000000000000011110000000000000000000000000000
110000000000001000000000001001001011110110110100000000
000100000000001011000000000001011110111101011001000000
.logic_tile 28 1
001000000000000001000011100011000000000000001000000000
000000000000000000000010000000101100000000000000001000
000000000000000000000000000011100000000000001000000000
000001000000000000000000000000101011000000000000000000
000000000000000011000000010111000000000000001000000000
000000000000000001100010100000101101000000000000000000
000011100000000000000000000111000000000000001000000000
000010100000000000000000000000101000000000000000000000
000000000000000000000010100111100001000000001000000000
000000000000001001000010010000001110000000000000000000
000000100000000000000000000101000000000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000000000000110110111100000000000001000000000
000000100100000000000010100000101001000000000000000000
000000000000001001000110110111100000000000001000000000
000000000000100101100010100000101001000000000000000000
.logic_tile 29 1
000010100000000000000010100001000000000000001000000000
000000000000000000000110010000100000000000000000001000
111010000000101001100110010000000001000000001000000000
000001000111000001000010000000001011000000000000000000
010000000001000000000000001000001000000100101100000000
010000000000000000000000000011001101001000010000000100
000000000000000000000000001000001000000100101100000010
000000000000000000010010110111001101001000010000000000
000000000000000000000110011000001001000100101100000010
000000000000000000000010000011001000001000010000000000
000000000000000000000000001000001001000100101100100100
000000000000000011000000000111001000001000010000000000
000000000000000000000000001000001001000100101100000001
000000000000000000000000000011001001001000010000000000
110000000000000000010000001000001001000100101100000010
000000000000000011000000000111001001001000010000000000
.logic_tile 30 1
000000000000000111110000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000001000000000000000001000000001000000000
000000001110000111100000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000001110000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000001101010111100000000000000001000000001000000000
000010000000100000000011000000001000000000000000000000
000001000000000000000011100000000001000000001000000000
000010100000001011000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000010000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000000000000001000000000000000000000
.logic_tile 31 1
000001000000000000000000000000011110111111000001000000
000010000000000000000010010000001101111111000000000001
111000000000001000000000000000000000000000000000000000
000000001000000001000000000000000000000000000000000000
010000000000000000000000000011111011000010000000000010
010100000000000000000000001111101011000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000011010000011110100000000
000010101100000000000010000000000000000011111000000000
000000000000000000000110100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000000000001000000000101111000000011110100000000
110000000000001001100000000000100000111100001000000000
.logic_tile 32 1
000000000000000000000000010101100000000000001000000000
000000000010000000000010000000000000000000000000001000
111000000001000000000110000101100001000000001000000000
000000000000000000000000000000101101000000000000000000
010000000000000000000011000001101001111100001000000000
110000000000000000000000000000101101111100000000000000
000000000000001000000110100111001000000011110100000000
000000000000000101000000000000100000111100001000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000010000111000111110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000111101000000011110100000000
010000000000000000000000000000110000111100001000000000
.io_tile 33 1
000000000000100010
000000000000000000
000001110000000000
000000000000001001
000000000000100001
000000000011110001
001000000001100000
000000000000100000
000000000000000000
000100000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000011000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
001000000000000111000110000001000000000000001000000000
000000000000000000100100000000000000000000000000001000
000000000001010011000000000000000001000000001000000000
000000000000100000000000000000001000000000000000000000
000000000000001111100011110000000001000000001000000000
000000000000001001000110010000001011000000000000000000
000000000001000000010111000000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000100000000100000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
.logic_tile 2 2
000000000000000111100010110001000001000000001000000000
000000000000001011000011100000001000000000000000001000
000000000000001111000111110101100001000000001000000000
000000000000000111100011100000001011000000000000000000
001000000000000000000000000001100001000000001000000000
000000000000000101000010100000101101000000000000000000
000000000001010011000000000001000000000000001000000000
000000000000100000000011000000101011000000000000000000
000000100000000000000000000011100000000000001000000000
000000000000000111000011100000001000000000000000000000
000010100001010001000000000011000000000000001000000000
000001000000100000100010000000101010000000000000000000
000100000000000000000000000001100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001001000000000000000000
.logic_tile 3 2
000001000000001001100110010000001000001100111100000000
000010100000000001000010000000001000110011000000010000
111001000000001001110110010000001000001100111100000000
000000100100000001000010000000001000110011000000000000
001000000000000000010000000000001000001100111100000000
000000000000000000000000000000001001110011000010000000
000000000000010000000000000000001000001100111100000000
000000000000100000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000010000000000001000110011000000000000
000000000000010000000000000000001001001100111100000001
000000000000100101000000000000001000110011000000000000
000100000010000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
010000000000000000000000000000001001110011000000000000
.logic_tile 4 2
001000000000001111100110101011011110110011000000000000
000000000000000001100011100111011001000000000000000000
000000000010001111000010111001011011100001000000000010
000000000000000101000010101101001100000000000000000000
000000000000001101110110000000001010000011110000000000
000000000000000101000011100000010000000011110001000000
000000000000001111010010100101011110000010000000000000
000000000000000001000110100001011010000000000000000000
000001000011001011100111001011001001000010000000000000
000000100000001011000000001001111000000000000000000000
000000000000000001000000000000001100000011110000100000
000000000000000000000000000000000000000011110000000000
000100000110000000000000000000011000000011110000100000
000000000000010000000000000000000000000011110001000000
000000000000000101100110011101101011100000000000000000
000000000010000000000110100101111001000000000000000000
.logic_tile 5 2
000000000000001001100000001000001000000100101100000011
000000000000000001000011111001001000001000010001010000
111010000000000001100000010001101000000100100100000001
000000000000010000000011110000101000000100100000000100
010100000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000010000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000010000011000011101000100100100100000
000000001000010000000010001101011000001000010000000000
000100000000000000000000000000011011000011000100000000
000000000000000000000000000000011101000011000001000100
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 2
000001000000000101000000000101000001000000001000000000
000000001110000000000000000000101101000000000000000000
111000001000100000000111000101101001001100111100000000
000010000101010000000100000000101010110011000000000100
010000000000000000000000000001001000001100111100000000
100000000000000000000010110000001101110011000010100000
000000000000000000000010000000001001001100110110000001
000000001010011101000100000000001001110011000000000000
000000100000000000000000010000000000000000000000000000
000001000010000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 7 2
000000001100000101000000010001100000000000001000000000
000000000000000000000011100000101001000000000000000000
111010000000000000000010000101101001001100111110000000
000000000000000000000100000000001011110011000000000100
010000000000000000000000010101001000001100111100000001
100000000000000101000011100000001100110011000000000000
000001000001000001000010010000001000001100110100000001
000000100000000000100111100000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000011100000001011000000000000000000000000000000000000
000000000001000000000000000101100000001100110100100011
000000000000000000000000000000101011110011000000000000
000001000000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
.ramt_tile 8 2
000010000110100000000000000000000000000000
000000001110000000000000000000000000000000
000100000001000000000000000000000000000000
000000001010000000000000000000000000000000
000000001110000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000011100001000000000000000000000000000000
000010101100000000000000000000000000000000
.logic_tile 9 2
000000000000000101000010101111111001110000000000000000
000000000000000000100110111011011110001111110000000000
111110000000100001010111000111111010111000010000000000
000001000001010101000111011011001001110000000001000000
010000000000000011100111100011101010111000010000000000
100010100000000000010110110011111010110000000000000000
000000000000001101000000001111111000111000010000000000
000000000011000111110010100011011100110000000001000000
010011100000000111000010000001011111110000000000000000
000010100000000001100000000111011110001111110000000000
000010000000000111100010001001001101110000000000000000
000001000000000000100011101101101101001111110000000000
000000000010000111100000001011111111111000010000000000
000000000000000000000000000001101101110000000000000000
000010000000000001000000001011001011100000000100000001
000001000000000001000010000001011010111001010001100000
.logic_tile 10 2
000000000000000101000010100101000000000000001000000000
000000001010000101100100000000001100000000000000000000
111000000100000101000000000001101000001100111110000001
000000000000001001000000000000001011110011000000000000
010000000000000101000110000001001000001100111110000000
100000000000000101000010100000101010110011000000000100
000000000000011000000000000000001000001100110100000000
000000001000100001000000000000001000110011000000000000
000001000000000000000000000101111000110000000100000000
000010100001010101000000001101001110001111110000000000
001000000000000000000000000001000000001100110100000000
000000001000010000000000000000001110110011000010100000
000000000000010001000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000101000010100001000000000000001000000000
000000000000000000000100000000001010000000000000000000
111000000000000000000010100101001001001100111100000000
000000000010000000000111100000101010110011000010000000
010000000000000011000011000001001001001100111100000001
100000000001000000000010110000101011110011000000000000
000000000001010000000110110000001000001100110100000000
000000001100110101000110000000001011110011000000000000
000000000000000000000000000001000000001100110110000000
000000000000000000000000000000001010110011000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000100000010000000000110000101111001110000000110000000
000000000000000000000000001111111001001111110000000010
010000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 12 2
000101000000000011100000010101111100000011110000000000
000110001101000000000011110000000000111100000000000000
111101000000000001000000011001011000100000000100000000
000011100110000001000011000001111000111001010000000000
010000000000011011100000001011011010100000000110000000
100000000000000001000000000001011010111001010000000000
010000000000001000000000010000000000000000000100000000
000001000000000001000011000000000000000010000000000000
010011000110000001100000010001101010011101000100000000
000011100000010000000010000000001111011101000000000001
001000000000000111000000001011011000100000000100000000
000000000000000000000000000001111000111001010000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100000000000000000010000000000000
000000000101000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 13 2
000000000001010000000111000111000001000000001000000000
000000000000101101000000000000101000000000000000000000
111000000000000000000000000001001000001100111100000010
000000000000000111000000000000001001110011000000000000
010000100000010101000110000111001000001100111100000000
100001000000000000100000000000001010110011000000000001
000000000000100001100000010000001000001100110100000000
000001000001010000000010000000001100110011000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010101100000000000011010000011110100000000
000000001000100000000000000000000000000011110000000000
000000001000001001000000000101111100110000000100000000
000000000000000101000011001101101110001111110000000100
011000100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.logic_tile 14 2
000001000000000000000110111101011011110000000000000000
000010100000000000000010101101111110001111110000000000
111010000000000001000110011111101001111000010000000000
000000000001110000000010101101011001110000000000000000
010001001010000000000000011111111101111000010001000000
100000100000000000000010100011111101110000000000000000
000001000100100000000110001111111000111000010001000000
000010100000010000010010110011011001110000000000000000
010000000000001000000000001011111111110000000000100000
000010100000000111000000001011101110001111110000000000
000000000001001001100111111111001100100000000100000000
000000000000101111010010000001001111111001010001000000
000101000000000011100000000000000000000000000100000000
000010000000000000000010000000000000000010000000000000
000000000000001001010000000000000000000000000100000000
000000000100001111000010000000000000000010000000000000
.logic_tile 15 2
000000000000010000000110000101111000000001000000100000
000000000000100001000010101011011001000000000000000000
000000000000000111000010100011001000010110000000000000
000000000000000101100000000000011001010110000000000000
000000000010000000000110001001001010000001000000000000
000000000110001001010010101101111000000000000000000000
000000100101000000000010100000011001000011000000000000
000000000000100101000000000000001100000011000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001010010000000000000000000000000000000
000000000000000101100000000101011011000001000000000000
000000000000000000100000000000111000000001000000000000
001000000000100000000000000000011001001100110000000000
000000000000010000000000000000011000110011000000000000
000010100000000000000000000101001001000000010000000000
000001000010010000000000000101111001000000000000000000
.logic_tile 16 2
101000000010000000000000000000000000000000000000000000
000010100001001001000000000000000000000000000000000000
111000101010000111000000001000000000000000000100000000
000001001000001111000000000001000000000010000000000000
000100000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000010001001010000000000001000000000000000000101000000
000001000010100000000000001011000000000010000000000000
000000001000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000011100000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
010000000001100000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
.logic_tile 17 2
000001100000001101100111010001011001010110000000000000
000010100000000111000110000001001110111111100000000000
000000000000001111100111110101011010010110000000000000
000000001100001111000110101001001011111111100000000000
000100000000000011000010000001101010000011110000000000
000000000000000011100111100000100000111100000000000000
000000000000000111100011000101111011010110000000000100
000000000000001001000010011001101111111111100000000000
000000000010000000000000000111101110001011100000000000
000001000000000000000000000000011001001011100000000001
000000000000010000000000010011111000000011110000000001
000000000000100000000011000000100000111100000000000000
000000001000010000000000010111111010001011100000100000
000100000000100000000010100000001011001011100000000000
000010100001110001000000000001111011010110000010000000
000001000000110111000011011001101011111111100000000000
.logic_tile 18 2
000000000000000101100010000001000000000000001000000000
000000100000000000100100000000000000000000000000001000
000000100001010000000010000000000001000000001000000000
000000000001110000000100000000001011000000000000000000
000000000001110000000111000000001000001100111000000000
000000000001110000000100000000001101110011000000000000
000000000000010111100000000000001001001100111010000000
000000000000000000000010000000001001110011000000000000
000000000110000000010000010000001000001100111000000000
000000000000000000000011100000001011110011000000000000
000000000111010000000010000000001000001100111000000001
000000000000100000000000000000001001110011000000000000
000100000000000000000000000000001001001100111000000000
000000001011010000000000000000001010110011000000000100
000000000001010000000000000000001001001100111000000000
000001000000000000000000000000001101110011000000000000
.logic_tile 19 2
000000000000000000000000000101000000000000001000000000
000000000001010000000000000000100000000000000000001000
000001001011000000000000000001100001000000001000000000
000010001000000000000011110000101100000000000000000000
000001000000001000000000010011101000111100001001000000
000010000000001111010010110000101111111100000000000000
000000000000000000000000000111101001111100001000000000
000100000000000000000000000000101100111100000000000001
000000000110000000000000000101001000111100001000000000
000001000000010000000000000000001111111100000000000000
000000000001000001000111100011101001111100001000000010
000000000000001011100110000000001100111100000000000000
000000000000000000000010000111101000111100001000000000
000000000001000000000100000000101111111100000001000000
000000000000000000000111000011101001111100001000000000
000010000000000000000011110000101100111100000000000000
.logic_tile 20 2
000000000000001001100110010000001000000100101100000010
000000000000000001000010000011001000001000010001010000
111000000000001001100110010000001000000100101100000010
010000000000000001000010000111001000001000010000000100
000000000110100000000000000000001000000100101101000000
000000000000010000010000000011001001001000010000000000
000001100110100000000000000000001000000100101100100000
000010100001010000000000000111001001001000010000000000
000000000000000000000000000000001001000100101100000000
000000100000000111000000000011001000001000010001000000
000000000000000000000000000000001001000100101100000011
000000000000000000000000000111001000001000010000000000
000000000110100000010000000000001001000100101100000001
000000000000010111000000000011001001001000010000000000
110000000000000000000000000000001001000100101100000000
000000000000010000000000000111001001001000010000000010
.logic_tile 21 2
000000000110000000000000000101000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000001100000001000000000101000000000000001000000000
000000000000000000100010010000001101000000000000000000
000000001111011101100110110101000000000000001000000000
000000000000100101000010100000101101000000000000000000
000001000000011101100110110101000001000000001000000000
000010000000000101000010100000101110000000000000000000
000000000000001000000011010101100001000000001000000000
000000000000001011000111100000001001000000000000000000
000001000000100001000000000101100001000000001000000000
000000000000010000000000000000001100000000000000000000
000100000000000000000000000101100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000011000000000101100001000000001000000000
000000000000001011100000000000101000000000000000000000
.logic_tile 22 2
000010100001100111100111010001100000000000001000000000
000000100000110000100111010000101001000000000000010000
000000000000100000010111110011100000000000001000000000
000000000000011001000110110000001010000000000000000000
000010000000000000000111100101100001000000001000000000
000000000110100111000100000000101010000000000000000000
001100000100001001000111110101100000000000001000000000
000100000000001111100011100000101000000000000000000000
000000000000000000000011000101100000000000001000000000
000000000000001011000100000000001100000000000000000000
000001000000001000000011000001100000000000001000000000
000000101100001111000000000000101101000000000000000000
000000000111000000010000000001000001000000001000000000
000000000110000000000000000000101000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101101000000000000000000
.logic_tile 23 2
000001000000000000000000000000001000001100111000000000
000010100000000000000000000000001011110011000000010000
000000100001010000000000000000001000001100111000000000
000000000000100000000000000000001111110011000000000000
001000000001100000000010000000001000001100111000000000
000000001100010000000100000000001111110011000000000000
000000000000100000000000000000001001001100111000000000
000000000010010000000000000000001110110011000000000000
000000000000000101100000000000001001001100111000000000
000000000001010000000000000000001101110011000000000000
001001000001000101100000010000001000001100111000000000
000000101010000000000010100000001100110011000000000000
000000000000100000000110110000001001001100111000000000
000000000000010000000010100000001111110011000000000000
000010100010001000000110100000001001001100111000000000
000001101100000101000000000000001100110011000000000000
.logic_tile 24 2
000000000000001101100110110011011010011101000000000001
000000000000001111000010100000111000011101000000000000
111100001000000000000000010101111100000000010101000000
000100000000000000000010100000011100000000010000000000
000001000000000000000000000001011110000000010110000000
000000000000000000000000000000011110000000010000000000
000000000000001101100110110001011100000000010100000100
000000001000100101000011010000111100000000010001000000
000000000000000111110111000001011110000000010100000000
000010100000000000000100000000111110000000010000000110
000000000001010000000000010101111100000000010100100000
000000000000000000010011010000111100000000010000000000
000000000000000111100000000101111110000000010101000000
000000000001000000000000000000011110000000010001000000
110000000001000000000000010001111100000000010110000000
000000001100000000010011010000111100000000010000000100
.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001110000000000000000000000000000
000001000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 2
000001000000000111100111100001100000000000001000000000
000010100000000000100100000000000000000000000000001000
000000001100000111000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000100000000100000000000000000000000000000001000000000
000000000000010000000000000000001111000000000000000000
000000000001100111100000000000000000000000001000000000
000000000001010000000000000000001100000000000000000000
000000001110000011000000000000000000000000001000000000
000000001110001111100000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000001101000000011100000000001000000001000000000
000000000000010111010000000000001010000000000000000000
000001000000100000000000000000000000000000001000000000
000000101000000000000000000000001110000000000000000000
.logic_tile 27 2
000000000000100111110010000001000000000000001000000000
000000000001010000100011100000000000000000000000001000
000000000000100111100000000000000000000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000010000000000000000010100000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001001000000000000000000
000000000000000011000000000000000001000000001000000000
000001000000000000010000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000000000000001000000000000000000000
000001000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000001010010011100000000000000000000000001000000000
000000000000100000000000000000001100000000000000000000
.logic_tile 28 2
000010000000001000000000000111000000000000001000000000
000001000001010011000000000000001111000000000000010000
000001001000000000000000010111000000000000001000000000
000010100000000000000011100000001100000000000000000000
000000001110000000010000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
001000000000000000000000000000000001000000001000000000
000100001100000000010000000000001100000000000000000000
000011100000000111100000000000000000000000001000000000
000010000000000000100000000000001000000000000000000000
000000000001110111000011000000000001000000001000000000
000000000001110000000000000000001101000000000000000000
000101000000001101100010100000000001000000001000000000
000010000011010101000000000000001111000000000000000000
000000001000000000000111000000000001000000001000000000
000000000000100011000100000000001110000000000000000000
.logic_tile 29 2
001000001110001001100110010000001000000100101100000010
000000000000010001000011011111001000001000010000010000
111001000001010000000000010111001000000100100100000000
000010100000000000000010000000101000000100100000000100
010000000110100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001100000000000000000000001110000011000100000000
000000000000000000000000000000011001000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000001011000000010011000000001001000100100100000000
000000000010000000000000001111011001001000010000000000
110000000000100000000000000000000000000000000000000000
000100001111000000000000000000000000000000000000000000
.logic_tile 30 2
000100001010001000000000000000000000000000001000000000
000000100000001011000011100000001000000000000000010000
000000000000000111100111100000000001000000001000000000
000000000000000000100100000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011110000001110000000000000000000
000000001100000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000001001000000000000000000000001000000001000000000
000000000000100000000000000000001101000000000000000000
000000000000100111000000000001000000000000001000000000
000010000001000000000011110000101011000000000000000000
000001100000000011000010000000000000000000001000000000
000001000000000000100100000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000100000000100000000000000000001001000000000000000000
.logic_tile 31 2
000000000000000011100000000011100000000000001000000000
000000000000000000100000000000100000000000000000001000
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000000000010000000000001101000000000000000000
000000000010001000000000000000000001000000001000000000
000000001000001111000000000000001010000000000000000000
000010100000001011000000000000000000000000001000000000
000000000000001011000011110000001101000000000000000000
000000000000000000000010010000000000000000001000000000
000000000000000000000111010000001000000000000000000000
000010000000000000000000000000000000000000001000000000
000001000000000000000000000000001100000000000000000000
000000000000100000010000000000000000000000001000000000
000000000001000000000000000000001100000000000000000000
.logic_tile 32 2
000001000001000000000111000001100000000000001000000000
000011000000100000000000000000100000000000000000001000
000000001001010000000111010000000000000000001000000000
000001000000000000000111010000001001000000000000000000
000010100000000000000000010000000001000000001000000000
000000000000000000000011000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001011000011000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011010000001100000000000000000000
000000000110001000000000000000000000000000001000000000
000000000000000111000000000000001011000000000000000000
.io_tile 33 2
000000000000111000
000000000000000000
000000000001010000
000000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000010000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000001001110001111100000000000000000000000001000000000
000010100000101111000000000000001000000000000000010000
000000100000000011100000000000000000000000001000000000
000000000000000000100000000000001000000000000000000000
000100000000000011000110100000000000000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000001010000000000000000001011000000000000000000
000001001000000001000000000000000001000000001000000000
000000100000000000000000000000001100000000000000000000
000100000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000010100000000000000000000000000001000000001000000000
000000000000000001000000000000001110000000000000000000
.logic_tile 2 3
000001000010001111110111100001000001000000001000000000
000000100100001111000111000000001110000000000000010000
000000000110001000000000000001100001000000001000000000
000000000000001101000011110000101010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001001000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
001100000000000000000000000000000000000000001000000000
000000000000000001000000000000001000000000000000000000
000000000000000111010000000000000000000000001000000000
000000001010000000100000000000001110000000000000000000
.logic_tile 3 3
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000001011001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000100000000000000000000000000001000001100111100000000
000001000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111110000000
000000000000000000010000000000001001110011000000000000
000010000000000000000000000000001001001100111100100000
000000000000000000000000000000001000110011000000000000
000000000000001000000000000000001001001100111100000000
000000001010000101000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000001000000000000000000001001001100111100000000
010000000000000000000000000000001001110011000000000000
.logic_tile 4 3
000001000000010001100011000000001100000011110001000000
000010101010100001000100000000000000000011110000000000
000101000000100001110000011101101110000010000000000000
000010001001010000000011111101011001000000000000000000
000000000000001101100010110011001111110000000001000000
000100000000000101000110100001101001001111110000000000
000000000001100101100010110000001100000011110001000000
000000000000011101000010100000010000000011110000000000
000000000101000001000011100000011001110000000000000011
000000000110001111100111010000001011110000000000000001
000000000010000000000000001011001010100000000000000000
000000000000000000000000000101011000000000000000000000
000010000000001000000111100000011110000011110000000000
000000000000000011010000000000010000000011110001000000
001000000000000000000110000101011110000010000000000000
000000000000000000000110001101011010000000000000000000
.logic_tile 5 3
000000000000101101100000000001000000000000001000000000
000000000100000101100000000000000000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000110000000000000000000001011000000000000000000
000100001101010000000110100000000000000000001000000000
000000000000100000000000000000001011000000000000000000
001000000001000111000000010000000001000000001000000000
000000000001000000110010100000001100000000000000000000
001001000100000000000000000000000000000000001000000000
000000101011000000000000000000001000000000000000000000
000101001010000101000000000000000000000000001000000000
000000100000000000100000000000001110000000000000000000
000000001100000000000000000000000001000000001000000000
000010100000000101000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000101010000000000001110000000000000000000
.logic_tile 6 3
000000000000100000000000011111001110110000000000000000
000000001101011001000010001101101110001111110000000000
111000000000001000000110001111001011111000010000100000
000000000000001111000000001011001010110000000000000000
010100000000000011100000001001101010110000000000000000
100000000000010001110010000001101110001111110000000000
000010000000000000000010100000001100000011110001000000
000011101110000111010100000000010000000011110001000000
000001000000011111100000011011011001111000010000000000
000010100100001011100011110111011000110000000000000000
000001000000000000000010000000011100000011110011000000
000000000000000001000100000000000000000011110000000000
000000000000000111100000010011001010111000010000000000
000000000000000011100010100011011000110000000000000010
010000001010000111100000000001000001001100110100000000
000010000000000000000010010000101111110011000000100000
.logic_tile 7 3
000010101000000101000111100001100001000000001000000000
000000000000000000100100000000001001000000000000000000
111001000000000101000000010101001000001100111110100000
000000000000000000100011010000101000110011000000000000
010000000000001000000011000101001001001100111100100000
100000000000000101000100000000001010110011000010000000
000000001110000011100000000000001000001100110110000000
000000000000000000100000000000001001110011000000000000
000010101110000000000000000001100001001100110110000000
000010100000010000000000000000001001110011000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
.ramb_tile 8 3
000010100000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001010000000000000000000000000000000
.logic_tile 9 3
000000101110000000000110000101000001000000001000000000
000000000000000111000000000000001100000000000000000000
111110000000000101000011100001101001001100111100000100
000000000000000101000000000000001011110011000000000100
010000001010000000000111000001101000001100111100000010
100000000000000101000010100000001000110011000000000000
000000000001100001100110000000001000001100110100000000
000000000000000000000010100000001011110011000000000000
000000000000001111000111100101000001001100110100000010
000000100000001111000000000000001100110011000000000010
000010100000001000000000000101101010110000000100000000
000000001000000101000010011001011101001111110000000001
000100001010000000000111101111111000110000000100000000
000000001100000000000000001011111111001111110000000010
010000100000000000000000010101101100110000000100000000
000000000001000000000010000011101101001111110000000000
.logic_tile 10 3
000000001000001000000000011101101011110000000000000001
000000000000100111000011111001101101001111110000000000
111000000000010111100110110011101111111000010000000000
000000000000000101110011000111101111110000000000000000
110000000000001000000010110011011001111000010010000000
110000000000000011000011110001111111110000000000000000
000000000000000001000110101111011010110000000000000000
000000001010000101000010001111001101001111110000000000
000100000000111111100010010011011010111000010000000000
000000001100010111110011011011101011110000000000000000
000100000001010001000000010001011001110100010100000010
000000000000100000100011110000101100110100010000000000
000000000000001011100111000101011001110100010110000000
000000000000001111000100000000101011110100010000000000
000000000110000000000111100001001100110100010101000000
000000001100100000000110000000101100110100010000000000
.logic_tile 11 3
000010101100001011100111001001001010111000010000000000
000000000000000011100110101101101011110000000000000000
111001000000000001000000000001011111111000010000000000
000010101000000001000000001111011101110000000000000000
010101000000100000000010101001001011111000010000000000
100010000101010001010010100101111100110000000000000000
010010000000101001110110001001011010110000000000000000
000001000010000001100000000101101001001111110000000000
010000001000000011100000000000000000000000000100000000
000000001011000000100000000000000000000010000000000000
000000000001011000000111100000000000000000000100000000
000000000000000001000110010000000000000010000000000000
000100100110010011100000011001011110100000000100000010
000000000000100000100011000001011110111001010001000000
000000000001000000000010101101111100100000000100000000
000000001100000000000010010001011100111001010000100000
.logic_tile 12 3
000000000000001101000010101001001110110000000000000000
000000000000001111100011101001011000001111110000000000
111000000001000000000010101001001101111000010000000000
000000000000001101000010100011001001110000000000000000
010010100000000101000010100101101100110000000000000000
010000000000001111100010111101011000001111110000000000
000010000000000000000010100001011000111000010000000000
000000000000001101000010101011001001110000000000000000
000000000110000000010110101101011100110000000000000000
000000000000001001000000001101101000001111110000000000
000010100001100101100000000001001011111000010000000000
000000000000000000000000001111001011110000000000000000
000000000001000000000111110000000000000000000100000100
000000001100100000000010101111000000000010000000000000
000000000000010000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000100
.logic_tile 13 3
000000001000000101000110011001001111110000000000000000
000010100000000000000010000011011110001111110000000000
111000000000010001010000000111101011111000010000000000
000000000000100001000000001111001110110000000000000000
010000001100000101000111101001011100100000000100000000
100100001110000000000100000001111110111001010000000000
010000000001010000000000001101011110100000000100000000
000000000000000000000000000001111100111001010000000000
010000000000000111000000000000000000000000000100000000
000010001010000000100000000000000000000010000000000100
000000000100100001100011101001011110100000000100000000
000001000001000011000100000001111100111001010000000000
000010000000000111000000001011111100100000000110000001
000101000000000000100011000001011110111001010000000000
000000100000000111000011100000000000000000000100000000
000000000001000011100100000000000000000010000000000010
.logic_tile 14 3
000001000000000111000011110111001110110000000000000000
000010101010100000000010001001101010001111110000000000
111010100000100001000000001011111001100000000100000000
000000000011010001000010010001011110111001010000000000
010100000000000001100000000000000000000000000100000000
100000000110000000000000000000000000000010000000000000
010000000010000000000010000000000000000000000100000001
000000001000000000000010010000000000000010000000000001
010000100100000000000000001001011011100000000100000001
000100000000000000000000000001011011111001010000000000
000000100100001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000001101001110100010100000000
000000000000001111000010110000011001110100010000100000
000100001000101000010000000000000000000000000000000000
000100000001000111000000000000000000000000000000000000
.logic_tile 15 3
000000100000000101000010000000001010000011110000000000
000001000011000000000000000000000000000011110000000000
111001000000000000000000010001101100110110100000000010
000000000010010001000011100000011000110110100001000000
110100000100100000000000000011101101001011100000000000
110000000001000001000000000000011010001011100000000100
110000000000000001100000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000001000001000001000111000000000000000000000000000000
000000001111111011100110010000000000000000000000000000
000000000000000011100000000011011000000011110000000000
000000000000000000000000000000010000111100000000000000
000000000001010000000011100000001100000011110000000000
000000000000100000010100000000000000000011110000000000
110000000000010000000000000000000000000000000101000000
000000001010100000000000001001000000000010000000000000
.logic_tile 16 3
000000100000001000000000000001100001000000001000000000
000000000000001111010000000000101101000000000000001000
000001000000000000000110100011000000000000001000000000
000010100000000000000000000000001100000000000000000000
000001000000001000000000000111000001000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000111000000010101100001000000001000000000
000000001100000000100010100000001011000000000000000000
000100000000001111100110110111100000000000001000000000
000100000000100111000010100000001101000000000000000000
000000000001010111100000010111000000000000001000000000
000010000000100001110010100000101010000000000000000000
000000000110100000000111000011100001000000001000000000
000000000000000011000100000000001111000000000000000000
000000000000000000000110100001000000000000001000000000
000000000000001001000000000000001101000000000000000000
.logic_tile 17 3
000000100000000000000011100111001010000011110000000000
000000000000100000000111000000010000111100000000000000
000000000000001000000000000111011110001011100000000000
000000001000001111000000000000011010001011100000000001
000000001000001000000111100000011010000011110000000000
000100001110000001000111010000010000000011110000000000
000001100000000000000000000000001010000011110000000000
000011001010000111000011110000010000000011110000000000
000000000000000000000000000000011010000011110000000000
000000000011010000000000000000000000000011110000000010
000010100000100000010111001011101001110011000000000000
000001001011000111010000001011011010000000000000000010
000001000000001011100000000000001000000011110000000000
000010000000001111100000000000010000000011110000000000
000000000000110000010110100000011000000011110000000000
000000001001110000000000000000000000000011110000000000
.logic_tile 18 3
000001000001011000000010010000001001001100111000000001
000010100000001111000011000000001000110011000000010000
000000000000111000000000000000001000001100111000000000
000001000000110111000000000000001100110011000000000001
000000101011010000000000000000001000001100111000000000
000110100111000000000000000000001000110011000000000100
000010000000100000000000000000001000001100111000000001
000010100101000000000000000000001001110011000000000000
000110100000000111100000000000001000001100111000000000
000100000000000000100000000000001001110011000000000001
000000000000100000000000010000001001001100111000000000
000000001111000000000011010000001110110011000000000010
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000100000
000001000010010000000000000000001001001100111000000000
000000000000001001000011000000001111110011000000000000
.logic_tile 19 3
000010101100011000000000010011001001111100001000000010
000000000000101111000011010000001001111100000000010000
000100000001000000000000010001001001111100001010000000
000000000000100000000011110000101011111100000000000000
000100000000000000000000000011101001111100001000000000
000000000000000000000000000000001001111100000000100000
001000000000010000000000010111001001111100001000000010
000000001110100000000011110000101011111100000000000000
001000000000000111010000000011101001111100001000000000
000000000000000000100000000000101001111100000000000010
000000000001010111000010000111101001111100001000000000
000001000000000000100100000000001011111100000010000000
000000100000000000000111000111001001111100001000000000
000000001110000111000000000000001001111100000000100000
000010000000000011000000000001001001111100001000100000
000100000001000000100000000000001011111100000000000000
.logic_tile 20 3
001000100000101001100110011000001000000100101100000010
000000000000010001000010000111001000001000010000010000
111000101010001001110110011000001000000100101100000000
000001001000000001000010000011001000001000010000000001
000010000000000000000000001000001000000100101100000100
000001000000000000000000000111001001001000010000000010
000000100110010000000000001000001000000100101110000000
000000000000010000000000000011001001001000010000000000
000000000000000000000000001000001001000100101100000101
000000000000000000000000000111001000001000010000000000
000011000010000011100000001000001001000100101110000000
000001000001010000000000000011001000001000010000000001
000000000000000000000000001000001001000100101100000100
000000000000000000000000000111001001001000010000100000
110000000000000011100000001000001001000100101100000000
000010000000000000000000000011001001001000010001000000
.logic_tile 21 3
001000000000100000000000000101000000000000001000000000
000000000000000000000010010000001001000000000000010000
000000101100000011100010000101000001000000001000000000
000011000001010000000110010000001100000000000000000000
000010101000001101100110100001100001000000001000000000
000000000000000101000000000000001111000000000000000000
000011100000101000000110110101000000000000001000000000
000001000011010101000010100000101100000000000000000000
000000000000000111000000000101100000000000001000000000
000000000000000000000010000000001101000000000000000000
001000000011000001000000000111000001000000001000000000
000010000000000000000000000000101111000000000000000000
000010000000100000000011100101100001000000001000000000
000101000000010000000000000000101001000000000000000000
000000000000000000000011100101100001000000001000000000
000000000110000000000111110000101001000000000000000000
.logic_tile 22 3
000010101110100001000000000101000000000000001000000000
000000000001001111100011000000001110000000000000010000
000010100010000000000111110111000000000000001000000000
000000000000001111000110110000101100000000000000000000
000111000001011000000000010101100001000000001000000000
000001001100001111000011110000001010000000000000000000
000000000001001001010010000001000000000000001000000000
000000000000001101000100000000101110000000000000000000
000000000011000111000000000101000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000010000000111000001100000000000001000000000
000001000000100000000000000000001000000000000000000000
000000000000000011100111100001100001000000001000000000
000000100110000111100000000000101011000000000000000000
000000001011010000000000000001100001000000001000000000
000000000001000000000000000000101101000000000000000000
.logic_tile 23 3
001000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000010000
000010000000000000000000000000001001001100111000000000
000001001100000000000000000000001110110011000000000000
000000000111010000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000001
000010101110000000000000000000001000001100111000000000
000000001110000000000000000000001101110011000000000000
000000000000001101100110110000001001001100111000000000
000000000000000101000010100000001110110011000000000000
000010001010001000000000000000001001001100111000000000
000011000000000101000000000000001111110011000000000000
000000000000100000000000000000001000001100111000000000
000000000001010000000000000000001101110011000000000000
000000000000000101100000010000001000001100111000000000
000000000000000101000010100000001100110011000000000000
.logic_tile 24 3
000000001100000000000000000011111110000000010101000000
000000000000000000000010000000011001000000010001000001
111001000010001101100000000101111100000000010101000100
000010100000100101000000000000111011000000010000000000
000110000000001000000110100101111110000000010100000100
000000000000000101000010010000111001000000010000000010
001000000000000000000110110101011100000000010101000000
000000000000000000000010100000111011000000010000000000
000000000000101000010000000101011110000000010100000000
000000000100011001000000000000011001000000010001000001
000000001110000011100000010001111100000000010100000000
000000100000100000100010110000011011000000010001000100
000000000000000000000000000001111110000000010110000100
000000000000000000000000000000011001000000010000000000
111000000000100000000000010011011100000000010100000000
000000001011010000010010110000011011000000010000100001
.ramb_tile 25 3
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000001110000000010000000000000000000000
000000001000100000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
001010100000000000000000000000000000000000
000111000000000000000000000000000000000000
000001001010000000000000000000000000000000
000010000000000000010000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000001110000000000000000000000000000000
000001000010010000000000000000000000000000
000000100000100000000000000000000000000000
.logic_tile 26 3
000000000010000000000010000000000000000000001000000000
000000000110000000000000000000001100000000000000010000
000000000001000000000000000000000001000000001000000000
000010001000000000000000000000001111000000000000000000
000000000000000001010000000000000001000000001000000000
000000000000000000010000000000001100000000000000000000
000000000000001000000000000000000000000000001000000000
000100000000000111000000000000001001000000000000000000
001000000001000000000000000000000000000000001000000000
000000001100001111000000000000001010000000000000000000
000100000000000000000000000000000000000000001000000000
000000000000001001000000000000001111000000000000000000
001000000001010111000000000000000000000000001000000000
000000000000100000000010010000001110000000000000000000
000010000000110000000000000000000001000000001000000000
000001000001010000010010010000001010000000000000000000
.logic_tile 27 3
000000000000000111000000000000000001000000001000000000
000100000100000000000010000000001001000000000000010000
000001101010000000000000010000000000000000001000000000
000001000000000000000011100000001000000000000000000000
000000000010000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001001000000000000001101000000000000000000
000000001110100000000111000000000000000000001000000000
000000000010000000010100000000001111000000000000000000
000010100000000000000010000000000001000000001000000000
000001000000000000000100000000001010000000000000000000
000000000100000000000010000000000000000000001000000000
000010000001010000000100000000001001000000000000000000
000000100000000000000111000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 28 3
000010000000011111100000010000000000000000001000000000
000011001110000011100011110000001000000000000000010000
000101000000001000000111100000000001000000001000000000
000010100000001111000100000000001100000000000000000000
000000000111000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000111110000000000000000000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000100001000000011110000000000000001000000001000000000
000000000000100000100000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000010000000001000000001000000000
000000001010000000000011010000001111000000000000000000
.logic_tile 29 3
000001000010000000010010111111001000110011000000000000
000000000100000001000011101001111011000000000000000000
000000001111011011100010000000001000000011110010100000
000000000000101011000110100000010000000011110000000000
000000001000010111000010001001101011110011000000000000
000000000000000000000110000101011000000000000000000001
000010100000000001000010100000001010000011110000000000
000000000000000000000110010000000000000011110001000000
000000000000000000000000010000011000000011110000000000
000010101100000000000011110000010000000011110000100001
000000000000000101100000000000001100000011110010000000
000000000000000000100000000000010000000011110000100000
001100000010000000000000010000011010000011110000000000
000000000000010000000011000000010000000011110000000101
000000000001000000000000000001011011011101000000000000
000000000000000000000000000000011100011101000000000010
.logic_tile 30 3
000000000011010111100000000000000000000000001000000000
000000000000000000100011100000001001000000000000010000
000000000000001001000000010000000000000000001000000000
000000000000000111100011110000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001001000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000010000000000000001000000001000000000
000000001110000000000000000000001101000000000000000000
001100000010000000000000000000000001000000001000000000
000000000000000000000011110000001000000000000000000000
000010000000000000000000000000000001000000001000000000
000000000000000001000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000010000000000000000000000000001110000000000000000000
.logic_tile 31 3
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001000000000000000010000
000000000000001000000000000000000000000000001000000000
000000100000000111000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000010000000000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000011010000000000000000001110000000000000000000
000001000100000011100000000000000000000000001000000000
000000000010000000100000000000001110000000000000000000
000000000000000001000111010000000001000000001000000000
000000000000000000100111000000001100000000000000000000
000001000000000001000111000000000001000000001000000000
000000000000000000100100000000001101000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001011000000000000001101000000000000000000
.logic_tile 32 3
000000000000010111000111110000000000000000001000000000
000000000000000000000111110000001100000000000000010000
000000000000001000000111000000000001000000001000000000
000000001100001011000100000000001001000000000000000000
000000100000001000000000000000000001000000001000000000
000001000000001111000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000011000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000010000000000000000000000000001000000000000000000000
000000000000000000000011000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000100000000000010000000000000000000000001000000000
000000001010000000000000000000001001000000000000000000
.io_tile 33 3
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000010000
000000000000001000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 4
000000100000000001000000000000000000000000001000000000
000000000001010001000010000000001000000000000000010000
000000000000000001000000000000000001000000001000000000
000000100010000000100000000000001000000000000000000000
000100000100000111100000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001001000000000000001010000000000000000000
001001000000000000000111100000000000000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000001010000000010000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
001000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 2 4
000100000000000000000000000000000000000000001000000000
000100000000000000000000000000001100000000000000010000
000000101100111000000000010000000001000000001000000000
000000000110111111000011010000001100000000000000000000
000000000001010000000000010000000000000000001000000000
000000000000010000000011100000001101000000000000000000
000000000000000000010000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000010000000001011100000010000000001000000001000000000
000000000000000011000011000000001000000000000000000000
000100000000000011100000000000000000000000001000000000
000010100010000000000000000000001100000000000000000000
000000100000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000011000000000000001011000000000000000000
.logic_tile 3 4
000000100000001001100110010000001000001100111100000000
000000000000000001010010000000001000110011000000010000
111000101110011001100110010000001000001100111100000000
000001000000101001000010000000001000110011000000000000
000000000000000000010000000000001000001100111100000000
000000000000100000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000100010000000010000000000001001110011000000000000
000110100000000000000000000000001001001100111100000000
000001000000000000010000000000001100110011000000000000
000000000001001000000000000000001001001100111100000000
000010100000000001000000000000001000110011000000000000
000010000000000000000000000000001001001100111100000000
000010100000000000000000000000001001110011000000000000
010000000000100000000000000000001001001100110100000000
010000001011010000000000000000001001110011000000100000
.logic_tile 4 4
000000001110000011000110100000011000000011110000000000
000000000110000000100011110000010000000011110000000001
000000000001001101100111010000001100000011110000000000
000000000010000101000010100000000000000011110001000000
001000000110001101100000010001001100000011000000000000
000000000000000101010010101011001001000000000000000010
000000001110000111110111000101011110000010000000000000
000000000000000000110000001101011010000000000000000000
000000000011100011000000001001101001000010000000000000
000000001011111011100010001001011000000000000000000000
000000000001010000000010000000001000000011110000000000
000000000001110000000000000000010000000011110001000001
000100001000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110001000000
000000100000000000000110011101111010000001000000000000
000000000000000000000111011011101000000000000000000000
.logic_tile 5 4
000010100000000001000000000000000001000000001000000000
000001000000010000100000000000001011000000000000010000
000100000000000001000000010000000000000000001000000000
000010000000000000100010100000001101000000000000000000
000100101000100000000000000000000000000000001000000000
000001000000010000000000000000001100000000000000000000
000000000000100000000010000000000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000100100000000010000000000001000000001000000000
000000000000011011000100000000001001000000000000000000
000000000000000000010111100000000001000000001000000000
000000000000000000000100000000001000000000000000000000
000001000101000101000000000000000000000000001000000000
000010100000000000100000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 6 4
000010101010001000000111110000011100000011110001000000
000000000000001011000011010000000000000011110000000000
111000100000110111100000001111101001111000010000100000
000010000001110000100010111101111101110000000000000000
010000001110100000000000000001101100100001000000000001
100000000001000000010000000000001000100001000000000000
000000001011000000000000001001011001110000000000000000
000000000000000000010010111011111111001111110000000010
000000000000000111000000000000001000000011110000000000
000000000000000000100000000000010000000011110011000000
000000001010000001000010000000000000000000000100000000
000000000000000000100000000000000000000010000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000000000000000000010000000000000
000000000000000000000010010000000000000000000100000000
000000000000010000000110110000000000000010000000100000
.logic_tile 7 4
000000000000000011100000000000000000000000000000000000
000000000010000111100000000000000000000000000000000000
111000000000100011000000011111111001111000010000000000
000000001100010101100011100011101011110000000000000000
110000100001010111000010011101011011110000000000000000
010000000000100000000011010101101111001111110000000010
000001000000001101110011110101011001110000000000000000
000010100000001011010010100001111101001111110000000010
000000000010000011000000001011111000111000010010000000
000000000000000000000010011101101010110000000000000000
000001000001000111000011101001111111110000000000000000
000011000001100000000000001101001101001111110000000000
000000000000000000000000000011101011111000010000000010
000000100000000000000000000001111010110000000000000000
000000001110000111000011100000000000000000000110100000
000000000000010000000000000011000000000010000000000000
.ramt_tile 8 4
000000000000100000000000000000000000000000
000010100000010000010000000000000000000000
000001000000100000000000000000000000000000
000011000010010000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000010000000000000000000000
000000000000010000000000000000000000000000
000101000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010010000000000000000000000000000
.logic_tile 9 4
000000100000000111100011110001101100111110110000000000
000000100001001001100011110000011000111110110000100100
111000000001000001000000000111111001111000010000000000
000000000000101001000010101101011110110000000001000000
010000001001001000000011110001001011110100010101000000
010000000001011111000011010000101100110100010000000000
000000000000001111000010000101011010110100010101000000
000000001110101011000110010000111000110100010000000000
110001000100001111100111100001011010110100010110000000
100000000000000011100111010000111101110100010000000000
000000000000001000000000000101011010110100010101000000
000100001000001111000000000000101100110100010000000000
000000000001010000000000000001011011110100010101000000
000000001100100111000000000000101000110100010000000000
000000000000000001000000000101001100110100010100000000
000000000000001111100000000000101110110100010000000010
.logic_tile 10 4
000000000000001001100000000000000000000000000100000000
000000000000001011000000000000000000000010000000000100
111110100000000001000000001111001101100000000101000000
000000000000010001000000000001011110111001010000000000
010001000000000000000000000001111110110100010100000001
100000101110000000000000000000011000110100010000000001
010011100000000000000110010000000000000000000100000000
000010100000000000000010000000000000000010000000000000
010000000001100000000000001101101111100000000100000000
000000000000110000000011110001111101111001010000000010
000001100000001000000000001101101101100000000100000000
000010000000000001000010000001111110111001010010000000
000000000000000011100000001001001111100000000100100000
000000000000000000110011110001011101111001010000000000
000000001100100000000000001011101101100000000100000001
000000000001000001000011110001011110111001010010000000
.logic_tile 11 4
000011101001010000000110111101111000110000000000000000
000010000000010000000011001001001110001111110000000000
111000101110000011000011000011001011110000000000000000
000000000000001101000111101001101100001111110000000000
010001000000100011100110101011011000110000000000000000
010010000001000000100000000101011110001111110000000000
000001001110000101000011001111011001111000010000000000
000000100000001101000111100001001011110000000000000000
000000000000000101000010100011101110111000010000000000
000000000000000000000010100101011011110000000000000000
000001000000100111000111011111011100111000010000000000
000000000001010000000010101011011101110000000010000000
000101000000001111000000001011101101111000010000000000
000010000000000111000010101101001010110000000000000000
000000000000000000000000000000000000000000000100000000
000000000001000000000000000111000000000010000001000000
.logic_tile 12 4
000010100000000101000010100101000000000000001000000000
000000000000000101000011100000101110000000000000000000
111000000000000000010000000001001000001100111110000000
000000000000000000000000000000001001110011000000000000
010000000000000000000010100101101001001100111101000001
100011100000000000000110100000001010110011000000000000
000000000001000101000110010000001000001100110100000001
000000000000010101000010000000001000110011000000000000
000000100000001000000011100101000000001100110100100000
000001001000000111000000000000101110110011000000000000
000000101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001001100000000101111110110000000100000000
000000000000000111100000001101111100001111110000000001
010001000001000000000000010101101000110000000100000000
000000101000100000000011101011111110001111110000000100
.logic_tile 13 4
000000000000000000000000000011000000000000001000000000
000010101101011101000000000000001101000000000000000000
111000000000000000000000000001001000001100111100000000
000000000010101101000000000000001110110011000000100000
010000000000001000000000000101001001001100110110000000
100110100000001001000000000000001000110011000000000000
000010000000000000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000101110100101100000010111100000001100110100000010
000000000001010111000011100000101100110011000000000010
000000000000000000000000000111000000001100110100000001
000000000001000000000000000000001111110011000000000010
000100001110001101100000010000000000000000000000000000
000000000000000101000011100000000000000000000000000000
010000001100000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
.logic_tile 14 4
000000000000001000000011100111001100111000010000000000
000000000000000011000000000101011101110000000000000000
111000100000011011100111100101001010110000000000000000
010001000000001011100100001101101110001111110000000000
110100000000000111100111000011111010110100010101000000
110000001110001011000110010000001100110100010000000000
000000000000000001000010010011111011110100010100000000
000000000000001011100011010000101011110100010000000001
000010000000001000000111000011101011110100010100000100
000010000000000011010010000000001000110100010000000000
000000000110000001000000000011101111110100010100000010
000000000110000000000010000000101000110100010000000000
000000000110000111100111100011111000110100010100000000
000000100000001001000000000000011000110100010000000001
000000000000000000000000000011111010110100010100000010
000110000000000000000000000000111001110100010000000000
.logic_tile 15 4
001000000010000000000000010001101010000011110000000000
000000100110000111000011110000110000111100000000000000
111000000001000001010010100000000000000000000000000000
000000001110000000100111110000000000000000000000000000
110000100000001000000111010000011101110000000000000000
010001000000000001000010110000001001110000000000100001
000000000000000000000000000000001110000011110000000000
000101001010000000000000000000000000000011110000000000
000011000000000000000000000000011000000011110000000000
000010101100000000000011100000000000000011110000000000
000000000000000001000000000001001000001011100000000000
000000000000000000000000000000011010001011100000000000
000000001010000011100000000000000000000000000100000000
000010100000000000100000001101000000000010000010000100
110010100000100000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
.logic_tile 16 4
000010000000000000000000000111000000000000001000000000
000001000000000001000011100000101100000000000000010000
000011100000000000010010010001000000000000001000000000
000011101100000000000111110000001110000000000000000000
000000000000000000000110100101000000000000001000000000
000010000000000000000010000000101011000000000000000000
000000000000011000000000000001000001000000001000000000
000000000000100101000000000000101010000000000000000000
000000100000000000000110110011100000000000001000000000
000000000000000101000010100000101110000000000000000000
000000001100000000000111000001100001000000001000000000
000000000000000000000111110000101110000000000000000000
000000100000001101100000010001100000000000001000000000
000100000000000101000011100000101101000000000000000000
000010100000101000000000000011100000000000001000000000
000000000000000101000000000000101101000000000000000000
.logic_tile 17 4
000000100001000000000011110000011000000011110000000000
000000000000000000000111110000010000000011110000000000
111000101001001000000111100000001110000011110000000000
010000000000001101010100000000010000000011110000000000
010000001110100000000000010000001010000011110000000000
010100001100010000000011100000010000000011110000000000
000000000000000001100000000000011100000011110000000000
000000001100000111000000000000010000000011110000000000
000000000000000000000000010000001000000011110000000000
000000000001010000000011000000010000000011110000000000
000000000000000011000000010011011000000011110000000000
000000001010000000000011010000100000111100000000000000
000000000000001000000111000101101111001011100000000010
000000000001010101000100000000001010001011100000000000
110000000000000000000000001000000000000000000100000001
000010100000000000000000000011000000000010000000000000
.logic_tile 18 4
000000000000000011000000000000001000001100111000000000
000000000000000000100011100000001101110011000000010000
000000000000100000000010000000001001001100111000100000
000010101000010000000100000000001010110011000000000000
001000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000001
001001000111000111000000000000001000001100111000000100
000000101110000111000000000000001100110011000000000000
000000000000001011000000010000001000001100111000100000
000001000000100111100011010000001001110011000000000000
000010100011000000010000000000001000001100111000100000
000001000010000000000000000000001000110011000000000000
000101000000000000000000000000001000001100111000000010
000110000000000000000000000000001100110011000000000000
000010100001000000000000000000001001001100111000100000
000000000010100000000000000000001001110011000000000000
.logic_tile 19 4
000000001000000111000000000111001001111100001001000000
000000100000000000000011100000001100111100000000010000
000000100000000000000000000111001001111100001001000000
000001000100000000000000000000101100111100000000000000
001000001010000000000000000101001001111100001000000100
000100000000000111000010000000001100111100000000000000
001010000100000111100000000001001001111100001000000000
000001000000000000100000000000101100111100000000000100
000000000000000000000000000001001001111100001000100000
000010101000000000000000000000001100111100000000000000
001000001010100001010000000101101001111100001000000000
000000000001000001000011000000001100111100000000000010
000000001000000000000011100101001001111100001000000000
000000100000001111000000000000101100111100000000000001
000000100001110000000000000011101001111100001000000000
000100000100010000000000000000101100111100000000000100
.logic_tile 20 4
000000000000000001100110010000001000000100101101100000
000000000000000111000010000001001100001000010000010000
111000000110101001100110010000001000000100101100000001
000000001110110001000010000101001000001000010000000000
000000000000000000000000000000001000000100101100000000
000100001011010111000000000001001001001000010001000000
000000000001000000000000000000001000000100101110000000
000001000100110000000000000101001001001000010000000000
000000000101001000000000000000001001000100101100000001
000000000000100001000000000001001000001000010000000000
000000000110100000000000000000001001000100101100000000
000010000000100000000000000101001000001000010010000001
000000000000000000000000000000001001000100101110000000
000000000000000000000000000001001001001000010000000010
110011100100010000000000000001001001000100100100000001
000011000000000000000000000000001001000100100000000000
.logic_tile 21 4
000000000000100000000111100101000000000000001000000000
000000000110010000000100000000001010000000000000010000
000011000000000011110000000101000001000000001000000000
000001000100000000100000000000101010000000000000000000
000000000000001101010011110101000001000000001000000000
000000000001010101100010100000101100000000000000000000
000001000000000111100111100111000000000000001000000000
000000001000000111100110110000101001000000000000000000
001000000001101011100111000011000000000000001000000000
000000001000011111000100000000001100000000000000000000
000010100000000000010000000101100001000000001000000000
000000000000100001000000000000101011000000000000000000
000001000000000000000111100001100001000000001000000000
000010001100000000000000000000001010000000000000000000
000001100010000000000111000111100000000000001000000000
000011101010000000000000000000101101000000000000000000
.logic_tile 22 4
000000000000001000000010010001000000000000001000000000
000000000000001101000011100000101110000000000000010000
000000101101001000000000000111100000000000001000000000
000000100000001011000000000000001101000000000000000000
001000000001010000000111110101000001000000001000000000
000000000000000000000110110000101000000000000000000000
000000000000100000000000000011100001000000001000000000
000000101101000000000011000000101100000000000000000000
000000000000001000000010000111100000000000001000000000
000000000000000111000100000000001001000000000000000000
000100000001000111000011100001000001000000001000000000
000000000000000000100010100000001111000000000000000000
000000000010000101000000000101100000000000001000000000
000000000000000000100000000000101100000000000000000000
000000001100110101000000000101000001000000001000000000
000000000000110101000010110000101101000000000000000000
.logic_tile 23 4
000001001010000000000011100000001001001100111000000010
000010000001010000000000000000001011110011000000010000
111000000000000101000110000000001001001100111000000100
000000000000011101100000000000001000110011000000000000
000001000110110000000000000000001001001100111000000000
000010000010110000000000000000001111110011000000000000
000001000000100000000010100000001001001100111000000000
000000100001010000000110110000001011110011000000000000
000000100110000000000000000000001001001100111000000000
000000000001000000000000000000001000110011000000000000
000000001110100000010000000000001001001100111000000000
000000000001010000000000000000001111110011000000000000
000010000100000101000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
110000000000000101100110110111001001000000000110000000
000000001000000000000010101001001001000100100010000000
.logic_tile 24 4
000001000000101000000011110111001010110011000000000000
000000000001010011010010100001001101000000000000100000
111100000000100101100010111101101011110011000000000000
000000000000010000010010101101001001000000000000100000
000000000000001001000111100000001000000011110000000001
000000000000011111100100000000010000000011110000000000
000000001000000111100000010000011010000011110010000000
000010101110000000100011000000000000000011110001000000
000000000000000001100000010011011100000000010100000110
000000000000000000110010110000001011000000010000000000
000101000000100101100010000001111111000000010100100000
000000100011000000100000000000101101000000010010000000
000000000001001000000000000001111100000000010111000000
000000100000001111000000000000001011000000010000000000
110000000000100101100000000001011111000000010101000001
000000001110010000100000000000101101000000010000000000
.ramt_tile 25 4
000100000010000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100010000000010000000000000000000000
000000000010100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010000000000000000000000000000000000000
000100000110000000010000000000000000000000
.logic_tile 26 4
000000000000000000000010000000000001000000001000000000
000000000000000000000100000000001001000000000000010000
000000000000000000000000000000000000000000001000000000
000010001110000000000010010000001001000000000000000000
000000001100000000000000000000000001000000001000000000
000000000000000000000010010000001101000000000000000000
000000000000000000000010000000000000000000001000000000
000100000000000000000000000000001011000000000000000000
000011001100000001000000000000000001000000001000000000
000001000110000000000000000000001011000000000000000000
000000000001000000000000000000000001000000001000000000
000010100001110000000010010000001110000000000000000000
000000000000000000000010000000000000000000001000000000
000000001010000000000000000000001111000000000000000000
000000000000001000000000000000000000000000001000000000
000000000101011111000000000000001100000000000000000000
.logic_tile 27 4
000100000000000000000010000000000000000000001000000000
000000001110000000000000000000001111000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000100000000000000000001010000000000000000000
000000000001000000000000000000000000000000001000000000
000000001000001001000000000000001110000000000000000000
000000000001000000010000000000000000000000001000000000
000001000000000000000000000000001100000000000000000000
000000000110010101000000000000000001000000001000000000
000000001010100000100000000000001100000000000000000000
000011000000001000000111000000000001000000001000000000
000010100000001011000000000000001101000000000000000000
000001000000000011100010000000000001000000001000000000
000000101100000000000100000000001110000000000000000000
000001000001000011100000000000000000000000001000000000
000000100000100000000000000000001001000000000000000000
.logic_tile 28 4
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001111000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000100000000000000000001100000000000000000000
000110001110000000010000000000000001000000001000000000
000011000001000000010000000000001101000000000000000000
000000000010001000000000000000000001000000001000000000
000000000000001111000000000000001100000000000000000000
000001000111010011100000000000000001000000001000000000
000010100000000000100000000000001110000000000000000000
000001001100100011100000010000000000000000001000000000
000000100000000111000011010000001110000000000000000000
000000000001010000000000000000000001000000001000000000
000100000000000111000000000000001100000000000000000000
000000000000010011100111000000000001000000001000000000
000001000000110000100000000000001010000000000000000000
.logic_tile 29 4
000000000000000111100110010001011111110011000000000000
000100100000000101000011111111001000000000000000000000
111000000000001111000111010001011010100000000000000000
000000000000000011000011010101001001000000000000100000
010000000100001000000000010000011000000011110001000000
010000001100000001000011010000000000000011110000000100
000000000000000001100000010001101110000011000000000000
000000000000000000000011001101101101000000000000000000
000010000000000011010111100000011010000011110010000000
000011000000010000000100000000010000000011110000100000
000001000000000111100010000011111101110011000000000000
000010101010001001000111000011101001000000000000000000
001001000000000111110110100000011100000011110010000000
000010000000000000100100000000010000000011110000000100
110000000001000000000000001000000000000000000100000000
000001000000000011000000000011000000000010000000000000
.logic_tile 30 4
000000000010100111100000000000000000000000001000000000
000000000000000000100000000000001110000000000000010000
000001001100000000010000000000000001000000001000000000
000000100000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000001000000000000000000000000001000000000
000010100000000000100000000000001000000000000000000000
000000000000100111000000000000000001000000001000000000
000100001011000000000011010000001111000000000000000000
000000100000010111000110100000000000000000001000000000
000000000000100000100100000000001100000000000000000000
000000000000000011100000000000000001000000001000000000
000000000100000000000000000000001010000000000000000000
000000100100000000000010000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
.logic_tile 31 4
000000000000000000000010000000000000000000001000000000
000000000000000000000010010000001100000000000000010000
000010000000000011100110100000000001000000001000000000
000001000000000000100100000000001000000000000000000000
000100000000000000000000000000000000000000001000000000
000010100000100111000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000001100010011000000000000000000001000000001000000000
000001000000000111000000000000001101000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001011000010000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000010100000000000000000000000000001000000001000000000
000001000000000000000000000000001001000000000000000000
.logic_tile 32 4
001000000001010111000111110000000001000000001000000000
000000000100000000000111110000001110000000000000010000
000000000001000111000000000000000000000000001000000000
000000000000110000000000000000001000000000000000000000
000000000000000000000110100000000000000000001000000000
000000000110000000000100000000001011000000000000000000
000000000001000000000000000000000000000000001000000000
000100000000000000000000000000001001000000000000000000
000010000111010000000000000000000000000000001000000000
000001000000100000000011110000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000001110000000000000000000001000000000000000000000
000010100001011000000000000000000000000000001000000000
000001000000100111000000000000001001000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
.io_tile 33 4
000000000001010000
000100000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000100000001010000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000100000
000000000000000001
000000000000000000
000000000000000000
.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000000000011110000000000000000001000000000
000000000110000000000011100000001110000000000000010000
000000000000010011100000000000000000000000001000000000
000000000000100000100000000000001001000000000000000000
000100001010100000000000000000000000000000001000000000
000000001010000111000000000000001001000000000000000000
001000000000000000000011000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000010100000000000000000000000000001000000001000000000
000000000001010000000000000000001110000000000000000000
000001000000000000000010000000000001000000001000000000
000010000001010000000100000000001101000000000000000000
000000000001010111100000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 2 5
000001000010000000000000000000000001000000001000000000
000010101011001011000000000000001100000000000000010000
000010000000000000000000000000000000000000001000000000
000000001011010000000000000000001100000000000000000000
000100100000000000000000000000000001000000001000000000
000000000000000000000011100000001011000000000000000000
000000000001000111000111100000000001000000001000000000
000000000000100000000100000000001100000000000000000000
000000000100000111100000000000000001000000001000000000
000000000000000000010000000000001010000000000000000000
000000000000001001000111000000000001000000001000000000
000010001000001111000100000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000100000001000000000000000000000000000000001000000000
000100000000000000000000000000001011000000000000000000
.logic_tile 3 5
000100000000011000000000000111111110100000000000000000
000100000001011101000010010001011001000000000010000000
111010101100001111000110000000011001000000110001000001
000011000110000001000000000000001000000000110000000010
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000011001000000110000000000
000001000000010000000000000000011111000000110000000000
001000100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
110001000000000000000110100000011001000011000101000000
000000000000001011000011010000001000000011000000000000
.logic_tile 4 5
000010100000000011100110010000011000110000000000000000
000001001100001001000011100000001101110000000000000000
000000000111001111100010100000011100000011110000000000
000000000000100111000000000000010000000011110001000000
000000000000001011000010100011011111000001000000000000
000000001010000001000100000011111110000000000000000000
000000100000000111000110011001001010100000000000000000
000000000000000000000010001001111010000000000000000000
000001000000000000000111011101101110100000000000000000
000000000000000111000110000001111011000000000000000000
000000000010011011000010000101011010000000000001000000
000000000000100001000110010111011001000010000000000000
000000000000000000000000010001011100100001000000000000
000010000000010101000011110000011000100001000000000000
000000000010000111000000000101111101000110100000000000
000010000100000000000011000000001100000110100000000000
.logic_tile 5 5
000000001011010101000000000000000000000000001000000000
000000000001110000100000000000001110000000000000010000
000001000000100000000000000000000000000000001000000000
000010100000010000000000000000001111000000000000000000
000000001000000000000000000000000001000000001000000000
000010000000000000000000000000001100000000000000000000
000011000000000000000000000000000000000000001000000000
000010000000100000000000000000001101000000000000000000
000000000010001000000010100000000001000000001000000000
000010000000000101000000000000001110000000000000000000
001001000100000000000000000000000000000000001000000000
000010100000001101000000000000001110000000000000000000
000100100000000111100000000000000000000000001000000000
000001000000000101000010110000001100000000000000000000
000000001111010001000000000000000000000000001000000000
000000000000100000000000000000001000000000000000000000
.logic_tile 6 5
001010001110001011100111100000011010000011110000000100
000000000100001101100110000000010000000011110000000000
111000100000000001000000001001001010000010000000000000
000100000000000000000010000011101010000000000001000000
010100000000000111100000000001101101110100010100000100
100000100000001001100000000000001100110100010000000000
000000000001000011000000010001101100110100010100000000
000010000001001001100011000000111001110100010001000000
010101000000010101100000010001111101110100010100000000
000010100001110000100010000000011010110100010000000100
010000100000000011100110010000000000000000000100000000
000100000010000111100010000000000000000010000000000000
000010000000000000000000000001111010110100010100000000
000000100000000000000000000000001000110100010000000000
000000000000000000000000000001111100110100010100000000
000010000010000000000000000000111000110100010000000010
.logic_tile 7 5
000000001010100011100010010111011001111000010000000000
000000000000010000000010000101111010110000000000000000
111000100010000001000111110001101000110100010100000001
000001000000000001000111100000011101110100010000000000
010010001010100001100000000001101001110100010100000001
100000100000010111000000000000011001110100010000000000
010000100000100011000000010001101100110100010110000000
000001000001000000100010000000001100110100010000000100
010001000000000111000011101101111110100000000100000000
000010000000000001100111000001101101111001010010000010
000010001000000000000011110001111101110100010100000000
000010100000100000000111110000011101110100010000000011
000001000000000000000000011001011110100000000100000000
000010000000000000000011010001001101111001010000000010
000000000001010000000000000001101010110100010100000001
000000001100000001000000000000001010110100010000000000
.ramb_tile 8 5
000001001100000111100010000000000000000000
000010010000000111100011101001000000000000
111000000000000000000000000000000000000000
000000000000000000000000000001000000000000
001010001100000001000000000000000000000000
000000000000000001100000000101000000000000
000000000000010011100000010000000000000000
000000000000000000000011011111000000000000
000001000001000000000000000001000000010000
000000101010000000000000001111100000000000
000100000001000000000011001000000000000000
000001000100100000000000001011001110000000
000000000000000000000010000000000001000000
000000000000000001000110010001001111000000
010000000000000000000010000000000001000000
110000000110000000000000000101001011000000
.logic_tile 9 5
000000000000000101000010001001011000110000000000000000
000001001001001001100100001001011100001111110000000000
111011100000000001100010010000011010000011110000000100
000010101000000001000110000000010000000011110000000000
010000000000000000000000001011011110110000000000000000
100000000000000000000000000111011100001111110000000000
010010100000000000000010001011001111111000010000000000
000000001100000000000000001111001000110000000000000000
001001000000000101100000001001011100111000010000000000
000010100000101001000000001011101000110000000000000000
000110000001010101100111000000000000000000000100000000
000000000000000000000011110000000000000010000000000000
000001000000000101100000000000000000000000000100000010
000000100000000000000000000000000000000010000000000000
000001000001100001100000010001111101110100010100000000
000011000101010000000011110000011101110100010010100000
.logic_tile 10 5
000000000000000000000010110101100001000000001000000000
000000100000000000000110100000101000000000000000000000
111001000001001001000010000001001000001100111100000000
010010100010010101100100000000101001110011000010000000
010000000110001000000110100001101000001100111100000101
100000000000001011000000000000001011110011000000000000
000010001010100001100000000000001001001100110100000000
000000000001011001000010110000001001110011000000000000
000101000000100000000111000101100001001100110100000000
000100101011001001000100000000101000110011000000000101
000000000000000000000000010101111101110000000100000000
000001000010000000000011101011011010001111110010000000
000000000000000000000110000111101010110000000100000000
000101000000000000000000001111101100001111110000000010
011000101100000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 11 5
000001000001010000000000000011100001000000001000000000
000010000000100000000000000000001000000000000000000000
111000100001011000000000000111001000001100111100000010
000001000000000111000000000000001100110011000010000000
011000001000010000000000000101001000001100111101000000
100000000000100101000011000000101101110011000000000000
000010100000001001000000010000001001001100110100000000
000001000000000111000010110000001011110011000000000000
000000101110000001000000000101000001001100110100000000
000001000000000000100010100000001110110011000000000001
000100100001010001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100000001000000000101100001001100110100000000
000000000000000000100000000000001010110011000000000100
.logic_tile 12 5
000011000000100000000010110111000000000000001000000000
000011100000011101000011110000001000000000000000000000
111000100000000000000010000011001000001100111100000000
000000000000000000000100000000101101110011000000000010
010000000000010000000110110011001001001100111100000000
100000000001010000000011110000001101110011000001000000
000000000000001001100000000000001001001100110100000000
000000001000000001000000000000001110110011000000000000
001000000000000001100110010101111000110000000100000000
000000100000000000100110011101011001001111110000000100
000000000010000000010000010101111110110000000100000001
000000001010000000000010011001001011001111110000000000
000000000000001000000000000000000000000000000000000000
000010100000001001000000000000000000000000000000000000
010010100000101111000000000000000000000000000000000000
000000000000011001100000000000000000000000000000000000
.logic_tile 13 5
000001000000000101000010010001001100110000000000000000
000010000000000001000111010011001000001111110000000000
111000000000000101100111000001001100111000010001000000
000010100100000111000000000111011010110000000000000000
110000000000101101010000001001011000111000010000000000
110000000001000011000011100101101001110000000001000000
000000100000000001000000000011001110110000000001000000
000000001000000000000000000101101001001111110000000000
000000000000000111000000011001011000111000010000000000
000000000000001011100011111011111100110000000000000000
000010100000000011000111100011101011110100010100100000
000001000010010011010111110000001100110100010000000000
000000000000001001000111100111101011110100010100000100
000000000000000011100100000000011111110100010000000000
001000000000000000000111100011111001110100010100000001
000000000000000011000000000000001101110100010000000000
.logic_tile 14 5
000000000000000011000111110001000000000000001000000000
000000000000000111000010000000100000000000000000001000
111000100000001001100110000000000001000000001000000000
000001000000000001000011010000001110000000000000000000
000000000000000000000000001000001000000100101100000000
000000000010000000000000001011001001001000010000000000
000001000001100000000000011000001000000100101100000000
000011100000000000000010001101001101001000010000000000
000100000000100000000110001000001001000100101100000000
000100000000000000000000001011001000001000010000000000
000110100000000000000000011000001001000100101100000000
000001000000000000000010001101001000001000010000000000
000000001111010000000000000000001001001100000110000000
000000000000000000000000000000001101001100000000100000
110000100000001000000000000001011001000000110101000000
000010100110000101010000000001011001010110111000000000
.logic_tile 15 5
000000000000000111100000000000001100000011110000000000
000000000000000000100000000000010000000011110000000000
111000100101011101000111110111001100110011000010000000
000001000000101011000110101011011100000000000000000000
000000000000001000000010100000011100000011110000000000
000000000000101111000100000000000000000011110010000000
000000100000000001000010000111101010001011100100000001
000000000000000000100110110000011000001011100000000000
000000000111000001010111011000011001000100100100000000
000000001011010000000111111001011100001000010000000000
000010100000001001000111100111111010001011100110000011
000010000010000001100000000000001010001011100000000000
000000001110100011100000000011111011001011100101000010
000000000000000000100000000000111000001011100000000100
110000000000000111100000000111111011001011100100000000
000000001010000000100000000000011000001011100010000101
.logic_tile 16 5
001000000000000000000111100111000001000000001000000000
000000000100000000000110000000001000000000000000010000
000100000001011111000111100111100001000000001000000000
000001000000001011000100000000101110000000000000000000
000000000000001111100000000001100001000000001000000000
000000000000000101100000000000101010000000000000000000
000000100000000111100000000011000000000000001000000000
000000000010100000000000000000101010000000000000000000
000010000110000001000000010001100001000000001000000000
000001000000000000110010110000001101000000000000000000
000000000011001000000000000001000001000000001000000000
000000000001100111000011000000101111000000000000000000
000000000000001000010000000001000000000000001000000000
000100000000100111000000000000101010000000000000000000
000000000000001000000010110011100000000000001000000000
000001000001000101000110100000001100000000000000000000
.logic_tile 17 5
000001000000010011100111010000011100000011110000000000
000010100000100000000111110000010000000011110000000000
111000101111000011100110010101011000100001000000000000
000000001100001001000011111111101000000000000010000000
000001001010001000000110001011101010111111000000000000
000010100000001011000010010101001100101001000000000000
000000001011010111000000000011001100111111000000000000
000000000000100000100000001011101010101001000000000000
000000000000001000000011100000001000000011110000000000
000000000000001011000110010000010000000011110000000000
000000000011000001010010000111111001110011000000000000
000011100000010000000000001001011000000000000000000000
000110100000000000000000010000001010000011110000000000
000101000100000000000011110000010000000011110000000000
110001000001000111100000000000001001000011000100000000
000000100010000000100000000000011001000011000001000000
.logic_tile 18 5
000000000001000000000011100000001001001100111000000000
000000000000000000000000000000001110110011000000010010
000000001000000001000000000000001001001100111000000000
000000101110000000100000000000001011110011000001000000
000000000000000000000000000000001001001100111010000000
000000000000000000000000000000001010110011000000000000
000110000100010011000000000000001001001100111000000000
000101000000010011000011100000001110110011000000000100
000000000000010000000000000000001001001100111000000000
000000000110000000000000000000001101110011000000000000
000010000000000000000000000000001000001100111010000000
000001000110000001000010010000001001110011000000000000
001110101100100000000000000000001001001100111010000000
000001000000010000000000000000001100110011000000000000
000010000000000111000110101111101001011011000010000000
000001000110001011100000000101101000110001100000000000
.logic_tile 19 5
000001100000001000000000000111001000111100001000000010
000001000001011111000000000000001000111100000000010000
000000000000010000000000000001101000111100001000000000
000000000100000000000010010000101010111100000000000100
000110001111011000000000000101101000111100001000000000
000000000110001111000000000000101000111100000001000000
000000000000000000000111100101101000111100001000000000
000000100000100000010111000000101010111100000000100000
000101001010100000000010000011001000111100001000000000
000110100101000000010100000000101000111100000000000000
000001000000000000000010000111101000111100001000000000
000010100000000000000100000000101010111100000000000000
000000000110001000000000000011101000111100001000000000
000000000000001111010000000000101000111100000001000000
000000000000000000000010100000001000111100000000000000
000000000010000000000000000000000000111100000000000000
.logic_tile 20 5
000000000000101000000010001011111001100001000000000000
000001000001000001000111100001111100000000000000000000
111010100000001111000011100000001100000011110001000000
000000001000000001000000000000000000000011110000000000
000010101010001000000010111101101010110011000000000100
000001001110001111000011110111001001000000000000000000
000001000000001011100000000000011100000011110000000000
000000001001101111010000000000000000000011110000100000
000000000001011111100000000111001010110011000000000000
000000000010101101100000001101111111000000000000000000
000000000001100000000111100001001110001001010000000000
000000000101010011000000000111001100010110100000100000
001001000000001011000011010000011000001100110010000000
000010000000000101000010110000001100001100110000000000
110000000001000101100000000000011010000011000100000001
000000001111100000100000000000001001000011000010000000
.logic_tile 21 5
000000000000000000000000000000001000111100000000000000
000000100000000000000000000000000000111100000000010000
000000000101010000000000000000011000000011110000000000
000000000000100000000011110000010000000011110000000000
000010101110000000000000000000001010000011110000000100
000001000000001001000000000000000000000011110000000000
000000000000100000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000010
000000000000100111000000010000011100000011110000000000
000000100010001111000011000000010000000011110000000010
000001100001100000000010000000001100000011110000000000
000011100000010000000100000000010000000011110000000010
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000100101000000000011100000011110000011110000000010
000001001010100000000100000000010000000011110000000010
.logic_tile 22 5
000000100000001001000000000000001000111100000000000000
000100001010001011100011100000000000111100000001010000
000111000000000000000000010001111011100001000000000000
000010000000000011000011110000011101100001000000000000
000001000010000001100010000111001101111111000000000000
000000100000000000000000000001011101000000000001000000
000000000000001011110011110000001100000011110000100000
000010000011001111100010000000010000000011110000000010
000000000000000111000011000001011011111111000000000000
000000000000000000010110011101001010000000000000000001
000001001010001011100011100011101011100000000000000000
000010100000000111000111110000001011100000000000000000
000000000000001001000000001111111101110011000000000000
000000001110000011100000000111001001000000000000000000
000001000000001001000000000111001000100001000000000000
000010100000001011000000000000011100100001000000000000
.logic_tile 23 5
000000000000100111000010111101001100011111110000000000
000010100001011001110011000101011000111111110000000000
111010100000001111000111101101001101100001000000000000
000000000000001011100100000011111001000000000000000001
001000101100100111000110001001111010110011000000000000
000010001110011101100010110011011001000000000000000000
000000000000100101100110100011011010100000000000000000
000000000001000101000010001111011011000000000000000000
000001100000101101100110100101101100000000010100000100
000000100000000101000010000000001010000000010000000000
000000000001001011000000000001101110000000010100000000
000000000110100111000000000000001000000000010000000000
000000000000110101100000010001001100000000010100000000
000100000000110000000010000000101010000000010000000000
110001000001000000000011000111101110000000010100000000
000010100000000000000000000000101000000000010000100000
.logic_tile 24 5
000001100000001111000111100011101110111111000000000000
000011000000000101000110001111001001101001000000000000
111111000101000001110110010001001100000000010001000100
000010000000100111010010000000011010000000010000000000
000100000000001001100000001011001011111111000000000000
000100000100001011000010010011011101101001000000000000
000000000000000011110111001101101101100001000000000000
000000000001000000000000000001101001000000000000000000
000000000000011011100010001001011110111111000000100000
000001000000101011000010000001001110000000000000000000
000101000010001001000000000101101111101001000000000000
000010000000001101000011111111011100000000000000000000
000000000000000011100011110000001101001100110000000000
000100000000000011000110000000011111110011000000000000
110000000110001000000110000001101010000000010100000010
000000001000011101000000000000101001000000010000000000
.ramb_tile 25 5
000001100001000111000011101000000000000000
000010111010000111100000001011000000000000
111000000000000000000000001000000000000000
000001001011010000000000000111000000000000
000000000000000000000000000000000000000000
000000000000000000000000001011000000000000
000010000000100001000000000000000000000000
000101001001000000100000000111000000000000
000001000000000111000000011011000000000001
000000000000000000000011010011000000000000
000000000000001000000010000000000000000000
000000001110001011010010000001001001000000
000000000010000000000000001000000000000000
000000000000000111000000000111001000000000
011001000000100001000000001000000001000000
110000000000001111000011001111001101000000
.logic_tile 26 5
000000000001000000000000010000001000111100000001000000
000000000000100000000010000000000000111100000000010000
111000000000011001000000000000011010000011110000000000
000000000000110011000000000000010000000011110000000011
010001001000000000000111110000001011000000110010000000
110000000000000001000111110000001000000000110001100001
000000000000000000000010000000011110000011110000100001
000000001111110000000111000000010000000011110000000010
110001000000000000000000000101011110000011110000000000
100000000000000000000000000000100000111100000010000000
000100000001010000000010000000001110000011110010000010
000010000010100000000100000000010000000011110000000010
000010000000100000000011100001111010111111100010000000
000000000001000000000000000000011001111111100000100000
110000000010000000000110101000000000000000000110000000
000010101011010011000100001011000000000010000000000000
.logic_tile 27 5
000010100000110000010000000000000000000000001000000000
000010100000110000000010010000001011000000000000010000
000000000000000001010000000000000001000000001000000000
000001000000000000100010110000001010000000000000000000
000000000101000000000010100000000000000000001000000000
000000000000100000000110110000001101000000000000000000
000100000000000000000000000000000000000000001000000000
000100000000001101000000000000001011000000000000000000
000001000000000000000000010000000001000000001000000000
000000000000000000000011000000001001000000000000000000
000000000000000011000000000000000001000000001000000000
000000000010100000000000000000001000000000000000000000
000000000100000000000000000000000000000000001000000000
000000000011010000000000000000001001000000000000000000
001000000100000000010000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
.logic_tile 28 5
001001000000001111100110010000001000111100000000000000
000010100000000011100011010000000000111100000000010000
111010000000000011110000010000001100000011110000100001
000000001100000000000010110000000000000011110000000000
010000000000000111100111001001011011110110110100000100
010010000000000000100100001111011100111101011000000000
000001100001111000000000011101011000110110110100000000
000000000001010001000010001011011100111101011000000000
000000000001011011100000001001001000110110110100000000
000000000001111111000000001111011111111101011000000000
000010100110001000000111000111101010010110110100000000
000000000000001011000000000000101110010110110001000000
000000100000001000000111001001011010110110110100000000
000000001110000111000100001111001000111101011000000000
110000000000000000000111001101001011110110110101000000
000010100000000000000000001011011000111101011000000000
.logic_tile 29 5
000000000110011001000110010001101010111110110000000000
000000000000001111100010000000011000111110110000100001
111100000100001001000011011111001101100001000000000000
000000000000000001000010000011001111000000000000000000
000010100000001001100000010000011110000000110000000100
000000000000010101000010000000001111000000110000000000
000001100001001001100111001111111010000000000000000000
000011000001001011000000001001101111000010000000000000
110010100000000000000011000000011101000000110000000000
100100000000001011000000000000011010000000110000000000
000010000001000001000110000101011010010110100000000000
000000000000000000000000000101011000001001010000000000
000000000000000011100011000101101001000000110101000000
000010000000000000100011001001011001010110111000000000
110000000000001000000110000000011000000011000100000000
000000000000000001000011000000001101000011000000000000
.logic_tile 30 5
000010101100000000000000000000001000111100000000000000
000001000000000000000011100000000000111100000000010001
000000001100001000000111000000011000000011110000000100
000100000000000111000100000000000000000011110000000010
000010100000000000000000000000011010000011110000100000
000000000000000000000000000000010000000011110000100000
001000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000100000100000000000000000011000000011110000000000
000001000101010000000000000000010000000011110000100010
000000000000000001000000000000001000000011110000000010
000000000000000000100000000000010000000011110000000010
000000000000000000000000000000011100000011110000000010
000010000110000000000000000000000000000011110000000001
000000100000000000000000000000000000000000000000000000
000110100000100000000000000000000000000000000000000000
.logic_tile 31 5
000010100110000000000000000000000001000000001000000000
000001100000000111000011100000001010000000000000010000
000000000000001111100000000001100001000000001000000000
000000000000100111100000000000001000000000000000000000
000000000001010111000000000000000000000000001000000000
000000000000110000100000000000001001000000000000000000
000000000000000111000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000001100000000111100111000000000000000000001000000000
000001000000000000000100000000001010000000000000000000
000000000000000000000010000000000000000000001000000000
000000001110000000000100000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000001100000000000000000000001000000000000000000000
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 32 5
000000000000001000000111100000000000000000001000000000
000000001010001111000100000000001000000000000000010000
000000001000001000000000000000000001000000001000000000
000001000000001011000000000000001110000000000000000000
000010000000000000000000000000000001000000001000000000
000001001010000000000000000000001000000000000000000000
000010101100100111000000000000000000000000001000000000
000000000001010000000000000000001100000000000000000000
000000000001000111100111000000000001000000001000000000
000000000000100000000000000000001010000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000100000000011000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001101000000000000000000
.io_tile 33 5
000000000001010000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000001100000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 6
000000100000000000000000000000001000111100000001000000
000000000001010000000000000000000000111100000000010000
111010001100010000000011100000000000000000000000000000
000011000000000001000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000010000000000000001111101110100010101000000
000000000000100000000000000000011001110100010000000000
000001100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.logic_tile 2 6
000000000001000000000110000000001000111100000000000000
000001001000000000000000000000000000111100000001010000
111000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001000000011110000100000
010000000000010000010000000000010000000011110000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000010000000010000010000000000000000000000000000
000000000010000000000011100000000000000000000000000000
001010001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 6
000000100000000000000110000001111110110100010100000000
000000000000000000000011010000011011110100010000000000
111000000000000001000111000000000000000000000000000000
000000000110000001010100000000000000000000000000000000
010001000000001000000011100001101010110100010100000010
100010000000000001000000000000001011110100010000000000
011100000000100000000000000001101001110100010100000000
000100001011010000000000000000011001110100010000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000100000000000000001101000110100010100000000
000000000000010000000000000000011011110100010000000000
000000000000000000010000010000000000000000000000000000
000000000010000000000010000000000000000000000000000000
.logic_tile 4 6
000100001010010001100111111111101011000010000000000000
000100000000000000000111100101111011000000000000000000
111000000110001000000000010111111100000010000000000000
000000000000000111000011111011011110000000000000000000
010100000100001000010000000000011010000011110000000000
010000000000001111000011010000010000000011110001000100
000000000000100001100110000001101101100000000000000000
000000000000010000000011010001001110000000000000000000
000001001000011000000010000000001100000011110000000000
000000000000100001000100000000010000000011110000000001
000000000000000000000000010000000000000000000100000001
000000000000000000000010000101000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000001000000001001000000000010000000000000
000000001000001111100000000000000000000000000100000000
000000000100000101100011101001000000000010000000100000
.logic_tile 5 6
001000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000010000
000000000000000011000011100000011010000011110001100000
000010100000000000010100000000010000000011110000000000
000000000000100000000000000000011010000011110000000000
000000000000010000000000000000010000000011110001000010
000000000100100011000011100000001100000011110000000000
000000000000010000010110000000000000000011110000000010
000000000000000000010000001011111000000010000000000000
000000000000001111000000000101111100000000000000000000
000100000011010000000110100000011110000011110000000000
000000000000000000000000000000010000000011110000000010
000001000000000000000000000000011000000011110000000010
000010000001000000000000000000000000000011110001000000
000000000000000000010110100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 6 6
000010100000000000000000000000011010000011110000000000
000001000000000000000011110000010000000011110000000100
111010100000000101000111001011101001000010000000000000
000010000000000000000100000111011101000000000000000010
110101100000000000000000001111011001110000000000000000
010010100000000000000000000101111110001111110000000000
000000000000010101000000000000001000000011110000000000
000000000000100000000010000000010000000011110000000010
000000101000100011000000010000011100000011110000000000
000001000000010000000011100000010000000011110000100000
000010000000011000010011101111101111111000010000000000
000001000000101111000000001001001000110000000000000000
000010100000000101100000000000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000010100001111101000000000000000000000000000100000000
000000000000011011000000000011000000000010000000000000
.logic_tile 7 6
000000000000000000000110010011100000000000001000000000
000000000000000101000010100000101000000000000000000000
111001000010000101000000000001001001001100111100000000
000000100000000000110000000000101010110011000000100001
010000000000000000000000000011001001001100111100000000
100000000000000000000000000000001010110011000000100100
000000100000001101100000000000001001001100110100000000
000001000001011011000000000000001100110011000001000000
001000001010000101000000000011100000001100110111000000
000001000000000000100000000000101000110011000000000000
000011100100000101000010000111101111110000000100000000
000011000000000000100000001001011000001111110010000000
001000000000000000000010000000000000000000000000000000
000000000011010000000100000000000000000000000000000000
010001000100000001100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.ramt_tile 8 6
000000011000000011100111000000000000000000
000000010001010011000100000011000000000000
111000110001000000000010000000000000000000
000000010110100000000110011001000000000000
110010101000011000000000011000000000000000
010000100000101111010011000011000000000000
000010100000000000010011001000000000000000
000000000000001001000000001001000000000000
000001000000101000000000011101100000010000
000000101101000111000011101001000000000000
000100000000000000000000000000000000000000
000000000000110001000000000001001010000000
000000000000000000000000001000000000000000
000000000000000000000000001101001000000000
110000001001010111000000001000000000000000
110000000000101001000000000111001011000000
.logic_tile 9 6
000001000000000000000110000001100000000000001000000000
000010000000000101000000000000001100000000000000000000
111000000001110111000000000001001001001100111100000000
000001000001110000000000000000001111110011000000000000
011001001010010101000111100111001000001100111100000000
100010100000100000100100000000101010110011000000000000
000001101010000000000110000000001000001100110100000010
000000000000000000000000000000001100110011000000000000
000001000000001101100000000001100000001100110110000000
000010000000000101000000000000001100110011000001000000
000000001110000000000010000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000001101100000000010100000000000000000000000000000
010000100110010000000000010101101011110000000100000010
000001001100000000000011101001111101001111110000000001
.logic_tile 10 6
000000001100001111100111111001111010111000010000000000
000000001010001011110110100011111011110000000000000000
111010000110100011100111010111001000111000010000000000
000001001011000101100111010111011010110000000000000000
111010101010001000000010110101001110110000000000000000
010001000000001011000010100001101110001111110000000000
000000000000000000000000000111011000111000010000000000
000000000000000001000010100001001111110000000000000000
000100001000001000000110111001111100111000010001000000
000100000000000011000011101001111111110000000000000000
000001100000000111000111101111011110111000010000000000
000010100000000111100100000011011101110000000000000010
000000000001001001000011110001101000110000000000000000
000000000001000111000111010011011110001111110000000000
000000000010000000000110101000000000000000000100100000
000000000000000000000000000101000000000010000000000000
.logic_tile 11 6
000000000111110101000110000111000000000000001000000000
000010000000010000100000000000001110000000000000000000
111100000000000111000000010101001000001100111100000100
000000000000000000000011100000101000110011000000000000
010000000000000111000010100101001001001100111100000100
100000000000001101000110110000001010110011000000100010
000001000000101101000110000000001000001100110100000000
000010001010000001100000000000001011110011000000000000
000000001000100101100000001101111110110000000101000010
000000000001001101000000001001011010001111110000000000
000001000001000000000000010011000000001100110100000100
000010000000100000000011110000001100110011000000000000
000001000000000101100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010001000000000000000000000101111101110000000100000000
000010100000000000000010101001111000001111110000000000
.logic_tile 12 6
000000001001000011100010011101011010111000010000000000
000010100000001101000011001111101111110000000000000100
111010000000001111100110111001101010111000010000000000
000001000000000111100011011101111001110000000000000000
010000001000001000010110100101001101111000010000000000
010010100011010011010111100001101100110000000000000000
000000000000100011100111100111011011110100010101000000
000000000001000101100110110000001001110100010000000000
000000000000000001100000010011101011110100010101000000
000000000000000000100010010000101000110100010000000000
000000100000000000010010010111001100110100010101000000
000001000010000101000111100000011000110100010000000000
000000000000000001000110000011101111110100010100100000
000000000000000000000111110000111011110100010000000000
000001000100100000000010000111011101110100010100000010
000000000001010000000000000000011000110100010000000000
.logic_tile 13 6
000101000000101000000000000011111110111000010000100000
000010100000011011000010001011001001110000000000000000
111000000001100000000000000011101101110000000000000100
000000000001010111000000001101011100001111110000000000
010001000000000000010111100000000000000000000000000000
110110000000100000000110010000000000000000000000000000
000000000000000000000000001001001101110000000010000000
000000000000001101010000000101001100001111110000000000
000000000000000000000000001000000000000000000100100001
000000000000001101000010010001000000000010000000000000
000010100000001001000000000000000000000000000100100000
000000000011001101000010010111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000001111000010011011000000000010000000100001
110000001111011000010000000000000000000000000101000000
000010000000001101000000001111000000000010000000000000
.logic_tile 14 6
001100000000000000000011100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
111000000000100000000000001000000000000000000100000000
000010001000000000000000000101000000000010000001000000
010000001001010000000000000000000000000000000000000000
010100000000101001000000000000000000000000000000000000
000010100000000000000000000000000000000000000110000000
000011000110000001000000001001000000000010000000000000
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000001100000000000000000000000000000000000100000001
000000000000000000000000000101000000000010000000000000
.logic_tile 15 6
000011001010000111100010100000000000000000000000000000
000011000000000000000000000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
110101001000000111100000000000000000000000000000000000
110000100000010000000000000000000000000000000000000000
001001001010000000000000000101001100000111010000000000
000000100001110000010000000000001001000111010000000000
001100001000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010000001010000000000000000001110000011110000000000
000101000000000000000000000000000000000011110000000000
000000000001100011100111110001001111000111010000000000
000000000000101011010111110000011001000111010000000000
111000000101000000000000000000000000000000000101000000
000000000000100000000000000111000000000010000000100000
.logic_tile 16 6
000000000000000000000010100101100000000000001000000000
000000000000001001010110110000101001000000000000010000
000000000000000101100000000011000000000000001000000000
000000000000000000000011100000001010000000000000000000
000001001100000000000000000111100000000000001000000000
000100100001001101000000000000101110000000000000000000
000000000000010000010000000001100001000000001000000000
000001001000001001000010000000101000000000000000000000
000001000001010001000000000101100001000000001000000000
000100100000101001100000000000001110000000000000000000
000001100101010000000000000001000000000000001000000000
000010100000000000000000000000001001000000000000000000
000000000010000101100110100011000000000000001000000000
000000000000000000000000000000001111000000000000000000
000011000000010101100000000000001000111100000000000000
000001001000000000000011110000000000111100000000000100
.logic_tile 17 6
000010100110010001000111101111001011100000000000000000
000011100001000000000111101011111000000000000001000000
111000000011001000000011110000001100000011110000000000
000000001000000001000111010000010000000011110000000000
010000001111110011100111000001001101111111000000000000
010100000001110000010110100011111010101001000000000000
000000001100010001000000010000011010000011110000000000
000000000000000000100011110000000000000011110000000000
000110000000000000000111010011111001111111000000000000
000100001001011011000111001101011001101001000000000000
000000000001000001000000010000001010000011110000000000
000010100001010000000010000000000000000011110000000000
000000000000000000000000011101111110111111000000000000
000000000000000000000010001111101101101001000000000000
110001000000010000000111100000000000000000000110000000
000110100000101011000100000001000000000010000000000000
.logic_tile 18 6
000000000000001001100111100000011000110011000000000000
000010100000000111000111100000011100110011000000000000
111000000000001111100111111011011100000000010000000000
000000001000001011100111100101111110000000000000000000
010010001100001111100110001101011101111111000000000000
010010001110001111110011110101001001101001000000000000
000000000000011011100000010111011100100001000000000000
000100100000000001100010000001001111000000000000000000
000000001110000000000010110011101001111111000000000000
000001000000000001000110000001111000101001000000000000
000000000000011011100010010101011111100000000001000000
000000001000001011000111011011101011000000000000000000
001001000000101111100011110111111000111111000000000000
000000100110000001100111101111001010000000000000000000
110000000000000001100000000000000000000000000100100000
000000000000000001100000001101000000000010000000000000
.logic_tile 19 6
000000000100100000000110010011101110000011110000000000
000000100000010000000011110000000000111100000000000000
000000100000000000000000010111101000001011100000000000
000000001000000000000010000000111010001011100000100000
000000100001001000000000010111011010000011110000000000
000001000001100001000010000000110000111100000000000000
000000000000000000000000010011101110000011110000000000
000000001010000101000011000000110000111100000000000000
000000000000000000000000000011111111001011100000000000
000110000000000000000000000000101001001011100010000000
000000000000000101000011100111101110001011100000000000
000000000110000000000010100000101001001011100000000000
000000001110001011100011000111111010000011110000000000
000000000001010011100011000000100000111100000000000000
001001000000001011000011100111111110001011100000000001
000010100110001001100010000000101011001011100000000000
.logic_tile 20 6
000100001001000001000111100111111100000011110000000000
000010100000100000000100000000100000111100000000000000
111010101010011001110111100101011010000011110000000000
000000000000000001000111010000100000111100000000000000
000000000000000001100011100001011011000111010000000100
000010101000000000000100000000101001000111010000000000
000000000000001011100010000001101110100000000000000100
000000000000001111100000000000011000100000000000000000
000100000000000111000111100011001101100001000000000000
000000000000100000100000000000011011100001000000000000
000000100010001001100010000111111100001011100000000000
000101001100001101100111100000011110001011100000000000
000000000000101000000110100011111000001011100000000000
000010000011010001000100000000111010001011100000000000
110001000000000001000111000111111101001011100110100010
000000100011000000100111110000101000001011100000000000
.logic_tile 21 6
001001001001010000000000010111011110111111000000000000
000000000000000000000011010101101011101001000000000010
000000000001010000000010000000011000000011110000000100
000000000110100000000110110000010000000011110000000010
000010100000100011100011100000011000000011110000100000
000010100000010000000000000000010000000011110000000010
000001000001010000000000000000011100000011110000000001
000000000000100000000000000000010000000011110010000000
000000000000000000000111000000001110000011110000000010
000000000000000000000000000000000000000011110001000000
001000000010000000000000010000001110000011110000000010
000010000000000000000011110000010000000011110000000010
000101000001000000000010000000001100000011110000000010
000010101110000001000010000000010000000011110000000000
000000101110001000000000000000001000000011110000000000
000001000000000011000000000000010000000011110000000001
.logic_tile 22 6
000010100000000000000110010011011100111111000000000000
000000000000000000010011101011011111000000000000000000
000000000100000111000110000101001101110011000000000000
000000000000010000010111110111101001000000000000000000
000001000000001001110111110000001100000011110000100000
000010000001000001000011110000000000000011110000000000
000010000000000111100110010011111001111111000000000000
000001001110000000000010011101111011000000000000000000
000000000000010111000000000000011100000011110000000010
000110100000101001000011110000000000000011110000000000
000000000000100001000111010000011010000011110000100000
000000000001000000000011100000000000000011110000000010
000000000000001000000010000001001011100000000001000000
000000101111001011000000000101101011000000000000000000
000010100000000000000000001001001111111111000000000000
000001000100000000000000000001111101101001000000000000
.logic_tile 23 6
000001000000001011100011110001111111100001000000000000
000000100001000111100111000111101100000000000000000000
111010100000000101000110111001111010100001010000000000
000000001000001001000110000101101110000000000000000000
110000000000000000000111110001111010111111000000000000
010010100001000000000111110011011011101001000000000000
000000000001001101000000000111101110111111000000000100
000010001100000001000010100001111001101001000000000000
000011101010100111100000000011101000111111000000000000
000000000001011111000010000001011111101001000000000000
000000000100000101000010010011101001101001000000000010
000000001010101111100010110000111100101001000000000000
000000000010000001100011101011011101110011000000000000
000000000001001111000100000001011110000000000000000000
001000000000001011100010000000000000000000000100000000
000100100000000111000000001101000000000010000000000000
.logic_tile 24 6
000000000010000000000111010000001000000011110000000001
000000000011010000000111110000010000000011110010000000
111000000001100000000000000000001000000011110000000100
000000000000000000000000000000010000000011110000000000
110001000000101011000000000000000000000000000000000000
010010000001001011100000000000000000000000000000000000
000000000010000000010000000000000000000000000000000000
000100001010000111000000000000000000000000000000000000
000001000000000000000000010000001010000011110001000000
000000100000000000000011010000000000000011110000000010
000001001100000000000000000000001010000011110000100000
000000100000000000000000000000000000000011110010000000
000000000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
110000100000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000100000
.ramt_tile 25 6
000100010000001000000000011000000000000000
000100011100001101000011101011000000000000
111010110001110111100000001000000000000000
000001011111000000100000001111000000000000
010001000000001000000011001000000000000000
010100100001001111000111101101000000000000
000100000100000000010011101000000000000000
000100001100000000010000000011000000000000
000000000000001000000111100011100000000000
000100000000001011010000000011100000000100
000000100101100011100111111000000000000000
000000000010000000000011100001001101000000
000000000000000000000000000000000000000000
000010000000000000000000000001001011000000
110010000000000001000000010000000000000000
110001000011010000000011011101001010000000
.logic_tile 26 6
000000000000000000000000000000011000000011110000000001
000000000000100000000000000000010000000011110000000010
111000000000000000000010100000000000000000000000000000
000000000001010000000110110000000000000000000000000000
110010000000100000000000010000011010000011110000100001
010001000001000000000011110000000000000011110000000010
000000000000000000000000000000011000000011110000000001
000101000110001101000000000000010000000011110000000010
000000001111001000000000010000001010000011110000000000
000000000000011111000011010000010000000011110000000010
000000000110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000100000000
000000100000100000000000000011000000000010000001000000
000010100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
.logic_tile 27 6
000000001010000000000011110000001000111100000000000000
000100000000000000000011110000000000111100000001010000
111000000000000000000000000000011010000011110000000100
000001000000000000010000000000010000000011110000000010
010000000000000000000000000000011110000011110000000100
010000000000000000000000000000010000000011110000000010
000000001000000001000010100000011010000011110000100000
000000000100000001100100000000000000000011110000000010
000000000000000000000000000000011010000011110000000000
000100000000000000000000000000000000000011110000100010
000000000001010000000010010000011100000011110000000010
000001000010000011000110100000000000000011110000000000
000000001000000111000000000000011100000011110000000000
000010000000000000000010000000010000000011110000000110
110000000000000000000000010111011100110110110100000000
000000000010000000010010111111011001111101011000000010
.logic_tile 28 6
000000000000000000000000000000011000000011110010100000
000100000000000000000000000000010000000011110000000000
111000000000000000000010100000001100000011110010000000
000000000000100000000100000000000000000011110000000010
110001000000001000000000000000011010000011110000000100
110010000001011011000000000000010000000011110000000000
000000000100010000000000000000001100000011110000100000
000000000000100000000011110000010000000011110000000000
000000001010001000000000000000001010000011110010000000
000000100000001101000010010000000000000011110000000010
000100100000101000000000000000011110000011110000100000
000000001100001011000000000000010000000011110000000000
000000000000000000000011101000000000000000000100000000
000010001101010000000000000011000000000010000000000000
000000100000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 6
000010000000000000000000010000011110000011110000000000
000010000100001001000011010000010000000011110001000010
111000000001010011100000000000000000000000000000000000
000000000010101111100000000000000000000000000000000000
010000000100000000000000000000011100000011110000000001
010000000000001001000000000000000000000011110000000010
000010100010000000000000000000000000000000000101000000
000000000000100000000000000101000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000010100010000111000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000100000000
000000000000100000000000000001000000000010000010000010
000000001101000000000000001000000000000000000110000001
000000000000000000000010000001000000000010000000000000
.logic_tile 30 6
000000001011110000000000000011000000000000001000000000
000000000000100000000000000000100000000000000000001000
000000001100001111100000000000000001000000001000000000
000000000001011111000000000000001111000000000000000000
000010000000000111000000000000000001000000001000000000
000001000000000000000000000000001000000000000000000000
000000001101010000000000000000000000000000001000000000
000000000000100000000000000000001111000000000000000000
000010100000000000000110100000000000000000001000000000
000011001110010000000111110000001010000000000000000000
001001000000010000000000000000000001000000001000000000
000000100110100000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001101000000000000000000
000000000000000000000000000000001000111100000000000000
000001000000000000000011000000000000111100000000000010
.logic_tile 31 6
000000000001000000000010000000001000111100000000000000
000000001110000000000011010000000000111100000000110000
000000000001000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000001010000011110000000000
000000000000000000000000000000000000000011110000000010
000010000000010000000000000000001000000011110000000001
000111100100100000000000000000010000000011110000000000
000000100000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000010
001010100001010000000000000000011110000011110000000000
000000000100100000000000000000000000000011110000000010
000000000000001000000000000000001000000011110000000000
000000000000000111000000000000010000000011110000000010
.logic_tile 32 6
000000000000000000000000000000001000111100000000000000
000000001010000000000000000000000000111100000010010000
000000000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011000000011010000011110000000100
000000000010000000000100000000010000000011110000000000
001000000001000000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000010100000000000000000000000001100000011110000000010
000001001100000000000000000000010000000011110000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 6
000000000001010010
000000000000000000
000000000000011000
000000000000000001
000010000000010010
000001010000010000
001000000001010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000100000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000110000000000010000001111011110100010100000000
000000000000010000000000000000011011110100010000000000
111000000000000001000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010100000100001000000000000001111011110100010100000000
100000000000000001000000000000001011110100010000100000
000000000001011000000110110000000000000000000000000000
000000000000000001000110000000000000000000000000000000
010010100000000000000000000001101011110100010100000000
000000000000010000000000000000001011110100010000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000001101001110100010100000000
000000000010000000000000000000011011110100010000000000
000000000110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 7
001000001010000111100110010001111110110100010100000000
000000000010000011100010000000001000110100010000000000
111010001000000001000000000001101000110100010100000000
000001001010000001000000000000011010110100010000000000
011000000000100001100011000001111110110100010100000000
100010100001000011000000000000011000110100010000000000
010000000000100000010000010001101010110100010100000000
000000001101000000000010000000011000110100010000000000
011000000100101000000000000001111011110100010100000000
000000000000000001000011110000011101110100010000000010
000000000000000000010000010001101010110100010100000010
000000000000000000000010110000001010110100010000000000
000001000000000000000000000001101000110100010100000000
000000000000000000000000000000011101110100010000000000
000000000001010000000000000001101100110100010100000000
000000001100100011000011010000001010110100010000000100
.logic_tile 3 7
000110100000001011100000010001100000000000001000000000
000001001100001111000011110000001111000000000000001000
000000001011101111100000010001001001001100111000000000
010000100000111111100011110000001110110011000000000000
000001000000000111000000000101001001001100111000000000
000010100110000000010011000000101001110011000000000000
000000000000010000010000000011101001001100111001000000
000000000100110001000000000000001111110011000000000000
000000101100100000000000000101101000001100111000000000
000011000000010000010000000000001110110011000000000000
000000000000000111000010000101001001001100111000000000
000000000010001111010000000000001100110011000010000000
000001000000000101100010000011101001001100111000000000
000010100000000000000000000000101000110011000001000000
000100000000000000000000000001001000001100111010000000
000100000000000001000011100000101000110011000000000000
.logic_tile 4 7
000011100000000000000000010111101100100000010001000000
000010000000000000000010100111001010010100000000000000
111000000000001001000000000000001010000011110000000001
000011000100000101000010000000010000000011110000000000
010100000000001101100010000111101110100000010000000000
100000000001000011000000000111011001010100000000000001
000000001000000111000011000000011010000011110000000100
000000000001010000110100000000010000000011110001000000
010000000001000101100000000111101111100000010010000000
000000001110100000000000000111001000010100000000000000
010000001101000001100000010001111010110100010110000000
000000000000100011010010000000101010110100010000000000
000000101110010001000000010001111101110100010101000000
000000001110001001000010100000001100110100010010000000
000000000000000000000000010001111101110100010110000000
000000000000000111000011110000111111110100010000000100
.logic_tile 5 7
000100000001011000000111110011100000000000001000000000
000000000001111011000111010000001111000000000000000000
000100000001000000010111100011001000001100111000000000
000000000100000111000100000000001001110011000000000000
000000000000000000000111000101101000001100111000000000
000000001100000000000000000000101000110011000000000000
000000000000000000000000000001001001001100111010000000
000001001010000000000011000000101110110011000000000000
000000000000001000010011010001101000001100111000000100
000000000000001111000111110000101011110011000000000000
000000100000000111100000000001101000001100111001000000
000000000000000000100000000000001111110011000000000000
000000001010000000000010000011001001001100111000000000
000000101110100001000111000000101110110011000000000000
000000000000000011110000000011001000001100111000000000
000000000000000001000000000000101110110011000000000000
.logic_tile 6 7
000000000100010101100000001011011001100000010000000000
000000001110100001100000000111011011010100000010000000
111100100000001011000110100101011100110000000000000000
000001001000001101100000001111001000001111110000000000
010000001110000001000010010001001111111000010000000000
110000000000010011100111110001001000110000000000000100
000000000000000000000111111111001111100000010000000000
000000001010000000000010100111011000010100000000100000
000100000000000111100000000000011100000011110000000000
000100000111001111100010000000000000000011110001100000
000000100000001101100000000011001010111000010000000000
000001001010000111100000000101101111110000000000000000
000011100000000111100111111011011010100000010000000000
000011000000010111100011110111011100010100000000000100
000000001100100011100000000000000000000000000100000010
000000001101010111100000001101000000000010000011000010
.logic_tile 7 7
000001100101000001000011101011001111110000000000000000
000010000011010000100000001101101010001111110001000000
111000000000010111100010010001101100110100010110000000
000010100000100001100011010000001000110100010000000010
010001000010100000000111100001111110110100010100100000
100010100000000000000010010000111110110100010000000000
010000000110000001100110100000000000000000000101000000
000000000000000000000100000000000000000010000000000000
000000000000001011100011100001101100110100010100000100
000010100000000011110000000000101111110100010000100000
000000000000000000000000000001101011110100010101000000
000000000000100000000000000000011000110100010001100000
010100000000001111100111100001101001110100010100100000
000100000001010011000100000000111111110100010000000000
000000000000000000000111100001111000110100010110000010
000000000000000000000110010000011011110100010000000000
.ramb_tile 8 7
000001101110010111000010001000000000000000
000011110000110000000111001011000000000000
111100000000001000000000001000000000000000
000000001010001011000000001011000000000000
000001000000001000010000000000000000000000
000110100000000011010000001001000000000000
000010101100000000000000000000000000000000
000001000000000000010000001111000000000000
000000001000100000000000000101000000000000
000000000001000000000000001111000000000010
000000000000001111000111010000000001000000
000000100000001011000111010001001111000000
000100000000100000000010001000000001000000
000000000001010000000010000011001000000000
110000000000000011100000000000000001000000
110010100000000000000010011001001100000000
.logic_tile 9 7
000000000000001101000000001101111101111000010000000000
000000001001010011000010100001101111110000000001000000
111000000001011111100000010001101010111000010000000000
000000000100000111100010111111101110110000000000000000
010010001110000101000010001011001011100000010000000001
110001000001010000000111000101011101010100000000000000
000000000000000011100000011111111001110000000001000000
000000000000000101100010111011001011001111110000000000
000000000000011111000000010111111000110100010100000000
000000000000101101000011010000101111110100010010000000
000000000100000011100111000001001100110100010100000000
000000000000000000100011110000011000110100010000000100
000100000000100000000011110111111110110100010100100000
000000001101000011000111110000101001110100010000000000
000010000000000011100111010001001101110100010100000010
000000000001010011100011000000001010110100010000000000
.logic_tile 10 7
000000001100000111000000011001111100110000000000000000
000000000000000011000011010101011010001111110000000000
111110100000000001100111100000000000000000000000000000
000000000010000000100000000000000000000000000000000000
110010100110000011000000000111011000110000000000000000
110001000001000011000000000001011010001111110000000010
000000000001000011000000001101001100111000010000000000
000000001000000000100000001001001010110000000000000010
000000000000001000000000000000000000000000000000000000
000000001100001101010000000000000000000000000000000000
000100100000000000000010101000000000000000000100000000
000000000000000000000000000111000000000010000001000000
000100000000001000000010000000000000000000000100000000
000000000000001101000000001001000000000010000001000100
000000001010000000000000000000000000000000000100000000
000000000000101001000000000001000000000010000010000010
.logic_tile 11 7
000000000110000011100111001001011110110000000000000000
000010100000000000100011001101011001001111110000000000
111000000000000000000010111001011111111000010000000000
000001000100000000000111001001111011110000000000000000
110001000000100101000000001101101101111000010000000000
110110000001010000000010001011011011110000000000000000
000000000000001000000011101101011111110000000000000000
000000000000100011000111010111001010001111110000000000
000001000000001000000110101101101000111000010000000000
000010100000001111000100000011011100110000000000000010
000000000001011011010111011001001011111000010000000000
000000000010101101010011100011101110110000000000000000
001000000000000111100010000001001010110000000000000001
000000000000010000000000000011111001001111110000000010
000000000100001011000111010111011001110100010100000000
000000000010000101000011100000011101110100010000000010
.logic_tile 12 7
000000000000101000000000001101001101100000000100000000
000100000000011011000000000001111011111001010000000000
111010100000000001000110000000000000000000000110000000
000001001010000001000000000000000000000010000000000000
010001000000000000000111110000000000000000000101000000
100010000000000000000111000000000000000010000000000000
010010100101110000000111100000000000000000000100000100
000001000000100000000110000000000000000010000000000000
010000000110000000000011100000000000000000000100000000
000000001100000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001100110000000000000000000000000000000000000000000
000101001010000000000000000001111000110100010100000000
000000000001010000000000000000011000110100010000000000
000000000000000000010000000001101011110100010100000000
000010100000000000000000000000011011110100010000100000
.logic_tile 13 7
000000000000001000000000001101001100100000000100100001
000010100000000001000000000001001101111001010000000000
111000000110010001000000000001101010110100010100000101
000000000000000001000000000000011101110100010000000000
010000000000001001000110000000000000000000000100000100
100000000001010101000000000000000000000010000000000000
010000000000000000000000000001101011110100010100000001
000000000000000000000000000000001110110100010000000000
010000000000000111000111010000000000000000000100000000
000000000001000000100011100000000000000010000000000000
000000000000000000000000001001001110100000000100000010
000000000110000000000000000001001111111001010000100001
000001000001010111000000010000000000000000000100000010
000010100001100000100011100000000000000010000000000000
000000000000001000000000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
.logic_tile 14 7
000001001000001000000000000000000000000000000000000000
000010100000001111000011100000000000000000000000000000
111001000000001011100010000001011001110100010100000000
000010100000011111100111000000011111110100010010000000
111001000000101000000000000101011001110100010100000001
010010000001001111000000000000011111110100010000000000
000000100000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000000000000000000000010000001011001110100010101000000
000000000000000000000000000000001101110100010000000000
000010001111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000010010001001001110100010101000000
000000001110100000000011010000011000110100010000000000
.logic_tile 15 7
000100001100000000000010000000001011111111000000000001
000000000000000000000100000000001000111111000000100000
111000000000010000000000010000000000000000000000000000
010001001000000001000011100000000000000000000000000000
110000000000000000000010000000000000000000000000000000
010000100000000001000000000000000000000000000000000000
110000000000000000000000010011011001000111010000000000
100000000110100000000011000000011011000111010000000010
000000001010000000000000010111001000000111010000000000
000000000000000111000011110000011011000111010001000000
001100000000000000000111101000000000000000000101000000
000000000100000000010000001011000000000010000000000010
000000100000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
110010100101010000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
.logic_tile 16 7
000100000000000000000010000000001000000011110000000000
000100000000100000000000000000010000000011110000000000
111011101110001000010000000000000000000000000000000000
000010100000001011000000000000000000000000000000000000
110000000000010001000000000000001010000011110000000000
010000000000100111100000000000000000000011110000000000
000000000001000000000000000000011000000011110000000000
000001000000000000000000000000000000000011110000000000
001100001110000000000010010000001100000011110000000000
000110100000000000000011010000010000000011110000000010
000001000000010000000000000000001010000011110000000010
000000101110000000000000000000000000000011110000000000
000000000000000000000111010000000000000000000100000010
000000000000000000000011101111000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000001110000000000000001111000000000010000000000000
.logic_tile 17 7
000000000110010000000011111001111101111111000000000000
000000100000001001000011010111111001101001000000000000
111000000010000011100011110001011110000011110000000000
000000000010000000100111010000010000111100000000000000
010100001100101001100111010111011000001011100000000010
010000000001000001000111110000001010001011100000000000
000001000000000001100110000011111010000000010000000000
000010000000000000000000001011001010000000000000000000
000001000001100000010010010101011110111111000000000000
000000100001000000010011110111111011101001000000000000
000000100001001000010111000000001101000000110000000000
000000001000000001000000000000011110000000110000000000
000000000110001011100000001000000000000000000110000000
000000000001001011000000001101000000000010000000000000
110010100000001101100010000000000000000000000100000000
000000000000000111000010101001000000000010000000000001
.logic_tile 18 7
000000000000001001000000000001011101001011100000000100
000000000010001111100000000000011110001011100000000000
111000000000000111100000000011011110000011110000000000
000001000000000000000000000000010000111100000000000000
010000000000000001100111100001001010001011100000000100
110000000001010001000111100000001010001011100000000000
000110000000000000000000000011001110001011100000000010
000000000000100000000000000000101111001011100000000000
000000001110001000000000000000000000000000000100000000
000001000000001011000010010001000000000010000000100000
000000000010000000000110100000000000000000000100000000
000000000000000000000111111101000000000010001000100000
000000001010000101100000011000000000000000000101000100
000001000000000000100010101011000000000010000000000000
110001000000010101100010001000000000000000000100000000
000000100100100000000100000001000000000010000010000000
.logic_tile 19 7
000001001110001111100111010011001100000011110000000000
000010000000000001000011000000100000111100000000000000
111010100000000101000000000011111000000011110000000000
000001000000001111100000000000100000111100000000000000
010100001110001000000011000011101000000011110000000000
110100000000001011000100000000110000111100000000000000
000000000000011000000000000011001001001011100000000000
000000001110000001000011100000111010001011100000000000
000000000000000101100011010001101010000011110000000000
000000000000000001100011010000000000111100000000000000
000000000000000000000111010111101100000011110000000000
000000001100000000000011110000000000111100000000000000
000000000110000000010000010111011010001011100000000000
000010100000000000000011010000111000001011100000000001
000000000001010001000000000000000000000000000101000000
000000000000100000010000000001000000000010000000000000
.logic_tile 20 7
000000000000000001000011100001111100000011110000000000
000000000000000000000000000000110000111100000000000000
111001000100010000000011000011011000001011100000000100
000010000001000000000010010000011011001011100000000000
000000000010101101100010110001001100000011110000000000
000010100001000001000110000000100000111100000000000000
000000000110001000000010000011011100001011100000000000
000000001110000111000110100000001010001011100010000000
000000000000000011100010110001001110001011100000000000
000000000001011001000011000000001010001011100000000010
000000100000000000000111000011011011001011100100000001
000001000000001001000000000000111010001011100010000010
000001000000001000000000010111001101001011100100000001
000010000000100011000011000000111110001011100001000000
110000000000000001100000000011001011001011100110000100
000100000000010000100000000000111011001011100000000000
.logic_tile 21 7
000000000001010001100011111001001010000000010000000000
000000000010110000000011010101011011000000000000100000
111000100000000011100010100111101001111111000000000000
000001000001000000100100000011011001000000000000000000
110001000110000001000110010000011010000000110000000000
010010000001010000000010000000001100000000110000000000
000000000001011001100011100000011110110011000000000000
000000000000100011000000000000011001110011000000000000
000000001010001011100000010000011110000011110000000010
000010100000001111100011010000010000000011110000000010
000000000101010000000000001101011010111111000000000000
000000000010000000000010000111011110101001000000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000000001011000000000010000010000001
110000100001010011100110111000000000000000000100000010
000000000000000111100010100001000000000010000000000000
.logic_tile 22 7
000000000000000111100000010000001010000011110000000000
000000000000000000000011100000000000000011110000100000
111100000001000001100000000000001110000011110000100000
000001000000100000000000000000010000000011110000000000
010000000000001000000000000000011100000011110000000100
010000000000000111000000000000010000000011110000100000
000000100000010000000000000000001110000011110000000000
000000000000100000000000000000000000000011110001000000
000000001110000000000000000000011000000011110000000010
000000001100000000000000000000000000000011110000000000
000000000001001000000010100000000000000000000110000001
000000000001001111000100000111000000000010000000000000
000001000000000111000011101000000000000000000100000001
000000000000001001000100000011000000000010000000100000
111000000000010000000000000000000000000000000100000000
000000100000110000000000000001000000000010000000000010
.logic_tile 23 7
000000000110000000000000000000001010000011110000000010
000010000000001001000000000000010000000011110000000000
111000000000000000000110010000001100000011110000000001
000000000000000111000010000000000000000011110000000000
000000001100000000000000010000001100000011110000000001
000000000001010000000011110000000000000011110000000000
000000000000001001100010100000011000000011110000000000
000100001011110001010010110000000000000011110000100000
000000000000001111100010000111111011000111010000000000
000000000001011111100100000000011001000111010000000000
001000001000001111000000000011111011000111010000000000
000000100000001011000000000000011001000111010000000000
001011100000000000000111100011011010001011100100100000
000011100110000000000100000000101111001011100000100000
110000000000011000000000000001011011001011100100000100
000000000000101011000000000000001100001011100001100000
.logic_tile 24 7
000000100100000111100000000000000000000000000000000000
000001001100000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000000000000001010000011110001000000
010010001100000001010000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000010101010010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000010000000000000000010000000000000000000000101000000
000001000000000000000000001111000000000010000000000000
000000000001010000000000000000000000000000000110000000
000100000000100000000000000001000000000010000000000000
.ramb_tile 25 7
000000000110000011100000011000000000000000
000001010000000000000011011011000000000000
111000100001001000000000000000000000000000
000010101100101011000000000011000000000000
000000001110000000000000000000000000000000
000010100000000000000011101001000000000000
000010000001000001000011100000000000000000
000000001010000000000000001101000000000000
000000000000100111100111001011100000100000
000000000000010000000100000001000000000000
000010100000000011100111000000000001000000
000000000001000000100110011011001101000000
000000000000000111000000001000000000000000
000000001111010000000010011101001110000000
010000000001000000000000000000000000000000
110100000000010000000000000001001111000000
.logic_tile 26 7
001000001100000000000000010000011000000011110000000000
000000000000000000000011000000000000000011110000000010
111000100001000001100000011001101111000010000000000000
000001000000100000000010000101111000000000000000000000
010000000000010000000010100000001010000011110000000000
110000000011010111000100000000000000000011110010000010
001001000000001000000000000000000000000000000100000000
000011100100000001010000001011000000000010000000000010
000000000001000000000011101000000000000000000100000000
000100100000100000010100000011000000000010000000000000
000000000000001001000000001000000000000000000100000000
000000001000000111110000000011000000000010000000000000
000100000000000000000110000000000000000000000100000000
000000000000000000000010011001000000000010000000000000
000000001100010000000000000000000000000000000100000000
000000000000100000000000001111000000000010000000000000
.logic_tile 27 7
000000000100001000000010101001011101000010000000000000
000000100000000001000110110101101011000000000000000000
111000100001010101000110100000011000000011110000100100
000001000010001101100010110000010000000011110000000010
110000000000000101100000000000001000000011110000000000
110000000000000000000000000000010000000011110000100010
000000100000000101000010111001001010100000000001000000
000001001110100000100110001101001111000000000000000000
000000000000000111000000000000011000000011110000000010
000000000000000000000000000000000000000011110000000010
000010100110000101100110001111111001000010000010000000
000001101110000000100000001001101111000000000000000000
001100000000100000000010101111111100000010000000000000
000100000001010000000111111001011001000000000000000000
000000100000100000000110110000000000000000000100000000
000000000000011001000010100011000000000010000000000000
.logic_tile 28 7
000000000000000000000111100000000000000000000000000000
000000001100000000000011110000000000000000000000000000
111000000000001000000000010000000000000000000000000000
000000001011010011000010000000000000000000000000000000
010000000110000000000010000000001000000011110000000100
010010000010001001000000000000010000000011110000000001
000000000000000000000111000000011000000011110000100000
000000000001000000010100000000010000000011110000000000
000000000000000111000000001101001111000010000000000000
000000001100000000100000001101001000000000000000000010
000000000000000000010000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000100000000
000000000000010001000000001101000000000010000000000000
000001000001000000000000000000000000000000000100000000
000010100000100000000000000011000000000010000000000000
.logic_tile 29 7
000010100000001001100011101001111111000001000000000000
000000000000000001000011101111101101000000000000000000
111000000000001000000110010101101001000001000000000000
000001100000000101000010000011111101000000000000000000
110000000000010111100000010000011010110000000000000000
110010000000100000100010000000001000110000000000000000
000000000001001001100011000001101100100000000000000100
000000000010100001000011100001011011000000000000000000
000101100000010111100111101101101101100000000000000000
000111000010000000000110000101111001000000000000000000
000000000000000001000111100000000000000000000100000001
000000000110000000000010001001000000000010000001000000
000000000100000000000111000000000000000000000100000010
000000001110000000000100000101000000000010000000000000
000000000001000000010010101000000000000000000100000001
000000000000000001000100000011000000000010000000000000
.logic_tile 30 7
000000001000010001100111011001111100100000000000000001
000100001110000111000010000001101001000000000000000000
000000000000101011100110001001101100100000000000000000
000000000000000001000011110001101001000000000000000000
000010100110010000000011100000011101000011000000000000
000000001101000000000000000000011100000011000000000000
000000100000001000000111111111001000100000000000000000
000000001100001011000111101101111000000000000000000100
000011000000000000000110000111101110110011000000000000
000011100000000111000100000001101011000000000000000000
000100000000000101100010100000011110000011110001100000
000000000000001101100100000000000000000011110000000000
000000000001001111100110010000011010000011110000100000
000000001000100111000111100000000000000011110000000000
000000000111010011110000010101101110110011000000000000
000000000010100000100010011111101101000000000000000000
.logic_tile 31 7
000010000000000000000000000101100000000000001000000000
000000000100000000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000101000000000000001101000000000000000000
000000100000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000010001110000000000000010000000000000000001000000000
000100000000000000000010100000001111000000000000000000
000010000000100000000000000000000001000000001000000000
000000001011010000000000000000001101000000000000000000
000100000000000101000010100000000000000000001000000000
000000100001001101100110110000001110000000000000000000
000000000010010000000000000000000001000000001000000000
000000000110101101000010110000001100000000000000000000
001001000010000000000000000000000001000000001000000000
000000100000000000000000000000001100000000000000000000
.logic_tile 32 7
000000000000000111000000000111100001000000001000000000
000100000000000000000000000000101111000000000000001000
000000101000000101000011100011000000000000001000000000
000001001010000000000000000000001101000000000000000000
000000100000000101100010100011100000000000001000000000
000000000000000000100000000000101011000000000000000000
000100000000100000000000000111000001000000001000000000
000001000001010000000011010000001000000000000000000000
000010000110000000000110010001000001000000001000000000
000000000000001011000111010000001101000000000000000000
000000000000100001110011010111100001000000001000000000
000010001011010000100010010000001011000000000000000000
000100000100000011000000000001100000000000001000000000
000000000000000000100000000000101101000000000000000000
000001001110000011000110000101000001000000001000000000
000000100000000000100111010000001100000000000000000000
.io_tile 33 7
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
111000100000001001100110010000000001000000001000000000
000001000000000001000010000000001111000000000000000000
010001000000000000000000000000001000001100111100000000
000010000110000000000000000000001001110011000000000010
000001000001000000000000000000001000001100111101000000
000000101010000000000011010000001001110011000000000000
000011010010000000000000000000001001001100111100000000
000011010000000000000000000000001000110011000000100000
001000010000000000000000000000001001001100111100000000
000000001110000000010000000000001000110011000000000010
000100000000000000000000000000001001001100111110000000
000000010000000000000000000000001001110011000000000000
110000000001000000000000000000001001001100111100000000
000000010000100000000010000000001001110011000000000100
.logic_tile 2 8
000000001000001001000010000011100000000000001000000000
000000100000000011100100000000001111000000000000001000
000001000000011111110000010111100000000000001000000000
000010100000101111100011110000001111000000000000000000
000100001110000000000000000011000001000000001000000000
000010100000010000000011100000001000000000000000000000
000000000110010001000000000001000000000000001000000000
000010001001000000000000000000001000000000000000000000
000001000000100111010000000101000001000000001000000000
000010010000010000010000000000101001000000000000000000
000100010100000111000000000101100000000000001000000000
000000000000000111000000000000001001000000000000000000
000000000100000011010011110001100001000000001000000000
000001000000001001100111100000001100000000000000000000
001000000000010101100000000111000000000000001000000000
000000010000000000100000000000001110000000000000000000
.logic_tile 3 8
000000000000001000000000010001101001001100111000000000
000000001010000111000011010000001010110011000010010000
000000000100010011100000000011101000001100111001000000
000010100000110000100000000000001100110011000000000000
000100001100100000000110010111001000001100111001000000
000000000000010000000111110000101101110011000000000000
000000100001000111100000000011101001001100111010000000
000011001000101001000000000000101100110011000000000000
000101000000000101110011100111101000001100111000000000
000010011000000000000011000000001011110011000001000000
000101110001001111000000000001001000001100111000000000
000000000000001011000011000000101101110011000010000000
000100000000100000000000000101101000001100111001000000
000000010001000000000011010000001000110011000000000000
000010100001000000000010000111101000001100111000100000
000001010000101001000100000000101011110011000000000000
.logic_tile 4 8
000000001010000000000010010011001111100000010000000100
000000000000000000000011100111011011010100000000000000
111000000110000001000000010000001100000011110000000100
000000000000000001000010000000010000000011110000000000
010000000001100000000000000011001100100000010000000000
100000001001110000000000000111011111010100000001000000
010101000000000011100011000001111111110100010101000000
000010101110000000100011000000001111110100010000000000
010101001100000011100110100001101000110100010100000000
000111010001000000100011010000011001110100010000000000
000000010001011111100000000001111001110100010100000001
000010000000100001000000000000011110110100010000000000
000001000000000111100111110001111011110100010100000000
000010001010000000100010100000011010110100010000000000
000000000100100111010000000001111101110100010100000010
000000010001111111010010000000001100110100010000000000
.logic_tile 5 8
000010100000001000000000000001101000001100111000000000
000011100000000011010000000000001110110011000000010000
000000000000000011110000000001001000001100111000000000
010001000000000000100000000000001010110011000000000000
000000000001011000000000010011001000001100111000000000
000010101000101111000011110000101111110011000000000000
000000101000010000000000010111101001001100111000000000
000000001101010000000011010000001111110011000000000000
000100000000001000000111100111001001001100111000000000
000000001100001111000000000000001111110011000000000000
000000000000100000010000000011101000001100111000100000
000000000000000111000011110000101111110011000000000000
000110100001010011100011010101001000001100111000000000
000101010100100001000010110000101100110011000000000000
000001000000000111010011000011101001001100111000000000
000000110000010000100110010000001011110011000000000000
.logic_tile 6 8
000000000000000011000000001011001011100000010000000001
000000000001010000100000000101101110010100000000000000
111000000001000111100010011111011010100000010000000000
000000001001110001000010000001111110010100000000000001
010000001010001101100011001011011010100000010001000000
100000101111010101000000000101101110010100000000000000
010010000000001111100110111111001010100000010000000000
000001001110000101000010100001101000010100000000000010
000100000000000111000111101011011010100000010000000000
000000010000000000000000000101111011010100000010000000
000000010010000001100010000001111101110100010100000000
000000000000000000000111000000011101110100010000000000
010010000000001111000111100001111101110100010100000000
000110100000010111100000000000101111110100010000000000
001000000000000111100010000001111000110100010100100000
000010111100000000000000000000011100110100010000000000
.logic_tile 7 8
000000001110001011100010111111111010100000010000000010
000010000000001111000111010011111001010100000000000000
111010100010001000000111000000001010110000000100000010
000000000000000011000100000000001111110000000000000000
110001000000000101000010100000000000000000000100000010
000000000101000001100100001101000000000010000000000000
000000000000001001000010000101111110101001010100000010
000000001010000111000011011001011010110110100000000000
000100000110000000000000000000011000110000000100000000
000000010000000000000000000000011000110000000000000000
000000111110000000000000000101111001000000010110000000
000000000001001111000000000000001010000000010000000100
000000010000000001000000000001011111000001000100000000
000000001101000000000010000111001011000000000000000000
000000000000000000000110110000000000000000000000000000
000000010000000001000111110000000000000000000000000000
.ramt_tile 8 8
000000010000000000000000000000000000000000
000000010001010000000000000011000000000000
111000010000000111100000000000000000000000
010000010000100000000000001111000000000000
110000001110000000000010001000000000000000
110010100000000000000110010011000000000000
000010100000001111000000001000000000000000
000000000000000011000000001111000000000000
000000000000001000000000001101000000010000
000000000000000011000000001011100000000000
000000000001000000000111011000000001000000
000000000100101001000011110101001000000000
000001000000000011100011110000000000000000
000010100000000000000111000111001011000000
010000000111100000000000011000000001000000
110001010001110001000011100111001101000000
.logic_tile 9 8
000010100000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110001100000
111000000000010000000111100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000000000000000000101011100001011100000000000
010000000000011001000000000000011111001011100000000000
000000001101010000000000000011100001001111000000000100
000000000000100000000000000000001001110000110000000000
000110000001010111100011110000000000000000000000000000
000010110000100000100111110000000000000000000000000000
000000010000000000000011100000000000000000000100100000
000000000000001001000100001011000000000010000000000000
000000000100000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010110000110000000000000000000000000000000000000000
.logic_tile 10 8
000001000000000000000111110011101010110100010000000000
000010100001000000000110100000111010110100010000000000
111010000110000001000000010111011001001011100000000000
010001000000000000000011000000111111001011100000000000
010000000001010001100111010011101110110100010000000100
100000000011110000000010100000111001110100010000000000
000000000000001000000000000011101011110100010000000000
000000001000000001000000000000101110110100010000000100
011000000000100000000000010001101000110100010100000000
000000010001000000000011110000011110110100010000000000
001001010110000001000010000000000000000000000100000000
000000100000101111000010000000000000000010000000100000
001100000001000111000111010001111010110100010100000000
000100000000000000100110100000001101110100010001000000
000000001100001000000000001101011101100000000100000010
000000010000000101000011010001101100111001010000000000
.logic_tile 11 8
000000000000100001000011100011001111001011100000000000
000000101100010000000000000000111111001011100000000000
111000000000000001000000010111011110110100010000000001
000000000000000001000010010000101010110100010000000000
010010101000101000000000010011011110001011100000000000
100001000001010001000010000000101101001011100000000000
010100100000000000000000000111001100110100010000000000
000100000000000000000000000000101011110100010000000000
011001101000101001000111100011001100001011100000000000
000010111010010001100110000000101110001011100001000000
000000010000001000010000000001111100110100010100000010
000000000000001011000011100000011001110100010000000000
000010100000000001000010000001101111110100010100000001
000001000000001001000111100000001100110100010000000000
000010101010001101100011000001111000110100010100000100
000000010000001111000100000000011000110100010000000000
.logic_tile 12 8
000000000000100111100000000000001010110000000000000010
000000000111000000000011100000001110110000000000000000
111000000110000000010111100001111111001011100000000100
000000000110000000000011110000111010001011100000000000
010000000000000000000111000011001101110100010000000000
110000000001001001000100000000101110110100010000000000
000000000000001111100010000000000000000000000000000000
000000001010001011100000000000000000000000000000000000
000000000000000001100011100000001011110000000001000010
000000010000000000000000000000001011110000000000000000
000000011100000000000000000001111011001011100000000000
000000100000000000000000000000101001001011100000000000
001000101100000111000000000000001010110000000010000010
000001000001010000110000000000001001110000000000000000
001000000001010001100010000000000000000000000110000000
000001010100100000000000000001000000000010000000000000
.logic_tile 13 8
000000000000000011000000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
111010100100010000010000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
110100000110000000000000000000000000000000000000000000
110000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000100100000
000000000000100000000000000001000000000010000001100000
000000000001110000000010000000000000000000000000000000
000000010001100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000100011100100000000000000000000000000000000000000000
.logic_tile 14 8
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
010010100001011001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000100010000000000000011010000000000000000000000000000
000100010000000000000000000000000000000000000100000001
000100000010100000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000001101010000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
.logic_tile 15 8
000000001010000000000000011000000000000000000100100000
000000100001011001000010001111000000000010000000000000
111000100000000000000000010000000000000000000000000000
000000000010000000000010000000000000000000000000000000
110100000000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010101100000000000000001000000000000000000110000000
000011100000000000000011101001000000000010000010000000
001010010000000000000000000000000000000000000000000000
000001001010000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010110000000000000000001001000000000010000000000000
110000000000000000000011100000000000000000000000000000
000000010000100000000000000000000000000000000000000000
.logic_tile 16 8
000000000000100001100011100001001011101001000000000001
000000000001001001000011100000111101101001000000000000
111001000000000001000111110011011101001111110000000000
000010000000001001100011110011101101001001010000000000
010001000000100000000000010000011001000000110000000000
010010100000010000000011110000001101000000110000000000
000001000101000000000000001001011000111111010000000010
000010100000000000000000001111011000101001000000000000
000000000110000101000000011000000000000000000100000000
000000001010000000000010000001000000000010000000100000
000001010000000000010011101000000000000000000101000000
000010100000000101000010101001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000100000001010000000000000111000000000010000000100000
000001000000000001000000000000000000000000000000000000
000000011110100000100010000000000000000000000000000000
.logic_tile 17 8
000000000000100000000011110011011111000110100000000000
000010100000010111000011111111101000001111110000000000
111000000000001111100000000001011100111111010000000000
000000000000101001100010111001001010101001000000000100
010000001110001111000011001001101101000110100010000000
010001000000000111000100000111001111001111110000000000
000000000000000000000000000101001010111111010000000100
000000000000000000000010101001101110101001000000000000
000010101100001001000011100001111111101001000000000000
000001000000000111110100000000011001101001000000000000
000000001100001000000000001000000000000000000100000000
000000000000000001000000001101000000000010000000000000
000000000100001000000110100000000000000000000100000000
000000010000100001000100000011000000000010000000000000
110010000000000001100010010000000000000000000000000000
000001010000000001000010000000000000000000000000000000
.logic_tile 18 8
000000000000000001000000000111001011001011100000000000
000000000001000001000011110000001000001011100000000000
111010000000001001100010000000000000000000000000000000
000001001000010001000100000000000000000000000000000000
110000001010101001010000000001011011000111010000000000
010000100001011011000000000000011100000111010000000010
000000000000000000000010110111101001001011100000000000
000000000100000000000110110000111000001011100000000000
001000000010100000000000000011111000000011110000000000
000000000000010000000011110000110000111100000000000000
000010000001001000000011000101101010000011110000000000
000000001110000101000000000000100000111100000000000000
000000000000000000000000000000000000000000000100000100
000000010000000001010000000001000000000010000000000010
110100001000000000000010000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
.logic_tile 19 8
000000000000001000000010100101111100000011110000000000
000000100000000001000000000000100000111100000000000000
111000000000000011100011100111011011000111010000000000
000000000000000000000000000000111111000111010000000000
000000000000100000000000010001101010001011100000000000
000000000000010000000011010000111000001011100000000000
000000000000100000000010010111111111001011100101000100
000010100000010001000111010000101010001011100000000000
001000000001110001100000010011111000001011100100000010
000000000000111001000010100000101100001011100000000000
000000100001000011000010000111101100001011100100000011
000000000000000011000000000000111001001011100000000000
000100000000000101100111010011101101001011100100100000
000000010001010000000010000000101100001011100010000000
110000000000100011100010010111101110001011100110000000
000001011100010000000010000000101111001011100000100000
.logic_tile 20 8
000000000000100011100111000011101111001011100000000001
000000000000011111100100000000111100001011100000000000
111000001100000111000110100001011011000111010000000000
000000000000000000000011000000011001000111010000000000
010000000000000111000011110001001011000111010000000000
110000100000010011000011000000001010000111010000000000
000000001000000101100010100001011000000111010000000000
000000000010000000000100000000011101000111010000000000
000001100000000000000111000011101000000011110000000000
000010000000000000000100000000010000111100000000000000
000000100000101111000010000111101011001011100000000000
000001001100010001100000000000001111001011100010000000
000100000000000000000000010101011000000011110000000000
000110110001000000000011110000100000111100000000000000
110010000000010001010000011000000000000000000100000101
000001010010100111010010000111000000000010000001000000
.logic_tile 21 8
000000000000000000000111100111111001000110100000000000
000100000000000001000111110000001101000110100000000000
111010100001010001100010011001101101010000100010000000
000000000000100000100111111011111100000010100000000000
010000000000100000000000001101101110010000100000000001
010001000000010000000000001111101100000010100000000000
000000100000001111100011110101111011000111010000000000
000010001000000001000111110000011111000111010000000000
000000000000001111100111111001101100100000000000000000
000000001111010001000011000011101110000000000000000000
000000000000001001100011001111101110000110100000000000
000001000001010011000010000101011101000000000000000000
000000000000000111000110100000000000000000000110000000
000000010000001001000100000001000000000010000000000100
110010000001000001000011010000000000000000000100000000
000000011010100001100010011001000000000010000000000100
.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111111000001000000000011001000000000000000000110000000
000011100010000000000000001001000000000010000000000000
010011000000001000000000001000000000000000000101000000
010001100000001111000000000101000000000010000000000000
000000100000000001000000000000000000000000000000000000
000001001110000000100000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000100100000
000000000110000000010011110101000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000010010010000000000001011000000000010000000100000
000000001010100000000000000000000000000000000000000000
000100011000010000000000000000000000000000000000000000
.logic_tile 23 8
000000001010000001000011100001001101100000000001000000
000000100000000111100011100001011010000000000000000000
111100100000000001100000001111111001010000100000000001
000000000000000011000011111111101000000010100000000000
010000001000000111000000010111111010000110100000000100
010000000000000000000011010000001010000110100000000000
000000000000001001000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000001000000000011001111001001000110100010000000
000000000000100000000000001101111001001111110000000000
000000000101000000000000000011101110000110100000000000
000000000000001001000010000000101001000110100000000000
000000100110000001000000001000000000000000000100000000
000000010000000000100011000011000000000010000000000000
001001001100010000000111110000000000000000000100000001
000000110000100001000011001101000000000010000000000000
.logic_tile 24 8
000000100000011000000000000101011110010000100000000000
000001000000101111000000000111101000000010100000100000
111000001111011000000011100001111001110110100010000001
000000100000101011000010000000101001110110100000000000
010000000000000011100011110000000000000000000100000000
110000000001001001100111000011000000000010000001000000
000000100111000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000100
000000000000001111100000010000000000000000000100000010
000000000000001111000011000101000000000010000000000000
110000010000000111100000000000000000000000000100000000
100000000000000000100000000011000000000010000000000010
000111100000100001000000000000000000000000000100100000
000011010001010000000000001011000000000010000000000000
000000000000010000000000001000000000000000000110000000
000000011100101111000000000011000000000010000000000000
.ramt_tile 25 8
000000011010001111000000000000000000000000
000001010000001011100010011101000000000000
111000010000000011100010001000000000000000
000000010100010000000100001101000000000000
110000001010000000000010000000000000000000
110000001000000000010111100011000000000000
000000100000000000000000011000000000000000
000100100000000000000011010001000000000000
000000000000000011010000000001000000000000
000001000000000111000000000001000000001000
001010100000000000000000000000000000000000
000001000000000001000000001101001110000000
000000000000000011100111000000000000000000
000010100000001111100000001001001110000000
110000101000000000000000000000000001000000
010001011010000000000000000011001001000000
.logic_tile 26 8
000000000000000001000011100011111001100000000000000001
000100000000000000000111100000011010100000000000000000
111000000011000001000011101011011100100000000000000000
000000100000010000100000001011001101000000000000000000
010001000001010001100000011111111011000110100000000100
010010100001110000000011111101111111000000000000000000
000000000100100011100011000000011100110000000000000010
000000001011010000100011100000011001110000000000000000
000010000000001101000111100111101101000110100000000000
000011000000001011010000000101101111000000000001000000
000110010001111111000110000000011110110000000000100000
000101001000111011100010010000011000110000000000000000
000101000000000000000000000000011001110000000000000010
000010010001010000000000000000001010110000000000000000
110000000000000000000111100000000000000000000100000000
000000010000000000000111101101000000000010000010100000
.logic_tile 27 8
000000000000000001000000010000011010110000000000000000
000000001110000001000011010000011110110000000001000000
111000000000110000000000000001101000110110100001000000
000000001100000001000000000000011110110110100001000010
110000000000000000000000001000000000000000000100000000
110010000000000000010000001011000000000010000000000010
110010000000000011100000000000000000000000000100000000
100100001010000000100010011111000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000101000000000010000000000000
000001010001000000010010001000000000000000000100000000
000000000110100000010111001011000000000010000000000000
000000001010000011010010010000000000000000000100000000
000010111100000001000111010001000000000010000000000000
000010100000100000010000000000000000000000000100000000
000001011000010000000000000001000000000010000000000010
.logic_tile 28 8
000001100000000000000000000000001100000011110000000010
000011001000000000000000000000000000000011110000000000
111000001100000011100000000000011010000011110000000000
000010000000000000100000000000000000000011110001000010
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010111100000000000000000000000000000000000
000010101110000000100000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000010000000001110000011110010000000
000000010000001011000000000000000000000011110000000000
000000001100010000000000001000000000000000000100000000
000000010000000000000000000001000000000010000000000010
.logic_tile 29 8
000010000001010011100000010000000000000000000100000000
000000001100100000000011000011000000000010000000000010
111001000000000000000000000000000000000000000100000000
000010100000000000000000001011000000000010000010000000
010000000000000000000000000000000000000000000100000000
010000001011110000000000001111000000000010000000000001
000000000000000111100011101000000000000000000110000000
000000000000000000000110011111000000000010000000000000
000010000110001000000111001000000000000000000100000000
000000000000001111000100001101000000000010000000000000
000010111000000000000000000000000000000000000100000000
000001100000000000000000000001000000000010000000000000
000000000000000000000011101000000000000000000100000000
000000010010000000000000000101000000000010000000000000
000010000000000000010000001000000000000000000100000000
000000010000000000000010011101000000000010000010000000
.logic_tile 30 8
000011000011110101100011110000011000000011110001000000
000011100001010000000010100000010000000011110001000000
000110000000000101100111110001011010110011000000000100
000001000000000000000010101001111100000000000000000000
000010100000010000000110100000011010000011110010000000
000001001110000000000000000000000000000011110000000001
000000000000001101100111011101011010000010000000000000
000000000000000101000010101101101000000000000000000000
000000000000000111100111100000001100000011110000100000
000000000000000000000000000000010000000011110000000001
000000000000000000000000000000011000000011110000100000
000000000000000000000000000000010000000011110000000001
000000000000010000000000000000011000000011110001100000
000000001110110000000000000000000000000011110000000000
000000000000000000000000000000001000000011110011000000
000000001010000000000000000000010000000011110000000000
.logic_tile 31 8
000001000000010111000000000000000000000000001000000000
000010000000000000000010010000001001000000000000010000
000010101100000111000111110000000000000000001000000000
000000000000000000000011110000001000000000000000000000
000010100000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000010000000000000000000000000000001000000001000000000
000010100000001011000000000000001001000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000010000000000000000000000001001000000000000000000
.logic_tile 32 8
000000000000000000000000000011000001000000001000000000
000100000000000011000000000000101111000000000000010000
000000000110000000000000000111100000000000001000000000
000000000000001011000000000000001011000000000000000000
000010000000000011100000000000000000000000001000000000
000001000110000000000011000000001010000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000000011000011010000001110000000000000000000
000010000000010000000011000000000000000000001000000000
000001000000100000000000000000001000000000000000000000
000000001100000000000000000000000001000000001000000000
000000001110000000000000000000001010000000000000000000
000010101010000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000001000110001011000011000000000001000000001000000000
000100111010001111000100000000001011000000000000000000
.io_tile 33 8
000000000000111000
000000000000000000
000000000001001000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000110000000001001100110010000001000001100111100000010
000100000100000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111101000000
000001000000000001000010000000001000110011000000000000
010010000001000000000000000000001000001100111100100000
000000000000100000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000001000000
000001110000100000000000000000001001001100111100000000
000010100001010000000000000000001000110011000001000000
001001000000000000000000000000001001001100111110000000
000000001010000000000000000000001000110011000000000000
000000000100000000000000000000001001001100111100000010
000010011000000000000000000000001001110011000000000000
110000000000010000000000000000001001001100111100100000
000000010000100000000000000000001001110011000000000000
.logic_tile 2 9
000000000000001011100000000101000000000000001000000000
000000000000000011000000000000001111000000000000010000
000010100110000011000000000101000001000000001000000000
000000000110000000100000000000001000000000000000000000
000011000000000001000000010111100000000000001000000000
000010101110000001100011000000001110000000000000000000
000000000000000111100000000011100001000000001000000000
000000000000101001100010010000101010000000000000000000
000000010000000000000111000101000000000000001000000000
000000010000000000000010010000101000000000000000000000
000010110001000000010000000111100001000000001000000000
000001001000000000000010010000001011000000000000000000
001000000000000001000011100001000001000000001000000000
000110010100000000000000000000001010000000000000000000
000000100111010001000000000011000000000000001000000000
000001010000100001100000000000101101000000000000000000
.logic_tile 3 9
001100000000010000000000000101101001001100111000000000
000000000001110001000000000000001110110011000010010000
000001000001010000000011000101001000001100111001000000
000000001100000000000000000000101011110011000000000000
000010100000000011000011110111001000001100111000000001
000000000000000111100011110000101111110011000000000000
000000000000001001000000000111001000001100111010000000
000000000000001111100000000000001010110011000000000000
000100000000000011100011100011101000001100111000000000
000000000000000000110000000000001010110011000000000010
000000000000000001000000000001001000001100111000000000
000000000000000111000000000000001101110011000010000000
000100000000000111100011110011001001001100111000000000
000000000000000000000111100000001010110011000001000000
000010000000000111000000000011101001001100111001000000
000001011010000000100000000000001001110011000000000000
.logic_tile 4 9
000100101000000011100011100101111101100000010000000000
000000100000000000100000000111011001010100000001000000
111010000000010001000011101001111100100000010000000000
000110000010000111000011101001001000010100000000000001
010100000000001000000000010000001010000011110010000000
100100100110001011000011010000000000000011110000000000
000001000000010001010111000101101111110110100000000000
000010100000100111100100001101111111110000110000000100
010000000000001111000000000000001000000011110010100100
000000011010001101100000000000010000000011110000000000
000010110100001000000010000000001100000011110000100010
000100000000000101000100000000000000000011110000000000
001000000001000001000111000000011000000011110000000001
000000100000000000100000000000000000000011110010000000
010000000001010000000000000000000000000000000100000000
110000010000000000000010000011000000000010000010000001
.logic_tile 5 9
001110100010000001000000000001001000001100111000000000
000001000000000000100000000000001101110011000001010000
000010100010010111100111100111101001001100111000000000
000001000010000000100000000000001110110011000000000000
001100000010001001000110110101001000001100111000000000
000100000001011011100111100000101111110011000000000001
000001000000100111000011000101101000001100111000000000
000010100001000000110100000000001110110011000000000000
000100100100010000000000010001101000001100111000000000
000011100000000000000011010000001011110011000000000000
000000000000000111000000000101001000001100111000000000
000000010000000000000000000000001010110011000000000000
000000001000101001000010000001101001001100111000100000
000000000001001101000100000000101011110011000000000000
000000000000001011000000000111001001001100111010000000
000000010000001101000000000000001100110011000000000000
.logic_tile 6 9
000000000000000011000111001111101101100000010000000000
000000001000001001100111100001111010010100000000000001
111110101100000101100011001011111111100000010000000010
000001000000000111000100000101101100010100000000000000
010000000000000101100110101111111000100000010010000000
010000000000000000000000000001111110010100000000000000
000000000000000011000000001011101010100000010001000000
000001000000100111000011110101101000010100000000000000
000100000000000000000111101111111001100000010001000000
000000010001000000000100000001101111010100000000000000
000010011011010111100000001011101010100000010000000000
000000000100000000000010100101111001010100000001000000
000110001110010111100000000000000000000000000100000000
000000000000100000000000000001000000000010000000000010
000000000010000111100111101000000000000000000110000000
000000010000000000100110101101000000000010000000100000
.logic_tile 7 9
000000000010000101000000001101111001110110100000000100
000000000000000000000011100111111000110000110000000000
111010100000000001000010000011101111000010000000100000
000000001010000111100110100000101100000010000000000000
010100000001111001100000001001011011000010000000000000
010110100000111111000000001101001001000000000000000001
000000000000000000000110011011111111100000000000000000
000000001100000101000011100011011000000000000000000000
000000000000100111100000001011101110000000010110000000
000000000001000111100000000011001110000000000000000000
000010000000001011100000000011011100100000000110000000
000000000110001101100010010111001100000000000000000000
000010110000000111100000000000000000000000000000000000
000001010000000001100000000000000000000000000000000000
110000000000000111000010000000001010110000000100000000
000000010000000000110000000000001010110000000000000000
.ramb_tile 8 9
000000001000000000000111001000000000000000
000000110000100000000000001001000000000000
111000000000101111100000011000000000000000
000000000011001011100011010001000000000000
000010100000000001000000000000000000000000
000000000010000000110011100101000000000000
000000001110000011100000001000000000000000
000001000000000000000000000111000000000000
000000000010000001000000000001000000000000
000100000000000000000000001111100000000010
000000000001110000000110101000000001000000
000000000000110000000110001011001111000000
000110000000000000010010001000000001000000
000010000000000000000100000001001101000000
010000100000000000000000000000000000000000
110000010000000001000010000011001011000000
.logic_tile 9 9
000001001100100111000111000001001101100000010000000000
000010000001000000000010010111001110010100000000100000
111010000000001101000000000101000001001100110000000000
000000000000101111100000000000001111110011000000000000
110000000110000001000000001000000000000000000100000000
110000000000000000100000001101000000000010000001000000
000000000001000000000010001000000000000000000100000000
000000000110000000000010111101000000000010000000000100
000000000000000001100000000000000000000000000100100000
000000001100000000000000001001000000000010000000000000
000010000000000000000000001000000000000000000100000000
000001000000000000000000000001000000000010000000000010
000000011110000111000010001000000000000000000100000000
000010110001000000000000000001000000000010000000100000
000000100000010101110000000000000000000000000100000000
000000011000000000110010001001000000000010000000000010
.logic_tile 10 9
000000000110001001100011011111011100110110100000000000
000000000000000001000011111011011110110000110000000000
000000000000001001000111111001111011101000010000000000
000000000100001111100111110101101001010110000000000000
000100000000000001100111100111111001101000010000000000
000000000000000011100010100001101000010110000000000000
000000000001000001000111110011011010101000010000000100
000000000111101111100111111011001001010110000000000000
000000000000000101000011110001011110000001000000000000
000000000000001111100110000000001011000001000000100000
000011010001010111100111011101111110110110100000000000
000011001110101001000011001101111100110000110010000000
000100010000101101000000000101011101000000000000000010
000000010000011111100000001011001100000010000000000000
000000000000101000000111010001001010110100010000000010
000000010001001111000011000000101011110100010000100000
.logic_tile 11 9
000000000000000011100011111111011010101000010000000000
000000000110000001010011101011001000111101110000000000
111100000000000011000011110011101010110100010000000100
000000000000001111100011000000111110110100010000000010
010001000110001111000010100001001011000001000000000000
010000100000000001000000000000001011000001000000000100
001000001100000111110011100011111011110100010001000000
000001000000000101000010000000101011110100010000000000
000000000010001111000000000001111000110100010000000010
000100000000000001100000000000101100110100010000000000
001000100000010000000111000111101101000001000000000100
000001000000000000000111110000001001000001000000000000
000000010000001000000000001001011111111100000101000010
000000000000001001000000001111101000110000110000000000
000000000000000111000111001101011000111100000100000010
000010111100001111110100001011011100110000110000100100
.logic_tile 12 9
000000001110100000000111100111001000110100010000000001
000000001101000000000010100000111001110100010000000001
000000100000001001000110011011111101001001000001000000
000000001100000001100011100101011001000010100000000000
000001000000001001000111100111011101110100010000000001
000010000000000011000100000000101000110100010000000000
000010000000001011100000011011101010001001000001000000
000000000001001101100011010101011100000010100000000000
000000001001000111100110000111111110110100010010000000
000000000000100000000100000000101110110100010000000000
000000000000010101100111010001101111010110100000000000
000000000000000001000110100101111011101001000000100000
000100000000000101100111010011111001001011100000000000
000000000000000000100111110000101010001011100000000100
000010000000101000000000010101001000110100010000100000
000000010101000011000011000000011101110100010000000000
.logic_tile 13 9
000000001100000011100111100111111000001011100000000000
000000000000000000000110010000111001001011100000000000
000000000000001001100011110101001111110100010000000000
000001000000000001000011000000001010110100010000000100
000000000001011011100011000011011101110100010000000000
000010000000100001000000000000101000110100010010000000
000010000000010000000000010111101101110100010010000000
000001000001001111000010100000101011110100010000000000
000000001111111000000011100111101001001011100000000000
000000000001100001000100000000111001001011100000000000
000000001000000101100000000111111000110100010000000000
000010000100000000000000000000101010110100010000000000
000000000000000101100110000001011010110100010000000000
000000001000000000000000000000001111110100010001000000
000010100000000000000011100101001011110100010000000000
000001010010100000000110000000011000110100010000100000
.logic_tile 14 9
001000000000000011100110010001101110001011100000000000
000000000000000000100010110000011100001011100000000000
111000000000001111000000000011111010110100010000000100
000000000110010111000000000000111100110100010000000000
010000000000001000000111110111101100110100010001000010
110000001110000001000011110000101001110100010000000000
000000000100100111000111001001101110111101010000000000
000000000001010000000100001111001010111001110000000000
000001000000000101100000010001001010100001010000000000
000010101001000111000010110000111101100001010000000010
000010100000001111000000010101111101001011100001000000
000001000000000011100011100000001100001011100000000000
000100000000000011000000001000000000000000000100000000
000100010000010000000011100111000000000010000001000000
001000000000000001000000010000000000000000000100000000
000000010000000000000011100001000000000010000000000100
.logic_tile 15 9
000000000000000000010011100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
111011000110010000000000000111111100001011100000000000
000011001010000000000010100000011111001011100000000000
111001000000000000000000000000000000000000000000000000
010010100011010000000010100000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000001001110000000000000000000000000000000000000000000
000010100001010000000011100000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010010000000000000011100000000000000000000000000000
000000010000000000000000011000000000000000000100000000
000000010000000000000011111001000000000010000000000000
110000110100000001010000000000000000000000000100000000
000101010000000000100000001101000000000010000000000000
.logic_tile 16 9
000000000000000111100110110000001011000000110001000000
000010000000000000100010000000001100000000110000000000
111010100000001000000110101101111000000110100000000000
000001000000000011000010011101001100001111110000100000
110001000000001000000000010000001010000000110000000000
010000100001010011000011000000011111000000110000000000
000100000000100111000011110101111010101001000000000010
000100001101010000100010100000011000101001000000000000
000101100000000101100010010000001001000000110000000000
000110001010010111100111000000011101000000110000000000
000001010001000111000000011111011001000110100000000100
000010100010100111100010101001011110001111110000000000
000000000010000101100111100011011100010110100000000000
000000010000000000000100001001101100101001000000000010
001010000000001000000000001000000000000000000100000010
000010110000000101000011111111000000000010000000000000
.logic_tile 17 9
000000000000001001000000010001111101000111010000000000
000000000000001111100011110000101010000111010000000000
111010100000001000000111100111001000100000000000000000
000001000011000101000100000000011111100000000000000000
001110100000000000000000000011111110000000010010000010
000101000000000000000011111001111101000000000001100000
000000100000000001100111100001111100001111110000000000
000001000010000011000000000011001000001001010000000000
000000000010001001100110110101011010100000000000000000
000000001000000001000111010000101101100000000000000000
000011110000001111000011100101101100001011100110000000
000000000110000001100111110000101110001011100000000010
000000001010000111100000011111111110101001010110000000
000000010000001011000011011011101000111111100000000000
110000000000011011100000010101111110001011100100000000
000000110111111111000010000000101101001011100000100010
.logic_tile 18 9
000000000000000000000010100111111011000111010000000000
000000000000000101000010010000001011000111010000000001
111001000001000000000111000011011111001011100100000101
000010100110100000000000000000101001001011100010000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000001100110000011011100001011100110000100
000010000011001111000000000000101111001011100000000010
000001000000001000000111100011011100001011100100000000
000000000000001101000011110000111100001011100000100010
000000010000001000000110100101101011010000000101000010
000000000010100101000100001011001110111111100000000000
000000000000000000000000000011001110001011100101000010
000010110001010111000011010000101000001011100000000000
110000100000000101100000000011001000001011100100000010
000011011100000001000000000000111001001011100000100010
.logic_tile 19 9
000000000000000111100110010101111101000111010000000000
000000000000000001000011010000011110000111010000100000
111001000000001011100111110001001010001011100000000000
000010100000000111100011010000101001001011100010000000
010100000000000011100111100001001010100000000000000000
110000000000001011000100000000001101100000000001000001
000010000000011001000111000101101100000011110000000000
000001001110101011000000000000000000111100000000000000
000001000001010000000000010101111111000111010000000000
000010100000100011000011000000011011000111010000000000
000000010000000000000110000001111001000111010000000000
000000001100000000000000000000101001000111010000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000001010101100000011000000000000000000100000000
000000110001110000100010000001000000000010000000000000
.logic_tile 20 9
000000000000000111000111101001011010001111110000000100
000000000000100000000010110011101001001001010000000000
111000100000001000000011100000000000000000000000000000
000001000011000111000011110000000000000000000000000000
111100000110000000000000001011101010010100100000000010
110100000000001011000000000001001100111110110000000000
000000001011001001100000000001111011000111010000000000
000000000000100111000000000000101110000111010000000010
000010100110001000000000000101111001010110000000000000
000011100000000111010000000000011101010110000000000000
000010100000001011000010000000000000000000000100000000
000001000000000001000111100001000000000010000000000000
000010100000000000000111101000000000000000000110000000
000001110000000000000000001111000000000010000000000000
000010000000101000000111001000000000000000000100000000
000101011101010011010100001011000000000010000000000000
.logic_tile 21 9
000110000000001000000000010101111110000110100000000010
000110100010001111000011110000011110000110100000000000
111000100001000000000000000001111001100000000001000000
000000000001111011000011110000101110100000000001000110
010000001010000000000111100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000100001000000000000000000000000000000000000000
000000100000001111000010010000000000000000000000000000
000000000000100000000110101111011011100000000000000010
000000000001000000000000001111111100000000000000000000
000000010000001001000000010101011100000111010000000000
000000101110010011100010000000111101000111010000000000
000000000000100001110000000000000000000000000100000000
000000010001010000000010000001000000000010000000000000
001011000001011000000010001000000000000000000101000000
000001011000100011000011110011000000000010000000000000
.logic_tile 22 9
000000000000000000000000000101011001000000010000000010
000000000000000000000000000000011001000000010001000000
111010000101000111100111000000011011110000000000000100
000011100000000000000110000000011100110000000000000000
000000000000000001000000000101011001000000010000000010
000000000000001111000010000000111001000000010010000000
000001000000000101100011000011011011001011100100000001
000010000001000000000100000000101110001011100000000001
001001000000000000000000000000000000000000000000000000
000010000000010000000011110000000000000000000000000000
110000010000100101100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000111110000000000000000000000000000000000000000000000
110010100111001000000000000011001011001011100101000010
000001010000000101000000000000101000001011100000000000
.logic_tile 23 9
000001000001011000000010100000001000110000000010000000
000000100110101011000111100000011000110000000000000000
000100001100001000000010000101011010000011110000000000
000000000000001111000100000000100000111100000000000000
000000000000000000000110100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000100011000110000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000000001100000000111001101000111010000000000
000001000000000000000000000000001011000111010000000000
000010100000100000000111000000001000000011110000000000
000001000110010000000100000000010000000011110000100000
000000001010001000000000000111111001000110100000000000
000000010000010111000000000000011000000110100000000010
001001000000011000000000000000011011001100110000000000
000000110000101111000000000000001101110011000000000000
.logic_tile 24 9
000000000000101000000011000000000000000000000000000000
000000000011000011010000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010101000000001000010000000001000000011110000100000
000001000000000000000100000000010000000011110000000000
000001000000010000000000000001011110000110100000000010
000010001111000000000011100000001100000110100000000000
000000000001000111100000000111011010101001000000000000
000100010000000000000000000000011010101001000000000010
000000010000000000000000000000001011001111110010000000
000000001100000000000000000000001011001111110000000100
000010000001000000000000000000000000000000000000000000
000001110001011111000000000000000000000000000000000000
000000000001100001000000000000001010000011110000000000
000000010111110000000000000000010000000011110010000000
.ramb_tile 25 9
000000000000010000000000001000000000000000
000000010000100000000000001011000000000000
111010000010100000000111000000000000000000
000000000000010000000100000111000000000000
000000000000001111000000001000000000000000
000000000000000111000000000111000000000000
000001000000100001000000001000000000000000
000000100000010000100000001011000000000000
000000001010000011100000001011000000000000
000000000000000000100000000011000000000000
001001000000001000000011100000000001000000
000000101100001011000010000101001001000000
000001000000010001000000000000000000000000
000000100010001111000010000111001010000000
010100100000000011100000011000000000000000
110100011100000000000010111111001111000000
.logic_tile 26 9
000000100000000001100010010000001000110000000010000000
000000000101000000000010000000011100110000000010000000
111111100000011011000011101111111001010110000000000000
000001000110101111100100000101101110000000000000000000
010001000000000000000010000000001111110000000000000000
010000000001010000000100000000001110110000000000000101
000001000000011011000011100000001011110000000010000000
000000100100101011100000000000011001110000000000000000
000000100000001111100000000011001111000110100010000000
000001000001001111000000000000011010000110100000000000
000000010010010000000000000111011101000000000001000000
000001010000000111000000000001101000000010000000000000
000000011000000000000010001000000000000000000100000000
000000010000100001000010011101000000000010000001000000
000000000000000011000010001000000000000000000100000000
000100010000001111000110001111000000000010000010000000
.logic_tile 27 9
000001001010000000000010000001111110110110100000000000
000010000000000000000110010000001010110110100000000001
111010000000000001000000000011001111101001110000100000
000000000000010000000000000000011010101001110000000000
010000000000100111000000000001011011101001110001000000
010000000001010000100000000000111011101001110000000000
000000000000101001000110010101101111101001110010000000
000000000110000001100011100000011111101001110000000000
110101000000000000000000001000000000000000000100000000
100011010000001001010000001011000000000010000000000000
000000010000100000000011001000000000000000000100000000
000000000101000000000110001011000000000010000000000000
000010000000100000000010001000000000000000000100000000
000000010000010001000100000111000000000010000000000000
110000000000000011100000010000000000000000000100000000
000000011000000111000010000111000000000010000000000000
.logic_tile 28 9
000000001100001011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
111000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000001110000011110010000000
000000000000000000000000000000000000000011110000000000
000011000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000001001010000000000000000000001100000011110000000000
000000100010000000000000000000010000000011110000100000
000000100011000000000000000001011000001011100100000010
000001010001000001000000000000011000001011100000000000
110010101101000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
.logic_tile 29 9
000000100000100011100010000000001110000011110011000000
000001001001010000100000000000000000000011110001000000
111000000001100000000000000000011010000011110011000000
000000000011110000000000000000010000000011110001000000
010000000000000011100011100000000000000000000000000000
110100000100000000100000000000000000000000000000000000
000000000000010000000111101011011100000010000000000000
000000000000000000000100001111001000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000110000111000000000000000000000000000000000000
000000000000000000000000000000001010000011110001000000
000011000000011111000000000000000000000011110000000001
000010100000010000000011100000000000000000000100000001
000001010110100111000000001111000000000010000000000010
000000001010000000000000000000000000000000000100000001
000000010000000000000010011001000000000010000000000010
.logic_tile 30 9
000000001000010000000010100001001101100000000000000000
000000100110100000000000000101111010000000000000000010
000100100011011001000110111101011110000001000000000000
000001000000100001100010101011101110000000000000000000
000100000100000001100010011001011000100001000000000000
000000001000000111000110000001111100000000000000000000
000000000000000111000000000000011100000011110001000000
000000000000000000000000000000010000000011110000000001
000000100000010000000010101001101010110011000000000000
000001000000101111000110000011001110000000000000000000
000011101000000000000011100000001100000011110000100000
000011000110000111000010010000010000000011110000000001
000000000000001111100010100000011000000011110010000000
000000000000000011010111100000000000000011110000000000
000000000000000011100000000111011000100001000000000001
000000010000000000100000001101111111000000000000000000
.logic_tile 31 9
000010100000000111100010100000000001000000001000000000
000000000000000000100110110000001100000000000000010000
000000000000010000000000000000000000000000001000000000
000000000000000000000010010000001110000000000000000000
000010100001010111000000000000000000000000001000000000
000001001110100000000000000000001010000000000000000000
000000001011010000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000010000000010000000000000000000000000000001000000000
000000000001110000000000000000001001000000000000000000
001000010001000101000000000000000001000000001000000000
000000000000101101100000000000001100000000000000000000
000000000001010000000000000000000001000000001000000000
000000011110101101000000000000001001000000000000000000
000010100000010000000000000000000000000000001000000000
000100010010000000010000000000001001000000000000000000
.logic_tile 32 9
000000000000000011000000000000000001000000001000000000
000000001110000000100011010000001100000000000000010000
000010000000000000000011000000000000000000001000000000
000010001110000000000000000000001000000000000000000000
000000000000010011000000000000000001000000001000000000
000000001010100000000000000000001101000000000000000000
000001000000000000000000000000000001000000001000000000
000100000000000000000011010000001011000000000000000000
000000000010000000000000000000000000000000001000000000
000000000110000000000000000000001010000000000000000000
000100110000100000000011100000000001000000001000000000
000000001110001101000010110000001001000000000000000000
000000000001010000000000000000000000000000001000000000
000000011110000000000000000000001001000000000000000000
000001000000000000000000000000000001000000001000000000
000000110000000000000000000000001101000000000000000000
.io_tile 33 9
000000000000010000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000000000000000000
000000000000100000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000001001100110010000001000001100111100000000
000000000100010001000010000000001000110011000000010100
111010000000011001100110010000001000001100111100000100
000000100000000001000010000000001000110011000000000000
010000000000000000000000000000001000001100111100000000
000010100000000000000000000000001001110011000000000010
000000000000010000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000010000000000000000001001001100111101000000
000000000000000000000000000000001000110011000000000000
000000000110000000000000000000001001001100111101000000
000000000000000000000000000000001000110011000000000000
001001000000010000000000000000001001001100111100100000
000010000000010000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
000000000100000000000000000000001001110011000000100000
.logic_tile 2 10
000000101000010001000000000001100000000000001000000000
000011100000000111100000000000101010000000000000010000
000001000000001011000011110101100001000000001000000000
000010100000001011100011000000001100000000000000000000
000001000000000001000000000011100000000000001000000000
000010000000000000100000000000101110000000000000000000
000000001100010111100000000011000000000000001000000000
000011100000000000010000000000101100000000000000000000
000100000000100111100011100001100001000000001000000000
000000100000000000100011100000001001000000000000000000
000001001100000011100010000001000000000000001000000000
000010100000001011100100000000001000000000000000000000
000101001100100011100000000111100001000000001000000000
000100100000000000100000000000001000000000000000000000
000000000000000000000000000011100000000000001000000000
000000001010000001000000000000001101000000000000000000
.logic_tile 3 10
000000000110010001000111110111001000001100111001000000
000010100000000000000110010000101111110011000000010000
000000000100001011100000010011001000001100111000000000
000000000000001111100011100000101000110011000010000000
000000000011000000000000000101101001001100111001000000
000000000000000000000000000000001010110011000000000000
000010101100000111100111000001101001001100111000000000
000001000000001001000100000000101000110011000000100000
000110100001000000000000010011101000001100111000000010
000001000000000000000011000000001001110011000000000000
000000100000000001000110100111101000001100111000000000
000000100000000000100100000000101001110011000000000010
000000000000010000000011100111001001001100111010000000
000000000000000111000010000000001011110011000000000000
000010000110000000000011100001101001001100111010000000
000000000000000000000000000000001101110011000000000000
.logic_tile 4 10
000000001100010111100000000011000000000000001000000000
000001001111010000100010010000000000000000000000001000
000001000000000000010000000000000001000000001000000000
000010100000000000000000000000001101000000000000000000
001000001010000000000000000000001000001100111010000000
000000001010000000000000000000001001110011000000000000
000000100001001001000000010000001000001100111000000010
000001001010001011100011100000001000110011000000000000
000000000010000011100000000000001001001100111000000000
000000000000000000100010110000001010110011000000000001
000111000000100000000111000000001001001100111000000000
000111000000000000000000000000001011110011000001000000
000000000000000000000000000000001000001100111000000000
000001000000000000000000000000001101110011000000000010
000000100000000000000000000000001001001100111000000000
000101000000100000000000000000001010110011000000000001
.logic_tile 5 10
000000001110001001000000000011101001001100111000000000
000000001100001111000000000000001000110011000001010000
000000100111001000000111000011001001001100111000000000
000010001010101011000100000000001001110011000000000000
000000000000000000000000010001001000001100111000000000
000000000000000000000011110000001110110011000000000000
000100100000100000000000000011101001001100111000000000
000101000110010000000000000000101110110011000000000000
000000001010001000000111000111001000001100111000000000
000000000000000011000000000000001000110011000000000000
000000000000011001000000010111001001001100111000000000
000000000010101111000011100000101111110011000000000100
000000000001010001010010000011001001001100111000000000
000000100001111001100100000000101110110011000000000000
000000000001000111100000000011101000001100110000000000
000000000000001001100011000000001011110011000000000000
.logic_tile 6 10
000000000000001011100011100111111101100000010000000000
000000000000000011100010000001101011010100000000000100
111010100001010000000000010011101101100000010001000000
000000000000000001000011110001101110010100000000000000
010000000000000101100011010000000000000000000000000000
100000001111000000000110100000000000000000000000000000
010000000000000001000011010000001000000011110000000000
000000000011010000000010100000010000000011110001000000
000100000100101000000000000111111011100000010000000000
000000001111000011000000000001111001010100000001000000
000010001110000111100111110011101011100000010001000000
000001000000000000100010100001101101010100000000000000
000000001110100000000000000111101010100000010001000000
000000000001000000000000000001111011010100000000000000
001000000000000000000000010001111010110100010100000010
000000000000001111000010100000001001110100010000000000
.logic_tile 7 10
000000000000000000000000000000011011000011000001000000
000000000000000000000000000000011110000011000011100000
111000000000001000000010001011101111000010000000000000
000000000000000111000100000111111011000000000000000100
010000000100000101010011000000001101110000000010000001
110000000001000000000100000000001000110000000000000000
000110000000001000010000000011111111000001000100000000
000100000000000111000011111111011001000000000010000000
000100000000100001000110100000001110110000000100000000
000100001101010000100100000000011010110000000000000000
000101100000001111100000010011111111000001000100100000
000010000110000011100010001011011001000000000000000000
000011000000000000000011110101111100100000000111000001
000000000000000000000110000000001010100000000001100000
110000000000001001100010000000001010110000000100000000
000000001010000001000100000000001101110000000010000000
.ramt_tile 8 10
000000011000000000000000000000000000000000
000000010000000000000000000011000000000000
111010010000001000000010000000000000000000
000001010000001011000110011101000000000000
110000000000101011100010011000000000000000
110000000000001011000011000011000000000000
000001000000001000000000000000000000000000
000011000001000111000000000011000000000000
000100000000001001000000001111000000010000
000100000110000111000000001001100000000000
000001100001110000010000001000000001000000
000011000011110001000000000111001010000000
000000000000000000000111110000000000000000
000000000110000000000011000101001011000000
010010100000001000000000001000000000000000
010000000110001101000000001001001010000000
.logic_tile 9 10
000000001000000111000000001101111100000010000000000000
000000000000001001000000001011111100000000000000000100
111000000001000111000111000000011000000011000000000010
000000000111100111100110110000011110000011000010100100
110000000110001111000110000001111000110100010000000000
010010101100001111000000000000011111110100010000000000
001001000001010111000000000101111001110100010000000000
000010100000000000100011010000001111110100010000000000
000001100000000000000010000000000000000000000101000000
000001100000000111000111101101000000000010000000100100
000000100000000000000111010101001010110000110101000000
000000000110100000000111101011011010111100000000000000
000100001100000001000011110001001110110000110101000000
000000100000000111000010000001011110111100000000000000
000000000000010000000000000000000000000000000101000000
000000001000100000000011101111000000000010000010000000
.logic_tile 10 10
000000000000000101100000001111101100000000000000000010
000000000000010000000000000001001100000010000000000000
000110100100100111100011010111101110110110100000000000
000001000001001011000011011101111000110000110000000000
001101000000101001100110010101101011110100010000000010
000110100000001101000011010000101001110100010000000000
000000000000000111000010100000011001000011000010000000
000000000000000000000011100000011011000011000000000000
000000001000000101100000001111111001001001000000000000
000000000000011001010000000101101011000010100000000000
000001100000001101100000000101011110000000010000000000
000001000010000001100010010000101110000000010001000000
000010000001000000000010110101011001101000010000100000
000000001100001001000111110101111111010110000000000000
000000000000010011100011111011111100000000000000000000
000000000010100001000111100011101111000010000001000000
.logic_tile 11 10
000000000000001011100010110011001011101000010000000000
000010100000001101000010001001001101010110000000000000
000010100011111011100011101101001100001001000000000000
000001001010110111010100000101001001000010100000000000
000001000001100111100000011111111110110110100000000000
000010000000000111000010010011011101110000110000000000
000000000001001111100111111101011010001001000010000000
000010001000000111000111100101011011000010100000000000
000000000010001111000010000000001101000000110001000000
000000000110000111100111110000011010000000110010000000
000000000000000000000000000001001011101001000000000000
000000000010101111000010000111001011010110100000000000
000000101100001101100000001001111000101000000000000100
000010001111000001100000000001011110000110000000000000
000000000000000001100111100111111110000001000000000100
000001000010000001000110000000011000000001000000000000
.logic_tile 12 10
000000000000000001000000000001101010110110110000000000
000000001100000001000011011101001000110000000000000000
000001000000101011000111111101111110001001000000000000
000010100001001011100111100011011100000010100010000000
000010100000001001000011100101111001101001000000000000
000001000000001111100000000011011110010110100010000000
000000000000001111100110000001101111110110100000000000
000000000110000101000011000001011101110000110000000000
000000000000001001100110000101111111000000000000000000
000000000000000001100011111001111011000010000000100000
000000000100000111000111110101011000101000010000100000
000000000000000000100011011011011111010110000000000000
000001000001000001000111100001111011101000000000000000
000111000000000000000110001011101101000110000000000000
000011001010010111000111111101101111001001000000000000
000000001110000001100110000011001110000010100000000000
.logic_tile 13 10
001000100000000000000011100011001110001011100000000000
000100001010001001010010010000101010001011100000000001
000000100001001000000000010011011110110100010000000000
000010000000000111000010000000111010110100010000000000
000100000000001001000000001101111111001001000000000100
000000000000000001000000000011111011000010100000000000
000010100000001001000010100001111111010110000000000000
000001000001000001100010010000111110010110000000100000
000001000000100011100111110011001000001011100000000000
000100100001010000000111110000111110001011100000000000
000000000001000000000000000011001001110100010000000000
000000000000010111000000000000111010110100010000000000
000000000000000001010111101011001110100000010000000000
000000001110000001000110010001111000010100000000000000
000000000000010000000110010111011010001011100000000000
000000000000001001000010100000101100001011100000000000
.logic_tile 14 10
000011101010000011100111110001101010110100010000000000
000010000000000000100010000000101010110100010000000000
111001101000000000000111000101011001001011100000100000
000010000000001001000010010000111010001011100000000000
110000000000000001100011100000011011000000110000000000
110010000000000101000111100000011100000000110000000000
000000000000001011100000010101011110001011100010000100
000000000000001011100011110000101111001011100000000000
000001000001001000000011010001001001100000010000000000
000000001100010001010110101011011000010100000000000100
000001000001010001000000000101101100110100010000000000
000010001000000111000000000000001101110100010010000000
000010000000111000000011100111001010010010100000000000
000100000010010011010011101001011100000000000000000000
000010101001000011100000001000000000000000000101000000
000011000000000000100000000011000000000010000000000000
.logic_tile 15 10
000101000000000000000000000000011001110000000010000000
000000100000000000000000000000001010110000000000000000
111000000000010101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000000000000001110000011000010000100
000000000001010000000000000000011111000011000001000000
000000001111010111100000001000000000000000000100000000
000000000000100000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101100110101000000000000000000100000000
000010100000000000000000001011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010100011000000000010000000000000
.logic_tile 16 10
000000001100100000000111110001101010110110100000100101
000000001111010000000111110000001100110110100000000000
111000100000000001000111100000000000000000000000000000
000001000000000000000111000000000000000000000000000000
010000000000001000000111100011011110100010110000000000
110000000000001011000000001011001111011001100010000000
000001000001000011110111110011011001011101000000000000
000010000100001011100011010000111010011101000000000000
110000000000001011100000000101111101111111010000000000
100000000000000111100010011001101100101001000000000000
000100101010001011000000001000000000000000000100000000
000001100100000111100000001001000000000010000000000000
000000000000000000000110001000000000000000000100000000
000000000001010000000000001101000000000010000000000000
010000100001011000000000000000000000000000000100000000
110001000010000001000000001001000000000010000000000000
.logic_tile 17 10
000001001010000000000011000011011001000111010000000000
000010100000000000000100000000101011000111010000100000
111010000001010011000000000000000000000000000000000000
000010100010101011000000000000000000000000000000000000
110000000000000000000010101001011110111111010000000010
010000000010000000000011101111101011101001000000000000
000101100000000000000010100000000000000000000101100000
000100001011000000000000001101000000000010000000000000
000101000000000000000011100000000000000000000100000010
000110000001011111000110100011000000000010000000000000
000000001000010001000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000010
000000000000000000010000001000000000000000000101000010
000000000000000000000000000001000000000010000000000000
111010001011001000000011100000000000000000000000000000
000010100100000101000100000000000000000000000000000000
.logic_tile 18 10
000010000000001000000010000001001111000110100001000000
000000000001011011000100000001111001001111110000000000
111100000000000001000110001111101011000000010011000000
000100001100000101000011101101001000000000000000000000
110000001000000111100000000111111001000111010000000100
110000000010000000100000000000111000000111010000000000
000000100010000000000000010000000000000000000000000000
000001000110000000000011100000000000000000000000000000
110000001100000000000000000000001001110000000000000000
100000000000000000000000000000011111110000000000000000
000010000001000000000000000000000000000000000000000000
000001001010100000000000000000000000000000000000000000
000000000000101000000011100000000000000000000000000000
000100000000001111000011110000000000000000000000000000
000010100000000111000011010000000000000000000100000000
000000000000000000100011100111000000000010000000000000
.logic_tile 19 10
000001000000000111000000000001011011001111110000000100
000010100000001001100000001011001010001001010000000000
111010000001111000000111100000011110000000110000000000
000001000001111101000000000000001101000000110000000000
110010000000000000000000000101111010010110000000000000
110100000000000000000000000000011000010110000000000000
000101000000001111000000010001111110010110000000000001
000000100000001101100010000000011101010110000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001101001010000001010000001000000000000000000100000000
000000101010000000100000000011000000000010000000000000
000010100000000111110111000000000000000000000100000000
000001000000000000000000000111000000000010000000000000
000010101101110001100110001000000000000000000100000000
000001000001010000000000001001000000000010000000000000
.logic_tile 20 10
000000001010000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000001000000111110011001001011101000100000000
000000000000001011000111000000111010011101000000000010
110000000001000000000111000111011011011101000100000000
110000001110000000000000000000111110011101000000000000
000010000000101000000000000011011100011101000100000000
000001000000001111000010010000111110011101000000000100
000000000000000000000011010111011110011101000100000000
000000000000000000000011100000111110011101000000000000
000000100001010000000000010011001010011101000100000010
000010100000000011000011000000111101011101000000000000
000000000000000111000110110111011001011101000101000000
000100000000000011010011100000111100011101000000000000
010000100000010011000000010011011001011101000100000000
010000001100101011100010110000111110011101000000100000
.logic_tile 21 10
000010000000000001100000000001011100000000010000000000
000001000000000000100000001101001110000000000010000000
000000000000000000000011100001101100100111010000000000
000000000001011111000110000000011010100111010000000000
000000000000001001100010010000011111110000000000000000
000000000000000001100010000000011101110000000000000000
000001001000011000010000000001101100101001000000000100
000010000001010111000000000000101011101001000000000100
000000000000000001000000000001111010000000010000000000
000000000000000101000011000000101110000000010000000000
110000000000000111000000011101011110000001000000000010
100001001110000000000010000111001100000000000000000010
000000000000000101000000001101011011101000010000000000
000010000000000000000000001111001000010110100000000000
000001000001111111000111110111101011000000010000000010
000000100000010001000110100001011110000000000000000000
.logic_tile 22 10
000010000000001101100111010001111001000110100000000000
000001000110000001010011110000101000000110100000000000
111000100110011001100110101101001110111110110000100010
000000000000000001000010000001011001111111110000000010
010000000000100101000000010111101000000000010000000011
100000000001010000000010100101111101000000000000000000
000010100001011000000000000001111001100000000001000000
000000000000101011000000000000101000100000000000000000
000000000000000000000000000001011010100000000000000000
000000000010000000000011110000101111100000000000000000
110010000000000000000000000011101000000000010010000000
100011000000100001000010000000111110000000010000000000
000000000000000000000010001111101110111110110000100010
000000000000001111000100001011001001111111110000000010
110000101100001001000000000001011110111111100110000000
010000000110000001000010011101001000111111111000000000
.logic_tile 23 10
000001000000000111100111100000001000000011110000000000
000010100000001001100110110000010000000011110000000001
000000000001000001100110000001111011000001000000000000
000000001100110111000000000000011011000001000000000000
001100000000000111100000000011011011000000010001000000
000100000000001011100011100000111000000000010010000100
000001000000100001000110101001001001100000000000000100
000000001101010111000011100101011001000000000001000000
000000100000001000000111110011101011000110100000000000
000001000000000101000111010000001101000110100010000000
000000100001110001000000010101101100000010000000000000
000001000011000000100011010000011011000010000000000000
000000000000001000000000001001001111100000000000000100
000001000000000101000000000001001110000000000000000000
000000000100000001100000000011001011000000010000000000
000010000000010000000000000000001000000000010000000100
.logic_tile 24 10
000000000000000001000011100001011010000010000000000000
000000000000000000100000001111001010000000000000000000
111010000000000000000000001101101100100000000001000000
000001100000000001000010011101011111000000000000000000
010010001100001001000010000000001011110000000000000000
110001000000100001100111010000011101110000000000100010
110000000000001001100000000111111111000111010000100000
100100001010010011000010000000011101000111010000000000
000000000000000000000000000000011101110000000000100000
000000000000000000000010110000001000110000000000100000
000000100001010111000010000011101111000000010010000000
000001000000101001100011100101001111000000000000100001
000000000011000111100010011000000000000000000101000000
000000000000000000010010111001000000000010000000000000
110010001000100011100010010000000000000000000101000000
000000000010010000000011111001000000000010000000000000
.ramt_tile 25 10
000000010000000111100000010000000000000000
000000010000000111100011101101000000000000
111000011100011111100111001000000000000000
000000010100000011000000001011000000000000
011001100000100000000010000000000000000000
010000000001000000000010010001000000000000
000000000100000000000000000000000000000000
000100000000000000000000001111000000000000
000000000000000000000000000101000000010000
000000000000001011000000000111100000000000
000011001101010000000011100000000001000000
000011001011101001000000000001001001000000
000000000010000011100000010000000001000000
000000000000000000000011010011001000000000
110110000001011000000000001000000001000000
010101000101001011010000000111001000000000
.logic_tile 26 10
000000000001010001000110110111101011110100010000000000
000000001110100000000111000000111000110100010000000010
111010100000000000000000000011011100101001010000000000
000001000000000111000011100111111000010100100000000000
010000000000000011000000001011001001010000100001000000
010000000000000000000011000111111010000010100000000000
000000000100000001100000000111101111000001000010000000
000000000100001001000011000000111100000001000000000000
000000000001011001000111000011111010111110110000000000
000000000000101101100011000000101110111110110010000000
001001100000010111000111001001101010000110100000000000
000011000001000000100111001101101100000000000000000000
000000000000000001100010001011011110010000100001000000
000000000000000111000000000111101100000010100000000000
110011001111111111100010011000000000000000000110000000
000100001011101001000011011011000000000010001000000000
.logic_tile 27 10
000000001100000000000000010000011001110000000000000000
000100000000000000000011010000011101110000000010000000
111000000000001000000011001011011011111101010001000000
000001000000001011000100001101001111111001110010000000
010010000000000000000111000000000000000000000100000000
110011000000100000000000001001000000000010000010000000
001001000000000101000000000000000000000000000110000000
000010000000010000000010011111000000000010000000000000
000000000000000000000000010000000000000000000100000000
000100000000001001000011111011000000000010000010000000
000000000000000000000010000000000000000000000000000000
000000000100000000000010010000000000000000000000000000
000000000001110000000000001000000000000000000100000000
000000000000110000000011000001000000000010000010000000
000011000001000000000000001000000000000000000100000000
000010100000100000000011101011000000000010000001000000
.logic_tile 28 10
000010000010100000000000000111111011110100010000000100
000000100011010000000000000000101101110100010000000000
111000100000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
110000100000000000000000000000011100000011110000100001
110100000000000000000000000000010000000011110000000000
000000000000100000000000000000011110000011110000000000
000000001000010011000011100000010000000011110000000010
000001000001000000000000000000011100000011110000000001
000010000000000000000000000000000000000011110000000011
000100000000100011100010000000000000000000000000000000
000100000000000000000010010000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000000010000000011111000000000000000000101100000
000000000000000000000111001101000000000010000000100000
.logic_tile 29 10
000000000000000000000011100011001011000010000000000000
000000000000000000000010000011011101000000000000000000
111000000000101001100000010000001100000011110011000000
000000000000000111000011110000000000000011110001000000
110000000000001000000010111111111100000010000000000000
110010100110000001000111101001011011000000000000000000
000010000000000000000010100011001001100000000000000000
000000000000000111000100000101111000000000000000000000
000000000000001111100111010000011100000011110000100000
000000000000000111100110000000010000000011110000000001
001011100010000000000111111001111010000010000000000000
000001000000100000000111110101011101000000000000000000
000000000010000000000010001000000000000000000100000100
000000001100000000000100001111000000000010000000000000
000011100000000000000010000000000000000000000100000100
000011000010001111000000001001000000000010000000000010
.logic_tile 30 10
000000000000000000000111000000011010000011110001000000
000000001000000000000100000000000000000011110000000100
000000100000010000000111100000000000000000000000000000
000001100000100000000100000000000000000000000000000000
000000000110000000000000000000011000000011110000000100
000010000011010000000000000000010000000011110000000000
000011101001000000010000000000011100000011110000000100
000010100001001111000000000000000000000011110000000010
000010100000000000000000000000001000000011110001000000
000001000000000000000000000000010000000011110000000001
000000001100000000000000000000001110000011110000000000
000000000000001011000000000000000000000011110010000001
000000000000110111100000000000000000000000000000000000
000100000000100000100000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 31 10
000000000000000000000111000000001000111100000000100000
000000101100000000000000000000000000111100000000010000
000000100000000000000000010000011100000011110000000001
000000000000000000000011100000010000000011110000000000
000010000000000000000000000000001110000011110000000000
000001001110000000000000000000000000000011110000000010
000000000001000000000000000000011000000011110000000001
000100000011101001000000000000010000000011110000000000
000001000000000000000000000000011010000011110000000000
000000100000000000000000000000000000000011110000000010
000000000011010000010000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001010000000010000000000001000000011110000000010
000000001000000001000000000000010000000011110000000000
000000100000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 32 10
001000000010000000000110110000000001000000001000000000
000000000000000000000010100000001000000000000000010000
000000000001011000010011000000000001000000001000000000
000001000100001101000100000000001010000000000000000000
000000000000000011010011100000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000001000000000000000000000000000001000000001000000000
000000100100000011000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000010000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000100000000010000000000001111000000000000000000
000000000110000000000000010000000000000000001000000000
000000001000000000000011100000001011000000000000000000
000000000110000000000000000000000000000000001000000000
000100000000000000000000000000001001000000000000000000
.io_tile 33 10
000000000001000000
000000000001100000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000010000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000111000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000001001100110010000001000001100111100100000
000010000110000001000010000000001000110011000000010000
111001000000011001100110010000001000001100111100100000
000010000000000001000010000000001000110011000000000000
010000000000100000000000000000001000001100111100000010
000000001011000000000000000000001001110011000000000000
000000100000100000000000000000001000001100111101000000
000001000000010000000000000000001001110011000000000000
000000000000100000000000000000001001001100111100000000
000000000001000000000000000000001000110011000001000000
000000000001000000000000000000001001001100111100100000
000010000000100000000000000000001000110011000000000000
000100000001010000000000000000001001001100111100100000
000101001000100000000000000000001001110011000000000000
111000000110000000000000000000001001001100111100000000
000000001000000000000000000000001001110011000001000000
.logic_tile 2 11
000100001110000111000010000011100001000000001000000000
000000000000000000000110010000101001000000000000010000
000010001001000000000000000101100001000000001000000000
000000000010100000000010010000001111000000000000000000
000000000001010000000000000001000000000000001000000000
000001000000011101000000000000001110000000000000000000
000000000000000111100111100111100000000000001000000000
000000000000100000000100000000101100000000000000000000
000001000000010111100111000011000000000000001000000000
000000000000010000100100000000101001000000000000000000
000100000000000011100011100011100001000000001000000000
000000000001010011100100000000001100000000000000000000
001100000000000111000000000001000001000000001000000000
000001000000001001000000000000101011000000000000000000
000000000000000101100011010111101000110000111000000100
000000001100100000100011010101001110001111000000000000
.logic_tile 3 11
000010100000000000010000000000001000111100000001000000
000000000100001001000000000000000000111100000000010000
111000000000000000000010000000011010000011110000000100
000000000000000000000100000000000000000011110000000000
110011100000000000000000000000011100000011110010000000
110110000000000000000000000000000000000011110000000000
000000001100000001000111000000000000000000000100000010
000000000000000000100000000011000000000010000000000000
000100101010110111100000000000000000000000000100000010
000001000000100000000000000001000000000010000000000000
000000001000000111000000000000000000000000000100000010
000000000001010000100000000111000000000010000000000000
000010000110001000000011101000000000000000000100000010
000000000100000111000000001101000000000010000000000000
001000000000110000000000001000000000000000000100000000
000000000000100000000000001001000000000010000000000010
.logic_tile 4 11
000100000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000010010000
000010100000100011000000000000001000001100111000000000
000100000000000000000000000000001100110011000000000001
000010000000000001000010000000001000001100111000000000
000001001110100000100000000000001110110011000001000000
000010000000100000000000000000001001001100111000100000
000010100000110000000000000000001110110011000000000000
000000000000001011100010100000001000001100111010000000
000000001101000111000100000000001011110011000000000000
000000000000100000000000000000001000001100111000000000
000000000011010000000000000000001101110011000001000000
001000101011000101000000000000001000001100111000100000
000011100110000000100000000000001010110011000000000000
000100100000001000000000000000001001001100111000000010
000101000000000101000000000000001000110011000000000000
.logic_tile 5 11
000101000000100111000000000000001010000011110010000000
000000100000000000000000000000010000000011110000000000
111010100000100000000010100111101010100000010000000000
000000000001000101000000000001111111010100000000000001
110100000000000111000010100000001110000011110000000000
110000000000000000000010000000000000000011110000100010
000000000001000000000111110000011010000011110001000000
000000000000100000010111000000010000000011110001000000
000000000100100111000111100000001100000011110010000000
000000000000010000000100000000010000000011110000000000
000000100000000000000011000111111000100000010000100000
000000000000000000000111100001101100010100000000000000
000000100000100000000010010011111001100000010010000000
000000000111000011000111100101111101010100000000000000
000000001100000000000011001000000000000000000100000010
000000100000100000000100001101000000000010000000000000
.logic_tile 6 11
000100000001011000000011100111001010101000010000000000
000100000000000001000100000101001101010110000000000000
111000100000010000000111010011001011110110100000000000
000001001000100111000011100111111011110000110000000000
110000000000101001100011100111001011000000000000000001
110000000001011001000111110001111011010010100000000000
000000000000010001000111111111111011101000010000000000
000000001010101111000111100111001101010110000000000010
000001000000001000000000011011101001110110100000000000
000000000000001101000011100111111001110000110000000000
000000000110000000000111000001101101001001000000000010
000000001000000001000000001101001010000010100000000000
000000000000011000000010001000000000000000000110000000
000101000000000111000010010011000000000010000000000000
001010100001001011100000001000000000000000000110000000
000001000010000001000000001001000000000010000000000000
.logic_tile 7 11
000100001110001001000000001101011000000000010100100000
000100000001011011100000000011101101000000000000000000
111000000000010011100000001101001100000001000100000001
000000000110000000100000000011011111000000000000000000
110011000100000111000000000001111101100000000100000010
110011100000000000000010100001011110000000000000000100
000000000000010000000000000111101011000000010100000001
000000000000000000000000000000001100000000010000000000
001001000000000000000000001001101110000000010100000000
000000000000000000000010011011011101000000000000000000
000101100001010001000010000101011111100000000100000000
000101001010001001100110010000001100100000000000000000
000000001110111000000011101111011000000000010100000000
000000000000011101000010000011001101000000000000000000
111000100000000001000000000101011100100000000100000010
000000000000000000000000001111011000000000000000000000
.ramb_tile 8 11
000000000000000000000000000000000000000000
000000010000000000000000001111000000000000
111000000001000000000000001000000000000000
000000001011011111000011101011000000000000
000101000101100001010000000000000000000000
000000101101010000000000000101000000000000
000010100000000111100000000000000000000000
000001001010001001100000000111000000000000
000100000000000000000110101111100000001000
000100001101010000000100000101000000000000
000000001010000000000011100000000000000000
000000000100000111000000001011001111000000
000011000010010000000011101000000001000000
000010100000001001000010010011001001000000
010100000001001000000000001000000001000000
010000000000101111000011100101001111000000
.logic_tile 9 11
000000000000001011100110110011111011000000000000000010
000000000000001111100110000111101010000010000000000000
111000000000001001000111000000001100000011110000000001
000000000100001011100100000000000000000011110000000001
110000000000100001000110100001001101111110100000000000
010010100011010111100100000101011110110000110000000000
000100000011001001100110000000011010000011000010100000
000110100010000111000000000000011111000011000001000111
000000001100001000000110000101011100000000000001000000
000000000001001011000010101001001111010010100000000000
000000000000000111100111100000001111000000110000000000
000000000010000000100100000000011110000000110000000000
000000000000010111010110110001111000000000010100000100
000000000000000000100011000001101011000000000000000000
110001100000000111000010001001111110100000000100000000
000011100000001001000100000001011001000000000000000010
.logic_tile 10 11
000100000010010011000010110001011010111110100000000000
000110000000100111100111001101011101110000110000000000
000011100100101000000011100101101001000000000000000000
000000000111010001010100000101011111010010100000000100
000001000010001000000011110111101100000001000000000001
000010000000000001000111000000011000000001000000000000
000000001010001111000000000001011000110100010000000000
000000000000100001000011110000001001110100010000000000
000001000001011111100011000011011001110100010000000000
000110000000101101010110000000011111110100010000000000
000000100000100000000000010001001101001001000000000000
000000000001000000000011001101001010000010100000000100
000101001010100000000000000000000000000000000000000000
000010000011000000000000000000000000000000000000000000
000010100000010000000011100001011100110100010001000001
000000000100000111000110000000011101110100010000000000
.logic_tile 11 11
001000001110001111100011011011111000000000000000000000
000000000001010011000111010101101011010010100000100000
111000000000001011100111000111111100110110100000000000
000000001100100111100100000001011010110000110001000000
110000000010001000000110001111101001000001010000000000
010000000000001011000011010001011111000110000001000000
000100100000000001100010000011101111110100010000000000
000100000000001001000000000000001111110100010000100000
000001000110001000000111110001111111000001000000000000
000000100000000111000111010000011100000001000000000000
000000000000001011000011110001001001101000010000000000
000000000000011011000011111111011100010110000000000000
000010100000000001000111110011001010110100010000100000
000001000000000000000011100000111100110100010000000000
000000000000001011000110101111011011111100000100100100
000000000100101011000010101001111010110000110000000000
.logic_tile 12 11
000101000000000001000110010011011011110100010000000000
000110100000000001000011110000111110110100010001000000
000000000001000001100000010001011011000000000000100000
000000000000000000100011101001001010000010000000000000
000000001010000000000000000011011001110100010001000000
000000000000001011000000000000101100110100010000000000
000000000001001001100000010011101000101000010000000000
000001001100100101010011100001111100010110000000000000
000000000000000111100111111011011110110110100000000001
000000000000001001000011111011011101110000110000000000
000000101111011000000000010111101100001001000000000000
000001101110001111000011101111101110000010100000000000
000000001000010111100111110011001011110100010001100000
000001000000100101100011100000101001110100010000000000
001000100000000101100010000111001111100001010000000000
000101000000100000000111110000011000100001010000000000
.logic_tile 13 11
000100000000001000000000001111111001100000010000000000
000000000000000111000000000011011110010100000000000000
000000000000011111100011110011101011001011100000000000
000000001010000001000011010000101111001011100000100000
000000000000000101000000010011011110110100010000000010
000100001011100000000010000000011110110100010000000000
000000000010000111100010000111011000001001000000000000
000001000000000101000100001011101011000010100000000000
001000100000000111100111011111001100010010100000000000
000001000000000000100010101001001010000000000000000000
000000000000000011000010010101101101110100010000000000
000011000000000001000011110000011100110100010001000000
000000000010001101100010000001111010110100010000000000
000000000000000001000010100000001000110100010000000000
000000000000100011100010010111111011100000010000000000
000010100001011001000110001111111101010100000000100000
.logic_tile 14 11
000010100000001000000010010011111110001011100000000000
000000100100001111000011110000111000001011100000000000
111000000001001111100000000111111000110100010000100000
000000000110100001100000000000001010110100010000000000
010000000000001000000000000011101111001011100000000000
010000000000000001000000000000101100001011100010000000
000000000001000001000000000111101100110100010000000000
000000000010101111000000000000001111110100010001000000
000000000000001000000111110011101001001011100000000000
000000000110000001000110100000111010001011100000000000
000000100000000111000011100111101101110100010000000000
000001000000000001100000000000011010110100010000000000
000100000000000000000000010011111001110100010000100000
000100000000000011000010100000001000110100010010000000
110000000000000111010000000000000000000000000101000000
000000000100100000100011001011000000000010000000000000
.logic_tile 15 11
000000000000000001000000000011101100001011100000000000
000000000000000001000011110000011000001011100001000000
111000000000000111010000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
010000001000000000000000000011111111001011100000000000
010000000000000000010000000000011110001011100000000000
000000100000010000000011000000011010000000110001000010
000100000100100000000000000000011000000000110000000100
000000000000000000010010001000000000000000000101000010
000001000000000000000100001111000000000010000000000000
001000000000000001000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110011000000000011000010001000000000000000000100000010
000001000110000000100110000001000000000010000000000000
.logic_tile 16 11
000100000110001000000110000011001011100000000000000011
000100000010001101000010110000101001100000000000000000
111010100100000000000011110111001100100000000000100001
000001000010001111010010000000101001100000000000000000
010000000000001000000000000000011111110000000000000001
010000000000001101000000000000001101110000000000000000
000000000000110000000011101001111011000000000000000100
000011100000101111000000000011011101000010000000000000
001101000000001000000110000000001100000000110000000000
000010000000001101000100000000011000000000110000000000
000100000000100001100110011111111111000001000000000000
000110000000010000100110110111101010000000000000000100
000000000000000000010110001011111001000010000000000000
000000000000000000000111000001111110000000000000000000
000000100001001001110110000000000000000000000100000000
000001000110100001100100001111000000000010000000000000
.logic_tile 17 11
000000000110011000000000000011111101011101000000000000
000000000000100001000011000000101001011101000000000000
111000000000000011100000010111111011010110000000000010
000000100000000000100011100000111000010110000000000000
010010101100000000000111001111001110100000000000000000
110001000000010000000011000011011001000000000000000000
000000000001011000000110100011001100100000000000000000
000000001010000111000000001011011011000000000000000000
000000000000001101100111111111001110100000000000000100
000000000001010011100011111011011001000000000000000000
000000000110000111110011010000000000000000000000000000
000000000000000001010111110000000000000000000000000000
000000000001001000000000011001101100100010110000000000
000000001000100011000011111111001000011001100000100000
110000000000000000000011001000000000000000000110000000
000010000000000000000100000101000000000010000001000010
.logic_tile 18 11
000100000000100000000110010111101010000111010000000000
000100000000000000000011000000111100000111010000100000
111010000000001001100010010111011100111110110000100000
000001000000000001000010110000001110111110110000000000
010000000000101001000011100001111010110110100011000000
010000000001000111000011010000101011110110100000000000
000000000000000000000000000111111001000110100000000000
000000000000001001000011100000111011000110100000000000
000100000000000000000000000000001001000000110100000001
000000000000000011000000000000011000000000110000000000
000000100110000111100110010111101111101001110100000000
000001000000100001000010000000011000101001110000000001
110000000000001101100110000101001001101001110100000000
100000000000000101000000000000011101101001110000000001
110010000000000101100110101111101011101000010100000000
010001000000000000010110010011101101111100110000000001
.logic_tile 19 11
000000000000000000010110001101011110000110000000000010
000000001000100111000011101001101000000010100000000000
111110100001000000000000000011001110000010000000000000
000000000110100000000011100000001001000010000000000000
110000001110000001100011101101101010000000000000000001
110000000000000111000010010011101001000010000000000100
000000000000000000000111000000001001000000110000000000
000000001101000011000111100000011100000000110000000000
001000000110001111000000000000001110000000110010000000
000000000000000101100000000000011010000000110000000000
000000000001010001100000000011111000000000010000000000
000000000000000001000000000000011010000000010000000000
000100000000100101100111011011011010110000110101000010
000000000001000000000010001101001011111100000001000000
000000000000000000000000001000000000000000000101000000
000000001010000001000000000101000000000010000010000010
.logic_tile 20 11
000010000000000001000000000111111101000000010000000000
000001000010000000100011000000111110000000010001100000
111010100000010000000000000001111101000001000001000000
000011101010000000000011110000101100000001000000000000
010000000110000011000010000001011110100000000000000100
110000000000000000100000000011001010000000000000000000
000001101100000000000000000000011111110000000000000000
000000000001010101000000000000011111110000000010000000
000000000000000001100010001101101100101011010010000000
000000000000000001100100001011001110000001000000100000
001010001000100101000010100000000000000000000000000000
000000000001000101000010000000000000000000000000000000
000010000000000101110000000000001110000000110000000000
000001000000000001000000000000001001000000110010000000
110010101011000101000010100000000000000000000100000010
000000000000101111000010101011000000000010000010000000
.logic_tile 21 11
000000000001001011100011111001011101000000000000000000
000000001100000001100111011101101001000010000000000000
000000000000000011100011101111011010010000100000000000
000000000000000111100011011101101011000010100000000000
000010100000001111000110010111111000000110100000000000
000001001110001101100010000000001001000110100000000000
000000100001000011100111000111111110000010000000000000
000001001010100000000011111111101000000000000000000010
000000000000000000000111111111001100000010000001000000
000000100000000000000011000001011110000000000000000000
000111100000000111000011100101011000000000010010100000
000011100110100000000010000000111010000000010010000000
000000000000000001000010011001111100000010000000000000
000000000001011001100011001011111101000000000000000000
001000101000011111000011111001001010100000000001000000
000001000010100111000010001111001010000000000000000000
.logic_tile 22 11
000000000000001001100000000101111110100000000000000000
000000000000001011100011100000011010100000000001000110
111000000010011101100111000000011010110000000000000000
000000000000101011000100000000011000110000000000000010
010000000000101001100110010011001100000110100000000100
010000000000010011100111110001101011000000000000000000
000000000110001111000111011011101101100000000000000000
000000000010100001000011100111111000000000000000000000
000000100000000011100110011101101111000000000000000000
000100000000000000100010100111111010000010000000000000
000000100000000111100000011011101101100000000000000100
000001000000000000110011010011111000000000000000000000
000010100000000000000011110101001011000010000000000000
000101000001010000000011101111011000000000000010000000
000010100000100001000000011000000000000000000100000000
000001000110000111000010001001000000000010000000000100
.logic_tile 23 11
000001000011010001100000000000000000000000000000000000
000000100000100000000011000000000000000000000000000000
000100000001011111000010101111111000000010000000000000
000000000000100001000011100111011110000000000000000000
000000000000101001100011111011011100100000000010000110
000000000001001111000010000001011010000000000000100000
000000000001101111100110000000011010110000000000000000
000000001000010011000011010000011000110000000000000000
000001000000000111000011100011011001000001000000000000
000010001011010000100110010000101100000001000000000000
000000000000000111000110001001001111001001010000000000
000000001000000001000000000101111001010110100001100000
000101100000101001000110001101101010001001010000000000
000001100000000111100000000101111011010110100001000000
001010100000000111000000000011001111000010000000000000
000001000100001001100000000101101100000000000000000000
.logic_tile 24 11
000000000000000101100000010000011000000011110001000110
000000000000000000100011100000010000000011110001000000
111010000000000111000011111101011001000001000000000000
000001000001011001100011110101111011000000000010000000
010100000000000111000011100000011010110000000001000100
010000000010000000000000000000001010110000000000000000
000000000000000000000000010000000000000000000000000000
000000001000001001010010000000000000000000000000000000
000000100000000011100000001001011000111001010000000010
000100000000001001000000000001001110100000000000000000
000000000000010000000000000000011000110000000000000010
000000000110001111000000000000001100110000000000000000
000100000000000011100000000000000000000000000101000000
000000001110000000000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
.ramb_tile 25 11
000000000000000000000111000000000000000000
000000010000000000000100001111000000000000
111000000000001000000011111000000000000000
000010100100001011000011000011000000000000
001000001000000000000000001000000000000000
000000000000000000010000001001000000000000
000001001110010001000000001000000000000000
000010000000110000000000001001000000000000
001000000000100011110111001001000000010000
000100000000010000000111100001100000000000
000110001010000111000111000000000001000000
000100001010010000100100001011001101000000
001000000000000000000010001000000000000000
000001001000000000000100001111001101000000
010000000000000000000011000000000001000000
110010100000000000000010010011001111000000
.logic_tile 26 11
000000001010000001000000001011111001100000000010000000
000000001100000000000000001101001001000000000000000000
111010001010010111000000000111001101101001000000000001
000010100001000001100011110111101111000000000000000000
011000000000010000000011100000011110110000000000000000
110000000001010011000000000000001110110000000010000000
110010101010001000000111000000000000000000000000000000
100001100010000011000000000000000000000000000000000000
000000000110001011100111100101101101000110100010000000
000010100001000111100100000000011110000110100000000000
000010100001001111000000000001111110110110100001000010
000001000000101101000000000000001000110110100000100000
000010100010001111100111000101001101010100100000000000
000000000000000011100110010000001100010100100000000000
000000000001011011110000010000000000000000000100000000
000100000000001111000010111111000000000010000010000001
.logic_tile 27 11
000001000000100000000000000000001100000011110000000010
000000000000010000000010010000010000000011110000000000
111000000000000000000110010000000000000000000000000000
000000000001011101000010100000000000000000000000000000
010000000110000000000000000011101011000000010000000001
010000000001010000010011110000111001000000010000000010
000011100101000000000000000000000000000000000000000000
000010000010001011000000000000000000000000000000000000
000000000000000000000111100111011001000111010000000000
000000000000000000000000000000111000000111010000000000
000000000001010001000010101000000000000000000101000000
000000000000000000100100000011000000000010000000000000
001000001000000011010000000000000000000000000100000000
000000000010000000000010000111000000000010000000000010
000010000010000000000000001000000000000000000100000000
000000000110000000010000000101000000000010000000000000
.logic_tile 28 11
000010100001000000000110100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
111100100100000000000000000000011110000011110010000000
000100000000000000010000000000010000000011110000000010
010000000000000011100000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
000000001010000001000011100000011010000011110000000100
000000000000010001100000000000000000000011110000000000
001000000101010000000000000000001001000000110001000000
000010000000100000000000000000011011000000110000000000
000000000001110000000000000000000000000000000000000000
000010100101110000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000000100110000000000000000101000000000010000000000010
000000001100000000000111001000000000000000000100100010
000000000000000000000000000101000000000010000010000000
.logic_tile 29 11
000000000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
111001001100000111100000000011111110000011110000000000
000000000100000000000000000000100000111100000000000001
110000000000100000000000010101011110000011110000000010
110000000000000000000010110000100000111100000000000000
000000000000000000000000001000000000000000000110000000
000000001110000000000000001111000000000010000000000000
000000000000001000000000000000000000000000000100000000
000101000000001011000000000011000000000010000000000001
000000000001000000000000000000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000011101010000000000011100000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000001000110101101100000001000000000000000000100000000
000010001010000101000010010001000000000010000000000001
.logic_tile 30 11
000000001000001000000000010111000000000000001000000000
000000000000001111000011100000100000000000000000001000
000000100000111101100000000011000000000000001000000000
000000000001111111100000000000101011000000000000000000
001000000000000000000000010011001000111100001000000000
000000000000000000000011100000101001111100000000000100
000000000001010000000000000011101000111100001000000000
000000001110100000000000000000101011111100000000000000
000000000000000000000011100001101000111100001000000000
000000000000100000000010010000001001111100000000000000
000010000000000000000010000001101000111100001000000000
000000000000000000000111110000001011111100000000000000
000000001000000000000000000011101000111100001000000010
000000000001000000000010000000101001111100000000000000
000000000000000000000000000001001000111100001000000001
000010000000000000000000000000001011111100000000000000
.logic_tile 31 11
000000000010011000000000000001111111101110000001000000
000010101110101011000000000101111000111111110000000000
111000000000001011100110000000000000000000000000000000
000100000000100001100000000000000000000000000000000000
000000000001000011000000000111011001000110100000000000
000000000001010000000000000000001011000110100000100000
000000000000011111000111000000000000000000000000000000
000000000000100001100011100000000000000000000000000000
000100000001010000000000000000011010000011000000000000
000010100000100000000000000000011000000011000000000000
001001000000010000000000000000000000000000000000000000
000010101110100000000000000000000000000000000000000000
000010100000001000000000000000011001111111000100000000
000001000000000101000000000000011110111111001000000000
010000000000000101110000011000000000000000000100000000
110000000000000000100010000101000000000010001000000000
.logic_tile 32 11
000000000000000000000111000000001000111100000000000000
000000000000000000000000000000000000111100000000010000
111000100000100000000000000000000000000000000101000000
000010000001000000000000001001000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
001000100000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.io_tile 33 11
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 12
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
001000001100111001100110010000001000001100111100000000
000000000111000001000010000000001000110011000000110000
111010000000001001100110010000001000001100111100000000
000010000000000001000010000000001000110011000000000000
011010100000100000000000000000001000001100111100000000
000000000001010000000000000000001001110011000000000000
000000000000100000000000000000001000001100111100000100
000010100001010000000000000000001001110011000000000000
001000000000100000000000000000001001001100111100100000
000000000000010000000000000000001000110011000000000000
000010100001000000000000000000001001001100111100000000
000011100000000000000000000000001000110011000001000000
000100001110100000000000000000001001001100111100000000
000000000001010000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000100
.logic_tile 2 12
000000100000100000000000010000001000111100000000000000
000001000001000000000010100000000000111100000000010000
111000001100000011100011110000011000000011110000000000
010000000000001111000110100000000000000011110000000001
010000000100001000000111000011101011000110100000000100
100000000000001111000100000111001010001111110000000000
000101000000000001000000000000001100000011110000100000
000110100000000001000000000000010000000011110000000100
000000001000000000000000001011111011000110100010000000
000000100001000000000010011001001010001111110000000000
000001000000100111100111101111101011000110100000000000
000010100001010001100100001001011101001111110000100000
000010000000000111110000000011111001000110100000000000
000011000001010000000010011001001010001111110000000001
110100000000000111100000000000000000000000000100000000
010010100000000000110000001111000000000010000000100000
.logic_tile 3 12
000101000000000000000000000000000000000000000000000000
000110000011011011000000000000000000000000000000000000
111000000000000000000000000000011100000011110000000100
000000000010001001000000000000010000000011110000000000
110001000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000100000000000000000000000001100000011110000000000
000000001100000000000010010000010000000011110000000100
000001000100000111000000010000011110001100110000000100
000010100000000000100011100000011000110011000000000000
000010100000100000000000000000011000000011110000000000
000001000001010000000010000000000000000011110000100000
000000000000000000000011100000001100000011110000000000
000000000000000000000100000000000000000011110000000100
000101000010010000000000011000000000000000000100100000
000111100000000000000011101101000000000010000000000000
.logic_tile 4 12
000000000000001000000111000000001000001100111000000000
000000000110011001000100000000001100110011000000010010
000000000001010101100000000000001000001100111000000001
010001000000000000000000000000001111110011000000000000
000101000000000000000000000000001000001100111000000010
000000100000000000000000000000001101110011000000000000
000000001000000000000000010000001001001100111000100000
000010100000100000000010100000001011110011000000000000
000000000000001000000000010000001001001100111000000000
000100001100000101000010100000001110110011000000000100
000000000000010000000000000000001001001100111000000000
000000000000000000000000000000001000110011000001000000
000010101110000000000000000000001000001100111000000000
000001000000000000000011110000001000110011000001000000
000000100000000101100000000000001000001100111000000100
000000000000000000100000000000001001110011000000000000
.logic_tile 5 12
000000001110000000000111100000011100000011110000000000
000000000001000000000010000000010000000011110001100000
111000000000000000000010010000001000000011110010000000
000000000100000000000111100000010000000011110000000000
010000000000000000000011000000001100000011110000000000
110000000001011111000000000000010000000011110001100000
000000000000000000000000000001101100101001000000000010
000000001000000000000000000000101001101001000000000000
000100000000011000000111100000001110000011110000100001
000000000000101011000100000000000000000011110000000000
000000100001010000000111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000101001010000000000000000000011000000011110000100000
000100000000000111000000000000010000000011110000000000
000000000000000000000000000000000000000000000100000000
000000000000100000000000000101000000000010000000100000
.logic_tile 6 12
000000001100101011100000001001111011000010000000000000
000000000001010111110000000101111101000000000000000000
111000000000011011010110011111001100000000000000000100
010000000010000011000110010001011011000010000000000000
000001000000000001110000001001001111101000000000000000
000000100000000000100011111111001000000110000000000000
001000100000101001100110001011111011001001000000000000
000000000001001001100011010111001111000010100000000000
000110000000101111100110010011111001000111010000000000
000001000000010001000010000000011011000111010000000000
000000000000001011100110110001001100100001010000100000
000000000000000011100010001011001111000110000010000000
000110000000001011000000000011101100111101110100000000
000001000000000111000011110000101010111101110000000000
000010100100001001000010010001111111111101110100100000
000000000000100001100010000000101010111101110000000000
.logic_tile 7 12
001001000000000000000011101011101111101000010000000100
000000000100100000000011010001101101010110000000000000
111000000000001101000111001001111111000010000010000000
000000000000001111110110101101101010000000000000000000
110100100000010001000111110101011000100000000000000000
010101000000100101000011010101111111000000000010000000
000000000000010101000010000011101101000000000000000000
000000000000010101000111010011001000000110100010000000
000000000000101111100000010111111101000010000000100000
000000001101001011000011011001001010000000000000000000
000000000001000011000111101001111010000010000000000000
000001000010000111010110001101111010000000000000000000
000000000110000000000110100000011110110000000100000000
000000000000000111000100000000011011110000000001000000
110000000000000111000000000000001010110000000100100000
000000000000000011000010010000011001110000000000000000
.ramt_tile 8 12
000100010100000000000000001000000000000000
000000011011010001000011011011000000000000
111011110010000111110111100000000000000000
000011011010000000000100001111000000000000
110001000000000000000111001000000000000000
110010000001000000000100000011000000000000
000000000110000000000000001000000000000000
000000000100010000000011001011000000000000
000100000000000000000111000001100000000000
000000000000000000000100001001000000000001
000001000000000000010111110000000001000000
000000000111001001000111000111001001000000
000000000000001000000011110000000000000000
000010100000001101000111010001001011000000
110000000000000011110000001000000000000000
110000001110000000100000001101001101000000
.logic_tile 9 12
000000000000001000000010110101011100100000000000000000
000000000000001011000011010001011010000000000000000010
111001000000000011100000000001111011000010000001000000
010000001000001011100011111101111010000000000000000000
110001001010001111100010100111101100100000000000100100
000010100000001111000010001101111100000000000000000000
001001000000001111100111110001101111100000000010000000
000000101100100111000011101111011110000000000000000001
000011000110001111000010101001101000110110100000000010
000011001000001011100000001011011001110000110000000000
000010000000001001000011100011101101101000010000100000
000000000011000111100110010111101000010110000000000000
000100000000100000000111111011101000110110100000000000
000000000001000011000111110011011001110000110001000000
000000100000100000000010000111111011100000000100100000
000000000001001111000111000011101011000000000000100000
.logic_tile 10 12
000100000000000001100011010000011000110000000000000001
000100000000000000000010000000011010110000000001000000
111010100000000001000011000000001101000000110000000000
000000000000000001000000000000001110000000110000000000
010001000001100001100011000000011001111111000000000010
010010100000101101000000000000001000111111000000000000
110000100000000111100011101101001110101001000001000000
100000000000100001000100001111111000111111010000000000
010001000010001111100000010101001111000001000000000000
110010100000000011000011010000001011000001000000000000
000010100000001000000000000011111010110100010000000000
000011000000000111000011100000101001110100010000100000
000001000000011111100010010101101110100000000100000000
000010100000001101000011010000011110100000000000000010
110010000000000000000000000011011100000000010100000000
000001000000000111000011100000101100000000010000100000
.logic_tile 11 12
000010000001100101100010101001111110110110100000000000
000000000001100000000111000101011110110000110000000000
111000000110000011000111010001011000001011100000000000
000000000010101011000111100000111100001011100000000000
000000000000001001100000000001111100110100010001000000
000010000110000001000011100000111010110100010000000000
000000000001111111000111010101111111101000010000000000
000000000000000111100011000101011000010110000000000000
000011000000100001000000000000011101000011000000000100
000111100000010000100010110000001101000011000000000000
000110100110000001100110100111101010011101000000000001
000001000000000000000010010000001000011101000000000000
000001001110000011100110000101101001111111110100000000
000010100000000000100000001111011011111101110000100000
000010000000000001000011101001101100111111110100000010
000001000001010000100010011101011011101101010000000000
.logic_tile 12 12
000001000001110000000011010011101101110100010000000000
000010100000010001000011010000111010110100010001100000
000000000000001111000110000001101000001011100000000000
000100100000000101000011110000111010001011100000000000
000001001110001001100111110011101110110100010000000000
000010100000101111000110110000011010110100010001000100
000000000000000001100000000001011101000000000000000100
000000000000000000000000001001001110000010000000000000
000010100000000000000110100111011001100000010000000000
000000000000000000000000001101001000000010100000000000
000010000000001111000111000111101011110100010001000000
000001000000000001000100000000001001110100010000000000
000100000000000000000111010011101010110100010001000000
000000000000001111000010100000111111110100010000000000
000010100000010111000010000001111111001011100000000000
000000000000101001000111110000111111001011100000000000
.logic_tile 13 12
000000000000000001000010100111111000110100010010000000
000000000000000001100000000000101111110100010000000000
111000100000001001110111010101011101101011110000000100
000111101100000011100011101111001010101111010000000000
000001000110001011100000000001001011001011100000000100
000010100110001011100011100000011001001011100000000000
001010000001000001100011100001011111110100010000000000
000001000010100001100000000000001110110100010000000000
000001000000001000010000000111101111110100010000000000
000010000000000111000010010000101010110100010000000000
000000000000101000000000000011001110001011100000000010
000000000110000001000000000000101010001011100000000000
000000000000100111100110011111011001001001000000000100
000100000000011001000011111101111100010100000000000000
000001000001011001100000000011011000111110110100000100
000000100100101101000010010000001001111110110000000000
.logic_tile 14 12
000000000000001001100110010111001000111000100000000001
000000000110000111000011110000011000111000100000000000
111101100010000000010000010111101011110100010000000010
000000100000000000000011110000011100110100010000000000
010010001010000000000110000000001101000000110000000000
010001001000000001000000000000001110000000110000100001
000010100000001000000000000011001111001011100000000000
000000001110100001000000000000111101001011100000000000
000110100000000111000111010011001011001011100000000000
000101000000000000000111010000101100001011100010000000
000100000000000001100010000011011001001011100000000000
000100000000001111000011100000111110001011100000000000
000000000110001000000011111001011011111111010000000000
000000001010000011000111001011001110101001000000000100
000000100011011001000000000000000000000000000100000000
000001001000001111000000001111000000000010000000000100
.logic_tile 15 12
000000000000000000000110000000001001000000110010000000
000000000001000000000011100000011111000000110001000000
111011100100000001100011100011001011010100100000000000
000111000000000000100000000000111000010100100000100000
011000000000000000000110000001011000001001010010000000
010000000000000000000000000000111111001001010001000000
000010101100000011100011100000011100000000110000000100
000001000000010000000000000000011110000000110000000000
000000000000100000000110101011011101000000010011000000
000000000001010000000110001101101100000000000000000010
000000100001000001000010100000000000000000000000000000
000000000000001001100110010000000000000000000000000000
000000000010000000000110100000000000000000000000000000
000000000000001001010100000000000000000000000000000000
010000000000000000000110001000000000000000000100000000
110000001000110000000000001011000000000010000000000000
.logic_tile 16 12
000010100000000101100000000000000000000000000000000000
000001000000000000100011100000000000000000000000000000
111000000001010001000111010000011000110000000000000100
000000001010100001000010000000001000110000000000000000
010000000110100000000011110000001011000000110010100101
010000000000010000000011010000011010000000110000000000
111010000001010101000000010000011101110000000000100100
100100001110000000000010000000001000110000000000000000
110000000000110001000111101101101100010110000000000010
100000000000000000100100001111111111111111000000000000
000010000001011000000010001001101010010110000000000010
000001000000001111010100001001111111111111000000000000
000000000000000000000010000000001100000011000000000000
000000000000000000000110000000001111000011000000000001
110000000001010000000111001000000000000000000100000000
000000001100110000000000001011000000000010000010000010
.logic_tile 17 12
000010000000000000000010101101011110000110100000000000
000001000000000000000000001111111110000000000010000000
111010000011011001100110001001111010000000010000000000
000000001100000111000010010001011111010110100000000001
111000001011000111000110001001011000000110100000000000
110000000000100000000010101111111110000000000000100000
000000100001101111100110000000011101000000110000000000
000000000000110001000011110000011100000000110000000000
000000001110000101100000000101101100000000010000000000
000000000010000000000000000000101010000000010000000000
000010101010000111100000011101011001000110100000000000
000001000000000000000011100101111110000000000000000000
000000001110101111000111111000000000000000000100000000
000000000001010111100111110101000000000010000000000000
110001000100011000000011010000000000000000000100000000
000000000000000101000010000111000000000010000000000000
.logic_tile 18 12
000001000000100000000011010001111001000000010001000010
000010000000011111000110010001011101000000000000000000
111011100001011111100011110011111011111110110000000001
000011000000100001100110100000101001111110110000000100
110000000000001001100010001001111111000001000001000101
110000000000001011000100001011001011000000000000000000
000000000000000111100011110101011111000111010000000100
000010100100000000100110000000111111000111010000000000
000000000000000000000000000001111001000000010000000100
000000000000000000000000000000101101000000010000000100
000001100001010000000010011001011000000000010000000000
000010000000000000000110101101111001010110100000000001
000000001101010000000011110111011101000000000000000000
000000000010100000000010100101111000000110100000000000
000000000000100000000110000000000000000000000100000000
000000001011001111000011010101000000000010000000000000
.logic_tile 19 12
000000001100010000000011010101101000010110100010000000
000000000010100000000011111111011011101000010000000000
000000100010000000000000011011111111000110100000000000
000000000000001011000011111011001010000000000000000000
000011100111000000000010110011001111000010000010000001
000011100000000000000011110000001001000010000000000000
001000100000000001000000010111111001000010000000000000
000000000000001011000010000000001110000010000000000000
000000000000001001000000000101011010100000000000100010
000000000010000111000000000000111100100000000000000000
000010101001010000000110000000011010110000000000000000
000000001100000001000000000000001110110000000000000000
000000000001001000000110000000001101000000110000000000
000000100001010111000000000000001001000000110000000000
000000000000001001100000001011001001001001010000000000
000000000000000001000000001101011010010110100000000000
.logic_tile 20 12
000000000000000101000010110011111001101000010000000000
000000001000000001000011110011111101010110000000000000
111011100010001000000011000000011111000011000000000000
000010001011000001000110100000001110000011000000000000
001000000000001101100000000001001101000000010000000000
000000000000000001000000000101001011010110100000000000
000010100000011111100011001011111000010110110000000000
000000000000100101100110101001011010000000110000000000
000000000000001111100000001011111101000110000000000000
000000000000001111100000001011101100111111100000000000
000000000000001101100110110001011111010111100000000001
000001100010000101000010101001011110111111110000000000
000000000110100001100111100101101110010110100001000000
000000000000000000000110010111011111101000010000000000
010010101100001011100011101001011001010100100101000000
110001001110000101100100001001101011101001010000000000
.logic_tile 21 12
001000000000000101100011011101111111000000000000000000
000010100000000111000110100001111001000010000000000000
111110101000001001100000001011111001000001000010000000
000101001111000001000011010101111011000000000000000000
110001000001001000000110100111001000000010000000000000
110000100000001101000010110000011000000010000000000000
000000100001011000000111111111001100010111100000000000
000000000101100001000110000001001000000010000000000000
000000000000001000000110000101001110000110100110000000
000000000000000001000000000000111011000110100000100000
000000100000100111000000000001011110010110000110000000
000011101000000000000011100000011101010110000001000000
000000000000101001100111010011101011010110100100000000
000000000001000001000010000001001011100000000010000000
110010100000000111010111100001001111110110100110100000
110001001110000000110111100000101000110110100001000000
.logic_tile 22 12
001000000000000000000010000000011101110000000000000100
000000000000000001000000000000001010110000000000000000
111010000001010000000111000101011100010000100010000000
000001000000000000000100001001001111000010100000000000
110000000000000111100011100001101111000110100000000000
010000000000000001000100000000101101000110100000000000
000010100000001011100111110101001011010000100000000000
000011100100000001100111011001011010000010100000000000
000000100000000000000000000001111111000110100000000000
000001000000000000000011010000111101000110100000000000
000010100000000001000000001111111010000110100000000010
000001000011010111000010001001111010000000000000000000
000000001100101000000000010000000000000000000100000010
000000000001001011000010000001000000000010001000000000
110000000001010000000111011000000000000000000110000100
000000001100100000000011111101000000000010001000000000
.logic_tile 23 12
000000000000000111000010000101111101001001010000000000
000000000000000000100010000000011100001001010000000000
111010000000010000000110010111001010000000010000000000
000001000000100000000010000000111000000000010000000000
010100000001011001100010010101101111000110100000000000
010010100000100001000110000101101100000000000000000000
000000000000001111000111000011011111000110100000000000
000001000001010111100111110000011110000110100000000000
001000000110000000000110001001011101100000010000000010
000000000000000011000000000101101001010100000000000000
000000000000001001100010001011111110101111010100100010
000000001111000101000111100011101010010110000000000000
000000000000000000000010001111101101101111110100100011
000010101000001011000100001011111011001001010000000000
000000000000001011100110011011111110101111010111000010
000001000000000101000010001001101011010110000000000000
.logic_tile 24 12
000000000100000000000010010000011111110000000001000010
000000000010000000000111110000001100110000000001000000
111000000000010000000000000000000000000000000000000000
000000000010100001000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
110000100110000000000000000000000000000000000000000000
110000000111011000000000000000000000000000000000000000
100000001100100111000000000000000000000000000000000000
000000000000000000000000000000011010000011000001100000
000001000000000000000000000000001110000011000000000001
000000000000000000000000000001101000110110100010000001
000000000001011111000000000000011111110110100000000000
000100000110000001000111110000011111110000000000000001
000000000000000000000011100000001111110000000000000000
111000000000000000000111100000000000000000000100000100
000000100110100111000000001001000000000010001000000010
.ramt_tile 25 12
000001010000000001000000001000000000000000
000010110000000000110010011001000000000000
111010011000000000000011101000000000000000
000001010001000000010010011001000000000000
010001001010000011100011010000000000000000
110000000000000000000011011111000000000000
000000001000000000000000000000000000000000
000100001010000000000011101101000000000000
000000000000000101100111100011000000010000
000100000000000000100000000101100000000000
000010100000100000000000001000000000000000
000000000000000001000000001101001111000000
001000000000000000010011110000000001000000
000000000000000000000011001001001111000000
110110000010000000000111000000000000000000
010000001100000000000000000011001000000000
.logic_tile 26 12
000010000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111001000111010001000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
010010100000000000000000000001101100110110100000000000
010001000000000000000011100000001101110110100000000000
000000000100001011000000000000000000000000000000000000
000000100000010001000011100000000000000000000000000000
110000000000000001000000000101101011101001000000000000
100000000001000000000011000111111110000000000000000000
000000001101010001000000001101111111010110100000000000
000000000010100000000000000101001110101001000010000000
001010000001010001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000001001101100000001000000000000000000111000000
000100001010100111100000000011000000000010001000100000
.logic_tile 27 12
000000000000000011000010100000011001111111000000000001
000000000000000000010111000000001000111111000010000010
111000001100000001000011100101001100000111010001000000
000010100001000001100010000000101101000111010000000000
001000000000001011100010001001001010000001000001000010
000000000000000111100011100101101110000000000000100100
110000000111000011000000000111001001001011100100000001
100001001001110101100000000000111001001011100000000000
000101000000001000010110000111111011001011100100000010
000010100000001111000000000000101101001011100000000010
010001100000000001000000011000000000000000000100100000
000001000001010000100011100011000000000010000000000000
000100000000100111000010000001011110110110100100000001
000110100001010000000000000000001010110110101000000000
110000000001000000010000000000011000000000110100100000
000000000001101101010010000000011011000000110000000000
.logic_tile 28 12
001000000001010000000000000000000000000000000100000000
000000000000001001000000001011000000000010000000100100
111010100000100000000011100000000000000000000000000000
000001001000000000000100000000000000000000000000000000
010100000000100000000111101000000000000000000100000000
110000000001000000000100000011000000000010000000000010
000000001001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000110000000000001000000000000000000100000000
000000001110110111000000001001000000000010000010000010
000000000000000000000000000000000000000000000100000001
000010000110000000010000000001000000000010000000000000
000100000000010000000000000000000000000000000110000000
000110001000000000000000000011000000000010000010000000
.logic_tile 29 12
000000000000000111100110000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
111100001110000000000111000011101100000011110000000100
000000000001000000000010010000000000111100000000000000
010000000000000001000000000001101100000011110000000100
010000000001000000100000000000100000111100000000000000
000010000000001000000000000000000000000000000000000000
000001000011011111010000000000000000000000000000000000
000001001100001101100110100001001100000011110001000000
000010000100000101000000000000010000111100000000000000
000000000000000001010000000001101010000011110000000100
000000000000001001100000000000100000111100000000000000
000001000010000000000000000101101000000011110001000000
000000000001010000010000000000010000111100000000000000
000000001111010000000000001000000000000000000100000010
000000000000100000010000000011000000000010000000100000
.logic_tile 30 12
000000000000000000000000010111101000111100001000000000
000000000000000000010011110000001110111100000000010000
000001000000001000000111110001001000111100001000000000
000010000000001111000111110000101100111100000000000000
000000000001000000000000000001101000111100001000000000
000000000000000000000000000000101110111100000000000000
000000000001000000000000000001101000111100001000000000
000000000000000000000000000000001100111100000000000000
000100000000001111010000000111001000111100001000100000
000000100010001011000000000000101110111100000000000000
000000000000000000000000000001101000111100001000000000
000000001000000000000000000000101100111100000000000000
000000100001000111000000000111101000111100001000000000
000000000000000000000010010000101110111100000000000010
000000000000001000010000000011001000111100001000000000
000000000000001011010011100000001100111100000000000000
.logic_tile 31 12
000000000000000000000000000101101011000000000000000001
000000001110000000000010000011111000000010000000000000
111100000000000000000110000001111101111110110000000000
000000000001010111000010000000101101111110110000000010
000010000000000011100011000000011010000000110000000000
000001000000000000100110100000011010000000110000000000
000000000110001001000000010111101010000011110000000000
000000000000100001100010000000010000111100000000000001
001000000000001000000000000000001111000000110000000000
000000001110001011000000000000011010000000110000000000
110000000110101000000011000000000000000000000000000000
100000000001000001000000000000000000000000000000000000
000000000001000001000000010000001111000011000100000000
000000000000100000000010000000011010000011000000000000
110000000010000111000000001001001111000000110101000000
000000001000000000000000000101101001010110111000000000
.logic_tile 32 12
000000000000000000000110010001100000000000001000000000
000000001000000000000010000000000000000000000000001000
111000100000001101000110010000000000000000001000000000
010000000000000101100010000000001011000000000000000000
010100000000000000000111001000001000000100101100000100
110000101110000000000010110001001001001000010000100000
000000001110011000000000001000001000000100101100000100
000000000000000101000000000101001001001000010000100000
000000000000000000000000001000001001000100101110000000
000000000000000000000000000001001100001000010000100000
000001101000101001110000001000001001000100101110000010
000011000001010001000000000101001100001000010000000000
000000000000000000000000001000001001000100101110000010
000000000000000000010000000001001001001000010000000000
110000000000000000000000001000001001000100101100000010
000000000000000000000000000101001001001000010000000000
.io_tile 33 12
000000000000011000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 13
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000111001001100110010000001000001100111101000000
000000000100110001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000100
000000100000000001000010000000001000110011000000000000
010010100000000000000000000000001000001100111100000000
000000000101000000000000000000001001110011000000000000
001010000010000000000000000000001000001100111100000000
000001000000010000000000000000001001110011000000000000
001000000000100000000000000000001001001100111100000000
000000000001010000000000000000001000110011000000000000
000000000101000000000000000000001001001100111101000000
000001000000100000010000000000001000110011000000000000
000001000110000000000000000000001001001100111100000010
000000000110010000000000000000001001110011000000000000
111100101010000000000000000000001001001100111100000000
000100001110000000000000000000001001110011000000000010
.logic_tile 2 13
000100001110000000000000000011101010000110100000000000
000000000000000000010000001101101111001111110001000000
111000000000001011100000000000000000000000000000000000
010000000000010101000000000000000000000000000000000000
011000000000001000000110111011111000000110100000000100
000000001010001011000010100001101111001111110000000000
000000001110000000000111100011111011000110100001000000
000000001010000000000100001101011110001111110000000000
000100000000000000000000000011111100000110100000100000
000010000000000000000000000111101111001111110000000000
000000000111010001100010000000011101001100110100000000
000100000010101001000111000000011100110011000000100000
000000000000000001100010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000001100001001000000000000000000000000000000000000
.logic_tile 3 13
000000000000000000000000000000011100000011110000000100
000010100000010000000000000000010000000011110000100000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010101110000000000000010000011000000011110000100000
000001000000000000010011100000000000000011110000000000
000000000001000000000000000000000000000000000000000000
000010000101110000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000011010000011110000000000
000000000001010000000000000000010000000011110000000100
001101000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 4 13
000100000000001000000000000000001000001100111000000000
000000000000001111010000000000001011110011000000010100
000001000001000000000000000000001000001100111000000000
000000000000000000000010110000001110110011000000100000
000010100000001000000110100000001001001100111000000000
000001000100000101000000000000001001110011000000000100
000000000001000000000000010000001001001100111000000001
000000000000001101000010100000001011110011000000000000
000100000000010000000000000000001000001100111000000000
000000000010100000000000000000001000110011000010000000
000100000000010000000000000000001001001100111000000100
000101000110100000000000000000001010110011000000000000
000010101000100101100000000000001000001100111000000000
000000000000000111000000000000001110110011000010000000
000000100000000000000000000000001000001100110000100000
000001000110000000000000000000001010110011000000000000
.logic_tile 5 13
000100001000101000000010001111101101110110100000000000
000000000001000011000010010011101000110000110000000000
000100000001010111000111000000011110000011110000000000
000000100000000111000100000000010000000011110000000100
000000000000000000000000000000011111001100110000000000
000000000000000000010000000000011100001100110000000000
000000000000000111000110000011111010000000000001000000
000000100100100000000010000111101111010110000000000000
000100001011011001000111111001001110000000010000000000
000000001100010011100111001101111100000010000000000000
000010100000000001000000010011001001110110100000000000
000000100000001001100011111011111001110000110000000000
000000000000101011000000011011011000101000010000000000
000100000000010001000010000111101101010110000000000000
000000000001000001110011111001001111110011000000000000
000001000000000000000111100011001011000000000000000000
.logic_tile 6 13
000001001000000000000111010000000000000000000000000000
000110100000000000000010000000000000000000000000000000
111001000000100000000000010111001101110110100000000000
000000000000000001000010101001001110110000110010000000
010000000000000000000010000011111101001001000000000000
100000000000000000000000001011011101000010100000000000
010001001001000001000000000011101000000001000000000000
000000100110000001000000000000011111000001000010000000
000000000000001000000010011101111101101001000000000000
000000000000001011010011001001001010010110100000000000
000110100100001111000111010011011111000001000000000000
000000000000000001000011010000111100000001000000000000
000110100110100011000000000000000000000000000100100000
000101001111010000100011000000000000000010000000000000
000000000000100000000111100001101010110100010100000010
000000000000000001000000000000011101110100010010000000
.logic_tile 7 13
000100001100001011100011100001001100000001100000000000
000100000001010011000110000000001101000001100000000000
111000000001010101000000000011011101000010000000100000
000000000010000001000010101001011011000000000000000000
000000000000001111000011110011101100101000010001000100
000000000000101111000110000000111100101000010010000000
010011100001011001000000000001011101000001100000000000
110000100000001011000010100000101110000001100010000000
001000000011010011100011000011011010000010000000000010
000100000001011011000011010111101011000000000001000000
000010101100001000000111110111101010010010100000000000
000001000000000011000111110000001011010010100001000000
000010000000001111100000001111001010000000000000000010
000010100011000001000000000101001000000010000000000000
110000000000001001000000000001111001010110000100000000
000010100000000111000000000000011000010110000010000000
.ramb_tile 8 13
001000001010000000000000000000000000000000
000000010000000000010000001101000000000000
111000000010000000000011101000000000000000
000000000000000111000000001001000000000000
000000000000000001000011100000000000000000
000010101010100000110000000101000000000000
000010100000000000000000000000000000000000
000001000000000001000011101111000000000000
000101001110000000000000000111000000000000
000110100100000000000011101111000000001000
000000000000001111000010001000000001000000
000000000010000011000000000011001101000000
000000000010001000000010001000000000000000
000000000000000111000110010001001101000000
110100000000010000000000001000000001000000
010000000000100000000000000101001011000000
.logic_tile 9 13
000000000000001011100011110001101101110110100010000000
000010001100001001000111110111101110110000110000000000
000001100000001000000011100001111001000001000000000000
000001000000001011000010110000101100000001000000000100
000000001010001001000110001111101000000000000000000000
000100000000001001100100001111111010000010000000000000
000000000000000001100011110101101011000001000000000000
000000000000000000100110000000111101000001000000000000
000001000001011011100110010011101011101000000000000000
000000001100110101100011110011101010000110000001000000
000111100000001001100010000001001110000000010000000000
000000000100000011000100000000011110000000010000000000
001001000000001111000010000001001101110110100000000000
000010100001000101100100001001001110110000110000000000
000010100000010011000111101011101100000000000000000000
000000101010000000000011111101011101000010000000000100
.logic_tile 10 13
001000000000001000000111000111011110010100100000000010
000000100000000001000011100000111011010100100000100100
111000100001000000000111011001101001110110100000000000
000001000000000101000011111011111110110000110000000000
001001000110000011100111010111011110101000010001000000
000000100000000000100010100000111011101000010000100011
000000100111011000000111110011101010000000000000000000
000000000000100111000110110011101001000010000000000000
000000001010000111000011010011101111101000010000000010
000100000000000011100011100111101001010110000000000000
000000000010100111000111100001011111010111100100100000
000001001010000000000010101101011100101001010000000000
000010100000000001100000010001111011111111110100000000
000001000000000001000011100011101000111101110000100000
000100000000000000000011000101101101111111100100000010
000100000100000001000010101011111011101001010000000000
.logic_tile 11 13
000000000000011001100111001101111001000010000001000000
000000000001001011000110111001111010000000000000000000
111001100000001111100010100111011001101001000000000000
000110101100001011100110110000001010101001000000000000
000000001010000011100000000101001011010100000000000001
000000000001011001100010000111101101010000100000000000
000001100001000111000000011011101001000110000000000000
000001100010100101000011101011011100000010100000000000
000000000110001111000000010001001101000000000000000000
000000000000000111000011100001001111010100100000000100
000000000001011101100111110000011111111111000100000000
000000000000100111000111100000001110111111000010000000
001000000000000111100000000111001110111111110100000000
000000000000000111100011110011011010111101110000000001
000110100000001001000110000011001111111111100100000010
000000001100001011000100001001101000101001010000000000
.logic_tile 12 13
000001000001010101000000000011101010011101000000000000
000010100000000000100010110000101111011101000000000000
111000000000001011100000010111101000110100010001000000
000000000100000111000011000000111000110100010000000000
000000000110001111000000010011111001100000010000000100
000100001110000111000011011011101100000010100000000000
001000100100000000000011101001101100010100000000000000
000001000100000000000010000011101100000110000001000000
000010000000001001100000000011111110001011100000000000
000000100000000001000010000000101001001011100000000100
000000100000001001000010000111111000111000100000000000
000000000000001001100010010000101110111000100000000000
000000000000001000000010000101111111111110110100000010
000100000000101111000000000101111101101001010000000000
000010000000000101100010010101111110111111100100000010
000010100110000001000010100000101011111111100000000000
.logic_tile 13 13
000000000000001011000110000111111011001011100000000000
000010100000000111000000000000001100001011100000000000
111000001101100111100010010111011111111000100000000000
000000000000100000000110000000111100111000100000000010
010001000000001111100011101001101011010100000000000100
110010000000000001100100001011001001010000100000000000
000000000000000000000000000001001101101000000000000000
000100000000001111000000000111011001010000100000000000
001010100000001001100000000001001001010110000000000000
000000000000011111000010011111011110111111100001000000
000000000000000101000011111101001100010100000000000000
000001000000001001000111011111001100000110000000000000
000000000000000000000010000111111101101110000000000000
000000000000001001000110000000011111101110000000000000
000000001110000101100111110000000000000000000101100000
000000001000001001000011011111000000000010000000000000
.logic_tile 14 13
000010000000100011100000000011001100001011100000000000
000001000001000000000010000000101011001011100001000000
111000100110101011100000000111001101111000100001000000
010000000001010111110000000000101111111000100000000000
110000000001100000000110100011001111110100010000000000
010000000001100001000110100000101100110100010001000000
000000000000000101000011100101101000100000010000000000
000000000000000001000000001101111000010100000001000000
000000000000001011000111010011011011110100010000100000
000000001100000101100110100000101101110100010000000000
000000000000000101100000010111101111010010100000000000
000000000000010101000010000000011010010010100000000000
000000000100011000000111000001111101111000100000000000
000000000000000101000100000000001010111000100000000000
010000100000000111100000010000000000000000000100100000
010100000000000000100010000101000000000010000000000000
.logic_tile 15 13
000000000100000000000011000101001101111000100000000000
000100000000000000000000000000011000111000100000000000
111000000000001000000111100111111010000000010000000000
000000000000000001000000000000111011000000010001000010
010000000000001000000110000111011011010010100000000000
110000000000001011000010100000011101010010100000000000
000000000000000001100111000000001100111111000000000100
000000001010100000000111110000011001111111000000000000
000110000000000011000111010011101100001011100000000000
000001000000000000100111110000101110001011100000000000
000000100001100000000010010111101111001011100000000000
000001000001001001000110110000011001001011100000000000
000001000000001001000011110101011111111000100001000000
000000101110001111000010100000001010111000100000000000
110000100000001001000110000000000000000000000100100000
010001000001110001100000001111000000000010000000000000
.logic_tile 16 13
000000000000000001100111000001001010001001010000000000
000000000010000000000000000000001100001001010000000001
111010000110000111100011001001101011000110100000000000
000000000000000001000011101001101101001111110000000000
110000000001001111100111110000001000000011110000000000
110000000000001011100010000000010000000011110000000000
110000100001110000000000000000001011111111000000000000
100000000000010011000000000000011010111111000000000000
000010000000001000000111000011001111000000010010000000
000001000000001111000110000000111000000000010000000000
000000000010001001000011100011101101011101000000000000
000000000000001011000010010000111000011101000000000000
000000000000000000000110001111111101100010110000000000
000000000000000000000010001011001110011001100000000101
110000000110101001100000000000000000000000000101000000
010001000001001001000000001101000000000010000000000000
.logic_tile 17 13
000100000110000111000110011001111010000110100000000000
000100000000000111000010000011111110001111110000000000
111100001000000001000011101001001110000110100000000100
000000000000000000100100000111001100000000000000000000
110001000001101001100010110000011111000000110000000000
110010000001111111100010000000011110000000110000000000
000000000001111101000111011101011110000010000000000000
000000001010000111100111110101011000101001010001000000
000101001010001111100010000000001010000011000000000001
000100100000000001000000000000011011000011000000000000
001000100000000001100000000001011011000000000000000000
000001000000000001000000001001111000000110100000000000
000000000000000001010111100011011100011111110100000000
000000000000000000100000000000101100011111110001000000
001000000001100111000010100101101001111110110100000000
000000000000110011100110110101011010111111110011000000
.logic_tile 18 13
000100001010000001100111100000001101110000000000000000
000100000000001101000110100000011110110000000010000000
111000000000000000000111101101111010000000000000000000
000000001010000101000111110101011010000110100000000000
110000000001000111100000011011001001000000000000000000
010000000001010101100010001001011000000110100000000000
000000000001011011100111000111111100000110100000000000
000000001010000101000010111111111110001111110000000000
000111101010000101100110101011011001000000000000000000
000011000000000000000110001001011000000110100000000000
000001000000010000000000000001001010110110100100000100
000000101010100000000010010001001110111111110000000000
000001000000001011100110010101011110110110100100000100
000010000000100101000011001111111001111111110000000000
000000000001000001100011010000001111001111110110000000
000000000110100000000010000000001011001111110000000000
.logic_tile 19 13
000000000000011000000110100000011001000000110000000000
000000000000000001000100000000001111000000110001000000
111000000000000011100111010000001011000000110000000000
000010100000000111000010000000011010000000110010000000
010001000000001000000111010000001111110000000000000000
100010100000001111010110000000011101110000000000000000
000001000110101001100000000011011111000110100010000000
000000100110011011000000000101101100001111110000000000
000000001110100000000000011101011001000000000000000000
000000000001010000000010011001111010000110100001000000
000001100000100011100000010000001011110000000000000000
000000000000110000100011100000011010110000000000000010
000010000000000000000111010011111110000110100000000000
000001000110000000000110011111011000001111110000000000
010010000000100001000110100000000000000000000101000000
010001001100010000000110001001000000000010000000100000
.logic_tile 20 13
000000000011000011100111000000011010000000110010000001
000000000001010001100000000000001110000000110000000100
111000000010100011000000000011101110110000000000000110
000000000000000000000000000011011001110110100000000000
010001000000000111100011110000000000000000000000000000
110010000100001011000011110000000000000000000000000000
001100000000000001000000011011101111001111110000000100
000100000000001001100011011011111000001001010000000001
000000000000001011100000000011101011010000100000000000
000000000000001101000000000001001110000010100000000000
000110001010001011100010010011011111000110100000000000
000000000000000001100011010001011011000000000000000000
000000000000000111000010000000011110000011000000100000
000000000000000000100100000000001010000011000000000010
010000000000101001100111100000000000000000000100000100
110000000100000111000000001101000000000010000000000000
.logic_tile 21 13
000000001000000000000000010101001101100000000001000000
000000000000000000000011110000001001100000000000000000
111000000001010000000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
010000000001010111000111000000001110000000110001000000
110000000000000001100010000000011010000000110000000000
000110001000000000000111000011001100000110100000100000
000100000000001001000011101101011101000000000000000000
000001000001001011000011111101101110010100100001000000
000010000000001101000111010011101001111110110000000000
110000100000010000000010000000000000000000000000000000
100001000000100111000000000000000000000000000000000000
000000000000001000000011010011111010011101000110000000
000000000000010101000111010000101111011101000000000000
110100001000010111100010000111111011011101000100000000
110011100010001011100000000000111110011101000000000000
.logic_tile 22 13
000000000100000000000110010000011001000000110000000000
000000001110000000000011110000001111000000110000000000
111010100001010101000110111011101011001111110000000100
000001000010100000100011000101001001001001010000000000
110010100000000001000010100011001111000111010000000000
010001000000000000000010010000111101000111010000000010
000100000000000000000110000000011001000000110000000000
000000001010101101000000000000011101000000110000000000
000000001110000000000011100111101000101011010000000000
000100000000000000000111100101011011000001000000000001
001010100000100000000111010000011110110000000100000000
000000000000000001000110110000001110110000000000100000
000000000000000000000000000000011110110000000101000000
000000000000001111000011010000011001110000000000000000
110000000000011001100111010000011010110000000100100000
000000000000000101000110000000011011110000000000000000
.logic_tile 23 13
000010000000101000000011110000011000110000000000000000
000010000000011111000010000000001000110000000000100000
111000000110001111100111000001011110000110100000100000
000000001110000111000110100000111011000110100000000000
110000000000001111000011100101011011100000010000000000
110000000000001111100011100101011001010100000000000000
001100000000000000000111000101001101011101000100000000
000100001010000001000010110000101111011101000000100000
000000000000000011000000000001011011011101000100000000
000000000000001111100011010000101101011101000000000000
000010100000000011100000010101001110011101000100100000
000001001110000000100010110000101100011101000000000000
000000000000000111100111100001011000011101000100000001
000000000000010000000000000000111101011101000000000000
011001001111000000000011000101011011011101000100000100
010100100000010000000011010000111100011101000000000000
.logic_tile 24 13
000000000000000011100011111111111011000110100000000000
000000000100000000000011101111111110011111110000000000
111010100000010000000000010101101010000110100000000010
000001100000100000000011100101011001000000000000000000
010000000110001000000010000000000000000000000000000000
010000000000000011000011000000000000000000000000000000
000010100000010001000000010011001110110110100001000000
000000001100100001100011100000011000110110100000000000
000000000101011000000000000101011011010110000011000000
000000000000100001000000000000101001010110000000000000
000001000010010001000011101000000000000000000100100000
000011000000000000100000000011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100111000111101000000000000000000101000000
000000100001010000000010011011000000000010000000000000
.ramb_tile 25 13
000100000010000011100000000000000000000000
000100010000000000000011101111000000000000
111010100000101000000111000000000000000000
000011001010011011000100001111000000000000
000000000110000000000000001000000000000000
000000000010000000000000001011000000000000
000000100010010001000000000000000000000000
000011000000100111100011111011000000000000
000000000000110000000011101101100000010000
000000000001110000000000000001000000000000
000000000010000000000000011000000001000000
000001000000000000000011001101001001000000
000000000001000001000010000000000000000000
000000000000000000000011110111001001000000
010001001000000000000000000000000001000000
110000000000000000000010000001001111000000
.logic_tile 26 13
000100000000001111000000000111101101000110100000000000
000100100000000001100010011001101110001111110000000000
111000000000000000000000000101111100000111010000000001
000000000000001001000000000000011010000111010000000000
010000001110001000000111100000000000000000000000000000
110000000000001011000000000000000000000000000000000000
000000000000100011000000010001011111001001010000000000
000000000101010000100011000000011110001001010000000001
000100000000000111000000000011111011111101110000100000
000000000010000000100000000111011100111111110001000000
000010100001011101100000010000011000000000110010000010
000001000001101111100011000000001111000000110000100010
000000000111000011000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000000000111000011100000000000000000000100000010
000000001000000001000010000001000000000010000000000000
.logic_tile 27 13
000000000000001111000000001101001110010100000100000000
000000000000001101010000001011001111010000100000000000
111000001110000000000000001001001010010100000110000000
000000000010000000000000001111001000010000100000000000
000000000000001001100000000000000000000000000000000000
000100000000001101000000000000000000000000000000000000
000000000000000000000000000000011111000011000100000000
000000100000000000000000000000011110000011000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110101000000000010000000000000000000000000000
000000001110011111000011010000000000000000000000000000
000101000000001000000111000000000000000000000000000000
000100100000000001000100000000000000000000000000000000
110001001010000000000010010000000000000000000000000000
010100100010101111000111010000000000000000000000000000
.logic_tile 28 13
001001000000001101100110100011011000000011110000000000
000000000000000101000011110000100000111100000001000000
111001001011010111100000000000001100111111000000000010
000010100000101111100000000000011001111111000010000100
010000000000001101100000000000000000000000000000000000
010010100000000101000000000000000000000000000000000000
001011100000100000000110000000000000000000000000000000
000011000011010000000000000000000000000000000000000000
000000100000000000000111010000011101000000110001000000
000100000000000000000110010000001011000000110001000000
000001000001010001100011100000001010110000000110100000
000000001100100000000100000000001010110000000000000100
000000000000000000000000000000011100000000110101000010
000000000000000000010000000000011000000000110000000100
010000001100000000000000000000000000000000000111000000
010010000001000000010000000001000000000010000001000110
.logic_tile 29 13
000000000010000000000110001011011110000010000000000000
000000000000000000000010000111101011000000000000000000
000000000000001011000111001011001010000010000000000000
000000000011000001000010011111001111000000000000000000
000000000110001001000111100101001001100000000000000100
000000000000000001100100000111011000000000000000000000
000000000000010011100000011101101000000010000000000000
000010100110100000100011011001011100000000000000000000
000001000101010011100010001011111010000010000000000000
000010000000100111100111001011111111000000000000000000
000000000000000000000010100101111000000011110000100000
000010000000000000000110110000010000111100000000000000
001000001100001001100111100111011000000011110010000010
000000000000011111000011100000000000111100000000000000
000110100010001101000011100011011110000011110000000001
000001000010000011100111100000110000111100000000000000
.logic_tile 30 13
001000000110101111100000010001001001111100001000000000
000000000001000011100011110000001100111100000000010010
000000000100000000000000000001001001111100001000000000
000000001110000000000000000000101110111100000000000010
000000100001010111100000000011101001111100001000000100
000000000000100000000000000000101100111100000000000000
000000000001010000000111100001001001111100001001000000
000000000000110000010100000000001110111100000000000000
000000000000100000000000000111001001111100001000000000
000000100001000000010000000000001100111100000000000000
000000000001011000000111000101001001111100001000000001
000000000100100011000100000000001110111100000000000000
000001000000101000000000000111001001111100001000000010
000000001111000111000010000000101100111100000000000000
000001000000101000010000000101101001111100001000000000
000010000100010011000000000000101110111100000010000000
.logic_tile 31 13
000001000000000000000111000111101000000011110000000000
000000100000000000000000000000110000111100000000000001
000110100000100000000000000011101010000011110000000001
000001000001010000000000000000000000111100000000000000
000000000000000011100000000000001111000011000000000000
000000000000000000000000000000011010000011000000000100
000000000000011011000000000111001100000011110000000000
000001000110000101000000000000010000111100000000100001
000000000000000000000111110011111010000011110000100001
000100000000000000000010010000000000111100000000000000
000000000100000111100110010000000000000000000000000000
000001000001011111100111100000000000000000000000000000
000000000000000111000000010011011100000011110000000000
000000000000000000100011000000110000111100000000100000
000000000000100001100000000011111110000011110000000000
000001000110000000100011110000100000111100000000100000
.logic_tile 32 13
000000000001001001100000011000001000000100101100000100
000000000000100001000010000011001000001000010000110000
111000001110000001100000000011101000000100100100000100
000000000000000000000000000000001000000100100001000000
110000101110000000000000001000011000000100100100000100
110001100000000000000000000011001001001000010000000000
001000101000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000100101000000000000000011101000011000100000010
000010000001011001000000000000001000000011000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
.io_tile 33 13
000000000000010000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000001000000001001100110010000001000001100111101000000
000000001010000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000010000001000001000010000000001000110011000010000000
010000000000000000000000000000001000001100111101000000
000000100000000000000000000000001001110011000000000000
000000100000010000010000000000001000001100111100000000
000011100000000000010000000000001001110011000000000000
000000000001110000000000000000001001001100111100100000
000000001001110000000000000000001000110011000000000000
001010100000000000000000000000001001001100111101000000
000000100000000000000000000000001000110011000000000000
001000000000000000000000000000001001001100111100000000
000001000000000000000000000000001001110011000000000000
110100000000000000000000000000001001001100111100100000
000100000000000000000000000000001001110011000000000000
.logic_tile 2 14
000000000000000000000110110000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000001000000000011100000000101001000000110100000000100
000000100000000000000000001001011100001111110000000000
000001000000000001000010001101011000000110100001000000
000010101000000000100110011101101011001111110000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000110100000010001000000000000000000000000000000000000
000001001000100000100000000000000000000000000000000000
000010000000100000000000001101011100000110100000100000
000011000000011111000000001101001100001111110000000000
001011000110000000000000000000000000000000000000000000
000110000000000000010000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 14
000011100000010000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000101001010100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000100001000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100100010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
.logic_tile 4 14
000001001111010000000000001111111010110110100000000000
000000100000100000000000001101111101110000110000000000
000100000000001111100000001011101100000000000000000000
000000000000001111000000000101001101010110000010000000
000001001110101000000010001011111010110110100001000000
000010100000000001000010110001111101110000110000000000
000101000010000000000011110000011111001100110000000000
000100000000000011000011010000001000001100110000000000
000000001010000000000110010000001110000011110010000000
000010000000000001000011110000000000000011110000000000
000100001110000000000111000101001100000000000000000000
000000000000000011000100000101101011010110000000100000
000000000000001000000000000000011110000011110010000000
000000000001011111000000000000000000000011110000000000
000000000010001001000000000000000000000000000000000000
000000001000001011100010010000000000000000000000000000
.logic_tile 5 14
000000001000101001100110101111011011000000010000000000
000100100001010001000000000101001101000010000000000000
000000000000000000000111010111001110110011000000000000
000000000000000101000011101111011011000000000000000000
000000000100000000000110000000000000000000000000000000
000010100000000001000011100000000000000000000000000000
000000000000101001100110010001011010000001000000000000
000000000000001101000011110001011001000000000000000000
000000000000001000000011010101011101000000010000000000
000110100000001111000110111101001001000010000000000000
000010100011010101100000000011001101110011000000000000
000010101100000111000011111011101111000000000000000000
000011100000100001000010011111111001100000000000000001
000001100000010111000011110001011110000000000000000000
000011100000001011100000010000011101001100110000000001
000010100000100001000011000000001011001100110000000000
.logic_tile 6 14
000000000000001111100000000111011011110110100000000000
000000000001001011100000000111101001110000110000000000
111000101100000101000111110111011100101000010000000000
000001000000010111000011100101001111010110000000000000
000000000000001000000000000111011000101000010000000000
000000000001000001000000000001011111010110000000000010
000000000000100000010011101011011000101001000000000000
000000000001010111000000001111001000010110100000000000
000001001010001001100000000111011011110110100000000000
000010001110011111000000001111001001110000110000100000
000000001100000000000010000000011101001100110001000000
000000000000000001000011110000011101001100110000000000
000000000000001111000010000001011001110110110000000000
000000100000001011000011100011011001110000000000000000
000100000000000000000010010101111111111111110100000100
000000001001010000000110000011111000111101110000000000
.logic_tile 7 14
000000000000100001100110010101001110101000010000000100
000010100000001111000010000000001010101000010000000000
111000100000001000000111110011101101101001000000000000
000001000000010011010111110000011010101001000000000000
000100000000101111100110110000011111000000110000000000
000110100111001011100011100000011011000000110000000000
000000000000001000000111101001111001100000010000000000
000000000000000111000100001001011100000010100000000000
000000000000011111000111100101001110110110100000000000
000000000000101011100011110001111110110000110000000000
000000100000001111000000000011101110111000100001000000
000001000010000001100010000000111101111000100000000000
000010100100000111100110100111101100111111110100000000
000001000001001001000110001101001001111101110000000100
000100000001001000000111100011011110111111110100000100
000100000000001101000110010001011001111101110010000000
.ramt_tile 8 14
000100011001000000000111001000000000000000
000000110000100000000111001011000000000000
111000110000000000000000000000000000000000
000000010000000000000010011101000000000000
010000000000100000000000011000000000000000
010100000000010000010011010011000000000000
000000000000000011100000000000000000000000
000000000000000000100000001111000000000000
000000000110000001000000001011100000000000
000000000000000000100000001001100000010000
000100000000000111100010101000000001000000
000000000000000001100011110111001100000000
000001000001010000000000011000000001000000
000010000001100000000011110111001111000000
010000001000000111100111000000000000000000
110000001110001011000000000011001001000000
.logic_tile 9 14
000010000000101011000111001001001010101001000000000000
000001000001011001000111110111111000010110100000000100
111000000000011000000000001001101010110110100000000000
000000000000001111000000000111011111110000110000000000
110000000000101001100111000000001110001100110001000000
010100000001011011000010010000001100001100110001000000
000010000000000001100000000101001000101001000000000000
000001000001000000000000000000011000101001000000000100
000001000000000000000000000000000000000000000000000000
000000100000001111000011100000000000000000000000000000
000000001010110111100111101111001010110110100000000000
000000001111010000110000000011111111110000110000000000
000100000000100000000010001011101010101000010000000000
000100000001010001000011000101001111010110000000000000
000000001001001111010000001000000000000000000100000000
000000000000000011110000001011000000000010000000100000
.logic_tile 10 14
000000000000101111100110000111101110111000100000000000
000000000000000001000000000000101010111000100000000000
111010000001000000000111101101101101010110100000000000
000000000100000000000100001011001110100000000001000000
000111101010001011000111000001111110101000010000000000
000001000000010001000110100000101000101000010000000000
000010000110001011000111100011111111100000010000000000
000000001100001111000110001101101010000010100000000000
000000000000001011100110100101101011010110100000100000
000000000001010101100111100111101100100000000000000000
000000000000001000000010010101001110111111110100000001
000000001000001011000011000011111001111101110000000000
000000000000000001000011110111001011111111110100100000
000000000000000111000110001011111111101101010000000000
000000000010001101100111010101111100111111100100100000
000000000010011011100111001011101000101001010000000000
.logic_tile 11 14
000001000000101011100000000001011011111000100000000100
000010000001010111000000000000011100111000100000000000
111000000000000000000111100000001011000000110000000100
000001000000100011000000000000001001000000110000000000
110100000000100111100000000001011101010001110010000000
000100000001010111100000000000011000010001110000000000
000000000000001001000010010111011001111001110000100000
000001000010000011100011010001001110111101010000000000
000000001100001001000000011101011010101001000000000000
000000000000001001100011011101001100010110100000000000
000000000001011011100111100000000000000000000000000000
000000001010000101100000000000000000000000000000000000
000000000000001001000000001011101110000000010100000000
000000000000001011110000000101001000000000000000000100
001010000000001000000000000000001100110000000100000010
000110001100001011000000000000011100110000000000000000
.logic_tile 12 14
000000000000100011100010000000011010000000110000000000
000000000010010000000000000000001010000000110000000000
111000000001000001100111010111111010010110000000100000
000001001000100011000111100000011010010110000000000000
000000000000001101100010010001111101111000100000000000
000000000000000001000111110000111001111000100000000000
000000000011010111100111010111111001111101010000000000
000100001110100111000111111001101000111001110001000000
000010000000100000000000001011101011111110110000000100
000000001100010111000000001101101110010100100000000000
000000000001010000000110100101101101010001110000000000
000000000000100000000000000000001011010001110000000000
000001000000000001000110100001001110111110110100000000
000000100000000101100100000000001111111110110000000010
000000000000000001000011100111001011111111100100000100
000000000000000000100000001101011000101001010000000000
.logic_tile 13 14
000000001010101000000110010111011100001011100000000000
000000001010010001000010000000011101001011100000000010
000001000100010000000111000001011111111110110000000100
000010000000000000000100001111011001010100100000000000
000001000001110001000010000111001000111000100000100000
000000000001011001000100000000111100111000100000000000
000000000000001000000010000111001011001011100000000000
000000000000000011000000000000011100001011100000000000
000010100000101001100111110111111011111000100000100000
000001100001000101000011010000101100111000100000000000
000100101110000001000111010111011100111101010000100000
000001001000000101100110100101111101111001110000000000
000000000000001111100111010111101100010001110000000000
000001000110001111100011110000101001010001110000000001
000000000011000000000011000101101010111000100000000000
000010100000000000000110000000101001111000100000000000
.logic_tile 14 14
000000001011001000000010100101001100001011100000000000
000000000000001011000100000000111101001011100000000000
000010000001000000000010110101111110111000100000000000
010000000000101101010110010000101111111000100000000000
000000000000000111000000010101111110110100010010000000
000000000000000000000011010000111110110100010000000000
000010000001011000000111000101101100111000100000000000
000000000000001101000011100000101001111000100001000000
000001000000001001100010011101111000101001110000100000
000110000001000001000111011011011000000000010000000000
000000000100000000000000010101011001111000100000000000
000000000000000000000011000000001110111000100000000100
000000001000000001100110010101111111111000100001000000
000000001110000000000010100000111001111000100000000000
000000000000001011000000010101001110111000100000000000
000000000000000101000010100000011100111000100001000000
.logic_tile 15 14
000100100100000000000110001111111000000110100000000000
000001000000000000000000001001101101001111110000000010
111000000000001011100000010101011110001001010000000000
000000000000100111000011010000001110001001010010000000
110000001100000001000000010101111101001011100000000000
110000001011000001000010000000001111001011100000000000
000000000001001001110000000001101100001011100000000000
000000000000000111000000000000001100001011100000100000
000000000000001001000011100111101011111000100000000000
000010000000000011000010010000011010111000100000000000
000100000000000001000000000001111100001011100000000000
000100000000010000100011110000011101001011100000000000
000000000000000000000111000111101001110100010000000000
000000000100000011000000000000011010110100010000000000
000000000100000111010111110000000000000000000101000000
000000000000000001100010110101000000000010000000000000
.logic_tile 16 14
000000000000001111100010010101111001001001010000000000
000000000000001111100011100000001000001001010010000000
111000000001001011100011111001101000000110100000000000
000100000000000111000111000011111111001111110000000000
010000000000100000000010000001001111010110000010000000
110000000001010000000011100000101110010110000000000000
000100000000011000000000010111001100001001010000000000
000100000000100001000011000000001000001001010010000000
000000000000000000000000010101111001000110100000000000
000000000000000001000011101011111100001111110000000000
000001000000001111100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000001000000000001100000010000000000000000000100000000
000010000000000001000011010001000000000010000000000010
110000001110000011100000000000000000000000000101000000
000001001111000000000000001101000000000010000000000000
.logic_tile 17 14
000000000000001000000111000111111011000110100000000000
000000000000000001000110000000101011000110100000000000
111000000000001000000000000011011110010110000000000000
000000001010001111000000000000011110010110000010000000
110000001100000000000000010111011101010000100000000000
010000100000000001000010001111001101000010100000000000
000000100000001001000110100000001000000000110001000101
000000000000000011000000000000011101000000110000000000
000000000110000011100110110101001101110000000001000000
000000000100001011100011000111101010110110100001000000
000000000000000111100000010001011110000110100000000000
000000000000000000100011000000001010000110100000000000
000000001010001111100111110111001001001001010000000000
000000000000000011000011110000111000001001010000000000
000110100110000111100111111000000000000000000101000000
000000000000000001000011100111000000000010000000000000
.logic_tile 18 14
000000001110001111100111000111011000000110100000000000
000000000000000011100011000000101000000110100000000000
111001000000001111100010101011011010000110100000000000
000010000000000111100000001001011010001111110000000000
110000000010001001100010010001001010000001000000000000
010000000000101001000011010000011001000001000000000000
000000000000000000000111110111011110000010000010000100
000010000000000000000111100000001101000010000000000000
000000000000001000000111101001001010010110000000000000
000000000000001101000111100001111001111111000000000000
000000001000010001000000000101011111000111010000000010
000001000000000011000000000000111011000111010000000000
000000001110000011100000010111111111001001010000000000
000000000000000000000010000101011100000000000000000000
000011000000001111000110001000000000000000000100000000
000010000010000001100011010011000000000010000000000000
.logic_tile 19 14
000001000000000001100110010000000000000000000000000000
000000100000000101000011000000000000000000000000000000
111001000000011001100000001111011100000110100000000000
000000100000100111000010010001011010001111110000000000
110000000000000111000011101101101011000110100000000000
110000000000000101000011100111011001001111110000000000
000100000001000111000110011111101010000110100000000000
000100000000000001000010000011101010001111110000000000
000000000000000111000000000011101110000110100000000000
000000000000000000000000001001101000001111110000000000
000110000000001011000111010001111011110110100101000000
000001000000000001000011000001001101111111110000000000
000000001010000111000011001111111010110110100100000000
000010000000001111000000000011011110111111110000000001
000000000000001111000111000101011010110110100101000000
000000001011011001100000001001111100111111110000000000
.logic_tile 20 14
000100000000001001100000000001011000001001010000000000
000000100000001111000000000000011000001001010000000010
111010100000000001000011001101111010000110100000000000
000000000000000000100100000001101111001111110000000000
010001000000000111100010010000000000000000000100000010
110100001010011001000111010111000000000010000000000000
000000001010000111100111100000000000000000000100000100
000000000000000000100000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000100000000000000000000101000000000010000000000010
000000000110000000000000001000000000000000000100100000
000000000000000000000000000111000000000010000000000000
001000000000000001000000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000110001010001000000000000000000000000000000101000000
000000001101001111000000001101000000000010000000000000
.logic_tile 21 14
000100000000010000010110001001101100101011010000000000
000000000000100000000010001011001110000001000010000101
111010000110000001100110000001001011010000100000000000
000011000000001001000000001011111010000010100000000000
110000000000000001100011101001101000101011010000000100
110000000000000000000010011011111010000001000000000000
000000000000110000000010110000011110000000110000000000
000000000010010111000111000000011011000000110000000000
000000000000011111100011100111111010011101000100000000
000000000000101101100110000000111100011101000001000000
000000000000100000000011010011011011011101000100000000
000000000000011001000011000000111101011101000000000000
000000000000000011100011100111101111011101000100000010
000010001000001111000000000000101110011101000000000000
110011100000000011000110110011011001011101000100000000
010010001110001011100011100000101110011101000000000000
.logic_tile 22 14
000000000000001011000000000011011000000110100000000000
000010000000000011100010010001011110001111110000000000
111000000000000111000111001111111100000110100000000000
000000001010000000100111010001011110001111110001000000
010000000000000000000000000011001011000000000000000000
010000000010000011000011000011101110000110100000000000
000000000000000000000000010000011100110000000011000000
000010000000000001000010000000001111110000000000000000
000000000000001001000111000101111010010110000000000000
000000000000001011000100000000011111010110000000000000
000001001000000000000000000000000000000000000100000000
000010000000000101000010001101000000000010000000000000
000000001000000011100111011000000000000000000100000000
000100000000000011000011011001000000000010000000000000
000100000000000111000000000000000000000000000100000000
000010001110000000100000000001000000000010000000000000
.logic_tile 23 14
000001000000001000000110110001001110101000010000000000
000011000000000001000110000000111100101000010000000000
111000100001010000000010010011101011000000010000000000
010000000001000000000110110000111111000000010000000000
110010000000000000000010010000001110000000110000000000
110001000000000000000010000000001011000000110000000000
000011000000000011100111101111011000101111000000000000
000011100011010000100111101001011101000110000000000100
001000000010001001100111101001001011010110000000000000
000000000000001011000100001111111110111111100000000000
000001001100101001100110010001011010000110100000000000
000000000000010001000010000011011110000000000000000000
000001100000001111100010001101101011101111010100000010
000000100000000111000111101011111100010110000001000000
000000000000000001000111011101101001101111010110000000
000000001000000000000011001011011100010110000011000010
.logic_tile 24 14
000000000000011000000110111011111110010000100000000000
000000000000001011010111101011001000000010100000000000
111000000000000111100111010111011001000001000001000000
000000000001000001100010000000011001000001000000000000
000000000000000101100111101101011011101001000100000100
000001000000001111100111100001001111111111011000000000
010000000111010001000000000111101010001011100100000100
000000000010101111100000000000011011001011100000000000
000101000000000101100111010011001101101001110101100000
000110100111011111100011001011101100000000010000000000
000000000000101011100010000101101011101001110100000101
000000000000010011000110111111001000000000010000000000
000000000000000111100000010011101100101001110100000000
000000000001010000000011001011101001000000010000000011
111010100000001011100010000011001010101001110101000010
000001000100000101100100001111001001000000010000000000
.ramt_tile 25 14
000100010000000000000111101000000000000000
000110010000000000000110001011000000000000
111010010000100000000000001000000000000000
000001010000010000000000000111000000000000
010000000000000000000011110000000000000000
010000000000000001000011001101000000000000
000000001011101000000111001000000000000000
000000000011101111000000001111000000000000
000000000000000000000000001101000000000000
000100000000000011000000000011000000000000
000010000000101011010000011000000000000000
000000000101000011100011110101001011000000
000001000000000000000000000000000001000000
000000000000000000000000000011001011000000
110000000100011001000000011000000000000000
110000000000001011000011000011001001000000
.logic_tile 26 14
000000000000000011000000000000001011000000110001000000
000000000000001001010010000000001010000000110000000000
111000100000000111000011100000001011110000000000000000
000001000110000000100100000000001100110000000000000010
110000000001010111100000000000000000000000000000000000
000000000000101111100000000000000000000000000000000000
000000000000100011100011100000000000000000000000000000
000000000010010000100000000000000000000000000000000000
000100000000000000000000001111011000101111000000000000
000100000000000000000000001011011001000110000000000100
000010101010000111000000010101101111010110100000000100
000001000110000000000011000001101000100000000000000000
000000000000000111100000000000000000000000000100000010
000000000000000111100000000001000000000010000000000010
000100000000000000010000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
.logic_tile 27 14
000000000000000011100111100001011100000010000000000100
000010000000000000000000000111111100000000000000000000
111010000000000001000000010011111111000110100000000000
000100000000010000100011011011101000001111110000000000
110001000000000001100000000000000000000000000000000000
110010001110000000000000000000000000000000000000000000
000011000010000000000111000101011011001001010010000000
000000101111000000000100000000011111001001010000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000001001000000000110110000000000000000000000000000
000000000000000111010011101000000000000000000101000000
000000000000000000100100001001000000000010000000000000
000000000000010011100000000000000000000000000100000010
000000000000000000100010010001000000000010000000000000
.logic_tile 28 14
000000000000000000000000000000011110110000000000000000
000000000000000101000011110000011011110000000000000000
111000001011001111100111110001111110100000000001000000
000000100011010001110111101101001110000000000000000000
000000000000000111100110011011111010000010000000000000
000000000000000000100010000101111010000000000000000000
000100001110001111000111111011001110000010000000000000
000000101101010111000111000011011111000000000000000000
001000100000001101000000000101111000000010000000000000
000000000000000011100011101001001000000000000000000000
000000000000000001000111000001111011101001110110000000
000000000000000000000000000011111010000000010000000001
000000000000001101000010100111111000101001110100100000
000000000000000001100110000111011100000000010000100100
110010101010001101010000010011011010101001110110000000
000111000000001111000010100011111111000000010001000000
.logic_tile 29 14
000000100000101011000110010011011110000011110000000010
000000000001000111100011100000100000111100000000000000
111000001100001001000010100111001001100000000001000010
000000000000101011100100000000111100100000000001000100
010100000000000001000011110001011110000011110001000000
110100001110000000110011110000010000111100000000000000
000000000100000101000010001001011111000010000000000000
000110000000000000000111100001011001000000000000000000
000000000000000000000011000001001011000010000000000000
000000000000011001010111000101011110000000000000000000
000000000000001001100110000011101101000001000000000000
000000000001010001000011011001001011000000000000000000
000000000001000000000110101111001111000010000000000000
000000000000001001010110001011101010000000000000000000
011110001010010011000010110011011011000010000101000100
010000000000000111000110100000111101000010000010000100
.logic_tile 30 14
000100000000000111000000010111001000111100001000000010
000000000000001001000011100000001010111100000000010000
000010000000000000000000000011101000111100001000000000
000000001110000000000000000000001000111100000010000000
001001000000000111000000000011101000111100001000000010
000010000000000000000011010000001010111100000000000000
000000000000010000000000000001001000111100001000000000
000000000001010000000000000000001000111100000000000100
000010000001010000000000000011101000111100001000000000
000001000000100000000000000000101010111100000000000100
000000001011010011100011100001001000111100001001000000
000000000000101001000100000000101000111100000000000000
000001000100001011100000000101001000111100001000000000
000010100000001011000000000000101010111100000000000000
001110100000000000000000000111001000000011110000000100
000001000000000000000000000000000000111100000000000000
.logic_tile 31 14
000000000001100111010110010001000000000000001000000000
000000100000010000000010000000000000000000000000001000
111100000100001001100010010000000001000000001000000000
000000000110100001000110000000001001000000000000000000
000000000000000000000000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000000000011110000000000000000001000001100111110000000
000000000101010000000000000000001001110011000000000000
000001000000000000000000000000001001001100111100000010
000010100010000000000000000000001000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000010010000000000000000001000110011000000000100
000000000000000000000000000000001001001100111100000000
000000000000010000000000000000001001110011000001000000
110000000000000000000000000000001001001100111100100000
000001000001000000000000000000001101110011000000000000
.logic_tile 32 14
000000001000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000010011011000000011110000000000
000010000001010000000010110000110000111100000000100000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100011000000000111111010010111100001000000
000000000101010000000000000000101001010111100000000000
001001001001010000000000010000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000001001111000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000111100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.io_tile 33 14
000000000001000000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000001100000
000000000000000000
000000000000101000
000000000000000000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000101001100110010000001000001100111101000000
000000001011010001000010000000001000110011000000010000
111001000000001001100110010000001000001100111100000000
000010100000000001000010000000001000110011000001000000
010000000000010000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000010100000000000000000000000001000001100111101000000
000001000000000000000000000000001001110011000000000000
000001000000100000000000000000001001001100111100000000
000000100001010000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000001
000000000000010000000000000000001000110011000000000000
000000001100100000000000000000001001001100111101000000
000000000000010000000000000000001001110011000000000000
110000000000000000000000000000001001001100110100000000
000000001110000000000000000000001001110011000000000000
.logic_tile 2 15
000000001000100000000111010000000000000000000000000000
000000000001000000000111010000000000000000000000000000
000000000000001011110000000011101011000110100001000000
000000000000000101010000001101011110001111110000000000
001100000000000000000111110000000000000000000000000000
000010101001010000000110100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100001110000010111001011111001000110100010000000
000001000001010000010000000001101101001111110000000000
000000000000000000000010000011101001000110100001000000
000000000000000001000010001011011110001111110000000000
000110101000000000000000001011101001000110100001000000
000000000000000000000000001101111101001111110000000000
000000001110000000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
.logic_tile 3 15
000010100110100000000000000000000000000000000000000000
000001001010010000000000000000000000000000000000000000
000000101111000000010000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000010001000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001001001000000000000000000000000000000000000000000
000001000001100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
.logic_tile 4 15
000100001111010000000111010000000000000000000000000000
000000100000010000000111010000000000000000000000000000
000000001100001000000011010101011100001011100000000100
000000000110001011000111110000111011001011100000000000
001000001010001000000010000000011000001100110000000000
000010000100000011000011100000011001001100110000000000
000000000101010000000000000101001111001011100000000001
000010000000000000000000000000101101001011100000000000
001000100110000011100000000111101011001011100001000000
000001000000000000000000000000101001001011100000000000
001000000000100000010111100101001110001011100000000010
000000000000000000010110000000111001001011100000000000
000000001000000001000110100111101101001011100000000000
000000000111010000100100000000101000001011100001000000
000100001010000000000000010000000000000000000000000000
000000000000000000010011100000000000000000000000000000
.logic_tile 5 15
000000000001001101010000001001011100100001000000000000
000100000000101111100000000011001010000000000000100000
000110000000001000000000000001101101001011100000000100
000001000000000011010000000000001011001011100000000000
000010001010000001000111000101001011001011100000000100
000101000110001111000111100000011111001011100000000000
001001001010010000000000010000000000000000000000000000
000010001000100000000011000000000000000000000000000000
000101001010001000000000010111011100110011000000000000
000000001100001011010011001101111000000000000000000000
000000000001001001000111100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000001010100001000000000101001110001011100001000000
000000000001001011100011000000001101001011100000000000
000000000000000000000111110001101111001011100000000010
000000000000000000000111000000001111001011100000000000
.logic_tile 6 15
000101000000000001100111110111001101000010000000000000
000010100001010000000110000111101001000000000000000000
111000000001010000000111101111111010000010000000000000
000000000000101001000011101111101001000000000000000000
010111000110000111000010001101011101000010000000000000
110111100000001001000100001011001011000000000000000000
000000000000000011110111100001001101100000000000000001
000000000000101111000100000001101001000000000000000000
000100001011001111000000000101101101110100010000000000
000000000000000001100000000000001110110100010000000000
000010000000000011000010010000000000000000000000000000
000011000000000000000011010000000000000000000000000000
000000000000100011100000001000000000000000000100000000
000100000000010000000010001101000000000010000000000010
000000000000001011000011101101011001111100000100000010
000000001110011011000010011011001110110000110000000000
.logic_tile 7 15
000000001010001000000000000011111110100000010010000000
000000000000000111000000000001111100010100000000000000
111000000000000001000000001011101110010100000000000000
000000000000100000110000000001001101000110000000000100
110001000110000000000011101101011010110110100010000000
110000100010000000000011001011111101110000110000000000
000010100000001001000111010101011011000001000000000000
000001000000000101100111100000101100000001000000100000
000000001100001111100011101011011011110000110101000001
000100000000000111000011101101001111111100000000000000
000100000000001111000111010000000000000000000100000010
000100000000001101000111100111000000000010000000100000
000000000001100111000111001000000000000000000100000000
000000000001011101100000000111000000000010000001100000
000000001011000111000111111000000000000000000101000000
000000000100000000000011110101000000000010000000000000
.ramb_tile 8 15
000010100110001000000000000111001010100000
000110110000001011000010000000010000000000
111110100000001111100111010001001000000100
000000000100000011000111100000010000000000
000001000000000000000011100101001010000000
000110000000000001000010010000010000010000
000000000000100011000000011101101000000010
000000000100011001100011011101010000000000
000000000000010000010000000011101010100000
000000000000100000000011101101010000000000
000000000000100011100000001011001000000000
000001000001010000100000000001110000000100
000010000110000000000011000101101010000000
000001000000001001000000001111010000000000
010000000000000000000000001001101000000000
010000000100000000000000001001110000010000
.logic_tile 9 15
000100101110100111000000000000000000000000000000000000
000010100000010111100000000000000000000000000000000000
111000001010101000000000010101011101000010000000100000
000010100000000111000011000001101011000000000000000000
110000000000001111100111101111001100000000010000000000
010110100000000111000100001001011100010110100000000000
000000100001000011100111000000011001001100110000000000
000000000000001111000011000000001101001100110000100000
000000000010000000000111010101101011001011100000100000
000100000000010101000111010000001010001011100000000000
000000000000101001000010011011101111101000010000100000
000000000001001101100111000111111011010110000000000000
001000001100001000000111110101101110001011100000000010
000000000000001011000011110000011000001011100000000000
000010100000001000000000001101011011111100000110000000
000000100000001111000010001111011100110000110000000000
.logic_tile 10 15
000000001010000011100011100001011101010001110010000000
000000000000000000100010110000101010010001110000000000
111110100000011001000111110101001011000000000000000000
000001001010000011100110001011011111010010100000000000
000000000000000111000011000101011011010100000000100000
000001000000000111100010000111101100000110000000000000
000000000001001001100011110111111010010111110000000000
000000000000000001000111010101011000101111010000000000
000000001010001001100110000001001100001011100000000000
000000000100000011000000000000101001001011100000000000
000100000001011101100000000101011001001011100000000000
000000000000100011100000000000111110001011100000000000
001000001010000011100000010001101111111000100000000000
000000000000010000000010100000011111111000100000000000
000010000000011011100111111001101101111111110100000010
000001000000000101100110001001001011101101010000000000
.logic_tile 11 15
000000000100000011100110000111001000111000100010000000
000010100000000000000000000000111010111000100000000000
111001000000100000000111010111111001001011100000000000
010010100001000111000010110000101100001011100010000000
000100000110001001100011010011101111001011100000000000
000100000110000011000110000000101011001011100000000000
001010100001010001100111100111101011001011100000000000
000001001110100000010111010000111111001011100000000000
000000000000100000000000000111011001111000100000000000
000010000011010011000000000000111010111000100000000000
000000000000110011110111000111101100001011100000000000
000000001000110000100111110000101000001011100000000000
000001000000001000000000010111001011110100010000000000
000000000000001011000011000000111010110100010000000000
000000000110000000000111011011111000111111110100000001
000000000110000000000111011101111010111101110000000000
.logic_tile 12 15
000000000110100001000010101101101100111111010000000000
000000100000010000100100001101101010101001000000000000
111010100000010011100000010101011110001011100010000000
000000001010011101000010100000111110001011100000000000
000000000010001111100011110011101001010001110000000000
000000000000000101000010000000111101010001110000000000
000000000000000000000011010101111000001011100000000000
000000000110001101000010100000111010001011100000000100
000000000000000001100000001111001011010100000000000001
000000000000000000000010010011111000000110000000000000
000001000000001000000010011011011101111111100100000000
000000000100000011000111010001101010101001010000100000
000000000000000101100110110001011111111110110100000010
000000000001010001100011010111011100101001010000000000
000000000001011000000111110000001111001111110100000010
000000001100001001000010100000011110001111110000000000
.logic_tile 13 15
000000000000000000000000000111011111010110100000000000
000010000000001011000000000011111001100000000000000000
000010000001000001100000010011111001101001000001000000
000000000000100000000011010000011010101001000000000000
000000000001011111100000000101111001111101010000000000
000100000000000101000000000111101111111001110000000000
000000001000001001100110011011011011111101010000000000
000000000000000001000011011101011010111001110000000000
000001000000001111000000000011101101111000100000000000
000010000001010111100000000000001111111000100000000000
000001000001011001000000000001001110111000100000000000
000000000000100011000011110000011110111000100000000000
000000001010001001000110110011111111101110000000000000
000100001001001111000110000000001101101110000000000000
000001000000000000000010111101101010101001110000000000
000000101110001011000110000011001010000000010000000000
.logic_tile 14 15
000000000000100011100000000111101100001011100010000000
000100000000010111000000000000101110001011100000000000
000000000000000000000111110000000000000000000000000000
000000001101010000000111000000000000000000000000000000
000000001000000000000000000011111011100000010010000000
000000000000000111000000000001111011010100000000000000
000010000000000001100010000111101110001011100000000000
000011100000000011000011100000111000001011100000000000
000000001110110111100110000011001101111000100000000000
000000001101010000000000000000011010111000100000000000
000000000000000000000111000111111001001011100000000010
000000000000010000000100000000111010001011100000000000
000000000010100111100011000000000000000000000000000000
000000000000010000110000000000000000000000000000000000
000000000001000000010111010111111011100000010000000000
000010000000100000000110100101111001010100000000000000
.logic_tile 15 15
000000000000000011100110010001001111001001010000000000
000000000000000000000011100000101110001001010010000000
111000100000001001110010000011111101001011100001000000
000001000000000001000000000000101100001011100000000000
110001001110000000000111100001111111001001010000000000
100000000000000000010110000000011110001001010000100000
000000000000000011100000000111111010000110100000000000
000100000100010011000000001101101111001111110000000000
000000000000000000000111000000011000000011110000000000
000000000001010000000100000000010000000011110000000000
000000000000001111100000011111101000000110100000000000
000000000000000111000010000101111111001111110000000000
110100000000000011100000000001001100101000010010000110
000000000000001011100010000000011011101000010000000000
010010001100000101100110100111001010101001010101000000
010000000000010000100111110001011101000010000000000000
.logic_tile 16 15
001000000000010000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
111010100000001111100011101011011011000110100000000000
000000000000001111100000000001001001001111110000000000
001000000010000000000011100011011100001001010001000000
000100000000000000000100000000001001001001010000000000
000000100000100111000110000011111110000000000000000001
000000001000110000100000001011011111000110100000000000
000000000000000001100011100111101111100000010000000000
000000001000000111000000001101101000010100000000000000
000000001010001111100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000110000000000000000000000000000000000000000000
000100000001000001000011100000000000000000000000000000
110111100100000000000011010000011010000011110100100000
000001000000000000000111100000010000000011110000000100
.logic_tile 17 15
000000000000000011100110000111101000101000010000000010
000000001100101111000000000111111101010110100000000000
111010000000000111000000001001011100100000010000000000
000001001010001101100010101101001111010100000000000000
111001001100000111100010100001011111010110100000000000
110010100000001001100011101101001110100000000000000000
001001000001001000000000011001011101100000010000000000
000010000000000001000011101101011000010100000000000000
000010100000101111000011110101001100000110100000000000
000000000000011111000110000011111010001111110000000000
000010000000000101100000010001111001000001000000000000
000001000000001111100011110011011100010110100000100000
000000000000001111000111010101101111101001000000000000
000100000001000011000111010000001111101001000000000000
000000000000000111100110110000000000000000000100000000
000000000000001001100110000101000000000010000000000000
.logic_tile 18 15
000000000110011101100000000000011001000000110000000000
000000000000100111000011110000011010000000110010000000
111000000110000011100110100001001111001001010000000000
000000100000000000110000000000011101001001010000000000
000000001110000011000110110001001101010110000000000010
000000000000000000000110010000001101010110000000000000
000000100001000111000000001101001111000001000001000000
000001100001011111000011110011101010010110100000000000
000000000000000001000011000111101100001011100000000100
000000000000001111100100000000111100001011100000000000
000000000000010001000010011011101010101001000000000000
000000100000001011100111000011001011010110100000000100
000000000000000001100111000101101111001011100100000000
000000000000010001000100001001101110001111000001000000
000100100000000101110000011000000000000000000100100000
000000000000000000000011010001000000000010000000000000
.logic_tile 19 15
000100000000000111100010010001011111100000010000000000
000000000000000000000011111101101010010100000000000000
111000100000001000000111000000001100000011110000000000
000001000000000111000010110000010000000011110000000000
000001000100000111000110000001011011100000010000000000
000010000000000000000000001101111001010100000000000100
000000000000001101000000001001011101000001000000000100
000100000000100111100010001011101001000000000001100000
000001000000000000000000000000011010000011110000000000
000010100010010000000011100000000000000011110000000000
000000000001000000010111010111011001001011100000000000
000010000000001001000011000000101111001011100000000000
000110100110011111000111001111011100000000000001000000
000101000000100001000100001111011110010110000000000000
110000000101000111100010010101011100000001000100000010
110000000000001111100110100000011000000001000010000000
.logic_tile 20 15
000100000110000111100000000001000000000000001000000000
000000000001010000100000000000000000000000000000001000
000000000110011111100000000000000001000000001000000000
000010100000010101100000000000001000000000000000000000
000000000000000101100000000000001000001100111000000000
000000000010000000000000000000001010110011000010000000
000000000001000000000000000000001000001100111000000000
000000000111100000000000000000001101110011000000000001
000001000000000000000110100000001000001100111000000000
000010001110000000000000000000001110110011000000000000
000010100000000000000000000000001000001100111000000000
000000000100010000000000000000001110110011000000000000
000000000000001101110000000000001001001100111000000000
000000000100000101000011010000001000110011000000000000
000000000000010000000000000000001000001100111000000001
000000000000000000000000000000001111110011000000000000
.logic_tile 21 15
000100000000000111000111000000011100000011110000000000
000100000000000001000010000000010000000011110000000000
111010000000001000000110010000011100000011110000000000
000010100000000101000011100000000000000011110000000000
000000000000000000000010010111111111001011100001000000
000000100000000000000011110000101000001011100000000000
000000000001000101100000000000011100000011110000000000
000000000001010000000000000000010000000011110000000000
000000001010000000000000000111111101001011100000000000
000000000001000000000000000000111010001011100001000000
000000000000001000000010000001011001000111010000000000
000010100000001011000111010000011001000111010000000000
000000000000000000010010000001001010101001110101000000
000010000000000000000100001101011001000000010001000000
110000000011011001100000010111011110001011100101000000
000000001000101011000011110000101001001011100000000000
.logic_tile 22 15
000110000000000111100110000011011011101111000000000010
000100000000000111100010101101101001000110000000000000
111000000001000001100011011011011010000000000000000000
000000000111110000000111100001111011010100100001000000
110000000000000111100011111001011011100000010000000000
110001000001010101100010111011011010010100000000000000
000010100000000111100011111101011110100000010000000000
000001000000101111000111001111001111010100000000000000
000000000110000011110111010101001110001001010000000000
000000000000000000100010000000001000001001010000100000
000000001001110001000010001011111110000110100000000000
000010100000000001100011111011011100001111110000000000
000000000000000000000111000011101000101001000000100000
000000000000001111000111010000011001101001000000000000
000000001110000111100111101000000000000000000100000010
000000000100000000000011111001000000000010000000000000
.logic_tile 23 15
000000100000000001100000010001011101000110100000000000
000001000001010000000011011101001101000000000000000000
111000000000101111000111011001111110100000010000000000
000000000111000001100011111011101110010100000000000000
000010100000000000000111010001111001001001010000000000
000100000000000000000110000000101100001001010000000000
000000000000001001000110100101101111001001010000000010
000100000000000111100100000000101010001001010000000001
000001100001000000000010000000001100110000000000000000
000011000000000000000110000000011001110000000000000110
000010000000000101100111010101101100101111000000100000
000001000010000001100011011111011011000110000000000000
000000000000010111000000001000000000000000000101000100
000000000000001011100010000001000000000010000000000001
000011000000000101100000001000000000000000000100000000
000001001000000000100010001111000000000010000001000000
.logic_tile 24 15
000000000000000111100110001101101110101111110000000000
000000000000000000000000000001101101001001010000000000
111010000001011001000010100101111100101011010000000000
000000000000101111100110111011011010000001000000000100
110010100100000111000000000011111001000110100000000000
110001000000000101100000000000011111000110100000000000
000001000000100011100000000111011001100000010000000000
000000101010011101000010110001011010010100000000000000
000010101110000000000011110001011101000110100010000000
000000000000000000000010000000111110000110100000000000
000000100110000001100010001111011001100000010000000000
000000000010000000000110010001011101010100000000000000
000000001110000111000010000000000000000000000101000000
000000000000001111100100000101000000000010000000000000
000010100000010001000010001000000000000000000100000000
000100100110000001100000000111000000000010000010000000
.ramb_tile 25 15
000000000000000000000011100000000000000000
000000010000000000000000000111000000000000
111000101111010000000111010000000000000000
000001100000000000000011000011000000000000
000100001100000111000000001000000000000000
000100000000000000000011011001000000000000
000010101010000001000000000000000000000000
000100000000010000000000001001000000000000
000101001000000011100000000101000000000010
000100000000000000000011100101100000000000
000000000000000000000000000000000001000000
000000001010100000000000000111001110000000
000010100000001001000000001000000000000000
000010000000000011100010011111001101000000
010010101000001000000110101000000000000000
110100000000111011010100001001001111000000
.logic_tile 26 15
000000000000000101000111101111101000000110100000000000
000000000000000000000111100011011010000000000000000000
111100000100010000000000000111101101001001010001000000
000100000000001001000000000000011111001001010000000000
010000000001010111100111001011011011100000010000000000
010000000000000000100000001101101111010100000001000000
000100000110011000000010000011011110001001010000000001
000010100000001111000100000000011000001001010000000000
000100000000101000000011111111101101101001010000000000
000000000000010001000011010001011101000000100000000100
000001000001001000000111111000000000000000000101000000
000000101010100111000011001011000000000010000000000010
000000000000000000000000010000000000000000000100000010
000000001000000000000011101101000000000010000000000000
110000001111111101100010100000000000000000000100000000
000000100000101111000010011111000000000010001000100000
.logic_tile 27 15
000000000000001111000010000011111001000110100000000000
000000000000101011100100000001011100001111110000000000
111010100000001000000011100000001111110000000010000001
000000001100100011000111110000011101110000000000000000
010000000000000111000000000000001001111100110010000000
100000000000000000000010000000011000111100110000000000
000000000000000011100010100011101010000011110000100000
000100001011010001000100000000100000111100000000000000
000000000000001000000010001001011110101001010000000000
000100000000000001000100001101001110000000100000000000
000000000000000101100011110011011000001001010000000000
000000000000000001100010110000011101001001010000000000
000000000000000011100010010101011011000010000000000011
000000000000000000010111010000101110000010000001100000
010000100000000111100000000000000000000000000101000010
110011100100001001000000001111000000000010000000000000
.logic_tile 28 15
000001000000001101100011100101001011000110100000000000
000010100000000001000110001011101000001111110000000000
111000000110001111000110110001001010001001010000000000
000000100001001011100111110000011101001001010001000000
000000001110001001100111000000011001110000000000000010
000000000000000111100010010000001011110000000000000000
000000000001011000000111001001011101000110100000000000
000100000000001011000111111001101010001111110010000000
000000000000000000000111000111001110101001000000100000
000100000000000101000110000000101100101001000000000100
000000000000101000000010000101111001000001000010000000
000000001000000011000011100000111101000001000000000000
000010100000000000000111000101111110001001010001000000
000001000000100011000111110000101111001001010000000000
111000000000000000000000000011101010101001110100000001
000100000000001111000000000001101001000000010000100000
.logic_tile 29 15
000000101011000000000110000001011100010110000010000001
000000000000001101000010100000101000010110000000000000
111001000000001000000111010000001011111111000000000000
000000100000000111000111010000011001111111000010000000
000000000000000111100010011011001010000000000000000000
000000000000001101100011111001111001000010000000000000
000000000000101111000000000101011010010100100000000000
000000000000011111000010110000001100010100100000000000
000000100010001111000010010000001010000011000001000000
000110000000000011100110000000001111000011000000000000
000000000000100011100000001011001101100000000000000000
000000001001000111000000001101101111000000000000000000
001000000001000011000110011111011011000010000000000000
000000000000000011100011110001001110000000000000000000
110000001111001111000000010011101111101001110101000000
000000000000100101100010001111001110000000010000000010
.logic_tile 30 15
000000000000001011000010000011101011101000000000000010
000000001010001101000011111011111011010000100000000000
111000100000000001100010111001100001011111100000000000
000000000000001001000111101011101110010000100000000000
010010100000000001100110100101111011000010000000000001
110001000000001001000111111111101110101001010000000000
000110100110100001000010111111101001000001010000000000
000100000000000011000111100001111001000110000000000000
001000000000010001100010010001001110000011110000000000
000100000000000000000011010000000000111100000001000000
000010000000000000000110000001011000100000000000000000
000001001100000001000110000011001101000000000000000000
000000001110101001000110010001001011000000010001000000
000000000000111101000011010111101101000000000000000000
010000000001010111100110000101011101000000110100000010
110000000000000001100100001111001011010110110010100000
.logic_tile 31 15
000100000000001001100110010000001000001100111101000000
000000000110000001000010000000001000110011000000010000
111000000100001001100110010000001000001100111100000000
000000000001000001000010000000001000110011000010000000
000000000000000000000000000000001000001100111100000000
000010001110000000000000000000001001110011000000000010
001010000001000000000000000000001000001100111100000000
000000000000100000000000000000001001110011000000000001
000000000000100000000000000000001001001100111100000001
000000000000000000000000000000001000110011000000000000
000000101100100000000000000000001001001100111100000000
000010100000010000000000000000001000110011000010000000
000000000000000000000000000000001001001100111100000000
000000000000100000000000000000001001110011000010000000
110001000000100000000000000000001001001100111100100000
000000100001010000000000000000001001110011000000000000
.logic_tile 32 15
001000000000000000000000000111100001000000001000000000
000000100000011111000011110000101111000000000000001000
000010000100100111100000010001101000111100001000000000
000000000111000000100011100000101111111100000000000000
000001000000000000000000010001101000111100001000000000
000010100000000000000010000000001101111100000000000000
000000000000000111000110010101101001110110000010000000
000000100000000000000011100000001100000110110000100000
000000001000000000000000011001111100101000010000100000
000000000000010000000011101101001001010110100000000000
000000100100000111000000000001101110000011110010000000
000001000001000000000000000000100000111100000000000000
000000000000000001100000011001101010010111110001000000
000000000000000000000011100111010000010100000000000000
000001100100000111000011010001011011000001000000000000
000001000000000000000011100000001011000001000000000000
.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000010000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000101000000110001100110010001100001000000001000000000
000000000001010000000010000000001110000000000000000000
111001000110001001000000000000001000001100111100000000
000010101000000001000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000100000000000000000001001110011000000000000
000000100000100000000000000000001000001100111100000000
000001000001010000000000000000001001110011000000000000
010000000000100000000000000000001001001100111100000000
010000001010010000000000000000001000110011000000000000
000000000000000001100000000000001001001100110100000000
000000000000000000000000000000001100110011000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
.logic_tile 2 16
000000100000000000000000000000000000000000000000000000
000001000110000000000011100000000000000000000000000000
111000000000000000000000000001101001110100010100000000
000000000010000001000000000000011101110100010000000000
011001000000000001100000000000000000000000000000000000
100000100110000000000000000000000000000000000000000000
010000001100000000000011000001101011110100010100000100
000000000000000000000100000000001101110100010000000000
000101000110100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001100000100000000010000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000001111011110100010100100000
000000000000000000000000000000011101110100010000000000
.logic_tile 3 16
001000000000000000000000010000000000000000000000000000
000000000001000000000011110000000000000000000000000000
111000000001100001100000010000000000000000000000000000
000101000001110000000010000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000010000000010000000000000000000000000000000000
000010000000000001000000000011101011010110110100000010
000001000000000011100000000000011000010110110001000000
000000000000000000000000000111111101010110110100100100
000000000000000000010000000000001001010110110001100000
000000001111011000000000000000000000000000000000000000
000100001000100011000000000000000000000000000000000000
.logic_tile 4 16
000101000000000001100000000111111011000010010000000000
000000100000000000000010100000101100000010010000000000
000000000111010101100000001101011110110011000000000000
000100000010100000010000000111001010000000000000000000
000110100000000111000111001001101100110011000000000000
000101000000000111000100000101001011000000000000000000
000010000001001001000000000000000000000000000000000000
000001000110100001100000000000000000000000000000000000
000001000000001111100011110000001110001100110000000000
000010000000000001000010000000001110001100110000000000
000010100000001001000110000011001001000000010000000001
000000001000010111100000000001111101000000000000000000
000000000100101001000011000011101111001011100001000000
000000000001000111100110000000011111001011100000000000
001000000000000101000111110011001110100001000000000000
000000000100000101000011010000011101100001000000000000
.logic_tile 5 16
000000000001101000000111011111111011000000010000000000
000100000000101011000111000101001101000010000001000000
111000001100001000000011110111111010100001000000000000
000001000000001011000010001011111001000000000000000000
110100000000001011100000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000010100000100001100010100001101001110011000000000000
000001000001001111000100000101011101000000000000000000
000000001000000001010110000011111110001011100000100000
000010001111010101000000000000011010001011100000000000
000000000000000111000010100001001100110011000000000000
000100000000100000000011101111001100000000000000000000
000000001110000000000010000000011001111100110100100000
000000000000000000000010100000011001111100110000000000
010000000100000000000011100000000000000000000000000000
100000000000000001000111100000000000000000000000000000
.logic_tile 6 16
000010101110100001000000010011101111110100010000000010
000001000001011101000011010000111001110100010000000000
111000000000000000000011101111111010100000010000000000
000000001000000000000110110111001000010100000000000000
110000000000000000000000000111011010100000010000000000
010000101010000000000010110111011001010100000000000000
000000001101010011000000011111111101100000010000000100
000000000000100000100011100111011001010100000000000000
001000000000110101000000011101001100000010000000000000
000000000001110000100011100011101000000000000000000000
000000100000000101100011101000000000000000000101000000
000000000000000001000010010011000000000010000000000000
000000000110000001000000011000000000000000000100000000
000000001110000001100011011111000000000010000010000000
000000000000000001000110111000000000000000000101000000
000000000010111001000010101111000000000010000000000000
.logic_tile 7 16
000000000110001001000000001001111010100000010000000000
000000000000101111100000000011011000010100000000000000
111010100000010111000000011011011011100000000001000000
000000000100000000000011100101101110000000000000000000
110001000000100000000011100111011111010100100001000000
110100100001010001000000000000011101010100100000000000
000000000000001111000000011000000000000000000100000000
000000000000010101100010010011000000000010000001000000
001100000000000000000000011000000000000000000110000000
000000000000000000000011111001000000000010000000000000
000000000001000001000000000000000000000000000100000000
000000100000100111000011110101000000000010000000000000
000000101100001000010111100000000000000000000100000000
000001000000000011000000001101000000000010000000000000
000010000000111000000000000000000000000000000100000000
000000000000111111000011100001000000000010000000000000
.ramt_tile 8 16
000000000001100000000011100001001100000100
000000000000111011000000000000100000000000
111100000001010111000000000101101110000000
000000000110001011000000000000100000000000
010010100001010001000111010101101100000000
110000000000000000100111100000000000000000
000000000000000000000011100011001110000000
000000000100000111000010011101100000010000
001010000000000101000000001111001100000000
000001000001010000000010011011000000000000
000000001000100111100000011001001110000100
000100000000000000100011000011000000000000
000000000001011101000000000001101100000000
000000000001001011000000000101000000000000
110100000000000011100000001001101110000100
110100101100000000100000001101000000000000
.logic_tile 9 16
000000000110011011100000001001101111001001010000000000
000000000000101011000010100111111001000000000000000010
111000000000001000000011101001101010000010000010000000
000000000010001011000111000101011110000000000000000000
000000100000000111000011011001001010000010000010000000
000101000000001011000011001011011101000000000000000000
000000000011100111000000001101111101111110110100000010
000010000000010111000011101011001011101001010000000000
000100000110001000000111000000000000000000000100000000
000000000000001011000010010101000000000010000001000000
000000000000001111100110100001001101010110110101000010
000000001000000101100110000000101110010110110000000000
000000000000000000000110110011011100111111100100000010
000010100000001001000011100000101000111111100000000000
000000000000011001000011000111101110111110110100000010
000000000011110111100000000000111010111110110000000000
.logic_tile 10 16
000001001100011000000010100101001001010001110000000100
000010000000100011000111110000111010010001110000000000
111110000000001111100011110011101111110100010000000100
000001001110001001000111000000101001110100010000000000
000000000000000000000010110111101111111000100000000000
000000000000000111000111000000111000111000100000000000
000000000001001111000011101111111111010100000000000000
000000000000101101000011100001101110010000100000000000
000001000001010001000111110101001010111000100000000000
000000100001110000100010110000101011111000100000000000
000010101100000000000000000001101101001011100000000000
000000000000000000000011100000111011001011100000000000
001000000000000101100000000011001100010100100001000000
000000001100100000000010000000011000010100100000000000
000000000000101001100010000101101001111110110100100000
000000000010000001000111100000111010111110110000000000
.logic_tile 11 16
000100001000000111100010100111101111111000100000000000
000100000000001101000000000000111000111000100001000000
111100000000011001000111000101101010111000100000000000
000000000001010001100100000000111001111000100000100000
110000000000000000000110000111111011010001110000000000
110000100000000000000000000000101110010001110000000100
000000000000001000010111000011011111001011100001000000
000000000000000001000100000000111101001011100000000000
000000001100010000000000010001101110101110000000000000
000000000000000011000011000000111000101110000000000000
000011000000000000000111000000000000000000000110000000
000000100001010000000100000001000000000010000000000000
000000000011000000000011100000000000000000000100000010
000000000000000000000111100011000000000010000000000000
000000000001010011100111101000000000000000000100000000
000101000000000000100010010001000000000010000000000010
.logic_tile 12 16
000000000000000000000110010111101000001011100000100000
000000000000000000000010000000111001001011100000000000
000100100001000000000000000011111111111000100001000000
000001000000100000000011110000101100111000100001000000
000000101010000101000011100011111110111000100000000000
000001000000100001100011000000101010111000100000000000
000010000001011011000000000111101101110100010000000000
000000000000101101000010110000101010110100010000000000
000001000000001111000000000111111100010001110000000000
000010100000000101000000000000101001010001110000000000
000000000000010111100111000101011000010100000010000000
000000000000000000100111110101111011010000100000000000
000000000000000000000000000011011011111000100001000000
000000000010000000000000000000011010111000100000000000
000000001110010001000111000111101011111000100000000000
000000000000001101000111110000101010111000100000000000
.logic_tile 13 16
000001000000000001100111010101001010110100010000000100
000010000000000001000010000000011010110100010000000000
111001000001001000000111110101111100001011100000000000
000000000000100011000110000000011101001011100000000000
110000000000000001100011100111111101000001000000000000
110000000000001001000011010011111000000000000000000000
000000001000010001000110000101101011001011100001000000
000010100000100000100000000000011110001011100000000000
000000001110000011110111000011001001101000010000000000
000100000000000001100100000000011111101000010000100000
000000100000000000000011100001011110111000100000000000
000000000000000000000110000000001000111000100001000000
000000000000001000000110100111001111010110110111100100
000001000000000101000110100000011001010110110000000100
000000100000000111100111101001011010101101010110000001
000000001010000001100110011001111111111111110001000010
.logic_tile 14 16
000000001000000000000010001001011110010110100000000000
000100001010000001000000000001101101000001000000000000
111010100001011000000000000011001011000000000000000000
000001000000000001010011111001101110000010000001000000
110000000000001011000000000111101100000010000010000000
110000100000000111000010011011011010000000000000000000
000001000000100001100110000000000000000000000000000000
000010000001110000010000000000000000000000000000000000
000010000001010000000010010101011101100000000000000000
000011001010010000000110100000101001100000000000000000
000000000000010111000000000001011010100000010100000000
000000000000100000000000000101001111010100000010000000
000000000000000000000111010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
111000000000001000000000010001011011100000010100000000
000000000110000101000011100101011111010100000010000000
.logic_tile 15 16
000000000000100000000000001000000000000000000100000000
000000000001010000000011110111000000000010000000000000
111001000001000000000011100000001001110000000101000000
000000100000000000000000000000011111110000000000000000
110100000000000000000000010011101010000000010100000000
000100001000000000000011010000011110000000010000000000
000000000000000000000000001000000000000000000100000000
000000001000000000000000000111000000000010000000000000
001000000110100000000000000101011100100000000100000000
000000001111010000000000000000101110100000000000000000
000000000000000011000000001000000000000000000100000000
000001000100000111000000001001000000000010000000000000
000101001000000001000000001000000000000000000111000000
000000100000000000000010000011000000000010000000100000
000010100001001001000000000000000000000000000100000000
000011100000101011000010001111000000000010000000000000
.logic_tile 16 16
000000100000000000000111000011001111011101000000000000
000010000000000000000100000000101111011101000000000000
111010101010000011100010000101011110011101000000000000
000000001110001001000010110000101100011101000000000000
110000000000001001100010010011011101011101000000000000
110000000000010001000010000000111101011101000000000000
000000100000100011100011100101101100100010110010000000
000001000011001011000100001011001010011001100000000000
000000000000001011000111110001101001110110100010000000
000000001110001101100110110000111000110110100000000000
000000100001000101100111110101101100100010110010000110
000001000000100000110110101011011011011001100000000000
110000000100000000000011100001111110100010110000000000
100000000000001011000100001101011010011001100000100000
110000100000010111100110111101111001000010000100000000
000000000000010000000010110011111010000000000000000000
.logic_tile 17 16
000000000000001011100011100111001101001001010000000000
000000000000001111000011100000101011001001010010000000
111000000000010011100110100101101011000110100000000000
000000001010000001100000000001011111001111110000000000
010000000000100111000111100111011010000110100000000000
010100000001010000100011000011001000001111110000000000
110000000001011101100111001101001110100000010000000000
100000000001011111100100000111011011010100000000000000
000000000000000011100110000011011001000000000000000000
000100000010001001100010000111101101010110000000000000
000001100001000011100111000000011001110000000000000000
000001101110001011000011110000001001110000000010000000
000000100000001001100111010011101001011101000100000000
000001000000000111000010000000111100011101000000000000
110000000001000001000111000111101101011101000100000000
110000000000101111000011100000111100011101000000000000
.logic_tile 18 16
000100001110001000000110010000011100000011110001000000
000100000110001101000111110000010000000011110000000000
111000000000000000000110100001001110100000010000000000
000100001000100000000110011001001101010100000000000001
010001000000000000000110000111011001100000010001000000
010010100001010000000110001101011100010100000000000000
000000000001011111000011100001101101011101000100000000
000000000010101011000010010000101110011101000000000000
000000000000000000000111100101111011011101000100000000
000000000000000001000010010000101111011101000010000000
000000100010001000000111000001101100011101000100000010
000001001000000101000000000000111111011101000000000000
000101000001011111000000000101111111011101000100000000
000110100000001101110010010000111110011101000000000100
010000100000010011010011000001111010011101000100000000
110001001000111011000010010000111011011101000000000000
.logic_tile 19 16
000000000000010001100000010011111110001011100000000000
000010100000000111000011110000111110001011100000000000
111000001000000011110111100111111111001011100000000000
010000000000000000100000000000101011001011100000000000
000000000000000000000000000000011110000011110000000000
000000000110100000000000000000010000000011110000000000
000010100010000001000000001011101110001011100101000000
000111000010001001000010010001011110001111000000000000
000000000000100000000000000011111011001011100100000000
000010100000001011000000000001001101001111000000000000
000001000000000001000010111011101000001011100100000000
000010101000000001000110110001011000001111000000000000
000000000000001101100010000011111000001011100100000000
000000000000010001000000000001011100001111000000000000
000000000000000111010010111011111011001011100100000000
000001000000000001100111100001001110001111000001000000
.logic_tile 20 16
001100000110000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000110000
000000000100000000010000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000001000000000000000000010000001000001100111000000000
000010001010000000000010100000001110110011000000000000
000001000100000000000000010000001000001100111000000000
000000100000000011000011100000001110110011000000000000
000000000100000000000000010000001000001100111010000000
000000000000000000000010100000001111110011000000000000
000000000100001000000000000000001001001100111000000000
000000000000000101000000000000001011110011000010000000
000000000000001101000110100000001001001100111000000100
000000000000000101100000000000001100110011000000000000
000101100000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000100
.logic_tile 21 16
000000000000000000000110100000011100000011110000000000
000000100000000000010000000000000000000011110000000000
111000000000001011100111110111011110001011100000000000
000000000000100111100011110000101001001011100000000000
010000000000000000000111100000001110000011110000000000
110100000000001111000000000000000000000011110000000000
000110100001001000000000000000011000000011110000000000
000000000000100111000011100000010000000011110000000000
000100001010000000000000000000011000000011110000000000
000100000000000000000011110000000000000011110000000000
000010101100001001000000001011101100101111000000000010
000000000000001111100000000101011010000110000000000000
000000001000001011100010001111111000101111000000000100
000010000000001011100100000001011110000110000000000000
000000000001101001000000001000000000000000000100000010
000000100000111111100000001101000000000010000000000000
.logic_tile 22 16
001000000000001001000011011101011010100000010000000000
000000000010000001000110001111001010010100000000000000
111010000000000011100011100111001001000001000000000000
000000000000001011000111110000011101000001000000000001
000001000001010111000111111101001101100000010000000000
000010000000000011100111111111001011010100000000000000
000100000001011111000011101001101011000000000000000001
000000000000001101000011001111011011000110100000000000
000000000110000011000000000001111000101111000000000001
000000000000001111000010010011011101000110000000000000
000010101110000000000011000001011101000110100001000000
000001000000101001000011110001011011000000000000000000
000000000000000111100111100111101011001111110000000000
000010100001010000000100001111011100001001010000000000
010000000000100111100111110001111110000010000100000000
110001000010010001100110000000101001000010000000000000
.logic_tile 23 16
000000000000001011000111110111011001100000010000000000
000000000010000001100010000101111001010100000000000000
111000001101000000010010101011101100000110100000000000
000001000001100000000110111101111001000000000000000000
000000000000000111000011100111011011100000010000000000
000000000000110101100010001101101010010100000000000000
000000100001010101000111110001011110000000000000000000
000000100000101001100010000011111101000110100000000000
000100100001001001100111011001001110000110100000000000
000000100000101111000010111101001100001111110000000010
000000100001000000000010000001011010000000000000000000
000001000000101001000111100101001001000110100000000000
000000000000001001000000000111011111100000010000000000
000000000000000111100011110101101010010100000000000000
110010000010001000000010000011101111101001110100000010
000010000000101101000100001101001101000000010000000000
.logic_tile 24 16
000001000000000111000000011001111111010000100000000000
000000000000000000000010111011001001000010100000000010
111000000000011011100111011111011001100000010000000000
000010000111000001000111010101001101010100000000000000
010010000010000001100011010111011000100000000000000000
010001000000000101000011110000011110100000000001000000
000000100001011111000000000101011001111111000001000000
000000001011110111000011001101001100101001000000000000
000000001100000111100000000111011011110100010100000000
000001001110001111000000000000111010110100010000100001
001001100000000001000110010011001010110100010100000000
000010001000001111100010010000011100110100010010000011
000000000000000001000111110111001010110100010100000000
000000000000001001000011100000101111110100010000100000
000001000000001000000000000011011100110100010100100010
000000001010010101000000000000001000110100010000000000
.ramt_tile 25 16
000100010110100000000000001000000000000000
000000010000000000000011110001000000000000
111000010000100011110010001000000000000000
000000010000011001100100000101000000000000
110000000110000000000000001000000000000000
110100000000110000000000001111000000000000
000000000000001000000000011000000000000000
000000001010101011000011001101000000000000
000000000000001011000000000111000000000000
000000000000000011100000001001100000000000
000010000000001011100000001000000001000000
000011101101011101000000000001001100000000
000000000000000000000111001000000000000000
000100000000000000000110010011001100000000
110100100000000001000111000000000001000000
110001000001010000100100000011001001000000
.logic_tile 26 16
000000000010001011100000010011011110000110100000000000
000000000000000001100010110000101110000110100000000000
111000001100111111000110010011011001010000100010000000
000000100000011011110010010101001000000010100000000000
110100000001100001000010011101001100101111110000000000
110100000001011001100110110011101000001001010010000000
000000001000001000000110000111101001100000010000000000
000000000000001101000000001111011101010100000000000000
000000000000100001000110010101111100000110100000000000
000001000001001111000011100000011011000110100000000010
000101000000110000000110110011111010001011100000000000
000110101100001001010111010000111000001011100000000100
000010100000000111100010001111101010100000010001000000
000001000000000000100010001001111101010100000000000000
010000000010000011000000010000001011111100110110000000
100000000000001111100011000000001001111100110000000000
.logic_tile 27 16
000001000000000001100110000011111001000110100000000000
000000000000000001000011110000011010000110100000000000
111000000101110000000110011011111110010110100000000000
000000000110010000000010000101101010101001000000000000
010000001110001001000000000111101010101111000000000000
010000000000000111100011001011111010000110000000000000
000001001010000111010011100001111100000110100000000000
000000101110000101100111100000111101000110100000000000
000000001110001001000111011011101000101111110000100000
000000101000000001110011110111111100001001010000000000
000000000110000001100111111111011110100000010000000000
000000000000001111000111011101111110010100000000000000
000000000000000111100111101011011100100000010000000000
000000000000000111100000001101011110010100000000000000
000010100000100011100111101001011100111111010100000000
000101000010010011100110000111001000101001000000000000
.logic_tile 28 16
000000001110001011000111101111101011000110100000000000
000000000000001011100010101101101100001111110000000100
111110000000000000000011110001001110101001000001000000
000001000111010000000111000000101110101001000000000000
000000000000000111000111101001001110101001110100000001
000010100000000001100100001001111000000000010000000010
000001000001010111110110000101101101101001110100000000
000000000000000000000100000011011110000000010000000010
000100000000000001100000001001101110101001110100000000
000100000000000000100010001001111010000000010000000010
000110000000000000000010000101001100101001110100100001
000000001000000001000100000011111000000000010010000000
000000100000101011100011000000000000000000000100100001
000000000000000101100011101111000000000010000000100001
110001000000101011100000010111101101101001110100000010
000000100000000011100011000011011101000000010000000000
.logic_tile 29 16
000000101001001001000000010101111110000001000000000000
000000000000000111000011010000011000000001000000000000
111011000000000000000011100101111000000011110000000000
000001000000001111000010010000010000111100000000000001
000000000000000001100000000001001010000011110000000000
000000000000000001000011010000000000111100000010000000
000011000000001001000111100011111100000011110000000000
000110101100000011000100000000010000111100000000000101
001000000010100001000000000001101101101110000001000000
000000000001111001100000000000101111101110000000000000
000000100000001001000010000101101100000011110000100000
000000101110001011100110000000100000111100000000000000
000000000000000000000000001011101010000010000000000000
000000000000000000000011010001111010000000000000000000
110000001000000001000011101111101000101001110100000000
000000000100010000000110010011011111000000010001000001
.logic_tile 30 16
000000001000001001100110110001001011101000010000000000
000000001010001111000111101011011010010110000000000000
111000000000001011100110011001111111010100100000000000
000010000000001011100010111101101100101001010000000000
010001000000001001000011101111101000111100110000000000
010010000000000001000110010011011100101000010000000000
001000000000001001100010010111111010111111000000000000
000000000000000001000110001111111000101001000000000000
000000000001011000000110010001101110000001000000000000
000010000000000111000010000101111000101011010000000000
000000001001011001100000000101011010101111010111000000
000000100000100111000000000111101010111101010000000000
000001001110100111000010010001101100100111010101000000
000010100000011001000111110000011111100111010000000001
011000000000011011000011000000001111111100110101000000
010100000000101111000100000000001010111100110000000001
.logic_tile 31 16
000010100000001001100110010000001000001100111100000000
000001000000000001010010000000001000110011000000010010
111010001010001001100110010000001000001100111101000000
000000001101010001000010000000001000110011000000000000
001010100000100000000000000000001000001100111100000000
000001000011000000000000000000001001110011000000000000
000000000000100000000000000000001000001100111100000000
000010000001010000010000000000001001110011000000100000
000000000000000000000000000000001001001100111100000000
000100000000000000000000000000001000110011000010000000
000010100000100000000000000000001001001100111100100000
000001000000010000000000000000001000110011000000000000
000010100001000000000000000000001001001100111100000001
000000000000100000000000000000001001110011000000000000
110000000111110000000000000000001001001100111101000000
000000100110110000000000000000001001110011000000000000
.logic_tile 32 16
000000000000000000000011100101000001000000001000000000
000000000000000011000000000000101001000000000000001000
000011000001000001000000010001001000111100001000000000
000110001100000000000010000000001001111100000000000000
001000000000100001100000000101101000110110000010000000
000000000001010011000011000000101100000110110000000000
000000001100011001100000011011011010000001010010000000
000001000000000001000010110101001010000110000000000000
110000000001011000000000000101000001011111100000000000
100000000110101011000011100011101001010000100001000000
000000001010100000000000000001001010000011110010000000
000010000000010000000000000000000000111100000000000000
000001000000000111100000000101011010000010000000000010
000000001010010000000000000111111000000000000011000000
000000000000000000000000000000001101000000110000000000
000000000000000000000000000000011000000000110000000000
.io_tile 33 16
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000000011000011000
000000001001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 17
000000000000010000
000000000000000000
000000000001000000
000000000000000000
000000000000000100
000000000000001100
000000000000010000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100000
000010010000000000
000000000000000000
000000000000000000
.logic_tile 1 17
000000001010010000010000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000101110000001110000000000000000000000000000000000
000010001011000000000000000000000000000000000000000000
001001000000000101000010100000000000000000000000000000
000000000101010000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000
000000000000100000010000000101111001100000000000000000
000000001001000000010000000000001010100000000000000000
000000001010000000000000000101001010100000000000000000
000010100000000000000000000111011011000000000000000000
000000001011001000000000000000000000000000000000000000
000010100000001011000000000000000000000000000000000000
000101000001010000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
.logic_tile 2 17
000110100000001111010010110001011000101001000000000000
000000001010000011000111111011001100000000000010000000
111011101010000101000000000000011001000000110000000000
000010100000000111100010010000011100000000110000000000
110100000000001011100110000001011101111111000000000000
110110000000001011100011011001101001101001000000000000
000000000000000000000010101011001000111111000000000000
000000000000001101000100000001011001101001000000000000
000000000000000001100000010101001100000000010000000000
000000000001010111000010001101101010000000000000000000
000000000001010001000000010001011001110011000000100000
000000001010001001100011110111001010000000000000000000
001001000010001000000011101101001111110011000000000000
000000000000001011000010001011011011000000000000000000
000000000000000000000111000011111110111000100100000000
000000000000000000000100000000011010111000100001000100
.logic_tile 3 17
000000000000000000000011110001111111100000000000000010
000000000000000000000011001101001100000000000000000000
111010000000101111100111011101111011111111000000100000
000001000001010101000010001111101100101001000000000000
110000000000001101000110000000001101000000110000000000
110010000000001011110000000000011001000000110000000000
000000000001000111100111011101001100000001000000000000
000000000000001101100010101101011010000000000000000000
000100000000001011000111010000011111000000110000000000
000000001010001011110110000000011011000000110000100000
000000100000000111000000000001101001100000000000000000
000001000000001011010000000000011010100000000000100000
000001001010100011000010000011001000111000100100000000
000000000000000000100100000000011100111000100000100000
000000000000000111000000010111011111111000100100000000
000000000000000111100011110000001001111000100001000010
.logic_tile 4 17
000001001110000000010010010001011000001011100000000100
000010100010000001010111010000101010001011100000000000
111001000001010111000000000001011110001011100000000000
000110101100010000000000000000001010001011100000000010
010000000110101111010111000000000000000000000000000000
010010100100011011000000000000000000000000000000000000
000000001111000000000000000001001111001011100001000000
000000000000000001000000000000011010001011100000000000
000100000110000111000000000001001110001011100000000000
000000000000000111000000000000101011001011100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000010000000110100001011110001011100000000000
000100000000001011000000000000101100001011100010000000
000000100000001101100000000000000000000000000100000100
000001000000000101000000000011000000000010000000000000
.logic_tile 5 17
000001101000001000000010010111011101100000010000000000
000010001010000001000110010011001001010100000000000000
111001000000100000000010000001011011101001110100000001
000000100001001001000111000000001101101001110000000010
110100001010001001000000000111011110101001110100000100
010100000000000111110000000000101110101001110001000100
000000100000000111100000010000001010111111000110000100
000000000000000000000010110000001100111111000000000010
001101000000000011100000010101111111101001110100100110
000110001000000001100011010000101100101001110000000000
000000001111011011100010000001011010101001110100100000
000010000000101111000000000000101001101001110000000000
000000000000001111100111000101011110101001110110000010
000000000010000111000011110000001111101001110000000000
000000000000000000000000000000011001111111000110000010
000000000000000001000000000000001001111111000000000000
.logic_tile 6 17
000000000000000001000010000001101101101001110100000100
000000001100000111000100000000101111101001110001000000
111000000000000111100011000011001111101001110110000000
000000000000000000000010010000101111101001110000100000
110000000000001101000000010101001100101001110101000100
110000000000001001000011010000001000101001110010000000
000000000000000000000010000101001111101001110101000000
000000000111010000000100000000001000101001110000100010
000000001101011011000110110011001101101001110100000010
000000000000010011110010100000101001101001110000000000
000000000001000000000000000111101110101001110101000000
000000001010100000000000000000001011101001110000000000
000110100000100011000111000000001001111111000101000000
000001001101000000100100000000011011111111000000100000
001000000000000101100111110000001100111111000101000010
000000000000000000100111110000001000111111000000100010
.logic_tile 7 17
000010101100001111000010010101011011100000010000000000
000001000000000111000011110011011010010100000001000000
111101000001101000000000000001011000100000010001000000
000000100001111001010010110011001110010100000000000000
000000000110001001100010010101001011100000010000000000
000000001100000111100010010011011001010100000000000000
000010000000000101000000010001001010100000010000000000
000000000000000001100010010011001000010100000000000000
000000000000001011100111100101001000100000010000100000
000000000000100011100000000011011110010100000000000000
000100000000000001000000001000000000000000000100100000
000000000001000000000000000011000000000010000010000000
000001100000000111100011100011011010111110110100000010
000001000001010001000100001101101001101001010000000000
000000000000001000000000000000001111111111000100000010
000000001100001101000000000000011110111111000000000000
.ramb_tile 8 17
000000000000000111000000000111001100000010
000001010000000000100011100000000000000000
111000100000101011100000010011001110000000
000001000001001111100011010000100000000010
000000000001010000000000000101001100000000
000010101001110000000010010000100000000000
000000000000000000000000001011101110010000
000000000000000000000000000011100000000000
000010000001110101100000011001101100000000
000111100000110000000011000111000000000010
000010000000001001000111110001001110000000
000011100000000011000111000001100000010000
000010100010000101100000001011101100000000
000001001110000001000010001001100000000100
110000101110000011100000000001101110000000
010000000000000000010000001111000000000000
.logic_tile 9 17
000000001000001000000000001111011110010110100000000000
000100001110000011000011110001011101100000000010000000
111000000001111000000111110000011110000011110000100100
000000000000001111000011110000000000000011110000000000
010000000000000000000000000011101010001011100000000000
010000001110001011000011000000011000001011100010000000
000001000000100000000000000000000000000000000100000100
000010000001010000000000000101000000000010000000000000
000000000111000000000000011000000000000000000101000000
000010000000000111000011111001000000000010000000000000
000010000000000011100011101000000000000000000100000010
000001000010000000000000001001000000000010000000000000
000001000000001000010000000000000000000000000101000000
000110000000000101000000000011000000000010000000000000
000001000000000111000000011000000000000000000100000001
000000100111010000100010101011000000000010000000000000
.logic_tile 10 17
000000000000001001100011110001001011111101010000000000
000010101110001111000110000011111110111001110000000000
111000000000000001100000010011001001111000100000000000
000000000000100000000011110000011000111000100010000000
000000001010001111000011100011001100111000100000000000
000010101110010111100110100000101111111000100000000000
000000000000100111100000010111011010101110000000000000
000000000000000000100011000000001100101110000000000000
000000001000100101100111000011011110111000100000000000
000000000000010111000100000000111000111000100000100000
000000000000010000000000000111011001111000100000000000
000000000000000000000000000000011110111000100000000000
000000100001000011100110100111001010101110000010000000
000001000000100111100000000000001001101110000000000000
001001001010001001100000001101001010111111100100000010
000000000000101011000010001101011000101001010000000000
.logic_tile 11 17
000000000001000111100011000001111011001011100000000000
000010100000000000000110010000101110001011100000000001
111001100000000001100111000101001001111000100000000000
000011100000000000000100000000011000111000100000000000
110000000110000111100111000001111010001011100000000010
010000000000000000000100000000111011001011100000000000
000000100001101000000111000101011100111000100000000000
000001001111010011000111010000001101111000100000100000
001000000000000000000110100001011001111000100000000000
000100000000000011000010010000001100111000100000000100
000000000001100000000010000101101100001011100000000000
000000000001011011000000000000101001001011100000000000
000100000000010000000000001000000000000000000100100000
000000000000100000000000001111000000000010000000000000
000000000000000111100110101000000000000000000100000000
000000000100000000100100001011000000000010000001000000
.logic_tile 12 17
000010100000000001000111000101001001001011100001000000
000100000000001011100011010000111111001011100000000000
111000101000101111000000000001001010111000100000000000
000000000000001011000000000000011010111000100000000000
000000000000001011100110000001001111001011100000000010
000000000000000001100011010000001000001011100000000000
001100000000000000000010010001011110001011100000000000
000101001100001101000010000000101100001011100000000000
001001001110100001000000010000000000000000000000000000
000100100000010000000011100000000000000000000000000000
000100001001010000000000000001011011111000100000000000
000000001110000000000000000000011011111000100000000010
000000000000000000000000000101011000001011100000000000
000000000000001111000000000000101010001011100000000000
000001000000010011000010000000001101111100110110000000
000010001010000000100100000000011010111100110010000000
.logic_tile 13 17
000000001000000000000111101011111111101001010000000100
000000000000000000000100000001011101010100100000000000
111000000000100000000000010000000000000000000000000000
000000000000010001000010000000000000000000000000000000
110100101000100000000000000001001110010010100000100000
010010100001010000000000000000111100010010100001100000
110000000000000000000010100000000000000000000000000000
100010000001000000000100000000000000000000000000000000
000000000000000111000000000000011111111100110100000000
000010101000001011000010000000001100111100110010000000
000000000000101001010110000000000000000000000000000000
000000000000000001100010010000000000000000000000000000
000010100000000000000000010000001101111100110100000001
000000100000000000010011110000001001111100110000000000
010000000000100000000000000000011011111100110101000000
100000000000000001000010010000011101111100110000000000
.logic_tile 14 17
000000000000000000000000000000011001000000110000000100
000010100000001001000010000000011101000000110000000000
111000000001010001000110000001011111001011100000000000
000000000000000000100000000000111010001011100000000010
001000000001011111000000001011101111111111000000000010
000100000100000111100010000111001100101001000000000001
000000000000011000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000100001100101000000000000101001010111110110100100010
000101000000010011000000000000011010111110110000000000
000000000001001001010000010000000000000000000000000000
000001000000101011000011100000000000000000000000000000
000000000001011000000000000001111110111111110101000000
000000001000001011000011000011011000101101010000000000
111000000110010111000111010000000000000000000100000000
000001000000000000000111011111000000000010000000000000
.logic_tile 15 17
000000000001000000000010100000000000000000000000000000
000000100000000101010000000000000000000000000000000000
111100000000100011100000000111101110001001010000000000
000000000001010111000000000000001100001001010000000000
010000001010000000000010010101101001000001000000000100
110000100000000000000110110000111010000001000000000000
001000000000000101010010110001111101001011100000000000
000000001000000000000010000000011000001011100001000000
000100000000000101100011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000001000000000111011101000110100000000000
000000001010010111100011111011101100001111110000000000
001100001010000111100110100111001111000010000000000000
000100001000001011000111010001011011000000000000000000
000010101101000001100000000000000000000000000100000010
000001000000000000000000001101000000000010000000000000
.logic_tile 16 17
000000000000000111000111011001011000101111000000000000
000100000000001111100011001111111001000110000000000000
111000000000000000000011100011101011001001010000100000
000000000100001001000010010000011100001001010000000000
000000000000001101100111100111011011100000010000000000
000000001100001111000000000011101000010100000000000000
000000000011010011100011110111001101101001000000000010
000000000000000001000111000000011110101001000000000000
000001000001011011100000011001011010101111000000000000
000010001010001011100010001111111010000110000000000001
000000000000000011100110000001011011100000010000000001
000000000000100111100000000011001101010100000000000000
000000000000000001000011100000000000000000000100000010
000000000000000000000010011111000000000010000000000000
000000000000000000000011100101111000001011100100000000
000000000000001111000000000101111000001111000000000000
.logic_tile 17 17
000000000000001111000110000011001010010110000000000000
000001000000101111000100000000101110010110000000000000
111000000000000011100110001011011101100000010000000000
000000000000001011100011110001101001010100000000000001
000000000000000111100110000001001101001001010000000000
000000000000001011000010010000001001001001010001000000
000000000000011001000000010111011000011101000000000000
000000001000001011000011100000101001011101000000000000
000000000000000101000011000111111010100010110000000000
000000001000000000100011101111001011011001100001000000
000000100000001111000011101001001010001011100100000000
000000000000001111100111110011001110001111000000100000
000000000000100001000011001101111101001011100100000000
000000000000010001100000000111111101001111000000000100
000010100000100111000000001001011010001011100100000000
000001001010001001100000000011001011001111000000000000
.logic_tile 18 17
000011100010001000000011100000011001110000000000000000
000001000000001111000010010000001001110000000000000001
111000000000011001000010100111011011101111000000000000
000000000000000001000010001111111110000110000000000000
010000000000001000000010010011011101101011010000000011
010010000001000101000011101011001110000001000001000000
000000001000000000000110110001001101110000000000000010
000000000010000111000110110101011001110110100000000000
110011100000001011000000000101101011000110100000000000
100001000000001011000010000111011101001111110000000000
110000000000001011100000000001101101001001010001000000
000000000000001011000011100000001011001001010000000000
000000000010000011100011100111011111101001000000000000
000100000000000001100011100000011111101001000000000100
000000001011010111110111100011101010111001010100000000
000010000000101001100010000000011001111001010001100101
.logic_tile 19 17
000000100000000000000011000000011000000011110000000000
000010100000000000000100000000000000000011110000000000
111000000000101111100110100000001100000011110000000000
000000001100010111100000000000000000000011110000000000
110001100000010000000010010000011100000011110010000000
010010000000100000000110010000010000000011110000000000
000110000000000111100110110101101100001011100000000000
000001000000010000000011010000101011001011100010000000
000100000000000000000000010001111001001011100001000000
000000000110000111010011100000101101001011100000000000
001000100110010000000011010000011010000011110000000000
000000100001000000000110100000000000000011110000000000
000000000000010001000000000001001111111110110100000010
000000000000101011100000000000101000111110110000000000
000001000000000000000000001111001011101011010100000000
000000100000001001000000001101011110111111110000000010
.logic_tile 20 17
000000000000001000000000000000001001001100111000000000
000001001111010101000000000000001101110011000000110000
000000001010010101100000000000001000001100111000000000
000010100000000000000000000000001110110011000000000100
000000100000000000000000010000001000001100111010000000
000000000100010000000010110000001110110011000000000000
000001000000000000000000000000001000001100111000000000
000010000000010000000000000000001100110011000000000000
000000000000000111100000000000001001001100111000000010
000010100000000000000000000000001110110011000000000000
000100001000000000000000000000001001001100111000000000
000000001110000000000010000000001000110011000000000000
000000000000001101100000000000001000001100111000000000
000001000000001011000000000000001000110011000000000000
000101000010100011100000000000001000001100111000000000
000111100100010000100000000000001011110011000000100000
.logic_tile 21 17
000010100000000000000110110111001010010000100000000000
000000000000000000000011000011101001000010100010000000
111001000000000111000111000000011010000011110000000000
000010101110001001000110010000010000000011110000000000
110000000001100000000111100111111101001011100010000000
110000001001010111000100000000001010001011100000000000
000010000000100101100010000001101101001011100000000000
000010001110000000000000000000111001001011100000000000
000000001100001000000011100111111000001011100000000000
000000000000000011000011010000001011001011100000000000
000010001010010111100110010001111110001011100010000000
000011000000010000000010000000111001001011100000000000
000000000000100000000111100000001101111100110100000000
000000000000010000010110010000011101111100110000100000
010010101010000000000010000000011001111100110100000000
100111100000100001000100000000001101111100110000000010
.logic_tile 22 17
000000000000000001010110101111101011100000010001000000
000000000000000001100000001011011001010100000000000000
111110100000100111100010111011111010101111000000000000
000000000001001111100010000011001000000110000000000000
000000000000000000000011000111001100101001000000000010
000001000000000000000010000000101101101001000000000000
000000000110011001000000001011101011101111000000000010
000000001010000101000010010011011011000110000000000000
000000000000100001100000000000011000111111000101000000
000000001100101111000010000000011000111111000000000000
000000001010000011100111001011001111001011100100000000
000001000000000111100010011011011010001111000000100000
000010100010000001100111101111011000001011100100000000
000001000000001111100010001111001110001111000000000000
001100100000000000000111001011011000001011100100000010
000001000000001111000000001011001001001111000000000000
.logic_tile 23 17
000000000000001001100110011101001011100000010000000000
000000100001000001000010001011011011010100000000000000
111000101001000101000000010111001110000000000000000000
000001000000000111000011001001011110000110100000000000
110000000000001000000010111101011101100000010000000000
010000000000101111000010111001001011010100000000000000
000010001000001001100110010001011111000110100000000000
000000001010001111000011010000101011000110100000000000
000000000000000000000111001111111011010000100000000000
000000000000000000000111010001001111000010100000100000
000000001010100101100000010101011010010110000101100000
000000000000000000100011100000101101010110000000000000
000010100000000011100110100001111110010110000110000010
000000000000000111100100000000011110010110000000000000
000000000110110101100010010001011010111111000101000000
000000000000011001100010000001011101101001000000000000
.logic_tile 24 17
000100000000000111100110010000000000000000000000000000
000100000000000000000011100000000000000000000000000000
111010100000000000000010000000000000000000000000000000
000011100110000001000100000000000000000000000000000000
110000000000000001000000001011101011101111000000000010
110000000000001111100000001111101100000110000000000000
110000000110001001000000000101101011010110100000000000
100010101000001111100000000111001001101001000000000000
000000000000000000000011010001001101000000010000100000
000000000000000000000011100000011000000000010000000000
000010100110101000000011100000000000000000000000000000
000000000010011111000100000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
001010101110000000000011101011001000111111010100100100
000001000001000000000000000101111001101001000000000010
.ramb_tile 25 17
000000000000000011100000000000000000000000
000000010000000000000011100111000000000000
111000001101110000000000000000000000000000
000000000001010000000000000001000000000000
000000000000000000000000000000000000000000
000000001000000111000010011011000000000000
000000100000000001000000001000000000000000
000001100000100000100011110111000000000000
000001000000000000000000011101000000000001
000010100100000000000011001111100000000000
000001100000000000000000001000000000000000
000011100001000000000000001101001010000000
000000000000000001000110100000000000000000
000000000010000000000110001111001001000000
010110100000000000000111001000000000000000
110100101010000111000111001111001111000000
.logic_tile 26 17
001000000000000000000011100000001010111100110000000100
000000000000000000000000000000001110111100110000000000
111011100110001000000011100101101010100000000000000000
000000000000000111000100000000111001100000000001000000
000100000001101000000111000001111011001001010010000000
000100000001010111000000000000111110001001010000000000
000001001000000000000110000000011100000011110001000000
000110000001000000000110010000000000000011110000000000
000100000000000000000011100011101100100000000100000000
000100000001000000000011100000111101100000000000000000
000000001010000000010110100111101110000000010100000000
000000000000000111000100000000111111000000010001000000
000000000000100111000011100011101100000001000110000000
000010000001010000110011100000111101000001000000000100
010000000000100111000110100111101100000000010110000000
010000101011000000000100000000111101000000010001000100
.logic_tile 27 17
000000100000000000000111001001111011101111000000000000
000000000000001001000010101111011010000110000000000100
111100001000001111100011110001011000000000000000100000
000100000000001001000011100101111110000110100000000000
010000100001000111100010010001111100101001000001000000
110000001110000111000110110000111111101001000000000000
000110001101001011000000011101011000000000000000000000
000000000001000001100010110101001110000110100000000000
000000000001110000000010011001011110001111110000000000
000100000001110111000111100111111101001001010000000000
000000000001011111000111100111011100010000000101000100
000000001001101111000010001011011011101001010000000000
000000000000000001000110000011101111010000000100000000
000100000000000001100010000001011100101001010001000000
000001000001000001000010010000001100000011000100000010
000010000000100000100110110000001101000011000000000000
.logic_tile 28 17
000000000000000000000011101001101001001111110000000100
000000000000001001000010100011111110001001010000000000
111001000100000000000111110001001011001001010000000000
000010000111010000000111100000011110001001010000000000
110100000010000111000111100000000000000000000000000000
010100000001011111100000000000000000000000000000000000
000010000000100111000000000011001010101111000000000001
000110101100010000000000001111001100000110000000000000
000000000000000001100000011101011000000000000000000000
000000000000001111000011110101011111010110000010000000
000000001110000111000000000001101000000000000010000000
000000000000001001000000000111111001000110100000000000
000000000000011111000010000000000000000000000100000110
000000000110001011110011100111000000000010001000000000
110000100000001111100000001000000000000000000101000000
000000000001011011000000000011000000000010001001000000
.logic_tile 29 17
000100000000000111000010001001001110000010000000100000
000000000000100001000000000111011011000000000000000000
111110100000000000000010000111011110101001110110000100
000111100000000000000111010101011001000000010000000000
000000000000000111110111100111111101101001110100000000
000010000000001001000010000001101110000000010010000001
000001000010000000000000000011111111101001110100000101
000010000100100001000000000101111001000000010000000000
000000001010000000000110110011011100101001110110000000
000000000000000000000111010001101010000000010010000010
000000001110100011000000000011011111101001110110000010
000000000111000000000010000101111010000000010000000000
000000001100000011000011010111111100101001110100000010
000000000000000000000010100001001111000000010000100000
111010100110000101100011100001111110101001110100000000
000001000000001001000011100101111011000000010000000001
.logic_tile 30 17
000000000000010000000010011101111010111011110000100000
000000000000000000000010100101101010100000010000000000
000011000011000111100000011001111011001011100000000000
000001101100100111100010001111011100101001010000000000
000001000000000001100000010001101000000011110010000000
000110100110000000000010010000010000111100000000000000
000000001110000001010111100111011100000011110010000001
000000100010000111100110100000100000111100000000000000
000000001010000101100011100011001011101111000010000000
000000000000000111100000000011011001000110000000000000
000000000101001111000000000001011110000011110000000000
000000000000101101000011100000110000111100000000000000
000100001010000000000010000111101101001001010000000000
000100000000000000000000000000011101001001010000000000
000100001000000000010111000000000000000000000000000000
000000000000000001000110010000000000000000000000000000
.logic_tile 31 17
000000000000001001100110010000001000001100111101000000
000010100000000001000010000000001000110011000000010000
111000100000001001100110010000001000001100111100000000
000001000000000001000010000000001000110011000010000000
000000001110100000000000000000001000001100111100000000
000100000001010000000000000000001001110011000001000000
000001000110110000000000000000001000001100111101000000
000010000000110000000000000000001001110011000000000000
000000001100010000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000001
000011001110000000000000000000001001001100111100000000
000010100000000000000000000000001000110011000000000000
000000000000100000010000000000001001001100111101000000
000000000001010000010000000000001001110011000000000000
110011101110000000000000000000001001001100111110000000
000001100000000000000000000000001001110011000000000000
.logic_tile 32 17
000010101101000111100111011001111000101111000000000000
000000000000100000100010001011011001000110000010000000
111000000000101101100111010000000000000000000000000000
000000001111010001100111110000000000000000000000000000
000000001011000000000000010001001011001001010000000000
000000000000100000000011110000111100001001010000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000011100000000001011101001001010000000000
000000000100000000000000000000001100001001010000000000
000011100000001111000110010000000000000000000000000000
000001100000001011000011010000000000000000000000000000
000000100001010000000000001001101101101111000000000000
000000000000100000000000001011001000000110000010000000
110010000000100000000000000000011001001100110100000100
000010101001010000010000000000011101110011000000100000
.io_tile 33 17
000001011000000000
000000000000000000
000000000000010000
000000000000001001
000000000000000100
000000000000000001
001000000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 18
000000000000010000
000000000000001000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
.logic_tile 1 18
000101000000100000000011000011000000000000001000000000
000000100101010000000011010000100000000000000000001000
000000000001110000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000001000000000000000000000000001000001100111010000000
000010100000000000000000000000001001110011000000000000
000010001000010000000111100000001001001100111000000000
000000001010000000000000000000001111110011000000000001
000100000000100000000111000000001001001100111010100000
000000100001000000000100000000001101110011000000000000
000000000000100000000110100000001001001100111000000001
000000000001000000000011110000001101110011000000000000
000001001010100000000000000000001001001100111010000100
000000000010010000000000000000001011110011000000000000
000000100000001000000000010000001001001100111000000000
000000000000000101000010100000001110110011000001000000
.logic_tile 2 18
000100001100000011000110101111001101100000000010000000
000000001111010000000000001011101100000000000000000000
111000001010000011100010000011011110100001000000000000
000000100000011001000111100001001101000000000000000000
110001000001010111100000001111101111110011000000000010
110010001000100001000000001111001001000000000000000000
000000000000000101100010000101111000111000100100000000
000000000000000000000100000000111110111000100000000000
000101000000100001100010110001111000111000100100000000
000000100000001011000111010000101010111000100000000000
000001000000000011100000010101101101111000100100000000
000000100010001011000010110000111100111000100000000000
000000000000100000000111010001101001111000100100000001
000001000000001001010110100000111000111000100000000000
000010100000001011100010100101111010111000100100000000
000001000000001111000100000000101010111000100000000000
.logic_tile 3 18
000000000001010000000010100000001111001100110000000000
000010100000001111000110000000011110001100110000000000
111000000000000000000011001011001001111111000000000000
010000000000001011000011011001011011101001000000000000
110000000000001011100011100001011110101001000000000000
010000100110000001000110010111101001000000000000000000
000101000000000001000011000001101011111111000000000000
000110100000010000000011011101101101101001000000000000
001010100000000111000111000011101010000000010000000000
000001000000001111000010011111001011000000000000000000
000000000000001001100011100101111010111111000000000000
000010000000001111000100000111101101101001000000000000
000001000010000111110110010011011101110011000010000000
000000101010001111000011010001011000000000000000000000
000001000000011011100111000111111100111000100100100000
000010000010101111000000000000101011111000100000000000
.logic_tile 4 18
000100000000100000000110000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
111010000000100000000111100111101011001011100001000000
000000001110000000000110010000001011001011100000000000
110000100001010001100000000011111000001011100000000000
010000000000001011100000000000011000001011100000000001
000000000001011000000000000000001100001100110010000000
000000000000001111010010000000001010110011000000000000
000000000000010000000000010101101001111000100100100000
000000000000001001010011010000011001111000100000000000
000001000000100001010000000000000000000000000000000000
000011001111010000000000000000000000000000000000000000
000110000000100000000111000000000000000000000100000010
000011100000010000000000001111000000000010000000000000
000000000001010001000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
.logic_tile 5 18
001000000110001000000000000000001100000000110000000000
000000001100001011000010010000001011000000110000000001
111000000000000111000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001010100000000111000001111000001011100000000010
010000100010010000000100000000011000001011100000000000
000000000000001000010000001111101111110011000001000000
000000001010000001000000000101011100000000000000000000
000000001010000111100000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000100000001100010001000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000000000000100000000010000000000000000000000000000000
000000000001010000010100000000000000000000000000000000
000010000001000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 6 18
000001000000010111100011110011101011010100000000000100
000010100000100111100011100111111001010000100000000100
111000000000001001000110011111011011100000010000000000
000000000000001111100010000101111001010100000001000000
000000000111010000000000011111001000100000010000000000
000000001010100000000011110111111001010100000000000001
000000000000000001100111001011011001010100000000000010
000000000001011101000111111111001001010000100000000000
000000000000001000000000000011111011010100000000000000
000000100000000011000000000111111010010000100000100000
000000000000000000000111001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000100001010010000000000000000000000100000000
000000000000000000100110010001000000000010000000000100
001000000001000011100000000000000000000000000100000000
000000000000100000100010010001000000000010000000000000
.logic_tile 7 18
000000000000000001000011000001011001010100000000000000
000010001110000000000110010111011011010000100001000000
111100000001010000000110010001011101010100000001000000
000000000000100000000111100011101010010000100000000000
000000000100100000000000010001001111010100000000000100
000000000011010000000011110111001001010000100000000100
000000000000000001100110001011001110100000010000000000
000000000000000011000000000111111011010100000001000000
000000000000010111000000000001001001010100000001100000
000000000000000000000011100111011010010000100010000000
000101000000001011000000001000000000000000000100000000
000010100000000101100000001111000000000010000000000000
000000001000001111000111001000000000000000000100100000
000000001100000101000100001111000000000010000000000000
001000000001010000000011001000000000000000000100100000
000000000000001101000110010011000000000010000000000000
.ramt_tile 8 18
000000000000000001000000000111011010000000
000000000000001001000000000000010000000000
111000000000000000000111100011101010000000
000000000000001111000011000000000000100000
110010100000111001100010000011111010000000
110001000000110111100100000000010000000010
000000000000000011100000001111101010000010
000000000000000011100011010101100000000000
000110100100000000000000001101011010000000
000000101000100000000000000001010000000000
000000000000000011100111000001001010000000
000010000000000111100100000001000000000000
000000000011000000000111001011111010000000
000000000001100111000000001001110000001000
010100000000000000010111101101001010000000
110101001110000000000100001001100000000000
.logic_tile 9 18
000000000000000000000000010101111100010100000001000000
000101000010001001010011110001011100010000100000000000
111000000000000001100111000001111011010100000000000000
000001000010001001000100001011011000010000100010100000
000000000110010000000000010101101111010100000001000000
000000000000100000000011010001011111010000100000000000
000000000000000111100011111000000000000000000100000000
000001001010001001100011111101000000000010000001100000
000010101010001000000010001000000000000000000100100000
000001000000001101000100000101000000000010000000000000
001010000000010000000111000000000000000000000100000000
000101000110100000000000001101000000000010000001000000
000100000000000000000000010000000000000000000100000100
000000001100000000000010011001000000000010000000000000
000000000000000000000110001000000000000000000100000001
000010000000000000000000001001000000000010000000000000
.logic_tile 10 18
000000000000000000000000000111101111010100000000000010
000000100000000000000010001111011011010000100000000100
111000000001010000000000010000000000000000000000000000
000000000000100111000010100000000000000000000000000000
000000001100000000000000010101101010110100010001000000
000000000000000000000011110000111001110100010000000000
000010000000000000000110010011011001001011100000000000
000000001000000001000011110000001010001011100001000000
000100000001110000000011110111111101010100000001000000
000100000001000001000011011111011001010000100000000000
001000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111000111111110010100000000000001
000000000001000000000111111111011101010000100000000000
000010100000001000000000000000000000000000000100000000
000010101010000011010011111011000000000010000001000000
.logic_tile 11 18
000100001110000111000000010101011011001011100000000000
000000000000000111000010000000011110001011100010000000
111000000000001011000000010001011011001011100010000000
000000001010000001000011010000001100001011100000000000
110001000000010000000000001111011011110011000000000000
100010000000100111000000001011001111000000000000000000
000000000000001011100000000000001101001100110000000000
000000000000000111000011100000011000001100110001000000
000000000000100111100010010000001111001100110000000000
000010100000010000100011100000011100001100110000000000
000001100000000001000000010000011000001100110000000000
000011100000001111000010100000011100001100110000000010
000001000000000000000000000111101101111111110000000100
000010000001011111000010011001111000111101110000000000
010000100001010111100110110000000000000000000100000000
100100001100100000000011100001000000000010000010000000
.logic_tile 12 18
000000000110000001100111100000001101110000000010000000
000000000000000000000111100000011110110000000000000000
111001000001011000000110010000001011110000000000000000
000000001010100111000010000000001011110000000010000000
010000000000000101000011100101001001110100010001000000
110000000001000001100011100000111000110100010000000000
000000001000010111100010010000000000000000000000000000
000000000100000000100011000000000000000000000000000000
000001100000001000000111010001001110101000010000000000
000001000000000111000111100011001110010110100000000000
000100000000000000000000000001011011110100010001000000
000000001110000001000000000000101110110100010000000000
000000000000000111100000011101001111101001110100100000
000000000110000001000011100011011001000000110001000100
110000000000000011100000001101101101101001110100100000
000000001110001111100011111111111001000000111000000100
.logic_tile 13 18
000110001110000001100000001111111001000010000000000000
000100001010000000000000000111111000000000000010000000
111001000000001000000110001000000000000000000110000000
000010100000000001000000001001000000000010000000000000
110010000000100000000110001000000000000000000100000100
100001000000010011000000000011000000000010000010000000
000000000000001000000000000000000000000000000110000000
000000000000000001000000000101000000000010000000000000
000000000000100000000000001000000000000000000100000010
000000000000000000000000001011000000000010000000000000
001001000000000000000000010000000000000000000110000000
000010000000000001000011100001000000000010000000000000
000000001110000000000000000000000000000000000110000000
000000000000000000000000001101000000000010000000000000
011000000100000001000000011000000000000000000100000000
100001000000010000100011100101000000000010000000000000
.logic_tile 14 18
000100000000101011100110001101011000001111110000000000
000000000100010001000000000111101110001001010000000000
111010100010001111100111000000011010110000000000000000
000000000000000111100110000000011101110000000000000010
010001000000000000000011110011111101000000010000000000
110010000010000000000011010000101010000000010000000000
001000000000001011000011100011111111010110100000000000
000000000100000111100010001111011001000001000000000000
000100001101000000000111001111011110101001010000000010
000000000000101111000011111001001111010100100000000000
110001000000001011110010010001011001110110100100100001
100000100000001111100110000000001011110110100000000000
000010100111001011100111010101101011101001110110000010
000001000000100011100010000011011101000000110000000000
110001000101011001100110000011001110111111110100100000
000000100000001111000000001001101000111001010000000001
.logic_tile 15 18
000111000000100000000000010111001110111100000100000010
000010000000010000000011111001101110110000110000000000
111000000000000011110011000011101010110000110101000010
000000000000000000010100001101001100111100000000000000
110000001000000011000011010000000000000000000100000100
010100100000000000000111110101000000000010000000000100
000000000001000000000000010011111111111100000101000000
000000000000000000000011101101001000110000110000000000
000000000000000111000000000111011001110000110100000010
000000000000000000000011101001111101111100000000000000
000000000000001000010000001000000000000000000100000000
000000000010000011000011101001000000000010000000100000
000000001011111001000000010000000000000000000101000000
000000100000001111000011101101000000000010000000000000
000000101000000001000000000011101011110000110100000010
000100000000000000100000001101011011111100000000000000
.logic_tile 16 18
000100000110100000000011001101101010000000010000000000
000010000000010000000110011111001010010110100001000000
111000100000001001000011110111011101001111110000000000
000011101000001111100010111001101001001001010000000000
010000000000000001000000000000001101000000110000100000
010000000000000101100010000000001001000000110000000000
000000000000001000000010001111011100001111110000100000
000000000010001111000110101011101110001001010000000000
000100000011101111000111001011011011000001000000000000
000000101000001011100100000001111011000000000000000000
000000000000000000000111000001111100101001000000000100
000000001000000111000010000000011011101001000000000000
000000000000001000000011100001101110010110000000000000
000000000000001101000010000000011100010110000010000000
110000000001000000000011000000011000110000000101000010
000000000110100000000000000000011100110000000000000000
.logic_tile 17 18
000110101010010000000000001011101100100000010000000000
000011100000100111000000001001101000010100000000000000
111000000000101111110110010111001101101001000000000010
000001000000010001000011000000001110101001000000000000
110000001101010000000000000000011000111100110100000000
110100000110100000000000000000001101111100110000000001
000000000000000111000111100000011010111100110100000100
000000101110000000000000000000001101111100110000000010
000010000000001101110110010000011111111100110100000000
000001001010000001100010000000011000111100110010000000
000010100000000001100111000000011011111100110101000000
000000000000001111000000000000011100111100110000000000
001000000000000111100010000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
010000000000101000000000000000011101111100110101000000
100000001101000101000011100000001001111100110000000000
.logic_tile 18 18
000000000000000101000111110000011110000000110000100000
000000001111000011000011110000011110000000110000000000
111000001010000011110000011101111001000000000010000000
000000000000001111100010110001111101000110100000000000
000101000000000101100111110011001010000000010000000010
000100100000000000100010110011111001010110100000000000
000000000000001000000011101001011001110000000000000000
000000000000000011000000000111001010110110100000000001
000001000000001111100111101001001101000000000000000000
000010100000010111000111010011001110000110100000000000
000000000000000101100011110101001101001011100100000010
000000000000101001100111110000111100001011100000000000
000100001001000011100110110001001110001011100100100000
000000000000000001100110110000111111001011100000100000
110010100000101001000000000011101010111110110100000000
000000000101000111000011110000101110111110110010000000
.logic_tile 19 18
000110000000000011100000010000001010000011110000000000
000100000001000000000011100000010000000011110000000000
111000000000001000000110000111111000001011100000000100
000001000000001111000000000000101100001011100000000000
010010100000000000000000000011111100001011100000000000
010000000010001011000011000000101101001011100000000001
000000100000010111100010100000011110000011110000000000
000001001100100000000100000000000000000011110000000000
001000000000001101100000010000001010000011110000000000
000000001101011101000010100000000000000011110000000000
000011001110010011100110000011101100100001010000000100
000111100000001111100100000000001000100001010000000000
000001000000000000000000000011101011001011100000000010
000000100001010000000000000000111010001011100000000000
010000000000000011100110000000011011111100110100000000
100000001000000000100100000000011001111100110000000000
.logic_tile 20 18
000000001000101000000000000000001000001100111000000000
000100001110010101000000000000001110110011000000010000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000110100000000110100000001000001100111000000000
000010100011000000000010110000001011110011000000000000
000000001010001000000110100000001000001100111000000000
000010100000000101000010000000001011110011000000000000
000000000010101000000011100000001000001100111010000000
000000000001010101000100000000001000110011000000000000
000000100000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000110000101100000000000001000001100111000000000
000000000000000000000000000000001100110011000010000000
000011000000000000000000000101101000010111110000000000
000110100000000000000000001011100000010100000000000001
.logic_tile 21 18
000100001000001000000000000000011100000011110000000000
000000100000000101000011000000010000000011110000000000
111010000000000101100000010000011100000011110000000000
000100000000000000010010000000010000000011110000000000
110000101000000000000010000011011100001011100000000000
110000000000000000000000000000011110001011100001000000
000000000001010000000000000000001000000011110000100000
000000001001100000000000000000010000000011110000000000
000000000000011001000000000011011110001011100001000000
000100000000101101000000000000011000001011100000000000
000010100000000011000110000101001001001011100000000000
000001001110000000100011100000111000001011100001000000
000000000000000111000010000000011101111100110100000000
000000000000000000100100000000001001111100110000000010
010000001100100000000000000000001101111100110100000000
100000000100010000000011100000001101111100110000000000
.logic_tile 22 18
000000000000001001000111100111111101010110000000000000
000000000001000001000110010000101100010110000000000000
111000000000001001100111100000011011000000110000000000
000000000010000011000011100000011101000000110000000000
010110000110000000000000001111001100101011010001000000
010001000010010001000000000101001111000001000000000100
000000100010001111000110000001011001101001000000000000
000100001010011011100000000101001000010110100000000100
000100000000000001100000011011101111010000100000100000
000101000010001001000011101011111111000010100000000000
000010100000000001000111011011011111000110100000000000
000000000000001111100011101001101110001111110000000000
001011100110011000000110110001011011100000010000000000
000001100000001011000011000011101001010100000000000000
000000000001011001000011010000000000000000000100000000
000100000000111111000010000001000000000010000000000000
.logic_tile 23 18
000000000000000011100110100011011111000000000000000000
000000000000010000100110001011111101000110100001000000
111100000000011000000010110000011010000011110000000000
000010100010000111000111000000010000000011110001000000
000000000000100001000000000000000000000000000000000000
000000000000011111100010010000000000000000000000000000
000011100010101111100010100101011000010000100000000000
000001100001011111000100000001001010000010100000000000
000010100000001111000011100101111000001011100000000000
000001000100001111000111100000011100001011100010000000
000001000000001000000011010011111000101001110111000000
000010100000000111000011101101011100000000010000000010
000101001110000111000000000001011111101001110100000010
000100100000000000100000001001101010000000010000000000
110000000110000000000000010111011001101001110101000000
000000000000000001000010001101011101000000010000000000
.logic_tile 24 18
000000000100000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000000000011110000000110000000000
000100000000000111000011110000011110000000110000000010
000000000000100000000111110011101011001111110000000010
000000100000010000000111101011011101001001010000000000
000000000000000011100111111011111001101111000001000000
000000000000001111000111101111011000000110000000000000
000000100000000111110011100011001101001011100000000000
000001000000000000000111110000011010001011100000000001
000000000000011001000000010111001011001001010000000000
000000000000001011100010110000111110001001010000000000
000000001000101000000010010001011011001001010000000000
000000000000000011000111000000101110001001010010000000
110010000000101011000110110101111001101001110101000000
000000000000010011000111001111101011000000010000000000
.ramt_tile 25 18
000000010000000000000000000000000000000000
000000010100000000000010000101000000000000
111000110001000011100111101000000000000000
000000010110000000000011100111000000000000
010000000000000001000000001000000000000000
010100000000000000000000001001000000000000
000110100000101000000111000000000000000000
000000100000010111000000000011000000000000
000000000100001011100000010111100000000001
000000000000101101100011001011100000000000
000000001010000011000000001000000001000000
000010100000000000000000001001001000000000
000000100000000000000000000000000001000000
000000000000000000000000000011001011000000
110000100000000001000000001000000001000000
110010000000000111000010000011001010000000
.logic_tile 26 18
000000000000001001000010100101101111100000010000000000
000000000000001111110100001011001010010100000000000000
111000101100010101000011110001011110100000010000000000
000010100000000101000010110001001001010100000000000100
000000000000000000000111110011011100000110100000000000
000000000000000000000110001101101100001111110000000000
000010100000011101000010100001011001100000010000000010
000010000100100111100010100001011101010100000000000000
000000000110000000000011101001111011000010000001000000
000000000000001111000110010001011011000000000000000000
000011101001010001000011000000001110000011110000000001
000011000100000111100000000000010000000011110000000000
000000001010001111100111100101011111000001000000000010
000000100000001101100000000000111111000001000000000000
110000000000100011100011101011101111101001110100100000
000000001000010001100011011001001110000000010000000000
.logic_tile 27 18
000000001000001111000010001101111101000110100000000000
000000000110000101100010110111101001001111110000000000
111000000000000001100010000011111100001111110000000001
000000100000101111000111101001101110001001010000000000
110000001111011000000011001011001010101001000000000010
110100000000000111000110010001101100010110100000000000
000010100100000001000000000001011100010110000000000000
000000100000000000100010000000011011010110000000000000
000000000000001011100110010001111110000000000000100000
000100000000000001000011001001011011010110000000000000
000000001110000101100000011111011010101111000000000000
000010100000100111100011011001001000000110000000000000
000001000000000001000010000000000000000000000100000000
000010101010001111100100001011000000000010000000000001
000000000000000111000000010000000000000000000100000000
000000000010000000000011010011000000000010000000000010
.logic_tile 28 18
000010100000000000000110000101101111111110110000000100
000000000000000000000110000000101100111110110000000000
111011100000100000000000000000011110000000110000000100
000011001100000001000011110000011010000000110000000000
000010100001011000000110100111111100000000000000000000
000000000000001101000100001111111011010110000000100000
110000001000001000000000000001101001000110100000000000
100100001110001101000010011001111110001111110000000000
000001000010000000000000000000011011000000110101000000
000011000100000000000000000000001000000000110000000000
000001000000101000000010000000000000000000000100000000
000010000000010001000100000111000000000010000000100000
000000000001010000000110000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
000000100000011000000110000000011000110000000100000000
000001000110101101000011110000001010110000000000000000
.logic_tile 29 18
000000000000000001000000000011011110001001010000000000
000100000000001001000011100000001000001001010000000000
000011001010100111110000000000000000000000000000000000
000011000000000000100000000000000000000000000000000000
000101000000100001000000000011111000101111000001000000
000110100001000000100000000101001100000110000000000000
000010001110000000000000000000000000000000000000000000
000011000001000000000000000000000000000000000000000000
000000101000001011000010000000000000000000000000000000
000001000000000001100100000000000000000000000000000000
000010000000000001000110000111011111101111000000000001
000011001111010000100011110001001101000110000000000000
000001000000000001010000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
000000000010101011100000000001011100001001010000000000
000000000000001101100000000000111101001001010000000000
.logic_tile 30 18
000000000110001000000010000000000000000000000000000000
000000000000000011000010010000000000000000000000000000
000001000001000000000110000011101101101111000000000000
000010000000000000000011110011111001000110000000000010
000010100000000000010110010000000000000000000000000000
000110000000000000000011110000000000000000000000000000
000000000011110001100000010001101000001001010000000000
000000100001100000100010000000111101001001010000000000
000001000000000011100111000011101110101111000000000000
000000000000000000000110010111001011000110000010000000
000000000001000011100000000011111011101111000000000000
000010100001100000100011010011101011000110000010000000
000000000000000011100111000101001000001001010000000000
000000000000001001010100000000111111001001010000000000
000000000001010101100000000001011110001001010000000000
000000000000100000000000000000001101001001010000000000
.logic_tile 31 18
001001000000001001100110010000001000001100111100000010
000010000000000001000010000000001000110011000000010000
111011100000001001100110010000001000001100111100000000
000000100100000001000010000000001000110011000010000000
001101000000000000000000000000001000001100111100000000
000100000000000000000000000000001001110011000000100000
000000000000000000000000000000001000001100111100000000
000010001110000000010000000000001001110011000000000001
001011100000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000001000000000000000000000000001001001100111100000000
000010000000010000000000000000001000110011000000000000
001000000001100000000000000000001001001100111100000000
000000000001110000000000000000001001110011000000000001
110000001010010000000000000000001001001100111101000000
000000001100100000000000000000001001110011000000000000
.logic_tile 32 18
000000000000000011100110110000000000000000000000000000
000000001110000000100110000000000000000000000000000000
111010000000000000000110000000000000000000000000000000
000000001100000000000010110000000000000000000000000000
000000000000100000000000000001011010001001010000000000
000000000001000000000000000000001110001001010000000000
000001001100101000000000000000000000000000000000000000
000000000001000101000000000000000000000000000000000000
000010100000000000000000000111101000101111000000000000
000001000110000000000000001111011001000110000010000000
000000000000100000000000000000000000000000000000000000
000000001100010000000000000000000000000000000000000000
000000000001010011100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000100101000000000000000011001000011000100000000
000110000000011011000000000000011001000011000000000000
.io_tile 33 18
000000000001010000
000000000000000000
000000000000011000
000000000000010000
000000000000000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 19
000000000000000000
000000000001000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 19
000000000000000000010110000000001000001100111001000000
000010100000010000000111010000001001110011000000010000
000000000000000001100000000000001001001100111000000000
000000000000000000100010010000001101110011000000000000
000000000000010000000000000000001001001100111000100000
000000000000000000000000000000001001110011000000000001
000001000100000000000000000000001001001100111000000001
000000100000000000000010000000001000110011000000000000
000000101101010000000000000000001001001100111000100000
000010001010010000000000000000001101110011000000000000
000010100000000000000110110000001000001100111000000000
000000000000000000000010100000001001110011000000000010
000000001000000000010110100000001000001100111010000000
000000000001010000000000000000001111110011000010000000
000100001111010000010000000000001001001100111000000000
000100000000000000000000000000001011110011000000000010
.logic_tile 2 19
000010001000010101100011010000011110110011000000000000
000000001010010000000111000000011110110011000000000000
111000000000000000000010010101101101110011000000000000
000000000000000000000110100001111101000000000000000000
010010000100000101100011110111001101111000100100000100
110000000000000000000011110000101101111000100000000000
000000000000000000000111100011111001111000100100000000
000010000000000000000100000000011100111000100000000010
000001000000001101000000000111001110111000100100000000
000010000000001011110011100000101100111000100000100000
000001000000000001000110000011101111111000100100000000
000010000000000001000111000000011001111000100000000000
000001100110000101000010100111001000111000100100000000
000001100110001101100110000000111001111000100000000000
000100000001000000000000000011101010111000100100000000
000000000000000000000011000000001011111000100000000000
.logic_tile 3 19
000100000000001101100111110011011101100001000000000010
000010100000000101000111110111001011000000000000000000
111000100000000011100010011111111010111111000000000000
000000000110001011100110100111101101101001000000000000
011000000000000111100011101001011110110011000000000000
110000000000000000100000000001101001000000000000000000
000001000001001111000110101001001100100000000000000000
000011001100000001010010010101011000000000000000000000
000000000000001001100111011111011001111111000000000000
000000000001000111000010000101001100101001000000000000
000000001001111001000010101101001101110011000000000000
000001000001010111100000001001001101000000000000000010
000000000000000111100010100101101001110011000000000100
000000000100001111100000001111111001000000000000000000
000010000000000011000110000111101001111000100100100000
000000000000001001010000000000011110111000100000100000
.logic_tile 4 19
000100101110010000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000100000001111100000000011001101101001110110000100
010001000100001111000000000000101110101001110000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000011110011100000000000000000000000000000
000011000000000000100000000000000000000000000000000000
000010000110000000000000000101001110101001110100000000
000000000000000000000000000000001010101001110000000010
000000000000000011100000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
000100000110000111000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
.logic_tile 5 19
000000000000000000000000000111011101001111110000000000
000000000000000000000000000011011010001001010010000000
111000001000000011000111100000000000000000000000000000
000000000000000000100010000000000000000000000000000000
010010000000100000000011100000000000000000000000000000
110000000000010000000100000000000000000000000000000000
000001000000000011010000001111111101001111110000000000
000010001110000000100000001001111000001001010000000010
000001001010001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000010000000010110000011001110000000000000000
100000000000100000010010000000011111110000000000100110
000010100000000000000000000000000000000000000101000000
000001000000001001000000000000000000000010000000000000
110000000001000011100111000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
.logic_tile 6 19
000000100000100001000011101011111111001111110000000000
000010101000000111100011100101011001001001010000000010
111001000000001000000010101001001100010100000000000010
000000100000001011000111010101111000010000100000000000
010011100110000000000010001001101011000010000000000000
110001100010000000000111001101111111000000000000000000
000000000001100001000110100111111101001111110000000000
000000000001011001000111010111001011001001010000000010
000000000001011000000011010111011111101000010000000010
000000000000101101000011100111111100010110100000000110
001000000000011011000010001001111101111100000100000000
000000000000100111000011111011011110110000110000000001
000000001000001001000000010001001100110000110100100000
000000100000000111100010000001111100111100000000000000
001000000000001011000011010000000000000000000000000000
000000000000001011000011100000000000000000000000000000
.logic_tile 7 19
000010100000001000000111101011101000100000010000000000
000011100000001111000000000001111011010100000000000100
111000000000001000000110001011111110100000010010000000
000000000000000101000100000101111011010100000000000000
110000000001000011000111111111111000010100000001000000
110000001111010101110111000011011000010000100000000000
000000000111111000000000001011101100100000010010000000
000000100001010101000000000101111101010100000000000000
000010000110000111100111101011111100100000010000000100
000000000000100000000010100001101010010100000000000000
000000000000001111100111011011101110100000010000000000
000110100000000011000011000101101100010100000001000000
000100000010000001000010001011111110100000010000000000
000000000000000000000100000001111000010100000001000000
110000001000000000000010110000000000000000000100100000
000000000100000001000011110101000000000010001000000000
.ramb_tile 8 19
000100000001010000000010000001011000100000
000000010000000000000000000000110000000000
111000000000101011100010000101101010000100
000010000111010011100100000000000000000000
000011000001001001000111100001111000000010
000001000000001011000111100000010000000000
000000001010011111000111000111101010000000
000110000100101111000111101101100000010000
000000001111000000000000001111111000000000
000100000000000000000000001101110000000000
000000000000100000000000001101001010000000
000000000001011111000000000101100000000000
000000000000000000000110100101011000001000
000010100000000000000100001111010000000000
010000000110100000000111101011101010000000
010000000000000000000010011101000000001000
.logic_tile 9 19
001010100001011111000000000011101111100000010000000000
000001000000000011000000001011101000010100000001000000
111000100110100011010000011111011110010100000001000000
000000000001001101100010001111011011010000100000000000
110101000000000101000000000011101100100000010000000000
110010101100000000100010111011111010010100000001000000
000010000010001000000000001111011111010100000000000010
000011100000001111000011011111001000010000100000000000
000001000000101000000010110101111111010110110100000000
000010000000011011000111100000001100010110110000100000
000000000000001001100010110001011101010110110110100010
000000000000000001000011100000011100010110110000000000
000000000100001001000010000001011111010110110100100000
000000000000000011000000000000001001010110110000000000
000000000000101001100011100011011101010110110100100000
000010001011001111100010000000011011010110110000000000
.logic_tile 10 19
000000000110000000000000000111111000101000010000000110
000000000000000000000000000000111011101000010000000000
111100000000000000000111000000000000000000000100000000
000000000000000000000110111011000000000010000010000000
000000000000000000000011101000000000000000000101000000
000000000000000000000100001001000000000010000000100000
000000100001110000000000000000000000000000000100000000
000001000000110000000000000111000000000010000001000000
000010100000100000000011000000000000000000000100000100
000101000001011111000100000011000000000010000000000000
000001000000000000000000000000000000000000000100100100
000010100000000000000000001111000000000010000000000000
000000001010000000000000010000000000000000000000000000
000000000000000101000011010000000000000000000000000000
000010100000000000000000011000000000000000000100100000
000100000000000001000011010111000000000010000000000000
.logic_tile 11 19
000000000000010000000110101011001011010111110000000000
000100000000100000000100000011011101000110100000000000
111000000110001111100000000000011011000000110000000000
010000000000001111100011110000001010000000110010000000
010100000000001001100011110000011001000000110010000000
110100000000000001000010000000001111000000110000000000
000000000000000111100000010101011001010110000000000000
000000000000001001100011111001001011000000000010000000
000000100000000111000000000011101011110110100000000000
000001000000000011000000000000001001110110100010000000
000001000000000011100110100000000000000000000100000000
000010101000000111100110000111000000000010000000000001
000010100001010000000000000000000000000000000110000000
000000000000101001000000000011000000000010000000000000
000101000001010000000111101000000000000000000101000000
000010100000100000000000001011000000000010000000000000
.logic_tile 12 19
000000000000000001000000000000011110111100110000000000
000000000000000000100011110000011101111100110010000000
111001000000000011100111100000001110000000110000000000
000000100101000000100000000000011000000000110000000000
010000000000000000000010000011011001000000010010000000
110000000000000000000000000000111010000000010000000000
000100000001011001100110000111001001100001010000000000
000000001100101101000000000000011010100001010000000000
000010000000000000000111000000011100000000110000000000
000100000000000000000010010000001110000000110000000000
000010100000000111000010100111001001100000000000000000
000001000001010000100100000000011000100000000000000000
000000000000000001000010000000001110111100110000100000
000000000000000000100010000000011110111100110001000000
110000000000001001000000011101111111101001010100000100
000000001110000001100010001011101110110100010000000000
.logic_tile 13 19
000000000110000000000011100011001111000000000000000000
000000001100000001000000000001011100000010000000000000
111000001111010111100010100101101111111101110000000001
000000000000000011100110110000101010111101110000000000
110010101011011001100111100101001001000001000001000000
110101000000100001100000000000011101000001000000000000
000000000001000000000011000000001100110000000000000000
000000000000100011010100000000011100110000000000000000
000010000110101111000000000001111111000010000010000010
000001000011000111000011110000111001000010000000000000
000000001111010011000000010101011101000110100000000110
000000000000000001000010000000001110000110100000000000
000001000000000001000010010000011101111100110000000000
000000100000010001100011110000001111111100110000000001
010000000000001000000110111011001010010110100100000010
010000000001010101000011100001011110100000001001000100
.logic_tile 14 19
000000001001000011000111101001001010000110100000100000
000000000000100000100100001101101101001111110000000000
111000000000011001000110010000011110000000110000000000
000000000000100001100010000000001100000000110000000100
000100000000001001100110100011111100010010100000000010
000010100000000111000000000000101110010010100000000001
000001000000100001000011100101011001101000010000000100
000000001001010111100100000000011001101000010000000000
000000100000000111000000000001011100010010100000000000
000000001000010000000011000000001110010010100000100000
000010001100010011000110100001111111000001000000100000
000000100000100000100000001001011010000000000000000000
000001001000100111000000011111101111000000100100000100
000010000000010000000011010101011001101001010000100000
000100000000001011010111001101001011000000100100000000
000100001010001111100100000001101001101001010011100000
.logic_tile 15 19
000000000000101111000000010001101011101000010000000000
000000000100010111000010000000011111101000010000000000
111000000000000001000111110011111001000001000000000000
000000000000000000000111100000111011000001000001000000
010100000000000111000011100000001100111100110000000000
010000100000100000000011010000001000111100110000000000
000010101010000000000111111101001011000000010000000000
000011100000010000000110101111011001000000000000000000
110111100000001001100110000001011101010100100000000000
100001100000000001100000001101001011000000000000000100
000000000000010001000000000000001100110000000001000000
000000000000100000100011110000001101110000000000000000
000000001111010001000000000000001110000011000000000000
000000000000001001000000000000001110000011000000100000
110000101110000000000110010000000000000000000100000000
000000000000000000000010000011000000000010000000000100
.logic_tile 16 19
000000001110001000000000001101001101101001000010000000
000000000000001011000010010111001011010110100000000000
111000100000000011000111110001111101101000010000100000
000000000000010101000111010000011010101000010000000000
110001000000000111100000000011011100101000010001000000
010010100000001101100000000000101100101000010000000000
000100001100001011100111000001111001000001000000000000
000000000000011011000100000000011111000001000000000100
000000000001110001000111100011111000100000010000000000
000010100000110011000010010001011010010100000000000010
000000000010100111100010000111101110011101000100000010
000000000000011011000111010000101111011101000000000000
000100001010010111100000000001111111011101000100000000
000000001010000000000010010000001100011101000010000000
010000000110001001000010000111101001011101000100000000
110100000001011101100111010000111101011101000000000000
.logic_tile 17 19
000001000000000000010000000000011111111111000010000000
000010000001010000000011000000011000111111000001000000
111111100000010011100110110000001110111100110001000000
000001000010100001100010000000001110111100110000000000
010000001000000111000000001111111001100010110010000000
010000000000000000100011011111001001011001100000000000
110000100000100111000000000011111111110000000000000100
100000001011001111100000001111011001110110100000000010
000001000000101101100000001111111011010000100000000000
000110001101010011100000000101001101000010100000000000
000010100000001001000110100111101101000010000000000001
000010100000000001000111000000001100000010000010000001
000000000001001101100000010011101010011101000000000000
000010100010100001100010110000111010011101000000000000
110000000000000111000110100000000000000000000100100000
000000000010000001000110010011000000000010000000000000
.logic_tile 18 19
000001000000000000000000010011001011001111110000100000
000010100000000000000010100111101010001001010000000000
111000000000001011100000000000011110000011110000000000
000000000001000001100000000000000000000011110000000010
110000000000000001100110100101111101001011100000000100
010000000000000001000000000000101000001011100000000000
000000000010010111000000011011101111000000010000000010
000000000100100001000011000001111110010110100000000000
000000001110001101100010000000011010001100110000000000
000000000000000111000111100000001010110011000000000000
000001101110000011000011110011001010001001010000000000
000011101110000000100011100111011100001111110001000000
000000001000100011100110100111101110101000010000000000
000100001110001111000000000000101001101000010001000000
000000000000000011000000001000000000000000000100000010
000000001010001111100011111011000000000010000000000000
.logic_tile 19 19
000000000000101000000000000000001110110000000000000000
000000000001010001000000000000001010110000000000000000
111001000001010001000111111101011010000001000000000000
000000100000000000000111011111111011010000100000000001
110000000110000001100011100000011010000011110000100000
100000000000000000000011100000010000000011110000000000
000000000110001001000111111011111011011111100000000000
000000000000000001000111111001001110111101010000000000
111010100000100111000111001111111101011111100000000000
000001100111000000000110011101111001111101010000000000
000000000000000000000110100001001111010010100000000000
000000000010001001000100000000001010010010100001000000
000000000000000111100000001011001100000000010000000000
000100000000001001100000000111011101010110100010000000
000000000000000011100000001000000000000000000100000000
000000000000000111100010010001000000000010000010000000
.logic_tile 20 19
000001100000000011100000000111011100001011100000000000
000011000000000000100000000000001011001011100000000010
111011000000010000000000000011011000001011100000000000
000001001110001001010000000000001000001011100000100000
110000100110000001000010100000011100000011110000000000
010000000000000000100010000000000000000011110000000000
000000001100000000000000010011011111001011100010000000
000000000100000000000011000000001011001011100000000000
000000000000000000000000000000001010000011110000000000
000010100000001111000011100000010000000011110000100000
000000000001010111010110100000011110000011110000000010
000000000110100000000100000000010000000011110000000000
000000000000000000000000000111011100001011100000000001
000000000001011111000010010000011010001011100000000000
110110100000010111100110100000000000000000000110000000
000001001010000000100100001111000000000010001000000100
.logic_tile 21 19
000000001101011111100111100011011101001001010000000000
000000000000101011000110000000001000001001010010000000
111010001110000001100111010111001111100001010000000100
000001001010000111000111110000011011100001010000000000
010001000000000011000111011001101100000110100000000000
010110100011011011100111100011011100000000000000100000
000000000001001011100110111001011100000000000000000000
000000000000010001010110000101011010010110000000000000
000011100001001111000111100001101111000110100000000000
000001100000000111000100001101111111001111110000000000
000000100000001111000110010101101010100000010000000000
000001000000001011100011001001001011010100000000000000
000000000000000111000110001001001111100000010000000000
000000000000000111000011111001001011010100000000000000
010000000000000111110111000000011111111100110100000010
100000001110000000100000000000001101111100110000000000
.logic_tile 22 19
000000000000000111000011100111100000000000001000000000
000000000000001001100000000000101110000000000000001000
111010100001100000000110010001101000111100001000000000
000001000000001011010010000000101000111100000000000000
010001001000000111000111000011101000111100001000000000
110010000100000000100000000000101010111100000000000000
000000001110000000000110010101101000000011110000000000
000001000001010000000010000000100000111100000000000000
000010100000000001100010010101101100000011110000000000
000001001000000000000111110000100000111100000000000000
000000100000110000000010101111111101111101110000000000
000101001000110000000110111001111011111111110000000010
000000001101101111100110000111101110100000000100000000
000010000001110011000000001011001000111001010000000000
010000000000001011100010100111011110100000000100000000
010000001000000001000110111001101101111001010000000000
.logic_tile 23 19
000010100001011000000011100111001010000110100000000000
000001000000100001010010000111111100001111110000000000
111000001010001000000110000001011001000001000000000000
000000000000000001000000000000001100000001000010000000
010010000000000111100011011011001111001111110000100000
010000000000000000100111000111011011001001010000000000
001000000000000011100010101011101011000000000000000010
000000001001011001100011101101101101110100110011000000
000000000000010011100000001101101000100000010000000000
000000000000101001000010010101011101010100000000000000
000100000111010111100010000000000000000000000000000000
000100000010100000100111110000000000000000000000000000
000000000000000011000000000000011110000011110010000000
000000100001000000000010010000000000000011110001000000
010000000000000111000000000000001011111100110100000000
100010000000001001100000000000011001111100110000000000
.logic_tile 24 19
000000000000000000000110110111001100100000010000000000
000000000010000011000110000101001000010100000000000000
111000000000000111000110111111101110101001000000000000
000100000000000000100110110111001001010110100000000001
000000100000000111100011000111001110100000010000000000
000001000000000111000011100101011011010100000000000000
000000100000000000000010010111011101001011100001000000
000001000000000000000111010000111011001011100000000000
000000000110001001000000000111001011100000010000100000
000000000000000001000011110101001001010100000000000000
000000000100100000000011100001011011010110000000000000
000000000000000000000111100000111001010110000000000000
000001000000000111000011110111111000100001010001000000
000010000000000001000111100000001100100001010000000000
000100001100010001100010001011011110001011100100000000
000000000000001001000100001011111011001111000001000000
.ramb_tile 25 19
000000000000000000000111010000000000000000
000100010010000000000011000111000000000000
111000000000010000000000000000000000000000
000000000000000000000000000011000000000000
000000000111010000000000000000000000000000
000000000000000000000000001001000000000000
000000000000000001000111001000000000000000
000100001110000111000100000101000000000000
000000000000000011100111001011100000000000
000000000000000000100000001101000000000000
001000000000000011110000010000000001000000
000100000000000000000011011011001110000000
000000000000000001000000001000000001000000
000000001010000000100010011111001101000000
010010000101001000000011000000000000000000
110011100000101011000100001001001111000000
.logic_tile 26 19
000110001100000111110111101101101010001011100100000000
000100000000001001100000001001011000001111000010000000
111010101101011111100000011001101010001011100101000000
000000000001010011000011001101001000001111000000000000
000010000000000111100000011101111001001011100101000000
000010100000000000000011101001001111001111000000000000
000000000001111000000111111001101101001011100100000000
000001000001010011000011001101001100001111000000000000
000001000010000011100000001101101101001011100100100000
000010100000010011000000001001001110001111000000000000
000000001000000011100000011001101110001011100100000000
000000000001010000100011111101001001001111000000000000
000010100000000111000000001101111111001011100100000000
000000000011000111100000001001011101001111000000100000
000000100000000001000011101001111010001011100101000000
000000001010000000100010011101011110001111000000000000
.logic_tile 27 19
000000000000000000000111101011101110000110100001000000
000000000001010001000110111011011000001111110000000000
111000000000010011000011110001011010000001000000000000
000000000000100000100111100000111010000001000001000000
000000001101011001000111111011101110000110100000000000
000001000000001011000111110111011110001111110000000000
000000001000100000000011000000000000000000000000000000
000100000001000000000100000000000000000000000000000000
000000000000100000000000001001011000001011100100100000
000001000001011011000000001001111100001111000000000000
000010100000000001000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000001000111000000010000000000000000000000000000
000000000000100000000010110000000000000000000000000000
000010100000000101000000000101001011001011100110000000
000001000000000000000000001101101000001111000000000000
.logic_tile 28 19
000011000000001111100000000001101101100000000000000000
000011101010011111100000000000101011100000000000000000
111001001100010001000110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010010000000000111100010010000011001000000110000000100
110001000000000000100110110000001010000000110010000000
000010100001110011100010010001011011010100100000000000
000011100001000000100110000000011100010100100000000000
110001000000001111000111000000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000000000000000001000000000000001111000000110001000000
000000001000000000100011000000011011000000110000000000
000100001000010000000110000011001010111101110101000000
000100000000000000000000000101111100101000010001000000
000000000010000000000000000011101111101001110100000000
000000000000000000000000000001111001000000010010000000
.logic_tile 29 19
000010100000000000000010000011101001001011100000000000
000001001010000000000000000000011001001011100000000100
111001000010101000000000000000000000000000000000000000
000000100001000111000010010000000000000000000000000000
010000000000000000000111100011111111000111010000000010
110000000010000000000100000000001010000111010000000000
000100000000000001000000000001101101000111010000000000
000100000000000000100000000000011111000111010000000000
001000000000000000000000001000000000000000000101000000
000000000000000000000011010111000000000010000000000000
000000000000000111100000000000000000000000000100000010
000000000001010000100000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010010000000010000000000000000000000000000000
000000000001011001000000010000000000000000000000000000
000000000000000101100010100000000000000000000000000000
.logic_tile 30 19
000000000000001001000110110000001010000011110000000000
000000000000000111100010000000000000000011110010000000
111010000001011000010000000001011000001011100000000000
000001000001000111000000000000001000001011100000000100
000100000000001000000010000000011100000011110000000000
000000000000001101000100000000000000000011110000000000
000000000001010000000000000001011110001011100000000000
000000000000111101000000000000001100001011100000000001
000100000101000011000011100000001100001100110000000000
000000000001000000000100000000011001110011000000000000
000000000000000011100000000001011101001011100000000000
000000000010101011000000000000001010001011100001000000
000000000000100000000000000111001000001011100100000010
000000000000000000010011110000111011001011100000000000
110001001100000011000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 31 19
000001000000001001100110010000001000001100111100000000
000010100000000001000010000000001000110011000000010100
111000000001011001110110010000001000001100111100000100
000000000000100001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000000000001110000000000000000001000001100111100000100
000000000000100000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000010
000100000001000000000000000000001000110011000000000000
000001000000000000000000000000001001001100111100000010
000010100000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000010
000000000000000000000000000000001001110011000000000000
110000000000000000010000000000001001001100111100000000
000000000000000000000000000000001001110011000010000000
.logic_tile 32 19
000000000001000000000110010001100000000000001000000000
000000100000100000000010000000100000000000000000001000
111010001001011001100010110000000001000000001000000000
000000000000000001000010000000001101000000000000000000
000000100000000000000000001000001000000100101100000000
000000000000000000000000001001001001001000010000000000
000001100000000000000010111000001000000100101100000000
000010101000000000010010001101001001001000010000000000
000000000000000000000000001000001001000100101100000000
000000001010000000000000001001001000001000010000000000
000000001110000000000110001000001001000100101100000000
000000000001010000000000001101001000001000010000000000
001000000100000000000000000000001001001100000100000000
000000000000000000000000000000001001001100000000000100
110000000000000000000000001000011011000100100100000000
000000000000000000000000001101011101001000010000000000
.io_tile 33 19
000000000000001000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 20
000000000000000000
000100000000000000
000000111000010000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000001000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 20
000100000001000000000000000000001001001100111000000000
000100000000100000000000000000001000110011000000010000
111000000000011001100000010000001000001100111000000000
000000000100111001100011100000001011110011000000000000
010001000000000011000000010000001000001100111001000000
000010100110010000000010010000001010110011000001000000
000000000000000000000110000000001001001100111000000000
000000000000000000000000000000001000110011000001000000
000100000000000000000110100000001001001100111000000001
000001000000010000000000000000001100110011000000000000
000000100000000000000010100000001001001100111010000000
000001000000000101000000000000001101110011000000000000
000001001010000101000000001011001000000001000000000000
000000000000100000000000001001101110000000000010000000
110000000000000000000000000000011010000011110100100000
000000001110000000000000000000010000000011110000100000
.logic_tile 2 20
000100001100001111100111000000001110001100110000000000
000000000000001111000011100000001111001100110000000000
111000000000000001100110000111011101100000000000000100
000000000000001001000000000001001000000000000000000000
010000001010011111000111101111101100111111000000000000
110000100010100101000000001101011000000000000000000100
001000000000111101000111000000001100110011000000000000
000000000001110101000100000000011001110011000000000000
000000001101011111000010001111011100000011000000000000
000100001110000001000110010101101100000000000000000010
000000000110011011100000000101001001111111000000000000
000000000111111011000000000101011010000000000000000000
000000001110000111000110101011011010111111000000000010
000000000000010111100110001111001001000000000000000000
000000000000001111000111100001111111010110110100100000
000000000000001111000000000000001001010110110000000000
.logic_tile 3 20
000100001110100000000111011111101110111111000000000000
000100001001001011000111111011101000101001000000000000
111001000110000001000000011011011111000000000000000000
000011100000000000100011101011111000111111000000000000
110000000000001001100000000101011101100001000010000000
110000000000000001000000000101001001000000000000000000
000000000000000000000000000111101000111111000000000000
000000000000000000010011111011011110101001000001000000
000100000001010000000111011000000000000000000100000010
000000000000000111000111100011000000000010000000000000
000000100000000011000110101000000000000000000110000100
000000000100000001000011111101000000000010000000000000
000000000000000000000111000000000000000000000110000000
000000000000000001000000000011000000000010000000000000
000010000001000111000111110000000000000000000100100100
000111001100000000100011011001000000000010000000000000
.logic_tile 4 20
000000100000000000000011110000000000000000000000000000
000001000000000000000011010000000000000000000000000000
111010000001101000000000000000000000000000000000000000
000000000100000111010000000000000000000000000000000000
010000001010000000000011000000000000000000000000000000
010010100000000000000100000000000000000000000000000000
000000000000010000000110000001101010111000100101000000
000000000000100000000000000000011001111000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001000100000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000010001111011010001110100000000
000110000000000000000011100000011111010001110001000000
.logic_tile 5 20
000001000001010000000000011011101101010100000000000100
000000100000000000000011011111001001010000100000000000
111000000001001011000000011101101001100000010000000000
000000000000001001000010000101011111010100000000000010
000101001010000000000000001011101111010100000000000010
000100100000000000000011011111001110010000100000100000
001000000000001011000011111101111011100000010000000000
000000000000001001010111110101011101010100000000000000
000000000000000011100000001001101011100000010000000000
000000000000000000100010010001011110010100000001000000
000000000000000111100110001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000001110000000000000000000000000000000000100000000
000000000010000001000010011011000000000010000000000000
000010000000000001100111110000000000000000000100000000
000001000010000000000010001111000000000010000000000000
.logic_tile 6 20
000010000000000111000110011101111001100000010000000000
000001100000000000100011010001111001010100000000000000
111001000000000111100011110101001010010100000001100000
000010000001000101100011111101011001010000100000000000
000000000110100111100111101101111000100000010000000000
000000000001010000000111110001101111010100000000100000
000000000001000000000000000000000000000000000100000000
000000001000100000000011000011000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000001010001111100000000011000000000010000000000000
000000000000010000000000001000000000000000000100000000
000000000000010000000000000111000000000010000000000000
000000000000000000000110000000000000000000000100100110
000000000000000000000000001001000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000001000001101000000000001000000000010000001000000
.logic_tile 7 20
000000000000100011000000000001011000100000010000000000
000010100000010000100000000011001011010100000000100000
111001000000001001100111111101111100010100000000000000
000000000000001001100111111101001010010000100000000001
110101000000000111000111110001001011101000000000100000
010110000001001011000111110011001000010000100000000000
001000001100100111100111100000001111000000110000100000
000000000001011001000111100000001001000000110000000000
000000000000000111000111100101011011010100000000000000
000000000000000111010011110101101001010000100001000000
000110000000010000000000001101111110010100000000100000
000011000000000101000010001101011101010000100000000000
000001001010000111000000000001101111011101000100000010
000100100000000000000010010000111101011101000000000000
000010101100000001000111100101111110011101000100000010
000011000000000000000100000000101100011101000000000000
.ramt_tile 8 20
000110000010001111000000000011101110000010
000100000000001111100000000000010000000000
111001101111010000000011000111111110000000
000010100100101001000000000000010000000010
010000000000000000000011110001001110000000
110001000000001001000111010000010000000000
000000000000000000000000000111011110000000
000100000000000000000000001101010000000000
000000000001000011100000010111101110100000
000000000011100000000011011011010000000000
000000001100000111000000001001011110100000
000100000000010111100000001001010000000000
000010100001000001000010001011001110000000
000011000000000000100010000001010000000001
110000101100100011100010000111011110000000
010000000001011001100000000101110000000000
.logic_tile 9 20
000000100000000001000000000000000000000000000100000000
000001100000000000000000001011000000000010000000100000
111000000000100000000000000000000000000000000100000000
000000000101001001000010010011000000000010000000000000
000010000000000000000000001000000000000000000100000000
000001001100000000000000001111000000000010000000000001
000000000000001000000000000000000000000000000100100000
000000000000000111000000000001000000000010000000000000
000000000010000111000000001000000000000000000100000000
000000000000010000000010100001000000000010000000000000
000001000000100000000000001000000000000000000100100000
000010100000000000000000000111000000000010000000000000
000000001000100000000000001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
001001000000001000000111001000000000000000000100000100
000010100110011011000100000101000000000010000001000000
.logic_tile 10 20
000000000001001011100011000001111101110011000000000000
000000000000000011110100000001101100000000000000000000
111000000110101000000011100001101101011110110000000000
010000001100010001010111000101101111111111110000000010
000000000000001011000010001101111100010000100001000000
000000001010000001100100001101011011010100000000000100
000001000000001111000010111111011100110011000001000000
000011100000000011100110001101111001000000000000000000
000001000110101111100110110000001101000000110000000000
000000100001000101100011000000001010000000110000000000
000000001111010001100111100111111000101000010010000000
000000001110101111000110010111101111111101110010000000
000000000000111000000111100001011110101000010001000000
000000000000000011000011101011001010111101110000000000
110100001100001111100111110000000000000000000100100000
110010100000001111100011111011000000000010000000000010
.logic_tile 11 20
000010000000000111000000011011011110101000010000000000
000001000000000001010011101011101111111101110000000010
111000001000000001000110001011001011101000010000000000
000000000000000000000000001001101101010110100000000000
000000000000001111000011100001001011001011100000100000
000000000000000111000111100000011111001011100000000000
000000001000010001100010000111011011000000010000000000
000000000100000000000110000000001000000000010001100000
110001001000001000000110010000001110000000110000000000
100010100000101111000111000000011000000000110000000000
000001101010000111000110100111101011000001000000000000
000010100110010000100011110000011011000001000000000000
000000000000000001100011110111101011000001000000000010
000000000000000000000011110000101011000001000000000000
000000000000001101110110100001001101011111110100000000
000000000001010001000011100000101100011111110010000010
.logic_tile 12 20
000000000000100111000010100000011001111111000000000000
000000000001000000010010010000001101111111000000000010
111000000001000001000111111011011011000000000000000000
000000000000001111100011010111011010000110100000000000
010000000000000101000010010001011100010010100000000000
110000000000001001000011000000101111010010100001000000
000000000100000000000110000001111100111111110000000000
000000000111001001000000000111001000111101110000000000
000000000000000001100110000001101101110110100000000000
000010100000001111000000000000111001110110100000000000
000000001011000101000000001001011110000010000000000000
000010000000101111000010011111101111000000000000000000
000000000100000001000111010000001011110000000000000100
000000000000010111100011010000011111110000000010000000
110000000000001111100111110101001110111111110100000000
000000000000010111000011110011001010111001011000000000
.logic_tile 13 20
000000001100100011100110011011011100001111000010000000
000000000001010000110010100001001111000110100000000000
111100000000100101000111000111001011000011000000000000
000000000000001101100110000111011001010111100001000000
000010100000000001000110010001101011010110110000000000
000011101100001001100111111011001101111111110000100000
000001000000100011100011011001001011100000000000000000
000011000000010111000110111101101111010110100000000000
000000000000001101100111111101101001000000010000000000
000000000001000101000010100111011001000000000000100000
110001000000000111000000001011001110101001000010000000
100010000000000000110010000111001011010110100000000000
000000001000001101100110000001001101000001000100000000
000100000000000101000100000000011011000001000001000000
010000000000001101100011110111111010000000010100000000
110010100000000011000111100000111000000000010000000000
.logic_tile 14 20
000000000000000000000000010000001101000011000000000000
000000000000000000000011110000001101000011000000000000
111111001111010001000110001111011101000000000000000000
000111000000100000000100000001001001000010000000100000
010000001010000001100010100111101101111111110000000000
010000001100001101000010001111101010111001010000000000
000000001110000011100111000000001011000000110000000100
000001001101000000100100000000001100000000110000000000
110000000000000101100011100011111001100000000000000001
100000000000000000000100000000101111100000000000000000
000100000001001101100110000111101010101001010000000000
000001000000000001000111010101011101000010000000000000
000011100001010111000110001000000000000000000101000000
000011100000000000000000001101000000000010000000000000
000000000000000101100010000000000000000000000101000000
000000000000000000000111011101000000000010000000000000
.logic_tile 15 20
000001000000100011100000001011011010111111010000000000
000010000001010101000011011001101101010110100000000000
111101000000000001000111010011001110000000010001000000
000000101010000001000011000000001010000000010000000000
110000000000000011100110000000001100110000000000000000
100000000000000101000000000000001010110000000000000000
110001001101101011100000010001011010010111110000000000
000000000000010011100010110001001100101111010000000000
110101000000101011100010000111001110100000000010000000
000100100000000001000110010000011000100000000000100000
000000000000100000000000000101001100001001010000000000
000000000111010000000000000000101111001001010001000000
000101000000001011100000010001111011011101000101000000
000010000010000001000010000000011111011101000000000000
000000000000100000000011000001101001011101000100000000
000010000000010000000000000000011001011101000010000000
.logic_tile 16 20
000001000001010000000011000111001100010110100000000000
000100000001110000000111110111001101000001000000000000
111000000000001000000000001000000000000000000110000000
000000000000101111000000000111000000000010001000000000
110100000100010000000000000000000000000000000100000010
110100000000000000000000001001000000000010001000000000
000011000010000000000011000000000000000000000100000100
000011100000000000000100001001000000000010001000100000
000000000000000101000000001000000000000000000110000000
000000000010000000100010111101000000000010001010000000
000000000000100111100000001000000000000000000110000000
000000000000010000100000000011000000000010001000000000
000000000000001111100111101000000000000000000100000100
000100001010001101100000000001000000000010001000000001
110000000000000000000000001000000000000000000110000000
000000001000001111000011011111000000000010001000100000
.logic_tile 17 20
000000000100000111000011100011011110010000100000000000
000000000000000111000011111111001000000010100010000000
111000000001000000000010011011011011000011000000000010
000000000000100001000010001111011101000000000000100000
110011100000001000000110001111001010101001010000000000
100100100000001011000011110011111011000010000000000000
110000000100000000000011100000001100000000110010000100
000000001110000000000100000000011010000000110000000000
001000001010100001000000000111011100010010100000100101
000010100001001111000010000000111001010010100000000000
000100000010001000000111110001111100011101000100000001
000000000000001111010111100000011000011101000000000000
110010100000000001000011110001101110011101000101000000
000000000000000011000010100000101110011101000000000000
000000000000100000000000000001111000011101000100100000
000000001110010111000011110000011001011101000000000000
.logic_tile 18 20
000000101000000001100110000000011010000011000000000000
000011100000000000100000000000001110000011000000000000
111000001110001001100110000011001110010100100000000000
010000000000001111000000000001001011111100110000000000
010100101100000001100011110000001001000000110000000100
110001000001010000000011000000011010000000110000000000
000000000000100111100000000101011111100001010000000000
000000000000010001100000000000001111100001010000000000
000001000001010011000000000000011101111100110100000011
000010000000101111010010010000001100111100110000000000
000000000000001001000000010000001101111100110100100000
000001000001000001100010000000011000111100110000000000
000000000000000001000000000000001101111100110100000000
000100000000000000000000000000001101111100110000000010
010000000100000001000000010000011001111100110100000000
100001001101010000000010100000001001111100110001000000
.logic_tile 19 20
000000100001001001000000000101001011101001010000000000
000001100001111111100010000001101101000010000000000000
111010100000001111000111000111111001101001000000000000
000000000000000111000111100000111011101001000001000000
000000001111010101000000010101111110100000000000000000
000110100000101011000010100001001111010110100000100000
000010000000000001000111000011101011001001010000000000
000000000001011011000111110000001100001001010001000000
000010000000011011100010000011011100010100100000100000
000101000000100001100110011011011110111110110000000000
000000100000001011100010010101111011010100100010000000
000001000000000101000111110001101000111110110000000000
000000000000000001000011100011011001010111110000000000
000000000000000000100110001001111010111001110000000000
110000000000000000000010000001101100111110110100100010
000001000000000001000100000000001111111110110000000000
.logic_tile 20 20
001110100110000111100110000011011001011111100000000000
000000001010001011100011111011111101111101010000000000
111000000000000000000111000111011010011111100000000000
000000000010000000010111011111001010111101010000000000
010000001011001001100010000001011010001011100000000010
010000001100001011000000000000011111001011100000000000
001000000000000001000000000000001011000011000000000000
000000001111000000000011010000011110000011000000000000
000100000001010111000111010001001100010010100000000000
000000000000000000000111000000101010010010100000000000
000000000000000000000000000000011000000011110000000000
000000001100000000000011100000010000000011110010000000
000000000000000011100110110000000000000000000100000000
000000000000000011000111000001000000000010000000000010
000000000100000000000000000000000000000000000101000000
000001000000100111000000000111000000000010000000000000
.logic_tile 21 20
000000000000001111000010010101011010000110100010000000
000010100000000111100110010001101101001111110000000000
111000000001000111000011100101101000000011110000000000
000000000000100111000110010000110000111100000000000000
110001000000000011000110011111011001011111110000100001
110010000000001001000011000111011000111111110000000000
000110000000000111000110010000001010000000110000000000
000100000000001111000010000000001100000000110000000000
000000000000001111100000010101100001001111000000000000
000000100000001101100011100000101111110000110000000000
000000100000001000000000010011001010010100100001000000
000000000000001011000011110101011000111110110000000000
000000000000000001110010001111101001100000000100000000
000000000001011001000100001011011010111001010000000000
110001000000011101100011111111011001100000000100000000
010000100000100001110011111111011000111001010000000000
.logic_tile 22 20
000000000001000001000011100000000000000000000000000000
000000000100000000000111100000000000000000000000000000
111000000000100000000000010001111110110000000000000000
000000000000011001000011101111111011110110100000000101
110000001000100000000011000001001001101001000000000000
110000000001010000000010000000011011101001000000000100
000011100000011000000010000111001001000000000000000000
000000000000001011000011001011011011000110100000000010
000000000000000001100111100011111011001111110000000010
000000001101010000000000001101011100001001010000000000
000000000110100001000000000000000000000000000100000010
000001000000011111000000000011000000000010000000000000
000000000000010011000010011000000000000000000100000000
000000000000000000100111000001000000000010000000000000
000000001000000000000111001000000000000000000100000010
000000000000010000000000000101000000000010000000000000
.logic_tile 23 20
000000001010001101000011111101101100000000000000000000
000000100000000011100010000111111010000010000000000100
111000000000001111000011100111011011100000010000000000
000000000000001011000011110101001000010100000000000000
000000000000001001100010010011101011100000010000000000
000000000000000011000111110001011001010100000000000000
000010000000000001000010010000011000000000110000000000
000001001000000000100111010000001001000000110000000000
000000000000000111000110010011111110100001010000000000
000000000000000000000010100000111001100001010000000100
000000000000000111000111001101111100000110100000000000
000000000000001111100000000111101111001111110000000000
000000001010000001000000010011011000101011010001000000
000010000001010000000011011101011101000001000000000100
110001001010000001100000000000000000000000000100000010
000110100000000001000010000001000000000010000000000000
.logic_tile 24 20
000000100000100111100111100001001110010110000000000000
000001000001010111100011100000011000010110000010000000
111000100000100111000010010111011111000000010000000000
010000000001010001100010000011011000010110100001000000
110100000000001011000000000101011011010000100000000000
100110000000000011100000000011001101000010100000000000
110000000000001000000000000000011110000000110000000000
000001000000001001000000000000011110000000110010000000
000000000000001001000000000001111110011101000110000100
000000000000101011100000000000101010011101000000000000
000100101100000000000010010001111000011101000100000000
000010000000000000000011010000011001011101000000000001
110010000000001001000000000001111110011101000101000000
000000000000000111100010000000111001011101000000000000
000010100001101001100010000001111111011101000100000000
000000000001011011000011000000001101011101000000000001
.ramt_tile 25 20
000010010000010011100010011000000000000000
000001010000000000100011000001000000000000
111010111110000000000000001000000000000000
000000011100001001000000000101000000000000
010101000000000000000110101000000000000000
110110100000000000000100001111000000000000
000010001000100000000000010000000000000000
000101000000000111000011010001000000000000
000000000001000011000000000111000000000010
000000000000001001000000001001000000000000
000000001000010000000000001000000001000000
000000000101001001000000001101001110000000
000000000000101000000111000000000000000000
000000000001010111000000000011001111000000
110100000001001000000111000000000000000000
010100000100000011000100000011001001000000
.logic_tile 26 20
000000000000000000000010100101101100100000010000000000
000010000000000000000110110011101001010100000001000000
111000000000001001000011100011111000000110100000000000
000100000000001111010111010101011101001111110000000000
110000000100000001100010000101101011111111010000000000
100000000000001001000110011111011010101001000000000010
000100000000001111100010010001101100100000010001000000
000110000000000001000011110111011001010100000000000000
110000100000001001000010011011111111000000000000000000
100001000001011111000010111111001110110010110000000000
000000001110000111100000000101101011000000010001000010
000000000000000001000011110000111000000000010000000000
000000100000001000000011100111101111000000000000000000
000000000000001111000111110101111101000010000010000000
010100100000100101100111111000000000000000000100000100
100010000001010111100111001001000000000010000000000010
.logic_tile 27 20
000001100000000111000111100000000000000000000000000000
000011000000001111100110010000000000000000000000000000
111000000000100001000000010001011110001011100000000010
000000001001000000000011110000001000001011100000000000
110100001110000101100011110101001011000110100000000000
110100000000001001100111101101011100001111110000000000
000000100001000111100000011001001011000110100010000000
000110100101010000000011101101101111001111110000000000
111000001100000111100011100000011101000000110000000000
100100000000000000100000000000011101000000110000100000
000001000000001000000111010111011011000000010010000100
000000100111001011000111100000001000000000010000000001
000100000000010011000010001011001001101001000000000010
000100000000100000010000001111011001010110100000000000
000100000000010001000111000000000000000000000100000000
000000000000100000100011011011000000000010000000000100
.logic_tile 28 20
000101000001010000000000000001101011001011100000000010
000010100000011111000011110000011000001011100000000000
111000000000000111100010100000001011111111000000000001
000000000000001111000111000000011001111111000000000000
000010000000001000000110000001101101001011100000000000
000100000100001101000011100000001001001011100000000100
000000001010100000000010011111101110101001010000000000
000000000000010001000111000111011110010100100000000000
000100000001000101100111100101001101101011010100000010
000100000001010000100110000001011100000001000000000000
000000000000001000000000011101101101101001110100000000
000000001100000001000010001101111010000000010000000100
000100000000010000000110100000001111001000000101000100
000000000100001001000000001101001101000100000000000000
110000000000000101100000001001001101101001110100000000
000000001011000001000010011101111111000000010010000001
.logic_tile 29 20
000100001010000000000110110101100000000000001000000000
000100001010100000000010000000000000000000000000001000
111001000000000000000000010000000001000000001000000000
000010100000000000000010100000001011000000000000000000
010000000000000000000011100000001001001100111000000000
110000000000000000000000000000001010110011000000000000
000000001010001001100011110001101000000000000100000000
000100000011000001000010101001101101000100100000000000
000000000000100000000110000101111011000110100100000100
000000000001010000000000000000101011000110100000000000
000000000101010000000000000001011000000000010100000000
000010100010010000000000000000111001000000010000000000
000100101100010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 30 20
000000000000001000000000000101000000000000001000000000
000100001000000111000000000000000000000000000000001000
000000000000001000000000000000000000000000001000000000
010000000000000111000000000000001011000000000000000000
000000001011111000000000000000001001001100111000000000
000000000000001101000010100000001000110011000001000000
000010100000000000000000000000001001001100111000000001
000011000000000000010000000000001100110011000000000000
000000100000001111000000000000001000001100111000000000
000001001110001111110000000000001000110011000000000000
000001101000000011100000000000001000001100111000100000
000001100000000000100000000000001100110011000000000000
000110000000000000000000000000001000001100111010000000
000001000000000000000000000000001100110011000000000000
000010100000000000010000000000001001001100111000000000
000000001110001101000000000000001110110011000000000010
.logic_tile 31 20
000000000000001001100110010000001000001100111100000000
000000100000000001010010000000001000110011000000010100
111000000000011001100110010000001000001100111100000010
000000000000100001000010000000001000110011000000000000
001010100000000000000000000000001000001100111110000000
000000101100000000000000000000001001110011000000000000
000000000001010000000000000000001000001100111100000010
000000001101110000000000000000001001110011000000000000
000000000001100000000000000000001001001100111100000010
000000000001010000000000000000001000110011000000000000
000000000001010000000000000000001001001100111100000001
000000000001000000000000000000001000110011000000000000
000010000000000000010000000000001001001100111101000000
000000000000000000000000000000001001110011000000000000
110000001110000000000000000000001001001100111100000000
000010000000010000000000000000001001110011000000000001
.logic_tile 32 20
000001001010000000000000000000011100000011110000000000
000010100000000000000000000000000000000011110001000000
000000000110000011100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000001110000011000000000000001110000011110010000000
000000000000000000000000000000000000000011110000000000
000001000000100000000000000000000000000000000000000000
000010001101010000000000000000000000000000000000000000
000010100010000011000000000000011000000011110000000000
000000000000000000100000000000000000000011110001000000
000000000011010111000000000000001010000011110000000000
000000000000000000110000000000000000000011110010000000
001000100000100000000000000000001100000011110001000100
000001001101011111000000000000000000000011110000000000
000000000001010000010000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
.io_tile 33 20
000000000000000000
000000000001100000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 21
000000000000010000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 21
001000000000010000000000010000000000000000000000000000
000010100000000000000011010000000000000000000000000000
111000100000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010101000000011000000000000000000000000000000000000000
010010000010101011000000000000000000000000000000000000
000000100110110000000000000000000000000000000000000000
000001000000110000000000000000000000000000000000000000
000000000000011000000000001000000000000000000100100010
000000001010001011000000000001000000000010000010000000
000000000110000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000010000000010000000111101010010110110101000000
000000000100000000000000000000001100010110110000000000
110010100000000000010000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 2 21
000000000000001000000000000000001011001100110000000000
000000000000000011000000000000001000001100110000100000
111000001110001011100000000000011111000000110000000000
010000000000000001100000000000011000000000110000000000
110010101110011000000000000000000000000000000000000000
010001001110000011000000000000000000000000000000000000
000001000000001011100000000011111011111000100100100000
000000000000001011100000000000101100111000100001000000
000000000000000000000000000111011010111000100100000000
000000000000000000000011100000101000111000100000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000011000101010000000010010000000000000000000000000000
000000000110001001100010000011111111111000100110000000
000010100000000011100100000000101110111000100000000000
.logic_tile 3 21
001100000000000000000000000001101101110100010100000010
000000100000000000000000000000011011110100010000000000
111000000001010001000000000000000000000000000000000000
000010100000000001000010010000000000000000000000000000
010010000000000111100000000000000000000000000000000000
100001000010000000100000000000000000000000000000000000
010000101100101011100011010001111011110100010100000000
000000000001001111100110000000001100110100010000000000
010001000001010000000110000001111011110100010101000000
000010100001000000000000000000011001110100010000000000
000000000000100111100000000000000000000000000110000000
000000000001010000100000000000000000000010000000000000
000010000001010000000000000001111010110100010100000000
000001001110100000000000000000001010110100010000000000
001101000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 4 21
000000000000000001000111111101011001111111100000000000
000000000000000000100111001111001011010110000000000000
111100000000000111000011000111011011111111100000000000
010000000000101111110111100111001001010110000000000000
010001000110001001000010011011101101111111000000000000
110000000110011001100011000111001101101001000001000000
000000001010000111000111111111001101111111000000000100
000000000000100000100011101011101111101001000000000000
000011101000001001100111000101101011101001110100000010
000001000110000001000111110000111000101001110000000000
000000100000000001000111000001101000101001110100000010
000101000000010000000010000000111000101001110000000001
000000000000001101100010000001001010101001110100000010
000000001110001111000000000000111010101001110000000100
000000000001000011100111100011001000101001110100100000
000000000000000000000110000000111101101001110000000000
.logic_tile 5 21
000000001110101111000010111011101110100000010000000001
000000001011011001100010000101001101010100000000000000
111000100000001111000010101111011001010100000000000000
000001001110001011000000000111001001010000100000000010
010000000001000000000111001011011001001111110000000000
110000000000000000000000000111101100001001010000000000
000000100000100001000111101111001100010100000001000000
000000000001000000100100000111001000010000100000000000
000001000000001111000010100011001101101001110100000010
000110000001010011100011000000011101101001110000000000
000000100000001111000111000001001111101001110100000000
000001001100100011100110010000011101101001110000100000
000000000000001001000010100000001000111111000100000010
000000000000001011100010000000011001111111000000000000
000000000000000011110000000101101110101001110100100000
000000000000001111000000000000111111101001110000000000
.logic_tile 6 21
000000000111101000000111110101111110000010000000000001
000000000110001111010111110000111000000010000001000000
111001000110000101000111101101101011100000010000000000
000010000000010101000111000101101000010100000001000000
010000000001010111100011111011101101100000010000000000
110000000001101011110011110101111000010100000000100000
000000000000001001000010011101101101100000010000000000
000000000110000011100011010101101001010100000001000000
000010101100001111000111101011001011010100000000000000
000101100000001011000000001001001000010000100000000001
000000001010000111100111101111011111010100000001000001
000010000000000000000110000011011000010000100000000000
000000000000000111000011100111101000110100010100000010
000000001010000000000110011001011111110000110000000010
000000100000000111100010000011111110110100010100000100
000000000000000001110010001101101111110000110001000100
.logic_tile 7 21
000000000000000011000000000101101101100000010000000000
000000000000001011110000001101001101010100000000000100
111000001101100111100110010011101100010100000000000000
000000000111011111100010000001001111010000100000100000
110000000010000101100110111011101101000001000000000001
010000001100001111100111100111111011000000000000000000
000000000000100001000010011001101011100000010000000000
000000001110011111100011101101001111010100000000000000
000100001110101101100010011001101010000110100000000000
000111100011010101100111111111011000001111110000000000
000000001100000111100111111111001111111111110000000000
000000000000001001000010110111101100111001010000000010
000000000000000011100111110000001011111100110101000000
000000000000100000100011100000001001111100110000000000
010011101011011011100111010000011011111100110100100000
100001100000100001100110110000001001111100110000000000
.ramb_tile 8 21
000000000001000000000000000101011100000000
000000010010100000000010000000010000000000
111000001000000000000011100011001100100000
000011100100000111010100000000010000000000
000010100000010001000000000011111100000001
000001000000000011110000000000010000000000
000000000000000000000000001001001100000010
000000001100000000000011001101110000000000
000000000000010000000111000111111100000000
000100001110000111000010000111110000000000
000010100000001011100111101101001100000000
000001000000000011100011111001010000000000
000101000000000011100000001011011100000000
000010000000000000000010010001110000001000
110001000000010000000000000011101100000010
010010000000010000010010001111110000000000
.logic_tile 9 21
000000000000000111000111110001001111110100010000000010
000000000100000111100011000000001011110100010000000000
111100100001001101000011001011111011010100000001000000
000010101110001111000000001111001000010000100010000000
110110000000000101000000011111001010010100000000000010
110101000000000000000010111111111010010000100000100000
000010000100100101100011001011111101010100000000000000
000001000001010101000000001111011010010000100000000110
000000000000010000000011001011111000100000010000000000
000000000000100000000000000111011110010100000010000000
000000001010000111000110100001011001110100010100100000
000100001110001001100110111001001101110000110000000000
000000000001001111000010000000000000000000000101000000
000000000000001111100110010000000000000010000001000000
000000000010100111110110100001001000110100010100000010
000010100100010000000010011001011101110000110001000000
.logic_tile 10 21
000000101110001111100110000011001110001011100000000000
000000000001001111100111100000011011001011100000000001
111000100000000011100000010000001100000000110000000000
000001100100000000100010000000011000000000110000000000
000001000110000001100111011111101111111111110001000000
000000100000001111000110010101101001111001010000000000
000001000000001001000011001111001101100000010001000000
000011000000000111000111000101001110010100000000000000
000010100000000111100000010101101011111001010000000010
000100000000000001100011000000111011111001010000000000
000010000000001000000111001001001011101000010000000001
000001001001001111000100000001101101111101110000100000
000000000000001111100000010000001010000000110010000100
000001000000001011100011010000001000000000110000000001
110000000000011000000000010000000000000000000100100100
010000000000100111010010101001000000000010000001000000
.logic_tile 11 21
000100000000001000000111010001011100000010000000000000
000000000000000011000011010000111100000010000000100100
111000000100100111000011100101011010100000010000000000
000000100000001001100000001111101011010100000000000000
110000000000001000000111110111011101110100010010000000
100000000000001111000011010000101010110100010000000000
000000000000100111000111001111011011000110100000100000
000001000001011111100000001111011100001111110000000000
000001000000000000000000010111001010100000010000000010
000010101010000001000010101011001000010100000000000000
000000000000001101100010001111111001000010000000100000
000000001000100101100000000101001110000000000000000000
000000000100101001000000011111011000100000010000000000
000000000000001111000010100011001001010100000000000000
010001001110001111100000001000000000000000000110000000
100000000010001011100011101001000000000010000000000001
.logic_tile 12 21
000000000000100000000110100001111000001011100000000000
000010100001000000000110000000101010001011100000000100
111001001110001111100111110001111010001011100010000000
000010001110100001100111110000101011001011100000000010
010000000000000011100111110000011011110000000001000100
010000000000001111000111010000011011110000000001100100
000100000000100111000010111111111100111111110000000100
000000001001000000100011101111011010111001010000000010
000000000000000000000011100000011011000000110010000010
000100000000001011000111100000011011000000110000000000
000000000100000111000000001001101100100000010000000000
000000100001000000100010000111101101010100000000000000
000000000000000000000000001001111100100000010000000000
000000000000000000000000000001101011010100000010000000
000100100000011001100000000000001100000011000100000001
000100000000000001000010000000011001000011000000000000
.logic_tile 13 21
000001000001000111000011101011011100000001000000000000
000010100000000000100110000111101101000000000000000000
111010000000000001000111101101101110100000010000000100
000001000000000001010000000101101110010100000010000000
000000000001000001100110000011001011010100100000100000
000100000000101111110000000000001111010100100000000000
110000000010101111000011011011101000101001000000000000
100000001110000011100010110001111001000000000000000000
110000000000001001000010010001011000001001010000000000
100000000000000001100010100101011111101111110000000000
000100000100000001000000010000001101111111000111000001
000001000010000000000010000000001110111111000010100000
000000000000001011000011010001011110111110110100000001
000000000000000111100010100000011011111110110000100000
000000000001011001100010110001111011111101110101000001
000000001100011001000011011111001011101000010000000010
.logic_tile 14 21
000010001000000000000110001111101010111110110000000000
000000000000000101000100001011001010101001010000000000
000000000000001001100111000011101111001001010000000000
000100001110001001000000000011011011000000000000000000
000000100000100001100110000000011100110000000000000000
000001001100010101000100000000001000110000000000000010
000000000000000000000010010011000001001100110000000100
000000000001010000000111010000101111110011000000000000
000000000000000001000000000000011010000000110001000000
000000000000001101000010010000011011000000110000000000
000001001101101101110000010111111101101000010000000000
000010000001111011100011010000101100101000010000000000
000000001000000000000010000001111000001001010000000000
000000000000010000010000000000011100001001010001000000
000000101110101000000110010101111000101001110000000000
000001000001011111000010100000101001101001110000000000
.logic_tile 15 21
000000000010010000000000001000000000000000000100000000
000000000000100000000000000111000000000010000001000000
111001100000000111000111100001101111000001000100000001
000010001000001101000000000000001001000001000000000000
110000000000000000000000000000011011110000000100000000
000100000000000000000000000000011010110000000010000000
000010000111110001000111100001111010000000010100000010
000011001010011001000010110000011100000000010001000000
000001000000010011100000001000000000000000000100000010
000000100000000000000000001011000000000010000000000000
000000000000100011100000001000000000000000000100000010
000000001100010111000011110101000000000010000000000000
000001000000000011100000010011101111010110110100000000
000000000000000000000011000000011100010110110000000100
000000000000000111100000000101101111000000010100000010
000000000000000000100000000000101000000000010000000010
.logic_tile 16 21
000000100001000101100010010101011101000110100000000000
000001000000000111000010110111111110001111110000000000
111000000000000101000000000000001010110000000000000000
000000000000000001000000000000011111110000000000000011
010000000000000111100010000000011001000000110000000000
010000000010000111100110010000001111000000110000100001
110000000001010101000000010101001110000010000010100000
100000000001110000000010000000011000000010000000000000
000001001110000000000000010111011000101000010000000000
000000000000000000000011100000001000101000010001000000
000001100010100000000111100001101100111111100001000000
000011100101000000000100000000011001111111100000000000
000010100000001011000111110111001011000001000000000100
000101000000000011000011100000001010000001000001000000
110100000000010111000110001111111010101001010100000000
000010101100000000100000001101101001111111100000000000
.logic_tile 17 21
000000100001101101000111000111011101100000000000000001
000101000001000101000010100011101011010110100000000000
111010000000000000000000001001101100100000000000000000
000001000000000101010010000111011000010110100000000000
000000000000000001100011100000001001111111000000000000
000010100000000111000000000000011001111111000000000101
000001100000001111100111000111111101010110110100000000
000000000000000001100000000000001110010110110001000000
000000001100101011100111110101011010111100110100000001
000000000000000011000110111111001011101000010000000000
110001001010000111000010000001001000111110110110000000
100000100100001001000111000000011100111110110000000000
000000001010100101000111010011111111111111110100000000
000100000000010000100111010111101010101101010011000000
110000000000000001000000000011101010111110110100100000
000000001110001001000000000000101101111110110000000000
.logic_tile 18 21
000000000000000101000010100001111010101000010000000000
000000001100000101100011110000101011101000010001000000
111000000000101111100111100001101011011111100000000000
000000000000010111100011110111101011111101010000000000
000000000000001111000111000011011110001001010000000000
000000000000101111100100000000101001001001010000000100
000000000000000000000000000001001100010010100000000000
000000001110000001000010000000001100010010100000000000
000010001110000001100110000111101011010110110100000000
000000000010110001000000000000101100010110110001000000
000001000010000000000111001001111100111111110100000000
000010000100000111000000000001001111101101010000000100
000101000000001011110110110001001001010110110100100000
000000100100001011100010100000011100010110110000000000
110000000001010000000000010111001111111110110100100000
000000000000001111000011010000011101111110110000000000
.logic_tile 19 21
000000000000000000000011101111101011100000000000000000
000100000000000000000100000111001111010110100010000000
111000000000010011100111001011101111010100100000000000
000000000000000000000000000011111010111110110000000000
000000000001100001100011100111001100101000010000000000
000000001111010111000011010000001100101000010000000000
000001000001010000000111000011001011101001010000000000
000010101100101001000100001111101111000010000000000000
000000000000000001000000011111111101100000000000000000
000000000000000001100010010111011111010110100000000000
000000100110001101000111110101111101111110110100000010
000001000000000001000011010000101001111110110000000000
000001000000011000000110110001011000111110110100000000
000010000000100101000111010000101011111110110001000000
110000000111000011100011100000000000000000000110000010
000000001100101001000110011101000000000010000000000000
.logic_tile 20 21
000000000000000001100010100011011111010010100000000000
000010100001010101000100000000101011010010100000000000
111000000001110001100000000000001100110000000000000000
000000000000010111000000000000011010110000000000000000
010000000000000000000010010001011110010010100000000000
110010101000001111000010000000001111010010100000000000
000000000011001111000111100000001110110000000000000000
000000000000100111100000000000001010110000000000000000
000000000001000000000110010101011011101000010000000000
000000000000001111000010110000101000101000010001000000
000010000000000000000000000000011010110000000000000000
000001001000001111000000000000001010110000000000000000
000000000000000111100110100001111110010010100000000000
000000000000000000000000000000001000010010100001000000
110000001100101000000010000111101100011101000100000001
010000000001000011000000000000101001011101000000000000
.logic_tile 21 21
000101000000000001000110110111111010110100010000000010
000000000000010000110111100000001010110100010000000000
111000001111011000000111010001001100000010100000100000
000000000000101111000111110101111001010000100000000000
110001001110100001100000010101011111001001000010000000
100100100001001111000011001001011111000010100000000000
000000000110001011100000010111011010010111110000000000
000000000000000001100010010001101101111001110000000000
000001000000000000000010000101011111001011100000000000
000010100010000000000011010000011111001011100000000000
000000000001000000000000000111011000010111110010000000
000000000000000000000000000001111111111001110000000000
000001000100000000000111111101101011111110110000100010
000010000000000000010111000111111000010100100000000000
010000000000000001000011011000000000000000000100000010
100000001000001001100111111001000000000010000000000001
.logic_tile 22 21
000000000001010001000010010101101011110000000000000100
000010100000000001100111111011011001110110100000000000
111001100110101000000000000000000000000000000000000000
000011001101010011000011010000000000000000000000000000
010000000000000111000111100011011100100010110001000000
010000000000000000000111100000001000100010110000000000
000101000100101011100010010111011010001111110000000000
000000000000010001100111111011111000001001010000000010
000100001000101111100011001111111010010000100000000000
000100001011000011100111101011111110000010100000000000
001001000000000111100000000101101011010110000000000100
000010000000000001100010000000011111010110000000000000
000000000001011011000111101001001110000000010000000000
000000000000001111100100000011101100010110100010000000
010010101100100000000111010101011111011101000100100000
010000001111011001000011010000011110011101000000000000
.logic_tile 23 21
000000001010000000000000011111101011000000010000000000
000000001001011101000011000001111101010110100000100000
111000001111001000000111000000001100110000000000000000
000000000000001011000100000000001101110000000000000010
110000000000001011000000000011011010001011100000000000
110000000000001111000011110000011001001011100010000000
000001001100000111100111010000000000000000000000000000
000100100000000000000111110000000000000000000000000000
000100000001001111000111000111011101110000000000000000
000001000000000111000000000001001111110110100011000000
000000001100000001000011000000001111000000110000000000
000010000001011011000010010000001110000000110000100000
000000000000001011100011100001101011011101000100000000
000000000000000101000100000000101100011101000000000000
010000000110100000000110000101101011011101000100000000
110000000000011001000011100000101101011101000000000000
.logic_tile 24 21
000100000001010111000011101111101110010000100000000000
000000000000000000100011110101101101000010100000000000
111000000000001011100000011001111101010100100010000000
000000000000001111100010100001101100111110110001000000
000000000111001101000000000000011111000000110001000000
000000000000000011110000000000001111000000110000000000
001000001100000111000011110111011010001011100000000000
000000000000000000000011110000111000001011100010000000
001000000001010111000011110000001001000000110000000000
000000000000101001000010110000011101000000110000000000
000001000001011001000000000111111001100010110101000011
000000001100100001100011100000001011100010110000000000
000001000000000000010010000011001110101011010110000000
000010101000100001000111100000011010101011010000000100
000000000000001011100111000001001100001011100100000001
000000001110011111110011100101101101001111000000000000
.ramb_tile 25 21
000001100000000011100111000000000000000000
000000010100000000100000000111000000000000
111010100001000011100000010000000000000000
000000000000100000100011010001000000000000
000000001000000000000000000000000000000000
000100000001000000000000001011000000000000
000000000000001001000000001000000000000000
000000000000001011110000000011000000000000
000000000000000000000000011001100000000000
000000000010100000000011001111000000000010
000000101010000111000000000000000001000000
000101001110000000000000001001001010000000
000000000000000001000011000000000001000000
000000000001010000000110001111001001000000
010010000000100000000111011000000000000000
110100000001010000000110111111001111000000
.logic_tile 26 21
000000000000001111100111100111001010001011100101000000
000000000010001111100111001011001000001111000000000000
111000101000100000000111000011001001001011100100000000
000000000000011001000100001111011001001111000001000000
000000001010000111100000000111001000001011100100000000
000000000000001111000000001011011010001111000000000000
000001100000100111100000000011011000001011100100000000
000000000000010000000010001111001000001111000000000000
000000000000001111100011110111011101001011100100000010
000000000000000011100111001011001010001111000000000000
000000000000000111000000000011011100001011100100000000
000000000000000000100011101111011100001111000000000001
000000100000011000000011110111001100110100010100000001
000001000000100011000011001011011111110000110000000000
000011100000100011100011100111111111101011010100000010
000011000001010000100000000000011011101011010000000000
.logic_tile 27 21
000000101000000111000000000000000000000000000000000000
000001000110000000100011100000000000000000000000000000
111000000000010001000000000001101001110110100001000011
000000000000000001000010000000011111110110100001000000
110001000000000000000000001001011110001111110000000000
100100101000000000000000000011011110001001010000100000
110000000000000000000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010000000001000000000000000001110000000110000000000
000000000000000011000000000000001100000000110000000001
110000000000010001000000000001111110011101000100000010
000000000000100001100000000000101111011101000001000000
000010000000100111000000000001111101011101000100000000
000000000001011101110010010000001011011101000000000001
001000000000100011100000000000000000000000000000000000
000000001011000000110011010000000000000000000000000000
.logic_tile 28 21
000010100001010000000111110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000001001000001000000000111111010001011100000000000
000010100000010000010010100000001011001011100000000100
000000000000000000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000100111100000000111111100001011100001000000
000010100001000000000000000000011010001011100000000000
110000100000000001000000000111101000001011100010000000
100001000110000000000011010000011001001011100000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000001000000001001101100000000000000000000
000101000001001001100000000001111100010110000000000000
.logic_tile 29 21
000000000110010000000010010001001101001011100000000000
000000001000100000000111100000101101001011100000100000
111000001100000000000111100000001110000011110000000000
000000000001010000000100000000000000000011110000000000
010010100000000000000011110001001011001011100000000000
110001000000000000000011100000111010001011100000000001
000000000000001101100000000000001000000011110000000000
000000000000000011100000000000010000000011110000000000
000000000000000011100011010000011110000011110000000000
000100000000001001100110100000010000000011110000000000
000001000010100000010000010011011111001011100000100000
000010100001010000000010100000001001001011100000000000
000100000100000011100000000001001100001011100010000000
000000001010000000100000000000111101001011100000000000
000001000000000011000000001000000000000000000100000010
000000100000000000000011110101000000000010000000000000
.logic_tile 30 21
000000000000000000000110110000001001001100111000000000
000100000000000000000011110000001000110011000001010000
000000000000001000000000000000001000001100111000000000
000000000000011101000000000000001100110011000001000000
000000100001001101100000000000001000001100111000000000
000001000000111101000000000000001001110011000000000000
000000000000000000000000000000001000001100111000100000
000000000000000011000000000000001010110011000000000000
000000000110000101000000000000001000001100111010000000
000100000000000101000000000000001100110011000000000000
000000000100100000000000000000001001001100111010000000
000010100001000000000000000000001010110011000000000000
000000000110000000000000000000001000001100111000000000
000010000000000000000000000000001010110011000000000000
000011100000000000000000000000001000001100111001000000
000000101001000000000000000000001001110011000000000000
.logic_tile 31 21
000001000000001001100110010000001000001100111100000100
000010100000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000010000000000001000010000000001000110011000000000001
000010100110000000000000000000001000001100111100000000
000000001000000000000000000000001001110011000000000010
000000000000000000000000000000001000001100111110000000
000000000010000000000000000000001001110011000000000000
000001000000000000000000000000001001001100111110000000
000010000010000000000000000000001000110011000000000000
000001000010000000000000000000001001001100111100000100
000110100001010000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000010
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100110100000000
000000000000000000000000000000001001110011000000100000
.logic_tile 32 21
000010000000000000000000000000011000000011110001000000
000000000000000000000000000000000000000011110000000000
000000001110000111000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001111010000000000010000000000000000000000000000
000010000000000000000010110000000000000000000000000000
000000000000000000000000000000011010000011110000100000
000100000110000000000000000000010000000011110000000000
000000001110000111000000000000001110000011110000000000
000010000000100000100000000000000000000011110001000000
000000000000000111100000000000011100000011110001000000
000000000000000000000000000000000000000011110000000000
000000000000100000010000000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
.io_tile 33 21
000000000000000000
000100000000000000
000001010000000000
000000001000010000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000001100001
000000000000000010
000000000000000000
.io_tile 0 22
000000000000000000
000000000001101000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.logic_tile 1 22
000000000000000000000110010101000000000000001000000000
000000001000000000000011000000100000000000000000001000
111010100000011001110110010000000001000000001000000000
000010000000000001010010000000001010000000000000000000
010000000000100000000000000000001000001100111100000000
010000000001000000000011010000001101110011000010000000
000010000000001000000000000000001000001100111100000000
000000000001011111000000000000001001110011000001000000
000000000001000000000000010000001001001100111100100000
000000000101110000000010000000001000110011000000000000
000010100000000000000000000000001001001100111101000000
000000000000000000000000000000001000110011000000000000
000000001100000000000000000000001001001100111100100000
000000000110000000000000000000001001110011000000000000
001000000000000000000000000000001001001100111101000000
000000000010000000000000000000001001110011000000000000
.logic_tile 2 22
000001000000000000000000000000000000000000000000000000
000010000000000000000010010000000000000000000000000000
111001000000000001000000010111111001101001110100000100
000010001000011111100010110000011100101001110000000000
110000000000100000000000000000000000000000000000000000
110000000000000000010011100000000000000000000000000000
000000000000000000000000000001111001101001110101000000
000000000000000000000000000000011000101001110000000010
000111000000010011100000010000001110111111000100000000
000011000001110000000011000000001101111111000001000100
000101000000101111000000000011111000101001110110000010
000110100011010111100000000000011011101001110000000000
000000000001001000000010000000000000000000000000000000
000000000000111011000100000000000000000000000000000000
000011100000000011110000000001011000101001110100000000
000011100000000000000000000000111100101001110001100000
.logic_tile 3 22
000010000000000101000011110011011010111111000000000100
000000000000011001100111100001011011101001000000000000
111000001000001000000110000111011000111111000000000010
000000000000000111000010111111001001101001000000000000
111010100001110000000011101011001010111111000000100000
010100000000101011000100000011001011101001000000000000
000001100000000000000110000000000000000000000000000000
000000100000000000000011000000000000000000000000000000
000000000010100111100000011011001110111111000000000000
000001000000010000000011101001001011101001000000100000
000001000000000000000000010111001000111111000000000000
000010000000001011000010000001011001101001000000000000
000000000000001111100000000000011001001100110101000000
000000000001010101000011100000011101110011000001000000
000010101100000000000000000000011010000011110100100000
000001000000000000000000000000010000000011110000000000
.logic_tile 4 22
000000000000000000000000001111111100111111100000000000
000000000000100001000000001011111011010110000000000000
111000001010000111100111110011111001111111000000000001
000000000000000011000011110111001001101001000000000000
110000000000000000000010001001111100111111100001000000
110000000000000000000111001011011000010110000000000000
000010000000000000000111110000000000000000000000000000
000000000011001001000011010000000000000000000000000000
000000001001011000000011110111111101111111000000000001
000010100000100111000111100111001011101001000000000000
000010101010101001100011100111111111111111100000000000
000010000000111111000010011011101010010110000000000000
000000100000001111000010010101101011101001110100000010
000100000000001011000111010000111001101001110000100000
000000000001001011100111010011001100101001110100000010
000000001011011111100111000000011111101001110000000000
.logic_tile 5 22
000000100000111111100000010001111111001111110000000000
000011101110100011000011011111001100001001010000000001
111000000111011011000111001111001000111111100000000000
000000000000100001000111101111011011010110000001000000
110010101100001000000110100101101011111111100000000000
010100000000100111000111100011001111010110000001000000
000010000000001001000011001001011000111111000000000001
000001000000101001100111010011001111101001000000000000
000000100000011000000010000001001011111111100000000000
000001000000101111000010010011001011010110000000000000
000000101001000111000000001101101001111111100000100000
000001000110101111100011101111011001010110000000000000
000100000000000011100010000011001011111111100000100000
000100000110000000100111110011101101010110000000000000
000011100000010000000111010101011001010110110100100010
000001100000100001000111100000111011010110110000000010
.logic_tile 6 22
000000000001000111010110011001011011111111110001000100
000000000001111111100110001001011111111001010000000000
111100000000000000000010100000001001001111110001000000
000000000000000000000110010000011010001111110000100001
110010000000001101000111110011101010000110100000000000
010001000000001011100111000101111110001111110000000000
000001000100000000000011000001011100010010100001000100
000010000010000011000010110000001101010010100000000000
000010100001000111000010010001011001111111110000000100
000001001100000000000011111101111111111001010000000000
000000000000001000000111000101111111111111110000100000
000000000000001111000000000101101101111001010000100000
000000000000000001000111100000000000000000000100000010
000100000000000000100100001111000000000010000000000000
000101000010000111000111000000000000000000000100000000
000000000000000000000000000011000000000010000000000100
.logic_tile 7 22
000000001100101001110000001111001111010110100000000000
000000000001000001000011001011011001000001000000000000
111000001100000111100000011101101101010110100000000000
000010000110001111100011111111011011000001000000000000
110010000000000111100000001111101100110000000100000001
000000000000000000100000000011001111110110100000000000
000111100011010001000111011001001010111111110100000000
000011000000000000000111110001101100111001010001100001
000000000000110111000111100011011100111111110100000000
000100000000100011100111110001111110111001010001000000
000001000000000011100111110001011110111111110100000101
000000000000001001000111010001111100111001010000000000
000100000000101111000111001111101100110000000100100000
000001000010001011100010010111001100110110100000100000
010001000000000011100010010101101111110110100100000000
010010000000000011100111010000101100110110100000000010
.ramt_tile 8 22
000000000000000001000011110101111110000000
000010001110000000000111010000000000010000
111000000001100000000000000111111110001000
000000001111110111000011000000010000000000
110000000000000000000000000111011110000000
010000000000000001000000000000100000001000
000000001110000000000000000111011110000000
000000000000000011000011010011010000000010
000000000000000111100000010101111110000000
000001000110000001100011001001100000000010
000000000000000000000000000001111110100000
000000000000011001000000000001110000000000
000000000000100001000000000001011110000000
000000000000010000000010110011100000000000
010100001110000111000010000011111110000000
010100000001011001100100000101010000100000
.logic_tile 9 22
000000001001010111100000011101111110100000010000000001
000000000000000001000011001111011011010100000000000000
111000001110011101110000010111111010110100010000000010
000000000000100111100011110000101100110100010000000000
110001000001000111100111000101111110100000010000000000
000010000000100000010000000111011011010100000001000000
000011100001100101100110110101101000000110100000000000
000010001010111001100111000000111000000110100001000000
000000000000001111000000000111001111110100010000000100
000000000000001101100000000000101101110100010000000000
000000000000110000000010011001001011000110100000000000
000010100000110000000111011011001000001111110010000000
000000000000000111000000000101111010100000010000100000
000000000000101011000011100111011100010100000000000000
000001100110100000000111010001111001101001110110000100
000101000001000001000111010000011110101001110000000000
.logic_tile 10 22
000000000000001011100010001111101100100000010000000000
000001000111000111100110011011011011010100000000000000
000001000000000111100000001011101100100000010000000000
000010000000001111000000001111001011010100000000000000
000001000000101001100011111001111011111111000001000000
000010100001001111000111010101011110101001000000000000
001000000110101001100010110101001000111111110010100000
000000000001001011000110000111011001111001010000000000
000000000000001111100011100011001011010110100000000000
000000000001011011000000000111001011000001000000100000
000000000000101001000000010001100000001100110000000000
000000000000000011100011010000001111110011000000000000
000000000000001111000011100101101011111111100000000000
000100000001000111000010000001001111010110000000000000
000000000000101111100010011011101110100000010000000010
000000000001000011000011010011011000010100000000000000
.logic_tile 11 22
000000000000111101000000001101011110101111110000000000
000001000000011111000000000001011010001001010000000000
111011100001011111100110000111100001001100110000000000
010000001100101001000000000000101010110011000000000000
010010001010101001100011110001011110111001010000000010
110001000011001001000111110000001101111001010000000000
000000000111010011100011100000001100001111110000000000
000000000000101111000100000000001110001111110001000000
000001000000001111000000010101001101000110100000000000
000000100000000101000010111111101100001111110000000100
000010100000001000000111000000011010000000110000100010
000001000110001101000100000000001111000000110000000100
000000001010001000000111000001111100111000100000000000
000000000000000001000110010000011000111000100000100010
010010100000001000000010000000011011111100110100000010
100010000000000011000111110000011001111100110000000000
.logic_tile 12 22
000010100000000011100111000101011101000110100000000000
000000100000001001100100000001101000001111110000000000
111100000100000001000000000001111100100000010000000000
000100000000001001100010010001111100010100000000000000
010000101100100000000000000011011110111101110010000000
000001000001010000000011110000101100111101110000000000
000000100001010000000111111001111100100000010000000000
000001000000000000000010011011111100010100000000000000
000000001110001101100111110101101110010110100001000000
000000000000001111100011001111101000101001000000000000
001001001010100111100110100111011011111001010000000000
000000100001010000100110010000011000111001010001000000
000000000000001001100110010000001110000000110000000000
000100000000001011000010000000011101000000110010000010
110001000000001000000000000000000000000000000100000000
000010000000000111000000001001000000000010000000000000
.logic_tile 13 22
000000100000001000000110010111101111100000000000000010
000000000000001111000010100000001001100000000000000010
111000000000111111100110100000011000110000000000000000
000010000001101111100011110000001101110000000000000100
000000000000000000000000010111111000000001000000000000
000100100111010000000010010000011000000001000000100000
000000001110100000000010000101111111011101000000100010
000000001011010000000000000000111100011101000000000000
000001000110011000000010000101011000010100100110000000
000000000000100101000000000000101100010100100010000000
000000100000110011000011001000000000000000000100000010
000000000000110000000000001011000000000010000000000000
000100000000001000000000000000000000000000000100000100
000110000100100011000000001001000000000010000001000000
000001000000000000000110000000000000000000000100000000
000011100000001001000000001001000000000010000000000000
.logic_tile 14 22
000000000000001000000011010101011100000000010000000000
000000000000010001000010000000101011000000010000000000
111000101100000011100011111101001100111111000000000000
000010001010000000100011011001001001101001000000000000
010010100001100111100010110000011110111100110000000000
010000000000110000100111110000001000111100110000000000
000110000000000000000011101101101010010110100010000000
000001000000100000000011101011101100101001000000000000
000010100000001111000110100001001110000000010000100000
000000000110000011000110010000101101000000010000000000
000000000110000001000011100011111001000110100000000000
000000000000001111000011101001111000001111110000000010
000000000000001001100000010011001111000001000000000000
000000000000000011000011000111111100000000000000100000
110000000000000001010011100000011111000011000101000010
110000000000000001000100000000011011000011000001000000
.logic_tile 15 22
000000000000010111000011101001101010000010000001000000
000000000000000000100110001101111101000000000000000000
111000100000001111100111001001101110010110100000000100
000001000000001111100010010111111111101001000000000000
000010100000100000000010111101101001000010000000000000
000111101111000000000111000011111111000000000010000000
000000000001011001100010000000001000110000000000000010
000010100000001011000011100000011100110000000000000000
000000100000000011100111000011111001100000000000000000
000001000000000000000110010000101010100000000000100000
000100001110000111000010000011101110000010000000000000
000000001010000111000110011011101110000000000000000000
000001000010000001000011011011111011000000000000000001
000010000000001001000111010101001110000010000000000000
111000000000001001000011000101011000111110110100000000
000000000010101011100100000000101000111110110011000000
.logic_tile 16 22
000000000000000000000110100011011011000010000000000000
000000000000000111000110010101001011000000000000000010
111010000001010000000011001011011100000110100000000000
000001000000011111000100001111111010001111110000000000
000000000000011111100011100011101111000110100000000000
000000000000100111000100001111101010001111110001000000
000000000000011111000010100111001011001011100000000000
000000001010101001000000000000011001001011100000000010
000100000000000001000000001011101110000110100000000000
000000000001010000000011111101101000001111110000100000
000001000000000011000010000111011000001011100000000000
000010100000010000000010010000001001001011100000000010
000000001110000111000111100000011110000000110010000000
000000000000001001100000000000001111000000110000000000
110001000000000000000111110001011111111110110100000000
000010100000001011000111000000111100111110110000100000
.logic_tile 17 22
000000000000011000000111110101101100000001000000000000
000000000000000001000111111101101111000000000000000000
111010100000000001000111100101111001100000000000000000
000001000010001011100111000101001111000000000000000001
010100000110001000000110010111011100000001000000000000
010100100000100011000010000000001100000001000000000000
000000000110000001100000010000011111000011000000000000
000000000000000011000010110000001110000011000000000000
000000000000011011000000010001101001001011100000000010
000000000000100111100011100000011001001011100000000000
000010100000000101100010001011011101000010000000000000
000001000000001111100110001001111101000000000000000000
000011000000001000000011011101101010100000000000100000
000111100000000101000111010011011000000000000000000000
110110101011000011000000010000000000000000000100000100
000000000000101001100011001111000000000010001000000001
.logic_tile 18 22
000000100110000001000000000101111101000010000000000000
000000000000000111000011000001111101000000000000000000
111000000110001001100110010101001011100001010000000000
000000000100001101010010000000011111100001010000000000
110100000000001111100010000001001110001001000000000001
110100000000000011100000001001001110000010100000000000
000000000001011011000000010011011001101001010000000000
000000000000101111000011110011001010000010000000000000
000100000000101011100000000011101011001011100000000010
000000001100011101100000000000001010001011100000000000
000000000110100011100010000000011111111100110110000000
000000000001000000010010010000011000111100110000000000
000001000001010111000011100000011111111100110100100000
000100100000001111100000000000001001111100110000000000
010000100000000111100111010000011111111100110100000010
100011000101010111100111110000001001111100110000000000
.logic_tile 19 22
000001000000000111000110101111101111010100100000000000
000010000000101001100111100111101101111110110000000000
111000000110000000000000000101001110101001010000000001
000000000000110000000000001101101101000010000000000000
110000000000001001000110100001011010101001010000000010
010000000001001011100111101001101000000010000000000000
000100000000001000000110010101001100101001010010000000
000000000000000001000010001101101101000010000000000000
000000000000001000000010011101011101010100100000000000
000000000110000001000111010111011101111110110000000000
000000001000100000000011100101011110101001010010000000
000000000001000000000011101101111101000010000000000000
000000100000000101100000000000011010110000000100100000
000000000000011001000000000000011010110000000001000000
110010000000100101100110100000011010110000000100000000
000001000000010000000010000000011000110000000010100000
.logic_tile 20 22
000000000000001111000010001011011100010100100001000000
000100000010100111000110000101111010111110110000000000
000001000110001001100000011001001100010100100000000000
000000100000001111000011110001101000111110110000000000
000010000000010111000010000111001001001011100000000010
000000000000000111000100000000111101001011100000000000
001000000110100001100011000001101100001011100000000000
000010100001010000000011000000011100001011100000000000
000000000001010111000011111101101010000010100001000000
000000001100101111100011110011101011010000100000000000
000111001010001000000010010001001110000000010000000000
000110001000001011000011100000001110000000010000100000
000000000010010111100000000111011111001011100000000010
000000000000100001000011110000101011001011100000000000
000010000000100011000000001001111110010100100000000000
000000000000010001000000000001101000111110110000000000
.logic_tile 21 22
000100000001010001000000010000000000000000000000000000
000100000000000000100011000000000000000000000000000000
111000001010000001010110010000001011000000110000000000
000010100000000001000010000000001100000000110000000001
010001000100001111000000000000000000000000000000000000
100000000000001111000011110000000000000000000000000000
010000000000000000000000001001011100000010000001000000
000000000001001001000000001111111000000000000000000000
010100000010000000000000000101101011001011100001000000
000000000000101111000000000000011110001011100000000000
000001001010000001000000010001111000110100010101000000
000010000000001001100011010000011111110100010000000000
000000000000000000000000000001111000110100010100000000
000000000000000000000010010000011100110100010000000000
000000000001000111110000000001111100110100010100000000
000000001100110000100010000000001010110100010000000000
.logic_tile 22 22
000000101100000001000111010001011100001011100000000000
000000000000100001000011010000011001001011100000000000
111001000000101001000000000011101011000001000000000010
000010100001001101000010001111111010101011010000000000
110000000000000011100110000011001111110100010010000000
100000000001011011000011010000001000110100010000000000
000000001110001000000000000111011110001001000000000000
000000000000001101000000001101011101000010100000000000
110000000000011011100010000001111110011101000101000000
000000001000001111100000000000011100011101000000000000
111000001010001001000011110001101010011101000101000000
000000000000000001100010110000101001011101000000000000
000000001010001001000000010001101010011101000100000001
000000000000000001100011000000001000011101000000000000
001100001000000000000011110001111101011101000111000000
000100000000000000000010000000101100011101000000000000
.logic_tile 23 22
000000000000000000000011100101111100010110000000000000
000000000000000000000110010000011001010110000000000000
111000000110101011000010000111011011000000010000000010
000001000001001111100000000000111001000000010000000000
001001000000000000000010100000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000000000100010000000111100101111001001011100000000010
000000000000100011000100000000101111001011100000000000
000100001110000000000000000000001000000011000001000000
000000001000000000000011000000011011000011000000000000
000010100110100001100010000011011111111000100001000000
000001001110000000010100000000111000111000100000000000
110010101100000000000111000000000000000000000000000000
100100000100000000000000000000000000000000000000000000
110000000011000000000110001000000000000000000100000000
000010100000000000000011110011000000000010000000000000
.logic_tile 24 22
000000100001010000000010101111011001000000000000000000
000001001000100000000111010111001010011111000000000001
111000001100000011000010000011111001100010110000000000
000000100000100001000010100000011110100010110000000000
110110100000000000000111100000001100000000110010000000
100101000010000111000100000000001111000000110000000000
110001000000110111000000010001001010000111010000000000
000000100001110000100010110000111001000111010000000000
000010100100000001000010000001111010011101000100000110
000001000010000001100111100000111100011101000000000000
001000001000101000000000000000000000000000000000000000
000001000000011011000000000000000000000000000000000000
110100000001000000010010100001101011011101000100100001
000000001000000001010100000000101111011101000000000001
000011000000101111000011100001101100011101000100000010
000001100000011111100000000000011101011101000000000000
.ramt_tile 25 22
000000010000000011100000010000000000000000
000000010000000000000011000111000000000000
111000010000110011100000001000000000000000
000000010100010000100000000111000000000000
010100000000010000000111001000000000000000
010110101010000000000000001101000000000000
000000000000101000000111010000000000000000
000000000000010111000111101011000000000000
001010100000000000000111010001100000000100
000000000000101011000011001011000000000000
000001000000000101100000001000000000000000
000000100000000001100000001101001000000000
000000000000000111110000000000000000000000
000000101000000000100000000011001011000000
110100000001010000000000001000000001000000
010000000000010111000000000011001010000000
.logic_tile 26 22
000000000000001000000110110001101010000000000000000000
000000000000001101000111101101001110001111100000000000
111000000000000001000110010001011000010110000000000000
000000000001001101100010000000101100010110000010000000
110000000110001111000010000000000000000000000000000000
010000000000000111000100000000000000000000000000000000
000010000100010000000000000011111111000111010000000001
000000000100100000000000000000001101000111010000000000
000000000000000011100000000000011110111100110101000100
000000000000000000100011100000011000111100110000000000
001000000000010000000011100000000000000000000000000000
000000000000101001000100000000000000000000000000000000
000100000110000101100000000000001001111100110100000010
000100000000000000100000000000011001111100110000000100
010101000000000001000000010000001011111100110110000000
100010000001010000100011110000001001111100110000000000
.logic_tile 27 22
001000100000000000000000000000000000000000000000000000
000000000010000000000010010000000000000000000000000000
111000000000000000000000001000000000000000000100000010
000000000000000000000000000111000000000010001010000000
110000001011000000000000000000000000000000000100100000
010000000001110000000000000011000000000010001000000001
000100001010100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000011110000001000000000000000000101000000
000000001100011111000011101011000000000010001000000001
001101000000000000000000000000000000000000000110000000
000000000000000000000010000011000000000010001000000100
000000000000000000000000000000000000000000000110000000
000000000000100000000000001001000000000010001000100000
110100000001110000000000000000000000000000000000000000
000000000001111001000000000000000000000000000000000000
.logic_tile 28 22
000000000000001000000111110000000000000000000000000000
000000000000001101000110110000000000000000000000000000
111000001011010111100110000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000000010111110110010011101000001011100000000000
000000000000000000100011100000111000001011100000000001
000000000000100000000000000101001111000111010000000000
000010000000010000000000000000011001000111010000000000
000000000000000000010000000011111000001011100000000100
000000001000000000000000000000101001001011100000000000
000000000000100000000011100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000000000100100000000010000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
110010100010110000000000000001101010001011100110000010
000000000000100000000000000000011011001011100000000000
.logic_tile 29 22
000001000000000111000000000000011100000011110000000000
000010000000000000100000000000010000000011110000000000
000010000000000000010000000011111110001011100000000000
000011001110000000000000000000111111001011100000000001
001000000000000000000010000101011010001011100000000100
000000000000000000000010000000101011001011100000000000
000010100000000000000000000011111110001011100000000001
000001001000000001000000000000101101001011100000000000
000000000000001000000110100000001110000011110000000000
000000000000000101000000000000000000000011110000000000
000010000000011000000011000000011100000011110000000000
000001000000101111000110000000000000000011110000000000
000110100000000001000000010101011110001011100000000000
000001000000000001000010100000111100001011100000000001
000000000010100011010011000011101110001011100000000000
000000000001000000100110010000101000001011100000100000
.logic_tile 30 22
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001101110011000000010000
000000000000001101100000000000001000001100111000000100
000000000000000101000000000000001111110011000000000000
001000100000000000000000000000001000001100111000000000
000000000110000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000010100000000000000000000000001110110011000000000000
001000100000000000000000000000001001001100111001000000
000000000110000000000000000000001000110011000000000000
001000000010000101100000010000001001001100111000000000
000000000000000000000010100000001000110011000010000000
000100000000000000000110110000001000001100111001000000
000000000110000000010010100000001111110011000000000000
000000100000011000000000000000001001001100111001000000
000010000000000101000000000000001100110011000000000000
.logic_tile 31 22
000000000000000000010000000000011010000011110000000000
000000000000000000000011100000000000000011110000000000
111000000001000111100000000000001010000011110000000000
000010000000100001000000000000000000000011110000000000
110000000010000111000000000000001100000011110000000000
100000000000000000000000000000010000000011110000000000
110100000001010101100000000000001000000011110000000000
000000001010101111100000000000010000000011110000000000
000000000000100111000111000000001110000011110000000000
000001000011010000000000000000010000000011110000000000
000001001100000000000000000000011010000011110000000000
000000101010000000000000000000000000000011110000000000
000010100000000000010011110000011000000011110000000000
000000000000000000000011000000000000000011110000000000
000010000000100000000000000001101110011101000100000001
000100000000010000000000000000011100011101000000000000
.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 22
000000000000000000
000000000000100000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000100000
000000000000000000
000000000000000000
.io_tile 0 23
000000000000000000
000000000001101000
000000000000100000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.logic_tile 1 23
000011000000001001100110010000001000001100111101000000
000010100100000001000010000000001000110011000000010000
111000000000011001100110010000001000001100111100000000
000000000000100001000010000000001000110011000000100000
110000000000000000000000000000001000001100111100000000
110000001000100000000000000000001001110011000000000100
000000000000000000000000000000001000001100111101000000
000000000001010000000000000000001001110011000000000000
000100000000110000010000000000001001001100111101000000
000000000001010000000000000000001000110011000000000000
000010000000000000000000000000001001001100111100000010
000000100110000000000000000000001000110011000000000000
000010000010000000000011100000001001001100111100100000
000001000000000000000000000000001001110011000000000000
000000000000010000000000000000001001001100111100100000
000010100010100000000000000000001001110011000000000000
.logic_tile 2 23
000100100111010000000110011001101010111111000000000000
000100000000010000000010000011111110101001000000000000
111000000001000001100111111101111001111111000000000000
000000000000000011000111000011101110101001000000000000
010000001010001001100011111001111010111111000000000000
110000000100001011000011111111111110101001000000000000
000000000000000001100111110101111000010110110100000010
000010100000000000100111100000011001010110110000000000
000001100000010111000000000111001010010110110111100010
000011001110001111000000000000001100010110110000000000
000000000110000101100110010001011001010110110110000010
000000000001010101000010000000111000010110110000000000
000010100000101001000000000011001011010110110100000010
000100001011000001100000000000001101010110110000000001
000000001000000000000110100101011001010110110100100000
000000100000001001000000000000011101010110110000000010
.logic_tile 3 23
000001001100000011100111100001000001000000001000000000
000010000000100000100111110000101000000000000000000000
000000000001011000000011000101001001001100111000000000
000010000000000011010111100000101101110011000000000000
000000001010001000000110100101001001001100111000000000
000100000000000011000010000000101100110011000000000010
000000001101000101100110100011001000001100111000000000
000000000000000000000011110000001010110011000000000010
000000000000000000000000000001101000001100111000000100
000100000000001111000000000000101001110011000000000000
001001000000101000000111100101101001001100111000000000
000000100111001111000100000000101111110011000000000000
000001000000000000000000000001001001001100111000000000
000010001110000000000000000000001001110011000000000000
000000000001000000000000010101101001001100111000000000
000010000000100000000011110000001011110011000000000000
.logic_tile 4 23
000110000000001111100000011011011101111111100000000000
000101000000001011100011100101111100010110000000000000
111000001110000001000000010111101100111111000010000000
000100000000000000100011100001101111101001000000000000
010000000000100111000000001111111100111111100000000000
010000000000010111000000000101011010010110000000100000
000000000000000001000000001001101100111111100000000000
000000001100000000100000000001111100010110000001000000
000000000001011111000111111101011100111111100000100000
000000000000000001100011010101011000010110000000000000
000000001010100000000010001111001101111111100000000000
000000000001011001000100000001011111010110000001000000
001010100000110011000011100000000000000000000100000000
000000100000011001100010011111000000000010000001000000
000001001010100000000111100000000000000000000100000000
000000100000010111000110000111000000000010000001000000
.logic_tile 5 23
000000000011010011000010000001000000000000001000000000
000001000010000001000000000000001100000000000000000000
000000001010001111100111100101001001001100111010000000
010000000001011111100000000000101001110011000000000000
000000100011010000000011000111001001001100111001000000
000001000000000000000000000000001000110011000000000000
000000000110100000000111000001001001001100111000000000
000000001111010000000110010000001011110011000001000000
000000000000000000000000000011101000001100111001000000
000000001000011111000011110000101101110011000000000000
000000000000000000000111100011101001001100111000100000
000010000000000000000010010000101000110011000000000000
000000000000101000000000000001001001001100111000000000
000000001010011011000000000000101011110011000010000000
000000000000000000000111100111101001001100111000000000
000000000000000000000111110000101111110011000010000000
.logic_tile 6 23
000001000000000000000000000101100001000000001000000000
000010100000010000000000000000001110000000000000000000
000001000000000111000000010001101001001100111000000000
000011000000000000100011110000101000110011000000000000
001000000000000000000000000011101000001100111000000010
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111001000000
000000000000000011000000000000100000110011000000000000
000001000100000011000000000011001000001100111000000000
000010000001000000100000000000000000110011000000000000
000010100010000011000011000111001000001100111001000000
000000000000000000100000000000100000110011000000000000
000100000001010111000111000011101000001100111000000000
000000000000010000000000000000000000110011000000000000
000000001100000001000011000111001000001100111000000000
000010100000000000100100000000000000110011000000000000
.logic_tile 7 23
000000001111100111100110000011001011100000010000000000
000000000001111111100000000111101010010100000000000001
111000000000110000000000000001011000110110100000000001
000000000011111001000000000000001110110110100000000010
110000000110001011000000010000001000001111110000000001
010000001111001101010011010000011010001111110000000000
000001000000001011000000001001111101000110100000000000
000000000010010101100010010101001110001111110000000000
000110000000000001000111000001011111111001010000000000
000000000100000000100110000000011101111001010010000000
000000000000000000000000000111011101110100010010000000
000010000001001011000010010000001011110100010000000000
000010000110000011100000000011011111111001010000000100
000000100000001101100000000000011110111001010010000000
000000000110011011000000000000000000000000000110000000
000000000000100011100011101101000000000010000000000000
.ramb_tile 8 23
000100000000000000000000001000000000000000
000101010000000000000000001011000000000000
111000100000101000000000000000000000000000
000000000000000011000011100111000000000000
000000000000000000000010000000000000000000
000010000000010001000000001101000000000000
000000000000000000000000000000000000000000
000000000000000000000000000011000000000000
000010001010100111100110101111100000100000
000000000110010000100100001001100000000000
000000000000101101000011100000000001000000
000000001010000111100010111011001100000000
001110100011010001000000000000000001000000
000110101101011111000000000111001100000000
010000001010000000000000000000000001000000
010100000000000000000011000101001101000000
.logic_tile 9 23
000000000000000000000011110011101101110100010000000000
000000000010001001000011110000101000110100010000000100
111010000000001111000011101111011101100000010000000010
000011000000101101000000001011001001010100000000000000
110000000000000101100010001101101011111111110000000100
110100000010000111100110010101101101111001010000000000
000010000000001001100000010011001101110100010000000000
000000000000001101000010000000101110110100010000000000
000000000000000111000011010000001000000011110000000000
000001000000000111100111000000010000000011110001000000
000000100001010000000111000001011110000110100000000000
000100001100100111000010001101001100001111110000000000
000010000000001001000010000001111010100000010000000000
000110000000000011000100001101001010010100000000000000
000000000010000111000111000111101000110100010100100000
000000000000000111000100000111111101110000110000000000
.logic_tile 10 23
000000000001100000000111011111111010000110100000000000
000000000000010000000111111111001010001111110000000000
111100000000000111000011100101001011110100010000000000
000100000110000111100011010000101000110100010000000000
010000000000000011000010000011011101101111110000000010
010000100000000101000111001111011001001001010000000000
000001000100000001000000010000001100001111110010000000
000010000000001001100011100000001110001111110000000000
000000000001011001000000001101001011111111110010000100
000100100101100001000000000011011000111001010000000000
000000100000000000000010010000000000000000000100000010
000001000000000011000111101001000000000010000000000000
000000000111011011100111000001111011011101000100000100
000000000010001011100000000000111010011101000000000000
000000000010001000010010000111011101100000000101000100
000010101000001011000010010000011111100000000000000000
.logic_tile 11 23
000000000000101011000000001101111000111111110000100000
000000000001010111000010010111001001111001010001000000
111001000000000111000111001011011000010110100000100000
000010000000000000100110010011111000000001000000000000
110000000000000111100010010111001100100000010000000000
000100000001010000100011000011111110010100000010000000
000001000001010101100111000111001010100000010000000010
000010101000001111000111100111111100010100000000000000
000100100000000111000111100111011110110100010010000000
000011100000001001100110000000011011110100010000000000
000000001110001001000011111001011101000110100000000000
000000000000001011000011001101011111001111110000000000
000000000000000111010111010001111111111111110100000000
000000001000001001100111010101101111111001010010000000
110000000001000001100011100101111011111111110100100000
010000000010100011000010001101101101111001010000000000
.logic_tile 12 23
000000000000100111000110100101101011110100010000000000
000000000000010000000111000000011111110100010000100000
111100001000010000000000001111111110100000010000100000
000000001010011001000000000101011000010100000000000000
110000000000001111000010011111101011000110100010000000
110001000001001011000011101101011101000000000000000000
000000000000001011100111000101011000000110100000000000
000000001010001011100011111011101001001111110000000000
000000000000001000000111101011111100100000010000000000
000000001111001101000000000011011010010100000000000000
000001000001001011100011100011001110101001010000000010
000010000000001101000110011111001010011101000000000000
000100001000000001000011101101111110010110100010000000
000100100001011001000010010101111001000001000000000000
111000000000001011100011100000000000000000000100000000
000000000000000001000110010111000000000010001010000000
.logic_tile 13 23
000000000000000000000000001001101100000010000000000000
000000001110001101000010011101101110000000000000000000
111010000010010101000010100000011100000011110000000000
000000000110100111100000000000010000000011110000100000
010000100000000011100111111101011000000000000000100010
110100000001001111100010001111001001010100100000000000
000000000000101001100110011011101101111111110000100000
000010000001011011000010001101001100111001010000000000
000000000000001011000011111101011100010110100000000010
000100000000001011000011000101111111111111010000000000
000101001010000001100011100011001010100001010000000000
000000101110000111000111000000101111100001010000000001
000000000000000001000110110001101100001001010000000000
000000100100000000100010101001011000101111110000000000
010000000001010000000011101000000000000000000100000000
010000000000000000000100000101000000000010000000000000
.logic_tile 14 23
000110100100000001100010110111111011010010100001000000
000001000000000111000111000000001111010010100000000000
111000000000000011100010111001011111000001000000000000
000000000010000000000110000011001111000000000000000000
010000000000000011100011110001001000100000000000000000
110000000000000000010011100101011110000000000000000000
000000000000110000000011100000011100000000110000000000
000000000000010111000011100000011100000000110000000010
000000000000100011100111100001101111101000010000000000
000010100000000011100000000000101011101000010000000000
000010001010010001100110001001011101111111000000000000
000000000000001111000010010001101011101001000000000000
000010101010011101100111100101001101010110110101100000
000101000000000011000100000000111001010110110000000000
000001000000101001000010010111001101010110110100000010
000000100001010001100110110000101101010110110000000000
.logic_tile 15 23
000000000000011111100111100000011101110000000000000000
000011000100000111100100000000001101110000000000000000
111000000000000001000110001001011000000001000000000000
000000000000101111100011100101001000000000000000000000
010000001011010101000011100111001101000000010000000000
110100000000000111100011100000101011000000010001000000
000000000000001111100011101011011010000110100000000000
000001000000000001100011011001001001001111110000000000
000000000000001001000000000111001101111111000000000000
000000000000000111000000001111001110101001000000000000
000000001100100111100000010011011010000110100000000000
000100000000010000000010001111001010001111110001000000
000000000100010000000010011101011000000000010000000000
000000001100111011000011011001101010000000000000000000
110000000000100001000110000000011111110000000100000000
000000000001010000100000000000011011110000000000000100
.logic_tile 16 23
000001000000000000000010000101011101010110100000000000
000010001000001111000010111111001101001001010000000000
111000000001011111000011110000001001110000000000000000
000010100010000001000111100000011001110000000000000000
110000000000011000010111101111001000000110100000000100
000010100100101101000011110101011000001111110000000000
000001000010000111000111101001111100100000000000000000
000000000000000000000100000111001100000000000000100010
000010100001011001100111101001101011000010000000000000
000000000100100001000100001001011111000000000000000000
000000000000000011000011110000000000000000000101000000
000110000000000111000010011011000000000010000000000000
000000000001011000000110100000000000000000000101000000
000000000000001111000000001101000000000010000000000000
000010000000000000000011101101101101000000000100000010
000000000000001001000110001011101111000010000000000000
.logic_tile 17 23
000000000000001101000110001101001100000110100000000000
000000000001011101100111011101101000001111110000000100
111000000110111000000000011011101011000010000010000000
000010000110011111000011101111101110000000000000000000
000000000000001001000000010011011011000000010000000100
000100000000000011100011000011111110000000000000000001
000110001110001011100111110111001000100000000000000000
000001001000000011010011111111011101000000000000000000
000000000000001011100110110101001100000110100000000000
000000000000001111100011010101101111001111110000000010
000001000001110000000111000101111111100000000000000000
000000100001010000010011110101011101010110100010000000
000010000000000101000011010001001000111110110100100000
000001000000000000000110100000011101111110110000000000
110010001101110101100010000001111001111110110100000000
000001000111110011000110010000101010111110110001000000
.logic_tile 18 23
000100101000100000000000001111111111111110110000000010
000000000000000000000011110101101110010100100000000000
111000000000101111100111100011101010000010000000000000
000000001010000001000011000011001011000000000001000000
110000000010000111100111110000001100000011000000000000
000000000000000000100011100000011001000011000000000000
000000001011110111000111100101101111000010000000000000
000000000000110000000011000000101011000010000000000000
000000000001000111000111110001111001000000010000000000
000000000000000000100010000111101001000000000000000000
000010000110001001100000000000001010110000000000000000
000001001010000011000000000000011110110000000000000000
000100000000001111000000011111011100100000000011000000
000100000000001011000011100001101101000000000000000000
000000100000001101100000011000000000000000000110000000
000001000000000111000010111101000000000010000000000000
.logic_tile 19 23
000010000000001000000011100111101101001001000000000000
000010000000000001000011111011011011000010100000000000
111000000010001001100011010011111100001011100000000000
000000000000000011000111110000011110001011100000000000
010100000001000000000000000111111010111110110000000010
010000000100000001000000001111101000010100100000000100
000001100000011001000010000001101111110100010000000010
000000000001110001100000000000001000110100010010000000
000100000000000000010010001111011001000010100000000000
000000000000000000000111100011111010010000100000000000
000000000000101000000000001011011000000010100000000000
000010100101010011000011110111111010010000100000000000
000000000001000001100010001000000000000000000100000000
000000001011101001000011101101000000000010000000000000
000000000000001000000000010000000000000000000100000000
000000000000000011000010001001000000000010000000000000
.logic_tile 20 23
000000000000000001000111110000001001000000110000000000
000000000001010000100011110000011100000000110001100000
111110001110100000000011010011101000001011100000000010
000000000101001001000011110000111100001011100000000000
110000000001010111100000000000011100000000110010000000
110000000000101001100011010000011010000000110000000000
000000000000000000000110000011011000000010100001000010
000000001110000000000000000101111111010000100000000000
000000000000100111000000000111111101001011100000000010
000000000001000000100010010000001000001011100000000000
000000000000001111100010000011111111001011100001000000
000000000000001101100110010000101001001011100000000000
000000000000000011100010000001001011000010100000000010
000000000000001011000011000111011111010000100000000000
110001100000000111000111000000011010110000000100000100
000001100001011001100000000000011110110000000000000000
.logic_tile 21 23
000000000000000000000000000011101010001011100000000100
000000000000000000000000000000011010001011100000000000
111001000000001001100111110111011001001011100000000100
000010100000000111000010000000001011001011100000000000
110000000000000111000000011001111011100000000000000000
000100001000000000000011110101101111000000000000000010
000001001011001011000011000001111011000000000000000010
000010000000110001000011000111111000000010000000000000
000000000000000000000010001000000000000000000100000000
000000000000000111010100001011000000000010000000000000
000001000000100001000111111000000000000000000100000000
000010000000010000000011111011000000000010000000000000
000010000001101001000000000000000000000000000100000000
000000000001111011000000000011000000000010000000000000
001000000000010000000110000000000000000000000100000000
000010100000010000010000001011000000000010000000000000
.logic_tile 22 23
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
110001000000000000010000000000011011000000110000000000
010000000100000000000011010000001100000000110000000100
000010000000001001100111000000000000000000000000000000
000010000001011001000100000000000000000000000000000000
000000000000100011100010100000011101000000110010000100
000000000001010000100110010000011001000000110000000000
110100000110001000000010001001101110001001000000000000
100010000000000001000000001111011100000010100000000000
000010100000110000000011001001001011111110110010000000
000000000001000000000100001101011010010100100010000001
000010101100100000000000000000000000000000000100100000
000001000001010000000010011011000000000010000000000000
.logic_tile 23 23
000010100010000000000000010111011110001011100000000010
000001000100101011000011110000111000001011100000000000
111000000000100111100000000011001001001011100000000100
010000001111010001000000000000111010001011100000000000
110010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001110001000000000000111111001100000000000000001
100000000001001101000000000000001100100000000010000010
000000100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000010000011000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000100000000111100000000000000000000000000000
000000001011000000000111100000000000000000000000000000
000000001100000111100000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
.logic_tile 24 23
000100100000000000000110100000000000000000000000000000
000001000110000000000111110000000000000000000000000000
111000001100010000000111010001011100001011100100100000
000000000000101001000111100000101101001011100000000000
000000000000000000000010100101001000001011100100000100
000100000000010000000011110000111101001011100010000100
000000000000100101100110000001001011001011100101000000
000000000101010000000000000000111001001011100000000100
000000001000010111000010010000000000000000000000000000
000000000001110000000111110000000000000000000000000000
000011100011011111000111100001011000001011100100000110
000011000000101111100100000000111100001011100000000000
000000000000100000000000000101011101001011100101000010
000100001111010000000000000000111000001011100000000000
110000000001100000000000000101111011010000000110000000
000000000010100000000000001101101100111111100000000001
.ramb_tile 25 23
000010100000000000000111110000000000000000
000000010001000000000111000111000000000000
111000000000110000000000000000000000000000
000000100001010000000000000011000000000000
000000000001010000000000000000000000000000
000000000000100000000000001001000000000000
000001001000000000000111011000000000000000
000000000001000000000111011101000000000000
000000000000000011100000001001000000000100
000000000000100000100000001101100000000000
000000001010001000000010001000000001000000
000000000000010111000111101111001110000000
000000000010000001000000011000000001000000
000000000000000000100010111111001101000000
110000100110011000000011010000000001000000
010001100100001011000011001111001101000000
.logic_tile 26 23
000000000000000001000111000001011001001011100000000100
000000000100000000010000000000111000001011100000000000
111010001100010000000111100101011110000111010010000000
000010000000100011000100000000001010000111010000000000
110001000000000001000000000001011101000111010010000000
110000100100000011100000000000011111000111010000000000
000000000000000000000000000000000000000010000000000000
000000000011000000000000000000000000000000000010000000
000000000000000000000000001000000000000000000100000000
000000000100000000000000001011000000000010000000000000
000000001000000000000110110000000000000000000100000000
000000000000100000000011111111000000000010000001000000
000000001100000000000010010000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000001000001000101100011100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
.logic_tile 27 23
000110100000000000000000010111101010000111010001000000
000001000000000000000011100000111110000111010000000000
111000000000100111000111101000000000000000000101000000
000000000001000000000100000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000010001111000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000011000001000000000000000000000000000000000000000000
000000001100000000000000001000000000000000000100000001
000000000000000000000000000111000000000010000000000000
000000000001010000000000001000000000000000000100000000
000000000000100000000010011001000000000010000000000000
000100000000000111100000001000000000000000000100000100
000000000000000000100000001011000000000010000000000000
000000000000000001010000000000000000000000000100000000
000000000000000000100011010101000000000010000000000000
.logic_tile 28 23
000000000000000000000000010011001011001011100000000000
000000000001000000000010000000011001001011100000100000
111000100000001000000010010000000000000000000000000000
010010100000010111000110110000000000000000000000000000
010100001100000111100000010000011001001100110000000000
010100000000001111100010110000011011001100110000000000
000010100000000000000110000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000010000111000000000011101111000111010010000000
000000000001000000100000000000001111000111010000000000
000001000001010111000010000111011000001011100000000010
000010000010100000110000000000101010001011100000000000
000000000001011000000011100011011100001011100010000000
000000000001101011000100000000011010001011100000000000
000000100000000000000010001000000000000000000100000010
000000001010000000000100001001000000000010000000000000
.logic_tile 29 23
000000000000000000000000000111101111001011100000100000
000000000000010000000011100000101110001011100000000000
111000000000000000000110000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
010000000000000001000000000111111100001011100000000100
010000000000000000000010000000111100001011100000000000
000010001010000001000000000011111100001011100000100000
000001000001010000100011000000101111001011100000000000
000000000000001000000011110101011011000111010000000010
000000000010010101000010110000111010000111010000000000
000000000000000000000010010101001101000111010000000100
000000000000010001000011100000011110000111010000000000
000110100000001001000000010101011000000111010000000100
000010000000000111000010100000111110000111010000000000
000000000000101101100000010000000000000000000100000000
000100000001001111000011101011000000000010000000000000
.logic_tile 30 23
000000001010100000000000000000001000001100111000000000
000000001001000000000010000000001111110011000000010000
000000000010000000000000000000001001001100111001000000
000000000000000000000000000000001111110011000000000000
000010001000001101000000000000001000001100111000000000
000001000110001011100000000000001110110011000000000000
000000000001100000000000000000001001001100111001000000
000000000000010000000000000000001110110011000000000000
000000000100000000010000010000001000001100111010000000
000010000000000000000010100000001101110011000000000000
000000001110000000000110100000001001001100111000000000
000001000000000000000000000000001101110011000000000000
000000100001000101100110100000001000001100111000100000
000000000000100000000000000000001010110011000000000000
000001000000001000000000010001001000010111110000000000
000010000000000101010010100101100000010100000001000000
.logic_tile 31 23
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011101110111000000000000000011000000011110000000000
000001100000101011000011100000010000000011110000000000
000010100000000000000000000000001000000011110000000000
000000000100000000000000000000010000000011110000000000
000011100000100000000000000000001100000011110000000000
000001100000001111000000000000010000000011110000000000
000000000001000000000111010000001100000011110000000000
000100000110100000010011010000010000000011110000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000001000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
.logic_tile 32 23
000000000000000000000110010001100000000000001000000000
000000000010000000000010000000100000000000000000001000
111000000001001001110010110000000001000000001000000000
010000000000000001000110000000001101000000000000000000
000000000000000000000000001000001000000100101100000000
000000000000000000000000001001001001001000010000000000
000001000001000000000010111000001000000100101100000000
000000000010100000000110001101001001001000010000000000
001000000000000000000000001000001001000100101100000000
000000001001000000000000001001001000001000010000000000
000000000001010000000110001000001001000100101100000000
000000000000000000000000001101001000001000010000000000
000000000000000000000000000000001001001100000100000100
000000000000000000000000000000001001001100000000000000
110001000000000000010000001000011011000100100100000000
000010101010000000000000001101011101001000010000000000
.io_tile 33 23
000000000000000000
000000000000010000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 24
000000000000000000
000000000001100000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.logic_tile 1 24
000010000000001001100110010000001000001100111100000100
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000100000001000010000000001000110011000010000000
110110100000000000000000000000001000001100111100000010
010101000000000000000000000000001001110011000000000000
000010100001000000000000000000001000001100111100000000
000010000000100000000000000000001001110011000001000000
000100010000000000000000010000001001001100111100100000
000100000000000000000011000000001000110011000000000000
001001000001000000000000000000001001001100111101000000
000000100000000000000000000000001000110011000000000000
001000100000000000000000000000001001001100111101000000
000001010000100000000000000000001001110011000000000000
000000100000100000000000000000001001001100111101000000
000011110000110000000000000000001001110011000000000000
.logic_tile 2 24
000000000101000111000000000000000000000000000111000000
000000001100000000100000000101000000000010000000000000
111000000000100111100000000000000000000000000000000000
000000000001011011100000000000000000000000000000000000
110000000010000001000000001000000000000000000110000000
010000000000010000100000000001000000000010000000100000
001000000000100011100000000000000000000000000101000000
000000000000010000100000000001000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001011010000000000001000000000000000000110000000
000000010001110000000000000101000000000010000000000000
111100000000000000000000001000000000000000000100100000
000000010000000000000000000001000000000010000001000100
.logic_tile 3 24
000001000000101001000000000001101001001100111000000001
000010000000011111000000000000101000110011000000010000
000100001100101111100111010111001000001100111000000000
000000000000000011100111010000001110110011000000100000
000001001101100000000000000111001000001100111000000000
000000001110110000000000000000101000110011000000100000
000100000000000011000000000011101001001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000000000000000000111101001001100111000000000
000000010000001001000011010000001001110011000000000000
000000010000000111100000010011001001001100111000000000
000000000000000000000010110000101111110011000000000010
000000000000001111000000000001001000001100111010000000
000010100000001111000011000000001100110011000000000000
000001000010001000000000000101101001001100111000100000
000010010000001001000010010000001000110011000000000000
.logic_tile 4 24
000000000000000000000010000111001011111111000000000010
000000100000000111000110011101001001101001000000000000
111101101100110011100010000001011001111111000000000000
000110100001010111100110010011101001101001000000100000
110000000000001011100110101011111001111111100000000000
010000001101000011000000001011001111010110000000100000
001000000000001111100111010011011011110100010100000001
000000000011011111000011101111001110110000110000000000
000000000110010111110010011001011010110100010100100000
000000000000101001100111100011111000110000110000000000
000000000000000001000000000011011010110100010110000000
000000000000000001000010001111011101110000110000000000
000000001110100001000000001001011010110100010100000010
000000000011011001100010000011101110110000110000000001
000100000000000000000011110011001011110100010110100000
000100010000001111000111101111001111110000110001000000
.logic_tile 5 24
000010100000000000000000000111001001001100111000000010
000001000000000000000010010000101100110011000000010000
000000000100000111100011010111101001001100111000000000
000000000000000000000011100000101010110011000001000000
000010100000100000000000000011001000001100111000000000
000101001110010000000000000000001100110011000010000000
000001000000001011000111100101101001001100111000000000
000010000000001111100110010000101000110011000001000000
000000000100001011000000000001101001001100111000100000
000000000000001111100000000000101001110011000000000000
000000010000000111100010000111001001001100111000100000
000000000001001111100100000000101101110011000000000000
000000001101010000000011100101101000001100111000000000
000000000000100000000011110000101001110011000010000000
000000000000000000000011000101101001001100111000000000
000100010000000000000100000000001100110011000000000010
.logic_tile 6 24
000000000010000000000000010111001000001100111000000000
000000000000001011000011110000000000110011000000010000
000000000001010000000000000011001000001100111000000001
000000001100000000000000000000100000110011000000000000
000010100000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000001000000
000000000000000000000000000001001000001100111010000000
000001000000000000000011010000000000110011000000000000
000000001010000000010000010011101000001100111000000000
000010100010011011000011010000000000110011000000000000
000000001110100011100011100011001000001100111010000000
000000000000010000000100000000000000110011000000000000
000101000000100000000000000101101000001100111000000100
000110000001000111000000000000100000110011000000000000
000001000001000000000000000001001000001100111000000000
000000010000100000000000000000100000110011000001000000
.logic_tile 7 24
000100100100010000000011110011101010111001010000000010
000100000000000111000110000000101100111001010001000000
111010000001011111100111100101111010110100010000000100
000001000000100101000000000000101110110100010000000000
010010100000000011100111100101101110100000010000000000
110000000001001111100100000001101010010100000000000000
000000100000000001000111000001011001111111110000000000
000001000000000000100111101001101001111001010000000010
000000000000000111100111001101101110100000010000000000
000010101100000111000000001101101010010100000000000001
000000000111001000000111001111101111110100010100000000
000000010000100011000110000111001000110000110000100000
000100010010001111000111101011011110110100010100000010
000010110001001101000100000011111111110000110000000000
001000000000001011100000011111111100110100010100000010
000000010000000011000011010111011100110000110000000000
.ramt_tile 8 24
000100011000000000000000001000000000000000
000100010001000000000011011001000000000000
111000010000000101100111110000000000000000
000000010000000000000110101011000000000000
010000000100000000000010001000000000000000
110000001010101011000100001011000000000000
000001000000000000000000000000000000000000
000100000000000000000011000011000000000000
000100001010000111100111100001100000000001
000100000000000000000000001001100000000000
000001000000001000000000000000000001000000
000010000000001011000010010101001000000000
000001000001000000000010011000000000000000
000000100000000000000111011111001111000000
110001000000000000000111101000000000000000
010000110000000000000100001101001111000000
.logic_tile 9 24
000100000000010000000010100001100001000000001000000000
000010100000000000000000000000001011000000000000000000
000001000110000111100111100000001000001100111000000100
000000100000000000000100000000001001110011000000000000
000001000001010001100000000000001000001100111000000000
000100001110100111100000000000001010110011000000000010
000000000000000000000011000000001001001100111000000000
000010100000000000000000000000001101110011000000000000
000010100001101000000000000000001000001100111000000010
000000001010010101000000000000001100110011000000000000
001000100000000000000111000000001000001100111010000000
000100000000000000000111000000001010110011000000000000
000010110001100000000000000000001001001100111010000000
000001000000000000000000000000001101110011000000000000
000101000000000000000000000000001001001100111000000000
000100110000000000000000000000001001110011000010000000
.logic_tile 10 24
001100100111000000000110100011111000110100010000000000
000000000001010001000010000000011011110100010000000000
111001000000001001000111110111111010001011100000000010
000000100000011111100010110000111100001011100000000000
110000001010100000000011100111011011111001010001000010
010010100110000000000011100000101001111001010000000000
000000000000100011100011010001101111000110100000000000
000000000001010001000011011011011110001111110001000000
000010000000101101110010010000001111001111110000000010
000001000001001111100011000000001110001111110000000000
000000000000001001000011101111001001101111110000000000
000000000000001011000000001101011111001001010000000000
000000000000001001100010001001101011110100010101100000
000100001010001101000011000011011010110000110000000000
000000000000000001110010011001001100110100010110100000
000000010000001111000011111011001001110000110000000000
.logic_tile 11 24
000100000000000111000000000101111001100000010000000000
000000001101001001000000000101101010010100000000000000
111000000001011111100011101101111100100000010000000000
000010100000000011100110000011111100010100000000000001
010000001100001001000000000101111110100000010000000000
100100000000001011000011010101111110010100000000000001
000010100000010111000011100011011000111001010001000000
000000000110000000000011100000001111111001010000000000
000000000000101011000000010101001011110110100000000000
000100110000010001000010110000101111110110100001000000
010010011010100001000000011001011100000110100000100000
000000010000011011000011111001001000000000000000000000
000010010000010011000000000000000000000000000100000010
000101000010000000000011010000000000000010000000000000
000000010001011000000111110001101101110100010101000000
000000011100101111000011110000111110110100010000000000
.logic_tile 12 24
000110101000000011110110000101011001100000010000000000
000100000000001111000010001111011001010100000000000000
111010100000001111000111000011111011100000010000000100
000001100100000111100111100001111011010100000000000000
110000000000000111100000001001101101000110100000000000
010000000000000111000000000001001100001111110000000000
000000000000000000000111000001000001001100110000000000
000000000000001011000111100000001010110011000000000000
000010010000001001000000000000001110001111110000000010
000000000011001101100011110000011010001111110000000000
000000000000001001010000010011001110000110100000000000
000000000000000111000011100000001100000110100000000100
000001000110010011100110110001011111110100010000100000
000000010000000000000110000000011111110100010000000000
000000000010000111000110111001011110110100010100100000
000000010001000000110011110011101001110000110000000000
.logic_tile 13 24
000000000001100000000111101001011111000001000000100000
000000000101000101000000000101101110010110100000000010
111000000011000001100010100101101110000001000000000000
000000000000100000000110110000001011000001000001000000
000000001011010111100111111111111000000000000000000100
000100000100101101100010001101001011000110100000000000
000000001110011101000111010001011001000001000000000000
000001000000100001000111100000011001000001000000000010
000000100001010000010110010001011001101000010000000000
000001000001010000000111010101101101000000000000000001
000001011010000000000000000000001101110000000100000000
000000110000000001000010000000011010110000000000000000
000010000001110001000111100101001111111110110100100000
000000010000100000100111100000011111111110110000100000
110100110100000001100111000011101111111111110100000000
000000111010000001000100001011011011101101010000100000
.logic_tile 14 24
001000000010001111000111000111011111100010110000000000
000000000000000101100100000000101100100010110000000000
111000000000000111100111100111011110000110100010000000
000000001110000001000100001001001100001111110000000000
000000001000101000000010010111011011100010110000000000
000000100000001011000010000000111101100010110000000000
110010000000000001100111111111011011000001000000000000
100000000000000000000011100011111000000000000000000000
000000000010001111000000001111001010110110100001000000
000000000000000001100000000001001000101001010000000000
000000010010000101000000001101111110010111100100100000
000000101010000111000010001001011111101001010000000001
000010100000010011100011000001011110010111100100000000
000010110100100001100110000000011100010111100001000001
000101000000101111000111000101011110101011010100000000
000100110001011111000110000000111011101011010010000001
.logic_tile 15 24
000110100001010000000011000001111110000000010000000000
000001000000010101000000000000001000000000010000000010
111000000110000111000111100111101111000000000000000000
000000000010001001000100000011001001000010000000000000
110000100000000001000011010101011111000001000000000000
000001001000000101000011110000001010000001000000000000
000000000000100111000000000011001101000000010100000000
000000000001000000000000000000101101000000010000000010
000000100010100111000000011000000000000000000101000000
000001000001010011100010000001000000000010000000100000
000000011000000000010010000011001011000000010100000010
000000010010000000000100001101111101000000000000000000
000110110011001001000000000111001001000000010100000010
000101011000000001100000000011011111000000000000000000
000000010000101001000010000101001101000000010101000000
000000011110001011000100000000001101000000010000000000
.logic_tile 16 24
000010100000100101100000001011111110000110100000000001
000000000000000000100000001101101110001111110000000000
111000000000100111100011110101111001000010000000000000
000010101111011001000011110000011011000010000000000100
110000000000000111000111100011111001000010000000000000
110000000000000000100000001011001011000000000000000000
001001100010000111100110000101001101000010000000000000
000000000001000000100011010001101001000000000000000000
000000000001000000000110010011111111000110100000000000
000001000001101111000010110101101110001111110000000010
000001010000000111000010000111111000000000010000000010
000010000000000000100100000000101101000000010000000000
000000011010000111100111100000011111000000110000000000
000000010000000000000100000000011011000000110001000000
110100000000000111100011100000011011110000000100000000
000100010001010001100010000000011111110000000000000000
.logic_tile 17 24
000100000000100111100110110111011101001011100000000000
000000000001000000000110000000001101001011100000000100
111001001000001001000111111111111001000110100000000000
000000000000000011100011011101111010001111110000000000
000000001000000111000011100111101111100000000000000000
000110100000000000000110011111011011010110100000000000
000000000000001000000111000111111000000110100000000000
000000001010001111000010011101111100001111110000000010
001100001101010111100111000111101000111110110100000010
000001000000000000100110000000111101111110110000000000
000010110001010001000011011001001110111111110100000100
000011010000100000100111101001101000101101010000000000
000000000000001011100111100001101101111111110100100000
000000010000000011000110000101011000101101011000000000
110000011100001111000111000101011111111110110100000000
000000010000001011100111010000101101111110110010000000
.logic_tile 18 24
000000000001001000000110100000011011000000110000000000
000000000000000001000110010000011101000000110000100000
111100000000000111000000011001101100000001000000000000
000000100000001111000011110001001010000000000000000000
110001100000000011100000000111111101000000010001000000
010011100000101111100010010000101111000000010000000000
000000000000000001000110011001011101000000000000000000
000000000000000000100011000111001111010110000000000001
000100000000010011100000000011001111100000000000000000
000010100000000111000010000101001001010110100000000000
000001010000010001000111100001011010001011100000000000
000011010000100001000011010000101001001011100000000010
000000010010100000000000000011001011100000000001000000
000100010001000001000000000101011001010110100000000000
110000101011011000000111100000011011110000000110000100
000001010000101111000110010000011101110000000000000000
.logic_tile 19 24
000000000000101111000111100111011111000010100000000000
000000000101011101000111100101111100010000100000000000
111001000000000111000010110001011011010100000000000000
000000100000000000000011000001111010000110000001000000
000100000001001111000010001001101011111110110000000000
000000000000100001000000000111101010010100100000100100
000000101010101011100110010111011101100000010000000000
000001001110010001000011100001011110010111110000000000
000000000000000111000000010011001001101011110000000000
000000001000000000000011101111011001000110000010000000
000000000000000000000011111101011001100000000000000000
000000010000001011000111011101111101010110100001000000
000001000000000111000110011001001001001001000000000010
000000110100000000000011011111011001000010100000000000
000001010000000111110111010001001101111101110101000000
000000111011011011000011010000011000111101110000000000
.logic_tile 20 24
000010100000001000010010100101111001100010110000000000
000000000000001111000100000000111110100010110000000000
111000101011011000000110010011001010110100010000000010
000011100000000001000010000000011101110100010000000000
000011000000001000000110000011111100001011100000000100
000010100000001011000000000000011110001011100000000000
000010001010100001000111010001011000001011100000000000
000001000000001011000011110000011111001011100000000000
000010100000011101110011000101111010100010110000000000
000001000000001111000011010000101101100010110000000000
000000000000000111010011110101111010101011010100000100
000000000000000000100011010000011001101011010000000100
000000000000101111100010010101011111101011010100100000
000000011100010001100011100000011000101011010000000000
000000000000100111100000000011101110010110110101000000
000000010001000000000010000111111100000000110010000001
.logic_tile 21 24
000000000000000111100111110101101001001011100000000100
000000000000001011100011110000011011001011100000000000
111001001100001000000000010101001100101000010000000010
000010000000000001000010000000101111101000010001000000
110000000001000000000010000101101100001011100000000100
100010000110110111010100000000001000001011100000000000
000100000000100000000111110011011001000001000001000010
000100000001000001000110100001101111101011010000000000
000000000000001111000111110011011011001001000000000000
000000010000101011100011111111111111000010100000000000
000100010000000000000000000001011001000001000000000000
000010110000000000000010010000111110000001000010000000
000100010000000000000111011000000000000000000100000010
000000000000010000000111011011000000000010000000000000
011000010000100000000111110000000000000000000100000010
100010110000001001000110010101000000000010000000100000
.logic_tile 22 24
000010000000010000000000000000011111110000000000000000
000000000010001001000011000000001110110000000001000000
111001000000000011110000001111001001100000010000000000
000010100000000000010000000111011100010111110000000000
110000001100100000000000011101011100111110110010000100
010000000001001111000011100011111111010100100000000000
001000001110000011100011010111011101101011110000000000
000000000000010000000111100011011000000110000000000001
000001001010010001110000010111001011001011100000000000
000000100000100000000011110000001011001011100000000010
000000011010100101100111001001001001000010100000000000
000000010001011111100010110111011100010000100000000001
000010000000000001010010000111111111001001000000000000
000000010000000011100100000001011010000010100000000100
110000010000000011000110000000011111110000000110000000
000010110000000101100010110000011011110000000000000001
.logic_tile 23 24
000000100001000111100000000000000000000000000000000000
000000000110100000100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000010000000111101101101001010000000000
000000000000000000000000001011111011010100100010100001
000000000000100000000111000000000000000000000000000000
000000000001000000010100000000000000000000000000000000
001000000000000000010111000001011111001011100000000010
000000000000000000000011000000001101001011100000000000
000000011011000000000000010000000000000000000000000000
000000010000100000000011110000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100110000010000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000010001010111000011000000000000000000000000000000
.logic_tile 24 24
000001000001010000000110000111001011000010000000000010
000000000001010000000000000111101001000000000000000000
111000000110000001000000010000001100000011110001000000
000000001110000001000010000000010000000011110000000000
110000000001000111000000000000001010000011110000000000
100000001010000111100000000000000000000011110010000000
110100001100100011000110000001101011011101000100000010
000100000000010000000000000000001111011101000000000000
110000000000000000000000000001101001110100010101000000
000100001110100000000011000000011010110100010000000000
000000011010001001000111100001111011011101000100000101
000000010000001101100000000000011101011101000000000000
000000000000000011000011100001101110011101000100000000
000000010000000000100011000000011111011101000010000000
000000010000000000000000000001111101011101000100000001
000000010000000000000010010000001100011101000000100000
.ramt_tile 25 24
000000011011100101100010011000000000000000
000010010000010000100011010001000000000000
111000010100000000000011101000000000000000
000000010001011001000000000101000000000000
111000000100101000010000001000000000000000
010010000001001011000000001111000000000000
000100000001000101100000000000000000000000
000000000000000111100000000101000000000000
000010000000000011100000011011100000000000
000000000000000000000011000101100000000010
000000000000100000000010001000000000000000
000000000001001001000100001001001100000000
000100000000000000000111000000000000000000
000100000000000000000100001001001111000000
110000000001000000000111000000000000000000
010000010000000000000100000001001001000000
.logic_tile 26 24
000010100000000000000110010000000000000000000000000000
000000000000001001000011110000000000000000000000000000
111001001100000000000011100011001111100010110000000001
000010000000000000000100000000001010100010110000000000
110110100001010000000000000001111100001011100001000000
110111100000000000000000000000101001001011100000000000
000000000000001000000000000001011110010000000100000100
000100000000100111000000000011001001101001010000100000
000010000110001111100000000000000000000000000000000000
000000101000001111100000000000000000000000000000000000
000000010000100001000000000000000000000000000000000000
000000010000010000100000000000000000000000000000000000
000000000000000011000111000000000000000000000000000000
000000011000100000000100000000000000000000000000000000
000000011100100011100000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
.logic_tile 27 24
000000001000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
111000000000000000000010010011001101000010000000000000
000011000001010001000011100000101110000010000000000000
010000001100001001100110000000011100000011110001000000
110000000000001101010010000000000000000011110000000000
110000000000000111100110100001111001111110110000000000
100000000000000000010100000000011001111110110000000000
000000000001010000000011100000001000000011110000000001
000000000000101011010111100000010000000011110000000000
000001010110000101100000000101011011000001000000000000
000010010000000000100000000101001100000000000000000000
110110000000000000000111100011001011111111000000000000
000101010000000000000100001111111011101001000000000000
110000010000010000000000001000000000000000000100000000
000000010000000011000000001001000000000010000001000000
.logic_tile 28 24
000000100001011000000010010000001000000011110000000001
000000000110000111000111100000010000000011110000000000
111000000010001101000111100001111011100000000000000000
000000000000000001100000000000001100100000000000000000
110010100000100000000010110101101000000001000000000000
100000000001000000000110001111011110000000000000000000
000010000000001001100011110001011110110011000000000000
000001000000001111000010101111001110000000000000000000
000000000000000000000000000101011000100001000000000000
000001000000000111000000001101111100000000000000000000
000000010000101101100000001011111011100001010000000000
000010010111010101000000001101011000000000000000000000
000010100000000111100110010000000000000000000110100000
000010110000001001100010111001000000000010000000000000
010100111010000001000000011000000000000000000100000000
100000010000000000110010001111000000000010000000000100
.logic_tile 29 24
000010000111011001100000011111001100000000000000000000
000011100000000011000010001111001010000010000000000000
111000000000001000000011100011001111000010000000000000
000000000010101111000000000000111011000010000000000000
110110000000101111100110011001111100110011000000000000
100000100001010001100011110111111000000000000000000000
000000000000001001010110010011011000000001000000000000
000000000000000111100011010001001011000000000000000000
000000100110101001000110101111011111111111000000000000
000000000000010101100010001101101101000000000000000000
000001001100100111100010010101001000100000000000000000
000010110000000001100110111011111010000000000000000000
000010100000011000000111001111111011111111000001000000
000000010010000111010011100011101010101001000000000000
010001011010000111100011111000000000000000000100000000
100010010000001001100010110011000000000010000010000000
.logic_tile 30 24
000000001001011111000011011001001110111111000000000000
000000001010001101000010000011011011000000000000000000
111001000110100000000000010000011000000011110000000000
000010000000011101000011100000010000000011110000000000
110000000000010011000110110101011100110011000000000000
100100000110000001100111000001111010000000000000000000
001000000000000001100110000101101000100000000000000000
000000001000010000010000000000011001100000000000000000
000000000000000000000111001101011101110011000000000001
000100000000000000000000001101001111000000000000000000
000000000000100011000011101111011000110011000000000000
000000010000000011110000001111101101000000000000000000
000001001010000000000110101000000000000000000100000100
000010010001010000000011010011000000000010000000100000
010001010110100000010110101000000000000000000100000000
100010110000001001000011100111000000000010000000000000
.logic_tile 31 24
000010000000000000000111000000011010000011110000000000
000000000110000000000000000000010000000011110000100010
111000000000101000000000010000011010000011110000000100
000000101111010001000010000000010000000011110000000010
110010000000100000000000001011101001110011000001000000
100000000001000000000000000001011001000000000000000000
000000000000001001100110111000000000000000000100000000
000000000110000001000010000101000000000010000000100000
000000000000000000000110001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000100000100111000000000000000000000000000100100000
000000110000010000000000001011000000000010000000000000
000000000000010000000000001000000000000000000100000000
000000010000000000000000000101000000000010000000000000
010001010000000000000000001000000000000000000100000001
100100110000000000000000001101000000000010000000000000
.logic_tile 32 24
000000000000000000000011100000011100000011110000000010
000100000000000000000100000000000000000011110000000000
111000100000101000000110000000011000000011110010000010
000001000000000101000010100000000000000011110000000000
000000000000001000000000000000001010000011110000000010
000010100000001111000000000000000000000011110000000000
000000000100001101100000000000001100000011110000000010
000000001010000011000000000000010000000011110000000000
000000100100000000000000010000011010000011110000000000
000000000000000000000011110000000000000011110000000100
000000100100100111100000000000011010000011110000000100
000011100001000000100000000000000000000011110000000000
000010000010000000000000000000001000000011110000000010
000001010110000000000000000000010000000011110000000000
110000000111000000000000000000011001000011000100000000
000000010010100000000000000000011001000011000000000000
.io_tile 33 24
000000000000010000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 25
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000111000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 25
000001000001001001100110010000001000001100111100000010
000000100110000001000010000000001000110011000000010000
111000100000001001100110010000001000001100111100000010
000001000000000001000010000000001000110011000000000000
010001000000000000000011100000001000001100111110000000
110000100100000000010000000000001001110011000000000000
000000000000000000000000000000001000001100111101000000
000000000000000000010000000000001001110011000000000000
000000001101100000000000000000001001001100111100100000
000010010000100000000000000000001000110011000000000000
001010110000000000000000000000001001001100111100000100
000010000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111101000000
000000010110000000000000000000001001110011000000000000
000000000000000000010000000000001001001100110100100000
000000010000000000000000000000001001110011000000000000
.logic_tile 2 25
001000100000000000000010000001101010110100010100000100
000011000000000001000000000000111000110100010000000000
111000000001010000000010000001111010110100010100000000
000000100000100001000000000000011101110100010010000000
010000000000110000000000010001111110110100010100000000
100000000110101001000010000000111000110100010000000000
010000000010101000000110000000000000000000000000000000
000000000001011111000000000000000000000000000000000000
000110100110000000000111000000000000000000000000000000
000001011010000001000100000000000000000000000000000000
000000010001010000000000010001111100110100010100000010
000000000000100000000011010000011010110100010000000000
010001000111010000000000000001101001110100010100000000
000100100010010000000000000000111111110100010000000010
000000000000000000010111000001101101110100010100000000
000000010000000000000011010000001010110100010000000000
.logic_tile 3 25
000000100000100000000111100101001000001100111000000000
000001000000001111000000000000001110110011000000010100
000000000000000111100011100011101000001100111000000000
000000001110000000000010010000101111110011000000000000
000000001011011000000010000011001001001100111000000000
000000000100101111000100000000001011110011000001000000
000000000000000000000010000001101001001100111000000000
000000000000000000000100000000101000110011000000000000
000010000001010111100111000111101000001100111001000000
000001010000000000000110010000101000110011000000000000
000010010000100000000000000011001000001100111000000000
000001000001010000000010010000101001110011000000000000
000001000000000001000011110011001000001100111001000000
000000100000000000000011010000101011110011000000000000
000000000000000000000000010111001001001100111000100000
000000010001000000000011110000101001110011000000000000
.logic_tile 4 25
001010100000000101100000001001101010111111100000000000
000000001100000000010010001111101001010110000000000000
111000000001000101100011100011101010111111000000000010
000000000000000001000011100001111111101001000000000000
011011101010001011100110000111111010111111000000000010
100000000000000011000000000101001111101001000000000000
010100000000001111000111101001111011111111100000000000
000100000000000001100000001011101111010110000000000000
000100000010001011000000011011101011111111100000000000
000000010000000001000011111111001011010110000000000000
000000010000000001000111101011101100111111000000000000
000000000010000000100110000001101111101001000000000001
000000000000000000000010000000000000000000000100000010
000000010010000000000010000000000000000010000000000000
000000000000000000000111100001101100110100010100100000
000000011010010001000111110000011100110100010000000000
.logic_tile 5 25
000000001111010000000000000011001001001100111000000000
000000000001111001000000000000001011110011000000010010
000000000000000000000000000111001000001100111000000000
000000000000100000000000000000101110110011000000000100
000000000001000000000000000111101001001100111000000000
000100000000001001000000000000001101110011000010000000
000000000000000111100111100111101000001100111000000000
000000000000101011100000000000001010110011000001000000
000001000000000011000111110101101000001100111000100000
000100010001011111100011000000001100110011000000000000
000000010000000000000111010011001000001100111000100000
000000000000000000000111110000101101110011000000000000
000000000001001000000011000111001000001100111000000000
000010010001110011000111010000101000110011000010000000
000001000010000011000000000101101001001100111000000001
000010110000001111100000000000001101110011000000000000
.logic_tile 6 25
001000101100000000000000000001101000001100111000000000
000001000000000000000000000000000000110011000000010001
000000000000001111000000000111101000001100111001000000
000000000110001111000000000000100000110011000000000000
000010100000000000000111100101001000001100111000000000
000001100000000000000111100000100000110011000010000000
000000100000000000010011000101101000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000000011100000000011001000001100111000000000
000001001100000000000000000000000000110011000000000000
000001000000100000000000000101001000001100111001000000
000010100000010000000000000000100000110011000000000000
000001000000001000000000000111001000001100111000000000
000100110000000111000000000000000000110011000000000000
000000000000000000000111100001101000001100111000000000
000000010000000000000000000000000000110011000010000000
.logic_tile 7 25
000000100000000111000011100101011001100000010000000000
000000000000000111100111111111111011010100000000000000
111101000000001111100011011111101000000110100000000000
000010100000001111100110000001011110001111110000000000
110010100000011001100110111001011011111111110000000001
010100000001110001000011100101111111111001010000000010
000000000000001011000011110011111110110110100000000100
000000000100000101100010100000011101110110100000000000
000000000000011111000011100101011011111111110000000010
000000000000000111100111110101001111111001010000000000
000001000000001111100010000001101011111111110000000010
000000000000001101000100000001111100111001010000000000
000100010000000000000111100101011100100000010000000000
000100010000001001000100001111111100010100000000000000
001000000000101111000111100001011001110100010100000010
000000011111001111100100000011001110110000110000000000
.ramb_tile 8 25
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000101000000100000000000000000000000000000
000100000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000001010000000000000000000000000000
000000001110000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000100000010000000000000000000000
000000101101000000000000000000000000000000
000000000110100000000000000000000000000000
000010100110010000000000000000000000000000
000010101011010000000000000000000000000000
000011101000100000000000000000000000000000
.logic_tile 9 25
000001000000101000000000000000001000001100111000000010
000010100000011011000011000000001100110011000000010000
000001000001000101100000000000001001001100111000000100
000010000000000000100000000000001111110011000000000000
000001001000000000000000000000001000001100111000000000
000100000010000001000000000000001000110011000000000001
000010100000000000000000000000001001001100111000000000
000000001110000000000000000000001000110011000000100000
000010000000001000000000010000001000001100111000000000
000001000000000011000010100000001001110011000001000000
000110100000000000000000000000001000001100111000000000
000100000000000000000000000000001010110011000000000001
000000110000000000000000000000001000001100111000000000
000001010000000011000000000000001101110011000010000000
000010000001010000000000010000001000001100111000100000
000001010000100000000011110000001110110011000000000000
.logic_tile 10 25
000000001000000011100111100001111100000110100000000000
000000000000100001000111111001011100001111110000000010
111100000000011011100010010001101111110100010000000010
000000000000100111000111100000101010110100010000000000
110001001001000111100000000011001111110100010000000000
110000100100000000000011110000011000110100010000000000
000100000000001111000000011011111010100000010000000000
000000000000001101000011111101001000010100000001000000
000000000000001001000000000001011100000110100000000010
000010100000000011000000001001111000001111110000000000
001001100000101111100111110101011111000110100001000000
000011100001011111000011001101011001001111110000000000
001010010000000001000010001000000000000000000100000000
000000001001010000000111001011000000000010000000000100
000100000001110000000111101000000000000000000100100000
000000010001100000000000000011000000000010000000000000
.logic_tile 11 25
000010000001000011000011110011001101110100010010000000
000000000000000011100011010000101100110100010000000000
111000100100101000000111000001011010100000010000000000
000011100001000001000000001011111111010100000010000000
110000000001000011100011101011111110111111000000000001
010100000101001011100000000111111011101001000000000000
000100001111010000000110100101001111110100010001000000
000000001110100000000100000000011100110100010000000000
000010000000000011000011100111101110111111100000000000
000001000000000000100111100111001000010110000000000000
000000101011011001000011110111111000111111000000000001
000011110110101011100111110101101001101001000000000000
000000101011011111110011010001101111111111100000000000
000001010000001111000110110111101101010110000000000000
000001000100001111100011110000000000000000000100000001
000010110000000011000110000001000000000010000000000000
.logic_tile 12 25
000000000110000101100000010001011000000110100000000000
000000000000000101100011000011011101001111110000000000
111010000000000101000111101101011001111111110000000000
000100000110010001100111000001111010111001010001000000
110000000001001011100110000111101110110100010000000000
100000000000100001000010000000111001110100010000000010
110100000000101001000011100011111011100000010000000000
000000100001010011100000000111101110010100000000000000
000010100001011000000010010111111100110100010000000000
000000000010000111010010110000101010110100010001000000
000001000000000001000111100001011101111111110000000010
000010110001011111100010010101001010111001010000000000
000000010000001000000011110011001011101111110000000100
000000110000001101000110111111111110001001010000000000
000110010000001111100000010001111011011101000100000010
000000010010000011100011100000011101011101000000000000
.logic_tile 13 25
000000000000011000000000011111111011000110100000000000
000000000000000111000011010111001100001111110000000000
111000100100001111000111000011101101111111000001000000
000001000000000001000000000101111000101001000000000000
000000001000001011100000000111011010111111100000000000
000100000000001101100000000101111000010110000000000000
000000000000011000000000001111001000000110100000000000
000000000010100011000011101111111100001111110000000010
000101000000000011100000010001111010111111100000000000
000000100001010000100010000101111110010110000000000000
000011111101001111000010001011111001111111000000000000
000011000000000111100011010011101000101001000001000000
000000000000000001000111001000000000000000000100000010
000000010000000000100110011111000000000010000000000000
001001000010010111000110101000000000000000000100000010
000000010000100001000110011011000000000010000000000000
.logic_tile 14 25
001000100010101111000111101101111000000010000000000010
000011000000011101100100000101001000000000000000000000
111100100000101101100000000000011111000000110000100100
000100000001000001100000000000011111000000110000000000
110001000000000000000000000101101111000010000000000010
100011100110100000000000000111111100000000000000000000
000000000000000011100110010011001110000000010000000000
000000000000001011110011100000011000000000010000000001
000000100000100000000000001000000000000000000100000000
000001100001000111000000001101000000000010000000000010
000000000000100001000000001000000000000000000100000000
000000010111111111000000000011000000000010000010000000
000100000000000101110111111000000000000000000100000011
000100010100100000000010100001000000000010000000000000
010000010000000000010110100000000000000000000100000000
100000110000000000000011101001000000000010000000000010
.logic_tile 15 25
000000000010000011000000011111111011000010000000000000
000000000000000000000011111001101011000000000000000000
111011100001010000000000010000001101000000110001000000
000011000000100000000011000000001010000000110000000000
111000000000000111100011100000001101000000110010000000
110000000000000000100011100000011001000000110000000000
000000100100000111100110111101101111000110100000000000
000001000000000111000111111111001110001111110000000001
000000000001001111100010000101101100000110100000000000
000000000000001111000000001101101001001111110000000000
000000000000001000000000000011101010111111000000000000
000100010000000011000010010001001110101001000000000000
000000000001000111100010001000000000000000000100000110
000010010000100001000000001011000000000010001000000000
110001010000001000000000000000000000000000000100000001
000000111111011111000011011101000000000010001000000000
.logic_tile 16 25
000000100111011000000010101001101110000010000000000000
000001000000100001000111101001011001000000000000000000
111101000000101111000111001011001010000110100010000000
010100100000010101110011110001111100001111110000000000
000010000110001101000010000101001000100000000000000000
000001000000000101100000000001011010000000000000100000
000001001110100011000111100000001111000000110000000000
000010000000011011100011100000011011000000110001000000
000000000001001111100010000011111011001011100000000010
000000000000000101100110010000001010001011100000000000
000000011100110001000000000001101100111110110100000100
000000000000100000010010000000001101111110110000000000
000010100110000000000011000111111111111110110100000100
000001010000000000000010010000101101111110110000000000
110000000000101011100000000111111011111110110101000100
000000010001001011000010010000011001111110110000000000
.logic_tile 17 25
000000000001001000000111100011001110100000000000000000
000000000000000111000100000011001110010110100000000000
111000000000000011100000000000011010000000110001000000
000000000000100000010000000000011001000000110000000000
110000000001010111100011000111011000000110100000000000
100100000000000000000000001101101111001111110010000000
000000100000001000000011100011001011000110100000000100
000001000000000001000100001001101101001111110000000000
000000100000001011100000011000000000000000000100000000
000010000000001011000011000111000000000010000000000010
000000010000000000000111101000000000000000000100000010
000000010000000000000000001111000000000010000000000000
000001000010000011000111110000000000000000000100000010
000011100000001001000111000001000000000010000000000000
010010010001010001100000011000000000000000000110000010
100001110111110000000010000101000000000010000000000000
.logic_tile 18 25
000000000000011111100000001101001111100000000000000000
000000001000000111100000001101101110010110100000000000
111100000000001001000111100011101010001011100000000010
000100000010001011100000000000101100001011100000000000
000010000000000111100110000111111011001011100000000010
000000000000000000000011100000011100001011100000000000
000000001000100000000010010001101111100000000000000000
000000001110000101000110111011001100010110100000000000
000100000000011111000011110001101110111110110100100000
000001000000000001100011100000111000111110110000000000
000000000000000111100000000111001011111110110100000000
000000010000001111000011100000111000111110110000000001
000000000000001011100010110001011011111110110100100000
000000010000001011100110100000001111111110110000000000
110010110000100111100111010011001101111110110100000000
000001011000000001000011000000101111111110110010000000
.logic_tile 19 25
000110100000000111100111110101101110001011100000000000
000000001010001011000011000000001000001011100000000100
111001000000000000000000001011111010100000000000000000
000010000001000000000011101011111000010110100010000000
110000100000001111100000011011101110100000000000000000
100010100000000111000010111111011010010110100000000000
000001000001000111000111101011101000100000000000000000
000010000000110111100000001011111000010110100000000000
000101000000000000000000000111101011101001010000000000
000100101110000000000000000111001001000000100000100000
000000000001100001000111000000000000000000000101000000
000000010001110000100010011001000000000010000000000000
000000000000000111000000001000000000000000000100000010
000000010000001111000010010101000000000010000000000000
011000010000000000000111000000000000000000000101000000
100000010010001001000000001101000000000010000000000000
.logic_tile 20 25
000000000000000000000011100111001100110100010000000001
000000000100000000000011100000001101110100010000000100
111001000001110000000000000101011100001011100000000000
000010001110000000000000000000101111001011100000000000
010010100000000111000011000111101010001011100000000000
010001000000001111000000000000001110001011100010000000
000000000001000000000111000101011011100010110000000000
000000101110010000000100000000111101100010110000000000
000100000000000001100111101000000000000000000100000100
000000000000000000000011011011000000000010001000000010
000001000001000000000111110000000000000000000101000000
000000101100110001000111001001000000000010001001000000
000000001011010001000000000000000000000000000110000010
000000010000001001100011110101000000000010001000000010
110001000001100000000000000000000000000000000100000000
000010010001110001000000001011000000000010001000000011
.logic_tile 21 25
000000000000000000000111100011111001001011100000000010
000001000000000000000010110000001010001011100000000000
111001001110100111100010000001101100100010110000000000
000010001011010011100110010000001110100010110000000000
001000000010000001100000000101011001111101110110000000
000000001000001101000011100000111110111101110000000100
000000000000000111000000001111011110111001010100000010
000000000000010000100000001111111010111111110000000000
000010100000101011100111000111101001010110110110000000
000000100011011111000000000101011101000000110001000000
000010100000000001000000010001111000100111010100000010
000001010000011101100011010000101100100111010000000001
000000000001000101110111000111101111010110110101000000
000000010000000011000110010111011101000000110000000000
000000010000000111100111000011101000100010110100000000
000000010000001011010011000000011101100010110000000101
.logic_tile 22 25
000000000010000000000010110101111101000000010000000000
000000000000000101000011110000011001000000010010000000
111001001010010000010000000011111010100010110000000000
000000100000010000000010000000011001100010110000000000
110000000000010000000000010000001111000000110001000000
110000001100100000000011110000001111000000110000000000
000000000000000000000110110000000000000000000000000000
000000100000001111000110000000000000000000000000000000
000011000000000000000000000000001011000000110000100000
000011100110000000000000000000011101000000110000000000
110000010000101101110110111001011111010110100000000000
100010100001010101000110000011001111101001000000000000
000000000001010000000010000000011010110000000100100000
000000010000000001000100000000011001110000000000000000
110010100000000011000110010000011110110000000110000010
000011110001000000100011010000011110110000000000000000
.logic_tile 23 25
000010100000000111000011100111001101001001010000000000
000001000000001001000111100000111111001001010000000000
111000000000011000000111110001001111001011100000000010
000000000000001111000011010000101010001011100000000000
110111000000001111000011101011011110010110100000000000
010011100000000111000011010111011000000001000000000000
000000000000100000000010110001011001001011100000000100
000000000000010011000111010000101001001011100000000000
000010100000100011000110111001001111101001110010100110
000000000001010000000111101001001011000000110000000000
000000010000100000000000000000001010000000110000000000
000100011010000000000000000000001001000000110000000000
000000000000101111000000011101101010000000000000000000
000000011010000111000010001101101011000010000000000000
000001011010000001100111110000000000000000000100000000
000010010000010000000010001101000000000010000000000000
.logic_tile 24 25
000000000000011000000110010000001010000011110000000000
000000001110001011000011110000000000000011110011000000
111000000000000000000111100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000100000010000001000111100011111000101000010010000000
000100001100000111100000000000011000101000010000000001
000000000000000000000000010001001011000111010000000000
000000000000000000000010000000111011000111010000000000
000000100000000000000000000000011110000011110000000100
000000000000000000000011100000010000000011110000000000
000000110000100001000000000000001010000011110000000010
000001011000010000000000000000000000000011110000000000
000001000000001000000000000111001000001011100100000000
000000010000001011000000000000011101001011100010000001
110000010000000000000000000000000000000000000000000000
000000011100000000000011000000000000000000000000000000
.ramb_tile 25 25
000000000000100000000000000000000000000000
000000000111010000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000110000000000000000000000000000000
000001001110100000000000000000000000000000
000010000000010000000000000000000000000000
.logic_tile 26 25
000001000000000001000000000111101110001011100010000000
000000000000000000000010010000011101001011100000000000
111000000000000011100000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
010000000000000000000010000000011000001100110000000000
010000000010000000000100000000001100110011000000000000
000001100011100000010000000111001010001011100000000000
000001000001010000000000000000011000001011100010000000
000000100000000000000000010111111111001011100001000000
000001001000001111000010000000011100001011100000000000
000000000000000011100000000000000000000000000100000100
000000000000101011100000000111000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000111100011010000000000000000000000000000
000000000111001000000000001000000000000000000100000100
000010010001011111000010010011000000000010000000000000
.logic_tile 27 25
000000000010000001000110000000001010000011110010000000
000000001110001001000010000000000000000011110000000000
111000000001100001100000000111011100100001000001000000
000000001000000001000000000000011010100001000000000000
010000000000000001100010100000011001000000110010000010
010000000000000011100011000000001000000000110001000100
110100101110000101000000000101101101100000000000000000
110100000000000111000000001101001111000000000000000000
000001000000000101100000000111011011000111010001000000
000000000000000101100000000000101100000111010000000000
000101001100000000000011110101001010000110100000000000
000010110000000111000110100001101001000000000000000000
000000000010010101100000000111001100000111010000000000
000000010000100000000011010000101000000111010000000100
001000010100000000000000011000000000000000000100000000
000000010000000000000011001011000000000010000001000000
.logic_tile 28 25
000000001110000111110111110000011000000011110000000000
000010100001010000000111010000010000000011110001000000
111000000000100001000111001111101001111111000000000000
000000000000000001010011111111111100000000000000000000
010100100000000111000111110000011010000011110001000000
110101000000000000100011110000000000000011110000000000
110000000000101101100011110101011000110011000000000000
000000000001010111100111101101011000000000000000000000
110000000000000000000000000000011110000011110000000000
000100001010001111000000000000010000000011110010000000
000000100001010001100000000001111010011101000111000000
000000010000000000000000000000001110011101000000000000
000000000001001000000000000001111010011101000110000010
000000111110011111000000000000011100011101000000000000
000010111010000000000110000001111010011101000100000010
000000011000000000000010110000011001011101000001000000
.logic_tile 29 25
000000000001001111100000000000011000000011110001000000
000000001010100111100000000000000000000011110000000000
111010100000001111100110000000011000000011110001000000
000000000000001111000000000000000000000011110000000000
000000100000001111100000000001011111001011100100000010
000000000000001111100011100000001011001011100000000010
000100000000000001000010000101011010001011100100000010
000100100000000111100000000000001111001011100000100000
000000000000100111000000000001001010001011100101000001
000000001010000000000000000000011000001011100000000000
000000000000000000000000000101001110001011100100100010
000000110000001001000000000000001100001011100000000000
000110101010000001000000000001011011001011100110000000
000001011011000000000010000000001100001011100000000101
110000000000001111000000000000011111001000000100000000
000000010000001101100000000101001001000100000010000010
.logic_tile 30 25
000010000000010000000000000000001100000011110000000000
000010100000110000000011110000000000000011110000000010
111100000000000001000000010000011000000011110001000000
000000000110000001000011010000010000000011110000000000
010010101010000111100011100000011100000011110000000001
010001000101000011000000000000000000000011110000000000
110110000000000000000010100000011010000011110000000001
000010000000000000000100000000010000000011110000000000
110100000110000111000110100001111110011101000100000111
000000000000000000000000000000001010011101000010000000
000000101010000001000111110001111111011101000100000000
000001010000000000000110100000011101011101000001000000
000001000000000000000000000001101100011101000100000010
000010010000010000000000000000011011011101000010000001
000000010000101000000110100001111100011101000110000010
000001011001000101010000000000011010011101000000000000
.logic_tile 31 25
000000100000011111100011010101000000000000001000000000
000000000000001111100111100000101101000000000000001000
000000000000000111100000000101001001001100111001000000
000010100100000000000011000000001010110011000000000000
000001100000000011000000000001101000001100111000000000
000011000000000000000010010000001000110011000010000000
000010100000100011000000000111001000001100111000000000
000001100001010011000000000000001001110011000000000000
000010001000000011100111100011001001001100111000000000
000000000010000000000111100000001010110011000000000000
000000010001000111100000000111001001001100111000000000
000000000110100000100000000000101100110011000001000000
000000000110000111000111100011001001001100111000000000
000000010100000000100000000000101001110011000000000000
000100100000000000000000000001001000001100111000000000
000000010000000000000000000000101000110011000000000000
.logic_tile 32 25
000000100000100111100111100111100001000000001000000000
000000000101010000000011000000101000000000000000001000
000000000000000000000011000001000001000000001000000000
000000000000001111000011000000101001000000000000000000
000000000010000011000000000011100001000000001000000000
000000000000000000100000000000101110000000000000000000
000000001100100000000111100011100001000000001000000000
000001000001001011000100000000001010000000000000000000
001000000000000000000000000111000001000000001000000000
000000000010000000000000000000001001000000000000000000
000000000000001000000011110011100000000000001000000000
000000000000000111000111110000101001000000000000000000
000001000001111000000000000001000000000000001000000000
000010000000010111000000000000001010000000000000000000
000000000000000111010000010101100001000000001000000000
000000000000001111100010110000101110000000000000000000
.io_tile 33 25
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
.io_tile 0 26
000000000000000000
000000000000001000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
.logic_tile 1 26
000100001000001000000011100011011101110100010100000001
000100000000001111000000000111101110110000110000000000
111001000110001000000000000111011001110100010100000011
000000000000001111000000000011101101110000110000000000
010000001110000000000010000011011110110100010100000100
110000000000010000000011010111101000110000110000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000101100111100011001001110100010100100010
000010000000010000100000000111111101110000110000000100
000000000001010111100010010000000000000000000000000000
000001000000000000100111010000000000000000000000000000
000001001100000101100111100000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000001111000010000111011110110100010100100000
000000000000000101100000000011111011110000110000000000
.logic_tile 2 26
000000000100000111100110000000000000000000000000000000
000001000000101011100000000000000000000000000000000000
111000001010001111000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
110001100101010000000000011001001011111111000000100000
010010100000100011000011110111001100101001000000000000
000010000000000111000000000001011010010110110101000010
000000000010000000000000000000001001010110110000000000
000000001101010000000000010101011001010110110100000010
000100000000100000000011000000101000010110110000000001
000000100001101000000000000000000000000000000000000000
000010001001111111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 3 26
000100000011011000000111100011101001001100111010000000
000100000110011011000100000000101011110011000000010000
000000000110001111100000000111001000001100111000000000
000000000000000101000000000000101001110011000000000100
000001000000000000000110100111101001001100111000000001
000010001010000000000000000000001100110011000000000000
000000000000000000000111000001101001001100111001000000
000000000001000000000100000000001000110011000000000000
000100000000001000000000000111001000001100111000000100
000110101110000111000000000000001110110011000000000000
000000000000000011000010000001001001001100111000000000
000000000000000111000000000000001111110011000000000000
000000000000000001000111000011101000001100111000000010
000000100110001001000111100000001100110011000000000000
000001001000101000010000000101001000001100110000000000
000001000000010011000011110000101111110011000000000000
.logic_tile 4 26
000000001100000001000110011011101100111111100000000000
000000000000000000100011000011101010010110000000000000
111000000000011001000111100111101111111111100000100000
010000000000101111100000001011001000010110000000000000
010000000000001001000111101101101100111111100001000000
110000000000000111100100000011001100010110000000000000
000000000000111000010110100011101110111111100000000000
000011100001110111000000001011101000010110000000000000
000000000000000111000011100111101111111111000000000000
000010100000001001000100001111001000101001000000000000
000100000110000000000011100111101001111111000000000000
000100000000011111000111100101111001101001000001000000
000010100000101111000110011111101001111111000000100000
000001000000010001000111001101011000101001000000000000
000010101000001011100111100000000000000000000100000010
000011101110000111000100001111000000000010000000000000
.logic_tile 5 26
000001001010000000000000000111001001001100111000000000
000110000110000001000010010000001001110011000000010010
000001000000001000000000010011101000001100111000000000
000011000010000011000011010000001101110011000010000000
000000000000000000000000000111101000001100111001000000
000000001010000001000011100000001000110011000000000000
000000000000000000000000000111101001001100111001000000
000000001110000000000000000000001100110011000000000000
000100000000000000000111100111001000001100111001000000
000000000000000000000100000000101110110011000000000000
001000000000000111100010000001001001001100111000000010
000000000000001011010111010000101101110011000000000000
000000000000000001000000000101001001001100111000100000
000000000000001001000010010000001000110011000000000000
000010000000001011100000000011101000001100110000000000
000001001100000111000000000000101011110011000010000000
.logic_tile 6 26
000000100001011011000000000111101000001100111001000000
000001000000000011000011110000100000110011000000010000
111000000000000111100000000111001000001100111000000000
010010100000000000100000000000000000110011000001000000
010010000001000000000010010101001000001100111001000000
010000000000100000000011000000100000110011000000000000
000000000000000111000000000011001000001100111000000000
000000000000000000000000000000100000110011000010000000
000000001111000011100011100011001000001100111001000000
000000000110100000100011100000000000110011000000000000
000001000000000000000000000001001000001100111000000000
000010000000000000000000000000000000110011000001000000
000110000001000011000000000011001000001100110000000000
000101000100100000000000000000100000110011000000000000
000000001010000000000000001101011010110100010101000000
000000000000000000000011100001101000110000110000000000
.logic_tile 7 26
000000000000000111100011000011101101000110100000100000
000000000000001001000000001011001110001111110000000000
111000000000001101100111000011111111110110100000000011
000000000000000111100011110000111001110110100000000000
110000000000100001000010011001011011111111110001000000
000100000010001001000111101001011111111001010000000000
000100000000100111000011110001011110110110100000000100
000001000000010000100010100000011001110110100000000000
000001000001010111000011010101001100110100010000000000
000010101100000000000111000000011010110100010010000000
000000000000000001000011101011101110111111110000000000
000000000000011111100110010001011110111001010000000010
000000000000010011100111100111011101010110100000000000
000100001110001001100110011101111000000001000000000000
010110000110000011100010011101101110111111110100000000
110000001100000000100110001111101011111001010010000000
.ramt_tile 8 26
000000001100100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000010000000000000000000000000000000000000
000000001010110000000000000000000000000000
000000001000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000010000000000000000000000000000000
000000000100000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 9 26
000000000100000001000000000000001001001100111000000100
000000000000000111000000000000001101110011000000010000
000010100000000000000000000000001000001100111001000000
000000001000000000000000000000001100110011000000000000
000001000000100000000000000000001000001100111000000010
000010000000010000000000000000001100110011000000000000
000000000001010111100000000000001001001100111001000000
000000000000100000100000000000001110110011000000000000
000010101010001111000000000000001001001100111010000000
000000001010000101010000000000001010110011000000000000
000000001100000000000000000000001000001100111010000000
000000000001010000000011100000001110110011000000000000
001000000000001000000000000000001000001100111000000010
000010100000000111000000000000001000110011000000000000
001101001010100000000000000000001000001100111000000000
000110000001000001000000000000001000110011000010000000
.logic_tile 10 26
000010100100110101100000000011111001110100010000000000
000001000010101001100000000000001111110100010000000000
111000101110001011100111001101011001111111110000000100
000001000001010011100100001001101010111001010000000000
110000000010000011000110010001011100000110100000000010
010000000110000000000011110001011110001111110000000000
000000000110000000000000010011111100100000010000000000
000000000000001001000011101011101011010100000000000000
000000001001000111000011110111001101100000010000000010
000001000000000000110011111111101110010100000000000000
000000000001010001000010001000000000000000000100000000
000000000110001001100110011111000000000010000000000100
000000000000000011000010000000000000000000000110000000
000010000000000000000110010101000000000010000000000000
000000000000010011000011101000000000000000000110000000
000000000000000000000111011101000000000010000000000000
.logic_tile 11 26
000000000000001011100011100111101001000110100000000000
000000100000000001100010000000011111000110100000000000
111000000000000000000011001011101000100000010000000000
000000000100001001000100000011111101010100000000000000
110000000000000111100000001111011110010110100000000000
010000000100000000100000000001011010000001000000000000
000000000000000101100000001011111010100000010000000000
000000000000000000100000000011101111010100000010000000
000000000000000001100111010011011001111111110000100000
000000000000000000000011000001011100111001010000000000
000010000101011001000111110000000000000000000110000000
000100000000100011100011010001000000000010000000000000
000000000001110000000000001000000000000000000100000000
000000001100000111000011000111000000000010000001000000
000001000110000111100111001000000000000000000110000000
000010001001011111000110011011000000000010000000000000
.logic_tile 12 26
000000100110000000000011100011101110100000010000000010
000001001010000000000010000111101010010100000000000000
000001100000000000000011111001111001111111110000000001
000011100000000011000010000101101110111001010000000000
000001000000001111000010000111001011000110100000000000
000000100110001111000010011001101101001111110000100000
000100000000000111110111110101101010000110100001000000
000000000110000111100111111101011101001111110000000000
000100001010001011100111000011011101110100010000000000
000001000000001101000000000000001110110100010010000000
000100000000001011010111010101101011000110100000000000
000100000001001011100111011101111100001111110000000000
000000000000000011100010001011111010100000010000000000
000000000011010001000111101111111100010100000000000000
000000000000000001010011001011101110100000010000100000
000000000000000111000100001001011001010100000000000000
.logic_tile 13 26
000000000110000011100010000011011111100000010000000000
000000001010000000000000000111111000010100000000000000
111000000000001001000110010011011101000110100001000000
000000100110001011000010000011001100000000000000000000
110010000110010111000010010001111011010000000000000000
110000000001000011000110001011111011101001010000000000
000100000110001000000111100000001011111111000000000010
000100001100001111000011110000011000111111000000000100
110000000000001111100111010101011011000000010000000000
100000001110010001000010100000001110000000010000000001
000000000000011111000111110000011100110000000000000000
000000000000001011100111110000011001110000000000100000
000100000000010111000010011001001111101001110100000010
000100000000000000000010101111011001000000110000000000
110000001000100001000110100101001011101001010100000000
000001000100010000100011101101101101111111100000000100
.logic_tile 14 26
000001000000010111100111111001011000000110100001000000
000010000000000000000111100001001001001111110000000000
111000000000000111000011110101001100000010000000000100
000000000110001111010011111101001010000000000000000000
010000000000101011000111000001011001010010100000000100
110000001010010111000111100000101101010010100000000000
000001000000000011100111100000011010000000110100000000
000000001000000001100000000000011100000000110000100100
000000001010001111100011110111111101101001110100000010
000000000000000101100110100111001001111111110000000000
000000000000000001000000001011011011110110100100000000
000000100001001001000011101111101010110000000000100000
001000000110011011010000000011011001011101000100000010
000001000000000011100000000000111100011101000000000000
000000100110000011000000000011011111110110100100000000
000000000000011011100010000111101010110000000000000000
.logic_tile 15 26
000000000000101000000111010000011111000000110000000010
000000100111001111000110110000001110000000110000000000
111000001010000101100000000000011000000000110001000000
000000000000000000100010010000011101000000110000000000
010010100000100111100111100000001010000000110000000000
110000000011011001000100000000001100000000110000000000
000100001010100101100000010111011111000000010000000000
000000100001010000100011010000011100000000010010000000
000010100000100000000111000000011010000000110000000000
000000000000001001000100000000011001000000110000100000
000000001100100011100111001101011101110100010100000010
000000000000000001000000000001001101110000110000000000
000100100000000111100000001001001110110100010100000010
000010100000000111100000000101101000110000110000000000
000001001110001011000011100000000000000000000101000000
000010001110000011100100000000000000000010000000000000
.logic_tile 16 26
000000001000000000000011011011011110000110100000000000
000000001110000000000111100101001010001111110000100000
111100000000100001000000001101111101000010000000000000
000000000000001111100000001111001101000000000000000000
010000000000000011100000001011011110000110100000000000
010010000000000000000010010111001100001111110000000001
000000001000100101100011001001101101000010000000000000
000000000000011111100100000011011000000000000000000000
000110000001011111100000010011011111000110100001000000
000001001010001111000011011011001011001111110000000000
000000000000000111000010001111011110000110100000000100
000010100000001111000110010101011001001111110000000000
000000000000000001000000001000000000000000000100000010
000000000001000000000000001011000000000010001010000000
110000000000000001000010010000000000000000000100000100
000000100000001001100111101101000000000010001000100000
.logic_tile 17 26
000000000001000000000011100111101010001011100000000000
000000000000100000000110000000111110001011100000000000
111010100000000011100111010101011101000110100000000010
000001000001010000100111101001001010001111110000000000
110000000000001111000000010001111111000110100000000000
010000100100000001000011111001101001001111110001000000
000001000000001000000110001101011100000110100000000000
000010000000000111000000000011001111001111110000000000
000001000000000000000111000011001011110100010000000100
000000100000000000000011100000101110110100010000000000
000000001110000011100000001111111010000010100000000000
000010000000000111000000001111111110010000100000000000
000000000000001011000000001111101010001001000000000000
000000000000001011100011001111111110000010100000000000
000110000111000001100011101000000000000000000100000000
000101000000100111000111100001000000000010000000000010
.logic_tile 18 26
000000000000010111100010011011011001111111000000000000
000000000000101001000011101011011010101001000000000001
111010000000101001000111101111111000000010100000000000
010000000000010011100111011011101001010000100000000000
011000000110001111100000000111111000000000010001000000
010001000110000111100011000000011000000000010000000000
000000000110000111100010000011001111110100010100000010
000000001010000000000100001101001100110000110000000000
001010000001011111100011110111011000110100010101000000
000000001011011111000011010101001111110000110000000000
000000000000100111100010010011011010110100010100000010
000010100000010000000110101101011010110000110000000000
000001000000001011100111100111001100110100010100000010
000000000000101111000000000101011101110000110000000000
000001000000001000000111100011011000110100010100000010
000000000000000101000100001101011000110000110000000000
.logic_tile 19 26
000000000000000000000011100000001011000000110010000000
000000000001000000000000000000001011000000110000000000
111000000000000001100000000000001010110000000101000000
000000000100000000100000000000001001110000000000000000
110000000110000001100110010000001010110000000100100000
010000000000101111000010000000011110110000000000000000
000000000100001001100110010000001010110000000110000000
000000101110000001000010000000011100110000000000100000
000010100001011111000000010000011010110000000110000000
000000001000000111100011010000001100110000000000000000
000010101000001000000000000000011011110000000100000000
000000001100001111000000000000001000110000000000000001
000001000110010001000000000000011011110000000100100000
000100001100100000100000000000011100110000000010000000
110000000110100000010000000000011010110000000100000000
000000000001010000000000000000011010110000000000000010
.logic_tile 20 26
000000000010000111000011000101011100000001010000000000
000001001010000000000000001011101110000110000000000000
111000000000111011100000000011111100100010110000000000
000000000000111111100000000000011110100010110000000000
000011100000000000000011110001011100110100010000000010
000011101010100000000111110000001110110100010000000000
000000000010000001000010000101101011000010000000000000
000000000000000011100100000000011000000010000010000000
000000001100000000000000010000011111110000000001000000
000000000000000000000011010000011000110000000000000000
000000000010001001100111000011111111001011100000000000
000010000000001011010111010000001101001011100000000000
000101000010000001100110000000011011000000110000000100
000110000000000001000100000000001011000000110000000000
110001000110000011000011100111101110111110110100100000
000010100000000000100111110000111001111110110000000000
.logic_tile 21 26
001000000000000111110110000001111101000110000000000000
000000001000000000100010110011011010111101010000000000
111010000110001011100010100011011101000010100000000000
000000000000001111100000001011111011010000100000000000
000001000001000001100111100011011001100010110000000000
000011100000100000000000000000111011100010110000000000
000010100000000001100111010111011110001011100000000000
000001000000001001000111100000111000001011100000000000
000000000000001001000011110011001000110100010000100000
000001001010100111100011100000011010110100010000000100
001000000000000111100011000001011000100010110000000000
000000000001010101000110010000101111100010110000000000
000100100000000000000011100011111010001011100100000000
000000000000000111000010110000001011001011100000000001
110000001010000111100010000111111100001011100100000000
000000000000000000000000000000001110001011100000000100
.logic_tile 22 26
000000100000001000000010110000011001000000110000000000
000001000000000011000110110000001001000000110000000011
111001000000011101000010000001101010000001000011000000
000010000110101001000010001101111110000000000010000000
000001101000000000000110000001101010000000010000000011
000000000000001001000011010111101100000000000000000000
001101000000000101000000000001111110000001000000000000
000000001010000000000011111011011001010110100000000000
001000100001110111000010011111111101010111100000000100
000000100100100111100011100101011101000010000000000000
111001000110001000000010000001101010000001000000000000
100010101010001011000111110000111110000001000010000000
110100000000101101000000000011011010101101010100000010
100100000001010101000000001011011001111111110010000010
000000001110001000000011100001011101101001110100000001
000000000100000111000000000000001011101001110000000000
.logic_tile 23 26
000100000001000101000010010101101111000110100000000000
000100000001010101100011111111011010001111110000000000
111010101100000000000000000000011100110000000000000010
000010100000000000000010000000011010110000000000000000
010000100000100011100000000000000000000000000000000000
010000001010010001000011110000000000000000000000000000
000001000000100011000010100101111111010100100000000000
000000001111010101100010111001011101101001010000000000
000001000000000000000000001101001011000000000001000000
000010100000000111000000001011011010001111110000000000
110001001100110000000111000011011011000111010000000000
100010100111000111000110010000011011000111010000000000
000000000000001000000110001111001111011111100001000000
000000001110000011000011011001011110101011110000000000
110010100000000111000010000001001010110110100100000000
010000000000000000100000000000001000110110100000100000
.logic_tile 24 26
000010100010001000000111110011001110000010000000000000
000000000000000001000111111011111111000000000000000000
111000000000100000000000000000001010000011110000000000
000000101110010000000000000000010000000011110010000000
110001000000000000000111100101001000001011100000000001
100000001010001001000111100000011001001011100000000000
000000001001000000000000000000011110000011110010000000
000000000000100000000000000000010000000011110000000000
001000000000001000000011110000011100000011110010000100
000000000001000111000110110000000000000011110000000000
001000000000000111000000000001001100000001000001000000
000001000000000000100000000000001011000001000000000000
000100000001001111000011100000000000000000000101000100
000100000000101011000011010111000000000010000000000000
011000000001010000000010000000000000000000000100000001
100000000000110000000100000111000000000010000010000000
.ramt_tile 25 26
000010000000000000010000000000000000000000
000000000000000000000000000000000000000000
000011100001110000000000000000000000000000
010011000001100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000110100000000000000000000000000000
000000000001000000000000000000000000000000
000010101100000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000010101110100000000000000000000000000000
000001000001000000000000000000000000000000
.logic_tile 26 26
000010000001010000000011100011111110001011100000000000
000001000000000000000000000000101101001011100010000000
000100001000000111100011100111111011001011100000000000
000100000000001001000000000000101000001011100010000000
000000000000000000000000000011101000001011100000000000
000000000000000000000000000000111110001011100000000100
001000000000100111000000000111101111001011100000000000
000000000001010000010000000000111111001011100000000010
000001000000000111000000000011101100001011100000000000
000000100000001001100010000000101100001011100010000000
000000101000000000000010000111111001001011100000000000
000001000000000000000100000000101001001011100000000001
000000000100010111000011100000001000000011110000000100
000000000000100000000100000000010000000011110000000000
000011000001000000000010000000011010000011110000000000
000011000000101001000111010000000000000011110010000000
.logic_tile 27 26
000000000001010000000010000000011100000011110000000001
000000000000100000000100000000010000000011110000000000
111000000001011001000000000000001110000011110000000000
000100000000100001100010010000010000000011110000000001
111000100010010000000011010001101001111111000000000000
100001000000100000000010001011011001101001000000000000
000000001101010000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000001101100000000000000000101011111100001000000000000
000010000000000000000011110000111111100001000000000000
000000000111010000000011101001111100100001000000000000
000000000000100000000110000111011111000000000000000000
000000000000000000000010000000000000000000000100000000
000000000101000000000010011101000000000010000000000000
010000000000001000000010011000000000000000000100000100
100000000000000101000111001101000000000010000010000000
.logic_tile 28 26
000000001100001011100010000101011000100000000000000000
000000000000001111100111000001101010000000000000000000
111000000000000101110000000001011111100001000000000000
000000000000000000000010010000111011100001000000000000
010100000010000001100111010011101001111111000000000000
110100000000100000000110001011111001000000000000000000
000100000000000000000111010000011100000011110000000000
000100000110010000000011000000010000000011110010000000
000000000001000000000110111011001111110011000000000000
000000000011000000000011011101101101000000000000000000
001001001110000000000111010000001110000011110001000000
000100100010001111000111110000010000000011110000000000
000000000010001000000111001000000000000000000101000010
000000001000000101010000000011000000000010001000000000
110000100001100000000010100000000000000000000100000000
000001000000000000000000000001000000000010001000000001
.logic_tile 29 26
000000000000000000000011110001101111011101000110000000
000000000000000001000011110000001111011101000010000000
111001000101100001000111010001101101011101000100000100
000110100001110001000111110000011100011101000010000000
110000000000000000000000000001111110011101000100000010
110000000000000011000000000000011000011101000010000001
110000100000001000000000000001101100011101000100000100
000001000000001111000000000000001001011101000010000000
110000000000000000000000010001101011011101000101000010
000000000000001111000011100000001101011101000000000001
000000000000000001000011110001111001011101000101000100
000000000110000000000111010000011101011101000000000000
000000000000001000000010000001111011011101000101000000
000000001010001111000100000000001110011101000000100000
000000100000000111100111110001101001011101000101000010
000110000001000000100011110000011001011101000000000010
.logic_tile 30 26
000000000000000000000000000000011110000011110010000000
000100000010000000000000000000000000000011110000000000
111000100100010001100000000000011000000011110001000000
000001000000000111000000000000000000000011110000000000
110010000000010000000000000000011010000011110001000000
100001001010000000000000000000010000000011110000000000
000000000010000000000110011000000000000000000110000000
000000000001000111000010000101000000000010000010000000
000010100000010000000111101000000000000000000100000010
000001001010001111000100001101000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000001110000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
010001000000001000000000001000000000000000000100000010
100010001001000001000000000001000000000010000000000000
.logic_tile 31 26
000010100000001101100000000111001000001100111010000000
000001000000000101000011000000001111110011000000010000
000001000000100000000000010011001000001100111000000000
000000100000000000000010110000101000110011000010000000
000000001110000011000000010101101000001100111001000000
000000000000000011000010100000001000110011000000000000
000000000000011000000000000011101000001100111010000000
000000000001011101000000000000001101110011000000000000
000010000000100000000110000111101000001100111000000010
000000000001000000000111110000101110110011000000000000
001000000000000000000000000001001000001100111000000000
000000001010001111000000000000101111110011000001000000
000001000001001101000111110101001000001100111000000000
000000100000001111100110010000001010110011000001000000
000000001010000000010000000001101000001100111000000000
000000000000000000000011110000101011110011000001000000
.logic_tile 32 26
000000001110010111100011000011100001000000001000000000
000100000000000000110011000000001001000000000000010000
000010000000000111100110100111100001000000001000000000
000010001000000000110111110000101011000000000000000000
000000000000010000000000000001100000000000001000000000
000000000110101011000000000000101100000000000000000000
000001000001010011000011100111000000000000001000000000
000000001010000000000011000000001000000000000000000000
000000000110011000000111100011000001000000001000000000
000100100000101111000111110000101011000000000000000000
000000000000000111100000000101100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000111100000000001000000000000001000000000
000000000000000000100000000000101001000000000000000000
000000000000000000000111100011000000000000001000000000
000000000000000000000000000000101010000000000000000000
.io_tile 33 26
000000000000000000
000000000001100000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
.io_tile 0 27
000000000000010000
000000000000001000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 27
000010100000000000000000010001111011110100010100000000
000000001000000000000010000000011011110100010000000000
111001100000010001000110100001101001110100010100000000
000010100010100001000100000000011001110100010000000000
010000001110001001100000000001111011110100010100000000
100000000000100001000000000000001011110100010000000000
010010000011000000000110110001101011110100010100000100
000001000000100111000110000000001001110100010000000000
010000000110010000000111100001101011110100010100000000
000000000000000000000000000000001011110100010000000000
000010100100001000000000000000000000000000000000000000
000001000001000001000000000000000000000000000000000000
000000000000000000010000000001101101110100010100000000
000000000000000000000000000000011011110100010000000000
000000100000000000010000000001111101110100010100100000
000001000000000000000000000000001001110100010000000000
.logic_tile 2 27
000000000000000000000010010000011100000011110000000000
000000001110000011000010000000010000000011110000000000
111000000011100001000110000000011010000011110000000000
000000000001010001000000000000010000000011110000000100
010010100000000000000000000001111000110100010100000000
100000000000000011000000000000011111110100010000000000
010100001000010011000010000001101001110100010100000000
000100000000100011100000000000011010110100010001000000
010000000000110000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000000000000111100001101110110100010100000001
000000000011010000000100000000001010110100010000000000
000000000111100011000011000001101000110100010100000000
000001001110011111010000000000011000110100010000000000
000001000000000000000000000001111010110100010100000000
000110100000000000000000000000001110110100010000000000
.logic_tile 3 27
000000100100000000000011000000011100000011110000000000
000000000001000000010000000000010000000011110001000100
111010000000100001000110010000001110000011110000000000
000001000001010001010010100000010000000011110000000000
010011000000000000000110000001111000110100010101000000
100011000100000000000000000000011101110100010000000000
010000000001010001100000000001111000110100010100000000
000000000000100000000000000000011001110100010000000000
010100100000000000000110000000000000000000000100000010
000101100000000000000111000000000000000010000000000000
000000000001000000000011100001101010110100010100000000
000000000000100000000100000000011001110100010000000000
000000000000000000000011000000000000000000000100000010
000010000010000000000100000000000000000010000000000000
000010100010100000000000000001111010110100010100000000
000001001101000000000000000000001101110100010000000000
.logic_tile 4 27
001000100001010111000000000000001100000011000000000000
000001100100100000000000000000001100000011000000000100
111000000000001001100010110000001110000011110000000100
010000001000001101000010000000000000000011110000000000
011000000110001000000111101001011101100000000000000000
110001000000000001000100001111011011000000000000000000
000000000000100011100111100000001100000011110010000000
000000000010110101110011010000000000000011110001000000
000000000000100111100000011001101010100000000000000000
000000000011000111100010000101101101000000000000000000
000000001100000000000111000111011001010110110110000000
000110101011010000000111000000101000010110110000100000
000000001011000111100010000101111111010110110110100010
000001000000100000100000000000001001010110110000000000
000100000001101000000011100011111001010110110110100000
000100000101010111000000000000101011010110110000100000
.logic_tile 5 27
000000100111000000000111110000011110000011110000000000
000000000000100000000111100000000000000011110010000000
111000000000100001000000010000011110000011110000000100
000000100001000001000010000000010000000011110001000000
010000000000011000000000001011101001000010000000000010
100001000000111111000000001101111100000000000000000000
010000000000000101100111100000011100000011110000000101
000000000001010000110100000000010000000011110000000000
010010000000000111000000000000001000000011110010000000
000100000010000000000000000000010000000011110001000000
000000000000001111100010011111101000000010000000000000
000000000000000101000011110011011100000000000000000000
000000100110000000000000010001101011110100010100000000
000000000000000000000011010000001010110100010000000000
000100000100000011100011100001111000110100010100100000
000100000000000111100000000000011111110100010000000000
.logic_tile 6 27
000000000010010000000000010000000000000000000000000000
000000001010000000000010000000000000000000000000000000
111000000000001001000000001001111010111111000000000000
000010101110001111100000000011011111101001000010000000
111000000000010101000000001101101100111111100000000000
110101001110010000100000000011111010010110000000000000
000000000000000000000011001001101000111111000010000000
000000000000000000000011100001011111101001000000000000
000000000001010111000111010000000000000000000100000010
000100000001100000000011011011000000000010000000000000
000000000000001011100000001000000000000000000101000000
000000000000000111100000001111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000010001010100000000010010000000000000000000000000000
000001000000000000000000000000000000000000000110000000
000000100000000000000011000011000000000010000000000000
.logic_tile 7 27
000100000100000101100000000011111111110100010001000000
000110000001011101100011000000011101110100010000000000
111000000000000011000110100001011000101000010001000000
000000000000001001100111100011001110010110100000000000
111010100001000101000111110101101100010110100000000000
000001000000100000100010110101111100000001000000000000
000000000000010011000111100101011011111111110110100000
000000000000100000000111111111101101111001010001000000
000000001110001001000010010001111101110110100100000000
000000000110000111100111010000011001110110100000100000
000010100000000001010011100001011111111001010110000000
000000000000000000000011010000111001111001010000000100
000000000100001000000000010001011101110110100110000000
000000001110010111000010000000011011110110100001000000
110010100000000111000011110101001101111111110100000000
110000000000000000000011111101111101111001010010000100
.ramb_tile 8 27
000000000000000000000000000000000000000000
000110101110000000000000000000000000000000
000100000000000000000000000000000000000000
000100000001000000000000000000000000000000
000000100011000000000000000000000000000000
000001000000100000000000000000000000000000
000010100000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000100000000000000000000000000000000
000000001110000000000000000000000000000000
000000001111000000000000000000000000000000
000000001110010000000000000000000000000000
000000000000100000000000000000000000000000
000000001101000000000000000000000000000000
.logic_tile 9 27
000000000000000000010000010000001001001100111000000001
000100000000000000010010110000001001110011000000010000
111000000000000111000000000000001001001100111001000000
000000001010000011000011110000001011110011000000000000
010000000001000000000011100000001001001100111000000000
110000000000000000000000000000001000110011000000100000
000000000000000000000000010000001001001100111000000000
000000100000000000000011100000001000110011000000000001
000000000000100111100111010000001000001100111000000000
000000000000010000000011000000001001110011000000000001
000100000000100011100000000011101001000101110000000000
000100000100000000110011011011101110011100010000000001
000000000000000011100000000011101110111111100000100000
000010101001000000100011100111011101010110000000000000
000100000001001000000000000000000000000000000100100000
000010100000100111000000000011000000000010000000000000
.logic_tile 10 27
000000101010001000000110111011011101111101010000000000
000001000000000111000110011001111010101111010000000001
111010000000000111000000000001011001000110100000100000
000101000010001001100010011111001110001111110000000000
110010100010001111100000010101101101111111110100000000
000001000000001011110011111001101111111001010000000100
000000000100000001000011100011101101111111110100000010
000000000000001111000111011001101100111001010000100000
000000000001001111100010000001111101110110100100000010
000000000100101011100100000000001011110110100000000100
000001000000000001000111110011111111111111110110000000
000011000000001001100111111101101100111001010000000000
000000001010000111000000010101101011111111110100100000
000000000000000000100011000101101111111001010000000000
111000001110010011100010001011101111111111110100000000
010000000000101111000100000101101100111001010010000000
.logic_tile 11 27
000010000000110001100011011001011010000110100001000000
000011001001100111000111001011011101000000000000000000
111000100000000000000110010101111110100000010000000000
000000001010000111000011000101111011010100000000000000
010000000000100000000111111011011100111111000000000001
010001000001011001000111010001001111101001000000000000
000000001100001001000010100011111001110100010000000000
000000000001000111100110010000011101110100010001000000
000010100000000111000111110111011011110100010010000000
000000001110001001100011000000111111110100010000000000
000000000000000001100010010001001101111111100000000000
000110100000000001000011110111001010010110000000000000
000000000000101000000011100011001001010110110100000011
000001000001000111000010000000111010010110110000000000
000001000000000111100010000101011111010110110100100000
000010100000000000000000000000101001010110110000000000
.logic_tile 12 27
000000000000100001100000010001011111000110100000000000
000000100001010000000011111001011101000000000000100000
111000000110000111100000000111111010100000010000000000
000000000000001111000000001101101110010100000000000000
110100001010000000000000011111101101111111000000000000
110100000001001001000011010001011110101001000000000001
000010100000000001000000000011101101111111100000000000
000000001011010000100000000101001000010110000000000000
000000000000001101000110000000000000000000000110100000
000100000000001011000010000111000000000010000000000000
000000000001010000000000000000000000000000000100000000
000000100000001001000010010011000000000010000010000000
000001000000000101000010000000000000000000000100000000
000110100000000011000100001011000000000010000000000100
000000000000001001000010110000000000000000000100100100
000000000110000111110111010011000000000010000000000000
.logic_tile 13 27
000000000000000001000111100001001110010110100001000000
000000000000000111000000001101111110000001000000000000
000110001110001111000000000011001100110100010001000000
000000000000000111100000000000011101110100010000000000
000000000001000000000010010101001110010110100000000000
000000000110000000000011111101111110000001000010000000
000100001110010000000011110001011101010110100001000000
000000000000100000000111010001011110000001000000000000
000000001111001000000111010111111000010010100000000000
000000000000001011000111010000101111010010100001000000
000001000110001000000000000011111101010110100000000000
000000100000001111000011100001011110000001000010000000
000010000000000001000111100101101101100000010000000000
000001000110000000100011100011111011010100000000000001
000100000000000000000000010001111101010110100000000000
000000001100001001000010100001011110000001000001000000
.logic_tile 14 27
000010000001000000000110101011111110100001010001000000
000000000001001111000110000111101111000000000000000000
111000000001110111100000000101001110010010100001000000
000100000001110000100000000000001011010010100000000000
010000000000000011000011100011111110100001010000000000
010000000000000000000010001011101111000000000000100000
000100000000000000000110100101101100010010100001000000
000110100000000000000110000000101011010010100000000000
000000000000000011100111100111101110000110100000000000
000000000010000001100011010001111011001111110000000010
000000001110100000000011000111111100100001010000000010
000010101111000101000110101001101101000000000000000000
000010101000000111000111100101101101101000010000000000
000001000010000000100010010000101101101000010000000000
000001000000010011100011001000000000000000000101000000
000010000000100101100110100001000000000010000000000000
.logic_tile 15 27
000000000000100000000111100111111101101000010001000000
000011000011010111000000000000111001101000010000000000
111000001000000000000110000111011101101000010001000000
000000000000000000000010110000111011101000010000000000
110001000000000000000000000111001000000000010000000000
100000100010000000000000000000111000000000010010000000
000000000000000011100000001000000000000000000100000010
000000000000000000000010111001000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000100110000000000000000011000000000010000000000000
000100000110000000000111000000000000000000000101000000
000110100000000011000010010111000000000010000000000000
000000001011011000000011111000000000000000000100100010
000000000000000011000011010101000000000010000000000000
010001001010001000000000001000000000000000000100000000
100000100000000001000011110111000000000010000010000000
.logic_tile 16 27
000100000000001001110000000101111100101011110000000000
000100100001000111000011110011011010000110000001000000
111000001110000000000110000011101110000001000000000000
000000001100000000000010010000011100000001000000000000
010001000000000111000111101111111100001001000000000000
110010100010000000000100001001111010000010100000000000
000010100000001101000111100011101100010110100000000001
000000000110001111100000000001111100101000010000000000
000000001111101001000000001101111101100000010001000000
000000000000011101000011101011001110010111110000000000
000000000110000101000010110000011011000011000000000000
000010100000000001000011000000011101000011000000100000
000000000000000000000011010000001111000000110001000000
000000000000000000000111000000011010000000110000000000
000000000000100011000000010001001001010110110101000010
000000001101010000000011000000011001010110110000000000
.logic_tile 17 27
000000000000000001100110011111111011000001000011100000
000100000000000001100010100111011010101011010000000000
111000000000001011110000001111001100001001000000000000
000010000000000001100000001111111010000010100000000000
010001000001010001000111001011101000111110110000000010
110010000000001001000000000111111001010100100001000000
000000000001111101000000000011101101000010100000000000
000000100001011111000010101011101010010000100000000000
000000000000000000000111000011001110001011100000000000
000001000000000111000111110000111000001011100000000000
000000000001010000000110010111011000110100010000000000
000010100001010000000011000000001000110100010001000000
000000000000000111100111000000000000000000000100000010
000000000000000000000111110101000000000010000000000000
000000000000000001000000011000000000000000000100000000
000000000001000011000011000001000000000010000000000000
.logic_tile 18 27
000000000000000101110010000101011110001001000000000000
000001000000000001000110011111111000000010100000000001
111001100000001111000110011101101010000001000000000000
000011101000000001000010000001001000101011010001100001
110000000000001101000000000011001101110100010000000000
010100000000000111000010010000011000110100010001000000
001100000000000111100010000101111100001011100000000000
000000001111000000100111000000111001001011100000000000
000000000000010001000110001111011010000010100000000000
000000000000001111000010001101111110010000100010000000
000001000000000000000000001111101000000001000001000101
000010001100000000000010110001111010101011010000000000
000000000000000011110010000111101111010110110100100000
000010000001011111000110010000001001010110110000100000
000000000000101001000110100111101101010110110101000000
000000100001000011000010110000001001010110110000000000
.logic_tile 19 27
001010000000001000000110010011001101000010100000000000
000000000000000001000011101011011100010000100000000000
111000000000001111010000000011011011001001000000000000
010000000100001101100000000011101100000010100000000000
011000000000001000000000000111011000100010110000000000
010000001000000001000000000000101100100010110000000001
000100000000000001000000000011011011001011100000000000
000000000000001111100000000000101100001011100000000000
000001000000100111000111110101101000110100010000000000
000011000000000001000011000000011000110100010000000001
000000000000100011100010001001101110111110110010000010
000000000000010001000000001011001010010100100000000000
000000100000001001100000011000000000000000000101000000
000000001100001011000011000111000000000010000000000000
000101000000100011100000000000000000000000000100000000
000000000001000000000000000111000000000010000000000000
.logic_tile 20 27
000000001100000000000000011011111110101111010000000000
000000000000000000000010100001111011000110100000000010
111000000010001000000010000111111101100010110000000000
000000000000000111000110110000101010100010110000000000
110000100000000000000010000011111001100010110000000000
010110100000000000000100000000111010100010110000000000
000000001000001111100000000000011001110000000010000000
000000000000100101100010110000011110110000000000000000
000010000000001000000111010011011010010110100000000100
000000000000000011000111011001111110101000010000000000
000000000000000101100111000000001100000000110010000000
000000000000000001110010000000001101000000110010000000
000000000000000111100000000000001111000000110000000110
000000000010000000100011100000011101000000110010000000
000011000000100000000111001000000000000000000100000000
000011000010000001000010110011000000000010000010000000
.logic_tile 21 27
000000000000011101100011010111001010000001000000000010
000000000000101101000110100000101011000001000000000000
111010000000000001000011101001011001000000000001000000
000000000000000001000111101001011100101001110000000000
110101000000001111100110110111001101101001110011000010
100111000000000111000011110000001111101001110000000000
110000001010001001100000000011001010010110100000000000
000000000000000111000000000001101101101000010000000010
110000001110000101000111110111001010010110100000000000
000000000100010111000011001001101100101000010000100000
000000000000000011000000000001111100011101000110000000
000000000001010000000010010000011001011101000000000000
000000100000001000000000010001101011011101000101000000
000000000000001001000011000000011110011101000000000001
000000000100000101110110100001111011011101000101000000
000000001100010000100000000000001010011101000000000000
.logic_tile 22 27
001000000000000000010000000000011110000011110000100000
000000000010000000000010100000000000000011110001000001
111010000000000111000010000000000000000000000000000000
000000100000000000100100000000000000000000000000000000
010000000001000000000000000001111000001001000000000000
010000001100100000000000001111101100000010100000000000
000000000000000001100000001101101100111110110000000010
000010000000000000000010010011011100010100100000000001
000000000000000001100111110101101111000111010000000000
000001000000001111110010000000111111000111010000000000
000000000000000011000000000000000000000000000100000000
000000001100000011100000000111000000000010000000000000
000100001010010000000010011000000000000000000100000000
000100000010101111000111110011000000000010000010000000
000000001000001000000110000000000000000000000100000000
000000000000001011000100001011000000000010000000000000
.logic_tile 23 27
000001000000001001000000010000011011001100110000000000
000010000001010001000011100000011001110011000000000000
111000000000001101000111110011111111000000010010000000
000000000000000001000010000000111110000000010000000000
000000000000001111100000000011101011000010000000000000
000000001100000111100010000000101010000010000000000000
001100001111000111000000010011001001000000000000000000
000001000110111111000011111111111010000010000010000000
000000000000000000000000010001111100000111010000000000
000000000010000001000011100000101000000111010000000000
000000001110000001100111100001101010000011110000000000
000000001110000000000010100000100000111100000000000000
000000101010000000000000010101011001001011100110000000
000011000000000000000010000000101000001011100000000000
110001001110001101000010100011011110001011100110000100
000010100000001101100000000000001000001011100000000001
.logic_tile 24 27
000000000000001000010000000011101010001011100000000000
000000001000001111000000000000001000001011100000000001
111000000000000111100000000011111001001011100000000000
000010100000100000000011010000111011001011100010000000
110000000001000000000010000000011100000011110000000010
010000000000101001000000000000010000000011110000000000
000000100100000000000000010011101010001011100010000000
000001001111010000000011100000111100001011100000000000
000000000000000111100000000000001110000011110000000000
000000000000000000000011100000010000000011110010000000
000001000100000001000010001000000000000000000100000000
000010000000100000000010001111000000000010000000000100
000100101100000000000010010000000000000000000100000010
000101000001010000000111011111000000000010000000000000
000000000000100000000000001000000000000000000100000010
000100000001010000000010000001000000000010000000000000
.ramb_tile 25 27
000000001010000000000000000000000000000000
000010100010000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001100011000000010000000000000000000000
000011100110100000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000001000100000000000000000000000000000000
000100100000000000000000000000000000000000
.logic_tile 26 27
000000000000000000000000000101001111001011100010000000
000000001000000000000010000000101110001011100000000000
000000000000101000000000000000001010000011110000000010
000000100001010111000000000000010000000011110000000000
001000000000000111100010000000001110000011110000000000
000000000000001011100010010000000000000011110000000100
000100100011100000000111000001011010001011100000000000
000001001111110000000100000000111100001011100010000000
000010100100000011000111100000001010000011110000000010
000000000000000000000000000000000000000011110000000000
000000000000000011100000010001011001001011100001000000
000000000011000000100011010000101100001011100000000000
000000100000101000000000000101001101001011100000000001
000000000111001101000000000000111101001011100000000000
001001000000100111000000000001001011001011100010000000
000000100000000011000000000000101110001011100000000000
.logic_tile 27 27
001001100001010000000010100000001100000011110000000001
000011000100000000000110010000010000000011110000000000
111000000010001000000000000011101001000111010000000010
000000000000000011000000000000111101000111010000000000
000000000000000000000000000111011111001011100100000000
000000000000000000000000000000101110001011100001100101
000001001101110000000010000000000000000000000000000000
000000100001110000000000000000000000000000000000000000
000010001010000000000011100000000000000000000000000000
000001000010000000000100000000000000000000000000000000
000000000000100000000010000101111000001011100100000001
000000000000010000000111000000101001001011100000000011
000010000000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000100001000001011100000000000000000000000000000000000
.logic_tile 28 27
000000000000000011100000000011111101001011100000000000
000000000010000000100000000000101101001011100000000001
111000000000000001000000000000011100000011110000000000
000000000000100000100010110000000000000011110010000000
110000001010010000000110010001001010000011110000000000
100000000001000001000010000000000000111100000000000000
000000100110000000000000000111101110000011110000000000
000011000001010000000010010000000000111100000000000000
000010100010000000000000000011111000001011100000000100
000011000000000000000000000000101011001011100000000000
000000000100010011000011110111111000001011100000000000
000000000000000111100110000000111011001011100000000010
000001001110000001000000000111011010000011110000000000
000010000001000001100000000000010000111100000000000000
010011000000000101100011101000000000000000000100000000
100010000000000111100100000111000000000010000011000000
.logic_tile 29 27
000010101010001011010000000111001100001011100000000000
000000000000001111000010010000101100001011100000000100
111000000000010111000010010111111101111111000000000000
000001000000100001010011101101011000000000000010000000
010000000001010000000110000111111100000011110001000000
010000000000100011000010010000000000111100000000000000
110000000001000111100010000111111010000011110000000000
000000000000000000000100000000110000111100000000000000
000001101110001011100010100111001100001011100000000000
000010001000101111010100000000111011001011100000000001
000000000000000011100011100001111000011101000100100010
000000000001010000100110100000011000011101000000000010
110111100000000000010000010001101010011101000101000010
000110000110000000000011110000101000011101000000000000
000010000000000101000111000001111011011101000101000010
000001000000001011000100000000001101011101000000000000
.logic_tile 30 27
000010100000000000000000000000011110000011110001000000
000001000000000000000000000000010000000011110000000000
111001001100000001000010000000011010000011110000000000
000000100000000001000111100000000000000011110010000000
110000000000000000000000000000011000000011110001000000
110000000000000000000000000000010000000011110000000000
110000000110000101000000000000001100000011110001000000
000000000000000000000000000000010000000011110000000000
110000000000001000000110100001111111011101000101100000
000000000010000101000111100000001111011101000000100000
001000000000000101100011110001111100011101000100100000
000000000001000000000010100000011101011101000000000011
000000000000000000000111000001111101011101000101000100
000000000010000000000000000000001001011101000000000010
000000100110001000000011110001101101011101000101000010
000101000000100101000111100000001101011101000000000000
.logic_tile 31 27
001000000000001000000000000001101000001100111000000000
000000100000000101000011000000101011110011000000010000
000000000000001101100110100111001000001100111000000000
000000000001011011000011010000001110110011000000000000
000000000000000000000110110101001001001100111001000000
000000001110110011000010100000001011110011000000000000
000000000000101011100010000001101000001100111000000000
000100000001000101100000000000101011110011000001000000
000000000001100000000000000101101001001100111000000000
000000001011010000000000000000001000110011000000000000
001000000000000011000111100101101001001100111000000000
000000000000000000100000000000001100110011000000000000
000010100000001101000000000001101000001100111000000000
000001000000001011100000000000001000110011000000000000
000000001010100000000000000001001001001100111001000000
000000000000010000000000000000101101110011000000000000
.logic_tile 32 27
000000000000000111000011100101000000000000001000000000
000000000000000011000011010000101001000000000000010000
000000000100000111000000010001100000000000001000000000
000000000110000011100011010000101000000000000000000000
000000000000100101100000000011100001000000001000000000
000000000000011011100011000000001011000000000000000000
000000100000000011000111000101000000000000001000000000
000000000110001011000011010000001010000000000000000000
000000001010000000000000000101100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000100111000000000001000000000000001000000000
000000000001010000100000000000001001000000000000000000
000000001110000000000000000101100001000000001000000000
000100000000000000000000000000101000000000000000000000
000000100000000011010000000101100001000000001000000000
000000001100000000010000000000001000000000000000000000
.io_tile 33 27
000000000000000000
000000000001000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 28
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
.logic_tile 1 28
000001000000100011000000000001100000000000001000000000
000000000001010000100011010000100000000000000000001000
000000000000000000000011100000000001000000001000000000
000000000100000000000000000000001100000000000000000000
000000000000100000000000000000000000000000001000000000
000000000001000000000000000000001001000000000000000000
001000000000000000000000000000000001000000001000000000
000000000111010000010000000000001111000000000000000000
000000100000100000000111100000000001000000001000000000
000000100000010000000100000000001100000000000000000000
000000000000001001000000000000000000000000001000000000
000000000100001011000000000000001000000000000000000000
000000000100100000000011100000000000000000001000000000
000000000001000000000000000000001111000000000000000000
000000000001010000000000010000000000000000001000000000
000000000000000000000011010000001101000000000000000000
.logic_tile 2 28
000000100001010111100000000001000000000000001000000000
000000000110000011100000000000000000000000000000001000
000000001010000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000010000000000001100000000000000000000000001000000000
000001000000000101100000000000001000000000000000000000
000001000000001000000011110000000000000000001000000000
000010101110001101000010110000001010000000000000000000
001010000001010000000000000000000000000000001000000000
000000001110010000000000000000001010000000000000000000
000000000000010000000000000000000000000000001000000000
000010101110000000000000000000001111000000000000000000
000000000000000000000000010000000001000000001000000000
000001000000100000010011100000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
.logic_tile 3 28
000000000110000000010010000111100001000000001000000000
000000100000100001000100000000001110000000000000001000
000000001100000000000110100011100001000000001000000000
010000000000000000000100000000001001000000000000000000
001000000000000101000000000101100000000000001000000000
000000000100000000000000000000001101000000000000000000
001000000000000000000010000001000000000000001000000000
000000000000001001000110010000001110000000000000000000
001001100000000101100000010001000000000000001000000000
000001000000000000000010100000101010000000000000000000
000000000000001000000111100101100001000000001000000000
000000000000001111000110010000101101000000000000000000
000000000001001001100000000101100000000000001000000000
000010100000101001100000000000101110000000000000000000
000100000100000101100000000011100000000000001000000000
000000000000000001010000000000101100000000000000000000
.logic_tile 4 28
000001000000000000000000000000011100000011110001000000
000010001001011111010000000000000000000011110000000000
000001000000100000000010000000011110000011110001000000
000000100001000000000100000000010000000011110000000000
000001000000010000000000000000001110000011110001000000
000010000000100000000000000000010000000011110000000000
000010100000100001100111010111001101110011000010000000
000001000000010111100011110111011110000000000000000000
000000100001011011000000011011011101000001000000000000
000000000000001111000011001111011100000000000000000000
000000100110000111000010000000011010000011110000000000
000101001010001001100000000000010000000011110000000010
000000001010000011000000010011111011110011000000000000
000000000001001011000011000001001011000000000000000000
000001000110101000010111101101101101100001000000000000
000000100001010011000000001101001001000000000000000000
.logic_tile 5 28
000010000110000011000000001001101101100000000000000000
000001000110100111100011100001001100000000000010000000
111000000000001101000110110000011010000011110010000000
010000000010000101000011110000010000000011110000000000
010000000001010000000000000000001010000011110010000000
010000000000000000000010000000010000000011110001000000
000000000010000000000010001111011010100001000000000000
000000000010000000000100001001011101000000000000000100
000000000000000111000111001000000000000000000100000000
000000000000000000000100001001000000000010000000100010
000000000000001000000000000000000000000000000100000010
000101000000001001000000000001000000000010001000000000
000000000000000111000000000000000000000000000100000011
000000001010000000000000000001000000000010000000000010
110000000000000000000000001000000000000000000100000100
000000000000000000000010011111000000000010000000000001
.logic_tile 6 28
000010100000001000000010101101101100010110000000000000
000001000000001111000100000111011110111111000000000000
111100000000000000000000010000000000000000000100000000
000000000000000000000011110111000000000010000000100000
110000000000000000000000001000000000000000000100000101
110000000000000000000000001001000000000010000000100000
000100000000101000000000000000000000000000000100000100
000000000000010111000000000011000000000010000000000000
000001000000001101000111100000000000000000000100000010
000010001101000001000100000001000000000010000000100000
000000000000001000000000001000000000000000000100000110
000100000000001011000000000111000000000010000000000000
000000000000000001000011100000000000000000000100000110
000000000000000101100100000111000000000010000000000000
111100100100000111100000000011011100010110110100000010
000100000001001001100000000000001001010110110000000001
.logic_tile 7 28
000000000000000111100111110111011000000001000001000100
000000000100001001100111110000001000000001000000000010
111110000000001111100000000011111000101000010001000000
000000000000001111000010010000011000101000010000100010
110000000001011101100111000111111000111111100100000000
000000000000000001100000001011001100101001010001000000
000000000000001101100000011111011000111111110100000000
000000000000000111100010111101101111111001010000100000
000010100000100000000000010101001111110000000100000000
000001001101000111000011100111011010110110100000000010
000110000110100000000000000111011110111111110110000000
000000000000010001000000001001111111111001010000000100
000010001101000001000011110101001110110000000100100000
000011100000000111100011011101011010110110100000000000
110000000000000011100111101111001000111111110100100000
110000000000000001000100000101111111111001010000100000
.ramt_tile 8 28
000011100001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
010000000000100000000000000000000000000000
000000000010010000000000000000000000000000
000000000110000000000000000000000000000000
000000000001010000000000000000000000000000
000001000001100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000100000001010000000000000000000000000000
000100000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000110000000000000000000000000000000
.logic_tile 9 28
000000000001000011100111111101111000100000010000000000
000000000000001001000110110001101001010100000000000100
111000000000001111100111100001111110100000010000000000
000001000000000111100011111001101000010100000000100000
110010100100000111100000000101111100010110100000000000
010001000010000000110000000101011000000001000001000000
000001001000100011100000000011011011011101000100000001
000010000000011111100011110000001001011101000000000000
000000000111001111000000000111011110011101000100000000
000000000000011111100011100000011111011101000000000011
000100100000000000000111000000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000000000001111000010000000000000000000000100000000
000000001001011111100111110111000000000010000001000001
000001100000100111100111010011011110001011100110000000
000011000001010000100111000000011111001011100000000000
.logic_tile 10 28
000000000000000011100000000101000000000000001000000000
000000000010000101100010010000001010000000000000000000
000000100000101011000110100111101001001100111000000000
000010100000001101100011000000001000110011000000100000
000000000000000111000000000001001000001100111000000000
000000000000001111100000000000001001110011000000000000
000000001001110000000000010001101001001100111000000000
000000000000110011000011010000001110110011000000000000
000000000001000000000000000001101000001100111000000000
000000000010000000000000000000101000110011000001000000
000100000000000001000000000001101001001100111000000000
000100000000000011100000000000101011110011000000000000
000000001110000000000000000101101001001100111000000000
000000000000000000000000000000001100110011000000000000
000100000000000111100111100111101001001100111000000000
000000000000011101100100000000101100110011000000000000
.logic_tile 11 28
000000000010100000000000000011111001101001000000000100
000000000011010001000011110111001000111111010000000000
111000000110101101100110000101101100111001010001000000
000000001111001101100000000000011010111001010000000000
010100000000001001000111000001111010100000010000000010
010000000000001101000010010101101011010100000000000000
000010100000000111000110000101101101100000010010000000
000001000000000011000000001011101111010100000000000000
001000000000001001000111110000001010111100110000000000
000000001010001011100111000000011000111100110000100000
000010100000001111100111100111101101111001010011000000
000000000000001011000100000000011110111001010001000000
000010000000000111100000000001111101100000010000000000
000001000000000000000000000101111100010100000000000000
110010100000000001000000010001011010101001000110000000
000001000100000011100010110000011100101001000010100010
.logic_tile 12 28
000000000001000111000011000001111111110100010000000000
000000000000001011100110000000111100110100010001000000
111000000100101111000111011101111001100000010000000000
000000000101001111100011011001101110010100000000000000
110000100000001011100111000011011000100000010000000100
000001001100001111000010010101101111010100000000000000
000000000000101000000110100101011001110100010000000000
000000001000001111000000000000011010110100010001000000
000010000000000111000111110011001111100000010000000000
000000001110000000000111110101101111010100000000000001
000000000000000000000000000101001010110100010000000000
000110001001011001000000000000011000110100010000000001
000000000001010111100011000001001010110000000100100000
000000001100000001000000001011111000110110100000000000
110000001011000111100110110111001000110000000100100000
110100000001111011100110110011011010110110100000000000
.logic_tile 13 28
000010000000000111100000010011101010101000010000000100
000000000010001001100010000001111110111101110010000000
111100000000000000000000000111111110011101000000000001
000100100000000011000011010000011000011101000001000000
110000000010000000000010000000001101110000000000000000
010000001000000000000110110000001101110000000001000000
000000000000000000000111100111001101101000010000000001
000000000000001001000111010000101111101000010000000000
001100000001000111000111001111001100010110100001000000
000000000000001011100111011001011011000001000000000000
000000000000001011000110111001111011010110100000100000
000000000000001101000110001101011010000001000000000000
000000000001000101000111011011100000011001100100000000
000000000000000111000010000011001001110000110000000000
110000001110000101100111010000000000000000000100000010
000000100000000000110110001111000000000010000000000000
.logic_tile 14 28
000010000001000000000000001011011000000000010000000010
000000000000000001010011110111011000000000000000000000
111001000000000111000011100111111100100000000001000000
000010101111000000100111110000001101100000000000000000
110000000001001001000000000101011101011101000101000000
110000000100000111100011110000101111011101000000000100
000100000110000000000111100001011100001011100101000000
000100000000000000000100000000111110001011100001000000
000010100001001011000011100101011000001011100100000100
000101000000000111100000000000101100001011100001000000
000000000000000011100010000001001010001011100100100000
000000000000001011000110010000101010001011100001000000
000000001001000000000111000101001111001011100100100000
000000001110101001000111100000111011001011100000000000
000000000000000011110111000001011001011101000100100000
000000000000000000000100000000111101011101000000000000
.logic_tile 15 28
000110000000001001000110000000001010110000000000000000
000101000000001001000010010000001101110000000001000100
111001000000010001000111101101001111100000000000000010
000010001010100000100010010111001100000000000000000000
110010100000000111100000011111011011000000010001000000
110000001000101101100011110101011110010110100000000000
000000000000000001100000000101001111100000000000000000
000000000000000000000011100000001100100000000000000000
000010000000000000000011000000011001000011000000000000
000001000000001001000111010000001111000011000000000000
000001000000100111100000001001001100001111110000000000
000010000001011001100010001001001000001001010000000000
000000000000000111100111100011001011101001010100000000
000000000000101001100000001001111001010110110010000000
000011100000000111000011100011111100000000010110000100
000010001110000001000000000101011001000000000000000000
.logic_tile 16 28
000100000000000111000000001011011000010010100001000010
000000000000000000000000000111011111000000000000000000
111000001010000000000111100000001110110000000000000010
000010000000010000000111100000001101110000000000000000
110000000000111000000110010101001111100000000010000000
010000001001011001000011100000001110100000000000000000
000000001110001001100110010000001010110000000110000000
000000000001000001000010000000011011110000000001000010
000010000000000001100111110000011011110000000110000000
000001000000110000000011110000001001110000000000000000
000000000000100000000000010000011010110000000100000000
000010100001010000000011010000001000110000000000100000
000001000000001011110111000000011011110000000101000000
000010100000001111000100000000011101110000000000000100
110100001110001101000000000000011011110000000100000010
000100000000001101000000000000011110110000000000000000
.logic_tile 17 28
000010100000001111000011100001001001100000000000000000
000000000110000001000110100000011111100000000000000000
111010101101011001100110010001111100010100000000000000
000100000000001011000011100011011011000110000000000001
000000101101101111100011110011011000100010110000000000
000000000000010111000110010000001001100010110000000000
000000000000100000000000000101001011010010100000000000
000000000001001101000000000000011110010010100001000000
000000000000001111000010010111011000010100000000000000
000000000000001001100111101011011100000110000000000000
000000100110001000000000010001001110101011010101000010
000000000000000001000010000000001111101011010000000001
000000000001000001000000010000001101111100110101100000
000000000000101101100010000000011001111100110001000100
000001001100101000010111000011101011101101010100000100
000000100001000101000100000101011010111111110000000000
.logic_tile 18 28
000000000000010011100110011101101011010100000000000000
000000000000010111100011111111111110010000100000000000
111000000000100000000111001111111101001001000000000000
000000001100010000000011001101111010010100000000000000
010000100001000001100111110001001110000010000000100000
110000000000000000000110110101101101000000000000000000
000000000100100001000110000001101001010100000000000000
000000000001010111100011001111111101010000100000000000
000000001100001111000000010111111001001111110000000000
000000000000000001100010100001011010001001010000000000
000001000100000000000011010000001100000011000000000000
000000100000010000000111100000001100000011000010000000
000100000000001000000000000000001000000011000000000000
000100001100000001000010000000011010000011000000000001
110000000000100011100111100000011010110000000101000010
000000000001010101100100000000011000110000000000000100
.logic_tile 19 28
000010000000001000000011100111011000100000000010000010
000001001100010111000110000000101111100000000001000000
111000000110001001100111100101111001101001010001000000
000000000001001111000000000011001100000000100000000000
010000000001000000000011100101011111001001000000000000
010000000000100000000011100001111110010100000001000000
000000100110100001100000000101111000101001010000000000
000010100101001101000000000011001110000000100001000000
000000000001010111000011100101111001100000000000000000
000010100100000000100110110111011101010110100000000010
000001000000000001000000000000001011110000000000000000
000000000000000000100010010000011110110000000000000000
000100000001010001110011100000001100110000000000000000
000110000000101001100110010000011101110000000000000010
110000001000000001000000000000000000000000000100000110
000000000000001001000010101001000000000010001000000000
.logic_tile 20 28
000000000000100001100110000011111111010110100000000000
000000000110000000000011101101011010101000010010000000
111000000000001001100000001011111110101001000000000000
000000000000001111000011110101101001000000000000000000
000000000000000000000110000101001100100010110000000010
000000001000010000000011100000101100100010110000000000
000000000110001001000110010001011010100010110000000000
000000000000000001100011110000111111100010110000000000
000000000001010011000000000111111101000000010000000001
000000000010101011100011100000011111000000010000000000
001000000000000101000010000001111110000000010000000000
000000000000000000100110100000001110000000010000000000
000000000000000111010010110101111010101001010000000000
000000101000001001100011101011011110000000100000000000
000000000010000001000111001111011000111101110101000100
000000000000000001100110010001111000111111110000100000
.logic_tile 21 28
000000000101011111000000010101011111010110100000000000
000000000000100111000010000001011110101000010000000001
111000001110001000000110000001111111000010100000000000
000010000010001011010010011111011110010000100000000000
110110001000011000000111001001101100111110110000000000
010110000100101111000010101101101111010100100001000100
000101000000001000000111101011101110001001000000000000
000100100000001011000110110101101110000010100000000000
000001000001000001100000000111011100100010110000000000
000010100110000000000010010000111001100010110010000000
000001001000000000000011100011101010100000000000000100
000000100000001001000111110000011000100000000000000000
000010100000000011000110010101011011100000000000000000
000001000000101001110011100000111001100000000000000100
000000000010000011100011110000000000000000000100000000
000010100000000001000111010111000000000010000000000000
.logic_tile 22 28
000000001010000001100000000000000000000000000000000000
000000100000000000100010010000000000000000000000000000
111000000000001000000110010000011001000011000000100010
000000000000000001000110110000001011000011000001000000
010011000000000101100010001111111100101001110000000000
110000100110000000100100001001111111111111110010000000
000000000000010000000010000000001000000000110000000000
000000000000100000000111010000011000000000110000000000
000000000000000001000000000011111111000000010000000001
000000000110000000100000000000011011000000010000000000
000000000000000001000010000011101011000111010000000000
000000001000000000100010000000101001000111010000000000
001100000000000011100110000000001110111111000000000001
000000000000000000000011100000011110111111000000000000
110000000000000011100000010000000000000000000100100010
110000101111010000100011010011000000000010000000000001
.logic_tile 23 28
000010000000000000000110111111111001111111110000000000
000001001000000000000011101011011111101101010000000000
111000001011010001000111000000011111000011000000000100
000000000000000001100100000000011111000011000000000010
010000000000000000000110000000001010000011110000000001
010000000100000000000010110000010000000011110010000000
110011000000000000000110000101100000001111000000000000
000011000000010000000000000000101111110000110000000000
000000100000100000000000000001011001000001000000000000
000001000001000000000000000000111100000001000000000010
000000000100001000000000010000000000000000000000000000
000000000000000011000010100000000000000000000000000000
000101000001010000000110111111111110111110100000000000
000000100000100000000110001111101111111001110000000010
000000000010101000000110110001101011110100010101000000
000000000001010011000010100000011000110100010000000000
.logic_tile 24 28
000000000000101101100010000000001000000011110001000000
000000000000010101000011100000010000000011110000000000
111000000000000011100000000011001100001011100000000000
000001000000000000100010000000011110001011100001000000
110100000000100011100111100101001110001011100001000000
110000001111000001100111000000011011001011100000000000
000000001000001000000110011101101001000000000000000000
000000000000001111000010001101111010010010100000000000
000000100001001111000110000000011110000011110000000000
000000001000001111000011100000010000000011110000000100
110011000000100000000000010000011000001111110000000000
100011100001000000000011010000011011001111110000000001
000100000100100111000010000011001101111111110100000000
000100100000011001000110010001101101101001110000000100
110000000000100111000000001101001110111111110100000000
110000000001000000000011000001001000111001010000100000
.ramt_tile 25 28
000000000001000000000000000000000000000000
000010100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100100000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000010000000000000000000000
000000100100100000000000000000000000000000
000000100001000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001011010000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 28
000010000001001000000000000101001111001011100001000000
000001001000101111000000000000011100001011100000000000
111000000001010000000010000001011111001011100000000000
000000001000100000000110010000001100001011100000000100
110000000000001000000000000000011110000011110000000000
010010001010001111000000000000010000000011110000000001
000000000000000001000000000001011011001011100000000000
000000000001010000000000000000001001001011100010000000
000010000010000000000110100101001101001011100000000000
000000000000000000000110000000011001001011100010000000
000000000000000011100010000000001110000011110000000000
000000000100000011100100000000000000000011110000000100
000010100000100111000011100101011110001011100000100000
000001001011010000000011110000001111001011100000000000
000101000000001101110000011000000000000000000110000000
000000101000001101100011111011000000000010000000000000
.logic_tile 27 28
000000000000000000000010100000011110000011110001000000
000000000000001101000100000000010000000011110000000000
111001001100100101000000010001111010000011110000000000
000010000001000001100010110000110000111100000000000000
010110000001110001100111000011011100001011100000000000
110100000110010001000000000000111000001011100001000000
110001100000000111100111100011111111001011100000000000
000010001010010000010100000000001000001011100000000000
000000100111000000000011110011011110001011100000000001
000000000000100000000110100000101010001011100000000000
000001000000000001000110100011101100001011100000000000
000010100000001111100000000000011001001011100001000000
000000001110100000010000000000001010000011110001000000
000000000110010000010000000000000000000011110000000000
000000001110101101110000010001111011011101000100000010
000000000000000101000011110000001100011101000000000010
.logic_tile 28 28
000010000111110000010000000001100000000000001000000000
000000000110000000000000000000000000000000000000001000
000000000000000001000010000000000000000000001000000000
000000000000000000100100000000001110000000000000000000
000001000001010011000000000000001001001100111000000000
000110100001110000000000000000001110110011000000000000
000001001110000000000000000000001001001100111000000000
000000001100000000000000000000001001110011000000000000
000000000001110001000000000000001000001100111000000000
000001000000010000000000000000001010110011000000000000
000000000000000001100000000000001001001100111000000000
000000001010000111100000000000001100110011000000000000
000000000000100000000000000000001001001100111000000000
000000001101001001000000000000001100110011000000000000
000000000000000111100000000000001000001100111000000000
000000000000000000100000000000001100110011000000000000
.logic_tile 29 28
000000000000001000000110010001111101001011100000000000
000000100000000111000011010000101000001011100000000010
000000000100011000000011100001001100001011100000000010
000000000000000001000100000000011001001011100000000000
000000000000010000000000000001111111001011100000100000
000010100000000000000000000000111011001011100000000000
000001000001001000000110000111011100000011110000000000
000010100000100111000000000000110000111100000000000000
000000100111110000000000000111001110000011110000000000
000000001010100000000011100000010000111100000000000000
000000000001000101000000010000011110000011110001000000
000001000000000000110011010000010000000011110000000000
000000000111011000000010010000011010000011110010000000
000000000100001111000111010000000000000011110000000000
000001100000000101100010000111101000000011110000000000
000010000000000000100011100000010000111100000000000000
.logic_tile 30 28
000010100000000001000000010000011010000011110001000001
000101000000000111000011100000010000000011110000000000
111000000000001111000010000001101011011101000100000010
000000000000101101000010000000101010011101000001000010
010010100000000001100011100001111100011101000100000000
110000000000001011100000000000101001011101000001000011
000000000000100000000000000001101100011101000110100001
000001000001010011000011000000101000011101000000000000
000000001010001000000110110001111110011101000110000000
000000000000000101000010100000101000011101000010000001
110000000000000101100000000001101100011101000100100000
000000000000000000010000000000111010011101000000100010
110000000111010000000000000001101101011101000100000000
000000000000000000000000000000111000011101000010000010
000000001111001000000110100001111111110100010111000000
000010100000100101000000000000111000110100010000000010
.logic_tile 31 28
000000001000000111000110110001001001001100111000000000
000000000000001011000010100000101000110011000000010000
000000000000001101100011110111101001001100111001000000
000000100000001011000110110000001001110011000000000000
000000001000000101000000000001101000001100111000000000
000000000000000000100000000000001010110011000000000000
000000000000000011100110100101101000001100111000000000
000000000010000011100000000000001000110011000000000000
000000000110000111000011100011001001001100111000000000
000010101100000000000100000000001001110011000000000000
000010000000000000000000000001001001001100111000000000
000000000000000000000000000000101110110011000000000000
000010000000000000000000000011001000001100111000000000
000000000000000000000000000000101000110011000000000100
000000000000000001000000000101101001001100110000000000
000010000010001001000000000000101010110011000000000000
.logic_tile 32 28
000000001100010111100000000111100001000000001000000000
000000001010100000110011000000101101000000000000010000
000000000000001000000011000101100000000000001000000000
000001000110000111000000000000001000000000000000000000
000000100000010011000011000101100000000000001000000000
000000000000100000000100000000101110000000000000000000
000000100011010111000000000011100001000000001000000000
000101000010100011010011010000001010000000000000000000
000000000001010000000000000111000000000000001000000000
000100001110000000000000000000001010000000000000000000
000010100000001000000111110001100001000000001000000000
000000000000100111000111000000001110000000000000000000
000000001000001101000000000011100000000000001000000000
000000000001010111100000000000101011000000000000000000
000000000000000000000000010001000001000000001000000000
000000000000000111000011110000101001000000000000000000
.io_tile 33 28
000000000000000000
000000000001100000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 29
000000000000000000
000000000001100000
000000000000000000
000000000001011000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000111000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 29
000000001110000000000000000000000000000000001000000000
000000000100100001000000000000001000000000000000010000
000000000000000001000000000000000001000000001000000000
000000000000001001100000000000001111000000000000000000
000010000001000111100000000000000001000000001000000000
000000001000000000000000000000001000000000000000000000
001000100000000011000000000000000001000000001000000000
000001000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000100000100000000000000000001010000000000000000000
000001000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000010000000000010010000001010000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000001000011010000001110000000000000000000
.logic_tile 2 29
000010100000001001000000000000000000000000001000000000
000000000000001111100010010000001000000000000000010000
000001100000000001010000000000000000000000001000000000
000000101000010000100000000000001010000000000000000000
000110100000111000000000000000000000000000001000000000
000101001000110111000000000000001110000000000000000000
000000001010100000000000000000000001000000001000000000
000000001001010000000000000000001000000000000000000000
000010100000000111000000000000000000000000001000000000
000001000100000001000000000000001100000000000000000000
000001000001010000000000000000000000000000001000000000
000000100000100000000000000000001000000000000000000000
000011100000000111100000000000000000000000001000000000
000010000000100000000000000000001001000000000000000000
001001000000000000000000000000000000000000001000000000
000010000000000000010000000000001100000000000000000000
.logic_tile 3 29
000000001101011000010000000011100001000000001000000000
000000000000101011000010000000101100000000000000010000
000000001011110000000000000001000000000000001000000000
000000001001000000000000000000101110000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
001000000000000000000000000000000001000000001000000000
000000100000000000000000000000001100000000000000000000
000100000000000000000111100000000000000000001000000000
000100100010000000000000000000001000000000000000000000
000000000000001011100111100000000000000000001000000000
000100000011010101000000000000001111000000000000000000
000010100000101011100000010000000000000000001000000000
000001000001010101100011010000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 4 29
000100000000100000000000000000011000000011110000000000
000100000000000000000010010000000000000011110001000000
111000001010100001000010100101111101110011000000000000
000000000001011101100110101111011001000000000000000000
110010000001101001100000001011111110110011000000000000
110001000010001011000010000001101101000000000000000001
000011000000000001010000001001101010100000000000000000
000011000000001111110000000011101010000000000000000001
000000000000000000000111010000001010000011110000000000
000010100000010000000111110000010000000011110001000000
000000001010000001000011100000001000000011110010100000
000000000000000000110010010000010000000011110000000000
000000100000010000000010010000001100000011110000000000
000001000000000000000111000000010000000011110001100000
000011101111000000000000001000000000000000000100100001
000000100100001011000000000101000000000010000000000000
.logic_tile 5 29
000000001000000000000000000000011100000011110000000000
000000000000001111000011110000000000000011110000000000
111010000000000011000000001001011010111111000010000000
000001100001000000000000001011011100101001000000000000
010010000000001000000011000000000000000000000100100000
010001000000000111010100001011000000000010000000000010
000000001000001000000111000000000000000000000100000101
000000000000000111000100000101000000000010000000000001
000000100001000111000000010000000000000000000110000000
000001100010100000000011101101000000000010001000000000
000010100010100001000110101000000000000000000100000010
000001000001010000100000000001000000000010000000000000
000001000000000000000000001000000000000000000100000011
000000001100000000000000000111000000000010000000000000
110000000000100111100000001000000000000000000100000000
000100000001000000000000000101000000000010000000000110
.logic_tile 6 29
000001000001000000000011000111000001000000001000000000
000010000000100000000000000000101110000000000000000000
000011100000000000000011100011101000001100111000000000
000001100100000000010100000000101010110011000010000000
000000000000001000000000000001001000001100111000000000
000000000000000101000000000000100000110011000000000100
000010000110000000000000000011101000001100111000000000
000001000000100000000000000000000000110011000000000000
000010100000000001000000000001101000001100111000000000
000000000000000111100000000000100000110011000000000000
000000000000001000000000000111001000001100111000000001
000100000000001111000010000000000000110011000000000000
000000000001000111000000000011001000001100111000000000
000000001010100000000011100000000000110011000000100000
000000000000110011100000000011001000001100111000000000
000000000001100000100000000000000000110011000000000000
.logic_tile 7 29
000010000000000111000110110011111100111001010000000000
000000001100001001000111100000101000111001010000000100
111000000000101101100111100001011111111001010010000000
000000001100000101100111000000101010111001010000000000
110001000011010000000000000011011101111001010000000001
110000000000100011000000000000001101111001010001000000
000001000000001011000011101101111101000110100000000010
000000000001010001100000001001101000001111110000000000
000000000100000001000111010101001111010110110100000010
000000000000001111100011110000001000010110110000000000
000000100001011011100011110011001110110110100100000010
000000000000101111100110000000101001110110100000000100
000000000000000001000111100001011111110110100100000000
000000000000001111000000000000001010110110100000000011
110010101011000011100000000001101100010110110100000010
000000101110000001100000000000101101010110110000000000
.ramb_tile 8 29
000010101001010000000000000000000000000000
000001000110100000000000000000000000000000
000110000000000000000000000000000000000000
000111100000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000100010000000000000000000000000000
000000001111010000000000000000000000000000
000010100010000000010000000000000000000000
000000000000110000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000010000000000000000000000
000001000000100000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 9 29
000000100000000111000111010011011000010110000000000000
000000000110010111000010011001111101111111000000000000
111011100000101011100111010011111001010110100000000000
000001100100011111000111110011101111000001000000000100
110000000110000001000110001011011000010110000001000000
000000000000001111000100000101111010111111000000000000
000000001100001001100011110001011000111101010000000010
000000000000001011100010011001011110101111010001000000
000000000000000111100011100001111011111001010010100100
000000000000001111100011100000001011111001010000000000
000100000100001000000010001111011111010110000000100000
000101000001000011010111001101111101111111000000000000
000000001100000011100011100011011000010110000000000010
000000101010000001000000001101111100111111000000000000
110000000000000111000111000111011110111111110100000000
010000000001000000010110000101001000111001010001100000
.logic_tile 10 29
000000000000000000000000010011001000001100111001000000
000000001110000000000011010000101101110011000000010000
000000101110000000000000000011101000001100111000000000
000000000010100000000000000000001011110011000000000001
000001100000000011000000010111101000001100111000000000
000011001100100000110011100000001100110011000000100000
000010100110000001100011100001001000001100111000000000
000001000000000000100000000000101110110011000000000000
000000001100001111000111000011101000001100111010000000
000000000000100101100011100000101110110011000000000000
000010100001110111000011100101101000001100111001000000
000011100001101001000100000000101100110011000000000000
000000100000001011100000010111001001001100111000000000
000000000000000111000011100000101010110011000000000000
000000000101010000000000000101001001001100111001000000
000000000000101001000000000000001100110011000000000000
.logic_tile 11 29
000100000001010011000110100111011001111001010000000000
000100001110000000000011100000111101111001010001100000
111000000000100001000111000001101001111001010000000010
000000001001010000100110100000111011111001010010000000
000000000000000000000000000101011110010110100000000100
000000000000011111000000000111001101000001000000000000
000000000000000000000010000011101111010110000000000000
000001000000000000000110001001011100111111000000000000
000000000000001111100011110001111110010110100010000000
000000000000000011000011100111001101000001000000000000
001110000001010111100110100011101111010110000000000000
000101000000100001100110010001011101111111000000000000
000001000001000001000011101111001100010110000000000000
000000000010000001100011001111011100111111000000000000
110001101110101000000110000000011010000011000100000000
000100000001111111000100000000011100000011000000000100
.logic_tile 12 29
000000000100000101000111101001011101111101010001000000
000000000000000111000100000011101010101111010010000000
111100000000101000000000000011001110111001010000000000
000100000110011111010011110000101111111001010001000000
010000100000000111100010010111100000001100110000000000
110001000000000000000010000000101100110011000000000000
000000000110000111100000001001011111010110000000000000
000001000000000000100000001011001111111111000010000000
000110100001111000000010010001011110111001010010000100
000000001000110011000111010000001010111001010000000000
000011101100001001000011100111001110111001010001000001
000011001010001011100111010000101101111001010000000000
001101000010000001000011011000000000000000000100000010
000110100000100000000011001011000000000010000000000000
110000001000000001000000000001111000010110110100100000
000000000000000001100011010000101011010110110000000000
.logic_tile 13 29
000000000000000000000000001011101110101000010000000100
000000001010100000000011001111011100111101110000000000
111000000000000111000000000011101000000001000000000010
000000000110101111100000000000111101000001000000000000
110000000000000000000000000111001010000001000000000000
110010100000001111000011000000011110000001000000000000
000000000000000111000000001011101001010110100000000010
000000001110001001100000000101111000101000010000000000
000000000110001111000011000111001011011101000100000000
000100001010000101100100000000001100011101000001000000
000001000110000011000000000000000000000000000100000010
000000100000000111100010010000000000000010000000000001
000001000010000111000010000111001011011101000101000000
000010100110001001100011010000001010011101000001000000
000110000001110000000010000011111000011101000100100000
000001000101000000000000000000101100011101000000000000
.logic_tile 14 29
000000000001101101100111101011011110010110100000000000
000000000000010011100011111111111010101000010000000000
111000000101111000000110011111011110010110100000000000
000000000001000111000010001011001000101000010000000000
110001000000100101100110010000011100000000110000000000
110000000000000000100010000000001100000000110000000000
000000001010000011000000000111111010010110000000000000
000000000000000000000010110000001011010110000000000000
000000000000000111100111000101101101010111100000000000
000000000000000111100000001101111000111111110000000010
000010000000000001000111000011011010000001000000000000
000001001010000000100000000000001100000001000000000000
000100100001001011100011000111001001010110110101100000
000001000001010111100000000000011001010110110000000000
000000000000000001000011100001001001010110110100100000
000000001101000000100010010000011001010110110000000000
.logic_tile 15 29
000100000000001101000011110111111101100000000000000000
000100000010001111000111100000101110100000000000000000
111000001000000000000011100000011010000000110010000001
000010100000001001000100000000001001000000110000000000
110000000001010001010111110000001010110000000000000010
010000001010100000100011110000011011110000000000000000
000010001010011111100110010011001010000000010001000000
000001000000101111110010000001001111000000000000000000
000000000001000000000000001001011000000000000000000100
000000000010100111000011101011111000000010000000000000
000000000000000011000011110000001001000011000010100010
000010100000010000100011000000011010000011000000000000
000000000001010000000000000000011011110000000100100010
000100000000000000000010010000011000110000000000000010
110000000000010001000000010000011011110000000100000010
000000000000100000100011000000011101110000000000000000
.logic_tile 16 29
000000100000000011100010011101011100100001010010000000
000000000100101111000110100001111010000000000000000010
111000000000000011000010000111011101001001010000000000
000000000000001101000110000001111001101111110000000000
110010000000001001100000001101001111010110100001000000
010000000110000111000011100011011110001001010000000000
000011100000000000000111010000011111000000110000000000
000011100000000000000110000000011011000000110000000100
000000100000001001000011110000001101111111000000000010
000000000000000011110111000000001001111111000000000000
110000001011011011100010010011001111000000000000000100
100000001000101011100011101001001110000010000000000000
000000000100000111000010001001101101000010000000000000
000001001010000000100110001101011100000000000000000000
110000000000100011110010000001001001111001010111100000
000000000001001111100000000000011100111001010000100000
.logic_tile 17 29
000000000000001001000000010000011000110000000001000000
000100000000001111100010000000011101110000000000000000
111000001100000000000011110001111001101001000000000000
000011100000001111000111100101101101010110100000000010
110000000000001000000010000001011101000000010000000000
100000001000000001010100000000001100000000010000000000
000000001001100000000111000000011011110000000001000000
000001000000100000000100000000011110110000000000000000
001001100001000000000010100111001010010110100000000000
000010100110100000000010011001101000000000010000000000
000000000001001011100111000000001010110000000001000000
000000000010001011000000000000011101110000000000000100
000100000110000000010000001000000000000000000101000000
000100000000000000000010001111000000000010000000000001
010000000000011000000110111000000000000000000100000010
100000000000001011000010101111000000000010000000000001
.logic_tile 18 29
000000000001010001000110100101101100001001010010000000
000001000000000001100000001101111010010110100000000000
111000001000000101100111000111011000101001010000000000
000000000000001101000100000111001010000010000000000000
110100001000011101000110010001011001000000110000000000
100000000000110101100011011111011100010110110000000000
000000001110000011100010001011111011001111110000000000
000000000000001101000110010101101000001001010000000000
000000000001000000000010001001001110101001010000000000
000001000000000000000000001111111111010000000000000000
000010100001101000000000001101111000000010000000000000
000000000001101101000011100111101010101001010010000000
000000000000001011100111010000000000000000000100000000
000000000000000101000011000001000000000010000000000010
010001000110001000000111000000000000000000000100000010
100100100000000001000000001101000000000010000000000000
.logic_tile 19 29
000010100000000101100111000101011101010110000000000000
000000000000100000000011110011101101111111000000000000
111100001100001000000010010011011001010010100000000000
000100000000000111000111010000111111010010100000000000
010100000000000111100111000001001010100000000000000001
010100001000011101000111010111001010010110100000000000
001001000110000000000111100000001010000011000000000001
000000000110000000000000000000011001000011000001100000
000111000010000000000000000101011001010010100000000000
000101000010011001000010100000111011010010100001000000
000000001010000001000000000000011101000000110010000000
000010100001000000000011010000011110000000110000000001
000001000010100111000000000000000000000000000100000010
000010100001000000000000000011000000000010000000000000
000000001100110000000000000000011000000011110100000000
000000000000000001000010000000000000000011110010000000
.logic_tile 20 29
000000000000101101100010000001111010100010110000000000
000000000001001111000110100000111000100010110000000000
111000000100100000000111100011011111001001010000000000
000000000000010000010000000001011110000000000000000000
000000000010001001100000000101111101010110000000000000
000010000000000001000010110000011011010110000000000000
000010100001010101110011010101111100010110100000000000
000000000000001101000010001011011011101000010000000000
000001000000000000000011010000001000000000110000000000
000010000000000011000110000000011001000000110000000000
000000001111101001000010000111111101010110000000000000
000000000001000001100111011111001110111111000000000000
000000000000000101000110000101011110111111010100000010
000000001100000000100010000111011010010110100010000000
000000000000100111000111000111001101101001110100000010
000000000001010001100011010000111100101001110000000000
.logic_tile 21 29
000000000000010001000111101111001100000110100000000000
000000000001111101000110100111101101001111110000000010
111000000100000001100000010111011011010110100000000010
000100000000000101000010000101011101000001000000000000
110000000000000001000010100111001001011111100000000000
110000001010101101100100001101011000101011110000000000
000010001100000000010110110001101001100001010000000100
000001000000001001010111010111111010000000000000000010
000000000000010011100111110000011001000000110000000000
000000000110001111100010000000001111000000110010000000
000010001101010011100011100001001100101001010000000000
000000000000100000100111100001001101010000000000000000
000010001001010111100011110000011100110000000000000100
000000000100001011000011100000001010110000000000000010
110000100000100011000111100000011101110000000100000100
000000000011110000000100000000011011110000000000000000
.logic_tile 22 29
000000100000100000000000010101111000000111010000000000
000100000001010000000010110000101001000111010000000001
111001001110100001100010010101111000000111010000000000
000000101011010000000110000000011010000111010000000001
010010000000001000000111100000000000000000000100000000
110001000000001101000000000011000000000010000000000001
001010100000000001000000000000000000000000000100000010
000001000000000000000010001011000000000010000000000000
001000001100000000000111001000000000000000000100000001
000000000000000111000100001111000000000010000000000000
000010100110000000000000001000000000000000000100000000
000000000000001111000000001001000000000010000000000000
001001000001000000000000001000000000000000000100000000
000000001110000000000000000011000000000010000000000000
000000100001000000000010000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
.logic_tile 23 29
000000000000000111000000000000000000000000000100000010
000000000000000000100000000101000000000010000000000000
111001100000100000000000000000000000000000000100000000
000000100001010000000000000001000000000010000010000001
110000000011001001100110001000000000000000000100000000
100001000000000001000000000101000000000010000001000000
000100001010001001100000011000000000000000000100000010
000000000000000001000011101101000000000010000000000000
000010000000000000000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000000101000000000010000000000010
000000000000010001000000000000000000000000000100000010
000000000110100000100000000111000000000010000000000001
010010100001000000000000001000000000000000000100000000
100001000000000000000000000101000000000010000000000001
.logic_tile 24 29
000000001000100000000011100011101100001011100000000000
000000000111010000000100000000001100001011100001000000
111000000000000000000000000000011000000011110000000000
000000001110001001010000000000000000000011110001000000
010100001100000111100010000000001010000011110000000001
110100100110000000100111010000010000000011110000000000
001000000000000000000000000000011100000011110010000000
000000000000000000000000000000010000000011110000000000
000000000000000011100000000000011100000011110000000001
000010100000000111000000000000010000000011110000000000
000000000000000001000111010000011100000011110001000000
000000000010001001100011110000000000000011110000000000
000000000000000000000000000000000000000000000100000010
000010000000000000000000000101000000000010000000000000
000000000010110000000000000000000000000000000100000000
000000001100110000000000001001000000000010000000000100
.ramb_tile 25 29
000110100000000000000000000000000000000000
000101000000000000010000000000000000000000
000010000001000000000000000000000000000000
000001001110000000000000000000000000000000
000000100100000000000000000000000000000000
000010100010100000010000000000000000000000
000001100000100000010000000000000000000000
000110100000010000000000000000000000000000
000000001010010000000000000000000000000000
000000000000100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000101000001010000000000000000000000000000
000100101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 29
000010100000000000000000000111100000000000001000000000
000000000000000001000000000000100000000000000000001000
000000000000000000000111000000000000000000001000000000
000100000110000000000100000000001010000000000000000000
000000000000001011100000000000001000001100111000100000
000000000000001011100000000000001010110011000000000000
000000001000010000000000000000001000001100111000000001
000000101010000000000000000000001110110011000000000000
000000000000000111100000000000001001001100111000000001
000000000000010000000000000000001101110011000000000000
000001000000000000000000000000001000001100111000000000
000000100010000000000011000000001100110011000000000100
001000000000100000000000000000001000001100111000000010
000000000000010001000000000000001000110011000000000000
000000000000100000000000000000001001001100111000000000
000000001001010000000011110000001001110011000000100000
.logic_tile 27 29
000010101100000000000000000011101010000011110000000000
000001100000001101000000000000010000111100000000000000
111000001110011101000000000011101111001011100000000000
000010000000000111100011000000001000001011100001000000
000100000000000011110000000111111100001011100000000001
000100000000000000000011010000011000001011100000000000
000011000000011111100000000101011000000011110000000000
000010000010100001000000000000000000111100000000000000
000000000001010000000110100111101101001011100000000000
000000000000101001000010010000011010001011100000000000
000000000001110011100110100111011000000011110000000000
000000000111101111000011000000110000111100000000000000
000100000000000101100010000111111110001011100001000000
000101000110000000000000000000011101001011100000000000
110000000000000000000000010011011101001011100101000000
000000001110001111000010100000011010001011100000000110
.logic_tile 28 29
001000000100000000000111100000001001001100111000000000
000000000000000011000100000000001001110011000000010010
000000000000000011100110100000001000001100111000000000
010100000000000000100010010000001101110011000000000000
000000000000100000000000000000001000001100111000000000
000000001100010000000000000000001110110011000000000010
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000100000000111000000001001001100111000100000
000000001111010000000000000000001101110011000000000000
000010101001110000000000000000001000001100111000000000
000001000000100000000011110000001001110011000000000000
000101000001010101100000000000001000001100111000000000
000110100000000000100000000000001000110011000000000000
000010101110110000010000000000001001001100111000000000
000001000001110000000000000000001000110011000000000000
.logic_tile 29 29
000000000000000001000000000011000000000000001000000000
000000000000000000000010010000100000000000000000001000
000010000000001000000000000011000000000000001000000000
000000100000011111000000000000001000000000000000000000
000010101000000000000000000011001000111100001000000000
000001001010010000000000000000001001111100000001000000
000000000000100000000000000011101000111100001000000000
000000000000010000000000000000101000111100000000000010
000011000000001111000010000011101000111100001000000000
000010000000000011100100000000101001111100000000000001
000000000000000000000010000001101000111100001000100000
000000001100000000010111000000001000111100000000000000
001000000000001000000000000111001000111100001000000000
000000000000000111000000000000001001111100000000000100
000000000000000011000000000111101000111100001000100000
000000000000000000010000000000001000111100000000000000
.logic_tile 30 29
000000000001000101000000000001101100000011110000000000
000000000000001101100010010000010000111100000010000000
111000000000000011000000000101011000001011100000000100
000000100100001011000000000000001000001011100000000000
001000000001010111100000000000000000000000000000000000
000000000000100000110010010000000000000000000000000000
000000000110100000000000000000001100000011110000000001
000010000000111101000000000000000000000011110000000000
000000000000010111000010100011001010001011100110100010
000000000000100111100100000000011000001011100000000100
000000000000000000000000000111001001001011100110100100
000010000000000000000000000000011010001011100000000100
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 29
000001000000000000010010100000001110000011110000000000
000000000000000000000100000000010000000011110000000100
000000000000001000000000000000011000000011110000000000
000001000100001111000000000000000000000011110000000000
000001000000000000000000001101101001101001010000000000
000010100000000000000000000101011011010100100000100110
000000000000000111000010100000001110000011110000000000
000000000000001101000100000000000000000011110000000001
001010000000000000000000000000011110000011110000000000
000000000000000000000010010000000000000011110000000000
000001000000000000000000000000011100000011110000000000
000110000000010000000010010000010000000011110000000000
000000000000010111000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000000010000000000001100000011110000000000
000010000000001011000000000000010000000011110000000100
.logic_tile 32 29
000000001110000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000010000
000000000000000101100000000000000001000000001000000000
000000001000000000000011100000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001010000000000000000000001111000000000000000000
000010000000001000000000000000000001000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000010000000111000000000001000000001000000000
000000000000100111000000000000001111000000000000000000
000000000100000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000001011000000110100000000000000000001000000000
000000000000101111000100000000001100000000000000000000
000000000000000000000011000000000000000000001000000000
000000000000000000000100000000001110000000000000000000
.io_tile 33 29
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
.io_tile 0 30
000000000000100000
000000000000000000
000000000000000000
010000000001000001
000000000000000000
000000000000000000
001000000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001011000
000000000000000000
000000000000000000
.logic_tile 1 30
000011000000001111100000000000000000000000001000000000
000011100010001111100011100000001001000000000000010000
000000100010000000000111000000000000000000001000000000
000000000000000000000100000000001000000000000000000000
001000000000000001000000000000000000000000001000000000
000001000000000000100000000000001000000000000000000000
000100000000000000000000000000000001000000001000000000
000100000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000100000000000000000000000001010000000000000000000
000000100110000000000010000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000001110000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000001000000000000001001000000000000000000
.logic_tile 2 30
000000000000000111000000000000000001000000001000000000
000000000010000000100010000000001010000000000000010000
000000100010000000000000000000000001000000001000000000
010000000000000000000000000000001110000000000000000000
000100000000100000000000000000000000000000001000000000
000100000001010111000000000000001001000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000001001100000000010000000000000001000000001000000000
000000100000000000000000000000001110000000000000000000
000000100000000000000111000000000001000000001000000000
000001000000000000000011110000001101000000000000000000
000010000001000000000000000000000001000000001000000000
000001000000100000000000000000001101000000000000000000
000100000000001111000000000000000000000000001000000000
000110100000000111000000000000001000000000000000000000
.logic_tile 3 30
000000001100000000000010000000000000000000001000000000
000000000110100000000011100000001001000000000000010000
000010000110000011100000010000000000000000001000000000
000010100000000000100010010000001011000000000000000000
000000000000010000000000010000000001000000001000000000
000000000000100000000011100000001110000000000000000000
000000000001011001100000000000000001000000001000000000
000000000001010111100000000000001000000000000000000000
000010000001010000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
001001000000000000000000000000000000000000001000000000
000010000000000000010000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 4 30
000000100000000000000110010001100000000000001000000000
000001000000000000000010000000100000000000000000001000
111000000000101001100010110000000001000000001000000000
000000000001110001000110000000001011000000000000000000
010001000000000000000011000000001000000100101100100000
110010100000000000000100001011001001001000010000000000
000001001110100000000000000000001000000100101100000000
000010000001010000000010111111001001001000010010000010
000100000010000000000000000000001001000100101100000000
000100000001000000000011101011001000001000010000100000
000000100001100000000110000000001001000100101100000010
000011001000010000000000001111001000001000010000000010
000000000000000000000000000000001001000100101100000010
000000000000000000000011101011001001001000010000000000
110001000000000000000000000000001001000100101100000000
000011000000000000000000001111001101001000010000100000
.logic_tile 5 30
001001000110000000000010011011001011111111000000000000
000010000001111001000111110011111000101001000001000000
111000001010001000000000000000001100000011110000000000
000001001000000111000000000000010000000011110001000100
010100000000000111100000000000001000000011110000000000
010100000000000000000011110000010000000011110001000000
000000000000010000000000000111101011111111000010000000
000000101100100000000000000111001100101001000000000000
001000000000000000000011100000000000000000000100000100
000000000000000000000011010001000000000010000000000010
000000000000001001000011101000000000000000000100000010
000001000001000101100100001011000000000010000000000010
000001000000001000000000001000000000000000000100000010
000010000000000101000000001111000000000010000000000011
110101000000000011100111101000000000000000000100000010
000010100000000000100011111111000000000010000000000001
.logic_tile 6 30
000010100000000000000000000011101000001100111000000000
000001000000000000000000000000000000110011000000010000
000000000000100000000000000011001000001100111000000000
010000000001010000000000000000000000110011000000000000
000000000000000000000000010111001000001100111000000000
000000001101000000000010010000000000110011000010000000
000000001111010000000000000011101000001100111000000000
000000000000100000000000000000000000110011000000000000
000110001111001000000000000101001000001100111000000000
000100001100101111000000000000100000110011000000000000
000000000000011011100000010111001000001100111010000000
000100000000101111110011010000000000110011000000000000
000000000000000011100000000111101000001100111001000000
000010000000000111100000000000100000110011000000000000
000010100000000000000000010011101000001100111000000000
000001001100000000000011000000100000110011000000000000
.logic_tile 7 30
000000000000000011100110101101101100010110000000000000
000001000000000011100011110101011001111111000000000001
111100100000100011100110111011001110010110000000000000
000100000010000000100011100011011000111111000000000000
010000000001010101100010000101101101010110000000000010
110000001010110000000100001011011100111111000000000000
000000000010100111100000000111011110010110110100000100
000000100000010011010000000000011001010110110000100000
000000000001001001000111000011011110010110110100000001
000000001110001111100110000000011010010110110000000000
000000001000000001000000010001011111010110110100100000
000010100000000111100011110000011001010110111000000001
000001000001000001100111001000000000000000000100000000
000010100000000000000100001001000000000010000000000001
111001000000000000000011100011101101110110100100000000
000000001101010000000011100000101000110110100000000010
.ramt_tile 8 30
000000000001010000000000000000000000000000
000000000010010000000000000000000000000000
000000000010010000000000000000000000000000
000000100010100000000000000000000000000000
000010100000100000000000000000000000000000
000011001010010000010000000000000000000000
000010101100000000000000000000000000000000
000001000000000000000000000000000000000000
000001100110000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000001000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 9 30
000101001000010001000111100000011010000011110000000000
000110000000100101100000000000000000000011110000100000
111010000000000111000000010101111101111001010000000000
000100001110101001100011100000011110111001010001000000
110001001000100000000010110101011000010110000001000000
110010000100011011000011110011001011111111000000000000
000001000000000001000011000101111100111001010000000001
000010101111011111100100000000111011111001010001000000
000000000000101111000000000001011111111001010000000111
000001000011010101100000000000111001111001010000000000
000000000000000011100010000111111110010110110100000000
000100000000010000100111110000101000010110110000100000
000000000000100000000011100011011101010110110100000100
000000000000000000000000000000001000010110110010000000
110000000001001011100111000001011111010110110100000010
000000000000101111100111110000001101010110110001000000
.logic_tile 10 30
000000000000000000000110100001101000001100111000000000
000000000000001001000000000000001111110011000000010000
000001100000101001000111000111101001001100111000000000
000101100001110101100100000000101101110011000001000000
000000001000000000000000000111101001001100111000000001
000010100000000000000000000000101100110011000000000000
000000100000000111000000000011101000001100111001000000
000001000000000000000000000000101110110011000000000000
000000000000100000000000000011101001001100111000000000
000100000000010000000011010000001000110011000000000000
000010100001010001000011010101101001001100111000000000
000001000001011001100011010000001001110011000000000000
000001000000001000000110000111101000001100111000100000
000000000110001111000100000000001000110011000000000000
000000100001010000000010100011001000001100111000000000
000001000000101111000011100000101001110011000000000000
.logic_tile 11 30
000000000001000111100000001101111111010110000000000000
000001000000000000100010011011011011111111000000000000
111000001100100000000011010000000000000000000101000000
000010100001011011000011101111000000000010000000100000
010100000000001000000010100011011110010110110100100010
010001000000010001000000000000101101010110110000000000
000001100000000101000010000101011100010110110100000100
000010100000001011000110100000101000010110110000000010
000000000000001000000011000101011110010110110100000010
000000000110001111010011100000001100010110110000000000
000001001001000000000000010101111101010110110100000010
000010100000100111000010010000001001010110110000000000
000111000000000000000011110101111111010110110101000010
000111000000111101000110100000101001010110110000000000
110010100001010000000000010111011000110110100100000000
000000000000100111000011000000101110110110100000000001
.logic_tile 12 30
000000000001010000000000000101011100010110000000000000
000000000111010000000011011001101010111111000000000000
111001000000001000000010100011111001111001010010000000
000010101000101111000111100000101001111001010000000000
010000000001001001100111110111001010111001010000000100
110000000000101111000111100000001100111001010000100000
000000000010010000000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000100001011111000000010111001010111001010010000000
000010000000000011100010110000101101111001010010000000
000000000000100111100000001000000000000000000100000000
000000001011000000000011001111000000000010000001000000
000010001010001000000000001000000000000000000100000000
000000000100001101000010011001000000000010000001000000
000011100000100000000000010000000000000000000100100000
000001001010010000000011010011000000000010000000000000
.logic_tile 13 30
000000000000001000000111100000001011110000000000000000
000000000000101111000110010000011000110000000000000001
111010000000100001000000000011011110111001010000000100
000100000000010001000000000000001001111001010000000001
010010000110001000000000010001111010111110110001000000
010000000000100001000011010000001000111110110000000000
110010100000000000000010000000000000000000000000000000
100001000000100111010000000000000000000000000000000000
110100000000000000000000000000001011000000110001000000
100101000110000001000000000000001101000000110000000000
000001000000000101100000000000011011000011000010000000
000010000000100000100011000000011100000011000000000000
000000000000010000000000001000000000000000000110000010
000000000000000000000000001111000000000010000000000100
000000001010010111000111100000000000000000000000000000
000000000000100000100100000000000000000000000000000000
.logic_tile 14 30
001010100000000011000110000111101110101001110000000010
000000000000000000000000000000011010101001110000000000
000000001000011101000110001101011111010110100000100000
000000000010100001000011101011101000101000010000000000
000010100011000011000011100001111011101001010000000000
000100000000010000000100000111101001010000000000000100
000000000000101111100000000001101101101001000000000010
000000001100010111100011000000101011101001000000000000
000011000000000001010000000000011101000000110000000000
000000000010011111000000000000001100000000110000000000
000110100000000001000111100011111110010010100000000000
000100001010000001000010000000111001010010100000000000
000100000001010011100000001101101100111111100000000000
000100100110100000000010101001101100101001010000000000
000000001000011001100010100101111000101000010000000000
000000000000100001000000000000001000101000010000000000
.logic_tile 15 30
000000100000001000000000000000001101110000000000000000
000001000110000001000011000000011001110000000000000001
111000000000001111000000010111111001000000010000000010
000010000000000001100011110000011011000000010000000000
010000000000000111000111100000011110000000110000000000
110000000000001101000100000000001000000000110000100000
000000000001010111100110100101111101000010000001000010
000010100000000000000111000000011101000010000000000000
000000000000000001000010000001111101000110100000000000
000001000000000101100000000101001011001111110000000000
000001000000000001000011101111011110101001010110000010
000000100000000000000111100001101100110110100000000000
000100100000001000000011011111101110111111110100000010
000100000000100111000110000001101100101101010000000000
000000000000000001000000010001001110101001010100100000
000000001100000001000010100101111111110110100000000000
.logic_tile 16 30
000000000001000001100111000000011100000000110000000010
000010001010100000000100000000001010000000110000100000
111000101000001111110111100101001101000000010000000000
000010100000101111100011100000111110000000010000000000
110000000000010001100011110111101111101001000000000010
110000000000000000000010101101011110000000000000000000
001001000011010101000011110011111010000000010000000000
000000000001010000110011100111111011000000000000000000
000000000000001101100110010001001101000110100000000000
000000000010100111000010100011001000000000000000000000
000000000010000001000000011001101101010110100000100000
000000000000001011100011101101111100000000010000000000
000000000000010001000010010001011001010100100000000000
000000000110001111100010100111111100101001010000000000
000000000001011001000000000101011011101001010100000100
000000001100101011100000001011101000010110110001000100
.logic_tile 17 30
000001000001010000000111100000001110110000000000000000
000100100110100000000000000000001110110000000000000000
111000101100000001000010001101001100000010000000000000
000001000000000001000000000111101101010111100000000000
110000001000001111000010000000011011000000110000000000
100000000000000001100011110000001100000000110000000000
110010000000011000000000010000011100000000110001000000
000011100000101011000011010000011010000000110000000000
110000000000001000000011000001101010111111100010000000
100000001100000001010111100000011101111111100000000000
000000001000010000000000011101011110101001010010000000
000011100001101111000011011111101101000000100000100000
110000000000001111000000000001101001011101000101000010
000000000000001111100000000000111111011101000000000000
000001000000000101000111000001101011011101000100000001
000010100000000001100010000000001011011101000000000000
.logic_tile 18 30
000000000000000000000010100000001010110000000000000010
000000000000000111000100000000011000110000000010000000
111010100111110000010010110101001111000001000000100000
000011000001110000000111010000001110000001000001000000
010010000010000001000011010000001000110000000011000000
110000000000000000000010100000011111110000000000000010
000000000000010111100110010000001111000011000000000001
000010000000100000100010000000001110000011000001000001
000000001101100001110000000000001101110000000000000000
000010100000011111000000000000001010110000000000000100
000000000001010000000110101001101101101001000000000000
000001000000100000000100001001101101010110100000100000
000111000000000011100010100000011011000000110100000111
000001000000000000000000000000011011000000110000000000
110000001101110000010000001000000000000000000100000000
000000000001010001000011011111000000000010000011000001
.logic_tile 19 30
000000001100001000010000000000001010110000000000000000
000000000000000111000000000000011011110000000000000100
111000000100000111110000011001111101101001010000000000
000000000010000000100010000111111010010000000000000000
110011000000000111000010110000011001000000110000000000
110010000000000111000110000000001110000000110000000000
000000001011001001100000010011101111101000010001000000
000000001001010001000010000000001011101000010000000000
000000000000000000000000001101001110110000000000000000
000000000000000111000000000101001100110110100000000000
000000101100100000000010001001011101101001010000000000
000000000111000001000010001011001111000000100000000000
000010100000000111100111000000001010110000000000000000
000000000011010001000000000000011010110000000000000000
000011101010001011100000001000000000000000000110000000
000011000000000011100011101111000000000010000010000000
.logic_tile 20 30
001000000000001000000110000101101010000000000000000000
000000000010000001000010011001001100000010000000000000
111010101010000001100000011111101010010110100000000010
000000000000010000000011110001001011101000010000000000
000000000100000101000010010111011010000000010010000000
000000000000001101100110000000001100000000010000000010
000000000010101101000010101011111000101001010000000000
000000000000010111000110110111011100010100100000000000
000000000000001111100000000111001001101001000000000000
000000000010000111000011010000011010101001000000000000
000010000000100101100000010011111111001011100000000000
000000000001011111000011010000111110001011100000000010
000000000000010000000000000011111011100000000000000000
000000000000000101000000001101011011010110100000000000
000100000000000001100110010001001101111101110100000010
000010100000001001100010000000011111111101110000000000
.logic_tile 21 30
000001000001010001000111000011111011100001010000000000
000010100000001101000110010000111100100001010000000001
111000001110000000000010010001001000010110100000000000
000001000100000000000110111101011111000001000000000001
110000001000000000000110000001001101101000010000000000
110000000000000000000011010000011111101000010000000000
000000000000000011110000010000011010000011000000000000
000000000000010111100010000000001110000011000000000000
000000000000000000000111110001011000101111110000000000
000000000000000000000011110111111101001001010000000000
000000000100101111100011001001001011110110100000000000
000101000001001111000010010101011110111111110000000000
000010100000001111000011110000011101000011000001000000
000000000000000111000010000000001001000011000000000001
000000000110001000000010000000011100000011110100000000
000000001101010001000100000000010000000011110000000010
.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000100001000011100000000111111011000111010000000010
010001000000000000000000000000001101000111010000000000
000000000001110000000000000000000000000000000000000000
000000000001101101000000000000000000000000000000000000
001010100000000000000011110000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000000000000000000000000001110000011000010100000
000000000000001111000011100000001101000011000000000100
000100000000000011000000000000011110000000110100000000
000100000000010000100000000000011010000000110000000010
111000000010000000000000000000000000000000000000000000
010000000000001001000011110000000000000000000000000000
.logic_tile 23 30
000000000000000000000000000011011100000111010010000000
000100000000000000000011110000111001000111010000000000
111000000001110000010000000000000000000000000000000000
000010000001100000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
000000000000010000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000100000000010100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000010000000010000001000000000000000000100000000
000000000010000000000000001101000000000010000000000001
010000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000
.logic_tile 24 30
000000000000000001000111110000001110000011110001000000
000000000000000001100011110000010000000011110000000000
111001000110000001100000000000001110000011110000000000
000011100000000001000010010000000000000011110010000000
010000001110000111000111100101001101001011100000000010
110000000000001001100100000000011010001011100000000000
110000100000000111100000010001001100001011100001000000
000001000001011001000011110000011000001011100000000000
000000000001010011100111000101101000001011100000000100
000000000100010000000011010000011010001011100000000000
000001000000000000000000000001011001001011100000000000
000000000111010000000000000000011011001011100000000000
000100000000000011100000010000001100000011110001000000
000100000000000000100010110000000000000011110000000000
000000000000000000000000000001101001011101000100000001
000000000000000000000000000000011000011101000001000010
.ramt_tile 25 30
000000000100100000000000000000000000000000
000000000000010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000001000000000000000000000000000000
000010001010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000100000000010000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000101110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 30
000011101010000000000000000000001001001100111010000000
000101000000000011010000000000001000110011000000010000
000000000000001000000000000000001000001100111000000100
000000000000011111000000000000001111110011000000000000
000001001000000011100000000000001001001100111000000001
000000000000000000000000000000001010110011000000000000
000000001110000111100000000000001001001100111000000000
000000000000000011100000000000001101110011000000000010
000000000000000000000011100000001000001100111000000000
000100000000000000010100000000001010110011000000100000
000001000000000000000011100000001000001100111000000000
000010000000000000010000000000001101110011000000000010
000000000000000000000000000000001000001100111000000001
000000000000000000000011110000001000110011000000000000
000000000000000000000000000000001001001100111000000010
000000000000000000000000000000001010110011000000000000
.logic_tile 27 30
000110100000000011100000000001001010000011110000000000
000101000000000000000000000000010000111100000000000000
111001000000001111100111100000011010000011110000000000
000010100001001111000100000000010000000011110000000001
110000000000000111100000010011011000000011110000000000
010100000000000000100010110000010000111100000001000000
000000000000000000000011100011011000000011110000000001
000000000001010000000000000000000000111100000000000000
000000100000000111100000010000011000000011110000000001
000001000000000111110011000000000000000011110000000000
000001000110100000000111000011111100000011110000000000
000010100000001111000110000000100000111100000000000000
000000000000000000000000010011101110001011100000000000
000000000000000000000011010000111010001011100000000010
000000000000100000000000001000000000000000000100000100
000000000111010000000010011111000000000010000000000000
.logic_tile 28 30
000000000000101000000000010000001000001100111000000000
000000000001001111000011010000001000110011000000010100
000000000000000001000000000000001001001100111000000100
000110100000000000100000000000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000011100000001111110011000000000000
000011100000000000000000000000001000001100111010000000
000100100000000000000000000000001101110011000000000000
000001000000000000000011100000001000001100111000000000
000010100000000000000000000000001001110011000010000000
000000000000000000000000000000001000001100111010000000
000000000000000000000000000000001011110011000000000000
000000000000100000000000000000001001001100111001000000
000000001110010000000000000000001110110011000000000000
001000001000100111000010100000001001001100111000000010
000010000000011101000100000000001000110011000000000000
.logic_tile 29 30
000000001010000000000000000011101001111100001000100000
000010000000001001000000000000101100111100000000010000
000001000000000000000000000011101001111100001000000010
000000100000000000000000000000101110111100000000000000
000000000000010000000111100111001001111100001000100000
000010000000000000000100000000001100111100000000000000
000000000011010000010111100101101001111100001000000000
000000000000000000000000000000101110111100000000000000
000000100001010000000011000011001001111100001000000000
000010100000100000000000000000101100111100000000000000
000000101010000000000011000001001001111100001000000000
000001001000000001000010000000001110111100000000100000
000100000000000000000000000111001001111100001000000000
000110100000011001000011100000101100111100000001000000
000100000000000000000000000101001001111100001001000000
000000000001010001010000000000101110111100000000000000
.logic_tile 30 30
000000000000000011000000010101111111001011100000000000
000000001100000000100010000000011010001011100000000000
111010000000001101000110000011111000000011110000000000
000000000000100101000010010000000000111100000000000000
110000000000000000000000000001101110000011110000000000
010000000000000011000000000000000000111100000000000000
000000000001011101010010100000011000000011110001000000
000000000000001111100100000000010000000011110000000000
000000100001100000000000000101101010001011100000000000
000000000001110000000010010000001001001011100000000000
000010000000001001000000000000001110000011110000100000
000000000000001011100000000000010000000011110000000000
000000000000001000000011100011111001000111010000000000
000000000000000011000100000000011011000111010000000000
000000001110000000000000010000000000000000000100000000
000000000000000000000011110001000000000010000000000000
.logic_tile 31 30
000000000000000011100110000001100000000000001000000000
000000001010000000100010100000100000000000000000001000
111000000000001111100110000000000001000000001000000000
000000000111000001100000000000001000000000000000000000
110000000000000000000000010000001001001100111000000000
110100000000001111010010000000001000110011000000000000
000010100100100111100110000101101000000000000100000000
000000000001000000110000000001001001000100100000000000
000000000000010000000000000101011000000000010100000000
000000000000100000000000000000101001000000010000000000
000010100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000001100000000000110100000000000000000000000000000
000000000000000000010100000000000000000000000000000000
110001000000000000000000000101111010000110100100000100
000010101000000000000000000000011010000110100000000000
.logic_tile 32 30
000000000001011011100000000000000000000000001000000000
000000000000000011000000000000001010000000000000010000
000000000000000000000111100000000000000000001000000000
000000000000000000000111010000001000000000000000000000
000000000000000011000000000000000000000000001000000000
000000000000000000100011010000001000000000000000000000
000000000100000000000011100000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000100001010000000111100000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000100000000000000000001011000000000000000000
000000000010000000010000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
.io_tile 33 30
000000000000001000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000111000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
.io_tile 0 31
000000000000000000
000000000000001000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
.logic_tile 1 31
000001000000000000000000010000001000111100000000000100
000000100000000000000010000000000000111100000000010000
111000001000000001010000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000100000000000000000000000001100000001100110100100000
000100000000000000000000000000001001110011000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000101110100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 31
000000100000000111100000000000000001000000001000000000
000000000001000000000000000000001000000000000000010000
000000000000101011000011100000000001000000001000000000
000000000000010111100011100000001001000000000000000000
000000100000000000000000000000000000000000001000000000
000000001000000000000000000000001110000000000000000000
000000000010000011000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
001000000000000000000000000000000001000000001000000000
000000000000000000010000000000001001000000000000000000
000000001100000000000111100000000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000001000101000000000000000001000000001000000000
000001001110000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 3 31
000000000000000000000000000000000000000000001000000000
000000100100000000000000000000001110000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000011000000001100000000000000000000
000010100000000101000000010000000000000000001000000000
000000000110001011100011100000001010000000000000000000
001001000000000000000000000000000001000000001000000000
000010100000000000000011010000001011000000000000000000
001000000000000101000000000000000001000000001000000000
000000000010000000000000000000001110000000000000000000
000000000001000000000000000000000000000000001000000000
000010000000000000000000000000001010000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000100000000000001001000000000000000000
001100001000000001000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
.logic_tile 4 31
000000000000001001100000001000001000000100101110000010
000010100000000001000000001111001000001000010000010101
111000000000000000000110010111101000000100100100100000
000000000010000000000010000000101000000100100000000000
111000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000101001011000000000000000000000000000000000000000000
000001101100000000000000001000011001000100100100000000
000001000000000000000000001111011001001000010000100000
110010100000000000000111000000011111000011000100000000
000000000000000000000000000000011001000011000000000100
.logic_tile 5 31
000010100000001001000000001011001111000010000000000000
000001000110000001000000001011001110000000000000000000
111000000110001111000111000000011100000011110000100000
000000000000000001000100000000000000000011110001000000
000001000001011000000111001101011110100000000000100000
000010000000101111010000000001001000000000000000000000
000010101000011000000000001011001110111111000000000000
000000000000001011010010011101011101101001000000000100
000000000000001011000011101011111010000010000000000000
000000000000000011100100001111001110000000000000000000
000000000000101011000000000000011110000011110010000000
000000000000011011100010000000000000000011110001000000
000110000000000111000011100001111000000110100001000000
000101000000000111000000000000011011000110100000000000
000000000000000111100011000000000000000000000100000010
000000000000000011000100000001000000000010000000000000
.logic_tile 6 31
000001000001100000000000000101101000001100111010000000
000010100000100000000000000000100000110011000000010000
000011100001000000000000000101001000001100111010000000
000101100000100000000000000000000000110011000000000000
000000000000000001000000000011101000001100111010000000
000000001010000000100000000000000000110011000000000000
000011101000000000000011100101101000001100111000000000
000011101010000000000010010000100000110011000000000000
000000100000010000010000000111001000001100111000100000
000001000000001001000000000000100000110011000000000000
000000000001000001000000000111101000001100111000100000
000100000010000000100000000000000000110011000000000000
000000000010000000000000000111101000001100111000100000
000010000000000000000011010000000000110011000000000000
000000000000110001000000000011001000001100111000000000
000000000000110111000000000000000000110011000000000100
.logic_tile 7 31
001000101010101000000110100000001010000011110000000100
000000000011011011000000000000010000000011110000000000
111000000000001000010000001011111001010110000000000000
000100000000001101000011100011011111111111000000000000
110001000010000001100011010011111010010110000000000000
110010001011011111000011111101111000111111000000000000
000011100000001111100011000101011010010110110101000000
000001100110001111000111100000001110010110110000000000
000000000000000000000010110101011011010110110100000010
000000000000000000000110000000001011010110110010000001
000000000000000111100010000011011010010110110100000000
000000001000001001000100000000101101010110110000000010
000000000000000111000010000000000000000000000100000010
000000000000001101110000000111000000000010000000000000
110001100000000000000000000001111010010110110100000000
000001100000000000000010010000001001010110110010000001
.ramb_tile 8 31
000011000000000000010000000000000000000000
000010000000000000000000000000000000000000
000010100110000000000000000000000000000000
000000000000000000000000000000000000000000
000100000100000000000000000000000000000000
000000001010000000000000000000000000000000
000100000000000000000000000000000000000000
000001000011010000000000000000000000000000
000000101100100000000000000000000000000000
000011100001010000000000000000000000000000
000110100000000000000000000000000000000000
000100000000010000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001010000000000000000000000000000
.logic_tile 9 31
000000000001010000000011111001011101010110000001000000
000000000000000000000011010001111111111111000000000000
111000001100001011100000000000001010000011110001000000
000000000000001001100011000000000000000011110000000000
110000000010000111100000001111011011000010000010000000
000000101000001011100000000011111001000000000000000000
000000001110000111000110010111001101000000000010000000
000000000000001011100111100101101000000010000000000000
000000001000001111000000001001011100010110000010000000
000000000000001111000010001101111101111111000000000000
000010000000001111000111000000011100000011110001000000
000001000110001011100110010000000000000011110000000000
000000000000000111000111110011111110111111110100000100
000000100000000000000011111001001110111001010000000100
010000000011011111000110101111111100111111110100100000
110000001010100111100100000101011100111001010001000000
.logic_tile 10 31
000000000110111001000000000011101000001100111000000000
000000000001100011100000000000101100110011000000010000
000010000000000011110110100101101000001100111000000000
000001000000001101100111100000001101110011000001000000
000000100001010111100000000001101000001100111000000000
000000000000000000000000000000001101110011000000000000
000000001100000101000000000001101000001100111000000000
000000000000000000100000000000001000110011000000000000
000000000000000001100011100111001001001100111000100000
000000001000001001100011110000101111110011000000000000
000001001010100000000011100101001001001100111000100000
000010100000010000000100000000001111110011000000000000
000110100000000000000000000001101001001100111000000001
000101000000000000000011010000101001110011000000000000
000010100000000000000111110001001000001100110000000000
000001000000000000000011000000001100110011000000000000
.logic_tile 11 31
000000000010000000000110000000001000000000110000000000
000000000000001111000000000000011010000000110001000010
111000000000000011100011110111111100111001010000000000
000100000000000000100011000000111101111001010000100100
010000000000000111100111100011111000010110000000000000
110001000100001011000000001111111000111111000000000100
000000100000000000000111100000011000000000110000000000
000000000000000000000000000000011010000000110000000010
000000000000000000000111011011111001010110000000000010
000000000000011111000011100111111011111111000000000000
000000001100010001000010000000000000000000000110000000
000000000110000000110111100000000000000010000000000000
000000000000000001000111010011101110011101000100000001
000010101111010000100111100000011100011101000000000001
000001000000000001100011000111001101011101000100000000
000000000000010000100000000000011000011101000010000000
.logic_tile 12 31
001010000001010000000000001011101110010110000000000000
000000000001110101000010011101101011111111000000000000
111010100000000111100111101111111110010110000000000000
000001000110010000100110011001101010111111000000000000
011000000001000000000010000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000011000001001000000011101111111111010110000000000000
000001000000000111000010010101101111111111000000000000
000000001110001001100110010011011010010110110100000000
000100000000000001000011110000011110010110110000000100
000000000000000000010111000011011001010110110100000010
000000001100000000000100000000011000010110110000000010
000000000001010111000000000011011010010110110100000000
000000000001001001100000000000111101010110111000000010
111000000000001001000111010001011001010110110100000010
000000000000001111100111000000011110010110110000000000
.logic_tile 13 31
001000000010000000000000000000000000000000000000000000
000000000100100000000010000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000101000000
110000100000000000000000001001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010000000010000000000000000000000000000000000
000100100000000000000010000000000000000000000100000000
000100000000000000000100001001000000000010000001100000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 31
000010100000000001100000010011101011000000010010000000
000001000000000000000011110000101110000000010011000000
111001000000000001110011110011111011010110100000000000
000010100000000000000110001101011010111111010000000000
000000000000000000000000000001011001010110100000100000
000001000000000001000011001001011010000000010000000000
000010100000000001100111100000001101000000110000000100
000001000001001111000000000000011000000000110000000100
000010100000001000010111110000000000000000000000000000
000000000000010001000010100000000000000000000000000000
000100001110000000000111100000001101110000000000000000
000010100000001111000000000000001010110000000000000000
000010000000000000000000001111101101000000110101000000
000000000000000000000000001111011001010110111000000000
110010100010101011100011100000000000000000000000000000
000001001111001011100100000000000000000000000000000000
.logic_tile 15 31
000000100001010000000000010001101100000000010000000000
000001001010000000000010000000011001000000010000000000
000011100001011101100000000011001011000110100010000000
000001100101100001010000000000111010000110100000000000
000000000001000001100010110000011010110000000010000000
000001000111100000000010110000001011110000000000000000
000001000001011101110111100000000000000000000000000000
000010000110100001000100000000000000000000000000000000
000000100001001000000110100000011101000011000000000000
000000001010101111000011110000011011000011000000000000
000010000001010011000111100011011001100000000001000000
000000000000000000100100001111001100000000000000000000
000000000110000000000000010000011111110000000000000110
000000001010000000000011100000011000110000000000000010
000010000000000000000000001101101010010110100000000000
000001001110001001000010010111001011101000010010000000
.logic_tile 16 31
000010000000000001100110101111001011010001110000000000
000000000000000001000100001011111000010110100000000000
111010100000001001100000001011001010000110100000000000
000011100010000001000000001111001001001111110000000000
110000000000100011000010010111011001000001000000000000
110000000000011001010110100000001010000001000000000000
000101000110000101100000000000011101110000000000000000
000010000000000000000011000000001101110000000000000010
000000100001001000000000000001011010010010100000000000
000000000000000111000000000000111000010010100000000000
000000000000001000000111100000001010000000110000100100
000000000000000101000111110000011011000000110000000000
000010000000101101100111110101101011000000010000000100
000000000000111111000110000000101110000000010000100000
000010101010000001000000000000001110111111000100000010
000001000000000000100011100000001000111111000000000000
.logic_tile 17 31
000000000000001000000111100000011100000000110000000010
000000001010010111000000000000011110000000110000000000
111000100000000111000011010001111001001001010000000000
000001000111011111100110000011101010000000000000000001
110010000010001001000000000001101110000000010000000000
110001000000000001000000000000001000000000010000000100
000000000000001000000111000000001100000000110000000000
000000000000000001000100000000011010000000110000000000
000010000000100111100011100011001001100000000000100000
000101000000010000100111110101111011000000000000000000
000001000110001000000010000000000000000000000000000000
000010100000000111000100000000000000000000000000000000
000000000000101111100010000111111100000000010001000000
000010100001010011010100000000011110000000010000100000
110010101101010000000000001000000000000000000100100000
010010101110101111000000001001000000000010001000000001
.logic_tile 18 31
000000000000101111000000010001011110000000010000000000
000010000001011111000010100001011110000000000000000000
000000001000000011100011100000001101110000000010000000
000100000000000000100100000000001001110000000000000000
000000000000010001000110110000001100110000000000000110
000101000000001001100010000000001011110000000000100000
000010001001000001100000000000001010110000000000000010
000100000001000000000011010000001010110000000010000100
000000001110001001100000001101011010001111110000000000
000000000000000001000000000101111011001001010000000000
000010000000000111000011000000001001000011000000000000
000011001110000000000000000000011101000011000000000000
000110100001010001000111000000001100000000110000000101
000100001000010000100100000000001011000000110000000001
000000001100000101100000011111101111000000000000000000
000000001010000000000011100011011000000010000000000000
.logic_tile 19 31
000000000000001000000110100111101110010110110000000000
000000000000000001000100000000011110010110110000000000
111000000110101111000000000000001010110000000000000010
000000100000000101100000000000011010110000000000000000
000001001001011011100110010000011001110000000000000000
000010101110100001000010000000001101110000000000000000
000001001110001111100000010000011010110000000001100000
000010101010001101000011110000001001110000000000000101
001000000000100000000110010000001110111100110000100000
000000001010010000010010000000001101111100110000000001
001000000000100000000000000001001011000000000000000000
000000101110000111000011101011001111010010100000000000
000010100000000111000000010101111011101000010000000010
000000000000000111100010110000011000101000010000000000
110011100000001000000000000000000000000000000100000100
010000000111001101010010011101000000000010001000000000
.logic_tile 20 31
000010101011000000000000000101101010100001010000000000
000001000110100000000010010000111101100001010000000000
000000000000001011000000000011101011100001010000000010
000000100111001101010000000000101110100001010000000010
000010100000000111100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
001010100011010000000000010000000000000000000000000000
000111000000000000000011100000000000000000000000000000
001000100001010111000000010011111000100000000000000000
000001001110100000100011110000001001100000000000000000
000000000000001111100000010000000000000000000000000000
000010100100000111100010000000000000000000000000000000
000000000000000000000000000000001101000000110010000000
000000000000000000000000000000001000000000110010000001
000000000000001000000000000101011101100000000000100101
000000000000100001000000000000001011100000000000000000
.logic_tile 21 31
000001000000010000000000010000011001000000110001000000
000010000000100000000011010000011011000000110000000010
111000000100000000000110100000000000000000000000000000
000000000010000001010100000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010000001010000000010000000000000000000000000000000
000000000000110000000100000000000000000000000000000000
001000000001000000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000011100001101001011101000110000100
000000000000000000000000000000011101011101000000000000
000011101101010000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 22 31
001000000000000000000000000000000000000000000000000000
000000000000001001010000000000000000000000000000000000
111000001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110010101011000000000000000000000000000000000000000000
110001000100100000000000000000000000000000000000000000
000000000001110000010000000000000000000000000000000000
000000000011100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000001000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 23 31
000000000000100000000000010111111001000111010010000000
000000100000000000010011110000111001000111010000000000
111000000001000111000110011000000000000000000100000000
000010000000000000000010110001000000000010000000000000
010001000000000000000000000000000000000000000100000000
010010100000000000000000000011000000000010000010000000
000000000001000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000001000001001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000001001011000000000000000000000000000000000000
001000000010100000000000010000000000000000000100000000
000000000001010000000011000111000000000010000000000000
.logic_tile 24 31
000000000000000000000111110000011010000011110000000000
000010000100000001000010110000010000000011110001000000
000001000000000000000011100001001011000111010001000000
000010000001001001000100000000011001000111010000000000
000000001001000101110011100000001100000011110000000001
000000000000000000000000000000000000000011110000000000
000000000010000000000010010001001010000111010001000000
000000000001000000000011010000001001000111010000000000
000000000000000011000011100000011100000011110000100000
000000001110000000100100000000000000000011110000000000
000000000000000111100000000001101000001011100000000000
000000000000000000000000000000011111001011100010000000
000000000000000000000000010000001100000011110001000000
000000000000000000000011010000010000000011110000000000
000000001010000000000000000000011010000011110001000000
000000000000000000000000000000010000000011110000000000
.ramb_tile 25 31
000010000110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000000001111000000000000000000000000000000
000010000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000010000011000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 31
000000001010000000000000000000001000001100111000100000
000000000000000011000011000000001000110011000000010000
000000000000000000000000000000001000001100111000000001
000000000000001001000000000000001010110011000000000000
000000000000001000010000010000001001001100111000000100
000000000000000111000011110000001000110011000000000000
000001000000010000000000000000001000001100111000000000
000010100000001011000000000000001110110011000000000100
000000100101000000000000000000001000001100111000000000
000001000001000000000010010000001101110011000001000000
000000101110000000000000000000001000001100111001000000
000001000000000000000000000000001011110011000000000000
000000000000001000010000000000001000001100111000000000
000000001110001101000000000000001001110011000000000010
000010100000100000000000000000001001001100111000000010
000000000001010000000000000000001010110011000000000000
.logic_tile 27 31
000000000001111111000000000101101010001011100000000000
000000100000111111100000000000011110001011100000000000
111000000000001000000011100111111010000011110000000000
000000000000000111000100000000110000111100000000000000
000000100000001011000000010111111001000111010000000000
000000101110000001100010010000111100000111010000000000
000000000000001011000111100011011000001011100101000000
000000000000101101100100000000001000001011100010000010
000000000110000000000000000011101110001011100100100000
000000000000000001010000000000011000001011100000000000
000000000000011111100111100011001011001011100110000001
000000100010000001100100000000001101001011100001000000
000000000011000001100000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
110000000000000000000110010011011010001011100100000010
000000000000000000010010110000001010001011100001000000
.logic_tile 28 31
000000000000100000000000010000001000001100111001000000
000000000110010000000010110000001001110011000000010000
000000000000000101100000000000001001001100111001000000
000000000010000000000000000000001000110011000000000000
000001000001010111100000000000001001001100111000000000
000000100000000000100000000000001110110011000000000000
000000000001010000010010100000001000001100111000000000
000000000001110000000100000000001111110011000000000010
000000000000100000000010000000001000001100111010000000
000000000001000000000100000000001010110011000000000000
000000000000100000010011100000001000001100111000000000
000000000000000000000100000000001101110011000000000010
000100000000000000000000000000001001001100111010000000
000100000000000000000011110000001011110011000000000000
000000100001000101000010101111101001011011000000000000
000010100000100001100000000111101101110001100000000001
.logic_tile 29 31
001000000000000011100000000111101001111100001000000000
000000000100000001100011010000101100111100000000010100
000000000000000000000111100001101000111100001001000000
000000000000001011000000000000001100111100000000000000
000010000000000000000000000001101001111100001000000000
000000000000000000000010000000101100111100000000000010
000001000000000000000111000001001000111100001000000000
000010000000000000000100000000001100111100000000000010
000000000000000001000000000001001001111100001000000000
000010100000000000000000000000001100111100000000000001
000000000000001000000000000001001000111100001000000000
000000000010001111000000000000101100111100000010000000
001000000000000000000000000101001001111100001000000000
000000000000000000000000000000101100111100000000000010
000000000000000000000000000101101000111100001000000000
000000000000000000000010100000101100111100000000000100
.logic_tile 30 31
000000000000001000000110000000000000000000000000000000
000000000110000011000000000000000000000000000000000000
111000000001110011000111100101011011001011100000000000
000001000101000011000110100000101011001011100010000000
000010100000000000000011010011111101001011100000000000
000000000000000000000011100000011100001011100001000000
000000000001110101100111010101011001001011100000000000
000000001000011101100010000000101010001011100000000000
000000000000001000000111100101011000000011110000000000
000100000000000111010000000000110000111100000000000000
000000000000001111000111000001011010000011110000000000
000000001110000001100100000000010000111100000000000000
000000000000000000000000000011011000000011110000000000
000000000000000000000000000000100000111100000000000000
110001000010000000000000000011011000001011100101000010
000000000000000000000000000000011001001011100000000000
.logic_tile 31 31
000000000000010000000010010000011010111111000000000100
000000100000100000000011010000001101111111000000000000
111000000000000000010000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000001001011010000000000000000000
010000000000000000000000000001111111010110000000000000
110000001110001000000000010000011100000011110000000000
100000000000001011000010000000000000000011110000000000
000001000000100000000000010000000000000000000000000000
000000100001000000000010000000000000000000000000000000
000000000000001000000000000000001111001100110000000000
000000000100001011000000000000011011001100110000100000
000010100000000000000011100000000000000000000100000000
000001000000000000000000001111000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 31
000000000011000000000110100000000000000000001000000000
000000000000100000000000000000001110000000000000010000
000000000100000111000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000111100000000001000000001000000000
000000000000000000000111100000001010000000000000000000
000000000000000111100111000000000000000000001000000000
000000000000000000100100000000001001000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000100000000001011000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000011000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000010000000000000000000000000001011000000000000000000
.io_tile 33 31
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 32
000000000000100000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.logic_tile 1 32
000110001100100000000000000000000000000000000000000000
000110100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101001100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.logic_tile 2 32
000100000000000000000000000000001000111100000000000000
000101000010000000000000000000000000111100000000010100
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 32
001000000001010000000000000000001000111100000000000000
000000001000100000000000000000000000111100000001010000
111000000000001000000000010000011000000011110000000000
000000000001000111000010000000000000000011110000000001
010000000001000000000111100000000000000000000000000000
110001000010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000100000000000000000000000111111111010110110101000100
000100000000000000000000000000101001010110110000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000011010000000000000000000000000000
.logic_tile 4 32
000011000000000000000000000000000000000000000000000000
000011100000100000000000000000000000000000000000000000
111011000000000001110000000000011100000011110000000000
000011100100000000000000000000010000000011110001000100
111100000000000000010000000000000000000000000000000000
110100000000100000010000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000101111101010110110100000010
000000000100000111000010010000101000010110110010000000
000010100000000000000111100000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 5 32
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
111000100000000000010000000000000000000000000000000000
010000000000100000010000000000000000000000000000000000
110110000000000000000000000000000000000000000100000010
010100000000000000000000000011000000000010000001000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000010011000000000010000000000000000000000000000
000000000001110111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
.logic_tile 6 32
000010000000001001000000000111001000001100111000000000
000000000000001111100000000000000000110011000000010000
111001000000100000000000000001101000001100111000000000
000010100000010011000000000000000000110011000000000000
110000000001000111100000000011001000001100111000000000
110001001001000000000000000000000000110011000000000000
000010100110000000000000000111001000001100111000000000
000001000000000000000000000000000000110011000000000000
000010101110100111100000000011101000001100111000000100
000000001101010000100000000000000000110011000000000000
000000000000000111000000010101001000001100111000000000
000000100000000000100011010000000000110011000010000000
000000000001011001000111100001001001010111100100000100
000000001110001011100000000001001101101101010000000110
110000000000000000000000000000000000000000000100000000
000000000010000000000000000011000000000010000010000100
.logic_tile 7 32
000000000000000101100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
111010001100010000000000000101011000010110110101000000
000000101110000000000011100000111000010110110000000000
110100000000000000000110110000000000000000000000000000
110100000000000000000110100000000000000000000000000000
000000000111010000000000000000000000000000000000000000
000000001100100000010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000001000111100111100000000000000000000000000000
000001000000000000100100000000000000000000000000000000
110000001110000000000000000111011000010110110100000100
000000000001010000000000000000011011010110110000100000
.ramt_tile 8 32
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001011000000010000000000000000000000
000010001000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100010000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 32
000000000001010000000110000000000000000000000000000000
000000100000000000000111110000000000000000000000000000
000000000000000000010000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000101010001000000000000000000000000000000000000000
000001001101011101000000000000000000000000000000000000
000000000111010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001001001100111000000000000001010000011110010000000
000000100101010000100000000000000000000011110000000001
000000000000000000000000000001111100010110000000100000
000010100010000000000011111001111100111111000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110000100000
000000000000000000000000000000010000000011110001000000
.logic_tile 10 32
000000000000000000000111100001011011010110000001000000
000000000000000000000110101001111000111111000000000000
111100000100000111000000000000000000000000000000000000
000110000000001011000000000000000000000000000000000000
110000001010000000000010001001011010010110000010000000
110000001110000000000100001101111011111111000000000000
000000001110000111000010100000000000000000000000000000
000000100000100000010010000000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000000000110100000000000000101000000000010000000000001
000000000000000000000000001000000000000000000100000000
000010101000000000000000000001000000000010000001000000
000000000000000000000111001000000000000000000100000000
000000001010100000010100000101000000000010000000000010
000000000001010000010000001000000000000000000110000010
000000100110100000000000000001000000000010000000000000
.logic_tile 11 32
001000001111000001100000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
111000001000001111100000000000011000111100110111000000
000100000000000111100000000000001000111100110000000000
010000000011010000010000000000011000111100110100000010
010000001100000000000000000000001101111100110000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010011100001110000000000000000000000000000000000000000
100011000000100000010000000000000000000000000000000000
.logic_tile 12 32
000010100000010001100000000000000000000000000000000000
000000100000100001000000000000000000000000000000000000
111000000000100000000000010001001100010110110110000010
000100000000010000000010000000001000010110110010000000
110010100000000000000111000000000000000000000000000000
010011100000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110000000000011010000000000000000000000000000
000011100000000000000000010000000000000000000000000000
000010000000000111000011100000000000000000000000000000
001010000000000000000111000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000110100000000000000000000011101111010110110100100000
000111100000000111000000000000101001010110110000000001
000000000000000000000000000101001101010110110101100000
000000000110000000000000000000101011010110110000000000
.logic_tile 13 32
000000001010000000000000011000000000000000000101000000
000010100000000000000011011011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010100000000000000010011110000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011111101000000000010000000000001
000000100000000000000000000000000000000000000000000000
000101001100000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 32
000000100000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111010101000000000000011100000000000000000000000000000
000001000001100000010000000000000000000000000000000000
010110100001000000000010000000000000000000000000000000
110100001100100000010000000000000000000000000000000000
000000000000000000000000001000000000000000000101000010
000000000010000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000100000100
000000100110000000000000000001000000000010000000000000
.logic_tile 15 32
000011000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000001100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000100100000100000000000000000000000000000000000000000
000011101001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 16 32
000000000001000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100001001010000000000000000000000000000000000000000
111000000110000000000000000000011000000011110000000000
100000000000000000000000000000000000000011110000000000
000000000001010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001000100000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
.logic_tile 17 32
000000000000100000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001011000000010000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010101111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100111010000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 32
000000000000010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000111010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000010000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010001010100000010000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 19 32
000000000001000000010000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 32
000000101010000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
.logic_tile 21 32
000010000000010000000000000000000000000000000000000000
000001000000110000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000010000000000000000000000000000000000
000000001100010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 32
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100100100000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000110100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 23 32
000000000010000000000111100000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111001000000100000010011110101011000000111010000000000
000010000000000000000110000000111001000111010001000000
010000000001010000000011100000000000000000000000000000
010000000010100000000000000000000000000000000000000000
000000000010000000000110000000001100000011110001000000
000000000000000000000000000000010000000011110000000000
000010000000110000010000000000000000000000000000000000
000001000000110000000011100000000000000000000000000000
000000000111010000000111100101011011000111010001000000
000010000000000001000100000000111101000111010000000000
001000000001000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 24 32
000000000000100000000111000000011100000011110001000000
000000001100010000000110000000010000000011110000000000
000000000000100000000000000000011100000011110001000000
000000000000010000000011010000000000000011110000000000
000110001101000000010000000000000000000000000000000000
000101000000000000000011010000000000000000000000000000
000000000110000000000000000000001110000011110001000000
000000000000000000000000000000010000000011110000000000
001000000000000000000000000000001010000011110000000000
000100000000000000000000000000010000000011110010000000
000000100000001000000010000000001000000011110001000000
000000000000001011000000000000010000000011110000000000
000010000001010000000011100000001000000011110001000000
000001000000100000000100000000010000000011110000000000
001000000110000000000000000000011000000011110001000000
000000000000000000000000000000010000000011110000000000
.ramt_tile 25 32
000000000110000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000001000001000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 32
000000000000000001000000000000001001001100111010000000
000000000000000011100000000000001010110011000000010000
000000000000000000000000000000001000001100111000000000
000000100000000000000011000000001011110011000000000100
000100000000000000000000000000001000001100111000000100
000100000000000000000011000000001000110011000000000000
000000000000000111110000010000001001001100111000000000
000000000100000011100010110000001011110011000000000100
000010000000001000000011100000001001001100111010000000
000001000000000111000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000001
000000000000000000000010000000001010110011000000000000
000000100000010000000000000000001000001100111000000001
000001000000100000000000000000001100110011000000000000
000000001110000000000000000011101000110000100000000000
000000000000000000000000001011101000110000000000100000
.logic_tile 27 32
000000000000010111100000000001101010000011110000000001
000000000010100000000011000000010000111100000000000000
111010100000000101000111100111111000000111010000000000
000000000000001111000100000000001000000111010010000000
000100000110000000000000010000011000000011110001000000
000100000001000000000011100000010000000011110000000000
000000000100000000000000000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000110000000110100011111011000111010000000000
000000000000110000000000000000011111000111010000000000
000010001000000101100000000011101000001011100101000010
000000100000001001100000000000011101001011100001000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110000000000000101100110100000000000000000000000000000
000000000001000000100000000000000000000000000000000000
.logic_tile 28 32
000010101101011000000000000001101110000011110000000000
000000000000001111000010100000010000111100000000000000
111000000110001101100000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000001101000000000000000000000000000000000000000
000000000001111011010000000000000000000000000000000000
000000000000001001100000000011101000001011100000000000
000000001000000111000000000000011110001011100000000000
000000001100000001000000000011001011001011100001000000
000000000000000000000000000000001010001011100000000000
000000000000001000000000000001011110000011110000000000
000000000000001111000011100000000000111100000000000000
000000001110001000000000010000000000000000000000000000
000100000000000001000010100000000000000000000000000000
110000000000000001000000000011111001001011100101000000
000000000001010000010000000000101010001011100000000100
.logic_tile 29 32
000000000000000011000000000001101001111100001000000000
000000000000000000000000000000101100111100000010010000
000000000000000000000110000011001000111100001000000000
000000000000000000000100000000101110111100000001000000
000000100110000000000000000101101001111100001000000000
000001001100000000000000000000101100111100000000000000
000000000000000000000000010111001000111100001000000000
000000000000000000000010110000001110111100000000000100
000000000000000000000000000011101001111100001000000001
000000000000000000000011100000101100111100000000000000
000010000000000000000110100111101000111100001000000000
000000000000001001010000000000001110111100000000100000
000001000000000001000000000001001001111100001000000000
000100100000001001000000000000001100111100000000000000
000001000000000011000000000000001000111100000000000000
000000000000000000100000000000000000111100000000000000
.logic_tile 30 32
000000000000000000010000000101111101001011100000000000
000000000000000011000011000000001010001011100000000000
111001100000001111100010110000000000000000000000000000
000011100000001101000010100000000000000000000000000000
000000000000001111110110000101101100001011100000000000
000000000000100001100000000000001011001011100001000000
000000000000001001100110000001011000000011110000000000
000000000000001111000000000000110000111100000000000000
000000000000000111000000000001111000000011110000000000
000000000000000000000000000000100000111100000000000000
000000000000000011100111100101101110000011110000000000
000000000000000000100000000000100000111100000000000000
000000000000000011100000000111111101001011100100000001
000000000000000000000000000000111000001011100001000000
110000000110000000000000010001001010001011100100000000
000000000000000000000011100000001010001011100001000001
.logic_tile 31 32
001001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 32
000000001100001000000000010000000000000000001000000000
000000000000000111000011100000001000000000000000010000
000000000000001000000011000000000001000000001000000000
000000000000000011000100000000001011000000000000000000
000000000000000011000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000010000000001000000001000000000
000010100000000000000010110000001001000000000000000000
001000000000100000000000000000000000000000001000000000
000000001110010000000000000000001001000000000000000000
000010000000000000000000000000000001000000001000000000
000100000000000000000000000000001110000000000000000000
000000000110000000000000000000000001000000001000000000
000000001100000000000000000000001000000000000000000000
000000000000001000000000000000001000111100000000000100
000000000000001101000000000000000000111100000000000000
.io_tile 33 32
000000000001100000
000000000000000000
000000000000011000
000000000001000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 33
000000000000001000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 2 33
000000000001000000
000000000000000000
000000000000001000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000011000
000000000000000000
000000000000000000
.io_tile 3 33
000000000000000000
000000000001011000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000111000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 33
000000000000000000
000000000000010000
000000000000111000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001011000
000000000000000000
000000000000000000
.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.io_tile 6 33
000010000001100010
000001010000100000
000000000001010000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
.io_tile 7 33
000000000000000000
000000000001000000
000000000001100000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 33
000000000000000000
000000000000100000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
.io_tile 9 33
000000000000000010
000000000001100000
000000000000010000
000000000000001001
000000000000000010
000000000000000000
001000000000000000
000000000001011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
.io_tile 10 33
000000000001100000
000100000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 11 33
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 33
000000000000100000
000000000000011000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
.io_tile 13 33
000000000000000000
000000000001100000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
.io_tile 14 33
000000000000000000
000000000001100000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 33
000000000000010000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 33
000000000000010000
000100000000001000
000000011000000000
000000001000000000
000000000000001100
000000000000000000
000100000001100000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
.io_tile 17 33
000000000000010000
000000000000000000
000000000000000000
000000000000001000
000000000000001100
000000000000000100
001001011000000000
000000000001101000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 18 33
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 33
000000000000000000
000000000001100000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 20 33
000000000000010000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
.io_tile 21 33
000000000000010000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 33
000000000001100000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 33
000000000000000010
000000000001000000
000000000000000000
000000000001100001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
.io_tile 25 33
000000000000000000
000100000001100000
000000000000001000
000000000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000010
111000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 26 33
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
.io_tile 27 33
000000000000000000
000000000000000000
010000000000000000
000000000000010001
000000000000000000
000000000000000000
001000000001010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 33
000000111000010000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000001011001
000000000000000010
000000000000000000
.io_tile 29 33
000000000000001000
000000000000100000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000011000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000010000
000000000000000000
000000000000000000
.io_tile 30 33
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000100000
000000000000011000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000001100000
000000000000100001
000000000000000010
000000000000000000
.io_tile 31 33
000000000000000000
000000000000011000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
.ram_data 8 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.sym 1 soc.cpu.pcpi_mul.mul_waiting$2
.sym 2 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829$2
.sym 3 soc.cpu.pcpi_div.start$2
.sym 4 resetn$2
.sym 5 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 6 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 7 clk_16mhz$2$2
.sym 8 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 519 $abc$72873$auto$alumacc.cc:491:replace_alu$7521[31]
.sym 522 soc.cpu.pcpi_mul.rs1[55]
.sym 633 soc.cpu.pcpi_mul.rs1[61]
.sym 635 soc.cpu.pcpi_mul.rs1[59]
.sym 637 soc.cpu.pcpi_mul.rs1[60]
.sym 639 soc.cpu.pcpi_mul.rs1[62]
.sym 749 soc.cpu.count_instr[2]
.sym 750 soc.cpu.count_instr[3]
.sym 751 soc.cpu.count_instr[4]
.sym 752 soc.cpu.count_instr[5]
.sym 753 soc.cpu.count_instr[6]
.sym 754 soc.cpu.count_instr[7]
.sym 861 soc.cpu.count_instr[8]
.sym 862 soc.cpu.count_instr[9]
.sym 863 soc.cpu.count_instr[10]
.sym 864 soc.cpu.count_instr[11]
.sym 865 soc.cpu.count_instr[12]
.sym 866 soc.cpu.count_instr[13]
.sym 867 soc.cpu.count_instr[14]
.sym 868 soc.cpu.count_instr[15]
.sym 975 soc.cpu.count_instr[16]
.sym 976 soc.cpu.count_instr[17]
.sym 977 soc.cpu.count_instr[18]
.sym 978 soc.cpu.count_instr[19]
.sym 979 soc.cpu.count_instr[20]
.sym 980 soc.cpu.count_instr[21]
.sym 981 soc.cpu.count_instr[22]
.sym 982 soc.cpu.count_instr[23]
.sym 1089 soc.cpu.count_instr[24]
.sym 1090 soc.cpu.count_instr[25]
.sym 1091 soc.cpu.count_instr[26]
.sym 1092 soc.cpu.count_instr[27]
.sym 1093 soc.cpu.count_instr[28]
.sym 1094 soc.cpu.count_instr[29]
.sym 1095 soc.cpu.count_instr[30]
.sym 1096 soc.cpu.count_instr[31]
.sym 1203 soc.cpu.count_instr[32]
.sym 1204 soc.cpu.count_instr[33]
.sym 1205 soc.cpu.count_instr[34]
.sym 1206 soc.cpu.count_instr[35]
.sym 1207 soc.cpu.count_instr[36]
.sym 1208 soc.cpu.count_instr[37]
.sym 1209 soc.cpu.count_instr[38]
.sym 1210 soc.cpu.count_instr[39]
.sym 1317 soc.cpu.count_instr[40]
.sym 1318 soc.cpu.count_instr[41]
.sym 1319 soc.cpu.count_instr[42]
.sym 1320 soc.cpu.count_instr[43]
.sym 1321 soc.cpu.count_instr[44]
.sym 1322 soc.cpu.count_instr[45]
.sym 1323 soc.cpu.count_instr[46]
.sym 1324 soc.cpu.count_instr[47]
.sym 1431 soc.cpu.count_instr[48]
.sym 1432 soc.cpu.count_instr[49]
.sym 1433 soc.cpu.count_instr[50]
.sym 1434 soc.cpu.count_instr[51]
.sym 1435 soc.cpu.count_instr[52]
.sym 1436 soc.cpu.count_instr[53]
.sym 1437 soc.cpu.count_instr[54]
.sym 1438 soc.cpu.count_instr[55]
.sym 1545 soc.cpu.count_instr[56]
.sym 1546 soc.cpu.count_instr[57]
.sym 1547 soc.cpu.count_instr[58]
.sym 1548 soc.cpu.count_instr[59]
.sym 1549 soc.cpu.count_instr[60]
.sym 1550 soc.cpu.count_instr[61]
.sym 1551 soc.cpu.count_instr[62]
.sym 1552 soc.cpu.count_instr[63]
.sym 1659 reset_cnt[1]
.sym 1660 reset_cnt[2]
.sym 1661 reset_cnt[3]
.sym 1662 reset_cnt[4]
.sym 1663 reset_cnt[5]
.sym 1742 clk_16mhz$2
.sym 1776 resetn
.sym 1777 $abc$72873$new_n4798_
.sym 1856 resetn
.sym 1888 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[4]
.sym 1889 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[5]
.sym 1890 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[6]
.sym 1891 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[7]
.sym 1892 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[8]
.sym 1893 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[9]
.sym 2000 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[10]
.sym 2001 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[11]
.sym 2002 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[12]
.sym 2003 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[13]
.sym 2004 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[14]
.sym 2005 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[15]
.sym 2006 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[16]
.sym 2007 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[17]
.sym 2114 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[18]
.sym 2115 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[19]
.sym 2116 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[20]
.sym 2117 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[21]
.sym 2118 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[22]
.sym 2119 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[23]
.sym 2120 $abc$72873$new_n9447_
.sym 2121 soc.cpu.count_instr[0]
.sym 2206 pin_7$2
.sym 2232 soc.cpu.reg_pc[2]
.sym 2234 soc.cpu.reg_next_pc[17]
.sym 2344 clock.counterO[2]
.sym 2345 clock.counterO[3]
.sym 2346 clock.counterO[4]
.sym 2347 clock.counterO[5]
.sym 2348 clock.counterO[6]
.sym 2349 clock.counterO[7]
.sym 2456 clock.counterO[8]
.sym 2457 clock.counterO[9]
.sym 2458 clock.counterO[10]
.sym 2459 clock.counterO[11]
.sym 2460 clock.counterO[12]
.sym 2461 clock.counterO[13]
.sym 2462 clock.counterO[14]
.sym 2463 clock.counterO[15]
.sym 2570 clock.counterO[16]
.sym 2571 clock.counterO[17]
.sym 2572 clock.counterO[18]
.sym 2573 clock.counterO[19]
.sym 2574 clock.counterO[20]
.sym 2575 clock.counterO[21]
.sym 2576 clock.counterO[22]
.sym 2577 clock.counterO[23]
.sym 2684 clock.counterO[24]
.sym 2685 clock.counterO[25]
.sym 2686 clock.counterO[26]
.sym 2687 clock.counterO[27]
.sym 2688 clock.counterO[28]
.sym 2689 clock.counterO[29]
.sym 2690 clock.counterO[30]
.sym 2691 clock.counterO[31]
.sym 2798 soc.cpu.mem_addr[23]
.sym 2799 soc.cpu.mem_addr[14]
.sym 2800 soc.cpu.mem_addr[27]
.sym 2802 soc.cpu.mem_addr[3]
.sym 2805 soc.cpu.mem_addr[19]
.sym 2912 soc.cpu.pcpi_mul.rs1[48]
.sym 2913 soc.cpu.pcpi_mul.rs1[57]
.sym 2914 soc.cpu.pcpi_mul.rs1[58]
.sym 2915 soc.cpu.pcpi_mul.rs1[56]
.sym 2916 soc.cpu.pcpi_mul.rs1[47]
.sym 2918 soc.cpu.pcpi_mul.rs1[49]
.sym 2919 soc.cpu.pcpi_mul.rs1[46]
.sym 3339 clk_16mhz$2
.sym 3368 $abc$72873$auto$alumacc.cc:491:replace_alu$7481[31]
.sym 3370 reset_cnt[0]
.sym 3703 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[5]
.sym 3705 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[3]
.sym 3706 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[7]
.sym 3707 $abc$72873$new_n4790_
.sym 3708 clock.counterI[1]
.sym 3710 clock.counterI[0]
.sym 3971 $true
.sym 4008 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[0]$2
.sym 4009 $false
.sym 4010 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[0]
.sym 4011 $false
.sym 4012 $false
.sym 4014 $auto$alumacc.cc:474:replace_alu$7519.C[2]
.sym 4016 $false
.sym 4017 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[1]
.sym 4020 $auto$alumacc.cc:474:replace_alu$7519.C[3]
.sym 4022 $false
.sym 4023 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[2]
.sym 4026 $auto$alumacc.cc:474:replace_alu$7519.C[4]
.sym 4028 $false
.sym 4029 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[3]
.sym 4032 $auto$alumacc.cc:474:replace_alu$7519.C[5]
.sym 4034 $false
.sym 4035 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[4]
.sym 4038 $auto$alumacc.cc:474:replace_alu$7519.C[6]
.sym 4040 $false
.sym 4041 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[5]
.sym 4044 $auto$alumacc.cc:474:replace_alu$7519.C[7]
.sym 4046 $false
.sym 4047 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[6]
.sym 4050 $auto$alumacc.cc:474:replace_alu$7519.C[8]
.sym 4052 $false
.sym 4053 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[7]
.sym 4106 $auto$alumacc.cc:474:replace_alu$7519.C[8]
.sym 4143 $auto$alumacc.cc:474:replace_alu$7519.C[9]
.sym 4145 $false
.sym 4146 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[8]
.sym 4149 $auto$alumacc.cc:474:replace_alu$7519.C[10]
.sym 4151 $false
.sym 4152 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[9]
.sym 4155 $auto$alumacc.cc:474:replace_alu$7519.C[11]
.sym 4157 $false
.sym 4158 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[10]
.sym 4161 $auto$alumacc.cc:474:replace_alu$7519.C[12]
.sym 4163 $false
.sym 4164 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[11]
.sym 4167 $auto$alumacc.cc:474:replace_alu$7519.C[13]
.sym 4169 $false
.sym 4170 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[12]
.sym 4173 $auto$alumacc.cc:474:replace_alu$7519.C[14]
.sym 4175 $false
.sym 4176 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[13]
.sym 4179 $auto$alumacc.cc:474:replace_alu$7519.C[15]
.sym 4181 $false
.sym 4182 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[14]
.sym 4185 $auto$alumacc.cc:474:replace_alu$7519.C[16]
.sym 4187 $false
.sym 4188 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[15]
.sym 4241 $auto$alumacc.cc:474:replace_alu$7519.C[16]
.sym 4278 $auto$alumacc.cc:474:replace_alu$7519.C[17]
.sym 4280 $false
.sym 4281 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[16]
.sym 4284 $auto$alumacc.cc:474:replace_alu$7519.C[18]
.sym 4286 $false
.sym 4287 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[17]
.sym 4290 $auto$alumacc.cc:474:replace_alu$7519.C[19]
.sym 4292 $false
.sym 4293 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[18]
.sym 4296 $auto$alumacc.cc:474:replace_alu$7519.C[20]
.sym 4298 $false
.sym 4299 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[19]
.sym 4302 $auto$alumacc.cc:474:replace_alu$7519.C[21]
.sym 4304 $false
.sym 4305 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[20]
.sym 4308 $auto$alumacc.cc:474:replace_alu$7519.C[22]
.sym 4310 $false
.sym 4311 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[21]
.sym 4314 $auto$alumacc.cc:474:replace_alu$7519.C[23]
.sym 4316 $false
.sym 4317 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[22]
.sym 4320 $auto$alumacc.cc:474:replace_alu$7519.C[24]
.sym 4322 $false
.sym 4323 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[23]
.sym 4376 $auto$alumacc.cc:474:replace_alu$7519.C[24]
.sym 4413 $auto$alumacc.cc:474:replace_alu$7519.C[25]
.sym 4415 $false
.sym 4416 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[24]
.sym 4419 $auto$alumacc.cc:474:replace_alu$7519.C[26]
.sym 4421 $false
.sym 4422 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[25]
.sym 4425 $auto$alumacc.cc:474:replace_alu$7519.C[27]
.sym 4427 $false
.sym 4428 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[26]
.sym 4431 $auto$alumacc.cc:474:replace_alu$7519.C[28]
.sym 4433 $false
.sym 4434 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[27]
.sym 4437 $auto$alumacc.cc:474:replace_alu$7519.C[29]
.sym 4439 $false
.sym 4440 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[28]
.sym 4443 $auto$alumacc.cc:474:replace_alu$7519.C[30]
.sym 4445 $false
.sym 4446 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[29]
.sym 4449 $auto$alumacc.cc:474:replace_alu$7519.C[31]
.sym 4451 $false
.sym 4452 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[30]
.sym 4455 $abc$72873$auto$alumacc.cc:491:replace_alu$7521[31]$2
.sym 4457 $false
.sym 4458 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[31]
.sym 4463 $abc$72873$auto$alumacc.cc:491:replace_alu$7526[31]
.sym 4465 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[19]
.sym 4466 pwm_connectorIB[19]
.sym 4552 $abc$72873$auto$alumacc.cc:491:replace_alu$7521[31]$2
.sym 4567 $false
.sym 4568 soc.cpu.pcpi_mul.mul_waiting$2
.sym 4569 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 4570 soc.cpu.pcpi_mul.rs1[56]
.sym 4595 resetn$2
.sym 4596 clk_16mhz$2$2
.sym 4597 $false
.sym 4598 soc.cpu.pcpi_mul.rs1[39]
.sym 4599 soc.cpu.pcpi_mul.rs1[43]
.sym 4600 soc.cpu.pcpi_mul.rs1[44]
.sym 4601 soc.cpu.pcpi_mul.rs1[3]
.sym 4602 soc.cpu.pcpi_mul.rs1[1]
.sym 4603 soc.cpu.pcpi_mul.rs1[42]
.sym 4604 soc.cpu.pcpi_mul.rs1[2]
.sym 4605 soc.cpu.pcpi_mul.rs1[38]
.sym 4684 $false
.sym 4685 soc.cpu.pcpi_mul.mul_waiting$2
.sym 4686 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 4687 soc.cpu.pcpi_mul.rs1[62]
.sym 4696 $false
.sym 4697 soc.cpu.pcpi_mul.mul_waiting$2
.sym 4698 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 4699 soc.cpu.pcpi_mul.rs1[60]
.sym 4708 $false
.sym 4709 soc.cpu.pcpi_mul.mul_waiting$2
.sym 4710 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 4711 soc.cpu.pcpi_mul.rs1[61]
.sym 4720 $false
.sym 4721 soc.cpu.pcpi_mul.mul_waiting$2
.sym 4722 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 4723 soc.cpu.pcpi_mul.rs1[63]
.sym 4730 resetn$2
.sym 4731 clk_16mhz$2$2
.sym 4732 $false
.sym 4781 $true
.sym 4818 soc.cpu.count_instr[0]$2
.sym 4819 $false
.sym 4820 soc.cpu.count_instr[0]
.sym 4821 $false
.sym 4822 $false
.sym 4824 $auto$alumacc.cc:474:replace_alu$7655.C[2]
.sym 4826 $false
.sym 4827 soc.cpu.count_instr[1]
.sym 4830 $auto$alumacc.cc:474:replace_alu$7655.C[3]
.sym 4831 $false
.sym 4832 $false
.sym 4833 soc.cpu.count_instr[2]
.sym 4834 $auto$alumacc.cc:474:replace_alu$7655.C[2]
.sym 4836 $auto$alumacc.cc:474:replace_alu$7655.C[4]
.sym 4837 $false
.sym 4838 $false
.sym 4839 soc.cpu.count_instr[3]
.sym 4840 $auto$alumacc.cc:474:replace_alu$7655.C[3]
.sym 4842 $auto$alumacc.cc:474:replace_alu$7655.C[5]
.sym 4843 $false
.sym 4844 $false
.sym 4845 soc.cpu.count_instr[4]
.sym 4846 $auto$alumacc.cc:474:replace_alu$7655.C[4]
.sym 4848 $auto$alumacc.cc:474:replace_alu$7655.C[6]
.sym 4849 $false
.sym 4850 $false
.sym 4851 soc.cpu.count_instr[5]
.sym 4852 $auto$alumacc.cc:474:replace_alu$7655.C[5]
.sym 4854 $auto$alumacc.cc:474:replace_alu$7655.C[7]
.sym 4855 $false
.sym 4856 $false
.sym 4857 soc.cpu.count_instr[6]
.sym 4858 $auto$alumacc.cc:474:replace_alu$7655.C[6]
.sym 4860 $auto$alumacc.cc:474:replace_alu$7655.C[8]
.sym 4861 $false
.sym 4862 $false
.sym 4863 soc.cpu.count_instr[7]
.sym 4864 $auto$alumacc.cc:474:replace_alu$7655.C[7]
.sym 4865 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829$2
.sym 4866 clk_16mhz$2$2
.sym 4867 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 4916 $auto$alumacc.cc:474:replace_alu$7655.C[8]
.sym 4953 $auto$alumacc.cc:474:replace_alu$7655.C[9]
.sym 4954 $false
.sym 4955 $false
.sym 4956 soc.cpu.count_instr[8]
.sym 4957 $auto$alumacc.cc:474:replace_alu$7655.C[8]
.sym 4959 $auto$alumacc.cc:474:replace_alu$7655.C[10]
.sym 4960 $false
.sym 4961 $false
.sym 4962 soc.cpu.count_instr[9]
.sym 4963 $auto$alumacc.cc:474:replace_alu$7655.C[9]
.sym 4965 $auto$alumacc.cc:474:replace_alu$7655.C[11]
.sym 4966 $false
.sym 4967 $false
.sym 4968 soc.cpu.count_instr[10]
.sym 4969 $auto$alumacc.cc:474:replace_alu$7655.C[10]
.sym 4971 $auto$alumacc.cc:474:replace_alu$7655.C[12]
.sym 4972 $false
.sym 4973 $false
.sym 4974 soc.cpu.count_instr[11]
.sym 4975 $auto$alumacc.cc:474:replace_alu$7655.C[11]
.sym 4977 $auto$alumacc.cc:474:replace_alu$7655.C[13]
.sym 4978 $false
.sym 4979 $false
.sym 4980 soc.cpu.count_instr[12]
.sym 4981 $auto$alumacc.cc:474:replace_alu$7655.C[12]
.sym 4983 $auto$alumacc.cc:474:replace_alu$7655.C[14]
.sym 4984 $false
.sym 4985 $false
.sym 4986 soc.cpu.count_instr[13]
.sym 4987 $auto$alumacc.cc:474:replace_alu$7655.C[13]
.sym 4989 $auto$alumacc.cc:474:replace_alu$7655.C[15]
.sym 4990 $false
.sym 4991 $false
.sym 4992 soc.cpu.count_instr[14]
.sym 4993 $auto$alumacc.cc:474:replace_alu$7655.C[14]
.sym 4995 $auto$alumacc.cc:474:replace_alu$7655.C[16]
.sym 4996 $false
.sym 4997 $false
.sym 4998 soc.cpu.count_instr[15]
.sym 4999 $auto$alumacc.cc:474:replace_alu$7655.C[15]
.sym 5000 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829$2
.sym 5001 clk_16mhz$2$2
.sym 5002 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 5051 $auto$alumacc.cc:474:replace_alu$7655.C[16]
.sym 5088 $auto$alumacc.cc:474:replace_alu$7655.C[17]
.sym 5089 $false
.sym 5090 $false
.sym 5091 soc.cpu.count_instr[16]
.sym 5092 $auto$alumacc.cc:474:replace_alu$7655.C[16]
.sym 5094 $auto$alumacc.cc:474:replace_alu$7655.C[18]
.sym 5095 $false
.sym 5096 $false
.sym 5097 soc.cpu.count_instr[17]
.sym 5098 $auto$alumacc.cc:474:replace_alu$7655.C[17]
.sym 5100 $auto$alumacc.cc:474:replace_alu$7655.C[19]
.sym 5101 $false
.sym 5102 $false
.sym 5103 soc.cpu.count_instr[18]
.sym 5104 $auto$alumacc.cc:474:replace_alu$7655.C[18]
.sym 5106 $auto$alumacc.cc:474:replace_alu$7655.C[20]
.sym 5107 $false
.sym 5108 $false
.sym 5109 soc.cpu.count_instr[19]
.sym 5110 $auto$alumacc.cc:474:replace_alu$7655.C[19]
.sym 5112 $auto$alumacc.cc:474:replace_alu$7655.C[21]
.sym 5113 $false
.sym 5114 $false
.sym 5115 soc.cpu.count_instr[20]
.sym 5116 $auto$alumacc.cc:474:replace_alu$7655.C[20]
.sym 5118 $auto$alumacc.cc:474:replace_alu$7655.C[22]
.sym 5119 $false
.sym 5120 $false
.sym 5121 soc.cpu.count_instr[21]
.sym 5122 $auto$alumacc.cc:474:replace_alu$7655.C[21]
.sym 5124 $auto$alumacc.cc:474:replace_alu$7655.C[23]
.sym 5125 $false
.sym 5126 $false
.sym 5127 soc.cpu.count_instr[22]
.sym 5128 $auto$alumacc.cc:474:replace_alu$7655.C[22]
.sym 5130 $auto$alumacc.cc:474:replace_alu$7655.C[24]
.sym 5131 $false
.sym 5132 $false
.sym 5133 soc.cpu.count_instr[23]
.sym 5134 $auto$alumacc.cc:474:replace_alu$7655.C[23]
.sym 5135 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829$2
.sym 5136 clk_16mhz$2$2
.sym 5137 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 5145 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:1236$2407_Y_new_inv_
.sym 5186 $auto$alumacc.cc:474:replace_alu$7655.C[24]
.sym 5223 $auto$alumacc.cc:474:replace_alu$7655.C[25]
.sym 5224 $false
.sym 5225 $false
.sym 5226 soc.cpu.count_instr[24]
.sym 5227 $auto$alumacc.cc:474:replace_alu$7655.C[24]
.sym 5229 $auto$alumacc.cc:474:replace_alu$7655.C[26]
.sym 5230 $false
.sym 5231 $false
.sym 5232 soc.cpu.count_instr[25]
.sym 5233 $auto$alumacc.cc:474:replace_alu$7655.C[25]
.sym 5235 $auto$alumacc.cc:474:replace_alu$7655.C[27]
.sym 5236 $false
.sym 5237 $false
.sym 5238 soc.cpu.count_instr[26]
.sym 5239 $auto$alumacc.cc:474:replace_alu$7655.C[26]
.sym 5241 $auto$alumacc.cc:474:replace_alu$7655.C[28]
.sym 5242 $false
.sym 5243 $false
.sym 5244 soc.cpu.count_instr[27]
.sym 5245 $auto$alumacc.cc:474:replace_alu$7655.C[27]
.sym 5247 $auto$alumacc.cc:474:replace_alu$7655.C[29]
.sym 5248 $false
.sym 5249 $false
.sym 5250 soc.cpu.count_instr[28]
.sym 5251 $auto$alumacc.cc:474:replace_alu$7655.C[28]
.sym 5253 $auto$alumacc.cc:474:replace_alu$7655.C[30]
.sym 5254 $false
.sym 5255 $false
.sym 5256 soc.cpu.count_instr[29]
.sym 5257 $auto$alumacc.cc:474:replace_alu$7655.C[29]
.sym 5259 $auto$alumacc.cc:474:replace_alu$7655.C[31]
.sym 5260 $false
.sym 5261 $false
.sym 5262 soc.cpu.count_instr[30]
.sym 5263 $auto$alumacc.cc:474:replace_alu$7655.C[30]
.sym 5265 $auto$alumacc.cc:474:replace_alu$7655.C[32]
.sym 5266 $false
.sym 5267 $false
.sym 5268 soc.cpu.count_instr[31]
.sym 5269 $auto$alumacc.cc:474:replace_alu$7655.C[31]
.sym 5270 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829$2
.sym 5271 clk_16mhz$2$2
.sym 5272 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 5273 $abc$72873$auto$alumacc.cc:491:replace_alu$7678[31]
.sym 5274 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[3]
.sym 5275 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32961_new_inv_
.sym 5276 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[8]
.sym 5277 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32953_new_inv_
.sym 5278 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32957_new_inv_
.sym 5279 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32969_new_inv_
.sym 5280 soc.cpu.pcpi_mul.rs1[63]
.sym 5321 $auto$alumacc.cc:474:replace_alu$7655.C[32]
.sym 5358 $auto$alumacc.cc:474:replace_alu$7655.C[33]
.sym 5359 $false
.sym 5360 $false
.sym 5361 soc.cpu.count_instr[32]
.sym 5362 $auto$alumacc.cc:474:replace_alu$7655.C[32]
.sym 5364 $auto$alumacc.cc:474:replace_alu$7655.C[34]
.sym 5365 $false
.sym 5366 $false
.sym 5367 soc.cpu.count_instr[33]
.sym 5368 $auto$alumacc.cc:474:replace_alu$7655.C[33]
.sym 5370 $auto$alumacc.cc:474:replace_alu$7655.C[35]
.sym 5371 $false
.sym 5372 $false
.sym 5373 soc.cpu.count_instr[34]
.sym 5374 $auto$alumacc.cc:474:replace_alu$7655.C[34]
.sym 5376 $auto$alumacc.cc:474:replace_alu$7655.C[36]
.sym 5377 $false
.sym 5378 $false
.sym 5379 soc.cpu.count_instr[35]
.sym 5380 $auto$alumacc.cc:474:replace_alu$7655.C[35]
.sym 5382 $auto$alumacc.cc:474:replace_alu$7655.C[37]
.sym 5383 $false
.sym 5384 $false
.sym 5385 soc.cpu.count_instr[36]
.sym 5386 $auto$alumacc.cc:474:replace_alu$7655.C[36]
.sym 5388 $auto$alumacc.cc:474:replace_alu$7655.C[38]
.sym 5389 $false
.sym 5390 $false
.sym 5391 soc.cpu.count_instr[37]
.sym 5392 $auto$alumacc.cc:474:replace_alu$7655.C[37]
.sym 5394 $auto$alumacc.cc:474:replace_alu$7655.C[39]
.sym 5395 $false
.sym 5396 $false
.sym 5397 soc.cpu.count_instr[38]
.sym 5398 $auto$alumacc.cc:474:replace_alu$7655.C[38]
.sym 5400 $auto$alumacc.cc:474:replace_alu$7655.C[40]
.sym 5401 $false
.sym 5402 $false
.sym 5403 soc.cpu.count_instr[39]
.sym 5404 $auto$alumacc.cc:474:replace_alu$7655.C[39]
.sym 5405 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829$2
.sym 5406 clk_16mhz$2$2
.sym 5407 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 5408 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32933_new_inv_
.sym 5410 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32929_new_inv_
.sym 5411 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32937_new_inv_
.sym 5412 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32973_new_inv_
.sym 5413 soc.cpu.count_instr[1]
.sym 5456 $auto$alumacc.cc:474:replace_alu$7655.C[40]
.sym 5493 $auto$alumacc.cc:474:replace_alu$7655.C[41]
.sym 5494 $false
.sym 5495 $false
.sym 5496 soc.cpu.count_instr[40]
.sym 5497 $auto$alumacc.cc:474:replace_alu$7655.C[40]
.sym 5499 $auto$alumacc.cc:474:replace_alu$7655.C[42]
.sym 5500 $false
.sym 5501 $false
.sym 5502 soc.cpu.count_instr[41]
.sym 5503 $auto$alumacc.cc:474:replace_alu$7655.C[41]
.sym 5505 $auto$alumacc.cc:474:replace_alu$7655.C[43]
.sym 5506 $false
.sym 5507 $false
.sym 5508 soc.cpu.count_instr[42]
.sym 5509 $auto$alumacc.cc:474:replace_alu$7655.C[42]
.sym 5511 $auto$alumacc.cc:474:replace_alu$7655.C[44]
.sym 5512 $false
.sym 5513 $false
.sym 5514 soc.cpu.count_instr[43]
.sym 5515 $auto$alumacc.cc:474:replace_alu$7655.C[43]
.sym 5517 $auto$alumacc.cc:474:replace_alu$7655.C[45]
.sym 5518 $false
.sym 5519 $false
.sym 5520 soc.cpu.count_instr[44]
.sym 5521 $auto$alumacc.cc:474:replace_alu$7655.C[44]
.sym 5523 $auto$alumacc.cc:474:replace_alu$7655.C[46]
.sym 5524 $false
.sym 5525 $false
.sym 5526 soc.cpu.count_instr[45]
.sym 5527 $auto$alumacc.cc:474:replace_alu$7655.C[45]
.sym 5529 $auto$alumacc.cc:474:replace_alu$7655.C[47]
.sym 5530 $false
.sym 5531 $false
.sym 5532 soc.cpu.count_instr[46]
.sym 5533 $auto$alumacc.cc:474:replace_alu$7655.C[46]
.sym 5535 $auto$alumacc.cc:474:replace_alu$7655.C[48]
.sym 5536 $false
.sym 5537 $false
.sym 5538 soc.cpu.count_instr[47]
.sym 5539 $auto$alumacc.cc:474:replace_alu$7655.C[47]
.sym 5540 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829$2
.sym 5541 clk_16mhz$2$2
.sym 5542 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 5544 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32901_new_inv_
.sym 5545 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32905_new_inv_
.sym 5548 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32889_new_inv_
.sym 5591 $auto$alumacc.cc:474:replace_alu$7655.C[48]
.sym 5628 $auto$alumacc.cc:474:replace_alu$7655.C[49]
.sym 5629 $false
.sym 5630 $false
.sym 5631 soc.cpu.count_instr[48]
.sym 5632 $auto$alumacc.cc:474:replace_alu$7655.C[48]
.sym 5634 $auto$alumacc.cc:474:replace_alu$7655.C[50]
.sym 5635 $false
.sym 5636 $false
.sym 5637 soc.cpu.count_instr[49]
.sym 5638 $auto$alumacc.cc:474:replace_alu$7655.C[49]
.sym 5640 $auto$alumacc.cc:474:replace_alu$7655.C[51]
.sym 5641 $false
.sym 5642 $false
.sym 5643 soc.cpu.count_instr[50]
.sym 5644 $auto$alumacc.cc:474:replace_alu$7655.C[50]
.sym 5646 $auto$alumacc.cc:474:replace_alu$7655.C[52]
.sym 5647 $false
.sym 5648 $false
.sym 5649 soc.cpu.count_instr[51]
.sym 5650 $auto$alumacc.cc:474:replace_alu$7655.C[51]
.sym 5652 $auto$alumacc.cc:474:replace_alu$7655.C[53]
.sym 5653 $false
.sym 5654 $false
.sym 5655 soc.cpu.count_instr[52]
.sym 5656 $auto$alumacc.cc:474:replace_alu$7655.C[52]
.sym 5658 $auto$alumacc.cc:474:replace_alu$7655.C[54]
.sym 5659 $false
.sym 5660 $false
.sym 5661 soc.cpu.count_instr[53]
.sym 5662 $auto$alumacc.cc:474:replace_alu$7655.C[53]
.sym 5664 $auto$alumacc.cc:474:replace_alu$7655.C[55]
.sym 5665 $false
.sym 5666 $false
.sym 5667 soc.cpu.count_instr[54]
.sym 5668 $auto$alumacc.cc:474:replace_alu$7655.C[54]
.sym 5670 $auto$alumacc.cc:474:replace_alu$7655.C[56]
.sym 5671 $false
.sym 5672 $false
.sym 5673 soc.cpu.count_instr[55]
.sym 5674 $auto$alumacc.cc:474:replace_alu$7655.C[55]
.sym 5675 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829$2
.sym 5676 clk_16mhz$2$2
.sym 5677 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 5679 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32873_new_inv_
.sym 5682 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32865_new_inv_
.sym 5683 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32861_new_inv_
.sym 5684 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32853_new_inv_
.sym 5726 $auto$alumacc.cc:474:replace_alu$7655.C[56]
.sym 5763 $auto$alumacc.cc:474:replace_alu$7655.C[57]
.sym 5764 $false
.sym 5765 $false
.sym 5766 soc.cpu.count_instr[56]
.sym 5767 $auto$alumacc.cc:474:replace_alu$7655.C[56]
.sym 5769 $auto$alumacc.cc:474:replace_alu$7655.C[58]
.sym 5770 $false
.sym 5771 $false
.sym 5772 soc.cpu.count_instr[57]
.sym 5773 $auto$alumacc.cc:474:replace_alu$7655.C[57]
.sym 5775 $auto$alumacc.cc:474:replace_alu$7655.C[59]
.sym 5776 $false
.sym 5777 $false
.sym 5778 soc.cpu.count_instr[58]
.sym 5779 $auto$alumacc.cc:474:replace_alu$7655.C[58]
.sym 5781 $auto$alumacc.cc:474:replace_alu$7655.C[60]
.sym 5782 $false
.sym 5783 $false
.sym 5784 soc.cpu.count_instr[59]
.sym 5785 $auto$alumacc.cc:474:replace_alu$7655.C[59]
.sym 5787 $auto$alumacc.cc:474:replace_alu$7655.C[61]
.sym 5788 $false
.sym 5789 $false
.sym 5790 soc.cpu.count_instr[60]
.sym 5791 $auto$alumacc.cc:474:replace_alu$7655.C[60]
.sym 5793 $auto$alumacc.cc:474:replace_alu$7655.C[62]
.sym 5794 $false
.sym 5795 $false
.sym 5796 soc.cpu.count_instr[61]
.sym 5797 $auto$alumacc.cc:474:replace_alu$7655.C[61]
.sym 5799 $auto$alumacc.cc:474:replace_alu$7655.C[63]
.sym 5800 $false
.sym 5801 $false
.sym 5802 soc.cpu.count_instr[62]
.sym 5803 $auto$alumacc.cc:474:replace_alu$7655.C[62]
.sym 5806 $false
.sym 5807 $false
.sym 5808 soc.cpu.count_instr[63]
.sym 5809 $auto$alumacc.cc:474:replace_alu$7655.C[63]
.sym 5810 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829$2
.sym 5811 clk_16mhz$2$2
.sym 5812 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 5814 soc.cpu.pcpi_mul.rs1[37]
.sym 5816 soc.cpu.pcpi_mul.rs1[36]
.sym 5820 soc.cpu.pcpi_mul.rs1[50]
.sym 5861 $false
.sym 5898 $auto$alumacc.cc:474:replace_alu$7595.C[1]
.sym 5900 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 5901 reset_cnt[0]
.sym 5904 $auto$alumacc.cc:474:replace_alu$7595.C[2]
.sym 5905 $false
.sym 5906 $false
.sym 5907 reset_cnt[1]
.sym 5908 $auto$alumacc.cc:474:replace_alu$7595.C[1]
.sym 5910 $auto$alumacc.cc:474:replace_alu$7595.C[3]
.sym 5911 $false
.sym 5912 $false
.sym 5913 reset_cnt[2]
.sym 5914 $auto$alumacc.cc:474:replace_alu$7595.C[2]
.sym 5916 $auto$alumacc.cc:474:replace_alu$7595.C[4]
.sym 5917 $false
.sym 5918 $false
.sym 5919 reset_cnt[3]
.sym 5920 $auto$alumacc.cc:474:replace_alu$7595.C[3]
.sym 5922 $auto$alumacc.cc:474:replace_alu$7595.C[5]
.sym 5923 $false
.sym 5924 $false
.sym 5925 reset_cnt[4]
.sym 5926 $auto$alumacc.cc:474:replace_alu$7595.C[4]
.sym 5929 $false
.sym 5930 $false
.sym 5931 reset_cnt[5]
.sym 5932 $auto$alumacc.cc:474:replace_alu$7595.C[5]
.sym 5945 $true
.sym 5946 clk_16mhz$2$2
.sym 5947 $false
.sym 5948 $abc$72873$new_n4831_
.sym 5949 $abc$72873$new_n4845_
.sym 5950 $abc$72873$new_n4833_
.sym 5951 $abc$72873$new_n4846_
.sym 5952 $abc$72873$new_n9360_
.sym 5953 $abc$72873$new_n9359_
.sym 5954 $abc$72873$new_n4838_
.sym 5955 soc.spimemio.rd_addr[17]
.sym 6058 $false
.sym 6059 reset_cnt[4]
.sym 6060 reset_cnt[5]
.sym 6061 $abc$72873$new_n4798_
.sym 6064 reset_cnt[0]
.sym 6065 reset_cnt[1]
.sym 6066 reset_cnt[2]
.sym 6067 reset_cnt[3]
.sym 6083 $abc$72873$new_n9440_
.sym 6084 $abc$72873$new_n9438_
.sym 6085 $abc$72873$new_n9439_
.sym 6086 soc.spimemio.rd_addr[15]
.sym 6087 soc.spimemio.rd_addr[9]
.sym 6088 soc.spimemio.rd_addr[13]
.sym 6089 soc.spimemio.rd_addr[5]
.sym 6090 soc.spimemio.rd_addr[7]
.sym 6131 $true
.sym 6168 soc.spimemio.rd_addr[2]$2
.sym 6169 $false
.sym 6170 soc.spimemio.rd_addr[2]
.sym 6171 $false
.sym 6172 $false
.sym 6174 $auto$alumacc.cc:474:replace_alu$7732.C[2]
.sym 6176 $false
.sym 6177 soc.spimemio.rd_addr[3]
.sym 6180 $auto$alumacc.cc:474:replace_alu$7732.C[3]
.sym 6181 $false
.sym 6182 $false
.sym 6183 soc.spimemio.rd_addr[4]
.sym 6184 $auto$alumacc.cc:474:replace_alu$7732.C[2]
.sym 6186 $auto$alumacc.cc:474:replace_alu$7732.C[4]
.sym 6187 $false
.sym 6188 $false
.sym 6189 soc.spimemio.rd_addr[5]
.sym 6190 $auto$alumacc.cc:474:replace_alu$7732.C[3]
.sym 6192 $auto$alumacc.cc:474:replace_alu$7732.C[5]
.sym 6193 $false
.sym 6194 $false
.sym 6195 soc.spimemio.rd_addr[6]
.sym 6196 $auto$alumacc.cc:474:replace_alu$7732.C[4]
.sym 6198 $auto$alumacc.cc:474:replace_alu$7732.C[6]
.sym 6199 $false
.sym 6200 $false
.sym 6201 soc.spimemio.rd_addr[7]
.sym 6202 $auto$alumacc.cc:474:replace_alu$7732.C[5]
.sym 6204 $auto$alumacc.cc:474:replace_alu$7732.C[7]
.sym 6205 $false
.sym 6206 $false
.sym 6207 soc.spimemio.rd_addr[8]
.sym 6208 $auto$alumacc.cc:474:replace_alu$7732.C[6]
.sym 6210 $auto$alumacc.cc:474:replace_alu$7732.C[8]
.sym 6211 $false
.sym 6212 $false
.sym 6213 soc.spimemio.rd_addr[9]
.sym 6214 $auto$alumacc.cc:474:replace_alu$7732.C[7]
.sym 6218 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$23726[19]_new_inv_
.sym 6219 $abc$72873$new_n6003_
.sym 6220 soc.spimemio.rd_addr[19]
.sym 6221 soc.spimemio.rd_addr[16]
.sym 6222 soc.spimemio.rd_addr[18]
.sym 6223 soc.spimemio.rd_addr[21]
.sym 6224 soc.spimemio.rd_addr[14]
.sym 6225 soc.spimemio.rd_addr[11]
.sym 6266 $auto$alumacc.cc:474:replace_alu$7732.C[8]
.sym 6303 $auto$alumacc.cc:474:replace_alu$7732.C[9]
.sym 6304 $false
.sym 6305 $false
.sym 6306 soc.spimemio.rd_addr[10]
.sym 6307 $auto$alumacc.cc:474:replace_alu$7732.C[8]
.sym 6309 $auto$alumacc.cc:474:replace_alu$7732.C[10]
.sym 6310 $false
.sym 6311 $false
.sym 6312 soc.spimemio.rd_addr[11]
.sym 6313 $auto$alumacc.cc:474:replace_alu$7732.C[9]
.sym 6315 $auto$alumacc.cc:474:replace_alu$7732.C[11]
.sym 6316 $false
.sym 6317 $false
.sym 6318 soc.spimemio.rd_addr[12]
.sym 6319 $auto$alumacc.cc:474:replace_alu$7732.C[10]
.sym 6321 $auto$alumacc.cc:474:replace_alu$7732.C[12]
.sym 6322 $false
.sym 6323 $false
.sym 6324 soc.spimemio.rd_addr[13]
.sym 6325 $auto$alumacc.cc:474:replace_alu$7732.C[11]
.sym 6327 $auto$alumacc.cc:474:replace_alu$7732.C[13]
.sym 6328 $false
.sym 6329 $false
.sym 6330 soc.spimemio.rd_addr[14]
.sym 6331 $auto$alumacc.cc:474:replace_alu$7732.C[12]
.sym 6333 $auto$alumacc.cc:474:replace_alu$7732.C[14]
.sym 6334 $false
.sym 6335 $false
.sym 6336 soc.spimemio.rd_addr[15]
.sym 6337 $auto$alumacc.cc:474:replace_alu$7732.C[13]
.sym 6339 $auto$alumacc.cc:474:replace_alu$7732.C[15]
.sym 6340 $false
.sym 6341 $false
.sym 6342 soc.spimemio.rd_addr[16]
.sym 6343 $auto$alumacc.cc:474:replace_alu$7732.C[14]
.sym 6345 $auto$alumacc.cc:474:replace_alu$7732.C[16]
.sym 6346 $false
.sym 6347 $false
.sym 6348 soc.spimemio.rd_addr[17]
.sym 6349 $auto$alumacc.cc:474:replace_alu$7732.C[15]
.sym 6353 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$23785[19]_new_
.sym 6354 $abc$72873$new_n9448_
.sym 6355 $abc$72873$new_n9445_
.sym 6356 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$23726[7]_new_inv_
.sym 6357 $abc$72873$new_n4825_
.sym 6358 $abc$72873$new_n9446_
.sym 6359 $abc$72873$new_n9437_
.sym 6360 soc.cpu.reg_op1[30]
.sym 6401 $auto$alumacc.cc:474:replace_alu$7732.C[16]
.sym 6438 $auto$alumacc.cc:474:replace_alu$7732.C[17]
.sym 6439 $false
.sym 6440 $false
.sym 6441 soc.spimemio.rd_addr[18]
.sym 6442 $auto$alumacc.cc:474:replace_alu$7732.C[16]
.sym 6444 $auto$alumacc.cc:474:replace_alu$7732.C[18]
.sym 6445 $false
.sym 6446 $false
.sym 6447 soc.spimemio.rd_addr[19]
.sym 6448 $auto$alumacc.cc:474:replace_alu$7732.C[17]
.sym 6450 $auto$alumacc.cc:474:replace_alu$7732.C[19]
.sym 6451 $false
.sym 6452 $false
.sym 6453 soc.spimemio.rd_addr[20]
.sym 6454 $auto$alumacc.cc:474:replace_alu$7732.C[18]
.sym 6456 $auto$alumacc.cc:474:replace_alu$7732.C[20]
.sym 6457 $false
.sym 6458 $false
.sym 6459 soc.spimemio.rd_addr[21]
.sym 6460 $auto$alumacc.cc:474:replace_alu$7732.C[19]
.sym 6462 $auto$alumacc.cc:474:replace_alu$7732.C[21]
.sym 6463 $false
.sym 6464 $false
.sym 6465 soc.spimemio.rd_addr[22]
.sym 6466 $auto$alumacc.cc:474:replace_alu$7732.C[20]
.sym 6468 $abc$72873$auto$alumacc.cc:474:replace_alu$7732.C[22]
.sym 6469 $false
.sym 6470 $false
.sym 6471 soc.spimemio.rd_addr[23]
.sym 6472 $auto$alumacc.cc:474:replace_alu$7732.C[21]
.sym 6475 $abc$72873$new_n6017_
.sym 6476 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$23726[7]_new_inv_
.sym 6477 $abc$72873$new_n6016_
.sym 6478 $abc$72873$auto$alumacc.cc:474:replace_alu$7732.C[22]
.sym 6481 $false
.sym 6482 $false
.sym 6483 $false
.sym 6484 soc.cpu.count_instr[0]
.sym 6485 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829$2
.sym 6486 clk_16mhz$2$2
.sym 6487 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 6488 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$23785[22]_new_
.sym 6489 $abc$72873$new_n6016_
.sym 6491 soc.spimemio.rd_addr[12]
.sym 6492 soc.spimemio.rd_addr[22]
.sym 6495 soc.spimemio.rd_addr[23]
.sym 6598 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[1]
.sym 6599 $false
.sym 6600 $false
.sym 6601 $false
.sym 6610 $false
.sym 6611 $abc$72873$new_n6885_
.sym 6612 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[17]
.sym 6613 $abc$72873$new_n6821_
.sym 6620 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 6621 clk_16mhz$2$2
.sym 6622 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 6624 soc.cpu.reg_op2[14]
.sym 6626 soc.cpu.reg_op2[8]
.sym 6627 soc.cpu.reg_op2[3]
.sym 6628 soc.cpu.reg_op2[18]
.sym 6630 soc.cpu.reg_op2[11]
.sym 6671 $true
.sym 6708 clock.counterO[0]$2
.sym 6709 $false
.sym 6710 clock.counterO[0]
.sym 6711 $false
.sym 6712 $false
.sym 6714 $auto$alumacc.cc:474:replace_alu$7601.C[2]
.sym 6716 $false
.sym 6717 clock.counterO[1]
.sym 6720 $auto$alumacc.cc:474:replace_alu$7601.C[3]
.sym 6721 $false
.sym 6722 $false
.sym 6723 clock.counterO[2]
.sym 6724 $auto$alumacc.cc:474:replace_alu$7601.C[2]
.sym 6726 $auto$alumacc.cc:474:replace_alu$7601.C[4]
.sym 6727 $false
.sym 6728 $false
.sym 6729 clock.counterO[3]
.sym 6730 $auto$alumacc.cc:474:replace_alu$7601.C[3]
.sym 6732 $auto$alumacc.cc:474:replace_alu$7601.C[5]
.sym 6733 $false
.sym 6734 $false
.sym 6735 clock.counterO[4]
.sym 6736 $auto$alumacc.cc:474:replace_alu$7601.C[4]
.sym 6738 $auto$alumacc.cc:474:replace_alu$7601.C[6]
.sym 6739 $false
.sym 6740 $false
.sym 6741 clock.counterO[5]
.sym 6742 $auto$alumacc.cc:474:replace_alu$7601.C[5]
.sym 6744 $auto$alumacc.cc:474:replace_alu$7601.C[7]
.sym 6745 $false
.sym 6746 $false
.sym 6747 clock.counterO[6]
.sym 6748 $auto$alumacc.cc:474:replace_alu$7601.C[6]
.sym 6750 $auto$alumacc.cc:474:replace_alu$7601.C[8]
.sym 6751 $false
.sym 6752 $false
.sym 6753 clock.counterO[7]
.sym 6754 $auto$alumacc.cc:474:replace_alu$7601.C[7]
.sym 6755 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.sym 6756 clk_16mhz$2$2
.sym 6757 $false
.sym 6758 $abc$72873$new_n5536_
.sym 6759 $abc$72873$new_n5564_
.sym 6760 $abc$72873$new_n5556_
.sym 6761 soc.cpu.reg_op1[1]
.sym 6762 soc.cpu.reg_op1[12]
.sym 6763 soc.cpu.reg_op1[7]
.sym 6764 soc.cpu.reg_op1[29]
.sym 6765 soc.cpu.reg_op1[5]
.sym 6806 $auto$alumacc.cc:474:replace_alu$7601.C[8]
.sym 6843 $auto$alumacc.cc:474:replace_alu$7601.C[9]
.sym 6844 $false
.sym 6845 $false
.sym 6846 clock.counterO[8]
.sym 6847 $auto$alumacc.cc:474:replace_alu$7601.C[8]
.sym 6849 $auto$alumacc.cc:474:replace_alu$7601.C[10]
.sym 6850 $false
.sym 6851 $false
.sym 6852 clock.counterO[9]
.sym 6853 $auto$alumacc.cc:474:replace_alu$7601.C[9]
.sym 6855 $auto$alumacc.cc:474:replace_alu$7601.C[11]
.sym 6856 $false
.sym 6857 $false
.sym 6858 clock.counterO[10]
.sym 6859 $auto$alumacc.cc:474:replace_alu$7601.C[10]
.sym 6861 $auto$alumacc.cc:474:replace_alu$7601.C[12]
.sym 6862 $false
.sym 6863 $false
.sym 6864 clock.counterO[11]
.sym 6865 $auto$alumacc.cc:474:replace_alu$7601.C[11]
.sym 6867 $auto$alumacc.cc:474:replace_alu$7601.C[13]
.sym 6868 $false
.sym 6869 $false
.sym 6870 clock.counterO[12]
.sym 6871 $auto$alumacc.cc:474:replace_alu$7601.C[12]
.sym 6873 $auto$alumacc.cc:474:replace_alu$7601.C[14]
.sym 6874 $false
.sym 6875 $false
.sym 6876 clock.counterO[13]
.sym 6877 $auto$alumacc.cc:474:replace_alu$7601.C[13]
.sym 6879 $auto$alumacc.cc:474:replace_alu$7601.C[15]
.sym 6880 $false
.sym 6881 $false
.sym 6882 clock.counterO[14]
.sym 6883 $auto$alumacc.cc:474:replace_alu$7601.C[14]
.sym 6885 $auto$alumacc.cc:474:replace_alu$7601.C[16]
.sym 6886 $false
.sym 6887 $false
.sym 6888 clock.counterO[15]
.sym 6889 $auto$alumacc.cc:474:replace_alu$7601.C[15]
.sym 6890 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.sym 6891 clk_16mhz$2$2
.sym 6892 $false
.sym 6893 soc.cpu.reg_pc[12]
.sym 6895 soc.cpu.reg_pc[6]
.sym 6896 soc.cpu.reg_pc[15]
.sym 6899 soc.cpu.reg_pc[11]
.sym 6900 soc.cpu.reg_pc[8]
.sym 6941 $auto$alumacc.cc:474:replace_alu$7601.C[16]
.sym 6978 $auto$alumacc.cc:474:replace_alu$7601.C[17]
.sym 6979 $false
.sym 6980 $false
.sym 6981 clock.counterO[16]
.sym 6982 $auto$alumacc.cc:474:replace_alu$7601.C[16]
.sym 6984 $auto$alumacc.cc:474:replace_alu$7601.C[18]
.sym 6985 $false
.sym 6986 $false
.sym 6987 clock.counterO[17]
.sym 6988 $auto$alumacc.cc:474:replace_alu$7601.C[17]
.sym 6990 $auto$alumacc.cc:474:replace_alu$7601.C[19]
.sym 6991 $false
.sym 6992 $false
.sym 6993 clock.counterO[18]
.sym 6994 $auto$alumacc.cc:474:replace_alu$7601.C[18]
.sym 6996 $auto$alumacc.cc:474:replace_alu$7601.C[20]
.sym 6997 $false
.sym 6998 $false
.sym 6999 clock.counterO[19]
.sym 7000 $auto$alumacc.cc:474:replace_alu$7601.C[19]
.sym 7002 $auto$alumacc.cc:474:replace_alu$7601.C[21]
.sym 7003 $false
.sym 7004 $false
.sym 7005 clock.counterO[20]
.sym 7006 $auto$alumacc.cc:474:replace_alu$7601.C[20]
.sym 7008 $auto$alumacc.cc:474:replace_alu$7601.C[22]
.sym 7009 $false
.sym 7010 $false
.sym 7011 clock.counterO[21]
.sym 7012 $auto$alumacc.cc:474:replace_alu$7601.C[21]
.sym 7014 $auto$alumacc.cc:474:replace_alu$7601.C[23]
.sym 7015 $false
.sym 7016 $false
.sym 7017 clock.counterO[22]
.sym 7018 $auto$alumacc.cc:474:replace_alu$7601.C[22]
.sym 7020 $auto$alumacc.cc:474:replace_alu$7601.C[24]
.sym 7021 $false
.sym 7022 $false
.sym 7023 clock.counterO[23]
.sym 7024 $auto$alumacc.cc:474:replace_alu$7601.C[23]
.sym 7025 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.sym 7026 clk_16mhz$2$2
.sym 7027 $false
.sym 7028 soc.cpu.pcpi_mul.rs1[40]
.sym 7029 soc.cpu.pcpi_mul.rs1[17]
.sym 7030 soc.cpu.pcpi_mul.rs1[41]
.sym 7033 soc.cpu.pcpi_mul.rs1[45]
.sym 7034 soc.cpu.pcpi_mul.rs1[21]
.sym 7035 soc.cpu.pcpi_mul.rs1[18]
.sym 7076 $auto$alumacc.cc:474:replace_alu$7601.C[24]
.sym 7113 $auto$alumacc.cc:474:replace_alu$7601.C[25]
.sym 7114 $false
.sym 7115 $false
.sym 7116 clock.counterO[24]
.sym 7117 $auto$alumacc.cc:474:replace_alu$7601.C[24]
.sym 7119 $auto$alumacc.cc:474:replace_alu$7601.C[26]
.sym 7120 $false
.sym 7121 $false
.sym 7122 clock.counterO[25]
.sym 7123 $auto$alumacc.cc:474:replace_alu$7601.C[25]
.sym 7125 $auto$alumacc.cc:474:replace_alu$7601.C[27]
.sym 7126 $false
.sym 7127 $false
.sym 7128 clock.counterO[26]
.sym 7129 $auto$alumacc.cc:474:replace_alu$7601.C[26]
.sym 7131 $auto$alumacc.cc:474:replace_alu$7601.C[28]
.sym 7132 $false
.sym 7133 $false
.sym 7134 clock.counterO[27]
.sym 7135 $auto$alumacc.cc:474:replace_alu$7601.C[27]
.sym 7137 $auto$alumacc.cc:474:replace_alu$7601.C[29]
.sym 7138 $false
.sym 7139 $false
.sym 7140 clock.counterO[28]
.sym 7141 $auto$alumacc.cc:474:replace_alu$7601.C[28]
.sym 7143 $auto$alumacc.cc:474:replace_alu$7601.C[30]
.sym 7144 $false
.sym 7145 $false
.sym 7146 clock.counterO[29]
.sym 7147 $auto$alumacc.cc:474:replace_alu$7601.C[29]
.sym 7149 $auto$alumacc.cc:474:replace_alu$7601.C[31]
.sym 7150 $false
.sym 7151 $false
.sym 7152 clock.counterO[30]
.sym 7153 $auto$alumacc.cc:474:replace_alu$7601.C[30]
.sym 7156 $false
.sym 7157 $false
.sym 7158 clock.counterO[31]
.sym 7159 $auto$alumacc.cc:474:replace_alu$7601.C[31]
.sym 7160 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.sym 7161 clk_16mhz$2$2
.sym 7162 $false
.sym 7165 $abc$72873$new_n5468_
.sym 7166 soc.cpu.reg_op1[31]
.sym 7167 soc.cpu.reg_op1[27]
.sym 7249 soc.cpu.mem_do_rinst
.sym 7250 soc.cpu.mem_do_prefetch
.sym 7251 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[21]
.sym 7252 soc.cpu.reg_op1[23]
.sym 7255 soc.cpu.mem_do_rinst
.sym 7256 soc.cpu.mem_do_prefetch
.sym 7257 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[12]
.sym 7258 soc.cpu.reg_op1[14]
.sym 7261 soc.cpu.mem_do_rinst
.sym 7262 soc.cpu.mem_do_prefetch
.sym 7263 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[25]
.sym 7264 soc.cpu.reg_op1[27]
.sym 7273 soc.cpu.mem_do_rinst
.sym 7274 soc.cpu.mem_do_prefetch
.sym 7275 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[1]
.sym 7276 soc.cpu.reg_op1[3]
.sym 7291 soc.cpu.mem_do_rinst
.sym 7292 soc.cpu.mem_do_prefetch
.sym 7293 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[17]
.sym 7294 soc.cpu.reg_op1[19]
.sym 7295 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271
.sym 7296 clk_16mhz$2$2
.sym 7297 $false
.sym 7298 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[3]
.sym 7299 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[6]
.sym 7300 soc.cpu.pcpi_mul.rs1[23]
.sym 7301 soc.cpu.pcpi_mul.rs1[22]
.sym 7303 soc.cpu.pcpi_mul.rs1[35]
.sym 7304 soc.cpu.pcpi_mul.rs1[34]
.sym 7305 soc.cpu.pcpi_mul.rs1[24]
.sym 7384 $false
.sym 7385 soc.cpu.pcpi_mul.mul_waiting$2
.sym 7386 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 7387 soc.cpu.pcpi_mul.rs1[49]
.sym 7390 $false
.sym 7391 soc.cpu.pcpi_mul.mul_waiting$2
.sym 7392 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 7393 soc.cpu.pcpi_mul.rs1[58]
.sym 7396 $false
.sym 7397 soc.cpu.pcpi_mul.mul_waiting$2
.sym 7398 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 7399 soc.cpu.pcpi_mul.rs1[59]
.sym 7402 $false
.sym 7403 soc.cpu.pcpi_mul.mul_waiting$2
.sym 7404 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 7405 soc.cpu.pcpi_mul.rs1[57]
.sym 7408 $false
.sym 7409 soc.cpu.pcpi_mul.mul_waiting$2
.sym 7410 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 7411 soc.cpu.pcpi_mul.rs1[48]
.sym 7420 $false
.sym 7421 soc.cpu.pcpi_mul.mul_waiting$2
.sym 7422 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 7423 soc.cpu.pcpi_mul.rs1[50]
.sym 7426 $false
.sym 7427 soc.cpu.pcpi_mul.mul_waiting$2
.sym 7428 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 7429 soc.cpu.pcpi_mul.rs1[47]
.sym 7430 resetn$2
.sym 7431 clk_16mhz$2$2
.sym 7432 $false
.sym 7481 $true
.sym 7518 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[8]$2
.sym 7519 $false
.sym 7520 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[8]
.sym 7521 $false
.sym 7522 $false
.sym 7524 $auto$alumacc.cc:474:replace_alu$7479.C[10]
.sym 7526 $false
.sym 7527 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[9]
.sym 7530 $auto$alumacc.cc:474:replace_alu$7479.C[11]
.sym 7532 $false
.sym 7533 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[10]
.sym 7536 $auto$alumacc.cc:474:replace_alu$7479.C[12]
.sym 7538 $false
.sym 7539 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[11]
.sym 7542 $auto$alumacc.cc:474:replace_alu$7479.C[13]
.sym 7544 $false
.sym 7545 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[12]
.sym 7548 $auto$alumacc.cc:474:replace_alu$7479.C[14]
.sym 7550 $false
.sym 7551 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[13]
.sym 7554 $auto$alumacc.cc:474:replace_alu$7479.C[15]
.sym 7556 $false
.sym 7557 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[14]
.sym 7560 $auto$alumacc.cc:474:replace_alu$7479.C[16]
.sym 7562 $false
.sym 7563 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[15]
.sym 7616 $auto$alumacc.cc:474:replace_alu$7479.C[16]
.sym 7653 $auto$alumacc.cc:474:replace_alu$7479.C[17]
.sym 7655 $false
.sym 7656 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[16]
.sym 7659 $auto$alumacc.cc:474:replace_alu$7479.C[18]
.sym 7661 $false
.sym 7662 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[17]
.sym 7665 $auto$alumacc.cc:474:replace_alu$7479.C[19]
.sym 7667 $false
.sym 7668 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[18]
.sym 7671 $auto$alumacc.cc:474:replace_alu$7479.C[20]
.sym 7673 $false
.sym 7674 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[19]
.sym 7677 $auto$alumacc.cc:474:replace_alu$7479.C[21]
.sym 7679 $false
.sym 7680 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[20]
.sym 7683 $auto$alumacc.cc:474:replace_alu$7479.C[22]
.sym 7685 $false
.sym 7686 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[21]
.sym 7689 $auto$alumacc.cc:474:replace_alu$7479.C[23]
.sym 7691 $false
.sym 7692 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[22]
.sym 7695 $auto$alumacc.cc:474:replace_alu$7479.C[24]
.sym 7697 $false
.sym 7698 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[23]
.sym 7751 $auto$alumacc.cc:474:replace_alu$7479.C[24]
.sym 7788 $auto$alumacc.cc:474:replace_alu$7479.C[25]
.sym 7790 $false
.sym 7791 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[24]
.sym 7794 $auto$alumacc.cc:474:replace_alu$7479.C[26]
.sym 7796 $false
.sym 7797 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[25]
.sym 7800 $auto$alumacc.cc:474:replace_alu$7479.C[27]
.sym 7802 $false
.sym 7803 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[26]
.sym 7806 $auto$alumacc.cc:474:replace_alu$7479.C[28]
.sym 7808 $false
.sym 7809 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[27]
.sym 7812 $auto$alumacc.cc:474:replace_alu$7479.C[29]
.sym 7814 $false
.sym 7815 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[28]
.sym 7818 $auto$alumacc.cc:474:replace_alu$7479.C[30]
.sym 7820 $false
.sym 7821 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[29]
.sym 7824 $auto$alumacc.cc:474:replace_alu$7479.C[31]
.sym 7826 $false
.sym 7827 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[30]
.sym 7830 $abc$72873$auto$alumacc.cc:491:replace_alu$7481[31]$2
.sym 7832 $false
.sym 7833 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[31]
.sym 7927 $abc$72873$auto$alumacc.cc:491:replace_alu$7481[31]$2
.sym 7936 $false
.sym 7937 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 7938 reset_cnt[0]
.sym 7939 $false
.sym 7970 $true
.sym 7971 clk_16mhz$2$2
.sym 7972 $false
.sym 7973 $abc$72873$auto$alumacc.cc:491:replace_alu$7492[31]
.sym 8223 clock.counterI[2]
.sym 8224 clock.counterI[3]
.sym 8225 clock.counterI[4]
.sym 8226 clock.counterI[5]
.sym 8227 clock.counterI[6]
.sym 8228 clock.counterI[7]
.sym 8296 $false
.sym 8297 $false
.sym 8298 $false
.sym 8299 pwm_connectorIB[5]
.sym 8308 $false
.sym 8309 $false
.sym 8310 $false
.sym 8311 pwm_connectorIB[3]
.sym 8314 $false
.sym 8315 $false
.sym 8316 $false
.sym 8317 pwm_connectorIB[7]
.sym 8320 clock.counterI[2]
.sym 8321 clock.counterI[1]
.sym 8322 clock.counterI[0]
.sym 8323 clock.counterI[31]
.sym 8326 $false
.sym 8327 $false
.sym 8328 clock.counterI[1]
.sym 8329 clock.counterI[0]
.sym 8338 $false
.sym 8339 $false
.sym 8340 $false
.sym 8341 clock.counterI[0]
.sym 8342 $true
.sym 8343 clk_16mhz$2$2
.sym 8344 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.sym 8349 clock.counterI[8]
.sym 8350 clock.counterI[9]
.sym 8351 clock.counterI[10]
.sym 8352 clock.counterI[11]
.sym 8353 clock.counterI[12]
.sym 8354 clock.counterI[13]
.sym 8355 clock.counterI[14]
.sym 8356 clock.counterI[15]
.sym 8421 $true
.sym 8458 $auto$alumacc.cc:474:replace_alu$7524.C[1]
.sym 8460 pwmIB.count_temp[0]
.sym 8461 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[0]
.sym 8464 $auto$alumacc.cc:474:replace_alu$7524.C[2]
.sym 8466 pwmIB.count_temp[1]
.sym 8467 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[1]
.sym 8470 $auto$alumacc.cc:474:replace_alu$7524.C[3]
.sym 8472 pwmIB.count_temp[2]
.sym 8473 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[2]
.sym 8476 $auto$alumacc.cc:474:replace_alu$7524.C[4]
.sym 8478 pwmIB.count_temp[3]
.sym 8479 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[3]
.sym 8482 $auto$alumacc.cc:474:replace_alu$7524.C[5]
.sym 8484 pwmIB.count_temp[4]
.sym 8485 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[4]
.sym 8488 $auto$alumacc.cc:474:replace_alu$7524.C[6]
.sym 8490 pwmIB.count_temp[5]
.sym 8491 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[5]
.sym 8494 $auto$alumacc.cc:474:replace_alu$7524.C[7]
.sym 8496 pwmIB.count_temp[6]
.sym 8497 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[6]
.sym 8500 $auto$alumacc.cc:474:replace_alu$7524.C[8]
.sym 8502 pwmIB.count_temp[7]
.sym 8503 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[7]
.sym 8508 clock.counterI[16]
.sym 8509 clock.counterI[17]
.sym 8510 clock.counterI[18]
.sym 8511 clock.counterI[19]
.sym 8512 clock.counterI[20]
.sym 8513 clock.counterI[21]
.sym 8514 clock.counterI[22]
.sym 8515 clock.counterI[23]
.sym 8544 $auto$alumacc.cc:474:replace_alu$7524.C[8]
.sym 8581 $auto$alumacc.cc:474:replace_alu$7524.C[9]
.sym 8583 pwmIB.count_temp[8]
.sym 8584 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[8]
.sym 8587 $auto$alumacc.cc:474:replace_alu$7524.C[10]
.sym 8589 pwmIB.count_temp[9]
.sym 8590 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[9]
.sym 8593 $auto$alumacc.cc:474:replace_alu$7524.C[11]
.sym 8595 $false
.sym 8596 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[10]
.sym 8599 $auto$alumacc.cc:474:replace_alu$7524.C[12]
.sym 8601 $false
.sym 8602 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[11]
.sym 8605 $auto$alumacc.cc:474:replace_alu$7524.C[13]
.sym 8607 $false
.sym 8608 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[12]
.sym 8611 $auto$alumacc.cc:474:replace_alu$7524.C[14]
.sym 8613 $false
.sym 8614 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[13]
.sym 8617 $auto$alumacc.cc:474:replace_alu$7524.C[15]
.sym 8619 $false
.sym 8620 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[14]
.sym 8623 $auto$alumacc.cc:474:replace_alu$7524.C[16]
.sym 8625 $false
.sym 8626 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[15]
.sym 8631 clock.counterI[24]
.sym 8632 clock.counterI[25]
.sym 8633 clock.counterI[26]
.sym 8634 clock.counterI[27]
.sym 8635 clock.counterI[28]
.sym 8636 clock.counterI[29]
.sym 8637 clock.counterI[30]
.sym 8638 clock.counterI[31]
.sym 8667 $auto$alumacc.cc:474:replace_alu$7524.C[16]
.sym 8704 $auto$alumacc.cc:474:replace_alu$7524.C[17]
.sym 8706 $false
.sym 8707 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[16]
.sym 8710 $auto$alumacc.cc:474:replace_alu$7524.C[18]
.sym 8712 $false
.sym 8713 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[17]
.sym 8716 $auto$alumacc.cc:474:replace_alu$7524.C[19]
.sym 8718 $false
.sym 8719 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[18]
.sym 8722 $auto$alumacc.cc:474:replace_alu$7524.C[20]
.sym 8724 $false
.sym 8725 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[19]
.sym 8728 $auto$alumacc.cc:474:replace_alu$7524.C[21]
.sym 8730 $false
.sym 8731 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[20]
.sym 8734 $auto$alumacc.cc:474:replace_alu$7524.C[22]
.sym 8736 $false
.sym 8737 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[21]
.sym 8740 $auto$alumacc.cc:474:replace_alu$7524.C[23]
.sym 8742 $false
.sym 8743 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[22]
.sym 8746 $auto$alumacc.cc:474:replace_alu$7524.C[24]
.sym 8748 $false
.sym 8749 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[23]
.sym 8754 $abc$72873$new_n6322_
.sym 8755 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_
.sym 8758 $abc$72873$techmap\pwmIB.$2\state[0:0]_new_inv_
.sym 8761 pwmIB.state
.sym 8790 $auto$alumacc.cc:474:replace_alu$7524.C[24]
.sym 8827 $auto$alumacc.cc:474:replace_alu$7524.C[25]
.sym 8829 $false
.sym 8830 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[24]
.sym 8833 $auto$alumacc.cc:474:replace_alu$7524.C[26]
.sym 8835 $false
.sym 8836 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[25]
.sym 8839 $auto$alumacc.cc:474:replace_alu$7524.C[27]
.sym 8841 $false
.sym 8842 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[26]
.sym 8845 $auto$alumacc.cc:474:replace_alu$7524.C[28]
.sym 8847 $false
.sym 8848 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[27]
.sym 8851 $auto$alumacc.cc:474:replace_alu$7524.C[29]
.sym 8853 $false
.sym 8854 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[28]
.sym 8857 $auto$alumacc.cc:474:replace_alu$7524.C[30]
.sym 8859 $false
.sym 8860 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[29]
.sym 8863 $auto$alumacc.cc:474:replace_alu$7524.C[31]
.sym 8865 $false
.sym 8866 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[30]
.sym 8869 $abc$72873$auto$alumacc.cc:491:replace_alu$7526[31]$2
.sym 8871 $false
.sym 8872 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[31]
.sym 8877 soc.cpu.pcpi_mul.rs1[52]
.sym 8879 soc.cpu.pcpi_mul.rs1[51]
.sym 8880 soc.cpu.pcpi_mul.rs1[54]
.sym 8883 soc.cpu.pcpi_mul.rs1[53]
.sym 8954 $abc$72873$auto$alumacc.cc:491:replace_alu$7526[31]$2
.sym 8963 $false
.sym 8964 $false
.sym 8965 $false
.sym 8966 pwm_connectorIB[19]
.sym 8969 soc.cpu.mem_wdata[19]
.sym 8970 $false
.sym 8971 $false
.sym 8972 $false
.sym 8997 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40532
.sym 8998 clk_16mhz$2$2
.sym 8999 $false
.sym 9001 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[1]
.sym 9002 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[2]
.sym 9003 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[3]
.sym 9004 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[4]
.sym 9005 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[5]
.sym 9006 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[6]
.sym 9007 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[7]
.sym 9074 $false
.sym 9075 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9076 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 9077 soc.cpu.pcpi_mul.rs1[40]
.sym 9080 $false
.sym 9081 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9082 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 9083 soc.cpu.pcpi_mul.rs1[44]
.sym 9086 $false
.sym 9087 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9088 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 9089 soc.cpu.pcpi_mul.rs1[45]
.sym 9092 $false
.sym 9093 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9094 soc.cpu.reg_op1[3]
.sym 9095 soc.cpu.pcpi_mul.rs1[4]
.sym 9098 $false
.sym 9099 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9100 soc.cpu.reg_op1[1]
.sym 9101 soc.cpu.pcpi_mul.rs1[2]
.sym 9104 $false
.sym 9105 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9106 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 9107 soc.cpu.pcpi_mul.rs1[43]
.sym 9110 $false
.sym 9111 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9112 soc.cpu.reg_op1[2]
.sym 9113 soc.cpu.pcpi_mul.rs1[3]
.sym 9116 $false
.sym 9117 soc.cpu.pcpi_mul.mul_waiting$2
.sym 9118 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 9119 soc.cpu.pcpi_mul.rs1[39]
.sym 9120 resetn$2
.sym 9121 clk_16mhz$2$2
.sym 9122 $false
.sym 9123 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[8]
.sym 9124 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[9]
.sym 9125 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[10]
.sym 9126 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[11]
.sym 9127 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[12]
.sym 9128 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[13]
.sym 9129 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[14]
.sym 9130 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[15]
.sym 9159 $true
.sym 9196 $auto$alumacc.cc:474:replace_alu$7676.C[1]
.sym 9198 soc.cpu.reg_op1[0]
.sym 9199 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[0]
.sym 9202 $auto$alumacc.cc:474:replace_alu$7676.C[2]
.sym 9204 soc.cpu.reg_op1[1]
.sym 9205 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[1]
.sym 9208 $auto$alumacc.cc:474:replace_alu$7676.C[3]
.sym 9210 soc.cpu.reg_op1[2]
.sym 9211 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[2]
.sym 9214 $auto$alumacc.cc:474:replace_alu$7676.C[4]
.sym 9216 soc.cpu.reg_op1[3]
.sym 9217 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[3]
.sym 9220 $auto$alumacc.cc:474:replace_alu$7676.C[5]
.sym 9222 soc.cpu.reg_op1[4]
.sym 9223 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[4]
.sym 9226 $auto$alumacc.cc:474:replace_alu$7676.C[6]
.sym 9228 soc.cpu.reg_op1[5]
.sym 9229 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[5]
.sym 9232 $auto$alumacc.cc:474:replace_alu$7676.C[7]
.sym 9234 soc.cpu.reg_op1[6]
.sym 9235 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[6]
.sym 9238 $auto$alumacc.cc:474:replace_alu$7676.C[8]
.sym 9240 soc.cpu.reg_op1[7]
.sym 9241 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[7]
.sym 9246 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[16]
.sym 9247 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[17]
.sym 9248 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[18]
.sym 9249 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[19]
.sym 9250 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[20]
.sym 9251 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[21]
.sym 9252 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[22]
.sym 9253 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[23]
.sym 9282 $auto$alumacc.cc:474:replace_alu$7676.C[8]
.sym 9319 $auto$alumacc.cc:474:replace_alu$7676.C[9]
.sym 9321 soc.cpu.reg_op1[8]
.sym 9322 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[8]
.sym 9325 $auto$alumacc.cc:474:replace_alu$7676.C[10]
.sym 9327 soc.cpu.reg_op1[9]
.sym 9328 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[9]
.sym 9331 $auto$alumacc.cc:474:replace_alu$7676.C[11]
.sym 9333 soc.cpu.reg_op1[10]
.sym 9334 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[10]
.sym 9337 $auto$alumacc.cc:474:replace_alu$7676.C[12]
.sym 9339 soc.cpu.reg_op1[11]
.sym 9340 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[11]
.sym 9343 $auto$alumacc.cc:474:replace_alu$7676.C[13]
.sym 9345 soc.cpu.reg_op1[12]
.sym 9346 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[12]
.sym 9349 $auto$alumacc.cc:474:replace_alu$7676.C[14]
.sym 9351 soc.cpu.reg_op1[13]
.sym 9352 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[13]
.sym 9355 $auto$alumacc.cc:474:replace_alu$7676.C[15]
.sym 9357 soc.cpu.reg_op1[14]
.sym 9358 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[14]
.sym 9361 $auto$alumacc.cc:474:replace_alu$7676.C[16]
.sym 9363 soc.cpu.reg_op1[15]
.sym 9364 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[15]
.sym 9369 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[24]
.sym 9370 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[25]
.sym 9371 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[26]
.sym 9372 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[27]
.sym 9373 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[28]
.sym 9374 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[29]
.sym 9375 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[30]
.sym 9376 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[31]
.sym 9405 $auto$alumacc.cc:474:replace_alu$7676.C[16]
.sym 9442 $auto$alumacc.cc:474:replace_alu$7676.C[17]
.sym 9444 soc.cpu.reg_op1[16]
.sym 9445 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[16]
.sym 9448 $auto$alumacc.cc:474:replace_alu$7676.C[18]
.sym 9450 soc.cpu.reg_op1[17]
.sym 9451 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[17]
.sym 9454 $auto$alumacc.cc:474:replace_alu$7676.C[19]
.sym 9456 soc.cpu.reg_op1[18]
.sym 9457 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[18]
.sym 9460 $auto$alumacc.cc:474:replace_alu$7676.C[20]
.sym 9462 soc.cpu.reg_op1[19]
.sym 9463 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[19]
.sym 9466 $auto$alumacc.cc:474:replace_alu$7676.C[21]
.sym 9468 soc.cpu.reg_op1[20]
.sym 9469 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[20]
.sym 9472 $auto$alumacc.cc:474:replace_alu$7676.C[22]
.sym 9474 soc.cpu.reg_op1[21]
.sym 9475 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[21]
.sym 9478 $auto$alumacc.cc:474:replace_alu$7676.C[23]
.sym 9480 soc.cpu.reg_op1[22]
.sym 9481 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[22]
.sym 9484 $auto$alumacc.cc:474:replace_alu$7676.C[24]
.sym 9486 soc.cpu.reg_op1[23]
.sym 9487 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[23]
.sym 9492 $abc$72873$auto$alumacc.cc:491:replace_alu$7688[31]
.sym 9493 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[24]
.sym 9494 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[6]
.sym 9495 pwm_connectorIB[7]
.sym 9496 pwm_connectorIB[4]
.sym 9497 pwm_connectorIB[2]
.sym 9498 pwm_connectorIB[5]
.sym 9499 pwm_connectorIB[1]
.sym 9528 $auto$alumacc.cc:474:replace_alu$7676.C[24]
.sym 9565 $auto$alumacc.cc:474:replace_alu$7676.C[25]
.sym 9567 soc.cpu.reg_op1[24]
.sym 9568 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[24]
.sym 9571 $auto$alumacc.cc:474:replace_alu$7676.C[26]
.sym 9573 soc.cpu.reg_op1[25]
.sym 9574 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[25]
.sym 9577 $auto$alumacc.cc:474:replace_alu$7676.C[27]
.sym 9579 soc.cpu.reg_op1[26]
.sym 9580 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[26]
.sym 9583 $auto$alumacc.cc:474:replace_alu$7676.C[28]
.sym 9585 soc.cpu.reg_op1[27]
.sym 9586 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[27]
.sym 9589 $auto$alumacc.cc:474:replace_alu$7676.C[29]
.sym 9591 soc.cpu.reg_op1[28]
.sym 9592 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[28]
.sym 9595 $auto$alumacc.cc:474:replace_alu$7676.C[30]
.sym 9597 soc.cpu.reg_op1[29]
.sym 9598 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[29]
.sym 9601 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.C[31]
.sym 9603 soc.cpu.reg_op1[30]
.sym 9604 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[30]
.sym 9607 $abc$72873$auto$alumacc.cc:491:replace_alu$7678[31]$2
.sym 9608 $abc$72873$auto$alumacc.cc:491:replace_alu$7678[31]
.sym 9609 soc.cpu.reg_op1[31]
.sym 9610 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[31]
.sym 9611 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.C[31]
.sym 9616 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[10]
.sym 9618 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[13]
.sym 9619 $abc$72873$auto$wreduce.cc:454:run$7250[1]
.sym 9620 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[21]
.sym 9621 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[19]
.sym 9622 pwm_connectorIB[10]
.sym 9692 $abc$72873$auto$alumacc.cc:491:replace_alu$7678[31]$2
.sym 9695 $false
.sym 9696 $false
.sym 9697 $false
.sym 9698 soc.cpu.reg_op2[3]
.sym 9701 soc.cpu.count_instr[36]
.sym 9702 soc.cpu.instr_rdinstrh
.sym 9703 soc.cpu.instr_rdinstr
.sym 9704 soc.cpu.count_instr[4]
.sym 9707 $false
.sym 9708 $false
.sym 9709 $false
.sym 9710 soc.cpu.reg_op2[8]
.sym 9713 soc.cpu.count_instr[38]
.sym 9714 soc.cpu.instr_rdinstrh
.sym 9715 soc.cpu.instr_rdinstr
.sym 9716 soc.cpu.count_instr[6]
.sym 9719 soc.cpu.count_instr[37]
.sym 9720 soc.cpu.instr_rdinstrh
.sym 9721 soc.cpu.instr_rdinstr
.sym 9722 soc.cpu.count_instr[5]
.sym 9725 soc.cpu.count_instr[34]
.sym 9726 soc.cpu.instr_rdinstrh
.sym 9727 soc.cpu.instr_rdinstr
.sym 9728 soc.cpu.count_instr[2]
.sym 9731 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 9732 $false
.sym 9733 $false
.sym 9734 $false
.sym 9735 resetn$2
.sym 9736 clk_16mhz$2$2
.sym 9737 $abc$72873$auto$rtlil.cc:1981:NotGate$72767
.sym 9738 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[31]
.sym 9741 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[24]
.sym 9744 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[27]
.sym 9812 soc.cpu.count_instr[43]
.sym 9813 soc.cpu.instr_rdinstrh
.sym 9814 soc.cpu.instr_rdinstr
.sym 9815 soc.cpu.count_instr[11]
.sym 9824 soc.cpu.count_instr[44]
.sym 9825 soc.cpu.instr_rdinstrh
.sym 9826 soc.cpu.instr_rdinstr
.sym 9827 soc.cpu.count_instr[12]
.sym 9830 soc.cpu.count_instr[42]
.sym 9831 soc.cpu.instr_rdinstrh
.sym 9832 soc.cpu.instr_rdinstr
.sym 9833 soc.cpu.count_instr[10]
.sym 9836 soc.cpu.count_instr[33]
.sym 9837 soc.cpu.instr_rdinstrh
.sym 9838 soc.cpu.instr_rdinstr
.sym 9839 soc.cpu.count_instr[1]
.sym 9842 $false
.sym 9843 $false
.sym 9844 soc.cpu.count_instr[1]
.sym 9845 soc.cpu.count_instr[0]
.sym 9858 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829$2
.sym 9859 clk_16mhz$2$2
.sym 9860 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 9941 soc.cpu.count_instr[51]
.sym 9942 soc.cpu.instr_rdinstrh
.sym 9943 soc.cpu.instr_rdinstr
.sym 9944 soc.cpu.count_instr[19]
.sym 9947 soc.cpu.count_instr[50]
.sym 9948 soc.cpu.instr_rdinstrh
.sym 9949 soc.cpu.instr_rdinstr
.sym 9950 soc.cpu.count_instr[18]
.sym 9965 soc.cpu.count_instr[54]
.sym 9966 soc.cpu.instr_rdinstrh
.sym 9967 soc.cpu.instr_rdinstr
.sym 9968 soc.cpu.count_instr[22]
.sym 10064 soc.cpu.count_instr[58]
.sym 10065 soc.cpu.instr_rdinstrh
.sym 10066 soc.cpu.instr_rdinstr
.sym 10067 soc.cpu.count_instr[26]
.sym 10082 soc.cpu.count_instr[60]
.sym 10083 soc.cpu.instr_rdinstrh
.sym 10084 soc.cpu.instr_rdinstr
.sym 10085 soc.cpu.count_instr[28]
.sym 10088 soc.cpu.count_instr[61]
.sym 10089 soc.cpu.instr_rdinstrh
.sym 10090 soc.cpu.instr_rdinstr
.sym 10091 soc.cpu.count_instr[29]
.sym 10094 soc.cpu.count_instr[63]
.sym 10095 soc.cpu.instr_rdinstrh
.sym 10096 soc.cpu.instr_rdinstr
.sym 10097 soc.cpu.count_instr[31]
.sym 10112 soc.cpu.reg_op1[13]
.sym 10113 soc.cpu.reg_op1[6]
.sym 10187 $false
.sym 10188 soc.cpu.pcpi_mul.mul_waiting$2
.sym 10189 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 10190 soc.cpu.pcpi_mul.rs1[38]
.sym 10199 $false
.sym 10200 soc.cpu.pcpi_mul.mul_waiting$2
.sym 10201 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 10202 soc.cpu.pcpi_mul.rs1[37]
.sym 10223 $false
.sym 10224 soc.cpu.pcpi_mul.mul_waiting$2
.sym 10225 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 10226 soc.cpu.pcpi_mul.rs1[51]
.sym 10227 resetn$2
.sym 10228 clk_16mhz$2$2
.sym 10229 $false
.sym 10230 $abc$72873$new_n4824_
.sym 10231 $abc$72873$new_n9493_
.sym 10232 $abc$72873$new_n4835_
.sym 10233 $abc$72873$new_n4834_
.sym 10234 $abc$72873$new_n4837_
.sym 10235 $abc$72873$new_n9496_
.sym 10236 soc.spimemio.rd_addr[6]
.sym 10237 soc.spimemio.rd_addr[8]
.sym 10304 $abc$72873$new_n4833_
.sym 10305 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$23754[0]_new_inv_
.sym 10306 soc.cpu.mem_addr[13]
.sym 10307 soc.spimemio.rd_addr[13]
.sym 10310 $false
.sym 10311 $false
.sym 10312 soc.cpu.mem_addr[16]
.sym 10313 soc.spimemio.rd_addr[16]
.sym 10316 soc.cpu.mem_addr[15]
.sym 10317 soc.spimemio.rd_addr[15]
.sym 10318 soc.spimemio.rd_addr[16]
.sym 10319 soc.cpu.mem_addr[16]
.sym 10322 soc.spimemio.rd_addr[13]
.sym 10323 soc.cpu.mem_addr[13]
.sym 10324 soc.spimemio.rd_addr[15]
.sym 10325 soc.cpu.mem_addr[15]
.sym 10328 $abc$72873$new_n4846_
.sym 10329 $abc$72873$new_n9359_
.sym 10330 soc.spimemio.rd_valid
.sym 10331 $abc$72873$new_n4845_
.sym 10334 soc.spimemio.rd_addr[18]
.sym 10335 soc.cpu.mem_addr[18]
.sym 10336 soc.spimemio.rd_addr[9]
.sym 10337 soc.cpu.mem_addr[9]
.sym 10340 soc.spimemio.rd_addr[17]
.sym 10341 soc.cpu.mem_addr[17]
.sym 10342 soc.spimemio.rd_addr[7]
.sym 10343 soc.cpu.mem_addr[7]
.sym 10346 $false
.sym 10347 soc.spimemio.rd_inc
.sym 10348 soc.cpu.mem_addr[17]
.sym 10349 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[17]
.sym 10350 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 10351 clk_16mhz$2$2
.sym 10352 $false
.sym 10353 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$23785[5]_new_
.sym 10354 $abc$72873$new_n4836_
.sym 10355 $abc$72873$new_n9444_
.sym 10356 $abc$72873$new_n4850_
.sym 10357 $abc$72873$new_n9495_
.sym 10358 $abc$72873$new_n4849_
.sym 10359 $abc$72873$new_n9441_
.sym 10360 soc.spimemio.rd_addr[4]
.sym 10427 $abc$72873$new_n9448_
.sym 10428 $abc$72873$new_n9444_
.sym 10429 $abc$72873$new_n9439_
.sym 10430 $abc$72873$new_n9438_
.sym 10433 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$23754[0]_new_inv_
.sym 10434 $abc$72873$new_n9437_
.sym 10435 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[13]
.sym 10436 soc.cpu.mem_addr[13]
.sym 10439 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[17]
.sym 10440 soc.cpu.mem_addr[17]
.sym 10441 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[15]
.sym 10442 soc.cpu.mem_addr[15]
.sym 10445 $false
.sym 10446 soc.spimemio.rd_inc
.sym 10447 soc.cpu.mem_addr[15]
.sym 10448 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[15]
.sym 10451 $false
.sym 10452 soc.spimemio.rd_inc
.sym 10453 soc.cpu.mem_addr[9]
.sym 10454 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[9]
.sym 10457 $false
.sym 10458 soc.spimemio.rd_inc
.sym 10459 soc.cpu.mem_addr[13]
.sym 10460 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[13]
.sym 10463 $false
.sym 10464 soc.spimemio.rd_inc
.sym 10465 soc.cpu.mem_addr[5]
.sym 10466 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[5]
.sym 10469 $false
.sym 10470 soc.spimemio.rd_inc
.sym 10471 soc.cpu.mem_addr[7]
.sym 10472 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[7]
.sym 10473 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 10474 clk_16mhz$2$2
.sym 10475 $false
.sym 10476 $abc$72873$new_n4828_
.sym 10477 $abc$72873$new_n4829_
.sym 10478 $abc$72873$new_n9442_
.sym 10479 $abc$72873$new_n9443_
.sym 10480 $abc$72873$new_n6006_
.sym 10481 $abc$72873$new_n4830_
.sym 10482 $abc$72873$new_n9494_
.sym 10483 soc.spimemio.rd_addr[10]
.sym 10550 $false
.sym 10551 $false
.sym 10552 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[19]
.sym 10553 soc.cpu.mem_addr[19]
.sym 10556 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[11]
.sym 10557 soc.cpu.mem_addr[11]
.sym 10558 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[9]
.sym 10559 soc.cpu.mem_addr[9]
.sym 10562 $false
.sym 10563 soc.spimemio.rd_inc
.sym 10564 soc.cpu.mem_addr[19]
.sym 10565 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[19]
.sym 10568 $false
.sym 10569 soc.spimemio.rd_inc
.sym 10570 soc.cpu.mem_addr[16]
.sym 10571 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[16]
.sym 10574 $false
.sym 10575 soc.spimemio.rd_inc
.sym 10576 soc.cpu.mem_addr[18]
.sym 10577 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[18]
.sym 10580 $false
.sym 10581 soc.spimemio.rd_inc
.sym 10582 soc.cpu.mem_addr[21]
.sym 10583 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[21]
.sym 10586 $false
.sym 10587 soc.spimemio.rd_inc
.sym 10588 soc.cpu.mem_addr[14]
.sym 10589 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[14]
.sym 10592 $false
.sym 10593 soc.spimemio.rd_inc
.sym 10594 soc.cpu.mem_addr[11]
.sym 10595 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[11]
.sym 10596 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 10597 clk_16mhz$2$2
.sym 10598 $false
.sym 10599 $abc$72873$new_n6012_
.sym 10600 $abc$72873$new_n6013_
.sym 10601 $abc$72873$new_n6011_
.sym 10602 $abc$72873$new_n6017_
.sym 10603 pwm_connectorIF[4]
.sym 10604 pwm_connectorIF[3]
.sym 10605 pwm_connectorIF[7]
.sym 10606 pwm_connectorIF[6]
.sym 10673 $false
.sym 10674 $false
.sym 10675 soc.spimemio.rd_addr[19]
.sym 10676 soc.cpu.mem_addr[19]
.sym 10679 $abc$72873$new_n6011_
.sym 10680 $abc$72873$new_n9447_
.sym 10681 $abc$72873$new_n9446_
.sym 10682 $abc$72873$new_n9445_
.sym 10685 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[5]
.sym 10686 soc.cpu.mem_addr[5]
.sym 10687 soc.cpu.mem_addr[3]
.sym 10688 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[3]
.sym 10691 $false
.sym 10692 $false
.sym 10693 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[7]
.sym 10694 soc.cpu.mem_addr[7]
.sym 10697 soc.spimemio.rd_addr[21]
.sym 10698 soc.cpu.mem_addr[21]
.sym 10699 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$23785[19]_new_
.sym 10700 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$23785[22]_new_
.sym 10703 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[18]
.sym 10704 soc.cpu.mem_addr[18]
.sym 10705 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[22]
.sym 10706 soc.cpu.mem_addr[22]
.sym 10709 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[23]
.sym 10710 soc.cpu.mem_addr[23]
.sym 10711 soc.cpu.mem_addr[22]
.sym 10712 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[22]
.sym 10715 $false
.sym 10716 $abc$72873$new_n5464_
.sym 10717 soc.cpu.reg_op1[30]
.sym 10718 $abc$72873$new_n5462_
.sym 10719 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.sym 10720 clk_16mhz$2$2
.sym 10721 $false
.sym 10722 soc.cpu.pcpi_mul.rs1[19]
.sym 10725 soc.cpu.pcpi_mul.rs1[20]
.sym 10726 soc.cpu.pcpi_mul.rs1[15]
.sym 10727 soc.cpu.pcpi_mul.rdx[25]
.sym 10728 soc.cpu.pcpi_mul.rs1[16]
.sym 10796 $false
.sym 10797 $false
.sym 10798 soc.spimemio.rd_addr[22]
.sym 10799 soc.cpu.mem_addr[22]
.sym 10802 $false
.sym 10803 $false
.sym 10804 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[12]
.sym 10805 soc.cpu.mem_addr[12]
.sym 10814 $false
.sym 10815 soc.spimemio.rd_inc
.sym 10816 soc.cpu.mem_addr[12]
.sym 10817 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[12]
.sym 10820 $false
.sym 10821 soc.spimemio.rd_inc
.sym 10822 soc.cpu.mem_addr[22]
.sym 10823 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[22]
.sym 10838 $false
.sym 10839 soc.spimemio.rd_inc
.sym 10840 soc.cpu.mem_addr[23]
.sym 10841 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[23]
.sym 10842 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 10843 clk_16mhz$2$2
.sym 10844 $false
.sym 10845 $abc$72873$new_n5532_
.sym 10846 $abc$72873$new_n5548_
.sym 10847 $abc$72873$new_n5464_
.sym 10849 $abc$72873$new_n5560_
.sym 10850 $abc$72873$new_n5580_
.sym 10851 clock.counterO[1]
.sym 10852 clock.counterO[0]
.sym 10925 $false
.sym 10926 $abc$72873$new_n8290_
.sym 10927 soc.cpu.decoded_imm[14]
.sym 10928 $abc$72873$new_n8257_
.sym 10937 $false
.sym 10938 $abc$72873$new_n8278_
.sym 10939 soc.cpu.decoded_imm[8]
.sym 10940 $abc$72873$new_n8257_
.sym 10943 $false
.sym 10944 $false
.sym 10945 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16045_Y_new_inv_
.sym 10946 $abc$72873$new_n8265_
.sym 10949 $false
.sym 10950 $abc$72873$new_n8298_
.sym 10951 soc.cpu.decoded_imm[18]
.sym 10952 $abc$72873$new_n8257_
.sym 10961 $false
.sym 10962 $abc$72873$new_n8284_
.sym 10963 soc.cpu.decoded_imm[11]
.sym 10964 $abc$72873$new_n8257_
.sym 10965 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851
.sym 10966 clk_16mhz$2$2
.sym 10967 $false
.sym 10969 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[1]
.sym 10970 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[2]
.sym 10971 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[3]
.sym 10972 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[4]
.sym 10973 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[5]
.sym 10974 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[6]
.sym 10975 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[7]
.sym 11042 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[12]
.sym 11043 $abc$72873$new_n5454_
.sym 11044 soc.cpu.cpu_state[2]
.sym 11045 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[12]_new_inv_
.sym 11048 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[5]
.sym 11049 $abc$72873$new_n5454_
.sym 11050 soc.cpu.cpu_state[2]
.sym 11051 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[5]_new_inv_
.sym 11054 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[7]
.sym 11055 $abc$72873$new_n5454_
.sym 11056 soc.cpu.cpu_state[2]
.sym 11057 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[7]_new_inv_
.sym 11060 $false
.sym 11061 $abc$72873$new_n5580_
.sym 11062 soc.cpu.reg_op1[1]
.sym 11063 $abc$72873$new_n5462_
.sym 11066 $false
.sym 11067 $abc$72873$new_n5536_
.sym 11068 soc.cpu.reg_op1[12]
.sym 11069 $abc$72873$new_n5462_
.sym 11072 $false
.sym 11073 $abc$72873$new_n5556_
.sym 11074 soc.cpu.reg_op1[7]
.sym 11075 $abc$72873$new_n5462_
.sym 11078 $false
.sym 11079 $abc$72873$new_n5468_
.sym 11080 soc.cpu.reg_op1[29]
.sym 11081 $abc$72873$new_n5462_
.sym 11084 $false
.sym 11085 $abc$72873$new_n5564_
.sym 11086 soc.cpu.reg_op1[5]
.sym 11087 $abc$72873$new_n5462_
.sym 11088 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.sym 11089 clk_16mhz$2$2
.sym 11090 $false
.sym 11091 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[8]
.sym 11092 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[9]
.sym 11093 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[10]
.sym 11094 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[11]
.sym 11095 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[12]
.sym 11096 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[13]
.sym 11097 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[14]
.sym 11098 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[15]
.sym 11165 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[11]
.sym 11166 $false
.sym 11167 $false
.sym 11168 $false
.sym 11177 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[5]
.sym 11178 $false
.sym 11179 $false
.sym 11180 $false
.sym 11183 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[14]
.sym 11184 $false
.sym 11185 $false
.sym 11186 $false
.sym 11201 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[10]
.sym 11202 $false
.sym 11203 $false
.sym 11204 $false
.sym 11207 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[7]
.sym 11208 $false
.sym 11209 $false
.sym 11210 $false
.sym 11211 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 11212 clk_16mhz$2$2
.sym 11213 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 11214 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[16]
.sym 11215 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[17]
.sym 11216 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[18]
.sym 11217 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[19]
.sym 11218 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[20]
.sym 11219 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[21]
.sym 11220 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[22]
.sym 11221 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[23]
.sym 11288 $false
.sym 11289 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11290 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 11291 soc.cpu.pcpi_mul.rs1[41]
.sym 11294 $false
.sym 11295 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11296 soc.cpu.reg_op1[17]
.sym 11297 soc.cpu.pcpi_mul.rs1[18]
.sym 11300 $false
.sym 11301 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11302 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 11303 soc.cpu.pcpi_mul.rs1[42]
.sym 11318 $false
.sym 11319 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11320 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 11321 soc.cpu.pcpi_mul.rs1[46]
.sym 11324 $false
.sym 11325 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11326 soc.cpu.reg_op1[21]
.sym 11327 soc.cpu.pcpi_mul.rs1[22]
.sym 11330 $false
.sym 11331 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11332 soc.cpu.reg_op1[18]
.sym 11333 soc.cpu.pcpi_mul.rs1[19]
.sym 11334 resetn$2
.sym 11335 clk_16mhz$2$2
.sym 11336 $false
.sym 11337 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[24]
.sym 11338 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[25]
.sym 11339 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[26]
.sym 11340 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[27]
.sym 11341 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[28]
.sym 11342 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[29]
.sym 11343 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[30]
.sym 11344 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[31]
.sym 11423 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[29]
.sym 11424 $abc$72873$new_n5454_
.sym 11425 soc.cpu.cpu_state[2]
.sym 11426 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[29]_new_inv_
.sym 11429 $false
.sym 11430 $abc$72873$new_n5453_
.sym 11431 soc.cpu.reg_op1[31]
.sym 11432 $abc$72873$new_n5462_
.sym 11435 $false
.sym 11436 $abc$72873$new_n5476_
.sym 11437 soc.cpu.reg_op1[27]
.sym 11438 $abc$72873$new_n5462_
.sym 11457 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.sym 11458 clk_16mhz$2$2
.sym 11459 $false
.sym 11460 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[12]
.sym 11461 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[4]
.sym 11462 soc.cpu.pcpi_mul.rs1[30]
.sym 11463 soc.cpu.pcpi_mul.rs1[33]
.sym 11464 soc.cpu.pcpi_mul.rdx[15]
.sym 11465 soc.cpu.pcpi_mul.rs1[32]
.sym 11466 soc.cpu.pcpi_mul.rdx[26]
.sym 11467 soc.cpu.pcpi_mul.rs1[31]
.sym 11534 $false
.sym 11535 $false
.sym 11536 $false
.sym 11537 pwm_connectorIF[3]
.sym 11540 $false
.sym 11541 $false
.sym 11542 $false
.sym 11543 pwm_connectorIF[6]
.sym 11546 $false
.sym 11547 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11548 soc.cpu.reg_op1[23]
.sym 11549 soc.cpu.pcpi_mul.rs1[24]
.sym 11552 $false
.sym 11553 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11554 soc.cpu.reg_op1[22]
.sym 11555 soc.cpu.pcpi_mul.rs1[23]
.sym 11564 $false
.sym 11565 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11566 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 11567 soc.cpu.pcpi_mul.rs1[36]
.sym 11570 $false
.sym 11571 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11572 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 11573 soc.cpu.pcpi_mul.rs1[35]
.sym 11576 $false
.sym 11577 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11578 soc.cpu.reg_op1[24]
.sym 11579 soc.cpu.pcpi_mul.rs1[25]
.sym 11580 resetn$2
.sym 11581 clk_16mhz$2$2
.sym 11582 $false
.sym 11619 $true
.sym 11656 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[0]$2
.sym 11657 $false
.sym 11658 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[0]
.sym 11659 $false
.sym 11660 $false
.sym 11662 $auto$alumacc.cc:474:replace_alu$7490.C[2]
.sym 11664 $false
.sym 11665 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[1]
.sym 11668 $auto$alumacc.cc:474:replace_alu$7490.C[3]
.sym 11670 $false
.sym 11671 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[2]
.sym 11674 $auto$alumacc.cc:474:replace_alu$7490.C[4]
.sym 11676 $false
.sym 11677 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[3]
.sym 11680 $auto$alumacc.cc:474:replace_alu$7490.C[5]
.sym 11682 $false
.sym 11683 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[4]
.sym 11686 $auto$alumacc.cc:474:replace_alu$7490.C[6]
.sym 11688 $false
.sym 11689 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[5]
.sym 11692 $auto$alumacc.cc:474:replace_alu$7490.C[7]
.sym 11694 $false
.sym 11695 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[6]
.sym 11698 $auto$alumacc.cc:474:replace_alu$7490.C[8]
.sym 11700 $false
.sym 11701 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[7]
.sym 11742 $auto$alumacc.cc:474:replace_alu$7490.C[8]
.sym 11779 $auto$alumacc.cc:474:replace_alu$7490.C[9]
.sym 11781 $false
.sym 11782 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[8]
.sym 11785 $auto$alumacc.cc:474:replace_alu$7490.C[10]
.sym 11787 $false
.sym 11788 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[9]
.sym 11791 $auto$alumacc.cc:474:replace_alu$7490.C[11]
.sym 11793 $false
.sym 11794 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[10]
.sym 11797 $auto$alumacc.cc:474:replace_alu$7490.C[12]
.sym 11799 $false
.sym 11800 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[11]
.sym 11803 $auto$alumacc.cc:474:replace_alu$7490.C[13]
.sym 11805 $false
.sym 11806 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[12]
.sym 11809 $auto$alumacc.cc:474:replace_alu$7490.C[14]
.sym 11811 $false
.sym 11812 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[13]
.sym 11815 $auto$alumacc.cc:474:replace_alu$7490.C[15]
.sym 11817 $false
.sym 11818 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[14]
.sym 11821 $auto$alumacc.cc:474:replace_alu$7490.C[16]
.sym 11823 $false
.sym 11824 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[15]
.sym 11865 $auto$alumacc.cc:474:replace_alu$7490.C[16]
.sym 11902 $auto$alumacc.cc:474:replace_alu$7490.C[17]
.sym 11904 $false
.sym 11905 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[16]
.sym 11908 $auto$alumacc.cc:474:replace_alu$7490.C[18]
.sym 11910 $false
.sym 11911 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[17]
.sym 11914 $auto$alumacc.cc:474:replace_alu$7490.C[19]
.sym 11916 $false
.sym 11917 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[18]
.sym 11920 $auto$alumacc.cc:474:replace_alu$7490.C[20]
.sym 11922 $false
.sym 11923 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[19]
.sym 11926 $auto$alumacc.cc:474:replace_alu$7490.C[21]
.sym 11928 $false
.sym 11929 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[20]
.sym 11932 $auto$alumacc.cc:474:replace_alu$7490.C[22]
.sym 11934 $false
.sym 11935 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[21]
.sym 11938 $auto$alumacc.cc:474:replace_alu$7490.C[23]
.sym 11940 $false
.sym 11941 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[22]
.sym 11944 $auto$alumacc.cc:474:replace_alu$7490.C[24]
.sym 11946 $false
.sym 11947 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[23]
.sym 11988 $auto$alumacc.cc:474:replace_alu$7490.C[24]
.sym 12025 $auto$alumacc.cc:474:replace_alu$7490.C[25]
.sym 12027 $false
.sym 12028 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[24]
.sym 12031 $auto$alumacc.cc:474:replace_alu$7490.C[26]
.sym 12033 $false
.sym 12034 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[25]
.sym 12037 $auto$alumacc.cc:474:replace_alu$7490.C[27]
.sym 12039 $false
.sym 12040 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[26]
.sym 12043 $auto$alumacc.cc:474:replace_alu$7490.C[28]
.sym 12045 $false
.sym 12046 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[27]
.sym 12049 $auto$alumacc.cc:474:replace_alu$7490.C[29]
.sym 12051 $false
.sym 12052 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[28]
.sym 12055 $auto$alumacc.cc:474:replace_alu$7490.C[30]
.sym 12057 $false
.sym 12058 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[29]
.sym 12061 $auto$alumacc.cc:474:replace_alu$7490.C[31]
.sym 12063 $false
.sym 12064 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[30]
.sym 12067 $abc$72873$auto$alumacc.cc:491:replace_alu$7492[31]$2
.sym 12069 $false
.sym 12070 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[31]
.sym 12075 $abc$72873$auto$alumacc.cc:491:replace_alu$7497[31]
.sym 12076 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[26]
.sym 12081 soc.cpu.reg_op1[9]
.sym 12152 $abc$72873$auto$alumacc.cc:491:replace_alu$7492[31]$2
.sym 12301 $abc$72873$new_n9409_
.sym 12304 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$8995[14]_new_
.sym 12305 $abc$72873$new_n4794_
.sym 12335 $true
.sym 12372 clock.counterI[0]$2
.sym 12373 $false
.sym 12374 clock.counterI[0]
.sym 12375 $false
.sym 12376 $false
.sym 12378 $auto$alumacc.cc:474:replace_alu$7598.C[2]
.sym 12380 $false
.sym 12381 clock.counterI[1]
.sym 12384 $auto$alumacc.cc:474:replace_alu$7598.C[3]
.sym 12385 $false
.sym 12386 $false
.sym 12387 clock.counterI[2]
.sym 12388 $auto$alumacc.cc:474:replace_alu$7598.C[2]
.sym 12390 $auto$alumacc.cc:474:replace_alu$7598.C[4]
.sym 12391 $false
.sym 12392 $false
.sym 12393 clock.counterI[3]
.sym 12394 $auto$alumacc.cc:474:replace_alu$7598.C[3]
.sym 12396 $auto$alumacc.cc:474:replace_alu$7598.C[5]
.sym 12397 $false
.sym 12398 $false
.sym 12399 clock.counterI[4]
.sym 12400 $auto$alumacc.cc:474:replace_alu$7598.C[4]
.sym 12402 $auto$alumacc.cc:474:replace_alu$7598.C[6]
.sym 12403 $false
.sym 12404 $false
.sym 12405 clock.counterI[5]
.sym 12406 $auto$alumacc.cc:474:replace_alu$7598.C[5]
.sym 12408 $auto$alumacc.cc:474:replace_alu$7598.C[7]
.sym 12409 $false
.sym 12410 $false
.sym 12411 clock.counterI[6]
.sym 12412 $auto$alumacc.cc:474:replace_alu$7598.C[6]
.sym 12414 $auto$alumacc.cc:474:replace_alu$7598.C[8]
.sym 12415 $false
.sym 12416 $false
.sym 12417 clock.counterI[7]
.sym 12418 $auto$alumacc.cc:474:replace_alu$7598.C[7]
.sym 12419 $true
.sym 12420 clk_16mhz$2$2
.sym 12421 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.sym 12426 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$8995[15]_new_
.sym 12427 $abc$72873$new_n9408_
.sym 12428 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[0]
.sym 12429 $abc$72873$new_n4793_
.sym 12430 $abc$72873$new_n4796_
.sym 12431 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[1]
.sym 12432 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[4]
.sym 12433 $abc$72873$new_n4792_
.sym 12498 $auto$alumacc.cc:474:replace_alu$7598.C[8]
.sym 12535 $auto$alumacc.cc:474:replace_alu$7598.C[9]
.sym 12536 $false
.sym 12537 $false
.sym 12538 clock.counterI[8]
.sym 12539 $auto$alumacc.cc:474:replace_alu$7598.C[8]
.sym 12541 $auto$alumacc.cc:474:replace_alu$7598.C[10]
.sym 12542 $false
.sym 12543 $false
.sym 12544 clock.counterI[9]
.sym 12545 $auto$alumacc.cc:474:replace_alu$7598.C[9]
.sym 12547 $auto$alumacc.cc:474:replace_alu$7598.C[11]
.sym 12548 $false
.sym 12549 $false
.sym 12550 clock.counterI[10]
.sym 12551 $auto$alumacc.cc:474:replace_alu$7598.C[10]
.sym 12553 $auto$alumacc.cc:474:replace_alu$7598.C[12]
.sym 12554 $false
.sym 12555 $false
.sym 12556 clock.counterI[11]
.sym 12557 $auto$alumacc.cc:474:replace_alu$7598.C[11]
.sym 12559 $auto$alumacc.cc:474:replace_alu$7598.C[13]
.sym 12560 $false
.sym 12561 $false
.sym 12562 clock.counterI[12]
.sym 12563 $auto$alumacc.cc:474:replace_alu$7598.C[12]
.sym 12565 $auto$alumacc.cc:474:replace_alu$7598.C[14]
.sym 12566 $false
.sym 12567 $false
.sym 12568 clock.counterI[13]
.sym 12569 $auto$alumacc.cc:474:replace_alu$7598.C[13]
.sym 12571 $auto$alumacc.cc:474:replace_alu$7598.C[15]
.sym 12572 $false
.sym 12573 $false
.sym 12574 clock.counterI[14]
.sym 12575 $auto$alumacc.cc:474:replace_alu$7598.C[14]
.sym 12577 $auto$alumacc.cc:474:replace_alu$7598.C[16]
.sym 12578 $false
.sym 12579 $false
.sym 12580 clock.counterI[15]
.sym 12581 $auto$alumacc.cc:474:replace_alu$7598.C[15]
.sym 12582 $true
.sym 12583 clk_16mhz$2$2
.sym 12584 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.sym 12585 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[12]
.sym 12586 $abc$72873$new_n4789_
.sym 12587 $abc$72873$auto$maccmap.cc:111:fulladd$25998[2]
.sym 12588 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[10]
.sym 12589 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.sym 12590 $abc$72873$new_n4787_
.sym 12591 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[9]
.sym 12592 $abc$72873$new_n4795_
.sym 12621 $auto$alumacc.cc:474:replace_alu$7598.C[16]
.sym 12658 $auto$alumacc.cc:474:replace_alu$7598.C[17]
.sym 12659 $false
.sym 12660 $false
.sym 12661 clock.counterI[16]
.sym 12662 $auto$alumacc.cc:474:replace_alu$7598.C[16]
.sym 12664 $auto$alumacc.cc:474:replace_alu$7598.C[18]
.sym 12665 $false
.sym 12666 $false
.sym 12667 clock.counterI[17]
.sym 12668 $auto$alumacc.cc:474:replace_alu$7598.C[17]
.sym 12670 $auto$alumacc.cc:474:replace_alu$7598.C[19]
.sym 12671 $false
.sym 12672 $false
.sym 12673 clock.counterI[18]
.sym 12674 $auto$alumacc.cc:474:replace_alu$7598.C[18]
.sym 12676 $auto$alumacc.cc:474:replace_alu$7598.C[20]
.sym 12677 $false
.sym 12678 $false
.sym 12679 clock.counterI[19]
.sym 12680 $auto$alumacc.cc:474:replace_alu$7598.C[19]
.sym 12682 $auto$alumacc.cc:474:replace_alu$7598.C[21]
.sym 12683 $false
.sym 12684 $false
.sym 12685 clock.counterI[20]
.sym 12686 $auto$alumacc.cc:474:replace_alu$7598.C[20]
.sym 12688 $auto$alumacc.cc:474:replace_alu$7598.C[22]
.sym 12689 $false
.sym 12690 $false
.sym 12691 clock.counterI[21]
.sym 12692 $auto$alumacc.cc:474:replace_alu$7598.C[21]
.sym 12694 $auto$alumacc.cc:474:replace_alu$7598.C[23]
.sym 12695 $false
.sym 12696 $false
.sym 12697 clock.counterI[22]
.sym 12698 $auto$alumacc.cc:474:replace_alu$7598.C[22]
.sym 12700 $auto$alumacc.cc:474:replace_alu$7598.C[24]
.sym 12701 $false
.sym 12702 $false
.sym 12703 clock.counterI[23]
.sym 12704 $auto$alumacc.cc:474:replace_alu$7598.C[23]
.sym 12705 $true
.sym 12706 clk_16mhz$2$2
.sym 12707 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.sym 12708 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[6]
.sym 12709 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[23]
.sym 12710 $abc$72873$new_n5805_
.sym 12711 $abc$72873$new_n4788_
.sym 12712 $abc$72873$new_n4791_
.sym 12713 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[11]
.sym 12714 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[20]
.sym 12715 $abc$72873$new_n6324_
.sym 12744 $auto$alumacc.cc:474:replace_alu$7598.C[24]
.sym 12781 $auto$alumacc.cc:474:replace_alu$7598.C[25]
.sym 12782 $false
.sym 12783 $false
.sym 12784 clock.counterI[24]
.sym 12785 $auto$alumacc.cc:474:replace_alu$7598.C[24]
.sym 12787 $auto$alumacc.cc:474:replace_alu$7598.C[26]
.sym 12788 $false
.sym 12789 $false
.sym 12790 clock.counterI[25]
.sym 12791 $auto$alumacc.cc:474:replace_alu$7598.C[25]
.sym 12793 $auto$alumacc.cc:474:replace_alu$7598.C[27]
.sym 12794 $false
.sym 12795 $false
.sym 12796 clock.counterI[26]
.sym 12797 $auto$alumacc.cc:474:replace_alu$7598.C[26]
.sym 12799 $auto$alumacc.cc:474:replace_alu$7598.C[28]
.sym 12800 $false
.sym 12801 $false
.sym 12802 clock.counterI[27]
.sym 12803 $auto$alumacc.cc:474:replace_alu$7598.C[27]
.sym 12805 $auto$alumacc.cc:474:replace_alu$7598.C[29]
.sym 12806 $false
.sym 12807 $false
.sym 12808 clock.counterI[28]
.sym 12809 $auto$alumacc.cc:474:replace_alu$7598.C[28]
.sym 12811 $auto$alumacc.cc:474:replace_alu$7598.C[30]
.sym 12812 $false
.sym 12813 $false
.sym 12814 clock.counterI[29]
.sym 12815 $auto$alumacc.cc:474:replace_alu$7598.C[29]
.sym 12817 $auto$alumacc.cc:474:replace_alu$7598.C[31]
.sym 12818 $false
.sym 12819 $false
.sym 12820 clock.counterI[30]
.sym 12821 $auto$alumacc.cc:474:replace_alu$7598.C[30]
.sym 12824 $false
.sym 12825 $false
.sym 12826 clock.counterI[31]
.sym 12827 $auto$alumacc.cc:474:replace_alu$7598.C[31]
.sym 12828 $true
.sym 12829 clk_16mhz$2$2
.sym 12830 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.sym 12831 $abc$72873$new_n6321_
.sym 12832 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[22]
.sym 12833 $abc$72873$new_n6323_
.sym 12834 $abc$72873$new_n6320_
.sym 12835 $abc$72873$new_n9410_
.sym 12836 $abc$72873$new_n6319_
.sym 12837 $abc$72873$new_n5802_
.sym 12838 $abc$72873$auto$rtlil.cc:1848:ReduceOr$7536_new_inv_
.sym 12905 pwm_connectorIB[5]
.sym 12906 pwm_connectorIB[4]
.sym 12907 pwm_connectorIB[3]
.sym 12908 pwm_connectorIB[2]
.sym 12911 $false
.sym 12912 $false
.sym 12913 pwmIB.count_temp[8]
.sym 12914 $abc$72873$techmap\pwmIB.$2\state[0:0]_new_inv_
.sym 12929 $false
.sym 12930 $false
.sym 12931 $abc$72873$auto$rtlil.cc:1848:ReduceOr$7536_new_inv_
.sym 12932 pwmIB.state
.sym 12947 $false
.sym 12948 $false
.sym 12949 pwmIB.count_temp[8]
.sym 12950 $abc$72873$techmap\pwmIB.$2\state[0:0]_new_inv_
.sym 12951 $true
.sym 12952 clk_16mhz$2$2
.sym 12953 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 12954 $abc$72873$new_n5798_
.sym 12955 $abc$72873$new_n5801_
.sym 12956 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[25]
.sym 12957 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14442[0]_new_
.sym 12958 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[26]
.sym 12959 pwm_connectorIB[22]
.sym 12960 pwm_connectorIB[23]
.sym 12961 pwm_connectorIB[20]
.sym 13028 $false
.sym 13029 soc.cpu.pcpi_mul.mul_waiting$2
.sym 13030 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 13031 soc.cpu.pcpi_mul.rs1[53]
.sym 13040 $false
.sym 13041 soc.cpu.pcpi_mul.mul_waiting$2
.sym 13042 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 13043 soc.cpu.pcpi_mul.rs1[52]
.sym 13046 $false
.sym 13047 soc.cpu.pcpi_mul.mul_waiting$2
.sym 13048 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 13049 soc.cpu.pcpi_mul.rs1[55]
.sym 13064 $false
.sym 13065 soc.cpu.pcpi_mul.mul_waiting$2
.sym 13066 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 13067 soc.cpu.pcpi_mul.rs1[54]
.sym 13074 resetn$2
.sym 13075 clk_16mhz$2$2
.sym 13076 $false
.sym 13077 $abc$72873$new_n7773_
.sym 13078 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[4]
.sym 13079 $abc$72873$new_n7796_
.sym 13080 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[12]
.sym 13081 $abc$72873$new_n7840_
.sym 13082 soc.cpu.pcpi_mul.rs2[14]
.sym 13083 soc.cpu.pcpi_mul.rs2[15]
.sym 13084 soc.cpu.pcpi_mul.rs2[16]
.sym 13113 $true
.sym 13150 $auto$alumacc.cc:474:replace_alu$7686.C[1]
.sym 13152 soc.cpu.reg_op1[0]
.sym 13153 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[0]
.sym 13156 $auto$alumacc.cc:474:replace_alu$7686.C[2]
.sym 13157 $false
.sym 13158 soc.cpu.reg_op1[1]
.sym 13159 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[1]
.sym 13160 $auto$alumacc.cc:474:replace_alu$7686.C[1]
.sym 13162 $auto$alumacc.cc:474:replace_alu$7686.C[3]
.sym 13163 $false
.sym 13164 soc.cpu.reg_op1[2]
.sym 13165 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[2]
.sym 13166 $auto$alumacc.cc:474:replace_alu$7686.C[2]
.sym 13168 $auto$alumacc.cc:474:replace_alu$7686.C[4]
.sym 13169 $false
.sym 13170 soc.cpu.reg_op1[3]
.sym 13171 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[3]
.sym 13172 $auto$alumacc.cc:474:replace_alu$7686.C[3]
.sym 13174 $auto$alumacc.cc:474:replace_alu$7686.C[5]
.sym 13175 $false
.sym 13176 soc.cpu.reg_op1[4]
.sym 13177 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[4]
.sym 13178 $auto$alumacc.cc:474:replace_alu$7686.C[4]
.sym 13180 $auto$alumacc.cc:474:replace_alu$7686.C[6]
.sym 13181 $false
.sym 13182 soc.cpu.reg_op1[5]
.sym 13183 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[5]
.sym 13184 $auto$alumacc.cc:474:replace_alu$7686.C[5]
.sym 13186 $auto$alumacc.cc:474:replace_alu$7686.C[7]
.sym 13187 $false
.sym 13188 soc.cpu.reg_op1[6]
.sym 13189 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[6]
.sym 13190 $auto$alumacc.cc:474:replace_alu$7686.C[6]
.sym 13192 $auto$alumacc.cc:474:replace_alu$7686.C[8]
.sym 13193 $false
.sym 13194 soc.cpu.reg_op1[7]
.sym 13195 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[7]
.sym 13196 $auto$alumacc.cc:474:replace_alu$7686.C[7]
.sym 13200 $abc$72873$new_n7916_
.sym 13201 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[9]
.sym 13202 $abc$72873$new_n7930_
.sym 13203 soc.cpu.pcpi_mul.rs1[29]
.sym 13204 soc.cpu.pcpi_mul.rs1[26]
.sym 13205 soc.cpu.pcpi_mul.rs1[27]
.sym 13206 soc.cpu.pcpi_mul.rs1[28]
.sym 13207 soc.cpu.pcpi_mul.rs1[25]
.sym 13236 $auto$alumacc.cc:474:replace_alu$7686.C[8]
.sym 13273 $auto$alumacc.cc:474:replace_alu$7686.C[9]
.sym 13274 $false
.sym 13275 soc.cpu.reg_op1[8]
.sym 13276 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[8]
.sym 13277 $auto$alumacc.cc:474:replace_alu$7686.C[8]
.sym 13279 $auto$alumacc.cc:474:replace_alu$7686.C[10]
.sym 13280 $false
.sym 13281 soc.cpu.reg_op1[9]
.sym 13282 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[9]
.sym 13283 $auto$alumacc.cc:474:replace_alu$7686.C[9]
.sym 13285 $auto$alumacc.cc:474:replace_alu$7686.C[11]
.sym 13286 $false
.sym 13287 soc.cpu.reg_op1[10]
.sym 13288 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[10]
.sym 13289 $auto$alumacc.cc:474:replace_alu$7686.C[10]
.sym 13291 $auto$alumacc.cc:474:replace_alu$7686.C[12]
.sym 13292 $false
.sym 13293 soc.cpu.reg_op1[11]
.sym 13294 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[11]
.sym 13295 $auto$alumacc.cc:474:replace_alu$7686.C[11]
.sym 13297 $auto$alumacc.cc:474:replace_alu$7686.C[13]
.sym 13298 $false
.sym 13299 soc.cpu.reg_op1[12]
.sym 13300 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[12]
.sym 13301 $auto$alumacc.cc:474:replace_alu$7686.C[12]
.sym 13303 $auto$alumacc.cc:474:replace_alu$7686.C[14]
.sym 13304 $false
.sym 13305 soc.cpu.reg_op1[13]
.sym 13306 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[13]
.sym 13307 $auto$alumacc.cc:474:replace_alu$7686.C[13]
.sym 13309 $auto$alumacc.cc:474:replace_alu$7686.C[15]
.sym 13310 $false
.sym 13311 soc.cpu.reg_op1[14]
.sym 13312 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[14]
.sym 13313 $auto$alumacc.cc:474:replace_alu$7686.C[14]
.sym 13315 $auto$alumacc.cc:474:replace_alu$7686.C[16]
.sym 13316 $false
.sym 13317 soc.cpu.reg_op1[15]
.sym 13318 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[15]
.sym 13319 $auto$alumacc.cc:474:replace_alu$7686.C[15]
.sym 13323 $abc$72873$new_n8121_
.sym 13324 $abc$72873$new_n8032_
.sym 13325 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[28]
.sym 13326 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31503[1]_new_inv_
.sym 13327 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[23]
.sym 13328 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[20]
.sym 13329 $abc$72873$auto$rtlil.cc:1981:NotGate$72767
.sym 13330 soc.cpu.pcpi_mul.rs2[0]
.sym 13359 $auto$alumacc.cc:474:replace_alu$7686.C[16]
.sym 13396 $auto$alumacc.cc:474:replace_alu$7686.C[17]
.sym 13397 $false
.sym 13398 soc.cpu.reg_op1[16]
.sym 13399 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[16]
.sym 13400 $auto$alumacc.cc:474:replace_alu$7686.C[16]
.sym 13402 $auto$alumacc.cc:474:replace_alu$7686.C[18]
.sym 13403 $false
.sym 13404 soc.cpu.reg_op1[17]
.sym 13405 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[17]
.sym 13406 $auto$alumacc.cc:474:replace_alu$7686.C[17]
.sym 13408 $auto$alumacc.cc:474:replace_alu$7686.C[19]
.sym 13409 $false
.sym 13410 soc.cpu.reg_op1[18]
.sym 13411 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[18]
.sym 13412 $auto$alumacc.cc:474:replace_alu$7686.C[18]
.sym 13414 $auto$alumacc.cc:474:replace_alu$7686.C[20]
.sym 13415 $false
.sym 13416 soc.cpu.reg_op1[19]
.sym 13417 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[19]
.sym 13418 $auto$alumacc.cc:474:replace_alu$7686.C[19]
.sym 13420 $auto$alumacc.cc:474:replace_alu$7686.C[21]
.sym 13421 $false
.sym 13422 soc.cpu.reg_op1[20]
.sym 13423 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[20]
.sym 13424 $auto$alumacc.cc:474:replace_alu$7686.C[20]
.sym 13426 $auto$alumacc.cc:474:replace_alu$7686.C[22]
.sym 13427 $false
.sym 13428 soc.cpu.reg_op1[21]
.sym 13429 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[21]
.sym 13430 $auto$alumacc.cc:474:replace_alu$7686.C[21]
.sym 13432 $auto$alumacc.cc:474:replace_alu$7686.C[23]
.sym 13433 $false
.sym 13434 soc.cpu.reg_op1[22]
.sym 13435 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[22]
.sym 13436 $auto$alumacc.cc:474:replace_alu$7686.C[22]
.sym 13438 $auto$alumacc.cc:474:replace_alu$7686.C[24]
.sym 13439 $false
.sym 13440 soc.cpu.reg_op1[23]
.sym 13441 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[23]
.sym 13442 $auto$alumacc.cc:474:replace_alu$7686.C[23]
.sym 13448 $abc$72873$auto$wreduce.cc:454:run$7250[2]
.sym 13449 $abc$72873$auto$wreduce.cc:454:run$7250[3]
.sym 13450 $abc$72873$auto$wreduce.cc:454:run$7250[4]
.sym 13451 $abc$72873$auto$wreduce.cc:454:run$7250[5]
.sym 13452 $abc$72873$auto$wreduce.cc:454:run$7250[6]
.sym 13453 $abc$72873$auto$wreduce.cc:454:run$7250[7]
.sym 13482 $auto$alumacc.cc:474:replace_alu$7686.C[24]
.sym 13519 $auto$alumacc.cc:474:replace_alu$7686.C[25]
.sym 13520 $false
.sym 13521 soc.cpu.reg_op1[24]
.sym 13522 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[24]
.sym 13523 $auto$alumacc.cc:474:replace_alu$7686.C[24]
.sym 13525 $auto$alumacc.cc:474:replace_alu$7686.C[26]
.sym 13526 $false
.sym 13527 soc.cpu.reg_op1[25]
.sym 13528 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[25]
.sym 13529 $auto$alumacc.cc:474:replace_alu$7686.C[25]
.sym 13531 $auto$alumacc.cc:474:replace_alu$7686.C[27]
.sym 13532 $false
.sym 13533 soc.cpu.reg_op1[26]
.sym 13534 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[26]
.sym 13535 $auto$alumacc.cc:474:replace_alu$7686.C[26]
.sym 13537 $auto$alumacc.cc:474:replace_alu$7686.C[28]
.sym 13538 $false
.sym 13539 soc.cpu.reg_op1[27]
.sym 13540 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[27]
.sym 13541 $auto$alumacc.cc:474:replace_alu$7686.C[27]
.sym 13543 $auto$alumacc.cc:474:replace_alu$7686.C[29]
.sym 13544 $false
.sym 13545 soc.cpu.reg_op1[28]
.sym 13546 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[28]
.sym 13547 $auto$alumacc.cc:474:replace_alu$7686.C[28]
.sym 13549 $auto$alumacc.cc:474:replace_alu$7686.C[30]
.sym 13550 $false
.sym 13551 soc.cpu.reg_op1[29]
.sym 13552 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[29]
.sym 13553 $auto$alumacc.cc:474:replace_alu$7686.C[29]
.sym 13555 $auto$alumacc.cc:474:replace_alu$7686.C[31]
.sym 13556 $false
.sym 13557 soc.cpu.reg_op1[30]
.sym 13558 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[30]
.sym 13559 $auto$alumacc.cc:474:replace_alu$7686.C[30]
.sym 13561 $abc$72873$auto$alumacc.cc:491:replace_alu$7688[31]$2
.sym 13562 $false
.sym 13563 soc.cpu.reg_op1[31]
.sym 13564 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[31]
.sym 13565 $auto$alumacc.cc:474:replace_alu$7686.C[31]
.sym 13569 $abc$72873$auto$wreduce.cc:454:run$7250[8]
.sym 13570 $abc$72873$auto$wreduce.cc:454:run$7250[9]
.sym 13571 $abc$72873$auto$wreduce.cc:454:run$7250[10]
.sym 13572 $abc$72873$auto$wreduce.cc:454:run$7250[11]
.sym 13573 $abc$72873$auto$wreduce.cc:454:run$7250[12]
.sym 13574 $abc$72873$auto$wreduce.cc:454:run$7250[13]
.sym 13575 $abc$72873$auto$wreduce.cc:454:run$7250[14]
.sym 13576 $abc$72873$auto$wreduce.cc:454:run$7250[15]
.sym 13646 $abc$72873$auto$alumacc.cc:491:replace_alu$7688[31]$2
.sym 13649 $false
.sym 13650 $false
.sym 13651 $false
.sym 13652 pwm_connectorIB[24]
.sym 13655 $false
.sym 13656 $false
.sym 13657 $false
.sym 13658 soc.cpu.reg_op2[6]
.sym 13661 soc.cpu.mem_wdata[7]
.sym 13662 $false
.sym 13663 $false
.sym 13664 $false
.sym 13667 soc.cpu.mem_wdata[4]
.sym 13668 $false
.sym 13669 $false
.sym 13670 $false
.sym 13673 soc.cpu.mem_wdata[2]
.sym 13674 $false
.sym 13675 $false
.sym 13676 $false
.sym 13679 soc.cpu.mem_wdata[5]
.sym 13680 $false
.sym 13681 $false
.sym 13682 $false
.sym 13685 soc.cpu.mem_wdata[1]
.sym 13686 $false
.sym 13687 $false
.sym 13688 $false
.sym 13689 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40004
.sym 13690 clk_16mhz$2$2
.sym 13691 $false
.sym 13692 $abc$72873$auto$wreduce.cc:454:run$7250[16]
.sym 13693 $abc$72873$auto$wreduce.cc:454:run$7250[17]
.sym 13694 $abc$72873$auto$wreduce.cc:454:run$7250[18]
.sym 13695 $abc$72873$auto$wreduce.cc:454:run$7250[19]
.sym 13696 $abc$72873$auto$wreduce.cc:454:run$7250[20]
.sym 13697 $abc$72873$auto$wreduce.cc:454:run$7250[21]
.sym 13698 $abc$72873$auto$wreduce.cc:454:run$7250[22]
.sym 13699 $abc$72873$auto$wreduce.cc:454:run$7250[23]
.sym 13772 $false
.sym 13773 $false
.sym 13774 $false
.sym 13775 soc.cpu.reg_op2[10]
.sym 13784 $false
.sym 13785 $false
.sym 13786 $false
.sym 13787 soc.cpu.reg_op2[13]
.sym 13790 $false
.sym 13791 $false
.sym 13792 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[1]
.sym 13793 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[0]
.sym 13796 $false
.sym 13797 $false
.sym 13798 $false
.sym 13799 soc.cpu.reg_op2[21]
.sym 13802 $false
.sym 13803 $false
.sym 13804 $false
.sym 13805 soc.cpu.reg_op2[19]
.sym 13808 soc.cpu.mem_wdata[10]
.sym 13809 $false
.sym 13810 $false
.sym 13811 $false
.sym 13812 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40268
.sym 13813 clk_16mhz$2$2
.sym 13814 $false
.sym 13815 $abc$72873$auto$wreduce.cc:454:run$7250[24]
.sym 13816 $abc$72873$auto$wreduce.cc:454:run$7250[25]
.sym 13817 $abc$72873$auto$wreduce.cc:454:run$7250[26]
.sym 13818 $abc$72873$auto$wreduce.cc:454:run$7250[27]
.sym 13819 $abc$72873$auto$wreduce.cc:454:run$7250[28]
.sym 13820 $abc$72873$auto$wreduce.cc:454:run$7250[29]
.sym 13821 $abc$72873$auto$wreduce.cc:454:run$7250[30]
.sym 13822 $abc$72873$auto$wreduce.cc:454:run$7250[31]
.sym 13889 $false
.sym 13890 $false
.sym 13891 $false
.sym 13892 soc.cpu.reg_op2[31]
.sym 13907 $false
.sym 13908 $false
.sym 13909 $false
.sym 13910 soc.cpu.reg_op2[24]
.sym 13925 $false
.sym 13926 $false
.sym 13927 $false
.sym 13928 soc.cpu.reg_op2[27]
.sym 13938 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31735[1]_new_inv_
.sym 13939 $abc$72873$new_n7915_
.sym 13940 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31671[1]_new_inv_
.sym 13941 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[10]_new_
.sym 13942 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[29]
.sym 13943 $abc$72873$new_n7795_
.sym 13944 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[26]
.sym 14062 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[60]_new_inv_
.sym 14063 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[2]_new_
.sym 14064 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[44]_new_inv_
.sym 14065 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[45]_new_inv_
.sym 14066 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[54]_new_inv_
.sym 14067 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[57]_new_inv_
.sym 14184 $abc$72873$new_n5602_
.sym 14185 $abc$72873$new_n5606_
.sym 14186 $abc$72873$new_n5605_
.sym 14188 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[3]_new_
.sym 14189 $abc$72873$new_n5600_
.sym 14190 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[52]_new_inv_
.sym 14191 $abc$72873$new_n5601_
.sym 14288 $false
.sym 14289 $abc$72873$new_n5532_
.sym 14290 soc.cpu.reg_op1[13]
.sym 14291 $abc$72873$new_n5462_
.sym 14294 $false
.sym 14295 $abc$72873$new_n5560_
.sym 14296 soc.cpu.reg_op1[6]
.sym 14297 $abc$72873$new_n5462_
.sym 14304 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.sym 14305 clk_16mhz$2$2
.sym 14306 $false
.sym 14307 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[49]_new_inv_
.sym 14308 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[59]_new_inv_
.sym 14310 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[35]_new_inv_
.sym 14311 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[46]_new_inv_
.sym 14313 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[50]_new_inv_
.sym 14314 pin_7$2
.sym 14381 $abc$72873$new_n4834_
.sym 14382 $abc$72873$new_n4831_
.sym 14383 $abc$72873$new_n4828_
.sym 14384 $abc$72873$new_n4825_
.sym 14387 soc.spimemio.rd_addr[8]
.sym 14388 soc.cpu.mem_addr[8]
.sym 14389 soc.cpu.mem_addr[12]
.sym 14390 soc.spimemio.rd_addr[12]
.sym 14393 $false
.sym 14394 $false
.sym 14395 soc.spimemio.rd_addr[6]
.sym 14396 soc.cpu.mem_addr[6]
.sym 14399 $abc$72873$new_n4838_
.sym 14400 $abc$72873$new_n4836_
.sym 14401 $abc$72873$new_n4837_
.sym 14402 $abc$72873$new_n4835_
.sym 14405 $false
.sym 14406 $false
.sym 14407 soc.cpu.mem_addr[8]
.sym 14408 soc.spimemio.rd_addr[8]
.sym 14411 $false
.sym 14412 $abc$72873$new_n9360_
.sym 14413 $abc$72873$new_n9495_
.sym 14414 $abc$72873$new_n9493_
.sym 14417 $false
.sym 14418 soc.spimemio.rd_inc
.sym 14419 soc.cpu.mem_addr[6]
.sym 14420 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[6]
.sym 14423 $false
.sym 14424 soc.spimemio.rd_inc
.sym 14425 soc.cpu.mem_addr[8]
.sym 14426 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[8]
.sym 14427 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 14428 clk_16mhz$2$2
.sym 14429 $false
.sym 14431 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[58]_new_inv_
.sym 14432 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[42]_new_inv_
.sym 14433 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[3]
.sym 14434 soc.spimemio.rd_addr[3]
.sym 14436 soc.spimemio.rdata[6]
.sym 14504 $false
.sym 14505 $false
.sym 14506 soc.spimemio.rd_addr[5]
.sym 14507 soc.cpu.mem_addr[5]
.sym 14510 soc.spimemio.rd_addr[3]
.sym 14511 soc.cpu.mem_addr[3]
.sym 14512 soc.spimemio.rd_addr[4]
.sym 14513 soc.cpu.mem_addr[4]
.sym 14516 $abc$72873$new_n9441_
.sym 14517 $abc$72873$new_n9443_
.sym 14518 soc.cpu.mem_addr[4]
.sym 14519 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[4]
.sym 14522 soc.cpu.mem_addr[4]
.sym 14523 soc.spimemio.rd_addr[4]
.sym 14524 soc.cpu.mem_addr[6]
.sym 14525 soc.spimemio.rd_addr[6]
.sym 14528 $abc$72873$new_n4850_
.sym 14529 $abc$72873$new_n4849_
.sym 14530 $abc$72873$new_n9494_
.sym 14531 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$23785[5]_new_
.sym 14534 soc.cpu.mem_addr[3]
.sym 14535 soc.spimemio.rd_addr[3]
.sym 14536 soc.spimemio.rd_addr[10]
.sym 14537 soc.cpu.mem_addr[10]
.sym 14540 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[8]
.sym 14541 soc.cpu.mem_addr[8]
.sym 14542 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[6]
.sym 14543 soc.cpu.mem_addr[6]
.sym 14546 $false
.sym 14547 soc.spimemio.rd_inc
.sym 14548 soc.cpu.mem_addr[4]
.sym 14549 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[4]
.sym 14550 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 14551 clk_16mhz$2$2
.sym 14552 $false
.sym 14555 soc.cpu.reg_op2[20]
.sym 14558 soc.cpu.reg_op2[16]
.sym 14627 $abc$72873$new_n4830_
.sym 14628 $abc$72873$new_n4829_
.sym 14629 soc.spimemio.rd_addr[11]
.sym 14630 soc.cpu.mem_addr[11]
.sym 14633 soc.cpu.mem_addr[10]
.sym 14634 soc.spimemio.rd_addr[10]
.sym 14635 soc.spimemio.rd_addr[12]
.sym 14636 soc.cpu.mem_addr[12]
.sym 14639 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[14]
.sym 14640 soc.cpu.mem_addr[14]
.sym 14641 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[10]
.sym 14642 soc.cpu.mem_addr[10]
.sym 14645 $abc$72873$new_n6006_
.sym 14646 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$23726[19]_new_inv_
.sym 14647 $abc$72873$new_n6003_
.sym 14648 $abc$72873$new_n9442_
.sym 14651 soc.cpu.mem_addr[12]
.sym 14652 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[12]
.sym 14653 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[16]
.sym 14654 soc.cpu.mem_addr[16]
.sym 14657 soc.spimemio.rd_addr[23]
.sym 14658 soc.cpu.mem_addr[23]
.sym 14659 soc.spimemio.rd_addr[2]
.sym 14660 soc.cpu.mem_addr[2]
.sym 14663 soc.spimemio.rd_addr[20]
.sym 14664 soc.cpu.mem_addr[20]
.sym 14665 soc.spimemio.rd_addr[14]
.sym 14666 soc.cpu.mem_addr[14]
.sym 14669 $false
.sym 14670 soc.spimemio.rd_inc
.sym 14671 soc.cpu.mem_addr[10]
.sym 14672 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[10]
.sym 14673 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 14674 clk_16mhz$2$2
.sym 14675 $false
.sym 14679 soc.spimemio.rd_addr[20]
.sym 14683 soc.spimemio.rd_addr[2]
.sym 14750 soc.cpu.mem_addr[16]
.sym 14751 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[16]
.sym 14752 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[20]
.sym 14753 soc.cpu.mem_addr[20]
.sym 14756 soc.spimemio.rd_addr[2]
.sym 14757 soc.cpu.mem_addr[2]
.sym 14758 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[4]
.sym 14759 soc.cpu.mem_addr[4]
.sym 14762 $abc$72873$new_n6013_
.sym 14763 $abc$72873$new_n6012_
.sym 14764 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[21]
.sym 14765 soc.cpu.mem_addr[21]
.sym 14768 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[3]
.sym 14769 soc.cpu.mem_addr[3]
.sym 14770 soc.cpu.mem_addr[20]
.sym 14771 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[20]
.sym 14774 soc.cpu.mem_wdata[4]
.sym 14775 $false
.sym 14776 $false
.sym 14777 $false
.sym 14780 soc.cpu.mem_wdata[3]
.sym 14781 $false
.sym 14782 $false
.sym 14783 $false
.sym 14786 soc.cpu.mem_wdata[7]
.sym 14787 $false
.sym 14788 $false
.sym 14789 $false
.sym 14792 soc.cpu.mem_wdata[6]
.sym 14793 $false
.sym 14794 $false
.sym 14795 $false
.sym 14796 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38948
.sym 14797 clk_16mhz$2$2
.sym 14798 $false
.sym 14799 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[3]_new_inv_
.sym 14800 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[2]_new_inv_
.sym 14801 $abc$72873$new_n5576_
.sym 14802 $abc$72873$new_n5572_
.sym 14803 soc.cpu.reg_op2[15]
.sym 14804 soc.cpu.reg_op2[31]
.sym 14805 soc.cpu.reg_op2[24]
.sym 14806 soc.cpu.reg_op2[13]
.sym 14873 $false
.sym 14874 soc.cpu.pcpi_mul.mul_waiting$2
.sym 14875 soc.cpu.reg_op1[19]
.sym 14876 soc.cpu.pcpi_mul.rs1[20]
.sym 14891 $false
.sym 14892 soc.cpu.pcpi_mul.mul_waiting$2
.sym 14893 soc.cpu.reg_op1[20]
.sym 14894 soc.cpu.pcpi_mul.rs1[21]
.sym 14897 $false
.sym 14898 soc.cpu.pcpi_mul.mul_waiting$2
.sym 14899 soc.cpu.reg_op1[15]
.sym 14900 soc.cpu.pcpi_mul.rs1[16]
.sym 14903 $false
.sym 14904 $false
.sym 14905 $false
.sym 14906 $false
.sym 14909 $false
.sym 14910 soc.cpu.pcpi_mul.mul_waiting$2
.sym 14911 soc.cpu.reg_op1[16]
.sym 14912 soc.cpu.pcpi_mul.rs1[17]
.sym 14919 resetn$2
.sym 14920 clk_16mhz$2$2
.sym 14921 $false
.sym 14922 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[6]_new_inv_
.sym 14923 $abc$72873$new_n5524_
.sym 14924 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[15]_new_inv_
.sym 14926 $abc$72873$new_n5552_
.sym 14927 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[8]_new_inv_
.sym 14928 soc.cpu.reg_op2[23]
.sym 14929 soc.cpu.reg_op2[9]
.sym 14996 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[13]
.sym 14997 $abc$72873$new_n5454_
.sym 14998 soc.cpu.cpu_state[2]
.sym 14999 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[13]_new_inv_
.sym 15002 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[9]
.sym 15003 $abc$72873$new_n5454_
.sym 15004 soc.cpu.cpu_state[2]
.sym 15005 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[9]_new_inv_
.sym 15008 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[30]
.sym 15009 $abc$72873$new_n5454_
.sym 15010 soc.cpu.cpu_state[2]
.sym 15011 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[30]_new_inv_
.sym 15020 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[6]
.sym 15021 $abc$72873$new_n5454_
.sym 15022 soc.cpu.cpu_state[2]
.sym 15023 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[6]_new_inv_
.sym 15026 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[1]
.sym 15027 $abc$72873$new_n5454_
.sym 15028 soc.cpu.cpu_state[2]
.sym 15029 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[1]_new_inv_
.sym 15032 $false
.sym 15033 $false
.sym 15034 clock.counterO[1]
.sym 15035 clock.counterO[0]
.sym 15038 $false
.sym 15039 $false
.sym 15040 $false
.sym 15041 clock.counterO[0]
.sym 15042 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$68211
.sym 15043 clk_16mhz$2$2
.sym 15044 $false
.sym 15045 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[16]_new_inv_
.sym 15046 $abc$72873$new_n5520_
.sym 15047 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[11]_new_inv_
.sym 15048 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[7]_new_inv_
.sym 15049 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[5]_new_inv_
.sym 15050 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[12]_new_inv_
.sym 15051 pwm_connectorIF[10]
.sym 15052 pwm_connectorIF[12]
.sym 15081 $false
.sym 15118 $auto$alumacc.cc:474:replace_alu$7664.C[1]
.sym 15120 soc.cpu.reg_op1[0]
.sym 15121 soc.cpu.decoded_imm[0]
.sym 15124 $auto$alumacc.cc:474:replace_alu$7664.C[2]
.sym 15125 $false
.sym 15126 soc.cpu.reg_op1[1]
.sym 15127 soc.cpu.decoded_imm[1]
.sym 15128 $auto$alumacc.cc:474:replace_alu$7664.C[1]
.sym 15130 $auto$alumacc.cc:474:replace_alu$7664.C[3]
.sym 15131 $false
.sym 15132 soc.cpu.reg_op1[2]
.sym 15133 soc.cpu.decoded_imm[2]
.sym 15134 $auto$alumacc.cc:474:replace_alu$7664.C[2]
.sym 15136 $auto$alumacc.cc:474:replace_alu$7664.C[4]
.sym 15137 $false
.sym 15138 soc.cpu.reg_op1[3]
.sym 15139 soc.cpu.decoded_imm[3]
.sym 15140 $auto$alumacc.cc:474:replace_alu$7664.C[3]
.sym 15142 $auto$alumacc.cc:474:replace_alu$7664.C[5]
.sym 15143 $false
.sym 15144 soc.cpu.reg_op1[4]
.sym 15145 soc.cpu.decoded_imm[4]
.sym 15146 $auto$alumacc.cc:474:replace_alu$7664.C[4]
.sym 15148 $auto$alumacc.cc:474:replace_alu$7664.C[6]
.sym 15149 $false
.sym 15150 soc.cpu.reg_op1[5]
.sym 15151 soc.cpu.decoded_imm[5]
.sym 15152 $auto$alumacc.cc:474:replace_alu$7664.C[5]
.sym 15154 $auto$alumacc.cc:474:replace_alu$7664.C[7]
.sym 15155 $false
.sym 15156 soc.cpu.reg_op1[6]
.sym 15157 soc.cpu.decoded_imm[6]
.sym 15158 $auto$alumacc.cc:474:replace_alu$7664.C[6]
.sym 15160 $auto$alumacc.cc:474:replace_alu$7664.C[8]
.sym 15161 $false
.sym 15162 soc.cpu.reg_op1[7]
.sym 15163 soc.cpu.decoded_imm[7]
.sym 15164 $auto$alumacc.cc:474:replace_alu$7664.C[7]
.sym 15168 $abc$72873$new_n5540_
.sym 15169 $abc$72873$new_n5528_
.sym 15170 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[14]_new_inv_
.sym 15171 soc.cpu.mem_addr[15]
.sym 15172 soc.cpu.mem_addr[10]
.sym 15173 soc.cpu.mem_addr[13]
.sym 15174 soc.cpu.mem_addr[11]
.sym 15175 soc.cpu.mem_addr[6]
.sym 15204 $auto$alumacc.cc:474:replace_alu$7664.C[8]
.sym 15241 $auto$alumacc.cc:474:replace_alu$7664.C[9]
.sym 15242 $false
.sym 15243 soc.cpu.reg_op1[8]
.sym 15244 soc.cpu.decoded_imm[8]
.sym 15245 $auto$alumacc.cc:474:replace_alu$7664.C[8]
.sym 15247 $auto$alumacc.cc:474:replace_alu$7664.C[10]
.sym 15248 $false
.sym 15249 soc.cpu.reg_op1[9]
.sym 15250 soc.cpu.decoded_imm[9]
.sym 15251 $auto$alumacc.cc:474:replace_alu$7664.C[9]
.sym 15253 $auto$alumacc.cc:474:replace_alu$7664.C[11]
.sym 15254 $false
.sym 15255 soc.cpu.reg_op1[10]
.sym 15256 soc.cpu.decoded_imm[10]
.sym 15257 $auto$alumacc.cc:474:replace_alu$7664.C[10]
.sym 15259 $auto$alumacc.cc:474:replace_alu$7664.C[12]
.sym 15260 $false
.sym 15261 soc.cpu.reg_op1[11]
.sym 15262 soc.cpu.decoded_imm[11]
.sym 15263 $auto$alumacc.cc:474:replace_alu$7664.C[11]
.sym 15265 $auto$alumacc.cc:474:replace_alu$7664.C[13]
.sym 15266 $false
.sym 15267 soc.cpu.reg_op1[12]
.sym 15268 soc.cpu.decoded_imm[12]
.sym 15269 $auto$alumacc.cc:474:replace_alu$7664.C[12]
.sym 15271 $auto$alumacc.cc:474:replace_alu$7664.C[14]
.sym 15272 $false
.sym 15273 soc.cpu.reg_op1[13]
.sym 15274 soc.cpu.decoded_imm[13]
.sym 15275 $auto$alumacc.cc:474:replace_alu$7664.C[13]
.sym 15277 $auto$alumacc.cc:474:replace_alu$7664.C[15]
.sym 15278 $false
.sym 15279 soc.cpu.reg_op1[14]
.sym 15280 soc.cpu.decoded_imm[14]
.sym 15281 $auto$alumacc.cc:474:replace_alu$7664.C[14]
.sym 15283 $auto$alumacc.cc:474:replace_alu$7664.C[16]
.sym 15284 $false
.sym 15285 soc.cpu.reg_op1[15]
.sym 15286 soc.cpu.decoded_imm[15]
.sym 15287 $auto$alumacc.cc:474:replace_alu$7664.C[15]
.sym 15291 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[21]_new_inv_
.sym 15292 $abc$72873$new_n5516_
.sym 15293 $abc$72873$new_n5512_
.sym 15294 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[17]_new_inv_
.sym 15295 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[18]_new_inv_
.sym 15296 $abc$72873$new_n5500_
.sym 15297 soc.cpu.pcpi_mul.rdx[9]
.sym 15298 soc.cpu.pcpi_mul.rs2[9]
.sym 15327 $auto$alumacc.cc:474:replace_alu$7664.C[16]
.sym 15364 $auto$alumacc.cc:474:replace_alu$7664.C[17]
.sym 15365 $false
.sym 15366 soc.cpu.reg_op1[16]
.sym 15367 soc.cpu.decoded_imm[16]
.sym 15368 $auto$alumacc.cc:474:replace_alu$7664.C[16]
.sym 15370 $auto$alumacc.cc:474:replace_alu$7664.C[18]
.sym 15371 $false
.sym 15372 soc.cpu.reg_op1[17]
.sym 15373 soc.cpu.decoded_imm[17]
.sym 15374 $auto$alumacc.cc:474:replace_alu$7664.C[17]
.sym 15376 $auto$alumacc.cc:474:replace_alu$7664.C[19]
.sym 15377 $false
.sym 15378 soc.cpu.reg_op1[18]
.sym 15379 soc.cpu.decoded_imm[18]
.sym 15380 $auto$alumacc.cc:474:replace_alu$7664.C[18]
.sym 15382 $auto$alumacc.cc:474:replace_alu$7664.C[20]
.sym 15383 $false
.sym 15384 soc.cpu.reg_op1[19]
.sym 15385 soc.cpu.decoded_imm[19]
.sym 15386 $auto$alumacc.cc:474:replace_alu$7664.C[19]
.sym 15388 $auto$alumacc.cc:474:replace_alu$7664.C[21]
.sym 15389 $false
.sym 15390 soc.cpu.reg_op1[20]
.sym 15391 soc.cpu.decoded_imm[20]
.sym 15392 $auto$alumacc.cc:474:replace_alu$7664.C[20]
.sym 15394 $auto$alumacc.cc:474:replace_alu$7664.C[22]
.sym 15395 $false
.sym 15396 soc.cpu.reg_op1[21]
.sym 15397 soc.cpu.decoded_imm[21]
.sym 15398 $auto$alumacc.cc:474:replace_alu$7664.C[21]
.sym 15400 $auto$alumacc.cc:474:replace_alu$7664.C[23]
.sym 15401 $false
.sym 15402 soc.cpu.reg_op1[22]
.sym 15403 soc.cpu.decoded_imm[22]
.sym 15404 $auto$alumacc.cc:474:replace_alu$7664.C[22]
.sym 15406 $auto$alumacc.cc:474:replace_alu$7664.C[24]
.sym 15407 $false
.sym 15408 soc.cpu.reg_op1[23]
.sym 15409 soc.cpu.decoded_imm[23]
.sym 15410 $auto$alumacc.cc:474:replace_alu$7664.C[23]
.sym 15414 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[19]_new_inv_
.sym 15415 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[27]_new_inv_
.sym 15416 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[29]_new_inv_
.sym 15417 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[31]_new_inv_
.sym 15418 $abc$72873$new_n5508_
.sym 15419 $abc$72873$new_n5476_
.sym 15420 $abc$72873$new_n5453_
.sym 15421 pwm_connectorIF[0]
.sym 15450 $auto$alumacc.cc:474:replace_alu$7664.C[24]
.sym 15487 $auto$alumacc.cc:474:replace_alu$7664.C[25]
.sym 15488 $false
.sym 15489 soc.cpu.reg_op1[24]
.sym 15490 soc.cpu.decoded_imm[24]
.sym 15491 $auto$alumacc.cc:474:replace_alu$7664.C[24]
.sym 15493 $auto$alumacc.cc:474:replace_alu$7664.C[26]
.sym 15494 $false
.sym 15495 soc.cpu.reg_op1[25]
.sym 15496 soc.cpu.decoded_imm[25]
.sym 15497 $auto$alumacc.cc:474:replace_alu$7664.C[25]
.sym 15499 $auto$alumacc.cc:474:replace_alu$7664.C[27]
.sym 15500 $false
.sym 15501 soc.cpu.reg_op1[26]
.sym 15502 soc.cpu.decoded_imm[26]
.sym 15503 $auto$alumacc.cc:474:replace_alu$7664.C[26]
.sym 15505 $auto$alumacc.cc:474:replace_alu$7664.C[28]
.sym 15506 $false
.sym 15507 soc.cpu.reg_op1[27]
.sym 15508 soc.cpu.decoded_imm[27]
.sym 15509 $auto$alumacc.cc:474:replace_alu$7664.C[27]
.sym 15511 $auto$alumacc.cc:474:replace_alu$7664.C[29]
.sym 15512 $false
.sym 15513 soc.cpu.reg_op1[28]
.sym 15514 soc.cpu.decoded_imm[28]
.sym 15515 $auto$alumacc.cc:474:replace_alu$7664.C[28]
.sym 15517 $auto$alumacc.cc:474:replace_alu$7664.C[30]
.sym 15518 $false
.sym 15519 soc.cpu.reg_op1[29]
.sym 15520 soc.cpu.decoded_imm[29]
.sym 15521 $auto$alumacc.cc:474:replace_alu$7664.C[29]
.sym 15523 $auto$alumacc.cc:474:replace_alu$7664.C[31]
.sym 15524 $false
.sym 15525 soc.cpu.reg_op1[30]
.sym 15526 soc.cpu.decoded_imm[30]
.sym 15527 $auto$alumacc.cc:474:replace_alu$7664.C[30]
.sym 15530 $false
.sym 15531 soc.cpu.reg_op1[31]
.sym 15532 soc.cpu.decoded_imm[31]
.sym 15533 $auto$alumacc.cc:474:replace_alu$7664.C[31]
.sym 15537 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14815[10]_new_
.sym 15538 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[10]
.sym 15539 $abc$72873$new_n6298_
.sym 15540 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[11]
.sym 15541 $abc$72873$new_n6297_
.sym 15542 soc.cpu.reg_op1[21]
.sym 15543 soc.cpu.reg_op1[19]
.sym 15544 soc.cpu.reg_op1[17]
.sym 15611 $false
.sym 15612 $false
.sym 15613 $false
.sym 15614 pwm_connectorIF[12]
.sym 15617 $false
.sym 15618 $false
.sym 15619 $false
.sym 15620 pwm_connectorIF[4]
.sym 15623 $false
.sym 15624 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15625 soc.cpu.reg_op1[30]
.sym 15626 soc.cpu.pcpi_mul.rs1[31]
.sym 15629 $false
.sym 15630 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15631 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 15632 soc.cpu.pcpi_mul.rs1[34]
.sym 15635 $false
.sym 15636 $false
.sym 15637 $false
.sym 15638 $false
.sym 15641 $false
.sym 15642 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15643 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 15644 soc.cpu.pcpi_mul.rs1[33]
.sym 15647 $false
.sym 15648 $false
.sym 15649 $false
.sym 15650 $false
.sym 15653 $false
.sym 15654 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15655 soc.cpu.reg_op1[31]
.sym 15656 soc.cpu.pcpi_mul.rs1[32]
.sym 15657 resetn$2
.sym 15658 clk_16mhz$2$2
.sym 15659 $false
.sym 15660 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[1]
.sym 15661 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[7]
.sym 15662 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[2]
.sym 15663 $abc$72873$new_n5790_
.sym 15664 $abc$72873$new_n6299_
.sym 15665 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[0]
.sym 15666 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14815[15]_new_
.sym 15667 $abc$72873$new_n5788_
.sym 15696 $true
.sym 15733 $auto$alumacc.cc:474:replace_alu$7495.C[1]
.sym 15735 pwmIF.count_temp[0]
.sym 15736 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[0]
.sym 15739 $auto$alumacc.cc:474:replace_alu$7495.C[2]
.sym 15741 pwmIF.count_temp[1]
.sym 15742 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[1]
.sym 15745 $auto$alumacc.cc:474:replace_alu$7495.C[3]
.sym 15747 pwmIF.count_temp[2]
.sym 15748 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[2]
.sym 15751 $auto$alumacc.cc:474:replace_alu$7495.C[4]
.sym 15753 pwmIF.count_temp[3]
.sym 15754 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[3]
.sym 15757 $auto$alumacc.cc:474:replace_alu$7495.C[5]
.sym 15759 pwmIF.count_temp[4]
.sym 15760 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[4]
.sym 15763 $auto$alumacc.cc:474:replace_alu$7495.C[6]
.sym 15765 pwmIF.count_temp[5]
.sym 15766 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[5]
.sym 15769 $auto$alumacc.cc:474:replace_alu$7495.C[7]
.sym 15771 pwmIF.count_temp[6]
.sym 15772 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[6]
.sym 15775 $auto$alumacc.cc:474:replace_alu$7495.C[8]
.sym 15777 pwmIF.count_temp[7]
.sym 15778 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[7]
.sym 15783 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[9]
.sym 15784 $abc$72873$new_n9501_
.sym 15785 $abc$72873$new_n9404_
.sym 15786 $abc$72873$new_n9502_
.sym 15787 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[8]
.sym 15788 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[20]
.sym 15789 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[22]
.sym 15790 pwm_connectorIF[25]
.sym 15819 $auto$alumacc.cc:474:replace_alu$7495.C[8]
.sym 15856 $auto$alumacc.cc:474:replace_alu$7495.C[9]
.sym 15858 pwmIF.count_temp[8]
.sym 15859 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[8]
.sym 15862 $auto$alumacc.cc:474:replace_alu$7495.C[10]
.sym 15864 pwmIF.count_temp[9]
.sym 15865 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[9]
.sym 15868 $auto$alumacc.cc:474:replace_alu$7495.C[11]
.sym 15870 $false
.sym 15871 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[10]
.sym 15874 $auto$alumacc.cc:474:replace_alu$7495.C[12]
.sym 15876 $false
.sym 15877 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[11]
.sym 15880 $auto$alumacc.cc:474:replace_alu$7495.C[13]
.sym 15882 $false
.sym 15883 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[12]
.sym 15886 $auto$alumacc.cc:474:replace_alu$7495.C[14]
.sym 15888 $false
.sym 15889 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[13]
.sym 15892 $auto$alumacc.cc:474:replace_alu$7495.C[15]
.sym 15894 $false
.sym 15895 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[14]
.sym 15898 $auto$alumacc.cc:474:replace_alu$7495.C[16]
.sym 15900 $false
.sym 15901 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[15]
.sym 15908 pwmIF.count_temp[2]
.sym 15909 pwmIF.count_temp[3]
.sym 15910 pwmIF.count_temp[4]
.sym 15911 pwmIF.count_temp[5]
.sym 15912 pwmIF.count_temp[6]
.sym 15913 pwmIF.count_temp[7]
.sym 15942 $auto$alumacc.cc:474:replace_alu$7495.C[16]
.sym 15979 $auto$alumacc.cc:474:replace_alu$7495.C[17]
.sym 15981 $false
.sym 15982 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[16]
.sym 15985 $auto$alumacc.cc:474:replace_alu$7495.C[18]
.sym 15987 $false
.sym 15988 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[17]
.sym 15991 $auto$alumacc.cc:474:replace_alu$7495.C[19]
.sym 15993 $false
.sym 15994 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[18]
.sym 15997 $auto$alumacc.cc:474:replace_alu$7495.C[20]
.sym 15999 $false
.sym 16000 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[19]
.sym 16003 $auto$alumacc.cc:474:replace_alu$7495.C[21]
.sym 16005 $false
.sym 16006 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[20]
.sym 16009 $auto$alumacc.cc:474:replace_alu$7495.C[22]
.sym 16011 $false
.sym 16012 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[21]
.sym 16015 $auto$alumacc.cc:474:replace_alu$7495.C[23]
.sym 16017 $false
.sym 16018 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[22]
.sym 16021 $auto$alumacc.cc:474:replace_alu$7495.C[24]
.sym 16023 $false
.sym 16024 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[23]
.sym 16029 pwmIF.count_temp[8]
.sym 16030 pwmIF.count_temp[9]
.sym 16035 pwmIF.count_temp[1]
.sym 16036 pwmIF.count_temp[0]
.sym 16065 $auto$alumacc.cc:474:replace_alu$7495.C[24]
.sym 16102 $auto$alumacc.cc:474:replace_alu$7495.C[25]
.sym 16104 $false
.sym 16105 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[24]
.sym 16108 $auto$alumacc.cc:474:replace_alu$7495.C[26]
.sym 16110 $false
.sym 16111 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[25]
.sym 16114 $auto$alumacc.cc:474:replace_alu$7495.C[27]
.sym 16116 $false
.sym 16117 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[26]
.sym 16120 $auto$alumacc.cc:474:replace_alu$7495.C[28]
.sym 16122 $false
.sym 16123 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[27]
.sym 16126 $auto$alumacc.cc:474:replace_alu$7495.C[29]
.sym 16128 $false
.sym 16129 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[28]
.sym 16132 $auto$alumacc.cc:474:replace_alu$7495.C[30]
.sym 16134 $false
.sym 16135 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[29]
.sym 16138 $auto$alumacc.cc:474:replace_alu$7495.C[31]
.sym 16140 $false
.sym 16141 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[30]
.sym 16144 $abc$72873$auto$alumacc.cc:491:replace_alu$7497[31]$2
.sym 16146 $false
.sym 16147 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[31]
.sym 16153 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[25]
.sym 16157 soc.cpu.reg_op1[14]
.sym 16229 $abc$72873$auto$alumacc.cc:491:replace_alu$7497[31]$2
.sym 16232 $false
.sym 16233 $false
.sym 16234 $false
.sym 16235 pwm_connectorIF[26]
.sym 16262 $false
.sym 16263 $abc$72873$new_n5548_
.sym 16264 soc.cpu.reg_op1[9]
.sym 16265 $abc$72873$new_n5462_
.sym 16272 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.sym 16273 clk_16mhz$2$2
.sym 16274 $false
.sym 16377 pwmIB.count_temp[2]
.sym 16378 pwmIB.count_temp[3]
.sym 16379 pwmIB.count_temp[4]
.sym 16380 pwmIB.count_temp[5]
.sym 16381 pwmIB.count_temp[6]
.sym 16382 pwmIB.count_temp[7]
.sym 16468 pwmIB.count_temp[7]
.sym 16469 pwm_connectorIB[7]
.sym 16470 pwmIB.count_temp[5]
.sym 16471 pwm_connectorIB[5]
.sym 16486 pwmIB.count_temp[3]
.sym 16487 pwm_connectorIB[3]
.sym 16488 pwmIB.count_temp[2]
.sym 16489 pwm_connectorIB[2]
.sym 16492 clock.counterI[6]
.sym 16493 clock.counterI[5]
.sym 16494 clock.counterI[4]
.sym 16495 clock.counterI[3]
.sym 16503 pwmIB.count_temp[8]
.sym 16504 pwmIB.count_temp[9]
.sym 16508 pwmIB.count_temp[1]
.sym 16509 pwmIB.count_temp[0]
.sym 16613 pwmIB.count_temp[1]
.sym 16614 pwm_connectorIB[1]
.sym 16615 pwm_connectorIB[0]
.sym 16616 pwmIB.count_temp[0]
.sym 16619 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$8995[14]_new_
.sym 16620 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$8995[15]_new_
.sym 16621 pwmIB.count_temp[4]
.sym 16622 pwm_connectorIB[4]
.sym 16625 $false
.sym 16626 $false
.sym 16627 $false
.sym 16628 pwm_connectorIB[0]
.sym 16631 clock.counterI[10]
.sym 16632 clock.counterI[9]
.sym 16633 clock.counterI[8]
.sym 16634 clock.counterI[7]
.sym 16637 clock.counterI[14]
.sym 16638 clock.counterI[13]
.sym 16639 clock.counterI[12]
.sym 16640 clock.counterI[11]
.sym 16643 $false
.sym 16644 $false
.sym 16645 $false
.sym 16646 pwm_connectorIB[1]
.sym 16649 $false
.sym 16650 $false
.sym 16651 $false
.sym 16652 pwm_connectorIB[4]
.sym 16655 $abc$72873$new_n4796_
.sym 16656 $abc$72873$new_n4795_
.sym 16657 $abc$72873$new_n4794_
.sym 16658 $abc$72873$new_n4793_
.sym 16736 $false
.sym 16737 $false
.sym 16738 $false
.sym 16739 pwm_connectorIB[12]
.sym 16742 clock.counterI[22]
.sym 16743 clock.counterI[21]
.sym 16744 clock.counterI[20]
.sym 16745 clock.counterI[19]
.sym 16748 soc.cpu.pcpi_mul.rdx[2]
.sym 16749 soc.cpu.pcpi_mul.rd[2]
.sym 16750 soc.cpu.pcpi_mul.rs1[0]
.sym 16751 soc.cpu.pcpi_mul.rs2[2]
.sym 16754 $false
.sym 16755 $false
.sym 16756 $false
.sym 16757 pwm_connectorIB[10]
.sym 16760 $false
.sym 16761 $false
.sym 16762 $abc$72873$new_n4792_
.sym 16763 $abc$72873$new_n4787_
.sym 16766 $abc$72873$new_n4791_
.sym 16767 $abc$72873$new_n4790_
.sym 16768 $abc$72873$new_n4789_
.sym 16769 $abc$72873$new_n4788_
.sym 16772 $false
.sym 16773 $false
.sym 16774 $false
.sym 16775 pwm_connectorIB[9]
.sym 16778 clock.counterI[18]
.sym 16779 clock.counterI[17]
.sym 16780 clock.counterI[16]
.sym 16781 clock.counterI[15]
.sym 16859 $false
.sym 16860 $false
.sym 16861 $false
.sym 16862 pwm_connectorIB[6]
.sym 16865 $false
.sym 16866 $false
.sym 16867 $false
.sym 16868 pwm_connectorIB[23]
.sym 16871 pwmIB.count_temp[9]
.sym 16872 pwm_connectorIB[9]
.sym 16873 pwm_connectorIB[11]
.sym 16874 pwm_connectorIB[10]
.sym 16877 clock.counterI[26]
.sym 16878 clock.counterI[25]
.sym 16879 clock.counterI[24]
.sym 16880 clock.counterI[23]
.sym 16883 clock.counterI[30]
.sym 16884 clock.counterI[29]
.sym 16885 clock.counterI[28]
.sym 16886 clock.counterI[27]
.sym 16889 $false
.sym 16890 $false
.sym 16891 $false
.sym 16892 pwm_connectorIB[11]
.sym 16895 $false
.sym 16896 $false
.sym 16897 $false
.sym 16898 pwm_connectorIB[20]
.sym 16901 pwm_connectorIB[7]
.sym 16902 pwm_connectorIB[6]
.sym 16903 pwm_connectorIB[9]
.sym 16904 pwm_connectorIB[8]
.sym 16982 $false
.sym 16983 $false
.sym 16984 $abc$72873$new_n6323_
.sym 16985 $abc$72873$new_n6322_
.sym 16988 $false
.sym 16989 $false
.sym 16990 $false
.sym 16991 pwm_connectorIB[22]
.sym 16994 pwm_connectorIB[1]
.sym 16995 pwm_connectorIB[0]
.sym 16996 pwm_connectorIB[11]
.sym 16997 pwm_connectorIB[10]
.sym 17000 $abc$72873$new_n6324_
.sym 17001 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14428[4]_new_
.sym 17002 $abc$72873$new_n6321_
.sym 17003 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14442[0]_new_
.sym 17006 $abc$72873$new_n5804_
.sym 17007 $abc$72873$new_n5802_
.sym 17008 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14442[0]_new_
.sym 17009 $abc$72873$new_n9409_
.sym 17012 $abc$72873$auto$alumacc.cc:491:replace_alu$7510[31]
.sym 17013 pwmIB.state
.sym 17014 $abc$72873$new_n6320_
.sym 17015 $abc$72873$auto$rtlil.cc:1848:ReduceOr$7536_new_inv_
.sym 17018 $false
.sym 17019 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14428[4]_new_
.sym 17020 pwm_connectorIB[8]
.sym 17021 pwmIB.count_temp[8]
.sym 17024 $false
.sym 17025 $abc$72873$auto$alumacc.cc:491:replace_alu$7526[31]
.sym 17026 $abc$72873$new_n9408_
.sym 17027 $abc$72873$new_n9410_
.sym 17031 $abc$72873$auto$alumacc.cc:491:replace_alu$7510[31]
.sym 17032 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[31]
.sym 17033 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[21]
.sym 17034 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[16]
.sym 17035 $abc$72873$new_n5799_
.sym 17036 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[17]
.sym 17037 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[18]
.sym 17105 pwm_connectorIB[22]
.sym 17106 pwm_connectorIB[21]
.sym 17107 pwm_connectorIB[20]
.sym 17108 pwm_connectorIB[19]
.sym 17111 pwm_connectorIB[26]
.sym 17112 pwm_connectorIB[25]
.sym 17113 pwm_connectorIB[24]
.sym 17114 pwm_connectorIB[23]
.sym 17117 $false
.sym 17118 $false
.sym 17119 $false
.sym 17120 pwm_connectorIB[25]
.sym 17123 $abc$72873$new_n5801_
.sym 17124 $abc$72873$new_n5800_
.sym 17125 $abc$72873$new_n5799_
.sym 17126 $abc$72873$new_n5798_
.sym 17129 $false
.sym 17130 $false
.sym 17131 $false
.sym 17132 pwm_connectorIB[26]
.sym 17135 soc.cpu.mem_wdata[22]
.sym 17136 $false
.sym 17137 $false
.sym 17138 $false
.sym 17141 soc.cpu.mem_wdata[23]
.sym 17142 $false
.sym 17143 $false
.sym 17144 $false
.sym 17147 soc.cpu.mem_wdata[20]
.sym 17148 $false
.sym 17149 $false
.sym 17150 $false
.sym 17151 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40532
.sym 17152 clk_16mhz$2$2
.sym 17153 $false
.sym 17155 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[1]
.sym 17156 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[2]
.sym 17157 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[3]
.sym 17158 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[4]
.sym 17159 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[5]
.sym 17160 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[6]
.sym 17161 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[7]
.sym 17228 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 17229 soc.cpu.instr_sub
.sym 17230 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[1]
.sym 17231 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[1]
.sym 17234 $false
.sym 17235 $false
.sym 17236 $false
.sym 17237 soc.cpu.reg_op2[4]
.sym 17240 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 17241 soc.cpu.instr_sub
.sym 17242 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[2]
.sym 17243 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[2]
.sym 17246 $false
.sym 17247 $false
.sym 17248 $false
.sym 17249 soc.cpu.reg_op2[12]
.sym 17252 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 17253 soc.cpu.instr_sub
.sym 17254 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[4]
.sym 17255 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[4]
.sym 17258 $false
.sym 17259 soc.cpu.pcpi_mul.mul_waiting$2
.sym 17260 soc.cpu.reg_op2[14]
.sym 17261 soc.cpu.pcpi_mul.rs2[13]
.sym 17264 $false
.sym 17265 soc.cpu.pcpi_mul.mul_waiting$2
.sym 17266 soc.cpu.reg_op2[15]
.sym 17267 soc.cpu.pcpi_mul.rs2[14]
.sym 17270 $false
.sym 17271 soc.cpu.pcpi_mul.mul_waiting$2
.sym 17272 soc.cpu.reg_op2[16]
.sym 17273 soc.cpu.pcpi_mul.rs2[15]
.sym 17274 resetn$2
.sym 17275 clk_16mhz$2$2
.sym 17276 $false
.sym 17277 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[8]
.sym 17278 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[9]
.sym 17279 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[10]
.sym 17280 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[11]
.sym 17281 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[12]
.sym 17282 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[13]
.sym 17283 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[14]
.sym 17284 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[15]
.sym 17351 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 17352 soc.cpu.instr_sub
.sym 17353 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[10]
.sym 17354 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[10]
.sym 17357 $false
.sym 17358 $false
.sym 17359 $false
.sym 17360 soc.cpu.reg_op2[9]
.sym 17363 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 17364 soc.cpu.instr_sub
.sym 17365 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[11]
.sym 17366 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[11]
.sym 17369 $false
.sym 17370 soc.cpu.pcpi_mul.mul_waiting$2
.sym 17371 soc.cpu.reg_op1[29]
.sym 17372 soc.cpu.pcpi_mul.rs1[30]
.sym 17375 $false
.sym 17376 soc.cpu.pcpi_mul.mul_waiting$2
.sym 17377 soc.cpu.reg_op1[26]
.sym 17378 soc.cpu.pcpi_mul.rs1[27]
.sym 17381 $false
.sym 17382 soc.cpu.pcpi_mul.mul_waiting$2
.sym 17383 soc.cpu.reg_op1[27]
.sym 17384 soc.cpu.pcpi_mul.rs1[28]
.sym 17387 $false
.sym 17388 soc.cpu.pcpi_mul.mul_waiting$2
.sym 17389 soc.cpu.reg_op1[28]
.sym 17390 soc.cpu.pcpi_mul.rs1[29]
.sym 17393 $false
.sym 17394 soc.cpu.pcpi_mul.mul_waiting$2
.sym 17395 soc.cpu.reg_op1[25]
.sym 17396 soc.cpu.pcpi_mul.rs1[26]
.sym 17397 resetn$2
.sym 17398 clk_16mhz$2$2
.sym 17399 $false
.sym 17400 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[16]
.sym 17401 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[17]
.sym 17402 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[18]
.sym 17403 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[19]
.sym 17404 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[20]
.sym 17405 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[21]
.sym 17406 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[22]
.sym 17407 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[23]
.sym 17474 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 17475 soc.cpu.instr_sub
.sym 17476 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[29]
.sym 17477 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[29]
.sym 17480 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 17481 soc.cpu.instr_sub
.sym 17482 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[20]
.sym 17483 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[20]
.sym 17486 $false
.sym 17487 $false
.sym 17488 $false
.sym 17489 soc.cpu.reg_op2[28]
.sym 17492 soc.cpu.reg_op1[31]
.sym 17493 soc.cpu.reg_op2[31]
.sym 17494 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 17495 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 17498 $false
.sym 17499 $false
.sym 17500 $false
.sym 17501 soc.cpu.reg_op2[23]
.sym 17504 $false
.sym 17505 $false
.sym 17506 $false
.sym 17507 soc.cpu.reg_op2[20]
.sym 17510 $false
.sym 17511 $false
.sym 17512 $false
.sym 17513 soc.cpu.pcpi_mul.mul_waiting$2
.sym 17516 soc.cpu.reg_op2[0]
.sym 17517 $false
.sym 17518 $false
.sym 17519 $false
.sym 17520 resetn$2
.sym 17521 clk_16mhz$2$2
.sym 17522 $abc$72873$auto$rtlil.cc:1981:NotGate$72767
.sym 17523 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[24]
.sym 17524 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[25]
.sym 17525 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[26]
.sym 17526 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[27]
.sym 17527 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[28]
.sym 17528 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[29]
.sym 17529 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[30]
.sym 17530 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[31]
.sym 17559 $true
.sym 17596 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[0]$2
.sym 17597 $false
.sym 17598 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[0]
.sym 17599 $false
.sym 17600 $false
.sym 17602 $auto$alumacc.cc:474:replace_alu$7708.C[2]
.sym 17604 $false
.sym 17605 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[1]
.sym 17608 $auto$alumacc.cc:474:replace_alu$7708.C[3]
.sym 17609 $false
.sym 17610 $false
.sym 17611 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[2]
.sym 17612 $auto$alumacc.cc:474:replace_alu$7708.C[2]
.sym 17614 $auto$alumacc.cc:474:replace_alu$7708.C[4]
.sym 17615 $false
.sym 17616 $false
.sym 17617 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[3]
.sym 17618 $auto$alumacc.cc:474:replace_alu$7708.C[3]
.sym 17620 $auto$alumacc.cc:474:replace_alu$7708.C[5]
.sym 17621 $false
.sym 17622 $false
.sym 17623 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[4]
.sym 17624 $auto$alumacc.cc:474:replace_alu$7708.C[4]
.sym 17626 $auto$alumacc.cc:474:replace_alu$7708.C[6]
.sym 17627 $false
.sym 17628 $false
.sym 17629 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[5]
.sym 17630 $auto$alumacc.cc:474:replace_alu$7708.C[5]
.sym 17632 $auto$alumacc.cc:474:replace_alu$7708.C[7]
.sym 17633 $false
.sym 17634 $false
.sym 17635 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[6]
.sym 17636 $auto$alumacc.cc:474:replace_alu$7708.C[6]
.sym 17638 $auto$alumacc.cc:474:replace_alu$7708.C[8]
.sym 17639 $false
.sym 17640 $false
.sym 17641 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[7]
.sym 17642 $auto$alumacc.cc:474:replace_alu$7708.C[7]
.sym 17646 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[22]
.sym 17647 $abc$72873$new_n8097_
.sym 17648 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[2]
.sym 17649 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[15]
.sym 17650 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[11]
.sym 17651 $abc$72873$new_n8111_
.sym 17652 $abc$72873$new_n8136_
.sym 17653 pwm_connectorIB[25]
.sym 17682 $auto$alumacc.cc:474:replace_alu$7708.C[8]
.sym 17719 $auto$alumacc.cc:474:replace_alu$7708.C[9]
.sym 17720 $false
.sym 17721 $false
.sym 17722 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[8]
.sym 17723 $auto$alumacc.cc:474:replace_alu$7708.C[8]
.sym 17725 $auto$alumacc.cc:474:replace_alu$7708.C[10]
.sym 17726 $false
.sym 17727 $false
.sym 17728 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[9]
.sym 17729 $auto$alumacc.cc:474:replace_alu$7708.C[9]
.sym 17731 $auto$alumacc.cc:474:replace_alu$7708.C[11]
.sym 17732 $false
.sym 17733 $false
.sym 17734 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[10]
.sym 17735 $auto$alumacc.cc:474:replace_alu$7708.C[10]
.sym 17737 $auto$alumacc.cc:474:replace_alu$7708.C[12]
.sym 17738 $false
.sym 17739 $false
.sym 17740 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[11]
.sym 17741 $auto$alumacc.cc:474:replace_alu$7708.C[11]
.sym 17743 $auto$alumacc.cc:474:replace_alu$7708.C[13]
.sym 17744 $false
.sym 17745 $false
.sym 17746 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[12]
.sym 17747 $auto$alumacc.cc:474:replace_alu$7708.C[12]
.sym 17749 $auto$alumacc.cc:474:replace_alu$7708.C[14]
.sym 17750 $false
.sym 17751 $false
.sym 17752 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[13]
.sym 17753 $auto$alumacc.cc:474:replace_alu$7708.C[13]
.sym 17755 $auto$alumacc.cc:474:replace_alu$7708.C[15]
.sym 17756 $false
.sym 17757 $false
.sym 17758 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[14]
.sym 17759 $auto$alumacc.cc:474:replace_alu$7708.C[14]
.sym 17761 $auto$alumacc.cc:474:replace_alu$7708.C[16]
.sym 17762 $false
.sym 17763 $false
.sym 17764 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[15]
.sym 17765 $auto$alumacc.cc:474:replace_alu$7708.C[15]
.sym 17769 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[16]
.sym 17770 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[0]
.sym 17771 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[18]
.sym 17772 $abc$72873$new_n8137_
.sym 17773 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[25]
.sym 17775 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[1]
.sym 17776 pwm_connectorIB[12]
.sym 17805 $auto$alumacc.cc:474:replace_alu$7708.C[16]
.sym 17842 $auto$alumacc.cc:474:replace_alu$7708.C[17]
.sym 17843 $false
.sym 17844 $false
.sym 17845 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[16]
.sym 17846 $auto$alumacc.cc:474:replace_alu$7708.C[16]
.sym 17848 $auto$alumacc.cc:474:replace_alu$7708.C[18]
.sym 17849 $false
.sym 17850 $false
.sym 17851 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[17]
.sym 17852 $auto$alumacc.cc:474:replace_alu$7708.C[17]
.sym 17854 $auto$alumacc.cc:474:replace_alu$7708.C[19]
.sym 17855 $false
.sym 17856 $false
.sym 17857 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[18]
.sym 17858 $auto$alumacc.cc:474:replace_alu$7708.C[18]
.sym 17860 $auto$alumacc.cc:474:replace_alu$7708.C[20]
.sym 17861 $false
.sym 17862 $false
.sym 17863 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[19]
.sym 17864 $auto$alumacc.cc:474:replace_alu$7708.C[19]
.sym 17866 $auto$alumacc.cc:474:replace_alu$7708.C[21]
.sym 17867 $false
.sym 17868 $false
.sym 17869 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[20]
.sym 17870 $auto$alumacc.cc:474:replace_alu$7708.C[20]
.sym 17872 $auto$alumacc.cc:474:replace_alu$7708.C[22]
.sym 17873 $false
.sym 17874 $false
.sym 17875 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[21]
.sym 17876 $auto$alumacc.cc:474:replace_alu$7708.C[21]
.sym 17878 $auto$alumacc.cc:474:replace_alu$7708.C[23]
.sym 17879 $false
.sym 17880 $false
.sym 17881 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[22]
.sym 17882 $auto$alumacc.cc:474:replace_alu$7708.C[22]
.sym 17884 $auto$alumacc.cc:474:replace_alu$7708.C[24]
.sym 17885 $false
.sym 17886 $false
.sym 17887 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[23]
.sym 17888 $auto$alumacc.cc:474:replace_alu$7708.C[23]
.sym 17892 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31535[1]_new_inv_
.sym 17893 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[30]
.sym 17894 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[27]_new_
.sym 17895 $abc$72873$new_n8096_
.sym 17896 $abc$72873$new_n5623_
.sym 17897 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31623[1]_new_inv_
.sym 17898 $abc$72873$new_n7989_
.sym 17899 $abc$72873$new_n5625_
.sym 17928 $auto$alumacc.cc:474:replace_alu$7708.C[24]
.sym 17965 $auto$alumacc.cc:474:replace_alu$7708.C[25]
.sym 17966 $false
.sym 17967 $false
.sym 17968 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[24]
.sym 17969 $auto$alumacc.cc:474:replace_alu$7708.C[24]
.sym 17971 $auto$alumacc.cc:474:replace_alu$7708.C[26]
.sym 17972 $false
.sym 17973 $false
.sym 17974 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[25]
.sym 17975 $auto$alumacc.cc:474:replace_alu$7708.C[25]
.sym 17977 $auto$alumacc.cc:474:replace_alu$7708.C[27]
.sym 17978 $false
.sym 17979 $false
.sym 17980 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[26]
.sym 17981 $auto$alumacc.cc:474:replace_alu$7708.C[26]
.sym 17983 $auto$alumacc.cc:474:replace_alu$7708.C[28]
.sym 17984 $false
.sym 17985 $false
.sym 17986 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[27]
.sym 17987 $auto$alumacc.cc:474:replace_alu$7708.C[27]
.sym 17989 $auto$alumacc.cc:474:replace_alu$7708.C[29]
.sym 17990 $false
.sym 17991 $false
.sym 17992 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[28]
.sym 17993 $auto$alumacc.cc:474:replace_alu$7708.C[28]
.sym 17995 $auto$alumacc.cc:474:replace_alu$7708.C[30]
.sym 17996 $false
.sym 17997 $false
.sym 17998 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[29]
.sym 17999 $auto$alumacc.cc:474:replace_alu$7708.C[29]
.sym 18001 $auto$alumacc.cc:474:replace_alu$7708.C[31]
.sym 18002 $false
.sym 18003 $false
.sym 18004 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[30]
.sym 18005 $auto$alumacc.cc:474:replace_alu$7708.C[30]
.sym 18008 $false
.sym 18009 $false
.sym 18010 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[31]
.sym 18011 $auto$alumacc.cc:474:replace_alu$7708.C[31]
.sym 18015 $abc$72873$new_n5616_
.sym 18016 $abc$72873$new_n5621_
.sym 18018 $abc$72873$new_n5615_
.sym 18019 $abc$72873$new_n5614_
.sym 18020 $abc$72873$new_n5618_
.sym 18021 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:1234$2406_Y_new_inv_
.sym 18022 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[20]_new_
.sym 18089 soc.cpu.reg_op1[2]
.sym 18090 soc.cpu.reg_op2[2]
.sym 18091 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 18092 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 18095 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31671[1]_new_inv_
.sym 18096 $abc$72873$new_n7916_
.sym 18097 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[10]_new_
.sym 18098 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 18101 soc.cpu.reg_op1[10]
.sym 18102 soc.cpu.reg_op2[10]
.sym 18103 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 18104 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 18107 $false
.sym 18108 $false
.sym 18109 soc.cpu.reg_op1[10]
.sym 18110 soc.cpu.reg_op2[10]
.sym 18113 $false
.sym 18114 $false
.sym 18115 $false
.sym 18116 soc.cpu.reg_op2[29]
.sym 18119 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31735[1]_new_inv_
.sym 18120 $abc$72873$new_n7796_
.sym 18121 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[2]_new_
.sym 18122 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 18125 $false
.sym 18126 $false
.sym 18127 $false
.sym 18128 soc.cpu.reg_op2[26]
.sym 18138 $abc$72873$new_n5607_
.sym 18139 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[41]_new_inv_
.sym 18140 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[43]_new_inv_
.sym 18142 $abc$72873$new_n5613_
.sym 18144 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[48]_new_inv_
.sym 18145 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[38]_new_inv_
.sym 18218 $false
.sym 18219 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 18220 $abc$72873$auto$wreduce.cc:454:run$7250[29]
.sym 18221 soc.cpu.reg_op2[29]
.sym 18224 $false
.sym 18225 $false
.sym 18226 soc.cpu.reg_op1[2]
.sym 18227 soc.cpu.reg_op2[2]
.sym 18230 $false
.sym 18231 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 18232 $abc$72873$auto$wreduce.cc:454:run$7250[13]
.sym 18233 soc.cpu.reg_op2[13]
.sym 18236 $false
.sym 18237 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 18238 $abc$72873$auto$wreduce.cc:454:run$7250[14]
.sym 18239 soc.cpu.reg_op2[14]
.sym 18242 $false
.sym 18243 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 18244 $abc$72873$auto$wreduce.cc:454:run$7250[23]
.sym 18245 soc.cpu.reg_op2[23]
.sym 18248 $false
.sym 18249 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 18250 $abc$72873$auto$wreduce.cc:454:run$7250[26]
.sym 18251 soc.cpu.reg_op2[26]
.sym 18261 $abc$72873$new_n5609_
.sym 18262 $abc$72873$new_n5608_
.sym 18264 $abc$72873$new_n5612_
.sym 18265 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[47]_new_inv_
.sym 18266 $abc$72873$new_n5611_
.sym 18267 soc.cpu.pcpi_div.quotient[19]
.sym 18335 $false
.sym 18336 soc.cpu.reg_op1[12]
.sym 18337 soc.cpu.reg_op2[12]
.sym 18338 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[3]_new_
.sym 18341 soc.cpu.reg_op2[19]
.sym 18342 soc.cpu.reg_op1[19]
.sym 18343 soc.cpu.reg_op1[28]
.sym 18344 soc.cpu.reg_op2[28]
.sym 18347 soc.cpu.reg_op2[13]
.sym 18348 soc.cpu.reg_op1[13]
.sym 18349 soc.cpu.reg_op1[14]
.sym 18350 soc.cpu.reg_op2[14]
.sym 18359 $false
.sym 18360 $false
.sym 18361 soc.cpu.reg_op1[3]
.sym 18362 soc.cpu.reg_op2[3]
.sym 18365 $abc$72873$new_n5606_
.sym 18366 $abc$72873$new_n5605_
.sym 18367 $abc$72873$new_n5601_
.sym 18368 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[2]_new_
.sym 18371 $false
.sym 18372 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 18373 $abc$72873$auto$wreduce.cc:454:run$7250[21]
.sym 18374 soc.cpu.reg_op2[21]
.sym 18377 $false
.sym 18378 $abc$72873$new_n5602_
.sym 18379 soc.cpu.reg_op1[15]
.sym 18380 soc.cpu.reg_op2[15]
.sym 18384 $abc$72873$new_n8316_
.sym 18385 soc.cpu.reg_op2[27]
.sym 18386 soc.cpu.reg_op2[12]
.sym 18387 soc.cpu.reg_op2[4]
.sym 18388 soc.cpu.reg_op2[19]
.sym 18389 soc.cpu.reg_op2[28]
.sym 18390 soc.cpu.reg_op2[17]
.sym 18391 soc.cpu.reg_op2[5]
.sym 18458 $false
.sym 18459 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 18460 $abc$72873$auto$wreduce.cc:454:run$7250[18]
.sym 18461 soc.cpu.reg_op2[18]
.sym 18464 $false
.sym 18465 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 18466 $abc$72873$auto$wreduce.cc:454:run$7250[28]
.sym 18467 soc.cpu.reg_op2[28]
.sym 18476 $false
.sym 18477 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 18478 $abc$72873$auto$wreduce.cc:454:run$7250[4]
.sym 18479 soc.cpu.reg_op2[4]
.sym 18482 $false
.sym 18483 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 18484 $abc$72873$auto$wreduce.cc:454:run$7250[15]
.sym 18485 soc.cpu.reg_op2[15]
.sym 18494 $false
.sym 18495 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 18496 $abc$72873$auto$wreduce.cc:454:run$7250[19]
.sym 18497 soc.cpu.reg_op2[19]
.sym 18500 soc.cpu.mem_wdata[0]
.sym 18501 $false
.sym 18502 $false
.sym 18503 $false
.sym 18504 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43172
.sym 18505 clk_16mhz$2$2
.sym 18506 $false
.sym 18507 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58668
.sym 18509 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[36]_new_inv_
.sym 18510 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$23754[0]_new_inv_
.sym 18511 soc.spimemio.rd_addr[1]
.sym 18512 soc.spimemio.rd_addr[0]
.sym 18587 $false
.sym 18588 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 18589 $abc$72873$auto$wreduce.cc:454:run$7250[27]
.sym 18590 soc.cpu.reg_op2[27]
.sym 18593 $false
.sym 18594 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 18595 $abc$72873$auto$wreduce.cc:454:run$7250[11]
.sym 18596 soc.cpu.reg_op2[11]
.sym 18599 $false
.sym 18600 $false
.sym 18601 soc.spimemio.rd_addr[3]
.sym 18602 soc.spimemio.rd_addr[2]
.sym 18605 $false
.sym 18606 soc.spimemio.rd_inc
.sym 18607 soc.cpu.mem_addr[3]
.sym 18608 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[3]
.sym 18617 soc.spimemio.buffer[6]
.sym 18618 $false
.sym 18619 $false
.sym 18620 $false
.sym 18627 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 18628 clk_16mhz$2$2
.sym 18629 $false
.sym 18630 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16046_Y_new_inv_
.sym 18633 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16047_Y_new_inv_
.sym 18635 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851
.sym 18636 soc.cpu.decoded_rs2[5]
.sym 18716 $false
.sym 18717 $abc$72873$new_n8302_
.sym 18718 soc.cpu.decoded_imm[20]
.sym 18719 $abc$72873$new_n8257_
.sym 18734 $false
.sym 18735 $abc$72873$new_n8294_
.sym 18736 soc.cpu.decoded_imm[16]
.sym 18737 $abc$72873$new_n8257_
.sym 18750 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851
.sym 18751 clk_16mhz$2$2
.sym 18752 $false
.sym 18753 soc.cpu.cpuregs_rs1[3]
.sym 18754 $abc$72873$new_n8265_
.sym 18755 soc.cpu.cpuregs_rs1[14]
.sym 18756 $abc$72873$new_n8262_
.sym 18757 $abc$72873$new_n8290_
.sym 18758 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[14]
.sym 18759 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[3]
.sym 18760 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[2]
.sym 18845 $false
.sym 18846 soc.spimemio.rd_inc
.sym 18847 soc.cpu.mem_addr[20]
.sym 18848 $abc$72873$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[20]
.sym 18869 $false
.sym 18870 soc.spimemio.rd_inc
.sym 18871 soc.cpu.mem_addr[2]
.sym 18872 soc.spimemio.rd_addr[2]
.sym 18873 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 18874 clk_16mhz$2$2
.sym 18875 $false
.sym 18876 $abc$72873$new_n8278_
.sym 18877 soc.cpu.cpuregs_rs1[2]
.sym 18878 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16044_Y_new_inv_
.sym 18879 soc.cpu.cpuregs_rs1[8]
.sym 18880 soc.cpu.reg_op2[10]
.sym 18881 soc.cpu.reg_op2[6]
.sym 18882 soc.cpu.reg_op2[2]
.sym 18883 soc.cpu.reg_op2[7]
.sym 18950 soc.cpu.is_lui_auipc_jal
.sym 18951 soc.cpu.cpuregs_rs1[3]
.sym 18952 soc.cpu.reg_pc[3]
.sym 18953 soc.cpu.instr_lui
.sym 18956 soc.cpu.is_lui_auipc_jal
.sym 18957 soc.cpu.cpuregs_rs1[2]
.sym 18958 soc.cpu.reg_pc[2]
.sym 18959 soc.cpu.instr_lui
.sym 18962 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[2]
.sym 18963 $abc$72873$new_n5454_
.sym 18964 soc.cpu.cpu_state[2]
.sym 18965 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[2]_new_inv_
.sym 18968 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[3]
.sym 18969 $abc$72873$new_n5454_
.sym 18970 soc.cpu.cpu_state[2]
.sym 18971 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[3]_new_inv_
.sym 18974 $false
.sym 18975 $abc$72873$new_n8292_
.sym 18976 soc.cpu.decoded_imm[15]
.sym 18977 $abc$72873$new_n8257_
.sym 18980 $false
.sym 18981 $abc$72873$new_n8324_
.sym 18982 soc.cpu.decoded_imm[31]
.sym 18983 $abc$72873$new_n8257_
.sym 18986 $false
.sym 18987 $abc$72873$new_n8310_
.sym 18988 soc.cpu.decoded_imm[24]
.sym 18989 $abc$72873$new_n8257_
.sym 18992 $false
.sym 18993 $abc$72873$new_n8288_
.sym 18994 soc.cpu.decoded_imm[13]
.sym 18995 $abc$72873$new_n8257_
.sym 18996 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851
.sym 18997 clk_16mhz$2$2
.sym 18998 $false
.sym 18999 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16045_Y_new_inv_
.sym 19000 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[1]_new_inv_
.sym 19001 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[9]_new_inv_
.sym 19002 $abc$72873$new_n5568_
.sym 19003 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[4]_new_inv_
.sym 19004 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[13]_new_inv_
.sym 19005 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[30]_new_inv_
.sym 19006 soc.cpu.reg_op1[0]
.sym 19073 soc.cpu.is_lui_auipc_jal
.sym 19074 soc.cpu.cpuregs_rs1[6]
.sym 19075 soc.cpu.reg_pc[6]
.sym 19076 soc.cpu.instr_lui
.sym 19079 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[15]
.sym 19080 $abc$72873$new_n5454_
.sym 19081 soc.cpu.cpu_state[2]
.sym 19082 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[15]_new_inv_
.sym 19085 soc.cpu.is_lui_auipc_jal
.sym 19086 soc.cpu.cpuregs_rs1[15]
.sym 19087 soc.cpu.reg_pc[15]
.sym 19088 soc.cpu.instr_lui
.sym 19097 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[8]
.sym 19098 $abc$72873$new_n5454_
.sym 19099 soc.cpu.cpu_state[2]
.sym 19100 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[8]_new_inv_
.sym 19103 soc.cpu.is_lui_auipc_jal
.sym 19104 soc.cpu.cpuregs_rs1[8]
.sym 19105 soc.cpu.reg_pc[8]
.sym 19106 soc.cpu.instr_lui
.sym 19109 $false
.sym 19110 $abc$72873$new_n8308_
.sym 19111 soc.cpu.decoded_imm[23]
.sym 19112 $abc$72873$new_n8257_
.sym 19115 $false
.sym 19116 $abc$72873$new_n8280_
.sym 19117 soc.cpu.decoded_imm[9]
.sym 19118 $abc$72873$new_n8257_
.sym 19119 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851
.sym 19120 clk_16mhz$2$2
.sym 19121 $false
.sym 19123 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[1]
.sym 19124 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[2]
.sym 19125 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[3]
.sym 19126 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[4]
.sym 19127 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[5]
.sym 19128 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[6]
.sym 19129 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[7]
.sym 19196 soc.cpu.is_lui_auipc_jal
.sym 19197 soc.cpu.cpuregs_rs1[16]
.sym 19198 soc.cpu.reg_pc[16]
.sym 19199 soc.cpu.instr_lui
.sym 19202 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[16]
.sym 19203 $abc$72873$new_n5454_
.sym 19204 soc.cpu.cpu_state[2]
.sym 19205 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[16]_new_inv_
.sym 19208 soc.cpu.is_lui_auipc_jal
.sym 19209 soc.cpu.cpuregs_rs1[11]
.sym 19210 soc.cpu.reg_pc[11]
.sym 19211 soc.cpu.instr_lui
.sym 19214 soc.cpu.is_lui_auipc_jal
.sym 19215 soc.cpu.cpuregs_rs1[7]
.sym 19216 soc.cpu.reg_pc[7]
.sym 19217 soc.cpu.instr_lui
.sym 19220 soc.cpu.is_lui_auipc_jal
.sym 19221 soc.cpu.cpuregs_rs1[5]
.sym 19222 soc.cpu.reg_pc[5]
.sym 19223 soc.cpu.instr_lui
.sym 19226 soc.cpu.is_lui_auipc_jal
.sym 19227 soc.cpu.cpuregs_rs1[12]
.sym 19228 soc.cpu.reg_pc[12]
.sym 19229 soc.cpu.instr_lui
.sym 19232 soc.cpu.mem_wdata[10]
.sym 19233 $false
.sym 19234 $false
.sym 19235 $false
.sym 19238 soc.cpu.mem_wdata[12]
.sym 19239 $false
.sym 19240 $false
.sym 19241 $false
.sym 19242 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39212
.sym 19243 clk_16mhz$2$2
.sym 19244 $false
.sym 19245 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[8]
.sym 19246 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[9]
.sym 19247 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[10]
.sym 19248 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[11]
.sym 19249 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[12]
.sym 19250 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[13]
.sym 19251 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[14]
.sym 19252 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[15]
.sym 19319 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[11]
.sym 19320 $abc$72873$new_n5454_
.sym 19321 soc.cpu.cpu_state[2]
.sym 19322 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[11]_new_inv_
.sym 19325 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[14]
.sym 19326 $abc$72873$new_n5454_
.sym 19327 soc.cpu.cpu_state[2]
.sym 19328 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[14]_new_inv_
.sym 19331 soc.cpu.is_lui_auipc_jal
.sym 19332 soc.cpu.cpuregs_rs1[14]
.sym 19333 soc.cpu.reg_pc[14]
.sym 19334 soc.cpu.instr_lui
.sym 19337 soc.cpu.mem_do_rinst
.sym 19338 soc.cpu.mem_do_prefetch
.sym 19339 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[13]
.sym 19340 soc.cpu.reg_op1[15]
.sym 19343 soc.cpu.mem_do_rinst
.sym 19344 soc.cpu.mem_do_prefetch
.sym 19345 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[8]
.sym 19346 soc.cpu.reg_op1[10]
.sym 19349 soc.cpu.mem_do_rinst
.sym 19350 soc.cpu.mem_do_prefetch
.sym 19351 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[11]
.sym 19352 soc.cpu.reg_op1[13]
.sym 19355 soc.cpu.mem_do_rinst
.sym 19356 soc.cpu.mem_do_prefetch
.sym 19357 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[9]
.sym 19358 soc.cpu.reg_op1[11]
.sym 19361 soc.cpu.mem_do_rinst
.sym 19362 soc.cpu.mem_do_prefetch
.sym 19363 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[4]
.sym 19364 soc.cpu.reg_op1[6]
.sym 19365 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271
.sym 19366 clk_16mhz$2$2
.sym 19367 $false
.sym 19368 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[16]
.sym 19369 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[17]
.sym 19370 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[18]
.sym 19371 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[19]
.sym 19372 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[20]
.sym 19373 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[21]
.sym 19374 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[22]
.sym 19375 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[23]
.sym 19442 soc.cpu.is_lui_auipc_jal
.sym 19443 soc.cpu.cpuregs_rs1[21]
.sym 19444 soc.cpu.reg_pc[21]
.sym 19445 soc.cpu.instr_lui
.sym 19448 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[17]
.sym 19449 $abc$72873$new_n5454_
.sym 19450 soc.cpu.cpu_state[2]
.sym 19451 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[17]_new_inv_
.sym 19454 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[18]
.sym 19455 $abc$72873$new_n5454_
.sym 19456 soc.cpu.cpu_state[2]
.sym 19457 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[18]_new_inv_
.sym 19460 soc.cpu.is_lui_auipc_jal
.sym 19461 soc.cpu.cpuregs_rs1[17]
.sym 19462 soc.cpu.reg_pc[17]
.sym 19463 soc.cpu.instr_lui
.sym 19466 soc.cpu.is_lui_auipc_jal
.sym 19467 soc.cpu.cpuregs_rs1[18]
.sym 19468 soc.cpu.reg_pc[18]
.sym 19469 soc.cpu.instr_lui
.sym 19472 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[21]
.sym 19473 $abc$72873$new_n5454_
.sym 19474 soc.cpu.cpu_state[2]
.sym 19475 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[21]_new_inv_
.sym 19478 $false
.sym 19479 $false
.sym 19480 $false
.sym 19481 $false
.sym 19484 $false
.sym 19485 soc.cpu.pcpi_mul.mul_waiting$2
.sym 19486 soc.cpu.reg_op2[9]
.sym 19487 soc.cpu.pcpi_mul.rs2[8]
.sym 19488 resetn$2
.sym 19489 clk_16mhz$2$2
.sym 19490 $false
.sym 19491 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[24]
.sym 19492 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[25]
.sym 19493 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[26]
.sym 19494 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[27]
.sym 19495 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[28]
.sym 19496 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[29]
.sym 19497 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[30]
.sym 19498 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[31]
.sym 19565 soc.cpu.is_lui_auipc_jal
.sym 19566 soc.cpu.cpuregs_rs1[19]
.sym 19567 soc.cpu.reg_pc[19]
.sym 19568 soc.cpu.instr_lui
.sym 19571 soc.cpu.is_lui_auipc_jal
.sym 19572 soc.cpu.cpuregs_rs1[27]
.sym 19573 soc.cpu.reg_pc[27]
.sym 19574 soc.cpu.instr_lui
.sym 19577 soc.cpu.is_lui_auipc_jal
.sym 19578 soc.cpu.cpuregs_rs1[29]
.sym 19579 soc.cpu.reg_pc[29]
.sym 19580 soc.cpu.instr_lui
.sym 19583 soc.cpu.is_lui_auipc_jal
.sym 19584 soc.cpu.cpuregs_rs1[31]
.sym 19585 soc.cpu.reg_pc[31]
.sym 19586 soc.cpu.instr_lui
.sym 19589 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[19]
.sym 19590 $abc$72873$new_n5454_
.sym 19591 soc.cpu.cpu_state[2]
.sym 19592 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[19]_new_inv_
.sym 19595 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[27]
.sym 19596 $abc$72873$new_n5454_
.sym 19597 soc.cpu.cpu_state[2]
.sym 19598 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[27]_new_inv_
.sym 19601 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[31]
.sym 19602 $abc$72873$new_n5454_
.sym 19603 soc.cpu.cpu_state[2]
.sym 19604 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[31]_new_inv_
.sym 19607 soc.cpu.mem_wdata[0]
.sym 19608 $false
.sym 19609 $false
.sym 19610 $false
.sym 19611 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38948
.sym 19612 clk_16mhz$2$2
.sym 19613 $false
.sym 19614 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[14]
.sym 19615 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[13]
.sym 19616 $abc$72873$new_n5784_
.sym 19617 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[15]
.sym 19618 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[19]
.sym 19619 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14832[4]_new_
.sym 19620 soc.cpu.pcpi_mul.rs1[11]
.sym 19621 soc.cpu.pcpi_mul.rs1[10]
.sym 19688 $false
.sym 19689 $false
.sym 19690 pwm_connectorIF[11]
.sym 19691 pwm_connectorIF[10]
.sym 19694 $false
.sym 19695 $false
.sym 19696 $false
.sym 19697 pwm_connectorIF[10]
.sym 19700 pwm_connectorIF[5]
.sym 19701 pwm_connectorIF[4]
.sym 19702 pwm_connectorIF[3]
.sym 19703 pwm_connectorIF[2]
.sym 19706 $false
.sym 19707 $false
.sym 19708 $false
.sym 19709 pwm_connectorIF[11]
.sym 19712 pwm_connectorIF[1]
.sym 19713 pwm_connectorIF[0]
.sym 19714 $abc$72873$new_n6298_
.sym 19715 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14815[10]_new_
.sym 19718 $false
.sym 19719 $abc$72873$new_n5500_
.sym 19720 soc.cpu.reg_op1[21]
.sym 19721 $abc$72873$new_n5462_
.sym 19724 $false
.sym 19725 $abc$72873$new_n5508_
.sym 19726 soc.cpu.reg_op1[19]
.sym 19727 $abc$72873$new_n5462_
.sym 19730 $false
.sym 19731 $abc$72873$new_n5516_
.sym 19732 soc.cpu.reg_op1[17]
.sym 19733 $abc$72873$new_n5462_
.sym 19734 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.sym 19735 clk_16mhz$2$2
.sym 19736 $false
.sym 19737 $abc$72873$new_n6296_
.sym 19738 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[5]
.sym 19739 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[21]
.sym 19740 $abc$72873$new_n9500_
.sym 19741 soc.cpu.reg_pc[29]
.sym 19742 soc.cpu.reg_pc[16]
.sym 19743 soc.cpu.reg_pc[17]
.sym 19744 soc.cpu.reg_pc[21]
.sym 19811 $false
.sym 19812 $false
.sym 19813 $false
.sym 19814 pwm_connectorIF[1]
.sym 19817 $false
.sym 19818 $false
.sym 19819 $false
.sym 19820 pwm_connectorIF[7]
.sym 19823 $false
.sym 19824 $false
.sym 19825 $false
.sym 19826 pwm_connectorIF[2]
.sym 19829 pwmIF.count_temp[6]
.sym 19830 pwm_connectorIF[6]
.sym 19831 pwmIF.count_temp[2]
.sym 19832 pwm_connectorIF[2]
.sym 19835 pwm_connectorIF[7]
.sym 19836 pwm_connectorIF[6]
.sym 19837 pwm_connectorIF[9]
.sym 19838 pwm_connectorIF[8]
.sym 19841 $false
.sym 19842 $false
.sym 19843 $false
.sym 19844 pwm_connectorIF[0]
.sym 19847 pwmIF.count_temp[1]
.sym 19848 pwm_connectorIF[1]
.sym 19849 pwm_connectorIF[0]
.sym 19850 pwmIF.count_temp[0]
.sym 19853 $abc$72873$new_n5790_
.sym 19854 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14832[4]_new_
.sym 19855 pwmIF.count_temp[3]
.sym 19856 pwm_connectorIF[3]
.sym 19860 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.BB[1]
.sym 19861 $abc$72873$new_n6849_
.sym 19862 soc.cpu.reg_pc[24]
.sym 19863 soc.cpu.reg_pc[10]
.sym 19864 soc.cpu.reg_pc[18]
.sym 19865 soc.cpu.reg_pc[22]
.sym 19866 soc.cpu.reg_pc[9]
.sym 19867 soc.cpu.reg_pc[13]
.sym 19934 $false
.sym 19935 $false
.sym 19936 $false
.sym 19937 pwm_connectorIF[9]
.sym 19940 pwmIF.count_temp[9]
.sym 19941 pwm_connectorIF[9]
.sym 19942 pwmIF.count_temp[7]
.sym 19943 pwm_connectorIF[7]
.sym 19946 pwmIF.count_temp[4]
.sym 19947 pwm_connectorIF[4]
.sym 19948 pwm_connectorIF[8]
.sym 19949 pwmIF.count_temp[8]
.sym 19952 $abc$72873$new_n9404_
.sym 19953 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14815[15]_new_
.sym 19954 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14815[10]_new_
.sym 19955 $abc$72873$new_n9501_
.sym 19958 $false
.sym 19959 $false
.sym 19960 $false
.sym 19961 pwm_connectorIF[8]
.sym 19964 $false
.sym 19965 $false
.sym 19966 $false
.sym 19967 pwm_connectorIF[20]
.sym 19970 $false
.sym 19971 $false
.sym 19972 $false
.sym 19973 pwm_connectorIF[22]
.sym 19976 soc.cpu.mem_wdata[25]
.sym 19977 $false
.sym 19978 $false
.sym 19979 $false
.sym 19980 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39740
.sym 19981 clk_16mhz$2$2
.sym 19982 $false
.sym 19983 $abc$72873$new_n6869_
.sym 19984 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[17]
.sym 19985 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[23]
.sym 19986 $abc$72873$new_n6853_
.sym 19987 soc.cpu.reg_pc[30]
.sym 19988 soc.cpu.reg_pc[19]
.sym 19989 soc.cpu.reg_pc[25]
.sym 19990 soc.cpu.reg_pc[31]
.sym 20019 $true
.sym 20056 pwmIF.count_temp[0]$2
.sym 20057 $false
.sym 20058 pwmIF.count_temp[0]
.sym 20059 $false
.sym 20060 $false
.sym 20062 $auto$alumacc.cc:474:replace_alu$7643.C[2]
.sym 20064 $false
.sym 20065 pwmIF.count_temp[1]
.sym 20068 $auto$alumacc.cc:474:replace_alu$7643.C[3]
.sym 20069 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_
.sym 20070 $false
.sym 20071 pwmIF.count_temp[2]
.sym 20072 $auto$alumacc.cc:474:replace_alu$7643.C[2]
.sym 20074 $auto$alumacc.cc:474:replace_alu$7643.C[4]
.sym 20075 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_
.sym 20076 $false
.sym 20077 pwmIF.count_temp[3]
.sym 20078 $auto$alumacc.cc:474:replace_alu$7643.C[3]
.sym 20080 $auto$alumacc.cc:474:replace_alu$7643.C[5]
.sym 20081 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_
.sym 20082 $false
.sym 20083 pwmIF.count_temp[4]
.sym 20084 $auto$alumacc.cc:474:replace_alu$7643.C[4]
.sym 20086 $auto$alumacc.cc:474:replace_alu$7643.C[6]
.sym 20087 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_
.sym 20088 $false
.sym 20089 pwmIF.count_temp[5]
.sym 20090 $auto$alumacc.cc:474:replace_alu$7643.C[5]
.sym 20092 $auto$alumacc.cc:474:replace_alu$7643.C[7]
.sym 20093 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_
.sym 20094 $false
.sym 20095 pwmIF.count_temp[6]
.sym 20096 $auto$alumacc.cc:474:replace_alu$7643.C[6]
.sym 20098 $auto$alumacc.cc:474:replace_alu$7643.C[8]
.sym 20099 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_
.sym 20100 $false
.sym 20101 pwmIF.count_temp[7]
.sym 20102 $auto$alumacc.cc:474:replace_alu$7643.C[7]
.sym 20103 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45302
.sym 20104 clk_16mhz$2$2
.sym 20105 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 20106 $abc$72873$new_n5785_
.sym 20107 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[31]
.sym 20108 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14846[0]_new_
.sym 20109 $abc$72873$new_n6913_
.sym 20110 $abc$72873$new_n5787_
.sym 20111 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[16]
.sym 20112 $abc$72873$auto$rtlil.cc:1848:ReduceOr$7507_new_inv_
.sym 20113 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[8]
.sym 20142 $auto$alumacc.cc:474:replace_alu$7643.C[8]
.sym 20179 $auto$alumacc.cc:474:replace_alu$7643.C[9]
.sym 20180 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_
.sym 20181 $false
.sym 20182 pwmIF.count_temp[8]
.sym 20183 $auto$alumacc.cc:474:replace_alu$7643.C[8]
.sym 20186 $false
.sym 20187 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_
.sym 20188 pwmIF.count_temp[9]
.sym 20189 $auto$alumacc.cc:474:replace_alu$7643.C[9]
.sym 20216 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_
.sym 20217 $false
.sym 20218 pwmIF.count_temp[1]
.sym 20219 pwmIF.count_temp[0]
.sym 20222 $false
.sym 20223 $false
.sym 20224 pwmIF.count_temp[0]
.sym 20225 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_
.sym 20226 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45302
.sym 20227 clk_16mhz$2$2
.sym 20228 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 20231 pwm_connectorIF[26]
.sym 20309 $false
.sym 20310 $false
.sym 20311 $false
.sym 20312 pwm_connectorIF[25]
.sym 20333 $false
.sym 20334 $abc$72873$new_n5528_
.sym 20335 soc.cpu.reg_op1[14]
.sym 20336 $abc$72873$new_n5462_
.sym 20349 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.sym 20350 clk_16mhz$2$2
.sym 20351 $false
.sym 20453 $abc$72873$auto$maccmap.cc:111:fulladd$26094[3]
.sym 20456 $abc$72873$auto$maccmap.cc:112:fulladd$25999[3]
.sym 20458 soc.cpu.pcpi_mul.rdx[27]
.sym 20489 $true
.sym 20526 pwmIB.count_temp[0]$2
.sym 20527 $false
.sym 20528 pwmIB.count_temp[0]
.sym 20529 $false
.sym 20530 $false
.sym 20532 $auto$alumacc.cc:474:replace_alu$7637.C[2]
.sym 20534 $false
.sym 20535 pwmIB.count_temp[1]
.sym 20538 $auto$alumacc.cc:474:replace_alu$7637.C[3]
.sym 20539 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_
.sym 20540 $false
.sym 20541 pwmIB.count_temp[2]
.sym 20542 $auto$alumacc.cc:474:replace_alu$7637.C[2]
.sym 20544 $auto$alumacc.cc:474:replace_alu$7637.C[4]
.sym 20545 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_
.sym 20546 $false
.sym 20547 pwmIB.count_temp[3]
.sym 20548 $auto$alumacc.cc:474:replace_alu$7637.C[3]
.sym 20550 $auto$alumacc.cc:474:replace_alu$7637.C[5]
.sym 20551 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_
.sym 20552 $false
.sym 20553 pwmIB.count_temp[4]
.sym 20554 $auto$alumacc.cc:474:replace_alu$7637.C[4]
.sym 20556 $auto$alumacc.cc:474:replace_alu$7637.C[6]
.sym 20557 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_
.sym 20558 $false
.sym 20559 pwmIB.count_temp[5]
.sym 20560 $auto$alumacc.cc:474:replace_alu$7637.C[5]
.sym 20562 $auto$alumacc.cc:474:replace_alu$7637.C[7]
.sym 20563 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_
.sym 20564 $false
.sym 20565 pwmIB.count_temp[6]
.sym 20566 $auto$alumacc.cc:474:replace_alu$7637.C[6]
.sym 20568 $auto$alumacc.cc:474:replace_alu$7637.C[8]
.sym 20569 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_
.sym 20570 $false
.sym 20571 pwmIB.count_temp[7]
.sym 20572 $auto$alumacc.cc:474:replace_alu$7637.C[7]
.sym 20573 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45422
.sym 20574 clk_16mhz$2$2
.sym 20575 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 20581 soc.cpu.pcpi_mul.rd[26]
.sym 20582 soc.cpu.pcpi_mul.rd[27]
.sym 20583 soc.cpu.pcpi_mul.rdx[28]
.sym 20652 $auto$alumacc.cc:474:replace_alu$7637.C[8]
.sym 20689 $auto$alumacc.cc:474:replace_alu$7637.C[9]
.sym 20690 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_
.sym 20691 $false
.sym 20692 pwmIB.count_temp[8]
.sym 20693 $auto$alumacc.cc:474:replace_alu$7637.C[8]
.sym 20696 $false
.sym 20697 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_
.sym 20698 pwmIB.count_temp[9]
.sym 20699 $auto$alumacc.cc:474:replace_alu$7637.C[9]
.sym 20720 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_
.sym 20721 $false
.sym 20722 pwmIB.count_temp[1]
.sym 20723 pwmIB.count_temp[0]
.sym 20726 $false
.sym 20727 $false
.sym 20728 pwmIB.count_temp[0]
.sym 20729 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_
.sym 20736 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45422
.sym 20737 clk_16mhz$2$2
.sym 20738 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 20739 $abc$72873$auto$maccmap.cc:111:fulladd$25998[3]
.sym 20740 $abc$72873$auto$maccmap.cc:112:fulladd$26095[3]
.sym 20741 $abc$72873$auto$maccmap.cc:111:fulladd$26094[1]
.sym 20742 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[2]
.sym 20743 $abc$72873$auto$maccmap.cc:112:fulladd$26095[1]
.sym 20744 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[8]
.sym 20745 $abc$72873$auto$maccmap.cc:112:fulladd$25999[2]
.sym 20746 soc.cpu.pcpi_mul.rd[25]
.sym 20775 $true
.sym 20812 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[8]$2
.sym 20813 $false
.sym 20814 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[8]
.sym 20815 $false
.sym 20816 $false
.sym 20818 $auto$alumacc.cc:474:replace_alu$7508.C[10]
.sym 20820 $false
.sym 20821 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[9]
.sym 20824 $auto$alumacc.cc:474:replace_alu$7508.C[11]
.sym 20826 $false
.sym 20827 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[10]
.sym 20830 $auto$alumacc.cc:474:replace_alu$7508.C[12]
.sym 20832 $false
.sym 20833 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[11]
.sym 20836 $auto$alumacc.cc:474:replace_alu$7508.C[13]
.sym 20838 $false
.sym 20839 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[12]
.sym 20842 $auto$alumacc.cc:474:replace_alu$7508.C[14]
.sym 20844 $false
.sym 20845 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[13]
.sym 20848 $auto$alumacc.cc:474:replace_alu$7508.C[15]
.sym 20850 $false
.sym 20851 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[14]
.sym 20854 $auto$alumacc.cc:474:replace_alu$7508.C[16]
.sym 20856 $false
.sym 20857 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[15]
.sym 20862 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[13]
.sym 20863 $abc$72873$auto$maccmap.cc:112:fulladd$26095[2]
.sym 20864 $abc$72873$new_n5804_
.sym 20865 $abc$72873$auto$maccmap.cc:111:fulladd$26094[2]
.sym 20866 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[15]
.sym 20867 soc.cpu.pcpi_mul.rdx[46]
.sym 20868 soc.cpu.pcpi_mul.rdx[1]
.sym 20869 soc.cpu.pcpi_mul.rdx[3]
.sym 20898 $auto$alumacc.cc:474:replace_alu$7508.C[16]
.sym 20935 $auto$alumacc.cc:474:replace_alu$7508.C[17]
.sym 20937 $false
.sym 20938 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[16]
.sym 20941 $auto$alumacc.cc:474:replace_alu$7508.C[18]
.sym 20943 $false
.sym 20944 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[17]
.sym 20947 $auto$alumacc.cc:474:replace_alu$7508.C[19]
.sym 20949 $false
.sym 20950 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[18]
.sym 20953 $auto$alumacc.cc:474:replace_alu$7508.C[20]
.sym 20955 $false
.sym 20956 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[19]
.sym 20959 $auto$alumacc.cc:474:replace_alu$7508.C[21]
.sym 20961 $false
.sym 20962 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[20]
.sym 20965 $auto$alumacc.cc:474:replace_alu$7508.C[22]
.sym 20967 $false
.sym 20968 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[21]
.sym 20971 $auto$alumacc.cc:474:replace_alu$7508.C[23]
.sym 20973 $false
.sym 20974 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[22]
.sym 20977 $auto$alumacc.cc:474:replace_alu$7508.C[24]
.sym 20979 $false
.sym 20980 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[23]
.sym 20985 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[30]
.sym 20986 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14428[4]_new_
.sym 20987 soc.cpu.pcpi_mul.rs2[3]
.sym 20988 soc.cpu.pcpi_mul.rs2[4]
.sym 20989 soc.cpu.pcpi_mul.rs2[28]
.sym 20990 soc.cpu.pcpi_mul.rdx[14]
.sym 20991 soc.cpu.pcpi_mul.rs2[26]
.sym 20992 soc.cpu.pcpi_mul.rs2[27]
.sym 21021 $auto$alumacc.cc:474:replace_alu$7508.C[24]
.sym 21058 $auto$alumacc.cc:474:replace_alu$7508.C[25]
.sym 21060 $false
.sym 21061 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[24]
.sym 21064 $auto$alumacc.cc:474:replace_alu$7508.C[26]
.sym 21066 $false
.sym 21067 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[25]
.sym 21070 $auto$alumacc.cc:474:replace_alu$7508.C[27]
.sym 21072 $false
.sym 21073 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[26]
.sym 21076 $auto$alumacc.cc:474:replace_alu$7508.C[28]
.sym 21078 $false
.sym 21079 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[27]
.sym 21082 $auto$alumacc.cc:474:replace_alu$7508.C[29]
.sym 21084 $false
.sym 21085 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[28]
.sym 21088 $auto$alumacc.cc:474:replace_alu$7508.C[30]
.sym 21090 $false
.sym 21091 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[29]
.sym 21094 $auto$alumacc.cc:474:replace_alu$7508.C[31]
.sym 21096 $false
.sym 21097 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[30]
.sym 21100 $abc$72873$auto$alumacc.cc:491:replace_alu$7510[31]$2
.sym 21102 $false
.sym 21103 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[31]
.sym 21108 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[29]
.sym 21109 $abc$72873$new_n5800_
.sym 21110 $abc$72873$auto$maccmap.cc:111:fulladd$26045[2]
.sym 21111 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[27]
.sym 21112 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[28]
.sym 21113 $abc$72873$auto$maccmap.cc:112:fulladd$26046[2]
.sym 21115 pwm_connectorIB[17]
.sym 21185 $abc$72873$auto$alumacc.cc:491:replace_alu$7510[31]$2
.sym 21188 $false
.sym 21189 $false
.sym 21190 $false
.sym 21191 pwm_connectorIB[31]
.sym 21194 $false
.sym 21195 $false
.sym 21196 $false
.sym 21197 pwm_connectorIB[21]
.sym 21200 $false
.sym 21201 $false
.sym 21202 $false
.sym 21203 pwm_connectorIB[16]
.sym 21206 pwm_connectorIB[18]
.sym 21207 pwm_connectorIB[17]
.sym 21208 pwm_connectorIB[16]
.sym 21209 pwm_connectorIB[31]
.sym 21212 $false
.sym 21213 $false
.sym 21214 $false
.sym 21215 pwm_connectorIB[17]
.sym 21218 $false
.sym 21219 $false
.sym 21220 $false
.sym 21221 pwm_connectorIB[18]
.sym 21231 $abc$72873$new_n7882_
.sym 21232 $abc$72873$auto$maccmap.cc:111:fulladd$26045[3]
.sym 21233 $abc$72873$auto$maccmap.cc:112:fulladd$25991[1]
.sym 21234 $abc$72873$new_n7820_
.sym 21235 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[7]
.sym 21236 $abc$72873$auto$maccmap.cc:112:fulladd$26046[3]
.sym 21237 $abc$72873$new_n7870_
.sym 21238 soc.cpu.mem_wdata[5]
.sym 21267 $false
.sym 21304 $auto$alumacc.cc:474:replace_alu$7683.C[1]
.sym 21306 soc.cpu.reg_op1[0]
.sym 21307 soc.cpu.reg_op2[0]
.sym 21310 $auto$alumacc.cc:474:replace_alu$7683.C[2]
.sym 21311 $false
.sym 21312 soc.cpu.reg_op1[1]
.sym 21313 soc.cpu.reg_op2[1]
.sym 21314 $auto$alumacc.cc:474:replace_alu$7683.C[1]
.sym 21316 $auto$alumacc.cc:474:replace_alu$7683.C[3]
.sym 21317 $false
.sym 21318 soc.cpu.reg_op1[2]
.sym 21319 soc.cpu.reg_op2[2]
.sym 21320 $auto$alumacc.cc:474:replace_alu$7683.C[2]
.sym 21322 $auto$alumacc.cc:474:replace_alu$7683.C[4]
.sym 21323 $false
.sym 21324 soc.cpu.reg_op1[3]
.sym 21325 soc.cpu.reg_op2[3]
.sym 21326 $auto$alumacc.cc:474:replace_alu$7683.C[3]
.sym 21328 $auto$alumacc.cc:474:replace_alu$7683.C[5]
.sym 21329 $false
.sym 21330 soc.cpu.reg_op1[4]
.sym 21331 soc.cpu.reg_op2[4]
.sym 21332 $auto$alumacc.cc:474:replace_alu$7683.C[4]
.sym 21334 $auto$alumacc.cc:474:replace_alu$7683.C[6]
.sym 21335 $false
.sym 21336 soc.cpu.reg_op1[5]
.sym 21337 soc.cpu.reg_op2[5]
.sym 21338 $auto$alumacc.cc:474:replace_alu$7683.C[5]
.sym 21340 $auto$alumacc.cc:474:replace_alu$7683.C[7]
.sym 21341 $false
.sym 21342 soc.cpu.reg_op1[6]
.sym 21343 soc.cpu.reg_op2[6]
.sym 21344 $auto$alumacc.cc:474:replace_alu$7683.C[6]
.sym 21346 $auto$alumacc.cc:474:replace_alu$7683.C[8]
.sym 21347 $false
.sym 21348 soc.cpu.reg_op1[7]
.sym 21349 soc.cpu.reg_op2[7]
.sym 21350 $auto$alumacc.cc:474:replace_alu$7683.C[7]
.sym 21354 $abc$72873$new_n7897_
.sym 21355 $abc$72873$new_n7978_
.sym 21356 $abc$72873$new_n7938_
.sym 21357 $abc$72873$new_n7908_
.sym 21358 $abc$72873$new_n7962_
.sym 21359 soc.cpu.pcpi_mul.rs1[9]
.sym 21360 soc.cpu.pcpi_mul.rs1[8]
.sym 21361 soc.cpu.pcpi_mul.rs1[7]
.sym 21390 $auto$alumacc.cc:474:replace_alu$7683.C[8]
.sym 21427 $auto$alumacc.cc:474:replace_alu$7683.C[9]
.sym 21428 $false
.sym 21429 soc.cpu.reg_op1[8]
.sym 21430 soc.cpu.reg_op2[8]
.sym 21431 $auto$alumacc.cc:474:replace_alu$7683.C[8]
.sym 21433 $auto$alumacc.cc:474:replace_alu$7683.C[10]
.sym 21434 $false
.sym 21435 soc.cpu.reg_op1[9]
.sym 21436 soc.cpu.reg_op2[9]
.sym 21437 $auto$alumacc.cc:474:replace_alu$7683.C[9]
.sym 21439 $auto$alumacc.cc:474:replace_alu$7683.C[11]
.sym 21440 $false
.sym 21441 soc.cpu.reg_op1[10]
.sym 21442 soc.cpu.reg_op2[10]
.sym 21443 $auto$alumacc.cc:474:replace_alu$7683.C[10]
.sym 21445 $auto$alumacc.cc:474:replace_alu$7683.C[12]
.sym 21446 $false
.sym 21447 soc.cpu.reg_op1[11]
.sym 21448 soc.cpu.reg_op2[11]
.sym 21449 $auto$alumacc.cc:474:replace_alu$7683.C[11]
.sym 21451 $auto$alumacc.cc:474:replace_alu$7683.C[13]
.sym 21452 $false
.sym 21453 soc.cpu.reg_op1[12]
.sym 21454 soc.cpu.reg_op2[12]
.sym 21455 $auto$alumacc.cc:474:replace_alu$7683.C[12]
.sym 21457 $auto$alumacc.cc:474:replace_alu$7683.C[14]
.sym 21458 $false
.sym 21459 soc.cpu.reg_op1[13]
.sym 21460 soc.cpu.reg_op2[13]
.sym 21461 $auto$alumacc.cc:474:replace_alu$7683.C[13]
.sym 21463 $auto$alumacc.cc:474:replace_alu$7683.C[15]
.sym 21464 $false
.sym 21465 soc.cpu.reg_op1[14]
.sym 21466 soc.cpu.reg_op2[14]
.sym 21467 $auto$alumacc.cc:474:replace_alu$7683.C[14]
.sym 21469 $auto$alumacc.cc:474:replace_alu$7683.C[16]
.sym 21470 $false
.sym 21471 soc.cpu.reg_op1[15]
.sym 21472 soc.cpu.reg_op2[15]
.sym 21473 $auto$alumacc.cc:474:replace_alu$7683.C[15]
.sym 21477 $abc$72873$new_n8061_
.sym 21478 $abc$72873$new_n7987_
.sym 21479 $abc$72873$new_n8051_
.sym 21480 $abc$72873$new_n7999_
.sym 21481 $abc$72873$new_n8041_
.sym 21482 $abc$72873$new_n8021_
.sym 21483 pwm_connectorIB[16]
.sym 21484 pwm_connectorIB[21]
.sym 21513 $auto$alumacc.cc:474:replace_alu$7683.C[16]
.sym 21550 $auto$alumacc.cc:474:replace_alu$7683.C[17]
.sym 21551 $false
.sym 21552 soc.cpu.reg_op1[16]
.sym 21553 soc.cpu.reg_op2[16]
.sym 21554 $auto$alumacc.cc:474:replace_alu$7683.C[16]
.sym 21556 $auto$alumacc.cc:474:replace_alu$7683.C[18]
.sym 21557 $false
.sym 21558 soc.cpu.reg_op1[17]
.sym 21559 soc.cpu.reg_op2[17]
.sym 21560 $auto$alumacc.cc:474:replace_alu$7683.C[17]
.sym 21562 $auto$alumacc.cc:474:replace_alu$7683.C[19]
.sym 21563 $false
.sym 21564 soc.cpu.reg_op1[18]
.sym 21565 soc.cpu.reg_op2[18]
.sym 21566 $auto$alumacc.cc:474:replace_alu$7683.C[18]
.sym 21568 $auto$alumacc.cc:474:replace_alu$7683.C[20]
.sym 21569 $false
.sym 21570 soc.cpu.reg_op1[19]
.sym 21571 soc.cpu.reg_op2[19]
.sym 21572 $auto$alumacc.cc:474:replace_alu$7683.C[19]
.sym 21574 $auto$alumacc.cc:474:replace_alu$7683.C[21]
.sym 21575 $false
.sym 21576 soc.cpu.reg_op1[20]
.sym 21577 soc.cpu.reg_op2[20]
.sym 21578 $auto$alumacc.cc:474:replace_alu$7683.C[20]
.sym 21580 $auto$alumacc.cc:474:replace_alu$7683.C[22]
.sym 21581 $false
.sym 21582 soc.cpu.reg_op1[21]
.sym 21583 soc.cpu.reg_op2[21]
.sym 21584 $auto$alumacc.cc:474:replace_alu$7683.C[21]
.sym 21586 $auto$alumacc.cc:474:replace_alu$7683.C[23]
.sym 21587 $false
.sym 21588 soc.cpu.reg_op1[22]
.sym 21589 soc.cpu.reg_op2[22]
.sym 21590 $auto$alumacc.cc:474:replace_alu$7683.C[22]
.sym 21592 $auto$alumacc.cc:474:replace_alu$7683.C[24]
.sym 21593 $false
.sym 21594 soc.cpu.reg_op1[23]
.sym 21595 soc.cpu.reg_op2[23]
.sym 21596 $auto$alumacc.cc:474:replace_alu$7683.C[23]
.sym 21600 $abc$72873$new_n8067_
.sym 21601 $abc$72873$new_n8011_
.sym 21603 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[5]
.sym 21604 $abc$72873$new_n8127_
.sym 21605 $abc$72873$new_n8081_
.sym 21606 $abc$72873$new_n8091_
.sym 21607 soc.cpu.pcpi_mul.rs2[2]
.sym 21636 $auto$alumacc.cc:474:replace_alu$7683.C[24]
.sym 21673 $auto$alumacc.cc:474:replace_alu$7683.C[25]
.sym 21674 $false
.sym 21675 soc.cpu.reg_op1[24]
.sym 21676 soc.cpu.reg_op2[24]
.sym 21677 $auto$alumacc.cc:474:replace_alu$7683.C[24]
.sym 21679 $auto$alumacc.cc:474:replace_alu$7683.C[26]
.sym 21680 $false
.sym 21681 soc.cpu.reg_op1[25]
.sym 21682 soc.cpu.reg_op2[25]
.sym 21683 $auto$alumacc.cc:474:replace_alu$7683.C[25]
.sym 21685 $auto$alumacc.cc:474:replace_alu$7683.C[27]
.sym 21686 $false
.sym 21687 soc.cpu.reg_op1[26]
.sym 21688 soc.cpu.reg_op2[26]
.sym 21689 $auto$alumacc.cc:474:replace_alu$7683.C[26]
.sym 21691 $auto$alumacc.cc:474:replace_alu$7683.C[28]
.sym 21692 $false
.sym 21693 soc.cpu.reg_op1[27]
.sym 21694 soc.cpu.reg_op2[27]
.sym 21695 $auto$alumacc.cc:474:replace_alu$7683.C[27]
.sym 21697 $auto$alumacc.cc:474:replace_alu$7683.C[29]
.sym 21698 $false
.sym 21699 soc.cpu.reg_op1[28]
.sym 21700 soc.cpu.reg_op2[28]
.sym 21701 $auto$alumacc.cc:474:replace_alu$7683.C[28]
.sym 21703 $auto$alumacc.cc:474:replace_alu$7683.C[30]
.sym 21704 $false
.sym 21705 soc.cpu.reg_op1[29]
.sym 21706 soc.cpu.reg_op2[29]
.sym 21707 $auto$alumacc.cc:474:replace_alu$7683.C[29]
.sym 21709 $auto$alumacc.cc:474:replace_alu$7683.C[31]
.sym 21710 $false
.sym 21711 soc.cpu.reg_op1[30]
.sym 21712 soc.cpu.reg_op2[30]
.sym 21713 $auto$alumacc.cc:474:replace_alu$7683.C[30]
.sym 21716 $false
.sym 21717 soc.cpu.reg_op1[31]
.sym 21718 soc.cpu.reg_op2[31]
.sym 21719 $auto$alumacc.cc:474:replace_alu$7683.C[31]
.sym 21723 $abc$72873$new_n7979_
.sym 21724 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31631[1]_new_inv_
.sym 21725 $abc$72873$new_n7973_
.sym 21726 $abc$72873$new_n8112_
.sym 21727 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31527[1]_new_inv_
.sym 21728 $abc$72873$new_n8068_
.sym 21729 pwm_connectorIB[3]
.sym 21730 pwm_connectorIB[0]
.sym 21797 $false
.sym 21798 $false
.sym 21799 $false
.sym 21800 soc.cpu.reg_op2[22]
.sym 21803 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 21804 soc.cpu.instr_sub
.sym 21805 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[27]
.sym 21806 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[27]
.sym 21809 $false
.sym 21810 $false
.sym 21811 $false
.sym 21812 soc.cpu.reg_op2[2]
.sym 21815 $false
.sym 21816 $false
.sym 21817 $false
.sym 21818 soc.cpu.reg_op2[15]
.sym 21821 $false
.sym 21822 $false
.sym 21823 $false
.sym 21824 soc.cpu.reg_op2[11]
.sym 21827 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 21828 soc.cpu.instr_sub
.sym 21829 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[28]
.sym 21830 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[28]
.sym 21833 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 21834 soc.cpu.instr_sub
.sym 21835 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[31]
.sym 21836 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[31]
.sym 21839 soc.cpu.mem_wdata[25]
.sym 21840 $false
.sym 21841 $false
.sym 21842 $false
.sym 21843 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40796
.sym 21844 clk_16mhz$2$2
.sym 21845 $false
.sym 21846 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$27565_new_inv_
.sym 21847 $abc$72873$new_n8065_
.sym 21848 $abc$72873$new_n8066_
.sym 21849 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$27552_new_inv_
.sym 21850 $abc$72873$new_n5630_
.sym 21851 $abc$72873$soc.cpu.alu_out_0_new_inv_
.sym 21852 soc.cpu.is_slti_blt_slt
.sym 21853 soc.cpu.is_sltiu_bltu_sltu
.sym 21920 $false
.sym 21921 $false
.sym 21922 $false
.sym 21923 soc.cpu.reg_op2[16]
.sym 21926 $false
.sym 21927 $false
.sym 21928 $false
.sym 21929 soc.cpu.reg_op2[0]
.sym 21932 $false
.sym 21933 $false
.sym 21934 $false
.sym 21935 soc.cpu.reg_op2[18]
.sym 21938 $false
.sym 21939 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31503[1]_new_inv_
.sym 21940 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[31]_new_
.sym 21941 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 21944 $false
.sym 21945 $false
.sym 21946 $false
.sym 21947 soc.cpu.reg_op2[25]
.sym 21956 $false
.sym 21957 $false
.sym 21958 $false
.sym 21959 soc.cpu.reg_op2[1]
.sym 21962 soc.cpu.mem_wdata[12]
.sym 21963 $false
.sym 21964 $false
.sym 21965 $false
.sym 21966 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40268
.sym 21967 clk_16mhz$2$2
.sym 21968 $false
.sym 21970 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31695[1]_new_inv_
.sym 21971 $abc$72873$new_n7983_
.sym 21972 $abc$72873$new_n7982_
.sym 21973 $abc$72873$new_n7988_
.sym 21974 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[4]_new_
.sym 21975 soc.cpu.pcpi_mul.rdx[13]
.sym 21976 soc.cpu.pcpi_mul.rs2[8]
.sym 22043 soc.cpu.reg_op1[27]
.sym 22044 soc.cpu.reg_op2[27]
.sym 22045 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 22046 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 22049 $false
.sym 22050 $false
.sym 22051 $false
.sym 22052 soc.cpu.reg_op2[30]
.sym 22055 $false
.sym 22056 $false
.sym 22057 soc.cpu.reg_op1[27]
.sym 22058 soc.cpu.reg_op2[27]
.sym 22061 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31535[1]_new_inv_
.sym 22062 $abc$72873$new_n8097_
.sym 22063 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[27]_new_
.sym 22064 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 22067 $abc$72873$new_n5625_
.sym 22068 soc.cpu.reg_op1[24]
.sym 22069 soc.cpu.reg_op2[24]
.sym 22070 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[27]_new_
.sym 22073 soc.cpu.reg_op1[16]
.sym 22074 soc.cpu.reg_op2[16]
.sym 22075 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 22076 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 22079 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31623[1]_new_inv_
.sym 22080 soc.cpu.reg_op1[16]
.sym 22081 soc.cpu.reg_op2[16]
.sym 22082 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 22085 soc.cpu.reg_op2[18]
.sym 22086 soc.cpu.reg_op1[18]
.sym 22087 soc.cpu.reg_op1[29]
.sym 22088 soc.cpu.reg_op2[29]
.sym 22092 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31719[1]_new_inv_
.sym 22093 $abc$72873$new_n7841_
.sym 22094 $abc$72873$new_n9520_
.sym 22095 $abc$72873$new_n7955_
.sym 22096 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31727[1]_new_inv_
.sym 22097 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[9]_new_
.sym 22098 $abc$72873$new_n7956_
.sym 22099 soc.cpu.alu_out_q[4]
.sym 22166 $abc$72873$new_n5618_
.sym 22167 soc.cpu.reg_op1[8]
.sym 22168 soc.cpu.reg_op2[8]
.sym 22169 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[11]_new_
.sym 22172 soc.cpu.reg_op2[21]
.sym 22173 soc.cpu.reg_op1[21]
.sym 22174 soc.cpu.reg_op1[22]
.sym 22175 soc.cpu.reg_op2[22]
.sym 22184 $abc$72873$new_n5621_
.sym 22185 $abc$72873$new_n5616_
.sym 22186 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[10]_new_
.sym 22187 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[20]_new_
.sym 22190 $abc$72873$new_n5615_
.sym 22191 soc.cpu.reg_op1[23]
.sym 22192 soc.cpu.reg_op2[23]
.sym 22193 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[9]_new_
.sym 22196 soc.cpu.reg_op2[17]
.sym 22197 soc.cpu.reg_op1[17]
.sym 22198 soc.cpu.reg_op1[30]
.sym 22199 soc.cpu.reg_op2[30]
.sym 22202 $abc$72873$new_n5623_
.sym 22203 $abc$72873$new_n5614_
.sym 22204 $abc$72873$new_n5607_
.sym 22205 $abc$72873$new_n5600_
.sym 22208 $false
.sym 22209 $false
.sym 22210 soc.cpu.reg_op1[20]
.sym 22211 soc.cpu.reg_op2[20]
.sym 22215 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[4]_new_inv_
.sym 22216 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[5]_new_inv_
.sym 22217 $abc$72873$new_n6221_
.sym 22218 $abc$72873$new_n6218_
.sym 22219 soc.cpu.mem_la_wdata[15]
.sym 22221 soc.cpu.mem_wdata[6]
.sym 22222 soc.cpu.mem_wdata[17]
.sym 22289 $abc$72873$new_n5613_
.sym 22290 $abc$72873$new_n5608_
.sym 22291 soc.cpu.reg_op1[7]
.sym 22292 soc.cpu.reg_op2[7]
.sym 22295 $false
.sym 22296 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 22297 $abc$72873$auto$wreduce.cc:454:run$7250[10]
.sym 22298 soc.cpu.reg_op2[10]
.sym 22301 $false
.sym 22302 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 22303 $abc$72873$auto$wreduce.cc:454:run$7250[12]
.sym 22304 soc.cpu.reg_op2[12]
.sym 22313 soc.cpu.reg_op1[4]
.sym 22314 soc.cpu.reg_op2[4]
.sym 22315 soc.cpu.reg_op2[1]
.sym 22316 soc.cpu.reg_op1[1]
.sym 22325 $false
.sym 22326 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 22327 $abc$72873$auto$wreduce.cc:454:run$7250[17]
.sym 22328 soc.cpu.reg_op2[17]
.sym 22331 $false
.sym 22332 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 22333 $abc$72873$auto$wreduce.cc:454:run$7250[7]
.sym 22334 soc.cpu.reg_op2[7]
.sym 22338 soc.cpu.mem_la_wdata[9]
.sym 22339 $abc$72873$new_n8322_
.sym 22340 $abc$72873$new_n8318_
.sym 22341 $abc$72873$new_n8320_
.sym 22342 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[1]_new_inv_
.sym 22343 soc.spimemio.rdata[3]
.sym 22344 soc.spimemio.rdata[4]
.sym 22345 soc.spimemio.rdata[7]
.sym 22412 $abc$72873$new_n5611_
.sym 22413 soc.cpu.reg_op1[16]
.sym 22414 soc.cpu.reg_op2[16]
.sym 22415 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[31]_new_
.sym 22418 $abc$72873$new_n5612_
.sym 22419 $abc$72873$new_n5609_
.sym 22420 soc.cpu.reg_op1[5]
.sym 22421 soc.cpu.reg_op2[5]
.sym 22430 soc.cpu.reg_op1[6]
.sym 22431 soc.cpu.reg_op2[6]
.sym 22432 soc.cpu.reg_op2[0]
.sym 22433 soc.cpu.reg_op1[0]
.sym 22436 $false
.sym 22437 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 22438 $abc$72873$auto$wreduce.cc:454:run$7250[16]
.sym 22439 soc.cpu.reg_op2[16]
.sym 22442 soc.cpu.reg_op2[25]
.sym 22443 soc.cpu.reg_op1[25]
.sym 22444 soc.cpu.reg_op1[26]
.sym 22445 soc.cpu.reg_op2[26]
.sym 22448 $false
.sym 22449 $false
.sym 22450 soc.cpu.pcpi_div.quotient[19]
.sym 22451 soc.cpu.pcpi_div.quotient_msk[19]
.sym 22458 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 22459 clk_16mhz$2$2
.sym 22460 soc.cpu.pcpi_div.start$2
.sym 22461 soc.cpu.reg_op2[26]
.sym 22462 soc.cpu.reg_op2[21]
.sym 22463 soc.cpu.reg_op2[25]
.sym 22464 soc.cpu.reg_op2[30]
.sym 22465 soc.cpu.reg_op2[22]
.sym 22466 soc.cpu.reg_op2[29]
.sym 22467 soc.cpu.reg_op2[1]
.sym 22468 soc.cpu.reg_op2[0]
.sym 22535 $abc$72873$new_n8254_
.sym 22536 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 22537 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[11]
.sym 22538 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[11]
.sym 22541 $false
.sym 22542 $abc$72873$new_n8316_
.sym 22543 soc.cpu.decoded_imm[27]
.sym 22544 $abc$72873$new_n8257_
.sym 22547 $false
.sym 22548 $abc$72873$new_n8286_
.sym 22549 soc.cpu.decoded_imm[12]
.sym 22550 $abc$72873$new_n8257_
.sym 22553 $false
.sym 22554 $false
.sym 22555 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16046_Y_new_inv_
.sym 22556 $abc$72873$new_n8268_
.sym 22559 $false
.sym 22560 $abc$72873$new_n8300_
.sym 22561 soc.cpu.decoded_imm[19]
.sym 22562 $abc$72873$new_n8257_
.sym 22565 $false
.sym 22566 $abc$72873$new_n8318_
.sym 22567 soc.cpu.decoded_imm[28]
.sym 22568 $abc$72873$new_n8257_
.sym 22571 $false
.sym 22572 $abc$72873$new_n8296_
.sym 22573 soc.cpu.decoded_imm[17]
.sym 22574 $abc$72873$new_n8257_
.sym 22577 $false
.sym 22578 $false
.sym 22579 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16047_Y_new_inv_
.sym 22580 $abc$72873$new_n8271_
.sym 22581 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851
.sym 22582 clk_16mhz$2$2
.sym 22583 $false
.sym 22584 soc.cpu.cpuregs_rs1[28]
.sym 22585 $abc$72873$new_n8324_
.sym 22586 $abc$72873$new_n8310_
.sym 22587 soc.cpu.cpuregs_rs1[31]
.sym 22588 soc.cpu.cpuregs_rs1[30]
.sym 22589 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[14]
.sym 22590 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[12]
.sym 22591 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[15]
.sym 22658 $false
.sym 22659 $false
.sym 22660 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 22661 soc.spimemio.rd_inc
.sym 22670 $false
.sym 22671 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 22672 $abc$72873$auto$wreduce.cc:454:run$7250[5]
.sym 22673 soc.cpu.reg_op2[5]
.sym 22676 soc.spimemio.rd_addr[1]
.sym 22677 soc.cpu.mem_addr[1]
.sym 22678 soc.spimemio.rd_addr[0]
.sym 22679 soc.cpu.mem_addr[0]
.sym 22682 soc.cpu.mem_addr[1]
.sym 22683 $false
.sym 22684 $false
.sym 22685 $false
.sym 22688 soc.cpu.mem_addr[0]
.sym 22689 $false
.sym 22690 $false
.sym 22691 $false
.sym 22704 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58668
.sym 22705 clk_16mhz$2$2
.sym 22706 $false
.sym 22707 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16042_Y_new_inv_
.sym 22708 soc.cpu.cpuregs_rs1[27]
.sym 22709 $abc$72873$new_n8255_
.sym 22710 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16043_Y_new_inv_
.sym 22711 $abc$72873$new_n8254_
.sym 22712 soc.cpu.mem_wdata[23]
.sym 22713 soc.cpu.mem_wdata[25]
.sym 22781 soc.cpu.decoded_imm[4]
.sym 22782 $abc$72873$new_n8257_
.sym 22783 soc.cpu.is_slli_srli_srai
.sym 22784 soc.cpu.decoded_rs2[4]
.sym 22799 soc.cpu.decoded_imm[5]
.sym 22800 $abc$72873$new_n8257_
.sym 22801 soc.cpu.is_slli_srli_srai
.sym 22802 soc.cpu.decoded_rs2[5]
.sym 22811 $false
.sym 22812 $false
.sym 22813 soc.cpu.cpu_state[2]
.sym 22814 resetn$2
.sym 22817 $false
.sym 22818 $false
.sym 22819 $false
.sym 22820 $false
.sym 22827 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 22828 clk_16mhz$2$2
.sym 22829 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 22830 $abc$72873$new_n8274_
.sym 22831 soc.cpu.cpuregs_rs1[13]
.sym 22832 $abc$72873$new_n8288_
.sym 22833 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[13]
.sym 22834 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[9]
.sym 22835 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[7]
.sym 22836 soc.cpu.decoded_rs2[3]
.sym 22837 soc.cpu.decoded_rs2[4]
.sym 22904 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 22905 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 22906 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[3]
.sym 22907 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[3]
.sym 22910 $abc$72873$new_n8254_
.sym 22911 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 22912 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[3]
.sym 22913 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[3]
.sym 22916 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 22917 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 22918 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[14]
.sym 22919 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[14]
.sym 22922 $abc$72873$new_n8254_
.sym 22923 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 22924 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[2]
.sym 22925 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[2]
.sym 22928 $abc$72873$new_n8254_
.sym 22929 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 22930 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[14]
.sym 22931 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[14]
.sym 22934 soc.cpu.cpuregs.wdata[14]
.sym 22935 $false
.sym 22936 $false
.sym 22937 $false
.sym 22940 soc.cpu.cpuregs.wdata[3]
.sym 22941 $false
.sym 22942 $false
.sym 22943 $false
.sym 22946 soc.cpu.cpuregs.wdata[2]
.sym 22947 $false
.sym 22948 $false
.sym 22949 $false
.sym 22950 $true
.sym 22951 clk_16mhz$2$2
.sym 22952 $false
.sym 22953 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16038_Y_new_inv_
.sym 22954 $abc$72873$new_n8276_
.sym 22955 $abc$72873$new_n8280_
.sym 22956 $abc$72873$new_n8292_
.sym 22957 soc.cpu.cpuregs_rs1[9]
.sym 22958 soc.cpu.cpuregs_rs1[7]
.sym 22959 soc.cpu.mem_addr[17]
.sym 22960 soc.cpu.mem_addr[8]
.sym 23027 $abc$72873$new_n8254_
.sym 23028 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 23029 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[8]
.sym 23030 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[8]
.sym 23033 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 23034 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 23035 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[2]
.sym 23036 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[2]
.sym 23039 soc.cpu.decoded_imm[2]
.sym 23040 $abc$72873$new_n8257_
.sym 23041 soc.cpu.is_slli_srli_srai
.sym 23042 soc.cpu.decoded_rs2[2]
.sym 23045 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 23046 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 23047 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[8]
.sym 23048 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[8]
.sym 23051 $false
.sym 23052 $abc$72873$new_n8282_
.sym 23053 soc.cpu.decoded_imm[10]
.sym 23054 $abc$72873$new_n8257_
.sym 23057 $false
.sym 23058 $abc$72873$new_n8274_
.sym 23059 soc.cpu.decoded_imm[6]
.sym 23060 $abc$72873$new_n8257_
.sym 23063 $false
.sym 23064 $false
.sym 23065 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16044_Y_new_inv_
.sym 23066 $abc$72873$new_n8262_
.sym 23069 $false
.sym 23070 $abc$72873$new_n8276_
.sym 23071 soc.cpu.decoded_imm[7]
.sym 23072 $abc$72873$new_n8257_
.sym 23073 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851
.sym 23074 clk_16mhz$2$2
.sym 23075 $false
.sym 23076 soc.cpu.cpuregs.wdata[7]
.sym 23077 soc.cpu.cpuregs.wdata[2]
.sym 23078 $abc$72873$new_n8153_
.sym 23079 $abc$72873$new_n8257_
.sym 23080 soc.cpu.cpuregs.wdata[8]
.sym 23081 soc.cpu.cpuregs.wdata[3]
.sym 23082 pwm_connectorIF[23]
.sym 23083 pwm_connectorIF[21]
.sym 23150 soc.cpu.decoded_imm[3]
.sym 23151 $abc$72873$new_n8257_
.sym 23152 soc.cpu.is_slli_srli_srai
.sym 23153 soc.cpu.decoded_rs2[3]
.sym 23156 soc.cpu.is_lui_auipc_jal
.sym 23157 soc.cpu.cpuregs_rs1[1]
.sym 23158 soc.cpu.reg_pc[1]
.sym 23159 soc.cpu.instr_lui
.sym 23162 soc.cpu.is_lui_auipc_jal
.sym 23163 soc.cpu.cpuregs_rs1[9]
.sym 23164 soc.cpu.reg_pc[9]
.sym 23165 soc.cpu.instr_lui
.sym 23168 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[4]
.sym 23169 $abc$72873$new_n5454_
.sym 23170 soc.cpu.cpu_state[2]
.sym 23171 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[4]_new_inv_
.sym 23174 soc.cpu.is_lui_auipc_jal
.sym 23175 soc.cpu.cpuregs_rs1[4]
.sym 23176 soc.cpu.reg_pc[4]
.sym 23177 soc.cpu.instr_lui
.sym 23180 soc.cpu.is_lui_auipc_jal
.sym 23181 soc.cpu.cpuregs_rs1[13]
.sym 23182 soc.cpu.reg_pc[13]
.sym 23183 soc.cpu.instr_lui
.sym 23186 soc.cpu.is_lui_auipc_jal
.sym 23187 soc.cpu.cpuregs_rs1[30]
.sym 23188 soc.cpu.reg_pc[30]
.sym 23189 soc.cpu.instr_lui
.sym 23192 $false
.sym 23193 $abc$72873$new_n5584_
.sym 23194 soc.cpu.reg_op1[0]
.sym 23195 $abc$72873$new_n5462_
.sym 23196 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.sym 23197 clk_16mhz$2$2
.sym 23198 $false
.sym 23200 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[2]
.sym 23201 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[3]
.sym 23202 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[4]
.sym 23203 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[5]
.sym 23204 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[6]
.sym 23205 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[7]
.sym 23206 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[8]
.sym 23235 $false
.sym 23272 $auto$alumacc.cc:474:replace_alu$7661.C[1]
.sym 23274 soc.cpu.reg_pc[0]
.sym 23275 soc.cpu.decoded_imm[0]
.sym 23278 $auto$alumacc.cc:474:replace_alu$7661.C[2]
.sym 23279 $false
.sym 23280 soc.cpu.reg_pc[1]
.sym 23281 soc.cpu.decoded_imm[1]
.sym 23282 $auto$alumacc.cc:474:replace_alu$7661.C[1]
.sym 23284 $auto$alumacc.cc:474:replace_alu$7661.C[3]
.sym 23285 $false
.sym 23286 soc.cpu.reg_pc[2]
.sym 23287 soc.cpu.decoded_imm[2]
.sym 23288 $auto$alumacc.cc:474:replace_alu$7661.C[2]
.sym 23290 $auto$alumacc.cc:474:replace_alu$7661.C[4]
.sym 23291 $false
.sym 23292 soc.cpu.reg_pc[3]
.sym 23293 soc.cpu.decoded_imm[3]
.sym 23294 $auto$alumacc.cc:474:replace_alu$7661.C[3]
.sym 23296 $auto$alumacc.cc:474:replace_alu$7661.C[5]
.sym 23297 $false
.sym 23298 soc.cpu.reg_pc[4]
.sym 23299 soc.cpu.decoded_imm[4]
.sym 23300 $auto$alumacc.cc:474:replace_alu$7661.C[4]
.sym 23302 $auto$alumacc.cc:474:replace_alu$7661.C[6]
.sym 23303 $false
.sym 23304 soc.cpu.reg_pc[5]
.sym 23305 soc.cpu.decoded_imm[5]
.sym 23306 $auto$alumacc.cc:474:replace_alu$7661.C[5]
.sym 23308 $auto$alumacc.cc:474:replace_alu$7661.C[7]
.sym 23309 $false
.sym 23310 soc.cpu.reg_pc[6]
.sym 23311 soc.cpu.decoded_imm[6]
.sym 23312 $auto$alumacc.cc:474:replace_alu$7661.C[6]
.sym 23314 $auto$alumacc.cc:474:replace_alu$7661.C[8]
.sym 23315 $false
.sym 23316 soc.cpu.reg_pc[7]
.sym 23317 soc.cpu.decoded_imm[7]
.sym 23318 $auto$alumacc.cc:474:replace_alu$7661.C[7]
.sym 23322 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[9]
.sym 23323 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[10]
.sym 23324 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[11]
.sym 23325 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[12]
.sym 23326 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[13]
.sym 23327 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[14]
.sym 23328 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[15]
.sym 23329 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[16]
.sym 23358 $auto$alumacc.cc:474:replace_alu$7661.C[8]
.sym 23395 $auto$alumacc.cc:474:replace_alu$7661.C[9]
.sym 23396 $false
.sym 23397 soc.cpu.reg_pc[8]
.sym 23398 soc.cpu.decoded_imm[8]
.sym 23399 $auto$alumacc.cc:474:replace_alu$7661.C[8]
.sym 23401 $auto$alumacc.cc:474:replace_alu$7661.C[10]
.sym 23402 $false
.sym 23403 soc.cpu.reg_pc[9]
.sym 23404 soc.cpu.decoded_imm[9]
.sym 23405 $auto$alumacc.cc:474:replace_alu$7661.C[9]
.sym 23407 $auto$alumacc.cc:474:replace_alu$7661.C[11]
.sym 23408 $false
.sym 23409 soc.cpu.reg_pc[10]
.sym 23410 soc.cpu.decoded_imm[10]
.sym 23411 $auto$alumacc.cc:474:replace_alu$7661.C[10]
.sym 23413 $auto$alumacc.cc:474:replace_alu$7661.C[12]
.sym 23414 $false
.sym 23415 soc.cpu.reg_pc[11]
.sym 23416 soc.cpu.decoded_imm[11]
.sym 23417 $auto$alumacc.cc:474:replace_alu$7661.C[11]
.sym 23419 $auto$alumacc.cc:474:replace_alu$7661.C[13]
.sym 23420 $false
.sym 23421 soc.cpu.reg_pc[12]
.sym 23422 soc.cpu.decoded_imm[12]
.sym 23423 $auto$alumacc.cc:474:replace_alu$7661.C[12]
.sym 23425 $auto$alumacc.cc:474:replace_alu$7661.C[14]
.sym 23426 $false
.sym 23427 soc.cpu.reg_pc[13]
.sym 23428 soc.cpu.decoded_imm[13]
.sym 23429 $auto$alumacc.cc:474:replace_alu$7661.C[13]
.sym 23431 $auto$alumacc.cc:474:replace_alu$7661.C[15]
.sym 23432 $false
.sym 23433 soc.cpu.reg_pc[14]
.sym 23434 soc.cpu.decoded_imm[14]
.sym 23435 $auto$alumacc.cc:474:replace_alu$7661.C[14]
.sym 23437 $auto$alumacc.cc:474:replace_alu$7661.C[16]
.sym 23438 $false
.sym 23439 soc.cpu.reg_pc[15]
.sym 23440 soc.cpu.decoded_imm[15]
.sym 23441 $auto$alumacc.cc:474:replace_alu$7661.C[15]
.sym 23445 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[17]
.sym 23446 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[18]
.sym 23447 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[19]
.sym 23448 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[20]
.sym 23449 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[21]
.sym 23450 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[22]
.sym 23451 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[23]
.sym 23452 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[24]
.sym 23481 $auto$alumacc.cc:474:replace_alu$7661.C[16]
.sym 23518 $auto$alumacc.cc:474:replace_alu$7661.C[17]
.sym 23519 $false
.sym 23520 soc.cpu.reg_pc[16]
.sym 23521 soc.cpu.decoded_imm[16]
.sym 23522 $auto$alumacc.cc:474:replace_alu$7661.C[16]
.sym 23524 $auto$alumacc.cc:474:replace_alu$7661.C[18]
.sym 23525 $false
.sym 23526 soc.cpu.reg_pc[17]
.sym 23527 soc.cpu.decoded_imm[17]
.sym 23528 $auto$alumacc.cc:474:replace_alu$7661.C[17]
.sym 23530 $auto$alumacc.cc:474:replace_alu$7661.C[19]
.sym 23531 $false
.sym 23532 soc.cpu.reg_pc[18]
.sym 23533 soc.cpu.decoded_imm[18]
.sym 23534 $auto$alumacc.cc:474:replace_alu$7661.C[18]
.sym 23536 $auto$alumacc.cc:474:replace_alu$7661.C[20]
.sym 23537 $false
.sym 23538 soc.cpu.reg_pc[19]
.sym 23539 soc.cpu.decoded_imm[19]
.sym 23540 $auto$alumacc.cc:474:replace_alu$7661.C[19]
.sym 23542 $auto$alumacc.cc:474:replace_alu$7661.C[21]
.sym 23543 $false
.sym 23544 soc.cpu.reg_pc[20]
.sym 23545 soc.cpu.decoded_imm[20]
.sym 23546 $auto$alumacc.cc:474:replace_alu$7661.C[20]
.sym 23548 $auto$alumacc.cc:474:replace_alu$7661.C[22]
.sym 23549 $false
.sym 23550 soc.cpu.reg_pc[21]
.sym 23551 soc.cpu.decoded_imm[21]
.sym 23552 $auto$alumacc.cc:474:replace_alu$7661.C[21]
.sym 23554 $auto$alumacc.cc:474:replace_alu$7661.C[23]
.sym 23555 $false
.sym 23556 soc.cpu.reg_pc[22]
.sym 23557 soc.cpu.decoded_imm[22]
.sym 23558 $auto$alumacc.cc:474:replace_alu$7661.C[22]
.sym 23560 $auto$alumacc.cc:474:replace_alu$7661.C[24]
.sym 23561 $false
.sym 23562 soc.cpu.reg_pc[23]
.sym 23563 soc.cpu.decoded_imm[23]
.sym 23564 $auto$alumacc.cc:474:replace_alu$7661.C[23]
.sym 23568 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[25]
.sym 23569 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[26]
.sym 23570 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[27]
.sym 23571 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[28]
.sym 23572 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[29]
.sym 23573 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[30]
.sym 23574 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[31]
.sym 23575 soc.cpu.mem_addr[21]
.sym 23604 $auto$alumacc.cc:474:replace_alu$7661.C[24]
.sym 23641 $auto$alumacc.cc:474:replace_alu$7661.C[25]
.sym 23642 $false
.sym 23643 soc.cpu.reg_pc[24]
.sym 23644 soc.cpu.decoded_imm[24]
.sym 23645 $auto$alumacc.cc:474:replace_alu$7661.C[24]
.sym 23647 $auto$alumacc.cc:474:replace_alu$7661.C[26]
.sym 23648 $false
.sym 23649 soc.cpu.reg_pc[25]
.sym 23650 soc.cpu.decoded_imm[25]
.sym 23651 $auto$alumacc.cc:474:replace_alu$7661.C[25]
.sym 23653 $auto$alumacc.cc:474:replace_alu$7661.C[27]
.sym 23654 $false
.sym 23655 soc.cpu.reg_pc[26]
.sym 23656 soc.cpu.decoded_imm[26]
.sym 23657 $auto$alumacc.cc:474:replace_alu$7661.C[26]
.sym 23659 $auto$alumacc.cc:474:replace_alu$7661.C[28]
.sym 23660 $false
.sym 23661 soc.cpu.reg_pc[27]
.sym 23662 soc.cpu.decoded_imm[27]
.sym 23663 $auto$alumacc.cc:474:replace_alu$7661.C[27]
.sym 23665 $auto$alumacc.cc:474:replace_alu$7661.C[29]
.sym 23666 $false
.sym 23667 soc.cpu.reg_pc[28]
.sym 23668 soc.cpu.decoded_imm[28]
.sym 23669 $auto$alumacc.cc:474:replace_alu$7661.C[28]
.sym 23671 $auto$alumacc.cc:474:replace_alu$7661.C[30]
.sym 23672 $false
.sym 23673 soc.cpu.reg_pc[29]
.sym 23674 soc.cpu.decoded_imm[29]
.sym 23675 $auto$alumacc.cc:474:replace_alu$7661.C[29]
.sym 23677 $auto$alumacc.cc:474:replace_alu$7661.C[31]
.sym 23678 $false
.sym 23679 soc.cpu.reg_pc[30]
.sym 23680 soc.cpu.decoded_imm[30]
.sym 23681 $auto$alumacc.cc:474:replace_alu$7661.C[30]
.sym 23684 $false
.sym 23685 soc.cpu.reg_pc[31]
.sym 23686 soc.cpu.decoded_imm[31]
.sym 23687 $auto$alumacc.cc:474:replace_alu$7661.C[31]
.sym 23692 $abc$72873$new_n5488_
.sym 23693 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[28]_new_inv_
.sym 23694 $abc$72873$new_n5472_
.sym 23695 pwm_connectorIF[20]
.sym 23696 pwm_connectorIF[17]
.sym 23698 pwm_connectorIF[19]
.sym 23765 $false
.sym 23766 $false
.sym 23767 $false
.sym 23768 pwm_connectorIF[14]
.sym 23771 $false
.sym 23772 $false
.sym 23773 $false
.sym 23774 pwm_connectorIF[13]
.sym 23777 pwm_connectorIF[22]
.sym 23778 pwm_connectorIF[21]
.sym 23779 pwm_connectorIF[20]
.sym 23780 pwm_connectorIF[19]
.sym 23783 $false
.sym 23784 $false
.sym 23785 $false
.sym 23786 pwm_connectorIF[15]
.sym 23789 $false
.sym 23790 $false
.sym 23791 $false
.sym 23792 pwm_connectorIF[19]
.sym 23795 pwm_connectorIF[15]
.sym 23796 pwm_connectorIF[14]
.sym 23797 pwm_connectorIF[13]
.sym 23798 pwm_connectorIF[12]
.sym 23801 $false
.sym 23802 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23803 soc.cpu.reg_op1[11]
.sym 23804 soc.cpu.pcpi_mul.rs1[12]
.sym 23807 $false
.sym 23808 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23809 soc.cpu.reg_op1[10]
.sym 23810 soc.cpu.pcpi_mul.rs1[11]
.sym 23811 resetn$2
.sym 23812 clk_16mhz$2$2
.sym 23813 $false
.sym 23814 $abc$72873$new_n6833_
.sym 23815 soc.cpu.reg_pc[28]
.sym 23816 soc.cpu.reg_pc[3]
.sym 23817 soc.cpu.reg_pc[5]
.sym 23818 soc.cpu.reg_pc[14]
.sym 23819 soc.cpu.reg_pc[7]
.sym 23820 soc.cpu.reg_pc[4]
.sym 23821 soc.cpu.reg_next_pc[4]
.sym 23888 $abc$72873$new_n6299_
.sym 23889 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14832[4]_new_
.sym 23890 $abc$72873$new_n6297_
.sym 23891 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14846[0]_new_
.sym 23894 $false
.sym 23895 $false
.sym 23896 $false
.sym 23897 pwm_connectorIF[5]
.sym 23900 $false
.sym 23901 $false
.sym 23902 $false
.sym 23903 pwm_connectorIF[21]
.sym 23906 $abc$72873$new_n5788_
.sym 23907 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14846[0]_new_
.sym 23908 pwmIF.count_temp[5]
.sym 23909 pwm_connectorIF[5]
.sym 23912 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[28]
.sym 23913 $false
.sym 23914 $false
.sym 23915 $false
.sym 23918 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[15]
.sym 23919 $false
.sym 23920 $false
.sym 23921 $false
.sym 23924 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[16]
.sym 23925 $false
.sym 23926 $false
.sym 23927 $false
.sym 23930 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[20]
.sym 23931 $false
.sym 23932 $false
.sym 23933 $false
.sym 23934 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 23935 clk_16mhz$2$2
.sym 23936 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 23938 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[2]
.sym 23939 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[3]
.sym 23940 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[4]
.sym 23941 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[5]
.sym 23942 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[6]
.sym 23943 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[7]
.sym 23944 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[8]
.sym 24011 $false
.sym 24012 $false
.sym 24013 $false
.sym 24014 soc.cpu.compressed_instr
.sym 24017 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[8]
.sym 24018 $abc$72873$new_n6821_
.sym 24019 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[7]
.sym 24020 $abc$72873$new_n6819_
.sym 24023 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[23]
.sym 24024 $false
.sym 24025 $false
.sym 24026 $false
.sym 24029 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[9]
.sym 24030 $false
.sym 24031 $false
.sym 24032 $false
.sym 24035 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[17]
.sym 24036 $false
.sym 24037 $false
.sym 24038 $false
.sym 24041 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[21]
.sym 24042 $false
.sym 24043 $false
.sym 24044 $false
.sym 24047 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[8]
.sym 24048 $false
.sym 24049 $false
.sym 24050 $false
.sym 24053 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[12]
.sym 24054 $false
.sym 24055 $false
.sym 24056 $false
.sym 24057 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 24058 clk_16mhz$2$2
.sym 24059 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 24060 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[9]
.sym 24061 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[10]
.sym 24062 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[11]
.sym 24063 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[12]
.sym 24064 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[13]
.sym 24065 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[14]
.sym 24066 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[15]
.sym 24067 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[16]
.sym 24134 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[13]
.sym 24135 $abc$72873$new_n6821_
.sym 24136 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[12]
.sym 24137 $abc$72873$new_n6819_
.sym 24140 $false
.sym 24141 $false
.sym 24142 $false
.sym 24143 pwm_connectorIF[17]
.sym 24146 $false
.sym 24147 $false
.sym 24148 $false
.sym 24149 pwm_connectorIF[23]
.sym 24152 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[9]
.sym 24153 $abc$72873$new_n6821_
.sym 24154 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[8]
.sym 24155 $abc$72873$new_n6819_
.sym 24158 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[29]
.sym 24159 $false
.sym 24160 $false
.sym 24161 $false
.sym 24164 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[18]
.sym 24165 $false
.sym 24166 $false
.sym 24167 $false
.sym 24170 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[24]
.sym 24171 $false
.sym 24172 $false
.sym 24173 $false
.sym 24176 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[30]
.sym 24177 $false
.sym 24178 $false
.sym 24179 $false
.sym 24180 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 24181 clk_16mhz$2$2
.sym 24182 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 24183 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[17]
.sym 24184 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[18]
.sym 24185 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[19]
.sym 24186 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[20]
.sym 24187 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[21]
.sym 24188 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[22]
.sym 24189 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[23]
.sym 24190 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[24]
.sym 24257 pwm_connectorIF[18]
.sym 24258 pwm_connectorIF[17]
.sym 24259 pwm_connectorIF[16]
.sym 24260 pwm_connectorIF[31]
.sym 24263 $false
.sym 24264 $false
.sym 24265 $false
.sym 24266 pwm_connectorIF[31]
.sym 24269 $abc$72873$new_n5787_
.sym 24270 $abc$72873$new_n5786_
.sym 24271 $abc$72873$new_n5785_
.sym 24272 $abc$72873$new_n5784_
.sym 24275 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[24]
.sym 24276 $abc$72873$new_n6821_
.sym 24277 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[23]
.sym 24278 $abc$72873$new_n6819_
.sym 24281 pwm_connectorIF[26]
.sym 24282 pwm_connectorIF[25]
.sym 24283 pwm_connectorIF[24]
.sym 24284 pwm_connectorIF[23]
.sym 24287 $false
.sym 24288 $false
.sym 24289 $false
.sym 24290 pwm_connectorIF[16]
.sym 24293 $false
.sym 24294 $abc$72873$auto$alumacc.cc:491:replace_alu$7497[31]
.sym 24295 $abc$72873$new_n9500_
.sym 24296 $abc$72873$new_n9502_
.sym 24299 soc.cpu.cpuregs.wdata[8]
.sym 24300 $false
.sym 24301 $false
.sym 24302 $false
.sym 24303 $true
.sym 24304 clk_16mhz$2$2
.sym 24305 $false
.sym 24306 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[25]
.sym 24307 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[26]
.sym 24308 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[27]
.sym 24309 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[28]
.sym 24310 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[29]
.sym 24311 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[30]
.sym 24312 soc.cpu.reg_next_pc[31]
.sym 24313 soc.cpu.reg_pc[27]
.sym 24392 soc.cpu.mem_wdata[26]
.sym 24393 $false
.sym 24394 $false
.sym 24395 $false
.sym 24426 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39740
.sym 24427 clk_16mhz$2$2
.sym 24428 $false
.sym 24529 $abc$72873$auto$maccmap.cc:111:fulladd$14273[3]
.sym 24530 $abc$72873$auto$maccmap.cc:112:fulladd$14274[3]
.sym 24531 soc.cpu.pcpi_mul.rdx[42]
.sym 24532 soc.cpu.pcpi_mul.rdx[57]
.sym 24533 soc.cpu.pcpi_mul.rdx[19]
.sym 24534 soc.cpu.pcpi_mul.rs2[46]
.sym 24535 soc.cpu.pcpi_mul.rdx[45]
.sym 24536 soc.cpu.pcpi_mul.rdx[41]
.sym 24610 soc.cpu.pcpi_mul.rdx[27]
.sym 24611 soc.cpu.pcpi_mul.rd[27]
.sym 24612 soc.cpu.pcpi_mul.rs1[0]
.sym 24613 soc.cpu.pcpi_mul.rs2[27]
.sym 24628 soc.cpu.pcpi_mul.rs2[3]
.sym 24629 soc.cpu.pcpi_mul.rs1[0]
.sym 24630 soc.cpu.pcpi_mul.rdx[3]
.sym 24631 soc.cpu.pcpi_mul.rd[3]
.sym 24640 $false
.sym 24641 $false
.sym 24642 $false
.sym 24643 $false
.sym 24650 resetn$2
.sym 24651 clk_16mhz$2$2
.sym 24652 $false
.sym 24658 soc.cpu.pcpi_mul.rd[46]
.sym 24659 soc.cpu.pcpi_mul.rd[47]
.sym 24660 soc.cpu.pcpi_mul.rdx[48]
.sym 24662 soc.cpu.pcpi_mul.rd[45]
.sym 24729 $false
.sym 24766 $auto$maccmap.cc:240:synth$26097.C[2]
.sym 24768 $abc$72873$auto$maccmap.cc:111:fulladd$26094[1]
.sym 24769 $abc$72873$auto$maccmap.cc:112:fulladd$26095[0]
.sym 24772 $auto$maccmap.cc:240:synth$26097.C[3]
.sym 24773 $false
.sym 24774 $abc$72873$auto$maccmap.cc:111:fulladd$26094[2]
.sym 24775 $abc$72873$auto$maccmap.cc:112:fulladd$26095[1]
.sym 24776 $auto$maccmap.cc:240:synth$26097.C[2]
.sym 24778 $auto$maccmap.cc:240:synth$26097.C[4]
.sym 24779 $false
.sym 24780 $abc$72873$auto$maccmap.cc:111:fulladd$26094[3]
.sym 24781 $abc$72873$auto$maccmap.cc:112:fulladd$26095[2]
.sym 24782 $auto$maccmap.cc:240:synth$26097.C[3]
.sym 24785 $false
.sym 24786 $false
.sym 24787 $abc$72873$auto$maccmap.cc:112:fulladd$26095[3]
.sym 24788 $auto$maccmap.cc:240:synth$26097.C[4]
.sym 24813 resetn$2
.sym 24814 clk_16mhz$2$2
.sym 24815 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24817 soc.cpu.pcpi_mul.rd[2]
.sym 24818 soc.cpu.pcpi_mul.rd[3]
.sym 24819 soc.cpu.pcpi_mul.rdx[4]
.sym 24820 soc.cpu.pcpi_mul.rd[1]
.sym 24890 soc.cpu.pcpi_mul.rdx[3]
.sym 24891 soc.cpu.pcpi_mul.rd[3]
.sym 24892 soc.cpu.pcpi_mul.rs1[0]
.sym 24893 soc.cpu.pcpi_mul.rs2[3]
.sym 24896 soc.cpu.pcpi_mul.rs2[27]
.sym 24897 soc.cpu.pcpi_mul.rs1[0]
.sym 24898 soc.cpu.pcpi_mul.rdx[27]
.sym 24899 soc.cpu.pcpi_mul.rd[27]
.sym 24902 soc.cpu.pcpi_mul.rdx[25]
.sym 24903 soc.cpu.pcpi_mul.rd[25]
.sym 24904 soc.cpu.pcpi_mul.rs1[0]
.sym 24905 soc.cpu.pcpi_mul.rs2[25]
.sym 24908 $false
.sym 24909 $false
.sym 24910 $false
.sym 24911 pwm_connectorIB[2]
.sym 24914 soc.cpu.pcpi_mul.rs2[25]
.sym 24915 soc.cpu.pcpi_mul.rs1[0]
.sym 24916 soc.cpu.pcpi_mul.rdx[25]
.sym 24917 soc.cpu.pcpi_mul.rd[25]
.sym 24920 $false
.sym 24921 $false
.sym 24922 $false
.sym 24923 pwm_connectorIB[8]
.sym 24926 soc.cpu.pcpi_mul.rs2[2]
.sym 24927 soc.cpu.pcpi_mul.rs1[0]
.sym 24928 soc.cpu.pcpi_mul.rdx[2]
.sym 24929 soc.cpu.pcpi_mul.rd[2]
.sym 24932 $false
.sym 24933 $abc$72873$auto$maccmap.cc:111:fulladd$26094[1]
.sym 24934 $abc$72873$auto$maccmap.cc:112:fulladd$26095[0]
.sym 24935 $false
.sym 24936 resetn$2
.sym 24937 clk_16mhz$2$2
.sym 24938 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24940 $abc$72873$auto$maccmap.cc:112:fulladd$25999[1]
.sym 24941 $abc$72873$auto$maccmap.cc:111:fulladd$14273[2]
.sym 24942 $abc$72873$auto$maccmap.cc:111:fulladd$14273[1]
.sym 24943 $abc$72873$auto$maccmap.cc:112:fulladd$25984[2]
.sym 24944 $abc$72873$auto$maccmap.cc:111:fulladd$25998[1]
.sym 24945 $abc$72873$auto$maccmap.cc:112:fulladd$14274[2]
.sym 24946 pwm_connectorIB[9]
.sym 25013 $false
.sym 25014 $false
.sym 25015 $false
.sym 25016 pwm_connectorIB[13]
.sym 25019 soc.cpu.pcpi_mul.rs2[26]
.sym 25020 soc.cpu.pcpi_mul.rs1[0]
.sym 25021 soc.cpu.pcpi_mul.rdx[26]
.sym 25022 soc.cpu.pcpi_mul.rd[26]
.sym 25025 $false
.sym 25026 $abc$72873$new_n5805_
.sym 25027 pwmIB.count_temp[6]
.sym 25028 pwm_connectorIB[6]
.sym 25031 soc.cpu.pcpi_mul.rdx[26]
.sym 25032 soc.cpu.pcpi_mul.rd[26]
.sym 25033 soc.cpu.pcpi_mul.rs1[0]
.sym 25034 soc.cpu.pcpi_mul.rs2[26]
.sym 25037 $false
.sym 25038 $false
.sym 25039 $false
.sym 25040 pwm_connectorIB[15]
.sym 25043 $false
.sym 25044 $false
.sym 25045 $false
.sym 25046 $false
.sym 25049 $false
.sym 25050 $false
.sym 25051 $false
.sym 25052 $false
.sym 25055 $false
.sym 25056 $false
.sym 25057 $false
.sym 25058 $false
.sym 25059 resetn$2
.sym 25060 clk_16mhz$2$2
.sym 25061 $false
.sym 25062 $abc$72873$auto$maccmap.cc:112:fulladd$26046[0]
.sym 25063 soc.cpu.pcpi_mul.rs2[12]
.sym 25064 soc.cpu.pcpi_mul.rs2[11]
.sym 25065 soc.cpu.pcpi_mul.rs2[6]
.sym 25066 soc.cpu.pcpi_mul.rs2[48]
.sym 25067 soc.cpu.pcpi_mul.rs2[17]
.sym 25068 soc.cpu.pcpi_mul.rs2[47]
.sym 25069 soc.cpu.pcpi_mul.rs2[13]
.sym 25136 $false
.sym 25137 $false
.sym 25138 $false
.sym 25139 pwm_connectorIB[30]
.sym 25142 pwm_connectorIB[15]
.sym 25143 pwm_connectorIB[14]
.sym 25144 pwm_connectorIB[13]
.sym 25145 pwm_connectorIB[12]
.sym 25148 $false
.sym 25149 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25150 soc.cpu.reg_op2[3]
.sym 25151 soc.cpu.pcpi_mul.rs2[2]
.sym 25154 $false
.sym 25155 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25156 soc.cpu.reg_op2[4]
.sym 25157 soc.cpu.pcpi_mul.rs2[3]
.sym 25160 $false
.sym 25161 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25162 soc.cpu.reg_op2[28]
.sym 25163 soc.cpu.pcpi_mul.rs2[27]
.sym 25166 $false
.sym 25167 $false
.sym 25168 $false
.sym 25169 $false
.sym 25172 $false
.sym 25173 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25174 soc.cpu.reg_op2[26]
.sym 25175 soc.cpu.pcpi_mul.rs2[25]
.sym 25178 $false
.sym 25179 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25180 soc.cpu.reg_op2[27]
.sym 25181 soc.cpu.pcpi_mul.rs2[26]
.sym 25182 resetn$2
.sym 25183 clk_16mhz$2$2
.sym 25184 $false
.sym 25186 soc.cpu.pcpi_mul.rd[14]
.sym 25187 soc.cpu.pcpi_mul.rd[15]
.sym 25188 soc.cpu.pcpi_mul.rdx[16]
.sym 25189 soc.cpu.pcpi_mul.rd[13]
.sym 25190 soc.cpu.pcpi_mul.rd[16]
.sym 25259 $false
.sym 25260 $false
.sym 25261 $false
.sym 25262 pwm_connectorIB[29]
.sym 25265 pwm_connectorIB[30]
.sym 25266 pwm_connectorIB[29]
.sym 25267 pwm_connectorIB[28]
.sym 25268 pwm_connectorIB[27]
.sym 25271 soc.cpu.pcpi_mul.rdx[14]
.sym 25272 soc.cpu.pcpi_mul.rd[14]
.sym 25273 soc.cpu.pcpi_mul.rs1[0]
.sym 25274 soc.cpu.pcpi_mul.rs2[14]
.sym 25277 $false
.sym 25278 $false
.sym 25279 $false
.sym 25280 pwm_connectorIB[27]
.sym 25283 $false
.sym 25284 $false
.sym 25285 $false
.sym 25286 pwm_connectorIB[28]
.sym 25289 soc.cpu.pcpi_mul.rs2[14]
.sym 25290 soc.cpu.pcpi_mul.rs1[0]
.sym 25291 soc.cpu.pcpi_mul.rdx[14]
.sym 25292 soc.cpu.pcpi_mul.rd[14]
.sym 25301 soc.cpu.mem_wdata[17]
.sym 25302 $false
.sym 25303 $false
.sym 25304 $false
.sym 25305 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40532
.sym 25306 clk_16mhz$2$2
.sym 25307 $false
.sym 25308 $abc$72873$auto$maccmap.cc:111:fulladd$25990[1]
.sym 25309 soc.cpu.pcpi_mul.rs2[10]
.sym 25310 soc.cpu.pcpi_mul.rs2[25]
.sym 25311 soc.cpu.pcpi_mul.rdx[21]
.sym 25312 soc.cpu.pcpi_mul.rs2[1]
.sym 25313 soc.cpu.pcpi_mul.rs1[0]
.sym 25314 soc.cpu.pcpi_mul.rs1[4]
.sym 25315 soc.cpu.pcpi_mul.rs2[7]
.sym 25382 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25383 soc.cpu.instr_sub
.sym 25384 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[7]
.sym 25385 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[7]
.sym 25388 soc.cpu.pcpi_mul.rdx[15]
.sym 25389 soc.cpu.pcpi_mul.rd[15]
.sym 25390 soc.cpu.pcpi_mul.rs1[0]
.sym 25391 soc.cpu.pcpi_mul.rs2[15]
.sym 25394 soc.cpu.pcpi_mul.rs2[9]
.sym 25395 soc.cpu.pcpi_mul.rs1[0]
.sym 25396 soc.cpu.pcpi_mul.rdx[9]
.sym 25397 soc.cpu.pcpi_mul.rd[9]
.sym 25400 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25401 soc.cpu.instr_sub
.sym 25402 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[3]
.sym 25403 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[3]
.sym 25406 $false
.sym 25407 $false
.sym 25408 $false
.sym 25409 soc.cpu.reg_op2[7]
.sym 25412 soc.cpu.pcpi_mul.rs2[15]
.sym 25413 soc.cpu.pcpi_mul.rs1[0]
.sym 25414 soc.cpu.pcpi_mul.rdx[15]
.sym 25415 soc.cpu.pcpi_mul.rd[15]
.sym 25418 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25419 soc.cpu.instr_sub
.sym 25420 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[6]
.sym 25421 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[6]
.sym 25424 soc.cpu.reg_op2[5]
.sym 25425 $false
.sym 25426 $false
.sym 25427 $false
.sym 25428 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.sym 25429 clk_16mhz$2$2
.sym 25430 $false
.sym 25431 $abc$72873$new_n7954_
.sym 25432 soc.cpu.instr_lb
.sym 25433 soc.cpu.instr_srai
.sym 25434 soc.cpu.is_slli_srli_srai
.sym 25435 soc.cpu.instr_sb
.sym 25436 soc.cpu.instr_sh
.sym 25437 soc.cpu.instr_lbu
.sym 25505 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25506 soc.cpu.instr_sub
.sym 25507 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[8]
.sym 25508 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[8]
.sym 25511 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25512 soc.cpu.instr_sub
.sym 25513 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[15]
.sym 25514 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[15]
.sym 25517 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25518 soc.cpu.instr_sub
.sym 25519 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[12]
.sym 25520 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[12]
.sym 25523 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25524 soc.cpu.instr_sub
.sym 25525 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[9]
.sym 25526 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[9]
.sym 25529 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25530 soc.cpu.instr_sub
.sym 25531 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[14]
.sym 25532 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[14]
.sym 25535 $false
.sym 25536 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25537 soc.cpu.reg_op1[9]
.sym 25538 soc.cpu.pcpi_mul.rs1[10]
.sym 25541 $false
.sym 25542 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25543 soc.cpu.reg_op1[8]
.sym 25544 soc.cpu.pcpi_mul.rs1[9]
.sym 25547 $false
.sym 25548 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25549 soc.cpu.reg_op1[7]
.sym 25550 soc.cpu.pcpi_mul.rs1[8]
.sym 25551 resetn$2
.sym 25552 clk_16mhz$2$2
.sym 25553 $false
.sym 25554 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31599[1]_new_inv_
.sym 25555 $abc$72873$auto$simplemap.cc:168:logic_reduce$21427_new_inv_
.sym 25556 $abc$72873$new_n4943_
.sym 25557 $abc$72873$techmap\soc.cpu.$0\instr_srai[0:0]
.sym 25558 soc.cpu.instr_ori
.sym 25559 soc.cpu.instr_andi
.sym 25561 soc.cpu.instr_beq
.sym 25628 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25629 soc.cpu.instr_sub
.sym 25630 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[23]
.sym 25631 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[23]
.sym 25634 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25635 soc.cpu.instr_sub
.sym 25636 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[16]
.sym 25637 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[16]
.sym 25640 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25641 soc.cpu.instr_sub
.sym 25642 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[22]
.sym 25643 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[22]
.sym 25646 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25647 soc.cpu.instr_sub
.sym 25648 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[17]
.sym 25649 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[17]
.sym 25652 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25653 soc.cpu.instr_sub
.sym 25654 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[21]
.sym 25655 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[21]
.sym 25658 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25659 soc.cpu.instr_sub
.sym 25660 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[19]
.sym 25661 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[19]
.sym 25664 soc.cpu.mem_wdata[16]
.sym 25665 $false
.sym 25666 $false
.sym 25667 $false
.sym 25670 soc.cpu.mem_wdata[21]
.sym 25671 $false
.sym 25672 $false
.sym 25673 $false
.sym 25674 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40532
.sym 25675 clk_16mhz$2$2
.sym 25676 $false
.sym 25677 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 25678 $abc$72873$new_n4948_
.sym 25679 $abc$72873$new_n6168_
.sym 25680 soc.cpu.instr_xor
.sym 25681 soc.cpu.instr_add
.sym 25682 soc.cpu.instr_xori
.sym 25683 soc.cpu.instr_sub
.sym 25684 soc.cpu.instr_addi
.sym 25751 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25752 soc.cpu.instr_sub
.sym 25753 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[24]
.sym 25754 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[24]
.sym 25757 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25758 soc.cpu.instr_sub
.sym 25759 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[18]
.sym 25760 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[18]
.sym 25769 $false
.sym 25770 $false
.sym 25771 $false
.sym 25772 soc.cpu.reg_op2[5]
.sym 25775 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25776 soc.cpu.instr_sub
.sym 25777 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[30]
.sym 25778 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[30]
.sym 25781 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25782 soc.cpu.instr_sub
.sym 25783 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[25]
.sym 25784 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[25]
.sym 25787 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 25788 soc.cpu.instr_sub
.sym 25789 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[26]
.sym 25790 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[26]
.sym 25793 $false
.sym 25794 soc.cpu.pcpi_mul.mul_waiting$2
.sym 25795 soc.cpu.reg_op2[2]
.sym 25796 soc.cpu.pcpi_mul.rs2[1]
.sym 25797 resetn$2
.sym 25798 clk_16mhz$2$2
.sym 25799 $false
.sym 25800 soc.cpu.instr_sltu
.sym 25801 soc.cpu.instr_blt
.sym 25802 soc.cpu.instr_sra
.sym 25803 soc.cpu.instr_bne
.sym 25804 soc.cpu.instr_bltu
.sym 25805 soc.cpu.instr_bge
.sym 25806 soc.cpu.instr_sltiu
.sym 25807 soc.cpu.instr_bgeu
.sym 25874 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31631[1]_new_inv_
.sym 25875 soc.cpu.reg_op1[15]
.sym 25876 soc.cpu.reg_op2[15]
.sym 25877 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 25880 soc.cpu.reg_op1[15]
.sym 25881 soc.cpu.reg_op2[15]
.sym 25882 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 25883 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 25886 $abc$72873$new_n7979_
.sym 25887 $abc$72873$new_n7978_
.sym 25888 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][31]_new_inv_
.sym 25889 $abc$72873$new_n7737_
.sym 25892 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31527[1]_new_inv_
.sym 25893 soc.cpu.reg_op1[28]
.sym 25894 soc.cpu.reg_op2[28]
.sym 25895 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 25898 soc.cpu.reg_op1[28]
.sym 25899 soc.cpu.reg_op2[28]
.sym 25900 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 25901 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 25904 $abc$72873$new_n7737_
.sym 25905 soc.cpu.reg_op2[3]
.sym 25906 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][16]_new_inv_
.sym 25907 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][24]_new_inv_
.sym 25910 soc.cpu.mem_wdata[3]
.sym 25911 $false
.sym 25912 $false
.sym 25913 $false
.sym 25916 soc.cpu.mem_wdata[0]
.sym 25917 $false
.sym 25918 $false
.sym 25919 $false
.sym 25920 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40004
.sym 25921 clk_16mhz$2$2
.sym 25922 $false
.sym 25923 $abc$72873$new_n8092_
.sym 25924 $abc$72873$new_n4951_
.sym 25925 $abc$72873$new_n4945_
.sym 25926 $abc$72873$new_n8135_
.sym 25927 $abc$72873$new_n4950_
.sym 25928 $abc$72873$new_n6785_
.sym 25929 soc.cpu.instr_slt
.sym 25930 soc.cpu.instr_slti
.sym 25997 soc.cpu.instr_bge
.sym 25998 soc.cpu.instr_bgeu
.sym 25999 soc.cpu.is_slti_blt_slt
.sym 26000 soc.cpu.is_sltiu_bltu_sltu
.sym 26003 $abc$72873$new_n8072_
.sym 26004 $abc$72873$new_n8068_
.sym 26005 $abc$72873$new_n8067_
.sym 26006 $abc$72873$new_n8066_
.sym 26009 $abc$72873$new_n7991_
.sym 26010 soc.cpu.reg_op2[3]
.sym 26011 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][8]_new_inv_
.sym 26012 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_
.sym 26015 $abc$72873$new_n5630_
.sym 26016 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:1236$2407_Y_new_inv_
.sym 26017 soc.cpu.is_slti_blt_slt
.sym 26018 soc.cpu.instr_bge
.sym 26021 $false
.sym 26022 $abc$72873$auto$alumacc.cc:491:replace_alu$7688[31]
.sym 26023 soc.cpu.is_sltiu_bltu_sltu
.sym 26024 soc.cpu.instr_bgeu
.sym 26027 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$27552_new_inv_
.sym 26028 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:1234$2406_Y_new_inv_
.sym 26029 soc.cpu.instr_bne
.sym 26030 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$27565_new_inv_
.sym 26033 $false
.sym 26034 soc.cpu.instr_slti
.sym 26035 soc.cpu.instr_blt
.sym 26036 soc.cpu.instr_slt
.sym 26039 $false
.sym 26040 soc.cpu.instr_sltiu
.sym 26041 soc.cpu.instr_bltu
.sym 26042 soc.cpu.instr_sltu
.sym 26043 $true
.sym 26044 clk_16mhz$2$2
.sym 26045 $false
.sym 26046 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31687[2]_new_
.sym 26047 $abc$72873$new_n4946_
.sym 26048 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 26049 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31695[2]_new_
.sym 26050 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 26051 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][31]_new_
.sym 26052 $abc$72873$new_n7892_
.sym 26053 soc.cpu.is_compare
.sym 26126 soc.cpu.reg_op1[7]
.sym 26127 soc.cpu.reg_op2[7]
.sym 26128 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 26129 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 26132 $abc$72873$new_n7737_
.sym 26133 soc.cpu.reg_op2[3]
.sym 26134 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][8]_new_inv_
.sym 26135 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][16]_new_inv_
.sym 26138 $false
.sym 26139 $abc$72873$new_n7988_
.sym 26140 $abc$72873$new_n7987_
.sym 26141 $abc$72873$new_n7983_
.sym 26144 $abc$72873$new_n7989_
.sym 26145 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_
.sym 26146 $abc$72873$new_n7991_
.sym 26147 soc.cpu.reg_op2[3]
.sym 26150 $false
.sym 26151 $abc$72873$new_n7737_
.sym 26152 soc.cpu.reg_op2[3]
.sym 26153 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_
.sym 26156 $false
.sym 26157 $false
.sym 26158 $false
.sym 26159 $false
.sym 26162 $false
.sym 26163 soc.cpu.pcpi_mul.mul_waiting$2
.sym 26164 soc.cpu.reg_op2[8]
.sym 26165 soc.cpu.pcpi_mul.rs2[7]
.sym 26166 resetn$2
.sym 26167 clk_16mhz$2$2
.sym 26168 $false
.sym 26169 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[27]_new_
.sym 26170 $abc$72873$new_n7931_
.sym 26171 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[13]_new_
.sym 26172 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[11]_new_
.sym 26173 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31663[1]_new_inv_
.sym 26174 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][21]_new_
.sym 26175 soc.cpu.alu_out_q[13]
.sym 26176 soc.cpu.alu_out_q[11]
.sym 26243 soc.cpu.reg_op1[4]
.sym 26244 soc.cpu.reg_op2[4]
.sym 26245 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 26246 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 26249 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31719[1]_new_inv_
.sym 26250 soc.cpu.reg_op1[4]
.sym 26251 soc.cpu.reg_op2[4]
.sym 26252 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 26255 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31727[1]_new_inv_
.sym 26256 soc.cpu.reg_op2[3]
.sym 26257 soc.cpu.reg_op1[3]
.sym 26258 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 26261 $abc$72873$new_n7956_
.sym 26262 soc.cpu.reg_op1[13]
.sym 26263 soc.cpu.reg_op2[13]
.sym 26264 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 26267 soc.cpu.reg_op1[3]
.sym 26268 soc.cpu.reg_op2[3]
.sym 26269 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 26270 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 26273 $false
.sym 26274 $false
.sym 26275 soc.cpu.reg_op1[9]
.sym 26276 soc.cpu.reg_op2[9]
.sym 26279 soc.cpu.reg_op1[13]
.sym 26280 soc.cpu.reg_op2[13]
.sym 26281 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 26282 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 26285 $abc$72873$new_n7841_
.sym 26286 $abc$72873$new_n7840_
.sym 26287 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[4]_new_
.sym 26288 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[4]_new_
.sym 26289 $true
.sym 26290 clk_16mhz$2$2
.sym 26291 $false
.sym 26292 $abc$72873$new_n7723_
.sym 26293 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[4]_new_
.sym 26294 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31607[1]_new_inv_
.sym 26295 $abc$72873$new_n6213_
.sym 26296 soc.cpu.mem_wdata[31]
.sym 26297 soc.cpu.mem_wdata[9]
.sym 26298 soc.cpu.mem_wdata[3]
.sym 26299 soc.cpu.mem_wdata[15]
.sym 26366 soc.cpu.reg_op2[12]
.sym 26367 soc.cpu.reg_op2[13]
.sym 26368 soc.cpu.reg_op2[14]
.sym 26369 soc.cpu.reg_op2[15]
.sym 26372 soc.cpu.reg_op2[8]
.sym 26373 soc.cpu.reg_op2[9]
.sym 26374 soc.cpu.reg_op2[10]
.sym 26375 soc.cpu.reg_op2[11]
.sym 26378 soc.cpu.reg_op2[0]
.sym 26379 soc.cpu.reg_op2[5]
.sym 26380 soc.cpu.reg_op2[6]
.sym 26381 soc.cpu.reg_op2[7]
.sym 26384 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[5]_new_inv_
.sym 26385 $abc$72873$new_n6221_
.sym 26386 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[3]_new_inv_
.sym 26387 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[4]_new_inv_
.sym 26390 $false
.sym 26391 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 26392 soc.cpu.reg_op2[7]
.sym 26393 soc.cpu.reg_op2[15]
.sym 26402 soc.cpu.reg_op2[6]
.sym 26403 $false
.sym 26404 $false
.sym 26405 $false
.sym 26408 soc.cpu.mem_wordsize[1]
.sym 26409 soc.cpu.mem_wordsize[0]
.sym 26410 soc.cpu.reg_op2[1]
.sym 26411 soc.cpu.reg_op2[17]
.sym 26412 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.sym 26413 clk_16mhz$2$2
.sym 26414 $false
.sym 26415 $abc$72873$new_n8312_
.sym 26416 $abc$72873$new_n6212_
.sym 26417 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18241_Y[12]_new_
.sym 26418 soc.spimemio.buffer[6]
.sym 26419 soc.spimemio.buffer[5]
.sym 26420 soc.spimemio.buffer[3]
.sym 26421 soc.spimemio.buffer[7]
.sym 26422 soc.spimemio.buffer[4]
.sym 26489 $false
.sym 26490 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 26491 soc.cpu.reg_op2[1]
.sym 26492 soc.cpu.reg_op2[9]
.sym 26495 $abc$72873$new_n8254_
.sym 26496 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 26497 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[14]
.sym 26498 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[14]
.sym 26501 $abc$72873$new_n8254_
.sym 26502 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 26503 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[12]
.sym 26504 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[12]
.sym 26507 $abc$72873$new_n8254_
.sym 26508 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 26509 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[13]
.sym 26510 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[13]
.sym 26513 soc.cpu.reg_op2[24]
.sym 26514 soc.cpu.reg_op2[25]
.sym 26515 soc.cpu.reg_op2[26]
.sym 26516 soc.cpu.reg_op2[27]
.sym 26519 soc.spimemio.buffer[3]
.sym 26520 $false
.sym 26521 $false
.sym 26522 $false
.sym 26525 soc.spimemio.buffer[4]
.sym 26526 $false
.sym 26527 $false
.sym 26528 $false
.sym 26531 soc.spimemio.buffer[7]
.sym 26532 $false
.sym 26533 $false
.sym 26534 $false
.sym 26535 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 26536 clk_16mhz$2$2
.sym 26537 $false
.sym 26538 $abc$72873$new_n8296_
.sym 26539 $abc$72873$new_n8300_
.sym 26540 $abc$72873$new_n8304_
.sym 26541 $abc$72873$new_n8306_
.sym 26542 $abc$72873$new_n8314_
.sym 26543 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[11]
.sym 26544 soc.cpu.alu_out_q[24]
.sym 26545 soc.cpu.alu_out_q[8]
.sym 26612 $false
.sym 26613 $abc$72873$new_n8314_
.sym 26614 soc.cpu.decoded_imm[26]
.sym 26615 $abc$72873$new_n8257_
.sym 26618 $false
.sym 26619 $abc$72873$new_n8304_
.sym 26620 soc.cpu.decoded_imm[21]
.sym 26621 $abc$72873$new_n8257_
.sym 26624 $false
.sym 26625 $abc$72873$new_n8312_
.sym 26626 soc.cpu.decoded_imm[25]
.sym 26627 $abc$72873$new_n8257_
.sym 26630 $false
.sym 26631 $abc$72873$new_n8322_
.sym 26632 soc.cpu.decoded_imm[30]
.sym 26633 $abc$72873$new_n8257_
.sym 26636 $false
.sym 26637 $abc$72873$new_n8306_
.sym 26638 soc.cpu.decoded_imm[22]
.sym 26639 $abc$72873$new_n8257_
.sym 26642 $false
.sym 26643 $abc$72873$new_n8320_
.sym 26644 soc.cpu.decoded_imm[29]
.sym 26645 $abc$72873$new_n8257_
.sym 26648 $false
.sym 26649 $false
.sym 26650 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16043_Y_new_inv_
.sym 26651 $abc$72873$new_n8259_
.sym 26654 $false
.sym 26655 $false
.sym 26656 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16042_Y_new_inv_
.sym 26657 $abc$72873$new_n8253_
.sym 26658 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51851
.sym 26659 clk_16mhz$2$2
.sym 26660 $false
.sym 26661 soc.cpu.cpuregs_rs1[24]
.sym 26662 soc.cpu.cpuregs_rs1[19]
.sym 26663 soc.cpu.cpuregs_rs1[23]
.sym 26664 $abc$72873$new_n8302_
.sym 26665 soc.cpu.cpuregs_rs1[17]
.sym 26666 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[1]
.sym 26667 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[5]
.sym 26668 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[8]
.sym 26735 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 26736 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 26737 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[12]
.sym 26738 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[12]
.sym 26741 $abc$72873$new_n8254_
.sym 26742 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 26743 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[15]
.sym 26744 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[15]
.sym 26747 $abc$72873$new_n8254_
.sym 26748 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 26749 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[8]
.sym 26750 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[8]
.sym 26753 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 26754 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 26755 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[15]
.sym 26756 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[15]
.sym 26759 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 26760 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 26761 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[14]
.sym 26762 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[14]
.sym 26765 soc.cpu.cpuregs.wdata[30]
.sym 26766 $false
.sym 26767 $false
.sym 26768 $false
.sym 26771 soc.cpu.cpuregs.wdata[28]
.sym 26772 $false
.sym 26773 $false
.sym 26774 $false
.sym 26777 soc.cpu.cpuregs.wdata[31]
.sym 26778 $false
.sym 26779 $false
.sym 26780 $false
.sym 26781 $true
.sym 26782 clk_16mhz$2$2
.sym 26783 $false
.sym 26784 $abc$72873$new_n8286_
.sym 26785 $abc$72873$new_n8253_
.sym 26786 soc.cpu.cpuregs_rs1[16]
.sym 26787 $abc$72873$new_n8271_
.sym 26788 $abc$72873$new_n8298_
.sym 26789 $abc$72873$new_n8308_
.sym 26790 $abc$72873$new_n8294_
.sym 26791 soc.cpu.irq_mask[24]
.sym 26858 soc.cpu.decoded_imm[0]
.sym 26859 $abc$72873$new_n8257_
.sym 26860 soc.cpu.is_slli_srli_srai
.sym 26861 soc.cpu.decoded_rs2[0]
.sym 26864 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 26865 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 26866 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[11]
.sym 26867 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[11]
.sym 26870 soc.cpu.decoded_rs2[5]
.sym 26871 soc.cpu.decoded_rs2[4]
.sym 26872 soc.cpu.decoded_rs2[3]
.sym 26873 soc.cpu.decoded_rs2[2]
.sym 26876 soc.cpu.decoded_imm[1]
.sym 26877 $abc$72873$new_n8257_
.sym 26878 soc.cpu.is_slli_srli_srai
.sym 26879 soc.cpu.decoded_rs2[1]
.sym 26882 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16038_Y_new_inv_
.sym 26883 $abc$72873$new_n8255_
.sym 26884 soc.cpu.decoded_rs2[1]
.sym 26885 soc.cpu.decoded_rs2[0]
.sym 26888 soc.cpu.mem_wordsize[1]
.sym 26889 soc.cpu.mem_wordsize[0]
.sym 26890 soc.cpu.reg_op2[7]
.sym 26891 soc.cpu.reg_op2[23]
.sym 26894 soc.cpu.mem_wordsize[1]
.sym 26895 soc.cpu.mem_wordsize[0]
.sym 26896 soc.cpu.reg_op2[25]
.sym 26897 soc.cpu.mem_la_wdata[9]
.sym 26904 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.sym 26905 clk_16mhz$2$2
.sym 26906 $false
.sym 26907 $abc$72873$new_n8282_
.sym 26908 soc.cpu.cpuregs_rs1[11]
.sym 26909 $abc$72873$new_n8284_
.sym 26910 $abc$72873$new_n5213_
.sym 26911 soc.cpu.cpuregs_rs1[5]
.sym 26912 soc.cpu.cpuregs_rs1[6]
.sym 26913 soc.cpu.decoded_imm_uj[7]
.sym 26914 soc.cpu.decoded_imm_uj[1]
.sym 26981 $abc$72873$new_n8254_
.sym 26982 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 26983 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[6]
.sym 26984 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[6]
.sym 26987 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 26988 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 26989 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[13]
.sym 26990 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[13]
.sym 26993 $abc$72873$new_n8254_
.sym 26994 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 26995 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[13]
.sym 26996 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[13]
.sym 26999 soc.cpu.cpuregs.wdata[13]
.sym 27000 $false
.sym 27001 $false
.sym 27002 $false
.sym 27005 soc.cpu.cpuregs.wdata[9]
.sym 27006 $false
.sym 27007 $false
.sym 27008 $false
.sym 27011 soc.cpu.cpuregs.wdata[7]
.sym 27012 $false
.sym 27013 $false
.sym 27014 $false
.sym 27017 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.sym 27018 $false
.sym 27019 $false
.sym 27020 $false
.sym 27023 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.sym 27024 $false
.sym 27025 $false
.sym 27026 $false
.sym 27027 $true
.sym 27028 clk_16mhz$2$2
.sym 27029 $false
.sym 27030 $abc$72873$new_n6847_
.sym 27031 soc.cpu.cpuregs_rs1[15]
.sym 27032 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1047$2263_Y_new_
.sym 27033 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[8]_new_
.sym 27034 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32047_new_inv_
.sym 27035 soc.cpu.cpuregs.wdata[17]
.sym 27036 soc.cpu.pcpi_div.quotient[17]
.sym 27037 soc.cpu.pcpi_div.quotient[9]
.sym 27104 $false
.sym 27105 soc.cpu.is_lui_auipc_jal
.sym 27106 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 27107 soc.cpu.is_slli_srli_srai
.sym 27110 $abc$72873$new_n8254_
.sym 27111 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 27112 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[7]
.sym 27113 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[7]
.sym 27116 $abc$72873$new_n8254_
.sym 27117 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 27118 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[9]
.sym 27119 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[9]
.sym 27122 $abc$72873$new_n8254_
.sym 27123 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 27124 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[15]
.sym 27125 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[15]
.sym 27128 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 27129 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 27130 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[9]
.sym 27131 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[9]
.sym 27134 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 27135 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 27136 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[7]
.sym 27137 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[7]
.sym 27140 soc.cpu.mem_do_rinst
.sym 27141 soc.cpu.mem_do_prefetch
.sym 27142 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[15]
.sym 27143 soc.cpu.reg_op1[17]
.sym 27146 soc.cpu.mem_do_rinst
.sym 27147 soc.cpu.mem_do_prefetch
.sym 27148 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[6]
.sym 27149 soc.cpu.reg_op1[8]
.sym 27150 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271
.sym 27151 clk_16mhz$2$2
.sym 27152 $false
.sym 27153 $abc$72873$new_n5417_
.sym 27154 $abc$72873$new_n5421_
.sym 27155 soc.cpu.decoded_imm[5]
.sym 27156 soc.cpu.decoded_imm[16]
.sym 27157 soc.cpu.decoded_imm[14]
.sym 27158 soc.cpu.decoded_imm[12]
.sym 27159 soc.cpu.decoded_imm[7]
.sym 27160 soc.cpu.decoded_imm[1]
.sym 27227 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32087_new_inv_
.sym 27228 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[7]_new_
.sym 27229 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 27230 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[7]
.sym 27233 $false
.sym 27234 $false
.sym 27235 $abc$72873$new_n8154_
.sym 27236 $abc$72873$new_n8153_
.sym 27239 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[2]
.sym 27240 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 27241 soc.cpu.irq_state[0]
.sym 27242 soc.cpu.reg_next_pc[2]
.sym 27245 $false
.sym 27246 soc.cpu.is_lui_auipc_jal
.sym 27247 soc.cpu.is_slli_srli_srai
.sym 27248 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 27251 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32083_new_inv_
.sym 27252 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[8]_new_
.sym 27253 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 27254 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[8]
.sym 27257 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32103_new_inv_
.sym 27258 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[3]_new_
.sym 27259 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 27260 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[3]
.sym 27263 soc.cpu.mem_wdata[23]
.sym 27264 $false
.sym 27265 $false
.sym 27266 $false
.sym 27269 soc.cpu.mem_wdata[21]
.sym 27270 $false
.sym 27271 $false
.sym 27272 $false
.sym 27273 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39476
.sym 27274 clk_16mhz$2$2
.sym 27275 $false
.sym 27276 $abc$72873$new_n6863_
.sym 27277 soc.cpu.cpuregs.wdata[9]
.sym 27278 soc.cpu.cpuregs.wdata[5]
.sym 27279 $abc$72873$new_n8164_
.sym 27280 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[6]
.sym 27281 soc.cpu.next_pc[5]
.sym 27282 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[11]
.sym 27283 pwm_connectorIF[9]
.sym 27312 $false
.sym 27349 $auto$alumacc.cc:474:replace_alu$7646.C[1]
.sym 27351 soc.cpu.reg_pc[1]
.sym 27352 soc.cpu.latched_compr
.sym 27355 $auto$alumacc.cc:474:replace_alu$7646.C[2]
.sym 27356 $false
.sym 27357 soc.cpu.reg_pc[2]
.sym 27358 $abc$72873$auto$alumacc.cc:474:replace_alu$7646.BB[1]
.sym 27359 $auto$alumacc.cc:474:replace_alu$7646.C[1]
.sym 27361 $auto$alumacc.cc:474:replace_alu$7646.C[3]
.sym 27362 $false
.sym 27363 soc.cpu.reg_pc[3]
.sym 27364 $false
.sym 27365 $auto$alumacc.cc:474:replace_alu$7646.C[2]
.sym 27367 $auto$alumacc.cc:474:replace_alu$7646.C[4]
.sym 27368 $false
.sym 27369 soc.cpu.reg_pc[4]
.sym 27370 $false
.sym 27371 $auto$alumacc.cc:474:replace_alu$7646.C[3]
.sym 27373 $auto$alumacc.cc:474:replace_alu$7646.C[5]
.sym 27374 $false
.sym 27375 soc.cpu.reg_pc[5]
.sym 27376 $false
.sym 27377 $auto$alumacc.cc:474:replace_alu$7646.C[4]
.sym 27379 $auto$alumacc.cc:474:replace_alu$7646.C[6]
.sym 27380 $false
.sym 27381 soc.cpu.reg_pc[6]
.sym 27382 $false
.sym 27383 $auto$alumacc.cc:474:replace_alu$7646.C[5]
.sym 27385 $auto$alumacc.cc:474:replace_alu$7646.C[7]
.sym 27386 $false
.sym 27387 soc.cpu.reg_pc[7]
.sym 27388 $false
.sym 27389 $auto$alumacc.cc:474:replace_alu$7646.C[6]
.sym 27391 $auto$alumacc.cc:474:replace_alu$7646.C[8]
.sym 27392 $false
.sym 27393 soc.cpu.reg_pc[8]
.sym 27394 $false
.sym 27395 $auto$alumacc.cc:474:replace_alu$7646.C[7]
.sym 27399 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[7]
.sym 27400 soc.cpu.next_pc[13]
.sym 27401 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[13]_new_
.sym 27402 soc.cpu.cpuregs.wdata[13]
.sym 27403 $abc$72873$new_n6867_
.sym 27404 soc.cpu.mem_addr[12]
.sym 27405 soc.cpu.mem_addr[9]
.sym 27406 soc.cpu.mem_addr[28]
.sym 27435 $auto$alumacc.cc:474:replace_alu$7646.C[8]
.sym 27472 $auto$alumacc.cc:474:replace_alu$7646.C[9]
.sym 27473 $false
.sym 27474 soc.cpu.reg_pc[9]
.sym 27475 $false
.sym 27476 $auto$alumacc.cc:474:replace_alu$7646.C[8]
.sym 27478 $auto$alumacc.cc:474:replace_alu$7646.C[10]
.sym 27479 $false
.sym 27480 soc.cpu.reg_pc[10]
.sym 27481 $false
.sym 27482 $auto$alumacc.cc:474:replace_alu$7646.C[9]
.sym 27484 $auto$alumacc.cc:474:replace_alu$7646.C[11]
.sym 27485 $false
.sym 27486 soc.cpu.reg_pc[11]
.sym 27487 $false
.sym 27488 $auto$alumacc.cc:474:replace_alu$7646.C[10]
.sym 27490 $auto$alumacc.cc:474:replace_alu$7646.C[12]
.sym 27491 $false
.sym 27492 soc.cpu.reg_pc[12]
.sym 27493 $false
.sym 27494 $auto$alumacc.cc:474:replace_alu$7646.C[11]
.sym 27496 $auto$alumacc.cc:474:replace_alu$7646.C[13]
.sym 27497 $false
.sym 27498 soc.cpu.reg_pc[13]
.sym 27499 $false
.sym 27500 $auto$alumacc.cc:474:replace_alu$7646.C[12]
.sym 27502 $auto$alumacc.cc:474:replace_alu$7646.C[14]
.sym 27503 $false
.sym 27504 soc.cpu.reg_pc[14]
.sym 27505 $false
.sym 27506 $auto$alumacc.cc:474:replace_alu$7646.C[13]
.sym 27508 $auto$alumacc.cc:474:replace_alu$7646.C[15]
.sym 27509 $false
.sym 27510 soc.cpu.reg_pc[15]
.sym 27511 $false
.sym 27512 $auto$alumacc.cc:474:replace_alu$7646.C[14]
.sym 27514 $auto$alumacc.cc:474:replace_alu$7646.C[16]
.sym 27515 $false
.sym 27516 soc.cpu.reg_pc[16]
.sym 27517 $false
.sym 27518 $auto$alumacc.cc:474:replace_alu$7646.C[15]
.sym 27522 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[21]_new_
.sym 27523 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32031_new_inv_
.sym 27524 soc.cpu.cpuregs.wdata[23]
.sym 27525 soc.cpu.cpuregs.wdata[24]
.sym 27526 soc.cpu.cpuregs.wdata[21]
.sym 27527 soc.cpu.cpuregs.wdata[20]
.sym 27528 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[20]_new_
.sym 27529 soc.cpu.mem_addr[16]
.sym 27558 $auto$alumacc.cc:474:replace_alu$7646.C[16]
.sym 27595 $auto$alumacc.cc:474:replace_alu$7646.C[17]
.sym 27596 $false
.sym 27597 soc.cpu.reg_pc[17]
.sym 27598 $false
.sym 27599 $auto$alumacc.cc:474:replace_alu$7646.C[16]
.sym 27601 $auto$alumacc.cc:474:replace_alu$7646.C[18]
.sym 27602 $false
.sym 27603 soc.cpu.reg_pc[18]
.sym 27604 $false
.sym 27605 $auto$alumacc.cc:474:replace_alu$7646.C[17]
.sym 27607 $auto$alumacc.cc:474:replace_alu$7646.C[19]
.sym 27608 $false
.sym 27609 soc.cpu.reg_pc[19]
.sym 27610 $false
.sym 27611 $auto$alumacc.cc:474:replace_alu$7646.C[18]
.sym 27613 $auto$alumacc.cc:474:replace_alu$7646.C[20]
.sym 27614 $false
.sym 27615 soc.cpu.reg_pc[20]
.sym 27616 $false
.sym 27617 $auto$alumacc.cc:474:replace_alu$7646.C[19]
.sym 27619 $auto$alumacc.cc:474:replace_alu$7646.C[21]
.sym 27620 $false
.sym 27621 soc.cpu.reg_pc[21]
.sym 27622 $false
.sym 27623 $auto$alumacc.cc:474:replace_alu$7646.C[20]
.sym 27625 $auto$alumacc.cc:474:replace_alu$7646.C[22]
.sym 27626 $false
.sym 27627 soc.cpu.reg_pc[22]
.sym 27628 $false
.sym 27629 $auto$alumacc.cc:474:replace_alu$7646.C[21]
.sym 27631 $auto$alumacc.cc:474:replace_alu$7646.C[23]
.sym 27632 $false
.sym 27633 soc.cpu.reg_pc[23]
.sym 27634 $false
.sym 27635 $auto$alumacc.cc:474:replace_alu$7646.C[22]
.sym 27637 $auto$alumacc.cc:474:replace_alu$7646.C[24]
.sym 27638 $false
.sym 27639 soc.cpu.reg_pc[24]
.sym 27640 $false
.sym 27641 $auto$alumacc.cc:474:replace_alu$7646.C[23]
.sym 27645 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31991_new_inv_
.sym 27646 soc.cpu.cpuregs.wdata[30]
.sym 27647 soc.cpu.cpuregs.wdata[31]
.sym 27648 soc.cpu.cpuregs.wdata[25]
.sym 27649 soc.cpu.next_pc[23]
.sym 27650 soc.cpu.cpuregs.wdata[26]
.sym 27651 $abc$72873$new_n5427_
.sym 27652 soc.cpu.decoded_imm[25]
.sym 27681 $auto$alumacc.cc:474:replace_alu$7646.C[24]
.sym 27718 $auto$alumacc.cc:474:replace_alu$7646.C[25]
.sym 27719 $false
.sym 27720 soc.cpu.reg_pc[25]
.sym 27721 $false
.sym 27722 $auto$alumacc.cc:474:replace_alu$7646.C[24]
.sym 27724 $auto$alumacc.cc:474:replace_alu$7646.C[26]
.sym 27725 $false
.sym 27726 soc.cpu.reg_pc[26]
.sym 27727 $false
.sym 27728 $auto$alumacc.cc:474:replace_alu$7646.C[25]
.sym 27730 $auto$alumacc.cc:474:replace_alu$7646.C[27]
.sym 27731 $false
.sym 27732 soc.cpu.reg_pc[27]
.sym 27733 $false
.sym 27734 $auto$alumacc.cc:474:replace_alu$7646.C[26]
.sym 27736 $auto$alumacc.cc:474:replace_alu$7646.C[28]
.sym 27737 $false
.sym 27738 soc.cpu.reg_pc[28]
.sym 27739 $false
.sym 27740 $auto$alumacc.cc:474:replace_alu$7646.C[27]
.sym 27742 $auto$alumacc.cc:474:replace_alu$7646.C[29]
.sym 27743 $false
.sym 27744 soc.cpu.reg_pc[29]
.sym 27745 $false
.sym 27746 $auto$alumacc.cc:474:replace_alu$7646.C[28]
.sym 27748 $auto$alumacc.cc:474:replace_alu$7646.C[30]
.sym 27749 $false
.sym 27750 soc.cpu.reg_pc[30]
.sym 27751 $false
.sym 27752 $auto$alumacc.cc:474:replace_alu$7646.C[29]
.sym 27755 $false
.sym 27756 soc.cpu.reg_pc[31]
.sym 27757 $false
.sym 27758 $auto$alumacc.cc:474:replace_alu$7646.C[30]
.sym 27761 soc.cpu.mem_do_rinst
.sym 27762 soc.cpu.mem_do_prefetch
.sym 27763 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[19]
.sym 27764 soc.cpu.reg_op1[21]
.sym 27765 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271
.sym 27766 clk_16mhz$2$2
.sym 27767 $false
.sym 27768 soc.cpu.next_pc[28]
.sym 27769 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28152_new_
.sym 27770 $abc$72873$new_n5391_
.sym 27771 soc.cpu.decoded_imm[22]
.sym 27772 soc.cpu.decoded_imm[4]
.sym 27773 soc.cpu.decoded_imm[31]
.sym 27774 soc.cpu.decoded_imm[2]
.sym 27775 soc.cpu.decoded_imm[20]
.sym 27848 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[24]
.sym 27849 $abc$72873$new_n5454_
.sym 27850 soc.cpu.cpu_state[2]
.sym 27851 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[24]_new_inv_
.sym 27854 soc.cpu.is_lui_auipc_jal
.sym 27855 soc.cpu.cpuregs_rs1[28]
.sym 27856 soc.cpu.reg_pc[28]
.sym 27857 soc.cpu.instr_lui
.sym 27860 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[28]
.sym 27861 $abc$72873$new_n5454_
.sym 27862 soc.cpu.cpu_state[2]
.sym 27863 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[28]_new_inv_
.sym 27866 soc.cpu.mem_wdata[20]
.sym 27867 $false
.sym 27868 $false
.sym 27869 $false
.sym 27872 soc.cpu.mem_wdata[17]
.sym 27873 $false
.sym 27874 $false
.sym 27875 $false
.sym 27884 soc.cpu.mem_wdata[19]
.sym 27885 $false
.sym 27886 $false
.sym 27887 $false
.sym 27888 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39476
.sym 27889 clk_16mhz$2$2
.sym 27890 $false
.sym 27891 $abc$72873$new_n4877_
.sym 27892 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 27893 soc.cpu.decoded_imm[11]
.sym 27894 soc.cpu.decoded_imm[21]
.sym 27895 soc.cpu.decoded_imm[9]
.sym 27896 soc.cpu.decoded_imm[23]
.sym 27897 soc.cpu.decoded_imm[10]
.sym 27898 soc.cpu.decoded_imm[26]
.sym 27965 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[4]
.sym 27966 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 27967 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[3]
.sym 27968 $abc$72873$new_n6819_
.sym 27971 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[27]
.sym 27972 $false
.sym 27973 $false
.sym 27974 $false
.sym 27977 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[2]
.sym 27978 $false
.sym 27979 $false
.sym 27980 $false
.sym 27983 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[4]
.sym 27984 $false
.sym 27985 $false
.sym 27986 $false
.sym 27989 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[13]
.sym 27990 $false
.sym 27991 $false
.sym 27992 $false
.sym 27995 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[6]
.sym 27996 $false
.sym 27997 $false
.sym 27998 $false
.sym 28001 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[3]
.sym 28002 $false
.sym 28003 $false
.sym 28004 $false
.sym 28007 $false
.sym 28008 $abc$72873$new_n6833_
.sym 28009 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[4]
.sym 28010 $abc$72873$new_n6821_
.sym 28011 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 28012 clk_16mhz$2$2
.sym 28013 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 28014 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[27]
.sym 28015 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[4]
.sym 28016 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[12]
.sym 28017 $abc$72873$new_n5425_
.sym 28018 soc.cpu.reg_next_pc[5]
.sym 28019 soc.cpu.reg_next_pc[8]
.sym 28020 soc.cpu.reg_next_pc[13]
.sym 28021 soc.cpu.reg_next_pc[6]
.sym 28050 $false
.sym 28087 $auto$alumacc.cc:474:replace_alu$7652.C[1]
.sym 28089 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[0]
.sym 28090 soc.cpu.compressed_instr
.sym 28093 $auto$alumacc.cc:474:replace_alu$7652.C[2]
.sym 28094 $false
.sym 28095 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[1]
.sym 28096 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.BB[1]
.sym 28097 $auto$alumacc.cc:474:replace_alu$7652.C[1]
.sym 28099 $auto$alumacc.cc:474:replace_alu$7652.C[3]
.sym 28100 $false
.sym 28101 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[2]
.sym 28102 $false
.sym 28103 $auto$alumacc.cc:474:replace_alu$7652.C[2]
.sym 28105 $auto$alumacc.cc:474:replace_alu$7652.C[4]
.sym 28106 $false
.sym 28107 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[3]
.sym 28108 $false
.sym 28109 $auto$alumacc.cc:474:replace_alu$7652.C[3]
.sym 28111 $auto$alumacc.cc:474:replace_alu$7652.C[5]
.sym 28112 $false
.sym 28113 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[4]
.sym 28114 $false
.sym 28115 $auto$alumacc.cc:474:replace_alu$7652.C[4]
.sym 28117 $auto$alumacc.cc:474:replace_alu$7652.C[6]
.sym 28118 $false
.sym 28119 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[5]
.sym 28120 $false
.sym 28121 $auto$alumacc.cc:474:replace_alu$7652.C[5]
.sym 28123 $auto$alumacc.cc:474:replace_alu$7652.C[7]
.sym 28124 $false
.sym 28125 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[6]
.sym 28126 $false
.sym 28127 $auto$alumacc.cc:474:replace_alu$7652.C[6]
.sym 28129 $auto$alumacc.cc:474:replace_alu$7652.C[8]
.sym 28130 $false
.sym 28131 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[7]
.sym 28132 $false
.sym 28133 $auto$alumacc.cc:474:replace_alu$7652.C[7]
.sym 28137 $abc$72873$new_n6857_
.sym 28138 $abc$72873$new_n6865_
.sym 28139 $abc$72873$new_n6885_
.sym 28140 soc.cpu.reg_next_pc[12]
.sym 28141 soc.cpu.reg_next_pc[10]
.sym 28142 soc.cpu.reg_next_pc[16]
.sym 28143 soc.cpu.reg_pc[23]
.sym 28144 soc.cpu.reg_next_pc[9]
.sym 28173 $auto$alumacc.cc:474:replace_alu$7652.C[8]
.sym 28210 $auto$alumacc.cc:474:replace_alu$7652.C[9]
.sym 28211 $false
.sym 28212 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[8]
.sym 28213 $false
.sym 28214 $auto$alumacc.cc:474:replace_alu$7652.C[8]
.sym 28216 $auto$alumacc.cc:474:replace_alu$7652.C[10]
.sym 28217 $false
.sym 28218 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[9]
.sym 28219 $false
.sym 28220 $auto$alumacc.cc:474:replace_alu$7652.C[9]
.sym 28222 $auto$alumacc.cc:474:replace_alu$7652.C[11]
.sym 28223 $false
.sym 28224 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[10]
.sym 28225 $false
.sym 28226 $auto$alumacc.cc:474:replace_alu$7652.C[10]
.sym 28228 $auto$alumacc.cc:474:replace_alu$7652.C[12]
.sym 28229 $false
.sym 28230 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[11]
.sym 28231 $false
.sym 28232 $auto$alumacc.cc:474:replace_alu$7652.C[11]
.sym 28234 $auto$alumacc.cc:474:replace_alu$7652.C[13]
.sym 28235 $false
.sym 28236 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[12]
.sym 28237 $false
.sym 28238 $auto$alumacc.cc:474:replace_alu$7652.C[12]
.sym 28240 $auto$alumacc.cc:474:replace_alu$7652.C[14]
.sym 28241 $false
.sym 28242 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[13]
.sym 28243 $false
.sym 28244 $auto$alumacc.cc:474:replace_alu$7652.C[13]
.sym 28246 $auto$alumacc.cc:474:replace_alu$7652.C[15]
.sym 28247 $false
.sym 28248 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[14]
.sym 28249 $false
.sym 28250 $auto$alumacc.cc:474:replace_alu$7652.C[14]
.sym 28252 $auto$alumacc.cc:474:replace_alu$7652.C[16]
.sym 28253 $false
.sym 28254 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[15]
.sym 28255 $false
.sym 28256 $auto$alumacc.cc:474:replace_alu$7652.C[15]
.sym 28260 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[29]
.sym 28261 $abc$72873$new_n6917_
.sym 28262 $abc$72873$new_n6929_
.sym 28263 soc.cpu.reg_next_pc[25]
.sym 28264 soc.cpu.reg_next_pc[23]
.sym 28265 soc.cpu.reg_next_pc[28]
.sym 28266 soc.cpu.reg_pc[20]
.sym 28267 soc.cpu.reg_next_pc[20]
.sym 28296 $auto$alumacc.cc:474:replace_alu$7652.C[16]
.sym 28333 $auto$alumacc.cc:474:replace_alu$7652.C[17]
.sym 28334 $false
.sym 28335 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[16]
.sym 28336 $false
.sym 28337 $auto$alumacc.cc:474:replace_alu$7652.C[16]
.sym 28339 $auto$alumacc.cc:474:replace_alu$7652.C[18]
.sym 28340 $false
.sym 28341 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[17]
.sym 28342 $false
.sym 28343 $auto$alumacc.cc:474:replace_alu$7652.C[17]
.sym 28345 $auto$alumacc.cc:474:replace_alu$7652.C[19]
.sym 28346 $false
.sym 28347 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[18]
.sym 28348 $false
.sym 28349 $auto$alumacc.cc:474:replace_alu$7652.C[18]
.sym 28351 $auto$alumacc.cc:474:replace_alu$7652.C[20]
.sym 28352 $false
.sym 28353 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[19]
.sym 28354 $false
.sym 28355 $auto$alumacc.cc:474:replace_alu$7652.C[19]
.sym 28357 $auto$alumacc.cc:474:replace_alu$7652.C[21]
.sym 28358 $false
.sym 28359 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[20]
.sym 28360 $false
.sym 28361 $auto$alumacc.cc:474:replace_alu$7652.C[20]
.sym 28363 $auto$alumacc.cc:474:replace_alu$7652.C[22]
.sym 28364 $false
.sym 28365 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[21]
.sym 28366 $false
.sym 28367 $auto$alumacc.cc:474:replace_alu$7652.C[21]
.sym 28369 $auto$alumacc.cc:474:replace_alu$7652.C[23]
.sym 28370 $false
.sym 28371 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[22]
.sym 28372 $false
.sym 28373 $auto$alumacc.cc:474:replace_alu$7652.C[22]
.sym 28375 $auto$alumacc.cc:474:replace_alu$7652.C[24]
.sym 28376 $false
.sym 28377 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[23]
.sym 28378 $false
.sym 28379 $auto$alumacc.cc:474:replace_alu$7652.C[23]
.sym 28384 soc.cpu.reg_next_pc[26]
.sym 28390 soc.cpu.reg_next_pc[27]
.sym 28419 $auto$alumacc.cc:474:replace_alu$7652.C[24]
.sym 28456 $auto$alumacc.cc:474:replace_alu$7652.C[25]
.sym 28457 $false
.sym 28458 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[24]
.sym 28459 $false
.sym 28460 $auto$alumacc.cc:474:replace_alu$7652.C[24]
.sym 28462 $auto$alumacc.cc:474:replace_alu$7652.C[26]
.sym 28463 $false
.sym 28464 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[25]
.sym 28465 $false
.sym 28466 $auto$alumacc.cc:474:replace_alu$7652.C[25]
.sym 28468 $auto$alumacc.cc:474:replace_alu$7652.C[27]
.sym 28469 $false
.sym 28470 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[26]
.sym 28471 $false
.sym 28472 $auto$alumacc.cc:474:replace_alu$7652.C[26]
.sym 28474 $auto$alumacc.cc:474:replace_alu$7652.C[28]
.sym 28475 $false
.sym 28476 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[27]
.sym 28477 $false
.sym 28478 $auto$alumacc.cc:474:replace_alu$7652.C[27]
.sym 28480 $auto$alumacc.cc:474:replace_alu$7652.C[29]
.sym 28481 $false
.sym 28482 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[28]
.sym 28483 $false
.sym 28484 $auto$alumacc.cc:474:replace_alu$7652.C[28]
.sym 28486 $auto$alumacc.cc:474:replace_alu$7652.C[30]
.sym 28487 $false
.sym 28488 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[29]
.sym 28489 $false
.sym 28490 $auto$alumacc.cc:474:replace_alu$7652.C[29]
.sym 28493 $abc$72873$new_n6941_
.sym 28494 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[30]
.sym 28495 $abc$72873$new_n6821_
.sym 28496 $auto$alumacc.cc:474:replace_alu$7652.C[30]
.sym 28499 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[26]
.sym 28500 $false
.sym 28501 $false
.sym 28502 $false
.sym 28503 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 28504 clk_16mhz$2$2
.sym 28505 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 28551 $true$2
.sym 28681 soc.cpu.pcpi_mul.rdx[47]
.sym 28682 soc.cpu.pcpi_mul.rd[47]
.sym 28683 soc.cpu.pcpi_mul.rs1[0]
.sym 28684 soc.cpu.pcpi_mul.rs2[47]
.sym 28687 soc.cpu.pcpi_mul.rs2[47]
.sym 28688 soc.cpu.pcpi_mul.rs1[0]
.sym 28689 soc.cpu.pcpi_mul.rdx[47]
.sym 28690 soc.cpu.pcpi_mul.rd[47]
.sym 28693 $false
.sym 28694 $false
.sym 28695 $false
.sym 28696 $false
.sym 28699 $false
.sym 28700 $false
.sym 28701 $false
.sym 28702 $false
.sym 28705 $false
.sym 28706 $false
.sym 28707 $false
.sym 28708 $false
.sym 28711 soc.cpu.pcpi_mul.mul_waiting$2
.sym 28712 soc.cpu.pcpi_mul.rs2[45]
.sym 28713 soc.cpu.pcpi_mul.instr_mulh
.sym 28714 soc.cpu.reg_op2[31]
.sym 28717 $false
.sym 28718 $false
.sym 28719 $false
.sym 28720 $false
.sym 28723 $false
.sym 28724 $false
.sym 28725 $false
.sym 28726 $false
.sym 28727 resetn$2
.sym 28728 clk_16mhz$2$2
.sym 28729 $false
.sym 28806 $false
.sym 28843 $auto$maccmap.cc:240:synth$14276.C[2]
.sym 28845 $abc$72873$auto$maccmap.cc:111:fulladd$14273[1]
.sym 28846 $abc$72873$auto$maccmap.cc:112:fulladd$14274[0]
.sym 28849 $auto$maccmap.cc:240:synth$14276.C[3]
.sym 28850 $false
.sym 28851 $abc$72873$auto$maccmap.cc:111:fulladd$14273[2]
.sym 28852 $abc$72873$auto$maccmap.cc:112:fulladd$14274[1]
.sym 28853 $auto$maccmap.cc:240:synth$14276.C[2]
.sym 28855 $auto$maccmap.cc:240:synth$14276.C[4]
.sym 28856 $false
.sym 28857 $abc$72873$auto$maccmap.cc:111:fulladd$14273[3]
.sym 28858 $abc$72873$auto$maccmap.cc:112:fulladd$14274[2]
.sym 28859 $auto$maccmap.cc:240:synth$14276.C[3]
.sym 28862 $false
.sym 28863 $false
.sym 28864 $abc$72873$auto$maccmap.cc:112:fulladd$14274[3]
.sym 28865 $auto$maccmap.cc:240:synth$14276.C[4]
.sym 28874 $false
.sym 28875 $abc$72873$auto$maccmap.cc:111:fulladd$14273[1]
.sym 28876 $abc$72873$auto$maccmap.cc:112:fulladd$14274[0]
.sym 28877 $false
.sym 28890 resetn$2
.sym 28891 clk_16mhz$2$2
.sym 28892 soc.cpu.pcpi_mul.mul_waiting$2
.sym 28929 $false
.sym 28966 $auto$maccmap.cc:240:synth$26001.C[2]
.sym 28968 $abc$72873$auto$maccmap.cc:111:fulladd$25998[1]
.sym 28969 $abc$72873$auto$maccmap.cc:112:fulladd$25999[0]
.sym 28972 $auto$maccmap.cc:240:synth$26001.C[3]
.sym 28973 $false
.sym 28974 $abc$72873$auto$maccmap.cc:111:fulladd$25998[2]
.sym 28975 $abc$72873$auto$maccmap.cc:112:fulladd$25999[1]
.sym 28976 $auto$maccmap.cc:240:synth$26001.C[2]
.sym 28978 $auto$maccmap.cc:240:synth$26001.C[4]
.sym 28979 $false
.sym 28980 $abc$72873$auto$maccmap.cc:111:fulladd$25998[3]
.sym 28981 $abc$72873$auto$maccmap.cc:112:fulladd$25999[2]
.sym 28982 $auto$maccmap.cc:240:synth$26001.C[3]
.sym 28985 $false
.sym 28986 $false
.sym 28987 $abc$72873$auto$maccmap.cc:112:fulladd$25999[3]
.sym 28988 $auto$maccmap.cc:240:synth$26001.C[4]
.sym 28991 $false
.sym 28992 $abc$72873$auto$maccmap.cc:111:fulladd$25998[1]
.sym 28993 $abc$72873$auto$maccmap.cc:112:fulladd$25999[0]
.sym 28994 $false
.sym 29013 resetn$2
.sym 29014 clk_16mhz$2$2
.sym 29015 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29096 soc.cpu.pcpi_mul.rs2[1]
.sym 29097 soc.cpu.pcpi_mul.rs1[0]
.sym 29098 soc.cpu.pcpi_mul.rdx[1]
.sym 29099 soc.cpu.pcpi_mul.rd[1]
.sym 29102 soc.cpu.pcpi_mul.rdx[46]
.sym 29103 soc.cpu.pcpi_mul.rd[46]
.sym 29104 soc.cpu.pcpi_mul.rs1[0]
.sym 29105 soc.cpu.pcpi_mul.rs2[46]
.sym 29108 soc.cpu.pcpi_mul.rdx[45]
.sym 29109 soc.cpu.pcpi_mul.rd[45]
.sym 29110 soc.cpu.pcpi_mul.rs1[0]
.sym 29111 soc.cpu.pcpi_mul.rs2[45]
.sym 29114 soc.cpu.pcpi_mul.rs2[42]
.sym 29115 soc.cpu.pcpi_mul.rs1[0]
.sym 29116 soc.cpu.pcpi_mul.rdx[42]
.sym 29117 soc.cpu.pcpi_mul.rd[42]
.sym 29120 soc.cpu.pcpi_mul.rdx[1]
.sym 29121 soc.cpu.pcpi_mul.rd[1]
.sym 29122 soc.cpu.pcpi_mul.rs1[0]
.sym 29123 soc.cpu.pcpi_mul.rs2[1]
.sym 29126 soc.cpu.pcpi_mul.rs2[46]
.sym 29127 soc.cpu.pcpi_mul.rs1[0]
.sym 29128 soc.cpu.pcpi_mul.rdx[46]
.sym 29129 soc.cpu.pcpi_mul.rd[46]
.sym 29132 soc.cpu.mem_wdata[9]
.sym 29133 $false
.sym 29134 $false
.sym 29135 $false
.sym 29136 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40268
.sym 29137 clk_16mhz$2$2
.sym 29138 $false
.sym 29143 soc.memory.rdata[5]
.sym 29213 soc.cpu.pcpi_mul.rs2[12]
.sym 29214 soc.cpu.pcpi_mul.rs1[0]
.sym 29215 soc.cpu.pcpi_mul.rdx[12]
.sym 29216 soc.cpu.pcpi_mul.rd[12]
.sym 29219 $false
.sym 29220 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29221 soc.cpu.reg_op2[12]
.sym 29222 soc.cpu.pcpi_mul.rs2[11]
.sym 29225 $false
.sym 29226 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29227 soc.cpu.reg_op2[11]
.sym 29228 soc.cpu.pcpi_mul.rs2[10]
.sym 29231 $false
.sym 29232 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29233 soc.cpu.reg_op2[6]
.sym 29234 soc.cpu.pcpi_mul.rs2[5]
.sym 29237 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29238 soc.cpu.pcpi_mul.rs2[47]
.sym 29239 soc.cpu.pcpi_mul.instr_mulh
.sym 29240 soc.cpu.reg_op2[31]
.sym 29243 $false
.sym 29244 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29245 soc.cpu.reg_op2[17]
.sym 29246 soc.cpu.pcpi_mul.rs2[16]
.sym 29249 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29250 soc.cpu.pcpi_mul.rs2[46]
.sym 29251 soc.cpu.pcpi_mul.instr_mulh
.sym 29252 soc.cpu.reg_op2[31]
.sym 29255 $false
.sym 29256 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29257 soc.cpu.reg_op2[13]
.sym 29258 soc.cpu.pcpi_mul.rs2[12]
.sym 29259 resetn$2
.sym 29260 clk_16mhz$2$2
.sym 29261 $false
.sym 29266 soc.memory.rdata[4]
.sym 29298 $false
.sym 29335 $auto$maccmap.cc:240:synth$26048.C[2]
.sym 29337 $abc$72873$auto$maccmap.cc:111:fulladd$26045[1]
.sym 29338 $abc$72873$auto$maccmap.cc:112:fulladd$26046[0]
.sym 29341 $auto$maccmap.cc:240:synth$26048.C[3]
.sym 29342 $false
.sym 29343 $abc$72873$auto$maccmap.cc:111:fulladd$26045[2]
.sym 29344 $abc$72873$auto$maccmap.cc:112:fulladd$26046[1]
.sym 29345 $auto$maccmap.cc:240:synth$26048.C[2]
.sym 29347 $auto$maccmap.cc:240:synth$26048.C[4]
.sym 29348 $false
.sym 29349 $abc$72873$auto$maccmap.cc:111:fulladd$26045[3]
.sym 29350 $abc$72873$auto$maccmap.cc:112:fulladd$26046[2]
.sym 29351 $auto$maccmap.cc:240:synth$26048.C[3]
.sym 29354 $false
.sym 29355 $false
.sym 29356 $abc$72873$auto$maccmap.cc:112:fulladd$26046[3]
.sym 29357 $auto$maccmap.cc:240:synth$26048.C[4]
.sym 29360 $false
.sym 29361 $abc$72873$auto$maccmap.cc:111:fulladd$26045[1]
.sym 29362 $abc$72873$auto$maccmap.cc:112:fulladd$26046[0]
.sym 29363 $false
.sym 29366 soc.cpu.pcpi_mul.rdx[16]
.sym 29367 soc.cpu.pcpi_mul.rd[16]
.sym 29368 soc.cpu.pcpi_mul.rs1[0]
.sym 29369 soc.cpu.pcpi_mul.rs2[16]
.sym 29382 resetn$2
.sym 29383 clk_16mhz$2$2
.sym 29384 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29389 soc.memory.rdata[3]
.sym 29459 soc.cpu.pcpi_mul.rdx[9]
.sym 29460 soc.cpu.pcpi_mul.rd[9]
.sym 29461 soc.cpu.pcpi_mul.rs1[0]
.sym 29462 soc.cpu.pcpi_mul.rs2[9]
.sym 29465 $false
.sym 29466 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29467 soc.cpu.reg_op2[10]
.sym 29468 soc.cpu.pcpi_mul.rs2[9]
.sym 29471 $false
.sym 29472 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29473 soc.cpu.reg_op2[25]
.sym 29474 soc.cpu.pcpi_mul.rs2[24]
.sym 29477 $false
.sym 29478 $false
.sym 29479 $false
.sym 29480 $false
.sym 29483 $false
.sym 29484 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29485 soc.cpu.reg_op2[1]
.sym 29486 soc.cpu.pcpi_mul.rs2[0]
.sym 29489 $false
.sym 29490 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29491 soc.cpu.reg_op1[0]
.sym 29492 soc.cpu.pcpi_mul.rs1[1]
.sym 29495 $false
.sym 29496 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29497 soc.cpu.reg_op1[4]
.sym 29498 soc.cpu.pcpi_mul.rs1[5]
.sym 29501 $false
.sym 29502 soc.cpu.pcpi_mul.mul_waiting$2
.sym 29503 soc.cpu.reg_op2[7]
.sym 29504 soc.cpu.pcpi_mul.rs2[6]
.sym 29505 resetn$2
.sym 29506 clk_16mhz$2$2
.sym 29507 $false
.sym 29512 soc.memory.rdata[2]
.sym 29582 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 29583 soc.cpu.instr_sub
.sym 29584 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[13]
.sym 29585 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[13]
.sym 29588 $false
.sym 29589 $false
.sym 29590 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 29591 $abc$72873$auto$simplemap.cc:168:logic_reduce$21427_new_inv_
.sym 29594 $abc$72873$techmap\soc.cpu.$0\instr_srai[0:0]
.sym 29595 $false
.sym 29596 $false
.sym 29597 $false
.sym 29600 $abc$72873$techmap\soc.cpu.$0\instr_srai[0:0]
.sym 29601 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_
.sym 29602 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_
.sym 29603 soc.cpu.is_alu_reg_imm
.sym 29606 $false
.sym 29607 $false
.sym 29608 soc.cpu.is_sb_sh_sw
.sym 29609 $abc$72873$auto$simplemap.cc:168:logic_reduce$21427_new_inv_
.sym 29612 $false
.sym 29613 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_
.sym 29614 soc.cpu.is_sb_sh_sw
.sym 29615 soc.cpu.mem_rdata_q[14]
.sym 29618 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 29619 soc.cpu.mem_rdata_q[14]
.sym 29620 soc.cpu.mem_rdata_q[12]
.sym 29621 soc.cpu.mem_rdata_q[13]
.sym 29628 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 29629 clk_16mhz$2$2
.sym 29630 $false
.sym 29635 soc.memory.rdata[1]
.sym 29705 soc.cpu.reg_op1[19]
.sym 29706 soc.cpu.reg_op2[19]
.sym 29707 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 29708 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 29711 $false
.sym 29712 soc.cpu.mem_rdata_q[12]
.sym 29713 soc.cpu.mem_rdata_q[14]
.sym 29714 soc.cpu.mem_rdata_q[13]
.sym 29717 soc.cpu.instr_beq
.sym 29718 soc.cpu.instr_lb
.sym 29719 soc.cpu.instr_lbu
.sym 29720 soc.cpu.instr_sb
.sym 29723 soc.cpu.mem_rdata_q[14]
.sym 29724 soc.cpu.is_alu_reg_imm
.sym 29725 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_
.sym 29726 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1047$2263_Y_new_
.sym 29729 soc.cpu.is_alu_reg_imm
.sym 29730 soc.cpu.mem_rdata_q[14]
.sym 29731 soc.cpu.mem_rdata_q[13]
.sym 29732 soc.cpu.mem_rdata_q[12]
.sym 29735 soc.cpu.mem_rdata_q[12]
.sym 29736 soc.cpu.mem_rdata_q[14]
.sym 29737 soc.cpu.mem_rdata_q[13]
.sym 29738 soc.cpu.is_alu_reg_imm
.sym 29747 $false
.sym 29748 $false
.sym 29749 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 29750 $abc$72873$auto$simplemap.cc:168:logic_reduce$21427_new_inv_
.sym 29751 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435
.sym 29752 clk_16mhz$2$2
.sym 29753 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 29758 soc.memory.rdata[0]
.sym 29828 $false
.sym 29829 $false
.sym 29830 soc.cpu.instr_xori
.sym 29831 soc.cpu.instr_xor
.sym 29834 soc.cpu.instr_add
.sym 29835 soc.cpu.instr_sub
.sym 29836 soc.cpu.instr_xor
.sym 29837 soc.cpu.instr_or
.sym 29840 $false
.sym 29841 $false
.sym 29842 soc.cpu.is_alu_reg_reg
.sym 29843 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_
.sym 29846 $abc$72873$new_n6168_
.sym 29847 soc.cpu.mem_rdata_q[14]
.sym 29848 soc.cpu.mem_rdata_q[12]
.sym 29849 soc.cpu.mem_rdata_q[13]
.sym 29852 $false
.sym 29853 $false
.sym 29854 $abc$72873$auto$simplemap.cc:168:logic_reduce$21427_new_inv_
.sym 29855 $abc$72873$new_n6168_
.sym 29858 soc.cpu.is_alu_reg_imm
.sym 29859 soc.cpu.mem_rdata_q[14]
.sym 29860 soc.cpu.mem_rdata_q[12]
.sym 29861 soc.cpu.mem_rdata_q[13]
.sym 29864 $false
.sym 29865 soc.cpu.is_alu_reg_reg
.sym 29866 $abc$72873$auto$simplemap.cc:168:logic_reduce$21427_new_inv_
.sym 29867 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1047$2263_Y_new_
.sym 29870 $false
.sym 29871 $false
.sym 29872 soc.cpu.is_alu_reg_imm
.sym 29873 $abc$72873$auto$simplemap.cc:168:logic_reduce$21427_new_inv_
.sym 29874 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435
.sym 29875 clk_16mhz$2$2
.sym 29876 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 29881 soc.memory.rdata[7]
.sym 29951 soc.cpu.mem_rdata_q[12]
.sym 29952 $abc$72873$new_n6168_
.sym 29953 soc.cpu.mem_rdata_q[13]
.sym 29954 soc.cpu.mem_rdata_q[14]
.sym 29957 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 29958 soc.cpu.mem_rdata_q[14]
.sym 29959 soc.cpu.mem_rdata_q[12]
.sym 29960 soc.cpu.mem_rdata_q[13]
.sym 29963 soc.cpu.is_alu_reg_reg
.sym 29964 soc.cpu.mem_rdata_q[14]
.sym 29965 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_
.sym 29966 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1047$2263_Y_new_
.sym 29969 $false
.sym 29970 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_
.sym 29971 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 29972 soc.cpu.mem_rdata_q[14]
.sym 29975 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 29976 soc.cpu.mem_rdata_q[14]
.sym 29977 soc.cpu.mem_rdata_q[13]
.sym 29978 soc.cpu.mem_rdata_q[12]
.sym 29981 $false
.sym 29982 soc.cpu.mem_rdata_q[14]
.sym 29983 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 29984 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_
.sym 29987 soc.cpu.mem_rdata_q[12]
.sym 29988 soc.cpu.is_alu_reg_imm
.sym 29989 soc.cpu.mem_rdata_q[13]
.sym 29990 soc.cpu.mem_rdata_q[14]
.sym 29993 soc.cpu.mem_rdata_q[12]
.sym 29994 soc.cpu.mem_rdata_q[14]
.sym 29995 soc.cpu.mem_rdata_q[13]
.sym 29996 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 29997 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435
.sym 29998 clk_16mhz$2$2
.sym 29999 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 30004 soc.memory.rdata[6]
.sym 30074 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31543[1]_new_inv_
.sym 30075 soc.cpu.reg_op1[26]
.sym 30076 soc.cpu.reg_op2[26]
.sym 30077 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 30080 soc.cpu.instr_slti
.sym 30081 soc.cpu.instr_sltiu
.sym 30082 soc.cpu.instr_bltu
.sym 30083 soc.cpu.instr_sltu
.sym 30086 $abc$72873$new_n4949_
.sym 30087 $abc$72873$new_n4948_
.sym 30088 $abc$72873$new_n4947_
.sym 30089 $abc$72873$new_n4946_
.sym 30092 $abc$72873$new_n8137_
.sym 30093 $abc$72873$new_n8136_
.sym 30094 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][31]_new_
.sym 30095 $abc$72873$new_n7992_
.sym 30098 soc.cpu.instr_srli
.sym 30099 soc.cpu.instr_srai
.sym 30100 soc.cpu.instr_bge
.sym 30101 soc.cpu.instr_bgeu
.sym 30104 soc.cpu.instr_slti
.sym 30105 soc.cpu.instr_sltiu
.sym 30106 soc.cpu.instr_sltu
.sym 30107 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 30110 $false
.sym 30111 $false
.sym 30112 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14919_new_
.sym 30113 $abc$72873$new_n6168_
.sym 30116 $false
.sym 30117 $false
.sym 30118 soc.cpu.is_alu_reg_imm
.sym 30119 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14919_new_
.sym 30120 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435
.sym 30121 clk_16mhz$2$2
.sym 30122 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 30127 soc.memory.rdata[17]
.sym 30197 $false
.sym 30198 soc.cpu.reg_op1[8]
.sym 30199 soc.cpu.reg_op2[8]
.sym 30200 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 30203 soc.cpu.instr_srl
.sym 30204 soc.cpu.instr_sra
.sym 30205 soc.cpu.instr_slt
.sym 30206 soc.cpu.instr_jalr
.sym 30209 $false
.sym 30210 soc.cpu.reg_op1[31]
.sym 30211 soc.cpu.instr_sra
.sym 30212 soc.cpu.instr_srai
.sym 30215 $false
.sym 30216 soc.cpu.reg_op1[7]
.sym 30217 soc.cpu.reg_op2[7]
.sym 30218 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 30221 soc.cpu.instr_srli
.sym 30222 soc.cpu.instr_srai
.sym 30223 soc.cpu.instr_srl
.sym 30224 soc.cpu.instr_sra
.sym 30227 $false
.sym 30228 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][23]_new_inv_
.sym 30229 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 30230 soc.cpu.reg_op2[3]
.sym 30233 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31687[1]_new_inv_
.sym 30234 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31687[2]_new_
.sym 30235 $abc$72873$new_n7897_
.sym 30236 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[8]_new_
.sym 30239 $false
.sym 30240 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 30241 $abc$72873$new_n6785_
.sym 30242 soc.cpu.instr_slt
.sym 30243 $true
.sym 30244 clk_16mhz$2$2
.sym 30245 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 30250 soc.memory.rdata[16]
.sym 30320 $false
.sym 30321 $abc$72873$new_n7992_
.sym 30322 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][27]_new_
.sym 30323 soc.cpu.reg_op2[4]
.sym 30326 $false
.sym 30327 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31663[1]_new_inv_
.sym 30328 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[11]_new_
.sym 30329 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 30332 $false
.sym 30333 $false
.sym 30334 $abc$72873$new_n7737_
.sym 30335 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][29]_new_inv_
.sym 30338 $abc$72873$new_n7737_
.sym 30339 soc.cpu.reg_op2[3]
.sym 30340 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_
.sym 30341 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][11]_new_inv_
.sym 30344 soc.cpu.reg_op1[11]
.sym 30345 soc.cpu.reg_op2[11]
.sym 30346 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 30347 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 30350 $false
.sym 30351 soc.cpu.reg_op2[2]
.sym 30352 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][29]_new_
.sym 30353 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 30356 $abc$72873$new_n7955_
.sym 30357 $abc$72873$new_n7954_
.sym 30358 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[13]_new_
.sym 30359 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[13]_new_
.sym 30362 $abc$72873$new_n7931_
.sym 30363 $abc$72873$new_n7930_
.sym 30364 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[11]_new_
.sym 30365 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[11]_new_
.sym 30366 $true
.sym 30367 clk_16mhz$2$2
.sym 30368 $false
.sym 30369 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[15]
.sym 30370 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[14]
.sym 30371 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[13]
.sym 30372 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[12]
.sym 30373 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[11]
.sym 30374 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[10]
.sym 30375 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[9]
.sym 30376 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[8]
.sym 30443 $abc$72873$new_n7724_
.sym 30444 soc.cpu.reg_op2[0]
.sym 30445 soc.cpu.reg_op1[3]
.sym 30446 soc.cpu.reg_op1[2]
.sym 30449 soc.cpu.reg_op2[4]
.sym 30450 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 30451 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][20]_new_inv_
.sym 30452 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][4]_new_
.sym 30455 soc.cpu.reg_op1[18]
.sym 30456 soc.cpu.reg_op2[18]
.sym 30457 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 30458 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 30461 $false
.sym 30462 $abc$72873$new_n6214_
.sym 30463 soc.cpu.reg_op2[3]
.sym 30464 soc.cpu.reg_op2[4]
.sym 30467 soc.cpu.mem_wordsize[1]
.sym 30468 soc.cpu.mem_wordsize[0]
.sym 30469 soc.cpu.reg_op2[31]
.sym 30470 soc.cpu.mem_la_wdata[15]
.sym 30473 soc.cpu.mem_la_wdata[9]
.sym 30474 $false
.sym 30475 $false
.sym 30476 $false
.sym 30479 soc.cpu.reg_op2[3]
.sym 30480 $false
.sym 30481 $false
.sym 30482 $false
.sym 30485 soc.cpu.mem_la_wdata[15]
.sym 30486 $false
.sym 30487 $false
.sym 30488 $false
.sym 30489 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.sym 30490 clk_16mhz$2$2
.sym 30491 $false
.sym 30492 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[7]
.sym 30493 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[6]
.sym 30494 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[5]
.sym 30495 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[4]
.sym 30496 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[3]
.sym 30497 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[2]
.sym 30498 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[1]
.sym 30499 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[0]
.sym 30566 $abc$72873$new_n8254_
.sym 30567 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 30568 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[9]
.sym 30569 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[9]
.sym 30572 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[1]_new_inv_
.sym 30573 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[2]_new_inv_
.sym 30574 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[0]_new_inv_
.sym 30575 $abc$72873$new_n6213_
.sym 30578 $false
.sym 30579 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 30580 soc.cpu.reg_op2[12]
.sym 30581 soc.cpu.reg_op1[12]
.sym 30584 soc.spimemio.xfer.ibuffer[6]
.sym 30585 $false
.sym 30586 $false
.sym 30587 $false
.sym 30590 soc.spimemio.xfer.ibuffer[5]
.sym 30591 $false
.sym 30592 $false
.sym 30593 $false
.sym 30596 soc.spimemio.xfer.ibuffer[3]
.sym 30597 $false
.sym 30598 $false
.sym 30599 $false
.sym 30602 soc.spimemio.xfer.ibuffer[7]
.sym 30603 $false
.sym 30604 $false
.sym 30605 $false
.sym 30608 soc.spimemio.xfer.ibuffer[4]
.sym 30609 $false
.sym 30610 $false
.sym 30611 $false
.sym 30612 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59140
.sym 30613 clk_16mhz$2$2
.sym 30614 $false
.sym 30615 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[15]
.sym 30616 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[14]
.sym 30617 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[13]
.sym 30618 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[12]
.sym 30619 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[11]
.sym 30620 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[10]
.sym 30621 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[9]
.sym 30622 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[8]
.sym 30689 $abc$72873$new_n8254_
.sym 30690 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 30691 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[1]
.sym 30692 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[1]
.sym 30695 $abc$72873$new_n8254_
.sym 30696 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 30697 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[3]
.sym 30698 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[3]
.sym 30701 $abc$72873$new_n8254_
.sym 30702 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 30703 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[5]
.sym 30704 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[5]
.sym 30707 $abc$72873$new_n8254_
.sym 30708 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 30709 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[6]
.sym 30710 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[6]
.sym 30713 $abc$72873$new_n8254_
.sym 30714 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 30715 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[10]
.sym 30716 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[10]
.sym 30719 soc.cpu.cpuregs.wdata[27]
.sym 30720 $false
.sym 30721 $false
.sym 30722 $false
.sym 30725 $abc$72873$new_n8065_
.sym 30726 $abc$72873$new_n7992_
.sym 30727 soc.cpu.reg_op2[4]
.sym 30728 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][24]_new_
.sym 30731 $false
.sym 30732 $false
.sym 30733 $abc$72873$new_n7892_
.sym 30734 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[8]_new_
.sym 30735 $true
.sym 30736 clk_16mhz$2$2
.sym 30737 $false
.sym 30738 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[7]
.sym 30739 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[6]
.sym 30740 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[5]
.sym 30741 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[4]
.sym 30742 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[3]
.sym 30743 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[2]
.sym 30744 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[1]
.sym 30745 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[0]
.sym 30812 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 30813 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 30814 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[8]
.sym 30815 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[8]
.sym 30818 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 30819 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 30820 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[3]
.sym 30821 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[3]
.sym 30824 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 30825 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 30826 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[7]
.sym 30827 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[7]
.sym 30830 $abc$72873$new_n8254_
.sym 30831 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 30832 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[4]
.sym 30833 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[4]
.sym 30836 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 30837 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 30838 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[1]
.sym 30839 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[1]
.sym 30842 soc.cpu.cpuregs.wdata[17]
.sym 30843 $false
.sym 30844 $false
.sym 30845 $false
.sym 30848 soc.cpu.cpuregs.wdata[21]
.sym 30849 $false
.sym 30850 $false
.sym 30851 $false
.sym 30854 soc.cpu.cpuregs.wdata[24]
.sym 30855 $false
.sym 30856 $false
.sym 30857 $false
.sym 30858 $true
.sym 30859 clk_16mhz$2$2
.sym 30860 $false
.sym 30861 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[15]
.sym 30862 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[14]
.sym 30863 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[13]
.sym 30864 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[12]
.sym 30865 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[11]
.sym 30866 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[10]
.sym 30867 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[9]
.sym 30868 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[8]
.sym 30935 $abc$72873$new_n8254_
.sym 30936 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 30937 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[12]
.sym 30938 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[12]
.sym 30941 $abc$72873$new_n8254_
.sym 30942 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 30943 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[0]
.sym 30944 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[0]
.sym 30947 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 30948 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 30949 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[0]
.sym 30950 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[0]
.sym 30953 $abc$72873$new_n8254_
.sym 30954 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 30955 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[5]
.sym 30956 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[5]
.sym 30959 $abc$72873$new_n8254_
.sym 30960 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 30961 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[2]
.sym 30962 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[2]
.sym 30965 $abc$72873$new_n8254_
.sym 30966 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 30967 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[7]
.sym 30968 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[7]
.sym 30971 $abc$72873$new_n8254_
.sym 30972 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 30973 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[0]
.sym 30974 $abc$72873$auto$memory_bram.cc:926:replace_cell$8445[0]
.sym 30977 soc.cpu.cpuregs_rs1[24]
.sym 30978 $false
.sym 30979 $false
.sym 30980 $false
.sym 30981 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989
.sym 30982 clk_16mhz$2$2
.sym 30983 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 30984 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[7]
.sym 30985 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[6]
.sym 30986 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[5]
.sym 30987 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[4]
.sym 30988 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[3]
.sym 30989 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[2]
.sym 30990 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[1]
.sym 30991 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[0]
.sym 31058 $abc$72873$new_n8254_
.sym 31059 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 31060 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[10]
.sym 31061 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[10]
.sym 31064 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 31065 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 31066 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[11]
.sym 31067 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[11]
.sym 31070 $abc$72873$new_n8254_
.sym 31071 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 31072 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[11]
.sym 31073 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[11]
.sym 31076 $false
.sym 31077 $false
.sym 31078 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 31079 $abc$72873$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 31082 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 31083 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 31084 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[5]
.sym 31085 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[5]
.sym 31088 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 31089 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 31090 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[6]
.sym 31091 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[6]
.sym 31094 $false
.sym 31095 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 31096 $abc$72873$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 31097 soc.cpu.mem_rdata_latched[6]
.sym 31100 $false
.sym 31101 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 31102 $abc$72873$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 31103 soc.cpu.mem_rdata_latched[3]
.sym 31104 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 31105 clk_16mhz$2$2
.sym 31106 $false
.sym 31107 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[15]
.sym 31108 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[14]
.sym 31109 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[13]
.sym 31110 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[12]
.sym 31111 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[11]
.sym 31112 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[10]
.sym 31113 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[9]
.sym 31114 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[8]
.sym 31181 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 31182 soc.cpu.latched_stalu
.sym 31183 soc.cpu.alu_out_q[8]
.sym 31184 soc.cpu.reg_out[8]
.sym 31187 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 31188 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 31189 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[15]
.sym 31190 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[15]
.sym 31193 soc.cpu.mem_rdata_q[30]
.sym 31194 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21380[0]_new_inv_
.sym 31195 soc.cpu.mem_rdata_q[31]
.sym 31196 soc.cpu.mem_rdata_q[29]
.sym 31199 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 31200 soc.cpu.latched_stalu
.sym 31201 soc.cpu.alu_out_q[8]
.sym 31202 soc.cpu.reg_out[8]
.sym 31205 soc.cpu.irq_state[1]
.sym 31206 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[17]_new_
.sym 31207 soc.cpu.reg_next_pc[17]
.sym 31208 soc.cpu.irq_state[0]
.sym 31211 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32047_new_inv_
.sym 31212 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[17]_new_
.sym 31213 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 31214 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[17]
.sym 31217 $false
.sym 31218 $false
.sym 31219 soc.cpu.pcpi_div.quotient[17]
.sym 31220 soc.cpu.pcpi_div.quotient_msk[17]
.sym 31223 $false
.sym 31224 $false
.sym 31225 soc.cpu.pcpi_div.quotient[9]
.sym 31226 soc.cpu.pcpi_div.quotient_msk[9]
.sym 31227 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 31228 clk_16mhz$2$2
.sym 31229 soc.cpu.pcpi_div.start$2
.sym 31230 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[7]
.sym 31231 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[6]
.sym 31232 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[5]
.sym 31233 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[4]
.sym 31234 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[3]
.sym 31235 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[2]
.sym 31236 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[1]
.sym 31237 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[0]
.sym 31304 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 31305 soc.cpu.mem_rdata_q[14]
.sym 31306 soc.cpu.instr_auipc
.sym 31307 soc.cpu.instr_lui
.sym 31310 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 31311 soc.cpu.mem_rdata_q[12]
.sym 31312 soc.cpu.instr_auipc
.sym 31313 soc.cpu.instr_lui
.sym 31316 soc.cpu.mem_rdata_q[25]
.sym 31317 $abc$72873$new_n4877_
.sym 31318 soc.cpu.decoded_imm_uj[5]
.sym 31319 soc.cpu.instr_jal
.sym 31322 $abc$72873$new_n5411_
.sym 31323 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 31324 soc.cpu.instr_jal
.sym 31325 soc.cpu.decoded_imm_uj[16]
.sym 31328 $abc$72873$new_n5417_
.sym 31329 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 31330 soc.cpu.instr_jal
.sym 31331 soc.cpu.decoded_imm_uj[14]
.sym 31334 $abc$72873$new_n5421_
.sym 31335 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 31336 soc.cpu.instr_jal
.sym 31337 soc.cpu.decoded_imm_uj[12]
.sym 31340 soc.cpu.mem_rdata_q[27]
.sym 31341 $abc$72873$new_n4877_
.sym 31342 soc.cpu.decoded_imm_uj[7]
.sym 31343 soc.cpu.instr_jal
.sym 31346 $false
.sym 31347 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28096_new_inv_
.sym 31348 soc.cpu.decoded_imm_uj[1]
.sym 31349 soc.cpu.instr_jal
.sym 31350 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 31351 clk_16mhz$2$2
.sym 31352 $abc$72873$auto$rtlil.cc:1981:NotGate$71779
.sym 31357 soc.memory.rdata[19]
.sym 31427 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 31428 soc.cpu.latched_stalu
.sym 31429 soc.cpu.alu_out_q[12]
.sym 31430 soc.cpu.reg_out[12]
.sym 31433 $false
.sym 31434 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18305_Y_new_inv_
.sym 31435 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[9]
.sym 31436 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 31439 $false
.sym 31440 $false
.sym 31441 $abc$72873$new_n8165_
.sym 31442 $abc$72873$new_n8164_
.sym 31445 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[5]
.sym 31446 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 31447 soc.cpu.irq_state[0]
.sym 31448 soc.cpu.reg_next_pc[5]
.sym 31451 $false
.sym 31452 $abc$72873$new_n6843_
.sym 31453 soc.cpu.reg_next_pc[7]
.sym 31454 $abc$72873$new_n6813_
.sym 31457 $false
.sym 31458 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 31459 soc.cpu.reg_out[5]
.sym 31460 soc.cpu.reg_next_pc[5]
.sym 31463 $false
.sym 31464 $abc$72873$new_n6863_
.sym 31465 soc.cpu.reg_next_pc[12]
.sym 31466 $abc$72873$new_n6813_
.sym 31469 soc.cpu.mem_wdata[9]
.sym 31470 $false
.sym 31471 $false
.sym 31472 $false
.sym 31473 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39212
.sym 31474 clk_16mhz$2$2
.sym 31475 $false
.sym 31480 soc.memory.rdata[18]
.sym 31550 $false
.sym 31551 $abc$72873$new_n6847_
.sym 31552 soc.cpu.reg_next_pc[8]
.sym 31553 $abc$72873$new_n6813_
.sym 31556 $false
.sym 31557 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 31558 soc.cpu.reg_out[13]
.sym 31559 soc.cpu.reg_next_pc[13]
.sym 31562 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 31563 soc.cpu.latched_stalu
.sym 31564 soc.cpu.alu_out_q[13]
.sym 31565 soc.cpu.reg_out[13]
.sym 31568 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32063_new_inv_
.sym 31569 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[13]_new_
.sym 31570 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 31571 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[13]
.sym 31574 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 31575 soc.cpu.latched_stalu
.sym 31576 soc.cpu.alu_out_q[13]
.sym 31577 soc.cpu.reg_out[13]
.sym 31580 soc.cpu.mem_do_rinst
.sym 31581 soc.cpu.mem_do_prefetch
.sym 31582 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[10]
.sym 31583 soc.cpu.reg_op1[12]
.sym 31586 soc.cpu.mem_do_rinst
.sym 31587 soc.cpu.mem_do_prefetch
.sym 31588 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[7]
.sym 31589 soc.cpu.reg_op1[9]
.sym 31592 soc.cpu.mem_do_rinst
.sym 31593 soc.cpu.mem_do_prefetch
.sym 31594 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[26]
.sym 31595 soc.cpu.reg_op1[28]
.sym 31596 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271
.sym 31597 clk_16mhz$2$2
.sym 31598 $false
.sym 31673 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 31674 soc.cpu.latched_stalu
.sym 31675 soc.cpu.alu_out_q[21]
.sym 31676 soc.cpu.reg_out[21]
.sym 31679 soc.cpu.irq_state[1]
.sym 31680 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[21]_new_
.sym 31681 soc.cpu.reg_next_pc[21]
.sym 31682 soc.cpu.irq_state[0]
.sym 31685 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32023_new_inv_
.sym 31686 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[23]_new_
.sym 31687 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 31688 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[23]
.sym 31691 $false
.sym 31692 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18320_Y_new_inv_
.sym 31693 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[24]
.sym 31694 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 31697 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32031_new_inv_
.sym 31698 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[21]_new_
.sym 31699 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 31700 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[21]
.sym 31703 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32035_new_inv_
.sym 31704 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[20]_new_
.sym 31705 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 31706 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[20]
.sym 31709 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 31710 soc.cpu.latched_stalu
.sym 31711 soc.cpu.alu_out_q[20]
.sym 31712 soc.cpu.reg_out[20]
.sym 31715 soc.cpu.mem_do_rinst
.sym 31716 soc.cpu.mem_do_prefetch
.sym 31717 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[14]
.sym 31718 soc.cpu.reg_op1[16]
.sym 31719 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271
.sym 31720 clk_16mhz$2$2
.sym 31721 $false
.sym 31796 soc.cpu.irq_state[1]
.sym 31797 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[31]_new_
.sym 31798 soc.cpu.reg_next_pc[31]
.sym 31799 soc.cpu.irq_state[0]
.sym 31802 $false
.sym 31803 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18326_Y_new_inv_
.sym 31804 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[30]
.sym 31805 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 31808 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31991_new_inv_
.sym 31809 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[31]_new_
.sym 31810 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 31811 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[31]
.sym 31814 $false
.sym 31815 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18321_Y_new_inv_
.sym 31816 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[25]
.sym 31817 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 31820 $false
.sym 31821 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 31822 soc.cpu.reg_out[23]
.sym 31823 soc.cpu.reg_next_pc[23]
.sym 31826 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32011_new_inv_
.sym 31827 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[26]_new_
.sym 31828 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 31829 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[26]
.sym 31832 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 31833 soc.cpu.mem_rdata_q[25]
.sym 31834 soc.cpu.instr_auipc
.sym 31835 soc.cpu.instr_lui
.sym 31838 $abc$72873$new_n5427_
.sym 31839 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 31840 soc.cpu.instr_jal
.sym 31841 soc.cpu.decoded_imm_uj[25]
.sym 31842 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 31843 clk_16mhz$2$2
.sym 31844 $abc$72873$auto$rtlil.cc:1981:NotGate$71779
.sym 31919 $false
.sym 31920 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 31921 soc.cpu.reg_out[28]
.sym 31922 soc.cpu.reg_next_pc[28]
.sym 31925 soc.cpu.mem_rdata_q[31]
.sym 31926 $abc$72873$new_n4877_
.sym 31927 soc.cpu.instr_auipc
.sym 31928 soc.cpu.instr_lui
.sym 31931 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 31932 soc.cpu.mem_rdata_q[22]
.sym 31933 soc.cpu.instr_auipc
.sym 31934 soc.cpu.instr_lui
.sym 31937 $abc$72873$new_n5391_
.sym 31938 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 31939 soc.cpu.instr_jal
.sym 31940 soc.cpu.decoded_imm_uj[22]
.sym 31943 $false
.sym 31944 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28075_new_inv_
.sym 31945 soc.cpu.decoded_imm_uj[4]
.sym 31946 soc.cpu.instr_jal
.sym 31949 $false
.sym 31950 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28152_new_
.sym 31951 soc.cpu.decoded_imm_uj[31]
.sym 31952 soc.cpu.instr_jal
.sym 31955 $false
.sym 31956 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28089_new_inv_
.sym 31957 soc.cpu.decoded_imm_uj[2]
.sym 31958 soc.cpu.instr_jal
.sym 31961 $abc$72873$new_n5395_
.sym 31962 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 31963 soc.cpu.instr_jal
.sym 31964 soc.cpu.decoded_imm_uj[20]
.sym 31965 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 31966 clk_16mhz$2$2
.sym 31967 $abc$72873$auto$rtlil.cc:1981:NotGate$71779
.sym 32042 $false
.sym 32043 $abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 32044 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32045 soc.cpu.is_sb_sh_sw
.sym 32048 $false
.sym 32049 soc.cpu.mem_rdata_q[31]
.sym 32050 soc.cpu.is_sb_sh_sw
.sym 32051 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32054 $abc$72873$new_n5425_
.sym 32055 soc.cpu.mem_rdata_q[31]
.sym 32056 $abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 32057 soc.cpu.is_sb_sh_sw
.sym 32060 $abc$72873$new_n5393_
.sym 32061 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 32062 soc.cpu.instr_jal
.sym 32063 soc.cpu.decoded_imm_uj[21]
.sym 32066 soc.cpu.mem_rdata_q[29]
.sym 32067 $abc$72873$new_n4877_
.sym 32068 soc.cpu.decoded_imm_uj[9]
.sym 32069 soc.cpu.instr_jal
.sym 32072 $abc$72873$new_n5388_
.sym 32073 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 32074 soc.cpu.instr_jal
.sym 32075 soc.cpu.decoded_imm_uj[23]
.sym 32078 soc.cpu.mem_rdata_q[30]
.sym 32079 $abc$72873$new_n4877_
.sym 32080 soc.cpu.decoded_imm_uj[10]
.sym 32081 soc.cpu.instr_jal
.sym 32084 $abc$72873$new_n5423_
.sym 32085 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 32086 soc.cpu.instr_jal
.sym 32087 soc.cpu.decoded_imm_uj[26]
.sym 32088 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 32089 clk_16mhz$2$2
.sym 32090 $abc$72873$auto$rtlil.cc:1981:NotGate$71779
.sym 32165 $false
.sym 32166 $abc$72873$new_n6927_
.sym 32167 soc.cpu.reg_next_pc[28]
.sym 32168 $abc$72873$new_n6813_
.sym 32171 $false
.sym 32172 $abc$72873$new_n6835_
.sym 32173 soc.cpu.reg_next_pc[5]
.sym 32174 $abc$72873$new_n6813_
.sym 32177 $false
.sym 32178 $abc$72873$new_n6867_
.sym 32179 soc.cpu.reg_next_pc[13]
.sym 32180 $abc$72873$new_n6813_
.sym 32183 soc.cpu.decoded_imm_uj[11]
.sym 32184 soc.cpu.instr_jal
.sym 32185 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32186 soc.cpu.mem_rdata_q[7]
.sym 32189 $false
.sym 32190 $abc$72873$new_n6837_
.sym 32191 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[5]
.sym 32192 $abc$72873$new_n6821_
.sym 32195 $false
.sym 32196 $abc$72873$new_n6849_
.sym 32197 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[8]
.sym 32198 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 32201 $false
.sym 32202 $abc$72873$new_n6869_
.sym 32203 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[13]
.sym 32204 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 32207 $false
.sym 32208 $abc$72873$new_n6841_
.sym 32209 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[6]
.sym 32210 $abc$72873$new_n6821_
.sym 32211 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 32212 clk_16mhz$2$2
.sym 32213 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 32288 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[10]
.sym 32289 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 32290 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[9]
.sym 32291 $abc$72873$new_n6819_
.sym 32294 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[12]
.sym 32295 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 32296 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[11]
.sym 32297 $abc$72873$new_n6819_
.sym 32300 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[17]
.sym 32301 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 32302 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[16]
.sym 32303 $abc$72873$new_n6819_
.sym 32306 $false
.sym 32307 $abc$72873$new_n6865_
.sym 32308 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[12]
.sym 32309 $abc$72873$new_n6821_
.sym 32312 $false
.sym 32313 $abc$72873$new_n6857_
.sym 32314 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[10]
.sym 32315 $abc$72873$new_n6821_
.sym 32318 $false
.sym 32319 $abc$72873$new_n6881_
.sym 32320 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[16]
.sym 32321 $abc$72873$new_n6821_
.sym 32324 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[22]
.sym 32325 $false
.sym 32326 $false
.sym 32327 $false
.sym 32330 $false
.sym 32331 $abc$72873$new_n6853_
.sym 32332 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[9]
.sym 32333 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 32334 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 32335 clk_16mhz$2$2
.sym 32336 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 32411 $false
.sym 32412 $false
.sym 32413 $false
.sym 32414 pwm_connectorIF[29]
.sym 32417 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[25]
.sym 32418 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 32419 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[24]
.sym 32420 $abc$72873$new_n6819_
.sym 32423 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[28]
.sym 32424 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 32425 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[27]
.sym 32426 $abc$72873$new_n6819_
.sym 32429 $false
.sym 32430 $abc$72873$new_n6917_
.sym 32431 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[25]
.sym 32432 $abc$72873$new_n6821_
.sym 32435 $false
.sym 32436 $abc$72873$new_n6909_
.sym 32437 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[23]
.sym 32438 $abc$72873$new_n6821_
.sym 32441 $false
.sym 32442 $abc$72873$new_n6929_
.sym 32443 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[28]
.sym 32444 $abc$72873$new_n6821_
.sym 32447 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[19]
.sym 32448 $false
.sym 32449 $false
.sym 32450 $false
.sym 32453 $false
.sym 32454 $abc$72873$new_n6897_
.sym 32455 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[20]
.sym 32456 $abc$72873$new_n6821_
.sym 32457 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 32458 clk_16mhz$2$2
.sym 32459 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 32540 $false
.sym 32541 $abc$72873$new_n6921_
.sym 32542 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[26]
.sym 32543 $abc$72873$new_n6821_
.sym 32576 $false
.sym 32577 $abc$72873$new_n6925_
.sym 32578 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[27]
.sym 32579 $abc$72873$new_n6821_
.sym 32580 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 32581 clk_16mhz$2$2
.sym 32582 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 32683 soc.cpu.pcpi_mul.rdx[2]
.sym 32684 soc.cpu.pcpi_mul.rs2[42]
.sym 32685 soc.cpu.pcpi_mul.rs2[43]
.sym 32686 soc.cpu.pcpi_mul.rdx[47]
.sym 32687 soc.cpu.pcpi_mul.rs2[41]
.sym 32689 soc.cpu.pcpi_mul.rdx[43]
.sym 32759 $abc$72873$auto$maccmap.cc:111:fulladd$25983[1]
.sym 32760 $abc$72873$auto$maccmap.cc:112:fulladd$14274[0]
.sym 32761 $abc$72873$auto$maccmap.cc:112:fulladd$25984[3]
.sym 32762 $abc$72873$auto$maccmap.cc:112:fulladd$14274[1]
.sym 32763 $abc$72873$auto$maccmap.cc:111:fulladd$25983[2]
.sym 32764 $abc$72873$auto$maccmap.cc:111:fulladd$25983[3]
.sym 32765 $abc$72873$auto$maccmap.cc:112:fulladd$25984[1]
.sym 32766 soc.cpu.pcpi_mul.rs2[44]
.sym 32898 soc.cpu.pcpi_mul.rd[42]
.sym 32899 soc.cpu.pcpi_mul.rd[43]
.sym 32900 soc.cpu.pcpi_mul.rdx[44]
.sym 32901 soc.cpu.pcpi_mul.rd[41]
.sym 32902 soc.cpu.pcpi_mul.rd[44]
.sym 32903 soc.cpu.pcpi_mul.rd[0]
.sym 32904 soc.cpu.pcpi_mul.rd[28]
.sym 32999 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45422
.sym 33000 $abc$72873$auto$maccmap.cc:112:fulladd$25999[0]
.sym 33001 soc.cpu.pcpi_mul.pcpi_rd[25]
.sym 33002 soc.cpu.pcpi_mul.pcpi_rd[14]
.sym 33003 soc.cpu.pcpi_mul.pcpi_rd[12]
.sym 33004 soc.cpu.pcpi_mul.pcpi_rd[26]
.sym 33005 soc.cpu.pcpi_mul.pcpi_rd[27]
.sym 33006 soc.cpu.pcpi_mul.pcpi_rd[1]
.sym 33101 $abc$72873$auto$maccmap.cc:111:fulladd$25990[2]
.sym 33102 $abc$72873$auto$alumacc.cc:474:replace_alu$7508.BB[14]
.sym 33103 $abc$72873$auto$maccmap.cc:111:fulladd$26020[2]
.sym 33104 $abc$72873$auto$maccmap.cc:112:fulladd$26021[2]
.sym 33105 $abc$72873$auto$maccmap.cc:112:fulladd$26021[0]
.sym 33106 soc.cpu.pcpi_mul.rdx[6]
.sym 33107 soc.cpu.pcpi_mul.rdx[10]
.sym 33108 soc.cpu.pcpi_mul.rs2[5]
.sym 33204 soc.cpu.pcpi_mul.rd[10]
.sym 33205 soc.cpu.pcpi_mul.rd[11]
.sym 33206 soc.cpu.pcpi_mul.rdx[12]
.sym 33207 soc.cpu.pcpi_mul.rd[9]
.sym 33210 soc.cpu.pcpi_mul.rd[12]
.sym 33211 $undef
.sym 33212 $undef
.sym 33213 $undef
.sym 33214 $undef
.sym 33215 $undef
.sym 33216 $undef
.sym 33217 $undef
.sym 33218 $undef
.sym 33219 soc.cpu.mem_addr[2]
.sym 33220 soc.cpu.mem_addr[3]
.sym 33221 soc.cpu.mem_addr[12]
.sym 33222 soc.cpu.mem_addr[4]
.sym 33223 soc.cpu.mem_addr[5]
.sym 33224 soc.cpu.mem_addr[6]
.sym 33225 soc.cpu.mem_addr[7]
.sym 33226 soc.cpu.mem_addr[8]
.sym 33227 soc.cpu.mem_addr[9]
.sym 33228 soc.cpu.mem_addr[10]
.sym 33229 soc.cpu.mem_addr[11]
.sym 33230 clk_16mhz$2$2
.sym 33231 $true
.sym 33232 $true$2
.sym 33233 $undef
.sym 33234 soc.cpu.mem_wdata[5]
.sym 33235 $undef
.sym 33236 $undef
.sym 33237 $undef
.sym 33238 $undef
.sym 33239 $undef
.sym 33240 $undef
.sym 33305 $abc$72873$auto$maccmap.cc:112:fulladd$26046[1]
.sym 33306 $abc$72873$auto$maccmap.cc:112:fulladd$25991[2]
.sym 33307 $abc$72873$new_n7855_
.sym 33308 $abc$72873$auto$maccmap.cc:111:fulladd$26045[1]
.sym 33309 soc.cpu.pcpi_mul.pcpi_rd[15]
.sym 33310 soc.cpu.pcpi_mul.pcpi_rd[10]
.sym 33311 soc.cpu.pcpi_mul.pcpi_rd[11]
.sym 33312 soc.cpu.pcpi_mul.pcpi_rd[9]
.sym 33313 $undef
.sym 33314 $undef
.sym 33315 $undef
.sym 33316 $undef
.sym 33317 $undef
.sym 33318 $undef
.sym 33319 $undef
.sym 33320 $undef
.sym 33321 soc.cpu.mem_addr[2]
.sym 33322 soc.cpu.mem_addr[3]
.sym 33323 soc.cpu.mem_addr[12]
.sym 33324 soc.cpu.mem_addr[4]
.sym 33325 soc.cpu.mem_addr[5]
.sym 33326 soc.cpu.mem_addr[6]
.sym 33327 soc.cpu.mem_addr[7]
.sym 33328 soc.cpu.mem_addr[8]
.sym 33329 soc.cpu.mem_addr[9]
.sym 33330 soc.cpu.mem_addr[10]
.sym 33331 soc.cpu.mem_addr[11]
.sym 33332 clk_16mhz$2$2
.sym 33333 soc.memory.wen[0]
.sym 33334 $undef
.sym 33335 $undef
.sym 33336 $undef
.sym 33337 soc.cpu.mem_wdata[4]
.sym 33338 $undef
.sym 33339 $undef
.sym 33340 $undef
.sym 33341 $undef
.sym 33342 $true$2
.sym 33407 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[14]
.sym 33409 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][5]_new_inv_
.sym 33410 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[0]
.sym 33412 pwm_connectorIB[6]
.sym 33415 $undef
.sym 33416 $undef
.sym 33417 $undef
.sym 33418 $undef
.sym 33419 $undef
.sym 33420 $undef
.sym 33421 $undef
.sym 33422 $undef
.sym 33423 soc.cpu.mem_addr[2]
.sym 33424 soc.cpu.mem_addr[3]
.sym 33425 soc.cpu.mem_addr[12]
.sym 33426 soc.cpu.mem_addr[4]
.sym 33427 soc.cpu.mem_addr[5]
.sym 33428 soc.cpu.mem_addr[6]
.sym 33429 soc.cpu.mem_addr[7]
.sym 33430 soc.cpu.mem_addr[8]
.sym 33431 soc.cpu.mem_addr[9]
.sym 33432 soc.cpu.mem_addr[10]
.sym 33433 soc.cpu.mem_addr[11]
.sym 33434 clk_16mhz$2$2
.sym 33435 $true
.sym 33436 $true$2
.sym 33437 $undef
.sym 33438 soc.cpu.mem_wdata[3]
.sym 33439 $undef
.sym 33440 $undef
.sym 33441 $undef
.sym 33442 $undef
.sym 33443 $undef
.sym 33444 $undef
.sym 33509 $abc$72873$new_n7728_
.sym 33510 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[0]
.sym 33511 pwm_connectorIB[30]
.sym 33512 pwm_connectorIB[26]
.sym 33513 pwm_connectorIB[24]
.sym 33514 pwm_connectorIB[28]
.sym 33515 pwm_connectorIB[31]
.sym 33516 pwm_connectorIB[27]
.sym 33517 $undef
.sym 33518 $undef
.sym 33519 $undef
.sym 33520 $undef
.sym 33521 $undef
.sym 33522 $undef
.sym 33523 $undef
.sym 33524 $undef
.sym 33525 soc.cpu.mem_addr[2]
.sym 33526 soc.cpu.mem_addr[3]
.sym 33527 soc.cpu.mem_addr[12]
.sym 33528 soc.cpu.mem_addr[4]
.sym 33529 soc.cpu.mem_addr[5]
.sym 33530 soc.cpu.mem_addr[6]
.sym 33531 soc.cpu.mem_addr[7]
.sym 33532 soc.cpu.mem_addr[8]
.sym 33533 soc.cpu.mem_addr[9]
.sym 33534 soc.cpu.mem_addr[10]
.sym 33535 soc.cpu.mem_addr[11]
.sym 33536 clk_16mhz$2$2
.sym 33537 soc.memory.wen[0]
.sym 33538 $undef
.sym 33539 $undef
.sym 33540 $undef
.sym 33541 soc.cpu.mem_wdata[2]
.sym 33542 $undef
.sym 33543 $undef
.sym 33544 $undef
.sym 33545 $undef
.sym 33546 $true$2
.sym 33611 $abc$72873$new_n4944_
.sym 33612 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 33613 soc.cpu.mem_la_wdata[10]
.sym 33614 soc.cpu.mem_la_wdata[12]
.sym 33615 soc.cpu.mem_wdata[12]
.sym 33616 soc.cpu.mem_wdata[28]
.sym 33617 soc.cpu.mem_wdata[26]
.sym 33618 soc.cpu.mem_wdata[10]
.sym 33619 $undef
.sym 33620 $undef
.sym 33621 $undef
.sym 33622 $undef
.sym 33623 $undef
.sym 33624 $undef
.sym 33625 $undef
.sym 33626 $undef
.sym 33627 soc.cpu.mem_addr[2]
.sym 33628 soc.cpu.mem_addr[3]
.sym 33629 soc.cpu.mem_addr[12]
.sym 33630 soc.cpu.mem_addr[4]
.sym 33631 soc.cpu.mem_addr[5]
.sym 33632 soc.cpu.mem_addr[6]
.sym 33633 soc.cpu.mem_addr[7]
.sym 33634 soc.cpu.mem_addr[8]
.sym 33635 soc.cpu.mem_addr[9]
.sym 33636 soc.cpu.mem_addr[10]
.sym 33637 soc.cpu.mem_addr[11]
.sym 33638 clk_16mhz$2$2
.sym 33639 $true
.sym 33640 $true$2
.sym 33641 $undef
.sym 33642 soc.cpu.mem_wdata[1]
.sym 33643 $undef
.sym 33644 $undef
.sym 33645 $undef
.sym 33646 $undef
.sym 33647 $undef
.sym 33648 $undef
.sym 33713 $abc$72873$new_n8105_
.sym 33714 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[17]
.sym 33715 $abc$72873$new_n7943_
.sym 33716 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 33717 $abc$72873$new_n7937_
.sym 33718 $abc$72873$new_n8110_
.sym 33719 soc.cpu.instr_or
.sym 33720 soc.cpu.instr_and
.sym 33721 $undef
.sym 33722 $undef
.sym 33723 $undef
.sym 33724 $undef
.sym 33725 $undef
.sym 33726 $undef
.sym 33727 $undef
.sym 33728 $undef
.sym 33729 soc.cpu.mem_addr[2]
.sym 33730 soc.cpu.mem_addr[3]
.sym 33731 soc.cpu.mem_addr[12]
.sym 33732 soc.cpu.mem_addr[4]
.sym 33733 soc.cpu.mem_addr[5]
.sym 33734 soc.cpu.mem_addr[6]
.sym 33735 soc.cpu.mem_addr[7]
.sym 33736 soc.cpu.mem_addr[8]
.sym 33737 soc.cpu.mem_addr[9]
.sym 33738 soc.cpu.mem_addr[10]
.sym 33739 soc.cpu.mem_addr[11]
.sym 33740 clk_16mhz$2$2
.sym 33741 soc.memory.wen[0]
.sym 33742 $undef
.sym 33743 $undef
.sym 33744 $undef
.sym 33745 soc.cpu.mem_wdata[0]
.sym 33746 $undef
.sym 33747 $undef
.sym 33748 $undef
.sym 33749 $undef
.sym 33750 $true$2
.sym 33815 $abc$72873$new_n4937_
.sym 33816 $abc$72873$new_n4949_
.sym 33817 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 33818 $abc$72873$auto$simplemap.cc:168:logic_reduce$21822_new_inv_
.sym 33819 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31559[1]_new_inv_
.sym 33820 $abc$72873$new_n8072_
.sym 33821 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31543[1]_new_inv_
.sym 33822 soc.cpu.instr_srli
.sym 33823 $undef
.sym 33824 $undef
.sym 33825 $undef
.sym 33826 $undef
.sym 33827 $undef
.sym 33828 $undef
.sym 33829 $undef
.sym 33830 $undef
.sym 33831 soc.cpu.mem_addr[2]
.sym 33832 soc.cpu.mem_addr[3]
.sym 33833 soc.cpu.mem_addr[12]
.sym 33834 soc.cpu.mem_addr[4]
.sym 33835 soc.cpu.mem_addr[5]
.sym 33836 soc.cpu.mem_addr[6]
.sym 33837 soc.cpu.mem_addr[7]
.sym 33838 soc.cpu.mem_addr[8]
.sym 33839 soc.cpu.mem_addr[9]
.sym 33840 soc.cpu.mem_addr[10]
.sym 33841 soc.cpu.mem_addr[11]
.sym 33842 clk_16mhz$2$2
.sym 33843 $true
.sym 33844 $true$2
.sym 33845 $undef
.sym 33846 soc.cpu.mem_wdata[7]
.sym 33847 $undef
.sym 33848 $undef
.sym 33849 $undef
.sym 33850 $undef
.sym 33851 $undef
.sym 33852 $undef
.sym 33917 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31687[1]_new_inv_
.sym 33918 $abc$72873$new_n7727_
.sym 33919 $abc$72873$new_n7874_
.sym 33920 $abc$72873$new_n8031_
.sym 33921 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[8]_new_
.sym 33922 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[0]_new_
.sym 33923 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31591[1]_new_inv_
.sym 33924 $abc$72873$new_n8026_
.sym 33925 $undef
.sym 33926 $undef
.sym 33927 $undef
.sym 33928 $undef
.sym 33929 $undef
.sym 33930 $undef
.sym 33931 $undef
.sym 33932 $undef
.sym 33933 soc.cpu.mem_addr[2]
.sym 33934 soc.cpu.mem_addr[3]
.sym 33935 soc.cpu.mem_addr[12]
.sym 33936 soc.cpu.mem_addr[4]
.sym 33937 soc.cpu.mem_addr[5]
.sym 33938 soc.cpu.mem_addr[6]
.sym 33939 soc.cpu.mem_addr[7]
.sym 33940 soc.cpu.mem_addr[8]
.sym 33941 soc.cpu.mem_addr[9]
.sym 33942 soc.cpu.mem_addr[10]
.sym 33943 soc.cpu.mem_addr[11]
.sym 33944 clk_16mhz$2$2
.sym 33945 soc.memory.wen[0]
.sym 33946 $undef
.sym 33947 $undef
.sym 33948 $undef
.sym 33949 soc.cpu.mem_wdata[6]
.sym 33950 $undef
.sym 33951 $undef
.sym 33952 $undef
.sym 33953 $undef
.sym 33954 $true$2
.sym 34019 $abc$72873$new_n9521_
.sym 34020 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31679[1]_new_inv_
.sym 34021 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[11]_new_
.sym 34022 $abc$72873$new_n7909_
.sym 34024 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31751[1]_new_inv_
.sym 34025 $abc$72873$new_n7738_
.sym 34026 soc.cpu.mem_wdata[7]
.sym 34027 $undef
.sym 34028 $undef
.sym 34029 $undef
.sym 34030 $undef
.sym 34031 $undef
.sym 34032 $undef
.sym 34033 $undef
.sym 34034 $undef
.sym 34035 soc.cpu.mem_addr[2]
.sym 34036 soc.cpu.mem_addr[3]
.sym 34037 soc.cpu.mem_addr[12]
.sym 34038 soc.cpu.mem_addr[4]
.sym 34039 soc.cpu.mem_addr[5]
.sym 34040 soc.cpu.mem_addr[6]
.sym 34041 soc.cpu.mem_addr[7]
.sym 34042 soc.cpu.mem_addr[8]
.sym 34043 soc.cpu.mem_addr[9]
.sym 34044 soc.cpu.mem_addr[10]
.sym 34045 soc.cpu.mem_addr[11]
.sym 34046 clk_16mhz$2$2
.sym 34047 $true
.sym 34048 $true$2
.sym 34049 $undef
.sym 34050 soc.cpu.mem_wdata[17]
.sym 34051 $undef
.sym 34052 $undef
.sym 34053 $undef
.sym 34054 $undef
.sym 34055 $undef
.sym 34056 $undef
.sym 34122 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[3]_new_inv_
.sym 34123 $abc$72873$new_n8025_
.sym 34124 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[31]_new_
.sym 34125 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[37]_new_inv_
.sym 34126 $abc$72873$new_n8012_
.sym 34127 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[53]_new_inv_
.sym 34128 soc.cpu.mem_wdata[16]
.sym 34129 $undef
.sym 34130 $undef
.sym 34131 $undef
.sym 34132 $undef
.sym 34133 $undef
.sym 34134 $undef
.sym 34135 $undef
.sym 34136 $undef
.sym 34137 soc.cpu.mem_addr[2]
.sym 34138 soc.cpu.mem_addr[3]
.sym 34139 soc.cpu.mem_addr[12]
.sym 34140 soc.cpu.mem_addr[4]
.sym 34141 soc.cpu.mem_addr[5]
.sym 34142 soc.cpu.mem_addr[6]
.sym 34143 soc.cpu.mem_addr[7]
.sym 34144 soc.cpu.mem_addr[8]
.sym 34145 soc.cpu.mem_addr[9]
.sym 34146 soc.cpu.mem_addr[10]
.sym 34147 soc.cpu.mem_addr[11]
.sym 34148 clk_16mhz$2$2
.sym 34149 soc.memory.wen[2]
.sym 34150 $undef
.sym 34151 $undef
.sym 34152 $undef
.sym 34153 soc.cpu.mem_wdata[16]
.sym 34154 $undef
.sym 34155 $undef
.sym 34156 $undef
.sym 34157 $undef
.sym 34158 $true$2
.sym 34223 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1089_Y_new_
.sym 34224 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[2]_new_inv_
.sym 34225 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$24793[0]_new_inv_
.sym 34226 soc.cpu.alu_out_q[28]
.sym 34227 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[9]
.sym 34228 soc.cpu.alu_out_q[20]
.sym 34229 soc.cpu.alu_out_q[3]
.sym 34230 soc.cpu.alu_out_q[12]
.sym 34231 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34232 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34233 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34234 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34235 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34236 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34237 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34238 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34239 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.sym 34240 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.sym 34241 $false
.sym 34242 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.sym 34243 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.sym 34244 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.sym 34245 $false
.sym 34246 $false
.sym 34247 $false
.sym 34248 $false
.sym 34249 $false
.sym 34250 clk_16mhz$2$2
.sym 34251 $true
.sym 34252 $true$2
.sym 34253 soc.cpu.cpuregs.wdata[26]
.sym 34254 soc.cpu.cpuregs.wdata[27]
.sym 34255 soc.cpu.cpuregs.wdata[28]
.sym 34256 soc.cpu.cpuregs.wdata[29]
.sym 34257 soc.cpu.cpuregs.wdata[30]
.sym 34258 soc.cpu.cpuregs.wdata[31]
.sym 34259 soc.cpu.cpuregs.wdata[24]
.sym 34260 soc.cpu.cpuregs.wdata[25]
.sym 34325 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[8]_new_
.sym 34326 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34327 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[40]_new_inv_
.sym 34328 soc.spimemio.rdata[16]
.sym 34329 soc.spimemio.rdata[20]
.sym 34330 soc.spimemio.rdata[1]
.sym 34331 soc.spimemio.rdata[5]
.sym 34332 soc.spimemio.rdata[2]
.sym 34333 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34334 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34335 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34336 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34337 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34338 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34339 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34340 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34341 soc.cpu.latched_rd[0]
.sym 34342 soc.cpu.latched_rd[1]
.sym 34343 $false
.sym 34344 soc.cpu.latched_rd[2]
.sym 34345 soc.cpu.latched_rd[3]
.sym 34346 soc.cpu.latched_rd[4]
.sym 34347 $false
.sym 34348 $false
.sym 34349 $false
.sym 34350 $false
.sym 34351 $false
.sym 34352 clk_16mhz$2$2
.sym 34353 soc.cpu.cpuregs.wen
.sym 34354 soc.cpu.cpuregs.wdata[16]
.sym 34355 soc.cpu.cpuregs.wdata[17]
.sym 34356 soc.cpu.cpuregs.wdata[18]
.sym 34357 soc.cpu.cpuregs.wdata[19]
.sym 34358 soc.cpu.cpuregs.wdata[20]
.sym 34359 soc.cpu.cpuregs.wdata[21]
.sym 34360 soc.cpu.cpuregs.wdata[22]
.sym 34361 soc.cpu.cpuregs.wdata[23]
.sym 34362 $true$2
.sym 34427 soc.cpu.cpuregs_rs1[21]
.sym 34428 soc.cpu.cpuregs_rs1[20]
.sym 34429 soc.cpu.cpuregs_rs1[29]
.sym 34430 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[7]
.sym 34431 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[3]
.sym 34432 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[4]
.sym 34433 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[10]
.sym 34434 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[13]
.sym 34435 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34436 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34437 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34438 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34439 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34440 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34441 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34442 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34443 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.sym 34444 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.sym 34445 $false
.sym 34446 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.sym 34447 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.sym 34448 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.sym 34449 $false
.sym 34450 $false
.sym 34451 $false
.sym 34452 $false
.sym 34453 $false
.sym 34454 clk_16mhz$2$2
.sym 34455 $true
.sym 34456 $true$2
.sym 34457 soc.cpu.cpuregs.wdata[26]
.sym 34458 soc.cpu.cpuregs.wdata[27]
.sym 34459 soc.cpu.cpuregs.wdata[28]
.sym 34460 soc.cpu.cpuregs.wdata[29]
.sym 34461 soc.cpu.cpuregs.wdata[30]
.sym 34462 soc.cpu.cpuregs.wdata[31]
.sym 34463 soc.cpu.cpuregs.wdata[24]
.sym 34464 soc.cpu.cpuregs.wdata[25]
.sym 34529 $abc$72873$new_n8259_
.sym 34530 soc.cpu.cpuregs_rs1[12]
.sym 34531 $abc$72873$new_n8268_
.sym 34532 soc.cpu.cpuregs_rs1[18]
.sym 34533 soc.cpu.reg_op1[3]
.sym 34534 soc.cpu.reg_op1[15]
.sym 34535 soc.cpu.reg_op1[8]
.sym 34536 soc.cpu.reg_op1[2]
.sym 34537 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34538 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34539 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34540 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34541 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34542 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34543 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34544 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34545 soc.cpu.latched_rd[0]
.sym 34546 soc.cpu.latched_rd[1]
.sym 34547 $false
.sym 34548 soc.cpu.latched_rd[2]
.sym 34549 soc.cpu.latched_rd[3]
.sym 34550 soc.cpu.latched_rd[4]
.sym 34551 $false
.sym 34552 $false
.sym 34553 $false
.sym 34554 $false
.sym 34555 $false
.sym 34556 clk_16mhz$2$2
.sym 34557 soc.cpu.cpuregs.wen
.sym 34558 soc.cpu.cpuregs.wdata[16]
.sym 34559 soc.cpu.cpuregs.wdata[17]
.sym 34560 soc.cpu.cpuregs.wdata[18]
.sym 34561 soc.cpu.cpuregs.wdata[19]
.sym 34562 soc.cpu.cpuregs.wdata[20]
.sym 34563 soc.cpu.cpuregs.wdata[21]
.sym 34564 soc.cpu.cpuregs.wdata[22]
.sym 34565 soc.cpu.cpuregs.wdata[23]
.sym 34566 $true$2
.sym 34631 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[15]
.sym 34632 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[4]
.sym 34633 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[12]
.sym 34634 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[6]
.sym 34635 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[1]
.sym 34636 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[10]
.sym 34637 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[11]
.sym 34638 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[5]
.sym 34639 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34640 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34641 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34642 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34643 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34644 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34645 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34646 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34647 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.sym 34648 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.sym 34649 $false
.sym 34650 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.sym 34651 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.sym 34652 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.sym 34653 $false
.sym 34654 $false
.sym 34655 $false
.sym 34656 $false
.sym 34657 $false
.sym 34658 clk_16mhz$2$2
.sym 34659 $true
.sym 34660 $true$2
.sym 34661 soc.cpu.cpuregs.wdata[10]
.sym 34662 soc.cpu.cpuregs.wdata[11]
.sym 34663 soc.cpu.cpuregs.wdata[12]
.sym 34664 soc.cpu.cpuregs.wdata[13]
.sym 34665 soc.cpu.cpuregs.wdata[14]
.sym 34666 soc.cpu.cpuregs.wdata[15]
.sym 34667 soc.cpu.cpuregs.wdata[8]
.sym 34668 soc.cpu.cpuregs.wdata[9]
.sym 34733 soc.cpu.next_pc[17]
.sym 34734 soc.cpu.cpuregs_rs1[10]
.sym 34735 soc.cpu.cpuregs_rs1[4]
.sym 34736 soc.cpu.cpuregs_rs1[1]
.sym 34737 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[17]_new_
.sym 34738 soc.cpu.mem_addr[20]
.sym 34739 soc.cpu.mem_addr[0]
.sym 34740 soc.cpu.mem_addr[18]
.sym 34741 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34742 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34743 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34744 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34745 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34746 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34747 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34748 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34749 soc.cpu.latched_rd[0]
.sym 34750 soc.cpu.latched_rd[1]
.sym 34751 $false
.sym 34752 soc.cpu.latched_rd[2]
.sym 34753 soc.cpu.latched_rd[3]
.sym 34754 soc.cpu.latched_rd[4]
.sym 34755 $false
.sym 34756 $false
.sym 34757 $false
.sym 34758 $false
.sym 34759 $false
.sym 34760 clk_16mhz$2$2
.sym 34761 soc.cpu.cpuregs.wen
.sym 34762 soc.cpu.cpuregs.wdata[0]
.sym 34763 soc.cpu.cpuregs.wdata[1]
.sym 34764 soc.cpu.cpuregs.wdata[2]
.sym 34765 soc.cpu.cpuregs.wdata[3]
.sym 34766 soc.cpu.cpuregs.wdata[4]
.sym 34767 soc.cpu.cpuregs.wdata[5]
.sym 34768 soc.cpu.cpuregs.wdata[6]
.sym 34769 soc.cpu.cpuregs.wdata[7]
.sym 34770 $true$2
.sym 34835 $abc$72873$new_n6843_
.sym 34836 soc.cpu.next_pc[8]
.sym 34837 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[7]_new_
.sym 34838 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32103_new_inv_
.sym 34839 soc.cpu.next_pc[7]
.sym 34840 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32083_new_inv_
.sym 34841 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[3]_new_
.sym 34842 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 34843 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34844 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34845 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34846 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34847 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34848 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34849 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34850 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34851 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.sym 34852 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.sym 34853 $false
.sym 34854 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.sym 34855 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.sym 34856 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.sym 34857 $false
.sym 34858 $false
.sym 34859 $false
.sym 34860 $false
.sym 34861 $false
.sym 34862 clk_16mhz$2$2
.sym 34863 $true
.sym 34864 $true$2
.sym 34865 soc.cpu.cpuregs.wdata[10]
.sym 34866 soc.cpu.cpuregs.wdata[11]
.sym 34867 soc.cpu.cpuregs.wdata[12]
.sym 34868 soc.cpu.cpuregs.wdata[13]
.sym 34869 soc.cpu.cpuregs.wdata[14]
.sym 34870 soc.cpu.cpuregs.wdata[15]
.sym 34871 soc.cpu.cpuregs.wdata[8]
.sym 34872 soc.cpu.cpuregs.wdata[9]
.sym 34937 soc.cpu.next_pc[12]
.sym 34938 $abc$72873$new_n6827_
.sym 34939 soc.cpu.cpuregs.wdata[12]
.sym 34940 soc.cpu.next_pc[3]
.sym 34941 $abc$72873$auto$alumacc.cc:474:replace_alu$7646.BB[1]
.sym 34942 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32067_new_inv_
.sym 34943 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[12]_new_
.sym 34944 soc.cpu.mem_addr[24]
.sym 34945 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34946 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34947 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34948 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34949 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34950 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34951 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34952 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8588
.sym 34953 soc.cpu.latched_rd[0]
.sym 34954 soc.cpu.latched_rd[1]
.sym 34955 $false
.sym 34956 soc.cpu.latched_rd[2]
.sym 34957 soc.cpu.latched_rd[3]
.sym 34958 soc.cpu.latched_rd[4]
.sym 34959 $false
.sym 34960 $false
.sym 34961 $false
.sym 34962 $false
.sym 34963 $false
.sym 34964 clk_16mhz$2$2
.sym 34965 soc.cpu.cpuregs.wen
.sym 34966 soc.cpu.cpuregs.wdata[0]
.sym 34967 soc.cpu.cpuregs.wdata[1]
.sym 34968 soc.cpu.cpuregs.wdata[2]
.sym 34969 soc.cpu.cpuregs.wdata[3]
.sym 34970 soc.cpu.cpuregs.wdata[4]
.sym 34971 soc.cpu.cpuregs.wdata[5]
.sym 34972 soc.cpu.cpuregs.wdata[6]
.sym 34973 soc.cpu.cpuregs.wdata[7]
.sym 34974 $true$2
.sym 35040 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[1]
.sym 35041 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[2]
.sym 35042 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[3]
.sym 35043 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[4]
.sym 35044 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[5]
.sym 35045 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[6]
.sym 35046 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[7]
.sym 35047 $undef
.sym 35048 $undef
.sym 35049 $undef
.sym 35050 $undef
.sym 35051 $undef
.sym 35052 $undef
.sym 35053 $undef
.sym 35054 $undef
.sym 35055 soc.cpu.mem_addr[2]
.sym 35056 soc.cpu.mem_addr[3]
.sym 35057 soc.cpu.mem_addr[12]
.sym 35058 soc.cpu.mem_addr[4]
.sym 35059 soc.cpu.mem_addr[5]
.sym 35060 soc.cpu.mem_addr[6]
.sym 35061 soc.cpu.mem_addr[7]
.sym 35062 soc.cpu.mem_addr[8]
.sym 35063 soc.cpu.mem_addr[9]
.sym 35064 soc.cpu.mem_addr[10]
.sym 35065 soc.cpu.mem_addr[11]
.sym 35066 clk_16mhz$2$2
.sym 35067 $true
.sym 35068 $true$2
.sym 35069 $undef
.sym 35070 soc.cpu.mem_wdata[19]
.sym 35071 $undef
.sym 35072 $undef
.sym 35073 $undef
.sym 35074 $undef
.sym 35075 $undef
.sym 35076 $undef
.sym 35141 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[8]
.sym 35142 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[9]
.sym 35143 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[10]
.sym 35144 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[11]
.sym 35145 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[12]
.sym 35146 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[13]
.sym 35147 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[14]
.sym 35148 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[15]
.sym 35149 $undef
.sym 35150 $undef
.sym 35151 $undef
.sym 35152 $undef
.sym 35153 $undef
.sym 35154 $undef
.sym 35155 $undef
.sym 35156 $undef
.sym 35157 soc.cpu.mem_addr[2]
.sym 35158 soc.cpu.mem_addr[3]
.sym 35159 soc.cpu.mem_addr[12]
.sym 35160 soc.cpu.mem_addr[4]
.sym 35161 soc.cpu.mem_addr[5]
.sym 35162 soc.cpu.mem_addr[6]
.sym 35163 soc.cpu.mem_addr[7]
.sym 35164 soc.cpu.mem_addr[8]
.sym 35165 soc.cpu.mem_addr[9]
.sym 35166 soc.cpu.mem_addr[10]
.sym 35167 soc.cpu.mem_addr[11]
.sym 35168 clk_16mhz$2$2
.sym 35169 soc.memory.wen[2]
.sym 35170 $undef
.sym 35171 $undef
.sym 35172 $undef
.sym 35173 soc.cpu.mem_wdata[18]
.sym 35174 $undef
.sym 35175 $undef
.sym 35176 $undef
.sym 35177 $undef
.sym 35178 $true$2
.sym 35243 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[16]
.sym 35244 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[17]
.sym 35245 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[18]
.sym 35246 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[19]
.sym 35247 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[20]
.sym 35248 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[21]
.sym 35249 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[22]
.sym 35250 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[23]
.sym 35345 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[24]
.sym 35346 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[25]
.sym 35347 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[26]
.sym 35348 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[27]
.sym 35349 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[28]
.sym 35350 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[29]
.sym 35351 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[24]_new_inv_
.sym 35352 pwm_connectorIF[22]
.sym 35447 $abc$72873$new_n6895_
.sym 35448 $abc$72873$new_n6927_
.sym 35449 $abc$72873$new_n5423_
.sym 35450 soc.cpu.decoded_imm_uj[11]
.sym 35451 soc.cpu.decoded_imm_uj[2]
.sym 35452 soc.cpu.decoded_imm_uj[26]
.sym 35453 soc.cpu.decoded_imm_uj[21]
.sym 35454 soc.cpu.decoded_imm_uj[4]
.sym 35549 $abc$72873$new_n6825_
.sym 35550 $abc$72873$new_n5401_
.sym 35551 $abc$72873$new_n6837_
.sym 35552 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[15]
.sym 35553 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[2]
.sym 35554 $abc$72873$new_n6841_
.sym 35555 $abc$72873$new_n6829_
.sym 35556 soc.cpu.decoded_imm[29]
.sym 35651 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[24]
.sym 35652 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[30]
.sym 35653 $abc$72873$new_n6881_
.sym 35654 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[22]
.sym 35655 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[19]
.sym 35656 soc.cpu.reg_next_pc[3]
.sym 35657 soc.cpu.reg_next_pc[30]
.sym 35658 soc.cpu.reg_next_pc[2]
.sym 35753 $abc$72873$new_n6897_
.sym 35754 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[27]
.sym 35755 $abc$72873$new_n5786_
.sym 35756 $abc$72873$new_n6295_
.sym 35757 $abc$72873$new_n6909_
.sym 35758 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[30]
.sym 35759 soc.cpu.decoded_imm[30]
.sym 35760 soc.cpu.decoded_imm[13]
.sym 35859 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[18]
.sym 35860 $abc$72873$new_n6925_
.sym 35862 $abc$72873$auto$alumacc.cc:474:replace_alu$7479.BB[28]
.sym 36087 $abc$72873$auto$maccmap.cc:111:fulladd$26138[1]
.sym 36088 $abc$72873$auto$maccmap.cc:112:fulladd$26139[2]
.sym 36089 $abc$72873$auto$maccmap.cc:112:fulladd$26139[1]
.sym 36090 soc.cpu.pcpi_mul.rdx[37]
.sym 36091 soc.cpu.pcpi_mul.rs2[38]
.sym 36092 soc.cpu.pcpi_mul.rs2[40]
.sym 36093 soc.cpu.pcpi_mul.rs2[39]
.sym 36094 soc.cpu.pcpi_mul.rdx[38]
.sym 36162 $false
.sym 36163 $false
.sym 36164 $false
.sym 36165 $false
.sym 36168 soc.cpu.pcpi_mul.mul_waiting$2
.sym 36169 soc.cpu.pcpi_mul.rs2[41]
.sym 36170 soc.cpu.pcpi_mul.instr_mulh
.sym 36171 soc.cpu.reg_op2[31]
.sym 36174 soc.cpu.pcpi_mul.mul_waiting$2
.sym 36175 soc.cpu.pcpi_mul.rs2[42]
.sym 36176 soc.cpu.pcpi_mul.instr_mulh
.sym 36177 soc.cpu.reg_op2[31]
.sym 36180 $false
.sym 36181 $false
.sym 36182 $false
.sym 36183 $false
.sym 36186 soc.cpu.pcpi_mul.mul_waiting$2
.sym 36187 soc.cpu.pcpi_mul.rs2[40]
.sym 36188 soc.cpu.pcpi_mul.instr_mulh
.sym 36189 soc.cpu.reg_op2[31]
.sym 36198 $false
.sym 36199 $false
.sym 36200 $false
.sym 36201 $false
.sym 36208 resetn$2
.sym 36209 clk_16mhz$2$2
.sym 36210 $false
.sym 36216 soc.cpu.pcpi_mul.rd[38]
.sym 36217 soc.cpu.pcpi_mul.rd[39]
.sym 36218 soc.cpu.pcpi_mul.rdx[40]
.sym 36219 soc.cpu.pcpi_mul.rd[40]
.sym 36220 soc.cpu.pcpi_mul.rd[37]
.sym 36325 soc.cpu.pcpi_mul.rdx[41]
.sym 36326 soc.cpu.pcpi_mul.rd[41]
.sym 36327 soc.cpu.pcpi_mul.rs1[0]
.sym 36328 soc.cpu.pcpi_mul.rs2[41]
.sym 36331 soc.cpu.pcpi_mul.rs2[44]
.sym 36332 soc.cpu.pcpi_mul.rs1[0]
.sym 36333 soc.cpu.pcpi_mul.rdx[44]
.sym 36334 soc.cpu.pcpi_mul.rd[44]
.sym 36337 soc.cpu.pcpi_mul.rs2[43]
.sym 36338 soc.cpu.pcpi_mul.rs1[0]
.sym 36339 soc.cpu.pcpi_mul.rdx[43]
.sym 36340 soc.cpu.pcpi_mul.rd[43]
.sym 36343 soc.cpu.pcpi_mul.rs2[45]
.sym 36344 soc.cpu.pcpi_mul.rs1[0]
.sym 36345 soc.cpu.pcpi_mul.rdx[45]
.sym 36346 soc.cpu.pcpi_mul.rd[45]
.sym 36349 soc.cpu.pcpi_mul.rdx[42]
.sym 36350 soc.cpu.pcpi_mul.rd[42]
.sym 36351 soc.cpu.pcpi_mul.rs1[0]
.sym 36352 soc.cpu.pcpi_mul.rs2[42]
.sym 36355 soc.cpu.pcpi_mul.rdx[43]
.sym 36356 soc.cpu.pcpi_mul.rd[43]
.sym 36357 soc.cpu.pcpi_mul.rs1[0]
.sym 36358 soc.cpu.pcpi_mul.rs2[43]
.sym 36361 soc.cpu.pcpi_mul.rs2[41]
.sym 36362 soc.cpu.pcpi_mul.rs1[0]
.sym 36363 soc.cpu.pcpi_mul.rdx[41]
.sym 36364 soc.cpu.pcpi_mul.rd[41]
.sym 36367 soc.cpu.pcpi_mul.mul_waiting$2
.sym 36368 soc.cpu.pcpi_mul.rs2[43]
.sym 36369 soc.cpu.pcpi_mul.instr_mulh
.sym 36370 soc.cpu.reg_op2[31]
.sym 36371 resetn$2
.sym 36372 clk_16mhz$2$2
.sym 36373 $false
.sym 36374 $abc$72873$auto$maccmap.cc:111:fulladd$26138[2]
.sym 36375 $abc$72873$auto$maccmap.cc:112:fulladd$26139[3]
.sym 36376 $abc$72873$auto$maccmap.cc:112:fulladd$26088[0]
.sym 36377 $abc$72873$auto$maccmap.cc:111:fulladd$26138[3]
.sym 36378 $abc$72873$auto$maccmap.cc:112:fulladd$25984[0]
.sym 36379 soc.cpu.pcpi_mul.pcpi_rd[8]
.sym 36380 soc.cpu.pcpi_mul.pcpi_rd[28]
.sym 36381 soc.cpu.pcpi_mul.pcpi_rd[3]
.sym 36410 $false
.sym 36447 $auto$maccmap.cc:240:synth$25986.C[2]
.sym 36449 $abc$72873$auto$maccmap.cc:111:fulladd$25983[1]
.sym 36450 $abc$72873$auto$maccmap.cc:112:fulladd$25984[0]
.sym 36453 $auto$maccmap.cc:240:synth$25986.C[3]
.sym 36454 $false
.sym 36455 $abc$72873$auto$maccmap.cc:111:fulladd$25983[2]
.sym 36456 $abc$72873$auto$maccmap.cc:112:fulladd$25984[1]
.sym 36457 $auto$maccmap.cc:240:synth$25986.C[2]
.sym 36459 $auto$maccmap.cc:240:synth$25986.C[4]
.sym 36460 $false
.sym 36461 $abc$72873$auto$maccmap.cc:111:fulladd$25983[3]
.sym 36462 $abc$72873$auto$maccmap.cc:112:fulladd$25984[2]
.sym 36463 $auto$maccmap.cc:240:synth$25986.C[3]
.sym 36466 $false
.sym 36467 $false
.sym 36468 $abc$72873$auto$maccmap.cc:112:fulladd$25984[3]
.sym 36469 $auto$maccmap.cc:240:synth$25986.C[4]
.sym 36472 $false
.sym 36473 $abc$72873$auto$maccmap.cc:111:fulladd$25983[1]
.sym 36474 $abc$72873$auto$maccmap.cc:112:fulladd$25984[0]
.sym 36475 $false
.sym 36478 soc.cpu.pcpi_mul.rdx[44]
.sym 36479 soc.cpu.pcpi_mul.rd[44]
.sym 36480 soc.cpu.pcpi_mul.rs1[0]
.sym 36481 soc.cpu.pcpi_mul.rs2[44]
.sym 36484 soc.cpu.pcpi_mul.rdx[0]
.sym 36485 soc.cpu.pcpi_mul.rd[0]
.sym 36486 soc.cpu.pcpi_mul.rs1[0]
.sym 36487 soc.cpu.pcpi_mul.rs2[0]
.sym 36490 soc.cpu.pcpi_mul.rdx[28]
.sym 36491 soc.cpu.pcpi_mul.rd[28]
.sym 36492 soc.cpu.pcpi_mul.rs1[0]
.sym 36493 soc.cpu.pcpi_mul.rs2[28]
.sym 36494 resetn$2
.sym 36495 clk_16mhz$2$2
.sym 36496 soc.cpu.pcpi_mul.mul_waiting$2
.sym 36497 soc.cpu.pcpi_mul.rdx[11]
.sym 36498 soc.cpu.pcpi_mul.rs2[57]
.sym 36499 soc.cpu.pcpi_mul.rs2[18]
.sym 36500 soc.cpu.pcpi_mul.rdx[59]
.sym 36501 soc.cpu.pcpi_mul.rs2[59]
.sym 36502 soc.cpu.pcpi_mul.rs2[61]
.sym 36503 soc.cpu.pcpi_mul.rs2[58]
.sym 36504 soc.cpu.pcpi_mul.rs2[60]
.sym 36571 $false
.sym 36572 resetn$2
.sym 36573 pwmIB.counterI[6]
.sym 36574 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_
.sym 36577 soc.cpu.pcpi_mul.rs2[0]
.sym 36578 soc.cpu.pcpi_mul.rs1[0]
.sym 36579 soc.cpu.pcpi_mul.rdx[0]
.sym 36580 soc.cpu.pcpi_mul.rd[0]
.sym 36583 $false
.sym 36584 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 36585 soc.cpu.pcpi_mul.rd[25]
.sym 36586 soc.cpu.pcpi_mul.rd[57]
.sym 36589 $false
.sym 36590 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 36591 soc.cpu.pcpi_mul.rd[14]
.sym 36592 soc.cpu.pcpi_mul.rd[46]
.sym 36595 $false
.sym 36596 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 36597 soc.cpu.pcpi_mul.rd[12]
.sym 36598 soc.cpu.pcpi_mul.rd[44]
.sym 36601 $false
.sym 36602 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 36603 soc.cpu.pcpi_mul.rd[26]
.sym 36604 soc.cpu.pcpi_mul.rd[58]
.sym 36607 $false
.sym 36608 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 36609 soc.cpu.pcpi_mul.rd[27]
.sym 36610 soc.cpu.pcpi_mul.rd[59]
.sym 36613 $false
.sym 36614 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 36615 soc.cpu.pcpi_mul.rd[1]
.sym 36616 soc.cpu.pcpi_mul.rd[33]
.sym 36617 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538
.sym 36618 clk_16mhz$2$2
.sym 36619 $false
.sym 36621 soc.cpu.pcpi_mul.rd[6]
.sym 36622 soc.cpu.pcpi_mul.rd[7]
.sym 36623 soc.cpu.pcpi_mul.rdx[8]
.sym 36624 soc.cpu.pcpi_mul.rd[5]
.sym 36625 soc.cpu.pcpi_mul.rd[4]
.sym 36626 soc.cpu.pcpi_mul.rd[8]
.sym 36694 soc.cpu.pcpi_mul.rdx[10]
.sym 36695 soc.cpu.pcpi_mul.rd[10]
.sym 36696 soc.cpu.pcpi_mul.rs1[0]
.sym 36697 soc.cpu.pcpi_mul.rs2[10]
.sym 36700 $false
.sym 36701 $false
.sym 36702 $false
.sym 36703 pwm_connectorIB[14]
.sym 36706 soc.cpu.pcpi_mul.rdx[6]
.sym 36707 soc.cpu.pcpi_mul.rd[6]
.sym 36708 soc.cpu.pcpi_mul.rs1[0]
.sym 36709 soc.cpu.pcpi_mul.rs2[6]
.sym 36712 soc.cpu.pcpi_mul.rs2[6]
.sym 36713 soc.cpu.pcpi_mul.rs1[0]
.sym 36714 soc.cpu.pcpi_mul.rdx[6]
.sym 36715 soc.cpu.pcpi_mul.rd[6]
.sym 36718 soc.cpu.pcpi_mul.rs2[4]
.sym 36719 soc.cpu.pcpi_mul.rs1[0]
.sym 36720 soc.cpu.pcpi_mul.rdx[4]
.sym 36721 soc.cpu.pcpi_mul.rd[4]
.sym 36724 $false
.sym 36725 $false
.sym 36726 $false
.sym 36727 $false
.sym 36730 $false
.sym 36731 $false
.sym 36732 $false
.sym 36733 $false
.sym 36736 $false
.sym 36737 soc.cpu.pcpi_mul.mul_waiting$2
.sym 36738 soc.cpu.reg_op2[5]
.sym 36739 soc.cpu.pcpi_mul.rs2[4]
.sym 36740 resetn$2
.sym 36741 clk_16mhz$2$2
.sym 36742 $false
.sym 36743 $abc$72873$auto$maccmap.cc:112:fulladd$25991[0]
.sym 36744 $abc$72873$auto$maccmap.cc:112:fulladd$25991[3]
.sym 36745 $abc$72873$auto$maccmap.cc:111:fulladd$25990[3]
.sym 36746 $abc$72873$auto$maccmap.cc:112:fulladd$26021[1]
.sym 36747 $abc$72873$auto$maccmap.cc:112:fulladd$26061[0]
.sym 36748 $abc$72873$auto$maccmap.cc:112:fulladd$26095[0]
.sym 36749 $abc$72873$auto$maccmap.cc:111:fulladd$26020[1]
.sym 36750 pwm_connectorIB[18]
.sym 36779 $false
.sym 36816 $auto$maccmap.cc:240:synth$25993.C[2]
.sym 36818 $abc$72873$auto$maccmap.cc:111:fulladd$25990[1]
.sym 36819 $abc$72873$auto$maccmap.cc:112:fulladd$25991[0]
.sym 36822 $auto$maccmap.cc:240:synth$25993.C[3]
.sym 36823 $false
.sym 36824 $abc$72873$auto$maccmap.cc:111:fulladd$25990[2]
.sym 36825 $abc$72873$auto$maccmap.cc:112:fulladd$25991[1]
.sym 36826 $auto$maccmap.cc:240:synth$25993.C[2]
.sym 36828 $auto$maccmap.cc:240:synth$25993.C[4]
.sym 36829 $false
.sym 36830 $abc$72873$auto$maccmap.cc:111:fulladd$25990[3]
.sym 36831 $abc$72873$auto$maccmap.cc:112:fulladd$25991[2]
.sym 36832 $auto$maccmap.cc:240:synth$25993.C[3]
.sym 36835 $false
.sym 36836 $false
.sym 36837 $abc$72873$auto$maccmap.cc:112:fulladd$25991[3]
.sym 36838 $auto$maccmap.cc:240:synth$25993.C[4]
.sym 36841 $false
.sym 36842 $abc$72873$auto$maccmap.cc:111:fulladd$25990[1]
.sym 36843 $abc$72873$auto$maccmap.cc:112:fulladd$25991[0]
.sym 36844 $false
.sym 36859 soc.cpu.pcpi_mul.rdx[12]
.sym 36860 soc.cpu.pcpi_mul.rd[12]
.sym 36861 soc.cpu.pcpi_mul.rs1[0]
.sym 36862 soc.cpu.pcpi_mul.rs2[12]
.sym 36863 resetn$2
.sym 36864 clk_16mhz$2$2
.sym 36865 soc.cpu.pcpi_mul.mul_waiting$2
.sym 36866 $abc$72873$auto$maccmap.cc:111:fulladd$26052[1]
.sym 36868 $abc$72873$auto$maccmap.cc:111:fulladd$26020[3]
.sym 36869 $abc$72873$auto$maccmap.cc:112:fulladd$26021[3]
.sym 36871 pwm_connectorIB[13]
.sym 36872 pwm_connectorIB[14]
.sym 36873 pwm_connectorIB[8]
.sym 36940 soc.cpu.pcpi_mul.rs2[13]
.sym 36941 soc.cpu.pcpi_mul.rs1[0]
.sym 36942 soc.cpu.pcpi_mul.rdx[13]
.sym 36943 soc.cpu.pcpi_mul.rd[13]
.sym 36946 soc.cpu.pcpi_mul.rs2[10]
.sym 36947 soc.cpu.pcpi_mul.rs1[0]
.sym 36948 soc.cpu.pcpi_mul.rdx[10]
.sym 36949 soc.cpu.pcpi_mul.rd[10]
.sym 36952 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 36953 soc.cpu.instr_sub
.sym 36954 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[5]
.sym 36955 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[5]
.sym 36958 soc.cpu.pcpi_mul.rdx[13]
.sym 36959 soc.cpu.pcpi_mul.rd[13]
.sym 36960 soc.cpu.pcpi_mul.rs1[0]
.sym 36961 soc.cpu.pcpi_mul.rs2[13]
.sym 36964 $false
.sym 36965 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 36966 soc.cpu.pcpi_mul.rd[15]
.sym 36967 soc.cpu.pcpi_mul.rd[47]
.sym 36970 $false
.sym 36971 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 36972 soc.cpu.pcpi_mul.rd[10]
.sym 36973 soc.cpu.pcpi_mul.rd[42]
.sym 36976 $false
.sym 36977 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 36978 soc.cpu.pcpi_mul.rd[11]
.sym 36979 soc.cpu.pcpi_mul.rd[43]
.sym 36982 $false
.sym 36983 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 36984 soc.cpu.pcpi_mul.rd[9]
.sym 36985 soc.cpu.pcpi_mul.rd[41]
.sym 36986 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538
.sym 36987 clk_16mhz$2$2
.sym 36988 $false
.sym 36989 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][5]_new_inv_
.sym 36990 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][3]_new_inv_
.sym 36991 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][7]_new_inv_
.sym 36992 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][3]_new_inv_
.sym 36993 soc.cpu.pcpi_mul.rs1[6]
.sym 36994 soc.cpu.pcpi_mul.rdx[5]
.sym 36995 soc.cpu.pcpi_mul.rs1[5]
.sym 36996 soc.cpu.pcpi_mul.rs2[45]
.sym 37063 $false
.sym 37064 $false
.sym 37065 $false
.sym 37066 soc.cpu.reg_op2[14]
.sym 37075 $false
.sym 37076 soc.cpu.reg_op2[0]
.sym 37077 soc.cpu.reg_op1[4]
.sym 37078 soc.cpu.reg_op1[5]
.sym 37081 $false
.sym 37082 soc.cpu.reg_op1[0]
.sym 37083 $abc$72873$auto$alumacc.cc:474:replace_alu$7676.BB[0]
.sym 37084 $false
.sym 37093 soc.cpu.mem_wdata[6]
.sym 37094 $false
.sym 37095 $false
.sym 37096 $false
.sym 37109 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40004
.sym 37110 clk_16mhz$2$2
.sym 37111 $false
.sym 37112 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31583[1]_new_inv_
.sym 37113 $abc$72873$new_n8122_
.sym 37114 $abc$72873$new_n8042_
.sym 37115 $abc$72873$new_n8022_
.sym 37116 $abc$72873$new_n8116_
.sym 37117 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31519[1]_new_inv_
.sym 37118 $abc$72873$new_n8035_
.sym 37119 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][11]_new_inv_
.sym 37186 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18236_Y_new_inv_
.sym 37187 soc.cpu.instr_sub
.sym 37188 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[0]
.sym 37189 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[0]
.sym 37192 $false
.sym 37193 soc.cpu.reg_op1[0]
.sym 37194 soc.cpu.reg_op2[0]
.sym 37195 $false
.sym 37198 soc.cpu.mem_wdata[30]
.sym 37199 $false
.sym 37200 $false
.sym 37201 $false
.sym 37204 soc.cpu.mem_wdata[26]
.sym 37205 $false
.sym 37206 $false
.sym 37207 $false
.sym 37210 soc.cpu.mem_wdata[24]
.sym 37211 $false
.sym 37212 $false
.sym 37213 $false
.sym 37216 soc.cpu.mem_wdata[28]
.sym 37217 $false
.sym 37218 $false
.sym 37219 $false
.sym 37222 soc.cpu.mem_wdata[31]
.sym 37223 $false
.sym 37224 $false
.sym 37225 $false
.sym 37228 soc.cpu.mem_wdata[27]
.sym 37229 $false
.sym 37230 $false
.sym 37231 $false
.sym 37232 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40796
.sym 37233 clk_16mhz$2$2
.sym 37234 $false
.sym 37235 $abc$72873$new_n8055_
.sym 37236 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31567[1]_new_inv_
.sym 37237 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][7]_new_inv_
.sym 37238 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_
.sym 37239 $abc$72873$new_n8016_
.sym 37240 $abc$72873$new_n8020_
.sym 37241 $abc$72873$new_n8062_
.sym 37242 $abc$72873$new_n8015_
.sym 37309 soc.cpu.instr_addi
.sym 37310 soc.cpu.instr_xori
.sym 37311 soc.cpu.instr_ori
.sym 37312 soc.cpu.instr_andi
.sym 37315 $false
.sym 37316 $false
.sym 37317 soc.cpu.instr_ori
.sym 37318 soc.cpu.instr_or
.sym 37321 $false
.sym 37322 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 37323 soc.cpu.reg_op2[2]
.sym 37324 soc.cpu.reg_op2[10]
.sym 37327 $false
.sym 37328 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 37329 soc.cpu.reg_op2[4]
.sym 37330 soc.cpu.reg_op2[12]
.sym 37333 soc.cpu.mem_la_wdata[12]
.sym 37334 $false
.sym 37335 $false
.sym 37336 $false
.sym 37339 soc.cpu.mem_wordsize[1]
.sym 37340 soc.cpu.mem_wordsize[0]
.sym 37341 soc.cpu.reg_op2[28]
.sym 37342 soc.cpu.mem_la_wdata[12]
.sym 37345 soc.cpu.mem_wordsize[1]
.sym 37346 soc.cpu.mem_wordsize[0]
.sym 37347 soc.cpu.reg_op2[26]
.sym 37348 soc.cpu.mem_la_wdata[10]
.sym 37351 soc.cpu.mem_la_wdata[10]
.sym 37352 $false
.sym 37353 $false
.sym 37354 $false
.sym 37355 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.sym 37356 clk_16mhz$2$2
.sym 37357 $false
.sym 37358 $abc$72873$new_n7967_
.sym 37359 $abc$72873$new_n7961_
.sym 37360 $abc$72873$new_n8060_
.sym 37361 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][28]_new_inv_
.sym 37362 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][12]_new_inv_
.sym 37363 $abc$72873$new_n8027_
.sym 37365 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][31]_new_inv_
.sym 37432 $abc$72873$new_n8112_
.sym 37433 $abc$72873$new_n8111_
.sym 37434 $abc$72873$new_n8110_
.sym 37435 $abc$72873$new_n8106_
.sym 37438 $false
.sym 37439 $false
.sym 37440 $false
.sym 37441 soc.cpu.reg_op2[17]
.sym 37444 soc.cpu.reg_op1[12]
.sym 37445 soc.cpu.reg_op2[12]
.sym 37446 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 37447 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 37450 $false
.sym 37451 $false
.sym 37452 soc.cpu.instr_andi
.sym 37453 soc.cpu.instr_and
.sym 37456 $abc$72873$new_n7943_
.sym 37457 $abc$72873$new_n7938_
.sym 37458 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][28]_new_inv_
.sym 37459 $abc$72873$new_n7737_
.sym 37462 $false
.sym 37463 $false
.sym 37464 $abc$72873$new_n7991_
.sym 37465 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][28]_new_inv_
.sym 37468 $abc$72873$new_n6168_
.sym 37469 soc.cpu.mem_rdata_q[14]
.sym 37470 soc.cpu.mem_rdata_q[13]
.sym 37471 soc.cpu.mem_rdata_q[12]
.sym 37474 soc.cpu.mem_rdata_q[12]
.sym 37475 soc.cpu.mem_rdata_q[14]
.sym 37476 soc.cpu.mem_rdata_q[13]
.sym 37477 $abc$72873$new_n6168_
.sym 37478 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435
.sym 37479 clk_16mhz$2$2
.sym 37480 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 37481 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_
.sym 37482 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][0]_new_
.sym 37483 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435
.sym 37484 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_
.sym 37485 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[6]_new_
.sym 37486 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][8]_new_inv_
.sym 37487 soc.cpu.instr_srl
.sym 37488 soc.cpu.instr_sll
.sym 37555 $abc$72873$new_n4944_
.sym 37556 $abc$72873$new_n4943_
.sym 37557 $abc$72873$new_n4942_
.sym 37558 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 37561 soc.cpu.instr_and
.sym 37562 soc.cpu.instr_waitirq
.sym 37563 soc.cpu.instr_bne
.sym 37564 soc.cpu.instr_blt
.sym 37567 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 37568 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 37569 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 37570 $abc$72873$new_n7730_
.sym 37573 $abc$72873$new_n4951_
.sym 37574 $abc$72873$new_n4950_
.sym 37575 $abc$72873$new_n4945_
.sym 37576 $abc$72873$new_n4937_
.sym 37579 soc.cpu.reg_op1[24]
.sym 37580 soc.cpu.reg_op2[24]
.sym 37581 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 37582 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 37585 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31559[1]_new_inv_
.sym 37586 soc.cpu.reg_op1[24]
.sym 37587 soc.cpu.reg_op2[24]
.sym 37588 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 37591 soc.cpu.reg_op1[26]
.sym 37592 soc.cpu.reg_op2[26]
.sym 37593 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 37594 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 37597 soc.cpu.mem_rdata_q[14]
.sym 37598 soc.cpu.is_alu_reg_imm
.sym 37599 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_
.sym 37600 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_
.sym 37601 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 37602 clk_16mhz$2$2
.sym 37603 $false
.sym 37604 $abc$72873$new_n7737_
.sym 37605 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31703[1]_new_inv_
.sym 37606 $abc$72873$new_n7991_
.sym 37607 $abc$72873$new_n7730_
.sym 37608 $abc$72873$new_n7871_
.sym 37609 soc.cpu.alu_out_q[7]
.sym 37610 soc.cpu.alu_out_q[6]
.sym 37611 soc.cpu.alu_out_q[23]
.sym 37678 soc.cpu.reg_op1[8]
.sym 37679 soc.cpu.reg_op2[8]
.sym 37680 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 37681 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 37684 $false
.sym 37685 $abc$72873$new_n7738_
.sym 37686 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[0]_new_
.sym 37687 $abc$72873$new_n7728_
.sym 37690 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31695[1]_new_inv_
.sym 37691 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31695[2]_new_
.sym 37692 $abc$72873$new_n7882_
.sym 37693 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[7]_new_
.sym 37696 $false
.sym 37697 $abc$72873$new_n7991_
.sym 37698 soc.cpu.reg_op2[3]
.sym 37699 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_
.sym 37702 $abc$72873$new_n7737_
.sym 37703 soc.cpu.reg_op2[3]
.sym 37704 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][8]_new_inv_
.sym 37705 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_
.sym 37708 $false
.sym 37709 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_
.sym 37710 $abc$72873$new_n7737_
.sym 37711 soc.cpu.reg_op2[3]
.sym 37714 soc.cpu.reg_op1[20]
.sym 37715 soc.cpu.reg_op2[20]
.sym 37716 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 37717 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 37720 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31591[1]_new_inv_
.sym 37721 $abc$72873$new_n8032_
.sym 37722 $abc$72873$new_n8031_
.sym 37723 $abc$72873$new_n8027_
.sym 37727 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][29]_new_
.sym 37728 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[11]_new_
.sym 37729 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[29]_new_
.sym 37730 $abc$72873$new_n8099_
.sym 37731 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[13]_new_
.sym 37732 soc.cpu.alu_out_q[27]
.sym 37733 soc.cpu.alu_out_q[29]
.sym 37734 soc.cpu.alu_out_q[21]
.sym 37801 $abc$72873$new_n9520_
.sym 37802 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_
.sym 37803 $abc$72873$new_n7737_
.sym 37804 soc.cpu.reg_op2[3]
.sym 37807 soc.cpu.reg_op1[9]
.sym 37808 soc.cpu.reg_op2[9]
.sym 37809 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 37810 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 37813 $false
.sym 37814 $false
.sym 37815 soc.cpu.reg_op1[11]
.sym 37816 soc.cpu.reg_op2[11]
.sym 37819 $false
.sym 37820 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31679[1]_new_inv_
.sym 37821 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[9]_new_
.sym 37822 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 37831 soc.cpu.reg_op2[0]
.sym 37832 soc.cpu.reg_op1[0]
.sym 37833 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 37834 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 37837 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31751[1]_new_inv_
.sym 37838 soc.cpu.reg_op2[0]
.sym 37839 soc.cpu.reg_op1[0]
.sym 37840 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 37843 soc.cpu.reg_op2[7]
.sym 37844 $false
.sym 37845 $false
.sym 37846 $false
.sym 37847 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.sym 37848 clk_16mhz$2$2
.sym 37849 $false
.sym 37850 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][4]_new_
.sym 37851 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][0]_new_inv_
.sym 37852 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[0]_new_
.sym 37853 $abc$72873$new_n7725_
.sym 37854 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][0]_new_
.sym 37855 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][4]_new_
.sym 37856 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][4]_new_inv_
.sym 37857 soc.cpu.alu_out_q[0]
.sym 37930 soc.cpu.reg_op2[16]
.sym 37931 soc.cpu.reg_op2[17]
.sym 37932 soc.cpu.reg_op2[18]
.sym 37933 soc.cpu.reg_op2[19]
.sym 37936 $abc$72873$new_n8026_
.sym 37937 $abc$72873$new_n7992_
.sym 37938 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][20]_new_inv_
.sym 37939 soc.cpu.reg_op2[4]
.sym 37942 $false
.sym 37943 $false
.sym 37944 soc.cpu.reg_op1[31]
.sym 37945 soc.cpu.reg_op2[31]
.sym 37948 $false
.sym 37949 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 37950 $abc$72873$auto$wreduce.cc:454:run$7250[6]
.sym 37951 soc.cpu.reg_op2[6]
.sym 37954 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31607[1]_new_inv_
.sym 37955 soc.cpu.reg_op1[18]
.sym 37956 soc.cpu.reg_op2[18]
.sym 37957 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 37960 $false
.sym 37961 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 37962 $abc$72873$auto$wreduce.cc:454:run$7250[22]
.sym 37963 soc.cpu.reg_op2[22]
.sym 37966 soc.cpu.mem_wordsize[1]
.sym 37967 soc.cpu.mem_wordsize[0]
.sym 37968 soc.cpu.reg_op2[0]
.sym 37969 soc.cpu.reg_op2[16]
.sym 37970 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.sym 37971 clk_16mhz$2$2
.sym 37972 $false
.sym 37973 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][20]_new_inv_
.sym 37974 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][4]_new_inv_
.sym 37975 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][0]_new_inv_
.sym 37976 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[12]_new_
.sym 37977 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][28]_new_
.sym 37978 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][12]_new_
.sym 37979 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18241_Y[14]_new_
.sym 37980 soc.cpu.alu_out_q[14]
.sym 38047 soc.cpu.pcpi_div.instr_div
.sym 38048 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[31]_new_
.sym 38049 $abc$72873$new_n6212_
.sym 38050 $abc$72873$new_n6218_
.sym 38053 soc.cpu.reg_op2[20]
.sym 38054 soc.cpu.reg_op2[21]
.sym 38055 soc.cpu.reg_op2[22]
.sym 38056 soc.cpu.reg_op2[23]
.sym 38059 soc.cpu.reg_op2[28]
.sym 38060 soc.cpu.reg_op2[29]
.sym 38061 soc.cpu.reg_op2[30]
.sym 38062 soc.cpu.reg_op2[31]
.sym 38065 $abc$72873$new_n8105_
.sym 38066 $abc$72873$new_n7992_
.sym 38067 soc.cpu.reg_op2[4]
.sym 38068 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][28]_new_
.sym 38071 soc.cpu.cpuregs.wdata[25]
.sym 38072 $false
.sym 38073 $false
.sym 38074 $false
.sym 38077 $false
.sym 38078 $abc$72873$new_n8025_
.sym 38079 $abc$72873$auto$alumacc.cc:490:replace_alu$7684[20]_new_
.sym 38080 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 38083 $false
.sym 38084 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[3]_new_inv_
.sym 38085 $abc$72873$new_n9521_
.sym 38086 $abc$72873$new_n7820_
.sym 38089 $false
.sym 38090 $abc$72873$new_n7937_
.sym 38091 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18241_Y[12]_new_
.sym 38092 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[12]_new_
.sym 38093 $true
.sym 38094 clk_16mhz$2$2
.sym 38095 $false
.sym 38096 $abc$72873$new_n7891_
.sym 38097 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][16]_new_inv_
.sym 38098 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][16]_new_inv_
.sym 38099 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][20]_new_
.sym 38100 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][12]_new_inv_
.sym 38101 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][8]_new_inv_
.sym 38102 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][24]_new_
.sym 38103 soc.cpu.alu_out_q[16]
.sym 38170 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 38171 $abc$72873$new_n7891_
.sym 38172 soc.cpu.reg_op2[4]
.sym 38173 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][24]_new_
.sym 38176 $false
.sym 38177 $false
.sym 38178 $false
.sym 38179 soc.cpu.cpuregs.wen
.sym 38182 $false
.sym 38183 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 38184 $abc$72873$auto$wreduce.cc:454:run$7250[9]
.sym 38185 soc.cpu.reg_op2[9]
.sym 38188 soc.spimemio.buffer[16]
.sym 38189 $false
.sym 38190 $false
.sym 38191 $false
.sym 38194 soc.spimemio.buffer[20]
.sym 38195 $false
.sym 38196 $false
.sym 38197 $false
.sym 38200 soc.spimemio.buffer[1]
.sym 38201 $false
.sym 38202 $false
.sym 38203 $false
.sym 38206 soc.spimemio.buffer[5]
.sym 38207 $false
.sym 38208 $false
.sym 38209 $false
.sym 38212 soc.spimemio.buffer[2]
.sym 38213 $false
.sym 38214 $false
.sym 38215 $false
.sym 38216 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 38217 clk_16mhz$2$2
.sym 38218 $false
.sym 38219 soc.cpu.cpuregs_rs1[22]
.sym 38221 soc.cpu.mem_la_wdata[13]
.sym 38222 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[33]_new_inv_
.sym 38223 soc.cpu.cpuregs_rs1[26]
.sym 38225 soc.cpu.cpuregs_rs1[25]
.sym 38226 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[6]
.sym 38293 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 38294 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 38295 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[5]
.sym 38296 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[5]
.sym 38299 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 38300 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 38301 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[4]
.sym 38302 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[4]
.sym 38305 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 38306 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 38307 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[13]
.sym 38308 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[13]
.sym 38311 soc.cpu.cpuregs.wdata[23]
.sym 38312 $false
.sym 38313 $false
.sym 38314 $false
.sym 38317 soc.cpu.cpuregs.wdata[19]
.sym 38318 $false
.sym 38319 $false
.sym 38320 $false
.sym 38323 soc.cpu.cpuregs.wdata[20]
.sym 38324 $false
.sym 38325 $false
.sym 38326 $false
.sym 38329 soc.cpu.cpuregs.wdata[26]
.sym 38330 $false
.sym 38331 $false
.sym 38332 $false
.sym 38335 soc.cpu.cpuregs.wdata[29]
.sym 38336 $false
.sym 38337 $false
.sym 38338 $false
.sym 38339 $true
.sym 38340 clk_16mhz$2$2
.sym 38341 $false
.sym 38342 $abc$72873$auto$wreduce.cc:454:run$7256[63]
.sym 38343 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[0]
.sym 38344 soc.cpu.decoded_rs2[1]
.sym 38345 soc.cpu.decoded_rs2[0]
.sym 38346 soc.cpu.decoded_rs1[3]
.sym 38347 soc.cpu.decoded_rs2[2]
.sym 38349 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[2]
.sym 38416 $abc$72873$new_n8254_
.sym 38417 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 38418 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[1]
.sym 38419 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[1]
.sym 38422 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 38423 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 38424 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[12]
.sym 38425 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[12]
.sym 38428 $abc$72873$new_n8254_
.sym 38429 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 38430 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[4]
.sym 38431 $abc$72873$auto$memory_bram.cc:926:replace_cell$8362[4]
.sym 38434 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 38435 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 38436 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[2]
.sym 38437 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[2]
.sym 38440 $false
.sym 38441 $abc$72873$new_n5572_
.sym 38442 soc.cpu.reg_op1[3]
.sym 38443 $abc$72873$new_n5462_
.sym 38446 $false
.sym 38447 $abc$72873$new_n5524_
.sym 38448 soc.cpu.reg_op1[15]
.sym 38449 $abc$72873$new_n5462_
.sym 38452 $false
.sym 38453 $abc$72873$new_n5552_
.sym 38454 soc.cpu.reg_op1[8]
.sym 38455 $abc$72873$new_n5462_
.sym 38458 $false
.sym 38459 $abc$72873$new_n5576_
.sym 38460 soc.cpu.reg_op1[2]
.sym 38461 $abc$72873$new_n5462_
.sym 38462 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.sym 38463 clk_16mhz$2$2
.sym 38464 $false
.sym 38465 $abc$72873$new_n5217_
.sym 38466 $abc$72873$auto$simplemap.cc:256:simplemap_eqne$26312
.sym 38467 soc.cpu.cpuregs_rs1[0]
.sym 38468 $abc$72873$new_n5125_
.sym 38469 $abc$72873$new_n5222_
.sym 38470 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.sym 38471 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.sym 38472 $abc$72873$auto$memory_bram.cc:945:replace_cell$8367[15]
.sym 38539 soc.cpu.cpuregs.wdata[15]
.sym 38540 $false
.sym 38541 $false
.sym 38542 $false
.sym 38545 soc.cpu.cpuregs.wdata[4]
.sym 38546 $false
.sym 38547 $false
.sym 38548 $false
.sym 38551 soc.cpu.cpuregs.wdata[12]
.sym 38552 $false
.sym 38553 $false
.sym 38554 $false
.sym 38557 soc.cpu.cpuregs.wdata[6]
.sym 38558 $false
.sym 38559 $false
.sym 38560 $false
.sym 38563 soc.cpu.cpuregs.wdata[1]
.sym 38564 $false
.sym 38565 $false
.sym 38566 $false
.sym 38569 soc.cpu.cpuregs.wdata[10]
.sym 38570 $false
.sym 38571 $false
.sym 38572 $false
.sym 38575 soc.cpu.cpuregs.wdata[11]
.sym 38576 $false
.sym 38577 $false
.sym 38578 $false
.sym 38581 soc.cpu.cpuregs.wdata[5]
.sym 38582 $false
.sym 38583 $false
.sym 38584 $false
.sym 38585 $true
.sym 38586 clk_16mhz$2$2
.sym 38587 $false
.sym 38588 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[3]_new_inv_
.sym 38589 $abc$72873$new_n5207_
.sym 38590 soc.cpu.cpuregs.wdata[15]
.sym 38591 $abc$72873$new_n6883_
.sym 38592 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[16]
.sym 38593 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.sym 38594 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 38595 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 38662 $false
.sym 38663 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 38664 soc.cpu.reg_out[17]
.sym 38665 soc.cpu.reg_next_pc[17]
.sym 38668 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 38669 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 38670 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[10]
.sym 38671 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[10]
.sym 38674 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 38675 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 38676 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[4]
.sym 38677 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[4]
.sym 38680 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 38681 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 38682 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[1]
.sym 38683 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[1]
.sym 38686 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 38687 soc.cpu.latched_stalu
.sym 38688 soc.cpu.alu_out_q[17]
.sym 38689 soc.cpu.reg_out[17]
.sym 38692 soc.cpu.mem_do_rinst
.sym 38693 soc.cpu.mem_do_prefetch
.sym 38694 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[18]
.sym 38695 soc.cpu.reg_op1[20]
.sym 38698 $false
.sym 38699 $false
.sym 38700 $false
.sym 38701 $false
.sym 38704 soc.cpu.mem_do_rinst
.sym 38705 soc.cpu.mem_do_prefetch
.sym 38706 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[16]
.sym 38707 soc.cpu.reg_op1[18]
.sym 38708 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271
.sym 38709 clk_16mhz$2$2
.sym 38710 $false
.sym 38711 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[6]_new_
.sym 38712 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[11]_new_
.sym 38713 $abc$72873$new_n5584_
.sym 38714 soc.cpu.cpuregs.wdata[11]
.sym 38715 $abc$72873$new_n5411_
.sym 38716 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[0]
.sym 38717 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[0]_new_inv_
.sym 38718 $abc$72873$new_n6839_
.sym 38785 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 38786 soc.cpu.latched_stalu
.sym 38787 soc.cpu.alu_out_q[7]
.sym 38788 soc.cpu.reg_out[7]
.sym 38791 $false
.sym 38792 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 38793 soc.cpu.reg_out[8]
.sym 38794 soc.cpu.reg_next_pc[8]
.sym 38797 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 38798 soc.cpu.latched_stalu
.sym 38799 soc.cpu.alu_out_q[7]
.sym 38800 soc.cpu.reg_out[7]
.sym 38803 $false
.sym 38804 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[3]_new_
.sym 38805 soc.cpu.irq_state[0]
.sym 38806 soc.cpu.reg_next_pc[3]
.sym 38809 $false
.sym 38810 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 38811 soc.cpu.reg_out[7]
.sym 38812 soc.cpu.reg_next_pc[7]
.sym 38815 soc.cpu.irq_state[1]
.sym 38816 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[8]_new_
.sym 38817 soc.cpu.reg_next_pc[8]
.sym 38818 soc.cpu.irq_state[0]
.sym 38821 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 38822 soc.cpu.latched_stalu
.sym 38823 soc.cpu.alu_out_q[3]
.sym 38824 soc.cpu.reg_out[3]
.sym 38827 $false
.sym 38828 soc.cpu.instr_jalr
.sym 38829 soc.cpu.is_alu_reg_imm
.sym 38830 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_
.sym 38831 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 38832 clk_16mhz$2$2
.sym 38833 $false
.sym 38834 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32099_new_inv_
.sym 38835 soc.cpu.next_pc[4]
.sym 38836 $abc$72873$new_n8162_
.sym 38837 soc.cpu.cpuregs.wdata[4]
.sym 38838 soc.cpu.cpuregs.wdata[6]
.sym 38839 soc.cpu.decoded_imm_uj[28]
.sym 38840 soc.cpu.decoded_imm_uj[13]
.sym 38841 soc.cpu.instr_auipc
.sym 38908 $false
.sym 38909 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 38910 soc.cpu.reg_out[12]
.sym 38911 soc.cpu.reg_next_pc[12]
.sym 38914 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 38915 soc.cpu.latched_stalu
.sym 38916 soc.cpu.alu_out_q[3]
.sym 38917 soc.cpu.reg_out[3]
.sym 38920 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32067_new_inv_
.sym 38921 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[12]_new_
.sym 38922 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 38923 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[12]
.sym 38926 $false
.sym 38927 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 38928 soc.cpu.reg_out[3]
.sym 38929 soc.cpu.reg_next_pc[3]
.sym 38932 $false
.sym 38933 $false
.sym 38934 $false
.sym 38935 soc.cpu.latched_compr
.sym 38938 soc.cpu.irq_state[1]
.sym 38939 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[12]_new_
.sym 38940 soc.cpu.reg_next_pc[12]
.sym 38941 soc.cpu.irq_state[0]
.sym 38944 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 38945 soc.cpu.latched_stalu
.sym 38946 soc.cpu.alu_out_q[12]
.sym 38947 soc.cpu.reg_out[12]
.sym 38950 soc.cpu.mem_do_rinst
.sym 38951 soc.cpu.mem_do_prefetch
.sym 38952 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[22]
.sym 38953 soc.cpu.reg_op1[24]
.sym 38954 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271
.sym 38955 clk_16mhz$2$2
.sym 38956 $false
.sym 38957 soc.cpu.next_pc[6]
.sym 38958 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[15]_new_inv_
.sym 38959 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[5]
.sym 38960 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32063_new_inv_
.sym 38961 soc.cpu.cpuregs.wdata[16]
.sym 38962 $abc$72873$new_n8202_
.sym 38963 soc.cpu.mem_addr[4]
.sym 38964 soc.cpu.mem_addr[5]
.sym 38993 $false
.sym 39030 $auto$alumacc.cc:474:replace_alu$7667.C[1]
.sym 39032 soc.cpu.mem_la_firstword_xfer
.sym 39033 soc.cpu.next_pc[2]
.sym 39036 $auto$alumacc.cc:474:replace_alu$7667.C[2]
.sym 39037 $false
.sym 39038 $false
.sym 39039 soc.cpu.next_pc[3]
.sym 39040 $auto$alumacc.cc:474:replace_alu$7667.C[1]
.sym 39042 $auto$alumacc.cc:474:replace_alu$7667.C[3]
.sym 39043 $false
.sym 39044 $false
.sym 39045 soc.cpu.next_pc[4]
.sym 39046 $auto$alumacc.cc:474:replace_alu$7667.C[2]
.sym 39048 $auto$alumacc.cc:474:replace_alu$7667.C[4]
.sym 39049 $false
.sym 39050 $false
.sym 39051 soc.cpu.next_pc[5]
.sym 39052 $auto$alumacc.cc:474:replace_alu$7667.C[3]
.sym 39054 $auto$alumacc.cc:474:replace_alu$7667.C[5]
.sym 39055 $false
.sym 39056 $false
.sym 39057 soc.cpu.next_pc[6]
.sym 39058 $auto$alumacc.cc:474:replace_alu$7667.C[4]
.sym 39060 $auto$alumacc.cc:474:replace_alu$7667.C[6]
.sym 39061 $false
.sym 39062 $false
.sym 39063 soc.cpu.next_pc[7]
.sym 39064 $auto$alumacc.cc:474:replace_alu$7667.C[5]
.sym 39066 $auto$alumacc.cc:474:replace_alu$7667.C[7]
.sym 39067 $false
.sym 39068 $false
.sym 39069 soc.cpu.next_pc[8]
.sym 39070 $auto$alumacc.cc:474:replace_alu$7667.C[6]
.sym 39072 $auto$alumacc.cc:474:replace_alu$7667.C[8]
.sym 39073 $false
.sym 39074 $false
.sym 39075 soc.cpu.next_pc[9]
.sym 39076 $auto$alumacc.cc:474:replace_alu$7667.C[7]
.sym 39080 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32035_new_inv_
.sym 39081 soc.cpu.next_pc[21]
.sym 39082 soc.cpu.next_pc[16]
.sym 39083 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[23]_new_
.sym 39084 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32091_new_inv_
.sym 39085 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32023_new_inv_
.sym 39086 pwm_connectorIF[15]
.sym 39087 pwm_connectorIF[8]
.sym 39116 $auto$alumacc.cc:474:replace_alu$7667.C[8]
.sym 39153 $auto$alumacc.cc:474:replace_alu$7667.C[9]
.sym 39154 $false
.sym 39155 $false
.sym 39156 soc.cpu.next_pc[10]
.sym 39157 $auto$alumacc.cc:474:replace_alu$7667.C[8]
.sym 39159 $auto$alumacc.cc:474:replace_alu$7667.C[10]
.sym 39160 $false
.sym 39161 $false
.sym 39162 soc.cpu.next_pc[11]
.sym 39163 $auto$alumacc.cc:474:replace_alu$7667.C[9]
.sym 39165 $auto$alumacc.cc:474:replace_alu$7667.C[11]
.sym 39166 $false
.sym 39167 $false
.sym 39168 soc.cpu.next_pc[12]
.sym 39169 $auto$alumacc.cc:474:replace_alu$7667.C[10]
.sym 39171 $auto$alumacc.cc:474:replace_alu$7667.C[12]
.sym 39172 $false
.sym 39173 $false
.sym 39174 soc.cpu.next_pc[13]
.sym 39175 $auto$alumacc.cc:474:replace_alu$7667.C[11]
.sym 39177 $auto$alumacc.cc:474:replace_alu$7667.C[13]
.sym 39178 $false
.sym 39179 $false
.sym 39180 soc.cpu.next_pc[14]
.sym 39181 $auto$alumacc.cc:474:replace_alu$7667.C[12]
.sym 39183 $auto$alumacc.cc:474:replace_alu$7667.C[14]
.sym 39184 $false
.sym 39185 $false
.sym 39186 soc.cpu.next_pc[15]
.sym 39187 $auto$alumacc.cc:474:replace_alu$7667.C[13]
.sym 39189 $auto$alumacc.cc:474:replace_alu$7667.C[15]
.sym 39190 $false
.sym 39191 $false
.sym 39192 soc.cpu.next_pc[16]
.sym 39193 $auto$alumacc.cc:474:replace_alu$7667.C[14]
.sym 39195 $auto$alumacc.cc:474:replace_alu$7667.C[16]
.sym 39196 $false
.sym 39197 $false
.sym 39198 soc.cpu.next_pc[17]
.sym 39199 $auto$alumacc.cc:474:replace_alu$7667.C[15]
.sym 39203 soc.cpu.next_pc[20]
.sym 39204 soc.cpu.cpuregs.wdata[28]
.sym 39205 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32051_new_inv_
.sym 39206 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[28]_new_
.sym 39207 $abc$72873$new_n6907_
.sym 39208 pwm_connectorIF[1]
.sym 39209 pwm_connectorIF[5]
.sym 39210 pwm_connectorIF[2]
.sym 39239 $auto$alumacc.cc:474:replace_alu$7667.C[16]
.sym 39276 $auto$alumacc.cc:474:replace_alu$7667.C[17]
.sym 39277 $false
.sym 39278 $false
.sym 39279 soc.cpu.next_pc[18]
.sym 39280 $auto$alumacc.cc:474:replace_alu$7667.C[16]
.sym 39282 $auto$alumacc.cc:474:replace_alu$7667.C[18]
.sym 39283 $false
.sym 39284 $false
.sym 39285 soc.cpu.next_pc[19]
.sym 39286 $auto$alumacc.cc:474:replace_alu$7667.C[17]
.sym 39288 $auto$alumacc.cc:474:replace_alu$7667.C[19]
.sym 39289 $false
.sym 39290 $false
.sym 39291 soc.cpu.next_pc[20]
.sym 39292 $auto$alumacc.cc:474:replace_alu$7667.C[18]
.sym 39294 $auto$alumacc.cc:474:replace_alu$7667.C[20]
.sym 39295 $false
.sym 39296 $false
.sym 39297 soc.cpu.next_pc[21]
.sym 39298 $auto$alumacc.cc:474:replace_alu$7667.C[19]
.sym 39300 $auto$alumacc.cc:474:replace_alu$7667.C[21]
.sym 39301 $false
.sym 39302 $false
.sym 39303 soc.cpu.next_pc[22]
.sym 39304 $auto$alumacc.cc:474:replace_alu$7667.C[20]
.sym 39306 $auto$alumacc.cc:474:replace_alu$7667.C[22]
.sym 39307 $false
.sym 39308 $false
.sym 39309 soc.cpu.next_pc[23]
.sym 39310 $auto$alumacc.cc:474:replace_alu$7667.C[21]
.sym 39312 $auto$alumacc.cc:474:replace_alu$7667.C[23]
.sym 39313 $false
.sym 39314 $false
.sym 39315 soc.cpu.next_pc[24]
.sym 39316 $auto$alumacc.cc:474:replace_alu$7667.C[22]
.sym 39318 $auto$alumacc.cc:474:replace_alu$7667.C[24]
.sym 39319 $false
.sym 39320 $false
.sym 39321 soc.cpu.next_pc[25]
.sym 39322 $auto$alumacc.cc:474:replace_alu$7667.C[23]
.sym 39326 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[3]
.sym 39327 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32003_new_inv_
.sym 39328 soc.cpu.decoded_imm[27]
.sym 39329 soc.cpu.decoded_imm[15]
.sym 39330 soc.cpu.decoded_imm[3]
.sym 39331 soc.cpu.decoded_imm[18]
.sym 39332 soc.cpu.decoded_imm[17]
.sym 39333 soc.cpu.decoded_imm[24]
.sym 39362 $auto$alumacc.cc:474:replace_alu$7667.C[24]
.sym 39399 $auto$alumacc.cc:474:replace_alu$7667.C[25]
.sym 39400 $false
.sym 39401 $false
.sym 39402 soc.cpu.next_pc[26]
.sym 39403 $auto$alumacc.cc:474:replace_alu$7667.C[24]
.sym 39405 $auto$alumacc.cc:474:replace_alu$7667.C[26]
.sym 39406 $false
.sym 39407 $false
.sym 39408 soc.cpu.next_pc[27]
.sym 39409 $auto$alumacc.cc:474:replace_alu$7667.C[25]
.sym 39411 $auto$alumacc.cc:474:replace_alu$7667.C[27]
.sym 39412 $false
.sym 39413 $false
.sym 39414 soc.cpu.next_pc[28]
.sym 39415 $auto$alumacc.cc:474:replace_alu$7667.C[26]
.sym 39417 $auto$alumacc.cc:474:replace_alu$7667.C[28]
.sym 39418 $false
.sym 39419 $false
.sym 39420 soc.cpu.next_pc[29]
.sym 39421 $auto$alumacc.cc:474:replace_alu$7667.C[27]
.sym 39423 $auto$alumacc.cc:474:replace_alu$7667.C[29]
.sym 39424 $false
.sym 39425 $false
.sym 39426 soc.cpu.next_pc[30]
.sym 39427 $auto$alumacc.cc:474:replace_alu$7667.C[28]
.sym 39430 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 39431 soc.cpu.reg_out[31]
.sym 39432 soc.cpu.reg_next_pc[31]
.sym 39433 $auto$alumacc.cc:474:replace_alu$7667.C[29]
.sym 39436 soc.cpu.is_lui_auipc_jal
.sym 39437 soc.cpu.cpuregs_rs1[24]
.sym 39438 soc.cpu.reg_pc[24]
.sym 39439 soc.cpu.instr_lui
.sym 39442 soc.cpu.mem_wdata[22]
.sym 39443 $false
.sym 39444 $false
.sym 39445 $false
.sym 39446 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39476
.sym 39447 clk_16mhz$2$2
.sym 39448 $false
.sym 39450 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[1]
.sym 39451 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[2]
.sym 39452 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[3]
.sym 39453 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[4]
.sym 39454 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[5]
.sym 39455 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[6]
.sym 39456 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[7]
.sym 39523 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 39524 soc.cpu.latched_stalu
.sym 39525 soc.cpu.alu_out_q[20]
.sym 39526 soc.cpu.reg_out[20]
.sym 39529 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 39530 soc.cpu.latched_stalu
.sym 39531 soc.cpu.alu_out_q[28]
.sym 39532 soc.cpu.reg_out[28]
.sym 39535 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 39536 soc.cpu.mem_rdata_q[26]
.sym 39537 soc.cpu.instr_auipc
.sym 39538 soc.cpu.instr_lui
.sym 39541 $false
.sym 39542 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 39543 $abc$72873$soc.cpu.mem_rdata_latched[20]_new_inv_
.sym 39544 soc.cpu.mem_rdata_latched[12]
.sym 39547 $false
.sym 39548 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 39549 $abc$72873$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 39550 soc.cpu.mem_rdata_latched[4]
.sym 39553 $abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 39554 $false
.sym 39555 $false
.sym 39556 $false
.sym 39559 $abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 39560 $false
.sym 39561 $false
.sym 39562 $false
.sym 39565 $false
.sym 39566 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 39567 $abc$72873$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 39568 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 39569 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 39570 clk_16mhz$2$2
.sym 39571 $false
.sym 39572 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[8]
.sym 39573 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[9]
.sym 39574 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[10]
.sym 39575 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[11]
.sym 39576 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[12]
.sym 39577 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[13]
.sym 39578 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[14]
.sym 39579 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[15]
.sym 39646 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[2]
.sym 39647 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 39648 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[1]
.sym 39649 $abc$72873$new_n6819_
.sym 39652 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 39653 soc.cpu.mem_rdata_q[30]
.sym 39654 soc.cpu.instr_auipc
.sym 39655 soc.cpu.instr_lui
.sym 39658 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[5]
.sym 39659 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 39660 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[4]
.sym 39661 $abc$72873$new_n6819_
.sym 39664 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 39665 soc.cpu.irq_state[0]
.sym 39666 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[15]_new_inv_
.sym 39667 soc.cpu.reg_next_pc[16]
.sym 39670 $false
.sym 39671 $abc$72873$new_n6827_
.sym 39672 soc.cpu.reg_next_pc[3]
.sym 39673 $abc$72873$new_n6813_
.sym 39676 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[6]
.sym 39677 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 39678 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[5]
.sym 39679 $abc$72873$new_n6819_
.sym 39682 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[3]
.sym 39683 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 39684 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[2]
.sym 39685 $abc$72873$new_n6819_
.sym 39688 $abc$72873$new_n5405_
.sym 39689 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 39690 soc.cpu.instr_jal
.sym 39691 soc.cpu.decoded_imm_uj[29]
.sym 39692 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 39693 clk_16mhz$2$2
.sym 39694 $abc$72873$auto$rtlil.cc:1981:NotGate$71779
.sym 39695 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[16]
.sym 39696 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[17]
.sym 39697 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[18]
.sym 39698 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[19]
.sym 39699 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[20]
.sym 39700 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[21]
.sym 39701 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[22]
.sym 39702 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[23]
.sym 39769 $false
.sym 39770 $false
.sym 39771 $false
.sym 39772 pwm_connectorIF[24]
.sym 39775 $false
.sym 39776 $abc$72873$new_n6939_
.sym 39777 soc.cpu.reg_next_pc[31]
.sym 39778 $abc$72873$new_n6813_
.sym 39781 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[16]
.sym 39782 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 39783 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[15]
.sym 39784 $abc$72873$new_n6819_
.sym 39787 $false
.sym 39788 $abc$72873$new_n6907_
.sym 39789 soc.cpu.reg_next_pc[23]
.sym 39790 $abc$72873$new_n6813_
.sym 39793 $false
.sym 39794 $abc$72873$new_n6895_
.sym 39795 soc.cpu.reg_next_pc[20]
.sym 39796 $abc$72873$new_n6813_
.sym 39799 $false
.sym 39800 $abc$72873$new_n6829_
.sym 39801 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[3]
.sym 39802 $abc$72873$new_n6821_
.sym 39805 $false
.sym 39806 $abc$72873$new_n6937_
.sym 39807 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[30]
.sym 39808 $abc$72873$new_n6821_
.sym 39811 $false
.sym 39812 $abc$72873$new_n6825_
.sym 39813 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[2]
.sym 39814 $abc$72873$new_n6821_
.sym 39815 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 39816 clk_16mhz$2$2
.sym 39817 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 39818 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[24]
.sym 39819 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[25]
.sym 39820 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[26]
.sym 39821 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[27]
.sym 39822 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[28]
.sym 39823 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[29]
.sym 39824 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[30]
.sym 39825 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[31]
.sym 39892 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[20]
.sym 39893 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 39894 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[19]
.sym 39895 $abc$72873$new_n6819_
.sym 39898 $false
.sym 39899 $false
.sym 39900 $false
.sym 39901 pwm_connectorIF[27]
.sym 39904 pwm_connectorIF[30]
.sym 39905 pwm_connectorIF[29]
.sym 39906 pwm_connectorIF[28]
.sym 39907 pwm_connectorIF[27]
.sym 39910 $abc$72873$auto$alumacc.cc:491:replace_alu$7481[31]
.sym 39911 pwmIF.state
.sym 39912 $abc$72873$new_n6296_
.sym 39913 $abc$72873$auto$rtlil.cc:1848:ReduceOr$7507_new_inv_
.sym 39916 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[23]
.sym 39917 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 39918 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[22]
.sym 39919 $abc$72873$new_n6819_
.sym 39922 $false
.sym 39923 $false
.sym 39924 $false
.sym 39925 pwm_connectorIF[30]
.sym 39928 $abc$72873$new_n5401_
.sym 39929 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 39930 soc.cpu.instr_jal
.sym 39931 soc.cpu.decoded_imm_uj[30]
.sym 39934 $abc$72873$new_n5419_
.sym 39935 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 39936 soc.cpu.instr_jal
.sym 39937 soc.cpu.decoded_imm_uj[13]
.sym 39938 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 39939 clk_16mhz$2$2
.sym 39940 $abc$72873$auto$rtlil.cc:1981:NotGate$71779
.sym 39941 $abc$72873$new_n6921_
.sym 39943 $abc$72873$new_n6941_
.sym 39945 soc.cpu.decoded_imm_uj[27]
.sym 39946 soc.cpu.decoded_imm_uj[25]
.sym 39947 soc.cpu.decoded_imm_uj[20]
.sym 39948 soc.cpu.decoded_imm_uj[23]
.sym 40039 $false
.sym 40040 $false
.sym 40041 $false
.sym 40042 pwm_connectorIF[18]
.sym 40045 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[27]
.sym 40046 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 40047 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[26]
.sym 40048 $abc$72873$new_n6819_
.sym 40057 $false
.sym 40058 $false
.sym 40059 $false
.sym 40060 pwm_connectorIF[28]
.sym 40109 $false
.sym 40165 $abc$72873$auto$maccmap.cc:111:fulladd$26102[1]
.sym 40168 $abc$72873$auto$maccmap.cc:112:fulladd$26103[1]
.sym 40169 soc.cpu.pcpi_mul.rs2[37]
.sym 40170 soc.cpu.pcpi_mul.rdx[33]
.sym 40171 soc.cpu.pcpi_mul.rdx[39]
.sym 40239 soc.cpu.pcpi_mul.rdx[37]
.sym 40240 soc.cpu.pcpi_mul.rd[37]
.sym 40241 soc.cpu.pcpi_mul.rs1[0]
.sym 40242 soc.cpu.pcpi_mul.rs2[37]
.sym 40245 soc.cpu.pcpi_mul.rs2[38]
.sym 40246 soc.cpu.pcpi_mul.rs1[0]
.sym 40247 soc.cpu.pcpi_mul.rdx[38]
.sym 40248 soc.cpu.pcpi_mul.rd[38]
.sym 40251 soc.cpu.pcpi_mul.rs2[37]
.sym 40252 soc.cpu.pcpi_mul.rs1[0]
.sym 40253 soc.cpu.pcpi_mul.rdx[37]
.sym 40254 soc.cpu.pcpi_mul.rd[37]
.sym 40257 $false
.sym 40258 $false
.sym 40259 $false
.sym 40260 $false
.sym 40263 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40264 soc.cpu.pcpi_mul.rs2[37]
.sym 40265 soc.cpu.pcpi_mul.instr_mulh
.sym 40266 soc.cpu.reg_op2[31]
.sym 40269 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40270 soc.cpu.pcpi_mul.rs2[39]
.sym 40271 soc.cpu.pcpi_mul.instr_mulh
.sym 40272 soc.cpu.reg_op2[31]
.sym 40275 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40276 soc.cpu.pcpi_mul.rs2[38]
.sym 40277 soc.cpu.pcpi_mul.instr_mulh
.sym 40278 soc.cpu.reg_op2[31]
.sym 40281 $false
.sym 40282 $false
.sym 40283 $false
.sym 40284 $false
.sym 40285 resetn$2
.sym 40286 clk_16mhz$2$2
.sym 40287 $false
.sym 40293 soc.cpu.pcpi_mul.rd[34]
.sym 40294 soc.cpu.pcpi_mul.rd[35]
.sym 40295 soc.cpu.pcpi_mul.rdx[36]
.sym 40296 soc.cpu.pcpi_mul.rd[33]
.sym 40298 soc.cpu.pcpi_mul.rd[36]
.sym 40364 $false
.sym 40401 $auto$maccmap.cc:240:synth$26141.C[2]
.sym 40403 $abc$72873$auto$maccmap.cc:111:fulladd$26138[1]
.sym 40404 $abc$72873$auto$maccmap.cc:112:fulladd$26139[0]
.sym 40407 $auto$maccmap.cc:240:synth$26141.C[3]
.sym 40408 $false
.sym 40409 $abc$72873$auto$maccmap.cc:111:fulladd$26138[2]
.sym 40410 $abc$72873$auto$maccmap.cc:112:fulladd$26139[1]
.sym 40411 $auto$maccmap.cc:240:synth$26141.C[2]
.sym 40413 $auto$maccmap.cc:240:synth$26141.C[4]
.sym 40414 $false
.sym 40415 $abc$72873$auto$maccmap.cc:111:fulladd$26138[3]
.sym 40416 $abc$72873$auto$maccmap.cc:112:fulladd$26139[2]
.sym 40417 $auto$maccmap.cc:240:synth$26141.C[3]
.sym 40420 $false
.sym 40421 $false
.sym 40422 $abc$72873$auto$maccmap.cc:112:fulladd$26139[3]
.sym 40423 $auto$maccmap.cc:240:synth$26141.C[4]
.sym 40426 soc.cpu.pcpi_mul.rdx[40]
.sym 40427 soc.cpu.pcpi_mul.rd[40]
.sym 40428 soc.cpu.pcpi_mul.rs1[0]
.sym 40429 soc.cpu.pcpi_mul.rs2[40]
.sym 40432 $false
.sym 40433 $abc$72873$auto$maccmap.cc:111:fulladd$26138[1]
.sym 40434 $abc$72873$auto$maccmap.cc:112:fulladd$26139[0]
.sym 40435 $false
.sym 40448 resetn$2
.sym 40449 clk_16mhz$2$2
.sym 40450 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40451 $abc$72873$auto$maccmap.cc:112:fulladd$26139[0]
.sym 40452 $abc$72873$auto$maccmap.cc:112:fulladd$25955[0]
.sym 40453 $abc$72873$auto$maccmap.cc:112:fulladd$26103[3]
.sym 40454 $abc$72873$auto$maccmap.cc:111:fulladd$26102[3]
.sym 40455 soc.cpu.pcpi_mul.rdx[35]
.sym 40456 soc.cpu.pcpi_mul.rdx[58]
.sym 40457 soc.cpu.pcpi_mul.rs2[53]
.sym 40458 soc.cpu.pcpi_mul.rs2[36]
.sym 40525 soc.cpu.pcpi_mul.rdx[38]
.sym 40526 soc.cpu.pcpi_mul.rd[38]
.sym 40527 soc.cpu.pcpi_mul.rs1[0]
.sym 40528 soc.cpu.pcpi_mul.rs2[38]
.sym 40531 soc.cpu.pcpi_mul.rs2[39]
.sym 40532 soc.cpu.pcpi_mul.rs1[0]
.sym 40533 soc.cpu.pcpi_mul.rdx[39]
.sym 40534 soc.cpu.pcpi_mul.rd[39]
.sym 40537 soc.cpu.pcpi_mul.rs2[28]
.sym 40538 soc.cpu.pcpi_mul.rs1[0]
.sym 40539 soc.cpu.pcpi_mul.rdx[28]
.sym 40540 soc.cpu.pcpi_mul.rd[28]
.sym 40543 soc.cpu.pcpi_mul.rdx[39]
.sym 40544 soc.cpu.pcpi_mul.rd[39]
.sym 40545 soc.cpu.pcpi_mul.rs1[0]
.sym 40546 soc.cpu.pcpi_mul.rs2[39]
.sym 40549 soc.cpu.pcpi_mul.rs2[40]
.sym 40550 soc.cpu.pcpi_mul.rs1[0]
.sym 40551 soc.cpu.pcpi_mul.rdx[40]
.sym 40552 soc.cpu.pcpi_mul.rd[40]
.sym 40555 $false
.sym 40556 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 40557 soc.cpu.pcpi_mul.rd[8]
.sym 40558 soc.cpu.pcpi_mul.rd[40]
.sym 40561 $false
.sym 40562 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 40563 soc.cpu.pcpi_mul.rd[28]
.sym 40564 soc.cpu.pcpi_mul.rd[60]
.sym 40567 $false
.sym 40568 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 40569 soc.cpu.pcpi_mul.rd[3]
.sym 40570 soc.cpu.pcpi_mul.rd[35]
.sym 40571 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538
.sym 40572 clk_16mhz$2$2
.sym 40573 $false
.sym 40574 $abc$72873$auto$maccmap.cc:111:fulladd$26005[1]
.sym 40575 $abc$72873$auto$maccmap.cc:111:fulladd$26005[3]
.sym 40576 $abc$72873$auto$maccmap.cc:111:fulladd$26005[2]
.sym 40577 $abc$72873$auto$maccmap.cc:112:fulladd$26006[1]
.sym 40578 $abc$72873$auto$maccmap.cc:112:fulladd$26006[3]
.sym 40579 $abc$72873$auto$maccmap.cc:112:fulladd$26013[0]
.sym 40580 $abc$72873$auto$maccmap.cc:112:fulladd$26006[2]
.sym 40581 pwm_connectorIB[11]
.sym 40648 $false
.sym 40649 $false
.sym 40650 $false
.sym 40651 $false
.sym 40654 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40655 soc.cpu.pcpi_mul.rs2[56]
.sym 40656 soc.cpu.pcpi_mul.instr_mulh
.sym 40657 soc.cpu.reg_op2[31]
.sym 40660 $false
.sym 40661 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40662 soc.cpu.reg_op2[18]
.sym 40663 soc.cpu.pcpi_mul.rs2[17]
.sym 40666 $false
.sym 40667 $false
.sym 40668 $false
.sym 40669 $false
.sym 40672 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40673 soc.cpu.pcpi_mul.rs2[58]
.sym 40674 soc.cpu.pcpi_mul.instr_mulh
.sym 40675 soc.cpu.reg_op2[31]
.sym 40678 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40679 soc.cpu.pcpi_mul.rs2[60]
.sym 40680 soc.cpu.pcpi_mul.instr_mulh
.sym 40681 soc.cpu.reg_op2[31]
.sym 40684 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40685 soc.cpu.pcpi_mul.rs2[57]
.sym 40686 soc.cpu.pcpi_mul.instr_mulh
.sym 40687 soc.cpu.reg_op2[31]
.sym 40690 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40691 soc.cpu.pcpi_mul.rs2[59]
.sym 40692 soc.cpu.pcpi_mul.instr_mulh
.sym 40693 soc.cpu.reg_op2[31]
.sym 40694 resetn$2
.sym 40695 clk_16mhz$2$2
.sym 40696 $false
.sym 40698 soc.cpu.pcpi_mul.rd[54]
.sym 40699 soc.cpu.pcpi_mul.rd[55]
.sym 40700 soc.cpu.pcpi_mul.rdx[56]
.sym 40701 soc.cpu.pcpi_mul.rd[57]
.sym 40704 soc.cpu.pcpi_mul.rd[53]
.sym 40733 $false
.sym 40770 $auto$maccmap.cc:240:synth$26023.C[2]
.sym 40772 $abc$72873$auto$maccmap.cc:111:fulladd$26020[1]
.sym 40773 $abc$72873$auto$maccmap.cc:112:fulladd$26021[0]
.sym 40776 $auto$maccmap.cc:240:synth$26023.C[3]
.sym 40777 $false
.sym 40778 $abc$72873$auto$maccmap.cc:111:fulladd$26020[2]
.sym 40779 $abc$72873$auto$maccmap.cc:112:fulladd$26021[1]
.sym 40780 $auto$maccmap.cc:240:synth$26023.C[2]
.sym 40782 $auto$maccmap.cc:240:synth$26023.C[4]
.sym 40783 $false
.sym 40784 $abc$72873$auto$maccmap.cc:111:fulladd$26020[3]
.sym 40785 $abc$72873$auto$maccmap.cc:112:fulladd$26021[2]
.sym 40786 $auto$maccmap.cc:240:synth$26023.C[3]
.sym 40789 $false
.sym 40790 $false
.sym 40791 $abc$72873$auto$maccmap.cc:112:fulladd$26021[3]
.sym 40792 $auto$maccmap.cc:240:synth$26023.C[4]
.sym 40795 $false
.sym 40796 $abc$72873$auto$maccmap.cc:111:fulladd$26020[1]
.sym 40797 $abc$72873$auto$maccmap.cc:112:fulladd$26021[0]
.sym 40798 $false
.sym 40801 soc.cpu.pcpi_mul.rdx[4]
.sym 40802 soc.cpu.pcpi_mul.rd[4]
.sym 40803 soc.cpu.pcpi_mul.rs1[0]
.sym 40804 soc.cpu.pcpi_mul.rs2[4]
.sym 40807 soc.cpu.pcpi_mul.rdx[8]
.sym 40808 soc.cpu.pcpi_mul.rd[8]
.sym 40809 soc.cpu.pcpi_mul.rs1[0]
.sym 40810 soc.cpu.pcpi_mul.rs2[8]
.sym 40817 resetn$2
.sym 40818 clk_16mhz$2$2
.sym 40819 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40821 soc.cpu.pcpi_mul.rd[22]
.sym 40822 soc.cpu.pcpi_mul.rd[23]
.sym 40823 soc.cpu.pcpi_mul.rdx[24]
.sym 40824 soc.cpu.pcpi_mul.rd[20]
.sym 40825 soc.cpu.pcpi_mul.rd[21]
.sym 40827 soc.cpu.pcpi_mul.rd[24]
.sym 40894 soc.cpu.pcpi_mul.rs2[8]
.sym 40895 soc.cpu.pcpi_mul.rs1[0]
.sym 40896 soc.cpu.pcpi_mul.rdx[8]
.sym 40897 soc.cpu.pcpi_mul.rd[8]
.sym 40900 soc.cpu.pcpi_mul.rs2[11]
.sym 40901 soc.cpu.pcpi_mul.rs1[0]
.sym 40902 soc.cpu.pcpi_mul.rdx[11]
.sym 40903 soc.cpu.pcpi_mul.rd[11]
.sym 40906 soc.cpu.pcpi_mul.rdx[11]
.sym 40907 soc.cpu.pcpi_mul.rd[11]
.sym 40908 soc.cpu.pcpi_mul.rs1[0]
.sym 40909 soc.cpu.pcpi_mul.rs2[11]
.sym 40912 soc.cpu.pcpi_mul.rs2[5]
.sym 40913 soc.cpu.pcpi_mul.rs1[0]
.sym 40914 soc.cpu.pcpi_mul.rdx[5]
.sym 40915 soc.cpu.pcpi_mul.rd[5]
.sym 40918 soc.cpu.pcpi_mul.rs2[16]
.sym 40919 soc.cpu.pcpi_mul.rs1[0]
.sym 40920 soc.cpu.pcpi_mul.rdx[16]
.sym 40921 soc.cpu.pcpi_mul.rd[16]
.sym 40924 soc.cpu.pcpi_mul.rs2[24]
.sym 40925 soc.cpu.pcpi_mul.rs1[0]
.sym 40926 soc.cpu.pcpi_mul.rdx[24]
.sym 40927 soc.cpu.pcpi_mul.rd[24]
.sym 40930 soc.cpu.pcpi_mul.rdx[5]
.sym 40931 soc.cpu.pcpi_mul.rd[5]
.sym 40932 soc.cpu.pcpi_mul.rs1[0]
.sym 40933 soc.cpu.pcpi_mul.rs2[5]
.sym 40936 soc.cpu.mem_wdata[18]
.sym 40937 $false
.sym 40938 $false
.sym 40939 $false
.sym 40940 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40532
.sym 40941 clk_16mhz$2$2
.sym 40942 $false
.sym 40943 $abc$72873$auto$maccmap.cc:111:fulladd$26052[3]
.sym 40944 $abc$72873$auto$maccmap.cc:112:fulladd$26053[1]
.sym 40945 $abc$72873$auto$maccmap.cc:112:fulladd$26053[3]
.sym 40946 $abc$72873$auto$maccmap.cc:111:fulladd$26052[2]
.sym 40947 $abc$72873$auto$maccmap.cc:112:fulladd$26110[1]
.sym 40948 $abc$72873$auto$maccmap.cc:112:fulladd$26053[2]
.sym 40949 $abc$72873$auto$maccmap.cc:111:fulladd$26109[1]
.sym 40950 soc.cpu.pcpi_mul.pcpi_rd[21]
.sym 41017 soc.cpu.pcpi_mul.rdx[21]
.sym 41018 soc.cpu.pcpi_mul.rd[21]
.sym 41019 soc.cpu.pcpi_mul.rs1[0]
.sym 41020 soc.cpu.pcpi_mul.rs2[21]
.sym 41029 soc.cpu.pcpi_mul.rdx[7]
.sym 41030 soc.cpu.pcpi_mul.rd[7]
.sym 41031 soc.cpu.pcpi_mul.rs1[0]
.sym 41032 soc.cpu.pcpi_mul.rs2[7]
.sym 41035 soc.cpu.pcpi_mul.rs2[7]
.sym 41036 soc.cpu.pcpi_mul.rs1[0]
.sym 41037 soc.cpu.pcpi_mul.rdx[7]
.sym 41038 soc.cpu.pcpi_mul.rd[7]
.sym 41047 soc.cpu.mem_wdata[13]
.sym 41048 $false
.sym 41049 $false
.sym 41050 $false
.sym 41053 soc.cpu.mem_wdata[14]
.sym 41054 $false
.sym 41055 $false
.sym 41056 $false
.sym 41059 soc.cpu.mem_wdata[8]
.sym 41060 $false
.sym 41061 $false
.sym 41062 $false
.sym 41063 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40268
.sym 41064 clk_16mhz$2$2
.sym 41065 $false
.sym 41066 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][9]_new_inv_
.sym 41067 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][11]_new_inv_
.sym 41068 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][7]_new_inv_
.sym 41069 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][9]_new_inv_
.sym 41070 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][1]_new_inv_
.sym 41071 soc.cpu.pcpi_mul.rs2[22]
.sym 41072 soc.cpu.pcpi_mul.rs2[24]
.sym 41073 soc.cpu.pcpi_mul.rs2[21]
.sym 41140 $false
.sym 41141 soc.cpu.reg_op2[1]
.sym 41142 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][3]_new_inv_
.sym 41143 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][5]_new_inv_
.sym 41146 $false
.sym 41147 soc.cpu.reg_op2[0]
.sym 41148 soc.cpu.reg_op1[2]
.sym 41149 soc.cpu.reg_op1[3]
.sym 41152 $false
.sym 41153 soc.cpu.reg_op2[1]
.sym 41154 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][5]_new_inv_
.sym 41155 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][7]_new_inv_
.sym 41158 $false
.sym 41159 soc.cpu.reg_op2[1]
.sym 41160 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][1]_new_inv_
.sym 41161 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][3]_new_inv_
.sym 41164 $false
.sym 41165 soc.cpu.pcpi_mul.mul_waiting$2
.sym 41166 soc.cpu.reg_op1[6]
.sym 41167 soc.cpu.pcpi_mul.rs1[7]
.sym 41170 $false
.sym 41171 $false
.sym 41172 $false
.sym 41173 $false
.sym 41176 $false
.sym 41177 soc.cpu.pcpi_mul.mul_waiting$2
.sym 41178 soc.cpu.reg_op1[5]
.sym 41179 soc.cpu.pcpi_mul.rs1[6]
.sym 41182 soc.cpu.pcpi_mul.mul_waiting$2
.sym 41183 soc.cpu.pcpi_mul.rs2[44]
.sym 41184 soc.cpu.pcpi_mul.instr_mulh
.sym 41185 soc.cpu.reg_op2[31]
.sym 41186 resetn$2
.sym 41187 clk_16mhz$2$2
.sym 41188 $false
.sym 41189 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][5]_new_inv_
.sym 41190 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][9]_new_inv_
.sym 41191 $abc$72873$new_n8040_
.sym 41192 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][15]_new_inv_
.sym 41193 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][29]_new_inv_
.sym 41194 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[5]_new_
.sym 41195 soc.cpu.mem_wdata[21]
.sym 41196 soc.cpu.mem_wdata[22]
.sym 41263 soc.cpu.reg_op1[21]
.sym 41264 soc.cpu.reg_op2[21]
.sym 41265 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 41266 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 41269 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31519[1]_new_inv_
.sym 41270 soc.cpu.reg_op1[29]
.sym 41271 soc.cpu.reg_op2[29]
.sym 41272 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 41275 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31583[1]_new_inv_
.sym 41276 soc.cpu.reg_op1[21]
.sym 41277 soc.cpu.reg_op2[21]
.sym 41278 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 41281 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31599[1]_new_inv_
.sym 41282 soc.cpu.reg_op1[19]
.sym 41283 soc.cpu.reg_op2[19]
.sym 41284 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 41287 $false
.sym 41288 $abc$72873$new_n8122_
.sym 41289 $abc$72873$new_n8121_
.sym 41290 $abc$72873$new_n8117_
.sym 41293 soc.cpu.reg_op1[29]
.sym 41294 soc.cpu.reg_op2[29]
.sym 41295 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 41296 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 41299 $abc$72873$new_n8042_
.sym 41300 $abc$72873$new_n8041_
.sym 41301 $abc$72873$new_n8040_
.sym 41302 $abc$72873$new_n8036_
.sym 41305 $false
.sym 41306 soc.cpu.reg_op2[2]
.sym 41307 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][7]_new_inv_
.sym 41308 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][11]_new_inv_
.sym 41312 $abc$72873$new_n8001_
.sym 41313 $abc$72873$new_n8056_
.sym 41314 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31615[1]_new_inv_
.sym 41315 $abc$72873$new_n8100_
.sym 41316 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_
.sym 41317 $abc$72873$new_n8000_
.sym 41318 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[9]_new_
.sym 41319 $abc$72873$new_n7994_
.sym 41386 $abc$72873$new_n8062_
.sym 41387 $abc$72873$new_n8061_
.sym 41388 $abc$72873$new_n8060_
.sym 41389 $abc$72873$new_n8056_
.sym 41392 soc.cpu.reg_op1[23]
.sym 41393 soc.cpu.reg_op2[23]
.sym 41394 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 41395 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 41398 $false
.sym 41399 soc.cpu.reg_op2[2]
.sym 41400 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][3]_new_inv_
.sym 41401 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][7]_new_inv_
.sym 41404 $false
.sym 41405 $false
.sym 41406 soc.cpu.reg_op2[2]
.sym 41407 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][3]_new_inv_
.sym 41410 $abc$72873$new_n7737_
.sym 41411 soc.cpu.reg_op2[3]
.sym 41412 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][11]_new_inv_
.sym 41413 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][19]_new_inv_
.sym 41416 $false
.sym 41417 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_
.sym 41418 $abc$72873$new_n7991_
.sym 41419 soc.cpu.reg_op2[3]
.sym 41422 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31567[1]_new_inv_
.sym 41423 soc.cpu.reg_op1[23]
.sym 41424 soc.cpu.reg_op2[23]
.sym 41425 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 41428 $abc$72873$new_n8022_
.sym 41429 $abc$72873$new_n8021_
.sym 41430 $abc$72873$new_n8020_
.sym 41431 $abc$72873$new_n8016_
.sym 41435 $abc$72873$new_n8126_
.sym 41436 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31511[1]_new_inv_
.sym 41437 $abc$72873$new_n8106_
.sym 41438 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][30]_new_inv_
.sym 41439 $abc$72873$new_n8050_
.sym 41440 $abc$72873$new_n8128_
.sym 41441 soc.cpu.mem_la_wdata[14]
.sym 41442 soc.cpu.mem_wdata[20]
.sym 41509 soc.cpu.reg_op1[14]
.sym 41510 soc.cpu.reg_op2[14]
.sym 41511 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 41512 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 41515 $abc$72873$new_n7967_
.sym 41516 $abc$72873$new_n7962_
.sym 41517 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][30]_new_inv_
.sym 41518 $abc$72873$new_n7737_
.sym 41521 $false
.sym 41522 $abc$72873$new_n7991_
.sym 41523 soc.cpu.reg_op2[3]
.sym 41524 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][7]_new_inv_
.sym 41527 $false
.sym 41528 soc.cpu.reg_op2[3]
.sym 41529 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_
.sym 41530 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][12]_new_inv_
.sym 41533 $false
.sym 41534 soc.cpu.reg_op2[2]
.sym 41535 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][8]_new_inv_
.sym 41536 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][12]_new_inv_
.sym 41539 $abc$72873$new_n7737_
.sym 41540 soc.cpu.reg_op2[3]
.sym 41541 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][12]_new_inv_
.sym 41542 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][20]_new_inv_
.sym 41551 $false
.sym 41552 soc.cpu.reg_op2[3]
.sym 41553 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][7]_new_inv_
.sym 41554 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][15]_new_inv_
.sym 41558 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31711[1]_new_inv_
.sym 41559 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][2]_new_inv_
.sym 41560 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][4]_new_inv_
.sym 41561 $abc$72873$new_n7856_
.sym 41562 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_
.sym 41563 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][2]_new_inv_
.sym 41564 soc.cpu.alu_out_q[5]
.sym 41565 soc.cpu.alu_out_q[31]
.sym 41632 $false
.sym 41633 $false
.sym 41634 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][0]_new_
.sym 41635 $abc$72873$new_n6214_
.sym 41638 $false
.sym 41639 $false
.sym 41640 soc.cpu.reg_op1[0]
.sym 41641 soc.cpu.reg_op2[0]
.sym 41644 $false
.sym 41645 $false
.sym 41646 resetn$2
.sym 41647 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 41650 soc.cpu.reg_op2[2]
.sym 41651 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][4]_new_inv_
.sym 41652 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][0]_new_
.sym 41653 soc.cpu.reg_op2[1]
.sym 41656 $false
.sym 41657 $abc$72873$new_n7737_
.sym 41658 soc.cpu.reg_op2[3]
.sym 41659 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][6]_new_inv_
.sym 41662 $false
.sym 41663 soc.cpu.reg_op2[2]
.sym 41664 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][4]_new_inv_
.sym 41665 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][8]_new_inv_
.sym 41668 $false
.sym 41669 soc.cpu.mem_rdata_q[14]
.sym 41670 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_
.sym 41671 $abc$72873$new_n6168_
.sym 41674 $false
.sym 41675 $abc$72873$new_n6168_
.sym 41676 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_
.sym 41677 soc.cpu.mem_rdata_q[14]
.sym 41678 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49435
.sym 41679 clk_16mhz$2$2
.sym 41680 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 41681 $abc$72873$new_n4947_
.sym 41682 $abc$72873$new_n8006_
.sym 41683 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[15]_new_
.sym 41684 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[5]_new_
.sym 41685 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[18]_new_
.sym 41686 soc.cpu.alu_out_q[15]
.sym 41687 soc.cpu.alu_out_q[9]
.sym 41688 soc.cpu.alu_out_q[17]
.sym 41755 $false
.sym 41756 soc.cpu.reg_op2[4]
.sym 41757 soc.cpu.instr_sll
.sym 41758 soc.cpu.instr_slli
.sym 41761 soc.cpu.reg_op1[6]
.sym 41762 soc.cpu.reg_op2[6]
.sym 41763 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 41764 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 41767 $false
.sym 41768 soc.cpu.reg_op2[4]
.sym 41769 soc.cpu.instr_sll
.sym 41770 soc.cpu.instr_slli
.sym 41773 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 41774 soc.cpu.instr_slli
.sym 41775 soc.cpu.instr_sll
.sym 41776 soc.cpu.is_compare
.sym 41779 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31703[1]_new_inv_
.sym 41780 soc.cpu.reg_op1[6]
.sym 41781 soc.cpu.reg_op2[6]
.sym 41782 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 41785 $abc$72873$new_n7874_
.sym 41786 $abc$72873$new_n7737_
.sym 41787 soc.cpu.reg_op2[3]
.sym 41788 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][7]_new_inv_
.sym 41791 $abc$72873$new_n7871_
.sym 41792 $abc$72873$new_n7870_
.sym 41793 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[6]_new_
.sym 41794 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[6]_new_
.sym 41797 $abc$72873$new_n8055_
.sym 41798 $abc$72873$new_n7992_
.sym 41799 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][23]_new_inv_
.sym 41800 soc.cpu.reg_op2[4]
.sym 41801 $true
.sym 41802 clk_16mhz$2$2
.sym 41803 $false
.sym 41804 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][27]_new_
.sym 41805 $abc$72873$new_n7755_
.sym 41806 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][21]_new_inv_
.sym 41807 $abc$72873$new_n7948_
.sym 41808 $abc$72873$new_n9482_
.sym 41810 soc.cpu.instr_slli
.sym 41811 soc.cpu.instr_sw
.sym 41878 $false
.sym 41879 soc.cpu.reg_op2[3]
.sym 41880 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][21]_new_
.sym 41881 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 41884 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 41885 $abc$72873$new_n7925_
.sym 41886 soc.cpu.reg_op2[4]
.sym 41887 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][27]_new_
.sym 41890 $false
.sym 41891 $abc$72873$new_n7992_
.sym 41892 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][29]_new_
.sym 41893 soc.cpu.reg_op2[4]
.sym 41896 $abc$72873$new_n7991_
.sym 41897 soc.cpu.reg_op2[3]
.sym 41898 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_
.sym 41899 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][11]_new_inv_
.sym 41902 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 41903 $abc$72873$new_n7948_
.sym 41904 soc.cpu.reg_op2[4]
.sym 41905 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][29]_new_
.sym 41908 $abc$72873$new_n8096_
.sym 41909 $abc$72873$new_n8100_
.sym 41910 $abc$72873$new_n8099_
.sym 41911 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[27]_new_
.sym 41914 $abc$72873$new_n8116_
.sym 41915 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[29]_new_
.sym 41916 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][29]_new_inv_
.sym 41917 $abc$72873$new_n7991_
.sym 41920 $abc$72873$new_n8035_
.sym 41921 $abc$72873$new_n7992_
.sym 41922 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][21]_new_inv_
.sym 41923 soc.cpu.reg_op2[4]
.sym 41924 $true
.sym 41925 clk_16mhz$2$2
.sym 41926 $false
.sym 41927 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][10]_new_inv_
.sym 41928 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][10]_new_inv_
.sym 41929 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][6]_new_inv_
.sym 41930 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][12]_new_inv_
.sym 41931 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][8]_new_inv_
.sym 41932 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][8]_new_inv_
.sym 41933 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][6]_new_inv_
.sym 41934 soc.cpu.alu_out_q[18]
.sym 42001 $false
.sym 42002 soc.cpu.reg_op2[3]
.sym 42003 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][4]_new_
.sym 42004 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][4]_new_inv_
.sym 42007 $abc$72873$new_n7725_
.sym 42008 $abc$72873$new_n7723_
.sym 42009 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][4]_new_inv_
.sym 42010 soc.cpu.reg_op2[2]
.sym 42013 soc.cpu.reg_op2[4]
.sym 42014 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 42015 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][16]_new_inv_
.sym 42016 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][0]_new_
.sym 42019 $abc$72873$new_n6214_
.sym 42020 soc.cpu.reg_op2[0]
.sym 42021 soc.cpu.reg_op1[0]
.sym 42022 soc.cpu.reg_op1[1]
.sym 42025 $false
.sym 42026 soc.cpu.reg_op2[3]
.sym 42027 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][0]_new_inv_
.sym 42028 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][0]_new_inv_
.sym 42031 $false
.sym 42032 soc.cpu.reg_op2[2]
.sym 42033 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][8]_new_inv_
.sym 42034 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][4]_new_inv_
.sym 42037 $false
.sym 42038 soc.cpu.reg_op2[1]
.sym 42039 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][4]_new_inv_
.sym 42040 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][6]_new_inv_
.sym 42043 $abc$72873$new_n7727_
.sym 42044 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[0]_new_
.sym 42045 $abc$72873$soc.cpu.alu_out_0_new_inv_
.sym 42046 soc.cpu.is_compare
.sym 42047 $true
.sym 42048 clk_16mhz$2$2
.sym 42049 $false
.sym 42050 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][22]_new_
.sym 42051 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][12]_new_inv_
.sym 42052 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][18]_new_inv_
.sym 42053 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][14]_new_inv_
.sym 42054 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][30]_new_
.sym 42055 soc.spimemio.buffer[2]
.sym 42056 soc.spimemio.buffer[0]
.sym 42057 soc.spimemio.buffer[1]
.sym 42124 $false
.sym 42125 soc.cpu.reg_op2[3]
.sym 42126 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][12]_new_inv_
.sym 42127 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][20]_new_
.sym 42130 $false
.sym 42131 soc.cpu.reg_op2[2]
.sym 42132 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][16]_new_inv_
.sym 42133 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][12]_new_inv_
.sym 42136 $false
.sym 42137 soc.cpu.reg_op2[2]
.sym 42138 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][8]_new_inv_
.sym 42139 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][12]_new_inv_
.sym 42142 soc.cpu.reg_op2[4]
.sym 42143 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 42144 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][28]_new_
.sym 42145 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][12]_new_
.sym 42148 $false
.sym 42149 soc.cpu.reg_op2[3]
.sym 42150 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][20]_new_
.sym 42151 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 42154 $false
.sym 42155 soc.cpu.reg_op2[3]
.sym 42156 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][12]_new_inv_
.sym 42157 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][4]_new_inv_
.sym 42160 $false
.sym 42161 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 42162 soc.cpu.reg_op2[14]
.sym 42163 soc.cpu.reg_op1[14]
.sym 42166 $false
.sym 42167 $abc$72873$new_n7961_
.sym 42168 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18241_Y[14]_new_
.sym 42169 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[14]_new_
.sym 42170 $true
.sym 42171 clk_16mhz$2$2
.sym 42172 $false
.sym 42173 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][30]_new_inv_
.sym 42174 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][28]_new_inv_
.sym 42175 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][26]_new_inv_
.sym 42176 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][24]_new_inv_
.sym 42177 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][26]_new_inv_
.sym 42178 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][28]_new_inv_
.sym 42179 soc.spimemio.buffer[16]
.sym 42180 soc.spimemio.buffer[20]
.sym 42247 soc.cpu.reg_op2[3]
.sym 42248 soc.cpu.reg_op2[4]
.sym 42249 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][8]_new_inv_
.sym 42250 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][0]_new_inv_
.sym 42253 $false
.sym 42254 soc.cpu.reg_op2[3]
.sym 42255 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][8]_new_inv_
.sym 42256 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][16]_new_inv_
.sym 42259 $false
.sym 42260 soc.cpu.reg_op2[2]
.sym 42261 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][24]_new_inv_
.sym 42262 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][28]_new_inv_
.sym 42265 $false
.sym 42266 soc.cpu.reg_op2[2]
.sym 42267 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][28]_new_inv_
.sym 42268 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 42271 $false
.sym 42272 soc.cpu.reg_op2[2]
.sym 42273 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][20]_new_inv_
.sym 42274 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][24]_new_inv_
.sym 42277 $false
.sym 42278 soc.cpu.reg_op2[2]
.sym 42279 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][16]_new_inv_
.sym 42280 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][20]_new_inv_
.sym 42283 $false
.sym 42284 soc.cpu.reg_op2[3]
.sym 42285 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][16]_new_inv_
.sym 42286 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 42289 $abc$72873$new_n7982_
.sym 42290 $abc$72873$new_n7992_
.sym 42291 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][16]_new_inv_
.sym 42292 soc.cpu.reg_op2[4]
.sym 42293 $true
.sym 42294 clk_16mhz$2$2
.sym 42295 $false
.sym 42296 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[51]_new_inv_
.sym 42297 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[39]_new_inv_
.sym 42298 $abc$72873$new_n5328_
.sym 42299 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$26631[0]_new_
.sym 42300 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$26631[2]_new_
.sym 42301 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$26631[3]_new_
.sym 42302 $abc$72873$auto$simplemap.cc:256:simplemap_eqne$26638
.sym 42303 soc.cpu.pcpi_div.quotient_msk[24]
.sym 42370 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 42371 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 42372 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[6]
.sym 42373 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[6]
.sym 42382 $false
.sym 42383 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 42384 soc.cpu.reg_op2[5]
.sym 42385 soc.cpu.reg_op2[13]
.sym 42388 $false
.sym 42389 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 42390 $abc$72873$auto$wreduce.cc:454:run$7250[2]
.sym 42391 soc.cpu.reg_op2[2]
.sym 42394 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 42395 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 42396 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[10]
.sym 42397 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[10]
.sym 42406 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 42407 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 42408 $abc$72873$auto$memory_bram.cc:838:replace_cell$8442[9]
.sym 42409 $abc$72873$auto$memory_bram.cc:926:replace_cell$8484[9]
.sym 42412 soc.cpu.cpuregs.wdata[22]
.sym 42413 $false
.sym 42414 $false
.sym 42415 $false
.sym 42416 $true
.sym 42417 clk_16mhz$2$2
.sym 42418 $false
.sym 42419 $abc$72873$new_n9467_
.sym 42420 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$22767[4]_new_inv_
.sym 42421 $abc$72873$new_n4935_
.sym 42422 $abc$72873$new_n9468_
.sym 42423 $abc$72873$techmap$techmap\soc.cpu.$procmux$3976.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_inv_
.sym 42424 soc.spimemio.rdata[25]
.sym 42425 soc.spimemio.rdata[31]
.sym 42426 soc.spimemio.rdata[0]
.sym 42493 $false
.sym 42494 soc.cpu.reg_op1[31]
.sym 42495 soc.cpu.pcpi_mul.instr_mulh
.sym 42496 soc.cpu.pcpi_mul.instr_mulhsu
.sym 42499 soc.cpu.cpuregs.wdata[16]
.sym 42500 $false
.sym 42501 $false
.sym 42502 $false
.sym 42505 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.sym 42506 $false
.sym 42507 $false
.sym 42508 $false
.sym 42511 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.sym 42512 $false
.sym 42513 $false
.sym 42514 $false
.sym 42517 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.sym 42518 $false
.sym 42519 $false
.sym 42520 $false
.sym 42523 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.sym 42524 $false
.sym 42525 $false
.sym 42526 $false
.sym 42535 soc.cpu.cpuregs.wdata[18]
.sym 42536 $false
.sym 42537 $false
.sym 42538 $false
.sym 42539 $true
.sym 42540 clk_16mhz$2$2
.sym 42541 $false
.sym 42542 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.sym 42543 $abc$72873$soc.cpu.cpuregs_write_new_
.sym 42544 $abc$72873$new_n6813_
.sym 42545 soc.cpu.cpuregs.wen
.sym 42546 $abc$72873$new_n5259_
.sym 42547 $abc$72873$auto$simplemap.cc:168:logic_reduce$20562_new_inv_
.sym 42548 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14919_new_
.sym 42549 soc.cpu.cpu_state[1]
.sym 42616 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.sym 42617 soc.cpu.latched_rd[3]
.sym 42618 soc.cpu.latched_rd[4]
.sym 42619 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.sym 42622 $abc$72873$new_n5217_
.sym 42623 $abc$72873$new_n5125_
.sym 42624 soc.cpu.latched_rd[0]
.sym 42625 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.sym 42628 $abc$72873$auto$memory_bram.cc:945:replace_cell$8406[15]
.sym 42629 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 42630 $abc$72873$auto$memory_bram.cc:926:replace_cell$8401[0]
.sym 42631 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[0]
.sym 42634 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.sym 42635 soc.cpu.latched_rd[1]
.sym 42636 soc.cpu.latched_rd[2]
.sym 42637 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.sym 42640 $false
.sym 42641 $false
.sym 42642 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 42643 $abc$72873$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 42646 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 42647 soc.cpu.decoded_rs2[4]
.sym 42648 $abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16185_Y[4]_new_
.sym 42649 $abc$72873$new_n5222_
.sym 42652 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 42653 soc.cpu.decoded_rs2[1]
.sym 42654 $abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16185_Y[1]_new_
.sym 42655 $abc$72873$new_n5213_
.sym 42658 soc.cpu.cpuregs.wen
.sym 42659 $false
.sym 42660 $false
.sym 42661 $false
.sym 42662 $true
.sym 42663 clk_16mhz$2$2
.sym 42664 $abc$72873$auto$simplemap.cc:256:simplemap_eqne$26312
.sym 42665 $abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 42666 $abc$72873$new_n6875_
.sym 42667 soc.cpu.next_pc[15]
.sym 42668 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32055_new_inv_
.sym 42669 $abc$72873$new_n6835_
.sym 42670 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21380[0]_new_inv_
.sym 42671 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[15]_new_
.sym 42672 soc.cpu.pcpi_div.quotient_msk[19]
.sym 42739 $false
.sym 42740 soc.cpu.latched_stalu
.sym 42741 soc.cpu.alu_out_q[4]
.sym 42742 soc.cpu.reg_out[4]
.sym 42745 $false
.sym 42746 $false
.sym 42747 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 42748 $abc$72873$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 42751 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32055_new_inv_
.sym 42752 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[15]_new_
.sym 42753 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 42754 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[15]
.sym 42757 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 42758 soc.cpu.latched_stalu
.sym 42759 soc.cpu.alu_out_q[17]
.sym 42760 soc.cpu.reg_out[17]
.sym 42763 $false
.sym 42764 $abc$72873$new_n6883_
.sym 42765 soc.cpu.reg_next_pc[17]
.sym 42766 $abc$72873$new_n6813_
.sym 42769 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 42770 soc.cpu.decoded_rs2[2]
.sym 42771 $abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16185_Y[2]_new_
.sym 42772 $abc$72873$new_n5207_
.sym 42775 $false
.sym 42776 $false
.sym 42777 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 42778 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 42781 soc.cpu.cpuregs.wen
.sym 42782 $false
.sym 42783 $false
.sym 42784 $false
.sym 42785 $true
.sym 42786 clk_16mhz$2$2
.sym 42787 $abc$72873$auto$simplemap.cc:256:simplemap_eqne$26638
.sym 42788 $abc$72873$new_n8151_
.sym 42789 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[1]
.sym 42790 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[14]
.sym 42791 soc.cpu.cpuregs.wdata[1]
.sym 42792 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32087_new_inv_
.sym 42793 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 42794 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.sym 42795 soc.cpu.pcpi_div.quotient[14]
.sym 42862 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 42863 soc.cpu.latched_stalu
.sym 42864 soc.cpu.alu_out_q[6]
.sym 42865 soc.cpu.reg_out[6]
.sym 42868 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 42869 soc.cpu.latched_stalu
.sym 42870 soc.cpu.alu_out_q[11]
.sym 42871 soc.cpu.reg_out[11]
.sym 42874 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[0]
.sym 42875 $abc$72873$new_n5454_
.sym 42876 soc.cpu.cpu_state[2]
.sym 42877 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[0]_new_inv_
.sym 42880 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32071_new_inv_
.sym 42881 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[11]_new_
.sym 42882 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 42883 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[11]
.sym 42886 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 42887 soc.cpu.mem_rdata_q[16]
.sym 42888 soc.cpu.instr_auipc
.sym 42889 soc.cpu.instr_lui
.sym 42892 $false
.sym 42893 soc.cpu.reg_op1[0]
.sym 42894 soc.cpu.decoded_imm[0]
.sym 42895 $false
.sym 42898 soc.cpu.is_lui_auipc_jal
.sym 42899 soc.cpu.cpuregs_rs1[0]
.sym 42900 soc.cpu.reg_pc[0]
.sym 42901 soc.cpu.instr_lui
.sym 42904 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 42905 soc.cpu.latched_stalu
.sym 42906 soc.cpu.alu_out_q[6]
.sym 42907 soc.cpu.reg_out[6]
.sym 42911 soc.cpu.cpuregs.wdata[10]
.sym 42912 $abc$72873$new_n5409_
.sym 42913 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[10]_new_
.sym 42914 $abc$72873$new_n6855_
.sym 42915 soc.cpu.next_pc[10]
.sym 42916 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32075_new_inv_
.sym 42917 soc.cpu.decoded_imm[19]
.sym 42918 soc.cpu.decoded_imm[28]
.sym 42985 soc.cpu.irq_state[1]
.sym 42986 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[4]_new_
.sym 42987 soc.cpu.reg_next_pc[4]
.sym 42988 soc.cpu.irq_state[0]
.sym 42991 $false
.sym 42992 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 42993 soc.cpu.reg_out[4]
.sym 42994 soc.cpu.reg_next_pc[4]
.sym 42997 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 42998 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[3]_new_inv_
.sym 42999 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[4]
.sym 43000 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 43003 $false
.sym 43004 $false
.sym 43005 $abc$72873$new_n8162_
.sym 43006 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32099_new_inv_
.sym 43009 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32091_new_inv_
.sym 43010 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[6]_new_
.sym 43011 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 43012 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[6]
.sym 43015 $abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 43016 $false
.sym 43017 $false
.sym 43018 $false
.sym 43021 $false
.sym 43022 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 43023 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 43024 soc.cpu.mem_rdata_latched[12]
.sym 43027 $false
.sym 43028 soc.cpu.mem_rdata_latched[4]
.sym 43029 $abc$72873$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_
.sym 43030 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21675[0]_new_inv_
.sym 43031 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 43032 clk_16mhz$2$2
.sym 43033 $false
.sym 43034 $abc$72873$new_n6859_
.sym 43035 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[14]_new_
.sym 43036 $abc$72873$new_n6871_
.sym 43037 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[10]
.sym 43038 soc.cpu.cpuregs.wdata[14]
.sym 43039 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18310_Y_new_inv_
.sym 43040 soc.cpu.pcpi_mul.rdx[0]
.sym 43041 soc.cpu.pcpi_mul.rs2[23]
.sym 43108 $false
.sym 43109 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 43110 soc.cpu.reg_out[6]
.sym 43111 soc.cpu.reg_next_pc[6]
.sym 43114 $false
.sym 43115 soc.cpu.latched_stalu
.sym 43116 soc.cpu.alu_out_q[16]
.sym 43117 soc.cpu.reg_out[16]
.sym 43120 $false
.sym 43121 $abc$72873$new_n6839_
.sym 43122 soc.cpu.reg_next_pc[6]
.sym 43123 $abc$72873$new_n6813_
.sym 43126 soc.cpu.irq_state[1]
.sym 43127 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[13]_new_
.sym 43128 soc.cpu.reg_next_pc[13]
.sym 43129 soc.cpu.irq_state[0]
.sym 43132 $false
.sym 43133 $false
.sym 43134 $abc$72873$new_n8202_
.sym 43135 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32051_new_inv_
.sym 43138 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 43139 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[15]_new_inv_
.sym 43140 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[16]
.sym 43141 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 43144 soc.cpu.mem_do_rinst
.sym 43145 soc.cpu.mem_do_prefetch
.sym 43146 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[2]
.sym 43147 soc.cpu.reg_op1[4]
.sym 43150 soc.cpu.mem_do_rinst
.sym 43151 soc.cpu.mem_do_prefetch
.sym 43152 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[3]
.sym 43153 soc.cpu.reg_op1[5]
.sym 43154 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271
.sym 43155 clk_16mhz$2$2
.sym 43156 $false
.sym 43157 soc.cpu.next_pc[11]
.sym 43158 $abc$72873$new_n6899_
.sym 43159 $abc$72873$new_n5492_
.sym 43160 soc.cpu.next_pc[14]
.sym 43161 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[20]_new_inv_
.sym 43162 $abc$72873$new_n5504_
.sym 43163 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[23]_new_inv_
.sym 43164 pwm_connectorIF[27]
.sym 43231 soc.cpu.irq_state[1]
.sym 43232 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[20]_new_
.sym 43233 soc.cpu.reg_next_pc[20]
.sym 43234 soc.cpu.irq_state[0]
.sym 43237 $false
.sym 43238 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 43239 soc.cpu.reg_out[21]
.sym 43240 soc.cpu.reg_next_pc[21]
.sym 43243 $false
.sym 43244 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 43245 soc.cpu.reg_out[16]
.sym 43246 soc.cpu.reg_next_pc[16]
.sym 43249 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 43250 soc.cpu.latched_stalu
.sym 43251 soc.cpu.alu_out_q[23]
.sym 43252 soc.cpu.reg_out[23]
.sym 43255 soc.cpu.irq_state[1]
.sym 43256 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[6]_new_
.sym 43257 soc.cpu.reg_next_pc[6]
.sym 43258 soc.cpu.irq_state[0]
.sym 43261 soc.cpu.irq_state[1]
.sym 43262 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[23]_new_
.sym 43263 soc.cpu.reg_next_pc[23]
.sym 43264 soc.cpu.irq_state[0]
.sym 43267 soc.cpu.mem_wdata[15]
.sym 43268 $false
.sym 43269 $false
.sym 43270 $false
.sym 43273 soc.cpu.mem_wdata[8]
.sym 43274 $false
.sym 43275 $false
.sym 43276 $false
.sym 43277 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39212
.sym 43278 clk_16mhz$2$2
.sym 43279 $false
.sym 43280 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32007_new_inv_
.sym 43281 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[27]_new_
.sym 43282 $abc$72873$new_n5415_
.sym 43283 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[31]_new_
.sym 43284 soc.cpu.cpuregs.wdata[27]
.sym 43285 pwm_connectorIF[13]
.sym 43286 pwm_connectorIF[11]
.sym 43287 pwm_connectorIF[14]
.sym 43354 $false
.sym 43355 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 43356 soc.cpu.reg_out[20]
.sym 43357 soc.cpu.reg_next_pc[20]
.sym 43360 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32003_new_inv_
.sym 43361 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[28]_new_
.sym 43362 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 43363 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[28]
.sym 43366 soc.cpu.irq_state[1]
.sym 43367 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[16]_new_
.sym 43368 soc.cpu.reg_next_pc[16]
.sym 43369 soc.cpu.irq_state[0]
.sym 43372 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 43373 soc.cpu.latched_stalu
.sym 43374 soc.cpu.alu_out_q[28]
.sym 43375 soc.cpu.reg_out[28]
.sym 43378 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 43379 soc.cpu.latched_stalu
.sym 43380 soc.cpu.alu_out_q[23]
.sym 43381 soc.cpu.reg_out[23]
.sym 43384 soc.cpu.mem_wdata[1]
.sym 43385 $false
.sym 43386 $false
.sym 43387 $false
.sym 43390 soc.cpu.mem_wdata[5]
.sym 43391 $false
.sym 43392 $false
.sym 43393 $false
.sym 43396 soc.cpu.mem_wdata[2]
.sym 43397 $false
.sym 43398 $false
.sym 43399 $false
.sym 43400 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38948
.sym 43401 clk_16mhz$2$2
.sym 43402 $false
.sym 43403 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18320_Y_new_inv_
.sym 43404 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[24]_new_
.sym 43405 $abc$72873$new_n5484_
.sym 43406 soc.cpu.next_pc[27]
.sym 43407 soc.cpu.next_pc[24]
.sym 43408 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[25]_new_inv_
.sym 43409 soc.cpu.reg_op1[28]
.sym 43410 soc.cpu.reg_op1[24]
.sym 43477 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 43478 soc.cpu.irq_state[0]
.sym 43479 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[3]_new_inv_
.sym 43480 soc.cpu.reg_next_pc[4]
.sym 43483 soc.cpu.irq_state[1]
.sym 43484 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[28]_new_
.sym 43485 soc.cpu.reg_next_pc[28]
.sym 43486 soc.cpu.irq_state[0]
.sym 43489 $abc$72873$new_n5415_
.sym 43490 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 43491 soc.cpu.instr_jal
.sym 43492 soc.cpu.decoded_imm_uj[27]
.sym 43495 $abc$72873$new_n5413_
.sym 43496 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 43497 soc.cpu.instr_jal
.sym 43498 soc.cpu.decoded_imm_uj[15]
.sym 43501 $false
.sym 43502 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28082_new_inv_
.sym 43503 soc.cpu.decoded_imm_uj[3]
.sym 43504 soc.cpu.instr_jal
.sym 43507 $abc$72873$new_n5403_
.sym 43508 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 43509 soc.cpu.instr_jal
.sym 43510 soc.cpu.decoded_imm_uj[18]
.sym 43513 $abc$72873$new_n5407_
.sym 43514 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 43515 soc.cpu.instr_jal
.sym 43516 soc.cpu.decoded_imm_uj[17]
.sym 43519 $abc$72873$new_n5430_
.sym 43520 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 43521 soc.cpu.instr_jal
.sym 43522 soc.cpu.decoded_imm_uj[24]
.sym 43523 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 43524 clk_16mhz$2$2
.sym 43525 $abc$72873$auto$rtlil.cc:1981:NotGate$71779
.sym 43526 $abc$72873$techmap8561\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.sym 43527 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[20]
.sym 43528 $abc$72873$new_n6923_
.sym 43529 $abc$72873$new_n6939_
.sym 43530 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49975
.sym 43531 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[13]
.sym 43532 $abc$72873$new_n6911_
.sym 43533 soc.cpu.latched_stalu
.sym 43562 $false
.sym 43599 $auto$alumacc.cc:474:replace_alu$7658.C[1]
.sym 43601 soc.cpu.decoded_imm_uj[0]
.sym 43602 $abc$72873$auto$alumacc.cc:474:replace_alu$7658.BB[0]
.sym 43605 $auto$alumacc.cc:474:replace_alu$7658.C[2]
.sym 43606 $false
.sym 43607 soc.cpu.decoded_imm_uj[1]
.sym 43608 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[0]
.sym 43609 $auto$alumacc.cc:474:replace_alu$7658.C[1]
.sym 43611 $auto$alumacc.cc:474:replace_alu$7658.C[3]
.sym 43612 $false
.sym 43613 soc.cpu.decoded_imm_uj[2]
.sym 43614 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[1]
.sym 43615 $auto$alumacc.cc:474:replace_alu$7658.C[2]
.sym 43617 $auto$alumacc.cc:474:replace_alu$7658.C[4]
.sym 43618 $false
.sym 43619 soc.cpu.decoded_imm_uj[3]
.sym 43620 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[2]
.sym 43621 $auto$alumacc.cc:474:replace_alu$7658.C[3]
.sym 43623 $auto$alumacc.cc:474:replace_alu$7658.C[5]
.sym 43624 $false
.sym 43625 soc.cpu.decoded_imm_uj[4]
.sym 43626 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[3]
.sym 43627 $auto$alumacc.cc:474:replace_alu$7658.C[4]
.sym 43629 $auto$alumacc.cc:474:replace_alu$7658.C[6]
.sym 43630 $false
.sym 43631 soc.cpu.decoded_imm_uj[5]
.sym 43632 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[4]
.sym 43633 $auto$alumacc.cc:474:replace_alu$7658.C[5]
.sym 43635 $auto$alumacc.cc:474:replace_alu$7658.C[7]
.sym 43636 $false
.sym 43637 soc.cpu.decoded_imm_uj[6]
.sym 43638 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[5]
.sym 43639 $auto$alumacc.cc:474:replace_alu$7658.C[6]
.sym 43641 $auto$alumacc.cc:474:replace_alu$7658.C[8]
.sym 43642 $false
.sym 43643 soc.cpu.decoded_imm_uj[7]
.sym 43644 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[6]
.sym 43645 $auto$alumacc.cc:474:replace_alu$7658.C[7]
.sym 43649 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[9]
.sym 43650 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[23]
.sym 43651 $abc$72873$new_n5419_
.sym 43652 $abc$72873$new_n6861_
.sym 43653 $abc$72873$new_n5405_
.sym 43654 $abc$72873$new_n6877_
.sym 43655 $abc$72873$new_n6845_
.sym 43656 pwmIF.state
.sym 43685 $auto$alumacc.cc:474:replace_alu$7658.C[8]
.sym 43722 $auto$alumacc.cc:474:replace_alu$7658.C[9]
.sym 43723 $false
.sym 43724 soc.cpu.decoded_imm_uj[8]
.sym 43725 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[7]
.sym 43726 $auto$alumacc.cc:474:replace_alu$7658.C[8]
.sym 43728 $auto$alumacc.cc:474:replace_alu$7658.C[10]
.sym 43729 $false
.sym 43730 soc.cpu.decoded_imm_uj[9]
.sym 43731 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[8]
.sym 43732 $auto$alumacc.cc:474:replace_alu$7658.C[9]
.sym 43734 $auto$alumacc.cc:474:replace_alu$7658.C[11]
.sym 43735 $false
.sym 43736 soc.cpu.decoded_imm_uj[10]
.sym 43737 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[9]
.sym 43738 $auto$alumacc.cc:474:replace_alu$7658.C[10]
.sym 43740 $auto$alumacc.cc:474:replace_alu$7658.C[12]
.sym 43741 $false
.sym 43742 soc.cpu.decoded_imm_uj[11]
.sym 43743 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[10]
.sym 43744 $auto$alumacc.cc:474:replace_alu$7658.C[11]
.sym 43746 $auto$alumacc.cc:474:replace_alu$7658.C[13]
.sym 43747 $false
.sym 43748 soc.cpu.decoded_imm_uj[12]
.sym 43749 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[11]
.sym 43750 $auto$alumacc.cc:474:replace_alu$7658.C[12]
.sym 43752 $auto$alumacc.cc:474:replace_alu$7658.C[14]
.sym 43753 $false
.sym 43754 soc.cpu.decoded_imm_uj[13]
.sym 43755 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[12]
.sym 43756 $auto$alumacc.cc:474:replace_alu$7658.C[13]
.sym 43758 $auto$alumacc.cc:474:replace_alu$7658.C[15]
.sym 43759 $false
.sym 43760 soc.cpu.decoded_imm_uj[14]
.sym 43761 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[13]
.sym 43762 $auto$alumacc.cc:474:replace_alu$7658.C[14]
.sym 43764 $auto$alumacc.cc:474:replace_alu$7658.C[16]
.sym 43765 $false
.sym 43766 soc.cpu.decoded_imm_uj[15]
.sym 43767 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[14]
.sym 43768 $auto$alumacc.cc:474:replace_alu$7658.C[15]
.sym 43772 $abc$72873$new_n6873_
.sym 43773 soc.cpu.reg_pc[26]
.sym 43774 soc.cpu.reg_next_pc[21]
.sym 43775 soc.cpu.reg_next_pc[11]
.sym 43776 soc.cpu.reg_next_pc[14]
.sym 43777 soc.cpu.reg_next_pc[15]
.sym 43778 soc.cpu.reg_next_pc[7]
.sym 43779 soc.cpu.reg_next_pc[24]
.sym 43808 $auto$alumacc.cc:474:replace_alu$7658.C[16]
.sym 43845 $auto$alumacc.cc:474:replace_alu$7658.C[17]
.sym 43846 $false
.sym 43847 soc.cpu.decoded_imm_uj[16]
.sym 43848 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[15]
.sym 43849 $auto$alumacc.cc:474:replace_alu$7658.C[16]
.sym 43851 $auto$alumacc.cc:474:replace_alu$7658.C[18]
.sym 43852 $false
.sym 43853 soc.cpu.decoded_imm_uj[17]
.sym 43854 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[16]
.sym 43855 $auto$alumacc.cc:474:replace_alu$7658.C[17]
.sym 43857 $auto$alumacc.cc:474:replace_alu$7658.C[19]
.sym 43858 $false
.sym 43859 soc.cpu.decoded_imm_uj[18]
.sym 43860 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[17]
.sym 43861 $auto$alumacc.cc:474:replace_alu$7658.C[18]
.sym 43863 $auto$alumacc.cc:474:replace_alu$7658.C[20]
.sym 43864 $false
.sym 43865 soc.cpu.decoded_imm_uj[19]
.sym 43866 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[18]
.sym 43867 $auto$alumacc.cc:474:replace_alu$7658.C[19]
.sym 43869 $auto$alumacc.cc:474:replace_alu$7658.C[21]
.sym 43870 $false
.sym 43871 soc.cpu.decoded_imm_uj[20]
.sym 43872 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[19]
.sym 43873 $auto$alumacc.cc:474:replace_alu$7658.C[20]
.sym 43875 $auto$alumacc.cc:474:replace_alu$7658.C[22]
.sym 43876 $false
.sym 43877 soc.cpu.decoded_imm_uj[21]
.sym 43878 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[20]
.sym 43879 $auto$alumacc.cc:474:replace_alu$7658.C[21]
.sym 43881 $auto$alumacc.cc:474:replace_alu$7658.C[23]
.sym 43882 $false
.sym 43883 soc.cpu.decoded_imm_uj[22]
.sym 43884 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[21]
.sym 43885 $auto$alumacc.cc:474:replace_alu$7658.C[22]
.sym 43887 $auto$alumacc.cc:474:replace_alu$7658.C[24]
.sym 43888 $false
.sym 43889 soc.cpu.decoded_imm_uj[23]
.sym 43890 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[22]
.sym 43891 $auto$alumacc.cc:474:replace_alu$7658.C[23]
.sym 43895 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_
.sym 43896 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[26]
.sym 43897 $abc$72873$new_n6937_
.sym 43898 $abc$72873$techmap\pwmIF.$2\state[0:0]_new_inv_
.sym 43899 $abc$72873$new_n6901_
.sym 43900 soc.cpu.decoded_rd[5]
.sym 43901 soc.cpu.decoded_imm_uj[14]
.sym 43902 soc.cpu.decoded_imm_uj[17]
.sym 43931 $auto$alumacc.cc:474:replace_alu$7658.C[24]
.sym 43968 $auto$alumacc.cc:474:replace_alu$7658.C[25]
.sym 43969 $false
.sym 43970 soc.cpu.decoded_imm_uj[24]
.sym 43971 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[23]
.sym 43972 $auto$alumacc.cc:474:replace_alu$7658.C[24]
.sym 43974 $auto$alumacc.cc:474:replace_alu$7658.C[26]
.sym 43975 $false
.sym 43976 soc.cpu.decoded_imm_uj[25]
.sym 43977 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[24]
.sym 43978 $auto$alumacc.cc:474:replace_alu$7658.C[25]
.sym 43980 $auto$alumacc.cc:474:replace_alu$7658.C[27]
.sym 43981 $false
.sym 43982 soc.cpu.decoded_imm_uj[26]
.sym 43983 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[25]
.sym 43984 $auto$alumacc.cc:474:replace_alu$7658.C[26]
.sym 43986 $auto$alumacc.cc:474:replace_alu$7658.C[28]
.sym 43987 $false
.sym 43988 soc.cpu.decoded_imm_uj[27]
.sym 43989 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[26]
.sym 43990 $auto$alumacc.cc:474:replace_alu$7658.C[27]
.sym 43992 $auto$alumacc.cc:474:replace_alu$7658.C[29]
.sym 43993 $false
.sym 43994 soc.cpu.decoded_imm_uj[28]
.sym 43995 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[27]
.sym 43996 $auto$alumacc.cc:474:replace_alu$7658.C[28]
.sym 43998 $auto$alumacc.cc:474:replace_alu$7658.C[30]
.sym 43999 $false
.sym 44000 soc.cpu.decoded_imm_uj[29]
.sym 44001 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[28]
.sym 44002 $auto$alumacc.cc:474:replace_alu$7658.C[29]
.sym 44004 $auto$alumacc.cc:474:replace_alu$7658.C[31]
.sym 44005 $false
.sym 44006 soc.cpu.decoded_imm_uj[30]
.sym 44007 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[29]
.sym 44008 $auto$alumacc.cc:474:replace_alu$7658.C[30]
.sym 44011 $false
.sym 44012 soc.cpu.decoded_imm_uj[31]
.sym 44013 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[30]
.sym 44014 $auto$alumacc.cc:474:replace_alu$7658.C[31]
.sym 44019 soc.cpu.pcpi_div.quotient[0]
.sym 44020 soc.cpu.pcpi_div.quotient[25]
.sym 44092 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[26]
.sym 44093 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 44094 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[25]
.sym 44095 $abc$72873$new_n6819_
.sym 44104 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[31]
.sym 44105 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 44106 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[30]
.sym 44107 $abc$72873$new_n6819_
.sym 44116 $abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 44117 $false
.sym 44118 $false
.sym 44119 $false
.sym 44122 $abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 44123 $false
.sym 44124 $false
.sym 44125 $false
.sym 44128 $abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 44129 $false
.sym 44130 $false
.sym 44131 $false
.sym 44134 $abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 44135 $false
.sym 44136 $false
.sym 44137 $false
.sym 44138 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 44139 clk_16mhz$2$2
.sym 44140 $false
.sym 44189 $false
.sym 44241 $abc$72873$auto$maccmap.cc:112:fulladd$26061[3]
.sym 44242 $abc$72873$auto$maccmap.cc:111:fulladd$26060[1]
.sym 44243 $abc$72873$auto$maccmap.cc:111:fulladd$26060[3]
.sym 44244 $abc$72873$auto$maccmap.cc:112:fulladd$26061[1]
.sym 44245 $abc$72873$auto$maccmap.cc:111:fulladd$26060[2]
.sym 44246 $abc$72873$auto$maccmap.cc:112:fulladd$26061[2]
.sym 44247 soc.cpu.pcpi_mul.rdx[17]
.sym 44248 soc.cpu.pcpi_mul.rdx[18]
.sym 44322 soc.cpu.pcpi_mul.rdx[33]
.sym 44323 soc.cpu.pcpi_mul.rd[33]
.sym 44324 soc.cpu.pcpi_mul.rs1[0]
.sym 44325 soc.cpu.pcpi_mul.rs2[33]
.sym 44340 soc.cpu.pcpi_mul.rs2[33]
.sym 44341 soc.cpu.pcpi_mul.rs1[0]
.sym 44342 soc.cpu.pcpi_mul.rdx[33]
.sym 44343 soc.cpu.pcpi_mul.rd[33]
.sym 44346 soc.cpu.pcpi_mul.mul_waiting$2
.sym 44347 soc.cpu.pcpi_mul.rs2[36]
.sym 44348 soc.cpu.pcpi_mul.instr_mulh
.sym 44349 soc.cpu.reg_op2[31]
.sym 44352 $false
.sym 44353 $false
.sym 44354 $false
.sym 44355 $false
.sym 44358 $false
.sym 44359 $false
.sym 44360 $false
.sym 44361 $false
.sym 44362 resetn$2
.sym 44363 clk_16mhz$2$2
.sym 44364 $false
.sym 44369 $abc$72873$auto$wreduce.cc:454:run$7258[5]
.sym 44370 soc.cpu.pcpi_mul.rs2[33]
.sym 44371 soc.cpu.pcpi_mul.rs2[34]
.sym 44372 soc.cpu.pcpi_mul.rdx[49]
.sym 44373 soc.cpu.pcpi_mul.mul_counter[5]
.sym 44374 soc.cpu.pcpi_mul.rs2[35]
.sym 44375 soc.cpu.pcpi_mul.rdx[50]
.sym 44376 soc.cpu.pcpi_mul.rdx[51]
.sym 44441 $false
.sym 44478 $auto$maccmap.cc:240:synth$26105.C[2]
.sym 44480 $abc$72873$auto$maccmap.cc:111:fulladd$26102[1]
.sym 44481 $abc$72873$auto$maccmap.cc:112:fulladd$26103[0]
.sym 44484 $auto$maccmap.cc:240:synth$26105.C[3]
.sym 44485 $false
.sym 44486 $abc$72873$auto$maccmap.cc:111:fulladd$26102[2]
.sym 44487 $abc$72873$auto$maccmap.cc:112:fulladd$26103[1]
.sym 44488 $auto$maccmap.cc:240:synth$26105.C[2]
.sym 44490 $auto$maccmap.cc:240:synth$26105.C[4]
.sym 44491 $false
.sym 44492 $abc$72873$auto$maccmap.cc:111:fulladd$26102[3]
.sym 44493 $abc$72873$auto$maccmap.cc:112:fulladd$26103[2]
.sym 44494 $auto$maccmap.cc:240:synth$26105.C[3]
.sym 44497 $false
.sym 44498 $false
.sym 44499 $abc$72873$auto$maccmap.cc:112:fulladd$26103[3]
.sym 44500 $auto$maccmap.cc:240:synth$26105.C[4]
.sym 44503 $false
.sym 44504 $abc$72873$auto$maccmap.cc:111:fulladd$26102[1]
.sym 44505 $abc$72873$auto$maccmap.cc:112:fulladd$26103[0]
.sym 44506 $false
.sym 44515 soc.cpu.pcpi_mul.rdx[36]
.sym 44516 soc.cpu.pcpi_mul.rd[36]
.sym 44517 soc.cpu.pcpi_mul.rs1[0]
.sym 44518 soc.cpu.pcpi_mul.rs2[36]
.sym 44525 resetn$2
.sym 44526 clk_16mhz$2$2
.sym 44527 soc.cpu.pcpi_mul.mul_waiting$2
.sym 44528 $abc$72873$auto$maccmap.cc:111:fulladd$25954[2]
.sym 44529 $abc$72873$auto$maccmap.cc:112:fulladd$25955[3]
.sym 44530 $abc$72873$auto$maccmap.cc:111:fulladd$25954[1]
.sym 44531 $abc$72873$auto$maccmap.cc:112:fulladd$25955[1]
.sym 44532 $abc$72873$auto$maccmap.cc:111:fulladd$25954[3]
.sym 44533 $abc$72873$auto$maccmap.cc:112:fulladd$25955[2]
.sym 44534 soc.spimemio.rdata[11]
.sym 44535 soc.spimemio.rdata[13]
.sym 44602 soc.cpu.pcpi_mul.rs2[36]
.sym 44603 soc.cpu.pcpi_mul.rs1[0]
.sym 44604 soc.cpu.pcpi_mul.rdx[36]
.sym 44605 soc.cpu.pcpi_mul.rd[36]
.sym 44608 soc.cpu.pcpi_mul.rs2[48]
.sym 44609 soc.cpu.pcpi_mul.rs1[0]
.sym 44610 soc.cpu.pcpi_mul.rdx[48]
.sym 44611 soc.cpu.pcpi_mul.rd[48]
.sym 44614 soc.cpu.pcpi_mul.rs2[35]
.sym 44615 soc.cpu.pcpi_mul.rs1[0]
.sym 44616 soc.cpu.pcpi_mul.rdx[35]
.sym 44617 soc.cpu.pcpi_mul.rd[35]
.sym 44620 soc.cpu.pcpi_mul.rdx[35]
.sym 44621 soc.cpu.pcpi_mul.rd[35]
.sym 44622 soc.cpu.pcpi_mul.rs1[0]
.sym 44623 soc.cpu.pcpi_mul.rs2[35]
.sym 44626 $false
.sym 44627 $false
.sym 44628 $false
.sym 44629 $false
.sym 44632 $false
.sym 44633 $false
.sym 44634 $false
.sym 44635 $false
.sym 44638 soc.cpu.pcpi_mul.mul_waiting$2
.sym 44639 soc.cpu.pcpi_mul.rs2[52]
.sym 44640 soc.cpu.pcpi_mul.instr_mulh
.sym 44641 soc.cpu.reg_op2[31]
.sym 44644 soc.cpu.pcpi_mul.mul_waiting$2
.sym 44645 soc.cpu.pcpi_mul.rs2[35]
.sym 44646 soc.cpu.pcpi_mul.instr_mulh
.sym 44647 soc.cpu.reg_op2[31]
.sym 44648 resetn$2
.sym 44649 clk_16mhz$2$2
.sym 44650 $false
.sym 44652 soc.cpu.pcpi_mul.rd[50]
.sym 44653 soc.cpu.pcpi_mul.rd[51]
.sym 44654 soc.cpu.pcpi_mul.rdx[52]
.sym 44655 soc.cpu.pcpi_mul.rd[49]
.sym 44657 soc.cpu.pcpi_mul.rd[60]
.sym 44658 soc.cpu.pcpi_mul.rd[48]
.sym 44725 soc.cpu.pcpi_mul.rdx[57]
.sym 44726 soc.cpu.pcpi_mul.rd[57]
.sym 44727 soc.cpu.pcpi_mul.rs1[0]
.sym 44728 soc.cpu.pcpi_mul.rs2[57]
.sym 44731 soc.cpu.pcpi_mul.rdx[59]
.sym 44732 soc.cpu.pcpi_mul.rd[59]
.sym 44733 soc.cpu.pcpi_mul.rs1[0]
.sym 44734 soc.cpu.pcpi_mul.rs2[59]
.sym 44737 soc.cpu.pcpi_mul.rdx[58]
.sym 44738 soc.cpu.pcpi_mul.rd[58]
.sym 44739 soc.cpu.pcpi_mul.rs1[0]
.sym 44740 soc.cpu.pcpi_mul.rs2[58]
.sym 44743 soc.cpu.pcpi_mul.rs2[57]
.sym 44744 soc.cpu.pcpi_mul.rs1[0]
.sym 44745 soc.cpu.pcpi_mul.rdx[57]
.sym 44746 soc.cpu.pcpi_mul.rd[57]
.sym 44749 soc.cpu.pcpi_mul.rs2[59]
.sym 44750 soc.cpu.pcpi_mul.rs1[0]
.sym 44751 soc.cpu.pcpi_mul.rdx[59]
.sym 44752 soc.cpu.pcpi_mul.rd[59]
.sym 44755 soc.cpu.pcpi_mul.rs2[60]
.sym 44756 soc.cpu.pcpi_mul.rs1[0]
.sym 44757 soc.cpu.pcpi_mul.rdx[60]
.sym 44758 soc.cpu.pcpi_mul.rd[60]
.sym 44761 soc.cpu.pcpi_mul.rs2[58]
.sym 44762 soc.cpu.pcpi_mul.rs1[0]
.sym 44763 soc.cpu.pcpi_mul.rdx[58]
.sym 44764 soc.cpu.pcpi_mul.rd[58]
.sym 44767 soc.cpu.mem_wdata[11]
.sym 44768 $false
.sym 44769 $false
.sym 44770 $false
.sym 44771 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40268
.sym 44772 clk_16mhz$2$2
.sym 44773 $false
.sym 44775 soc.cpu.pcpi_mul.rd[58]
.sym 44776 soc.cpu.pcpi_mul.rd[59]
.sym 44777 soc.cpu.pcpi_mul.rdx[60]
.sym 44778 soc.cpu.pcpi_mul.rd[56]
.sym 44779 soc.cpu.pcpi_mul.rd[52]
.sym 44810 $false
.sym 44847 $auto$maccmap.cc:240:synth$26112.C[2]
.sym 44849 $abc$72873$auto$maccmap.cc:111:fulladd$26109[1]
.sym 44850 $abc$72873$auto$maccmap.cc:112:fulladd$26110[0]
.sym 44853 $auto$maccmap.cc:240:synth$26112.C[3]
.sym 44854 $false
.sym 44855 $abc$72873$auto$maccmap.cc:111:fulladd$26109[2]
.sym 44856 $abc$72873$auto$maccmap.cc:112:fulladd$26110[1]
.sym 44857 $auto$maccmap.cc:240:synth$26112.C[2]
.sym 44859 $auto$maccmap.cc:240:synth$26112.C[4]
.sym 44860 $false
.sym 44861 $abc$72873$auto$maccmap.cc:111:fulladd$26109[3]
.sym 44862 $abc$72873$auto$maccmap.cc:112:fulladd$26110[2]
.sym 44863 $auto$maccmap.cc:240:synth$26112.C[3]
.sym 44866 $false
.sym 44867 $false
.sym 44868 $abc$72873$auto$maccmap.cc:112:fulladd$26110[3]
.sym 44869 $auto$maccmap.cc:240:synth$26112.C[4]
.sym 44872 $false
.sym 44873 $abc$72873$auto$maccmap.cc:111:fulladd$26005[1]
.sym 44874 $abc$72873$auto$maccmap.cc:112:fulladd$26006[0]
.sym 44875 $false
.sym 44890 $false
.sym 44891 $abc$72873$auto$maccmap.cc:111:fulladd$26109[1]
.sym 44892 $abc$72873$auto$maccmap.cc:112:fulladd$26110[0]
.sym 44893 $false
.sym 44894 resetn$2
.sym 44895 clk_16mhz$2$2
.sym 44896 soc.cpu.pcpi_mul.mul_waiting$2
.sym 44897 $abc$72873$auto$maccmap.cc:112:fulladd$26006[0]
.sym 44898 $abc$72873$auto$maccmap.cc:112:fulladd$26053[0]
.sym 44899 $abc$72873$auto$maccmap.cc:112:fulladd$26110[2]
.sym 44900 soc.cpu.pcpi_mul.pcpi_rd[24]
.sym 44901 soc.cpu.pcpi_mul.pcpi_rd[16]
.sym 44902 soc.cpu.pcpi_mul.pcpi_rd[23]
.sym 44903 soc.cpu.pcpi_mul.pcpi_rd[5]
.sym 44904 soc.cpu.pcpi_mul.pcpi_rd[7]
.sym 44933 $false
.sym 44970 $auto$maccmap.cc:240:synth$26055.C[2]
.sym 44972 $abc$72873$auto$maccmap.cc:111:fulladd$26052[1]
.sym 44973 $abc$72873$auto$maccmap.cc:112:fulladd$26053[0]
.sym 44976 $auto$maccmap.cc:240:synth$26055.C[3]
.sym 44977 $false
.sym 44978 $abc$72873$auto$maccmap.cc:111:fulladd$26052[2]
.sym 44979 $abc$72873$auto$maccmap.cc:112:fulladd$26053[1]
.sym 44980 $auto$maccmap.cc:240:synth$26055.C[2]
.sym 44982 $auto$maccmap.cc:240:synth$26055.C[4]
.sym 44983 $false
.sym 44984 $abc$72873$auto$maccmap.cc:111:fulladd$26052[3]
.sym 44985 $abc$72873$auto$maccmap.cc:112:fulladd$26053[2]
.sym 44986 $auto$maccmap.cc:240:synth$26055.C[3]
.sym 44989 $false
.sym 44990 $false
.sym 44991 $abc$72873$auto$maccmap.cc:112:fulladd$26053[3]
.sym 44992 $auto$maccmap.cc:240:synth$26055.C[4]
.sym 44995 soc.cpu.pcpi_mul.rdx[20]
.sym 44996 soc.cpu.pcpi_mul.rd[20]
.sym 44997 soc.cpu.pcpi_mul.rs1[0]
.sym 44998 soc.cpu.pcpi_mul.rs2[20]
.sym 45001 $false
.sym 45002 $abc$72873$auto$maccmap.cc:111:fulladd$26052[1]
.sym 45003 $abc$72873$auto$maccmap.cc:112:fulladd$26053[0]
.sym 45004 $false
.sym 45013 soc.cpu.pcpi_mul.rdx[24]
.sym 45014 soc.cpu.pcpi_mul.rd[24]
.sym 45015 soc.cpu.pcpi_mul.rs1[0]
.sym 45016 soc.cpu.pcpi_mul.rs2[24]
.sym 45017 resetn$2
.sym 45018 clk_16mhz$2$2
.sym 45019 soc.cpu.pcpi_mul.mul_waiting$2
.sym 45020 soc.cpu.pcpi_mul.rs2[54]
.sym 45021 soc.cpu.pcpi_mul.rdx[23]
.sym 45022 soc.cpu.pcpi_mul.rdx[7]
.sym 45023 soc.cpu.pcpi_mul.rdx[53]
.sym 45024 soc.cpu.pcpi_mul.rdx[22]
.sym 45026 soc.cpu.pcpi_mul.rs2[20]
.sym 45027 soc.cpu.pcpi_mul.rs2[19]
.sym 45094 soc.cpu.pcpi_mul.rdx[23]
.sym 45095 soc.cpu.pcpi_mul.rd[23]
.sym 45096 soc.cpu.pcpi_mul.rs1[0]
.sym 45097 soc.cpu.pcpi_mul.rs2[23]
.sym 45100 soc.cpu.pcpi_mul.rs2[21]
.sym 45101 soc.cpu.pcpi_mul.rs1[0]
.sym 45102 soc.cpu.pcpi_mul.rdx[21]
.sym 45103 soc.cpu.pcpi_mul.rd[21]
.sym 45106 soc.cpu.pcpi_mul.rs2[23]
.sym 45107 soc.cpu.pcpi_mul.rs1[0]
.sym 45108 soc.cpu.pcpi_mul.rdx[23]
.sym 45109 soc.cpu.pcpi_mul.rd[23]
.sym 45112 soc.cpu.pcpi_mul.rdx[22]
.sym 45113 soc.cpu.pcpi_mul.rd[22]
.sym 45114 soc.cpu.pcpi_mul.rs1[0]
.sym 45115 soc.cpu.pcpi_mul.rs2[22]
.sym 45118 soc.cpu.pcpi_mul.rs2[53]
.sym 45119 soc.cpu.pcpi_mul.rs1[0]
.sym 45120 soc.cpu.pcpi_mul.rdx[53]
.sym 45121 soc.cpu.pcpi_mul.rd[53]
.sym 45124 soc.cpu.pcpi_mul.rs2[22]
.sym 45125 soc.cpu.pcpi_mul.rs1[0]
.sym 45126 soc.cpu.pcpi_mul.rdx[22]
.sym 45127 soc.cpu.pcpi_mul.rd[22]
.sym 45130 soc.cpu.pcpi_mul.rdx[53]
.sym 45131 soc.cpu.pcpi_mul.rd[53]
.sym 45132 soc.cpu.pcpi_mul.rs1[0]
.sym 45133 soc.cpu.pcpi_mul.rs2[53]
.sym 45136 $false
.sym 45137 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 45138 soc.cpu.pcpi_mul.rd[21]
.sym 45139 soc.cpu.pcpi_mul.rd[53]
.sym 45140 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538
.sym 45141 clk_16mhz$2$2
.sym 45142 $false
.sym 45143 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40532
.sym 45144 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][13]_new_inv_
.sym 45145 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][13]_new_inv_
.sym 45147 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40268
.sym 45148 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][11]_new_inv_
.sym 45149 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40004
.sym 45150 pwm_connectorIB[15]
.sym 45217 $false
.sym 45218 soc.cpu.reg_op2[0]
.sym 45219 soc.cpu.reg_op1[8]
.sym 45220 soc.cpu.reg_op1[9]
.sym 45223 $false
.sym 45224 soc.cpu.reg_op2[1]
.sym 45225 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][9]_new_inv_
.sym 45226 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][11]_new_inv_
.sym 45229 $false
.sym 45230 soc.cpu.reg_op2[0]
.sym 45231 soc.cpu.reg_op1[6]
.sym 45232 soc.cpu.reg_op1[7]
.sym 45235 $false
.sym 45236 soc.cpu.reg_op2[1]
.sym 45237 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][7]_new_inv_
.sym 45238 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][9]_new_inv_
.sym 45241 $false
.sym 45242 soc.cpu.reg_op2[0]
.sym 45243 soc.cpu.reg_op1[0]
.sym 45244 soc.cpu.reg_op1[1]
.sym 45247 $false
.sym 45248 soc.cpu.pcpi_mul.mul_waiting$2
.sym 45249 soc.cpu.reg_op2[22]
.sym 45250 soc.cpu.pcpi_mul.rs2[21]
.sym 45253 $false
.sym 45254 soc.cpu.pcpi_mul.mul_waiting$2
.sym 45255 soc.cpu.reg_op2[24]
.sym 45256 soc.cpu.pcpi_mul.rs2[23]
.sym 45259 $false
.sym 45260 soc.cpu.pcpi_mul.mul_waiting$2
.sym 45261 soc.cpu.reg_op2[21]
.sym 45262 soc.cpu.pcpi_mul.rs2[20]
.sym 45263 resetn$2
.sym 45264 clk_16mhz$2$2
.sym 45265 $false
.sym 45266 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][17]_new_inv_
.sym 45267 $abc$72873$new_n8036_
.sym 45268 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][19]_new_inv_
.sym 45269 $abc$72873$new_n8117_
.sym 45270 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][15]_new_inv_
.sym 45271 $abc$72873$new_n7772_
.sym 45272 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][15]_new_inv_
.sym 45273 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][13]_new_inv_
.sym 45340 soc.cpu.reg_op2[2]
.sym 45341 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][5]_new_inv_
.sym 45342 soc.cpu.reg_op2[1]
.sym 45343 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][1]_new_inv_
.sym 45346 $false
.sym 45347 soc.cpu.reg_op2[2]
.sym 45348 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][5]_new_inv_
.sym 45349 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][9]_new_inv_
.sym 45352 $false
.sym 45353 $abc$72873$new_n7991_
.sym 45354 soc.cpu.reg_op2[3]
.sym 45355 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][5]_new_inv_
.sym 45358 $false
.sym 45359 soc.cpu.reg_op2[2]
.sym 45360 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][11]_new_inv_
.sym 45361 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][15]_new_inv_
.sym 45364 $false
.sym 45365 soc.cpu.reg_op2[3]
.sym 45366 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][5]_new_inv_
.sym 45367 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][13]_new_inv_
.sym 45370 $false
.sym 45371 $abc$72873$new_n7737_
.sym 45372 soc.cpu.reg_op2[3]
.sym 45373 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][5]_new_inv_
.sym 45376 soc.cpu.mem_wordsize[1]
.sym 45377 soc.cpu.mem_wordsize[0]
.sym 45378 soc.cpu.reg_op2[5]
.sym 45379 soc.cpu.reg_op2[21]
.sym 45382 soc.cpu.mem_wordsize[1]
.sym 45383 soc.cpu.mem_wordsize[0]
.sym 45384 soc.cpu.reg_op2[6]
.sym 45385 soc.cpu.reg_op2[22]
.sym 45386 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.sym 45387 clk_16mhz$2$2
.sym 45388 $false
.sym 45389 $abc$72873$new_n7777_
.sym 45390 $abc$72873$new_n7995_
.sym 45391 $abc$72873$new_n7774_
.sym 45392 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31551[1]_new_inv_
.sym 45393 $abc$72873$new_n8075_
.sym 45394 $abc$72873$new_n8082_
.sym 45395 $abc$72873$new_n8076_
.sym 45396 $abc$72873$new_n8077_
.sym 45463 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31615[1]_new_inv_
.sym 45464 soc.cpu.reg_op1[17]
.sym 45465 soc.cpu.reg_op2[17]
.sym 45466 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 45469 $abc$72873$new_n7737_
.sym 45470 soc.cpu.reg_op2[3]
.sym 45471 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][15]_new_inv_
.sym 45472 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][23]_new_inv_
.sym 45475 soc.cpu.reg_op1[17]
.sym 45476 soc.cpu.reg_op2[17]
.sym 45477 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 45478 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 45481 $abc$72873$new_n7737_
.sym 45482 soc.cpu.reg_op2[3]
.sym 45483 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][19]_new_inv_
.sym 45484 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][27]_new_inv_
.sym 45487 $false
.sym 45488 $false
.sym 45489 $abc$72873$new_n6214_
.sym 45490 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][1]_new_inv_
.sym 45493 $abc$72873$new_n8001_
.sym 45494 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_
.sym 45495 $abc$72873$new_n7991_
.sym 45496 soc.cpu.reg_op2[3]
.sym 45499 $abc$72873$new_n7737_
.sym 45500 soc.cpu.reg_op2[3]
.sym 45501 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][9]_new_inv_
.sym 45502 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_
.sym 45505 $false
.sym 45506 $abc$72873$new_n8000_
.sym 45507 $abc$72873$new_n7999_
.sym 45508 $abc$72873$new_n7995_
.sym 45512 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][16]_new_inv_
.sym 45513 $abc$72873$new_n8045_
.sym 45514 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][24]_new_inv_
.sym 45515 $abc$72873$new_n8052_
.sym 45516 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31575[1]_new_inv_
.sym 45517 $abc$72873$new_n8046_
.sym 45518 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][20]_new_inv_
.sym 45519 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][28]_new_inv_
.sym 45586 $abc$72873$new_n8128_
.sym 45587 $abc$72873$new_n8127_
.sym 45588 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][30]_new_inv_
.sym 45589 $abc$72873$new_n7991_
.sym 45592 soc.cpu.reg_op1[30]
.sym 45593 soc.cpu.reg_op2[30]
.sym 45594 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 45595 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 45598 $abc$72873$new_n7737_
.sym 45599 soc.cpu.reg_op2[3]
.sym 45600 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][28]_new_inv_
.sym 45601 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][20]_new_inv_
.sym 45604 $false
.sym 45605 soc.cpu.reg_op2[3]
.sym 45606 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][6]_new_inv_
.sym 45607 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][14]_new_inv_
.sym 45610 $false
.sym 45611 $abc$72873$new_n7991_
.sym 45612 soc.cpu.reg_op2[3]
.sym 45613 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][6]_new_inv_
.sym 45616 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31511[1]_new_inv_
.sym 45617 soc.cpu.reg_op1[30]
.sym 45618 soc.cpu.reg_op2[30]
.sym 45619 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 45622 $false
.sym 45623 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 45624 soc.cpu.reg_op2[6]
.sym 45625 soc.cpu.reg_op2[14]
.sym 45628 soc.cpu.mem_wordsize[1]
.sym 45629 soc.cpu.mem_wordsize[0]
.sym 45630 soc.cpu.reg_op2[4]
.sym 45631 soc.cpu.reg_op2[20]
.sym 45632 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.sym 45633 clk_16mhz$2$2
.sym 45634 $false
.sym 45635 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][10]_new_inv_
.sym 45636 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][6]_new_inv_
.sym 45637 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][8]_new_inv_
.sym 45638 $abc$72873$new_n8085_
.sym 45639 $abc$72873$new_n8086_
.sym 45640 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][6]_new_inv_
.sym 45641 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][6]_new_inv_
.sym 45642 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][4]_new_inv_
.sym 45709 soc.cpu.reg_op1[5]
.sym 45710 soc.cpu.reg_op2[5]
.sym 45711 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 45712 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 45715 $false
.sym 45716 soc.cpu.reg_op2[0]
.sym 45717 soc.cpu.reg_op1[1]
.sym 45718 soc.cpu.reg_op1[2]
.sym 45721 $false
.sym 45722 soc.cpu.reg_op2[1]
.sym 45723 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][2]_new_inv_
.sym 45724 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][4]_new_inv_
.sym 45727 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31711[1]_new_inv_
.sym 45728 soc.cpu.reg_op1[5]
.sym 45729 soc.cpu.reg_op2[5]
.sym 45730 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 45733 $false
.sym 45734 $false
.sym 45735 soc.cpu.reg_op2[2]
.sym 45736 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][2]_new_inv_
.sym 45739 $false
.sym 45740 soc.cpu.reg_op2[1]
.sym 45741 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][0]_new_
.sym 45742 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][2]_new_inv_
.sym 45745 $abc$72873$new_n7856_
.sym 45746 $abc$72873$new_n7855_
.sym 45747 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[5]_new_
.sym 45748 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[5]_new_
.sym 45751 $abc$72873$new_n8135_
.sym 45752 $abc$72873$new_n8139_
.sym 45753 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][31]_new_inv_
.sym 45754 $abc$72873$new_n7991_
.sym 45755 $true
.sym 45756 clk_16mhz$2$2
.sym 45757 $false
.sym 45758 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][7]_new_
.sym 45759 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][23]_new_inv_
.sym 45760 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[10]_new_
.sym 45761 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[7]_new_
.sym 45762 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][15]_new_
.sym 45763 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][5]_new_inv_
.sym 45764 soc.cpu.alu_out_q[25]
.sym 45765 soc.cpu.alu_out_q[1]
.sym 45832 soc.cpu.instr_slli
.sym 45833 soc.cpu.instr_sll
.sym 45834 soc.cpu.instr_sh
.sym 45835 soc.cpu.instr_sw
.sym 45838 $false
.sym 45839 soc.cpu.reg_op2[4]
.sym 45840 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_
.sym 45841 soc.cpu.reg_op2[3]
.sym 45844 soc.cpu.reg_op2[4]
.sym 45845 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 45846 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][31]_new_
.sym 45847 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][15]_new_
.sym 45850 soc.cpu.reg_op2[4]
.sym 45851 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 45852 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][5]_new_inv_
.sym 45853 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][21]_new_inv_
.sym 45856 $abc$72873$new_n8007_
.sym 45857 $abc$72873$new_n8006_
.sym 45858 soc.cpu.instr_sll
.sym 45859 soc.cpu.instr_slli
.sym 45862 $false
.sym 45863 $false
.sym 45864 $abc$72873$new_n7973_
.sym 45865 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[15]_new_
.sym 45868 $abc$72873$new_n7909_
.sym 45869 $abc$72873$new_n7908_
.sym 45870 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[9]_new_
.sym 45871 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[9]_new_
.sym 45874 $abc$72873$new_n7994_
.sym 45875 $abc$72873$new_n7992_
.sym 45876 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][17]_new_inv_
.sym 45877 soc.cpu.reg_op2[4]
.sym 45878 $true
.sym 45879 clk_16mhz$2$2
.sym 45880 $false
.sym 45881 $abc$72873$new_n7810_
.sym 45882 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][23]_new_inv_
.sym 45883 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][15]_new_inv_
.sym 45884 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[3]_new_inv_
.sym 45885 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][19]_new_
.sym 45886 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][19]_new_inv_
.sym 45887 soc.cpu.alu_out_q[10]
.sym 45888 soc.cpu.alu_out_q[19]
.sym 45955 $false
.sym 45956 soc.cpu.reg_op2[3]
.sym 45957 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][19]_new_
.sym 45958 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 45961 $false
.sym 45962 $false
.sym 45963 soc.cpu.reg_op1[31]
.sym 45964 soc.cpu.reg_op2[0]
.sym 45967 $false
.sym 45968 soc.cpu.reg_op2[3]
.sym 45969 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][13]_new_inv_
.sym 45970 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][21]_new_
.sym 45973 soc.cpu.reg_op2[3]
.sym 45974 soc.cpu.reg_op2[4]
.sym 45975 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][5]_new_inv_
.sym 45976 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][13]_new_inv_
.sym 45979 $abc$72873$new_n7795_
.sym 45980 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_
.sym 45981 $abc$72873$new_n7737_
.sym 45982 soc.cpu.reg_op2[3]
.sym 45991 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_
.sym 45992 soc.cpu.is_alu_reg_imm
.sym 45993 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_
.sym 45994 soc.cpu.mem_rdata_q[14]
.sym 45997 $false
.sym 45998 $false
.sym 45999 soc.cpu.is_sb_sh_sw
.sym 46000 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14919_new_
.sym 46001 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 46002 clk_16mhz$2$2
.sym 46003 $false
.sym 46004 $abc$72873$new_n9479_
.sym 46005 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][4]_new_inv_
.sym 46006 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][6]_new_
.sym 46007 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][6]_new_
.sym 46008 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[6]_new_
.sym 46009 soc.cpu.alu_out_q[22]
.sym 46010 soc.cpu.alu_out_q[26]
.sym 46011 soc.cpu.alu_out_q[2]
.sym 46078 $false
.sym 46079 soc.cpu.reg_op2[1]
.sym 46080 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][10]_new_inv_
.sym 46081 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][12]_new_inv_
.sym 46084 $false
.sym 46085 soc.cpu.reg_op2[0]
.sym 46086 soc.cpu.reg_op1[11]
.sym 46087 soc.cpu.reg_op1[10]
.sym 46090 $false
.sym 46091 soc.cpu.reg_op2[0]
.sym 46092 soc.cpu.reg_op1[7]
.sym 46093 soc.cpu.reg_op1[6]
.sym 46096 $false
.sym 46097 soc.cpu.reg_op2[0]
.sym 46098 soc.cpu.reg_op1[13]
.sym 46099 soc.cpu.reg_op1[12]
.sym 46102 $false
.sym 46103 soc.cpu.reg_op2[1]
.sym 46104 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][8]_new_inv_
.sym 46105 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][10]_new_inv_
.sym 46108 $false
.sym 46109 soc.cpu.reg_op2[0]
.sym 46110 soc.cpu.reg_op1[9]
.sym 46111 soc.cpu.reg_op1[8]
.sym 46114 $false
.sym 46115 soc.cpu.reg_op2[1]
.sym 46116 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][8]_new_inv_
.sym 46117 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][6]_new_inv_
.sym 46120 $abc$72873$new_n8012_
.sym 46121 $abc$72873$new_n8011_
.sym 46122 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[18]_new_
.sym 46123 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[18]_new_
.sym 46124 $true
.sym 46125 clk_16mhz$2$2
.sym 46126 $false
.sym 46127 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][14]_new_
.sym 46128 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][30]_new_
.sym 46129 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][14]_new_inv_
.sym 46130 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][6]_new_inv_
.sym 46131 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][22]_new_inv_
.sym 46132 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[14]_new_
.sym 46133 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][18]_new_inv_
.sym 46134 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][10]_new_inv_
.sym 46201 $false
.sym 46202 soc.cpu.reg_op2[2]
.sym 46203 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][30]_new_
.sym 46204 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 46207 $false
.sym 46208 soc.cpu.reg_op2[1]
.sym 46209 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][12]_new_inv_
.sym 46210 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][14]_new_inv_
.sym 46213 $false
.sym 46214 soc.cpu.reg_op2[2]
.sym 46215 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][26]_new_inv_
.sym 46216 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][30]_new_
.sym 46219 $false
.sym 46220 soc.cpu.reg_op2[0]
.sym 46221 soc.cpu.reg_op1[15]
.sym 46222 soc.cpu.reg_op1[14]
.sym 46225 $false
.sym 46226 soc.cpu.reg_op2[1]
.sym 46227 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][30]_new_inv_
.sym 46228 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 46231 soc.spimemio.xfer.ibuffer[2]
.sym 46232 $false
.sym 46233 $false
.sym 46234 $false
.sym 46237 soc.spimemio.xfer.ibuffer[0]
.sym 46238 $false
.sym 46239 $false
.sym 46240 $false
.sym 46243 soc.spimemio.xfer.ibuffer[1]
.sym 46244 $false
.sym 46245 $false
.sym 46246 $false
.sym 46247 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59140
.sym 46248 clk_16mhz$2$2
.sym 46249 $false
.sym 46250 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][22]_new_inv_
.sym 46251 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][22]_new_inv_
.sym 46252 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[56]_new_inv_
.sym 46253 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][24]_new_inv_
.sym 46255 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][20]_new_inv_
.sym 46256 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][20]_new_inv_
.sym 46257 soc.cpu.decoder_trigger
.sym 46324 $false
.sym 46325 soc.cpu.reg_op2[0]
.sym 46326 soc.cpu.reg_op1[31]
.sym 46327 soc.cpu.reg_op1[30]
.sym 46330 $false
.sym 46331 soc.cpu.reg_op2[1]
.sym 46332 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][28]_new_inv_
.sym 46333 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][30]_new_inv_
.sym 46336 $false
.sym 46337 soc.cpu.reg_op2[0]
.sym 46338 soc.cpu.reg_op1[27]
.sym 46339 soc.cpu.reg_op1[26]
.sym 46342 $false
.sym 46343 soc.cpu.reg_op2[1]
.sym 46344 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][24]_new_inv_
.sym 46345 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][26]_new_inv_
.sym 46348 $false
.sym 46349 soc.cpu.reg_op2[1]
.sym 46350 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][26]_new_inv_
.sym 46351 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][28]_new_inv_
.sym 46354 $false
.sym 46355 soc.cpu.reg_op2[0]
.sym 46356 soc.cpu.reg_op1[29]
.sym 46357 soc.cpu.reg_op1[28]
.sym 46360 soc.spimemio.xfer.ibuffer[0]
.sym 46361 $false
.sym 46362 $false
.sym 46363 $false
.sym 46366 soc.spimemio.xfer.ibuffer[4]
.sym 46367 $false
.sym 46368 $false
.sym 46369 $false
.sym 46370 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59444
.sym 46371 clk_16mhz$2$2
.sym 46372 $false
.sym 46373 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38948
.sym 46374 $abc$72873$new_n5644_
.sym 46375 soc.cpu.mem_la_wdata[11]
.sym 46377 $abc$72873$new_n6995_
.sym 46378 soc.cpu.mem_la_wdata[8]
.sym 46379 soc.cpu.latched_rd[4]
.sym 46380 soc.cpu.latched_rd[1]
.sym 46447 $false
.sym 46448 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 46449 $abc$72873$auto$wreduce.cc:454:run$7250[20]
.sym 46450 soc.cpu.reg_op2[20]
.sym 46453 $false
.sym 46454 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 46455 $abc$72873$auto$wreduce.cc:454:run$7250[8]
.sym 46456 soc.cpu.reg_op2[8]
.sym 46459 soc.cpu.latched_rd[4]
.sym 46460 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.sym 46461 soc.cpu.latched_rd[1]
.sym 46462 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.sym 46465 $false
.sym 46466 $false
.sym 46467 soc.cpu.latched_rd[0]
.sym 46468 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.sym 46471 $false
.sym 46472 $false
.sym 46473 soc.cpu.latched_rd[2]
.sym 46474 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.sym 46477 $false
.sym 46478 $false
.sym 46479 soc.cpu.latched_rd[3]
.sym 46480 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.sym 46483 $abc$72873$new_n5328_
.sym 46484 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$26631[0]_new_
.sym 46485 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$26631[2]_new_
.sym 46486 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$26631[3]_new_
.sym 46489 soc.cpu.pcpi_div.quotient_msk[25]
.sym 46490 $false
.sym 46491 $false
.sym 46492 $false
.sym 46493 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 46494 clk_16mhz$2$2
.sym 46495 soc.cpu.pcpi_div.start$2
.sym 46496 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49861
.sym 46497 $abc$72873$new_n5597_
.sym 46498 $abc$72873$new_n5120_
.sym 46499 $abc$72873$new_n5010_
.sym 46500 $abc$72873$new_n5588_
.sym 46501 $abc$72873$new_n5121_
.sym 46502 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$51768
.sym 46503 soc.cpu.irq_active
.sym 46570 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16038_Y_new_inv_
.sym 46571 soc.cpu.mem_do_prefetch
.sym 46572 soc.cpu.is_sb_sh_sw
.sym 46573 $abc$72873$new_n4935_
.sym 46576 $false
.sym 46577 $false
.sym 46578 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 46579 $abc$72873$auto$simplemap.cc:168:logic_reduce$21822_new_inv_
.sym 46582 $false
.sym 46583 $false
.sym 46584 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 46585 $abc$72873$auto$simplemap.cc:168:logic_reduce$21822_new_inv_
.sym 46588 $abc$72873$new_n5011_
.sym 46589 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$22767[4]_new_inv_
.sym 46590 soc.cpu.mem_do_rinst
.sym 46591 $abc$72873$new_n4935_
.sym 46594 $false
.sym 46595 soc.cpu.cpu_state[2]
.sym 46596 $abc$72873$new_n9468_
.sym 46597 $abc$72873$new_n9467_
.sym 46600 soc.spimemio.xfer.ibuffer[1]
.sym 46601 $false
.sym 46602 $false
.sym 46603 $false
.sym 46606 soc.spimemio.xfer.ibuffer[7]
.sym 46607 $false
.sym 46608 $false
.sym 46609 $false
.sym 46612 soc.spimemio.buffer[0]
.sym 46613 $false
.sym 46614 $false
.sym 46615 $false
.sym 46616 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 46617 clk_16mhz$2$2
.sym 46618 $false
.sym 46619 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49984
.sym 46620 $abc$72873$new_n5596_
.sym 46621 $abc$72873$new_n5017_
.sym 46622 $abc$72873$new_n9497_
.sym 46623 $abc$72873$new_n9499_
.sym 46624 $abc$72873$new_n6127_
.sym 46625 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39212
.sym 46626 soc.cpu.latched_store
.sym 46693 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 46694 soc.cpu.decoded_rs2[0]
.sym 46695 $abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16185_Y[0]_new_
.sym 46696 $abc$72873$new_n5259_
.sym 46699 soc.cpu.cpu_state[1]
.sym 46700 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 46701 soc.cpu.latched_store
.sym 46702 soc.cpu.latched_branch
.sym 46705 $false
.sym 46706 soc.cpu.latched_branch
.sym 46707 soc.cpu.latched_store
.sym 46708 soc.cpu.irq_state[0]
.sym 46711 $false
.sym 46712 $abc$72873$soc.cpu.cpuregs_write_new_
.sym 46713 resetn$2
.sym 46714 $abc$72873$auto$simplemap.cc:168:logic_reduce$20562_new_inv_
.sym 46717 $false
.sym 46718 $false
.sym 46719 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 46720 $abc$72873$soc.cpu.mem_rdata_latched[20]_new_inv_
.sym 46723 $false
.sym 46724 $abc$72873$new_n6127_
.sym 46725 soc.cpu.latched_rd[1]
.sym 46726 soc.cpu.latched_rd[0]
.sym 46729 $false
.sym 46730 soc.cpu.mem_rdata_q[13]
.sym 46731 soc.cpu.mem_rdata_q[12]
.sym 46732 soc.cpu.mem_rdata_q[14]
.sym 46735 $false
.sym 46736 $abc$72873$new_n9526_
.sym 46737 $abc$72873$new_n9525_
.sym 46738 $abc$72873$new_n9524_
.sym 46739 $true
.sym 46740 clk_16mhz$2$2
.sym 46741 $false
.sym 46742 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[0]_new_inv_
.sym 46743 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[17]_new_inv_
.sym 46744 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 46745 soc.cpu.cpuregs.wdata[0]
.sym 46746 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 46747 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[0]_new_
.sym 46748 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[5]_new_
.sym 46749 soc.cpu.decoded_rd[4]
.sym 46816 $false
.sym 46817 soc.cpu.is_alu_reg_imm
.sym 46818 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 46819 soc.cpu.instr_jalr
.sym 46822 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 46823 soc.cpu.latched_stalu
.sym 46824 soc.cpu.alu_out_q[15]
.sym 46825 soc.cpu.reg_out[15]
.sym 46828 $false
.sym 46829 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 46830 soc.cpu.reg_out[15]
.sym 46831 soc.cpu.reg_next_pc[15]
.sym 46834 soc.cpu.irq_state[1]
.sym 46835 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[15]_new_
.sym 46836 soc.cpu.reg_next_pc[15]
.sym 46837 soc.cpu.irq_state[0]
.sym 46840 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 46841 soc.cpu.latched_stalu
.sym 46842 soc.cpu.alu_out_q[5]
.sym 46843 soc.cpu.reg_out[5]
.sym 46846 soc.cpu.mem_rdata_q[27]
.sym 46847 soc.cpu.mem_rdata_q[25]
.sym 46848 soc.cpu.mem_rdata_q[26]
.sym 46849 soc.cpu.mem_rdata_q[28]
.sym 46852 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 46853 soc.cpu.latched_stalu
.sym 46854 soc.cpu.alu_out_q[15]
.sym 46855 soc.cpu.reg_out[15]
.sym 46858 soc.cpu.pcpi_div.quotient_msk[20]
.sym 46859 $false
.sym 46860 $false
.sym 46861 $false
.sym 46862 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 46863 clk_16mhz$2$2
.sym 46864 soc.cpu.pcpi_div.start$2
.sym 46865 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32111_new_inv_
.sym 46866 $abc$72873$new_n6823_
.sym 46867 $abc$72873$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 46868 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[2]_new_
.sym 46869 $abc$72873$new_n8154_
.sym 46870 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[1]
.sym 46871 $abc$72873$auto$rtlil.cc:1981:NotGate$71779
.sym 46872 soc.cpu.irq_delay
.sym 46939 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 46940 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[0]_new_inv_
.sym 46941 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[1]
.sym 46942 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 46945 $false
.sym 46946 soc.cpu.reg_pc[1]
.sym 46947 soc.cpu.latched_compr
.sym 46948 $false
.sym 46951 $false
.sym 46952 $abc$72873$new_n6875_
.sym 46953 soc.cpu.reg_next_pc[15]
.sym 46954 $abc$72873$new_n6813_
.sym 46957 $false
.sym 46958 $false
.sym 46959 $abc$72873$new_n8151_
.sym 46960 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32111_new_inv_
.sym 46963 soc.cpu.irq_state[1]
.sym 46964 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[7]_new_
.sym 46965 soc.cpu.reg_next_pc[7]
.sym 46966 soc.cpu.irq_state[0]
.sym 46969 $false
.sym 46970 $false
.sym 46971 soc.cpu.mem_rdata_q[31]
.sym 46972 $abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 46975 $false
.sym 46976 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 46977 soc.cpu.decoded_rs1[3]
.sym 46978 $abc$72873$techmap\soc.cpu.$procmux$4563_Y[3]_new_
.sym 46981 $false
.sym 46982 $false
.sym 46983 soc.cpu.pcpi_div.quotient[14]
.sym 46984 soc.cpu.pcpi_div.quotient_msk[14]
.sym 46985 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 46986 clk_16mhz$2$2
.sym 46987 soc.cpu.pcpi_div.start$2
.sym 46988 soc.cpu.next_pc[9]
.sym 46989 $abc$72873$new_n6851_
.sym 46990 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18305_Y_new_inv_
.sym 46991 $abc$72873$new_n8364_
.sym 46992 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[9]_new_
.sym 46993 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[0]
.sym 46994 $abc$72873$new_n5399_
.sym 46995 soc.cpu.irq_mask[26]
.sym 47062 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32075_new_inv_
.sym 47063 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[10]_new_
.sym 47064 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 47065 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[10]
.sym 47068 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 47069 soc.cpu.mem_rdata_q[28]
.sym 47070 soc.cpu.instr_auipc
.sym 47071 soc.cpu.instr_lui
.sym 47074 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 47075 soc.cpu.latched_stalu
.sym 47076 soc.cpu.alu_out_q[10]
.sym 47077 soc.cpu.reg_out[10]
.sym 47080 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 47081 soc.cpu.latched_stalu
.sym 47082 soc.cpu.alu_out_q[10]
.sym 47083 soc.cpu.reg_out[10]
.sym 47086 $false
.sym 47087 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 47088 soc.cpu.reg_out[10]
.sym 47089 soc.cpu.reg_next_pc[10]
.sym 47092 soc.cpu.irq_state[1]
.sym 47093 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[10]_new_
.sym 47094 soc.cpu.reg_next_pc[10]
.sym 47095 soc.cpu.irq_state[0]
.sym 47098 $abc$72873$new_n5399_
.sym 47099 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 47100 soc.cpu.instr_jal
.sym 47101 soc.cpu.decoded_imm_uj[19]
.sym 47104 $abc$72873$new_n5409_
.sym 47105 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28247[1]_new_
.sym 47106 soc.cpu.instr_jal
.sym 47107 soc.cpu.decoded_imm_uj[28]
.sym 47108 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 47109 clk_16mhz$2$2
.sym 47110 $abc$72873$auto$rtlil.cc:1981:NotGate$71779
.sym 47111 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[19]_new_
.sym 47112 $abc$72873$new_n6891_
.sym 47113 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32043_new_inv_
.sym 47114 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[0]
.sym 47115 soc.cpu.cpuregs.wdata[18]
.sym 47116 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32071_new_inv_
.sym 47117 soc.cpu.next_pc[2]
.sym 47118 soc.cpu.mem_addr[2]
.sym 47185 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 47186 soc.cpu.latched_stalu
.sym 47187 soc.cpu.alu_out_q[11]
.sym 47188 soc.cpu.reg_out[11]
.sym 47191 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 47192 soc.cpu.latched_stalu
.sym 47193 soc.cpu.alu_out_q[14]
.sym 47194 soc.cpu.reg_out[14]
.sym 47197 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 47198 soc.cpu.latched_stalu
.sym 47199 soc.cpu.alu_out_q[14]
.sym 47200 soc.cpu.reg_out[14]
.sym 47203 $false
.sym 47204 $abc$72873$new_n6859_
.sym 47205 soc.cpu.reg_next_pc[11]
.sym 47206 $abc$72873$new_n6813_
.sym 47209 $false
.sym 47210 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18310_Y_new_inv_
.sym 47211 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[14]
.sym 47212 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 47215 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[14]_new_
.sym 47216 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[14]_new_
.sym 47217 soc.cpu.irq_state[0]
.sym 47218 soc.cpu.reg_next_pc[14]
.sym 47221 $false
.sym 47222 $false
.sym 47223 $false
.sym 47224 $false
.sym 47227 $false
.sym 47228 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47229 soc.cpu.reg_op2[23]
.sym 47230 soc.cpu.pcpi_mul.rs2[22]
.sym 47231 resetn$2
.sym 47232 clk_16mhz$2$2
.sym 47233 $false
.sym 47234 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32039_new_inv_
.sym 47235 soc.cpu.cpuregs.wdata[22]
.sym 47236 soc.cpu.next_pc[19]
.sym 47237 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[22]_new_
.sym 47238 soc.cpu.next_pc[18]
.sym 47239 soc.cpu.cpuregs.wdata[19]
.sym 47240 $abc$72873$new_n8208_
.sym 47241 soc.cpu.pcpi_div.divisor[49]
.sym 47308 $false
.sym 47309 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 47310 soc.cpu.reg_out[11]
.sym 47311 soc.cpu.reg_next_pc[11]
.sym 47314 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 47315 soc.cpu.latched_stalu
.sym 47316 soc.cpu.alu_out_q[21]
.sym 47317 soc.cpu.reg_out[21]
.sym 47320 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[23]
.sym 47321 $abc$72873$new_n5454_
.sym 47322 soc.cpu.cpu_state[2]
.sym 47323 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[23]_new_inv_
.sym 47326 $false
.sym 47327 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 47328 soc.cpu.reg_out[14]
.sym 47329 soc.cpu.reg_next_pc[14]
.sym 47332 soc.cpu.is_lui_auipc_jal
.sym 47333 soc.cpu.cpuregs_rs1[20]
.sym 47334 soc.cpu.reg_pc[20]
.sym 47335 soc.cpu.instr_lui
.sym 47338 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[20]
.sym 47339 $abc$72873$new_n5454_
.sym 47340 soc.cpu.cpu_state[2]
.sym 47341 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[20]_new_inv_
.sym 47344 soc.cpu.is_lui_auipc_jal
.sym 47345 soc.cpu.cpuregs_rs1[23]
.sym 47346 soc.cpu.reg_pc[23]
.sym 47347 soc.cpu.instr_lui
.sym 47350 soc.cpu.mem_wdata[27]
.sym 47351 $false
.sym 47352 $false
.sym 47353 $false
.sym 47354 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39740
.sym 47355 clk_16mhz$2$2
.sym 47356 $false
.sym 47357 $abc$72873$new_n6903_
.sym 47358 soc.cpu.cpuregs.wdata[29]
.sym 47359 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31999_new_inv_
.sym 47360 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32011_new_inv_
.sym 47361 soc.cpu.next_pc[22]
.sym 47362 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32027_new_inv_
.sym 47363 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[29]_new_
.sym 47364 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[26]_new_
.sym 47431 $false
.sym 47432 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[27]_new_
.sym 47433 soc.cpu.irq_state[0]
.sym 47434 soc.cpu.reg_next_pc[27]
.sym 47437 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 47438 soc.cpu.latched_stalu
.sym 47439 soc.cpu.alu_out_q[27]
.sym 47440 soc.cpu.reg_out[27]
.sym 47443 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 47444 soc.cpu.mem_rdata_q[27]
.sym 47445 soc.cpu.instr_auipc
.sym 47446 soc.cpu.instr_lui
.sym 47449 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 47450 soc.cpu.latched_stalu
.sym 47451 soc.cpu.alu_out_q[31]
.sym 47452 soc.cpu.reg_out[31]
.sym 47455 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32007_new_inv_
.sym 47456 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[27]_new_
.sym 47457 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 47458 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[27]
.sym 47461 soc.cpu.mem_wdata[13]
.sym 47462 $false
.sym 47463 $false
.sym 47464 $false
.sym 47467 soc.cpu.mem_wdata[11]
.sym 47468 $false
.sym 47469 $false
.sym 47470 $false
.sym 47473 soc.cpu.mem_wdata[14]
.sym 47474 $false
.sym 47475 $false
.sym 47476 $false
.sym 47477 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39212
.sym 47478 clk_16mhz$2$2
.sym 47479 $false
.sym 47480 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18321_Y_new_inv_
.sym 47481 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[25]_new_
.sym 47482 $abc$72873$new_n5480_
.sym 47483 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[26]_new_inv_
.sym 47484 soc.cpu.decoded_imm_uj[31]
.sym 47485 soc.cpu.decoded_imm_uj[24]
.sym 47486 soc.cpu.decoded_imm_uj[12]
.sym 47487 soc.cpu.decoded_imm_uj[22]
.sym 47554 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[24]_new_
.sym 47555 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[24]_new_
.sym 47556 soc.cpu.irq_state[0]
.sym 47557 soc.cpu.reg_next_pc[24]
.sym 47560 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 47561 soc.cpu.latched_stalu
.sym 47562 soc.cpu.alu_out_q[24]
.sym 47563 soc.cpu.reg_out[24]
.sym 47566 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[25]
.sym 47567 $abc$72873$new_n5454_
.sym 47568 soc.cpu.cpu_state[2]
.sym 47569 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[25]_new_inv_
.sym 47572 $false
.sym 47573 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 47574 soc.cpu.reg_out[27]
.sym 47575 soc.cpu.reg_next_pc[27]
.sym 47578 $false
.sym 47579 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 47580 soc.cpu.reg_out[24]
.sym 47581 soc.cpu.reg_next_pc[24]
.sym 47584 soc.cpu.is_lui_auipc_jal
.sym 47585 soc.cpu.cpuregs_rs1[25]
.sym 47586 soc.cpu.reg_pc[25]
.sym 47587 soc.cpu.instr_lui
.sym 47590 $false
.sym 47591 $abc$72873$new_n5472_
.sym 47592 soc.cpu.reg_op1[28]
.sym 47593 $abc$72873$new_n5462_
.sym 47596 $false
.sym 47597 $abc$72873$new_n5488_
.sym 47598 soc.cpu.reg_op1[24]
.sym 47599 $abc$72873$new_n5462_
.sym 47600 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.sym 47601 clk_16mhz$2$2
.sym 47602 $false
.sym 47603 soc.cpu.next_pc[25]
.sym 47604 $abc$72873$new_n6931_
.sym 47605 $abc$72873$new_n6919_
.sym 47606 soc.cpu.next_pc[29]
.sym 47607 $abc$72873$new_n6915_
.sym 47608 soc.cpu.next_pc[26]
.sym 47609 soc.cpu.decoded_imm[6]
.sym 47610 soc.cpu.decoded_imm[8]
.sym 47677 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 47678 soc.cpu.decoded_rs2[3]
.sym 47679 $abc$72873$new_n5242_
.sym 47680 $abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$and$/usr/local/bin/../share/yosys/techmap.v:434$16186_Y[3]_new_
.sym 47683 $false
.sym 47684 $abc$72873$new_n6899_
.sym 47685 soc.cpu.reg_next_pc[21]
.sym 47686 $abc$72873$new_n6813_
.sym 47689 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 47690 soc.cpu.latched_stalu
.sym 47691 soc.cpu.alu_out_q[27]
.sym 47692 soc.cpu.reg_out[27]
.sym 47695 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 47696 soc.cpu.latched_stalu
.sym 47697 soc.cpu.alu_out_q[31]
.sym 47698 soc.cpu.reg_out[31]
.sym 47701 $false
.sym 47702 $false
.sym 47703 soc.cpu.cpu_state[3]
.sym 47704 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 47707 $false
.sym 47708 $abc$72873$new_n6871_
.sym 47709 soc.cpu.reg_next_pc[14]
.sym 47710 $abc$72873$new_n6813_
.sym 47713 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 47714 soc.cpu.latched_stalu
.sym 47715 soc.cpu.alu_out_q[24]
.sym 47716 soc.cpu.reg_out[24]
.sym 47719 $false
.sym 47720 soc.cpu.cpu_state[3]
.sym 47721 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 47722 soc.cpu.latched_stalu
.sym 47723 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49975
.sym 47724 clk_16mhz$2$2
.sym 47725 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 47726 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[17]
.sym 47727 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[8]
.sym 47728 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[1]
.sym 47729 $abc$72873$new_n6818_
.sym 47730 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[28]
.sym 47731 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[21]
.sym 47732 soc.cpu.reg_pc[1]
.sym 47733 soc.cpu.reg_next_pc[1]
.sym 47800 $false
.sym 47801 $abc$72873$new_n6855_
.sym 47802 soc.cpu.reg_next_pc[10]
.sym 47803 $abc$72873$new_n6813_
.sym 47806 $false
.sym 47807 $abc$72873$new_n6911_
.sym 47808 soc.cpu.reg_next_pc[24]
.sym 47809 $abc$72873$new_n6813_
.sym 47812 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 47813 soc.cpu.mem_rdata_q[13]
.sym 47814 soc.cpu.instr_auipc
.sym 47815 soc.cpu.instr_lui
.sym 47818 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[11]
.sym 47819 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 47820 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[10]
.sym 47821 $abc$72873$new_n6819_
.sym 47824 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 47825 soc.cpu.mem_rdata_q[29]
.sym 47826 soc.cpu.instr_auipc
.sym 47827 soc.cpu.instr_lui
.sym 47830 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[15]
.sym 47831 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 47832 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[14]
.sym 47833 $abc$72873$new_n6819_
.sym 47836 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[7]
.sym 47837 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 47838 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[6]
.sym 47839 $abc$72873$new_n6819_
.sym 47842 $false
.sym 47843 $false
.sym 47844 pwmIF.count_temp[8]
.sym 47845 $abc$72873$techmap\pwmIF.$2\state[0:0]_new_inv_
.sym 47846 $true
.sym 47847 clk_16mhz$2$2
.sym 47848 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 47849 $abc$72873$new_n6893_
.sym 47850 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[18]
.sym 47851 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[25]
.sym 47853 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[24]
.sym 47854 pwm_connectorIF[30]
.sym 47855 pwm_connectorIF[31]
.sym 47856 pwm_connectorIF[24]
.sym 47923 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[14]
.sym 47924 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 47925 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[13]
.sym 47926 $abc$72873$new_n6819_
.sym 47929 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[25]
.sym 47930 $false
.sym 47931 $false
.sym 47932 $false
.sym 47935 $false
.sym 47936 $abc$72873$new_n6901_
.sym 47937 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[21]
.sym 47938 $abc$72873$new_n6821_
.sym 47941 $false
.sym 47942 $abc$72873$new_n6861_
.sym 47943 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[11]
.sym 47944 $abc$72873$new_n6821_
.sym 47947 $false
.sym 47948 $abc$72873$new_n6873_
.sym 47949 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[14]
.sym 47950 $abc$72873$new_n6821_
.sym 47953 $false
.sym 47954 $abc$72873$new_n6877_
.sym 47955 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[15]
.sym 47956 $abc$72873$new_n6821_
.sym 47959 $false
.sym 47960 $abc$72873$new_n6845_
.sym 47961 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[7]
.sym 47962 $abc$72873$new_n6821_
.sym 47965 $false
.sym 47966 $abc$72873$new_n6913_
.sym 47967 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[24]
.sym 47968 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 47969 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 47970 clk_16mhz$2$2
.sym 47971 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 47972 $abc$72873$new_n6905_
.sym 47973 $abc$72873$new_n6933_
.sym 47975 $abc$72873$new_n6889_
.sym 47976 soc.cpu.reg_next_pc[29]
.sym 47977 soc.cpu.reg_next_pc[22]
.sym 47978 soc.cpu.reg_next_pc[18]
.sym 47979 soc.cpu.reg_next_pc[19]
.sym 48046 $false
.sym 48047 $false
.sym 48048 pwmIF.count_temp[8]
.sym 48049 $abc$72873$techmap\pwmIF.$2\state[0:0]_new_inv_
.sym 48052 $false
.sym 48053 $abc$72873$new_n6923_
.sym 48054 soc.cpu.reg_next_pc[27]
.sym 48055 $abc$72873$new_n6813_
.sym 48058 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[30]
.sym 48059 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 48060 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[29]
.sym 48061 $abc$72873$new_n6819_
.sym 48064 $false
.sym 48065 $false
.sym 48066 $abc$72873$auto$rtlil.cc:1848:ReduceOr$7507_new_inv_
.sym 48067 pwmIF.state
.sym 48070 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[21]
.sym 48071 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 48072 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[20]
.sym 48073 $abc$72873$new_n6819_
.sym 48076 $false
.sym 48077 $false
.sym 48078 $false
.sym 48079 $false
.sym 48082 $false
.sym 48083 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 48084 $abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 48085 soc.cpu.mem_rdata_latched[12]
.sym 48088 $false
.sym 48089 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 48090 $abc$72873$soc.cpu.mem_rdata_latched[17]_new_inv_
.sym 48091 soc.cpu.mem_rdata_latched[12]
.sym 48092 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 48093 clk_16mhz$2$2
.sym 48094 $false
.sym 48096 soc.cpu.reg_op1[26]
.sym 48101 soc.cpu.reg_op1[23]
.sym 48102 soc.cpu.reg_op1[25]
.sym 48175 $false
.sym 48176 $false
.sym 48177 soc.cpu.pcpi_div.quotient[0]
.sym 48178 soc.cpu.pcpi_div.quotient_msk[0]
.sym 48181 $false
.sym 48182 $false
.sym 48183 soc.cpu.pcpi_div.quotient[25]
.sym 48184 soc.cpu.pcpi_div.quotient_msk[25]
.sym 48215 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 48216 clk_16mhz$2$2
.sym 48217 soc.cpu.pcpi_div.start$2
.sym 48319 soc.cpu.pcpi_mul.rd[18]
.sym 48320 soc.cpu.pcpi_mul.rd[19]
.sym 48321 soc.cpu.pcpi_mul.rdx[20]
.sym 48322 soc.cpu.pcpi_mul.mul_counter[1]
.sym 48323 soc.cpu.pcpi_mul.mul_counter[4]
.sym 48324 soc.cpu.pcpi_mul.rd[17]
.sym 48325 soc.cpu.pcpi_mul.mul_counter[2]
.sym 48393 soc.cpu.pcpi_mul.rs2[19]
.sym 48394 soc.cpu.pcpi_mul.rs1[0]
.sym 48395 soc.cpu.pcpi_mul.rdx[19]
.sym 48396 soc.cpu.pcpi_mul.rd[19]
.sym 48399 soc.cpu.pcpi_mul.rdx[17]
.sym 48400 soc.cpu.pcpi_mul.rd[17]
.sym 48401 soc.cpu.pcpi_mul.rs1[0]
.sym 48402 soc.cpu.pcpi_mul.rs2[17]
.sym 48405 soc.cpu.pcpi_mul.rdx[19]
.sym 48406 soc.cpu.pcpi_mul.rd[19]
.sym 48407 soc.cpu.pcpi_mul.rs1[0]
.sym 48408 soc.cpu.pcpi_mul.rs2[19]
.sym 48411 soc.cpu.pcpi_mul.rs2[17]
.sym 48412 soc.cpu.pcpi_mul.rs1[0]
.sym 48413 soc.cpu.pcpi_mul.rdx[17]
.sym 48414 soc.cpu.pcpi_mul.rd[17]
.sym 48417 soc.cpu.pcpi_mul.rdx[18]
.sym 48418 soc.cpu.pcpi_mul.rd[18]
.sym 48419 soc.cpu.pcpi_mul.rs1[0]
.sym 48420 soc.cpu.pcpi_mul.rs2[18]
.sym 48423 soc.cpu.pcpi_mul.rs2[18]
.sym 48424 soc.cpu.pcpi_mul.rs1[0]
.sym 48425 soc.cpu.pcpi_mul.rdx[18]
.sym 48426 soc.cpu.pcpi_mul.rd[18]
.sym 48429 $false
.sym 48430 $false
.sym 48431 $false
.sym 48432 $false
.sym 48435 $false
.sym 48436 $false
.sym 48437 $false
.sym 48438 $false
.sym 48439 resetn$2
.sym 48440 clk_16mhz$2$2
.sym 48441 $false
.sym 48447 soc.cpu.pcpi_mul.rd[30]
.sym 48448 soc.cpu.pcpi_mul.rd[31]
.sym 48449 soc.cpu.pcpi_mul.rdx[32]
.sym 48451 soc.cpu.pcpi_mul.mul_counter[0]
.sym 48452 soc.cpu.pcpi_mul.rd[32]
.sym 48556 $false
.sym 48557 soc.cpu.pcpi_mul.mul_counter[5]
.sym 48558 $false
.sym 48559 $auto$alumacc.cc:474:replace_alu$7747.C[5]
.sym 48562 soc.cpu.pcpi_mul.mul_waiting$2
.sym 48563 soc.cpu.pcpi_mul.rs2[32]
.sym 48564 soc.cpu.pcpi_mul.instr_mulh
.sym 48565 soc.cpu.reg_op2[31]
.sym 48568 soc.cpu.pcpi_mul.mul_waiting$2
.sym 48569 soc.cpu.pcpi_mul.rs2[33]
.sym 48570 soc.cpu.pcpi_mul.instr_mulh
.sym 48571 soc.cpu.reg_op2[31]
.sym 48574 $false
.sym 48575 $false
.sym 48576 $false
.sym 48577 $false
.sym 48580 $false
.sym 48581 soc.cpu.pcpi_mul.mul_waiting$2
.sym 48582 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 48583 $abc$72873$auto$wreduce.cc:454:run$7258[5]
.sym 48586 soc.cpu.pcpi_mul.mul_waiting$2
.sym 48587 soc.cpu.pcpi_mul.rs2[34]
.sym 48588 soc.cpu.pcpi_mul.instr_mulh
.sym 48589 soc.cpu.reg_op2[31]
.sym 48592 $false
.sym 48593 $false
.sym 48594 $false
.sym 48595 $false
.sym 48598 $false
.sym 48599 $false
.sym 48600 $false
.sym 48601 $false
.sym 48602 resetn$2
.sym 48603 clk_16mhz$2$2
.sym 48604 $false
.sym 48605 $abc$72873$auto$maccmap.cc:111:fulladd$26087[2]
.sym 48606 $abc$72873$auto$maccmap.cc:112:fulladd$26088[2]
.sym 48607 soc.cpu.pcpi_mul.rs2[50]
.sym 48608 soc.cpu.pcpi_mul.rs2[49]
.sym 48609 soc.cpu.pcpi_mul.rdx[55]
.sym 48610 soc.cpu.pcpi_mul.rs2[51]
.sym 48611 soc.cpu.pcpi_mul.rs2[52]
.sym 48612 soc.cpu.pcpi_mul.rdx[29]
.sym 48679 soc.cpu.pcpi_mul.rdx[50]
.sym 48680 soc.cpu.pcpi_mul.rd[50]
.sym 48681 soc.cpu.pcpi_mul.rs1[0]
.sym 48682 soc.cpu.pcpi_mul.rs2[50]
.sym 48685 soc.cpu.pcpi_mul.rs2[51]
.sym 48686 soc.cpu.pcpi_mul.rs1[0]
.sym 48687 soc.cpu.pcpi_mul.rdx[51]
.sym 48688 soc.cpu.pcpi_mul.rd[51]
.sym 48691 soc.cpu.pcpi_mul.rdx[49]
.sym 48692 soc.cpu.pcpi_mul.rd[49]
.sym 48693 soc.cpu.pcpi_mul.rs1[0]
.sym 48694 soc.cpu.pcpi_mul.rs2[49]
.sym 48697 soc.cpu.pcpi_mul.rs2[49]
.sym 48698 soc.cpu.pcpi_mul.rs1[0]
.sym 48699 soc.cpu.pcpi_mul.rdx[49]
.sym 48700 soc.cpu.pcpi_mul.rd[49]
.sym 48703 soc.cpu.pcpi_mul.rdx[51]
.sym 48704 soc.cpu.pcpi_mul.rd[51]
.sym 48705 soc.cpu.pcpi_mul.rs1[0]
.sym 48706 soc.cpu.pcpi_mul.rs2[51]
.sym 48709 soc.cpu.pcpi_mul.rs2[50]
.sym 48710 soc.cpu.pcpi_mul.rs1[0]
.sym 48711 soc.cpu.pcpi_mul.rdx[50]
.sym 48712 soc.cpu.pcpi_mul.rd[50]
.sym 48715 soc.spimemio.buffer[11]
.sym 48716 $false
.sym 48717 $false
.sym 48718 $false
.sym 48721 soc.spimemio.buffer[13]
.sym 48722 $false
.sym 48723 $false
.sym 48724 $false
.sym 48725 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 48726 clk_16mhz$2$2
.sym 48727 $false
.sym 48729 soc.cpu.pcpi_mul.rd[62]
.sym 48730 soc.cpu.pcpi_mul.rd[63]
.sym 48732 soc.cpu.pcpi_mul.rd[29]
.sym 48733 soc.cpu.pcpi_mul.rd[61]
.sym 48764 $false
.sym 48801 $auto$maccmap.cc:240:synth$25957.C[2]
.sym 48803 $abc$72873$auto$maccmap.cc:111:fulladd$25954[1]
.sym 48804 $abc$72873$auto$maccmap.cc:112:fulladd$25955[0]
.sym 48807 $auto$maccmap.cc:240:synth$25957.C[3]
.sym 48808 $false
.sym 48809 $abc$72873$auto$maccmap.cc:111:fulladd$25954[2]
.sym 48810 $abc$72873$auto$maccmap.cc:112:fulladd$25955[1]
.sym 48811 $auto$maccmap.cc:240:synth$25957.C[2]
.sym 48813 $auto$maccmap.cc:240:synth$25957.C[4]
.sym 48814 $false
.sym 48815 $abc$72873$auto$maccmap.cc:111:fulladd$25954[3]
.sym 48816 $abc$72873$auto$maccmap.cc:112:fulladd$25955[2]
.sym 48817 $auto$maccmap.cc:240:synth$25957.C[3]
.sym 48820 $false
.sym 48821 $false
.sym 48822 $abc$72873$auto$maccmap.cc:112:fulladd$25955[3]
.sym 48823 $auto$maccmap.cc:240:synth$25957.C[4]
.sym 48826 $false
.sym 48827 $abc$72873$auto$maccmap.cc:111:fulladd$25954[1]
.sym 48828 $abc$72873$auto$maccmap.cc:112:fulladd$25955[0]
.sym 48829 $false
.sym 48838 soc.cpu.pcpi_mul.rdx[60]
.sym 48839 soc.cpu.pcpi_mul.rd[60]
.sym 48840 soc.cpu.pcpi_mul.rs1[0]
.sym 48841 soc.cpu.pcpi_mul.rs2[60]
.sym 48844 soc.cpu.pcpi_mul.rdx[48]
.sym 48845 soc.cpu.pcpi_mul.rd[48]
.sym 48846 soc.cpu.pcpi_mul.rs1[0]
.sym 48847 soc.cpu.pcpi_mul.rs2[48]
.sym 48848 resetn$2
.sym 48849 clk_16mhz$2$2
.sym 48850 soc.cpu.pcpi_mul.mul_waiting$2
.sym 48851 $abc$72873$auto$maccmap.cc:111:fulladd$26012[2]
.sym 48852 $abc$72873$auto$maccmap.cc:112:fulladd$26110[3]
.sym 48853 $abc$72873$auto$maccmap.cc:112:fulladd$26110[0]
.sym 48854 $abc$72873$auto$maccmap.cc:111:fulladd$26109[3]
.sym 48855 $abc$72873$auto$maccmap.cc:112:fulladd$26013[2]
.sym 48856 soc.cpu.pcpi_mul.pcpi_rd[30]
.sym 48857 soc.cpu.pcpi_mul.pcpi_rd[6]
.sym 48858 soc.cpu.pcpi_mul.pcpi_rd[4]
.sym 48887 $false
.sym 48924 $auto$maccmap.cc:240:synth$26008.C[2]
.sym 48926 $abc$72873$auto$maccmap.cc:111:fulladd$26005[1]
.sym 48927 $abc$72873$auto$maccmap.cc:112:fulladd$26006[0]
.sym 48930 $auto$maccmap.cc:240:synth$26008.C[3]
.sym 48931 $false
.sym 48932 $abc$72873$auto$maccmap.cc:111:fulladd$26005[2]
.sym 48933 $abc$72873$auto$maccmap.cc:112:fulladd$26006[1]
.sym 48934 $auto$maccmap.cc:240:synth$26008.C[2]
.sym 48936 $auto$maccmap.cc:240:synth$26008.C[4]
.sym 48937 $false
.sym 48938 $abc$72873$auto$maccmap.cc:111:fulladd$26005[3]
.sym 48939 $abc$72873$auto$maccmap.cc:112:fulladd$26006[2]
.sym 48940 $auto$maccmap.cc:240:synth$26008.C[3]
.sym 48943 $false
.sym 48944 $false
.sym 48945 $abc$72873$auto$maccmap.cc:112:fulladd$26006[3]
.sym 48946 $auto$maccmap.cc:240:synth$26008.C[4]
.sym 48949 soc.cpu.pcpi_mul.rdx[56]
.sym 48950 soc.cpu.pcpi_mul.rd[56]
.sym 48951 soc.cpu.pcpi_mul.rs1[0]
.sym 48952 soc.cpu.pcpi_mul.rs2[56]
.sym 48955 soc.cpu.pcpi_mul.rdx[52]
.sym 48956 soc.cpu.pcpi_mul.rd[52]
.sym 48957 soc.cpu.pcpi_mul.rs1[0]
.sym 48958 soc.cpu.pcpi_mul.rs2[52]
.sym 48971 resetn$2
.sym 48972 clk_16mhz$2$2
.sym 48973 soc.cpu.pcpi_mul.mul_waiting$2
.sym 48974 $abc$72873$auto$maccmap.cc:112:fulladd$26088[1]
.sym 48975 $abc$72873$auto$maccmap.cc:111:fulladd$26087[1]
.sym 48977 $abc$72873$auto$maccmap.cc:111:fulladd$26109[2]
.sym 48978 soc.simpleuart.cfg_divider[16]
.sym 48979 soc.simpleuart.cfg_divider[20]
.sym 48980 soc.simpleuart.cfg_divider[17]
.sym 48981 soc.simpleuart.cfg_divider[21]
.sym 49048 soc.cpu.pcpi_mul.rs2[56]
.sym 49049 soc.cpu.pcpi_mul.rs1[0]
.sym 49050 soc.cpu.pcpi_mul.rdx[56]
.sym 49051 soc.cpu.pcpi_mul.rd[56]
.sym 49054 soc.cpu.pcpi_mul.rs2[20]
.sym 49055 soc.cpu.pcpi_mul.rs1[0]
.sym 49056 soc.cpu.pcpi_mul.rdx[20]
.sym 49057 soc.cpu.pcpi_mul.rd[20]
.sym 49060 soc.cpu.pcpi_mul.rs2[54]
.sym 49061 soc.cpu.pcpi_mul.rs1[0]
.sym 49062 soc.cpu.pcpi_mul.rdx[54]
.sym 49063 soc.cpu.pcpi_mul.rd[54]
.sym 49066 $false
.sym 49067 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 49068 soc.cpu.pcpi_mul.rd[24]
.sym 49069 soc.cpu.pcpi_mul.rd[56]
.sym 49072 $false
.sym 49073 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 49074 soc.cpu.pcpi_mul.rd[16]
.sym 49075 soc.cpu.pcpi_mul.rd[48]
.sym 49078 $false
.sym 49079 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 49080 soc.cpu.pcpi_mul.rd[23]
.sym 49081 soc.cpu.pcpi_mul.rd[55]
.sym 49084 $false
.sym 49085 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 49086 soc.cpu.pcpi_mul.rd[5]
.sym 49087 soc.cpu.pcpi_mul.rd[37]
.sym 49090 $false
.sym 49091 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 49092 soc.cpu.pcpi_mul.rd[7]
.sym 49093 soc.cpu.pcpi_mul.rd[39]
.sym 49094 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538
.sym 49095 clk_16mhz$2$2
.sym 49096 $false
.sym 49097 soc.cpu.pcpi_mul.rs2[55]
.sym 49098 soc.cpu.pcpi_mul.rs2[30]
.sym 49099 soc.cpu.pcpi_mul.rdx[30]
.sym 49100 soc.cpu.pcpi_mul.rs2[29]
.sym 49101 soc.cpu.pcpi_mul.rdx[54]
.sym 49102 soc.cpu.pcpi_mul.rs2[56]
.sym 49103 soc.cpu.pcpi_mul.rdx[62]
.sym 49171 soc.cpu.pcpi_mul.mul_waiting$2
.sym 49172 soc.cpu.pcpi_mul.rs2[53]
.sym 49173 soc.cpu.pcpi_mul.instr_mulh
.sym 49174 soc.cpu.reg_op2[31]
.sym 49177 $false
.sym 49178 $false
.sym 49179 $false
.sym 49180 $false
.sym 49183 $false
.sym 49184 $false
.sym 49185 $false
.sym 49186 $false
.sym 49189 $false
.sym 49190 $false
.sym 49191 $false
.sym 49192 $false
.sym 49195 $false
.sym 49196 $false
.sym 49197 $false
.sym 49198 $false
.sym 49207 $false
.sym 49208 soc.cpu.pcpi_mul.mul_waiting$2
.sym 49209 soc.cpu.reg_op2[20]
.sym 49210 soc.cpu.pcpi_mul.rs2[19]
.sym 49213 $false
.sym 49214 soc.cpu.pcpi_mul.mul_waiting$2
.sym 49215 soc.cpu.reg_op2[19]
.sym 49216 soc.cpu.pcpi_mul.rs2[18]
.sym 49217 resetn$2
.sym 49218 clk_16mhz$2$2
.sym 49219 $false
.sym 49225 soc.cpu.mem_wdata[4]
.sym 49294 $false
.sym 49295 $false
.sym 49296 soc.cpu.mem_wstrb[2]
.sym 49297 $abc$72873$new_n5744_
.sym 49300 $false
.sym 49301 soc.cpu.reg_op2[0]
.sym 49302 soc.cpu.reg_op1[12]
.sym 49303 soc.cpu.reg_op1[13]
.sym 49306 $false
.sym 49307 soc.cpu.reg_op2[1]
.sym 49308 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][11]_new_inv_
.sym 49309 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][13]_new_inv_
.sym 49318 $false
.sym 49319 $false
.sym 49320 soc.cpu.mem_wstrb[1]
.sym 49321 $abc$72873$new_n5744_
.sym 49324 $false
.sym 49325 soc.cpu.reg_op2[0]
.sym 49326 soc.cpu.reg_op1[10]
.sym 49327 soc.cpu.reg_op1[11]
.sym 49330 $false
.sym 49331 $false
.sym 49332 soc.cpu.mem_wstrb[0]
.sym 49333 $abc$72873$new_n5744_
.sym 49336 soc.cpu.mem_wdata[15]
.sym 49337 $false
.sym 49338 $false
.sym 49339 $false
.sym 49340 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40268
.sym 49341 clk_16mhz$2$2
.sym 49342 $false
.sym 49343 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][17]_new_inv_
.sym 49344 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][25]_new_inv_
.sym 49345 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][21]_new_inv_
.sym 49346 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][17]_new_inv_
.sym 49347 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][19]_new_inv_
.sym 49348 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][19]_new_inv_
.sym 49349 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][21]_new_inv_
.sym 49350 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][23]_new_inv_
.sym 49417 $false
.sym 49418 soc.cpu.reg_op2[2]
.sym 49419 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][13]_new_inv_
.sym 49420 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][17]_new_inv_
.sym 49423 $abc$72873$new_n7737_
.sym 49424 soc.cpu.reg_op2[3]
.sym 49425 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][13]_new_inv_
.sym 49426 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][21]_new_inv_
.sym 49429 $false
.sym 49430 soc.cpu.reg_op2[2]
.sym 49431 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][15]_new_inv_
.sym 49432 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][19]_new_inv_
.sym 49435 $abc$72873$new_n7737_
.sym 49436 soc.cpu.reg_op2[3]
.sym 49437 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][21]_new_inv_
.sym 49438 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][29]_new_inv_
.sym 49441 $false
.sym 49442 soc.cpu.reg_op2[1]
.sym 49443 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][13]_new_inv_
.sym 49444 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][15]_new_inv_
.sym 49447 $abc$72873$new_n7773_
.sym 49448 soc.cpu.reg_op2[1]
.sym 49449 soc.cpu.reg_op1[1]
.sym 49450 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 49453 $false
.sym 49454 soc.cpu.reg_op2[0]
.sym 49455 soc.cpu.reg_op1[14]
.sym 49456 soc.cpu.reg_op1[15]
.sym 49459 $false
.sym 49460 soc.cpu.reg_op2[2]
.sym 49461 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][9]_new_inv_
.sym 49462 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][13]_new_inv_
.sym 49466 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][24]_new_inv_
.sym 49467 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][26]_new_inv_
.sym 49468 $abc$72873$new_n8139_
.sym 49469 $abc$72873$new_n8108_
.sym 49470 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][22]_new_inv_
.sym 49471 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][24]_new_inv_
.sym 49472 $abc$72873$new_n8109_
.sym 49473 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][26]_new_inv_
.sym 49540 soc.cpu.reg_op2[1]
.sym 49541 soc.cpu.reg_op1[1]
.sym 49542 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 49543 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 49546 $abc$72873$new_n7737_
.sym 49547 soc.cpu.reg_op2[3]
.sym 49548 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][9]_new_inv_
.sym 49549 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][17]_new_inv_
.sym 49552 $abc$72873$new_n7777_
.sym 49553 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_
.sym 49554 $abc$72873$new_n7737_
.sym 49555 soc.cpu.reg_op2[3]
.sym 49558 soc.cpu.reg_op1[25]
.sym 49559 soc.cpu.reg_op2[25]
.sym 49560 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 49561 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 49564 $abc$72873$new_n8082_
.sym 49565 $abc$72873$new_n8081_
.sym 49566 $abc$72873$new_n8077_
.sym 49567 $abc$72873$new_n8076_
.sym 49570 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31551[1]_new_inv_
.sym 49571 soc.cpu.reg_op1[25]
.sym 49572 soc.cpu.reg_op2[25]
.sym 49573 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 49576 $abc$72873$new_n7991_
.sym 49577 soc.cpu.reg_op2[3]
.sym 49578 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][9]_new_inv_
.sym 49579 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_
.sym 49582 $abc$72873$new_n7737_
.sym 49583 soc.cpu.reg_op2[3]
.sym 49584 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][17]_new_inv_
.sym 49585 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][25]_new_inv_
.sym 49589 $abc$72873$new_n8133_
.sym 49590 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][26]_new_
.sym 49591 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][22]_new_inv_
.sym 49592 $abc$72873$new_n8130_
.sym 49593 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][30]_new_inv_
.sym 49594 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][12]_new_inv_
.sym 49595 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][22]_new_inv_
.sym 49596 $abc$72873$new_n8132_
.sym 49663 $false
.sym 49664 soc.cpu.reg_op2[2]
.sym 49665 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][12]_new_inv_
.sym 49666 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][16]_new_inv_
.sym 49669 $abc$72873$new_n8052_
.sym 49670 $abc$72873$new_n8051_
.sym 49671 $abc$72873$new_n8050_
.sym 49672 $abc$72873$new_n8046_
.sym 49675 $false
.sym 49676 soc.cpu.reg_op2[2]
.sym 49677 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][20]_new_inv_
.sym 49678 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][24]_new_inv_
.sym 49681 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31575[1]_new_inv_
.sym 49682 soc.cpu.reg_op1[22]
.sym 49683 soc.cpu.reg_op2[22]
.sym 49684 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 49687 soc.cpu.reg_op1[22]
.sym 49688 soc.cpu.reg_op2[22]
.sym 49689 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 49690 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 49693 $abc$72873$new_n7737_
.sym 49694 soc.cpu.reg_op2[3]
.sym 49695 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][14]_new_inv_
.sym 49696 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][22]_new_inv_
.sym 49699 $false
.sym 49700 soc.cpu.reg_op2[2]
.sym 49701 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][16]_new_inv_
.sym 49702 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][20]_new_inv_
.sym 49705 $false
.sym 49706 $abc$72873$new_n8108_
.sym 49707 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][24]_new_inv_
.sym 49708 soc.cpu.reg_op2[2]
.sym 49712 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][14]_new_inv_
.sym 49713 $abc$72873$new_n8007_
.sym 49714 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][8]_new_inv_
.sym 49715 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][10]_new_inv_
.sym 49716 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][18]_new_inv_
.sym 49717 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][10]_new_inv_
.sym 49718 $abc$72873$new_n8087_
.sym 49719 soc.cpu.alu_out_q[30]
.sym 49786 $false
.sym 49787 soc.cpu.reg_op2[2]
.sym 49788 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][6]_new_inv_
.sym 49789 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][10]_new_inv_
.sym 49792 $false
.sym 49793 soc.cpu.reg_op2[0]
.sym 49794 soc.cpu.reg_op1[5]
.sym 49795 soc.cpu.reg_op1[6]
.sym 49798 $false
.sym 49799 soc.cpu.reg_op2[1]
.sym 49800 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][6]_new_inv_
.sym 49801 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][8]_new_inv_
.sym 49804 $abc$72873$new_n8092_
.sym 49805 $abc$72873$new_n8091_
.sym 49806 $abc$72873$new_n8087_
.sym 49807 $abc$72873$new_n8086_
.sym 49810 $abc$72873$new_n7991_
.sym 49811 soc.cpu.reg_op2[3]
.sym 49812 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_
.sym 49813 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][10]_new_inv_
.sym 49816 $false
.sym 49817 soc.cpu.reg_op2[1]
.sym 49818 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][4]_new_inv_
.sym 49819 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][6]_new_inv_
.sym 49822 $false
.sym 49823 soc.cpu.reg_op2[2]
.sym 49824 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][2]_new_inv_
.sym 49825 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][6]_new_inv_
.sym 49828 $false
.sym 49829 soc.cpu.reg_op2[0]
.sym 49830 soc.cpu.reg_op1[3]
.sym 49831 soc.cpu.reg_op1[4]
.sym 49835 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][9]_new_
.sym 49836 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][17]_new_inv_
.sym 49837 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[9]_new_
.sym 49838 $abc$72873$new_n7771_
.sym 49839 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][1]_new_
.sym 49840 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[1]_new_
.sym 49841 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][25]_new_
.sym 49842 soc.cpu.mem_wdata[1]
.sym 49909 $false
.sym 49910 soc.cpu.reg_op2[3]
.sym 49911 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][7]_new_inv_
.sym 49912 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][7]_new_
.sym 49915 $false
.sym 49916 soc.cpu.reg_op2[3]
.sym 49917 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][23]_new_inv_
.sym 49918 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][15]_new_inv_
.sym 49921 $abc$72873$new_n7737_
.sym 49922 soc.cpu.reg_op2[3]
.sym 49923 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_
.sym 49924 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][10]_new_inv_
.sym 49927 soc.cpu.reg_op2[4]
.sym 49928 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 49929 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][23]_new_inv_
.sym 49930 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][7]_new_
.sym 49933 $false
.sym 49934 soc.cpu.reg_op2[3]
.sym 49935 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][15]_new_inv_
.sym 49936 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][7]_new_inv_
.sym 49939 $false
.sym 49940 soc.cpu.reg_op2[3]
.sym 49941 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][5]_new_inv_
.sym 49942 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][5]_new_inv_
.sym 49945 $abc$72873$new_n8075_
.sym 49946 $abc$72873$new_n7992_
.sym 49947 soc.cpu.reg_op2[4]
.sym 49948 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][25]_new_
.sym 49951 $false
.sym 49952 $abc$72873$new_n7774_
.sym 49953 $abc$72873$new_n7772_
.sym 49954 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[1]_new_
.sym 49955 $true
.sym 49956 clk_16mhz$2$2
.sym 49957 $false
.sym 49958 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][29]_new_inv_
.sym 49959 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][29]_new_
.sym 49960 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][25]_new_inv_
.sym 49961 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][27]_new_inv_
.sym 49962 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][13]_new_inv_
.sym 49963 $abc$72873$new_n7925_
.sym 49964 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][17]_new_inv_
.sym 49965 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][27]_new_inv_
.sym 50032 $false
.sym 50033 $false
.sym 50034 $abc$72873$new_n7755_
.sym 50035 soc.cpu.reg_op2[1]
.sym 50038 $false
.sym 50039 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 50040 $abc$72873$new_n7810_
.sym 50041 soc.cpu.reg_op2[2]
.sym 50044 $false
.sym 50045 soc.cpu.reg_op2[2]
.sym 50046 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][23]_new_inv_
.sym 50047 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][27]_new_inv_
.sym 50050 soc.cpu.reg_op2[4]
.sym 50051 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 50052 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][19]_new_inv_
.sym 50053 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][3]_new_inv_
.sym 50056 soc.cpu.reg_op2[2]
.sym 50057 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][27]_new_inv_
.sym 50058 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 50059 $abc$72873$new_n7810_
.sym 50062 $false
.sym 50063 soc.cpu.reg_op2[3]
.sym 50064 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][11]_new_inv_
.sym 50065 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][19]_new_
.sym 50068 $false
.sym 50069 $abc$72873$new_n7915_
.sym 50070 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18239_Y[10]_new_
.sym 50071 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[10]_new_
.sym 50074 $abc$72873$new_n8015_
.sym 50075 $abc$72873$new_n7992_
.sym 50076 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][19]_new_inv_
.sym 50077 soc.cpu.reg_op2[4]
.sym 50078 $true
.sym 50079 clk_16mhz$2$2
.sym 50080 $false
.sym 50081 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[10]_new_
.sym 50082 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[18]_new_
.sym 50083 $abc$72873$new_n7914_
.sym 50084 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[2]_new_inv_
.sym 50085 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][18]_new_inv_
.sym 50086 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][2]_new_inv_
.sym 50087 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][26]_new_
.sym 50088 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][2]_new_inv_
.sym 50155 soc.cpu.reg_op2[2]
.sym 50156 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][6]_new_inv_
.sym 50157 soc.cpu.reg_op2[1]
.sym 50158 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][4]_new_inv_
.sym 50161 $false
.sym 50162 soc.cpu.reg_op2[0]
.sym 50163 soc.cpu.reg_op1[5]
.sym 50164 soc.cpu.reg_op1[4]
.sym 50167 $false
.sym 50168 soc.cpu.reg_op2[3]
.sym 50169 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][6]_new_
.sym 50170 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][6]_new_inv_
.sym 50173 $false
.sym 50174 soc.cpu.reg_op2[2]
.sym 50175 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][10]_new_inv_
.sym 50176 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][6]_new_inv_
.sym 50179 soc.cpu.reg_op2[4]
.sym 50180 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 50181 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][22]_new_inv_
.sym 50182 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][6]_new_
.sym 50185 $abc$72873$new_n8045_
.sym 50186 $abc$72873$new_n7992_
.sym 50187 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][22]_new_inv_
.sym 50188 soc.cpu.reg_op2[4]
.sym 50191 $abc$72873$new_n8085_
.sym 50192 $abc$72873$new_n7992_
.sym 50193 soc.cpu.reg_op2[4]
.sym 50194 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][26]_new_
.sym 50197 $false
.sym 50198 $false
.sym 50199 $abc$72873$new_n9482_
.sym 50200 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[2]_new_inv_
.sym 50201 $true
.sym 50202 clk_16mhz$2$2
.sym 50203 $false
.sym 50204 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][14]_new_inv_
.sym 50205 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][16]_new_inv_
.sym 50206 $abc$72873$new_n5591_
.sym 50207 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][18]_new_inv_
.sym 50208 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[30]_new_
.sym 50209 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][16]_new_inv_
.sym 50210 soc.cpu.mem_wordsize[0]
.sym 50211 soc.cpu.mem_wordsize[1]
.sym 50278 $false
.sym 50279 soc.cpu.reg_op2[3]
.sym 50280 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][14]_new_inv_
.sym 50281 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][6]_new_inv_
.sym 50284 $false
.sym 50285 soc.cpu.reg_op2[3]
.sym 50286 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][22]_new_
.sym 50287 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 50290 $false
.sym 50291 soc.cpu.reg_op2[2]
.sym 50292 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][22]_new_inv_
.sym 50293 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][26]_new_inv_
.sym 50296 $false
.sym 50297 soc.cpu.reg_op2[2]
.sym 50298 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][18]_new_inv_
.sym 50299 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][14]_new_inv_
.sym 50302 $false
.sym 50303 soc.cpu.reg_op2[3]
.sym 50304 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][14]_new_inv_
.sym 50305 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][22]_new_
.sym 50308 soc.cpu.reg_op2[4]
.sym 50309 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 50310 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][30]_new_
.sym 50311 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][14]_new_
.sym 50314 $false
.sym 50315 soc.cpu.reg_op2[1]
.sym 50316 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][18]_new_inv_
.sym 50317 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][20]_new_inv_
.sym 50320 $false
.sym 50321 soc.cpu.reg_op2[2]
.sym 50322 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][18]_new_inv_
.sym 50323 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][22]_new_inv_
.sym 50327 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50208
.sym 50329 $abc$72873$new_n7992_
.sym 50331 soc.cpu.pcpi_div.quotient[24]
.sym 50333 soc.cpu.pcpi_div.quotient[6]
.sym 50334 soc.cpu.pcpi_div.quotient[22]
.sym 50401 $false
.sym 50402 soc.cpu.reg_op2[0]
.sym 50403 soc.cpu.reg_op1[23]
.sym 50404 soc.cpu.reg_op1[22]
.sym 50407 $false
.sym 50408 soc.cpu.reg_op2[1]
.sym 50409 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][22]_new_inv_
.sym 50410 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][24]_new_inv_
.sym 50413 $false
.sym 50414 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 50415 $abc$72873$auto$wreduce.cc:454:run$7250[25]
.sym 50416 soc.cpu.reg_op2[25]
.sym 50419 $false
.sym 50420 soc.cpu.reg_op2[0]
.sym 50421 soc.cpu.reg_op1[25]
.sym 50422 soc.cpu.reg_op1[24]
.sym 50431 $false
.sym 50432 soc.cpu.reg_op2[1]
.sym 50433 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][20]_new_inv_
.sym 50434 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][22]_new_inv_
.sym 50437 $false
.sym 50438 soc.cpu.reg_op2[0]
.sym 50439 soc.cpu.reg_op1[21]
.sym 50440 soc.cpu.reg_op1[20]
.sym 50443 $false
.sym 50444 $false
.sym 50445 $abc$72873$new_n6995_
.sym 50446 $abc$72873$techmap\soc.cpu.$procmux$3316_Y
.sym 50447 $true
.sym 50448 clk_16mhz$2$2
.sym 50449 $false
.sym 50450 $abc$72873$new_n6058_
.sym 50451 soc.cpu.pcpi_div.quotient_msk[21]
.sym 50452 soc.cpu.pcpi_div.quotient_msk[4]
.sym 50453 soc.cpu.pcpi_div.quotient_msk[29]
.sym 50454 soc.cpu.pcpi_div.quotient_msk[23]
.sym 50455 soc.cpu.pcpi_div.quotient_msk[20]
.sym 50456 soc.cpu.pcpi_div.quotient_msk[28]
.sym 50457 soc.cpu.pcpi_div.quotient_msk[22]
.sym 50524 $false
.sym 50525 $false
.sym 50526 soc.cpu.mem_wstrb[0]
.sym 50527 $abc$72873$new_n5738_
.sym 50530 $false
.sym 50531 $false
.sym 50532 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 50533 $abc$72873$new_n5597_
.sym 50536 $false
.sym 50537 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 50538 soc.cpu.reg_op2[3]
.sym 50539 soc.cpu.reg_op2[11]
.sym 50548 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 50549 $abc$72873$new_n5644_
.sym 50550 soc.cpu.cpu_state[4]
.sym 50551 soc.cpu.cpu_state[5]
.sym 50554 $false
.sym 50555 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 50556 soc.cpu.reg_op2[0]
.sym 50557 soc.cpu.reg_op2[8]
.sym 50560 soc.cpu.decoded_rd[4]
.sym 50561 $abc$72873$new_n4958_
.sym 50562 soc.cpu.latched_rd[4]
.sym 50563 $abc$72873$new_n5649_
.sym 50566 soc.cpu.decoded_rd[1]
.sym 50567 $abc$72873$new_n4958_
.sym 50568 soc.cpu.latched_rd[1]
.sym 50569 $abc$72873$new_n5649_
.sym 50570 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49861
.sym 50571 clk_16mhz$2$2
.sym 50572 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 50573 $abc$72873$new_n5890_
.sym 50574 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50087
.sym 50575 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$50063[2]
.sym 50576 $abc$72873$new_n5264_
.sym 50577 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 50578 $abc$72873$new_n5454_
.sym 50579 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49915
.sym 50580 soc.cpu.mem_do_rinst
.sym 50647 $false
.sym 50648 $false
.sym 50649 soc.cpu.cpu_state[3]
.sym 50650 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$51768
.sym 50653 $false
.sym 50654 $false
.sym 50655 soc.cpu.cpu_state[3]
.sym 50656 $abc$72873$soc.cpu.alu_out_0_new_inv_
.sym 50659 $false
.sym 50660 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16038_Y_new_inv_
.sym 50661 $abc$72873$new_n5121_
.sym 50662 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$22767[4]_new_inv_
.sym 50665 $false
.sym 50666 soc.cpu.cpu_state[2]
.sym 50667 $abc$72873$new_n5011_
.sym 50668 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 50671 $false
.sym 50672 $false
.sym 50673 soc.cpu.cpu_state[2]
.sym 50674 soc.cpu.instr_retirq
.sym 50677 $false
.sym 50678 soc.cpu.cpu_state[2]
.sym 50679 soc.cpu.is_sb_sh_sw
.sym 50680 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 50683 $false
.sym 50684 $false
.sym 50685 soc.cpu.cpu_state[2]
.sym 50686 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 50689 soc.cpu.cpu_state[1]
.sym 50690 soc.cpu.irq_active
.sym 50691 $abc$72873$new_n5588_
.sym 50692 soc.cpu.irq_state[0]
.sym 50693 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$51768
.sym 50694 clk_16mhz$2$2
.sym 50695 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 50696 $abc$72873$new_n9524_
.sym 50697 $abc$72873$new_n9526_
.sym 50698 $abc$72873$new_n9489_
.sym 50699 $abc$72873$new_n5016_
.sym 50700 $abc$72873$new_n9525_
.sym 50701 $abc$72873$new_n9498_
.sym 50702 soc.cpu.pcpi_mul.instr_mulhsu
.sym 50703 soc.cpu.pcpi_mul.instr_mulhu
.sym 50770 $false
.sym 50771 $false
.sym 50772 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 50773 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 50776 $abc$72873$new_n5017_
.sym 50777 soc.cpu.cpu_state[5]
.sym 50778 soc.cpu.cpu_state[2]
.sym 50779 soc.cpu.latched_store
.sym 50782 $false
.sym 50783 $abc$72873$new_n5010_
.sym 50784 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 50785 soc.cpu.cpu_state[3]
.sym 50788 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 50789 $abc$72873$auto$simplemap.cc:168:logic_reduce$21822_new_inv_
.sym 50790 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 50791 soc.cpu.is_sb_sh_sw
.sym 50794 $false
.sym 50795 $abc$72873$new_n9498_
.sym 50796 $abc$72873$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16038_Y_new_inv_
.sym 50797 $abc$72873$new_n9497_
.sym 50800 soc.cpu.latched_rd[5]
.sym 50801 soc.cpu.latched_rd[4]
.sym 50802 soc.cpu.latched_rd[3]
.sym 50803 soc.cpu.latched_rd[2]
.sym 50806 $false
.sym 50807 $false
.sym 50808 soc.cpu.mem_wstrb[1]
.sym 50809 $abc$72873$new_n5738_
.sym 50812 $abc$72873$new_n5596_
.sym 50813 $abc$72873$new_n5597_
.sym 50814 $abc$72873$new_n4958_
.sym 50815 $abc$72873$techmap\soc.cpu.$procmux$3731_Y_new_
.sym 50816 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49984
.sym 50817 clk_16mhz$2$2
.sym 50818 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 50819 $abc$72873$new_n4910_
.sym 50820 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 50821 $abc$72873$new_n4809_
.sym 50822 $abc$72873$techmap\soc.cpu.$4\next_irq_pending[31:0][2]_new_
.sym 50823 $abc$72873$new_n9523_
.sym 50824 soc.cpu.cpu_state[3]
.sym 50825 soc.cpu.irq_pending[2]
.sym 50826 soc.cpu.cpu_state[0]
.sym 50893 $false
.sym 50894 soc.cpu.latched_stalu
.sym 50895 soc.cpu.alu_out_q[1]
.sym 50896 soc.cpu.reg_out[1]
.sym 50899 $false
.sym 50900 soc.cpu.latched_stalu
.sym 50901 soc.cpu.alu_out_q[18]
.sym 50902 soc.cpu.reg_out[18]
.sym 50905 $false
.sym 50906 $false
.sym 50907 soc.cpu.latched_store
.sym 50908 soc.cpu.latched_branch
.sym 50911 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32115_new_inv_
.sym 50912 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[0]_new_
.sym 50913 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 50914 soc.cpu.reg_pc[0]
.sym 50917 $false
.sym 50918 $false
.sym 50919 soc.cpu.latched_store
.sym 50920 soc.cpu.latched_branch
.sym 50923 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 50924 soc.cpu.latched_stalu
.sym 50925 soc.cpu.alu_out_q[0]
.sym 50926 soc.cpu.reg_out[0]
.sym 50929 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 50930 soc.cpu.latched_stalu
.sym 50931 soc.cpu.alu_out_q[5]
.sym 50932 soc.cpu.reg_out[5]
.sym 50935 $false
.sym 50936 $false
.sym 50937 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 50938 $abc$72873$new_n6772_
.sym 50939 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 50940 clk_16mhz$2$2
.sym 50941 $false
.sym 50942 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 50943 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39476
.sym 50944 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1516$2509_Y_new_
.sym 50945 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.sym 50946 soc.cpu.cpu_state[2]
.sym 50947 soc.cpu.decoded_rs1[2]
.sym 50948 soc.cpu.is_lui_auipc_jal
.sym 50949 soc.cpu.decoded_rs1[4]
.sym 51016 soc.cpu.irq_state[1]
.sym 51017 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[1]_new_
.sym 51018 soc.cpu.reg_next_pc[1]
.sym 51019 soc.cpu.irq_state[0]
.sym 51022 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51023 soc.cpu.latched_stalu
.sym 51024 soc.cpu.alu_out_q[2]
.sym 51025 soc.cpu.reg_out[2]
.sym 51028 $false
.sym 51029 soc.cpu.instr_auipc
.sym 51030 soc.cpu.instr_lui
.sym 51031 soc.cpu.instr_jal
.sym 51034 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 51035 soc.cpu.latched_stalu
.sym 51036 soc.cpu.alu_out_q[2]
.sym 51037 soc.cpu.reg_out[2]
.sym 51040 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[2]_new_
.sym 51041 soc.cpu.irq_pending[2]
.sym 51042 soc.cpu.irq_state[1]
.sym 51043 soc.cpu.irq_mask[2]
.sym 51046 $false
.sym 51047 $abc$72873$new_n6823_
.sym 51048 soc.cpu.reg_next_pc[2]
.sym 51049 $abc$72873$new_n6813_
.sym 51052 $false
.sym 51053 $false
.sym 51054 $abc$72873$new_n4877_
.sym 51055 $abc$72873$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 51058 soc.cpu.irq_active
.sym 51059 $false
.sym 51060 $false
.sym 51061 $false
.sym 51062 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829$2
.sym 51063 clk_16mhz$2$2
.sym 51064 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 51065 $abc$72873$new_n5461_
.sym 51066 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14781
.sym 51067 $abc$72873$techmap\soc.cpu.$procmux$3731_Y_new_
.sym 51068 $abc$72873$techmap\soc.cpu.$procmux$4034_Y_new_
.sym 51069 $abc$72873$new_n6821_
.sym 51070 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$12664[5]_new_inv_
.sym 51071 $abc$72873$new_n9512_
.sym 51072 soc.cpu.decoded_rs1[5]
.sym 51139 $false
.sym 51140 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51141 soc.cpu.reg_out[9]
.sym 51142 soc.cpu.reg_next_pc[9]
.sym 51145 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51146 soc.cpu.latched_stalu
.sym 51147 soc.cpu.alu_out_q[9]
.sym 51148 soc.cpu.reg_out[9]
.sym 51151 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[9]_new_
.sym 51152 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[9]_new_
.sym 51153 soc.cpu.irq_state[0]
.sym 51154 soc.cpu.reg_next_pc[9]
.sym 51157 soc.cpu.irq_pending[2]
.sym 51158 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 51159 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[2]
.sym 51160 soc.cpu.cpu_state[3]
.sym 51163 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 51164 soc.cpu.latched_stalu
.sym 51165 soc.cpu.alu_out_q[9]
.sym 51166 soc.cpu.reg_out[9]
.sym 51169 $abc$72873$new_n6813_
.sym 51170 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51171 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[0]_new_inv_
.sym 51172 soc.cpu.reg_next_pc[1]
.sym 51175 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 51176 soc.cpu.mem_rdata_q[19]
.sym 51177 soc.cpu.instr_auipc
.sym 51178 soc.cpu.instr_lui
.sym 51181 soc.cpu.cpuregs_rs1[26]
.sym 51182 $false
.sym 51183 $false
.sym 51184 $false
.sym 51185 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989
.sym 51186 clk_16mhz$2$2
.sym 51187 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 51188 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[2]_new_inv_
.sym 51189 $abc$72873$new_n6819_
.sym 51190 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$13230[1]_new_inv_
.sym 51191 $abc$72873$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 51192 $abc$72873$new_n6820_
.sym 51193 soc.cpu.do_waitirq
.sym 51194 soc.cpu.reg_out[16]
.sym 51195 soc.cpu.reg_out[2]
.sym 51262 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 51263 soc.cpu.latched_stalu
.sym 51264 soc.cpu.alu_out_q[19]
.sym 51265 soc.cpu.reg_out[19]
.sym 51268 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51269 soc.cpu.latched_stalu
.sym 51270 soc.cpu.alu_out_q[19]
.sym 51271 soc.cpu.reg_out[19]
.sym 51274 soc.cpu.irq_state[1]
.sym 51275 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[18]_new_
.sym 51276 soc.cpu.reg_next_pc[18]
.sym 51277 soc.cpu.irq_state[0]
.sym 51280 $false
.sym 51281 soc.cpu.mem_la_firstword_xfer
.sym 51282 soc.cpu.next_pc[2]
.sym 51283 $false
.sym 51286 $false
.sym 51287 $false
.sym 51288 $abc$72873$new_n8208_
.sym 51289 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32043_new_inv_
.sym 51292 $false
.sym 51293 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[11]_new_
.sym 51294 soc.cpu.irq_state[0]
.sym 51295 soc.cpu.reg_next_pc[11]
.sym 51298 $false
.sym 51299 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51300 soc.cpu.reg_out[2]
.sym 51301 soc.cpu.reg_next_pc[2]
.sym 51304 soc.cpu.mem_do_rinst
.sym 51305 soc.cpu.mem_do_prefetch
.sym 51306 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[0]
.sym 51307 soc.cpu.reg_op1[2]
.sym 51308 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271
.sym 51309 clk_16mhz$2$2
.sym 51310 $false
.sym 51311 $abc$72873$new_n8531_
.sym 51312 $abc$72873$new_n5496_
.sym 51313 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[22]_new_inv_
.sym 51314 $abc$72873$new_n8541_
.sym 51315 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[10]_new_inv_
.sym 51316 $abc$72873$new_n5544_
.sym 51317 soc.cpu.decoded_rs1[0]
.sym 51318 soc.cpu.decoded_rs1[1]
.sym 51385 soc.cpu.irq_state[1]
.sym 51386 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[19]_new_
.sym 51387 soc.cpu.reg_next_pc[19]
.sym 51388 soc.cpu.irq_state[0]
.sym 51391 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32027_new_inv_
.sym 51392 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[22]_new_
.sym 51393 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 51394 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[22]
.sym 51397 $false
.sym 51398 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51399 soc.cpu.reg_out[19]
.sym 51400 soc.cpu.reg_next_pc[19]
.sym 51403 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 51404 soc.cpu.latched_stalu
.sym 51405 soc.cpu.alu_out_q[22]
.sym 51406 soc.cpu.reg_out[22]
.sym 51409 $false
.sym 51410 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51411 soc.cpu.reg_out[18]
.sym 51412 soc.cpu.reg_next_pc[18]
.sym 51415 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32039_new_inv_
.sym 51416 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[19]_new_
.sym 51417 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 51418 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[19]
.sym 51421 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 51422 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[17]_new_inv_
.sym 51423 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[18]
.sym 51424 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 51427 $false
.sym 51428 soc.cpu.pcpi_div.start$2
.sym 51429 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[49]_new_inv_
.sym 51430 soc.cpu.pcpi_div.divisor[50]
.sym 51431 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 51432 clk_16mhz$2$2
.sym 51433 $false
.sym 51434 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[30]_new_
.sym 51435 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18326_Y_new_inv_
.sym 51436 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32839_new_
.sym 51437 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 51438 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[24]_new_
.sym 51439 $abc$72873$new_n4958_
.sym 51440 soc.cpu.latched_rd[2]
.sym 51441 soc.cpu.latched_rd[5]
.sym 51508 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51509 soc.cpu.latched_stalu
.sym 51510 soc.cpu.alu_out_q[22]
.sym 51511 soc.cpu.reg_out[22]
.sym 51514 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$31999_new_inv_
.sym 51515 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[29]_new_
.sym 51516 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 51517 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[29]
.sym 51520 soc.cpu.irq_state[1]
.sym 51521 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[29]_new_
.sym 51522 soc.cpu.reg_next_pc[29]
.sym 51523 soc.cpu.irq_state[0]
.sym 51526 soc.cpu.irq_state[1]
.sym 51527 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[26]_new_
.sym 51528 soc.cpu.reg_next_pc[26]
.sym 51529 soc.cpu.irq_state[0]
.sym 51532 $false
.sym 51533 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51534 soc.cpu.reg_out[22]
.sym 51535 soc.cpu.reg_next_pc[22]
.sym 51538 soc.cpu.irq_state[1]
.sym 51539 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[22]_new_
.sym 51540 soc.cpu.reg_next_pc[22]
.sym 51541 soc.cpu.irq_state[0]
.sym 51544 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 51545 soc.cpu.latched_stalu
.sym 51546 soc.cpu.alu_out_q[29]
.sym 51547 soc.cpu.reg_out[29]
.sym 51550 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 51551 soc.cpu.latched_stalu
.sym 51552 soc.cpu.alu_out_q[26]
.sym 51553 soc.cpu.reg_out[26]
.sym 51557 $abc$72873$new_n5413_
.sym 51558 soc.cpu.next_pc[30]
.sym 51559 $abc$72873$new_n5403_
.sym 51560 $abc$72873$new_n5395_
.sym 51561 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28082_new_inv_
.sym 51562 $abc$72873$new_n5407_
.sym 51563 $abc$72873$new_n6935_
.sym 51564 $abc$72873$new_n5430_
.sym 51631 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[25]_new_
.sym 51632 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[25]_new_
.sym 51633 soc.cpu.irq_state[0]
.sym 51634 soc.cpu.reg_next_pc[25]
.sym 51637 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 51638 soc.cpu.latched_stalu
.sym 51639 soc.cpu.alu_out_q[25]
.sym 51640 soc.cpu.reg_out[25]
.sym 51643 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[26]
.sym 51644 $abc$72873$new_n5454_
.sym 51645 soc.cpu.cpu_state[2]
.sym 51646 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[26]_new_inv_
.sym 51649 soc.cpu.is_lui_auipc_jal
.sym 51650 soc.cpu.cpuregs_rs1[26]
.sym 51651 soc.cpu.reg_pc[26]
.sym 51652 soc.cpu.instr_lui
.sym 51655 $abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 51656 $false
.sym 51657 $false
.sym 51658 $false
.sym 51661 $abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 51662 $false
.sym 51663 $false
.sym 51664 $false
.sym 51667 soc.cpu.mem_rdata_latched[12]
.sym 51668 $false
.sym 51669 $false
.sym 51670 $false
.sym 51673 $abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 51674 $false
.sym 51675 $false
.sym 51676 $false
.sym 51677 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 51678 clk_16mhz$2$2
.sym 51679 $false
.sym 51680 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.sym 51681 $abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 51682 $abc$72873$auto$alumacc.cc:474:replace_alu$7658.BB[0]
.sym 51683 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18294_Y[0]_new_
.sym 51684 $abc$72873$new_n5388_
.sym 51685 $abc$72873$new_n5393_
.sym 51686 soc.cpu.reg_next_pc[0]
.sym 51687 soc.cpu.reg_pc[0]
.sym 51754 $false
.sym 51755 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51756 soc.cpu.reg_out[25]
.sym 51757 soc.cpu.reg_next_pc[25]
.sym 51760 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51761 soc.cpu.latched_stalu
.sym 51762 soc.cpu.alu_out_q[29]
.sym 51763 soc.cpu.reg_out[29]
.sym 51766 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51767 soc.cpu.latched_stalu
.sym 51768 soc.cpu.alu_out_q[26]
.sym 51769 soc.cpu.reg_out[26]
.sym 51772 $false
.sym 51773 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51774 soc.cpu.reg_out[29]
.sym 51775 soc.cpu.reg_next_pc[29]
.sym 51778 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51779 soc.cpu.latched_stalu
.sym 51780 soc.cpu.alu_out_q[25]
.sym 51781 soc.cpu.reg_out[25]
.sym 51784 $false
.sym 51785 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51786 soc.cpu.reg_out[26]
.sym 51787 soc.cpu.reg_next_pc[26]
.sym 51790 soc.cpu.mem_rdata_q[26]
.sym 51791 $abc$72873$new_n4877_
.sym 51792 soc.cpu.decoded_imm_uj[6]
.sym 51793 soc.cpu.instr_jal
.sym 51796 soc.cpu.mem_rdata_q[28]
.sym 51797 $abc$72873$new_n4877_
.sym 51798 soc.cpu.decoded_imm_uj[8]
.sym 51799 soc.cpu.instr_jal
.sym 51800 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 51801 clk_16mhz$2$2
.sym 51802 $abc$72873$auto$rtlil.cc:1981:NotGate$71779
.sym 51803 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.sym 51804 $abc$72873$new_n5360_
.sym 51805 $abc$72873$new_n5367_
.sym 51806 $abc$72873$techmap\soc.cpu.$procmux$4563_Y[4]_new_inv_
.sym 51807 soc.cpu.decoded_imm_uj[18]
.sym 51808 soc.cpu.decoded_imm_uj[0]
.sym 51809 soc.cpu.decoded_imm_uj[19]
.sym 51810 soc.cpu.decoded_imm_uj[15]
.sym 51877 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 51878 soc.cpu.irq_state[0]
.sym 51879 $abc$72873$auto$opt_expr.cc:190:group_cell_inputs$8597[17]_new_inv_
.sym 51880 soc.cpu.reg_next_pc[18]
.sym 51883 $false
.sym 51884 $abc$72873$new_n6851_
.sym 51885 soc.cpu.reg_next_pc[9]
.sym 51886 $abc$72873$new_n6813_
.sym 51889 $false
.sym 51890 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[0]
.sym 51891 soc.cpu.compressed_instr
.sym 51892 $false
.sym 51895 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[1]
.sym 51896 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 51897 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[0]
.sym 51898 $abc$72873$new_n6819_
.sym 51901 $false
.sym 51902 $abc$72873$new_n6931_
.sym 51903 soc.cpu.reg_next_pc[29]
.sym 51904 $abc$72873$new_n6813_
.sym 51907 $false
.sym 51908 $abc$72873$new_n6903_
.sym 51909 soc.cpu.reg_next_pc[22]
.sym 51910 $abc$72873$new_n6813_
.sym 51913 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[0]
.sym 51914 $false
.sym 51915 $false
.sym 51916 $false
.sym 51919 $false
.sym 51920 $abc$72873$new_n6818_
.sym 51921 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[1]
.sym 51922 $abc$72873$new_n6821_
.sym 51923 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 51924 clk_16mhz$2$2
.sym 51925 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 51926 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$49960
.sym 51927 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[29]
.sym 51928 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45302
.sym 51930 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50014
.sym 51931 $abc$72873$new_n5345_
.sym 51932 soc.cpu.latched_compr
.sym 52000 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[19]
.sym 52001 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 52002 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[18]
.sym 52003 $abc$72873$new_n6819_
.sym 52006 $false
.sym 52007 $abc$72873$new_n6891_
.sym 52008 soc.cpu.reg_next_pc[19]
.sym 52009 $abc$72873$new_n6813_
.sym 52012 $false
.sym 52013 $abc$72873$new_n6919_
.sym 52014 soc.cpu.reg_next_pc[26]
.sym 52015 $abc$72873$new_n6813_
.sym 52024 $false
.sym 52025 $abc$72873$new_n6915_
.sym 52026 soc.cpu.reg_next_pc[25]
.sym 52027 $abc$72873$new_n6813_
.sym 52030 soc.cpu.mem_wdata[30]
.sym 52031 $false
.sym 52032 $false
.sym 52033 $false
.sym 52036 soc.cpu.mem_wdata[31]
.sym 52037 $false
.sym 52038 $false
.sym 52039 $false
.sym 52042 soc.cpu.mem_wdata[24]
.sym 52043 $false
.sym 52044 $false
.sym 52045 $false
.sym 52046 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39740
.sym 52047 clk_16mhz$2$2
.sym 52048 $false
.sym 52051 soc.cpu.decoded_imm_uj[30]
.sym 52055 soc.cpu.decoded_imm_uj[29]
.sym 52123 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[22]
.sym 52124 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 52125 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[21]
.sym 52126 $abc$72873$new_n6819_
.sym 52129 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[29]
.sym 52130 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 52131 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[28]
.sym 52132 $abc$72873$new_n6819_
.sym 52141 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[18]
.sym 52142 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 52143 $abc$72873$auto$alumacc.cc:474:replace_alu$7652.AA[17]
.sym 52144 $abc$72873$new_n6819_
.sym 52147 $false
.sym 52148 $abc$72873$new_n6933_
.sym 52149 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[29]
.sym 52150 $abc$72873$new_n6821_
.sym 52153 $false
.sym 52154 $abc$72873$new_n6905_
.sym 52155 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[22]
.sym 52156 $abc$72873$new_n6821_
.sym 52159 $false
.sym 52160 $abc$72873$new_n6889_
.sym 52161 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[18]
.sym 52162 $abc$72873$new_n6821_
.sym 52165 $false
.sym 52166 $abc$72873$new_n6893_
.sym 52167 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[19]
.sym 52168 $abc$72873$new_n6821_
.sym 52169 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 52170 clk_16mhz$2$2
.sym 52171 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 52172 pwm_connectorIF[18]
.sym 52177 pwm_connectorIF[16]
.sym 52252 $false
.sym 52253 $abc$72873$new_n5480_
.sym 52254 soc.cpu.reg_op1[26]
.sym 52255 $abc$72873$new_n5462_
.sym 52282 $false
.sym 52283 $abc$72873$new_n5492_
.sym 52284 soc.cpu.reg_op1[23]
.sym 52285 $abc$72873$new_n5462_
.sym 52288 $false
.sym 52289 $abc$72873$new_n5484_
.sym 52290 soc.cpu.reg_op1[25]
.sym 52291 $abc$72873$new_n5462_
.sym 52292 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.sym 52293 clk_16mhz$2$2
.sym 52294 $false
.sym 52397 $auto$alumacc.cc:474:replace_alu$7747.C[2]
.sym 52398 $auto$alumacc.cc:474:replace_alu$7747.C[3]
.sym 52399 $auto$alumacc.cc:474:replace_alu$7747.C[4]
.sym 52400 $auto$alumacc.cc:474:replace_alu$7747.C[5]
.sym 52401 soc.cpu.pcpi_mul.mul_counter[6]
.sym 52402 soc.cpu.pcpi_mul.mul_counter[3]
.sym 52432 $false
.sym 52469 $auto$maccmap.cc:240:synth$26063.C[2]
.sym 52471 $abc$72873$auto$maccmap.cc:111:fulladd$26060[1]
.sym 52472 $abc$72873$auto$maccmap.cc:112:fulladd$26061[0]
.sym 52475 $auto$maccmap.cc:240:synth$26063.C[3]
.sym 52476 $false
.sym 52477 $abc$72873$auto$maccmap.cc:111:fulladd$26060[2]
.sym 52478 $abc$72873$auto$maccmap.cc:112:fulladd$26061[1]
.sym 52479 $auto$maccmap.cc:240:synth$26063.C[2]
.sym 52481 $auto$maccmap.cc:240:synth$26063.C[4]
.sym 52482 $false
.sym 52483 $abc$72873$auto$maccmap.cc:111:fulladd$26060[3]
.sym 52484 $abc$72873$auto$maccmap.cc:112:fulladd$26061[2]
.sym 52485 $auto$maccmap.cc:240:synth$26063.C[3]
.sym 52488 $false
.sym 52489 $false
.sym 52490 $abc$72873$auto$maccmap.cc:112:fulladd$26061[3]
.sym 52491 $auto$maccmap.cc:240:synth$26063.C[4]
.sym 52494 $false
.sym 52495 soc.cpu.pcpi_mul.mul_counter[1]
.sym 52496 $false
.sym 52497 soc.cpu.pcpi_mul.mul_counter[0]
.sym 52500 $false
.sym 52501 soc.cpu.pcpi_mul.mul_counter[4]
.sym 52502 $false
.sym 52503 $auto$alumacc.cc:474:replace_alu$7747.C[4]
.sym 52506 $false
.sym 52507 $abc$72873$auto$maccmap.cc:111:fulladd$26060[1]
.sym 52508 $abc$72873$auto$maccmap.cc:112:fulladd$26061[0]
.sym 52509 $false
.sym 52512 $false
.sym 52513 soc.cpu.pcpi_mul.mul_counter[2]
.sym 52514 $false
.sym 52515 $auto$alumacc.cc:474:replace_alu$7747.C[2]
.sym 52516 resetn$2
.sym 52517 clk_16mhz$2$2
.sym 52518 soc.cpu.pcpi_mul.mul_waiting$2
.sym 52523 $abc$72873$auto$maccmap.cc:111:fulladd$26087[3]
.sym 52524 $abc$72873$auto$maccmap.cc:112:fulladd$26088[3]
.sym 52525 $abc$72873$auto$maccmap.cc:112:fulladd$26103[2]
.sym 52526 $abc$72873$auto$maccmap.cc:112:fulladd$26103[0]
.sym 52527 $abc$72873$auto$maccmap.cc:111:fulladd$26102[2]
.sym 52528 soc.cpu.pcpi_mul.rs2[32]
.sym 52529 soc.cpu.pcpi_mul.rdx[34]
.sym 52530 soc.cpu.pcpi_mul.rdx[31]
.sym 52595 $false
.sym 52632 $auto$maccmap.cc:240:synth$26090.C[2]
.sym 52634 $abc$72873$auto$maccmap.cc:111:fulladd$26087[1]
.sym 52635 $abc$72873$auto$maccmap.cc:112:fulladd$26088[0]
.sym 52638 $auto$maccmap.cc:240:synth$26090.C[3]
.sym 52639 $false
.sym 52640 $abc$72873$auto$maccmap.cc:111:fulladd$26087[2]
.sym 52641 $abc$72873$auto$maccmap.cc:112:fulladd$26088[1]
.sym 52642 $auto$maccmap.cc:240:synth$26090.C[2]
.sym 52644 $auto$maccmap.cc:240:synth$26090.C[4]
.sym 52645 $false
.sym 52646 $abc$72873$auto$maccmap.cc:111:fulladd$26087[3]
.sym 52647 $abc$72873$auto$maccmap.cc:112:fulladd$26088[2]
.sym 52648 $auto$maccmap.cc:240:synth$26090.C[3]
.sym 52651 $false
.sym 52652 $false
.sym 52653 $abc$72873$auto$maccmap.cc:112:fulladd$26088[3]
.sym 52654 $auto$maccmap.cc:240:synth$26090.C[4]
.sym 52663 $false
.sym 52664 $false
.sym 52665 $false
.sym 52666 soc.cpu.pcpi_mul.mul_counter[0]
.sym 52669 soc.cpu.pcpi_mul.rdx[32]
.sym 52670 soc.cpu.pcpi_mul.rd[32]
.sym 52671 soc.cpu.pcpi_mul.rs1[0]
.sym 52672 soc.cpu.pcpi_mul.rs2[32]
.sym 52679 resetn$2
.sym 52680 clk_16mhz$2$2
.sym 52681 soc.cpu.pcpi_mul.mul_waiting$2
.sym 52682 $abc$72873$auto$maccmap.cc:111:fulladd$26012[3]
.sym 52683 soc.cpu.pcpi_mul.rs2[63]
.sym 52684 soc.cpu.pcpi_mul.rdx[63]
.sym 52685 soc.cpu.pcpi_mul.rdx[61]
.sym 52686 soc.cpu.pcpi_mul.rs2[62]
.sym 52688 soc.cpu.pcpi_mul.rs2[31]
.sym 52756 soc.cpu.pcpi_mul.rdx[30]
.sym 52757 soc.cpu.pcpi_mul.rd[30]
.sym 52758 soc.cpu.pcpi_mul.rs1[0]
.sym 52759 soc.cpu.pcpi_mul.rs2[30]
.sym 52762 soc.cpu.pcpi_mul.rs2[30]
.sym 52763 soc.cpu.pcpi_mul.rs1[0]
.sym 52764 soc.cpu.pcpi_mul.rdx[30]
.sym 52765 soc.cpu.pcpi_mul.rd[30]
.sym 52768 soc.cpu.pcpi_mul.mul_waiting$2
.sym 52769 soc.cpu.pcpi_mul.rs2[49]
.sym 52770 soc.cpu.pcpi_mul.instr_mulh
.sym 52771 soc.cpu.reg_op2[31]
.sym 52774 soc.cpu.pcpi_mul.mul_waiting$2
.sym 52775 soc.cpu.pcpi_mul.rs2[48]
.sym 52776 soc.cpu.pcpi_mul.instr_mulh
.sym 52777 soc.cpu.reg_op2[31]
.sym 52780 $false
.sym 52781 $false
.sym 52782 $false
.sym 52783 $false
.sym 52786 soc.cpu.pcpi_mul.mul_waiting$2
.sym 52787 soc.cpu.pcpi_mul.rs2[50]
.sym 52788 soc.cpu.pcpi_mul.instr_mulh
.sym 52789 soc.cpu.reg_op2[31]
.sym 52792 soc.cpu.pcpi_mul.mul_waiting$2
.sym 52793 soc.cpu.pcpi_mul.rs2[51]
.sym 52794 soc.cpu.pcpi_mul.instr_mulh
.sym 52795 soc.cpu.reg_op2[31]
.sym 52798 $false
.sym 52799 $false
.sym 52800 $false
.sym 52801 $false
.sym 52802 resetn$2
.sym 52803 clk_16mhz$2$2
.sym 52804 $false
.sym 52805 $abc$72873$auto$maccmap.cc:112:fulladd$26013[1]
.sym 52806 $abc$72873$auto$maccmap.cc:111:fulladd$26012[1]
.sym 52807 soc.cpu.pcpi_mul.pcpi_rd[17]
.sym 52808 soc.cpu.pcpi_mul.pcpi_rd[2]
.sym 52809 soc.cpu.pcpi_mul.pcpi_rd[19]
.sym 52810 soc.cpu.pcpi_mul.pcpi_rd[31]
.sym 52811 soc.cpu.pcpi_mul.pcpi_rd[0]
.sym 52812 soc.cpu.pcpi_mul.pcpi_rd[18]
.sym 52841 $false
.sym 52878 $auto$maccmap.cc:240:synth$26015.C[2]
.sym 52880 $abc$72873$auto$maccmap.cc:111:fulladd$26012[1]
.sym 52881 $abc$72873$auto$maccmap.cc:112:fulladd$26013[0]
.sym 52884 $auto$maccmap.cc:240:synth$26015.C[3]
.sym 52885 $false
.sym 52886 $abc$72873$auto$maccmap.cc:111:fulladd$26012[2]
.sym 52887 $abc$72873$auto$maccmap.cc:112:fulladd$26013[1]
.sym 52888 $auto$maccmap.cc:240:synth$26015.C[2]
.sym 52891 $false
.sym 52892 $abc$72873$auto$maccmap.cc:111:fulladd$26012[3]
.sym 52893 $abc$72873$auto$maccmap.cc:112:fulladd$26013[2]
.sym 52894 $auto$maccmap.cc:240:synth$26015.C[3]
.sym 52903 $false
.sym 52904 $abc$72873$auto$maccmap.cc:111:fulladd$26087[1]
.sym 52905 $abc$72873$auto$maccmap.cc:112:fulladd$26088[0]
.sym 52906 $false
.sym 52909 $false
.sym 52910 $abc$72873$auto$maccmap.cc:111:fulladd$26012[1]
.sym 52911 $abc$72873$auto$maccmap.cc:112:fulladd$26013[0]
.sym 52912 $false
.sym 52925 resetn$2
.sym 52926 clk_16mhz$2$2
.sym 52927 soc.cpu.pcpi_mul.mul_waiting$2
.sym 52930 pwmIB.counterI[2]
.sym 52931 pwmIB.counterI[3]
.sym 52932 pwmIB.counterI[4]
.sym 52933 pwmIB.counterI[5]
.sym 52934 pwmIB.counterI[6]
.sym 52935 pwmIB.pwm_counter
.sym 53002 soc.cpu.pcpi_mul.rdx[62]
.sym 53003 soc.cpu.pcpi_mul.rd[62]
.sym 53004 soc.cpu.pcpi_mul.rs1[0]
.sym 53005 soc.cpu.pcpi_mul.rs2[62]
.sym 53008 soc.cpu.pcpi_mul.rs2[55]
.sym 53009 soc.cpu.pcpi_mul.rs1[0]
.sym 53010 soc.cpu.pcpi_mul.rdx[55]
.sym 53011 soc.cpu.pcpi_mul.rd[55]
.sym 53014 soc.cpu.pcpi_mul.rs2[52]
.sym 53015 soc.cpu.pcpi_mul.rs1[0]
.sym 53016 soc.cpu.pcpi_mul.rdx[52]
.sym 53017 soc.cpu.pcpi_mul.rd[52]
.sym 53020 soc.cpu.pcpi_mul.rdx[55]
.sym 53021 soc.cpu.pcpi_mul.rd[55]
.sym 53022 soc.cpu.pcpi_mul.rs1[0]
.sym 53023 soc.cpu.pcpi_mul.rs2[55]
.sym 53026 soc.cpu.pcpi_mul.rs2[62]
.sym 53027 soc.cpu.pcpi_mul.rs1[0]
.sym 53028 soc.cpu.pcpi_mul.rdx[62]
.sym 53029 soc.cpu.pcpi_mul.rd[62]
.sym 53032 $false
.sym 53033 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 53034 soc.cpu.pcpi_mul.rd[30]
.sym 53035 soc.cpu.pcpi_mul.rd[62]
.sym 53038 $false
.sym 53039 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 53040 soc.cpu.pcpi_mul.rd[6]
.sym 53041 soc.cpu.pcpi_mul.rd[38]
.sym 53044 $false
.sym 53045 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 53046 soc.cpu.pcpi_mul.rd[4]
.sym 53047 soc.cpu.pcpi_mul.rd[36]
.sym 53048 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538
.sym 53049 clk_16mhz$2$2
.sym 53050 $false
.sym 53052 soc.simpleuart.recv_buf_data[1]
.sym 53054 soc.simpleuart.recv_buf_data[4]
.sym 53058 soc.simpleuart.recv_buf_data[2]
.sym 53125 soc.cpu.pcpi_mul.rs2[29]
.sym 53126 soc.cpu.pcpi_mul.rs1[0]
.sym 53127 soc.cpu.pcpi_mul.rdx[29]
.sym 53128 soc.cpu.pcpi_mul.rd[29]
.sym 53131 soc.cpu.pcpi_mul.rdx[29]
.sym 53132 soc.cpu.pcpi_mul.rd[29]
.sym 53133 soc.cpu.pcpi_mul.rs1[0]
.sym 53134 soc.cpu.pcpi_mul.rs2[29]
.sym 53143 soc.cpu.pcpi_mul.rdx[54]
.sym 53144 soc.cpu.pcpi_mul.rd[54]
.sym 53145 soc.cpu.pcpi_mul.rs1[0]
.sym 53146 soc.cpu.pcpi_mul.rs2[54]
.sym 53149 soc.cpu.mem_wdata[16]
.sym 53150 $false
.sym 53151 $false
.sym 53152 $false
.sym 53155 soc.cpu.mem_wdata[20]
.sym 53156 $false
.sym 53157 $false
.sym 53158 $false
.sym 53161 soc.cpu.mem_wdata[17]
.sym 53162 $false
.sym 53163 $false
.sym 53164 $false
.sym 53167 soc.cpu.mem_wdata[21]
.sym 53168 $false
.sym 53169 $false
.sym 53170 $false
.sym 53171 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57573
.sym 53172 clk_16mhz$2$2
.sym 53173 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 53175 soc.cpu.pcpi_mul.pcpi_rd[13]
.sym 53176 soc.cpu.pcpi_mul.pcpi_rd[22]
.sym 53179 soc.cpu.pcpi_mul.pcpi_rd[20]
.sym 53181 soc.cpu.pcpi_mul.pcpi_rd[29]
.sym 53248 soc.cpu.pcpi_mul.mul_waiting$2
.sym 53249 soc.cpu.pcpi_mul.rs2[54]
.sym 53250 soc.cpu.pcpi_mul.instr_mulh
.sym 53251 soc.cpu.reg_op2[31]
.sym 53254 $false
.sym 53255 soc.cpu.pcpi_mul.mul_waiting$2
.sym 53256 soc.cpu.reg_op2[30]
.sym 53257 soc.cpu.pcpi_mul.rs2[29]
.sym 53260 $false
.sym 53261 $false
.sym 53262 $false
.sym 53263 $false
.sym 53266 $false
.sym 53267 soc.cpu.pcpi_mul.mul_waiting$2
.sym 53268 soc.cpu.reg_op2[29]
.sym 53269 soc.cpu.pcpi_mul.rs2[28]
.sym 53272 $false
.sym 53273 $false
.sym 53274 $false
.sym 53275 $false
.sym 53278 soc.cpu.pcpi_mul.mul_waiting$2
.sym 53279 soc.cpu.pcpi_mul.rs2[55]
.sym 53280 soc.cpu.pcpi_mul.instr_mulh
.sym 53281 soc.cpu.reg_op2[31]
.sym 53284 $false
.sym 53285 $false
.sym 53286 $false
.sym 53287 $false
.sym 53294 resetn$2
.sym 53295 clk_16mhz$2$2
.sym 53296 $false
.sym 53302 pwm_connectorIB[29]
.sym 53401 soc.cpu.reg_op2[4]
.sym 53402 $false
.sym 53403 $false
.sym 53404 $false
.sym 53417 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.sym 53418 clk_16mhz$2$2
.sym 53419 $false
.sym 53420 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][27]_new_inv_
.sym 53421 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][25]_new_inv_
.sym 53422 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][23]_new_inv_
.sym 53423 $abc$72873$new_n8119_
.sym 53424 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][29]_new_inv_
.sym 53425 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][21]_new_inv_
.sym 53426 encoderDataD[20]
.sym 53427 encoderDataD[17]
.sym 53494 $false
.sym 53495 soc.cpu.reg_op2[0]
.sym 53496 soc.cpu.reg_op1[16]
.sym 53497 soc.cpu.reg_op1[17]
.sym 53500 $false
.sym 53501 soc.cpu.reg_op2[2]
.sym 53502 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][21]_new_inv_
.sym 53503 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][25]_new_inv_
.sym 53506 $false
.sym 53507 soc.cpu.reg_op2[1]
.sym 53508 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][19]_new_inv_
.sym 53509 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][21]_new_inv_
.sym 53512 $false
.sym 53513 soc.cpu.reg_op2[1]
.sym 53514 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][15]_new_inv_
.sym 53515 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][17]_new_inv_
.sym 53518 $false
.sym 53519 soc.cpu.reg_op2[0]
.sym 53520 soc.cpu.reg_op1[18]
.sym 53521 soc.cpu.reg_op1[19]
.sym 53524 $false
.sym 53525 soc.cpu.reg_op2[1]
.sym 53526 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][17]_new_inv_
.sym 53527 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][19]_new_inv_
.sym 53530 $false
.sym 53531 soc.cpu.reg_op2[2]
.sym 53532 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][17]_new_inv_
.sym 53533 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][21]_new_inv_
.sym 53536 $false
.sym 53537 soc.cpu.reg_op2[2]
.sym 53538 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][19]_new_inv_
.sym 53539 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][23]_new_inv_
.sym 53543 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][27]_new_inv_
.sym 53544 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][25]_new_inv_
.sym 53545 $abc$72873$new_n8141_
.sym 53546 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][29]_new_inv_
.sym 53547 $abc$72873$new_n8142_
.sym 53548 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][27]_new_inv_
.sym 53549 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][31]_new_inv_
.sym 53550 encoderDataD[16]
.sym 53617 $false
.sym 53618 soc.cpu.reg_op2[0]
.sym 53619 soc.cpu.reg_op1[23]
.sym 53620 soc.cpu.reg_op1[24]
.sym 53623 $false
.sym 53624 soc.cpu.reg_op2[1]
.sym 53625 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][24]_new_inv_
.sym 53626 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][26]_new_inv_
.sym 53629 $abc$72873$new_n7737_
.sym 53630 soc.cpu.reg_op2[3]
.sym 53631 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][23]_new_inv_
.sym 53632 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][31]_new_inv_
.sym 53635 $false
.sym 53636 $abc$72873$new_n8109_
.sym 53637 $abc$72873$new_n7724_
.sym 53638 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][26]_new_inv_
.sym 53641 $false
.sym 53642 soc.cpu.reg_op2[0]
.sym 53643 soc.cpu.reg_op1[21]
.sym 53644 soc.cpu.reg_op1[22]
.sym 53647 $false
.sym 53648 soc.cpu.reg_op2[1]
.sym 53649 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][22]_new_inv_
.sym 53650 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][24]_new_inv_
.sym 53653 $abc$72873$new_n6214_
.sym 53654 soc.cpu.reg_op2[0]
.sym 53655 soc.cpu.reg_op1[27]
.sym 53656 soc.cpu.reg_op1[28]
.sym 53659 $false
.sym 53660 soc.cpu.reg_op2[0]
.sym 53661 soc.cpu.reg_op1[25]
.sym 53662 soc.cpu.reg_op1[26]
.sym 53666 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][16]_new_inv_
.sym 53667 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][18]_new_inv_
.sym 53668 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][12]_new_inv_
.sym 53669 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][16]_new_inv_
.sym 53670 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][18]_new_inv_
.sym 53671 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][14]_new_inv_
.sym 53672 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][20]_new_inv_
.sym 53673 soc.simpleuart.cfg_divider[22]
.sym 53740 $abc$72873$new_n6214_
.sym 53741 soc.cpu.reg_op2[0]
.sym 53742 soc.cpu.reg_op1[29]
.sym 53743 soc.cpu.reg_op1[30]
.sym 53746 $false
.sym 53747 soc.cpu.reg_op2[2]
.sym 53748 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][22]_new_inv_
.sym 53749 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][26]_new_inv_
.sym 53752 $false
.sym 53753 soc.cpu.reg_op2[2]
.sym 53754 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][18]_new_inv_
.sym 53755 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][22]_new_inv_
.sym 53758 $abc$72873$new_n7737_
.sym 53759 soc.cpu.reg_op2[3]
.sym 53760 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][22]_new_inv_
.sym 53761 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][30]_new_inv_
.sym 53764 $abc$72873$new_n8132_
.sym 53765 $abc$72873$new_n8133_
.sym 53766 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][26]_new_inv_
.sym 53767 soc.cpu.reg_op2[2]
.sym 53770 $false
.sym 53771 soc.cpu.reg_op2[1]
.sym 53772 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][10]_new_inv_
.sym 53773 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][12]_new_inv_
.sym 53776 $false
.sym 53777 soc.cpu.reg_op2[1]
.sym 53778 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][20]_new_inv_
.sym 53779 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][22]_new_inv_
.sym 53782 $abc$72873$new_n7724_
.sym 53783 soc.cpu.reg_op2[0]
.sym 53784 soc.cpu.reg_op1[27]
.sym 53785 soc.cpu.reg_op1[28]
.sym 53789 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][5]_new_inv_
.sym 53790 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][7]_new_inv_
.sym 53791 $abc$72873$new_n7724_
.sym 53792 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][7]_new_inv_
.sym 53793 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][5]_new_inv_
.sym 53794 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][9]_new_inv_
.sym 53795 $abc$72873$new_n9516_
.sym 53796 soc.spimemio.buffer[17]
.sym 53863 $false
.sym 53864 soc.cpu.reg_op2[2]
.sym 53865 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][10]_new_inv_
.sym 53866 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][14]_new_inv_
.sym 53869 soc.cpu.reg_op2[3]
.sym 53870 soc.cpu.reg_op2[4]
.sym 53871 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][10]_new_inv_
.sym 53872 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][18]_new_inv_
.sym 53875 $false
.sym 53876 soc.cpu.reg_op2[0]
.sym 53877 soc.cpu.reg_op1[7]
.sym 53878 soc.cpu.reg_op1[8]
.sym 53881 $false
.sym 53882 soc.cpu.reg_op2[1]
.sym 53883 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][8]_new_inv_
.sym 53884 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][10]_new_inv_
.sym 53887 $false
.sym 53888 soc.cpu.reg_op2[2]
.sym 53889 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][14]_new_inv_
.sym 53890 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][18]_new_inv_
.sym 53893 $false
.sym 53894 soc.cpu.reg_op2[0]
.sym 53895 soc.cpu.reg_op1[9]
.sym 53896 soc.cpu.reg_op1[10]
.sym 53899 $abc$72873$new_n7737_
.sym 53900 soc.cpu.reg_op2[3]
.sym 53901 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][18]_new_inv_
.sym 53902 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][26]_new_
.sym 53905 $false
.sym 53906 $abc$72873$new_n8126_
.sym 53907 $abc$72873$new_n8130_
.sym 53908 $abc$72873$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18238_Y[30]_new_
.sym 53909 $true
.sym 53910 clk_16mhz$2$2
.sym 53911 $false
.sym 53912 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][7]_new_
.sym 53913 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][1]_new_inv_
.sym 53914 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][5]_new_inv_
.sym 53915 $abc$72873$new_n7770_
.sym 53916 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][5]_new_inv_
.sym 53917 $abc$72873$new_n7766_
.sym 53918 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][9]_new_inv_
.sym 53919 soc.spimemio.rd_inc
.sym 53986 $false
.sym 53987 soc.cpu.reg_op2[3]
.sym 53988 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][9]_new_inv_
.sym 53989 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][1]_new_inv_
.sym 53992 $false
.sym 53993 soc.cpu.reg_op2[3]
.sym 53994 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][9]_new_inv_
.sym 53995 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][17]_new_inv_
.sym 53998 soc.cpu.reg_op2[4]
.sym 53999 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 54000 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][25]_new_
.sym 54001 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][9]_new_
.sym 54004 $abc$72873$new_n6214_
.sym 54005 soc.cpu.reg_op2[0]
.sym 54006 soc.cpu.reg_op1[1]
.sym 54007 soc.cpu.reg_op1[2]
.sym 54010 soc.cpu.reg_op2[3]
.sym 54011 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][1]_new_inv_
.sym 54012 $abc$72873$new_n7766_
.sym 54013 $abc$72873$new_n7771_
.sym 54016 soc.cpu.reg_op2[4]
.sym 54017 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 54018 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][17]_new_inv_
.sym 54019 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][1]_new_
.sym 54022 $false
.sym 54023 soc.cpu.reg_op2[3]
.sym 54024 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][17]_new_inv_
.sym 54025 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 54028 soc.cpu.reg_op2[1]
.sym 54029 $false
.sym 54030 $false
.sym 54031 $false
.sym 54032 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.sym 54033 clk_16mhz$2$2
.sym 54034 $false
.sym 54035 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][25]_new_inv_
.sym 54036 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][19]_new_inv_
.sym 54037 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][7]_new_inv_
.sym 54038 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][23]_new_inv_
.sym 54039 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][3]_new_inv_
.sym 54040 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][9]_new_inv_
.sym 54041 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][3]_new_inv_
.sym 54042 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][11]_new_inv_
.sym 54109 $false
.sym 54110 soc.cpu.reg_op2[0]
.sym 54111 soc.cpu.reg_op1[30]
.sym 54112 soc.cpu.reg_op1[29]
.sym 54115 soc.cpu.reg_op2[1]
.sym 54116 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][29]_new_inv_
.sym 54117 $abc$72873$new_n7755_
.sym 54118 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 54121 $false
.sym 54122 soc.cpu.reg_op2[1]
.sym 54123 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][25]_new_inv_
.sym 54124 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][27]_new_inv_
.sym 54127 $false
.sym 54128 soc.cpu.reg_op2[0]
.sym 54129 soc.cpu.reg_op1[28]
.sym 54130 soc.cpu.reg_op1[27]
.sym 54133 $false
.sym 54134 soc.cpu.reg_op2[2]
.sym 54135 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][21]_new_inv_
.sym 54136 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][25]_new_inv_
.sym 54139 soc.cpu.reg_op2[3]
.sym 54140 soc.cpu.reg_op2[4]
.sym 54141 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][11]_new_inv_
.sym 54142 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][3]_new_inv_
.sym 54145 $false
.sym 54146 soc.cpu.reg_op2[2]
.sym 54147 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][25]_new_inv_
.sym 54148 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][29]_new_
.sym 54151 $false
.sym 54152 soc.cpu.reg_op2[1]
.sym 54153 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][27]_new_inv_
.sym 54154 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][29]_new_inv_
.sym 54158 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[32]_new_inv_
.sym 54160 $abc$72873$new_n7784_
.sym 54161 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][23]_new_inv_
.sym 54162 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][21]_new_inv_
.sym 54163 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][21]_new_inv_
.sym 54165 $abc$72873$new_n7825_
.sym 54232 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 54233 $abc$72873$new_n7914_
.sym 54234 soc.cpu.reg_op2[4]
.sym 54235 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][26]_new_
.sym 54238 $false
.sym 54239 $abc$72873$new_n7992_
.sym 54240 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][18]_new_inv_
.sym 54241 soc.cpu.reg_op2[4]
.sym 54244 soc.cpu.reg_op2[3]
.sym 54245 soc.cpu.reg_op2[4]
.sym 54246 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][10]_new_inv_
.sym 54247 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][2]_new_inv_
.sym 54250 soc.cpu.reg_op2[4]
.sym 54251 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 54252 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][18]_new_inv_
.sym 54253 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][2]_new_inv_
.sym 54256 $false
.sym 54257 soc.cpu.reg_op2[3]
.sym 54258 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][10]_new_inv_
.sym 54259 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][18]_new_inv_
.sym 54262 $false
.sym 54263 soc.cpu.reg_op2[2]
.sym 54264 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][10]_new_inv_
.sym 54265 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][14]_new_inv_
.sym 54268 $false
.sym 54269 soc.cpu.reg_op2[3]
.sym 54270 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][18]_new_inv_
.sym 54271 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 54274 soc.cpu.reg_op2[3]
.sym 54275 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][2]_new_inv_
.sym 54276 $abc$72873$new_n9479_
.sym 54277 $abc$72873$new_n7784_
.sym 54281 $abc$72873$new_n5593_
.sym 54282 $abc$72873$new_n5590_
.sym 54283 $abc$72873$new_n4942_
.sym 54285 $abc$72873$new_n5594_
.sym 54286 soc.cpu.latched_is_lh
.sym 54288 soc.cpu.latched_is_lb
.sym 54355 $false
.sym 54356 soc.cpu.reg_op2[1]
.sym 54357 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][16]_new_inv_
.sym 54358 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][14]_new_inv_
.sym 54361 $false
.sym 54362 soc.cpu.reg_op2[0]
.sym 54363 soc.cpu.reg_op1[17]
.sym 54364 soc.cpu.reg_op1[16]
.sym 54367 soc.cpu.cpu_state[4]
.sym 54368 $abc$72873$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 54369 soc.cpu.instr_sh
.sym 54370 soc.cpu.instr_sw
.sym 54373 $false
.sym 54374 soc.cpu.reg_op2[0]
.sym 54375 soc.cpu.reg_op1[19]
.sym 54376 soc.cpu.reg_op1[18]
.sym 54379 $false
.sym 54380 $abc$72873$new_n7992_
.sym 54381 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][30]_new_
.sym 54382 soc.cpu.reg_op2[4]
.sym 54385 $false
.sym 54386 soc.cpu.reg_op2[1]
.sym 54387 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][16]_new_inv_
.sym 54388 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][18]_new_inv_
.sym 54391 $false
.sym 54392 $abc$72873$new_n5593_
.sym 54393 soc.cpu.mem_wordsize[0]
.sym 54394 $abc$72873$new_n5462_
.sym 54397 $abc$72873$new_n5590_
.sym 54398 $abc$72873$new_n5591_
.sym 54399 $abc$72873$new_n5462_
.sym 54400 soc.cpu.mem_wordsize[1]
.sym 54401 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50208
.sym 54402 clk_16mhz$2$2
.sym 54403 $false
.sym 54404 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913
.sym 54405 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[34]_new_inv_
.sym 54406 $abc$72873$new_n5462_
.sym 54408 soc.cpu.reg_out[17]
.sym 54410 soc.cpu.reg_out[0]
.sym 54411 soc.cpu.decoder_pseudo_trigger
.sym 54478 resetn$2
.sym 54479 soc.cpu.cpu_state[4]
.sym 54480 soc.cpu.cpu_state[5]
.sym 54481 soc.cpu.cpu_state[1]
.sym 54490 $false
.sym 54491 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 54492 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 54493 soc.cpu.reg_op2[4]
.sym 54502 $false
.sym 54503 $false
.sym 54504 soc.cpu.pcpi_div.quotient[24]
.sym 54505 soc.cpu.pcpi_div.quotient_msk[24]
.sym 54514 $false
.sym 54515 $false
.sym 54516 soc.cpu.pcpi_div.quotient[6]
.sym 54517 soc.cpu.pcpi_div.quotient_msk[6]
.sym 54520 $false
.sym 54521 $false
.sym 54522 soc.cpu.pcpi_div.quotient[22]
.sym 54523 soc.cpu.pcpi_div.quotient_msk[22]
.sym 54524 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 54525 clk_16mhz$2$2
.sym 54526 soc.cpu.pcpi_div.start$2
.sym 54527 $abc$72873$new_n5648_
.sym 54528 $abc$72873$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 54529 $abc$72873$new_n5646_
.sym 54530 $abc$72873$new_n5645_
.sym 54531 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.sym 54532 soc.cpu.latched_rd[0]
.sym 54533 soc.cpu.latched_rd[3]
.sym 54534 soc.cpu.latched_branch
.sym 54601 soc.cpu.pcpi_div.quotient_msk[25]
.sym 54602 soc.cpu.pcpi_div.quotient_msk[24]
.sym 54603 soc.cpu.pcpi_div.quotient_msk[23]
.sym 54604 soc.cpu.pcpi_div.quotient_msk[22]
.sym 54607 soc.cpu.pcpi_div.quotient_msk[22]
.sym 54608 $false
.sym 54609 $false
.sym 54610 $false
.sym 54613 soc.cpu.pcpi_div.quotient_msk[5]
.sym 54614 $false
.sym 54615 $false
.sym 54616 $false
.sym 54619 soc.cpu.pcpi_div.quotient_msk[30]
.sym 54620 $false
.sym 54621 $false
.sym 54622 $false
.sym 54625 soc.cpu.pcpi_div.quotient_msk[24]
.sym 54626 $false
.sym 54627 $false
.sym 54628 $false
.sym 54631 soc.cpu.pcpi_div.quotient_msk[21]
.sym 54632 $false
.sym 54633 $false
.sym 54634 $false
.sym 54637 soc.cpu.pcpi_div.quotient_msk[29]
.sym 54638 $false
.sym 54639 $false
.sym 54640 $false
.sym 54643 soc.cpu.pcpi_div.quotient_msk[23]
.sym 54644 $false
.sym 54645 $false
.sym 54646 $false
.sym 54647 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 54648 clk_16mhz$2$2
.sym 54649 soc.cpu.pcpi_div.start$2
.sym 54650 $abc$72873$new_n8338_
.sym 54651 $abc$72873$techmap\soc.cpu.$procmux$3314_Y_new_
.sym 54652 $abc$72873$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 54653 $abc$72873$techmap\soc.cpu.$procmux$3316_Y
.sym 54654 $abc$72873$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 54655 $abc$72873$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.sym 54656 soc.cpu.cpu_state[4]
.sym 54657 soc.cpu.cpu_state[5]
.sym 54724 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 54725 soc.cpu.cpu_state[2]
.sym 54726 soc.cpu.cpu_state[4]
.sym 54727 soc.cpu.cpu_state[0]
.sym 54730 $false
.sym 54731 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$51768
.sym 54732 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$50063[2]
.sym 54733 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_
.sym 54736 $false
.sym 54737 $abc$72873$new_n5890_
.sym 54738 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49915
.sym 54739 $abc$72873$soc.cpu.alu_out_0_new_inv_
.sym 54742 $false
.sym 54743 $false
.sym 54744 soc.cpu.cpu_state[2]
.sym 54745 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$22767[4]_new_inv_
.sym 54748 $false
.sym 54749 soc.cpu.pcpi_mul.instr_mulhu
.sym 54750 soc.cpu.pcpi_mul.instr_mulhsu
.sym 54751 soc.cpu.pcpi_mul.instr_mulh
.sym 54754 $false
.sym 54755 $abc$72873$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 54756 $abc$72873$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 54757 soc.cpu.cpu_state[4]
.sym 54760 $false
.sym 54761 $false
.sym 54762 soc.cpu.cpu_state[5]
.sym 54763 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 54766 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$50045[0]
.sym 54767 $abc$72873$techmap$techmap\soc.cpu.$procmux$3976.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_inv_
.sym 54768 soc.cpu.cpu_state[1]
.sym 54769 $abc$72873$techmap\soc.cpu.$procmux$4034_Y_new_
.sym 54770 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50087
.sym 54771 clk_16mhz$2$2
.sym 54772 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$50063[2]
.sym 54773 $abc$72873$new_n4928_
.sym 54774 $abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7778_new_
.sym 54775 $abc$72873$new_n9488_
.sym 54776 $abc$72873$new_n4918_
.sym 54777 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$11748[0]_new_inv_
.sym 54778 $abc$72873$new_n9490_
.sym 54779 soc.spimemio.buffer[22]
.sym 54780 soc.spimemio.buffer[18]
.sym 54847 $abc$72873$new_n9523_
.sym 54848 $abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7778_new_
.sym 54849 $abc$72873$new_n5010_
.sym 54850 $abc$72873$new_n5012_
.sym 54853 $abc$72873$new_n4928_
.sym 54854 $abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7778_new_
.sym 54855 $abc$72873$new_n5007_
.sym 54856 $abc$72873$techmap\soc.cpu.$procmux$3316_Y
.sym 54859 $abc$72873$new_n9488_
.sym 54860 soc.cpu.cpu_state[3]
.sym 54861 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 54862 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_
.sym 54865 $abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7770_new_
.sym 54866 $abc$72873$new_n5017_
.sym 54867 soc.cpu.cpu_state[1]
.sym 54868 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 54871 $abc$72873$new_n9490_
.sym 54872 $abc$72873$new_n9489_
.sym 54873 resetn$2
.sym 54874 $abc$72873$new_n5016_
.sym 54877 soc.cpu.cpu_state[2]
.sym 54878 $abc$72873$new_n4928_
.sym 54879 $abc$72873$new_n4919_
.sym 54880 $abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7778_new_
.sym 54883 $false
.sym 54884 soc.cpu.pcpi_insn[13]
.sym 54885 soc.cpu.pcpi_insn[14]
.sym 54886 soc.cpu.pcpi_insn[12]
.sym 54889 $false
.sym 54890 soc.cpu.pcpi_insn[12]
.sym 54891 soc.cpu.pcpi_insn[13]
.sym 54892 soc.cpu.pcpi_insn[14]
.sym 54893 $true
.sym 54894 clk_16mhz$2$2
.sym 54895 $abc$72873$auto$rtlil.cc:1981:NotGate$72753
.sym 54896 $abc$72873$new_n9372_
.sym 54897 $abc$72873$new_n5026_
.sym 54898 $abc$72873$new_n4917_
.sym 54899 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[0]
.sym 54900 $abc$72873$new_n5013_
.sym 54901 $abc$72873$new_n5024_
.sym 54902 $abc$72873$new_n5023_
.sym 54903 $abc$72873$new_n5025_
.sym 54970 soc.cpu.cpu_state[3]
.sym 54971 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 54972 $abc$72873$new_n4917_
.sym 54973 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_
.sym 54976 $abc$72873$new_n4809_
.sym 54977 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 54978 soc.cpu.reg_out[1]
.sym 54979 soc.cpu.reg_next_pc[1]
.sym 54982 $false
.sym 54983 soc.cpu.mem_la_secondword
.sym 54984 soc.cpu.mem_do_prefetch
.sym 54985 soc.cpu.mem_do_rinst
.sym 54988 resetn$2
.sym 54989 soc.cpu.irq_pending[2]
.sym 54990 $abc$72873$new_n5897_
.sym 54991 soc.cpu.irq_mask[2]
.sym 54994 $abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7778_new_
.sym 54995 $abc$72873$new_n5013_
.sym 54996 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$13230[1]_new_inv_
.sym 54997 soc.cpu.cpu_state[1]
.sym 55000 $false
.sym 55001 $false
.sym 55002 $abc$72873$new_n9499_
.sym 55003 $abc$72873$new_n4910_
.sym 55006 $false
.sym 55007 $abc$72873$new_n5013_
.sym 55008 $abc$72873$techmap\soc.cpu.$4\next_irq_pending[31:0][2]_new_
.sym 55009 $abc$72873$new_n5012_
.sym 55012 $abc$72873$new_n4917_
.sym 55013 resetn$2
.sym 55014 soc.cpu.cpu_state[0]
.sym 55015 $abc$72873$new_n5029_
.sym 55016 $true
.sym 55017 clk_16mhz$2$2
.sym 55018 $false
.sym 55019 $abc$72873$new_n4957_
.sym 55020 $abc$72873$new_n4994_
.sym 55021 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50183
.sym 55022 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32115_new_inv_
.sym 55023 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[3]_new_
.sym 55024 $abc$72873$new_n8376_
.sym 55025 $abc$72873$new_n4986_
.sym 55026 soc.cpu.mem_do_prefetch
.sym 55093 $false
.sym 55094 soc.cpu.decoder_trigger
.sym 55095 soc.cpu.instr_jal
.sym 55096 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[2]_new_inv_
.sym 55099 $false
.sym 55100 $false
.sym 55101 soc.cpu.mem_wstrb[2]
.sym 55102 $abc$72873$new_n5738_
.sym 55105 $false
.sym 55106 soc.cpu.decoder_trigger
.sym 55107 soc.cpu.irq_active
.sym 55108 soc.cpu.irq_delay
.sym 55111 $false
.sym 55112 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 55113 $abc$72873$techmap\soc.cpu.$procmux$4563_Y[4]_new_inv_
.sym 55114 soc.cpu.decoded_rs1[4]
.sym 55117 $false
.sym 55118 $abc$72873$new_n4917_
.sym 55119 $abc$72873$new_n4957_
.sym 55120 $abc$72873$new_n4997_
.sym 55123 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.sym 55124 $false
.sym 55125 $false
.sym 55126 $false
.sym 55129 $abc$72873$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 55130 $false
.sym 55131 $false
.sym 55132 $false
.sym 55135 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.sym 55136 $false
.sym 55137 $false
.sym 55138 $false
.sym 55139 $true
.sym 55140 clk_16mhz$2$2
.sym 55141 $false
.sym 55142 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28096_new_inv_
.sym 55143 $abc$72873$new_n4977_
.sym 55144 $abc$72873$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2512_Y_new_inv_
.sym 55145 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[3]_new_inv_
.sym 55146 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28093[0]_new_
.sym 55147 $abc$72873$new_n4985_
.sym 55148 soc.cpu.reg_op1[4]
.sym 55149 soc.cpu.reg_op1[16]
.sym 55216 soc.cpu.decoded_rs1[5]
.sym 55217 soc.cpu.decoded_rs1[4]
.sym 55218 soc.cpu.decoded_rs1[3]
.sym 55219 soc.cpu.decoded_rs1[2]
.sym 55222 $false
.sym 55223 $false
.sym 55224 $false
.sym 55225 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 55228 soc.cpu.instr_waitirq
.sym 55229 $abc$72873$techmap\soc.cpu.$procmux$3298_Y_new_
.sym 55230 soc.cpu.decoder_trigger
.sym 55231 soc.cpu.do_waitirq
.sym 55234 $abc$72873$new_n9512_
.sym 55235 soc.cpu.irq_state[0]
.sym 55236 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$12664[5]_new_inv_
.sym 55237 $abc$72873$techmap\soc.cpu.$procmux$3731_Y_new_
.sym 55240 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$12664[5]_new_inv_
.sym 55241 $abc$72873$techmap\soc.cpu.$procmux$3731_Y_new_
.sym 55242 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[3]_new_inv_
.sym 55243 soc.cpu.instr_waitirq
.sym 55246 $false
.sym 55247 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 55248 $abc$72873$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2512_Y_new_inv_
.sym 55249 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1516$2509_Y_new_
.sym 55252 soc.cpu.decoder_trigger
.sym 55253 soc.cpu.do_waitirq
.sym 55254 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[2]_new_inv_
.sym 55255 soc.cpu.instr_jal
.sym 55258 $abc$72873$techmap\soc.cpu.$procmux$4444_Y
.sym 55259 $false
.sym 55260 $false
.sym 55261 $false
.sym 55262 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 55263 clk_16mhz$2$2
.sym 55264 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14781
.sym 55265 $abc$72873$techmap\soc.cpu.$procmux$5358_Y[2]_new_inv_
.sym 55266 $abc$72873$new_n8508_
.sym 55267 $abc$72873$techmap\soc.cpu.$procmux$5458_Y[0]_new_inv_
.sym 55268 $abc$72873$new_n4961_
.sym 55269 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829
.sym 55270 soc.cpu.mem_rdata_q[10]
.sym 55271 soc.cpu.mem_rdata_q[22]
.sym 55272 soc.cpu.mem_rdata_q[8]
.sym 55339 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$12664[5]_new_inv_
.sym 55340 soc.cpu.instr_waitirq
.sym 55341 soc.cpu.do_waitirq
.sym 55342 soc.cpu.decoder_trigger
.sym 55345 $false
.sym 55346 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$12664[5]_new_inv_
.sym 55347 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$13230[1]_new_inv_
.sym 55348 $abc$72873$new_n6820_
.sym 55351 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 55352 soc.cpu.decoder_trigger
.sym 55353 soc.cpu.instr_waitirq
.sym 55354 soc.cpu.do_waitirq
.sym 55357 $false
.sym 55358 $abc$72873$new_n5461_
.sym 55359 soc.cpu.decoded_rs1[1]
.sym 55360 soc.cpu.decoded_rs1[0]
.sym 55363 $abc$72873$techmap\soc.cpu.$procmux$3298_Y_new_
.sym 55364 soc.cpu.instr_waitirq
.sym 55365 soc.cpu.decoder_trigger
.sym 55366 soc.cpu.do_waitirq
.sym 55369 $false
.sym 55370 $false
.sym 55371 $abc$72873$new_n6820_
.sym 55372 $abc$72873$new_n4958_
.sym 55375 $false
.sym 55376 $abc$72873$new_n8531_
.sym 55377 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[16]_new_
.sym 55378 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[16]_new_
.sym 55381 $abc$72873$new_n8364_
.sym 55382 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[2]_new_
.sym 55383 $abc$72873$soc.cpu.mem_rdata_word[2]_new_inv_
.sym 55384 soc.cpu.cpu_state[5]
.sym 55385 $true
.sym 55386 clk_16mhz$2$2
.sym 55387 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 55388 $abc$72873$new_n4962_
.sym 55389 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[17]_new_
.sym 55390 $abc$72873$new_n4987_
.sym 55391 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[14]_new_
.sym 55392 soc.cpu.pcpi_div.quotient_msk[17]
.sym 55393 soc.cpu.pcpi_div.quotient_msk[27]
.sym 55394 soc.cpu.pcpi_div.quotient_msk[16]
.sym 55395 soc.cpu.pcpi_div.quotient_msk[18]
.sym 55462 soc.cpu.irq_pending[16]
.sym 55463 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 55464 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[16]
.sym 55465 soc.cpu.cpu_state[3]
.sym 55468 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[22]
.sym 55469 $abc$72873$new_n5454_
.sym 55470 soc.cpu.cpu_state[2]
.sym 55471 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[22]_new_inv_
.sym 55474 soc.cpu.is_lui_auipc_jal
.sym 55475 soc.cpu.cpuregs_rs1[22]
.sym 55476 soc.cpu.reg_pc[22]
.sym 55477 soc.cpu.instr_lui
.sym 55480 soc.cpu.irq_pending[17]
.sym 55481 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 55482 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[17]
.sym 55483 soc.cpu.cpu_state[3]
.sym 55486 soc.cpu.is_lui_auipc_jal
.sym 55487 soc.cpu.cpuregs_rs1[10]
.sym 55488 soc.cpu.reg_pc[10]
.sym 55489 soc.cpu.instr_lui
.sym 55492 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[10]
.sym 55493 $abc$72873$new_n5454_
.sym 55494 soc.cpu.cpu_state[2]
.sym 55495 $abc$72873$techmap\soc.cpu.$procmux$4237_Y[10]_new_inv_
.sym 55498 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.sym 55499 $false
.sym 55500 $false
.sym 55501 $false
.sym 55504 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.sym 55505 $false
.sym 55506 $false
.sym 55507 $false
.sym 55508 $true
.sym 55509 clk_16mhz$2$2
.sym 55510 $false
.sym 55511 $abc$72873$new_n8611_
.sym 55512 $abc$72873$new_n4978_
.sym 55513 $abc$72873$new_n5649_
.sym 55514 soc.cpu.instr_retirq
.sym 55515 soc.cpu.is_alu_reg_reg
.sym 55516 soc.cpu.decoded_rd[1]
.sym 55517 soc.cpu.decoded_imm_uj[16]
.sym 55518 soc.cpu.decoded_rd[2]
.sym 55585 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 55586 soc.cpu.latched_stalu
.sym 55587 soc.cpu.alu_out_q[30]
.sym 55588 soc.cpu.reg_out[30]
.sym 55591 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[30]_new_
.sym 55592 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[30]_new_
.sym 55593 soc.cpu.irq_state[0]
.sym 55594 soc.cpu.reg_next_pc[30]
.sym 55597 $abc$72873$new_n5649_
.sym 55598 soc.cpu.latched_rd[5]
.sym 55599 soc.cpu.instr_setq
.sym 55600 soc.cpu.cpu_state[2]
.sym 55603 $false
.sym 55604 $false
.sym 55605 resetn$2
.sym 55606 soc.cpu.cpu_state[1]
.sym 55609 $false
.sym 55610 soc.cpu.irq_pending[24]
.sym 55611 soc.cpu.irq_state[1]
.sym 55612 soc.cpu.irq_mask[24]
.sym 55615 $false
.sym 55616 $false
.sym 55617 soc.cpu.cpu_state[1]
.sym 55618 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$12664[5]_new_inv_
.sym 55621 soc.cpu.decoded_rd[2]
.sym 55622 $abc$72873$new_n4958_
.sym 55623 soc.cpu.latched_rd[2]
.sym 55624 $abc$72873$new_n5649_
.sym 55627 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32839_new_
.sym 55628 soc.cpu.cpu_state[1]
.sym 55629 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$12664[5]_new_inv_
.sym 55630 soc.cpu.decoded_rd[5]
.sym 55631 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49861
.sym 55632 clk_16mhz$2$2
.sym 55633 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 55634 $abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16185_Y[0]_new_
.sym 55635 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28075_new_inv_
.sym 55636 $abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16185_Y[2]_new_
.sym 55637 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28089_new_inv_
.sym 55638 $abc$72873$new_n5383_
.sym 55639 $abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16185_Y[1]_new_
.sym 55640 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28079[0]_new_
.sym 55641 soc.cpu.mem_rdata_q[5]
.sym 55708 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 55709 soc.cpu.mem_rdata_q[15]
.sym 55710 soc.cpu.instr_auipc
.sym 55711 soc.cpu.instr_lui
.sym 55714 $false
.sym 55715 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 55716 soc.cpu.reg_out[30]
.sym 55717 soc.cpu.reg_next_pc[30]
.sym 55720 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 55721 soc.cpu.mem_rdata_q[18]
.sym 55722 soc.cpu.instr_auipc
.sym 55723 soc.cpu.instr_lui
.sym 55726 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 55727 soc.cpu.mem_rdata_q[20]
.sym 55728 soc.cpu.instr_auipc
.sym 55729 soc.cpu.instr_lui
.sym 55732 $false
.sym 55733 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28079[0]_new_
.sym 55734 $abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 55735 soc.cpu.mem_rdata_q[23]
.sym 55738 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 55739 soc.cpu.mem_rdata_q[17]
.sym 55740 soc.cpu.instr_auipc
.sym 55741 soc.cpu.instr_lui
.sym 55744 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 55745 soc.cpu.latched_stalu
.sym 55746 soc.cpu.alu_out_q[30]
.sym 55747 soc.cpu.reg_out[30]
.sym 55750 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 55751 soc.cpu.mem_rdata_q[24]
.sym 55752 soc.cpu.instr_auipc
.sym 55753 soc.cpu.instr_lui
.sym 55757 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:859$2158_Y_new_
.sym 55758 $abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$and$/usr/local/bin/../share/yosys/techmap.v:434$16186_Y[3]_new_
.sym 55759 soc.cpu.decoded_imm_uj[3]
.sym 55760 soc.cpu.decoded_imm_uj[10]
.sym 55761 soc.cpu.decoded_imm_uj[8]
.sym 55762 soc.cpu.decoded_imm_uj[9]
.sym 55763 soc.cpu.decoded_imm_uj[6]
.sym 55764 soc.cpu.decoded_imm_uj[5]
.sym 55831 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 55832 soc.cpu.decoded_rs1[0]
.sym 55833 $abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16372_Y[0]_new_
.sym 55834 $abc$72873$new_n5367_
.sym 55837 $false
.sym 55838 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 55839 $abc$72873$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 55840 soc.cpu.mem_rdata_latched[12]
.sym 55843 $false
.sym 55844 $false
.sym 55845 soc.cpu.reg_next_pc[0]
.sym 55846 $abc$72873$new_n6813_
.sym 55849 $false
.sym 55850 soc.cpu.irq_state[0]
.sym 55851 soc.cpu.reg_next_pc[0]
.sym 55852 soc.cpu.latched_compr
.sym 55855 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 55856 soc.cpu.mem_rdata_q[23]
.sym 55857 soc.cpu.instr_auipc
.sym 55858 soc.cpu.instr_lui
.sym 55861 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28121[0]_new_
.sym 55862 soc.cpu.mem_rdata_q[21]
.sym 55863 soc.cpu.instr_auipc
.sym 55864 soc.cpu.instr_lui
.sym 55867 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 55868 soc.cpu.decoded_imm_uj[0]
.sym 55869 $abc$72873$auto$alumacc.cc:474:replace_alu$7658.BB[0]
.sym 55870 $false
.sym 55873 $abc$72873$auto$alumacc.cc:474:replace_alu$7658.BB[0]
.sym 55874 $false
.sym 55875 $false
.sym 55876 $false
.sym 55877 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 55878 clk_16mhz$2$2
.sym 55879 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 55880 $abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16372_Y[2]_new_
.sym 55881 $abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16372_Y[0]_new_
.sym 55882 $abc$72873$new_n5300_
.sym 55883 $abc$72873$new_n9397_
.sym 55884 $abc$72873$techmap\soc.cpu.$procmux$4563_Y[3]_new_
.sym 55885 $abc$72873$new_n5346_
.sym 55886 soc.cpu.reg_op1[18]
.sym 55887 soc.cpu.reg_op1[10]
.sym 55954 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 55955 soc.cpu.decoded_rs1[2]
.sym 55956 $abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16372_Y[2]_new_
.sym 55957 $abc$72873$new_n5360_
.sym 55960 $false
.sym 55961 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 55962 $abc$72873$soc.cpu.mem_rdata_latched[17]_new_inv_
.sym 55963 $abc$72873$new_n5304_
.sym 55966 $false
.sym 55967 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 55968 $abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 55969 $abc$72873$new_n5304_
.sym 55972 $abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16372_Y[4]_new_
.sym 55973 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 55974 $abc$72873$soc.cpu.mem_rdata_latched[19]_new_inv_
.sym 55975 $abc$72873$new_n5304_
.sym 55978 $false
.sym 55979 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 55980 $abc$72873$soc.cpu.mem_rdata_latched[18]_new_inv_
.sym 55981 soc.cpu.mem_rdata_latched[12]
.sym 55984 $false
.sym 55985 $false
.sym 55986 $false
.sym 55987 $false
.sym 55990 $false
.sym 55991 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 55992 $abc$72873$soc.cpu.mem_rdata_latched[19]_new_inv_
.sym 55993 soc.cpu.mem_rdata_latched[12]
.sym 55996 $false
.sym 55997 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 55998 $abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 55999 soc.cpu.mem_rdata_latched[12]
.sym 56000 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 56001 clk_16mhz$2$2
.sym 56002 $false
.sym 56003 $abc$72873$new_n5199_
.sym 56004 $abc$72873$techmap8544\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.sym 56005 $abc$72873$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16185_Y[4]_new_
.sym 56006 $abc$72873$new_n5331_
.sym 56007 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$27767[0]_new_
.sym 56008 $abc$72873$new_n5330_
.sym 56009 $abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16374_Y[3]_new_inv_
.sym 56010 $abc$72873$new_n5220_
.sym 56077 $false
.sym 56078 $false
.sym 56079 resetn$2
.sym 56080 $abc$72873$new_n4958_
.sym 56083 $false
.sym 56084 $abc$72873$new_n6935_
.sym 56085 soc.cpu.reg_next_pc[30]
.sym 56086 $abc$72873$new_n6813_
.sym 56089 $false
.sym 56090 resetn$2
.sym 56091 pwmIF.counterI[6]
.sym 56092 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_
.sym 56101 $false
.sym 56102 $false
.sym 56103 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49939
.sym 56104 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$49960
.sym 56107 $false
.sym 56108 $false
.sym 56109 soc.cpu.decoded_rs1[1]
.sym 56110 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 56113 soc.cpu.compressed_instr
.sym 56114 $false
.sym 56115 $false
.sym 56116 $false
.sym 56123 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$49960
.sym 56124 clk_16mhz$2$2
.sym 56125 $false
.sym 56126 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_
.sym 56127 $abc$72873$new_n5353_
.sym 56128 $abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16372_Y[4]_new_
.sym 56129 $abc$72873$techmap$techmap\soc.cpu.$procmux$4576.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_
.sym 56131 $abc$72873$new_n5294_
.sym 56132 pwmIF.pwm_counter
.sym 56212 $abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 56213 $false
.sym 56214 $false
.sym 56215 $false
.sym 56236 $abc$72873$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 56237 $false
.sym 56238 $false
.sym 56239 $false
.sym 56246 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 56247 clk_16mhz$2$2
.sym 56248 $false
.sym 56252 pwm_connectorIF[28]
.sym 56256 pwm_connectorIF[29]
.sym 56323 soc.cpu.mem_wdata[18]
.sym 56324 $false
.sym 56325 $false
.sym 56326 $false
.sym 56353 soc.cpu.mem_wdata[16]
.sym 56354 $false
.sym 56355 $false
.sym 56356 $false
.sym 56369 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39476
.sym 56370 clk_16mhz$2$2
.sym 56371 $false
.sym 56474 soc.simpleuart.recv_state[2]
.sym 56475 soc.simpleuart.recv_state[3]
.sym 56476 soc.simpleuart.recv_state[1]
.sym 56479 soc.simpleuart.recv_state[0]
.sym 56509 $true
.sym 56546 soc.cpu.pcpi_mul.mul_counter[0]$2
.sym 56547 $false
.sym 56548 soc.cpu.pcpi_mul.mul_counter[0]
.sym 56549 $false
.sym 56550 $false
.sym 56552 $auto$alumacc.cc:474:replace_alu$7747.C[2]$2
.sym 56554 soc.cpu.pcpi_mul.mul_counter[1]
.sym 56555 $true$2
.sym 56558 $auto$alumacc.cc:474:replace_alu$7747.C[3]$2
.sym 56560 soc.cpu.pcpi_mul.mul_counter[2]
.sym 56561 $true$2
.sym 56562 $auto$alumacc.cc:474:replace_alu$7747.C[2]$2
.sym 56564 $auto$alumacc.cc:474:replace_alu$7747.C[4]$2
.sym 56566 soc.cpu.pcpi_mul.mul_counter[3]
.sym 56567 $true$2
.sym 56568 $auto$alumacc.cc:474:replace_alu$7747.C[3]$2
.sym 56570 $auto$alumacc.cc:474:replace_alu$7747.C[5]$2
.sym 56572 soc.cpu.pcpi_mul.mul_counter[4]
.sym 56573 $true$2
.sym 56574 $auto$alumacc.cc:474:replace_alu$7747.C[4]$2
.sym 56576 $auto$alumacc.cc:474:replace_alu$7747.C[6]
.sym 56578 soc.cpu.pcpi_mul.mul_counter[5]
.sym 56579 $true$2
.sym 56580 $auto$alumacc.cc:474:replace_alu$7747.C[5]$2
.sym 56583 $false
.sym 56584 soc.cpu.pcpi_mul.mul_counter[6]
.sym 56585 $false
.sym 56586 $auto$alumacc.cc:474:replace_alu$7747.C[6]
.sym 56589 $false
.sym 56590 soc.cpu.pcpi_mul.mul_counter[3]
.sym 56591 $false
.sym 56592 $auto$alumacc.cc:474:replace_alu$7747.C[3]
.sym 56593 resetn$2
.sym 56594 clk_16mhz$2$2
.sym 56595 soc.cpu.pcpi_mul.mul_waiting$2
.sym 56600 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$57728[1]_new_inv_
.sym 56601 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$57931[1]_new_
.sym 56602 $abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$and$/usr/local/bin/../share/yosys/techmap.v:434$16240_Y[1]_new_
.sym 56603 $abc$72873$new_n5949_
.sym 56605 $abc$72873$new_n8685_
.sym 56606 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:99$171_Y[1]
.sym 56607 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$35453_new_
.sym 56710 soc.cpu.pcpi_mul.rdx[31]
.sym 56711 soc.cpu.pcpi_mul.rd[31]
.sym 56712 soc.cpu.pcpi_mul.rs1[0]
.sym 56713 soc.cpu.pcpi_mul.rs2[31]
.sym 56716 soc.cpu.pcpi_mul.rs2[31]
.sym 56717 soc.cpu.pcpi_mul.rs1[0]
.sym 56718 soc.cpu.pcpi_mul.rdx[31]
.sym 56719 soc.cpu.pcpi_mul.rd[31]
.sym 56722 soc.cpu.pcpi_mul.rs2[34]
.sym 56723 soc.cpu.pcpi_mul.rs1[0]
.sym 56724 soc.cpu.pcpi_mul.rdx[34]
.sym 56725 soc.cpu.pcpi_mul.rd[34]
.sym 56728 soc.cpu.pcpi_mul.rs2[32]
.sym 56729 soc.cpu.pcpi_mul.rs1[0]
.sym 56730 soc.cpu.pcpi_mul.rdx[32]
.sym 56731 soc.cpu.pcpi_mul.rd[32]
.sym 56734 soc.cpu.pcpi_mul.rdx[34]
.sym 56735 soc.cpu.pcpi_mul.rd[34]
.sym 56736 soc.cpu.pcpi_mul.rs1[0]
.sym 56737 soc.cpu.pcpi_mul.rs2[34]
.sym 56740 soc.cpu.pcpi_mul.mul_waiting$2
.sym 56741 soc.cpu.pcpi_mul.rs2[31]
.sym 56742 soc.cpu.pcpi_mul.instr_mulh
.sym 56743 soc.cpu.reg_op2[31]
.sym 56746 $false
.sym 56747 $false
.sym 56748 $false
.sym 56749 $false
.sym 56752 $false
.sym 56753 $false
.sym 56754 $false
.sym 56755 $false
.sym 56756 resetn$2
.sym 56757 clk_16mhz$2$2
.sym 56758 $false
.sym 56759 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[5]
.sym 56760 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57938
.sym 56761 $abc$72873$techmap\encoderR.$procmux$2678_Y[9]_new_inv_
.sym 56764 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[9]
.sym 56765 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[3]
.sym 56766 soc.simpleuart.cfg_divider[1]
.sym 56833 soc.cpu.pcpi_mul.rdx[63]
.sym 56834 soc.cpu.pcpi_mul.rd[63]
.sym 56835 soc.cpu.pcpi_mul.rs2[63]
.sym 56836 soc.cpu.pcpi_mul.rs1[0]
.sym 56839 soc.cpu.pcpi_mul.mul_waiting$2
.sym 56840 soc.cpu.pcpi_mul.rs2[62]
.sym 56841 soc.cpu.pcpi_mul.instr_mulh
.sym 56842 soc.cpu.reg_op2[31]
.sym 56845 $false
.sym 56846 $false
.sym 56847 $false
.sym 56848 $false
.sym 56851 $false
.sym 56852 $false
.sym 56853 $false
.sym 56854 $false
.sym 56857 soc.cpu.pcpi_mul.mul_waiting$2
.sym 56858 soc.cpu.pcpi_mul.rs2[61]
.sym 56859 soc.cpu.pcpi_mul.instr_mulh
.sym 56860 soc.cpu.reg_op2[31]
.sym 56869 $false
.sym 56870 soc.cpu.pcpi_mul.mul_waiting$2
.sym 56871 soc.cpu.reg_op2[31]
.sym 56872 soc.cpu.pcpi_mul.rs2[30]
.sym 56879 resetn$2
.sym 56880 clk_16mhz$2$2
.sym 56881 $false
.sym 56882 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[17]
.sym 56884 $abc$72873$new_n5908_
.sym 56885 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[10]
.sym 56886 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[11]
.sym 56887 $abc$72873$techmap\encoderR.$procmux$2678_Y[17]_new_inv_
.sym 56888 soc.simpleuart.recv_pattern[1]
.sym 56956 soc.cpu.pcpi_mul.rs2[61]
.sym 56957 soc.cpu.pcpi_mul.rs1[0]
.sym 56958 soc.cpu.pcpi_mul.rdx[61]
.sym 56959 soc.cpu.pcpi_mul.rd[61]
.sym 56962 soc.cpu.pcpi_mul.rdx[61]
.sym 56963 soc.cpu.pcpi_mul.rd[61]
.sym 56964 soc.cpu.pcpi_mul.rs1[0]
.sym 56965 soc.cpu.pcpi_mul.rs2[61]
.sym 56968 $false
.sym 56969 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 56970 soc.cpu.pcpi_mul.rd[17]
.sym 56971 soc.cpu.pcpi_mul.rd[49]
.sym 56974 $false
.sym 56975 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 56976 soc.cpu.pcpi_mul.rd[2]
.sym 56977 soc.cpu.pcpi_mul.rd[34]
.sym 56980 $false
.sym 56981 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 56982 soc.cpu.pcpi_mul.rd[19]
.sym 56983 soc.cpu.pcpi_mul.rd[51]
.sym 56986 $false
.sym 56987 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 56988 soc.cpu.pcpi_mul.rd[31]
.sym 56989 soc.cpu.pcpi_mul.rd[63]
.sym 56992 $false
.sym 56993 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 56994 soc.cpu.pcpi_mul.rd[0]
.sym 56995 soc.cpu.pcpi_mul.rd[32]
.sym 56998 $false
.sym 56999 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 57000 soc.cpu.pcpi_mul.rd[18]
.sym 57001 soc.cpu.pcpi_mul.rd[50]
.sym 57002 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538
.sym 57003 clk_16mhz$2$2
.sym 57004 $false
.sym 57005 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[19]
.sym 57006 $abc$72873$new_n5943_
.sym 57007 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[22]
.sym 57008 encoderR.encoderCount[2]
.sym 57009 pwmIB.counterI[1]
.sym 57010 encoderR.encoderCount[7]
.sym 57011 encoderR.encoderCount[9]
.sym 57012 encoderR.encoderCount[17]
.sym 57041 $true
.sym 57078 pwmIB.counterI[0]$2
.sym 57079 $false
.sym 57080 pwmIB.counterI[0]
.sym 57081 $false
.sym 57082 $false
.sym 57084 $auto$alumacc.cc:474:replace_alu$7634.C[2]
.sym 57086 $false
.sym 57087 pwmIB.counterI[1]
.sym 57090 $auto$alumacc.cc:474:replace_alu$7634.C[3]
.sym 57091 pwmIB.counterI[6]
.sym 57092 $false
.sym 57093 pwmIB.counterI[2]
.sym 57094 $auto$alumacc.cc:474:replace_alu$7634.C[2]
.sym 57096 $auto$alumacc.cc:474:replace_alu$7634.C[4]
.sym 57097 pwmIB.counterI[6]
.sym 57098 $false
.sym 57099 pwmIB.counterI[3]
.sym 57100 $auto$alumacc.cc:474:replace_alu$7634.C[3]
.sym 57102 $auto$alumacc.cc:474:replace_alu$7634.C[5]
.sym 57103 pwmIB.counterI[6]
.sym 57104 $false
.sym 57105 pwmIB.counterI[4]
.sym 57106 $auto$alumacc.cc:474:replace_alu$7634.C[4]
.sym 57108 $auto$alumacc.cc:474:replace_alu$7634.C[6]
.sym 57109 pwmIB.counterI[6]
.sym 57110 $false
.sym 57111 pwmIB.counterI[5]
.sym 57112 $auto$alumacc.cc:474:replace_alu$7634.C[5]
.sym 57115 $false
.sym 57116 $false
.sym 57117 pwmIB.counterI[6]
.sym 57118 $auto$alumacc.cc:474:replace_alu$7634.C[6]
.sym 57121 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45424[1]_new_
.sym 57122 $abc$72873$auto$alumacc.cc:491:replace_alu$7521[31]
.sym 57123 pwmIB.pwm_counter
.sym 57124 $abc$72873$new_n6319_
.sym 57125 $true
.sym 57126 clk_16mhz$2$2
.sym 57127 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 57131 $abc$72873$techmap\encoderR.$procmux$2675_Y[2]_new_inv_
.sym 57133 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[27]
.sym 57134 $abc$72873$techmap\encoderR.$procmux$2675_Y[9]_new_inv_
.sym 57135 soc.simpleuart.cfg_divider[18]
.sym 57208 soc.simpleuart.recv_pattern[1]
.sym 57209 $false
.sym 57210 $false
.sym 57211 $false
.sym 57220 soc.simpleuart.recv_pattern[4]
.sym 57221 $false
.sym 57222 $false
.sym 57223 $false
.sym 57244 soc.simpleuart.recv_pattern[2]
.sym 57245 $false
.sym 57246 $false
.sym 57247 $false
.sym 57248 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57738
.sym 57249 clk_16mhz$2$2
.sym 57250 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 57251 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57738
.sym 57254 $abc$72873$techmap\encoderR.$procmux$2675_Y[17]_new_inv_
.sym 57255 $abc$72873$techmap\encoderR.$procmux$2675_Y[7]_new_inv_
.sym 57256 soc.simpleuart.cfg_divider[28]
.sym 57331 $false
.sym 57332 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 57333 soc.cpu.pcpi_mul.rd[13]
.sym 57334 soc.cpu.pcpi_mul.rd[45]
.sym 57337 $false
.sym 57338 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 57339 soc.cpu.pcpi_mul.rd[22]
.sym 57340 soc.cpu.pcpi_mul.rd[54]
.sym 57355 $false
.sym 57356 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 57357 soc.cpu.pcpi_mul.rd[20]
.sym 57358 soc.cpu.pcpi_mul.rd[52]
.sym 57367 $false
.sym 57368 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 57369 soc.cpu.pcpi_mul.rd[29]
.sym 57370 soc.cpu.pcpi_mul.rd[61]
.sym 57371 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538
.sym 57372 clk_16mhz$2$2
.sym 57373 $false
.sym 57374 soc.simpleuart.recv_pattern[2]
.sym 57376 soc.simpleuart.recv_pattern[7]
.sym 57378 soc.simpleuart.recv_pattern[5]
.sym 57380 soc.simpleuart.recv_pattern[6]
.sym 57478 soc.cpu.mem_wdata[29]
.sym 57479 $false
.sym 57480 $false
.sym 57481 $false
.sym 57494 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40796
.sym 57495 clk_16mhz$2$2
.sym 57496 $false
.sym 57498 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][23]_new_inv_
.sym 57500 soc.simpleuart.recv_buf_data[0]
.sym 57503 soc.simpleuart.recv_buf_data[6]
.sym 57504 soc.simpleuart.recv_buf_data[7]
.sym 57571 $false
.sym 57572 soc.cpu.reg_op2[0]
.sym 57573 soc.cpu.reg_op1[26]
.sym 57574 soc.cpu.reg_op1[27]
.sym 57577 $false
.sym 57578 soc.cpu.reg_op2[1]
.sym 57579 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][23]_new_inv_
.sym 57580 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][25]_new_inv_
.sym 57583 $false
.sym 57584 soc.cpu.reg_op2[1]
.sym 57585 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][21]_new_inv_
.sym 57586 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][23]_new_inv_
.sym 57589 soc.cpu.reg_op2[1]
.sym 57590 soc.cpu.reg_op2[2]
.sym 57591 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][27]_new_inv_
.sym 57592 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][29]_new_inv_
.sym 57595 $false
.sym 57596 $abc$72873$new_n8119_
.sym 57597 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][25]_new_inv_
.sym 57598 soc.cpu.reg_op2[2]
.sym 57601 $false
.sym 57602 soc.cpu.reg_op2[0]
.sym 57603 soc.cpu.reg_op1[20]
.sym 57604 soc.cpu.reg_op1[21]
.sym 57607 soc.cpu.mem_wdata[20]
.sym 57608 $false
.sym 57609 $false
.sym 57610 $false
.sym 57613 soc.cpu.mem_wdata[17]
.sym 57614 $false
.sym 57615 $false
.sym 57616 $false
.sym 57617 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44801
.sym 57618 clk_16mhz$2$2
.sym 57619 $false
.sym 57620 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$40796
.sym 57622 $abc$72873$new_n6214_
.sym 57623 soc.spimemio.xfer.xfer_tag_q[1]
.sym 57625 soc.spimemio.xfer.xfer_tag_q[0]
.sym 57627 soc.spimemio.xfer.xfer_tag_q[2]
.sym 57694 $false
.sym 57695 soc.cpu.reg_op2[1]
.sym 57696 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][25]_new_inv_
.sym 57697 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][27]_new_inv_
.sym 57700 $false
.sym 57701 soc.cpu.reg_op2[0]
.sym 57702 soc.cpu.reg_op1[24]
.sym 57703 soc.cpu.reg_op1[25]
.sym 57706 $false
.sym 57707 $false
.sym 57708 $abc$72873$new_n7724_
.sym 57709 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][29]_new_inv_
.sym 57712 $false
.sym 57713 soc.cpu.reg_op2[0]
.sym 57714 soc.cpu.reg_op1[28]
.sym 57715 soc.cpu.reg_op1[29]
.sym 57718 $abc$72873$new_n6214_
.sym 57719 soc.cpu.reg_op2[0]
.sym 57720 soc.cpu.reg_op1[30]
.sym 57721 soc.cpu.reg_op1[31]
.sym 57724 $false
.sym 57725 soc.cpu.reg_op2[2]
.sym 57726 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][23]_new_inv_
.sym 57727 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][27]_new_inv_
.sym 57730 $abc$72873$new_n8141_
.sym 57731 $abc$72873$new_n8142_
.sym 57732 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][27]_new_inv_
.sym 57733 soc.cpu.reg_op2[2]
.sym 57736 soc.cpu.mem_wdata[16]
.sym 57737 $false
.sym 57738 $false
.sym 57739 $false
.sym 57740 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44801
.sym 57741 clk_16mhz$2$2
.sym 57742 $false
.sym 57743 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][20]_new_inv_
.sym 57745 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][14]_new_inv_
.sym 57746 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_
.sym 57747 soc.simpleuart.cfg_divider[12]
.sym 57750 soc.simpleuart.cfg_divider[8]
.sym 57817 $false
.sym 57818 soc.cpu.reg_op2[0]
.sym 57819 soc.cpu.reg_op1[15]
.sym 57820 soc.cpu.reg_op1[16]
.sym 57823 $false
.sym 57824 soc.cpu.reg_op2[1]
.sym 57825 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][16]_new_inv_
.sym 57826 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][18]_new_inv_
.sym 57829 $false
.sym 57830 soc.cpu.reg_op2[0]
.sym 57831 soc.cpu.reg_op1[11]
.sym 57832 soc.cpu.reg_op1[12]
.sym 57835 $false
.sym 57836 soc.cpu.reg_op2[1]
.sym 57837 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][14]_new_inv_
.sym 57838 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][16]_new_inv_
.sym 57841 $false
.sym 57842 soc.cpu.reg_op2[0]
.sym 57843 soc.cpu.reg_op1[17]
.sym 57844 soc.cpu.reg_op1[18]
.sym 57847 $false
.sym 57848 soc.cpu.reg_op2[1]
.sym 57849 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][12]_new_inv_
.sym 57850 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][14]_new_inv_
.sym 57853 $false
.sym 57854 soc.cpu.reg_op2[1]
.sym 57855 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][18]_new_inv_
.sym 57856 $abc$72873$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][20]_new_inv_
.sym 57859 soc.cpu.mem_wdata[22]
.sym 57860 $false
.sym 57861 $false
.sym 57862 $false
.sym 57863 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57573
.sym 57864 clk_16mhz$2$2
.sym 57865 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 57866 $abc$72873$techmap\soc.spimemio.$logic_or$spimemio.v:350$107_Y_new_inv_
.sym 57867 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58625
.sym 57868 $abc$72873$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_
.sym 57869 soc.spimemio.valid
.sym 57870 $abc$72873$new_n4811_
.sym 57873 soc.spimemio.rd_wait
.sym 57940 $false
.sym 57941 soc.cpu.reg_op2[1]
.sym 57942 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][5]_new_inv_
.sym 57943 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][7]_new_inv_
.sym 57946 $false
.sym 57947 soc.cpu.reg_op2[1]
.sym 57948 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][9]_new_inv_
.sym 57949 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][7]_new_inv_
.sym 57952 $false
.sym 57953 $false
.sym 57954 soc.cpu.reg_op2[1]
.sym 57955 soc.cpu.reg_op2[2]
.sym 57958 $false
.sym 57959 soc.cpu.reg_op2[0]
.sym 57960 soc.cpu.reg_op1[8]
.sym 57961 soc.cpu.reg_op1[7]
.sym 57964 $false
.sym 57965 soc.cpu.reg_op2[0]
.sym 57966 soc.cpu.reg_op1[6]
.sym 57967 soc.cpu.reg_op1[5]
.sym 57970 $false
.sym 57971 soc.cpu.reg_op2[0]
.sym 57972 soc.cpu.reg_op1[10]
.sym 57973 soc.cpu.reg_op1[9]
.sym 57976 soc.cpu.reg_op2[2]
.sym 57977 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][7]_new_inv_
.sym 57978 soc.cpu.reg_op2[1]
.sym 57979 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][5]_new_inv_
.sym 57982 soc.spimemio.xfer.ibuffer[1]
.sym 57983 $false
.sym 57984 $false
.sym 57985 $false
.sym 57986 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59444
.sym 57987 clk_16mhz$2$2
.sym 57988 $false
.sym 57989 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][13]_new_inv_
.sym 57990 soc.spimemio.jump
.sym 57991 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58603
.sym 57992 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58629
.sym 57993 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][13]_new_inv_
.sym 57994 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][11]_new_inv_
.sym 57995 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][11]_new_inv_
.sym 57996 soc.spimemio.rd_valid
.sym 58063 $false
.sym 58064 soc.cpu.reg_op2[2]
.sym 58065 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][11]_new_inv_
.sym 58066 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][7]_new_inv_
.sym 58069 $false
.sym 58070 soc.cpu.reg_op2[2]
.sym 58071 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][9]_new_inv_
.sym 58072 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][13]_new_inv_
.sym 58075 $false
.sym 58076 soc.cpu.reg_op2[2]
.sym 58077 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][17]_new_inv_
.sym 58078 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][13]_new_inv_
.sym 58081 $abc$72873$new_n7724_
.sym 58082 soc.cpu.reg_op2[0]
.sym 58083 soc.cpu.reg_op1[4]
.sym 58084 soc.cpu.reg_op1[3]
.sym 58087 $false
.sym 58088 soc.cpu.reg_op2[2]
.sym 58089 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][9]_new_inv_
.sym 58090 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][5]_new_inv_
.sym 58093 $false
.sym 58094 $abc$72873$new_n7770_
.sym 58095 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][5]_new_inv_
.sym 58096 soc.cpu.reg_op2[2]
.sym 58099 $false
.sym 58100 soc.cpu.reg_op2[1]
.sym 58101 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][9]_new_inv_
.sym 58102 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][11]_new_inv_
.sym 58105 $abc$72873$techmap\soc.spimemio.$procmux$6340_Y
.sym 58106 $false
.sym 58107 $false
.sym 58108 $false
.sym 58109 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58603
.sym 58110 clk_16mhz$2$2
.sym 58111 soc.spimemio.jump
.sym 58112 $abc$72873$new_n8539_
.sym 58113 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18313_Y_new_inv_
.sym 58114 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][19]_new_inv_
.sym 58115 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][15]_new_inv_
.sym 58116 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][17]_new_inv_
.sym 58117 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][17]_new_inv_
.sym 58118 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][15]_new_inv_
.sym 58119 soc.spimemio.rdata[10]
.sym 58186 $false
.sym 58187 soc.cpu.reg_op2[0]
.sym 58188 soc.cpu.reg_op1[26]
.sym 58189 soc.cpu.reg_op1[25]
.sym 58192 $false
.sym 58193 soc.cpu.reg_op2[1]
.sym 58194 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][19]_new_inv_
.sym 58195 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][21]_new_inv_
.sym 58198 $false
.sym 58199 soc.cpu.reg_op2[2]
.sym 58200 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][19]_new_inv_
.sym 58201 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][15]_new_inv_
.sym 58204 $false
.sym 58205 soc.cpu.reg_op2[1]
.sym 58206 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][23]_new_inv_
.sym 58207 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][25]_new_inv_
.sym 58210 soc.cpu.reg_op2[3]
.sym 58211 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][3]_new_inv_
.sym 58212 $abc$72873$new_n9516_
.sym 58213 $abc$72873$new_n7825_
.sym 58216 $false
.sym 58217 soc.cpu.reg_op2[2]
.sym 58218 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][17]_new_inv_
.sym 58219 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][21]_new_inv_
.sym 58222 $false
.sym 58223 soc.cpu.reg_op2[2]
.sym 58224 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][11]_new_inv_
.sym 58225 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][15]_new_inv_
.sym 58228 $false
.sym 58229 soc.cpu.reg_op2[2]
.sym 58230 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][19]_new_inv_
.sym 58231 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][23]_new_inv_
.sym 58235 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18326_Y_new_inv_
.sym 58236 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[55]_new_inv_
.sym 58237 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18320_Y_new_inv_
.sym 58238 $abc$72873$new_n8669_
.sym 58239 $abc$72873$auto$rtlil.cc:1981:NotGate$72751
.sym 58240 $abc$72873$new_n8609_
.sym 58241 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 58242 soc.cpu.pcpi_div.divisor[62]
.sym 58309 $false
.sym 58310 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 58311 $abc$72873$auto$wreduce.cc:454:run$7250[1]
.sym 58312 soc.cpu.reg_op2[1]
.sym 58321 $abc$72873$new_n6214_
.sym 58322 soc.cpu.reg_op2[0]
.sym 58323 soc.cpu.reg_op1[3]
.sym 58324 soc.cpu.reg_op1[2]
.sym 58327 $false
.sym 58328 soc.cpu.reg_op2[0]
.sym 58329 soc.cpu.reg_op1[24]
.sym 58330 soc.cpu.reg_op1[23]
.sym 58333 $false
.sym 58334 soc.cpu.reg_op2[1]
.sym 58335 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][21]_new_inv_
.sym 58336 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][23]_new_inv_
.sym 58339 $false
.sym 58340 soc.cpu.reg_op2[0]
.sym 58341 soc.cpu.reg_op1[22]
.sym 58342 soc.cpu.reg_op1[21]
.sym 58351 $abc$72873$new_n6214_
.sym 58352 soc.cpu.reg_op2[0]
.sym 58353 soc.cpu.reg_op1[4]
.sym 58354 soc.cpu.reg_op1[3]
.sym 58358 soc.cpu.pcpi_insn[31]
.sym 58359 soc.cpu.instr_lw
.sym 58360 soc.cpu.instr_lh
.sym 58361 soc.cpu.pcpi_insn[26]
.sym 58362 soc.cpu.instr_lhu
.sym 58363 soc.cpu.pcpi_insn[27]
.sym 58364 soc.cpu.pcpi_insn[13]
.sym 58365 soc.cpu.pcpi_insn[29]
.sym 58432 $abc$72873$new_n5594_
.sym 58433 $abc$72873$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 58434 soc.cpu.instr_lh
.sym 58435 soc.cpu.instr_lhu
.sym 58438 $abc$72873$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 58439 soc.cpu.instr_lh
.sym 58440 soc.cpu.instr_lhu
.sym 58441 soc.cpu.instr_lw
.sym 58444 soc.cpu.instr_lh
.sym 58445 soc.cpu.instr_lhu
.sym 58446 soc.cpu.instr_lw
.sym 58447 $abc$72873$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 58456 $false
.sym 58457 soc.cpu.instr_sh
.sym 58458 soc.cpu.cpu_state[4]
.sym 58459 $abc$72873$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 58462 soc.cpu.cpu_state[5]
.sym 58463 $abc$72873$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 58464 soc.cpu.instr_lh
.sym 58465 soc.cpu.latched_is_lh
.sym 58474 soc.cpu.cpu_state[5]
.sym 58475 $abc$72873$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 58476 soc.cpu.instr_lb
.sym 58477 soc.cpu.latched_is_lb
.sym 58478 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49915
.sym 58479 clk_16mhz$2$2
.sym 58480 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 58482 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18296_Y_new_inv_
.sym 58483 $abc$72873$new_n4904_
.sym 58484 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[61]_new_inv_
.sym 58486 $abc$72873$new_n8336_
.sym 58487 $abc$72873$new_n4905_
.sym 58488 soc.spimemio.buffer[21]
.sym 58555 $false
.sym 58556 $false
.sym 58557 soc.cpu.decoder_trigger
.sym 58558 soc.cpu.decoder_pseudo_trigger
.sym 58561 $false
.sym 58562 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 58563 $abc$72873$auto$wreduce.cc:454:run$7250[3]
.sym 58564 soc.cpu.reg_op2[3]
.sym 58567 soc.cpu.cpu_state[5]
.sym 58568 $abc$72873$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 58569 soc.cpu.cpu_state[4]
.sym 58570 $abc$72873$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 58579 $false
.sym 58580 $abc$72873$new_n8541_
.sym 58581 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[17]_new_
.sym 58582 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[17]_new_
.sym 58591 $abc$72873$new_n8338_
.sym 58592 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[0]_new_
.sym 58593 $abc$72873$soc.cpu.mem_rdata_word[0]_new_inv_
.sym 58594 soc.cpu.cpu_state[5]
.sym 58597 $abc$72873$techmap\soc.cpu.$procmux$3316_Y
.sym 58598 $false
.sym 58599 $false
.sym 58600 $false
.sym 58601 $true
.sym 58602 clk_16mhz$2$2
.sym 58603 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 58604 soc.cpu.mem_wdata[18]
.sym 58605 soc.cpu.mem_wdata[24]
.sym 58606 soc.cpu.mem_wdata[8]
.sym 58607 soc.cpu.mem_wdata[19]
.sym 58608 soc.cpu.mem_wdata[29]
.sym 58609 soc.cpu.mem_wdata[13]
.sym 58610 soc.cpu.mem_wdata[11]
.sym 58611 soc.cpu.mem_wdata[27]
.sym 58678 soc.cpu.latched_rd[0]
.sym 58679 $abc$72873$new_n5649_
.sym 58680 soc.cpu.cpu_state[1]
.sym 58681 soc.cpu.irq_state[0]
.sym 58684 $false
.sym 58685 $false
.sym 58686 soc.cpu.cpu_state[5]
.sym 58687 $abc$72873$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 58690 $false
.sym 58691 soc.cpu.cpu_state[3]
.sym 58692 soc.cpu.instr_jalr
.sym 58693 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 58696 $abc$72873$new_n5646_
.sym 58697 soc.cpu.cpu_state[2]
.sym 58698 soc.cpu.instr_retirq
.sym 58699 soc.cpu.latched_branch
.sym 58702 resetn$2
.sym 58703 soc.cpu.cpu_state[4]
.sym 58704 soc.cpu.cpu_state[5]
.sym 58705 soc.cpu.cpu_state[2]
.sym 58708 $false
.sym 58709 $abc$72873$new_n5648_
.sym 58710 soc.cpu.decoded_rd[0]
.sym 58711 $abc$72873$new_n4958_
.sym 58714 soc.cpu.decoded_rd[3]
.sym 58715 $abc$72873$new_n4958_
.sym 58716 soc.cpu.latched_rd[3]
.sym 58717 $abc$72873$new_n5649_
.sym 58720 $abc$72873$new_n5645_
.sym 58721 $abc$72873$new_n5644_
.sym 58722 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 58723 soc.cpu.cpu_state[1]
.sym 58724 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49861
.sym 58725 clk_16mhz$2$2
.sym 58726 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 58727 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$10755[5]_new_inv_
.sym 58728 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$50257[1]_new_
.sym 58729 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$50052
.sym 58730 $abc$72873$new_n4931_
.sym 58731 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$10755[4]_new_
.sym 58732 $abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7802_new_
.sym 58733 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$19523[1]_new_
.sym 58734 soc.cpu.mem_do_rdata
.sym 58801 soc.cpu.irq_pending[0]
.sym 58802 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 58803 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[0]
.sym 58804 soc.cpu.cpu_state[3]
.sym 58807 $false
.sym 58808 $false
.sym 58809 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_
.sym 58810 soc.cpu.mem_do_prefetch
.sym 58813 $false
.sym 58814 soc.cpu.mem_do_rdata
.sym 58815 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_
.sym 58816 soc.cpu.mem_do_prefetch
.sym 58819 $false
.sym 58820 $abc$72873$techmap\soc.cpu.$procmux$3314_Y_new_
.sym 58821 soc.cpu.cpu_state[5]
.sym 58822 soc.cpu.cpu_state[4]
.sym 58825 $false
.sym 58826 soc.cpu.mem_do_wdata
.sym 58827 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_
.sym 58828 soc.cpu.mem_do_prefetch
.sym 58831 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 58832 $abc$72873$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 58833 soc.cpu.cpu_state[1]
.sym 58834 soc.cpu.cpu_state[0]
.sym 58837 $abc$72873$new_n4917_
.sym 58838 $abc$72873$new_n5120_
.sym 58839 soc.cpu.cpu_state[4]
.sym 58840 $abc$72873$techmap\soc.cpu.$procmux$3314_Y_new_
.sym 58843 $abc$72873$new_n4917_
.sym 58844 $abc$72873$new_n5264_
.sym 58845 soc.cpu.cpu_state[5]
.sym 58846 $abc$72873$techmap\soc.cpu.$procmux$3314_Y_new_
.sym 58847 $true
.sym 58848 clk_16mhz$2$2
.sym 58849 $false
.sym 58850 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$11720[1]_new_inv_
.sym 58851 $abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7770_new_
.sym 58852 $abc$72873$new_n4920_
.sym 58853 $abc$72873$new_n4923_
.sym 58854 $abc$72873$new_n5012_
.sym 58855 $abc$72873$new_n4919_
.sym 58856 soc.cpu.pcpi_div.divisor[48]
.sym 58857 soc.cpu.pcpi_div.divisor[41]
.sym 58924 $false
.sym 58925 $false
.sym 58926 $abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7802_new_
.sym 58927 $abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7770_new_
.sym 58930 resetn$2
.sym 58931 soc.cpu.mem_do_wdata
.sym 58932 soc.cpu.mem_do_rdata
.sym 58933 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$11748[0]_new_inv_
.sym 58936 $abc$72873$new_n4918_
.sym 58937 $abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7802_new_
.sym 58938 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 58939 $abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7770_new_
.sym 58942 $false
.sym 58943 $false
.sym 58944 $abc$72873$new_n4919_
.sym 58945 $abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7778_new_
.sym 58948 $false
.sym 58949 soc.cpu.mem_do_rinst
.sym 58950 soc.cpu.reg_pc[0]
.sym 58951 resetn$2
.sym 58954 $abc$72873$new_n9372_
.sym 58955 $abc$72873$new_n4919_
.sym 58956 $abc$72873$new_n5007_
.sym 58957 $abc$72873$techmap\soc.cpu.$procmux$3316_Y
.sym 58960 soc.spimemio.xfer.ibuffer[6]
.sym 58961 $false
.sym 58962 $false
.sym 58963 $false
.sym 58966 soc.spimemio.xfer.ibuffer[2]
.sym 58967 $false
.sym 58968 $false
.sym 58969 $false
.sym 58970 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59444
.sym 58971 clk_16mhz$2$2
.sym 58972 $false
.sym 58973 soc.cpu.pcpi_insn[25]
.sym 58974 soc.cpu.instr_setq
.sym 58975 soc.cpu.instr_getq
.sym 58976 soc.cpu.instr_maskirq
.sym 58977 soc.cpu.pcpi_insn[30]
.sym 58978 soc.cpu.pcpi_insn[28]
.sym 58979 soc.cpu.decoded_imm[0]
.sym 58980 soc.cpu.instr_timer
.sym 59047 soc.cpu.cpu_state[1]
.sym 59048 $abc$72873$new_n5023_
.sym 59049 $abc$72873$new_n5026_
.sym 59050 $abc$72873$new_n4928_
.sym 59053 soc.cpu.decoder_trigger
.sym 59054 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[2]_new_inv_
.sym 59055 $abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7802_new_
.sym 59056 soc.cpu.instr_jal
.sym 59059 $false
.sym 59060 $false
.sym 59061 $abc$72873$new_n4928_
.sym 59062 $abc$72873$new_n4918_
.sym 59065 $false
.sym 59066 soc.cpu.reg_pc[0]
.sym 59067 soc.cpu.decoded_imm[0]
.sym 59068 $false
.sym 59071 $false
.sym 59072 $false
.sym 59073 $abc$72873$new_n4923_
.sym 59074 $abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7802_new_
.sym 59077 $false
.sym 59078 $abc$72873$new_n5025_
.sym 59079 $abc$72873$new_n4918_
.sym 59080 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[2]_new_inv_
.sym 59083 $false
.sym 59084 $abc$72873$new_n5024_
.sym 59085 $abc$72873$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 59086 $abc$72873$auto$fsm_map.cc:74:implement_pattern_cache$7778_new_
.sym 59089 $false
.sym 59090 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[3]_new_inv_
.sym 59091 $abc$72873$new_n4923_
.sym 59092 $abc$72873$new_n5012_
.sym 59096 $abc$72873$new_n6054_
.sym 59097 $abc$72873$new_n8165_
.sym 59098 $abc$72873$new_n6055_
.sym 59099 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39740
.sym 59100 $abc$72873$new_n6138_
.sym 59101 $abc$72873$new_n6136_
.sym 59102 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_
.sym 59103 soc.cpu.reg_out[23]
.sym 59170 $false
.sym 59171 $abc$72873$new_n4958_
.sym 59172 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[3]_new_inv_
.sym 59173 soc.cpu.instr_waitirq
.sym 59176 soc.cpu.irq_pending[0]
.sym 59177 soc.cpu.irq_mask[0]
.sym 59178 soc.cpu.irq_pending[3]
.sym 59179 soc.cpu.irq_mask[3]
.sym 59182 $false
.sym 59183 $false
.sym 59184 $abc$72873$new_n4957_
.sym 59185 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$50045[0]
.sym 59188 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18294_Y[0]_new_
.sym 59189 soc.cpu.irq_pending[0]
.sym 59190 soc.cpu.irq_state[1]
.sym 59191 soc.cpu.irq_mask[0]
.sym 59194 $false
.sym 59195 soc.cpu.irq_pending[3]
.sym 59196 soc.cpu.irq_state[1]
.sym 59197 soc.cpu.irq_mask[3]
.sym 59200 soc.cpu.irq_pending[3]
.sym 59201 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 59202 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[3]
.sym 59203 soc.cpu.cpu_state[3]
.sym 59206 $abc$72873$new_n4994_
.sym 59207 $abc$72873$new_n4987_
.sym 59208 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[15]_new_
.sym 59209 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[8]_new_
.sym 59212 $false
.sym 59213 $false
.sym 59214 soc.cpu.instr_retirq
.sym 59215 soc.cpu.instr_jalr
.sym 59216 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50183
.sym 59217 clk_16mhz$2$2
.sym 59218 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$50045[0]
.sym 59219 $abc$72873$new_n6159_
.sym 59220 $abc$72873$new_n4970_
.sym 59221 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[9]_new_
.sym 59222 $abc$72873$new_n8601_
.sym 59223 $abc$72873$new_n4976_
.sym 59224 $abc$72873$new_n8453_
.sym 59225 $abc$72873$new_n6160_
.sym 59226 soc.cpu.irq_pending[23]
.sym 59293 $false
.sym 59294 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28093[0]_new_
.sym 59295 $abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 59296 soc.cpu.mem_rdata_q[21]
.sym 59299 $abc$72873$new_n4985_
.sym 59300 $abc$72873$new_n4978_
.sym 59301 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[17]_new_
.sym 59302 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[26]_new_
.sym 59305 $abc$72873$new_n4986_
.sym 59306 $abc$72873$new_n4977_
.sym 59307 $abc$72873$new_n4970_
.sym 59308 $abc$72873$new_n4961_
.sym 59311 $false
.sym 59312 $false
.sym 59313 soc.cpu.decoder_trigger
.sym 59314 soc.cpu.instr_jal
.sym 59317 $false
.sym 59318 soc.cpu.mem_rdata_q[8]
.sym 59319 soc.cpu.is_sb_sh_sw
.sym 59320 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59323 soc.cpu.irq_pending[2]
.sym 59324 soc.cpu.irq_mask[2]
.sym 59325 soc.cpu.irq_pending[14]
.sym 59326 soc.cpu.irq_mask[14]
.sym 59329 $false
.sym 59330 $abc$72873$new_n5568_
.sym 59331 soc.cpu.reg_op1[4]
.sym 59332 $abc$72873$new_n5462_
.sym 59335 $false
.sym 59336 $abc$72873$new_n5520_
.sym 59337 soc.cpu.reg_op1[16]
.sym 59338 $abc$72873$new_n5462_
.sym 59339 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.sym 59340 clk_16mhz$2$2
.sym 59341 $false
.sym 59342 $abc$72873$new_n6158_
.sym 59343 $abc$72873$new_n6162_
.sym 59344 $abc$72873$new_n6164_
.sym 59345 soc.cpu.instr_rdcycle
.sym 59346 soc.cpu.pcpi_insn[12]
.sym 59347 soc.cpu.instr_rdinstr
.sym 59348 soc.cpu.instr_rdinstrh
.sym 59349 soc.cpu.instr_rdcycleh
.sym 59416 $false
.sym 59417 soc.cpu.mem_xfer
.sym 59418 $abc$72873$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 59419 soc.cpu.mem_rdata_q[22]
.sym 59422 soc.cpu.irq_pending[14]
.sym 59423 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 59424 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[14]
.sym 59425 soc.cpu.cpu_state[3]
.sym 59428 $false
.sym 59429 soc.cpu.mem_xfer
.sym 59430 $abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 59431 soc.cpu.mem_rdata_q[8]
.sym 59434 $abc$72873$new_n4969_
.sym 59435 $abc$72873$new_n4962_
.sym 59436 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[1]_new_
.sym 59437 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[13]_new_
.sym 59440 resetn$2
.sym 59441 soc.cpu.decoder_trigger
.sym 59442 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$12676[2]_new_inv_
.sym 59443 soc.cpu.cpu_state[1]
.sym 59446 $abc$72873$new_n6667_
.sym 59447 soc.cpu.mem_rdata_q[10]
.sym 59448 soc.cpu.mem_xfer
.sym 59449 $abc$72873$new_n6656_
.sym 59452 $false
.sym 59453 $abc$72873$new_n6723_
.sym 59454 $abc$72873$techmap\soc.cpu.$procmux$5358_Y[2]_new_inv_
.sym 59455 $abc$72873$new_n6710_
.sym 59458 $false
.sym 59459 $abc$72873$new_n6659_
.sym 59460 $abc$72873$techmap\soc.cpu.$procmux$5458_Y[0]_new_inv_
.sym 59461 $abc$72873$new_n6656_
.sym 59462 $true
.sym 59463 clk_16mhz$2$2
.sym 59464 $false
.sym 59465 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[5]_new_inv_
.sym 59466 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[20]_new_
.sym 59467 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[23]_new_
.sym 59468 $abc$72873$new_n8591_
.sym 59469 $abc$72873$new_n8571_
.sym 59470 $abc$72873$new_n4969_
.sym 59471 soc.cpu.irq_mask[5]
.sym 59472 soc.cpu.irq_mask[17]
.sym 59539 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[7]_new_
.sym 59540 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[31]_new_
.sym 59541 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[21]_new_
.sym 59542 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[19]_new_
.sym 59545 $false
.sym 59546 $false
.sym 59547 soc.cpu.irq_pending[17]
.sym 59548 soc.cpu.irq_mask[17]
.sym 59551 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[20]_new_
.sym 59552 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[6]_new_
.sym 59553 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[29]_new_
.sym 59554 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[23]_new_
.sym 59557 $false
.sym 59558 soc.cpu.irq_pending[14]
.sym 59559 soc.cpu.irq_state[1]
.sym 59560 soc.cpu.irq_mask[14]
.sym 59563 soc.cpu.pcpi_div.quotient_msk[18]
.sym 59564 $false
.sym 59565 $false
.sym 59566 $false
.sym 59569 soc.cpu.pcpi_div.quotient_msk[28]
.sym 59570 $false
.sym 59571 $false
.sym 59572 $false
.sym 59575 soc.cpu.pcpi_div.quotient_msk[17]
.sym 59576 $false
.sym 59577 $false
.sym 59578 $false
.sym 59581 soc.cpu.pcpi_div.quotient_msk[19]
.sym 59582 $false
.sym 59583 $false
.sym 59584 $false
.sym 59585 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 59586 clk_16mhz$2$2
.sym 59587 soc.cpu.pcpi_div.start$2
.sym 59588 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[22]_new_
.sym 59589 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[16]_new_
.sym 59590 $abc$72873$new_n6771_
.sym 59591 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[30]_new_
.sym 59592 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[26]_new_
.sym 59593 soc.cpu.mem_addr[7]
.sym 59594 soc.cpu.mem_addr[29]
.sym 59595 soc.cpu.mem_addr[1]
.sym 59662 soc.cpu.irq_pending[24]
.sym 59663 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 59664 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[24]
.sym 59665 soc.cpu.cpu_state[3]
.sym 59668 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[28]_new_
.sym 59669 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[16]_new_
.sym 59670 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[4]_new_
.sym 59671 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[22]_new_
.sym 59674 $false
.sym 59675 soc.cpu.cpu_state[2]
.sym 59676 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59677 soc.cpu.cpu_state[3]
.sym 59680 $false
.sym 59681 $false
.sym 59682 $abc$72873$techmap\soc.cpu.$procmux$4444_Y
.sym 59683 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$21610[1]_new_
.sym 59686 $abc$72873$techmap$techmap\soc.cpu.$procmux$4576.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_
.sym 59687 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:859$2158_Y_new_
.sym 59688 $abc$72873$new_n5128_
.sym 59689 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 59692 $abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 59693 $abc$72873$new_n6771_
.sym 59694 $abc$72873$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_
.sym 59695 soc.cpu.mem_rdata_latched[3]
.sym 59698 $false
.sym 59699 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 59700 $abc$72873$soc.cpu.mem_rdata_latched[16]_new_inv_
.sym 59701 soc.cpu.mem_rdata_latched[12]
.sym 59704 $abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 59705 $abc$72873$new_n6771_
.sym 59706 $abc$72873$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_
.sym 59707 soc.cpu.mem_rdata_latched[4]
.sym 59708 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 59709 clk_16mhz$2$2
.sym 59710 $false
.sym 59711 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28086[0]_new_
.sym 59712 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28072[0]_new_
.sym 59713 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[25]_new_
.sym 59714 soc.cpu.pcpi_div.quotient_msk[12]
.sym 59715 soc.cpu.pcpi_div.quotient_msk[14]
.sym 59716 soc.cpu.pcpi_div.quotient_msk[5]
.sym 59717 soc.cpu.pcpi_div.quotient_msk[15]
.sym 59718 soc.cpu.pcpi_div.quotient_msk[13]
.sym 59785 soc.cpu.mem_rdata_latched[2]
.sym 59786 $abc$72873$new_n5199_
.sym 59787 $abc$72873$new_n5128_
.sym 59788 $abc$72873$new_n5195_
.sym 59791 $false
.sym 59792 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28072[0]_new_
.sym 59793 $abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 59794 soc.cpu.mem_rdata_q[24]
.sym 59797 soc.cpu.mem_rdata_latched[4]
.sym 59798 $abc$72873$new_n5199_
.sym 59799 $abc$72873$new_n5128_
.sym 59800 $abc$72873$new_n5195_
.sym 59803 $false
.sym 59804 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$28086[0]_new_
.sym 59805 $abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 59806 soc.cpu.mem_rdata_q[22]
.sym 59809 soc.cpu.mem_rdata_q[7]
.sym 59810 soc.cpu.is_sb_sh_sw
.sym 59811 soc.cpu.decoded_imm_uj[0]
.sym 59812 soc.cpu.instr_jal
.sym 59815 soc.cpu.mem_rdata_latched[3]
.sym 59816 $abc$72873$new_n5199_
.sym 59817 $abc$72873$new_n5128_
.sym 59818 $abc$72873$new_n5195_
.sym 59821 $false
.sym 59822 soc.cpu.mem_rdata_q[10]
.sym 59823 soc.cpu.is_sb_sh_sw
.sym 59824 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59827 soc.cpu.mem_rdata_latched[5]
.sym 59828 $false
.sym 59829 $false
.sym 59830 $false
.sym 59831 soc.cpu.mem_xfer
.sym 59832 clk_16mhz$2$2
.sym 59833 $false
.sym 59834 $abc$72873$techmap\soc.cpu.$procmux$4444_Y
.sym 59835 $abc$72873$new_n5305_
.sym 59836 $abc$72873$new_n5242_
.sym 59837 $abc$72873$new_n6204_
.sym 59838 $abc$72873$new_n5195_
.sym 59839 $abc$72873$new_n5243_
.sym 59840 soc.cpu.is_sb_sh_sw
.sym 59841 soc.cpu.instr_waitirq
.sym 59908 soc.cpu.mem_rdata_latched[5]
.sym 59909 soc.cpu.mem_rdata_latched[4]
.sym 59910 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21491[0]_new_inv_
.sym 59911 soc.cpu.mem_rdata_latched[6]
.sym 59914 $false
.sym 59915 soc.cpu.mem_rdata_latched[5]
.sym 59916 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_
.sym 59917 $abc$72873$new_n5199_
.sym 59920 $false
.sym 59921 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 59922 $abc$72873$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 59923 soc.cpu.mem_rdata_latched[5]
.sym 59926 $false
.sym 59927 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 59928 $abc$72873$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 59929 $abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 59932 $false
.sym 59933 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 59934 $abc$72873$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 59935 $abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 59938 $false
.sym 59939 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 59940 $abc$72873$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 59941 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 59944 $false
.sym 59945 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 59946 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$21610[1]_new_
.sym 59947 $abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_
.sym 59950 $false
.sym 59951 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 59952 $abc$72873$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 59953 soc.cpu.mem_rdata_latched[2]
.sym 59954 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 59955 clk_16mhz$2$2
.sym 59956 $false
.sym 59957 $abc$72873$new_n6202_
.sym 59958 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21531[2]_new_inv_
.sym 59959 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21579[1]_new_inv_
.sym 59960 $abc$72873$new_n5304_
.sym 59961 $abc$72873$new_n5319_
.sym 59962 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 59963 soc.cpu.irq_pending[9]
.sym 59964 soc.cpu.irq_pending[22]
.sym 60031 $abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 60032 $abc$72873$new_n5269_
.sym 60033 $abc$72873$new_n5331_
.sym 60034 $abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_
.sym 60037 $abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_
.sym 60038 $abc$72873$new_n5269_
.sym 60039 $abc$72873$new_n5331_
.sym 60040 $abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_
.sym 60043 $false
.sym 60044 $false
.sym 60045 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 60046 $abc$72873$soc.cpu.mem_rdata_latched[18]_new_inv_
.sym 60049 $false
.sym 60050 $abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_
.sym 60051 $abc$72873$new_n5300_
.sym 60052 $abc$72873$new_n5304_
.sym 60055 $abc$72873$new_n9397_
.sym 60056 $abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16374_Y[3]_new_inv_
.sym 60057 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 60058 $abc$72873$new_n5269_
.sym 60061 $false
.sym 60062 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 60063 $abc$72873$soc.cpu.mem_rdata_latched[16]_new_inv_
.sym 60064 $abc$72873$new_n5304_
.sym 60067 $false
.sym 60068 $abc$72873$new_n5512_
.sym 60069 soc.cpu.reg_op1[18]
.sym 60070 $abc$72873$new_n5462_
.sym 60073 $false
.sym 60074 $abc$72873$new_n5544_
.sym 60075 soc.cpu.reg_op1[10]
.sym 60076 $abc$72873$new_n5462_
.sym 60077 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.sym 60078 clk_16mhz$2$2
.sym 60079 $false
.sym 60080 $abc$72873$new_n6120_
.sym 60081 $abc$72873$new_n6203_
.sym 60082 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21675[0]_new_inv_
.sym 60083 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21557[1]_new_inv_
.sym 60084 $abc$72873$new_n6769_
.sym 60085 soc.cpu.instr_jal
.sym 60086 soc.cpu.decoded_rd[0]
.sym 60087 soc.cpu.instr_jalr
.sym 60154 $false
.sym 60155 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$27767[0]_new_
.sym 60156 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:851$2144_Y_new_
.sym 60157 $abc$72873$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.sym 60160 $abc$72873$new_n5345_
.sym 60161 $abc$72873$new_n5332_
.sym 60162 $abc$72873$new_n5346_
.sym 60163 $abc$72873$new_n5330_
.sym 60166 soc.cpu.mem_rdata_latched[6]
.sym 60167 $abc$72873$new_n5220_
.sym 60168 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 60169 $abc$72873$new_n5221_
.sym 60172 $false
.sym 60173 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 60174 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$27601[0]_new_inv_
.sym 60175 $abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_
.sym 60178 $false
.sym 60179 $false
.sym 60180 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 60181 $abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 60184 $false
.sym 60185 $abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 60186 $abc$72873$new_n5331_
.sym 60187 $abc$72873$new_n5269_
.sym 60190 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 60191 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$27601[0]_new_inv_
.sym 60192 $abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_
.sym 60193 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 60196 $false
.sym 60197 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_
.sym 60198 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:851$2144_Y_new_
.sym 60199 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$27767[0]_new_
.sym 60203 $abc$72873$new_n6761_
.sym 60204 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:506$2083_Y_new_
.sym 60205 $abc$72873$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.sym 60207 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21432[0]_new_inv_
.sym 60208 $abc$72873$new_n5273_
.sym 60209 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21491[0]_new_inv_
.sym 60210 $abc$72873$new_n5269_
.sym 60277 $false
.sym 60278 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 60279 $abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 60280 $abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 60283 $abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_
.sym 60284 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 60285 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_
.sym 60286 soc.cpu.mem_rdata_latched[12]
.sym 60289 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 60290 $abc$72873$new_n5353_
.sym 60291 $abc$72873$new_n5294_
.sym 60292 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:506$2083_Y_new_
.sym 60295 $false
.sym 60296 $false
.sym 60297 $abc$72873$new_n5294_
.sym 60298 $abc$72873$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.sym 60307 $false
.sym 60308 $false
.sym 60309 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_
.sym 60310 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_
.sym 60313 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45304[1]_new_
.sym 60314 $abc$72873$auto$alumacc.cc:491:replace_alu$7492[31]
.sym 60315 pwmIF.pwm_counter
.sym 60316 $abc$72873$new_n6295_
.sym 60323 $true
.sym 60324 clk_16mhz$2$2
.sym 60325 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 60418 soc.cpu.mem_wdata[28]
.sym 60419 $false
.sym 60420 $false
.sym 60421 $false
.sym 60442 soc.cpu.mem_wdata[29]
.sym 60443 $false
.sym 60444 $false
.sym 60445 $false
.sym 60446 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$39740
.sym 60447 clk_16mhz$2$2
.sym 60448 $false
.sym 60549 $abc$72873$new_n8692_
.sym 60550 $abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16245_Y_new_
.sym 60553 $abc$72873$new_n5947_
.sym 60554 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57917
.sym 60586 $true
.sym 60623 soc.simpleuart.recv_state[0]$2
.sym 60624 $false
.sym 60625 soc.simpleuart.recv_state[0]
.sym 60626 $false
.sym 60627 $false
.sym 60629 $auto$alumacc.cc:474:replace_alu$7738.C[2]
.sym 60631 $false
.sym 60632 soc.simpleuart.recv_state[1]
.sym 60635 $auto$alumacc.cc:474:replace_alu$7738.C[3]
.sym 60636 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$57931[1]_new_
.sym 60637 $false
.sym 60638 soc.simpleuart.recv_state[2]
.sym 60639 $auto$alumacc.cc:474:replace_alu$7738.C[2]
.sym 60642 $abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16245_Y_new_
.sym 60643 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$57931[1]_new_
.sym 60644 soc.simpleuart.recv_state[3]
.sym 60645 $auto$alumacc.cc:474:replace_alu$7738.C[3]
.sym 60648 $abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16245_Y_new_
.sym 60649 $abc$72873$techmap$techmap\soc.simpleuart.$procmux$5868.$and$/usr/local/bin/../share/yosys/techmap.v:434$16240_Y[1]_new_
.sym 60650 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$57931[1]_new_
.sym 60651 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:99$171_Y[1]
.sym 60666 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$35453_new_
.sym 60667 $abc$72873$new_n8685_
.sym 60668 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$57931[1]_new_
.sym 60669 soc.simpleuart.recv_state[0]
.sym 60670 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57917
.sym 60671 clk_16mhz$2$2
.sym 60672 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 60678 soc.spimemio.xfer_io2_90
.sym 60679 soc.spimemio.xfer_io0_90
.sym 60680 soc.spimemio.xfer_io1_90
.sym 60683 soc.spimemio.xfer_io3_90
.sym 60787 soc.simpleuart.recv_state[3]
.sym 60788 soc.simpleuart.recv_state[1]
.sym 60789 soc.simpleuart.recv_state[2]
.sym 60790 soc.simpleuart.recv_state[0]
.sym 60793 $false
.sym 60794 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$57728[1]_new_inv_
.sym 60795 $abc$72873$new_n5949_
.sym 60796 soc.simpleuart.recv_state[2]
.sym 60799 soc.simpleuart.recv_state[0]
.sym 60800 $abc$72873$new_n5949_
.sym 60801 $abc$72873$auto$alumacc.cc:491:replace_alu$7414[31]
.sym 60802 soc.simpleuart.recv_state[2]
.sym 60805 $false
.sym 60806 $false
.sym 60807 soc.simpleuart.recv_state[3]
.sym 60808 soc.simpleuart.recv_state[1]
.sym 60817 $false
.sym 60818 $abc$72873$new_n5949_
.sym 60819 uart_in$2
.sym 60820 soc.simpleuart.recv_state[0]
.sym 60823 $false
.sym 60824 $false
.sym 60825 soc.simpleuart.recv_state[1]
.sym 60826 soc.simpleuart.recv_state[0]
.sym 60829 $abc$72873$auto$alumacc.cc:491:replace_alu$7414[31]
.sym 60830 $abc$72873$new_n5949_
.sym 60831 soc.simpleuart.recv_state[0]
.sym 60832 soc.simpleuart.recv_state[2]
.sym 60910 $false
.sym 60911 $false
.sym 60912 $false
.sym 60913 soc.simpleuart.recv_divcnt[5]
.sym 60916 $false
.sym 60917 resetn$2
.sym 60918 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$57931[1]_new_
.sym 60919 $abc$72873$auto$rtlil.cc:1875:Or$7410_new_inv_
.sym 60922 $false
.sym 60923 pinEncoderDB$2
.sym 60924 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[9]
.sym 60925 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[9]
.sym 60940 $false
.sym 60941 encoderR.encoderCount[9]
.sym 60942 $false
.sym 60943 $auto$alumacc.cc:474:replace_alu$7619.C[9]
.sym 60946 $false
.sym 60947 $false
.sym 60948 $false
.sym 60949 soc.simpleuart.recv_divcnt[3]
.sym 60952 soc.cpu.mem_wdata[1]
.sym 60953 $false
.sym 60954 $false
.sym 60955 $false
.sym 60956 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57429
.sym 60957 clk_16mhz$2$2
.sym 60958 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 61033 $false
.sym 61034 encoderR.encoderCount[17]
.sym 61035 $false
.sym 61036 $auto$alumacc.cc:474:replace_alu$7619.C[17]
.sym 61045 $false
.sym 61046 $false
.sym 61047 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$57728[1]_new_inv_
.sym 61048 $abc$72873$auto$rtlil.cc:1875:Or$7410_new_inv_
.sym 61051 $false
.sym 61052 $false
.sym 61053 $false
.sym 61054 soc.simpleuart.recv_divcnt[10]
.sym 61057 $false
.sym 61058 $false
.sym 61059 $false
.sym 61060 soc.simpleuart.recv_divcnt[11]
.sym 61063 $false
.sym 61064 pinEncoderDB$2
.sym 61065 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[17]
.sym 61066 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[17]
.sym 61069 soc.simpleuart.recv_pattern[2]
.sym 61070 $false
.sym 61071 $false
.sym 61072 $false
.sym 61079 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57938
.sym 61080 clk_16mhz$2$2
.sym 61081 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 61156 $false
.sym 61157 $false
.sym 61158 $false
.sym 61159 soc.simpleuart.recv_divcnt[19]
.sym 61162 soc.simpleuart.recv_divcnt[19]
.sym 61163 soc.simpleuart.cfg_divider[19]
.sym 61164 soc.simpleuart.recv_divcnt[3]
.sym 61165 soc.simpleuart.cfg_divider[3]
.sym 61168 $false
.sym 61169 $false
.sym 61170 $false
.sym 61171 soc.simpleuart.recv_divcnt[22]
.sym 61174 $false
.sym 61175 encoderR.encoderCounter[1]
.sym 61176 $abc$72873$techmap\encoderR.$procmux$2678_Y[2]_new_inv_
.sym 61177 $abc$72873$techmap\encoderR.$procmux$2675_Y[2]_new_inv_
.sym 61180 pwmIB.counterI[6]
.sym 61181 $false
.sym 61182 pwmIB.counterI[1]
.sym 61183 pwmIB.counterI[0]
.sym 61186 $false
.sym 61187 encoderR.encoderCounter[1]
.sym 61188 $abc$72873$techmap\encoderR.$procmux$2678_Y[7]_new_inv_
.sym 61189 $abc$72873$techmap\encoderR.$procmux$2675_Y[7]_new_inv_
.sym 61192 $false
.sym 61193 encoderR.encoderCounter[1]
.sym 61194 $abc$72873$techmap\encoderR.$procmux$2678_Y[9]_new_inv_
.sym 61195 $abc$72873$techmap\encoderR.$procmux$2675_Y[9]_new_inv_
.sym 61198 $false
.sym 61199 encoderR.encoderCounter[1]
.sym 61200 $abc$72873$techmap\encoderR.$procmux$2678_Y[17]_new_inv_
.sym 61201 $abc$72873$techmap\encoderR.$procmux$2675_Y[17]_new_inv_
.sym 61202 $true
.sym 61203 clk_16mhz$2$2
.sym 61204 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 61212 $abc$72873$auto$alumacc.cc:491:replace_alu$7414[31]
.sym 61297 $false
.sym 61298 writeEncoderD
.sym 61299 encoderR.encoderCount[2]
.sym 61300 encoderDataD[2]
.sym 61309 $false
.sym 61310 $false
.sym 61311 $false
.sym 61312 soc.simpleuart.recv_divcnt[27]
.sym 61315 $false
.sym 61316 writeEncoderD
.sym 61317 encoderR.encoderCount[9]
.sym 61318 encoderDataD[9]
.sym 61321 soc.cpu.mem_wdata[18]
.sym 61322 $false
.sym 61323 $false
.sym 61324 $false
.sym 61325 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57573
.sym 61326 clk_16mhz$2$2
.sym 61327 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 61328 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[25]
.sym 61330 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[24]
.sym 61331 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[29]
.sym 61332 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[23]
.sym 61333 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[20]
.sym 61334 soc.spimemio.buffer[13]
.sym 61335 soc.spimemio.buffer[11]
.sym 61402 $false
.sym 61403 $false
.sym 61404 resetn$2
.sym 61405 $abc$72873$new_n5908_
.sym 61420 $false
.sym 61421 writeEncoderD
.sym 61422 encoderR.encoderCount[17]
.sym 61423 encoderDataD[17]
.sym 61426 $false
.sym 61427 writeEncoderD
.sym 61428 encoderR.encoderCount[7]
.sym 61429 encoderDataD[7]
.sym 61432 soc.cpu.mem_wdata[28]
.sym 61433 $false
.sym 61434 $false
.sym 61435 $false
.sym 61448 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57645
.sym 61449 clk_16mhz$2$2
.sym 61450 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 61451 $abc$72873$new_n5061_
.sym 61452 $abc$72873$new_n5077_
.sym 61453 $abc$72873$soc.simpleuart_reg_dat_do[4]_new_inv_
.sym 61454 $abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[4]_new_
.sym 61455 encoderDataD[2]
.sym 61456 encoderDataD[5]
.sym 61457 encoderDataD[7]
.sym 61525 soc.simpleuart.recv_pattern[3]
.sym 61526 $false
.sym 61527 $false
.sym 61528 $false
.sym 61537 uart_in$2
.sym 61538 $false
.sym 61539 $false
.sym 61540 $false
.sym 61549 soc.simpleuart.recv_pattern[6]
.sym 61550 $false
.sym 61551 $false
.sym 61552 $false
.sym 61561 soc.simpleuart.recv_pattern[7]
.sym 61562 $false
.sym 61563 $false
.sym 61564 $false
.sym 61571 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57938
.sym 61572 clk_16mhz$2$2
.sym 61573 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 61574 $abc$72873$new_n5193_
.sym 61575 $abc$72873$new_n5054_
.sym 61576 $abc$72873$new_n5108_
.sym 61577 $abc$72873$new_n4865_
.sym 61578 $abc$72873$soc.simpleuart_reg_dat_do[0]_new_inv_
.sym 61579 $abc$72873$new_n5254_
.sym 61580 $abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[3]_new_
.sym 61581 soc.spimemio.buffer[19]
.sym 61654 $false
.sym 61655 soc.cpu.reg_op2[0]
.sym 61656 soc.cpu.reg_op1[22]
.sym 61657 soc.cpu.reg_op1[23]
.sym 61666 soc.simpleuart.recv_pattern[0]
.sym 61667 $false
.sym 61668 $false
.sym 61669 $false
.sym 61684 soc.simpleuart.recv_pattern[6]
.sym 61685 $false
.sym 61686 $false
.sym 61687 $false
.sym 61690 soc.simpleuart.recv_pattern[7]
.sym 61691 $false
.sym 61692 $false
.sym 61693 $false
.sym 61694 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57738
.sym 61695 clk_16mhz$2$2
.sym 61696 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 61697 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57573
.sym 61699 $abc$72873$soc.cpu.mem_rdata[1]_new_inv_
.sym 61700 $abc$72873$new_n9363_
.sym 61701 $abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[1]_new_
.sym 61702 soc.spimemio.xfer.xfer_tag[2]
.sym 61703 soc.spimemio.xfer.xfer_tag[1]
.sym 61704 soc.spimemio.xfer.xfer_tag[0]
.sym 61771 $false
.sym 61772 $false
.sym 61773 soc.cpu.mem_wstrb[3]
.sym 61774 $abc$72873$new_n5744_
.sym 61783 $false
.sym 61784 $false
.sym 61785 soc.cpu.reg_op2[1]
.sym 61786 soc.cpu.reg_op2[2]
.sym 61789 soc.spimemio.xfer.xfer_tag[1]
.sym 61790 $false
.sym 61791 $false
.sym 61792 $false
.sym 61801 soc.spimemio.xfer.xfer_tag[0]
.sym 61802 $false
.sym 61803 $false
.sym 61804 $false
.sym 61813 soc.spimemio.xfer.xfer_tag[2]
.sym 61814 $false
.sym 61815 $false
.sym 61816 $false
.sym 61817 $true
.sym 61818 clk_16mhz$2$2
.sym 61819 $false
.sym 61820 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59292
.sym 61821 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59444
.sym 61822 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59140
.sym 61823 $abc$72873$new_n6035_
.sym 61824 $abc$72873$new_n6027_
.sym 61825 $abc$72873$new_n6026_
.sym 61826 $abc$72873$new_n6037_
.sym 61827 soc.spimemio.rdata[19]
.sym 61894 $false
.sym 61895 soc.cpu.reg_op2[0]
.sym 61896 soc.cpu.reg_op1[19]
.sym 61897 soc.cpu.reg_op1[20]
.sym 61906 $false
.sym 61907 soc.cpu.reg_op2[0]
.sym 61908 soc.cpu.reg_op1[13]
.sym 61909 soc.cpu.reg_op1[14]
.sym 61912 $false
.sym 61913 $false
.sym 61914 soc.cpu.mem_rdata_q[12]
.sym 61915 soc.cpu.mem_rdata_q[13]
.sym 61918 soc.cpu.mem_wdata[12]
.sym 61919 $false
.sym 61920 $false
.sym 61921 $false
.sym 61936 soc.cpu.mem_wdata[8]
.sym 61937 $false
.sym 61938 $false
.sym 61939 $false
.sym 61940 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57501
.sym 61941 clk_16mhz$2$2
.sym 61942 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 61944 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538
.sym 61945 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 61946 $abc$72873$new_n5738_
.sym 61947 $abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[6]_new_
.sym 61948 $abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[7]_new_
.sym 61949 $abc$72873$new_n5053_
.sym 61950 soc.simpleuart.cfg_divider[24]
.sym 62017 $false
.sym 62018 $false
.sym 62019 soc.spimemio.rd_wait
.sym 62020 soc.spimemio.valid
.sym 62023 $false
.sym 62024 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.sym 62025 $abc$72873$new_n6026_
.sym 62026 soc.spimemio.valid
.sym 62029 $false
.sym 62030 soc.spimemio.valid
.sym 62031 $abc$72873$new_n4824_
.sym 62032 $abc$72873$new_n9496_
.sym 62035 $false
.sym 62036 $false
.sym 62037 $abc$72873$new_n4821_
.sym 62038 $abc$72873$auto$rtlil.cc:1844:Not$7478_new_
.sym 62041 $abc$72873$new_n9496_
.sym 62042 $abc$72873$new_n4824_
.sym 62043 $abc$72873$new_n4821_
.sym 62044 $abc$72873$auto$rtlil.cc:1844:Not$7478_new_
.sym 62059 soc.spimemio.rd_inc
.sym 62060 $false
.sym 62061 $false
.sym 62062 $false
.sym 62063 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58625
.sym 62064 clk_16mhz$2$2
.sym 62065 soc.spimemio.valid
.sym 62066 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18304_Y_new_inv_
.sym 62067 $abc$72873$new_n8440_
.sym 62068 $abc$72873$techmap\soc.spimemio.$procmux$6356_Y
.sym 62069 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59607
.sym 62070 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44801
.sym 62071 $abc$72873$new_n9388_
.sym 62072 $abc$72873$soc.cpu.mem_rdata[3]_new_inv_
.sym 62073 soc.spimemio.din_rd
.sym 62140 $false
.sym 62141 soc.cpu.reg_op2[1]
.sym 62142 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][13]_new_inv_
.sym 62143 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][15]_new_inv_
.sym 62146 $false
.sym 62147 soc.spimemio.rd_valid
.sym 62148 $abc$72873$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_
.sym 62149 $abc$72873$new_n9440_
.sym 62152 $false
.sym 62153 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.sym 62154 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58629
.sym 62155 $abc$72873$techmap\soc.spimemio.$procmux$6340_Y
.sym 62158 $false
.sym 62159 $false
.sym 62160 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58543_new_inv_
.sym 62161 $abc$72873$new_n6026_
.sym 62164 $false
.sym 62165 soc.cpu.reg_op2[0]
.sym 62166 soc.cpu.reg_op1[14]
.sym 62167 soc.cpu.reg_op1[13]
.sym 62170 $false
.sym 62171 soc.cpu.reg_op2[0]
.sym 62172 soc.cpu.reg_op1[12]
.sym 62173 soc.cpu.reg_op1[11]
.sym 62176 $false
.sym 62177 soc.cpu.reg_op2[1]
.sym 62178 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][11]_new_inv_
.sym 62179 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][13]_new_inv_
.sym 62182 $abc$72873$techmap\soc.spimemio.$procmux$6356_Y
.sym 62183 $false
.sym 62184 $false
.sym 62185 $false
.sym 62186 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58629
.sym 62187 clk_16mhz$2$2
.sym 62188 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.sym 62189 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18317_Y_new_inv_
.sym 62190 $abc$72873$new_n8426_
.sym 62191 $abc$72873$new_n4901_
.sym 62192 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18303_Y_new_inv_
.sym 62193 $abc$72873$new_n8579_
.sym 62195 soc.spimemio.config_cont
.sym 62196 soc.spimemio.config_qspi
.sym 62263 soc.cpu.count_instr[17]
.sym 62264 soc.cpu.instr_rdinstr
.sym 62265 soc.cpu.instr_rdcycleh
.sym 62266 soc.cpu.count_cycle[49]
.sym 62269 $false
.sym 62270 $abc$72873$new_n8539_
.sym 62271 soc.cpu.instr_rdinstrh
.sym 62272 soc.cpu.count_instr[49]
.sym 62275 $false
.sym 62276 soc.cpu.reg_op2[0]
.sym 62277 soc.cpu.reg_op1[20]
.sym 62278 soc.cpu.reg_op1[19]
.sym 62281 $false
.sym 62282 soc.cpu.reg_op2[0]
.sym 62283 soc.cpu.reg_op1[16]
.sym 62284 soc.cpu.reg_op1[15]
.sym 62287 $false
.sym 62288 soc.cpu.reg_op2[1]
.sym 62289 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][17]_new_inv_
.sym 62290 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][19]_new_inv_
.sym 62293 $false
.sym 62294 soc.cpu.reg_op2[0]
.sym 62295 soc.cpu.reg_op1[18]
.sym 62296 soc.cpu.reg_op1[17]
.sym 62299 $false
.sym 62300 soc.cpu.reg_op2[1]
.sym 62301 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][17]_new_inv_
.sym 62302 $abc$72873$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][15]_new_inv_
.sym 62305 soc.spimemio.buffer[10]
.sym 62306 $false
.sym 62307 $false
.sym 62308 $false
.sym 62309 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 62310 clk_16mhz$2$2
.sym 62311 $false
.sym 62313 $abc$72873$new_n8620_
.sym 62314 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18321_Y_new_inv_
.sym 62315 $abc$72873$new_n8409_
.sym 62316 $abc$72873$new_n8410_
.sym 62319 soc.cpu.count_cycle[0]
.sym 62386 $false
.sym 62387 $abc$72873$new_n8669_
.sym 62388 soc.cpu.instr_rdinstr
.sym 62389 soc.cpu.count_instr[30]
.sym 62392 $false
.sym 62393 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 62394 $abc$72873$auto$wreduce.cc:454:run$7250[24]
.sym 62395 soc.cpu.reg_op2[24]
.sym 62398 $false
.sym 62399 $abc$72873$new_n8609_
.sym 62400 soc.cpu.instr_rdinstr
.sym 62401 soc.cpu.count_instr[24]
.sym 62404 soc.cpu.count_instr[62]
.sym 62405 soc.cpu.instr_rdinstrh
.sym 62406 soc.cpu.instr_rdcycleh
.sym 62407 soc.cpu.count_cycle[62]
.sym 62410 $false
.sym 62411 $false
.sym 62412 $false
.sym 62413 soc.cpu.pcpi_div.start$2
.sym 62416 soc.cpu.count_instr[56]
.sym 62417 soc.cpu.instr_rdinstrh
.sym 62418 soc.cpu.instr_rdcycleh
.sym 62419 soc.cpu.count_cycle[56]
.sym 62422 $false
.sym 62423 soc.cpu.reg_op2[31]
.sym 62424 soc.cpu.pcpi_div.instr_div
.sym 62425 soc.cpu.pcpi_div.instr_rem
.sym 62428 soc.cpu.reg_op2[31]
.sym 62429 $abc$72873$auto$wreduce.cc:454:run$7250[31]
.sym 62430 soc.cpu.pcpi_div.instr_rem
.sym 62431 soc.cpu.pcpi_div.instr_div
.sym 62432 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 62433 clk_16mhz$2$2
.sym 62434 $abc$72873$auto$rtlil.cc:1981:NotGate$72751
.sym 62435 $abc$72873$new_n9377_
.sym 62436 $abc$72873$new_n9383_
.sym 62437 $abc$72873$new_n9394_
.sym 62438 $abc$72873$soc.cpu.mem_rdata[6]_new_inv_
.sym 62439 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57425
.sym 62440 $abc$72873$soc.cpu.mem_rdata[7]_new_inv_
.sym 62441 $abc$72873$soc.cpu.mem_rdata[4]_new_inv_
.sym 62442 soc.cpu.pcpi_valid
.sym 62509 soc.cpu.mem_rdata_q[31]
.sym 62510 $false
.sym 62511 $false
.sym 62512 $false
.sym 62515 $false
.sym 62516 $false
.sym 62517 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 62518 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14919_new_
.sym 62521 $false
.sym 62522 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_
.sym 62523 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 62524 soc.cpu.mem_rdata_q[14]
.sym 62527 soc.cpu.mem_rdata_q[26]
.sym 62528 $false
.sym 62529 $false
.sym 62530 $false
.sym 62533 $false
.sym 62534 soc.cpu.mem_rdata_q[14]
.sym 62535 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 62536 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_
.sym 62539 soc.cpu.mem_rdata_q[27]
.sym 62540 $false
.sym 62541 $false
.sym 62542 $false
.sym 62545 soc.cpu.mem_rdata_q[13]
.sym 62546 $false
.sym 62547 $false
.sym 62548 $false
.sym 62551 soc.cpu.mem_rdata_q[29]
.sym 62552 $false
.sym 62553 $false
.sym 62554 $false
.sym 62555 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 62556 clk_16mhz$2$2
.sym 62557 $false
.sym 62558 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[6]_new_
.sym 62559 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18302_Y_new_inv_
.sym 62560 $abc$72873$new_n8463_
.sym 62561 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[10]_new_
.sym 62562 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[0]_new_
.sym 62563 $abc$72873$new_n8630_
.sym 62564 soc.cpu.pcpi_mul.pcpi_wr
.sym 62565 soc.cpu.pcpi_div.pcpi_rd[26]
.sym 62638 $false
.sym 62639 $abc$72873$new_n8336_
.sym 62640 soc.cpu.instr_rdinstr
.sym 62641 soc.cpu.count_instr[0]
.sym 62644 $false
.sym 62645 $abc$72873$new_n4905_
.sym 62646 soc.cpu.pcpi_insn[27]
.sym 62647 soc.cpu.pcpi_insn[26]
.sym 62650 $false
.sym 62651 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 62652 $abc$72873$auto$wreduce.cc:454:run$7250[30]
.sym 62653 soc.cpu.reg_op2[30]
.sym 62662 soc.cpu.count_instr[32]
.sym 62663 soc.cpu.instr_rdinstrh
.sym 62664 soc.cpu.instr_rdcycleh
.sym 62665 soc.cpu.count_cycle[32]
.sym 62668 soc.cpu.pcpi_insn[31]
.sym 62669 soc.cpu.pcpi_insn[30]
.sym 62670 soc.cpu.pcpi_insn[29]
.sym 62671 soc.cpu.pcpi_insn[28]
.sym 62674 soc.spimemio.xfer.ibuffer[5]
.sym 62675 $false
.sym 62676 $false
.sym 62677 $false
.sym 62678 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59444
.sym 62679 clk_16mhz$2$2
.sym 62680 $false
.sym 62681 $abc$72873$new_n8408_
.sym 62682 $abc$72873$new_n8540_
.sym 62683 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[15]_new_
.sym 62684 $abc$72873$new_n8411_
.sym 62685 $abc$72873$new_n4998_
.sym 62686 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[26]_new_
.sym 62687 $abc$72873$new_n5182_
.sym 62688 soc.cpu.irq_pending[15]
.sym 62755 soc.cpu.mem_wordsize[1]
.sym 62756 soc.cpu.mem_wordsize[0]
.sym 62757 soc.cpu.reg_op2[2]
.sym 62758 soc.cpu.reg_op2[18]
.sym 62761 soc.cpu.mem_wordsize[1]
.sym 62762 soc.cpu.mem_wordsize[0]
.sym 62763 soc.cpu.reg_op2[24]
.sym 62764 soc.cpu.mem_la_wdata[8]
.sym 62767 soc.cpu.mem_la_wdata[8]
.sym 62768 $false
.sym 62769 $false
.sym 62770 $false
.sym 62773 soc.cpu.mem_wordsize[1]
.sym 62774 soc.cpu.mem_wordsize[0]
.sym 62775 soc.cpu.reg_op2[3]
.sym 62776 soc.cpu.reg_op2[19]
.sym 62779 soc.cpu.mem_wordsize[1]
.sym 62780 soc.cpu.mem_wordsize[0]
.sym 62781 soc.cpu.reg_op2[29]
.sym 62782 soc.cpu.mem_la_wdata[13]
.sym 62785 soc.cpu.mem_la_wdata[13]
.sym 62786 $false
.sym 62787 $false
.sym 62788 $false
.sym 62791 soc.cpu.mem_la_wdata[11]
.sym 62792 $false
.sym 62793 $false
.sym 62794 $false
.sym 62797 soc.cpu.mem_wordsize[1]
.sym 62798 soc.cpu.mem_wordsize[0]
.sym 62799 soc.cpu.reg_op2[27]
.sym 62800 soc.cpu.mem_la_wdata[11]
.sym 62801 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.sym 62802 clk_16mhz$2$2
.sym 62803 $false
.sym 62804 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[0]_new_
.sym 62805 $abc$72873$new_n5008_
.sym 62806 $abc$72873$new_n5011_
.sym 62807 $abc$72873$new_n4997_
.sym 62808 $abc$72873$new_n8332_
.sym 62809 iomem_rdata[4]
.sym 62810 iomem_rdata[27]
.sym 62811 iomem_rdata[19]
.sym 62878 $false
.sym 62879 resetn$2
.sym 62880 soc.cpu.mem_do_rdata
.sym 62881 soc.cpu.mem_do_wdata
.sym 62884 $false
.sym 62885 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 62886 soc.cpu.cpu_state[4]
.sym 62887 soc.cpu.cpu_state[0]
.sym 62890 $false
.sym 62891 $false
.sym 62892 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$50045[0]
.sym 62893 $abc$72873$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 62896 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$19523[1]_new_
.sym 62897 soc.cpu.mem_wordsize[0]
.sym 62898 soc.cpu.reg_op1[0]
.sym 62899 soc.cpu.mem_wordsize[1]
.sym 62902 soc.cpu.mem_wordsize[1]
.sym 62903 soc.cpu.mem_wordsize[0]
.sym 62904 soc.cpu.reg_op1[0]
.sym 62905 soc.cpu.reg_op1[1]
.sym 62908 $false
.sym 62909 $false
.sym 62910 $abc$72873$new_n4931_
.sym 62911 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$10755[5]_new_inv_
.sym 62914 $false
.sym 62915 $false
.sym 62916 soc.cpu.irq_mask[2]
.sym 62917 soc.cpu.irq_active
.sym 62920 $abc$72873$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 62921 $false
.sym 62922 $false
.sym 62923 $false
.sym 62924 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$50052
.sym 62925 clk_16mhz$2$2
.sym 62926 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 62927 $abc$72873$new_n8333_
.sym 62928 soc.cpu.irq_mask[22]
.sym 62929 soc.cpu.irq_mask[6]
.sym 62930 soc.cpu.irq_mask[23]
.sym 62931 soc.cpu.irq_mask[3]
.sym 62932 soc.cpu.irq_mask[1]
.sym 62933 soc.cpu.irq_mask[9]
.sym 62934 soc.cpu.irq_mask[12]
.sym 63001 soc.cpu.mem_wordsize[1]
.sym 63002 soc.cpu.reg_op1[0]
.sym 63003 soc.cpu.reg_op1[1]
.sym 63004 soc.cpu.mem_wordsize[0]
.sym 63007 $false
.sym 63008 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$11720[1]_new_inv_
.sym 63009 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$10755[5]_new_inv_
.sym 63010 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$11748[0]_new_inv_
.sym 63013 $false
.sym 63014 $false
.sym 63015 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$19523[1]_new_
.sym 63016 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$11748[0]_new_inv_
.sym 63019 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$19523[1]_new_
.sym 63020 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$10755[5]_new_inv_
.sym 63021 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$11748[0]_new_inv_
.sym 63022 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$10755[4]_new_
.sym 63025 $false
.sym 63026 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$11720[1]_new_inv_
.sym 63027 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$10755[5]_new_inv_
.sym 63028 $abc$72873$new_n4920_
.sym 63031 $false
.sym 63032 $abc$72873$new_n4923_
.sym 63033 $abc$72873$new_n4920_
.sym 63034 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$11720[1]_new_inv_
.sym 63037 $false
.sym 63038 soc.cpu.pcpi_div.start$2
.sym 63039 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[48]_new_inv_
.sym 63040 soc.cpu.pcpi_div.divisor[49]
.sym 63043 $false
.sym 63044 soc.cpu.pcpi_div.start$2
.sym 63045 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[41]_new_inv_
.sym 63046 soc.cpu.pcpi_div.divisor[42]
.sym 63047 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 63048 clk_16mhz$2$2
.sym 63049 $false
.sym 63050 $abc$72873$new_n8519_
.sym 63051 $abc$72873$new_n5897_
.sym 63052 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[1]_new_
.sym 63053 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 63054 $abc$72873$new_n5029_
.sym 63055 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$50231
.sym 63056 $abc$72873$new_n5007_
.sym 63057 soc.cpu.irq_pending[1]
.sym 63124 soc.cpu.mem_rdata_q[25]
.sym 63125 $false
.sym 63126 $false
.sym 63127 $false
.sym 63130 $false
.sym 63131 $abc$72873$new_n6138_
.sym 63132 soc.cpu.mem_rdata_q[27]
.sym 63133 soc.cpu.mem_rdata_q[26]
.sym 63136 $false
.sym 63137 $false
.sym 63138 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1070$2339_Y_new_
.sym 63139 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_
.sym 63142 $false
.sym 63143 $abc$72873$new_n6138_
.sym 63144 soc.cpu.mem_rdata_q[26]
.sym 63145 soc.cpu.mem_rdata_q[27]
.sym 63148 soc.cpu.mem_rdata_q[30]
.sym 63149 $false
.sym 63150 $false
.sym 63151 $false
.sym 63154 soc.cpu.mem_rdata_q[28]
.sym 63155 $false
.sym 63156 $false
.sym 63157 $false
.sym 63160 $false
.sym 63161 $abc$72873$new_n5383_
.sym 63162 soc.cpu.mem_rdata_q[20]
.sym 63163 $abc$72873$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 63166 $false
.sym 63167 soc.cpu.mem_rdata_q[27]
.sym 63168 $abc$72873$new_n6138_
.sym 63169 soc.cpu.mem_rdata_q[26]
.sym 63170 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 63171 clk_16mhz$2$2
.sym 63172 $false
.sym 63173 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[0]_new_inv_
.sym 63174 $abc$72873$new_n8402_
.sym 63175 $abc$72873$new_n8428_
.sym 63176 $abc$72873$procmux$6797_Y[4]_new_inv_
.sym 63177 $abc$72873$new_n8351_
.sym 63178 $abc$72873$procmux$6797_Y[6]_new_inv_
.sym 63179 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[7]_new_
.sym 63180 soc.cpu.reg_out[10]
.sym 63247 soc.cpu.pcpi_div.quotient_msk[21]
.sym 63248 soc.cpu.pcpi_div.quotient_msk[20]
.sym 63249 soc.cpu.pcpi_div.quotient_msk[19]
.sym 63250 soc.cpu.pcpi_div.quotient_msk[18]
.sym 63253 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[5]_new_
.sym 63254 soc.cpu.irq_pending[5]
.sym 63255 soc.cpu.irq_state[1]
.sym 63256 soc.cpu.irq_mask[5]
.sym 63259 soc.cpu.pcpi_div.quotient_msk[17]
.sym 63260 soc.cpu.pcpi_div.quotient_msk[16]
.sym 63261 soc.cpu.pcpi_div.quotient_msk[15]
.sym 63262 soc.cpu.pcpi_div.quotient_msk[14]
.sym 63265 $false
.sym 63266 $false
.sym 63267 soc.cpu.mem_wstrb[3]
.sym 63268 $abc$72873$new_n5738_
.sym 63271 $false
.sym 63272 soc.cpu.mem_rdata_q[25]
.sym 63273 $abc$72873$new_n6136_
.sym 63274 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1070$2339_Y_new_
.sym 63277 soc.cpu.mem_rdata_q[30]
.sym 63278 soc.cpu.mem_rdata_q[31]
.sym 63279 soc.cpu.mem_rdata_q[29]
.sym 63280 soc.cpu.mem_rdata_q[28]
.sym 63283 $abc$72873$new_n6136_
.sym 63284 soc.cpu.mem_rdata_q[27]
.sym 63285 soc.cpu.mem_rdata_q[25]
.sym 63286 soc.cpu.mem_rdata_q[26]
.sym 63289 $false
.sym 63290 $abc$72873$new_n8601_
.sym 63291 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[23]_new_
.sym 63292 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[23]_new_
.sym 63293 $true
.sym 63294 clk_16mhz$2$2
.sym 63295 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 63296 $abc$72873$new_n6146_
.sym 63297 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20161[1]_new_inv_
.sym 63298 $abc$72873$new_n8415_
.sym 63299 $abc$72873$techmap\soc.cpu.$procmux$3298_Y_new_
.sym 63300 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[1]_new_inv_
.sym 63301 soc.cpu.pcpi_insn[5]
.sym 63302 soc.cpu.pcpi_insn[2]
.sym 63303 soc.cpu.instr_ecall_ebreak
.sym 63370 $false
.sym 63371 $false
.sym 63372 $abc$72873$new_n6160_
.sym 63373 $abc$72873$new_n6150_
.sym 63376 $abc$72873$new_n4976_
.sym 63377 $abc$72873$new_n4971_
.sym 63378 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[18]_new_
.sym 63379 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[10]_new_
.sym 63382 $false
.sym 63383 soc.cpu.irq_pending[9]
.sym 63384 soc.cpu.irq_state[1]
.sym 63385 soc.cpu.irq_mask[9]
.sym 63388 soc.cpu.irq_pending[23]
.sym 63389 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 63390 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[23]
.sym 63391 soc.cpu.cpu_state[3]
.sym 63394 soc.cpu.irq_pending[5]
.sym 63395 soc.cpu.irq_mask[5]
.sym 63396 soc.cpu.irq_pending[9]
.sym 63397 soc.cpu.irq_mask[9]
.sym 63400 soc.cpu.irq_pending[9]
.sym 63401 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 63402 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[9]
.sym 63403 soc.cpu.cpu_state[3]
.sym 63406 soc.cpu.mem_rdata_q[30]
.sym 63407 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14919_new_
.sym 63408 $abc$72873$new_n6162_
.sym 63409 soc.cpu.mem_rdata_q[29]
.sym 63412 $false
.sym 63413 $false
.sym 63414 soc.cpu.irq_mask[23]
.sym 63415 soc.cpu.irq_pending[23]
.sym 63416 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264
.sym 63417 clk_16mhz$2$2
.sym 63418 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 63419 $abc$72873$new_n8497_
.sym 63420 $abc$72873$new_n6156_
.sym 63421 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[3]_new_inv_
.sym 63422 $abc$72873$new_n6155_
.sym 63423 $abc$72873$new_n8464_
.sym 63424 $abc$72873$new_n6153_
.sym 63425 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[13]_new_
.sym 63426 soc.cpu.irq_pending[13]
.sym 63493 $false
.sym 63494 soc.cpu.mem_rdata_q[27]
.sym 63495 $abc$72873$new_n6159_
.sym 63496 soc.cpu.mem_rdata_q[26]
.sym 63499 soc.cpu.mem_rdata_q[31]
.sym 63500 soc.cpu.mem_rdata_q[25]
.sym 63501 soc.cpu.mem_rdata_q[24]
.sym 63502 soc.cpu.mem_rdata_q[28]
.sym 63505 $false
.sym 63506 $abc$72873$new_n6159_
.sym 63507 soc.cpu.mem_rdata_q[27]
.sym 63508 soc.cpu.mem_rdata_q[26]
.sym 63511 $false
.sym 63512 $abc$72873$new_n6164_
.sym 63513 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21041[5]_new_inv_
.sym 63514 soc.cpu.mem_rdata_q[21]
.sym 63517 soc.cpu.mem_rdata_q[12]
.sym 63518 $false
.sym 63519 $false
.sym 63520 $false
.sym 63523 soc.cpu.mem_rdata_q[21]
.sym 63524 $abc$72873$new_n6164_
.sym 63525 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21041[5]_new_inv_
.sym 63526 soc.cpu.mem_rdata_q[20]
.sym 63529 soc.cpu.mem_rdata_q[21]
.sym 63530 $abc$72873$new_n6158_
.sym 63531 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21041[5]_new_inv_
.sym 63532 soc.cpu.mem_rdata_q[20]
.sym 63535 $false
.sym 63536 $abc$72873$new_n6158_
.sym 63537 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21041[5]_new_inv_
.sym 63538 soc.cpu.mem_rdata_q[21]
.sym 63539 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 63540 clk_16mhz$2$2
.sym 63541 $false
.sym 63542 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[4]_new_inv_
.sym 63543 $abc$72873$new_n8551_
.sym 63544 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20166[1]_new_inv_
.sym 63545 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[6]_new_
.sym 63546 $abc$72873$procmux$6797_Y[27]_new_inv_
.sym 63547 soc.cpu.reg_out[20]
.sym 63548 soc.cpu.reg_out[24]
.sym 63549 soc.cpu.reg_out[26]
.sym 63616 soc.cpu.irq_pending[23]
.sym 63617 soc.cpu.irq_pending[22]
.sym 63618 soc.cpu.irq_pending[21]
.sym 63619 soc.cpu.irq_pending[20]
.sym 63622 $false
.sym 63623 $false
.sym 63624 soc.cpu.irq_pending[20]
.sym 63625 soc.cpu.irq_mask[20]
.sym 63628 $false
.sym 63629 $false
.sym 63630 soc.cpu.irq_pending[23]
.sym 63631 soc.cpu.irq_mask[23]
.sym 63634 soc.cpu.irq_pending[22]
.sym 63635 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 63636 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[22]
.sym 63637 soc.cpu.cpu_state[3]
.sym 63640 soc.cpu.irq_pending[20]
.sym 63641 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 63642 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[20]
.sym 63643 soc.cpu.cpu_state[3]
.sym 63646 soc.cpu.irq_pending[25]
.sym 63647 soc.cpu.irq_mask[25]
.sym 63648 soc.cpu.irq_pending[30]
.sym 63649 soc.cpu.irq_mask[30]
.sym 63652 soc.cpu.cpuregs_rs1[5]
.sym 63653 $false
.sym 63654 $false
.sym 63655 $false
.sym 63658 soc.cpu.cpuregs_rs1[17]
.sym 63659 $false
.sym 63660 $false
.sym 63661 $false
.sym 63662 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989
.sym 63663 clk_16mhz$2$2
.sym 63664 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 63665 $abc$72873$new_n8631_
.sym 63666 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[6]_new_inv_
.sym 63667 $abc$72873$new_n8621_
.sym 63668 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[7]_new_inv_
.sym 63669 $abc$72873$new_n8651_
.sym 63670 $abc$72873$new_n8671_
.sym 63671 soc.cpu.irq_mask[7]
.sym 63672 soc.cpu.irq_mask[14]
.sym 63739 $false
.sym 63740 $false
.sym 63741 soc.cpu.irq_pending[22]
.sym 63742 soc.cpu.irq_mask[22]
.sym 63745 $false
.sym 63746 $false
.sym 63747 soc.cpu.irq_pending[16]
.sym 63748 soc.cpu.irq_mask[16]
.sym 63751 $false
.sym 63752 $false
.sym 63753 $abc$72873$new_n6772_
.sym 63754 $abc$72873$new_n6765_
.sym 63757 $false
.sym 63758 soc.cpu.irq_pending[30]
.sym 63759 soc.cpu.irq_state[1]
.sym 63760 soc.cpu.irq_mask[30]
.sym 63763 $false
.sym 63764 $false
.sym 63765 soc.cpu.irq_pending[26]
.sym 63766 soc.cpu.irq_mask[26]
.sym 63769 soc.cpu.mem_do_rinst
.sym 63770 soc.cpu.mem_do_prefetch
.sym 63771 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[5]
.sym 63772 soc.cpu.reg_op1[7]
.sym 63775 soc.cpu.mem_do_rinst
.sym 63776 soc.cpu.mem_do_prefetch
.sym 63777 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[27]
.sym 63778 soc.cpu.reg_op1[29]
.sym 63781 $false
.sym 63782 $false
.sym 63783 $false
.sym 63784 $false
.sym 63785 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271
.sym 63786 clk_16mhz$2$2
.sym 63787 $false
.sym 63788 $abc$72873$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 63789 $abc$72873$new_n6668_
.sym 63790 $abc$72873$new_n5292_
.sym 63791 $abc$72873$new_n6667_
.sym 63792 $abc$72873$new_n9392_
.sym 63793 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21041[5]_new_inv_
.sym 63794 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[28]_new_
.sym 63795 soc.cpu.reg_op1[20]
.sym 63862 $false
.sym 63863 soc.cpu.mem_rdata_q[9]
.sym 63864 soc.cpu.is_sb_sh_sw
.sym 63865 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 63868 $false
.sym 63869 soc.cpu.mem_rdata_q[11]
.sym 63870 soc.cpu.is_sb_sh_sw
.sym 63871 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 63874 $false
.sym 63875 soc.cpu.irq_pending[25]
.sym 63876 soc.cpu.irq_state[1]
.sym 63877 soc.cpu.irq_mask[25]
.sym 63880 soc.cpu.pcpi_div.quotient_msk[13]
.sym 63881 $false
.sym 63882 $false
.sym 63883 $false
.sym 63886 soc.cpu.pcpi_div.quotient_msk[15]
.sym 63887 $false
.sym 63888 $false
.sym 63889 $false
.sym 63892 soc.cpu.pcpi_div.quotient_msk[6]
.sym 63893 $false
.sym 63894 $false
.sym 63895 $false
.sym 63898 soc.cpu.pcpi_div.quotient_msk[16]
.sym 63899 $false
.sym 63900 $false
.sym 63901 $false
.sym 63904 soc.cpu.pcpi_div.quotient_msk[14]
.sym 63905 $false
.sym 63906 $false
.sym 63907 $false
.sym 63908 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 63909 clk_16mhz$2$2
.sym 63910 soc.cpu.pcpi_div.start$2
.sym 63911 $abc$72873$new_n6669_
.sym 63912 $abc$72873$new_n5196_
.sym 63913 $abc$72873$new_n6659_
.sym 63914 soc.cpu.irq_pending[16]
.sym 63915 soc.cpu.irq_pending[14]
.sym 63916 soc.cpu.irq_pending[28]
.sym 63917 soc.cpu.irq_pending[17]
.sym 63918 soc.cpu.irq_pending[6]
.sym 63985 $false
.sym 63986 $false
.sym 63987 $abc$72873$new_n5305_
.sym 63988 $abc$72873$new_n6202_
.sym 63991 $abc$72873$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 63992 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21598[2]_new_inv_
.sym 63993 $abc$72873$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 63994 $abc$72873$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 63997 $abc$72873$new_n5243_
.sym 63998 $abc$72873$new_n5128_
.sym 63999 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 64000 soc.cpu.mem_rdata_latched[5]
.sym 64003 $false
.sym 64004 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21598[2]_new_inv_
.sym 64005 $abc$72873$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 64006 $abc$72873$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 64009 $false
.sym 64010 $false
.sym 64011 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_
.sym 64012 $abc$72873$new_n5196_
.sym 64015 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 64016 $abc$72873$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 64017 $abc$72873$auto$simplemap.cc:309:simplemap_lut$8815_new_
.sym 64018 $abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_
.sym 64021 $abc$72873$new_n5196_
.sym 64022 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21491[0]_new_inv_
.sym 64023 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21531[2]_new_inv_
.sym 64024 soc.cpu.mem_rdata_latched[6]
.sym 64027 $abc$72873$new_n6202_
.sym 64028 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$21610[1]_new_
.sym 64029 $abc$72873$new_n6204_
.sym 64030 $abc$72873$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 64031 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 64032 clk_16mhz$2$2
.sym 64033 $false
.sym 64034 $abc$72873$new_n6710_
.sym 64035 $abc$72873$new_n6715_
.sym 64036 $abc$72873$new_n6796_
.sym 64037 $abc$72873$new_n6772_
.sym 64038 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48898
.sym 64039 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21647[0]_new_inv_
.sym 64040 $abc$72873$new_n6773_
.sym 64041 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 64108 $false
.sym 64109 $abc$72873$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 64110 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 64111 $abc$72873$new_n6203_
.sym 64114 $false
.sym 64115 $false
.sym 64116 soc.cpu.mem_rdata_latched[5]
.sym 64117 soc.cpu.mem_rdata_latched[4]
.sym 64120 $false
.sym 64121 $false
.sym 64122 soc.cpu.mem_rdata_latched[6]
.sym 64123 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21531[2]_new_inv_
.sym 64126 $abc$72873$new_n5305_
.sym 64127 $abc$72873$new_n5319_
.sym 64128 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21647[0]_new_inv_
.sym 64129 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$21610[1]_new_
.sym 64132 $abc$72873$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 64133 soc.cpu.mem_rdata_latched[5]
.sym 64134 soc.cpu.mem_rdata_latched[4]
.sym 64135 soc.cpu.mem_rdata_latched[6]
.sym 64138 $false
.sym 64139 $false
.sym 64140 soc.cpu.irq_state[1]
.sym 64141 soc.cpu.irq_state[0]
.sym 64144 $false
.sym 64145 $false
.sym 64146 soc.cpu.irq_mask[9]
.sym 64147 soc.cpu.irq_pending[9]
.sym 64150 $false
.sym 64151 $false
.sym 64152 soc.cpu.irq_mask[22]
.sym 64153 soc.cpu.irq_pending[22]
.sym 64154 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264
.sym 64155 clk_16mhz$2$2
.sym 64156 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 64157 $abc$72873$new_n5128_
.sym 64158 $abc$72873$new_n5129_
.sym 64159 $abc$72873$new_n6765_
.sym 64160 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:848$2140_Y_new_
.sym 64161 $abc$72873$new_n9466_
.sym 64162 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$27601[0]_new_inv_
.sym 64163 $abc$72873$new_n6763_
.sym 64164 soc.cpu.instr_lui
.sym 64231 $false
.sym 64232 $false
.sym 64233 soc.cpu.mem_rdata_latched[2]
.sym 64234 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 64237 $false
.sym 64238 soc.cpu.mem_rdata_latched[3]
.sym 64239 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21557[1]_new_inv_
.sym 64240 soc.cpu.mem_rdata_latched[2]
.sym 64243 $false
.sym 64244 $false
.sym 64245 $abc$72873$new_n6120_
.sym 64246 soc.cpu.mem_rdata_latched[3]
.sym 64249 $false
.sym 64250 soc.cpu.mem_rdata_latched[5]
.sym 64251 soc.cpu.mem_rdata_latched[4]
.sym 64252 soc.cpu.mem_rdata_latched[6]
.sym 64255 $abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 64256 $abc$72873$new_n6632_
.sym 64257 $abc$72873$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_
.sym 64258 soc.cpu.mem_rdata_latched[2]
.sym 64261 $abc$72873$new_n6632_
.sym 64262 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21579[1]_new_inv_
.sym 64263 $abc$72873$new_n6120_
.sym 64264 soc.cpu.mem_rdata_latched[3]
.sym 64267 $abc$72873$new_n6769_
.sym 64268 $abc$72873$new_n6763_
.sym 64269 $abc$72873$techmap$techmap\soc.cpu.$procmux$4729.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16372_Y[0]_new_inv_
.sym 64270 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_
.sym 64273 $abc$72873$new_n6761_
.sym 64274 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:851$2144_Y_new_
.sym 64275 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21675[0]_new_inv_
.sym 64276 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21579[1]_new_inv_
.sym 64277 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 64278 clk_16mhz$2$2
.sym 64279 $false
.sym 64280 $abc$72873$techmap$techmap\soc.cpu.$procmux$4729.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16372_Y[0]_new_inv_
.sym 64281 $abc$72873$new_n6787_
.sym 64282 $abc$72873$new_n6767_
.sym 64283 $abc$72873$auto$wreduce.cc:454:run$7237[1]_new_inv_
.sym 64284 $abc$72873$new_n6768_
.sym 64285 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_
.sym 64286 $abc$72873$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16418_Y_new_
.sym 64287 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 64354 $false
.sym 64355 $abc$72873$new_n5294_
.sym 64356 $abc$72873$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.sym 64357 $abc$72873$auto$wreduce.cc:454:run$7237[1]_new_inv_
.sym 64360 $false
.sym 64361 soc.cpu.mem_rdata_latched[12]
.sym 64362 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21432[0]_new_inv_
.sym 64363 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21557[1]_new_inv_
.sym 64366 $false
.sym 64367 $false
.sym 64368 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21557[1]_new_inv_
.sym 64369 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21432[0]_new_inv_
.sym 64378 $false
.sym 64379 $false
.sym 64380 soc.cpu.mem_rdata_latched[3]
.sym 64381 soc.cpu.mem_rdata_latched[2]
.sym 64384 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 64385 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21843_new_inv_
.sym 64386 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21557[1]_new_inv_
.sym 64387 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21432[0]_new_inv_
.sym 64390 $false
.sym 64391 $false
.sym 64392 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21432[0]_new_inv_
.sym 64393 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 64396 $abc$72873$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16418_Y_new_
.sym 64397 $abc$72873$new_n5294_
.sym 64398 $abc$72873$new_n5273_
.sym 64399 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:506$2083_Y_new_
.sym 64406 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.sym 64599 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913
.sym 64627 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[2]
.sym 64628 flash_io2_do
.sym 64631 soc.simpleuart.recv_divcnt[1]
.sym 64700 $false
.sym 64701 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$57728[1]_new_inv_
.sym 64702 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$35453_new_
.sym 64703 $abc$72873$new_n5947_
.sym 64706 $false
.sym 64707 $false
.sym 64708 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$57728[1]_new_inv_
.sym 64709 $abc$72873$auto$rtlil.cc:1875:Or$7410_new_inv_
.sym 64724 $false
.sym 64725 $false
.sym 64726 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$57931[1]_new_
.sym 64727 $abc$72873$auto$rtlil.cc:1875:Or$7410_new_inv_
.sym 64730 $false
.sym 64731 $false
.sym 64732 resetn$2
.sym 64733 $abc$72873$new_n5947_
.sym 64749 flash_io2_di
.sym 64753 $abc$72873$techmap\soc.spimemio.$ternary$spimemio.v:168$80_Y_new_inv_
.sym 64754 $abc$72873$techmap\soc.spimemio.$ternary$spimemio.v:167$78_Y_new_inv_
.sym 64755 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[2]
.sym 64756 $abc$72873$techmap\soc.spimemio.$ternary$spimemio.v:166$76_Y_new_inv_
.sym 64757 $abc$72873$techmap\encoderR.$procmux$2678_Y[2]_new_inv_
.sym 64758 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[6]
.sym 64759 $abc$72873$techmap\encoderR.$procmux$2678_Y[6]_new_inv_
.sym 64760 $abc$72873$techmap\soc.spimemio.$ternary$spimemio.v:169$82_Y_new_inv_
.sym 64869 $abc$72873$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.sym 64870 $false
.sym 64871 $false
.sym 64872 $false
.sym 64875 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6138.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y
.sym 64876 $false
.sym 64877 $false
.sym 64878 $false
.sym 64881 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6190.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y
.sym 64882 $false
.sym 64883 $false
.sym 64884 $false
.sym 64899 $abc$72873$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.sym 64900 $false
.sym 64901 $false
.sym 64902 $false
.sym 64909 $true
.sym 64910 clk_16mhz$2$2
.sym 64911 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 64912 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[15]
.sym 64913 $abc$72873$techmap\encoderR.$procmux$2678_Y[15]_new_inv_
.sym 64914 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[4]
.sym 64915 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[7]
.sym 64916 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[1]
.sym 64917 $abc$72873$new_n5939_
.sym 64918 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[0]
.sym 64919 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[6]
.sym 64948 $true
.sym 64985 $auto$alumacc.cc:474:replace_alu$7412.C[1]
.sym 64987 soc.simpleuart.cfg_divider[1]
.sym 64988 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[0]
.sym 64991 $auto$alumacc.cc:474:replace_alu$7412.C[2]
.sym 64993 soc.simpleuart.cfg_divider[2]
.sym 64994 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[1]
.sym 64997 $auto$alumacc.cc:474:replace_alu$7412.C[3]
.sym 64999 soc.simpleuart.cfg_divider[3]
.sym 65000 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[2]
.sym 65003 $auto$alumacc.cc:474:replace_alu$7412.C[4]
.sym 65005 soc.simpleuart.cfg_divider[4]
.sym 65006 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[3]
.sym 65009 $auto$alumacc.cc:474:replace_alu$7412.C[5]
.sym 65011 soc.simpleuart.cfg_divider[5]
.sym 65012 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[4]
.sym 65015 $auto$alumacc.cc:474:replace_alu$7412.C[6]
.sym 65017 soc.simpleuart.cfg_divider[6]
.sym 65018 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[5]
.sym 65021 $auto$alumacc.cc:474:replace_alu$7412.C[7]
.sym 65023 soc.simpleuart.cfg_divider[7]
.sym 65024 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[6]
.sym 65027 $auto$alumacc.cc:474:replace_alu$7412.C[8]
.sym 65029 soc.simpleuart.cfg_divider[8]
.sym 65030 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[7]
.sym 65035 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[9]
.sym 65036 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[12]
.sym 65037 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[14]
.sym 65038 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[15]
.sym 65039 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[13]
.sym 65040 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[16]
.sym 65041 $abc$72873$techmap\encoderR.$procmux$2678_Y[16]_new_inv_
.sym 65042 soc.spimemio.config_do[2]
.sym 65071 $auto$alumacc.cc:474:replace_alu$7412.C[8]
.sym 65108 $auto$alumacc.cc:474:replace_alu$7412.C[9]
.sym 65110 soc.simpleuart.cfg_divider[9]
.sym 65111 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[8]
.sym 65114 $auto$alumacc.cc:474:replace_alu$7412.C[10]
.sym 65116 soc.simpleuart.cfg_divider[10]
.sym 65117 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[9]
.sym 65120 $auto$alumacc.cc:474:replace_alu$7412.C[11]
.sym 65122 soc.simpleuart.cfg_divider[11]
.sym 65123 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[10]
.sym 65126 $auto$alumacc.cc:474:replace_alu$7412.C[12]
.sym 65128 soc.simpleuart.cfg_divider[12]
.sym 65129 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[11]
.sym 65132 $auto$alumacc.cc:474:replace_alu$7412.C[13]
.sym 65134 soc.simpleuart.cfg_divider[13]
.sym 65135 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[12]
.sym 65138 $auto$alumacc.cc:474:replace_alu$7412.C[14]
.sym 65140 soc.simpleuart.cfg_divider[14]
.sym 65141 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[13]
.sym 65144 $auto$alumacc.cc:474:replace_alu$7412.C[15]
.sym 65146 soc.simpleuart.cfg_divider[15]
.sym 65147 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[14]
.sym 65150 $auto$alumacc.cc:474:replace_alu$7412.C[16]
.sym 65152 soc.simpleuart.cfg_divider[16]
.sym 65153 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[15]
.sym 65158 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[8]
.sym 65159 $abc$72873$new_n5941_
.sym 65160 $abc$72873$new_n5923_
.sym 65161 $abc$72873$new_n5942_
.sym 65162 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[17]
.sym 65163 $abc$72873$new_n9426_
.sym 65164 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[21]
.sym 65165 pwmIB.counterI[0]
.sym 65194 $auto$alumacc.cc:474:replace_alu$7412.C[16]
.sym 65231 $auto$alumacc.cc:474:replace_alu$7412.C[17]
.sym 65233 soc.simpleuart.cfg_divider[17]
.sym 65234 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[16]
.sym 65237 $auto$alumacc.cc:474:replace_alu$7412.C[18]
.sym 65239 soc.simpleuart.cfg_divider[18]
.sym 65240 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[17]
.sym 65243 $auto$alumacc.cc:474:replace_alu$7412.C[19]
.sym 65245 soc.simpleuart.cfg_divider[19]
.sym 65246 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[18]
.sym 65249 $auto$alumacc.cc:474:replace_alu$7412.C[20]
.sym 65251 soc.simpleuart.cfg_divider[20]
.sym 65252 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[19]
.sym 65255 $auto$alumacc.cc:474:replace_alu$7412.C[21]
.sym 65257 soc.simpleuart.cfg_divider[21]
.sym 65258 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[20]
.sym 65261 $auto$alumacc.cc:474:replace_alu$7412.C[22]
.sym 65263 soc.simpleuart.cfg_divider[22]
.sym 65264 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[21]
.sym 65267 $auto$alumacc.cc:474:replace_alu$7412.C[23]
.sym 65269 soc.simpleuart.cfg_divider[23]
.sym 65270 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[22]
.sym 65273 $auto$alumacc.cc:474:replace_alu$7412.C[24]
.sym 65275 soc.simpleuart.cfg_divider[24]
.sym 65276 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[23]
.sym 65281 $abc$72873$new_n5922_
.sym 65282 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[26]
.sym 65283 $abc$72873$new_n5925_
.sym 65284 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[30]
.sym 65285 $abc$72873$new_n5924_
.sym 65286 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[28]
.sym 65287 $abc$72873$new_n5926_
.sym 65288 soc.simpleuart.recv_pattern[0]
.sym 65317 $auto$alumacc.cc:474:replace_alu$7412.C[24]
.sym 65354 $auto$alumacc.cc:474:replace_alu$7412.C[25]
.sym 65356 soc.simpleuart.cfg_divider[25]
.sym 65357 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[24]
.sym 65360 $auto$alumacc.cc:474:replace_alu$7412.C[26]
.sym 65362 soc.simpleuart.cfg_divider[26]
.sym 65363 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[25]
.sym 65366 $auto$alumacc.cc:474:replace_alu$7412.C[27]
.sym 65368 soc.simpleuart.cfg_divider[27]
.sym 65369 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[26]
.sym 65372 $auto$alumacc.cc:474:replace_alu$7412.C[28]
.sym 65374 soc.simpleuart.cfg_divider[28]
.sym 65375 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[27]
.sym 65378 $auto$alumacc.cc:474:replace_alu$7412.C[29]
.sym 65380 soc.simpleuart.cfg_divider[29]
.sym 65381 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[28]
.sym 65384 $auto$alumacc.cc:474:replace_alu$7412.C[30]
.sym 65386 soc.simpleuart.cfg_divider[30]
.sym 65387 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[29]
.sym 65390 $abc$72873$auto$alumacc.cc:491:replace_alu$7414[31]$2
.sym 65392 soc.simpleuart.cfg_divider[31]
.sym 65393 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[30]
.sym 65400 $abc$72873$auto$alumacc.cc:491:replace_alu$7414[31]$2
.sym 65404 $abc$72873$new_n5935_
.sym 65405 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[20]
.sym 65406 $abc$72873$techmap\encoderR.$procmux$2678_Y[20]_new_inv_
.sym 65407 $abc$72873$new_n9428_
.sym 65408 $abc$72873$new_n5938_
.sym 65409 $abc$72873$new_n5937_
.sym 65410 soc.simpleuart.recv_pattern[3]
.sym 65411 soc.simpleuart.recv_pattern[4]
.sym 65478 $false
.sym 65479 $false
.sym 65480 $false
.sym 65481 soc.simpleuart.recv_divcnt[25]
.sym 65490 $false
.sym 65491 $false
.sym 65492 $false
.sym 65493 soc.simpleuart.recv_divcnt[24]
.sym 65496 $false
.sym 65497 $false
.sym 65498 $false
.sym 65499 soc.simpleuart.recv_divcnt[29]
.sym 65502 $false
.sym 65503 $false
.sym 65504 $false
.sym 65505 soc.simpleuart.recv_divcnt[23]
.sym 65508 $false
.sym 65509 $false
.sym 65510 $false
.sym 65511 soc.simpleuart.recv_divcnt[20]
.sym 65514 soc.spimemio.xfer.ibuffer[5]
.sym 65515 $false
.sym 65516 $false
.sym 65517 $false
.sym 65520 soc.spimemio.xfer.ibuffer[3]
.sym 65521 $false
.sym 65522 $false
.sym 65523 $false
.sym 65524 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59292
.sym 65525 clk_16mhz$2$2
.sym 65526 $false
.sym 65527 $abc$72873$new_n5062_
.sym 65528 $abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[5]_new_
.sym 65529 $abc$72873$new_n5107_
.sym 65530 $abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[2]_new_
.sym 65531 $abc$72873$new_n5093_
.sym 65532 soc.simpleuart.recv_buf_data[3]
.sym 65533 soc.simpleuart.recv_buf_data[5]
.sym 65601 $false
.sym 65602 $abc$72873$new_n4854_
.sym 65603 soc.simpleuart.recv_buf_valid
.sym 65604 soc.simpleuart.recv_buf_data[2]
.sym 65607 $abc$72873$new_n4889_
.sym 65608 $abc$72873$soc.simpleuart_reg_dat_do[4]_new_inv_
.sym 65609 soc.simpleuart.cfg_divider[4]
.sym 65610 $abc$72873$new_n4891_
.sym 65613 $false
.sym 65614 $false
.sym 65615 soc.simpleuart.recv_buf_valid
.sym 65616 soc.simpleuart.recv_buf_data[4]
.sym 65619 soc.ram_ready
.sym 65620 soc.memory.rdata[4]
.sym 65621 $abc$72873$new_n5077_
.sym 65622 $abc$72873$new_n5075_
.sym 65625 soc.cpu.mem_wdata[2]
.sym 65626 $false
.sym 65627 $false
.sym 65628 $false
.sym 65631 soc.cpu.mem_wdata[5]
.sym 65632 $false
.sym 65633 $false
.sym 65634 $false
.sym 65637 soc.cpu.mem_wdata[7]
.sym 65638 $false
.sym 65639 $false
.sym 65640 $false
.sym 65647 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44273
.sym 65648 clk_16mhz$2$2
.sym 65649 $false
.sym 65650 $abc$72873$techmap\encoderR.$procmux$2675_Y[20]_new_inv_
.sym 65651 $abc$72873$new_n4889_
.sym 65652 $abc$72873$new_n4872_
.sym 65653 $abc$72873$new_n4888_
.sym 65654 $abc$72873$new_n4891_
.sym 65655 encoderR.encoderCount[20]
.sym 65656 soc.simpleuart.recv_buf_valid
.sym 65657 encoderR.encoderCount[16]
.sym 65724 $false
.sym 65725 $false
.sym 65726 $abc$72873$new_n4811_
.sym 65727 soc.spimemio.rdata[13]
.sym 65730 soc.simpleuart.recv_buf_data[6]
.sym 65731 $abc$72873$new_n4854_
.sym 65732 $abc$72873$new_n4859_
.sym 65733 soc.simpleuart.cfg_divider[6]
.sym 65736 $false
.sym 65737 $false
.sym 65738 soc.ram_ready
.sym 65739 soc.memory.rdata[3]
.sym 65742 $false
.sym 65743 $abc$72873$new_n4854_
.sym 65744 soc.simpleuart.recv_buf_valid
.sym 65745 soc.simpleuart.recv_buf_data[1]
.sym 65748 $false
.sym 65749 $false
.sym 65750 soc.simpleuart.recv_buf_valid
.sym 65751 soc.simpleuart.recv_buf_data[0]
.sym 65754 soc.simpleuart.recv_buf_data[7]
.sym 65755 $abc$72873$new_n4889_
.sym 65756 $abc$72873$new_n4891_
.sym 65757 soc.simpleuart.cfg_divider[7]
.sym 65760 $abc$72873$new_n5108_
.sym 65761 $abc$72873$new_n5053_
.sym 65762 $abc$72873$new_n5107_
.sym 65763 $abc$72873$new_n5106_
.sym 65766 soc.spimemio.xfer.ibuffer[3]
.sym 65767 $false
.sym 65768 $false
.sym 65769 $false
.sym 65770 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59444
.sym 65771 clk_16mhz$2$2
.sym 65772 $false
.sym 65773 $abc$72873$techmap\encoderR.$procmux$2675_Y[16]_new_inv_
.sym 65775 $abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[0]_new_
.sym 65776 soc.simpleuart.cfg_divider[25]
.sym 65777 soc.simpleuart.cfg_divider[29]
.sym 65778 soc.simpleuart.cfg_divider[31]
.sym 65779 soc.simpleuart.cfg_divider[26]
.sym 65847 $false
.sym 65848 resetn$2
.sym 65849 soc.cpu.mem_wstrb[2]
.sym 65850 $abc$72873$new_n4859_
.sym 65859 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 65860 $abc$72873$new_n4811_
.sym 65861 $abc$72873$new_n9363_
.sym 65862 $abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[1]_new_
.sym 65865 $false
.sym 65866 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 65867 iomem_rdata[1]
.sym 65868 soc.spimemio.rdata[1]
.sym 65871 soc.ram_ready
.sym 65872 soc.memory.rdata[1]
.sym 65873 $abc$72873$new_n4864_
.sym 65874 $abc$72873$new_n4865_
.sym 65877 soc.spimemio.din_tag[2]
.sym 65878 $false
.sym 65879 $false
.sym 65880 $false
.sym 65883 soc.spimemio.din_tag[1]
.sym 65884 $false
.sym 65885 $false
.sym 65886 $false
.sym 65889 soc.spimemio.din_tag[0]
.sym 65890 $false
.sym 65891 $false
.sym 65892 $false
.sym 65893 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730
.sym 65894 clk_16mhz$2$2
.sym 65895 $abc$72873$auto$rtlil.cc:1981:NotGate$72771
.sym 65896 $abc$72873$new_n9380_
.sym 65897 $abc$72873$new_n5116_
.sym 65898 $abc$72873$new_n4900_
.sym 65899 $abc$72873$new_n5069_
.sym 65900 $abc$72873$new_n5115_
.sym 65902 $abc$72873$soc.cpu.mem_rdata[2]_new_inv_
.sym 65903 soc.simpleuart.cfg_divider[19]
.sym 65970 $false
.sym 65971 soc.spimemio.xfer.xfer_tag_q[1]
.sym 65972 $abc$72873$new_n6037_
.sym 65973 $abc$72873$techmap\soc.spimemio.$procmux$6266_Y_new_inv_
.sym 65976 $false
.sym 65977 soc.spimemio.xfer.xfer_tag_q[1]
.sym 65978 $abc$72873$new_n6035_
.sym 65979 $abc$72873$techmap\soc.spimemio.$procmux$6266_Y_new_inv_
.sym 65982 $false
.sym 65983 $false
.sym 65984 $abc$72873$new_n6035_
.sym 65985 $abc$72873$new_n6027_
.sym 65988 soc.spimemio.xfer.xfer_tag_q[0]
.sym 65989 soc.spimemio.xfer.xfer_tag_q[3]
.sym 65990 soc.spimemio.xfer.xfer_tag_q[2]
.sym 65991 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.sym 65994 $false
.sym 65995 $false
.sym 65996 $abc$72873$techmap\soc.spimemio.$procmux$6266_Y_new_inv_
.sym 65997 soc.spimemio.xfer.xfer_tag_q[1]
.sym 66000 $abc$72873$new_n6027_
.sym 66001 soc.spimemio.xfer.xfer_tag_q[2]
.sym 66002 soc.spimemio.xfer.xfer_tag_q[3]
.sym 66003 soc.spimemio.xfer.xfer_tag_q[0]
.sym 66006 soc.spimemio.xfer.xfer_tag_q[3]
.sym 66007 soc.spimemio.xfer.xfer_tag_q[2]
.sym 66008 soc.spimemio.xfer.xfer_tag_q[0]
.sym 66009 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.sym 66012 soc.spimemio.buffer[19]
.sym 66013 $false
.sym 66014 $false
.sym 66015 $false
.sym 66016 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 66017 clk_16mhz$2$2
.sym 66018 $false
.sym 66019 $abc$72873$new_n4899_
.sym 66020 $abc$72873$new_n5707_
.sym 66021 $abc$72873$new_n5068_
.sym 66022 $abc$72873$auto$simplemap.cc:168:logic_reduce$23493_new_inv_
.sym 66023 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23368_Y[2]_new_
.sym 66024 $abc$72873$new_n5708_
.sym 66025 soc.spimemio.config_dummy[0]
.sym 66026 soc.spimemio.config_dummy[2]
.sym 66099 $false
.sym 66100 $false
.sym 66101 soc.cpu.pcpi_mul.mul_finish
.sym 66102 resetn$2
.sym 66105 $false
.sym 66106 $false
.sym 66107 $abc$72873$new_n6026_
.sym 66108 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.sym 66111 $false
.sym 66112 $false
.sym 66113 resetn$2
.sym 66114 $abc$72873$new_n5739_
.sym 66117 $abc$72873$new_n5054_
.sym 66118 $abc$72873$new_n5053_
.sym 66119 soc.ram_ready
.sym 66120 soc.memory.rdata[6]
.sym 66123 $abc$72873$new_n5254_
.sym 66124 $abc$72873$new_n5053_
.sym 66125 soc.ram_ready
.sym 66126 soc.memory.rdata[7]
.sym 66129 $false
.sym 66130 $false
.sym 66131 soc.ram_ready
.sym 66132 $abc$72873$new_n4872_
.sym 66135 soc.cpu.mem_wdata[24]
.sym 66136 $false
.sym 66137 $false
.sym 66138 $false
.sym 66139 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57645
.sym 66140 clk_16mhz$2$2
.sym 66141 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 66142 $abc$72873$new_n5702_
.sym 66143 $abc$72873$new_n5114_
.sym 66144 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36394[0]_new_
.sym 66145 $abc$72873$new_n5673_
.sym 66146 $abc$72873$new_n5686_
.sym 66147 $abc$72873$new_n5701_
.sym 66148 soc.spimemio.din_data[3]
.sym 66149 soc.spimemio.din_data[1]
.sym 66216 $false
.sym 66217 $abc$72873$new_n8440_
.sym 66218 soc.cpu.instr_rdinstr
.sym 66219 soc.cpu.count_instr[8]
.sym 66222 soc.cpu.count_instr[40]
.sym 66223 soc.cpu.instr_rdinstrh
.sym 66224 soc.cpu.instr_rdcycleh
.sym 66225 soc.cpu.count_cycle[40]
.sym 66228 $false
.sym 66229 $false
.sym 66230 $false
.sym 66231 soc.spimemio.jump
.sym 66234 $false
.sym 66235 $false
.sym 66236 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58543_new_inv_
.sym 66237 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23589_Y[0]_new_
.sym 66240 $false
.sym 66241 soc.cpu.mem_wstrb[2]
.sym 66242 resetn$2
.sym 66243 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 66246 $false
.sym 66247 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66248 iomem_rdata[3]
.sym 66249 soc.spimemio.rdata[3]
.sym 66252 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66253 $abc$72873$new_n4811_
.sym 66254 $abc$72873$new_n9388_
.sym 66255 $abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[3]_new_
.sym 66258 $abc$72873$techmap\soc.spimemio.$procmux$6356_Y
.sym 66259 $false
.sym 66260 $false
.sym 66261 $false
.sym 66262 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59607
.sym 66263 clk_16mhz$2$2
.sym 66264 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.sym 66265 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23368_Y[1]_new_
.sym 66266 $abc$72873$new_n5158_
.sym 66267 $abc$72873$new_n4898_
.sym 66268 $abc$72873$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 66269 soc.cpu.mem_rdata[16]
.sym 66270 $abc$72873$new_n5714_
.sym 66271 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[9]_new_inv_
.sym 66272 soc.spimemio.buffer[23]
.sym 66339 $false
.sym 66340 $abc$72873$new_n8579_
.sym 66341 soc.cpu.instr_rdinstr
.sym 66342 soc.cpu.count_instr[21]
.sym 66345 soc.cpu.count_instr[39]
.sym 66346 soc.cpu.instr_rdinstrh
.sym 66347 soc.cpu.instr_rdcycleh
.sym 66348 soc.cpu.count_cycle[39]
.sym 66351 $false
.sym 66352 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66353 $abc$72873$new_n4811_
.sym 66354 soc.spimemio.rdata[16]
.sym 66357 $false
.sym 66358 $abc$72873$new_n8426_
.sym 66359 soc.cpu.instr_rdinstr
.sym 66360 soc.cpu.count_instr[7]
.sym 66363 soc.cpu.count_instr[53]
.sym 66364 soc.cpu.instr_rdinstrh
.sym 66365 soc.cpu.instr_rdcycleh
.sym 66366 soc.cpu.count_cycle[53]
.sym 66375 soc.cpu.mem_wdata[20]
.sym 66376 $false
.sym 66377 $false
.sym 66378 $false
.sym 66381 soc.cpu.mem_wdata[21]
.sym 66382 $false
.sym 66383 $false
.sym 66384 $false
.sym 66385 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58463
.sym 66386 clk_16mhz$2$2
.sym 66387 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 66388 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[14]_new_
.sym 66389 $abc$72873$new_n8359_
.sym 66390 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[14]_new_
.sym 66391 $abc$72873$new_n8504_
.sym 66392 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33371[0]_new_inv_
.sym 66393 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[9]_new_
.sym 66394 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33374_new_inv_
.sym 66395 soc.spimemio.rdata[30]
.sym 66468 soc.cpu.count_instr[57]
.sym 66469 soc.cpu.instr_rdinstrh
.sym 66470 soc.cpu.instr_rdcycleh
.sym 66471 soc.cpu.count_cycle[57]
.sym 66474 $false
.sym 66475 $abc$72873$new_n8620_
.sym 66476 soc.cpu.instr_rdinstr
.sym 66477 soc.cpu.count_instr[25]
.sym 66480 $abc$72873$new_n8411_
.sym 66481 $abc$72873$new_n8410_
.sym 66482 soc.cpu.instr_timer
.sym 66483 soc.cpu.timer[6]
.sym 66486 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 66487 soc.cpu.pcpi_div.pcpi_wr
.sym 66488 soc.cpu.pcpi_div.pcpi_rd[6]
.sym 66489 soc.cpu.pcpi_mul.pcpi_rd[6]
.sym 66504 $false
.sym 66505 $false
.sym 66506 $false
.sym 66507 soc.cpu.count_cycle[0]
.sym 66508 $true
.sym 66509 clk_16mhz$2$2
.sym 66510 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 66511 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18316_Y_new_inv_
.sym 66512 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33336[0]_new_inv_
.sym 66513 $abc$72873$new_n8569_
.sym 66514 $abc$72873$new_n8448_
.sym 66515 $abc$72873$new_n8447_
.sym 66516 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1396$2465_Y_new_
.sym 66517 iomem_rdata[7]
.sym 66518 iomem_rdata[6]
.sym 66585 $false
.sym 66586 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66587 iomem_rdata[6]
.sym 66588 soc.spimemio.rdata[6]
.sym 66591 $false
.sym 66592 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66593 iomem_rdata[4]
.sym 66594 soc.spimemio.rdata[4]
.sym 66597 $false
.sym 66598 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66599 iomem_rdata[7]
.sym 66600 soc.spimemio.rdata[7]
.sym 66603 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66604 $abc$72873$new_n4811_
.sym 66605 $abc$72873$new_n9377_
.sym 66606 $abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[6]_new_
.sym 66609 $false
.sym 66610 resetn$2
.sym 66611 soc.cpu.cpu_state[2]
.sym 66612 $abc$72873$auto$simplemap.cc:168:logic_reduce$21822_new_inv_
.sym 66615 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66616 $abc$72873$new_n4811_
.sym 66617 $abc$72873$new_n9394_
.sym 66618 $abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[7]_new_
.sym 66621 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66622 $abc$72873$new_n4811_
.sym 66623 $abc$72873$new_n9383_
.sym 66624 $abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[4]_new_
.sym 66627 soc.cpu.instr_ecall_ebreak
.sym 66628 soc.cpu.pcpi_timeout
.sym 66629 soc.cpu.pcpi_div.pcpi_wr
.sym 66630 soc.cpu.pcpi_mul.pcpi_wr
.sym 66631 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57425
.sym 66632 clk_16mhz$2$2
.sym 66633 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 66634 $abc$72873$new_n5086_
.sym 66635 $abc$72873$new_n8346_
.sym 66636 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[17]_new_
.sym 66637 $abc$72873$new_n9386_
.sym 66638 $abc$72873$soc.cpu.mem_rdata[5]_new_inv_
.sym 66639 soc.cpu.pcpi_div.pcpi_rd[2]
.sym 66640 soc.cpu.pcpi_div.pcpi_rd[10]
.sym 66641 soc.cpu.pcpi_div.pcpi_rd[1]
.sym 66708 soc.cpu.instr_rdcycle
.sym 66709 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 66710 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18302_Y_new_inv_
.sym 66711 soc.cpu.count_cycle[6]
.sym 66714 $false
.sym 66715 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32953_new_inv_
.sym 66716 soc.cpu.instr_rdcycleh
.sym 66717 soc.cpu.count_cycle[38]
.sym 66720 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 66721 soc.cpu.pcpi_div.pcpi_wr
.sym 66722 soc.cpu.pcpi_div.pcpi_rd[10]
.sym 66723 soc.cpu.pcpi_mul.pcpi_rd[10]
.sym 66726 $false
.sym 66727 soc.cpu.cpu_state[2]
.sym 66728 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17041_Y_new_inv_
.sym 66729 $abc$72873$new_n8463_
.sym 66732 soc.cpu.instr_rdcycle
.sym 66733 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 66734 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18296_Y_new_inv_
.sym 66735 soc.cpu.count_cycle[0]
.sym 66738 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 66739 soc.cpu.pcpi_div.pcpi_wr
.sym 66740 soc.cpu.pcpi_div.pcpi_rd[26]
.sym 66741 soc.cpu.pcpi_mul.pcpi_rd[26]
.sym 66744 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66538
.sym 66745 $false
.sym 66746 $false
.sym 66747 $false
.sym 66750 soc.cpu.pcpi_div.instr_divu
.sym 66751 soc.cpu.pcpi_div.instr_div
.sym 66752 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[26]_new_inv_
.sym 66753 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[26]_new_inv_
.sym 66754 $true
.sym 66755 clk_16mhz$2$2
.sym 66756 $false
.sym 66757 $abc$72873$new_n8610_
.sym 66758 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[24]_new_
.sym 66759 soc.cpu.pcpi_div.quotient[21]
.sym 66760 soc.cpu.pcpi_div.quotient[15]
.sym 66761 soc.cpu.pcpi_div.quotient[8]
.sym 66762 soc.cpu.pcpi_div.quotient[29]
.sym 66764 soc.cpu.pcpi_div.quotient[28]
.sym 66831 $abc$72873$new_n8415_
.sym 66832 soc.cpu.cpu_state[2]
.sym 66833 $abc$72873$new_n8409_
.sym 66834 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[6]_new_
.sym 66837 soc.cpu.cpuregs_rs1[17]
.sym 66838 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 66839 soc.cpu.irq_mask[17]
.sym 66840 soc.cpu.instr_maskirq
.sym 66843 $false
.sym 66844 $false
.sym 66845 soc.cpu.irq_pending[15]
.sym 66846 soc.cpu.irq_mask[15]
.sym 66849 soc.cpu.cpuregs_rs1[6]
.sym 66850 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 66851 soc.cpu.irq_mask[6]
.sym 66852 soc.cpu.instr_maskirq
.sym 66855 soc.cpu.cpu_state[2]
.sym 66856 $abc$72873$auto$simplemap.cc:168:logic_reduce$21822_new_inv_
.sym 66857 soc.cpu.pcpi_div.pcpi_wr
.sym 66858 soc.cpu.pcpi_mul.pcpi_wr
.sym 66861 $false
.sym 66862 soc.cpu.cpu_state[2]
.sym 66863 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17057_Y_new_inv_
.sym 66864 $abc$72873$new_n8630_
.sym 66867 $false
.sym 66868 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66869 $abc$72873$new_n4811_
.sym 66870 soc.spimemio.rdata[31]
.sym 66873 $false
.sym 66874 $false
.sym 66875 soc.cpu.irq_mask[15]
.sym 66876 soc.cpu.irq_pending[15]
.sym 66877 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264
.sym 66878 clk_16mhz$2$2
.sym 66879 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 66880 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$50045[0]
.sym 66881 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$50043
.sym 66882 $abc$72873$soc.cpu.mem_rdata[0]_new_inv_
.sym 66883 soc.cpu.mem_rdata[19]
.sym 66884 $abc$72873$new_n5113_
.sym 66885 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 66886 $abc$72873$new_n9366_
.sym 66887 soc.cpu.mem_do_wdata
.sym 66954 soc.cpu.cpu_state[2]
.sym 66955 $abc$72873$new_n8333_
.sym 66956 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33273[0]_new_inv_
.sym 66957 $abc$72873$new_n8332_
.sym 66960 $false
.sym 66961 $abc$72873$new_n4998_
.sym 66962 soc.cpu.pcpi_timeout
.sym 66963 soc.cpu.instr_ecall_ebreak
.sym 66966 $false
.sym 66967 $abc$72873$auto$simplemap.cc:168:logic_reduce$21822_new_inv_
.sym 66968 soc.cpu.pcpi_mul.pcpi_wr
.sym 66969 soc.cpu.pcpi_div.pcpi_wr
.sym 66972 $false
.sym 66973 $abc$72873$new_n4998_
.sym 66974 soc.cpu.instr_ecall_ebreak
.sym 66975 soc.cpu.pcpi_timeout
.sym 66978 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 66979 soc.cpu.pcpi_div.pcpi_wr
.sym 66980 soc.cpu.pcpi_div.pcpi_rd[0]
.sym 66981 soc.cpu.pcpi_mul.pcpi_rd[0]
.sym 66984 $false
.sym 66985 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 66986 $abc$72873$procmux$6797_Y[4]_new_inv_
.sym 66987 encoderR.encoderCount[4]
.sym 66990 $false
.sym 66991 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 66992 $abc$72873$procmux$6797_Y[27]_new_inv_
.sym 66993 encoderR.encoderCount[27]
.sym 66996 $false
.sym 66997 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 66998 $abc$72873$procmux$6797_Y[19]_new_inv_
.sym 66999 encoderR.encoderCount[19]
.sym 67000 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080
.sym 67001 clk_16mhz$2$2
.sym 67002 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.sym 67003 $abc$72873$new_n5067_
.sym 67004 $abc$72873$new_n8523_
.sym 67005 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[15]_new_
.sym 67006 $abc$72873$new_n8434_
.sym 67007 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 67008 soc.cpu.pcpi_div.divisor[40]
.sym 67009 soc.cpu.pcpi_div.divisor[43]
.sym 67010 soc.cpu.pcpi_div.divisor[42]
.sym 67077 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[0]_new_
.sym 67078 soc.cpu.cpuregs_rs1[0]
.sym 67079 soc.cpu.instr_getq
.sym 67080 soc.cpu.instr_setq
.sym 67083 soc.cpu.cpuregs_rs1[22]
.sym 67084 $false
.sym 67085 $false
.sym 67086 $false
.sym 67089 soc.cpu.cpuregs_rs1[6]
.sym 67090 $false
.sym 67091 $false
.sym 67092 $false
.sym 67095 soc.cpu.cpuregs_rs1[23]
.sym 67096 $false
.sym 67097 $false
.sym 67098 $false
.sym 67101 soc.cpu.cpuregs_rs1[3]
.sym 67102 $false
.sym 67103 $false
.sym 67104 $false
.sym 67107 soc.cpu.cpuregs_rs1[1]
.sym 67108 $false
.sym 67109 $false
.sym 67110 $false
.sym 67113 soc.cpu.cpuregs_rs1[9]
.sym 67114 $false
.sym 67115 $false
.sym 67116 $false
.sym 67119 soc.cpu.cpuregs_rs1[12]
.sym 67120 $false
.sym 67121 $false
.sym 67122 $false
.sym 67123 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989
.sym 67124 clk_16mhz$2$2
.sym 67125 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 67126 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[23]_new_
.sym 67127 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[19]_new_
.sym 67128 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264
.sym 67129 soc.cpu.reg_out[6]
.sym 67130 soc.cpu.irq_pending[0]
.sym 67131 soc.cpu.reg_out[15]
.sym 67132 soc.cpu.reg_out[5]
.sym 67133 soc.cpu.reg_out[19]
.sym 67200 soc.cpu.irq_pending[15]
.sym 67201 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 67202 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[15]
.sym 67203 soc.cpu.cpu_state[3]
.sym 67206 $false
.sym 67207 $false
.sym 67208 soc.cpu.irq_state[1]
.sym 67209 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$50257[1]_new_
.sym 67212 $false
.sym 67213 $false
.sym 67214 soc.cpu.irq_pending[1]
.sym 67215 soc.cpu.irq_mask[1]
.sym 67218 $false
.sym 67219 soc.cpu.instr_getq
.sym 67220 soc.cpu.instr_setq
.sym 67221 soc.cpu.instr_retirq
.sym 67224 $false
.sym 67225 $abc$72873$new_n5008_
.sym 67226 soc.cpu.irq_active
.sym 67227 soc.cpu.irq_mask[1]
.sym 67230 $false
.sym 67231 resetn$2
.sym 67232 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$50257[1]_new_
.sym 67233 soc.cpu.irq_state[1]
.sym 67236 $false
.sym 67237 $abc$72873$new_n5008_
.sym 67238 soc.cpu.irq_mask[1]
.sym 67239 soc.cpu.irq_active
.sym 67242 $abc$72873$new_n5007_
.sym 67243 soc.cpu.irq_pending[1]
.sym 67244 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$50257[1]_new_
.sym 67245 soc.cpu.irq_mask[1]
.sym 67246 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$50231
.sym 67247 clk_16mhz$2$2
.sym 67248 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 67249 $abc$72873$new_n6051_
.sym 67250 $abc$72873$new_n6047_
.sym 67251 $abc$72873$new_n6049_
.sym 67252 $abc$72873$auto$simplemap.cc:168:logic_reduce$24736[3]_new_inv_
.sym 67253 $abc$72873$procmux$6797_Y[7]_new_inv_
.sym 67254 $abc$72873$new_n6057_
.sym 67255 $abc$72873$new_n6048_
.sym 67256 soc.cpu.irq_mask[13]
.sym 67323 soc.cpu.irq_pending[3]
.sym 67324 soc.cpu.irq_pending[2]
.sym 67325 soc.cpu.irq_pending[1]
.sym 67326 soc.cpu.irq_pending[0]
.sym 67329 soc.cpu.irq_pending[5]
.sym 67330 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 67331 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[5]
.sym 67332 soc.cpu.cpu_state[3]
.sym 67335 soc.cpu.irq_pending[7]
.sym 67336 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 67337 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[7]
.sym 67338 soc.cpu.cpu_state[3]
.sym 67341 $false
.sym 67342 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 67343 clock.counterO[4]
.sym 67344 encoderL.encoderCount[4]
.sym 67347 soc.cpu.irq_pending[1]
.sym 67348 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 67349 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[1]
.sym 67350 soc.cpu.cpu_state[3]
.sym 67353 $false
.sym 67354 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 67355 clock.counterO[6]
.sym 67356 encoderL.encoderCount[6]
.sym 67359 $false
.sym 67360 $false
.sym 67361 soc.cpu.irq_pending[7]
.sym 67362 soc.cpu.irq_mask[7]
.sym 67365 $false
.sym 67366 $abc$72873$new_n8464_
.sym 67367 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[10]_new_
.sym 67368 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[10]_new_
.sym 67369 $true
.sym 67370 clk_16mhz$2$2
.sym 67371 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 67372 $abc$72873$new_n8389_
.sym 67373 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[2]_new_inv_
.sym 67374 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1070$2339_Y_new_
.sym 67375 $abc$72873$new_n6147_
.sym 67376 $abc$72873$new_n8442_
.sym 67377 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[16]_new_
.sym 67378 soc.cpu.reg_out[12]
.sym 67379 soc.cpu.reg_out[9]
.sym 67446 $abc$72873$new_n6147_
.sym 67447 $abc$72873$new_n6150_
.sym 67448 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_
.sym 67449 $abc$72873$new_n6153_
.sym 67452 $false
.sym 67453 $false
.sym 67454 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[2]_new_inv_
.sym 67455 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[3]_new_inv_
.sym 67458 soc.cpu.irq_pending[6]
.sym 67459 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 67460 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[6]
.sym 67461 soc.cpu.cpu_state[3]
.sym 67464 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[0]_new_inv_
.sym 67465 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[1]_new_inv_
.sym 67466 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20161[1]_new_inv_
.sym 67467 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20166[1]_new_inv_
.sym 67470 soc.cpu.irq_pending[7]
.sym 67471 soc.cpu.irq_pending[6]
.sym 67472 soc.cpu.irq_pending[5]
.sym 67473 soc.cpu.irq_pending[4]
.sym 67476 soc.cpu.mem_rdata_q[5]
.sym 67477 $false
.sym 67478 $false
.sym 67479 $false
.sym 67482 soc.cpu.mem_rdata_q[2]
.sym 67483 $false
.sym 67484 $false
.sym 67485 $false
.sym 67488 $abc$72873$new_n6156_
.sym 67489 soc.cpu.mem_rdata_q[8]
.sym 67490 soc.cpu.mem_rdata_q[7]
.sym 67491 $abc$72873$new_n6146_
.sym 67492 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 67493 clk_16mhz$2$2
.sym 67494 $false
.sym 67495 $abc$72873$procmux$6797_Y[19]_new_inv_
.sym 67496 $abc$72873$new_n8486_
.sym 67497 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[22]_new_
.sym 67498 $abc$72873$new_n8475_
.sym 67499 soc.cpu.reg_out[27]
.sym 67500 soc.cpu.reg_out[22]
.sym 67501 soc.cpu.reg_out[13]
.sym 67502 soc.cpu.reg_out[14]
.sym 67569 soc.cpu.irq_pending[13]
.sym 67570 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 67571 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[13]
.sym 67572 soc.cpu.cpu_state[3]
.sym 67575 $false
.sym 67576 soc.cpu.mem_rdata_q[14]
.sym 67577 soc.cpu.mem_rdata_q[10]
.sym 67578 soc.cpu.mem_rdata_q[9]
.sym 67581 soc.cpu.irq_pending[15]
.sym 67582 soc.cpu.irq_pending[14]
.sym 67583 soc.cpu.irq_pending[13]
.sym 67584 soc.cpu.irq_pending[12]
.sym 67587 soc.cpu.mem_rdata_q[24]
.sym 67588 soc.cpu.mem_rdata_q[12]
.sym 67589 soc.cpu.mem_rdata_q[13]
.sym 67590 soc.cpu.mem_rdata_q[11]
.sym 67593 soc.cpu.irq_pending[10]
.sym 67594 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 67595 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[10]
.sym 67596 soc.cpu.cpu_state[3]
.sym 67599 $false
.sym 67600 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21041[5]_new_inv_
.sym 67601 $abc$72873$new_n6155_
.sym 67602 soc.cpu.mem_rdata_q[21]
.sym 67605 $false
.sym 67606 $false
.sym 67607 soc.cpu.irq_pending[13]
.sym 67608 soc.cpu.irq_mask[13]
.sym 67611 $false
.sym 67612 $false
.sym 67613 soc.cpu.irq_mask[13]
.sym 67614 soc.cpu.irq_pending[13]
.sym 67615 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264
.sym 67616 clk_16mhz$2$2
.sym 67617 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 67618 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[20]_new_
.sym 67619 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[19]_new_
.sym 67620 $abc$72873$new_n8581_
.sym 67621 $abc$72873$new_n8561_
.sym 67622 soc.cpu.pcpi_div.quotient_msk[7]
.sym 67623 soc.cpu.pcpi_div.quotient_msk[8]
.sym 67624 soc.cpu.pcpi_div.quotient_msk[9]
.sym 67625 soc.cpu.pcpi_div.quotient_msk[6]
.sym 67692 soc.cpu.irq_pending[19]
.sym 67693 soc.cpu.irq_pending[18]
.sym 67694 soc.cpu.irq_pending[17]
.sym 67695 soc.cpu.irq_pending[16]
.sym 67698 soc.cpu.irq_pending[18]
.sym 67699 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 67700 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[18]
.sym 67701 soc.cpu.cpu_state[3]
.sym 67704 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[4]_new_inv_
.sym 67705 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[5]_new_inv_
.sym 67706 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[6]_new_inv_
.sym 67707 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20152[7]_new_inv_
.sym 67710 $false
.sym 67711 $false
.sym 67712 soc.cpu.irq_pending[6]
.sym 67713 soc.cpu.irq_mask[6]
.sym 67716 $false
.sym 67717 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 67718 clock.counterO[27]
.sym 67719 encoderL.encoderCount[27]
.sym 67722 $false
.sym 67723 $abc$72873$new_n8571_
.sym 67724 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[20]_new_
.sym 67725 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[20]_new_
.sym 67728 $false
.sym 67729 $abc$72873$new_n8611_
.sym 67730 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[24]_new_
.sym 67731 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[24]_new_
.sym 67734 $false
.sym 67735 $abc$72873$new_n8631_
.sym 67736 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[26]_new_
.sym 67737 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[26]_new_
.sym 67738 $true
.sym 67739 clk_16mhz$2$2
.sym 67740 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 67741 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_
.sym 67742 $abc$72873$new_n8641_
.sym 67743 $abc$72873$new_n8681_
.sym 67744 $abc$72873$new_n8661_
.sym 67745 $abc$72873$soc.cpu.mem_rdata_latched[19]_new_inv_
.sym 67746 $abc$72873$new_n5103_
.sym 67747 $abc$72873$new_n5111_
.sym 67748 soc.cpu.mem_rdata_q[3]
.sym 67815 soc.cpu.irq_pending[26]
.sym 67816 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 67817 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[26]
.sym 67818 soc.cpu.cpu_state[3]
.sym 67821 soc.cpu.irq_pending[27]
.sym 67822 soc.cpu.irq_pending[26]
.sym 67823 soc.cpu.irq_pending[25]
.sym 67824 soc.cpu.irq_pending[24]
.sym 67827 soc.cpu.irq_pending[25]
.sym 67828 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 67829 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[25]
.sym 67830 soc.cpu.cpu_state[3]
.sym 67833 soc.cpu.irq_pending[31]
.sym 67834 soc.cpu.irq_pending[30]
.sym 67835 soc.cpu.irq_pending[29]
.sym 67836 soc.cpu.irq_pending[28]
.sym 67839 soc.cpu.irq_pending[28]
.sym 67840 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 67841 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[28]
.sym 67842 soc.cpu.cpu_state[3]
.sym 67845 soc.cpu.irq_pending[30]
.sym 67846 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 67847 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[30]
.sym 67848 soc.cpu.cpu_state[3]
.sym 67851 soc.cpu.cpuregs_rs1[7]
.sym 67852 $false
.sym 67853 $false
.sym 67854 $false
.sym 67857 soc.cpu.cpuregs_rs1[14]
.sym 67858 $false
.sym 67859 $false
.sym 67860 $false
.sym 67861 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989
.sym 67862 clk_16mhz$2$2
.sym 67863 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 67864 soc.cpu.mem_rdata_latched[3]
.sym 67865 $abc$72873$new_n5044_
.sym 67866 $abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_
.sym 67867 $abc$72873$new_n5293_
.sym 67868 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_
.sym 67869 $abc$72873$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 67870 soc.cpu.mem_16bit_buffer[3]
.sym 67871 soc.cpu.mem_16bit_buffer[7]
.sym 67938 $abc$72873$new_n9392_
.sym 67939 soc.cpu.mem_la_secondword
.sym 67940 soc.cpu.mem_rdata[23]
.sym 67941 soc.cpu.mem_rdata_q[23]
.sym 67944 $false
.sym 67945 $abc$72873$new_n6596_
.sym 67946 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 67947 $abc$72873$new_n6669_
.sym 67950 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 67951 soc.cpu.mem_xfer
.sym 67952 soc.cpu.mem_rdata[23]
.sym 67953 soc.cpu.mem_rdata_q[23]
.sym 67956 $abc$72873$new_n6668_
.sym 67957 soc.cpu.mem_xfer
.sym 67958 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 67959 $abc$72873$new_n6595_
.sym 67962 soc.cpu.mem_xfer
.sym 67963 soc.cpu.mem_la_secondword
.sym 67964 $abc$72873$soc.cpu.mem_rdata[7]_new_inv_
.sym 67965 soc.cpu.mem_rdata_q[7]
.sym 67968 $false
.sym 67969 $false
.sym 67970 soc.cpu.mem_rdata_q[23]
.sym 67971 soc.cpu.mem_rdata_q[22]
.sym 67974 $false
.sym 67975 $false
.sym 67976 soc.cpu.irq_pending[28]
.sym 67977 soc.cpu.irq_mask[28]
.sym 67980 $false
.sym 67981 $abc$72873$new_n5504_
.sym 67982 soc.cpu.reg_op1[20]
.sym 67983 $abc$72873$new_n5462_
.sym 67984 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.sym 67985 clk_16mhz$2$2
.sym 67986 $false
.sym 67987 $abc$72873$new_n6736_
.sym 67988 $abc$72873$new_n6720_
.sym 67989 $abc$72873$techmap\soc.cpu.$procmux$5343_Y_new_inv_
.sym 67990 $abc$72873$new_n6723_
.sym 67991 $abc$72873$new_n6728_
.sym 67992 soc.cpu.mem_rdata_q[7]
.sym 67993 soc.cpu.mem_rdata_q[21]
.sym 67994 soc.cpu.mem_rdata_q[23]
.sym 68061 $abc$72873$new_n6660_
.sym 68062 $abc$72873$new_n5196_
.sym 68063 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 68064 soc.cpu.mem_xfer
.sym 68067 $false
.sym 68068 $false
.sym 68069 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1]
.sym 68070 $abc$72873$auto$simplemap.cc:309:simplemap_lut$8815_new_
.sym 68073 $false
.sym 68074 soc.cpu.mem_rdata_latched[3]
.sym 68075 $abc$72873$new_n6660_
.sym 68076 $abc$72873$new_n6596_
.sym 68079 $false
.sym 68080 $false
.sym 68081 soc.cpu.irq_mask[16]
.sym 68082 soc.cpu.irq_pending[16]
.sym 68085 $false
.sym 68086 $false
.sym 68087 soc.cpu.irq_mask[14]
.sym 68088 soc.cpu.irq_pending[14]
.sym 68091 $false
.sym 68092 $false
.sym 68093 soc.cpu.irq_mask[28]
.sym 68094 soc.cpu.irq_pending[28]
.sym 68097 $false
.sym 68098 $false
.sym 68099 soc.cpu.irq_mask[17]
.sym 68100 soc.cpu.irq_pending[17]
.sym 68103 $false
.sym 68104 $false
.sym 68105 soc.cpu.irq_mask[6]
.sym 68106 soc.cpu.irq_pending[6]
.sym 68107 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264
.sym 68108 clk_16mhz$2$2
.sym 68109 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 68110 $abc$72873$new_n6622_
.sym 68111 $abc$72873$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16420_Y_new_
.sym 68112 $abc$72873$new_n6730_
.sym 68113 $abc$72873$new_n6621_
.sym 68114 $abc$72873$new_n6729_
.sym 68115 $abc$72873$new_n6660_
.sym 68116 soc.cpu.pcpi_div.quotient_msk[25]
.sym 68117 soc.cpu.pcpi_div.quotient_msk[0]
.sym 68184 $abc$72873$new_n9466_
.sym 68185 $abc$72873$new_n6595_
.sym 68186 $abc$72873$new_n6715_
.sym 68187 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_
.sym 68190 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_
.sym 68191 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26355_new_
.sym 68192 $abc$72873$auto$wreduce.cc:454:run$7237[1]_new_inv_
.sym 68193 soc.cpu.mem_rdata_latched[12]
.sym 68196 $abc$72873$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16418_Y_new_
.sym 68197 $abc$72873$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_
.sym 68198 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21491[0]_new_inv_
.sym 68199 soc.cpu.mem_rdata_latched[4]
.sym 68202 $false
.sym 68203 $false
.sym 68204 $abc$72873$new_n6773_
.sym 68205 $abc$72873$new_n6764_
.sym 68208 $false
.sym 68209 $false
.sym 68210 resetn$2
.sym 68211 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 68214 soc.cpu.mem_rdata_latched[3]
.sym 68215 soc.cpu.mem_rdata_latched[2]
.sym 68216 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1]
.sym 68217 $abc$72873$auto$rtlil.cc:1981:NotGate$71715
.sym 68220 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 68221 $abc$72873$new_n6621_
.sym 68222 $abc$72873$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16418_Y_new_
.sym 68223 $abc$72873$techmap$techmap\soc.cpu.$procmux$4576.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_
.sym 68226 $false
.sym 68227 $abc$72873$new_n6660_
.sym 68228 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21491[0]_new_inv_
.sym 68229 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21579[1]_new_inv_
.sym 68230 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48898
.sym 68231 clk_16mhz$2$2
.sym 68232 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 68233 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19866[1]_new_
.sym 68234 $abc$72873$new_n9465_
.sym 68235 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14708_new_
.sym 68236 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:851$2144_Y_new_
.sym 68237 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1277$2432_Y
.sym 68238 $abc$72873$new_n6764_
.sym 68239 soc.cpu.pcpi_div.divisor[44]
.sym 68240 soc.cpu.pcpi_div.divisor[57]
.sym 68307 $false
.sym 68308 $false
.sym 68309 $abc$72873$new_n5129_
.sym 68310 soc.cpu.mem_rdata_latched[12]
.sym 68313 $false
.sym 68314 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 68315 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_
.sym 68316 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14708_new_
.sym 68319 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 68320 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_
.sym 68321 soc.cpu.mem_rdata_latched[12]
.sym 68322 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14708_new_
.sym 68325 soc.cpu.mem_rdata_latched[5]
.sym 68326 soc.cpu.mem_rdata_latched[4]
.sym 68327 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21675[0]_new_inv_
.sym 68328 soc.cpu.mem_rdata_latched[6]
.sym 68331 $abc$72873$techmap$techmap\soc.cpu.$procmux$4576.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_
.sym 68332 $abc$72873$new_n5129_
.sym 68333 $abc$72873$auto$rtlil.cc:1981:NotGate$71715
.sym 68334 $abc$72873$new_n9465_
.sym 68337 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7140_new_
.sym 68338 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_
.sym 68339 soc.cpu.mem_rdata_latched[12]
.sym 68340 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14708_new_
.sym 68343 $abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_
.sym 68344 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 68345 $abc$72873$new_n6765_
.sym 68346 $abc$72873$new_n6764_
.sym 68349 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:848$2140_Y_new_
.sym 68350 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 68351 $abc$72873$new_n6606_
.sym 68352 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_
.sym 68353 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 68354 clk_16mhz$2$2
.sym 68355 $false
.sym 68356 $abc$72873$new_n5343_
.sym 68357 $abc$72873$techmap$techmap\soc.cpu.$procmux$4661.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_
.sym 68358 $abc$72873$new_n5221_
.sym 68359 $abc$72873$auto$simplemap.cc:309:simplemap_lut$22104_new_
.sym 68360 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21843_new_inv_
.sym 68362 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26355_new_
.sym 68363 soc.cpu.compressed_instr
.sym 68430 $abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_
.sym 68431 $abc$72873$new_n6767_
.sym 68432 $abc$72873$new_n6768_
.sym 68433 $abc$72873$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.sym 68436 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 68437 $abc$72873$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.sym 68438 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26355_new_
.sym 68439 $abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_
.sym 68442 $false
.sym 68443 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_
.sym 68444 $abc$72873$new_n5273_
.sym 68445 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_
.sym 68448 $false
.sym 68449 $false
.sym 68450 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 68451 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21843_new_inv_
.sym 68454 $false
.sym 68455 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26355_new_
.sym 68456 soc.cpu.mem_rdata_latched[12]
.sym 68457 $abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_
.sym 68460 $false
.sym 68461 $false
.sym 68462 $abc$72873$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.sym 68463 soc.cpu.mem_rdata_latched[12]
.sym 68466 $false
.sym 68467 $abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_
.sym 68468 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_
.sym 68469 soc.cpu.mem_rdata_latched[12]
.sym 68472 $false
.sym 68473 $false
.sym 68474 $abc$72873$new_n6787_
.sym 68475 $abc$72873$techmap$techmap\soc.cpu.$procmux$4661.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_
.sym 68476 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 68477 clk_16mhz$2$2
.sym 68478 $false
.sym 68571 $false
.sym 68572 $false
.sym 68573 $false
.sym 68574 resetn$2
.sym 68646 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]
.sym 68676 soc.cpu.pcpi_mul.mul_waiting
.sym 68677 flash_io2_do
.sym 68679 flash_io2_oe
.sym 68703 $abc$72873$techmap\encoderR.$procmux$2678_Y[7]_new_inv_
.sym 68704 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[7]
.sym 68705 flash_io1_do
.sym 68706 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[3]
.sym 68708 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[4]
.sym 68709 $abc$72873$techmap\encoderR.$procmux$2678_Y[4]_new_inv_
.sym 68789 $false
.sym 68790 $false
.sym 68791 $false
.sym 68792 soc.simpleuart.recv_divcnt[2]
.sym 68795 $false
.sym 68796 soc.spimemio.config_en
.sym 68797 $abc$72873$techmap\soc.spimemio.$ternary$spimemio.v:168$80_Y_new_inv_
.sym 68798 soc.spimemio.config_do[2]
.sym 68813 $abc$72873$new_n8692_
.sym 68814 $false
.sym 68815 soc.simpleuart.recv_divcnt[1]
.sym 68816 soc.simpleuart.recv_divcnt[0]
.sym 68823 $true
.sym 68824 clk_16mhz$2$2
.sym 68825 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 68832 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[2]
.sym 68833 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[3]
.sym 68834 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[4]
.sym 68835 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[5]
.sym 68836 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[6]
.sym 68837 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[7]
.sym 68940 soc.spimemio.config_ddr
.sym 68941 soc.spimemio.xfer_io2_90
.sym 68942 $abc$72873$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.sym 68943 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 68946 soc.spimemio.config_ddr
.sym 68947 soc.spimemio.xfer_io1_90
.sym 68948 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6190.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y
.sym 68949 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 68952 $false
.sym 68953 encoderR.encoderCount[2]
.sym 68954 $false
.sym 68955 $auto$alumacc.cc:474:replace_alu$7619.C[2]
.sym 68958 soc.spimemio.config_ddr
.sym 68959 soc.spimemio.xfer_io0_90
.sym 68960 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6138.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y
.sym 68961 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 68964 $false
.sym 68965 pinEncoderDB$2
.sym 68966 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[2]
.sym 68967 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[2]
.sym 68970 $false
.sym 68971 encoderR.encoderCount[6]
.sym 68972 $false
.sym 68973 $auto$alumacc.cc:474:replace_alu$7619.C[6]
.sym 68976 $false
.sym 68977 pinEncoderDB$2
.sym 68978 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[6]
.sym 68979 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[6]
.sym 68982 soc.spimemio.config_ddr
.sym 68983 soc.spimemio.xfer_io3_90
.sym 68984 $abc$72873$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.sym 68985 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 68989 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[8]
.sym 68990 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[9]
.sym 68991 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[10]
.sym 68992 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[11]
.sym 68993 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[12]
.sym 68994 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[13]
.sym 68995 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[14]
.sym 68996 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[15]
.sym 69063 $false
.sym 69064 encoderR.encoderCount[15]
.sym 69065 $false
.sym 69066 $auto$alumacc.cc:474:replace_alu$7619.C[15]
.sym 69069 $false
.sym 69070 pinEncoderDB$2
.sym 69071 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[15]
.sym 69072 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[15]
.sym 69075 $false
.sym 69076 $false
.sym 69077 $false
.sym 69078 soc.simpleuart.recv_divcnt[4]
.sym 69081 $false
.sym 69082 $false
.sym 69083 $false
.sym 69084 soc.simpleuart.recv_divcnt[7]
.sym 69087 $false
.sym 69088 $false
.sym 69089 $false
.sym 69090 soc.simpleuart.recv_divcnt[1]
.sym 69093 soc.simpleuart.recv_divcnt[5]
.sym 69094 soc.simpleuart.cfg_divider[5]
.sym 69095 soc.simpleuart.recv_divcnt[1]
.sym 69096 soc.simpleuart.cfg_divider[1]
.sym 69099 $false
.sym 69100 $false
.sym 69101 $false
.sym 69102 soc.simpleuart.recv_divcnt[0]
.sym 69105 $false
.sym 69106 $false
.sym 69107 $false
.sym 69108 soc.simpleuart.recv_divcnt[6]
.sym 69112 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[16]
.sym 69113 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[17]
.sym 69114 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[18]
.sym 69115 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[19]
.sym 69116 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[20]
.sym 69117 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[21]
.sym 69118 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[22]
.sym 69119 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[23]
.sym 69186 $false
.sym 69187 $false
.sym 69188 $false
.sym 69189 soc.simpleuart.recv_divcnt[9]
.sym 69192 $false
.sym 69193 $false
.sym 69194 $false
.sym 69195 soc.simpleuart.recv_divcnt[12]
.sym 69198 $false
.sym 69199 $false
.sym 69200 $false
.sym 69201 soc.simpleuart.recv_divcnt[14]
.sym 69204 $false
.sym 69205 $false
.sym 69206 $false
.sym 69207 soc.simpleuart.recv_divcnt[15]
.sym 69210 $false
.sym 69211 $false
.sym 69212 $false
.sym 69213 soc.simpleuart.recv_divcnt[13]
.sym 69216 $false
.sym 69217 encoderR.encoderCount[16]
.sym 69218 $false
.sym 69219 $auto$alumacc.cc:474:replace_alu$7619.C[16]
.sym 69222 $false
.sym 69223 pinEncoderDB$2
.sym 69224 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[16]
.sym 69225 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[16]
.sym 69228 soc.cpu.mem_wdata[2]
.sym 69229 $false
.sym 69230 $false
.sym 69231 $false
.sym 69232 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58373
.sym 69233 clk_16mhz$2$2
.sym 69234 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 69235 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[24]
.sym 69236 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[25]
.sym 69237 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[26]
.sym 69238 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[27]
.sym 69239 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[28]
.sym 69240 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[29]
.sym 69241 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[30]
.sym 69242 $abc$72873$techmap\encoderR.$procmux$2678_Y[31]_new_inv_
.sym 69309 $false
.sym 69310 $false
.sym 69311 $false
.sym 69312 soc.simpleuart.recv_divcnt[8]
.sym 69315 $abc$72873$new_n5943_
.sym 69316 $abc$72873$new_n5942_
.sym 69317 soc.simpleuart.recv_divcnt[2]
.sym 69318 soc.simpleuart.cfg_divider[2]
.sym 69321 soc.simpleuart.recv_divcnt[4]
.sym 69322 soc.simpleuart.cfg_divider[4]
.sym 69323 soc.simpleuart.cfg_divider[7]
.sym 69324 soc.simpleuart.recv_divcnt[7]
.sym 69327 soc.simpleuart.recv_divcnt[0]
.sym 69328 soc.simpleuart.cfg_divider[0]
.sym 69329 soc.simpleuart.recv_divcnt[7]
.sym 69330 soc.simpleuart.cfg_divider[7]
.sym 69333 $false
.sym 69334 $false
.sym 69335 $false
.sym 69336 soc.simpleuart.recv_divcnt[17]
.sym 69339 soc.simpleuart.recv_divcnt[17]
.sym 69340 soc.simpleuart.cfg_divider[17]
.sym 69341 soc.simpleuart.recv_divcnt[6]
.sym 69342 soc.simpleuart.cfg_divider[6]
.sym 69345 $false
.sym 69346 $false
.sym 69347 $false
.sym 69348 soc.simpleuart.recv_divcnt[21]
.sym 69351 $false
.sym 69352 $false
.sym 69353 pwmIB.counterI[0]
.sym 69354 pwmIB.counterI[6]
.sym 69355 $true
.sym 69356 clk_16mhz$2$2
.sym 69357 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 69358 $abc$72873$auto$alumacc.cc:490:replace_alu$7402[10]_new_
.sym 69359 $abc$72873$new_n5927_
.sym 69360 $abc$72873$new_n5930_
.sym 69361 $abc$72873$new_n5921_
.sym 69362 $abc$72873$new_n5931_
.sym 69363 $abc$72873$new_n9429_
.sym 69364 $abc$72873$new_n9427_
.sym 69365 soc.spimemio.config_do[1]
.sym 69432 $abc$72873$new_n5926_
.sym 69433 $abc$72873$new_n5925_
.sym 69434 $abc$72873$new_n5924_
.sym 69435 $abc$72873$new_n5923_
.sym 69438 $false
.sym 69439 $false
.sym 69440 $false
.sym 69441 soc.simpleuart.recv_divcnt[26]
.sym 69444 soc.simpleuart.cfg_divider[29]
.sym 69445 soc.simpleuart.recv_divcnt[29]
.sym 69446 soc.simpleuart.recv_divcnt[30]
.sym 69447 soc.simpleuart.cfg_divider[30]
.sym 69450 $false
.sym 69451 $false
.sym 69452 $false
.sym 69453 soc.simpleuart.recv_divcnt[30]
.sym 69456 soc.simpleuart.recv_divcnt[12]
.sym 69457 soc.simpleuart.cfg_divider[12]
.sym 69458 soc.simpleuart.recv_divcnt[15]
.sym 69459 soc.simpleuart.cfg_divider[15]
.sym 69462 $false
.sym 69463 $false
.sym 69464 $false
.sym 69465 soc.simpleuart.recv_divcnt[28]
.sym 69468 soc.simpleuart.cfg_divider[20]
.sym 69469 soc.simpleuart.recv_divcnt[20]
.sym 69470 soc.simpleuart.recv_divcnt[26]
.sym 69471 soc.simpleuart.cfg_divider[26]
.sym 69474 soc.simpleuart.recv_pattern[1]
.sym 69475 $false
.sym 69476 $false
.sym 69477 $false
.sym 69478 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57938
.sym 69479 clk_16mhz$2$2
.sym 69480 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 69481 $abc$72873$techmap\encoderR.$procmux$2678_Y[22]_new_inv_
.sym 69482 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[18]
.sym 69483 $abc$72873$techmap\encoderR.$procmux$2678_Y[18]_new_inv_
.sym 69484 $abc$72873$techmap\encoderR.$procmux$2678_Y[19]_new_inv_
.sym 69485 soc.simpleuart.cfg_divider[2]
.sym 69486 soc.simpleuart.cfg_divider[0]
.sym 69487 soc.simpleuart.cfg_divider[3]
.sym 69488 soc.simpleuart.cfg_divider[7]
.sym 69555 soc.simpleuart.cfg_divider[0]
.sym 69556 soc.simpleuart.recv_divcnt[0]
.sym 69557 soc.simpleuart.recv_divcnt[24]
.sym 69558 soc.simpleuart.cfg_divider[24]
.sym 69561 $false
.sym 69562 encoderR.encoderCount[20]
.sym 69563 $false
.sym 69564 $auto$alumacc.cc:474:replace_alu$7619.C[20]
.sym 69567 $false
.sym 69568 pinEncoderDB$2
.sym 69569 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[20]
.sym 69570 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[20]
.sym 69573 $abc$72873$new_n5939_
.sym 69574 $abc$72873$new_n5938_
.sym 69575 $abc$72873$new_n5935_
.sym 69576 $abc$72873$new_n5937_
.sym 69579 soc.simpleuart.recv_divcnt[20]
.sym 69580 soc.simpleuart.cfg_divider[20]
.sym 69581 soc.simpleuart.recv_divcnt[23]
.sym 69582 soc.simpleuart.cfg_divider[23]
.sym 69585 $false
.sym 69586 $false
.sym 69587 soc.simpleuart.cfg_divider[21]
.sym 69588 soc.simpleuart.recv_divcnt[21]
.sym 69591 soc.simpleuart.recv_pattern[4]
.sym 69592 $false
.sym 69593 $false
.sym 69594 $false
.sym 69597 soc.simpleuart.recv_pattern[5]
.sym 69598 $false
.sym 69599 $false
.sym 69600 $false
.sym 69601 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57938
.sym 69602 clk_16mhz$2$2
.sym 69603 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 69604 $abc$72873$techmap\encoderR.$procmux$2678_Y[27]_new_inv_
.sym 69606 $abc$72873$techmap\encoderR.$procmux$2675_Y[5]_new_inv_
.sym 69607 $abc$72873$techmap\encoderR.$procmux$2678_Y[14]_new_inv_
.sym 69608 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[27]
.sym 69609 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[14]
.sym 69610 soc.simpleuart.cfg_divider[23]
.sym 69678 flash_io2_di
.sym 69679 $abc$72873$new_n4853_
.sym 69680 soc.simpleuart.cfg_divider[2]
.sym 69681 $abc$72873$new_n4859_
.sym 69684 soc.ram_ready
.sym 69685 soc.memory.rdata[5]
.sym 69686 $abc$72873$new_n5091_
.sym 69687 $abc$72873$new_n5093_
.sym 69690 soc.simpleuart.recv_buf_data[3]
.sym 69691 $abc$72873$new_n4854_
.sym 69692 $abc$72873$new_n4859_
.sym 69693 soc.simpleuart.cfg_divider[3]
.sym 69696 soc.ram_ready
.sym 69697 soc.memory.rdata[2]
.sym 69698 $abc$72873$new_n5062_
.sym 69699 $abc$72873$new_n5061_
.sym 69702 $false
.sym 69703 $abc$72873$new_n4854_
.sym 69704 soc.simpleuart.recv_buf_valid
.sym 69705 soc.simpleuart.recv_buf_data[5]
.sym 69708 soc.simpleuart.recv_pattern[3]
.sym 69709 $false
.sym 69710 $false
.sym 69711 $false
.sym 69714 soc.simpleuart.recv_pattern[5]
.sym 69715 $false
.sym 69716 $false
.sym 69717 $false
.sym 69724 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$57738
.sym 69725 clk_16mhz$2$2
.sym 69726 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 69727 $abc$72873$techmap\encoderR.$procmux$2675_Y[14]_new_inv_
.sym 69728 encoderR.encoderCount[15]
.sym 69730 encoderR.encoderCount[19]
.sym 69731 encoderR.encoderCount[18]
.sym 69732 encoderR.encoderCount[0]
.sym 69733 encoderR.encoderCount[27]
.sym 69734 encoderR.encoderCount[14]
.sym 69801 $false
.sym 69802 writeEncoderD
.sym 69803 encoderR.encoderCount[20]
.sym 69804 encoderDataD[20]
.sym 69807 $false
.sym 69808 $abc$72873$new_n4855_
.sym 69809 $abc$72873$new_n4822_
.sym 69810 $abc$72873$new_n4776_
.sym 69813 $abc$72873$new_n4776_
.sym 69814 $abc$72873$new_n4855_
.sym 69815 $abc$72873$new_n4822_
.sym 69816 soc.simpleuart.recv_buf_valid
.sym 69819 $abc$72873$new_n4889_
.sym 69820 $abc$72873$soc.simpleuart_reg_dat_do[0]_new_inv_
.sym 69821 soc.simpleuart.cfg_divider[0]
.sym 69822 $abc$72873$new_n4891_
.sym 69825 $false
.sym 69826 $abc$72873$new_n4860_
.sym 69827 $abc$72873$new_n4822_
.sym 69828 $abc$72873$new_n4776_
.sym 69831 $false
.sym 69832 encoderR.encoderCounter[1]
.sym 69833 $abc$72873$techmap\encoderR.$procmux$2678_Y[20]_new_inv_
.sym 69834 $abc$72873$techmap\encoderR.$procmux$2675_Y[20]_new_inv_
.sym 69837 $abc$72873$new_n5908_
.sym 69838 soc.simpleuart.recv_buf_valid
.sym 69839 $abc$72873$new_n4854_
.sym 69840 $abc$72873$auto$simplemap.cc:168:logic_reduce$11774
.sym 69843 $false
.sym 69844 encoderR.encoderCounter[1]
.sym 69845 $abc$72873$techmap\encoderR.$procmux$2678_Y[16]_new_inv_
.sym 69846 $abc$72873$techmap\encoderR.$procmux$2675_Y[16]_new_inv_
.sym 69847 $true
.sym 69848 clk_16mhz$2$2
.sym 69849 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 69850 $abc$72873$new_n4864_
.sym 69851 $abc$72873$new_n5744_
.sym 69852 $abc$72873$techmap\encoderR.$procmux$2675_Y[18]_new_inv_
.sym 69854 $abc$72873$new_n4887_
.sym 69857 encoderDataD[18]
.sym 69924 $false
.sym 69925 writeEncoderD
.sym 69926 encoderR.encoderCount[16]
.sym 69927 encoderDataD[16]
.sym 69936 soc.ram_ready
.sym 69937 soc.memory.rdata[0]
.sym 69938 $abc$72873$new_n4888_
.sym 69939 $abc$72873$new_n4887_
.sym 69942 soc.cpu.mem_wdata[25]
.sym 69943 $false
.sym 69944 $false
.sym 69945 $false
.sym 69948 soc.cpu.mem_wdata[29]
.sym 69949 $false
.sym 69950 $false
.sym 69951 $false
.sym 69954 soc.cpu.mem_wdata[31]
.sym 69955 $false
.sym 69956 $false
.sym 69957 $false
.sym 69960 soc.cpu.mem_wdata[26]
.sym 69961 $false
.sym 69962 $false
.sym 69963 $false
.sym 69970 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57645
.sym 69971 clk_16mhz$2$2
.sym 69972 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 69973 $abc$72873$techmap\encoderR.$procmux$2675_Y[27]_new_inv_
.sym 69974 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$59611
.sym 69975 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57645
.sym 69976 $abc$72873$new_n5721_
.sym 69977 soc.spimemio.din_tag[3]
.sym 69978 soc.spimemio.din_tag[0]
.sym 69979 soc.spimemio.din_tag[1]
.sym 69980 soc.spimemio.din_tag[2]
.sym 70047 $false
.sym 70048 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 70049 iomem_rdata[2]
.sym 70050 soc.spimemio.rdata[2]
.sym 70053 $false
.sym 70054 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 70055 $abc$72873$new_n4811_
.sym 70056 soc.spimemio.rdata[19]
.sym 70059 soc.simpleuart.cfg_divider[16]
.sym 70060 $abc$72873$new_n4860_
.sym 70061 $abc$72873$new_n4822_
.sym 70062 $abc$72873$new_n4776_
.sym 70065 soc.simpleuart.cfg_divider[18]
.sym 70066 $abc$72873$new_n4860_
.sym 70067 $abc$72873$new_n4822_
.sym 70068 $abc$72873$new_n4776_
.sym 70071 soc.simpleuart.cfg_divider[19]
.sym 70072 $abc$72873$new_n4860_
.sym 70073 $abc$72873$new_n4822_
.sym 70074 $abc$72873$new_n4776_
.sym 70083 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 70084 $abc$72873$new_n4811_
.sym 70085 $abc$72873$new_n9380_
.sym 70086 $abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[2]_new_
.sym 70089 soc.cpu.mem_wdata[19]
.sym 70090 $false
.sym 70091 $false
.sym 70092 $false
.sym 70093 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57573
.sym 70094 clk_16mhz$2$2
.sym 70095 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 70096 $abc$72873$new_n5679_
.sym 70097 $abc$72873$techmap\soc.spimemio.$procmux$6340_Y
.sym 70098 $abc$72873$new_n5684_
.sym 70099 $abc$72873$techmap\encoderR.$procmux$2675_Y[4]_new_inv_
.sym 70100 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_
.sym 70101 $abc$72873$new_n5718_
.sym 70102 $abc$72873$new_n5719_
.sym 70103 encoderDataD[4]
.sym 70170 $abc$72873$new_n4872_
.sym 70171 $abc$72873$new_n4900_
.sym 70172 $abc$72873$new_n4853_
.sym 70173 soc.spimemio.config_dummy[0]
.sym 70176 $abc$72873$new_n5708_
.sym 70177 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$59595[0]_new_inv_
.sym 70178 $abc$72873$new_n5659_
.sym 70179 soc.spimemio.config_dummy[2]
.sym 70182 $abc$72873$new_n4872_
.sym 70183 $abc$72873$new_n5069_
.sym 70184 $abc$72873$new_n4853_
.sym 70185 soc.spimemio.config_dummy[2]
.sym 70188 $false
.sym 70189 $false
.sym 70190 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$19852[2]_new_
.sym 70191 soc.spimemio.state[1]
.sym 70194 $false
.sym 70195 soc.spimemio.config_ddr
.sym 70196 soc.spimemio.config_qspi
.sym 70197 $abc$72873$techmap\soc.spimemio.$procmux$6340_Y
.sym 70200 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23368_Y[2]_new_
.sym 70201 $abc$72873$auto$simplemap.cc:168:logic_reduce$23493_new_inv_
.sym 70202 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_
.sym 70203 soc.cpu.mem_addr[10]
.sym 70206 soc.cpu.mem_wdata[16]
.sym 70207 $false
.sym 70208 $false
.sym 70209 $false
.sym 70212 soc.cpu.mem_wdata[18]
.sym 70213 $false
.sym 70214 $false
.sym 70215 $false
.sym 70216 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58463
.sym 70217 clk_16mhz$2$2
.sym 70218 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 70219 $abc$72873$new_n5697_
.sym 70220 $abc$72873$new_n5696_
.sym 70221 $abc$72873$new_n5657_
.sym 70222 $abc$72873$new_n5678_
.sym 70223 $abc$72873$new_n5693_
.sym 70224 soc.spimemio.din_data[4]
.sym 70225 soc.spimemio.din_data[7]
.sym 70226 soc.spimemio.din_data[6]
.sym 70293 soc.cpu.mem_addr[3]
.sym 70294 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_
.sym 70295 soc.spimemio.config_dummy[3]
.sym 70296 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23589_Y[0]_new_
.sym 70299 $abc$72873$new_n4872_
.sym 70300 $abc$72873$new_n5115_
.sym 70301 $abc$72873$new_n4853_
.sym 70302 soc.spimemio.config_dummy[3]
.sym 70305 $false
.sym 70306 $false
.sym 70307 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36384[0]_new_
.sym 70308 soc.spimemio.config_cont
.sym 70311 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$19852[2]_new_
.sym 70312 $abc$72873$techmap\soc.spimemio.$procmux$6340_Y
.sym 70313 soc.spimemio.config_ddr
.sym 70314 soc.spimemio.config_qspi
.sym 70317 $false
.sym 70318 $false
.sym 70319 $abc$72873$auto$simplemap.cc:168:logic_reduce$23493_new_inv_
.sym 70320 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36394[0]_new_
.sym 70323 $abc$72873$new_n5673_
.sym 70324 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36394[0]_new_
.sym 70325 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_
.sym 70326 soc.cpu.mem_addr[11]
.sym 70329 $false
.sym 70330 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23367_Y[3]_new_inv_
.sym 70331 $abc$72873$new_n5702_
.sym 70332 $abc$72873$new_n5701_
.sym 70335 $abc$72873$new_n5711_
.sym 70336 $abc$72873$new_n5714_
.sym 70337 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$19852[2]_new_
.sym 70338 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36394[0]_new_
.sym 70339 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59662
.sym 70340 clk_16mhz$2$2
.sym 70341 $false
.sym 70342 $abc$72873$new_n5698_
.sym 70343 $abc$72873$new_n5690_
.sym 70344 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23368_Y[4]_new_
.sym 70345 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 70346 $abc$72873$new_n5691_
.sym 70347 $abc$72873$techmap\encoderR.$procmux$2675_Y[22]_new_inv_
.sym 70348 $abc$72873$new_n5689_
.sym 70349 encoderDataD[22]
.sym 70416 $false
.sym 70417 $abc$72873$techmap\soc.spimemio.$procmux$6340_Y
.sym 70418 soc.spimemio.config_qspi
.sym 70419 soc.spimemio.config_ddr
.sym 70422 $false
.sym 70423 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 70424 $abc$72873$new_n4811_
.sym 70425 soc.spimemio.rdata[10]
.sym 70428 soc.ram_ready
.sym 70429 $abc$72873$new_n4811_
.sym 70430 $abc$72873$new_n4899_
.sym 70431 soc.memory.rdata[16]
.sym 70434 $false
.sym 70435 $false
.sym 70436 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 70437 soc.cpu.instr_rdcycle
.sym 70440 $abc$72873$new_n4901_
.sym 70441 $abc$72873$new_n4898_
.sym 70442 iomem_rdata[16]
.sym 70443 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 70446 $false
.sym 70447 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23368_Y[1]_new_
.sym 70448 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_
.sym 70449 soc.cpu.mem_addr[9]
.sym 70452 $false
.sym 70453 $abc$72873$new_n8451_
.sym 70454 soc.cpu.instr_rdinstrh
.sym 70455 soc.cpu.count_instr[41]
.sym 70458 soc.spimemio.xfer.ibuffer[7]
.sym 70459 $false
.sym 70460 $false
.sym 70461 $false
.sym 70462 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59444
.sym 70463 clk_16mhz$2$2
.sym 70464 $false
.sym 70465 $abc$72873$new_n5165_
.sym 70466 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[15]_new_inv_
.sym 70467 $abc$72873$new_n8358_
.sym 70468 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[15]_new_
.sym 70469 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[2]_new_inv_
.sym 70470 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[2]_new_
.sym 70471 soc.cpu.pcpi_div.pcpi_rd[6]
.sym 70472 $abc$72873$auto$memory_bram.cc:838:replace_cell$8359[0]
.sym 70539 soc.cpu.cpu_state[2]
.sym 70540 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33374_new_inv_
.sym 70541 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[14]_new_
.sym 70542 $abc$72873$new_n8504_
.sym 70545 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 70546 soc.cpu.pcpi_div.pcpi_wr
.sym 70547 soc.cpu.pcpi_div.pcpi_rd[2]
.sym 70548 soc.cpu.pcpi_mul.pcpi_rd[2]
.sym 70551 $abc$72873$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 70552 $abc$72873$new_n8506_
.sym 70553 soc.cpu.count_instr[46]
.sym 70554 soc.cpu.instr_rdinstrh
.sym 70557 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 70558 soc.cpu.pcpi_div.pcpi_wr
.sym 70559 soc.cpu.pcpi_div.pcpi_rd[14]
.sym 70560 soc.cpu.pcpi_mul.pcpi_rd[14]
.sym 70563 soc.cpu.timer[14]
.sym 70564 soc.cpu.instr_timer
.sym 70565 soc.cpu.irq_mask[14]
.sym 70566 soc.cpu.instr_maskirq
.sym 70569 soc.cpu.cpu_state[2]
.sym 70570 $abc$72873$new_n8447_
.sym 70571 $abc$72873$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 70572 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[9]_new_inv_
.sym 70575 $false
.sym 70576 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33371[0]_new_inv_
.sym 70577 soc.cpu.cpuregs_rs1[14]
.sym 70578 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 70581 soc.spimemio.xfer.ibuffer[6]
.sym 70582 $false
.sym 70583 $false
.sym 70584 $false
.sym 70585 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 70586 clk_16mhz$2$2
.sym 70587 $false
.sym 70588 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[15]
.sym 70589 $abc$72873$new_n8580_
.sym 70590 $abc$72873$new_n8616_
.sym 70591 iomem_rdata[5]
.sym 70592 iomem_rdata[26]
.sym 70593 iomem_rdata[30]
.sym 70594 iomem_rdata[31]
.sym 70595 iomem_rdata[20]
.sym 70662 $false
.sym 70663 $abc$72873$new_n8569_
.sym 70664 soc.cpu.instr_rdinstr
.sym 70665 soc.cpu.count_instr[20]
.sym 70668 soc.cpu.timer[9]
.sym 70669 soc.cpu.instr_timer
.sym 70670 soc.cpu.irq_mask[9]
.sym 70671 soc.cpu.instr_maskirq
.sym 70674 soc.cpu.count_instr[52]
.sym 70675 soc.cpu.instr_rdinstrh
.sym 70676 soc.cpu.instr_rdcycleh
.sym 70677 soc.cpu.count_cycle[52]
.sym 70680 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 70681 soc.cpu.pcpi_div.pcpi_wr
.sym 70682 soc.cpu.pcpi_div.pcpi_rd[9]
.sym 70683 soc.cpu.pcpi_mul.pcpi_rd[9]
.sym 70686 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33336[0]_new_inv_
.sym 70687 $abc$72873$new_n8448_
.sym 70688 soc.cpu.cpuregs_rs1[9]
.sym 70689 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 70692 $false
.sym 70693 $false
.sym 70694 soc.cpu.pcpi_valid
.sym 70695 resetn$2
.sym 70698 $false
.sym 70699 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 70700 $abc$72873$procmux$6797_Y[7]_new_inv_
.sym 70701 encoderR.encoderCount[7]
.sym 70704 $false
.sym 70705 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 70706 $abc$72873$procmux$6797_Y[6]_new_inv_
.sym 70707 encoderR.encoderCount[6]
.sym 70708 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080
.sym 70709 clk_16mhz$2$2
.sym 70710 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.sym 70711 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60422
.sym 70712 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[24]_new_
.sym 70713 soc.cpu.mem_rdata[30]
.sym 70714 soc.cpu.mem_rdata[20]
.sym 70715 $abc$72873$new_n8639_
.sym 70716 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18323_Y_new_inv_
.sym 70717 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[21]_new_
.sym 70718 soc.cpu.pcpi_div.outsign
.sym 70785 $false
.sym 70786 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 70787 $abc$72873$new_n4811_
.sym 70788 soc.spimemio.rdata[20]
.sym 70791 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 70792 soc.cpu.pcpi_div.pcpi_wr
.sym 70793 soc.cpu.pcpi_div.pcpi_rd[1]
.sym 70794 soc.cpu.pcpi_mul.pcpi_rd[1]
.sym 70797 $false
.sym 70798 soc.cpu.cpu_state[2]
.sym 70799 $abc$72873$new_n8535_
.sym 70800 $abc$72873$new_n8540_
.sym 70803 $false
.sym 70804 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 70805 iomem_rdata[5]
.sym 70806 soc.spimemio.rdata[5]
.sym 70809 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 70810 $abc$72873$new_n4811_
.sym 70811 $abc$72873$new_n9386_
.sym 70812 $abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[5]_new_
.sym 70815 soc.cpu.pcpi_div.instr_divu
.sym 70816 soc.cpu.pcpi_div.instr_div
.sym 70817 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[2]_new_inv_
.sym 70818 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[2]_new_inv_
.sym 70821 soc.cpu.pcpi_div.instr_divu
.sym 70822 soc.cpu.pcpi_div.instr_div
.sym 70823 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[10]_new_inv_
.sym 70824 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[10]_new_inv_
.sym 70827 soc.cpu.pcpi_div.instr_divu
.sym 70828 soc.cpu.pcpi_div.instr_div
.sym 70829 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[1]_new_inv_
.sym 70830 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[1]_new_inv_
.sym 70831 $true
.sym 70832 clk_16mhz$2$2
.sym 70833 $false
.sym 70834 $abc$72873$new_n5287_
.sym 70835 $abc$72873$new_n8345_
.sym 70836 $abc$72873$new_n8344_
.sym 70837 soc.cpu.mem_rdata[31]
.sym 70838 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17055_Y_new_inv_
.sym 70839 encoderR.encoderCount[4]
.sym 70840 encoderR.encoderCount[22]
.sym 70841 soc.cpu.reg_out[3]
.sym 70908 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 70909 soc.cpu.pcpi_div.pcpi_wr
.sym 70910 soc.cpu.pcpi_div.pcpi_rd[24]
.sym 70911 soc.cpu.pcpi_mul.pcpi_rd[24]
.sym 70914 $false
.sym 70915 soc.cpu.cpu_state[2]
.sym 70916 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17055_Y_new_inv_
.sym 70917 $abc$72873$new_n8610_
.sym 70920 $false
.sym 70921 $false
.sym 70922 soc.cpu.pcpi_div.quotient[21]
.sym 70923 soc.cpu.pcpi_div.quotient_msk[21]
.sym 70926 $false
.sym 70927 $false
.sym 70928 soc.cpu.pcpi_div.quotient[15]
.sym 70929 soc.cpu.pcpi_div.quotient_msk[15]
.sym 70932 $false
.sym 70933 $false
.sym 70934 soc.cpu.pcpi_div.quotient[8]
.sym 70935 soc.cpu.pcpi_div.quotient_msk[8]
.sym 70938 $false
.sym 70939 $false
.sym 70940 soc.cpu.pcpi_div.quotient[29]
.sym 70941 soc.cpu.pcpi_div.quotient_msk[29]
.sym 70950 $false
.sym 70951 $false
.sym 70952 soc.cpu.pcpi_div.quotient[28]
.sym 70953 soc.cpu.pcpi_div.quotient_msk[28]
.sym 70954 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 70955 clk_16mhz$2$2
.sym 70956 soc.cpu.pcpi_div.start$2
.sym 70957 $abc$72873$new_n8347_
.sym 70958 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[1]
.sym 70959 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[1]_new_inv_
.sym 70960 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[3]_new_
.sym 70961 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[1]
.sym 70962 $abc$72873$new_n8368_
.sym 70963 $abc$72873$soc.cpu.mem_rdata_word[0]_new_inv_
.sym 70964 soc.cpu.mem_16bit_buffer[0]
.sym 71031 $false
.sym 71032 $false
.sym 71033 resetn$2
.sym 71034 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_
.sym 71037 $false
.sym 71038 $false
.sym 71039 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$50045[0]
.sym 71040 $abc$72873$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.sym 71043 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 71044 $abc$72873$new_n4811_
.sym 71045 $abc$72873$new_n9366_
.sym 71046 $abc$72873$techmap\soc.$ternary$picosoc.v:114$1205_Y[0]_new_
.sym 71049 $abc$72873$new_n5116_
.sym 71050 $abc$72873$new_n5113_
.sym 71051 iomem_rdata[19]
.sym 71052 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 71055 soc.ram_ready
.sym 71056 $abc$72873$new_n4811_
.sym 71057 $abc$72873$new_n5114_
.sym 71058 soc.memory.rdata[19]
.sym 71061 $false
.sym 71062 soc.cpu.cpu_state[2]
.sym 71063 soc.cpu.cpu_state[5]
.sym 71064 soc.cpu.cpu_state[3]
.sym 71067 $false
.sym 71068 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 71069 iomem_rdata[0]
.sym 71070 soc.spimemio.rdata[0]
.sym 71073 $abc$72873$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.sym 71074 $false
.sym 71075 $false
.sym 71076 $false
.sym 71077 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$50043
.sym 71078 clk_16mhz$2$2
.sym 71079 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 71080 $abc$72873$new_n8407_
.sym 71081 $abc$72873$new_n8419_
.sym 71082 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_
.sym 71083 $abc$72873$soc.cpu.mem_rdata_word[7]_new_inv_
.sym 71084 soc.cpu.pcpi_div.quotient[2]
.sym 71085 soc.cpu.pcpi_div.quotient[20]
.sym 71086 soc.cpu.pcpi_div.quotient[26]
.sym 71087 soc.cpu.pcpi_div.quotient[10]
.sym 71154 soc.ram_ready
.sym 71155 $abc$72873$new_n4811_
.sym 71156 $abc$72873$new_n5068_
.sym 71157 soc.memory.rdata[18]
.sym 71160 soc.cpu.mem_wordsize[1]
.sym 71161 soc.cpu.mem_wordsize[0]
.sym 71162 soc.cpu.latched_is_lh
.sym 71163 soc.cpu.latched_is_lb
.sym 71166 soc.cpu.cpu_state[5]
.sym 71167 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_
.sym 71168 $abc$72873$new_n8434_
.sym 71169 $abc$72873$soc.cpu.mem_rdata_word[15]_new_inv_
.sym 71172 $false
.sym 71173 $false
.sym 71174 soc.cpu.latched_is_lb
.sym 71175 soc.cpu.latched_is_lh
.sym 71178 $false
.sym 71179 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_
.sym 71180 $abc$72873$soc.cpu.mem_rdata_word[15]_new_inv_
.sym 71181 soc.cpu.latched_is_lh
.sym 71184 $false
.sym 71185 soc.cpu.pcpi_div.start$2
.sym 71186 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[40]_new_inv_
.sym 71187 soc.cpu.pcpi_div.divisor[41]
.sym 71190 $false
.sym 71191 soc.cpu.pcpi_div.start$2
.sym 71192 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[43]_new_inv_
.sym 71193 soc.cpu.pcpi_div.divisor[44]
.sym 71196 $false
.sym 71197 soc.cpu.pcpi_div.start$2
.sym 71198 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[42]_new_inv_
.sym 71199 soc.cpu.pcpi_div.divisor[43]
.sym 71200 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 71201 clk_16mhz$2$2
.sym 71202 $false
.sym 71203 $abc$72873$soc.cpu.mem_rdata_word[5]_new_inv_
.sym 71204 $abc$72873$new_n8406_
.sym 71205 $abc$72873$soc.cpu.mem_rdata_word[6]_new_inv_
.sym 71206 $abc$72873$new_n8405_
.sym 71207 soc.cpu.reg_out[1]
.sym 71208 soc.cpu.reg_out[4]
.sym 71209 soc.cpu.reg_out[7]
.sym 71210 soc.cpu.reg_out[8]
.sym 71277 soc.cpu.cpu_state[5]
.sym 71278 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 71279 $abc$72873$new_n8523_
.sym 71280 soc.cpu.mem_rdata[23]
.sym 71283 soc.cpu.cpu_state[5]
.sym 71284 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 71285 $abc$72873$new_n8523_
.sym 71286 soc.cpu.mem_rdata[19]
.sym 71289 $false
.sym 71290 $false
.sym 71291 resetn$2
.sym 71292 $abc$72873$new_n5897_
.sym 71295 $false
.sym 71296 $abc$72873$new_n8408_
.sym 71297 soc.cpu.cpu_state[5]
.sym 71298 $abc$72873$soc.cpu.mem_rdata_word[6]_new_inv_
.sym 71301 $abc$72873$new_n5897_
.sym 71302 soc.cpu.irq_mask[0]
.sym 71303 $abc$72873$new_n6998_
.sym 71304 soc.cpu.irq_pending[0]
.sym 71307 $false
.sym 71308 $abc$72873$new_n8519_
.sym 71309 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[15]_new_
.sym 71310 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[15]_new_
.sym 71313 $abc$72873$new_n8402_
.sym 71314 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[5]_new_
.sym 71315 $abc$72873$soc.cpu.mem_rdata_word[5]_new_inv_
.sym 71316 soc.cpu.cpu_state[5]
.sym 71319 $false
.sym 71320 $abc$72873$new_n8561_
.sym 71321 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[19]_new_
.sym 71322 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[19]_new_
.sym 71323 $true
.sym 71324 clk_16mhz$2$2
.sym 71325 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 71326 $abc$72873$new_n6050_
.sym 71327 $abc$72873$new_n8420_
.sym 71328 $abc$72873$new_n4896_
.sym 71329 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[12]_new_
.sym 71330 $abc$72873$procmux$6797_Y[5]_new_inv_
.sym 71331 soc.cpu.pcpi_div.quotient[27]
.sym 71332 soc.cpu.pcpi_div.quotient[7]
.sym 71333 soc.cpu.pcpi_div.quotient[1]
.sym 71400 $abc$72873$auto$simplemap.cc:168:logic_reduce$24736[3]_new_inv_
.sym 71401 $abc$72873$new_n6052_
.sym 71402 soc.cpu.pcpi_div.quotient_msk[9]
.sym 71403 soc.cpu.pcpi_div.quotient_msk[8]
.sym 71406 $abc$72873$new_n6058_
.sym 71407 $abc$72873$new_n6057_
.sym 71408 $abc$72873$new_n6056_
.sym 71409 $abc$72873$new_n6048_
.sym 71412 $false
.sym 71413 $abc$72873$new_n6050_
.sym 71414 soc.cpu.pcpi_div.quotient_msk[1]
.sym 71415 soc.cpu.pcpi_div.quotient_msk[0]
.sym 71418 $false
.sym 71419 $false
.sym 71420 soc.cpu.pcpi_div.quotient_msk[7]
.sym 71421 soc.cpu.pcpi_div.quotient_msk[6]
.sym 71424 $false
.sym 71425 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 71426 clock.counterO[7]
.sym 71427 encoderL.encoderCount[7]
.sym 71430 soc.cpu.pcpi_div.quotient_msk[29]
.sym 71431 soc.cpu.pcpi_div.quotient_msk[28]
.sym 71432 soc.cpu.pcpi_div.quotient_msk[27]
.sym 71433 soc.cpu.pcpi_div.quotient_msk[26]
.sym 71436 $abc$72873$new_n6055_
.sym 71437 $abc$72873$new_n6054_
.sym 71438 $abc$72873$new_n6051_
.sym 71439 $abc$72873$new_n6049_
.sym 71442 soc.cpu.cpuregs_rs1[13]
.sym 71443 $false
.sym 71444 $false
.sym 71445 $false
.sym 71446 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989
.sym 71447 clk_16mhz$2$2
.sym 71448 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 71449 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1]
.sym 71450 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21052[1]_new_inv_
.sym 71451 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20961[1]_new_inv_
.sym 71452 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20933[1]_new_inv_
.sym 71453 $abc$72873$new_n6152_
.sym 71454 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20929[0]_new_inv_
.sym 71455 $abc$72873$new_n6150_
.sym 71456 soc.cpu.pcpi_insn[4]
.sym 71523 soc.cpu.irq_pending[4]
.sym 71524 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 71525 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[4]
.sym 71526 soc.cpu.cpu_state[3]
.sym 71529 soc.cpu.irq_pending[11]
.sym 71530 soc.cpu.irq_pending[10]
.sym 71531 soc.cpu.irq_pending[9]
.sym 71532 soc.cpu.irq_pending[8]
.sym 71535 soc.cpu.mem_rdata_q[3]
.sym 71536 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20933[1]_new_inv_
.sym 71537 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20929[0]_new_inv_
.sym 71538 soc.cpu.mem_rdata_q[2]
.sym 71541 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20961[1]_new_inv_
.sym 71542 $abc$72873$new_n6148_
.sym 71543 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20933[1]_new_inv_
.sym 71544 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14790[0]_new_
.sym 71547 soc.cpu.irq_pending[8]
.sym 71548 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 71549 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[8]
.sym 71550 soc.cpu.cpu_state[3]
.sym 71553 soc.cpu.cpu_state[5]
.sym 71554 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 71555 $abc$72873$new_n8523_
.sym 71556 soc.cpu.mem_rdata[16]
.sym 71559 $false
.sym 71560 $abc$72873$new_n8486_
.sym 71561 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[12]_new_
.sym 71562 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[12]_new_
.sym 71565 $false
.sym 71566 $abc$72873$new_n8453_
.sym 71567 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[9]_new_
.sym 71568 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[9]_new_
.sym 71569 $true
.sym 71570 clk_16mhz$2$2
.sym 71571 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 71572 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[12]_new_
.sym 71573 $abc$72873$new_n6148_
.sym 71574 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[11]_new_
.sym 71575 $abc$72873$new_n4971_
.sym 71576 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[21]_new_
.sym 71577 $abc$72873$procmux$6797_Y[20]_new_inv_
.sym 71578 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[27]_new_
.sym 71579 soc.cpu.irq_pending[5]
.sym 71646 $false
.sym 71647 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 71648 clock.counterO[19]
.sym 71649 encoderL.encoderCount[19]
.sym 71652 soc.cpu.irq_pending[12]
.sym 71653 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 71654 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[12]
.sym 71655 soc.cpu.cpu_state[3]
.sym 71658 soc.cpu.cpu_state[5]
.sym 71659 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 71660 $abc$72873$new_n8523_
.sym 71661 soc.cpu.mem_rdata[22]
.sym 71664 soc.cpu.irq_pending[11]
.sym 71665 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 71666 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[11]
.sym 71667 soc.cpu.cpu_state[3]
.sym 71670 $false
.sym 71671 $abc$72873$new_n8641_
.sym 71672 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[27]_new_
.sym 71673 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[27]_new_
.sym 71676 $abc$72873$new_n8591_
.sym 71677 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[22]_new_
.sym 71678 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17025_Y[22]_new_inv_
.sym 71679 soc.cpu.cpu_state[2]
.sym 71682 $abc$72873$new_n8497_
.sym 71683 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[13]_new_
.sym 71684 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17025_Y[13]_new_inv_
.sym 71685 soc.cpu.cpu_state[2]
.sym 71688 $false
.sym 71689 $abc$72873$new_n8508_
.sym 71690 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[14]_new_
.sym 71691 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[14]_new_
.sym 71692 $true
.sym 71693 clk_16mhz$2$2
.sym 71694 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 71695 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[30]_new_
.sym 71696 $abc$72873$procmux$6797_Y[31]_new_inv_
.sym 71697 $abc$72873$procmux$6797_Y[26]_new_inv_
.sym 71698 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[29]_new_
.sym 71699 soc.cpu.reg_out[25]
.sym 71700 soc.cpu.reg_out[29]
.sym 71701 soc.cpu.reg_out[21]
.sym 71702 soc.cpu.reg_out[30]
.sym 71769 soc.cpu.cpu_state[5]
.sym 71770 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 71771 $abc$72873$new_n8523_
.sym 71772 soc.cpu.mem_rdata[20]
.sym 71775 $false
.sym 71776 $false
.sym 71777 soc.cpu.irq_pending[19]
.sym 71778 soc.cpu.irq_mask[19]
.sym 71781 soc.cpu.irq_pending[21]
.sym 71782 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 71783 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[21]
.sym 71784 soc.cpu.cpu_state[3]
.sym 71787 soc.cpu.irq_pending[19]
.sym 71788 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 71789 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[19]
.sym 71790 soc.cpu.cpu_state[3]
.sym 71793 soc.cpu.pcpi_div.quotient_msk[8]
.sym 71794 $false
.sym 71795 $false
.sym 71796 $false
.sym 71799 soc.cpu.pcpi_div.quotient_msk[9]
.sym 71800 $false
.sym 71801 $false
.sym 71802 $false
.sym 71805 soc.cpu.pcpi_div.quotient_msk[10]
.sym 71806 $false
.sym 71807 $false
.sym 71808 $false
.sym 71811 soc.cpu.pcpi_div.quotient_msk[7]
.sym 71812 $false
.sym 71813 $false
.sym 71814 $false
.sym 71815 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 71816 clk_16mhz$2$2
.sym 71817 soc.cpu.pcpi_div.start$2
.sym 71818 $abc$72873$new_n4973_
.sym 71819 $abc$72873$new_n5050_
.sym 71820 $abc$72873$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[27]_new_
.sym 71821 soc.cpu.mem_addr[22]
.sym 71822 soc.cpu.mem_addr[25]
.sym 71823 soc.cpu.mem_addr[30]
.sym 71824 soc.cpu.mem_addr[26]
.sym 71825 soc.cpu.mem_addr[31]
.sym 71892 $false
.sym 71893 soc.cpu.mem_xfer
.sym 71894 soc.cpu.mem_rdata[19]
.sym 71895 soc.cpu.mem_rdata_q[19]
.sym 71898 soc.cpu.irq_pending[27]
.sym 71899 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 71900 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[27]
.sym 71901 soc.cpu.cpu_state[3]
.sym 71904 soc.cpu.irq_pending[31]
.sym 71905 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 71906 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[31]
.sym 71907 soc.cpu.cpu_state[3]
.sym 71910 soc.cpu.irq_pending[29]
.sym 71911 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 71912 $abc$72873$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[29]
.sym 71913 soc.cpu.cpu_state[3]
.sym 71916 $false
.sym 71917 soc.cpu.mem_la_secondword
.sym 71918 $abc$72873$new_n5103_
.sym 71919 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_
.sym 71922 soc.cpu.mem_xfer
.sym 71923 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 71924 $abc$72873$soc.cpu.mem_rdata[3]_new_inv_
.sym 71925 soc.cpu.mem_rdata_q[3]
.sym 71928 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 71929 soc.cpu.mem_xfer
.sym 71930 soc.cpu.mem_rdata[19]
.sym 71931 soc.cpu.mem_rdata_q[19]
.sym 71934 soc.cpu.mem_rdata_latched[3]
.sym 71935 $false
.sym 71936 $false
.sym 71937 $false
.sym 71938 soc.cpu.mem_xfer
.sym 71939 clk_16mhz$2$2
.sym 71940 $false
.sym 71941 $abc$72873$new_n5096_
.sym 71942 soc.cpu.mem_rdata_latched[6]
.sym 71943 $abc$72873$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 71944 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_
.sym 71945 $abc$72873$new_n5088_
.sym 71946 soc.cpu.mem_rdata_latched[5]
.sym 71947 soc.cpu.reg_op1[22]
.sym 71948 soc.cpu.reg_op1[11]
.sym 72015 $abc$72873$new_n4875_
.sym 72016 soc.cpu.mem_16bit_buffer[3]
.sym 72017 $abc$72873$new_n5103_
.sym 72018 $abc$72873$new_n5111_
.sym 72021 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 72022 soc.cpu.mem_xfer
.sym 72023 soc.cpu.mem_rdata[22]
.sym 72024 soc.cpu.mem_rdata_q[22]
.sym 72027 $abc$72873$new_n4875_
.sym 72028 soc.cpu.mem_16bit_buffer[7]
.sym 72029 $abc$72873$new_n5292_
.sym 72030 $abc$72873$new_n5293_
.sym 72033 soc.cpu.mem_xfer
.sym 72034 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 72035 $abc$72873$soc.cpu.mem_rdata[7]_new_inv_
.sym 72036 soc.cpu.mem_rdata_q[7]
.sym 72039 $false
.sym 72040 soc.cpu.mem_xfer
.sym 72041 soc.cpu.mem_rdata[22]
.sym 72042 soc.cpu.mem_rdata_q[22]
.sym 72045 $false
.sym 72046 soc.cpu.mem_la_secondword
.sym 72047 $abc$72873$new_n5050_
.sym 72048 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_
.sym 72051 soc.cpu.mem_rdata[19]
.sym 72052 $false
.sym 72053 $false
.sym 72054 $false
.sym 72057 soc.cpu.mem_rdata[23]
.sym 72058 $false
.sym 72059 $false
.sym 72060 $false
.sym 72061 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126
.sym 72062 clk_16mhz$2$2
.sym 72063 $false
.sym 72064 $abc$72873$new_n5311_
.sym 72065 $abc$72873$new_n5314_
.sym 72066 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21598[2]_new_inv_
.sym 72067 $abc$72873$new_n5313_
.sym 72068 $abc$72873$new_n6724_
.sym 72069 $abc$72873$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 72070 $abc$72873$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 72071 soc.cpu.irq_pending[12]
.sym 72138 $false
.sym 72139 soc.cpu.mem_rdata_latched[12]
.sym 72140 $abc$72873$new_n6660_
.sym 72141 $abc$72873$new_n6596_
.sym 72144 soc.cpu.mem_xfer
.sym 72145 $abc$72873$new_n6710_
.sym 72146 $abc$72873$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 72147 soc.cpu.mem_rdata_q[21]
.sym 72150 $false
.sym 72151 soc.cpu.mem_xfer
.sym 72152 $abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_
.sym 72153 soc.cpu.mem_rdata_q[7]
.sym 72156 $false
.sym 72157 $abc$72873$new_n6702_
.sym 72158 $abc$72873$new_n6724_
.sym 72159 $abc$72873$new_n6596_
.sym 72162 soc.cpu.mem_xfer
.sym 72163 $abc$72873$new_n6710_
.sym 72164 $abc$72873$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 72165 soc.cpu.mem_rdata_q[23]
.sym 72168 $false
.sym 72169 $abc$72873$new_n6736_
.sym 72170 $abc$72873$techmap\soc.cpu.$procmux$5343_Y_new_inv_
.sym 72171 $abc$72873$new_n6656_
.sym 72174 $false
.sym 72175 $false
.sym 72176 $abc$72873$new_n6721_
.sym 72177 $abc$72873$new_n6720_
.sym 72180 $abc$72873$new_n6702_
.sym 72181 $abc$72873$new_n6728_
.sym 72182 $abc$72873$new_n6729_
.sym 72183 $abc$72873$new_n6596_
.sym 72184 $true
.sym 72185 clk_16mhz$2$2
.sym 72186 $false
.sym 72187 $abc$72873$new_n6663_
.sym 72188 $abc$72873$new_n6619_
.sym 72189 $abc$72873$new_n6658_
.sym 72190 $abc$72873$new_n6664_
.sym 72191 $abc$72873$new_n6628_
.sym 72192 $abc$72873$new_n6627_
.sym 72193 soc.cpu.pcpi_div.quotient_msk[1]
.sym 72194 soc.cpu.pcpi_div.quotient_msk[26]
.sym 72261 $false
.sym 72262 $false
.sym 72263 $abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_
.sym 72264 $abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_
.sym 72267 $abc$72873$new_n6622_
.sym 72268 $abc$72873$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_
.sym 72269 $abc$72873$auto$wreduce.cc:454:run$7237[1]_new_inv_
.sym 72270 soc.cpu.mem_rdata_latched[12]
.sym 72273 $false
.sym 72274 $abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_
.sym 72275 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26355_new_
.sym 72276 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 72279 $false
.sym 72280 $false
.sym 72281 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26355_new_
.sym 72282 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_
.sym 72285 $abc$72873$new_n6730_
.sym 72286 soc.cpu.mem_rdata_latched[5]
.sym 72287 $abc$72873$new_n6725_
.sym 72288 $abc$72873$new_n6622_
.sym 72291 $false
.sym 72292 $false
.sym 72293 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7140_new_
.sym 72294 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 72297 soc.cpu.pcpi_div.quotient_msk[26]
.sym 72298 $false
.sym 72299 $false
.sym 72300 $false
.sym 72303 soc.cpu.pcpi_div.quotient_msk[1]
.sym 72304 $false
.sym 72305 $false
.sym 72306 $false
.sym 72307 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 72308 clk_16mhz$2$2
.sym 72309 soc.cpu.pcpi_div.start$2
.sym 72310 $abc$72873$new_n6608_
.sym 72311 $abc$72873$auto$simplemap.cc:309:simplemap_lut$8815_new_
.sym 72312 $abc$72873$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_
.sym 72313 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7140_new_
.sym 72314 $abc$72873$new_n5336_
.sym 72315 $abc$72873$new_n5332_
.sym 72316 soc.cpu.irq_state[1]
.sym 72317 soc.cpu.irq_state[0]
.sym 72384 $false
.sym 72385 $false
.sym 72386 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 72387 $abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 72390 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1]
.sym 72391 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 72392 $abc$72873$new_n5343_
.sym 72393 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19866[1]_new_
.sym 72396 $false
.sym 72397 $false
.sym 72398 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 72399 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 72402 $false
.sym 72403 $false
.sym 72404 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19866[1]_new_
.sym 72405 soc.cpu.mem_rdata_latched[12]
.sym 72408 $false
.sym 72409 resetn$2
.sym 72410 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 72411 soc.cpu.latched_branch
.sym 72414 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 72415 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 72416 $abc$72873$new_n5343_
.sym 72417 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_
.sym 72420 $false
.sym 72421 soc.cpu.pcpi_div.start$2
.sym 72422 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[44]_new_inv_
.sym 72423 soc.cpu.pcpi_div.divisor[45]
.sym 72426 $false
.sym 72427 soc.cpu.pcpi_div.start$2
.sym 72428 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[57]_new_inv_
.sym 72429 soc.cpu.pcpi_div.divisor[58]
.sym 72430 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 72431 clk_16mhz$2$2
.sym 72432 $false
.sym 72433 $abc$72873$new_n5341_
.sym 72434 $abc$72873$techmap\soc.cpu.$procmux$4551_Y[1]_new_
.sym 72435 $abc$72873$new_n5339_
.sym 72436 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 72437 $abc$72873$new_n6793_
.sym 72438 $abc$72873$new_n6794_
.sym 72439 $abc$72873$new_n6606_
.sym 72440 $abc$72873$new_n5333_
.sym 72507 $false
.sym 72508 $false
.sym 72509 $abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 72510 $abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 72513 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_
.sym 72514 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26355_new_
.sym 72515 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21843_new_inv_
.sym 72516 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 72519 $false
.sym 72520 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 72521 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_
.sym 72522 soc.cpu.mem_rdata_latched[12]
.sym 72525 $false
.sym 72526 $false
.sym 72527 $abc$72873$new_n5343_
.sym 72528 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 72531 $abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_
.sym 72532 $abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 72533 $abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 72534 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 72543 $false
.sym 72544 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 72545 $abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 72546 $abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 72549 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1]
.sym 72550 $false
.sym 72551 $false
.sym 72552 $false
.sym 72553 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 72554 clk_16mhz$2$2
.sym 72555 $abc$72873$auto$rtlil.cc:1981:NotGate$71715
.sym 72723 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$51829
.sym 72780 pwmDB.counterI[2]
.sym 72781 pwmDB.counterI[3]
.sym 72782 pwmDB.counterI[4]
.sym 72783 pwmDB.counterI[5]
.sym 72784 pwmDB.counterI[6]
.sym 72785 soc.simpleuart.send_divcnt[2]
.sym 72859 $false
.sym 72860 pinEncoderDB$2
.sym 72861 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[7]
.sym 72862 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[7]
.sym 72865 $false
.sym 72866 encoderR.encoderCount[7]
.sym 72867 $false
.sym 72868 $auto$alumacc.cc:474:replace_alu$7619.C[7]
.sym 72871 $false
.sym 72872 soc.spimemio.config_en
.sym 72873 $abc$72873$techmap\soc.spimemio.$ternary$spimemio.v:167$78_Y_new_inv_
.sym 72874 soc.spimemio.config_do[1]
.sym 72877 $false
.sym 72878 $false
.sym 72879 $false
.sym 72880 soc.simpleuart.cfg_divider[3]
.sym 72889 $false
.sym 72890 encoderR.encoderCount[4]
.sym 72891 $false
.sym 72892 $auto$alumacc.cc:474:replace_alu$7619.C[4]
.sym 72895 $false
.sym 72896 pinEncoderDB$2
.sym 72897 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[4]
.sym 72898 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[4]
.sym 72908 $auto$alumacc.cc:474:replace_alu$7619.C[2]
.sym 72909 $auto$alumacc.cc:474:replace_alu$7619.C[3]
.sym 72910 $auto$alumacc.cc:474:replace_alu$7619.C[4]
.sym 72911 $auto$alumacc.cc:474:replace_alu$7619.C[5]
.sym 72912 $auto$alumacc.cc:474:replace_alu$7619.C[6]
.sym 72913 $auto$alumacc.cc:474:replace_alu$7619.C[7]
.sym 72978 $true
.sym 73015 encoderR.encoderCount[0]$2
.sym 73016 $false
.sym 73017 encoderR.encoderCount[0]
.sym 73018 $false
.sym 73019 $false
.sym 73021 $auto$alumacc.cc:474:replace_alu$7616.C[2]
.sym 73023 $false
.sym 73024 encoderR.encoderCount[1]
.sym 73027 $auto$alumacc.cc:474:replace_alu$7616.C[3]
.sym 73028 $false
.sym 73029 $false
.sym 73030 encoderR.encoderCount[2]
.sym 73031 $auto$alumacc.cc:474:replace_alu$7616.C[2]
.sym 73033 $auto$alumacc.cc:474:replace_alu$7616.C[4]
.sym 73034 $false
.sym 73035 $false
.sym 73036 encoderR.encoderCount[3]
.sym 73037 $auto$alumacc.cc:474:replace_alu$7616.C[3]
.sym 73039 $auto$alumacc.cc:474:replace_alu$7616.C[5]
.sym 73040 $false
.sym 73041 $false
.sym 73042 encoderR.encoderCount[4]
.sym 73043 $auto$alumacc.cc:474:replace_alu$7616.C[4]
.sym 73045 $auto$alumacc.cc:474:replace_alu$7616.C[6]
.sym 73046 $false
.sym 73047 $false
.sym 73048 encoderR.encoderCount[5]
.sym 73049 $auto$alumacc.cc:474:replace_alu$7616.C[5]
.sym 73051 $auto$alumacc.cc:474:replace_alu$7616.C[7]
.sym 73052 $false
.sym 73053 $false
.sym 73054 encoderR.encoderCount[6]
.sym 73055 $auto$alumacc.cc:474:replace_alu$7616.C[6]
.sym 73057 $auto$alumacc.cc:474:replace_alu$7616.C[8]
.sym 73058 $false
.sym 73059 $false
.sym 73060 encoderR.encoderCount[7]
.sym 73061 $auto$alumacc.cc:474:replace_alu$7616.C[7]
.sym 73065 $auto$alumacc.cc:474:replace_alu$7619.C[8]
.sym 73066 $auto$alumacc.cc:474:replace_alu$7619.C[9]
.sym 73067 $auto$alumacc.cc:474:replace_alu$7619.C[10]
.sym 73068 $auto$alumacc.cc:474:replace_alu$7619.C[11]
.sym 73069 $auto$alumacc.cc:474:replace_alu$7619.C[12]
.sym 73070 $auto$alumacc.cc:474:replace_alu$7619.C[13]
.sym 73071 $auto$alumacc.cc:474:replace_alu$7619.C[14]
.sym 73072 $auto$alumacc.cc:474:replace_alu$7619.C[15]
.sym 73101 $auto$alumacc.cc:474:replace_alu$7616.C[8]
.sym 73138 $auto$alumacc.cc:474:replace_alu$7616.C[9]
.sym 73139 $false
.sym 73140 $false
.sym 73141 encoderR.encoderCount[8]
.sym 73142 $auto$alumacc.cc:474:replace_alu$7616.C[8]
.sym 73144 $auto$alumacc.cc:474:replace_alu$7616.C[10]
.sym 73145 $false
.sym 73146 $false
.sym 73147 encoderR.encoderCount[9]
.sym 73148 $auto$alumacc.cc:474:replace_alu$7616.C[9]
.sym 73150 $auto$alumacc.cc:474:replace_alu$7616.C[11]
.sym 73151 $false
.sym 73152 $false
.sym 73153 encoderR.encoderCount[10]
.sym 73154 $auto$alumacc.cc:474:replace_alu$7616.C[10]
.sym 73156 $auto$alumacc.cc:474:replace_alu$7616.C[12]
.sym 73157 $false
.sym 73158 $false
.sym 73159 encoderR.encoderCount[11]
.sym 73160 $auto$alumacc.cc:474:replace_alu$7616.C[11]
.sym 73162 $auto$alumacc.cc:474:replace_alu$7616.C[13]
.sym 73163 $false
.sym 73164 $false
.sym 73165 encoderR.encoderCount[12]
.sym 73166 $auto$alumacc.cc:474:replace_alu$7616.C[12]
.sym 73168 $auto$alumacc.cc:474:replace_alu$7616.C[14]
.sym 73169 $false
.sym 73170 $false
.sym 73171 encoderR.encoderCount[13]
.sym 73172 $auto$alumacc.cc:474:replace_alu$7616.C[13]
.sym 73174 $auto$alumacc.cc:474:replace_alu$7616.C[15]
.sym 73175 $false
.sym 73176 $false
.sym 73177 encoderR.encoderCount[14]
.sym 73178 $auto$alumacc.cc:474:replace_alu$7616.C[14]
.sym 73180 $auto$alumacc.cc:474:replace_alu$7616.C[16]
.sym 73181 $false
.sym 73182 $false
.sym 73183 encoderR.encoderCount[15]
.sym 73184 $auto$alumacc.cc:474:replace_alu$7616.C[15]
.sym 73188 $auto$alumacc.cc:474:replace_alu$7619.C[16]
.sym 73189 $auto$alumacc.cc:474:replace_alu$7619.C[17]
.sym 73190 $auto$alumacc.cc:474:replace_alu$7619.C[18]
.sym 73191 $auto$alumacc.cc:474:replace_alu$7619.C[19]
.sym 73192 $auto$alumacc.cc:474:replace_alu$7619.C[20]
.sym 73193 $auto$alumacc.cc:474:replace_alu$7619.C[21]
.sym 73194 $auto$alumacc.cc:474:replace_alu$7619.C[22]
.sym 73195 $auto$alumacc.cc:474:replace_alu$7619.C[23]
.sym 73224 $auto$alumacc.cc:474:replace_alu$7616.C[16]
.sym 73261 $auto$alumacc.cc:474:replace_alu$7616.C[17]
.sym 73262 $false
.sym 73263 $false
.sym 73264 encoderR.encoderCount[16]
.sym 73265 $auto$alumacc.cc:474:replace_alu$7616.C[16]
.sym 73267 $auto$alumacc.cc:474:replace_alu$7616.C[18]
.sym 73268 $false
.sym 73269 $false
.sym 73270 encoderR.encoderCount[17]
.sym 73271 $auto$alumacc.cc:474:replace_alu$7616.C[17]
.sym 73273 $auto$alumacc.cc:474:replace_alu$7616.C[19]
.sym 73274 $false
.sym 73275 $false
.sym 73276 encoderR.encoderCount[18]
.sym 73277 $auto$alumacc.cc:474:replace_alu$7616.C[18]
.sym 73279 $auto$alumacc.cc:474:replace_alu$7616.C[20]
.sym 73280 $false
.sym 73281 $false
.sym 73282 encoderR.encoderCount[19]
.sym 73283 $auto$alumacc.cc:474:replace_alu$7616.C[19]
.sym 73285 $auto$alumacc.cc:474:replace_alu$7616.C[21]
.sym 73286 $false
.sym 73287 $false
.sym 73288 encoderR.encoderCount[20]
.sym 73289 $auto$alumacc.cc:474:replace_alu$7616.C[20]
.sym 73291 $auto$alumacc.cc:474:replace_alu$7616.C[22]
.sym 73292 $false
.sym 73293 $false
.sym 73294 encoderR.encoderCount[21]
.sym 73295 $auto$alumacc.cc:474:replace_alu$7616.C[21]
.sym 73297 $auto$alumacc.cc:474:replace_alu$7616.C[23]
.sym 73298 $false
.sym 73299 $false
.sym 73300 encoderR.encoderCount[22]
.sym 73301 $auto$alumacc.cc:474:replace_alu$7616.C[22]
.sym 73303 $auto$alumacc.cc:474:replace_alu$7616.C[24]
.sym 73304 $false
.sym 73305 $false
.sym 73306 encoderR.encoderCount[23]
.sym 73307 $auto$alumacc.cc:474:replace_alu$7616.C[23]
.sym 73311 $auto$alumacc.cc:474:replace_alu$7619.C[24]
.sym 73312 $auto$alumacc.cc:474:replace_alu$7619.C[25]
.sym 73313 $auto$alumacc.cc:474:replace_alu$7619.C[26]
.sym 73314 $auto$alumacc.cc:474:replace_alu$7619.C[27]
.sym 73315 $auto$alumacc.cc:474:replace_alu$7619.C[28]
.sym 73316 $auto$alumacc.cc:474:replace_alu$7619.C[29]
.sym 73317 $auto$alumacc.cc:474:replace_alu$7619.C[30]
.sym 73318 $auto$alumacc.cc:474:replace_alu$7619.C[31]
.sym 73347 $auto$alumacc.cc:474:replace_alu$7616.C[24]
.sym 73384 $auto$alumacc.cc:474:replace_alu$7616.C[25]
.sym 73385 $false
.sym 73386 $false
.sym 73387 encoderR.encoderCount[24]
.sym 73388 $auto$alumacc.cc:474:replace_alu$7616.C[24]
.sym 73390 $auto$alumacc.cc:474:replace_alu$7616.C[26]
.sym 73391 $false
.sym 73392 $false
.sym 73393 encoderR.encoderCount[25]
.sym 73394 $auto$alumacc.cc:474:replace_alu$7616.C[25]
.sym 73396 $auto$alumacc.cc:474:replace_alu$7616.C[27]
.sym 73397 $false
.sym 73398 $false
.sym 73399 encoderR.encoderCount[26]
.sym 73400 $auto$alumacc.cc:474:replace_alu$7616.C[26]
.sym 73402 $auto$alumacc.cc:474:replace_alu$7616.C[28]
.sym 73403 $false
.sym 73404 $false
.sym 73405 encoderR.encoderCount[27]
.sym 73406 $auto$alumacc.cc:474:replace_alu$7616.C[27]
.sym 73408 $auto$alumacc.cc:474:replace_alu$7616.C[29]
.sym 73409 $false
.sym 73410 $false
.sym 73411 encoderR.encoderCount[28]
.sym 73412 $auto$alumacc.cc:474:replace_alu$7616.C[28]
.sym 73414 $auto$alumacc.cc:474:replace_alu$7616.C[30]
.sym 73415 $false
.sym 73416 $false
.sym 73417 encoderR.encoderCount[29]
.sym 73418 $auto$alumacc.cc:474:replace_alu$7616.C[29]
.sym 73420 $auto$alumacc.cc:474:replace_alu$7616.C[31]
.sym 73421 $false
.sym 73422 $false
.sym 73423 encoderR.encoderCount[30]
.sym 73424 $auto$alumacc.cc:474:replace_alu$7616.C[30]
.sym 73427 pinEncoderDB$2
.sym 73428 $auto$alumacc.cc:474:replace_alu$7619.C[31]
.sym 73429 encoderR.encoderCount[31]
.sym 73430 $auto$alumacc.cc:474:replace_alu$7616.C[31]
.sym 73434 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[10]
.sym 73435 $abc$72873$techmap\encoderR.$procmux$2678_Y[10]_new_inv_
.sym 73436 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[23]
.sym 73437 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[8]
.sym 73438 $abc$72873$techmap\encoderR.$procmux$2678_Y[28]_new_inv_
.sym 73439 $abc$72873$techmap\encoderR.$procmux$2678_Y[8]_new_inv_
.sym 73440 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[28]
.sym 73441 $abc$72873$techmap\encoderR.$procmux$2678_Y[23]_new_inv_
.sym 73508 $false
.sym 73509 $false
.sym 73510 soc.simpleuart.recv_divcnt[10]
.sym 73511 soc.simpleuart.cfg_divider[10]
.sym 73514 $abc$72873$new_n5931_
.sym 73515 $abc$72873$new_n5930_
.sym 73516 $abc$72873$auto$alumacc.cc:490:replace_alu$7402[10]_new_
.sym 73517 $abc$72873$auto$alumacc.cc:490:replace_alu$7402[18]_new_inv_
.sym 73520 soc.simpleuart.cfg_divider[12]
.sym 73521 soc.simpleuart.recv_divcnt[12]
.sym 73522 soc.simpleuart.cfg_divider[30]
.sym 73523 soc.simpleuart.recv_divcnt[30]
.sym 73526 $abc$72873$new_n5927_
.sym 73527 $abc$72873$new_n5922_
.sym 73528 soc.simpleuart.recv_divcnt[11]
.sym 73529 soc.simpleuart.cfg_divider[11]
.sym 73532 soc.simpleuart.cfg_divider[4]
.sym 73533 soc.simpleuart.recv_divcnt[4]
.sym 73534 soc.simpleuart.cfg_divider[28]
.sym 73535 soc.simpleuart.recv_divcnt[28]
.sym 73538 $abc$72873$new_n9428_
.sym 73539 $abc$72873$new_n5921_
.sym 73540 $abc$72873$new_n9427_
.sym 73541 $abc$72873$new_n9426_
.sym 73544 soc.simpleuart.recv_divcnt[22]
.sym 73545 soc.simpleuart.cfg_divider[22]
.sym 73546 soc.simpleuart.cfg_divider[26]
.sym 73547 soc.simpleuart.recv_divcnt[26]
.sym 73550 soc.cpu.mem_wdata[1]
.sym 73551 $false
.sym 73552 $false
.sym 73553 $false
.sym 73554 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58373
.sym 73555 clk_16mhz$2$2
.sym 73556 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 73557 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[5]
.sym 73558 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[25]
.sym 73559 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[19]
.sym 73560 $abc$72873$techmap\encoderR.$procmux$2678_Y[13]_new_inv_
.sym 73561 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[13]
.sym 73562 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[22]
.sym 73563 $abc$72873$techmap\encoderR.$procmux$2678_Y[5]_new_inv_
.sym 73564 encoderDataD[9]
.sym 73631 $false
.sym 73632 pinEncoderDB$2
.sym 73633 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[22]
.sym 73634 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[22]
.sym 73637 $false
.sym 73638 encoderR.encoderCount[18]
.sym 73639 $false
.sym 73640 $auto$alumacc.cc:474:replace_alu$7619.C[18]
.sym 73643 $false
.sym 73644 pinEncoderDB$2
.sym 73645 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[18]
.sym 73646 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[18]
.sym 73649 $false
.sym 73650 pinEncoderDB$2
.sym 73651 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[19]
.sym 73652 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[19]
.sym 73655 soc.cpu.mem_wdata[2]
.sym 73656 $false
.sym 73657 $false
.sym 73658 $false
.sym 73661 soc.cpu.mem_wdata[0]
.sym 73662 $false
.sym 73663 $false
.sym 73664 $false
.sym 73667 soc.cpu.mem_wdata[3]
.sym 73668 $false
.sym 73669 $false
.sym 73670 $false
.sym 73673 soc.cpu.mem_wdata[7]
.sym 73674 $false
.sym 73675 $false
.sym 73676 $false
.sym 73677 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57429
.sym 73678 clk_16mhz$2$2
.sym 73679 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 73680 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[11]
.sym 73681 $abc$72873$techmap\encoderR.$procmux$2675_Y[6]_new_inv_
.sym 73682 $abc$72873$techmap\encoderR.$procmux$2678_Y[11]_new_inv_
.sym 73683 encoderR.encoderCount[23]
.sym 73684 encoderR.encoderCount[5]
.sym 73685 encoderR.encoderCount[13]
.sym 73686 encoderR.encoderCount[6]
.sym 73687 encoderR.encoderCount[11]
.sym 73754 $false
.sym 73755 pinEncoderDB$2
.sym 73756 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[27]
.sym 73757 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[27]
.sym 73766 $false
.sym 73767 writeEncoderD
.sym 73768 encoderR.encoderCount[5]
.sym 73769 encoderDataD[5]
.sym 73772 $false
.sym 73773 pinEncoderDB$2
.sym 73774 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[14]
.sym 73775 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[14]
.sym 73778 $false
.sym 73779 encoderR.encoderCount[27]
.sym 73780 $false
.sym 73781 $auto$alumacc.cc:474:replace_alu$7619.C[27]
.sym 73784 $false
.sym 73785 encoderR.encoderCount[14]
.sym 73786 $false
.sym 73787 $auto$alumacc.cc:474:replace_alu$7619.C[14]
.sym 73790 soc.cpu.mem_wdata[23]
.sym 73791 $false
.sym 73792 $false
.sym 73793 $false
.sym 73800 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57573
.sym 73801 clk_16mhz$2$2
.sym 73802 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 73803 $abc$72873$techmap\encoderR.$procmux$2675_Y[23]_new_inv_
.sym 73804 $abc$72873$techmap\encoderR.$procmux$2678_Y[24]_new_inv_
.sym 73805 $abc$72873$new_n4854_
.sym 73806 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[24]
.sym 73807 $abc$72873$techmap\encoderR.$procmux$2675_Y[19]_new_inv_
.sym 73808 $abc$72873$techmap\encoderR.$procmux$2675_Y[15]_new_inv_
.sym 73809 encoderDataD[19]
.sym 73810 encoderDataD[23]
.sym 73877 $false
.sym 73878 writeEncoderD
.sym 73879 encoderR.encoderCount[14]
.sym 73880 encoderDataD[14]
.sym 73883 $false
.sym 73884 encoderR.encoderCounter[1]
.sym 73885 $abc$72873$techmap\encoderR.$procmux$2678_Y[15]_new_inv_
.sym 73886 $abc$72873$techmap\encoderR.$procmux$2675_Y[15]_new_inv_
.sym 73895 $false
.sym 73896 encoderR.encoderCounter[1]
.sym 73897 $abc$72873$techmap\encoderR.$procmux$2678_Y[19]_new_inv_
.sym 73898 $abc$72873$techmap\encoderR.$procmux$2675_Y[19]_new_inv_
.sym 73901 $false
.sym 73902 encoderR.encoderCounter[1]
.sym 73903 $abc$72873$techmap\encoderR.$procmux$2678_Y[18]_new_inv_
.sym 73904 $abc$72873$techmap\encoderR.$procmux$2675_Y[18]_new_inv_
.sym 73907 encoderR.encoderCounter[1]
.sym 73908 encoderR.encoderCount[0]
.sym 73909 writeEncoderD
.sym 73910 encoderDataD[0]
.sym 73913 $false
.sym 73914 encoderR.encoderCounter[1]
.sym 73915 $abc$72873$techmap\encoderR.$procmux$2678_Y[27]_new_inv_
.sym 73916 $abc$72873$techmap\encoderR.$procmux$2675_Y[27]_new_inv_
.sym 73919 $false
.sym 73920 encoderR.encoderCounter[1]
.sym 73921 $abc$72873$techmap\encoderR.$procmux$2678_Y[14]_new_inv_
.sym 73922 $abc$72873$techmap\encoderR.$procmux$2675_Y[14]_new_inv_
.sym 73923 $true
.sym 73924 clk_16mhz$2$2
.sym 73925 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 73926 $abc$72873$soc.cpu.mem_rdata[8]_new_inv_
.sym 73927 $abc$72873$new_n5188_
.sym 73928 $abc$72873$new_n5239_
.sym 73929 $abc$72873$new_n4874_
.sym 73931 soc.spimemio.rdata[29]
.sym 73932 soc.spimemio.rdata[8]
.sym 73933 soc.spimemio.rdata[17]
.sym 74000 flash_io1_di
.sym 74001 $abc$72873$new_n4853_
.sym 74002 soc.simpleuart.cfg_divider[1]
.sym 74003 $abc$72873$new_n4859_
.sym 74006 $abc$72873$new_n5734_
.sym 74007 soc.cpu.mem_addr[10]
.sym 74008 resetn$2
.sym 74009 soc.cpu.mem_addr[11]
.sym 74012 $false
.sym 74013 writeEncoderD
.sym 74014 encoderR.encoderCount[18]
.sym 74015 encoderDataD[18]
.sym 74024 $false
.sym 74025 $false
.sym 74026 flash_io0_di
.sym 74027 $abc$72873$new_n4853_
.sym 74042 soc.cpu.mem_wdata[18]
.sym 74043 $false
.sym 74044 $false
.sym 74045 $false
.sym 74046 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44801
.sym 74047 clk_16mhz$2$2
.sym 74048 $false
.sym 74049 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59662
.sym 74050 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36633[0]_new_inv_
.sym 74051 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$59595[0]_new_inv_
.sym 74052 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23588_Y[3]_new_
.sym 74053 $abc$72873$new_n7141_
.sym 74054 $abc$72873$new_n5730_
.sym 74055 soc.cpu.mem_wdata[30]
.sym 74056 soc.cpu.mem_wdata[14]
.sym 74123 $false
.sym 74124 writeEncoderD
.sym 74125 encoderR.encoderCount[27]
.sym 74126 encoderDataD[27]
.sym 74129 $false
.sym 74130 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36633[0]_new_inv_
.sym 74131 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59662
.sym 74132 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.sym 74135 $false
.sym 74136 resetn$2
.sym 74137 soc.cpu.mem_wstrb[3]
.sym 74138 $abc$72873$new_n4859_
.sym 74141 $false
.sym 74142 $abc$72873$new_n5684_
.sym 74143 $abc$72873$techmap\soc.spimemio.$logic_or$spimemio.v:350$107_Y_new_inv_
.sym 74144 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23585_Y[3]_new_
.sym 74147 $false
.sym 74148 $false
.sym 74149 soc.spimemio.din_tag[3]
.sym 74150 $abc$72873$new_n5721_
.sym 74153 $false
.sym 74154 $abc$72873$new_n5730_
.sym 74155 soc.spimemio.din_tag[0]
.sym 74156 $abc$72873$new_n5721_
.sym 74159 $false
.sym 74160 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$19806[0]_new_
.sym 74161 soc.spimemio.din_tag[1]
.sym 74162 $abc$72873$new_n5721_
.sym 74165 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23585_Y[3]_new_
.sym 74166 $abc$72873$new_n5684_
.sym 74167 soc.spimemio.din_tag[2]
.sym 74168 $abc$72873$new_n5726_
.sym 74169 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$59611
.sym 74170 clk_16mhz$2$2
.sym 74171 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.sym 74172 $abc$72873$new_n7133_
.sym 74173 $abc$72873$new_n7138_
.sym 74174 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$19852[2]_new_
.sym 74175 $abc$72873$new_n7134_
.sym 74176 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14390_new_
.sym 74177 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23586_Y[3]_new_
.sym 74178 $abc$72873$new_n5675_
.sym 74179 $abc$72873$new_n7139_
.sym 74246 $abc$72873$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_
.sym 74247 soc.spimemio.state[0]
.sym 74248 $abc$72873$new_n5675_
.sym 74249 soc.spimemio.state[1]
.sym 74252 $false
.sym 74253 $abc$72873$new_n5675_
.sym 74254 soc.spimemio.state[1]
.sym 74255 soc.spimemio.state[0]
.sym 74258 $abc$72873$new_n5675_
.sym 74259 soc.spimemio.state[0]
.sym 74260 soc.spimemio.state[1]
.sym 74261 $abc$72873$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_
.sym 74264 $false
.sym 74265 writeEncoderD
.sym 74266 encoderR.encoderCount[4]
.sym 74267 encoderDataD[4]
.sym 74270 $false
.sym 74271 soc.spimemio.state[1]
.sym 74272 $abc$72873$new_n5675_
.sym 74273 soc.spimemio.state[0]
.sym 74276 $abc$72873$new_n5719_
.sym 74277 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$59595[0]_new_inv_
.sym 74278 $abc$72873$new_n5659_
.sym 74279 soc.spimemio.config_dummy[0]
.sym 74282 $abc$72873$techmap\soc.spimemio.$procmux$6340_Y
.sym 74283 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$19852[2]_new_
.sym 74284 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_
.sym 74285 soc.cpu.mem_addr[8]
.sym 74288 soc.cpu.mem_wdata[4]
.sym 74289 $false
.sym 74290 $false
.sym 74291 $false
.sym 74292 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44273
.sym 74293 clk_16mhz$2$2
.sym 74294 $false
.sym 74295 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_
.sym 74296 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36384[0]_new_
.sym 74297 $abc$72873$new_n5712_
.sym 74298 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23367_Y[3]_new_inv_
.sym 74299 $abc$72873$new_n5711_
.sym 74300 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23589_Y[0]_new_
.sym 74301 $abc$72873$new_n5713_
.sym 74302 writeEncoderD
.sym 74369 $false
.sym 74370 $false
.sym 74371 soc.spimemio.din_data[4]
.sym 74372 $abc$72873$new_n5684_
.sym 74375 $abc$72873$new_n5686_
.sym 74376 $abc$72873$new_n5697_
.sym 74377 $abc$72873$new_n5679_
.sym 74378 soc.cpu.mem_addr[20]
.sym 74381 $abc$72873$new_n5673_
.sym 74382 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36384[0]_new_
.sym 74383 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_
.sym 74384 soc.cpu.mem_addr[15]
.sym 74387 soc.cpu.mem_addr[23]
.sym 74388 $abc$72873$new_n5679_
.sym 74389 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_
.sym 74390 soc.cpu.mem_addr[7]
.sym 74393 $abc$72873$new_n5673_
.sym 74394 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36384[0]_new_
.sym 74395 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_
.sym 74396 soc.cpu.mem_addr[13]
.sym 74399 $abc$72873$new_n5696_
.sym 74400 $abc$72873$new_n5698_
.sym 74401 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_
.sym 74402 soc.cpu.mem_addr[4]
.sym 74405 $abc$72873$new_n5678_
.sym 74406 $abc$72873$new_n5657_
.sym 74407 $abc$72873$new_n5684_
.sym 74408 soc.spimemio.din_data[7]
.sym 74411 $false
.sym 74412 $false
.sym 74413 $abc$72873$new_n5689_
.sym 74414 $abc$72873$new_n5686_
.sym 74415 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59662
.sym 74416 clk_16mhz$2$2
.sym 74417 $false
.sym 74419 $abc$72873$new_n5706_
.sym 74420 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33287[0]_new_inv_
.sym 74421 $abc$72873$new_n5717_
.sym 74422 $abc$72873$new_n5694_
.sym 74423 soc.spimemio.din_data[2]
.sym 74424 soc.spimemio.din_data[5]
.sym 74425 soc.spimemio.din_data[0]
.sym 74492 $false
.sym 74493 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23368_Y[4]_new_
.sym 74494 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_
.sym 74495 soc.cpu.mem_addr[12]
.sym 74498 soc.spimemio.din_data[6]
.sym 74499 $abc$72873$new_n5684_
.sym 74500 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_
.sym 74501 soc.cpu.mem_addr[6]
.sym 74504 $false
.sym 74505 soc.spimemio.config_ddr
.sym 74506 soc.spimemio.config_qspi
.sym 74507 $abc$72873$techmap\soc.spimemio.$procmux$6340_Y
.sym 74510 $false
.sym 74511 soc.cpu.instr_rdcycleh
.sym 74512 soc.cpu.instr_rdinstr
.sym 74513 soc.cpu.instr_rdinstrh
.sym 74516 soc.cpu.mem_addr[14]
.sym 74517 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23591_Y[1]_new_
.sym 74518 soc.spimemio.config_qspi
.sym 74519 $abc$72873$techmap\soc.spimemio.$procmux$6340_Y
.sym 74522 $false
.sym 74523 writeEncoderD
.sym 74524 encoderR.encoderCount[22]
.sym 74525 encoderDataD[22]
.sym 74528 $abc$72873$new_n5690_
.sym 74529 $abc$72873$new_n5691_
.sym 74530 $abc$72873$new_n5679_
.sym 74531 soc.cpu.mem_addr[22]
.sym 74534 soc.cpu.mem_wdata[22]
.sym 74535 $false
.sym 74536 $false
.sym 74537 $false
.sym 74538 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44801
.sym 74539 clk_16mhz$2$2
.sym 74540 $false
.sym 74541 $abc$72873$new_n8514_
.sym 74542 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[2]
.sym 74543 $abc$72873$new_n8645_
.sym 74544 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 74545 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[6]
.sym 74546 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[6]_new_inv_
.sym 74547 $abc$72873$new_n8513_
.sym 74548 soc.cpu.pcpi_mul.instr_mulh
.sym 74615 $false
.sym 74616 $false
.sym 74617 $abc$72873$new_n4811_
.sym 74618 soc.spimemio.rdata[30]
.sym 74621 $false
.sym 74622 $abc$72873$new_n8517_
.sym 74623 soc.cpu.instr_rdinstr
.sym 74624 soc.cpu.count_instr[15]
.sym 74627 $false
.sym 74628 $abc$72873$new_n8359_
.sym 74629 soc.cpu.cpuregs_rs1[2]
.sym 74630 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 74633 soc.cpu.cpu_state[2]
.sym 74634 $abc$72873$new_n8513_
.sym 74635 $abc$72873$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 74636 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[15]_new_inv_
.sym 74639 $false
.sym 74640 soc.cpu.pcpi_div.outsign
.sym 74641 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[2]
.sym 74642 soc.cpu.pcpi_div.quotient[2]
.sym 74645 soc.cpu.cpu_state[2]
.sym 74646 $abc$72873$new_n8358_
.sym 74647 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33287[0]_new_inv_
.sym 74648 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[2]_new_
.sym 74651 soc.cpu.pcpi_div.instr_divu
.sym 74652 soc.cpu.pcpi_div.instr_div
.sym 74653 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[6]_new_inv_
.sym 74654 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[6]_new_inv_
.sym 74657 soc.cpu.cpuregs.wdata[0]
.sym 74658 $false
.sym 74659 $false
.sym 74660 $false
.sym 74661 $true
.sym 74662 clk_16mhz$2$2
.sym 74663 $false
.sym 74664 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[9]_new_inv_
.sym 74665 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[15]_new_inv_
.sym 74666 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[9]
.sym 74667 soc.cpu.pcpi_div.pcpi_rd[9]
.sym 74668 soc.cpu.pcpi_div.pcpi_rd[25]
.sym 74669 soc.cpu.pcpi_div.pcpi_rd[15]
.sym 74670 soc.cpu.pcpi_div.pcpi_rd[28]
.sym 74671 soc.cpu.pcpi_div.pcpi_rd[21]
.sym 74738 $false
.sym 74739 $false
.sym 74740 $false
.sym 74741 soc.cpu.pcpi_div.quotient[15]
.sym 74744 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 74745 soc.cpu.pcpi_div.pcpi_wr
.sym 74746 soc.cpu.pcpi_div.pcpi_rd[21]
.sym 74747 soc.cpu.pcpi_mul.pcpi_rd[21]
.sym 74750 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 74751 soc.cpu.pcpi_div.pcpi_wr
.sym 74752 soc.cpu.pcpi_div.pcpi_rd[25]
.sym 74753 soc.cpu.pcpi_mul.pcpi_rd[25]
.sym 74756 $false
.sym 74757 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 74758 $abc$72873$procmux$6797_Y[5]_new_inv_
.sym 74759 encoderR.encoderCount[5]
.sym 74762 $false
.sym 74763 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 74764 $abc$72873$procmux$6797_Y[26]_new_inv_
.sym 74765 encoderR.encoderCount[26]
.sym 74768 $false
.sym 74769 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 74770 $abc$72873$procmux$6797_Y[30]_new_inv_
.sym 74771 encoderR.encoderCount[30]
.sym 74774 $false
.sym 74775 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 74776 $abc$72873$procmux$6797_Y[31]_new_inv_
.sym 74777 encoderR.encoderCount[31]
.sym 74780 $false
.sym 74781 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 74782 $abc$72873$procmux$6797_Y[20]_new_inv_
.sym 74783 encoderR.encoderCount[20]
.sym 74784 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080
.sym 74785 clk_16mhz$2$2
.sym 74786 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.sym 74787 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[22]
.sym 74788 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[10]
.sym 74789 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[19]
.sym 74790 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[10]_new_inv_
.sym 74791 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[22]_new_inv_
.sym 74792 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[21]
.sym 74793 soc.cpu.is_alu_reg_imm
.sym 74794 soc.cpu.decoded_rd[3]
.sym 74861 $false
.sym 74862 $false
.sym 74863 soc.cpu.pcpi_div.start$2
.sym 74864 resetn$2
.sym 74867 soc.cpu.instr_rdcycle
.sym 74868 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 74869 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18320_Y_new_inv_
.sym 74870 soc.cpu.count_cycle[24]
.sym 74873 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 74874 iomem_rdata[30]
.sym 74875 $abc$72873$new_n5163_
.sym 74876 $abc$72873$new_n5165_
.sym 74879 $abc$72873$new_n5086_
.sym 74880 $abc$72873$new_n5083_
.sym 74881 iomem_rdata[20]
.sym 74882 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 74885 soc.cpu.count_instr[59]
.sym 74886 soc.cpu.instr_rdinstrh
.sym 74887 soc.cpu.instr_rdcycleh
.sym 74888 soc.cpu.count_cycle[59]
.sym 74891 $false
.sym 74892 $abc$72873$new_n8639_
.sym 74893 soc.cpu.instr_rdinstr
.sym 74894 soc.cpu.count_instr[27]
.sym 74897 $false
.sym 74898 soc.cpu.cpu_state[2]
.sym 74899 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17052_Y_new_inv_
.sym 74900 $abc$72873$new_n8580_
.sym 74903 $false
.sym 74904 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1089_Y_new_
.sym 74905 soc.cpu.reg_op1[31]
.sym 74906 soc.cpu.pcpi_div.instr_rem
.sym 74907 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60422
.sym 74908 clk_16mhz$2$2
.sym 74909 $false
.sym 74910 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[28]
.sym 74911 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[25]_new_inv_
.sym 74912 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[26]_new_inv_
.sym 74913 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[26]
.sym 74914 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[25]
.sym 74915 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[28]_new_
.sym 74916 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[28]_new_inv_
.sym 74917 soc.cpu.pcpi_div.quotient[31]
.sym 74984 $false
.sym 74985 $false
.sym 74986 $abc$72873$new_n4811_
.sym 74987 soc.spimemio.rdata[25]
.sym 74990 $abc$72873$new_n8347_
.sym 74991 $abc$72873$new_n8346_
.sym 74992 soc.cpu.instr_timer
.sym 74993 soc.cpu.timer[1]
.sym 74996 $abc$72873$new_n8351_
.sym 74997 soc.cpu.cpu_state[2]
.sym 74998 $abc$72873$new_n8345_
.sym 74999 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[1]_new_
.sym 75002 $abc$72873$new_n5182_
.sym 75003 $abc$72873$new_n5179_
.sym 75004 iomem_rdata[31]
.sym 75005 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 75008 $abc$72873$new_n8606_
.sym 75009 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[24]_new_
.sym 75010 soc.cpu.instr_maskirq
.sym 75011 soc.cpu.irq_mask[24]
.sym 75014 $false
.sym 75015 encoderR.encoderCounter[1]
.sym 75016 $abc$72873$techmap\encoderR.$procmux$2678_Y[4]_new_inv_
.sym 75017 $abc$72873$techmap\encoderR.$procmux$2675_Y[4]_new_inv_
.sym 75020 $false
.sym 75021 encoderR.encoderCounter[1]
.sym 75022 $abc$72873$techmap\encoderR.$procmux$2678_Y[22]_new_inv_
.sym 75023 $abc$72873$techmap\encoderR.$procmux$2675_Y[22]_new_inv_
.sym 75026 $false
.sym 75027 $abc$72873$new_n8376_
.sym 75028 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[3]_new_
.sym 75029 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[3]_new_
.sym 75030 $true
.sym 75031 clk_16mhz$2$2
.sym 75032 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 75033 $abc$72873$new_n8329_
.sym 75034 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_
.sym 75035 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[0]
.sym 75036 $abc$72873$new_n8367_
.sym 75037 $abc$72873$new_n8328_
.sym 75038 $abc$72873$new_n8327_
.sym 75039 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[8]_new_
.sym 75040 soc.cpu.pcpi_div.quotient_msk[31]
.sym 75107 soc.cpu.cpuregs_rs1[1]
.sym 75108 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 75109 soc.cpu.irq_mask[1]
.sym 75110 soc.cpu.instr_maskirq
.sym 75113 $false
.sym 75114 $false
.sym 75115 $false
.sym 75116 soc.cpu.pcpi_div.quotient[1]
.sym 75119 $false
.sym 75120 soc.cpu.pcpi_div.outsign
.sym 75121 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[1]
.sym 75122 soc.cpu.pcpi_div.quotient[1]
.sym 75125 soc.cpu.cpu_state[5]
.sym 75126 $abc$72873$new_n8368_
.sym 75127 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 75128 $abc$72873$new_n8367_
.sym 75131 $false
.sym 75132 $false
.sym 75133 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[1]
.sym 75134 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[0]
.sym 75137 $abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 75138 $abc$72873$soc.cpu.mem_rdata[3]_new_inv_
.sym 75139 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_
.sym 75140 soc.cpu.mem_rdata[19]
.sym 75143 $false
.sym 75144 $abc$72873$new_n8327_
.sym 75145 $abc$72873$soc.cpu.mem_rdata[0]_new_inv_
.sym 75146 $abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 75149 soc.cpu.mem_rdata[16]
.sym 75150 $false
.sym 75151 $false
.sym 75152 $false
.sym 75153 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126
.sym 75154 clk_16mhz$2$2
.sym 75155 $false
.sym 75156 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[11]_new_
.sym 75157 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17025_Y[13]_new_inv_
.sym 75158 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[17]_new_
.sym 75159 $abc$72873$soc.cpu.mem_rdata_word[2]_new_inv_
.sym 75160 $abc$72873$soc.cpu.mem_rdata_word[11]_new_inv_
.sym 75161 $abc$72873$soc.cpu.mem_rdata_word[15]_new_inv_
.sym 75162 $abc$72873$new_n8418_
.sym 75163 soc.cpu.reg_out[11]
.sym 75230 $false
.sym 75231 $false
.sym 75232 $abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 75233 $abc$72873$soc.cpu.mem_rdata[6]_new_inv_
.sym 75236 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_
.sym 75237 soc.cpu.mem_rdata[23]
.sym 75238 $abc$72873$soc.cpu.mem_rdata[7]_new_inv_
.sym 75239 $abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 75242 $false
.sym 75243 $false
.sym 75244 soc.cpu.latched_is_lb
.sym 75245 $abc$72873$soc.cpu.mem_rdata_word[7]_new_inv_
.sym 75248 $false
.sym 75249 $abc$72873$new_n8419_
.sym 75250 $abc$72873$new_n8418_
.sym 75251 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 75254 $false
.sym 75255 $false
.sym 75256 soc.cpu.pcpi_div.quotient[2]
.sym 75257 soc.cpu.pcpi_div.quotient_msk[2]
.sym 75260 $false
.sym 75261 $false
.sym 75262 soc.cpu.pcpi_div.quotient[20]
.sym 75263 soc.cpu.pcpi_div.quotient_msk[20]
.sym 75266 $false
.sym 75267 $false
.sym 75268 soc.cpu.pcpi_div.quotient[26]
.sym 75269 soc.cpu.pcpi_div.quotient_msk[26]
.sym 75272 $false
.sym 75273 $false
.sym 75274 soc.cpu.pcpi_div.quotient[10]
.sym 75275 soc.cpu.pcpi_div.quotient_msk[10]
.sym 75276 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 75277 clk_16mhz$2$2
.sym 75278 soc.cpu.pcpi_div.start$2
.sym 75279 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[18]_new_
.sym 75280 $abc$72873$soc.cpu.mem_rdata_word[8]_new_inv_
.sym 75281 $abc$72873$soc.cpu.mem_rdata_word[4]_new_inv_
.sym 75282 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[8]_new_
.sym 75283 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[28]_new_
.sym 75284 soc.cpu.reg_out[28]
.sym 75285 soc.cpu.reg_out[18]
.sym 75286 soc.cpu.trap
.sym 75353 $false
.sym 75354 $abc$72873$new_n8392_
.sym 75355 $abc$72873$soc.cpu.mem_rdata[5]_new_inv_
.sym 75356 $abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 75359 soc.cpu.reg_op1[0]
.sym 75360 soc.cpu.reg_op1[1]
.sym 75361 soc.cpu.mem_rdata[30]
.sym 75362 $abc$72873$soc.cpu.mem_rdata[14]_new_inv_
.sym 75365 $false
.sym 75366 $abc$72873$new_n8405_
.sym 75367 soc.cpu.mem_rdata[22]
.sym 75368 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_
.sym 75371 $false
.sym 75372 $abc$72873$new_n8407_
.sym 75373 $abc$72873$new_n8406_
.sym 75374 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 75377 $false
.sym 75378 $abc$72873$new_n8344_
.sym 75379 soc.cpu.cpu_state[5]
.sym 75380 $abc$72873$soc.cpu.mem_rdata_word[1]_new_inv_
.sym 75383 $abc$72873$new_n8389_
.sym 75384 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[4]_new_
.sym 75385 $abc$72873$soc.cpu.mem_rdata_word[4]_new_inv_
.sym 75386 soc.cpu.cpu_state[5]
.sym 75389 $false
.sym 75390 $abc$72873$new_n8420_
.sym 75391 soc.cpu.cpu_state[5]
.sym 75392 $abc$72873$soc.cpu.mem_rdata_word[7]_new_inv_
.sym 75395 $false
.sym 75396 $abc$72873$new_n8442_
.sym 75397 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[8]_new_
.sym 75398 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[8]_new_
.sym 75399 $true
.sym 75400 clk_16mhz$2$2
.sym 75401 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 75402 $abc$72873$soc.cpu.mem_rdata_word[13]_new_inv_
.sym 75403 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[9]_new_
.sym 75404 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[14]_new_
.sym 75405 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[13]_new_
.sym 75406 $abc$72873$soc.cpu.mem_rdata_word[14]_new_inv_
.sym 75407 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[10]_new_
.sym 75408 soc.cpu.irq_pending[3]
.sym 75409 soc.cpu.irq_pending[7]
.sym 75476 soc.cpu.pcpi_div.quotient_msk[5]
.sym 75477 soc.cpu.pcpi_div.quotient_msk[4]
.sym 75478 soc.cpu.pcpi_div.quotient_msk[3]
.sym 75479 soc.cpu.pcpi_div.quotient_msk[2]
.sym 75482 $false
.sym 75483 $abc$72873$new_n8428_
.sym 75484 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17025_Y[7]_new_inv_
.sym 75485 soc.cpu.cpu_state[2]
.sym 75488 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 75489 soc.cpu.mem_xfer
.sym 75490 soc.cpu.mem_rdata[16]
.sym 75491 soc.cpu.mem_rdata_q[16]
.sym 75494 soc.cpu.cpu_state[5]
.sym 75495 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_
.sym 75496 $abc$72873$new_n8434_
.sym 75497 $abc$72873$soc.cpu.mem_rdata_word[12]_new_inv_
.sym 75500 $false
.sym 75501 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 75502 clock.counterO[5]
.sym 75503 encoderL.encoderCount[5]
.sym 75506 $false
.sym 75507 $false
.sym 75508 soc.cpu.pcpi_div.quotient[27]
.sym 75509 soc.cpu.pcpi_div.quotient_msk[27]
.sym 75512 $false
.sym 75513 $false
.sym 75514 soc.cpu.pcpi_div.quotient[7]
.sym 75515 soc.cpu.pcpi_div.quotient_msk[7]
.sym 75518 $false
.sym 75519 $false
.sym 75520 soc.cpu.pcpi_div.quotient[1]
.sym 75521 soc.cpu.pcpi_div.quotient_msk[1]
.sym 75522 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 75523 clk_16mhz$2$2
.sym 75524 soc.cpu.pcpi_div.start$2
.sym 75525 $abc$72873$new_n5184_
.sym 75526 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_
.sym 75527 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 75528 $abc$72873$soc.cpu.mem_rdata_latched[16]_new_inv_
.sym 75529 $abc$72873$new_n5189_
.sym 75530 $abc$72873$new_n4884_
.sym 75531 soc.cpu.mem_16bit_buffer[13]
.sym 75532 soc.cpu.mem_16bit_buffer[8]
.sym 75599 $abc$72873$new_n4875_
.sym 75600 soc.cpu.mem_16bit_buffer[0]
.sym 75601 $abc$72873$new_n4884_
.sym 75602 $abc$72873$new_n4896_
.sym 75605 soc.cpu.mem_rdata_q[19]
.sym 75606 soc.cpu.mem_rdata_q[18]
.sym 75607 soc.cpu.mem_rdata_q[17]
.sym 75608 soc.cpu.mem_rdata_q[16]
.sym 75611 $false
.sym 75612 $false
.sym 75613 soc.cpu.mem_rdata_q[3]
.sym 75614 soc.cpu.mem_rdata_q[2]
.sym 75617 $false
.sym 75618 soc.cpu.mem_rdata_q[5]
.sym 75619 soc.cpu.mem_rdata_q[4]
.sym 75620 soc.cpu.mem_rdata_q[6]
.sym 75623 soc.cpu.mem_rdata_q[6]
.sym 75624 soc.cpu.mem_rdata_q[5]
.sym 75625 soc.cpu.mem_rdata_q[4]
.sym 75626 soc.cpu.mem_rdata_q[15]
.sym 75629 $false
.sym 75630 $false
.sym 75631 soc.cpu.mem_rdata_q[1]
.sym 75632 soc.cpu.mem_rdata_q[0]
.sym 75635 $abc$72873$new_n6152_
.sym 75636 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$21052[1]_new_inv_
.sym 75637 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20961[1]_new_inv_
.sym 75638 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$20929[0]_new_inv_
.sym 75641 soc.cpu.mem_rdata_q[4]
.sym 75642 $false
.sym 75643 $false
.sym 75644 $false
.sym 75645 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 75646 clk_16mhz$2$2
.sym 75647 $false
.sym 75648 $abc$72873$new_n5290_
.sym 75649 $abc$72873$new_n6732_
.sym 75650 $abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 75651 $abc$72873$new_n9390_
.sym 75652 $abc$72873$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 75653 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[24]_new_
.sym 75654 $abc$72873$new_n5289_
.sym 75655 soc.cpu.mem_rdata_q[24]
.sym 75722 $false
.sym 75723 $false
.sym 75724 soc.cpu.irq_pending[12]
.sym 75725 soc.cpu.irq_mask[12]
.sym 75728 soc.cpu.mem_rdata_q[1]
.sym 75729 soc.cpu.mem_rdata_q[15]
.sym 75730 soc.cpu.mem_rdata_q[11]
.sym 75731 soc.cpu.mem_rdata_q[0]
.sym 75734 $false
.sym 75735 soc.cpu.irq_pending[11]
.sym 75736 soc.cpu.irq_state[1]
.sym 75737 soc.cpu.irq_mask[11]
.sym 75740 $abc$72873$new_n4973_
.sym 75741 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[12]_new_
.sym 75742 soc.cpu.irq_pending[11]
.sym 75743 soc.cpu.irq_mask[11]
.sym 75746 soc.cpu.cpu_state[5]
.sym 75747 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 75748 $abc$72873$new_n8523_
.sym 75749 soc.cpu.mem_rdata[21]
.sym 75752 $false
.sym 75753 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 75754 clock.counterO[20]
.sym 75755 encoderL.encoderCount[20]
.sym 75758 soc.cpu.cpu_state[5]
.sym 75759 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 75760 $abc$72873$new_n8523_
.sym 75761 soc.cpu.mem_rdata[27]
.sym 75764 $false
.sym 75765 $false
.sym 75766 soc.cpu.irq_mask[5]
.sym 75767 soc.cpu.irq_pending[5]
.sym 75768 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264
.sym 75769 clk_16mhz$2$2
.sym 75770 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 75771 $abc$72873$procmux$6797_Y[30]_new_inv_
.sym 75772 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[26]_new_
.sym 75773 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[25]_new_
.sym 75774 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[31]_new_
.sym 75775 $abc$72873$new_n6733_
.sym 75776 soc.cpu.pcpi_div.divisor[29]
.sym 75777 soc.cpu.pcpi_div.quotient_msk[2]
.sym 75778 soc.cpu.pcpi_div.divisor[28]
.sym 75845 soc.cpu.cpu_state[5]
.sym 75846 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 75847 $abc$72873$new_n8523_
.sym 75848 soc.cpu.mem_rdata[30]
.sym 75851 $false
.sym 75852 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 75853 clock.counterO[31]
.sym 75854 encoderL.encoderCount[31]
.sym 75857 $false
.sym 75858 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 75859 clock.counterO[26]
.sym 75860 encoderL.encoderCount[26]
.sym 75863 soc.cpu.cpu_state[5]
.sym 75864 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 75865 $abc$72873$new_n8523_
.sym 75866 soc.cpu.mem_rdata[29]
.sym 75869 $false
.sym 75870 $abc$72873$new_n8621_
.sym 75871 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[25]_new_
.sym 75872 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[25]_new_
.sym 75875 $false
.sym 75876 $abc$72873$new_n8661_
.sym 75877 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[29]_new_
.sym 75878 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[29]_new_
.sym 75881 $false
.sym 75882 $abc$72873$new_n8581_
.sym 75883 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[21]_new_
.sym 75884 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[21]_new_
.sym 75887 $false
.sym 75888 $abc$72873$new_n8671_
.sym 75889 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[30]_new_
.sym 75890 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[30]_new_
.sym 75891 $true
.sym 75892 clk_16mhz$2$2
.sym 75893 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 75894 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[4]_new_
.sym 75895 soc.cpu.irq_pending[26]
.sym 75896 soc.cpu.irq_pending[20]
.sym 75897 soc.cpu.irq_pending[11]
.sym 75898 soc.cpu.irq_pending[27]
.sym 75899 soc.cpu.irq_pending[19]
.sym 75900 soc.cpu.irq_pending[24]
.sym 75901 soc.cpu.irq_pending[4]
.sym 75968 soc.cpu.irq_pending[24]
.sym 75969 soc.cpu.irq_mask[24]
.sym 75970 soc.cpu.irq_pending[27]
.sym 75971 soc.cpu.irq_mask[27]
.sym 75974 soc.cpu.mem_xfer
.sym 75975 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 75976 $abc$72873$soc.cpu.mem_rdata[6]_new_inv_
.sym 75977 soc.cpu.mem_rdata_q[6]
.sym 75980 $false
.sym 75981 soc.cpu.irq_pending[27]
.sym 75982 soc.cpu.irq_state[1]
.sym 75983 soc.cpu.irq_mask[27]
.sym 75986 soc.cpu.mem_do_rinst
.sym 75987 soc.cpu.mem_do_prefetch
.sym 75988 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[20]
.sym 75989 soc.cpu.reg_op1[22]
.sym 75992 soc.cpu.mem_do_rinst
.sym 75993 soc.cpu.mem_do_prefetch
.sym 75994 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[23]
.sym 75995 soc.cpu.reg_op1[25]
.sym 75998 soc.cpu.mem_do_rinst
.sym 75999 soc.cpu.mem_do_prefetch
.sym 76000 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[28]
.sym 76001 soc.cpu.reg_op1[30]
.sym 76004 soc.cpu.mem_do_rinst
.sym 76005 soc.cpu.mem_do_prefetch
.sym 76006 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[24]
.sym 76007 soc.cpu.reg_op1[26]
.sym 76010 soc.cpu.mem_do_rinst
.sym 76011 soc.cpu.mem_do_prefetch
.sym 76012 $abc$72873$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[29]
.sym 76013 soc.cpu.reg_op1[31]
.sym 76014 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271
.sym 76015 clk_16mhz$2$2
.sym 76016 $false
.sym 76017 $abc$72873$new_n5172_
.sym 76018 $abc$72873$new_n5177_
.sym 76019 $abc$72873$techmap\soc.cpu.$procmux$5473_Y[1]_new_inv_
.sym 76020 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[31]_new_inv_
.sym 76021 $abc$72873$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 76022 $abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 76023 soc.cpu.mem_16bit_buffer[15]
.sym 76024 soc.cpu.mem_16bit_buffer[5]
.sym 76091 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 76092 soc.cpu.mem_xfer
.sym 76093 soc.cpu.mem_rdata[21]
.sym 76094 soc.cpu.mem_rdata_q[21]
.sym 76097 $abc$72873$new_n4875_
.sym 76098 soc.cpu.mem_16bit_buffer[6]
.sym 76099 $abc$72873$new_n5044_
.sym 76100 $abc$72873$new_n5050_
.sym 76103 $false
.sym 76104 soc.cpu.mem_la_secondword
.sym 76105 $abc$72873$new_n5088_
.sym 76106 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_
.sym 76109 $false
.sym 76110 soc.cpu.mem_xfer
.sym 76111 soc.cpu.mem_rdata[21]
.sym 76112 soc.cpu.mem_rdata_q[21]
.sym 76115 soc.cpu.mem_xfer
.sym 76116 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 76117 $abc$72873$soc.cpu.mem_rdata[5]_new_inv_
.sym 76118 soc.cpu.mem_rdata_q[5]
.sym 76121 $abc$72873$new_n4875_
.sym 76122 soc.cpu.mem_16bit_buffer[5]
.sym 76123 $abc$72873$new_n5088_
.sym 76124 $abc$72873$new_n5096_
.sym 76127 $false
.sym 76128 $abc$72873$new_n5496_
.sym 76129 soc.cpu.reg_op1[22]
.sym 76130 $abc$72873$new_n5462_
.sym 76133 $false
.sym 76134 $abc$72873$new_n5540_
.sym 76135 soc.cpu.reg_op1[11]
.sym 76136 $abc$72873$new_n5462_
.sym 76137 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$52459
.sym 76138 clk_16mhz$2$2
.sym 76139 $false
.sym 76140 $abc$72873$new_n6702_
.sym 76141 $abc$72873$new_n6717_
.sym 76142 $abc$72873$new_n5312_
.sym 76143 $abc$72873$new_n6721_
.sym 76144 $abc$72873$new_n6734_
.sym 76145 $abc$72873$techmap$techmap\soc.cpu.$procmux$5374.$and$/usr/local/bin/../share/yosys/techmap.v:434$16374_Y[3]_new_
.sym 76146 $abc$72873$new_n6657_
.sym 76147 soc.cpu.irq_mask[25]
.sym 76214 soc.cpu.mem_xfer
.sym 76215 soc.cpu.mem_la_secondword
.sym 76216 soc.cpu.mem_rdata[29]
.sym 76217 soc.cpu.mem_rdata_q[29]
.sym 76220 soc.cpu.mem_la_secondword
.sym 76221 soc.cpu.mem_xfer
.sym 76222 $abc$72873$soc.cpu.mem_rdata[14]_new_inv_
.sym 76223 soc.cpu.mem_rdata_q[14]
.sym 76226 $abc$72873$new_n5314_
.sym 76227 $abc$72873$new_n5313_
.sym 76228 $abc$72873$new_n5312_
.sym 76229 $abc$72873$new_n5311_
.sym 76232 soc.cpu.mem_xfer
.sym 76233 soc.cpu.mem_la_secondword
.sym 76234 soc.cpu.mem_rdata[30]
.sym 76235 soc.cpu.mem_rdata_q[30]
.sym 76238 soc.cpu.mem_rdata_latched[4]
.sym 76239 $abc$72873$new_n6725_
.sym 76240 $abc$72873$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_
.sym 76241 soc.cpu.mem_rdata_latched[6]
.sym 76244 $false
.sym 76245 $false
.sym 76246 $abc$72873$new_n5312_
.sym 76247 $abc$72873$new_n5311_
.sym 76250 $false
.sym 76251 $false
.sym 76252 $abc$72873$new_n5314_
.sym 76253 $abc$72873$new_n5313_
.sym 76256 $false
.sym 76257 $false
.sym 76258 soc.cpu.irq_mask[12]
.sym 76259 soc.cpu.irq_pending[12]
.sym 76260 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264
.sym 76261 clk_16mhz$2$2
.sym 76262 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 76263 $abc$72873$new_n6620_
.sym 76264 $abc$72873$new_n6689_
.sym 76265 $abc$72873$new_n6618_
.sym 76266 $abc$72873$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_
.sym 76267 $abc$72873$new_n6725_
.sym 76268 $abc$72873$new_n6594_
.sym 76269 soc.cpu.mem_rdata_q[2]
.sym 76270 soc.cpu.mem_rdata_q[1]
.sym 76337 $abc$72873$new_n6664_
.sym 76338 $abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_
.sym 76339 $abc$72873$auto$simplemap.cc:309:simplemap_lut$8815_new_
.sym 76340 soc.cpu.mem_rdata_latched[6]
.sym 76343 $abc$72873$new_n6620_
.sym 76344 $abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_
.sym 76345 $abc$72873$new_n6622_
.sym 76346 $abc$72873$new_n5336_
.sym 76349 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 76350 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7140_new_
.sym 76351 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1]
.sym 76352 $abc$72873$auto$simplemap.cc:309:simplemap_lut$8815_new_
.sym 76355 $abc$72873$new_n5336_
.sym 76356 $abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 76357 $abc$72873$new_n6660_
.sym 76358 soc.cpu.mem_rdata_latched[4]
.sym 76361 soc.cpu.mem_rdata_latched[3]
.sym 76362 $abc$72873$new_n6621_
.sym 76363 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 76364 $abc$72873$new_n5339_
.sym 76367 $abc$72873$new_n6628_
.sym 76368 $abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 76369 $abc$72873$new_n6622_
.sym 76370 $abc$72873$new_n5336_
.sym 76373 soc.cpu.pcpi_div.quotient_msk[2]
.sym 76374 $false
.sym 76375 $false
.sym 76376 $false
.sym 76379 soc.cpu.pcpi_div.quotient_msk[27]
.sym 76380 $false
.sym 76381 $false
.sym 76382 $false
.sym 76383 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 76384 clk_16mhz$2$2
.sym 76385 soc.cpu.pcpi_div.start$2
.sym 76386 $abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_
.sym 76387 $abc$72873$new_n9464_
.sym 76388 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26352[0]_new_
.sym 76389 $abc$72873$new_n6610_
.sym 76390 $abc$72873$new_n9463_
.sym 76391 $abc$72873$new_n9462_
.sym 76392 $abc$72873$new_n6611_
.sym 76393 soc.cpu.mem_rdata_q[6]
.sym 76460 $false
.sym 76461 $false
.sym 76462 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_
.sym 76463 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14708_new_
.sym 76466 $false
.sym 76467 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 76468 $abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 76469 $abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 76472 $false
.sym 76473 $false
.sym 76474 $abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_
.sym 76475 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 76478 $false
.sym 76479 $false
.sym 76480 $abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 76481 $abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 76484 $false
.sym 76485 $false
.sym 76486 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_
.sym 76487 $abc$72873$auto$simplemap.cc:309:simplemap_lut$8815_new_
.sym 76490 $abc$72873$new_n5333_
.sym 76491 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 76492 $abc$72873$new_n5339_
.sym 76493 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_
.sym 76496 $false
.sym 76497 $false
.sym 76498 soc.cpu.irq_state[0]
.sym 76499 soc.cpu.irq_state[1]
.sym 76502 $abc$72873$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 76503 $false
.sym 76504 $false
.sym 76505 $false
.sym 76506 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50014
.sym 76507 clk_16mhz$2$2
.sym 76508 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 76509 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7158_new_inv_
.sym 76510 $abc$72873$new_n6597_
.sym 76511 $abc$72873$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.sym 76512 $abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_
.sym 76513 soc.cpu.clear_prefetched_high_word
.sym 76514 $abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[1]_new_
.sym 76515 $abc$72873$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16419_Y_new_
.sym 76516 soc.cpu.clear_prefetched_high_word_q
.sym 76583 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 76584 $abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 76585 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 76586 $abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 76589 $false
.sym 76590 $false
.sym 76591 $abc$72873$auto$wreduce.cc:454:run$7241[0]_new_inv_
.sym 76592 $abc$72873$new_n5341_
.sym 76595 $false
.sym 76596 $false
.sym 76597 $abc$72873$auto$simplemap.cc:309:simplemap_lut$22104_new_
.sym 76598 $abc$72873$techmap\soc.cpu.$procmux$4551_Y[1]_new_
.sym 76601 $false
.sym 76602 $false
.sym 76603 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 76604 $abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 76607 $abc$72873$new_n6794_
.sym 76608 $abc$72873$new_n5339_
.sym 76609 $abc$72873$auto$simplemap.cc:309:simplemap_lut$22104_new_
.sym 76610 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_
.sym 76613 $false
.sym 76614 $false
.sym 76615 $abc$72873$new_n6608_
.sym 76616 $abc$72873$new_n5221_
.sym 76619 $false
.sym 76620 $false
.sym 76621 $abc$72873$auto$simplemap.cc:309:simplemap_lut$22104_new_
.sym 76622 $abc$72873$techmap\soc.cpu.$procmux$4551_Y[1]_new_
.sym 76625 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 76626 $abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[1]_new_
.sym 76627 $abc$72873$new_n5336_
.sym 76628 $abc$72873$techmap$techmap\soc.cpu.$procmux$4661.$and$/usr/local/bin/../share/yosys/techmap.v:434$16405_Y_new_
.sym 76857 soc.simpleuart.recv_divcnt[2]
.sym 76858 soc.simpleuart.recv_divcnt[3]
.sym 76859 soc.simpleuart.recv_divcnt[4]
.sym 76860 soc.simpleuart.recv_divcnt[5]
.sym 76861 soc.simpleuart.recv_divcnt[6]
.sym 76862 soc.simpleuart.recv_divcnt[7]
.sym 76892 $true
.sym 76929 pwmDB.counterI[0]$2
.sym 76930 $false
.sym 76931 pwmDB.counterI[0]
.sym 76932 $false
.sym 76933 $false
.sym 76935 $auto$alumacc.cc:474:replace_alu$7622.C[2]
.sym 76937 $false
.sym 76938 pwmDB.counterI[1]
.sym 76941 $auto$alumacc.cc:474:replace_alu$7622.C[3]
.sym 76942 pwmDB.counterI[6]
.sym 76943 $false
.sym 76944 pwmDB.counterI[2]
.sym 76945 $auto$alumacc.cc:474:replace_alu$7622.C[2]
.sym 76947 $auto$alumacc.cc:474:replace_alu$7622.C[4]
.sym 76948 pwmDB.counterI[6]
.sym 76949 $false
.sym 76950 pwmDB.counterI[3]
.sym 76951 $auto$alumacc.cc:474:replace_alu$7622.C[3]
.sym 76953 $auto$alumacc.cc:474:replace_alu$7622.C[5]
.sym 76954 pwmDB.counterI[6]
.sym 76955 $false
.sym 76956 pwmDB.counterI[4]
.sym 76957 $auto$alumacc.cc:474:replace_alu$7622.C[4]
.sym 76959 $auto$alumacc.cc:474:replace_alu$7622.C[6]
.sym 76960 pwmDB.counterI[6]
.sym 76961 $false
.sym 76962 pwmDB.counterI[5]
.sym 76963 $auto$alumacc.cc:474:replace_alu$7622.C[5]
.sym 76966 $false
.sym 76967 $false
.sym 76968 pwmDB.counterI[6]
.sym 76969 $auto$alumacc.cc:474:replace_alu$7622.C[6]
.sym 76972 $false
.sym 76973 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[2]
.sym 76974 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 76975 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 76976 $true
.sym 76977 clk_16mhz$2$2
.sym 76978 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 76983 soc.simpleuart.recv_divcnt[8]
.sym 76984 soc.simpleuart.recv_divcnt[9]
.sym 76985 soc.simpleuart.recv_divcnt[10]
.sym 76986 soc.simpleuart.recv_divcnt[11]
.sym 76987 soc.simpleuart.recv_divcnt[12]
.sym 76988 soc.simpleuart.recv_divcnt[13]
.sym 76989 soc.simpleuart.recv_divcnt[14]
.sym 76990 soc.simpleuart.recv_divcnt[15]
.sym 77055 $true
.sym 77092 encoderR.encoderCount[0]$3
.sym 77093 $false
.sym 77094 encoderR.encoderCount[0]
.sym 77095 $false
.sym 77096 $false
.sym 77098 $auto$alumacc.cc:474:replace_alu$7619.C[2]$2
.sym 77100 encoderR.encoderCount[1]
.sym 77101 $true$2
.sym 77104 $auto$alumacc.cc:474:replace_alu$7619.C[3]$2
.sym 77106 encoderR.encoderCount[2]
.sym 77107 $true$2
.sym 77108 $auto$alumacc.cc:474:replace_alu$7619.C[2]$2
.sym 77110 $auto$alumacc.cc:474:replace_alu$7619.C[4]$2
.sym 77112 encoderR.encoderCount[3]
.sym 77113 $true$2
.sym 77114 $auto$alumacc.cc:474:replace_alu$7619.C[3]$2
.sym 77116 $auto$alumacc.cc:474:replace_alu$7619.C[5]$2
.sym 77118 encoderR.encoderCount[4]
.sym 77119 $true$2
.sym 77120 $auto$alumacc.cc:474:replace_alu$7619.C[4]$2
.sym 77122 $auto$alumacc.cc:474:replace_alu$7619.C[6]$2
.sym 77124 encoderR.encoderCount[5]
.sym 77125 $true$2
.sym 77126 $auto$alumacc.cc:474:replace_alu$7619.C[5]$2
.sym 77128 $auto$alumacc.cc:474:replace_alu$7619.C[7]$2
.sym 77130 encoderR.encoderCount[6]
.sym 77131 $true$2
.sym 77132 $auto$alumacc.cc:474:replace_alu$7619.C[6]$2
.sym 77134 $auto$alumacc.cc:474:replace_alu$7619.C[8]$2
.sym 77136 encoderR.encoderCount[7]
.sym 77137 $true$2
.sym 77138 $auto$alumacc.cc:474:replace_alu$7619.C[7]$2
.sym 77142 soc.simpleuart.recv_divcnt[16]
.sym 77143 soc.simpleuart.recv_divcnt[17]
.sym 77144 soc.simpleuart.recv_divcnt[18]
.sym 77145 soc.simpleuart.recv_divcnt[19]
.sym 77146 soc.simpleuart.recv_divcnt[20]
.sym 77147 soc.simpleuart.recv_divcnt[21]
.sym 77148 soc.simpleuart.recv_divcnt[22]
.sym 77149 soc.simpleuart.recv_divcnt[23]
.sym 77178 $auto$alumacc.cc:474:replace_alu$7619.C[8]$2
.sym 77215 $auto$alumacc.cc:474:replace_alu$7619.C[9]$2
.sym 77217 encoderR.encoderCount[8]
.sym 77218 $true$2
.sym 77219 $auto$alumacc.cc:474:replace_alu$7619.C[8]$2
.sym 77221 $auto$alumacc.cc:474:replace_alu$7619.C[10]$2
.sym 77223 encoderR.encoderCount[9]
.sym 77224 $true$2
.sym 77225 $auto$alumacc.cc:474:replace_alu$7619.C[9]$2
.sym 77227 $auto$alumacc.cc:474:replace_alu$7619.C[11]$2
.sym 77229 encoderR.encoderCount[10]
.sym 77230 $true$2
.sym 77231 $auto$alumacc.cc:474:replace_alu$7619.C[10]$2
.sym 77233 $auto$alumacc.cc:474:replace_alu$7619.C[12]$2
.sym 77235 encoderR.encoderCount[11]
.sym 77236 $true$2
.sym 77237 $auto$alumacc.cc:474:replace_alu$7619.C[11]$2
.sym 77239 $auto$alumacc.cc:474:replace_alu$7619.C[13]$2
.sym 77241 encoderR.encoderCount[12]
.sym 77242 $true$2
.sym 77243 $auto$alumacc.cc:474:replace_alu$7619.C[12]$2
.sym 77245 $auto$alumacc.cc:474:replace_alu$7619.C[14]$2
.sym 77247 encoderR.encoderCount[13]
.sym 77248 $true$2
.sym 77249 $auto$alumacc.cc:474:replace_alu$7619.C[13]$2
.sym 77251 $auto$alumacc.cc:474:replace_alu$7619.C[15]$2
.sym 77253 encoderR.encoderCount[14]
.sym 77254 $true$2
.sym 77255 $auto$alumacc.cc:474:replace_alu$7619.C[14]$2
.sym 77257 $auto$alumacc.cc:474:replace_alu$7619.C[16]$2
.sym 77259 encoderR.encoderCount[15]
.sym 77260 $true$2
.sym 77261 $auto$alumacc.cc:474:replace_alu$7619.C[15]$2
.sym 77265 soc.simpleuart.recv_divcnt[24]
.sym 77266 soc.simpleuart.recv_divcnt[25]
.sym 77267 soc.simpleuart.recv_divcnt[26]
.sym 77268 soc.simpleuart.recv_divcnt[27]
.sym 77269 soc.simpleuart.recv_divcnt[28]
.sym 77270 soc.simpleuart.recv_divcnt[29]
.sym 77271 soc.simpleuart.recv_divcnt[30]
.sym 77272 soc.simpleuart.recv_divcnt[31]
.sym 77301 $auto$alumacc.cc:474:replace_alu$7619.C[16]$2
.sym 77338 $auto$alumacc.cc:474:replace_alu$7619.C[17]$2
.sym 77340 encoderR.encoderCount[16]
.sym 77341 $true$2
.sym 77342 $auto$alumacc.cc:474:replace_alu$7619.C[16]$2
.sym 77344 $auto$alumacc.cc:474:replace_alu$7619.C[18]$2
.sym 77346 encoderR.encoderCount[17]
.sym 77347 $true$2
.sym 77348 $auto$alumacc.cc:474:replace_alu$7619.C[17]$2
.sym 77350 $auto$alumacc.cc:474:replace_alu$7619.C[19]$2
.sym 77352 encoderR.encoderCount[18]
.sym 77353 $true$2
.sym 77354 $auto$alumacc.cc:474:replace_alu$7619.C[18]$2
.sym 77356 $auto$alumacc.cc:474:replace_alu$7619.C[20]$2
.sym 77358 encoderR.encoderCount[19]
.sym 77359 $true$2
.sym 77360 $auto$alumacc.cc:474:replace_alu$7619.C[19]$2
.sym 77362 $auto$alumacc.cc:474:replace_alu$7619.C[21]$2
.sym 77364 encoderR.encoderCount[20]
.sym 77365 $true$2
.sym 77366 $auto$alumacc.cc:474:replace_alu$7619.C[20]$2
.sym 77368 $auto$alumacc.cc:474:replace_alu$7619.C[22]$2
.sym 77370 encoderR.encoderCount[21]
.sym 77371 $true$2
.sym 77372 $auto$alumacc.cc:474:replace_alu$7619.C[21]$2
.sym 77374 $auto$alumacc.cc:474:replace_alu$7619.C[23]$2
.sym 77376 encoderR.encoderCount[22]
.sym 77377 $true$2
.sym 77378 $auto$alumacc.cc:474:replace_alu$7619.C[22]$2
.sym 77380 $auto$alumacc.cc:474:replace_alu$7619.C[24]$2
.sym 77382 encoderR.encoderCount[23]
.sym 77383 $true$2
.sym 77384 $auto$alumacc.cc:474:replace_alu$7619.C[23]$2
.sym 77388 $abc$72873$new_n5940_
.sym 77389 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[18]
.sym 77390 $abc$72873$new_n9422_
.sym 77391 $abc$72873$auto$alumacc.cc:474:replace_alu$7412.BB[16]
.sym 77392 $abc$72873$new_n5944_
.sym 77393 $abc$72873$auto$rtlil.cc:1875:Or$7410_new_inv_
.sym 77394 $abc$72873$auto$alumacc.cc:490:replace_alu$7402[18]_new_inv_
.sym 77395 soc.simpleuart.recv_divcnt[0]
.sym 77424 $auto$alumacc.cc:474:replace_alu$7619.C[24]$2
.sym 77461 $auto$alumacc.cc:474:replace_alu$7619.C[25]$2
.sym 77463 encoderR.encoderCount[24]
.sym 77464 $true$2
.sym 77465 $auto$alumacc.cc:474:replace_alu$7619.C[24]$2
.sym 77467 $auto$alumacc.cc:474:replace_alu$7619.C[26]$2
.sym 77469 encoderR.encoderCount[25]
.sym 77470 $true$2
.sym 77471 $auto$alumacc.cc:474:replace_alu$7619.C[25]$2
.sym 77473 $auto$alumacc.cc:474:replace_alu$7619.C[27]$2
.sym 77475 encoderR.encoderCount[26]
.sym 77476 $true$2
.sym 77477 $auto$alumacc.cc:474:replace_alu$7619.C[26]$2
.sym 77479 $auto$alumacc.cc:474:replace_alu$7619.C[28]$2
.sym 77481 encoderR.encoderCount[27]
.sym 77482 $true$2
.sym 77483 $auto$alumacc.cc:474:replace_alu$7619.C[27]$2
.sym 77485 $auto$alumacc.cc:474:replace_alu$7619.C[29]$2
.sym 77487 encoderR.encoderCount[28]
.sym 77488 $true$2
.sym 77489 $auto$alumacc.cc:474:replace_alu$7619.C[28]$2
.sym 77491 $auto$alumacc.cc:474:replace_alu$7619.C[30]$2
.sym 77493 encoderR.encoderCount[29]
.sym 77494 $true$2
.sym 77495 $auto$alumacc.cc:474:replace_alu$7619.C[29]$2
.sym 77497 $auto$alumacc.cc:474:replace_alu$7619.C[31]$2
.sym 77499 encoderR.encoderCount[30]
.sym 77500 $true$2
.sym 77501 $auto$alumacc.cc:474:replace_alu$7619.C[30]$2
.sym 77507 $auto$alumacc.cc:474:replace_alu$7619.C[31]$2
.sym 77511 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[29]
.sym 77512 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[12]
.sym 77513 $abc$72873$techmap\encoderR.$procmux$2675_Y[29]_new_inv_
.sym 77514 $abc$72873$new_n9425_
.sym 77515 $abc$72873$new_n5912_
.sym 77516 $abc$72873$techmap\encoderR.$procmux$2678_Y[29]_new_inv_
.sym 77517 $abc$72873$techmap\encoderR.$procmux$2678_Y[12]_new_inv_
.sym 77518 encoderR.encoderCount[29]
.sym 77585 $false
.sym 77586 encoderR.encoderCount[10]
.sym 77587 $false
.sym 77588 $auto$alumacc.cc:474:replace_alu$7619.C[10]
.sym 77591 $false
.sym 77592 pinEncoderDB$2
.sym 77593 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[10]
.sym 77594 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[10]
.sym 77597 $false
.sym 77598 encoderR.encoderCount[23]
.sym 77599 $false
.sym 77600 $auto$alumacc.cc:474:replace_alu$7619.C[23]
.sym 77603 $false
.sym 77604 encoderR.encoderCount[8]
.sym 77605 $false
.sym 77606 $auto$alumacc.cc:474:replace_alu$7619.C[8]
.sym 77609 $false
.sym 77610 pinEncoderDB$2
.sym 77611 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[28]
.sym 77612 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[28]
.sym 77615 $false
.sym 77616 pinEncoderDB$2
.sym 77617 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[8]
.sym 77618 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[8]
.sym 77621 $false
.sym 77622 encoderR.encoderCount[28]
.sym 77623 $false
.sym 77624 $auto$alumacc.cc:474:replace_alu$7619.C[28]
.sym 77627 $false
.sym 77628 pinEncoderDB$2
.sym 77629 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[23]
.sym 77630 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[23]
.sym 77634 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[3]
.sym 77635 $abc$72873$techmap\encoderR.$procmux$2678_Y[26]_new_inv_
.sym 77636 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[26]
.sym 77637 $abc$72873$techmap\encoderR.$procmux$2678_Y[3]_new_inv_
.sym 77638 $abc$72873$techmap\encoderR.$procmux$2678_Y[25]_new_inv_
.sym 77639 encoderR.encoderCount[10]
.sym 77640 encoderR.encoderCount[8]
.sym 77641 encoderR.encoderCount[12]
.sym 77708 $false
.sym 77709 encoderR.encoderCount[5]
.sym 77710 $false
.sym 77711 $auto$alumacc.cc:474:replace_alu$7619.C[5]
.sym 77714 $false
.sym 77715 encoderR.encoderCount[25]
.sym 77716 $false
.sym 77717 $auto$alumacc.cc:474:replace_alu$7619.C[25]
.sym 77720 $false
.sym 77721 encoderR.encoderCount[19]
.sym 77722 $false
.sym 77723 $auto$alumacc.cc:474:replace_alu$7619.C[19]
.sym 77726 $false
.sym 77727 pinEncoderDB$2
.sym 77728 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[13]
.sym 77729 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[13]
.sym 77732 $false
.sym 77733 encoderR.encoderCount[13]
.sym 77734 $false
.sym 77735 $auto$alumacc.cc:474:replace_alu$7619.C[13]
.sym 77738 $false
.sym 77739 encoderR.encoderCount[22]
.sym 77740 $false
.sym 77741 $auto$alumacc.cc:474:replace_alu$7619.C[22]
.sym 77744 $false
.sym 77745 pinEncoderDB$2
.sym 77746 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[5]
.sym 77747 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[5]
.sym 77750 soc.cpu.mem_wdata[9]
.sym 77751 $false
.sym 77752 $false
.sym 77753 $false
.sym 77754 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44537
.sym 77755 clk_16mhz$2$2
.sym 77756 $false
.sym 77757 $abc$72873$techmap\encoderR.$procmux$2678_Y[21]_new_inv_
.sym 77758 $abc$72873$techmap\encoderR.$procmux$2675_Y[11]_new_inv_
.sym 77759 $abc$72873$techmap\encoderR.$procmux$2675_Y[13]_new_inv_
.sym 77760 $abc$72873$techmap\encoderR.$procmux$2675_Y[12]_new_inv_
.sym 77761 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[21]
.sym 77762 $abc$72873$techmap\encoderR.$procmux$2678_Y[30]_new_inv_
.sym 77763 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[30]
.sym 77764 soc.simpleuart.cfg_divider[30]
.sym 77831 $false
.sym 77832 encoderR.encoderCount[11]
.sym 77833 $false
.sym 77834 $auto$alumacc.cc:474:replace_alu$7619.C[11]
.sym 77837 $false
.sym 77838 writeEncoderD
.sym 77839 encoderR.encoderCount[6]
.sym 77840 encoderDataD[6]
.sym 77843 $false
.sym 77844 pinEncoderDB$2
.sym 77845 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[11]
.sym 77846 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[11]
.sym 77849 $false
.sym 77850 encoderR.encoderCounter[1]
.sym 77851 $abc$72873$techmap\encoderR.$procmux$2678_Y[23]_new_inv_
.sym 77852 $abc$72873$techmap\encoderR.$procmux$2675_Y[23]_new_inv_
.sym 77855 $false
.sym 77856 encoderR.encoderCounter[1]
.sym 77857 $abc$72873$techmap\encoderR.$procmux$2678_Y[5]_new_inv_
.sym 77858 $abc$72873$techmap\encoderR.$procmux$2675_Y[5]_new_inv_
.sym 77861 $false
.sym 77862 encoderR.encoderCounter[1]
.sym 77863 $abc$72873$techmap\encoderR.$procmux$2678_Y[13]_new_inv_
.sym 77864 $abc$72873$techmap\encoderR.$procmux$2675_Y[13]_new_inv_
.sym 77867 $false
.sym 77868 encoderR.encoderCounter[1]
.sym 77869 $abc$72873$techmap\encoderR.$procmux$2678_Y[6]_new_inv_
.sym 77870 $abc$72873$techmap\encoderR.$procmux$2675_Y[6]_new_inv_
.sym 77873 $false
.sym 77874 encoderR.encoderCounter[1]
.sym 77875 $abc$72873$techmap\encoderR.$procmux$2678_Y[11]_new_inv_
.sym 77876 $abc$72873$techmap\encoderR.$procmux$2675_Y[11]_new_inv_
.sym 77877 $true
.sym 77878 clk_16mhz$2$2
.sym 77879 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 77880 $abc$72873$soc.cpu.mem_rdata[11]_new_inv_
.sym 77882 $abc$72873$soc.cpu.mem_rdata[13]_new_inv_
.sym 77883 $abc$72873$techmap\encoderR.$procmux$2675_Y[10]_new_inv_
.sym 77884 $abc$72873$new_n5145_
.sym 77885 encoderDataD[10]
.sym 77886 encoderDataD[14]
.sym 77887 encoderDataD[11]
.sym 77954 $false
.sym 77955 writeEncoderD
.sym 77956 encoderR.encoderCount[23]
.sym 77957 encoderDataD[23]
.sym 77960 $false
.sym 77961 pinEncoderDB$2
.sym 77962 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[24]
.sym 77963 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[24]
.sym 77966 $false
.sym 77967 $abc$72873$new_n4855_
.sym 77968 $abc$72873$new_n4822_
.sym 77969 $abc$72873$new_n4776_
.sym 77972 $false
.sym 77973 encoderR.encoderCount[24]
.sym 77974 $false
.sym 77975 $auto$alumacc.cc:474:replace_alu$7619.C[24]
.sym 77978 $false
.sym 77979 writeEncoderD
.sym 77980 encoderR.encoderCount[19]
.sym 77981 encoderDataD[19]
.sym 77984 $false
.sym 77985 writeEncoderD
.sym 77986 encoderR.encoderCount[15]
.sym 77987 encoderDataD[15]
.sym 77990 soc.cpu.mem_wdata[19]
.sym 77991 $false
.sym 77992 $false
.sym 77993 $false
.sym 77996 soc.cpu.mem_wdata[23]
.sym 77997 $false
.sym 77998 $false
.sym 77999 $false
.sym 78000 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44801
.sym 78001 clk_16mhz$2$2
.sym 78002 $false
.sym 78004 iomem_rdata[12]
.sym 78005 iomem_rdata[11]
.sym 78006 iomem_rdata[17]
.sym 78007 iomem_rdata[29]
.sym 78008 iomem_rdata[13]
.sym 78009 iomem_rdata[1]
.sym 78010 iomem_rdata[2]
.sym 78077 $abc$72873$new_n5239_
.sym 78078 $abc$72873$new_n5231_
.sym 78079 iomem_rdata[8]
.sym 78080 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 78083 $false
.sym 78084 $false
.sym 78085 $abc$72873$new_n4811_
.sym 78086 soc.spimemio.rdata[29]
.sym 78089 $false
.sym 78090 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 78091 $abc$72873$new_n4811_
.sym 78092 soc.spimemio.rdata[8]
.sym 78095 $false
.sym 78096 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 78097 $abc$72873$new_n4811_
.sym 78098 soc.spimemio.rdata[17]
.sym 78107 soc.spimemio.xfer.ibuffer[5]
.sym 78108 $false
.sym 78109 $false
.sym 78110 $false
.sym 78113 soc.spimemio.buffer[8]
.sym 78114 $false
.sym 78115 $false
.sym 78116 $false
.sym 78119 soc.spimemio.buffer[17]
.sym 78120 $false
.sym 78121 $false
.sym 78122 $false
.sym 78123 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 78124 clk_16mhz$2$2
.sym 78125 $false
.sym 78126 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$19806[0]_new_
.sym 78127 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23585_Y[3]_new_
.sym 78128 $abc$72873$new_n4873_
.sym 78129 $abc$72873$new_n5724_
.sym 78130 soc.cpu.mem_rdata[29]
.sym 78132 $abc$72873$new_n5726_
.sym 78133 soc.simpleuart.cfg_divider[27]
.sym 78200 soc.spimemio.state[2]
.sym 78201 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.sym 78202 soc.spimemio.state[0]
.sym 78203 soc.spimemio.state[3]
.sym 78206 $false
.sym 78207 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$19806[0]_new_
.sym 78208 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23588_Y[3]_new_
.sym 78209 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23585_Y[3]_new_
.sym 78212 soc.spimemio.state[3]
.sym 78213 soc.spimemio.state[2]
.sym 78214 soc.spimemio.state[1]
.sym 78215 soc.spimemio.state[0]
.sym 78218 $false
.sym 78219 $false
.sym 78220 $abc$72873$new_n5730_
.sym 78221 soc.spimemio.state[1]
.sym 78224 $false
.sym 78225 $false
.sym 78226 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36633[0]_new_inv_
.sym 78227 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$59595[0]_new_inv_
.sym 78230 $false
.sym 78231 soc.spimemio.state[3]
.sym 78232 soc.spimemio.state[0]
.sym 78233 soc.spimemio.state[2]
.sym 78236 soc.cpu.mem_wordsize[1]
.sym 78237 soc.cpu.mem_wordsize[0]
.sym 78238 soc.cpu.reg_op2[30]
.sym 78239 soc.cpu.mem_la_wdata[14]
.sym 78242 soc.cpu.mem_la_wdata[14]
.sym 78243 $false
.sym 78244 $false
.sym 78245 $false
.sym 78246 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.sym 78247 clk_16mhz$2$2
.sym 78248 $false
.sym 78249 $abc$72873$new_n9471_
.sym 78250 $abc$72873$new_n7125_
.sym 78251 $abc$72873$new_n7137_
.sym 78252 $abc$72873$new_n9472_
.sym 78253 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7222_new_
.sym 78254 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58535
.sym 78255 $abc$72873$new_n7124_
.sym 78256 soc.spimemio.din_valid
.sym 78323 $abc$72873$new_n7134_
.sym 78324 $abc$72873$new_n5659_
.sym 78325 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23588_Y[3]_new_
.sym 78326 $abc$72873$new_n5679_
.sym 78329 $abc$72873$new_n7139_
.sym 78330 soc.spimemio.jump
.sym 78331 $abc$72873$new_n5659_
.sym 78332 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23586_Y[3]_new_
.sym 78335 $false
.sym 78336 soc.spimemio.state[3]
.sym 78337 soc.spimemio.state[2]
.sym 78338 soc.spimemio.state[0]
.sym 78341 $false
.sym 78342 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23586_Y[3]_new_
.sym 78343 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14390_new_
.sym 78344 $abc$72873$new_n5659_
.sym 78347 $false
.sym 78348 soc.spimemio.state[1]
.sym 78349 soc.spimemio.state[0]
.sym 78350 $abc$72873$new_n5675_
.sym 78353 $false
.sym 78354 $false
.sym 78355 soc.spimemio.state[0]
.sym 78356 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$19806[0]_new_
.sym 78359 $false
.sym 78360 $false
.sym 78361 soc.spimemio.state[2]
.sym 78362 soc.spimemio.state[3]
.sym 78365 $abc$72873$new_n5675_
.sym 78366 soc.spimemio.state[0]
.sym 78367 $abc$72873$new_n5659_
.sym 78368 soc.spimemio.state[1]
.sym 78372 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 78373 soc.cpu.mem_rdata[17]
.sym 78375 $abc$72873$soc.cpu.mem_rdata[10]_new_inv_
.sym 78376 $abc$72873$new_n4870_
.sym 78377 $abc$72873$new_n4871_
.sym 78378 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58543_new_inv_
.sym 78379 soc.spimemio.xfer.xfer_tag[3]
.sym 78446 $false
.sym 78447 $false
.sym 78448 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14390_new_
.sym 78449 $abc$72873$new_n5659_
.sym 78452 $false
.sym 78453 $false
.sym 78454 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$59595[0]_new_inv_
.sym 78455 $abc$72873$new_n5659_
.sym 78458 $false
.sym 78459 $false
.sym 78460 soc.spimemio.din_data[1]
.sym 78461 $abc$72873$new_n5684_
.sym 78464 soc.spimemio.din_data[3]
.sym 78465 $abc$72873$new_n5684_
.sym 78466 $abc$72873$new_n5679_
.sym 78467 soc.cpu.mem_addr[19]
.sym 78470 $abc$72873$new_n5713_
.sym 78471 $abc$72873$new_n5712_
.sym 78472 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23589_Y[0]_new_
.sym 78473 soc.spimemio.config_dummy[1]
.sym 78476 $false
.sym 78477 $false
.sym 78478 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$59595[0]_new_inv_
.sym 78479 $abc$72873$new_n5659_
.sym 78482 soc.cpu.mem_addr[17]
.sym 78483 $abc$72873$new_n5679_
.sym 78484 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_
.sym 78485 soc.cpu.mem_addr[1]
.sym 78488 $abc$72873$auto$simplemap.cc:168:logic_reduce$11774
.sym 78489 $false
.sym 78490 $false
.sym 78491 $false
.sym 78492 resetn$2
.sym 78493 clk_16mhz$2$2
.sym 78494 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 78495 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18312_Y_new_inv_
.sym 78496 $abc$72873$new_n8529_
.sym 78497 soc.spimemio.buffer[15]
.sym 78498 soc.spimemio.buffer[10]
.sym 78499 soc.spimemio.buffer[8]
.sym 78500 soc.spimemio.buffer[9]
.sym 78502 soc.spimemio.buffer[12]
.sym 78575 soc.spimemio.din_data[2]
.sym 78576 $abc$72873$new_n5684_
.sym 78577 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_
.sym 78578 soc.cpu.mem_addr[2]
.sym 78581 soc.cpu.timer[2]
.sym 78582 soc.cpu.instr_timer
.sym 78583 soc.cpu.irq_mask[2]
.sym 78584 soc.cpu.instr_maskirq
.sym 78587 soc.cpu.mem_addr[16]
.sym 78588 $abc$72873$new_n5679_
.sym 78589 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_
.sym 78590 soc.cpu.mem_addr[0]
.sym 78593 soc.cpu.mem_addr[21]
.sym 78594 $abc$72873$new_n5679_
.sym 78595 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$36658[2]_new_
.sym 78596 soc.cpu.mem_addr[5]
.sym 78599 $abc$72873$new_n5706_
.sym 78600 $abc$72873$new_n5707_
.sym 78601 $abc$72873$new_n5679_
.sym 78602 soc.cpu.mem_addr[18]
.sym 78605 $abc$72873$new_n5694_
.sym 78606 $abc$72873$new_n5693_
.sym 78607 $abc$72873$new_n5684_
.sym 78608 soc.spimemio.din_data[5]
.sym 78611 $abc$72873$new_n5717_
.sym 78612 $abc$72873$new_n5718_
.sym 78613 $abc$72873$new_n5684_
.sym 78614 soc.spimemio.din_data[0]
.sym 78615 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59662
.sym 78616 clk_16mhz$2$2
.sym 78617 $false
.sym 78620 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[2]
.sym 78621 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[3]
.sym 78622 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[4]
.sym 78623 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[5]
.sym 78624 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[6]
.sym 78625 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[7]
.sym 78692 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 78693 soc.cpu.pcpi_div.pcpi_wr
.sym 78694 soc.cpu.pcpi_div.pcpi_rd[15]
.sym 78695 soc.cpu.pcpi_mul.pcpi_rd[15]
.sym 78698 $false
.sym 78699 $false
.sym 78700 $false
.sym 78701 soc.cpu.pcpi_div.quotient[2]
.sym 78704 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 78705 soc.cpu.pcpi_div.pcpi_wr
.sym 78706 soc.cpu.pcpi_div.pcpi_rd[28]
.sym 78707 soc.cpu.pcpi_mul.pcpi_rd[28]
.sym 78710 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 78711 $abc$72873$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 78712 soc.cpu.instr_maskirq
.sym 78713 soc.cpu.instr_timer
.sym 78716 $false
.sym 78717 $false
.sym 78718 $false
.sym 78719 soc.cpu.pcpi_div.quotient[6]
.sym 78722 $false
.sym 78723 soc.cpu.pcpi_div.outsign
.sym 78724 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[6]
.sym 78725 soc.cpu.pcpi_div.quotient[6]
.sym 78728 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33378[0]_new_inv_
.sym 78729 $abc$72873$new_n8514_
.sym 78730 soc.cpu.cpuregs_rs1[15]
.sym 78731 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 78734 $false
.sym 78735 soc.cpu.pcpi_insn[12]
.sym 78736 soc.cpu.pcpi_insn[14]
.sym 78737 soc.cpu.pcpi_insn[13]
.sym 78738 $true
.sym 78739 clk_16mhz$2$2
.sym 78740 $abc$72873$auto$rtlil.cc:1981:NotGate$72753
.sym 78741 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[8]
.sym 78742 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[9]
.sym 78743 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[10]
.sym 78744 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[11]
.sym 78745 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[12]
.sym 78746 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[13]
.sym 78747 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[14]
.sym 78748 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[15]
.sym 78815 $false
.sym 78816 soc.cpu.pcpi_div.outsign
.sym 78817 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[9]
.sym 78818 soc.cpu.pcpi_div.quotient[9]
.sym 78821 $false
.sym 78822 soc.cpu.pcpi_div.outsign
.sym 78823 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[15]
.sym 78824 soc.cpu.pcpi_div.quotient[15]
.sym 78827 $false
.sym 78828 $false
.sym 78829 $false
.sym 78830 soc.cpu.pcpi_div.quotient[9]
.sym 78833 soc.cpu.pcpi_div.instr_divu
.sym 78834 soc.cpu.pcpi_div.instr_div
.sym 78835 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[9]_new_inv_
.sym 78836 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[9]_new_inv_
.sym 78839 soc.cpu.pcpi_div.instr_divu
.sym 78840 soc.cpu.pcpi_div.instr_div
.sym 78841 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[25]_new_inv_
.sym 78842 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[25]_new_inv_
.sym 78845 soc.cpu.pcpi_div.instr_divu
.sym 78846 soc.cpu.pcpi_div.instr_div
.sym 78847 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[15]_new_inv_
.sym 78848 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[15]_new_inv_
.sym 78851 soc.cpu.pcpi_div.instr_divu
.sym 78852 soc.cpu.pcpi_div.instr_div
.sym 78853 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[28]_new_inv_
.sym 78854 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[28]_new_inv_
.sym 78857 soc.cpu.pcpi_div.instr_divu
.sym 78858 soc.cpu.pcpi_div.instr_div
.sym 78859 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[21]_new_inv_
.sym 78860 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[21]_new_inv_
.sym 78861 $true
.sym 78862 clk_16mhz$2$2
.sym 78863 $false
.sym 78864 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[16]
.sym 78865 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[17]
.sym 78866 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[18]
.sym 78867 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[19]
.sym 78868 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[20]
.sym 78869 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[21]
.sym 78870 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[22]
.sym 78871 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[23]
.sym 78938 $false
.sym 78939 $false
.sym 78940 $false
.sym 78941 soc.cpu.pcpi_div.quotient[22]
.sym 78944 $false
.sym 78945 $false
.sym 78946 $false
.sym 78947 soc.cpu.pcpi_div.quotient[10]
.sym 78950 $false
.sym 78951 $false
.sym 78952 $false
.sym 78953 soc.cpu.pcpi_div.quotient[19]
.sym 78956 $false
.sym 78957 soc.cpu.pcpi_div.outsign
.sym 78958 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[10]
.sym 78959 soc.cpu.pcpi_div.quotient[10]
.sym 78962 $false
.sym 78963 soc.cpu.pcpi_div.outsign
.sym 78964 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[22]
.sym 78965 soc.cpu.pcpi_div.quotient[22]
.sym 78968 $false
.sym 78969 $false
.sym 78970 $false
.sym 78971 soc.cpu.pcpi_div.quotient[21]
.sym 78974 $false
.sym 78975 $abc$72873$new_n6796_
.sym 78976 $abc$72873$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16420_Y_new_
.sym 78977 $abc$72873$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16419_Y_new_
.sym 78980 $abc$72873$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_
.sym 78981 $abc$72873$new_n6765_
.sym 78982 $abc$72873$new_n6772_
.sym 78983 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 78984 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 78985 clk_16mhz$2$2
.sym 78986 $false
.sym 78987 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[24]
.sym 78988 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[25]
.sym 78989 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[26]
.sym 78990 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[27]
.sym 78991 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[28]
.sym 78992 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[29]
.sym 78993 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[30]
.sym 78994 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[31]_new_inv_
.sym 79061 $false
.sym 79062 $false
.sym 79063 $false
.sym 79064 soc.cpu.pcpi_div.quotient[28]
.sym 79067 $false
.sym 79068 soc.cpu.pcpi_div.outsign
.sym 79069 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[25]
.sym 79070 soc.cpu.pcpi_div.quotient[25]
.sym 79073 $false
.sym 79074 soc.cpu.pcpi_div.outsign
.sym 79075 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[26]
.sym 79076 soc.cpu.pcpi_div.quotient[26]
.sym 79079 $false
.sym 79080 $false
.sym 79081 $false
.sym 79082 soc.cpu.pcpi_div.quotient[26]
.sym 79085 $false
.sym 79086 $false
.sym 79087 $false
.sym 79088 soc.cpu.pcpi_div.quotient[25]
.sym 79091 $false
.sym 79092 soc.cpu.cpu_state[2]
.sym 79093 $abc$72873$new_n8645_
.sym 79094 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17059_Y_new_inv_
.sym 79097 $false
.sym 79098 soc.cpu.pcpi_div.outsign
.sym 79099 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[28]
.sym 79100 soc.cpu.pcpi_div.quotient[28]
.sym 79103 $false
.sym 79104 $false
.sym 79105 soc.cpu.pcpi_div.quotient[31]
.sym 79106 soc.cpu.pcpi_div.quotient_msk[31]
.sym 79107 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 79108 clk_16mhz$2$2
.sym 79109 soc.cpu.pcpi_div.start$2
.sym 79110 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[27]_new_inv_
.sym 79111 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[14]_new_inv_
.sym 79112 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[27]
.sym 79113 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[17]_new_inv_
.sym 79114 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[17]
.sym 79115 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[7]
.sym 79116 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[7]_new_inv_
.sym 79117 soc.cpu.irq_mask[20]
.sym 79184 $false
.sym 79185 $false
.sym 79186 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_
.sym 79187 soc.cpu.mem_rdata[16]
.sym 79190 soc.cpu.reg_op1[1]
.sym 79191 soc.cpu.mem_wordsize[1]
.sym 79192 soc.cpu.mem_wordsize[0]
.sym 79193 soc.cpu.reg_op1[0]
.sym 79196 $false
.sym 79197 $false
.sym 79198 $false
.sym 79199 soc.cpu.pcpi_div.quotient[0]
.sym 79202 soc.cpu.reg_op1[0]
.sym 79203 soc.cpu.reg_op1[1]
.sym 79204 soc.cpu.mem_rdata[27]
.sym 79205 $abc$72873$soc.cpu.mem_rdata[11]_new_inv_
.sym 79208 soc.cpu.reg_op1[0]
.sym 79209 soc.cpu.reg_op1[1]
.sym 79210 soc.cpu.mem_rdata[24]
.sym 79211 $abc$72873$soc.cpu.mem_rdata[8]_new_inv_
.sym 79214 $false
.sym 79215 $abc$72873$new_n8329_
.sym 79216 $abc$72873$new_n8328_
.sym 79217 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 79220 soc.cpu.cpu_state[2]
.sym 79221 $abc$72873$new_n8436_
.sym 79222 soc.cpu.cpuregs_rs1[8]
.sym 79223 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 79226 soc.cpu.pcpi_div.start$2
.sym 79227 $false
.sym 79228 $false
.sym 79229 $false
.sym 79230 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 79231 clk_16mhz$2$2
.sym 79232 $false
.sym 79233 $abc$72873$new_n8393_
.sym 79234 $abc$72873$new_n8355_
.sym 79235 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[20]_new_inv_
.sym 79236 $abc$72873$new_n8356_
.sym 79237 $abc$72873$new_n8354_
.sym 79238 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[20]
.sym 79239 soc.spimemio.rdata[22]
.sym 79240 soc.spimemio.rdata[15]
.sym 79307 soc.cpu.cpu_state[5]
.sym 79308 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_
.sym 79309 $abc$72873$new_n8434_
.sym 79310 $abc$72873$soc.cpu.mem_rdata_word[11]_new_inv_
.sym 79313 $false
.sym 79314 $abc$72873$new_n8491_
.sym 79315 soc.cpu.cpuregs_rs1[13]
.sym 79316 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 79319 soc.cpu.cpu_state[5]
.sym 79320 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 79321 $abc$72873$new_n8523_
.sym 79322 soc.cpu.mem_rdata[17]
.sym 79325 $false
.sym 79326 $abc$72873$new_n8354_
.sym 79327 soc.cpu.mem_rdata[18]
.sym 79328 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_
.sym 79331 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_
.sym 79332 soc.cpu.mem_rdata[27]
.sym 79333 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 79334 $abc$72873$soc.cpu.mem_rdata[11]_new_inv_
.sym 79337 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_
.sym 79338 soc.cpu.mem_rdata[31]
.sym 79339 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 79340 $abc$72873$soc.cpu.mem_rdata[15]_new_inv_
.sym 79343 soc.cpu.reg_op1[0]
.sym 79344 soc.cpu.reg_op1[1]
.sym 79345 $abc$72873$soc.cpu.mem_rdata[15]_new_inv_
.sym 79346 soc.cpu.mem_rdata[31]
.sym 79349 $false
.sym 79350 $abc$72873$new_n8475_
.sym 79351 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[11]_new_
.sym 79352 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[11]_new_
.sym 79353 $true
.sym 79354 clk_16mhz$2$2
.sym 79355 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 79356 $abc$72873$new_n8379_
.sym 79357 $abc$72873$new_n8343_
.sym 79358 $abc$72873$new_n8341_
.sym 79359 $abc$72873$new_n8381_
.sym 79360 $abc$72873$soc.cpu.mem_rdata_word[1]_new_inv_
.sym 79361 $abc$72873$new_n8394_
.sym 79362 $abc$72873$new_n8392_
.sym 79363 iomem_rdata[0]
.sym 79430 soc.cpu.cpu_state[5]
.sym 79431 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 79432 $abc$72873$new_n8523_
.sym 79433 soc.cpu.mem_rdata[18]
.sym 79436 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_
.sym 79437 soc.cpu.mem_rdata[24]
.sym 79438 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 79439 $abc$72873$soc.cpu.mem_rdata[8]_new_inv_
.sym 79442 $false
.sym 79443 $abc$72873$new_n8379_
.sym 79444 $abc$72873$soc.cpu.mem_rdata[4]_new_inv_
.sym 79445 $abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 79448 soc.cpu.cpu_state[5]
.sym 79449 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_
.sym 79450 $abc$72873$new_n8434_
.sym 79451 $abc$72873$soc.cpu.mem_rdata_word[8]_new_inv_
.sym 79454 soc.cpu.cpu_state[5]
.sym 79455 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 79456 $abc$72873$new_n8523_
.sym 79457 soc.cpu.mem_rdata[28]
.sym 79460 $false
.sym 79461 $abc$72873$new_n8651_
.sym 79462 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[28]_new_
.sym 79463 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[28]_new_
.sym 79466 $false
.sym 79467 $abc$72873$new_n8551_
.sym 79468 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[18]_new_
.sym 79469 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[18]_new_
.sym 79472 soc.cpu.cpu_state[0]
.sym 79473 $false
.sym 79474 $false
.sym 79475 $false
.sym 79476 $true
.sym 79477 clk_16mhz$2$2
.sym 79478 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 79479 $abc$72873$soc.cpu.mem_rdata_word[12]_new_inv_
.sym 79480 $abc$72873$soc.cpu.mem_rdata_word[9]_new_inv_
.sym 79481 $abc$72873$procmux$6797_Y[2]_new_inv_
.sym 79482 $abc$72873$procmux$6797_Y[0]_new_inv_
.sym 79483 $abc$72873$new_n5058_
.sym 79484 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_
.sym 79485 $abc$72873$procmux$6797_Y[1]_new_inv_
.sym 79486 $abc$72873$soc.cpu.mem_rdata_word[10]_new_inv_
.sym 79553 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_
.sym 79554 soc.cpu.mem_rdata[29]
.sym 79555 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 79556 $abc$72873$soc.cpu.mem_rdata[13]_new_inv_
.sym 79559 soc.cpu.cpu_state[5]
.sym 79560 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_
.sym 79561 $abc$72873$new_n8434_
.sym 79562 $abc$72873$soc.cpu.mem_rdata_word[9]_new_inv_
.sym 79565 soc.cpu.cpu_state[5]
.sym 79566 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_
.sym 79567 $abc$72873$new_n8434_
.sym 79568 $abc$72873$soc.cpu.mem_rdata_word[14]_new_inv_
.sym 79571 soc.cpu.cpu_state[5]
.sym 79572 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_
.sym 79573 $abc$72873$new_n8434_
.sym 79574 $abc$72873$soc.cpu.mem_rdata_word[13]_new_inv_
.sym 79577 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_
.sym 79578 soc.cpu.mem_rdata[30]
.sym 79579 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 79580 $abc$72873$soc.cpu.mem_rdata[14]_new_inv_
.sym 79583 soc.cpu.cpu_state[5]
.sym 79584 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15953_Y[23]_new_
.sym 79585 $abc$72873$new_n8434_
.sym 79586 $abc$72873$soc.cpu.mem_rdata_word[10]_new_inv_
.sym 79589 $false
.sym 79590 $false
.sym 79591 soc.cpu.irq_mask[3]
.sym 79592 soc.cpu.irq_pending[3]
.sym 79595 $false
.sym 79596 $false
.sym 79597 soc.cpu.irq_mask[7]
.sym 79598 soc.cpu.irq_pending[7]
.sym 79599 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264
.sym 79600 clk_16mhz$2$2
.sym 79601 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 79602 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[18]_new_
.sym 79603 $abc$72873$procmux$6797_Y[11]_new_inv_
.sym 79604 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[10]_new_
.sym 79605 $abc$72873$new_n5152_
.sym 79606 $abc$72873$procmux$6797_Y[13]_new_inv_
.sym 79607 $abc$72873$procmux$6797_Y[12]_new_inv_
.sym 79608 $abc$72873$new_n5072_
.sym 79609 soc.cpu.irq_pending[30]
.sym 79676 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 79677 soc.cpu.mem_xfer
.sym 79678 soc.cpu.mem_rdata[29]
.sym 79679 soc.cpu.mem_rdata_q[29]
.sym 79682 $false
.sym 79683 soc.cpu.mem_xfer
.sym 79684 soc.cpu.mem_rdata[16]
.sym 79685 soc.cpu.mem_rdata_q[16]
.sym 79688 $abc$72873$new_n4875_
.sym 79689 soc.cpu.mem_16bit_buffer[13]
.sym 79690 $abc$72873$new_n5184_
.sym 79691 $abc$72873$new_n5189_
.sym 79694 $false
.sym 79695 soc.cpu.mem_la_secondword
.sym 79696 $abc$72873$new_n4884_
.sym 79697 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_
.sym 79700 soc.cpu.mem_xfer
.sym 79701 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 79702 $abc$72873$soc.cpu.mem_rdata[13]_new_inv_
.sym 79703 soc.cpu.mem_rdata_q[13]
.sym 79706 soc.cpu.mem_xfer
.sym 79707 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 79708 $abc$72873$soc.cpu.mem_rdata[0]_new_inv_
.sym 79709 soc.cpu.mem_rdata_q[0]
.sym 79712 soc.cpu.mem_rdata[29]
.sym 79713 $false
.sym 79714 $false
.sym 79715 $false
.sym 79718 soc.cpu.mem_rdata[24]
.sym 79719 $false
.sym 79720 $false
.sym 79721 $false
.sym 79722 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126
.sym 79723 clk_16mhz$2$2
.sym 79724 $false
.sym 79725 $abc$72873$techmap\soc.cpu.$procmux$5458_Y[1]_new_inv_
.sym 79726 $abc$72873$soc.cpu.mem_rdata_latched[20]_new_inv_
.sym 79727 $abc$72873$procmux$6797_Y[17]_new_inv_
.sym 79728 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_
.sym 79729 $abc$72873$techmap\soc.cpu.$procmux$5358_Y[0]_new_inv_
.sym 79730 soc.cpu.mem_rdata_q[19]
.sym 79731 soc.cpu.mem_rdata_q[20]
.sym 79732 soc.cpu.mem_rdata_q[9]
.sym 79799 soc.cpu.mem_xfer
.sym 79800 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 79801 $abc$72873$soc.cpu.mem_rdata[8]_new_inv_
.sym 79802 soc.cpu.mem_rdata_q[8]
.sym 79805 soc.cpu.mem_xfer
.sym 79806 $abc$72873$new_n6710_
.sym 79807 $abc$72873$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 79808 soc.cpu.mem_rdata_q[24]
.sym 79811 $abc$72873$new_n4875_
.sym 79812 soc.cpu.mem_16bit_buffer[8]
.sym 79813 $abc$72873$new_n5289_
.sym 79814 $abc$72873$new_n5290_
.sym 79817 soc.cpu.mem_xfer
.sym 79818 soc.cpu.mem_la_secondword
.sym 79819 $abc$72873$soc.cpu.mem_rdata[8]_new_inv_
.sym 79820 soc.cpu.mem_rdata_q[8]
.sym 79823 $abc$72873$new_n9390_
.sym 79824 soc.cpu.mem_la_secondword
.sym 79825 soc.cpu.mem_rdata[24]
.sym 79826 soc.cpu.mem_rdata_q[24]
.sym 79829 soc.cpu.cpu_state[5]
.sym 79830 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 79831 $abc$72873$new_n8523_
.sym 79832 soc.cpu.mem_rdata[24]
.sym 79835 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 79836 soc.cpu.mem_xfer
.sym 79837 soc.cpu.mem_rdata[24]
.sym 79838 soc.cpu.mem_rdata_q[24]
.sym 79841 $false
.sym 79842 $abc$72873$new_n6702_
.sym 79843 $abc$72873$new_n6733_
.sym 79844 $abc$72873$new_n6732_
.sym 79845 $true
.sym 79846 clk_16mhz$2$2
.sym 79847 $false
.sym 79848 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$21610[1]_new_
.sym 79849 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_
.sym 79850 $abc$72873$procmux$6797_Y[29]_new_inv_
.sym 79851 $abc$72873$techmap\soc.cpu.$procmux$5390_Y[4]_new_inv_
.sym 79852 soc.cpu.irq_mask[16]
.sym 79853 soc.cpu.irq_mask[19]
.sym 79854 soc.cpu.irq_mask[30]
.sym 79855 soc.cpu.irq_mask[10]
.sym 79922 $false
.sym 79923 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 79924 clock.counterO[30]
.sym 79925 encoderL.encoderCount[30]
.sym 79928 soc.cpu.cpu_state[5]
.sym 79929 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 79930 $abc$72873$new_n8523_
.sym 79931 soc.cpu.mem_rdata[26]
.sym 79934 soc.cpu.cpu_state[5]
.sym 79935 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 79936 $abc$72873$new_n8523_
.sym 79937 soc.cpu.mem_rdata[25]
.sym 79940 soc.cpu.cpu_state[5]
.sym 79941 $abc$72873$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15962_Y_new_inv_
.sym 79942 $abc$72873$new_n8523_
.sym 79943 soc.cpu.mem_rdata[31]
.sym 79946 $abc$72873$new_n6596_
.sym 79947 $abc$72873$new_n6734_
.sym 79948 $abc$72873$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_
.sym 79949 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 79952 soc.cpu.pcpi_div.divisor[30]
.sym 79953 $false
.sym 79954 $false
.sym 79955 $false
.sym 79958 soc.cpu.pcpi_div.quotient_msk[3]
.sym 79959 $false
.sym 79960 $false
.sym 79961 $false
.sym 79964 soc.cpu.pcpi_div.divisor[29]
.sym 79965 $false
.sym 79966 $false
.sym 79967 $false
.sym 79968 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 79969 clk_16mhz$2$2
.sym 79970 soc.cpu.pcpi_div.start$2
.sym 79971 $abc$72873$new_n5032_
.sym 79972 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_
.sym 79973 $abc$72873$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 79974 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$46048[0]_new_inv_
.sym 79975 $abc$72873$new_n6697_
.sym 79976 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.sym 79977 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[29]_new_
.sym 79978 soc.cpu.reg_out[31]
.sym 80045 $false
.sym 80046 $false
.sym 80047 soc.cpu.irq_pending[4]
.sym 80048 soc.cpu.irq_mask[4]
.sym 80051 $false
.sym 80052 $false
.sym 80053 soc.cpu.irq_mask[26]
.sym 80054 soc.cpu.irq_pending[26]
.sym 80057 $false
.sym 80058 $false
.sym 80059 soc.cpu.irq_mask[20]
.sym 80060 soc.cpu.irq_pending[20]
.sym 80063 $false
.sym 80064 $false
.sym 80065 soc.cpu.irq_mask[11]
.sym 80066 soc.cpu.irq_pending[11]
.sym 80069 $false
.sym 80070 $false
.sym 80071 soc.cpu.irq_mask[27]
.sym 80072 soc.cpu.irq_pending[27]
.sym 80075 $false
.sym 80076 $false
.sym 80077 soc.cpu.irq_mask[19]
.sym 80078 soc.cpu.irq_pending[19]
.sym 80081 $false
.sym 80082 $false
.sym 80083 soc.cpu.irq_mask[24]
.sym 80084 soc.cpu.irq_pending[24]
.sym 80087 $false
.sym 80088 $false
.sym 80089 soc.cpu.irq_mask[4]
.sym 80090 soc.cpu.irq_pending[4]
.sym 80091 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264
.sym 80092 clk_16mhz$2$2
.sym 80093 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 80094 $abc$72873$new_n9456_
.sym 80095 $abc$72873$techmap\soc.cpu.$procmux$5301_Y_new_inv_
.sym 80096 $abc$72873$techmap\soc.cpu.$procmux$5473_Y[5]_new_inv_
.sym 80097 $abc$72873$new_n6600_
.sym 80098 $abc$72873$new_n6615_
.sym 80099 $abc$72873$new_n6656_
.sym 80100 $abc$72873$new_n6595_
.sym 80101 soc.spimemio.buffer[14]
.sym 80168 soc.cpu.mem_xfer
.sym 80169 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 80170 $abc$72873$soc.cpu.mem_rdata[15]_new_inv_
.sym 80171 soc.cpu.mem_rdata_q[15]
.sym 80174 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 80175 soc.cpu.mem_xfer
.sym 80176 soc.cpu.mem_rdata[31]
.sym 80177 soc.cpu.mem_rdata_q[31]
.sym 80180 $false
.sym 80181 soc.cpu.mem_xfer
.sym 80182 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$21610[1]_new_
.sym 80183 soc.cpu.mem_rdata_q[26]
.sym 80186 $false
.sym 80187 soc.cpu.mem_xfer
.sym 80188 soc.cpu.mem_rdata[31]
.sym 80189 soc.cpu.mem_rdata_q[31]
.sym 80192 $false
.sym 80193 soc.cpu.mem_la_secondword
.sym 80194 $abc$72873$new_n5172_
.sym 80195 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[31]_new_inv_
.sym 80198 $abc$72873$new_n4875_
.sym 80199 soc.cpu.mem_16bit_buffer[15]
.sym 80200 $abc$72873$new_n5172_
.sym 80201 $abc$72873$new_n5177_
.sym 80204 soc.cpu.mem_rdata[31]
.sym 80205 $false
.sym 80206 $false
.sym 80207 $false
.sym 80210 soc.cpu.mem_rdata[21]
.sym 80211 $false
.sym 80212 $false
.sym 80213 $false
.sym 80214 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126
.sym 80215 clk_16mhz$2$2
.sym 80216 $false
.sym 80217 $abc$72873$new_n6640_
.sym 80218 $abc$72873$new_n6643_
.sym 80219 $abc$72873$techmap\soc.cpu.$procmux$5473_Y[3]_new_inv_
.sym 80220 $abc$72873$techmap\soc.cpu.$procmux$5473_Y[4]_new_inv_
.sym 80221 $abc$72873$new_n6602_
.sym 80222 $abc$72873$new_n6645_
.sym 80223 $abc$72873$new_n6601_
.sym 80224 soc.cpu.mem_rdata_q[29]
.sym 80291 $false
.sym 80292 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 80293 $abc$72873$new_n6596_
.sym 80294 $abc$72873$techmap$techmap\soc.cpu.$procmux$5374.$and$/usr/local/bin/../share/yosys/techmap.v:434$16374_Y[3]_new_
.sym 80297 $abc$72873$new_n6623_
.sym 80298 $abc$72873$techmap$techmap\soc.cpu.$procmux$5374.$and$/usr/local/bin/../share/yosys/techmap.v:434$16374_Y[3]_new_
.sym 80299 soc.cpu.mem_rdata_latched[2]
.sym 80300 $abc$72873$new_n6607_
.sym 80303 soc.cpu.mem_la_secondword
.sym 80304 soc.cpu.mem_xfer
.sym 80305 $abc$72873$soc.cpu.mem_rdata[13]_new_inv_
.sym 80306 soc.cpu.mem_rdata_q[13]
.sym 80309 $abc$72873$new_n6623_
.sym 80310 $abc$72873$techmap$techmap\soc.cpu.$procmux$5374.$and$/usr/local/bin/../share/yosys/techmap.v:434$16374_Y[3]_new_
.sym 80311 soc.cpu.mem_rdata_latched[3]
.sym 80312 $abc$72873$new_n6607_
.sym 80315 soc.cpu.mem_rdata_latched[6]
.sym 80316 $abc$72873$new_n6725_
.sym 80317 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 80318 $abc$72873$new_n5339_
.sym 80321 $false
.sym 80322 $false
.sym 80323 soc.cpu.mem_rdata_latched[12]
.sym 80324 $abc$72873$new_n6606_
.sym 80327 $false
.sym 80328 $false
.sym 80329 $abc$72873$new_n6658_
.sym 80330 $abc$72873$new_n6596_
.sym 80333 soc.cpu.cpuregs_rs1[25]
.sym 80334 $false
.sym 80335 $false
.sym 80336 $false
.sym 80337 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989
.sym 80338 clk_16mhz$2$2
.sym 80339 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 80340 $abc$72873$techmap\soc.cpu.$procmux$5407_Y[1]_new_inv_
.sym 80341 $abc$72873$new_n6688_
.sym 80342 $abc$72873$new_n6634_
.sym 80343 $abc$72873$new_n6631_
.sym 80344 $abc$72873$new_n6637_
.sym 80345 $abc$72873$new_n6636_
.sym 80346 soc.cpu.mem_rdata_q[13]
.sym 80347 soc.cpu.mem_rdata_q[28]
.sym 80414 soc.cpu.mem_rdata_latched[2]
.sym 80415 $abc$72873$new_n6621_
.sym 80416 $abc$72873$new_n6597_
.sym 80417 $abc$72873$techmap\soc.cpu.$procmux$5473_Y[1]_new_inv_
.sym 80420 $false
.sym 80421 $abc$72873$new_n6632_
.sym 80422 $abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_
.sym 80423 $abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_
.sym 80426 $abc$72873$new_n6596_
.sym 80427 $abc$72873$new_n6619_
.sym 80428 soc.cpu.mem_rdata_latched[5]
.sym 80429 $abc$72873$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_
.sym 80432 $false
.sym 80433 $false
.sym 80434 soc.cpu.mem_rdata_latched[5]
.sym 80435 soc.cpu.mem_rdata_latched[6]
.sym 80438 $false
.sym 80439 $abc$72873$new_n6621_
.sym 80440 $abc$72873$new_n6607_
.sym 80441 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 80444 $false
.sym 80445 $false
.sym 80446 $abc$72873$new_n6595_
.sym 80447 $abc$72873$new_n6597_
.sym 80450 soc.cpu.mem_rdata_latched[2]
.sym 80451 $false
.sym 80452 $false
.sym 80453 $false
.sym 80456 $false
.sym 80457 $false
.sym 80458 $false
.sym 80459 $abc$72873$auto$rtlil.cc:1981:NotGate$71715
.sym 80460 soc.cpu.mem_xfer
.sym 80461 clk_16mhz$2$2
.sym 80462 $false
.sym 80463 $abc$72873$new_n6682_
.sym 80464 $abc$72873$new_n6675_
.sym 80465 $abc$72873$new_n6632_
.sym 80466 $abc$72873$new_n6638_
.sym 80467 $abc$72873$new_n6635_
.sym 80468 $abc$72873$techmap\soc.cpu.$procmux$5407_Y[0]_new_inv_
.sym 80469 $abc$72873$new_n9461_
.sym 80470 soc.cpu.mem_rdata_q[12]
.sym 80537 $false
.sym 80538 $false
.sym 80539 $abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_
.sym 80540 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26352[0]_new_
.sym 80543 $abc$72873$new_n6596_
.sym 80544 $abc$72873$new_n6611_
.sym 80545 $abc$72873$new_n9463_
.sym 80546 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 80549 $false
.sym 80550 $false
.sym 80551 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 80552 $abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 80555 $false
.sym 80556 soc.cpu.mem_rdata_latched[12]
.sym 80557 $abc$72873$new_n6611_
.sym 80558 $abc$72873$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16375_Y[3]_new_
.sym 80561 $abc$72873$new_n9462_
.sym 80562 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 80563 $abc$72873$new_n6606_
.sym 80564 soc.cpu.mem_rdata_latched[3]
.sym 80567 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_
.sym 80568 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 80569 soc.cpu.mem_rdata_latched[6]
.sym 80570 soc.cpu.mem_rdata_latched[12]
.sym 80573 $false
.sym 80574 $false
.sym 80575 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1]
.sym 80576 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26352[0]_new_
.sym 80579 soc.cpu.mem_rdata_latched[6]
.sym 80580 $false
.sym 80581 $false
.sym 80582 $false
.sym 80583 soc.cpu.mem_xfer
.sym 80584 clk_16mhz$2$2
.sym 80585 $false
.sym 80586 $abc$72873$new_n6683_
.sym 80587 $abc$72873$new_n6598_
.sym 80590 $abc$72873$new_n6599_
.sym 80592 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_
.sym 80593 $abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_
.sym 80660 $false
.sym 80661 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 80662 $abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 80663 $abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 80666 $false
.sym 80667 $false
.sym 80668 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7158_new_inv_
.sym 80669 $abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_
.sym 80672 $false
.sym 80673 $false
.sym 80674 soc.cpu.clear_prefetched_high_word_q
.sym 80675 soc.cpu.prefetched_high_word
.sym 80678 $false
.sym 80679 $false
.sym 80680 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1]
.sym 80681 $abc$72873$auto$rtlil.cc:1981:NotGate$71715
.sym 80684 $false
.sym 80685 $false
.sym 80686 $abc$72873$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.sym 80687 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1277$2432_Y
.sym 80690 $abc$72873$auto$simplemap.cc:168:logic_reduce$17218_new_inv_
.sym 80691 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7158_new_inv_
.sym 80692 $abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_
.sym 80693 $abc$72873$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 80696 $false
.sym 80697 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 80698 $abc$72873$new_n6793_
.sym 80699 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 80702 $abc$72873$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.sym 80703 $false
.sym 80704 $false
.sym 80705 $false
.sym 80706 $true
.sym 80707 clk_16mhz$2$2
.sym 80708 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:1277$2432_Y
.sym 80969 $true
.sym 81006 soc.simpleuart.recv_divcnt[0]$2
.sym 81007 $false
.sym 81008 soc.simpleuart.recv_divcnt[0]
.sym 81009 $false
.sym 81010 $false
.sym 81012 $auto$alumacc.cc:474:replace_alu$7741.C[2]
.sym 81014 $false
.sym 81015 soc.simpleuart.recv_divcnt[1]
.sym 81018 $auto$alumacc.cc:474:replace_alu$7741.C[3]
.sym 81019 $abc$72873$new_n8692_
.sym 81020 $false
.sym 81021 soc.simpleuart.recv_divcnt[2]
.sym 81022 $auto$alumacc.cc:474:replace_alu$7741.C[2]
.sym 81024 $auto$alumacc.cc:474:replace_alu$7741.C[4]
.sym 81025 $abc$72873$new_n8692_
.sym 81026 $false
.sym 81027 soc.simpleuart.recv_divcnt[3]
.sym 81028 $auto$alumacc.cc:474:replace_alu$7741.C[3]
.sym 81030 $auto$alumacc.cc:474:replace_alu$7741.C[5]
.sym 81031 $abc$72873$new_n8692_
.sym 81032 $false
.sym 81033 soc.simpleuart.recv_divcnt[4]
.sym 81034 $auto$alumacc.cc:474:replace_alu$7741.C[4]
.sym 81036 $auto$alumacc.cc:474:replace_alu$7741.C[6]
.sym 81037 $abc$72873$new_n8692_
.sym 81038 $false
.sym 81039 soc.simpleuart.recv_divcnt[5]
.sym 81040 $auto$alumacc.cc:474:replace_alu$7741.C[5]
.sym 81042 $auto$alumacc.cc:474:replace_alu$7741.C[7]
.sym 81043 $abc$72873$new_n8692_
.sym 81044 $false
.sym 81045 soc.simpleuart.recv_divcnt[6]
.sym 81046 $auto$alumacc.cc:474:replace_alu$7741.C[6]
.sym 81048 $auto$alumacc.cc:474:replace_alu$7741.C[8]
.sym 81049 $abc$72873$new_n8692_
.sym 81050 $false
.sym 81051 soc.simpleuart.recv_divcnt[7]
.sym 81052 $auto$alumacc.cc:474:replace_alu$7741.C[7]
.sym 81053 $true
.sym 81054 clk_16mhz$2$2
.sym 81055 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 81132 $auto$alumacc.cc:474:replace_alu$7741.C[8]
.sym 81169 $auto$alumacc.cc:474:replace_alu$7741.C[9]
.sym 81170 $abc$72873$new_n8692_
.sym 81171 $false
.sym 81172 soc.simpleuart.recv_divcnt[8]
.sym 81173 $auto$alumacc.cc:474:replace_alu$7741.C[8]
.sym 81175 $auto$alumacc.cc:474:replace_alu$7741.C[10]
.sym 81176 $abc$72873$new_n8692_
.sym 81177 $false
.sym 81178 soc.simpleuart.recv_divcnt[9]
.sym 81179 $auto$alumacc.cc:474:replace_alu$7741.C[9]
.sym 81181 $auto$alumacc.cc:474:replace_alu$7741.C[11]
.sym 81182 $abc$72873$new_n8692_
.sym 81183 $false
.sym 81184 soc.simpleuart.recv_divcnt[10]
.sym 81185 $auto$alumacc.cc:474:replace_alu$7741.C[10]
.sym 81187 $auto$alumacc.cc:474:replace_alu$7741.C[12]
.sym 81188 $abc$72873$new_n8692_
.sym 81189 $false
.sym 81190 soc.simpleuart.recv_divcnt[11]
.sym 81191 $auto$alumacc.cc:474:replace_alu$7741.C[11]
.sym 81193 $auto$alumacc.cc:474:replace_alu$7741.C[13]
.sym 81194 $abc$72873$new_n8692_
.sym 81195 $false
.sym 81196 soc.simpleuart.recv_divcnt[12]
.sym 81197 $auto$alumacc.cc:474:replace_alu$7741.C[12]
.sym 81199 $auto$alumacc.cc:474:replace_alu$7741.C[14]
.sym 81200 $abc$72873$new_n8692_
.sym 81201 $false
.sym 81202 soc.simpleuart.recv_divcnt[13]
.sym 81203 $auto$alumacc.cc:474:replace_alu$7741.C[13]
.sym 81205 $auto$alumacc.cc:474:replace_alu$7741.C[15]
.sym 81206 $abc$72873$new_n8692_
.sym 81207 $false
.sym 81208 soc.simpleuart.recv_divcnt[14]
.sym 81209 $auto$alumacc.cc:474:replace_alu$7741.C[14]
.sym 81211 $auto$alumacc.cc:474:replace_alu$7741.C[16]
.sym 81212 $abc$72873$new_n8692_
.sym 81213 $false
.sym 81214 soc.simpleuart.recv_divcnt[15]
.sym 81215 $auto$alumacc.cc:474:replace_alu$7741.C[15]
.sym 81216 $true
.sym 81217 clk_16mhz$2$2
.sym 81218 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 81255 $auto$alumacc.cc:474:replace_alu$7741.C[16]
.sym 81292 $auto$alumacc.cc:474:replace_alu$7741.C[17]
.sym 81293 $abc$72873$new_n8692_
.sym 81294 $false
.sym 81295 soc.simpleuart.recv_divcnt[16]
.sym 81296 $auto$alumacc.cc:474:replace_alu$7741.C[16]
.sym 81298 $auto$alumacc.cc:474:replace_alu$7741.C[18]
.sym 81299 $abc$72873$new_n8692_
.sym 81300 $false
.sym 81301 soc.simpleuart.recv_divcnt[17]
.sym 81302 $auto$alumacc.cc:474:replace_alu$7741.C[17]
.sym 81304 $auto$alumacc.cc:474:replace_alu$7741.C[19]
.sym 81305 $abc$72873$new_n8692_
.sym 81306 $false
.sym 81307 soc.simpleuart.recv_divcnt[18]
.sym 81308 $auto$alumacc.cc:474:replace_alu$7741.C[18]
.sym 81310 $auto$alumacc.cc:474:replace_alu$7741.C[20]
.sym 81311 $abc$72873$new_n8692_
.sym 81312 $false
.sym 81313 soc.simpleuart.recv_divcnt[19]
.sym 81314 $auto$alumacc.cc:474:replace_alu$7741.C[19]
.sym 81316 $auto$alumacc.cc:474:replace_alu$7741.C[21]
.sym 81317 $abc$72873$new_n8692_
.sym 81318 $false
.sym 81319 soc.simpleuart.recv_divcnt[20]
.sym 81320 $auto$alumacc.cc:474:replace_alu$7741.C[20]
.sym 81322 $auto$alumacc.cc:474:replace_alu$7741.C[22]
.sym 81323 $abc$72873$new_n8692_
.sym 81324 $false
.sym 81325 soc.simpleuart.recv_divcnt[21]
.sym 81326 $auto$alumacc.cc:474:replace_alu$7741.C[21]
.sym 81328 $auto$alumacc.cc:474:replace_alu$7741.C[23]
.sym 81329 $abc$72873$new_n8692_
.sym 81330 $false
.sym 81331 soc.simpleuart.recv_divcnt[22]
.sym 81332 $auto$alumacc.cc:474:replace_alu$7741.C[22]
.sym 81334 $auto$alumacc.cc:474:replace_alu$7741.C[24]
.sym 81335 $abc$72873$new_n8692_
.sym 81336 $false
.sym 81337 soc.simpleuart.recv_divcnt[23]
.sym 81338 $auto$alumacc.cc:474:replace_alu$7741.C[23]
.sym 81339 $true
.sym 81340 clk_16mhz$2$2
.sym 81341 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 81378 $auto$alumacc.cc:474:replace_alu$7741.C[24]
.sym 81415 $auto$alumacc.cc:474:replace_alu$7741.C[25]
.sym 81416 $abc$72873$new_n8692_
.sym 81417 $false
.sym 81418 soc.simpleuart.recv_divcnt[24]
.sym 81419 $auto$alumacc.cc:474:replace_alu$7741.C[24]
.sym 81421 $auto$alumacc.cc:474:replace_alu$7741.C[26]
.sym 81422 $abc$72873$new_n8692_
.sym 81423 $false
.sym 81424 soc.simpleuart.recv_divcnt[25]
.sym 81425 $auto$alumacc.cc:474:replace_alu$7741.C[25]
.sym 81427 $auto$alumacc.cc:474:replace_alu$7741.C[27]
.sym 81428 $abc$72873$new_n8692_
.sym 81429 $false
.sym 81430 soc.simpleuart.recv_divcnt[26]
.sym 81431 $auto$alumacc.cc:474:replace_alu$7741.C[26]
.sym 81433 $auto$alumacc.cc:474:replace_alu$7741.C[28]
.sym 81434 $abc$72873$new_n8692_
.sym 81435 $false
.sym 81436 soc.simpleuart.recv_divcnt[27]
.sym 81437 $auto$alumacc.cc:474:replace_alu$7741.C[27]
.sym 81439 $auto$alumacc.cc:474:replace_alu$7741.C[29]
.sym 81440 $abc$72873$new_n8692_
.sym 81441 $false
.sym 81442 soc.simpleuart.recv_divcnt[28]
.sym 81443 $auto$alumacc.cc:474:replace_alu$7741.C[28]
.sym 81445 $auto$alumacc.cc:474:replace_alu$7741.C[30]
.sym 81446 $abc$72873$new_n8692_
.sym 81447 $false
.sym 81448 soc.simpleuart.recv_divcnt[29]
.sym 81449 $auto$alumacc.cc:474:replace_alu$7741.C[29]
.sym 81451 $auto$alumacc.cc:474:replace_alu$7741.C[31]
.sym 81452 $abc$72873$new_n8692_
.sym 81453 $false
.sym 81454 soc.simpleuart.recv_divcnt[30]
.sym 81455 $auto$alumacc.cc:474:replace_alu$7741.C[30]
.sym 81458 $false
.sym 81459 $abc$72873$new_n8692_
.sym 81460 soc.simpleuart.recv_divcnt[31]
.sym 81461 $auto$alumacc.cc:474:replace_alu$7741.C[31]
.sym 81462 $true
.sym 81463 clk_16mhz$2$2
.sym 81464 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 81465 $abc$72873$auto$alumacc.cc:491:replace_alu$7403[31]
.sym 81466 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[24]
.sym 81467 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[2]
.sym 81468 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[23]
.sym 81469 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[16]
.sym 81470 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[7]
.sym 81471 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[29]
.sym 81472 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[8]
.sym 81539 $abc$72873$new_n5944_
.sym 81540 $abc$72873$new_n5941_
.sym 81541 soc.simpleuart.recv_divcnt[16]
.sym 81542 soc.simpleuart.cfg_divider[16]
.sym 81545 $false
.sym 81546 $false
.sym 81547 $false
.sym 81548 soc.simpleuart.recv_divcnt[18]
.sym 81551 soc.simpleuart.recv_divcnt[13]
.sym 81552 soc.simpleuart.cfg_divider[13]
.sym 81553 soc.simpleuart.recv_divcnt[9]
.sym 81554 soc.simpleuart.cfg_divider[9]
.sym 81557 $false
.sym 81558 $false
.sym 81559 $false
.sym 81560 soc.simpleuart.recv_divcnt[16]
.sym 81563 soc.simpleuart.recv_divcnt[27]
.sym 81564 soc.simpleuart.cfg_divider[27]
.sym 81565 soc.simpleuart.recv_divcnt[8]
.sym 81566 soc.simpleuart.cfg_divider[8]
.sym 81569 $abc$72873$auto$alumacc.cc:491:replace_alu$7403[31]
.sym 81570 $abc$72873$new_n5940_
.sym 81571 $abc$72873$new_n9429_
.sym 81572 $abc$72873$new_n9425_
.sym 81575 $false
.sym 81576 $false
.sym 81577 soc.simpleuart.recv_divcnt[18]
.sym 81578 soc.simpleuart.cfg_divider[18]
.sym 81581 $false
.sym 81582 $false
.sym 81583 soc.simpleuart.recv_divcnt[0]
.sym 81584 $abc$72873$new_n8692_
.sym 81585 $true
.sym 81586 clk_16mhz$2$2
.sym 81587 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 81588 $abc$72873$new_n5913_
.sym 81589 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[4]
.sym 81590 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[19]
.sym 81591 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[31]
.sym 81592 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[0]
.sym 81593 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[1]
.sym 81594 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[11]
.sym 81595 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[26]
.sym 81662 $false
.sym 81663 encoderR.encoderCount[29]
.sym 81664 $false
.sym 81665 $auto$alumacc.cc:474:replace_alu$7619.C[29]
.sym 81668 $false
.sym 81669 encoderR.encoderCount[12]
.sym 81670 $false
.sym 81671 $auto$alumacc.cc:474:replace_alu$7619.C[12]
.sym 81674 $false
.sym 81675 writeEncoderD
.sym 81676 encoderR.encoderCount[29]
.sym 81677 encoderDataD[29]
.sym 81680 $false
.sym 81681 $abc$72873$new_n5912_
.sym 81682 $abc$72873$new_n9424_
.sym 81683 $abc$72873$new_n9422_
.sym 81686 $false
.sym 81687 $abc$72873$new_n5913_
.sym 81688 soc.simpleuart.recv_divcnt[31]
.sym 81689 soc.simpleuart.cfg_divider[31]
.sym 81692 $false
.sym 81693 pinEncoderDB$2
.sym 81694 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[29]
.sym 81695 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[29]
.sym 81698 $false
.sym 81699 pinEncoderDB$2
.sym 81700 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[12]
.sym 81701 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[12]
.sym 81704 $false
.sym 81705 encoderR.encoderCounter[1]
.sym 81706 $abc$72873$techmap\encoderR.$procmux$2678_Y[29]_new_inv_
.sym 81707 $abc$72873$techmap\encoderR.$procmux$2675_Y[29]_new_inv_
.sym 81708 $true
.sym 81709 clk_16mhz$2$2
.sym 81710 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 81711 $abc$72873$new_n9424_
.sym 81712 $abc$72873$new_n9423_
.sym 81713 $abc$72873$new_n5918_
.sym 81714 $abc$72873$auto$alumacc.cc:490:replace_alu$7402[14]_new_
.sym 81715 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[9]
.sym 81716 $abc$72873$new_n5919_
.sym 81717 soc.simpleuart.cfg_divider[4]
.sym 81718 soc.simpleuart.cfg_divider[5]
.sym 81785 $false
.sym 81786 encoderR.encoderCount[3]
.sym 81787 $false
.sym 81788 $auto$alumacc.cc:474:replace_alu$7619.C[3]
.sym 81791 $false
.sym 81792 pinEncoderDB$2
.sym 81793 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[26]
.sym 81794 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[26]
.sym 81797 $false
.sym 81798 encoderR.encoderCount[26]
.sym 81799 $false
.sym 81800 $auto$alumacc.cc:474:replace_alu$7619.C[26]
.sym 81803 $false
.sym 81804 pinEncoderDB$2
.sym 81805 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[3]
.sym 81806 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[3]
.sym 81809 $false
.sym 81810 pinEncoderDB$2
.sym 81811 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[25]
.sym 81812 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[25]
.sym 81815 $false
.sym 81816 encoderR.encoderCounter[1]
.sym 81817 $abc$72873$techmap\encoderR.$procmux$2678_Y[10]_new_inv_
.sym 81818 $abc$72873$techmap\encoderR.$procmux$2675_Y[10]_new_inv_
.sym 81821 $false
.sym 81822 encoderR.encoderCounter[1]
.sym 81823 $abc$72873$techmap\encoderR.$procmux$2678_Y[8]_new_inv_
.sym 81824 $abc$72873$techmap\encoderR.$procmux$2675_Y[8]_new_inv_
.sym 81827 $false
.sym 81828 encoderR.encoderCounter[1]
.sym 81829 $abc$72873$techmap\encoderR.$procmux$2678_Y[12]_new_inv_
.sym 81830 $abc$72873$techmap\encoderR.$procmux$2675_Y[12]_new_inv_
.sym 81831 $true
.sym 81832 clk_16mhz$2$2
.sym 81833 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 81834 $abc$72873$new_n5192_
.sym 81835 $abc$72873$new_n5154_
.sym 81836 $abc$72873$new_n5191_
.sym 81837 $abc$72873$techmap\encoderR.$procmux$2675_Y[8]_new_inv_
.sym 81838 $abc$72873$new_n5157_
.sym 81839 $abc$72873$new_n5155_
.sym 81840 soc.simpleuart.cfg_divider[10]
.sym 81841 soc.simpleuart.cfg_divider[15]
.sym 81908 $false
.sym 81909 pinEncoderDB$2
.sym 81910 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[21]
.sym 81911 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[21]
.sym 81914 $false
.sym 81915 writeEncoderD
.sym 81916 encoderR.encoderCount[11]
.sym 81917 encoderDataD[11]
.sym 81920 $false
.sym 81921 writeEncoderD
.sym 81922 encoderR.encoderCount[13]
.sym 81923 encoderDataD[13]
.sym 81926 $false
.sym 81927 writeEncoderD
.sym 81928 encoderR.encoderCount[12]
.sym 81929 encoderDataD[12]
.sym 81932 $false
.sym 81933 encoderR.encoderCount[21]
.sym 81934 $false
.sym 81935 $auto$alumacc.cc:474:replace_alu$7619.C[21]
.sym 81938 $false
.sym 81939 pinEncoderDB$2
.sym 81940 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[30]
.sym 81941 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[30]
.sym 81944 $false
.sym 81945 encoderR.encoderCount[30]
.sym 81946 $false
.sym 81947 $auto$alumacc.cc:474:replace_alu$7619.C[30]
.sym 81950 soc.cpu.mem_wdata[30]
.sym 81951 $false
.sym 81952 $false
.sym 81953 $false
.sym 81954 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57645
.sym 81955 clk_16mhz$2$2
.sym 81956 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 81957 $abc$72873$new_n5249_
.sym 81958 $abc$72873$new_n4859_
.sym 81961 $abc$72873$new_n5085_
.sym 81962 $abc$72873$techmap\encoderR.$procmux$2675_Y[1]_new_inv_
.sym 81963 encoderDataD[1]
.sym 81964 encoderDataD[0]
.sym 82031 $abc$72873$new_n5145_
.sym 82032 $abc$72873$new_n5139_
.sym 82033 iomem_rdata[11]
.sym 82034 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 82043 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 82044 iomem_rdata[13]
.sym 82045 $abc$72873$new_n5191_
.sym 82046 $abc$72873$new_n5193_
.sym 82049 $false
.sym 82050 writeEncoderD
.sym 82051 encoderR.encoderCount[10]
.sym 82052 encoderDataD[10]
.sym 82055 $false
.sym 82056 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 82057 $abc$72873$new_n4811_
.sym 82058 soc.spimemio.rdata[11]
.sym 82061 soc.cpu.mem_wdata[10]
.sym 82062 $false
.sym 82063 $false
.sym 82064 $false
.sym 82067 soc.cpu.mem_wdata[14]
.sym 82068 $false
.sym 82069 $false
.sym 82070 $false
.sym 82073 soc.cpu.mem_wdata[11]
.sym 82074 $false
.sym 82075 $false
.sym 82076 $false
.sym 82077 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44537
.sym 82078 clk_16mhz$2$2
.sym 82079 $false
.sym 82080 $abc$72873$new_n5734_
.sym 82081 $abc$72873$new_n6292_
.sym 82082 $abc$72873$new_n5732_
.sym 82083 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080
.sym 82084 $abc$72873$new_n5756_
.sym 82085 $abc$72873$new_n5755_
.sym 82086 $abc$72873$new_n5733_
.sym 82087 $abc$72873$new_n5761_
.sym 82160 $false
.sym 82161 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 82162 $abc$72873$procmux$6797_Y[12]_new_inv_
.sym 82163 encoderR.encoderCount[12]
.sym 82166 $false
.sym 82167 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 82168 $abc$72873$procmux$6797_Y[11]_new_inv_
.sym 82169 encoderR.encoderCount[11]
.sym 82172 $false
.sym 82173 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 82174 $abc$72873$procmux$6797_Y[17]_new_inv_
.sym 82175 encoderR.encoderCount[17]
.sym 82178 $false
.sym 82179 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 82180 $abc$72873$procmux$6797_Y[29]_new_inv_
.sym 82181 encoderR.encoderCount[29]
.sym 82184 $false
.sym 82185 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 82186 $abc$72873$procmux$6797_Y[13]_new_inv_
.sym 82187 encoderR.encoderCount[13]
.sym 82190 $false
.sym 82191 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 82192 $abc$72873$procmux$6797_Y[1]_new_inv_
.sym 82193 encoderR.encoderCount[1]
.sym 82196 $false
.sym 82197 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 82198 $abc$72873$procmux$6797_Y[2]_new_inv_
.sym 82199 encoderR.encoderCount[2]
.sym 82200 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080
.sym 82201 clk_16mhz$2$2
.sym 82202 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.sym 82203 $abc$72873$new_n4819_
.sym 82204 $abc$72873$new_n5186_
.sym 82205 $abc$72873$new_n5187_
.sym 82206 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$23317[4]_new_
.sym 82207 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[5]_new_
.sym 82208 $abc$72873$new_n4822_
.sym 82209 $abc$72873$new_n4820_
.sym 82210 $abc$72873$new_n4817_
.sym 82277 $false
.sym 82278 soc.spimemio.state[3]
.sym 82279 soc.spimemio.state[1]
.sym 82280 soc.spimemio.state[2]
.sym 82283 $false
.sym 82284 $abc$72873$new_n5724_
.sym 82285 soc.spimemio.state[1]
.sym 82286 soc.spimemio.state[0]
.sym 82289 soc.simpleuart.cfg_divider[17]
.sym 82290 $abc$72873$new_n4860_
.sym 82291 $abc$72873$new_n4822_
.sym 82292 $abc$72873$new_n4776_
.sym 82295 $false
.sym 82296 $false
.sym 82297 soc.spimemio.state[3]
.sym 82298 soc.spimemio.state[2]
.sym 82301 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 82302 iomem_rdata[29]
.sym 82303 $abc$72873$new_n5186_
.sym 82304 $abc$72873$new_n5188_
.sym 82313 $false
.sym 82314 $false
.sym 82315 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23585_Y[3]_new_
.sym 82316 $abc$72873$techmap\soc.spimemio.$logic_or$spimemio.v:350$107_Y_new_inv_
.sym 82319 soc.cpu.mem_wdata[27]
.sym 82320 $false
.sym 82321 $false
.sym 82322 $false
.sym 82323 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57645
.sym 82324 clk_16mhz$2$2
.sym 82325 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 82326 $abc$72873$new_n7126_
.sym 82327 $abc$72873$techmap\soc.spimemio.$procmux$6268_Y_new_inv_
.sym 82328 $abc$72873$new_n9473_
.sym 82329 $abc$72873$new_n7130_
.sym 82330 soc.spimemio.state[0]
.sym 82331 soc.spimemio.state[1]
.sym 82332 soc.spimemio.state[3]
.sym 82333 soc.spimemio.state[2]
.sym 82400 $abc$72873$new_n7124_
.sym 82401 soc.spimemio.state[2]
.sym 82402 soc.spimemio.state[3]
.sym 82403 $abc$72873$new_n5659_
.sym 82406 $false
.sym 82407 $false
.sym 82408 soc.spimemio.state[0]
.sym 82409 $abc$72873$new_n5724_
.sym 82412 $abc$72873$new_n7138_
.sym 82413 $abc$72873$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23585_Y[3]_new_
.sym 82414 $abc$72873$new_n5659_
.sym 82415 $abc$72873$techmap\soc.spimemio.$logic_or$spimemio.v:350$107_Y_new_inv_
.sym 82418 $abc$72873$new_n5659_
.sym 82419 soc.spimemio.state[0]
.sym 82420 $abc$72873$new_n9471_
.sym 82421 $abc$72873$new_n5726_
.sym 82424 soc.spimemio.state[3]
.sym 82425 soc.spimemio.state[2]
.sym 82426 soc.spimemio.state[0]
.sym 82427 soc.spimemio.state[1]
.sym 82430 $abc$72873$new_n5724_
.sym 82431 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58543_new_inv_
.sym 82432 soc.spimemio.state[0]
.sym 82433 soc.spimemio.state[1]
.sym 82436 $abc$72873$new_n7125_
.sym 82437 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14390_new_
.sym 82438 soc.spimemio.config_ddr
.sym 82439 soc.spimemio.config_qspi
.sym 82442 $abc$72873$new_n5659_
.sym 82443 $abc$72873$new_n5679_
.sym 82444 $abc$72873$new_n5726_
.sym 82445 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7222_new_
.sym 82446 $true
.sym 82447 clk_16mhz$2$2
.sym 82448 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.sym 82449 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43172
.sym 82451 $abc$72873$new_n7119_
.sym 82452 $abc$72873$new_n5084_
.sym 82453 $abc$72873$soc.cpu.mem_rdata[12]_new_inv_
.sym 82455 iomem_rdata[3]
.sym 82456 iomem_rdata[9]
.sym 82523 $false
.sym 82524 $false
.sym 82525 soc.cpu.mem_wordsize[1]
.sym 82526 soc.cpu.mem_wordsize[0]
.sym 82529 $abc$72873$new_n4874_
.sym 82530 $abc$72873$new_n4870_
.sym 82531 iomem_rdata[17]
.sym 82532 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 82541 $abc$72873$new_n5158_
.sym 82542 $abc$72873$new_n5154_
.sym 82543 iomem_rdata[10]
.sym 82544 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 82547 soc.ram_ready
.sym 82548 $abc$72873$new_n4811_
.sym 82549 $abc$72873$new_n4871_
.sym 82550 soc.memory.rdata[17]
.sym 82553 $abc$72873$new_n4872_
.sym 82554 $abc$72873$new_n4873_
.sym 82555 $abc$72873$new_n4853_
.sym 82556 soc.spimemio.config_dummy[1]
.sym 82559 $false
.sym 82560 $false
.sym 82561 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.sym 82562 soc.spimemio.jump
.sym 82565 soc.spimemio.din_tag[3]
.sym 82566 $false
.sym 82567 $false
.sym 82568 $false
.sym 82569 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730
.sym 82570 clk_16mhz$2$2
.sym 82571 $abc$72873$auto$rtlil.cc:1981:NotGate$72771
.sym 82572 soc.cpu.mem_rdata[25]
.sym 82573 $abc$72873$new_n5248_
.sym 82574 soc.cpu.mem_rdata[23]
.sym 82575 $abc$72873$new_n5250_
.sym 82576 iomem_rdata[16]
.sym 82577 iomem_rdata[25]
.sym 82578 iomem_rdata[15]
.sym 82579 iomem_rdata[23]
.sym 82646 $false
.sym 82647 $abc$72873$new_n8529_
.sym 82648 soc.cpu.instr_rdinstrh
.sym 82649 soc.cpu.count_instr[48]
.sym 82652 soc.cpu.count_instr[16]
.sym 82653 soc.cpu.instr_rdinstr
.sym 82654 soc.cpu.instr_rdcycleh
.sym 82655 soc.cpu.count_cycle[48]
.sym 82658 soc.spimemio.xfer.ibuffer[7]
.sym 82659 $false
.sym 82660 $false
.sym 82661 $false
.sym 82664 soc.spimemio.xfer.ibuffer[2]
.sym 82665 $false
.sym 82666 $false
.sym 82667 $false
.sym 82670 soc.spimemio.xfer.ibuffer[0]
.sym 82671 $false
.sym 82672 $false
.sym 82673 $false
.sym 82676 soc.spimemio.xfer.ibuffer[1]
.sym 82677 $false
.sym 82678 $false
.sym 82679 $false
.sym 82688 soc.spimemio.xfer.ibuffer[4]
.sym 82689 $false
.sym 82690 $false
.sym 82691 $false
.sym 82692 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59292
.sym 82693 clk_16mhz$2$2
.sym 82694 $false
.sym 82695 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[5]
.sym 82696 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[4]
.sym 82697 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[4]_new_inv_
.sym 82698 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[3]
.sym 82699 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[5]_new_inv_
.sym 82700 $abc$72873$techmap\encoderR.$procmux$2675_Y[25]_new_inv_
.sym 82701 soc.cpu.timer[14]
.sym 82702 encoderR.encoderCount[25]
.sym 82731 $true
.sym 82768 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[0]$2
.sym 82769 $false
.sym 82770 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[0]
.sym 82771 $false
.sym 82772 $false
.sym 82774 $auto$alumacc.cc:474:replace_alu$7711.C[2]
.sym 82776 $false
.sym 82777 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[1]
.sym 82780 $auto$alumacc.cc:474:replace_alu$7711.C[3]
.sym 82781 $false
.sym 82782 $false
.sym 82783 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[2]
.sym 82784 $auto$alumacc.cc:474:replace_alu$7711.C[2]
.sym 82786 $auto$alumacc.cc:474:replace_alu$7711.C[4]
.sym 82787 $false
.sym 82788 $false
.sym 82789 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[3]
.sym 82790 $auto$alumacc.cc:474:replace_alu$7711.C[3]
.sym 82792 $auto$alumacc.cc:474:replace_alu$7711.C[5]
.sym 82793 $false
.sym 82794 $false
.sym 82795 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[4]
.sym 82796 $auto$alumacc.cc:474:replace_alu$7711.C[4]
.sym 82798 $auto$alumacc.cc:474:replace_alu$7711.C[6]
.sym 82799 $false
.sym 82800 $false
.sym 82801 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[5]
.sym 82802 $auto$alumacc.cc:474:replace_alu$7711.C[5]
.sym 82804 $auto$alumacc.cc:474:replace_alu$7711.C[7]
.sym 82805 $false
.sym 82806 $false
.sym 82807 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[6]
.sym 82808 $auto$alumacc.cc:474:replace_alu$7711.C[6]
.sym 82810 $auto$alumacc.cc:474:replace_alu$7711.C[8]
.sym 82811 $false
.sym 82812 $false
.sym 82813 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[7]
.sym 82814 $auto$alumacc.cc:474:replace_alu$7711.C[7]
.sym 82818 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[11]
.sym 82819 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[11]_new_inv_
.sym 82820 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[8]
.sym 82821 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[12]
.sym 82822 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[14]
.sym 82823 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[20]_new_
.sym 82824 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[16]_new_
.sym 82825 encoderDataD[27]
.sym 82854 $auto$alumacc.cc:474:replace_alu$7711.C[8]
.sym 82891 $auto$alumacc.cc:474:replace_alu$7711.C[9]
.sym 82892 $false
.sym 82893 $false
.sym 82894 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[8]
.sym 82895 $auto$alumacc.cc:474:replace_alu$7711.C[8]
.sym 82897 $auto$alumacc.cc:474:replace_alu$7711.C[10]
.sym 82898 $false
.sym 82899 $false
.sym 82900 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[9]
.sym 82901 $auto$alumacc.cc:474:replace_alu$7711.C[9]
.sym 82903 $auto$alumacc.cc:474:replace_alu$7711.C[11]
.sym 82904 $false
.sym 82905 $false
.sym 82906 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[10]
.sym 82907 $auto$alumacc.cc:474:replace_alu$7711.C[10]
.sym 82909 $auto$alumacc.cc:474:replace_alu$7711.C[12]
.sym 82910 $false
.sym 82911 $false
.sym 82912 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[11]
.sym 82913 $auto$alumacc.cc:474:replace_alu$7711.C[11]
.sym 82915 $auto$alumacc.cc:474:replace_alu$7711.C[13]
.sym 82916 $false
.sym 82917 $false
.sym 82918 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[12]
.sym 82919 $auto$alumacc.cc:474:replace_alu$7711.C[12]
.sym 82921 $auto$alumacc.cc:474:replace_alu$7711.C[14]
.sym 82922 $false
.sym 82923 $false
.sym 82924 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[13]
.sym 82925 $auto$alumacc.cc:474:replace_alu$7711.C[13]
.sym 82927 $auto$alumacc.cc:474:replace_alu$7711.C[15]
.sym 82928 $false
.sym 82929 $false
.sym 82930 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[14]
.sym 82931 $auto$alumacc.cc:474:replace_alu$7711.C[14]
.sym 82933 $auto$alumacc.cc:474:replace_alu$7711.C[16]
.sym 82934 $false
.sym 82935 $false
.sym 82936 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[15]
.sym 82937 $auto$alumacc.cc:474:replace_alu$7711.C[15]
.sym 82941 $abc$72873$new_n5083_
.sym 82942 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[18]
.sym 82943 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[21]_new_inv_
.sym 82944 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[3]_new_inv_
.sym 82945 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[8]_new_inv_
.sym 82946 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[19]_new_inv_
.sym 82947 soc.cpu.pcpi_div.quotient[4]
.sym 82948 soc.cpu.pcpi_div.quotient[5]
.sym 82977 $auto$alumacc.cc:474:replace_alu$7711.C[16]
.sym 83014 $auto$alumacc.cc:474:replace_alu$7711.C[17]
.sym 83015 $false
.sym 83016 $false
.sym 83017 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[16]
.sym 83018 $auto$alumacc.cc:474:replace_alu$7711.C[16]
.sym 83020 $auto$alumacc.cc:474:replace_alu$7711.C[18]
.sym 83021 $false
.sym 83022 $false
.sym 83023 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[17]
.sym 83024 $auto$alumacc.cc:474:replace_alu$7711.C[17]
.sym 83026 $auto$alumacc.cc:474:replace_alu$7711.C[19]
.sym 83027 $false
.sym 83028 $false
.sym 83029 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[18]
.sym 83030 $auto$alumacc.cc:474:replace_alu$7711.C[18]
.sym 83032 $auto$alumacc.cc:474:replace_alu$7711.C[20]
.sym 83033 $false
.sym 83034 $false
.sym 83035 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[19]
.sym 83036 $auto$alumacc.cc:474:replace_alu$7711.C[19]
.sym 83038 $auto$alumacc.cc:474:replace_alu$7711.C[21]
.sym 83039 $false
.sym 83040 $false
.sym 83041 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[20]
.sym 83042 $auto$alumacc.cc:474:replace_alu$7711.C[20]
.sym 83044 $auto$alumacc.cc:474:replace_alu$7711.C[22]
.sym 83045 $false
.sym 83046 $false
.sym 83047 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[21]
.sym 83048 $auto$alumacc.cc:474:replace_alu$7711.C[21]
.sym 83050 $auto$alumacc.cc:474:replace_alu$7711.C[23]
.sym 83051 $false
.sym 83052 $false
.sym 83053 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[22]
.sym 83054 $auto$alumacc.cc:474:replace_alu$7711.C[22]
.sym 83056 $auto$alumacc.cc:474:replace_alu$7711.C[24]
.sym 83057 $false
.sym 83058 $false
.sym 83059 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[23]
.sym 83060 $auto$alumacc.cc:474:replace_alu$7711.C[23]
.sym 83064 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[30]
.sym 83065 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[24]
.sym 83066 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[30]_new_inv_
.sym 83067 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[29]
.sym 83068 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[24]_new_inv_
.sym 83069 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[29]_new_inv_
.sym 83070 soc.cpu.pcpi_div.quotient[11]
.sym 83071 soc.cpu.pcpi_div.quotient[30]
.sym 83100 $auto$alumacc.cc:474:replace_alu$7711.C[24]
.sym 83137 $auto$alumacc.cc:474:replace_alu$7711.C[25]
.sym 83138 $false
.sym 83139 $false
.sym 83140 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[24]
.sym 83141 $auto$alumacc.cc:474:replace_alu$7711.C[24]
.sym 83143 $auto$alumacc.cc:474:replace_alu$7711.C[26]
.sym 83144 $false
.sym 83145 $false
.sym 83146 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[25]
.sym 83147 $auto$alumacc.cc:474:replace_alu$7711.C[25]
.sym 83149 $auto$alumacc.cc:474:replace_alu$7711.C[27]
.sym 83150 $false
.sym 83151 $false
.sym 83152 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[26]
.sym 83153 $auto$alumacc.cc:474:replace_alu$7711.C[26]
.sym 83155 $auto$alumacc.cc:474:replace_alu$7711.C[28]
.sym 83156 $false
.sym 83157 $false
.sym 83158 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[27]
.sym 83159 $auto$alumacc.cc:474:replace_alu$7711.C[27]
.sym 83161 $auto$alumacc.cc:474:replace_alu$7711.C[29]
.sym 83162 $false
.sym 83163 $false
.sym 83164 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[28]
.sym 83165 $auto$alumacc.cc:474:replace_alu$7711.C[28]
.sym 83167 $auto$alumacc.cc:474:replace_alu$7711.C[30]
.sym 83168 $false
.sym 83169 $false
.sym 83170 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[29]
.sym 83171 $auto$alumacc.cc:474:replace_alu$7711.C[29]
.sym 83173 $auto$alumacc.cc:474:replace_alu$7711.C[31]
.sym 83174 $false
.sym 83175 $false
.sym 83176 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[30]
.sym 83177 $auto$alumacc.cc:474:replace_alu$7711.C[30]
.sym 83180 soc.cpu.pcpi_div.outsign
.sym 83181 soc.cpu.pcpi_div.quotient[31]
.sym 83182 $false
.sym 83183 $auto$alumacc.cc:474:replace_alu$7711.C[31]
.sym 83187 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[20]_new_
.sym 83188 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[16]_new_
.sym 83189 $abc$72873$new_n8565_
.sym 83190 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17047_Y_new_inv_
.sym 83191 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33385[0]_new_inv_
.sym 83192 $abc$72873$new_n8566_
.sym 83193 $abc$72873$new_n8525_
.sym 83194 soc.cpu.pcpi_div.quotient[3]
.sym 83261 $false
.sym 83262 soc.cpu.pcpi_div.outsign
.sym 83263 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[27]
.sym 83264 soc.cpu.pcpi_div.quotient[27]
.sym 83267 $false
.sym 83268 soc.cpu.pcpi_div.outsign
.sym 83269 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[14]
.sym 83270 soc.cpu.pcpi_div.quotient[14]
.sym 83273 $false
.sym 83274 $false
.sym 83275 $false
.sym 83276 soc.cpu.pcpi_div.quotient[27]
.sym 83279 $false
.sym 83280 soc.cpu.pcpi_div.outsign
.sym 83281 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[17]
.sym 83282 soc.cpu.pcpi_div.quotient[17]
.sym 83285 $false
.sym 83286 $false
.sym 83287 $false
.sym 83288 soc.cpu.pcpi_div.quotient[17]
.sym 83291 $false
.sym 83292 $false
.sym 83293 $false
.sym 83294 soc.cpu.pcpi_div.quotient[7]
.sym 83297 $false
.sym 83298 soc.cpu.pcpi_div.outsign
.sym 83299 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[7]
.sym 83300 soc.cpu.pcpi_div.quotient[7]
.sym 83303 soc.cpu.cpuregs_rs1[20]
.sym 83304 $false
.sym 83305 $false
.sym 83306 $false
.sym 83307 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989
.sym 83308 clk_16mhz$2$2
.sym 83309 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 83310 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33273[0]_new_inv_
.sym 83311 $abc$72873$techmap\soc.spimemio.xfer.$procmux$5926_Y[2]
.sym 83312 $abc$72873$auto$rtlil.cc:1981:NotGate$72753
.sym 83313 $abc$72873$new_n5176_
.sym 83314 $abc$72873$techmap\soc.spimemio.xfer.$procmux$5926_Y[0]
.sym 83315 $abc$72873$soc.cpu.mem_rdata[15]_new_inv_
.sym 83316 soc.spimemio.xfer.dummy_count[0]
.sym 83317 soc.spimemio.xfer.dummy_count[2]
.sym 83384 soc.cpu.reg_op1[0]
.sym 83385 soc.cpu.reg_op1[1]
.sym 83386 soc.cpu.mem_rdata[29]
.sym 83387 $abc$72873$soc.cpu.mem_rdata[13]_new_inv_
.sym 83390 soc.cpu.reg_op1[0]
.sym 83391 soc.cpu.reg_op1[1]
.sym 83392 soc.cpu.mem_rdata[26]
.sym 83393 $abc$72873$soc.cpu.mem_rdata[10]_new_inv_
.sym 83396 $false
.sym 83397 soc.cpu.pcpi_div.outsign
.sym 83398 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[20]
.sym 83399 soc.cpu.pcpi_div.quotient[20]
.sym 83402 $false
.sym 83403 $false
.sym 83404 $abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 83405 $abc$72873$soc.cpu.mem_rdata[2]_new_inv_
.sym 83408 $false
.sym 83409 $abc$72873$new_n8356_
.sym 83410 $abc$72873$new_n8355_
.sym 83411 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 83414 $false
.sym 83415 $false
.sym 83416 $false
.sym 83417 soc.cpu.pcpi_div.quotient[20]
.sym 83420 soc.spimemio.buffer[22]
.sym 83421 $false
.sym 83422 $false
.sym 83423 $false
.sym 83426 soc.spimemio.buffer[15]
.sym 83427 $false
.sym 83428 $false
.sym 83429 $false
.sym 83430 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 83431 clk_16mhz$2$2
.sym 83432 $false
.sym 83433 $abc$72873$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 83434 $abc$72873$new_n5137_
.sym 83435 $abc$72873$new_n5132_
.sym 83436 $abc$72873$new_n8342_
.sym 83437 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_
.sym 83438 $abc$72873$new_n8380_
.sym 83439 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 83440 soc.cpu.pcpi_div.quotient_msk[11]
.sym 83507 $false
.sym 83508 $abc$72873$new_n8381_
.sym 83509 $abc$72873$new_n8380_
.sym 83510 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 83513 $false
.sym 83514 $false
.sym 83515 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_
.sym 83516 soc.cpu.mem_rdata[17]
.sym 83519 $false
.sym 83520 $abc$72873$new_n8343_
.sym 83521 $abc$72873$new_n8342_
.sym 83522 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 83525 $false
.sym 83526 $false
.sym 83527 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_
.sym 83528 soc.cpu.mem_rdata[20]
.sym 83531 $false
.sym 83532 $abc$72873$new_n8341_
.sym 83533 $abc$72873$soc.cpu.mem_rdata[1]_new_inv_
.sym 83534 $abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 83537 $false
.sym 83538 $false
.sym 83539 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16023_Y_new_
.sym 83540 soc.cpu.mem_rdata[21]
.sym 83543 $false
.sym 83544 $abc$72873$new_n8394_
.sym 83545 $abc$72873$new_n8393_
.sym 83546 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 83549 $false
.sym 83550 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 83551 $abc$72873$procmux$6797_Y[0]_new_inv_
.sym 83552 encoderR.encoderCount[0]
.sym 83553 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080
.sym 83554 clk_16mhz$2$2
.sym 83555 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.sym 83557 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[8]_new_
.sym 83559 $abc$72873$new_n6052_
.sym 83560 $abc$72873$procmux$6797_Y[3]_new_inv_
.sym 83561 soc.cpu.pcpi_mul.rs1[12]
.sym 83562 soc.cpu.pcpi_mul.rs1[13]
.sym 83563 soc.cpu.pcpi_mul.rs1[14]
.sym 83630 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_
.sym 83631 soc.cpu.mem_rdata[28]
.sym 83632 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 83633 $abc$72873$soc.cpu.mem_rdata[12]_new_inv_
.sym 83636 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_
.sym 83637 soc.cpu.mem_rdata[25]
.sym 83638 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 83639 $abc$72873$soc.cpu.mem_rdata[9]_new_inv_
.sym 83642 $false
.sym 83643 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 83644 clock.counterO[2]
.sym 83645 encoderL.encoderCount[2]
.sym 83648 $false
.sym 83649 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 83650 clock.counterO[0]
.sym 83651 encoderL.encoderCount[0]
.sym 83654 soc.cpu.mem_xfer
.sym 83655 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 83656 $abc$72873$soc.cpu.mem_rdata[2]_new_inv_
.sym 83657 soc.cpu.mem_rdata_q[2]
.sym 83660 $false
.sym 83661 soc.cpu.reg_op1[1]
.sym 83662 soc.cpu.mem_wordsize[0]
.sym 83663 soc.cpu.mem_wordsize[1]
.sym 83666 $false
.sym 83667 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 83668 clock.counterO[1]
.sym 83669 encoderL.encoderCount[1]
.sym 83672 $abc$72873$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$16020_Y[3]_new_
.sym 83673 soc.cpu.mem_rdata[26]
.sym 83674 $abc$72873$auto$simplemap.cc:309:simplemap_lut$12646_new_
.sym 83675 $abc$72873$soc.cpu.mem_rdata[10]_new_inv_
.sym 83679 $abc$72873$procmux$6797_Y[9]_new_inv_
.sym 83680 $abc$72873$procmux$6797_Y[15]_new_inv_
.sym 83681 $abc$72873$new_n4906_
.sym 83682 $abc$72873$new_n4907_
.sym 83683 soc.cpu.pcpi_insn[0]
.sym 83684 soc.cpu.pcpi_insn[3]
.sym 83685 soc.cpu.pcpi_insn[6]
.sym 83686 soc.cpu.pcpi_insn[1]
.sym 83753 $false
.sym 83754 $false
.sym 83755 soc.cpu.irq_pending[18]
.sym 83756 soc.cpu.irq_mask[18]
.sym 83759 $false
.sym 83760 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 83761 clock.counterO[11]
.sym 83762 encoderL.encoderCount[11]
.sym 83765 $false
.sym 83766 $false
.sym 83767 soc.cpu.irq_pending[10]
.sym 83768 soc.cpu.irq_mask[10]
.sym 83771 soc.cpu.mem_xfer
.sym 83772 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 83773 $abc$72873$soc.cpu.mem_rdata[10]_new_inv_
.sym 83774 soc.cpu.mem_rdata_q[10]
.sym 83777 $false
.sym 83778 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 83779 clock.counterO[13]
.sym 83780 encoderL.encoderCount[13]
.sym 83783 $false
.sym 83784 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 83785 clock.counterO[12]
.sym 83786 encoderL.encoderCount[12]
.sym 83789 soc.cpu.mem_xfer
.sym 83790 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 83791 $abc$72873$soc.cpu.mem_rdata[4]_new_inv_
.sym 83792 soc.cpu.mem_rdata_q[4]
.sym 83795 $false
.sym 83796 $false
.sym 83797 soc.cpu.irq_mask[30]
.sym 83798 soc.cpu.irq_pending[30]
.sym 83799 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264
.sym 83800 clk_16mhz$2$2
.sym 83801 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 83802 $abc$72873$procmux$6797_Y[23]_new_inv_
.sym 83803 $abc$72873$new_n6596_
.sym 83804 $abc$72873$procmux$6797_Y[16]_new_inv_
.sym 83805 soc.cpu.mem_rdata_latched[4]
.sym 83806 $abc$72873$new_n5081_
.sym 83807 $abc$72873$new_n6056_
.sym 83808 soc.cpu.pcpi_div.quotient_msk[30]
.sym 83809 soc.cpu.pcpi_div.quotient_msk[10]
.sym 83876 $false
.sym 83877 soc.cpu.mem_xfer
.sym 83878 $abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 83879 soc.cpu.mem_rdata_q[9]
.sym 83882 $false
.sym 83883 soc.cpu.mem_la_secondword
.sym 83884 $abc$72873$new_n5072_
.sym 83885 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_
.sym 83888 $false
.sym 83889 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 83890 clock.counterO[17]
.sym 83891 encoderL.encoderCount[17]
.sym 83894 $false
.sym 83895 soc.cpu.mem_xfer
.sym 83896 soc.cpu.mem_rdata[20]
.sym 83897 soc.cpu.mem_rdata_q[20]
.sym 83900 $false
.sym 83901 soc.cpu.mem_xfer
.sym 83902 $abc$72873$soc.cpu.mem_rdata_latched[20]_new_inv_
.sym 83903 soc.cpu.mem_rdata_q[20]
.sym 83906 $false
.sym 83907 $abc$72873$new_n6702_
.sym 83908 $abc$72873$techmap\soc.cpu.$procmux$5390_Y[4]_new_inv_
.sym 83909 $abc$72873$new_n6697_
.sym 83912 $false
.sym 83913 $abc$72873$new_n6717_
.sym 83914 $abc$72873$techmap\soc.cpu.$procmux$5358_Y[0]_new_inv_
.sym 83915 $abc$72873$new_n6710_
.sym 83918 $abc$72873$techmap\soc.cpu.$procmux$5458_Y[1]_new_inv_
.sym 83919 $abc$72873$new_n6656_
.sym 83920 $abc$72873$new_n6596_
.sym 83921 $abc$72873$new_n6663_
.sym 83922 $true
.sym 83923 clk_16mhz$2$2
.sym 83924 $false
.sym 83925 $abc$72873$procmux$6797_Y[25]_new_inv_
.sym 83926 $abc$72873$techmap\soc.cpu.$procmux$5473_Y[2]_new_inv_
.sym 83927 soc.cpu.mem_rdata_q[31]
.sym 83928 soc.cpu.mem_rdata_q[30]
.sym 83929 soc.cpu.mem_rdata_q[27]
.sym 83930 soc.cpu.mem_rdata_q[11]
.sym 83931 soc.cpu.mem_rdata_q[25]
.sym 83932 soc.cpu.mem_rdata_q[15]
.sym 83999 $false
.sym 84000 soc.cpu.mem_la_secondword
.sym 84001 $abc$72873$new_n5152_
.sym 84002 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_
.sym 84005 $false
.sym 84006 soc.cpu.mem_xfer
.sym 84007 soc.cpu.mem_rdata[26]
.sym 84008 soc.cpu.mem_rdata_q[26]
.sym 84011 $false
.sym 84012 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 84013 clock.counterO[29]
.sym 84014 encoderL.encoderCount[29]
.sym 84017 $false
.sym 84018 soc.cpu.mem_xfer
.sym 84019 $abc$72873$soc.cpu.mem_rdata_latched[19]_new_inv_
.sym 84020 soc.cpu.mem_rdata_q[19]
.sym 84023 soc.cpu.cpuregs_rs1[16]
.sym 84024 $false
.sym 84025 $false
.sym 84026 $false
.sym 84029 soc.cpu.cpuregs_rs1[19]
.sym 84030 $false
.sym 84031 $false
.sym 84032 $false
.sym 84035 soc.cpu.cpuregs_rs1[30]
.sym 84036 $false
.sym 84037 $false
.sym 84038 $false
.sym 84041 soc.cpu.cpuregs_rs1[10]
.sym 84042 $false
.sym 84043 $false
.sym 84044 $false
.sym 84045 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989
.sym 84046 clk_16mhz$2$2
.sym 84047 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 84048 $abc$72873$techmap\soc.cpu.$procmux$5499_Y[5]_new_
.sym 84049 $abc$72873$new_n4800_
.sym 84050 $abc$72873$techmap\soc.cpu.$procmux$5390_Y[0]_new_inv_
.sym 84051 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_
.sym 84052 $abc$72873$soc.cpu.mem_rdata_latched[17]_new_inv_
.sym 84053 $abc$72873$new_n9453_
.sym 84054 encoderL.encoderCount[31]
.sym 84055 encoderL.encoderCount[23]
.sym 84122 $abc$72873$new_n4875_
.sym 84123 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 84124 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_
.sym 84125 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.sym 84128 $false
.sym 84129 soc.cpu.mem_xfer
.sym 84130 $abc$72873$soc.cpu.mem_rdata[12]_new_inv_
.sym 84131 soc.cpu.mem_rdata_q[12]
.sym 84134 $false
.sym 84135 soc.cpu.mem_la_secondword
.sym 84136 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_
.sym 84137 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.sym 84140 $false
.sym 84141 soc.cpu.mem_la_secondword
.sym 84142 $abc$72873$soc.cpu.mem_rdata[0]_new_inv_
.sym 84143 $abc$72873$soc.cpu.mem_rdata[1]_new_inv_
.sym 84146 $false
.sym 84147 $false
.sym 84148 $abc$72873$new_n6606_
.sym 84149 $abc$72873$new_n6623_
.sym 84152 $false
.sym 84153 soc.cpu.mem_xfer
.sym 84154 soc.cpu.mem_rdata[28]
.sym 84155 soc.cpu.mem_rdata_q[28]
.sym 84158 $false
.sym 84159 $false
.sym 84160 soc.cpu.irq_pending[29]
.sym 84161 soc.cpu.irq_mask[29]
.sym 84164 $false
.sym 84165 $abc$72873$new_n8681_
.sym 84166 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[31]_new_
.sym 84167 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18293_Y[31]_new_
.sym 84168 $true
.sym 84169 clk_16mhz$2$2
.sym 84170 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 84171 $abc$72873$new_n6593_
.sym 84172 $abc$72873$new_n9457_
.sym 84173 soc.cpu.mem_rdata_latched[12]
.sym 84174 $abc$72873$new_n6739_
.sym 84175 $abc$72873$new_n6647_
.sym 84176 soc.cpu.pcpi_div.divisor[56]
.sym 84177 soc.cpu.pcpi_div.divisor[35]
.sym 84178 soc.cpu.pcpi_div.divisor[55]
.sym 84245 $abc$72873$new_n6595_
.sym 84246 soc.cpu.mem_xfer
.sym 84247 soc.cpu.mem_rdata_q[11]
.sym 84248 $abc$72873$new_n6657_
.sym 84251 $false
.sym 84252 soc.cpu.mem_xfer
.sym 84253 $abc$72873$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 84254 soc.cpu.mem_rdata_q[31]
.sym 84257 $false
.sym 84258 soc.cpu.mem_xfer
.sym 84259 $abc$72873$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 84260 soc.cpu.mem_rdata_q[30]
.sym 84263 $false
.sym 84264 $false
.sym 84265 $abc$72873$new_n6596_
.sym 84266 $abc$72873$new_n6601_
.sym 84269 $abc$72873$techmap\soc.cpu.$procmux$5473_Y[1]_new_inv_
.sym 84270 $abc$72873$new_n6595_
.sym 84271 $abc$72873$new_n6598_
.sym 84272 $abc$72873$new_n6601_
.sym 84275 $false
.sym 84276 $false
.sym 84277 $abc$72873$new_n6595_
.sym 84278 $abc$72873$new_n6657_
.sym 84281 $false
.sym 84282 $false
.sym 84283 $abc$72873$new_n6596_
.sym 84284 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 84287 soc.spimemio.xfer.ibuffer[6]
.sym 84288 $false
.sym 84289 $false
.sym 84290 $false
.sym 84291 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$59292
.sym 84292 clk_16mhz$2$2
.sym 84293 $false
.sym 84294 $abc$72873$new_n6692_
.sym 84295 $abc$72873$new_n5166_
.sym 84296 $abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 84297 $abc$72873$new_n5161_
.sym 84298 $abc$72873$techmap\soc.cpu.$procmux$5407_Y[2]_new_inv_
.sym 84299 $abc$72873$new_n6651_
.sym 84300 $abc$72873$new_n6741_
.sym 84301 soc.cpu.mem_16bit_buffer[14]
.sym 84368 $abc$72873$techmap\soc.cpu.$procmux$5473_Y[4]_new_inv_
.sym 84369 $abc$72873$new_n6594_
.sym 84370 $abc$72873$new_n6632_
.sym 84371 $abc$72873$new_n6598_
.sym 84374 $abc$72873$new_n6602_
.sym 84375 $abc$72873$new_n6623_
.sym 84376 $abc$72873$techmap\soc.cpu.$procmux$5473_Y[4]_new_inv_
.sym 84377 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 84380 $false
.sym 84381 soc.cpu.mem_xfer
.sym 84382 $abc$72873$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 84383 soc.cpu.mem_rdata_q[28]
.sym 84386 $false
.sym 84387 soc.cpu.mem_xfer
.sym 84388 $abc$72873$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 84389 soc.cpu.mem_rdata_q[29]
.sym 84392 $false
.sym 84393 soc.cpu.mem_rdata_latched[12]
.sym 84394 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_
.sym 84395 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 84398 $false
.sym 84399 $abc$72873$new_n6596_
.sym 84400 $abc$72873$new_n6622_
.sym 84401 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 84404 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 84405 $abc$72873$new_n6602_
.sym 84406 $abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 84407 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 84410 $abc$72873$new_n6645_
.sym 84411 $abc$72873$new_n6644_
.sym 84412 $abc$72873$new_n6643_
.sym 84413 $abc$72873$new_n6640_
.sym 84414 $true
.sym 84415 clk_16mhz$2$2
.sym 84416 $false
.sym 84417 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$27455[1]_new_inv_
.sym 84418 $abc$72873$new_n6617_
.sym 84419 $abc$72873$techmap\soc.cpu.$procmux$5441_Y[2]_new_
.sym 84420 $abc$72873$new_n6644_
.sym 84421 $abc$72873$new_n6625_
.sym 84422 $abc$72873$new_n6626_
.sym 84423 $abc$72873$new_n6623_
.sym 84424 soc.cpu.irq_pending[29]
.sym 84491 $false
.sym 84492 soc.cpu.mem_xfer
.sym 84493 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 84494 soc.cpu.mem_rdata_q[13]
.sym 84497 $abc$72873$new_n6689_
.sym 84498 $abc$72873$new_n6595_
.sym 84499 $abc$72873$new_n6602_
.sym 84500 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 84503 $false
.sym 84504 $abc$72873$new_n6635_
.sym 84505 $abc$72873$new_n6622_
.sym 84506 $abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 84509 $abc$72873$techmap\soc.cpu.$procmux$5473_Y[3]_new_inv_
.sym 84510 $abc$72873$new_n6594_
.sym 84511 $abc$72873$new_n6632_
.sym 84512 $abc$72873$new_n6598_
.sym 84515 $false
.sym 84516 $false
.sym 84517 $abc$72873$techmap\soc.cpu.$procmux$5473_Y[3]_new_inv_
.sym 84518 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 84521 soc.cpu.mem_rdata_latched[4]
.sym 84522 $abc$72873$new_n5339_
.sym 84523 $abc$72873$new_n6602_
.sym 84524 $abc$72873$new_n6637_
.sym 84527 $abc$72873$new_n9464_
.sym 84528 $abc$72873$techmap\soc.cpu.$procmux$5407_Y[1]_new_inv_
.sym 84529 $abc$72873$new_n6688_
.sym 84530 $abc$72873$new_n6598_
.sym 84533 $false
.sym 84534 $abc$72873$new_n6631_
.sym 84535 $abc$72873$new_n6596_
.sym 84536 $abc$72873$new_n6634_
.sym 84537 $true
.sym 84538 clk_16mhz$2$2
.sym 84539 $false
.sym 84540 $abc$72873$new_n6605_
.sym 84541 $abc$72873$new_n6603_
.sym 84542 $abc$72873$new_n6604_
.sym 84543 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14716[0]_new_
.sym 84544 $abc$72873$new_n9459_
.sym 84545 $abc$72873$new_n9460_
.sym 84546 $abc$72873$new_n6607_
.sym 84547 soc.cpu.mem_rdata_q[0]
.sym 84614 $abc$72873$new_n6623_
.sym 84615 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 84616 $abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 84617 $abc$72873$new_n6683_
.sym 84620 $abc$72873$techmap\soc.cpu.$procmux$5407_Y[0]_new_inv_
.sym 84621 $abc$72873$new_n6594_
.sym 84622 $abc$72873$new_n6632_
.sym 84623 $abc$72873$new_n6598_
.sym 84626 $false
.sym 84627 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 84628 $abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 84629 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 84632 soc.cpu.mem_rdata_latched[12]
.sym 84633 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 84634 $abc$72873$new_n6606_
.sym 84635 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7140_new_
.sym 84638 $false
.sym 84639 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 84640 $abc$72873$new_n6636_
.sym 84641 $abc$72873$new_n6638_
.sym 84644 $false
.sym 84645 soc.cpu.mem_xfer
.sym 84646 soc.cpu.mem_rdata_latched[12]
.sym 84647 soc.cpu.mem_rdata_q[12]
.sym 84650 $abc$72873$new_n6596_
.sym 84651 $abc$72873$new_n9460_
.sym 84652 $abc$72873$auto$simplemap.cc:168:logic_reduce$17146_new_inv_
.sym 84653 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_
.sym 84656 $false
.sym 84657 $abc$72873$new_n6682_
.sym 84658 $abc$72873$new_n9461_
.sym 84659 $abc$72873$new_n6675_
.sym 84660 $true
.sym 84661 clk_16mhz$2$2
.sym 84662 $false
.sym 84663 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 84668 soc.cpu.pcpi_div.divisor[58]
.sym 84737 $false
.sym 84738 $abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 84739 $abc$72873$techmap\soc.cpu.$procmux$4551_Y[1]_new_
.sym 84740 soc.cpu.mem_rdata_latched[2]
.sym 84743 $false
.sym 84744 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26481_new_
.sym 84745 $abc$72873$new_n6599_
.sym 84746 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 84761 $false
.sym 84762 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_
.sym 84763 soc.cpu.mem_rdata_latched[12]
.sym 84764 $abc$72873$new_n5273_
.sym 84773 $false
.sym 84774 $false
.sym 84775 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1]
.sym 84776 $abc$72873$auto$rtlil.cc:1981:NotGate$71715
.sym 84779 $false
.sym 84780 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19861[2]_new_
.sym 84781 $abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 84782 $abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 85046 $true
.sym 85083 $auto$alumacc.cc:474:replace_alu$7401.C[1]
.sym 85085 soc.simpleuart.recv_divcnt[0]
.sym 85086 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[0]
.sym 85089 $auto$alumacc.cc:474:replace_alu$7401.C[2]
.sym 85091 soc.simpleuart.recv_divcnt[1]
.sym 85092 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[1]
.sym 85095 $auto$alumacc.cc:474:replace_alu$7401.C[3]
.sym 85097 soc.simpleuart.recv_divcnt[2]
.sym 85098 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[2]
.sym 85101 $auto$alumacc.cc:474:replace_alu$7401.C[4]
.sym 85103 soc.simpleuart.recv_divcnt[3]
.sym 85104 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[3]
.sym 85107 $auto$alumacc.cc:474:replace_alu$7401.C[5]
.sym 85109 soc.simpleuart.recv_divcnt[4]
.sym 85110 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[4]
.sym 85113 $auto$alumacc.cc:474:replace_alu$7401.C[6]
.sym 85115 soc.simpleuart.recv_divcnt[5]
.sym 85116 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[5]
.sym 85119 $auto$alumacc.cc:474:replace_alu$7401.C[7]
.sym 85121 soc.simpleuart.recv_divcnt[6]
.sym 85122 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[6]
.sym 85125 $auto$alumacc.cc:474:replace_alu$7401.C[8]
.sym 85127 soc.simpleuart.recv_divcnt[7]
.sym 85128 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[7]
.sym 85209 $auto$alumacc.cc:474:replace_alu$7401.C[8]
.sym 85246 $auto$alumacc.cc:474:replace_alu$7401.C[9]
.sym 85248 soc.simpleuart.recv_divcnt[8]
.sym 85249 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[8]
.sym 85252 $auto$alumacc.cc:474:replace_alu$7401.C[10]
.sym 85254 soc.simpleuart.recv_divcnt[9]
.sym 85255 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[9]
.sym 85258 $auto$alumacc.cc:474:replace_alu$7401.C[11]
.sym 85260 soc.simpleuart.recv_divcnt[10]
.sym 85261 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[10]
.sym 85264 $auto$alumacc.cc:474:replace_alu$7401.C[12]
.sym 85266 soc.simpleuart.recv_divcnt[11]
.sym 85267 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[11]
.sym 85270 $auto$alumacc.cc:474:replace_alu$7401.C[13]
.sym 85272 soc.simpleuart.recv_divcnt[12]
.sym 85273 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[12]
.sym 85276 $auto$alumacc.cc:474:replace_alu$7401.C[14]
.sym 85278 soc.simpleuart.recv_divcnt[13]
.sym 85279 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[13]
.sym 85282 $auto$alumacc.cc:474:replace_alu$7401.C[15]
.sym 85284 soc.simpleuart.recv_divcnt[14]
.sym 85285 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[14]
.sym 85288 $auto$alumacc.cc:474:replace_alu$7401.C[16]
.sym 85290 soc.simpleuart.recv_divcnt[15]
.sym 85291 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[15]
.sym 85332 $auto$alumacc.cc:474:replace_alu$7401.C[16]
.sym 85369 $auto$alumacc.cc:474:replace_alu$7401.C[17]
.sym 85371 soc.simpleuart.recv_divcnt[16]
.sym 85372 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[16]
.sym 85375 $auto$alumacc.cc:474:replace_alu$7401.C[18]
.sym 85377 soc.simpleuart.recv_divcnt[17]
.sym 85378 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[17]
.sym 85381 $auto$alumacc.cc:474:replace_alu$7401.C[19]
.sym 85383 soc.simpleuart.recv_divcnt[18]
.sym 85384 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[18]
.sym 85387 $auto$alumacc.cc:474:replace_alu$7401.C[20]
.sym 85389 soc.simpleuart.recv_divcnt[19]
.sym 85390 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[19]
.sym 85393 $auto$alumacc.cc:474:replace_alu$7401.C[21]
.sym 85395 soc.simpleuart.recv_divcnt[20]
.sym 85396 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[20]
.sym 85399 $auto$alumacc.cc:474:replace_alu$7401.C[22]
.sym 85401 soc.simpleuart.recv_divcnt[21]
.sym 85402 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[21]
.sym 85405 $auto$alumacc.cc:474:replace_alu$7401.C[23]
.sym 85407 soc.simpleuart.recv_divcnt[22]
.sym 85408 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[22]
.sym 85411 $auto$alumacc.cc:474:replace_alu$7401.C[24]
.sym 85413 soc.simpleuart.recv_divcnt[23]
.sym 85414 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[23]
.sym 85455 $auto$alumacc.cc:474:replace_alu$7401.C[24]
.sym 85492 $auto$alumacc.cc:474:replace_alu$7401.C[25]
.sym 85494 soc.simpleuart.recv_divcnt[24]
.sym 85495 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[24]
.sym 85498 $auto$alumacc.cc:474:replace_alu$7401.C[26]
.sym 85500 soc.simpleuart.recv_divcnt[25]
.sym 85501 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[25]
.sym 85504 $auto$alumacc.cc:474:replace_alu$7401.C[27]
.sym 85506 soc.simpleuart.recv_divcnt[26]
.sym 85507 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[26]
.sym 85510 $auto$alumacc.cc:474:replace_alu$7401.C[28]
.sym 85512 soc.simpleuart.recv_divcnt[27]
.sym 85513 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[27]
.sym 85516 $auto$alumacc.cc:474:replace_alu$7401.C[29]
.sym 85518 soc.simpleuart.recv_divcnt[28]
.sym 85519 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[28]
.sym 85522 $auto$alumacc.cc:474:replace_alu$7401.C[30]
.sym 85524 soc.simpleuart.recv_divcnt[29]
.sym 85525 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[29]
.sym 85528 $auto$alumacc.cc:474:replace_alu$7401.C[31]
.sym 85530 soc.simpleuart.recv_divcnt[30]
.sym 85531 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[30]
.sym 85534 $abc$72873$auto$alumacc.cc:491:replace_alu$7403[31]$2
.sym 85536 soc.simpleuart.recv_divcnt[31]
.sym 85537 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[31]
.sym 85542 $abc$72873$auto$alumacc.cc:491:replace_alu$7419[31]
.sym 85543 $abc$72873$new_n5983_
.sym 85544 $abc$72873$new_n5986_
.sym 85545 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[22]
.sym 85546 $abc$72873$new_n5960_
.sym 85547 $abc$72873$new_n5982_
.sym 85548 $abc$72873$new_n5985_
.sym 85549 $abc$72873$new_n5959_
.sym 85619 $abc$72873$auto$alumacc.cc:491:replace_alu$7403[31]$2
.sym 85622 $false
.sym 85623 $false
.sym 85624 $false
.sym 85625 soc.simpleuart.cfg_divider[24]
.sym 85628 $false
.sym 85629 $false
.sym 85630 $false
.sym 85631 soc.simpleuart.cfg_divider[2]
.sym 85634 $false
.sym 85635 $false
.sym 85636 $false
.sym 85637 soc.simpleuart.cfg_divider[23]
.sym 85640 $false
.sym 85641 $false
.sym 85642 $false
.sym 85643 soc.simpleuart.cfg_divider[16]
.sym 85646 $false
.sym 85647 $false
.sym 85648 $false
.sym 85649 soc.simpleuart.cfg_divider[7]
.sym 85652 $false
.sym 85653 $false
.sym 85654 $false
.sym 85655 soc.simpleuart.cfg_divider[29]
.sym 85658 $false
.sym 85659 $false
.sym 85660 $false
.sym 85661 soc.simpleuart.cfg_divider[8]
.sym 85665 $abc$72873$new_n9434_
.sym 85666 $abc$72873$new_n5975_
.sym 85667 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[17]
.sym 85668 $abc$72873$new_n5974_
.sym 85669 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[12]
.sym 85670 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[25]
.sym 85671 $abc$72873$new_n9435_
.sym 85672 $abc$72873$new_n5970_
.sym 85739 soc.simpleuart.recv_divcnt[28]
.sym 85740 soc.simpleuart.cfg_divider[28]
.sym 85741 soc.simpleuart.recv_divcnt[29]
.sym 85742 soc.simpleuart.cfg_divider[29]
.sym 85745 $false
.sym 85746 $false
.sym 85747 $false
.sym 85748 soc.simpleuart.cfg_divider[4]
.sym 85751 $false
.sym 85752 $false
.sym 85753 $false
.sym 85754 soc.simpleuart.cfg_divider[19]
.sym 85757 $false
.sym 85758 $false
.sym 85759 $false
.sym 85760 soc.simpleuart.cfg_divider[31]
.sym 85763 $false
.sym 85764 $false
.sym 85765 $false
.sym 85766 soc.simpleuart.cfg_divider[0]
.sym 85769 $false
.sym 85770 $false
.sym 85771 $false
.sym 85772 soc.simpleuart.cfg_divider[1]
.sym 85775 $false
.sym 85776 $false
.sym 85777 $false
.sym 85778 soc.simpleuart.cfg_divider[11]
.sym 85781 $false
.sym 85782 $false
.sym 85783 $false
.sym 85784 soc.simpleuart.cfg_divider[26]
.sym 85788 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[28]
.sym 85789 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[20]
.sym 85790 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[15]
.sym 85791 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[18]
.sym 85792 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[13]
.sym 85793 soc.simpleuart.cfg_divider[13]
.sym 85794 soc.simpleuart.cfg_divider[9]
.sym 85795 soc.simpleuart.cfg_divider[14]
.sym 85862 $abc$72873$new_n5919_
.sym 85863 $abc$72873$new_n9423_
.sym 85864 $abc$72873$auto$alumacc.cc:490:replace_alu$7402[14]_new_
.sym 85865 $abc$72873$new_n5918_
.sym 85868 soc.simpleuart.recv_divcnt[25]
.sym 85869 soc.simpleuart.cfg_divider[25]
.sym 85870 soc.simpleuart.cfg_divider[15]
.sym 85871 soc.simpleuart.recv_divcnt[15]
.sym 85874 $false
.sym 85875 $false
.sym 85876 soc.simpleuart.cfg_divider[23]
.sym 85877 soc.simpleuart.recv_divcnt[23]
.sym 85880 $false
.sym 85881 $false
.sym 85882 soc.simpleuart.recv_divcnt[14]
.sym 85883 soc.simpleuart.cfg_divider[14]
.sym 85886 $false
.sym 85887 $false
.sym 85888 $false
.sym 85889 soc.simpleuart.cfg_divider[9]
.sym 85892 soc.simpleuart.recv_divcnt[21]
.sym 85893 soc.simpleuart.cfg_divider[21]
.sym 85894 soc.simpleuart.cfg_divider[24]
.sym 85895 soc.simpleuart.recv_divcnt[24]
.sym 85898 soc.cpu.mem_wdata[4]
.sym 85899 $false
.sym 85900 $false
.sym 85901 $false
.sym 85904 soc.cpu.mem_wdata[5]
.sym 85905 $false
.sym 85906 $false
.sym 85907 $false
.sym 85908 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57429
.sym 85909 clk_16mhz$2$2
.sym 85910 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 85912 encoderDataD[8]
.sym 85913 encoderDataD[13]
.sym 85916 encoderDataD[12]
.sym 85917 encoderDataD[15]
.sym 85985 $false
.sym 85986 $abc$72873$new_n4872_
.sym 85987 $abc$72873$new_n4859_
.sym 85988 soc.simpleuart.cfg_divider[13]
.sym 85991 soc.ram_ready
.sym 85992 $abc$72873$new_n4811_
.sym 85993 $abc$72873$new_n5155_
.sym 85994 soc.memory.rdata[10]
.sym 85997 soc.ram_ready
.sym 85998 $abc$72873$new_n4811_
.sym 85999 $abc$72873$new_n5192_
.sym 86000 soc.memory.rdata[13]
.sym 86003 $false
.sym 86004 writeEncoderD
.sym 86005 encoderR.encoderCount[8]
.sym 86006 encoderDataD[8]
.sym 86009 soc.simpleuart.cfg_divider[10]
.sym 86010 $abc$72873$new_n4860_
.sym 86011 $abc$72873$new_n4822_
.sym 86012 $abc$72873$new_n4776_
.sym 86015 $abc$72873$new_n5157_
.sym 86016 $abc$72873$new_n4872_
.sym 86017 $abc$72873$new_n4853_
.sym 86018 flash_io2_oe
.sym 86021 soc.cpu.mem_wdata[10]
.sym 86022 $false
.sym 86023 $false
.sym 86024 $false
.sym 86027 soc.cpu.mem_wdata[15]
.sym 86028 $false
.sym 86029 $false
.sym 86030 $false
.sym 86031 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57501
.sym 86032 clk_16mhz$2$2
.sym 86033 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 86034 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44273
.sym 86035 $abc$72873$new_n4775_
.sym 86036 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44537
.sym 86037 encoderR.encoderCount[1]
.sym 86041 encoderR.encoderCount[21]
.sym 86108 $false
.sym 86109 $abc$72873$new_n4872_
.sym 86110 $abc$72873$new_n4859_
.sym 86111 soc.simpleuart.cfg_divider[23]
.sym 86114 $false
.sym 86115 $abc$72873$new_n4860_
.sym 86116 $abc$72873$new_n4822_
.sym 86117 $abc$72873$new_n4776_
.sym 86132 soc.simpleuart.cfg_divider[20]
.sym 86133 $abc$72873$new_n4860_
.sym 86134 $abc$72873$new_n4822_
.sym 86135 $abc$72873$new_n4776_
.sym 86138 $false
.sym 86139 writeEncoderD
.sym 86140 encoderR.encoderCount[1]
.sym 86141 encoderDataD[1]
.sym 86144 soc.cpu.mem_wdata[1]
.sym 86145 $false
.sym 86146 $false
.sym 86147 $false
.sym 86150 soc.cpu.mem_wdata[0]
.sym 86151 $false
.sym 86152 $false
.sym 86153 $false
.sym 86154 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44273
.sym 86155 clk_16mhz$2$2
.sym 86156 $false
.sym 86157 $abc$72873$new_n6293_
.sym 86158 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 86159 $abc$72873$new_n5739_
.sym 86160 $abc$72873$new_n5749_
.sym 86161 $abc$72873$new_n4774_
.sym 86162 $abc$72873$new_n4785_
.sym 86163 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 86164 iomem_ready
.sym 86231 soc.cpu.mem_addr[9]
.sym 86232 $abc$72873$new_n4775_
.sym 86233 $abc$72873$new_n4781_
.sym 86234 soc.cpu.mem_addr[8]
.sym 86237 $false
.sym 86238 soc.cpu.mem_addr[11]
.sym 86239 $abc$72873$new_n5734_
.sym 86240 $abc$72873$new_n5755_
.sym 86243 $false
.sym 86244 $false
.sym 86245 $abc$72873$new_n5733_
.sym 86246 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 86249 $false
.sym 86250 resetn$2
.sym 86251 $abc$72873$new_n5732_
.sym 86252 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.sym 86255 $false
.sym 86256 soc.cpu.mem_addr[11]
.sym 86257 $abc$72873$new_n4781_
.sym 86258 soc.cpu.mem_addr[10]
.sym 86261 $abc$72873$new_n5756_
.sym 86262 $abc$72873$new_n4775_
.sym 86263 soc.cpu.mem_addr[9]
.sym 86264 soc.cpu.mem_addr[8]
.sym 86267 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 86268 $abc$72873$new_n5734_
.sym 86269 soc.cpu.mem_addr[11]
.sym 86270 soc.cpu.mem_addr[10]
.sym 86273 $abc$72873$new_n4775_
.sym 86274 soc.cpu.mem_addr[8]
.sym 86275 $abc$72873$new_n5756_
.sym 86276 soc.cpu.mem_addr[9]
.sym 86280 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.sym 86281 $abc$72873$new_n4781_
.sym 86282 $abc$72873$new_n5180_
.sym 86283 $abc$72873$new_n5181_
.sym 86284 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$9238[0]_new_inv_
.sym 86285 $abc$72873$new_n5048_
.sym 86286 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[0]_new_
.sym 86287 soc.spimemio.rdata[24]
.sym 86354 soc.cpu.mem_addr[13]
.sym 86355 soc.cpu.mem_addr[25]
.sym 86356 soc.cpu.mem_addr[24]
.sym 86357 soc.cpu.mem_addr[12]
.sym 86360 soc.ram_ready
.sym 86361 $abc$72873$new_n4811_
.sym 86362 $abc$72873$new_n5187_
.sym 86363 soc.memory.rdata[29]
.sym 86366 $false
.sym 86367 $abc$72873$new_n4872_
.sym 86368 $abc$72873$new_n4859_
.sym 86369 soc.simpleuart.cfg_divider[29]
.sym 86372 soc.cpu.mem_addr[15]
.sym 86373 soc.cpu.mem_addr[14]
.sym 86374 soc.cpu.mem_addr[13]
.sym 86375 soc.cpu.mem_addr[12]
.sym 86378 soc.cpu.mem_addr[11]
.sym 86379 soc.cpu.mem_addr[10]
.sym 86380 soc.cpu.mem_addr[9]
.sym 86381 soc.cpu.mem_addr[8]
.sym 86384 $false
.sym 86385 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$23317[4]_new_
.sym 86386 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[5]_new_
.sym 86387 soc.cpu.mem_addr[24]
.sym 86390 soc.cpu.mem_addr[27]
.sym 86391 soc.cpu.mem_addr[26]
.sym 86392 soc.cpu.mem_addr[15]
.sym 86393 soc.cpu.mem_addr[14]
.sym 86396 $abc$72873$new_n4820_
.sym 86397 $abc$72873$new_n4819_
.sym 86398 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[5]_new_
.sym 86399 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[0]_new_
.sym 86403 soc.memory.wen[0]
.sym 86404 $abc$72873$new_n5285_
.sym 86405 $abc$72873$new_n5286_
.sym 86406 $abc$72873$new_n5226_
.sym 86407 $abc$72873$new_n5227_
.sym 86408 $abc$72873$new_n5047_
.sym 86409 soc.cpu.irq_mask[15]
.sym 86410 soc.cpu.irq_mask[2]
.sym 86477 soc.spimemio.state[0]
.sym 86478 soc.spimemio.state[3]
.sym 86479 soc.spimemio.state[2]
.sym 86480 $abc$72873$techmap\soc.spimemio.$procmux$6266_Y_new_inv_
.sym 86483 soc.spimemio.state[0]
.sym 86484 $abc$72873$techmap\soc.spimemio.$procmux$6266_Y_new_inv_
.sym 86485 soc.spimemio.state[3]
.sym 86486 soc.spimemio.state[2]
.sym 86489 $false
.sym 86490 $abc$72873$new_n7126_
.sym 86491 soc.spimemio.jump
.sym 86492 $abc$72873$new_n5684_
.sym 86495 soc.spimemio.state[1]
.sym 86496 $abc$72873$techmap\soc.spimemio.$procmux$6268_Y_new_inv_
.sym 86497 $abc$72873$new_n7125_
.sym 86498 $abc$72873$new_n7126_
.sym 86501 $false
.sym 86502 $abc$72873$new_n7119_
.sym 86503 $abc$72873$new_n9472_
.sym 86504 $abc$72873$new_n9473_
.sym 86507 $false
.sym 86508 soc.spimemio.jump
.sym 86509 $abc$72873$new_n7130_
.sym 86510 $abc$72873$new_n7133_
.sym 86513 soc.spimemio.jump
.sym 86514 $abc$72873$new_n7141_
.sym 86515 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14390_new_
.sym 86516 $abc$72873$new_n5659_
.sym 86519 $false
.sym 86520 $abc$72873$new_n7137_
.sym 86521 soc.spimemio.state[1]
.sym 86522 $abc$72873$techmap\soc.spimemio.$procmux$6268_Y_new_inv_
.sym 86523 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58535
.sym 86524 clk_16mhz$2$2
.sym 86525 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.sym 86526 $abc$72873$new_n5037_
.sym 86527 $abc$72873$soc.cpu.mem_rdata[9]_new_inv_
.sym 86528 $abc$72873$techmap\encoderR.$procmux$2675_Y[21]_new_inv_
.sym 86529 $abc$72873$new_n5228_
.sym 86530 soc.cpu.mem_rdata[24]
.sym 86531 soc.cpu.irq_pending[8]
.sym 86532 soc.cpu.irq_pending[18]
.sym 86533 soc.cpu.irq_pending[25]
.sym 86600 $false
.sym 86601 soc.cpu.mem_wstrb[0]
.sym 86602 resetn$2
.sym 86603 $abc$72873$new_n5761_
.sym 86612 $false
.sym 86613 $false
.sym 86614 soc.spimemio.jump
.sym 86615 soc.spimemio.config_cont
.sym 86618 $abc$72873$new_n4872_
.sym 86619 $abc$72873$new_n5085_
.sym 86620 $abc$72873$new_n4853_
.sym 86621 soc.spimemio.config_cont
.sym 86624 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 86625 iomem_rdata[12]
.sym 86626 $abc$72873$new_n5035_
.sym 86627 $abc$72873$new_n5037_
.sym 86636 $false
.sym 86637 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 86638 $abc$72873$procmux$6797_Y[3]_new_inv_
.sym 86639 encoderR.encoderCount[3]
.sym 86642 $false
.sym 86643 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 86644 $abc$72873$procmux$6797_Y[9]_new_inv_
.sym 86645 encoderR.encoderCount[9]
.sym 86646 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080
.sym 86647 clk_16mhz$2$2
.sym 86648 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.sym 86649 $abc$72873$new_n8518_
.sym 86650 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33378[0]_new_inv_
.sym 86651 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17034_Y_new_inv_
.sym 86652 soc.memory.wen[2]
.sym 86653 $abc$72873$new_n5282_
.sym 86654 soc.spimemio.rdata[12]
.sym 86655 soc.spimemio.rdata[9]
.sym 86656 soc.spimemio.rdata[23]
.sym 86723 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 86724 iomem_rdata[25]
.sym 86725 $abc$72873$new_n5285_
.sym 86726 $abc$72873$new_n5287_
.sym 86729 soc.ram_ready
.sym 86730 $abc$72873$new_n4811_
.sym 86731 $abc$72873$new_n5249_
.sym 86732 soc.memory.rdata[23]
.sym 86735 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 86736 iomem_rdata[23]
.sym 86737 $abc$72873$new_n5248_
.sym 86738 $abc$72873$new_n5250_
.sym 86741 $false
.sym 86742 $false
.sym 86743 $abc$72873$new_n4811_
.sym 86744 soc.spimemio.rdata[23]
.sym 86747 $false
.sym 86748 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 86749 $abc$72873$procmux$6797_Y[16]_new_inv_
.sym 86750 encoderR.encoderCount[16]
.sym 86753 $false
.sym 86754 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 86755 $abc$72873$procmux$6797_Y[25]_new_inv_
.sym 86756 encoderR.encoderCount[25]
.sym 86759 $false
.sym 86760 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 86761 $abc$72873$procmux$6797_Y[15]_new_inv_
.sym 86762 encoderR.encoderCount[15]
.sym 86765 $false
.sym 86766 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 86767 $abc$72873$procmux$6797_Y[23]_new_inv_
.sym 86768 encoderR.encoderCount[23]
.sym 86769 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080
.sym 86770 clk_16mhz$2$2
.sym 86771 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.sym 86772 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[8]_new_
.sym 86773 $abc$72873$new_n8491_
.sym 86774 $abc$72873$new_n8492_
.sym 86775 $abc$72873$new_n8375_
.sym 86776 $abc$72873$new_n8517_
.sym 86777 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33364[0]_new_inv_
.sym 86778 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[3]_new_
.sym 86779 encoderDataD[21]
.sym 86846 $false
.sym 86847 $false
.sym 86848 $false
.sym 86849 soc.cpu.pcpi_div.quotient[5]
.sym 86852 $false
.sym 86853 $false
.sym 86854 $false
.sym 86855 soc.cpu.pcpi_div.quotient[4]
.sym 86858 $false
.sym 86859 soc.cpu.pcpi_div.outsign
.sym 86860 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[4]
.sym 86861 soc.cpu.pcpi_div.quotient[4]
.sym 86864 $false
.sym 86865 $false
.sym 86866 $false
.sym 86867 soc.cpu.pcpi_div.quotient[3]
.sym 86870 $false
.sym 86871 soc.cpu.pcpi_div.outsign
.sym 86872 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[5]
.sym 86873 soc.cpu.pcpi_div.quotient[5]
.sym 86876 $false
.sym 86877 writeEncoderD
.sym 86878 encoderR.encoderCount[25]
.sym 86879 encoderDataD[25]
.sym 86882 $abc$72873$new_n6954_
.sym 86883 soc.cpu.cpuregs_rs1[14]
.sym 86884 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[14]
.sym 86885 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 86888 $false
.sym 86889 encoderR.encoderCounter[1]
.sym 86890 $abc$72873$techmap\encoderR.$procmux$2678_Y[25]_new_inv_
.sym 86891 $abc$72873$techmap\encoderR.$procmux$2675_Y[25]_new_inv_
.sym 86892 $true
.sym 86893 clk_16mhz$2$2
.sym 86894 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 86895 $abc$72873$new_n8536_
.sym 86896 $abc$72873$new_n8436_
.sym 86897 $abc$72873$new_n8437_
.sym 86898 $abc$72873$new_n8615_
.sym 86899 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[17]_new_
.sym 86900 $abc$72873$new_n8535_
.sym 86901 $abc$72873$new_n8617_
.sym 86902 soc.cpu.pcpi_mul.instr_mul
.sym 86969 $false
.sym 86970 $false
.sym 86971 $false
.sym 86972 soc.cpu.pcpi_div.quotient[11]
.sym 86975 $false
.sym 86976 soc.cpu.pcpi_div.outsign
.sym 86977 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[11]
.sym 86978 soc.cpu.pcpi_div.quotient[11]
.sym 86981 $false
.sym 86982 $false
.sym 86983 $false
.sym 86984 soc.cpu.pcpi_div.quotient[8]
.sym 86987 $false
.sym 86988 $false
.sym 86989 $false
.sym 86990 soc.cpu.pcpi_div.quotient[12]
.sym 86993 $false
.sym 86994 $false
.sym 86995 $false
.sym 86996 soc.cpu.pcpi_div.quotient[14]
.sym 86999 soc.cpu.instr_rdcycle
.sym 87000 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 87001 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18316_Y_new_inv_
.sym 87002 soc.cpu.count_cycle[20]
.sym 87005 soc.cpu.instr_rdcycle
.sym 87006 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 87007 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18312_Y_new_inv_
.sym 87008 soc.cpu.count_cycle[16]
.sym 87011 soc.cpu.mem_wdata[27]
.sym 87012 $false
.sym 87013 $false
.sym 87014 $false
.sym 87015 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45065
.sym 87016 clk_16mhz$2$2
.sym 87017 $false
.sym 87018 $abc$72873$new_n8470_
.sym 87019 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[25]_new_
.sym 87020 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[25]_new_
.sym 87021 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[30]_new_
.sym 87022 soc.cpu.pcpi_mul.pcpi_wait
.sym 87023 soc.cpu.pcpi_div.pcpi_rd[8]
.sym 87024 soc.cpu.pcpi_div.pcpi_rd[11]
.sym 87025 soc.cpu.pcpi_div.pcpi_rd[3]
.sym 87092 soc.ram_ready
.sym 87093 $abc$72873$new_n4811_
.sym 87094 $abc$72873$new_n5084_
.sym 87095 soc.memory.rdata[20]
.sym 87098 $false
.sym 87099 $false
.sym 87100 $false
.sym 87101 soc.cpu.pcpi_div.quotient[18]
.sym 87104 $false
.sym 87105 soc.cpu.pcpi_div.outsign
.sym 87106 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[21]
.sym 87107 soc.cpu.pcpi_div.quotient[21]
.sym 87110 $false
.sym 87111 soc.cpu.pcpi_div.outsign
.sym 87112 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[3]
.sym 87113 soc.cpu.pcpi_div.quotient[3]
.sym 87116 $false
.sym 87117 soc.cpu.pcpi_div.outsign
.sym 87118 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[8]
.sym 87119 soc.cpu.pcpi_div.quotient[8]
.sym 87122 $false
.sym 87123 soc.cpu.pcpi_div.outsign
.sym 87124 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[19]
.sym 87125 soc.cpu.pcpi_div.quotient[19]
.sym 87128 $false
.sym 87129 $false
.sym 87130 soc.cpu.pcpi_div.quotient[4]
.sym 87131 soc.cpu.pcpi_div.quotient_msk[4]
.sym 87134 $false
.sym 87135 $false
.sym 87136 soc.cpu.pcpi_div.quotient[5]
.sym 87137 soc.cpu.pcpi_div.quotient_msk[5]
.sym 87138 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 87139 clk_16mhz$2$2
.sym 87140 soc.cpu.pcpi_div.start$2
.sym 87141 $abc$72873$new_n8555_
.sym 87142 $abc$72873$new_n5151_
.sym 87143 soc.cpu.mem_rdata[26]
.sym 87144 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[19]_new_
.sym 87145 $abc$72873$new_n5179_
.sym 87146 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33406[0]_new_inv_
.sym 87147 $abc$72873$new_n8556_
.sym 87148 soc.spimemio.rdata[26]
.sym 87215 $false
.sym 87216 $false
.sym 87217 $false
.sym 87218 soc.cpu.pcpi_div.quotient[30]
.sym 87221 $false
.sym 87222 $false
.sym 87223 $false
.sym 87224 soc.cpu.pcpi_div.quotient[24]
.sym 87227 $false
.sym 87228 soc.cpu.pcpi_div.outsign
.sym 87229 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[30]
.sym 87230 soc.cpu.pcpi_div.quotient[30]
.sym 87233 $false
.sym 87234 $false
.sym 87235 $false
.sym 87236 soc.cpu.pcpi_div.quotient[29]
.sym 87239 $false
.sym 87240 soc.cpu.pcpi_div.outsign
.sym 87241 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[24]
.sym 87242 soc.cpu.pcpi_div.quotient[24]
.sym 87245 $false
.sym 87246 soc.cpu.pcpi_div.outsign
.sym 87247 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[29]
.sym 87248 soc.cpu.pcpi_div.quotient[29]
.sym 87251 $false
.sym 87252 $false
.sym 87253 soc.cpu.pcpi_div.quotient[11]
.sym 87254 soc.cpu.pcpi_div.quotient_msk[11]
.sym 87257 $false
.sym 87258 $false
.sym 87259 soc.cpu.pcpi_div.quotient[30]
.sym 87260 soc.cpu.pcpi_div.quotient_msk[30]
.sym 87261 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 87262 clk_16mhz$2$2
.sym 87263 soc.cpu.pcpi_div.start$2
.sym 87265 $auto$alumacc.cc:474:replace_alu$7720.C[1]
.sym 87266 $auto$alumacc.cc:474:replace_alu$7720.C[2]
.sym 87267 $abc$72873$techmap\soc.spimemio.xfer.$procmux$5926_Y[3]
.sym 87268 $abc$72873$techmap\soc.spimemio.xfer.$procmux$5926_Y[1]
.sym 87269 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 87270 soc.spimemio.xfer.dummy_count[1]
.sym 87271 soc.spimemio.xfer.dummy_count[3]
.sym 87338 $false
.sym 87339 soc.cpu.cpu_state[2]
.sym 87340 $abc$72873$new_n8565_
.sym 87341 $abc$72873$new_n8570_
.sym 87344 $false
.sym 87345 soc.cpu.cpu_state[2]
.sym 87346 $abc$72873$new_n8525_
.sym 87347 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17047_Y_new_inv_
.sym 87350 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[20]_new_
.sym 87351 $abc$72873$new_n8566_
.sym 87352 soc.cpu.instr_maskirq
.sym 87353 soc.cpu.irq_mask[20]
.sym 87356 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33385[0]_new_inv_
.sym 87357 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[16]_new_
.sym 87358 soc.cpu.cpuregs_rs1[16]
.sym 87359 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 87362 soc.cpu.timer[16]
.sym 87363 soc.cpu.instr_timer
.sym 87364 soc.cpu.irq_mask[16]
.sym 87365 soc.cpu.instr_maskirq
.sym 87368 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 87369 soc.cpu.pcpi_div.pcpi_wr
.sym 87370 soc.cpu.pcpi_div.pcpi_rd[20]
.sym 87371 soc.cpu.pcpi_mul.pcpi_rd[20]
.sym 87374 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 87375 soc.cpu.pcpi_div.pcpi_wr
.sym 87376 soc.cpu.pcpi_div.pcpi_rd[16]
.sym 87377 soc.cpu.pcpi_mul.pcpi_rd[16]
.sym 87380 $false
.sym 87381 $false
.sym 87382 soc.cpu.pcpi_div.quotient[3]
.sym 87383 soc.cpu.pcpi_div.quotient_msk[3]
.sym 87384 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 87385 clk_16mhz$2$2
.sym 87386 soc.cpu.pcpi_div.start$2
.sym 87388 soc.cpu.mem_rdata[18]
.sym 87389 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[30]_new_
.sym 87390 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17061_Y_new_inv_
.sym 87391 $abc$72873$new_n8371_
.sym 87392 soc.cpu.mem_16bit_buffer[2]
.sym 87393 soc.cpu.mem_16bit_buffer[11]
.sym 87394 soc.cpu.mem_16bit_buffer[10]
.sym 87461 soc.cpu.timer[0]
.sym 87462 soc.cpu.instr_timer
.sym 87463 soc.cpu.irq_mask[0]
.sym 87464 soc.cpu.instr_maskirq
.sym 87467 $false
.sym 87468 soc.spimemio.xfer.dummy_count[2]
.sym 87469 $false
.sym 87470 $auto$alumacc.cc:474:replace_alu$7720.C[2]
.sym 87473 $abc$72873$new_n4907_
.sym 87474 $abc$72873$new_n4906_
.sym 87475 $abc$72873$new_n4904_
.sym 87476 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1396$2465_Y_new_
.sym 87479 $false
.sym 87480 $false
.sym 87481 $abc$72873$new_n4811_
.sym 87482 soc.spimemio.rdata[15]
.sym 87485 $false
.sym 87486 soc.spimemio.xfer.dummy_count[0]
.sym 87487 $abc$72873$auto$alumacc.cc:474:replace_alu$7720.BB[0]
.sym 87488 $false
.sym 87491 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 87492 iomem_rdata[15]
.sym 87493 $abc$72873$new_n5174_
.sym 87494 $abc$72873$new_n5176_
.sym 87497 $abc$72873$new_n5659_
.sym 87498 $abc$72873$techmap\soc.spimemio.xfer.$procmux$5926_Y[0]
.sym 87499 soc.spimemio.din_rd
.sym 87500 soc.spimemio.din_data[0]
.sym 87503 $abc$72873$new_n5659_
.sym 87504 $abc$72873$techmap\soc.spimemio.xfer.$procmux$5926_Y[2]
.sym 87505 soc.spimemio.din_rd
.sym 87506 soc.spimemio.din_data[2]
.sym 87507 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66784
.sym 87508 clk_16mhz$2$2
.sym 87509 $abc$72873$auto$rtlil.cc:1981:NotGate$72771
.sym 87510 soc.cpu.mem_rdata[22]
.sym 87512 $abc$72873$techmap\soc.cpu.$procmux$5390_Y[1]_new_inv_
.sym 87513 $abc$72873$new_n8626_
.sym 87514 $abc$72873$new_n5046_
.sym 87515 $abc$72873$new_n5049_
.sym 87516 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[12]_new_
.sym 87517 iomem_rdata[22]
.sym 87584 $false
.sym 87585 soc.cpu.mem_la_secondword
.sym 87586 $abc$72873$new_n5137_
.sym 87587 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_
.sym 87590 soc.cpu.mem_xfer
.sym 87591 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 87592 $abc$72873$soc.cpu.mem_rdata[11]_new_inv_
.sym 87593 soc.cpu.mem_rdata_q[11]
.sym 87596 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 87597 soc.cpu.mem_xfer
.sym 87598 soc.cpu.mem_rdata[27]
.sym 87599 soc.cpu.mem_rdata_q[27]
.sym 87602 soc.cpu.reg_op1[0]
.sym 87603 soc.cpu.reg_op1[1]
.sym 87604 $abc$72873$soc.cpu.mem_rdata[9]_new_inv_
.sym 87605 soc.cpu.mem_rdata[25]
.sym 87608 $false
.sym 87609 soc.cpu.mem_xfer
.sym 87610 soc.cpu.mem_rdata[27]
.sym 87611 soc.cpu.mem_rdata_q[27]
.sym 87614 soc.cpu.reg_op1[0]
.sym 87615 soc.cpu.reg_op1[1]
.sym 87616 $abc$72873$soc.cpu.mem_rdata[12]_new_inv_
.sym 87617 soc.cpu.mem_rdata[28]
.sym 87620 $abc$72873$new_n4875_
.sym 87621 soc.cpu.mem_16bit_buffer[11]
.sym 87622 $abc$72873$new_n5132_
.sym 87623 $abc$72873$new_n5137_
.sym 87626 soc.cpu.pcpi_div.quotient_msk[12]
.sym 87627 $false
.sym 87628 $false
.sym 87629 $false
.sym 87630 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 87631 clk_16mhz$2$2
.sym 87632 soc.cpu.pcpi_div.start$2
.sym 87633 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_
.sym 87634 soc.cpu.mem_rdata_latched[2]
.sym 87635 $abc$72873$soc.cpu.mem_rdata_latched[18]_new_inv_
.sym 87636 $abc$72873$new_n5065_
.sym 87637 soc.cpu.pcpi_div.divisor[51]
.sym 87638 soc.cpu.pcpi_div.divisor[39]
.sym 87639 soc.cpu.pcpi_div.divisor[52]
.sym 87640 soc.cpu.pcpi_div.divisor[50]
.sym 87713 $false
.sym 87714 $false
.sym 87715 soc.cpu.irq_pending[8]
.sym 87716 soc.cpu.irq_mask[8]
.sym 87725 soc.cpu.pcpi_div.quotient_msk[13]
.sym 87726 soc.cpu.pcpi_div.quotient_msk[12]
.sym 87727 soc.cpu.pcpi_div.quotient_msk[11]
.sym 87728 soc.cpu.pcpi_div.quotient_msk[10]
.sym 87731 $false
.sym 87732 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 87733 clock.counterO[3]
.sym 87734 encoderL.encoderCount[3]
.sym 87737 $false
.sym 87738 soc.cpu.pcpi_mul.mul_waiting$2
.sym 87739 soc.cpu.reg_op1[12]
.sym 87740 soc.cpu.pcpi_mul.rs1[13]
.sym 87743 $false
.sym 87744 soc.cpu.pcpi_mul.mul_waiting$2
.sym 87745 soc.cpu.reg_op1[13]
.sym 87746 soc.cpu.pcpi_mul.rs1[14]
.sym 87749 $false
.sym 87750 soc.cpu.pcpi_mul.mul_waiting$2
.sym 87751 soc.cpu.reg_op1[14]
.sym 87752 soc.cpu.pcpi_mul.rs1[15]
.sym 87753 resetn$2
.sym 87754 clk_16mhz$2$2
.sym 87755 $false
.sym 87758 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48271
.sym 87760 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$46120
.sym 87761 $abc$72873$new_n5147_
.sym 87762 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 87763 soc.cpu.mem_rdata_q[4]
.sym 87830 $false
.sym 87831 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 87832 clock.counterO[9]
.sym 87833 encoderL.encoderCount[9]
.sym 87836 $false
.sym 87837 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 87838 clock.counterO[15]
.sym 87839 encoderL.encoderCount[15]
.sym 87842 soc.cpu.pcpi_insn[5]
.sym 87843 soc.cpu.pcpi_insn[4]
.sym 87844 soc.cpu.pcpi_insn[1]
.sym 87845 soc.cpu.pcpi_insn[0]
.sym 87848 soc.cpu.pcpi_insn[25]
.sym 87849 soc.cpu.pcpi_insn[6]
.sym 87850 soc.cpu.pcpi_insn[3]
.sym 87851 soc.cpu.pcpi_insn[2]
.sym 87854 soc.cpu.mem_rdata_q[0]
.sym 87855 $false
.sym 87856 $false
.sym 87857 $false
.sym 87860 soc.cpu.mem_rdata_q[3]
.sym 87861 $false
.sym 87862 $false
.sym 87863 $false
.sym 87866 soc.cpu.mem_rdata_q[6]
.sym 87867 $false
.sym 87868 $false
.sym 87869 $false
.sym 87872 soc.cpu.mem_rdata_q[1]
.sym 87873 $false
.sym 87874 $false
.sym 87875 $false
.sym 87876 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 87877 clk_16mhz$2$2
.sym 87878 $false
.sym 87879 soc.cpu.mem_la_firstword_xfer
.sym 87880 $abc$72873$new_n9400_
.sym 87881 $abc$72873$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 87882 $abc$72873$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 87883 $abc$72873$procmux$6797_Y[22]_new_inv_
.sym 87884 $abc$72873$new_n5276_
.sym 87885 $abc$72873$new_n5283_
.sym 87886 soc.cpu.irq_pending[10]
.sym 87953 $false
.sym 87954 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 87955 clock.counterO[23]
.sym 87956 encoderL.encoderCount[23]
.sym 87959 $false
.sym 87960 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_
.sym 87961 soc.cpu.mem_do_prefetch
.sym 87962 soc.cpu.mem_do_rinst
.sym 87965 $false
.sym 87966 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 87967 clock.counterO[16]
.sym 87968 encoderL.encoderCount[16]
.sym 87971 $abc$72873$new_n4875_
.sym 87972 soc.cpu.mem_16bit_buffer[4]
.sym 87973 $abc$72873$new_n5072_
.sym 87974 $abc$72873$new_n5081_
.sym 87977 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 87978 soc.cpu.mem_xfer
.sym 87979 soc.cpu.mem_rdata[20]
.sym 87980 soc.cpu.mem_rdata_q[20]
.sym 87983 $false
.sym 87984 soc.cpu.pcpi_div.running
.sym 87985 soc.cpu.pcpi_div.quotient_msk[31]
.sym 87986 soc.cpu.pcpi_div.quotient_msk[30]
.sym 87989 soc.cpu.pcpi_div.quotient_msk[31]
.sym 87990 $false
.sym 87991 $false
.sym 87992 $false
.sym 87995 soc.cpu.pcpi_div.quotient_msk[11]
.sym 87996 $false
.sym 87997 $false
.sym 87998 $false
.sym 87999 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 88000 clk_16mhz$2$2
.sym 88001 soc.cpu.pcpi_div.start$2
.sym 88002 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43745
.sym 88003 $abc$72873$techmap\soc.cpu.$procmux$5473_Y[0]_new_inv_
.sym 88004 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[31]_new_
.sym 88006 $abc$72873$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[21]_new_
.sym 88007 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:364$2040_Y_new_inv_
.sym 88008 soc.cpu.irq_pending[21]
.sym 88009 soc.cpu.irq_pending[31]
.sym 88076 $false
.sym 88077 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 88078 clock.counterO[25]
.sym 88079 encoderL.encoderCount[25]
.sym 88082 $false
.sym 88083 soc.cpu.mem_xfer
.sym 88084 $abc$72873$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 88085 soc.cpu.mem_rdata_q[27]
.sym 88088 $false
.sym 88089 $abc$72873$new_n6741_
.sym 88090 $abc$72873$new_n6644_
.sym 88091 $abc$72873$new_n6739_
.sym 88094 $abc$72873$new_n6644_
.sym 88095 $abc$72873$new_n6647_
.sym 88096 $abc$72873$techmap\soc.cpu.$procmux$5499_Y[5]_new_
.sym 88097 $abc$72873$new_n6651_
.sym 88100 $abc$72873$techmap\soc.cpu.$procmux$5473_Y[2]_new_inv_
.sym 88101 $abc$72873$new_n6593_
.sym 88102 $abc$72873$new_n6596_
.sym 88103 $abc$72873$new_n6625_
.sym 88106 $false
.sym 88107 $abc$72873$new_n9457_
.sym 88108 $abc$72873$new_n9456_
.sym 88109 soc.cpu.mem_xfer
.sym 88112 $abc$72873$techmap\soc.cpu.$procmux$5473_Y[0]_new_inv_
.sym 88113 $abc$72873$new_n6593_
.sym 88114 $abc$72873$new_n6596_
.sym 88115 $abc$72873$new_n6603_
.sym 88118 $false
.sym 88119 $abc$72873$new_n6697_
.sym 88120 soc.cpu.mem_rdata_latched[5]
.sym 88121 $abc$72873$techmap\soc.cpu.$procmux$5390_Y[0]_new_inv_
.sym 88122 $true
.sym 88123 clk_16mhz$2$2
.sym 88124 $false
.sym 88125 soc.cpu.mem_la_read
.sym 88126 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48886
.sym 88127 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126
.sym 88128 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:360$2021_Y_new_inv_
.sym 88129 $abc$72873$new_n9420_
.sym 88130 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$13110[5]_new_inv_
.sym 88131 soc.cpu.mem_rdata_q[26]
.sym 88132 soc.cpu.mem_rdata_q[14]
.sym 88199 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 88200 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 88201 $abc$72873$new_n9453_
.sym 88202 soc.cpu.mem_rdata_latched[12]
.sym 88205 soc.cpu.mem_xfer
.sym 88206 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 88207 $abc$72873$soc.cpu.mem_rdata[1]_new_inv_
.sym 88208 soc.cpu.mem_rdata_q[1]
.sym 88211 $false
.sym 88212 soc.cpu.mem_xfer
.sym 88213 $abc$72873$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 88214 soc.cpu.mem_rdata_q[15]
.sym 88217 $false
.sym 88218 soc.cpu.mem_xfer
.sym 88219 soc.cpu.mem_rdata[17]
.sym 88220 soc.cpu.mem_rdata_q[17]
.sym 88223 $false
.sym 88224 soc.cpu.mem_la_secondword
.sym 88225 $abc$72873$new_n4800_
.sym 88226 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_
.sym 88229 $false
.sym 88230 soc.cpu.mem_rdata_latched[12]
.sym 88231 $abc$72873$techmap\soc.cpu.$procmux$5473_Y[5]_new_inv_
.sym 88232 $abc$72873$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_
.sym 88235 $false
.sym 88236 encoderL.encoderCounter[1]
.sym 88237 $abc$72873$techmap\encoderL.$procmux$2678_Y[31]_new_inv_
.sym 88238 $abc$72873$techmap\encoderL.$procmux$2675_Y[31]_new_inv_
.sym 88241 $false
.sym 88242 encoderL.encoderCounter[1]
.sym 88243 $abc$72873$techmap\encoderL.$procmux$2678_Y[23]_new_inv_
.sym 88244 $abc$72873$techmap\encoderL.$procmux$2675_Y[23]_new_inv_
.sym 88245 $true
.sym 88246 clk_16mhz$2$2
.sym 88247 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 88248 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$46048[1]
.sym 88250 $abc$72873$new_n4868_
.sym 88251 $abc$72873$auto$rtlil.cc:1981:NotGate$71715
.sym 88252 $abc$72873$techmap\encoderL.$procmux$2675_Y[23]_new_inv_
.sym 88253 soc.cpu.mem_16bit_buffer[1]
.sym 88254 soc.cpu.mem_16bit_buffer[6]
.sym 88255 soc.cpu.mem_16bit_buffer[12]
.sym 88322 $false
.sym 88323 $abc$72873$new_n6594_
.sym 88324 $abc$72873$new_n6600_
.sym 88325 $abc$72873$new_n6598_
.sym 88328 $abc$72873$new_n9456_
.sym 88329 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 88330 $abc$72873$new_n6596_
.sym 88331 $abc$72873$new_n6669_
.sym 88334 $false
.sym 88335 $abc$72873$new_n5032_
.sym 88336 soc.cpu.mem_16bit_buffer[12]
.sym 88337 $abc$72873$new_n4875_
.sym 88340 $abc$72873$techmap\soc.cpu.$procmux$5301_Y_new_inv_
.sym 88341 $abc$72873$new_n6594_
.sym 88342 $abc$72873$new_n6600_
.sym 88343 $abc$72873$new_n6598_
.sym 88346 $abc$72873$techmap\soc.cpu.$procmux$5473_Y[5]_new_inv_
.sym 88347 $abc$72873$new_n6594_
.sym 88348 $abc$72873$new_n6632_
.sym 88349 $abc$72873$new_n6598_
.sym 88352 $false
.sym 88353 soc.cpu.pcpi_div.start$2
.sym 88354 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[56]_new_inv_
.sym 88355 soc.cpu.pcpi_div.divisor[57]
.sym 88358 $false
.sym 88359 soc.cpu.pcpi_div.start$2
.sym 88360 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[35]_new_inv_
.sym 88361 soc.cpu.pcpi_div.divisor[36]
.sym 88364 $false
.sym 88365 soc.cpu.pcpi_div.start$2
.sym 88366 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[55]_new_inv_
.sym 88367 soc.cpu.pcpi_div.divisor[56]
.sym 88368 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 88369 clk_16mhz$2$2
.sym 88370 $false
.sym 88372 $abc$72873$new_n4875_
.sym 88373 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47548
.sym 88374 $abc$72873$new_n5443_
.sym 88375 $abc$72873$new_n4802_
.sym 88376 $abc$72873$techmap\encoderL.$procmux$2675_Y[20]_new_inv_
.sym 88377 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47576
.sym 88378 soc.cpu.mem_la_secondword
.sym 88445 $abc$72873$techmap\soc.cpu.$procmux$5407_Y[2]_new_inv_
.sym 88446 $abc$72873$new_n6594_
.sym 88447 $abc$72873$new_n6632_
.sym 88448 $abc$72873$new_n6598_
.sym 88451 soc.cpu.mem_xfer
.sym 88452 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 88453 $abc$72873$soc.cpu.mem_rdata[14]_new_inv_
.sym 88454 soc.cpu.mem_rdata_q[14]
.sym 88457 $abc$72873$new_n4875_
.sym 88458 soc.cpu.mem_16bit_buffer[14]
.sym 88459 $abc$72873$new_n5161_
.sym 88460 $abc$72873$new_n5166_
.sym 88463 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 88464 soc.cpu.mem_xfer
.sym 88465 soc.cpu.mem_rdata[30]
.sym 88466 soc.cpu.mem_rdata_q[30]
.sym 88469 $false
.sym 88470 soc.cpu.mem_xfer
.sym 88471 $abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 88472 soc.cpu.mem_rdata_q[14]
.sym 88475 $false
.sym 88476 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 88477 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_
.sym 88478 $abc$72873$new_n6596_
.sym 88481 $false
.sym 88482 soc.cpu.mem_rdata_latched[12]
.sym 88483 $abc$72873$new_n6608_
.sym 88484 $abc$72873$new_n6623_
.sym 88487 soc.cpu.mem_rdata[30]
.sym 88488 $false
.sym 88489 $false
.sym 88490 $false
.sym 88491 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126
.sym 88492 clk_16mhz$2$2
.sym 88493 $false
.sym 88494 $abc$72873$techmap\encoderL.$procmux$2675_Y[22]_new_inv_
.sym 88495 $abc$72873$techmap\encoderL.$procmux$2675_Y[19]_new_inv_
.sym 88496 encoderDataI[16]
.sym 88497 encoderDataI[20]
.sym 88498 encoderDataI[23]
.sym 88499 encoderDataI[22]
.sym 88500 encoderDataI[19]
.sym 88568 soc.cpu.mem_rdata_latched[4]
.sym 88569 $abc$72873$new_n6606_
.sym 88570 $abc$72873$techmap\soc.cpu.$procmux$5441_Y[2]_new_
.sym 88571 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_
.sym 88574 $abc$72873$new_n6605_
.sym 88575 soc.cpu.mem_rdata_latched[5]
.sym 88576 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7140_new_
.sym 88577 $abc$72873$new_n5339_
.sym 88580 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14716[0]_new_
.sym 88581 soc.cpu.mem_rdata_latched[12]
.sym 88582 $abc$72873$techmap\soc.cpu.$procmux$5407_Y[2]_new_inv_
.sym 88583 $abc$72873$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_
.sym 88586 soc.cpu.mem_rdata_latched[12]
.sym 88587 $abc$72873$new_n6623_
.sym 88588 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 88589 $abc$72873$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 88592 $false
.sym 88593 $false
.sym 88594 $abc$72873$new_n6627_
.sym 88595 $abc$72873$new_n6626_
.sym 88598 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 88599 $abc$72873$new_n6605_
.sym 88600 soc.cpu.mem_rdata_latched[6]
.sym 88601 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7140_new_
.sym 88604 $false
.sym 88605 $false
.sym 88606 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 88607 $abc$72873$new_n6596_
.sym 88610 $false
.sym 88611 $false
.sym 88612 soc.cpu.irq_mask[29]
.sym 88613 soc.cpu.irq_pending[29]
.sym 88614 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264
.sym 88615 clk_16mhz$2$2
.sym 88616 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 88619 $abc$72873$techmap\encoderL.$procmux$2675_Y[31]_new_inv_
.sym 88622 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 88623 soc.cpu.prefetched_high_word
.sym 88691 $false
.sym 88692 soc.cpu.mem_rdata_latched[12]
.sym 88693 $abc$72873$new_n6606_
.sym 88694 $abc$72873$new_n6607_
.sym 88697 $abc$72873$new_n6610_
.sym 88698 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 88699 $abc$72873$new_n6604_
.sym 88700 $abc$72873$new_n6605_
.sym 88703 $false
.sym 88704 soc.cpu.mem_rdata_latched[2]
.sym 88705 $abc$72873$new_n5339_
.sym 88706 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7140_new_
.sym 88709 $false
.sym 88710 $false
.sym 88711 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14705[1]_new_
.sym 88712 $abc$72873$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 88715 soc.cpu.mem_rdata_latched[12]
.sym 88716 $abc$72873$techmap\soc.cpu.$procmux$5407_Y[0]_new_inv_
.sym 88717 soc.cpu.mem_rdata_latched[5]
.sym 88718 soc.cpu.mem_rdata_latched[6]
.sym 88721 $abc$72873$auto$simplemap.cc:309:simplemap_lut$19869_new_
.sym 88722 $abc$72873$auto$simplemap.cc:309:simplemap_lut$26553_new_
.sym 88723 $abc$72873$new_n9459_
.sym 88724 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14716[0]_new_
.sym 88727 $false
.sym 88728 $false
.sym 88729 $abc$72873$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 88730 $abc$72873$new_n6608_
.sym 88733 $false
.sym 88734 $false
.sym 88735 $false
.sym 88736 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1]
.sym 88737 soc.cpu.mem_xfer
.sym 88738 clk_16mhz$2$2
.sym 88739 $false
.sym 88744 encoderDataI[31]
.sym 88747 encoderDataI[29]
.sym 88814 $false
.sym 88815 $false
.sym 88816 $abc$72873$auto$rtlil.cc:1981:NotGate$71715
.sym 88817 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1]
.sym 88844 $false
.sym 88845 soc.cpu.pcpi_div.start$2
.sym 88846 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[58]_new_inv_
.sym 88847 soc.cpu.pcpi_div.divisor[59]
.sym 88860 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 88861 clk_16mhz$2$2
.sym 88862 $false
.sym 89088 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[2]
.sym 89089 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[3]
.sym 89090 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[4]
.sym 89091 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[5]
.sym 89092 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[6]
.sym 89093 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[7]
.sym 89123 $true
.sym 89160 $auto$alumacc.cc:474:replace_alu$7417.C[1]
.sym 89162 soc.simpleuart.send_divcnt[0]
.sym 89163 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[0]
.sym 89166 $auto$alumacc.cc:474:replace_alu$7417.C[2]
.sym 89168 soc.simpleuart.send_divcnt[1]
.sym 89169 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[1]
.sym 89172 $auto$alumacc.cc:474:replace_alu$7417.C[3]
.sym 89174 soc.simpleuart.send_divcnt[2]
.sym 89175 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[2]
.sym 89178 $auto$alumacc.cc:474:replace_alu$7417.C[4]
.sym 89180 soc.simpleuart.send_divcnt[3]
.sym 89181 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[3]
.sym 89184 $auto$alumacc.cc:474:replace_alu$7417.C[5]
.sym 89186 soc.simpleuart.send_divcnt[4]
.sym 89187 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[4]
.sym 89190 $auto$alumacc.cc:474:replace_alu$7417.C[6]
.sym 89192 soc.simpleuart.send_divcnt[5]
.sym 89193 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[5]
.sym 89196 $auto$alumacc.cc:474:replace_alu$7417.C[7]
.sym 89198 soc.simpleuart.send_divcnt[6]
.sym 89199 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[6]
.sym 89202 $auto$alumacc.cc:474:replace_alu$7417.C[8]
.sym 89204 soc.simpleuart.send_divcnt[7]
.sym 89205 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[7]
.sym 89214 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[8]
.sym 89215 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[9]
.sym 89216 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[10]
.sym 89217 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[11]
.sym 89218 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[12]
.sym 89219 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[13]
.sym 89220 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[14]
.sym 89221 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[15]
.sym 89286 $auto$alumacc.cc:474:replace_alu$7417.C[8]
.sym 89323 $auto$alumacc.cc:474:replace_alu$7417.C[9]
.sym 89325 soc.simpleuart.send_divcnt[8]
.sym 89326 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[8]
.sym 89329 $auto$alumacc.cc:474:replace_alu$7417.C[10]
.sym 89331 soc.simpleuart.send_divcnt[9]
.sym 89332 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[9]
.sym 89335 $auto$alumacc.cc:474:replace_alu$7417.C[11]
.sym 89337 soc.simpleuart.send_divcnt[10]
.sym 89338 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[10]
.sym 89341 $auto$alumacc.cc:474:replace_alu$7417.C[12]
.sym 89343 soc.simpleuart.send_divcnt[11]
.sym 89344 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[11]
.sym 89347 $auto$alumacc.cc:474:replace_alu$7417.C[13]
.sym 89349 soc.simpleuart.send_divcnt[12]
.sym 89350 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[12]
.sym 89353 $auto$alumacc.cc:474:replace_alu$7417.C[14]
.sym 89355 soc.simpleuart.send_divcnt[13]
.sym 89356 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[13]
.sym 89359 $auto$alumacc.cc:474:replace_alu$7417.C[15]
.sym 89361 soc.simpleuart.send_divcnt[14]
.sym 89362 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[14]
.sym 89365 $auto$alumacc.cc:474:replace_alu$7417.C[16]
.sym 89367 soc.simpleuart.send_divcnt[15]
.sym 89368 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[15]
.sym 89373 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[16]
.sym 89374 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[17]
.sym 89375 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[18]
.sym 89376 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[19]
.sym 89377 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[20]
.sym 89378 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[21]
.sym 89379 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[22]
.sym 89380 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[23]
.sym 89409 $auto$alumacc.cc:474:replace_alu$7417.C[16]
.sym 89446 $auto$alumacc.cc:474:replace_alu$7417.C[17]
.sym 89448 soc.simpleuart.send_divcnt[16]
.sym 89449 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[16]
.sym 89452 $auto$alumacc.cc:474:replace_alu$7417.C[18]
.sym 89454 soc.simpleuart.send_divcnt[17]
.sym 89455 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[17]
.sym 89458 $auto$alumacc.cc:474:replace_alu$7417.C[19]
.sym 89460 soc.simpleuart.send_divcnt[18]
.sym 89461 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[18]
.sym 89464 $auto$alumacc.cc:474:replace_alu$7417.C[20]
.sym 89466 soc.simpleuart.send_divcnt[19]
.sym 89467 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[19]
.sym 89470 $auto$alumacc.cc:474:replace_alu$7417.C[21]
.sym 89472 soc.simpleuart.send_divcnt[20]
.sym 89473 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[20]
.sym 89476 $auto$alumacc.cc:474:replace_alu$7417.C[22]
.sym 89478 soc.simpleuart.send_divcnt[21]
.sym 89479 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[21]
.sym 89482 $auto$alumacc.cc:474:replace_alu$7417.C[23]
.sym 89484 soc.simpleuart.send_divcnt[22]
.sym 89485 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[22]
.sym 89488 $auto$alumacc.cc:474:replace_alu$7417.C[24]
.sym 89490 soc.simpleuart.send_divcnt[23]
.sym 89491 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[23]
.sym 89496 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[24]
.sym 89497 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[25]
.sym 89498 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[26]
.sym 89499 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[27]
.sym 89500 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[28]
.sym 89501 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[29]
.sym 89502 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[30]
.sym 89503 soc.simpleuart.send_divcnt[31]
.sym 89532 $auto$alumacc.cc:474:replace_alu$7417.C[24]
.sym 89569 $auto$alumacc.cc:474:replace_alu$7417.C[25]
.sym 89571 soc.simpleuart.send_divcnt[24]
.sym 89572 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[24]
.sym 89575 $auto$alumacc.cc:474:replace_alu$7417.C[26]
.sym 89577 soc.simpleuart.send_divcnt[25]
.sym 89578 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[25]
.sym 89581 $auto$alumacc.cc:474:replace_alu$7417.C[27]
.sym 89583 soc.simpleuart.send_divcnt[26]
.sym 89584 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[26]
.sym 89587 $auto$alumacc.cc:474:replace_alu$7417.C[28]
.sym 89589 soc.simpleuart.send_divcnt[27]
.sym 89590 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[27]
.sym 89593 $auto$alumacc.cc:474:replace_alu$7417.C[29]
.sym 89595 soc.simpleuart.send_divcnt[28]
.sym 89596 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[28]
.sym 89599 $auto$alumacc.cc:474:replace_alu$7417.C[30]
.sym 89601 soc.simpleuart.send_divcnt[29]
.sym 89602 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[29]
.sym 89605 $auto$alumacc.cc:474:replace_alu$7417.C[31]
.sym 89607 soc.simpleuart.send_divcnt[30]
.sym 89608 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[30]
.sym 89611 $abc$72873$auto$alumacc.cc:491:replace_alu$7419[31]$2
.sym 89613 soc.simpleuart.send_divcnt[31]
.sym 89614 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[31]
.sym 89619 $abc$72873$auto$rtlil.cc:1847:ReduceAnd$7425_new_inv_
.sym 89620 $abc$72873$new_n5957_
.sym 89621 $abc$72873$new_n5963_
.sym 89622 $abc$72873$new_n5958_
.sym 89623 soc.simpleuart.send_divcnt[28]
.sym 89624 soc.simpleuart.send_divcnt[25]
.sym 89625 soc.simpleuart.send_divcnt[27]
.sym 89626 soc.simpleuart.send_divcnt[24]
.sym 89696 $abc$72873$auto$alumacc.cc:491:replace_alu$7419[31]$2
.sym 89699 $false
.sym 89700 $abc$72873$new_n5984_
.sym 89701 soc.simpleuart.send_divcnt[20]
.sym 89702 soc.simpleuart.cfg_divider[20]
.sym 89705 soc.simpleuart.send_divcnt[2]
.sym 89706 soc.simpleuart.cfg_divider[2]
.sym 89707 soc.simpleuart.cfg_divider[12]
.sym 89708 soc.simpleuart.send_divcnt[12]
.sym 89711 $false
.sym 89712 $false
.sym 89713 $false
.sym 89714 soc.simpleuart.cfg_divider[22]
.sym 89717 soc.simpleuart.send_divcnt[22]
.sym 89718 soc.simpleuart.cfg_divider[22]
.sym 89719 soc.simpleuart.cfg_divider[18]
.sym 89720 soc.simpleuart.send_divcnt[18]
.sym 89723 $false
.sym 89724 $abc$72873$new_n5986_
.sym 89725 $abc$72873$new_n5985_
.sym 89726 $abc$72873$new_n5983_
.sym 89729 soc.simpleuart.send_divcnt[9]
.sym 89730 soc.simpleuart.cfg_divider[9]
.sym 89731 soc.simpleuart.send_divcnt[0]
.sym 89732 soc.simpleuart.cfg_divider[0]
.sym 89735 $false
.sym 89736 $abc$72873$new_n5960_
.sym 89737 soc.simpleuart.send_divcnt[29]
.sym 89738 soc.simpleuart.cfg_divider[29]
.sym 89742 $abc$72873$new_n9436_
.sym 89743 $abc$72873$new_n5971_
.sym 89744 $abc$72873$new_n5961_
.sym 89745 $abc$72873$new_n5965_
.sym 89746 $abc$72873$new_n5973_
.sym 89747 $abc$72873$new_n5964_
.sym 89748 $abc$72873$new_n5972_
.sym 89749 encoderDataD[28]
.sym 89816 soc.simpleuart.send_divcnt[17]
.sym 89817 soc.simpleuart.cfg_divider[17]
.sym 89818 soc.simpleuart.send_divcnt[19]
.sym 89819 soc.simpleuart.cfg_divider[19]
.sym 89822 soc.simpleuart.send_divcnt[31]
.sym 89823 soc.simpleuart.cfg_divider[31]
.sym 89824 soc.simpleuart.send_divcnt[24]
.sym 89825 soc.simpleuart.cfg_divider[24]
.sym 89828 $false
.sym 89829 $false
.sym 89830 $false
.sym 89831 soc.simpleuart.cfg_divider[17]
.sym 89834 soc.simpleuart.send_divcnt[26]
.sym 89835 soc.simpleuart.cfg_divider[26]
.sym 89836 soc.simpleuart.send_divcnt[27]
.sym 89837 soc.simpleuart.cfg_divider[27]
.sym 89840 $false
.sym 89841 $false
.sym 89842 $false
.sym 89843 soc.simpleuart.cfg_divider[12]
.sym 89846 $false
.sym 89847 $false
.sym 89848 $false
.sym 89849 soc.simpleuart.cfg_divider[25]
.sym 89852 $abc$72873$new_n5975_
.sym 89853 $abc$72873$new_n5974_
.sym 89854 $abc$72873$new_n5970_
.sym 89855 $abc$72873$new_n9434_
.sym 89858 soc.simpleuart.send_divcnt[18]
.sym 89859 soc.simpleuart.cfg_divider[18]
.sym 89860 soc.simpleuart.cfg_divider[19]
.sym 89861 soc.simpleuart.send_divcnt[19]
.sym 89865 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[21]
.sym 89866 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[27]
.sym 89867 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[30]
.sym 89868 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[10]
.sym 89869 $abc$72873$techmap\encoderR.$procmux$2675_Y[3]_new_inv_
.sym 89870 $abc$72873$techmap\encoderR.$procmux$2675_Y[28]_new_inv_
.sym 89871 encoderR.encoderCount[3]
.sym 89872 encoderR.encoderCount[28]
.sym 89939 $false
.sym 89940 $false
.sym 89941 $false
.sym 89942 soc.simpleuart.cfg_divider[28]
.sym 89945 $false
.sym 89946 $false
.sym 89947 $false
.sym 89948 soc.simpleuart.cfg_divider[20]
.sym 89951 $false
.sym 89952 $false
.sym 89953 $false
.sym 89954 soc.simpleuart.cfg_divider[15]
.sym 89957 $false
.sym 89958 $false
.sym 89959 $false
.sym 89960 soc.simpleuart.cfg_divider[18]
.sym 89963 $false
.sym 89964 $false
.sym 89965 $false
.sym 89966 soc.simpleuart.cfg_divider[13]
.sym 89969 soc.cpu.mem_wdata[13]
.sym 89970 $false
.sym 89971 $false
.sym 89972 $false
.sym 89975 soc.cpu.mem_wdata[9]
.sym 89976 $false
.sym 89977 $false
.sym 89978 $false
.sym 89981 soc.cpu.mem_wdata[14]
.sym 89982 $false
.sym 89983 $false
.sym 89984 $false
.sym 89985 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57501
.sym 89986 clk_16mhz$2$2
.sym 89987 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 89988 $abc$72873$new_n5281_
.sym 89989 $abc$72873$new_n5035_
.sym 89990 $abc$72873$new_n5041_
.sym 89992 $abc$72873$new_n5091_
.sym 89993 $abc$72873$new_n5036_
.sym 89994 encoderDataD[3]
.sym 89995 encoderDataD[6]
.sym 90068 soc.cpu.mem_wdata[8]
.sym 90069 $false
.sym 90070 $false
.sym 90071 $false
.sym 90074 soc.cpu.mem_wdata[13]
.sym 90075 $false
.sym 90076 $false
.sym 90077 $false
.sym 90092 soc.cpu.mem_wdata[12]
.sym 90093 $false
.sym 90094 $false
.sym 90095 $false
.sym 90098 soc.cpu.mem_wdata[15]
.sym 90099 $false
.sym 90100 $false
.sym 90101 $false
.sym 90108 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44537
.sym 90109 clk_16mhz$2$2
.sym 90110 $false
.sym 90111 $abc$72873$new_n5106_
.sym 90112 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[1]
.sym 90115 $abc$72873$techmap\encoderR.$procmux$2678_Y[1]_new_inv_
.sym 90116 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[21]
.sym 90117 $abc$72873$new_n5164_
.sym 90118 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[1]
.sym 90185 $false
.sym 90186 soc.cpu.mem_wstrb[0]
.sym 90187 resetn$2
.sym 90188 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 90191 $false
.sym 90192 $false
.sym 90193 soc.cpu.mem_addr[24]
.sym 90194 $abc$72873$new_n4776_
.sym 90197 $false
.sym 90198 soc.cpu.mem_wstrb[1]
.sym 90199 resetn$2
.sym 90200 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 90203 $false
.sym 90204 encoderR.encoderCounter[1]
.sym 90205 $abc$72873$techmap\encoderR.$procmux$2678_Y[1]_new_inv_
.sym 90206 $abc$72873$techmap\encoderR.$procmux$2675_Y[1]_new_inv_
.sym 90227 $false
.sym 90228 encoderR.encoderCounter[1]
.sym 90229 $abc$72873$techmap\encoderR.$procmux$2678_Y[21]_new_inv_
.sym 90230 $abc$72873$techmap\encoderR.$procmux$2675_Y[21]_new_inv_
.sym 90231 $true
.sym 90232 clk_16mhz$2$2
.sym 90233 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 90234 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[31]
.sym 90235 $abc$72873$logic_and$hardware.v:140$8_Y_new_
.sym 90236 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 90237 $abc$72873$new_n4853_
.sym 90238 $abc$72873$new_n5150_
.sym 90239 $abc$72873$new_n4816_
.sym 90240 $abc$72873$new_n4855_
.sym 90241 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14648[3]_new_
.sym 90308 $false
.sym 90309 $abc$72873$new_n5761_
.sym 90310 $abc$72873$new_n4774_
.sym 90311 $abc$72873$new_n4785_
.sym 90314 $abc$72873$new_n4785_
.sym 90315 $abc$72873$new_n4775_
.sym 90316 soc.cpu.mem_addr[9]
.sym 90317 soc.cpu.mem_addr[8]
.sym 90320 $abc$72873$new_n4775_
.sym 90321 soc.cpu.mem_addr[8]
.sym 90322 $abc$72873$new_n4785_
.sym 90323 soc.cpu.mem_addr[9]
.sym 90326 $false
.sym 90327 resetn$2
.sym 90328 $abc$72873$new_n4785_
.sym 90329 $abc$72873$new_n4774_
.sym 90332 $false
.sym 90333 soc.cpu.mem_addr[9]
.sym 90334 soc.cpu.mem_addr[8]
.sym 90335 $abc$72873$new_n4775_
.sym 90338 $false
.sym 90339 $abc$72873$new_n4781_
.sym 90340 soc.cpu.mem_addr[10]
.sym 90341 soc.cpu.mem_addr[11]
.sym 90344 $abc$72873$new_n4781_
.sym 90345 $abc$72873$new_n4774_
.sym 90346 soc.cpu.mem_addr[11]
.sym 90347 soc.cpu.mem_addr[10]
.sym 90350 $abc$72873$new_n5732_
.sym 90351 $abc$72873$new_n6293_
.sym 90352 $abc$72873$new_n6292_
.sym 90353 $abc$72873$new_n5739_
.sym 90354 resetn$2
.sym 90355 clk_16mhz$2$2
.sym 90356 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.sym 90358 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[3]_new_
.sym 90359 $abc$72873$new_n4776_
.sym 90360 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14648[1]_new_
.sym 90361 $abc$72873$new_n4780_
.sym 90362 $abc$72873$auto$rtlil.cc:1844:Not$7478_new_
.sym 90363 $abc$72873$new_n4821_
.sym 90364 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[2]_new_
.sym 90431 $false
.sym 90432 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$9238[0]_new_inv_
.sym 90433 $abc$72873$logic_and$hardware.v:140$8_Y_new_
.sym 90434 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[0]_new_
.sym 90437 $false
.sym 90438 $false
.sym 90439 $abc$72873$logic_and$hardware.v:140$8_Y_new_
.sym 90440 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$23317[4]_new_
.sym 90443 $abc$72873$new_n4872_
.sym 90444 $abc$72873$new_n5181_
.sym 90445 $abc$72873$new_n4853_
.sym 90446 soc.spimemio.config_en
.sym 90449 soc.simpleuart.cfg_divider[31]
.sym 90450 $abc$72873$new_n4860_
.sym 90451 $abc$72873$new_n4822_
.sym 90452 $abc$72873$new_n4776_
.sym 90455 soc.cpu.mem_addr[26]
.sym 90456 soc.cpu.mem_addr[25]
.sym 90457 soc.cpu.mem_addr[27]
.sym 90458 soc.cpu.mem_addr[24]
.sym 90461 soc.simpleuart.cfg_divider[22]
.sym 90462 $abc$72873$new_n4860_
.sym 90463 $abc$72873$new_n4822_
.sym 90464 $abc$72873$new_n4776_
.sym 90467 soc.cpu.mem_addr[31]
.sym 90468 soc.cpu.mem_addr[30]
.sym 90469 soc.cpu.mem_addr[29]
.sym 90470 soc.cpu.mem_addr[28]
.sym 90473 soc.spimemio.xfer.ibuffer[0]
.sym 90474 $false
.sym 90475 $false
.sym 90476 $false
.sym 90477 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 90478 clk_16mhz$2$2
.sym 90479 $false
.sym 90480 $abc$72873$new_n7578_
.sym 90481 $abc$72873$new_n7573_
.sym 90482 $abc$72873$new_n7572_
.sym 90483 $abc$72873$new_n7584_
.sym 90484 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[4]_new_
.sym 90485 soc.spimemio.xfer.ibuffer[3]
.sym 90486 soc.spimemio.xfer.ibuffer[4]
.sym 90487 soc.spimemio.xfer.ibuffer[2]
.sym 90554 $false
.sym 90555 $false
.sym 90556 soc.cpu.mem_wstrb[0]
.sym 90557 $abc$72873$techmap\soc.$0\ram_ready[0:0]
.sym 90560 soc.ram_ready
.sym 90561 $abc$72873$new_n4811_
.sym 90562 $abc$72873$new_n5286_
.sym 90563 soc.memory.rdata[25]
.sym 90566 $false
.sym 90567 $abc$72873$new_n4872_
.sym 90568 $abc$72873$new_n4859_
.sym 90569 soc.simpleuart.cfg_divider[25]
.sym 90572 soc.ram_ready
.sym 90573 $abc$72873$new_n4811_
.sym 90574 $abc$72873$new_n5227_
.sym 90575 soc.memory.rdata[24]
.sym 90578 $false
.sym 90579 $abc$72873$new_n4872_
.sym 90580 $abc$72873$new_n4859_
.sym 90581 soc.simpleuart.cfg_divider[24]
.sym 90584 $abc$72873$new_n4872_
.sym 90585 $abc$72873$new_n5048_
.sym 90586 $abc$72873$new_n4853_
.sym 90587 soc.spimemio.config_ddr
.sym 90590 soc.cpu.cpuregs_rs1[15]
.sym 90591 $false
.sym 90592 $false
.sym 90593 $false
.sym 90596 soc.cpu.cpuregs_rs1[2]
.sym 90597 $false
.sym 90598 $false
.sym 90599 $false
.sym 90600 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989
.sym 90601 clk_16mhz$2$2
.sym 90602 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 90603 $abc$72873$new_n7575_
.sym 90604 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$37309_new_inv_
.sym 90605 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[4]_new_
.sym 90606 iomem_rdata[8]
.sym 90607 iomem_rdata[24]
.sym 90608 iomem_rdata[10]
.sym 90609 iomem_rdata[28]
.sym 90610 iomem_rdata[18]
.sym 90677 $false
.sym 90678 $false
.sym 90679 $abc$72873$new_n4811_
.sym 90680 soc.spimemio.rdata[12]
.sym 90683 $abc$72873$new_n5282_
.sym 90684 $abc$72873$new_n5278_
.sym 90685 iomem_rdata[9]
.sym 90686 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 90689 $false
.sym 90690 writeEncoderD
.sym 90691 encoderR.encoderCount[21]
.sym 90692 encoderDataD[21]
.sym 90695 $false
.sym 90696 $false
.sym 90697 $abc$72873$new_n4811_
.sym 90698 soc.spimemio.rdata[24]
.sym 90701 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 90702 iomem_rdata[24]
.sym 90703 $abc$72873$new_n5226_
.sym 90704 $abc$72873$new_n5228_
.sym 90707 $false
.sym 90708 $false
.sym 90709 soc.cpu.irq_mask[8]
.sym 90710 soc.cpu.irq_pending[8]
.sym 90713 $false
.sym 90714 $false
.sym 90715 soc.cpu.irq_mask[18]
.sym 90716 soc.cpu.irq_pending[18]
.sym 90719 $false
.sym 90720 $false
.sym 90721 soc.cpu.irq_mask[25]
.sym 90722 soc.cpu.irq_pending[25]
.sym 90723 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264
.sym 90724 clk_16mhz$2$2
.sym 90725 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 90726 $abc$72873$new_n7568_
.sym 90727 $abc$72873$new_n7570_
.sym 90728 $abc$72873$new_n7563_
.sym 90729 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[7]_new_
.sym 90730 $abc$72873$new_n7562_
.sym 90731 $abc$72873$new_n7567_
.sym 90732 soc.spimemio.xfer.ibuffer[0]
.sym 90733 soc.spimemio.xfer.ibuffer[1]
.sym 90800 soc.cpu.count_instr[47]
.sym 90801 soc.cpu.instr_rdinstrh
.sym 90802 soc.cpu.instr_rdcycleh
.sym 90803 soc.cpu.count_cycle[47]
.sym 90806 soc.cpu.timer[15]
.sym 90807 soc.cpu.instr_timer
.sym 90808 soc.cpu.irq_mask[15]
.sym 90809 soc.cpu.instr_maskirq
.sym 90812 $abc$72873$new_n8371_
.sym 90813 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[3]_new_
.sym 90814 soc.cpu.instr_timer
.sym 90815 soc.cpu.timer[3]
.sym 90818 $false
.sym 90819 $false
.sym 90820 soc.cpu.mem_wstrb[2]
.sym 90821 $abc$72873$techmap\soc.$0\ram_ready[0:0]
.sym 90824 $false
.sym 90825 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 90826 $abc$72873$new_n4811_
.sym 90827 soc.spimemio.rdata[9]
.sym 90830 soc.spimemio.buffer[12]
.sym 90831 $false
.sym 90832 $false
.sym 90833 $false
.sym 90836 soc.spimemio.buffer[9]
.sym 90837 $false
.sym 90838 $false
.sym 90839 $false
.sym 90842 soc.spimemio.buffer[23]
.sym 90843 $false
.sym 90844 $false
.sym 90845 $false
.sym 90846 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 90847 clk_16mhz$2$2
.sym 90848 $false
.sym 90849 $abc$72873$new_n7598_
.sym 90850 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[7]_new_
.sym 90851 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18298_Y_new_inv_
.sym 90852 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67199
.sym 90853 $abc$72873$techmap\soc.$0\ram_ready[0:0]
.sym 90854 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[2]_new_
.sym 90855 soc.ram_ready
.sym 90856 soc.spimemio.xfer.xfer_tag_q[3]
.sym 90923 soc.cpu.instr_rdcycle
.sym 90924 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 90925 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18304_Y_new_inv_
.sym 90926 soc.cpu.count_cycle[8]
.sym 90929 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33364[0]_new_inv_
.sym 90930 $abc$72873$new_n8492_
.sym 90931 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[13]_new_inv_
.sym 90932 $abc$72873$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 90935 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 90936 soc.cpu.pcpi_div.pcpi_wr
.sym 90937 soc.cpu.pcpi_div.pcpi_rd[13]
.sym 90938 soc.cpu.pcpi_mul.pcpi_rd[13]
.sym 90941 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 90942 soc.cpu.pcpi_div.pcpi_wr
.sym 90943 soc.cpu.pcpi_div.pcpi_rd[3]
.sym 90944 soc.cpu.pcpi_mul.pcpi_rd[3]
.sym 90947 $false
.sym 90948 $abc$72873$new_n8518_
.sym 90949 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 90950 soc.cpu.count_cycle[15]
.sym 90953 soc.cpu.timer[13]
.sym 90954 soc.cpu.instr_timer
.sym 90955 soc.cpu.irq_mask[13]
.sym 90956 soc.cpu.instr_maskirq
.sym 90959 $false
.sym 90960 soc.cpu.cpu_state[2]
.sym 90961 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17034_Y_new_inv_
.sym 90962 $abc$72873$new_n8375_
.sym 90965 soc.cpu.mem_wdata[21]
.sym 90966 $false
.sym 90967 $false
.sym 90968 $false
.sym 90969 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44801
.sym 90970 clk_16mhz$2$2
.sym 90971 $false
.sym 90972 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[7]_new_
.sym 90973 $abc$72873$new_n7588_
.sym 90974 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[5]_new_
.sym 90975 $abc$72873$new_n7587_
.sym 90976 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33329[0]_new_inv_
.sym 90977 $abc$72873$new_n7597_
.sym 90978 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[5]_new_
.sym 90979 soc.cpu.timer[12]
.sym 91046 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 91047 soc.cpu.pcpi_div.pcpi_wr
.sym 91048 soc.cpu.pcpi_div.pcpi_rd[17]
.sym 91049 soc.cpu.pcpi_mul.pcpi_rd[17]
.sym 91052 $false
.sym 91053 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33329[0]_new_inv_
.sym 91054 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[8]_new_
.sym 91055 $abc$72873$new_n8437_
.sym 91058 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 91059 soc.cpu.pcpi_div.pcpi_wr
.sym 91060 soc.cpu.pcpi_div.pcpi_rd[8]
.sym 91061 soc.cpu.pcpi_mul.pcpi_rd[8]
.sym 91064 $abc$72873$new_n8617_
.sym 91065 $abc$72873$new_n8616_
.sym 91066 soc.cpu.instr_timer
.sym 91067 soc.cpu.timer[25]
.sym 91070 soc.cpu.instr_rdcycle
.sym 91071 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 91072 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18313_Y_new_inv_
.sym 91073 soc.cpu.count_cycle[17]
.sym 91076 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[17]_new_
.sym 91077 $abc$72873$new_n8536_
.sym 91078 soc.cpu.instr_timer
.sym 91079 soc.cpu.timer[17]
.sym 91082 soc.cpu.cpuregs_rs1[25]
.sym 91083 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 91084 soc.cpu.irq_mask[25]
.sym 91085 soc.cpu.instr_maskirq
.sym 91088 $false
.sym 91089 soc.cpu.pcpi_insn[14]
.sym 91090 soc.cpu.pcpi_insn[13]
.sym 91091 soc.cpu.pcpi_insn[12]
.sym 91092 $true
.sym 91093 clk_16mhz$2$2
.sym 91094 $abc$72873$auto$rtlil.cc:1981:NotGate$72753
.sym 91095 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[6]_new_
.sym 91096 $abc$72873$new_n7592_
.sym 91097 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[6]_new_
.sym 91098 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$37317_new_inv_
.sym 91099 $abc$72873$new_n5163_
.sym 91100 soc.spimemio.xfer.ibuffer[5]
.sym 91101 soc.spimemio.xfer.ibuffer[7]
.sym 91102 soc.spimemio.xfer.ibuffer[6]
.sym 91169 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 91170 soc.cpu.pcpi_div.pcpi_wr
.sym 91171 soc.cpu.pcpi_div.pcpi_rd[11]
.sym 91172 soc.cpu.pcpi_mul.pcpi_rd[11]
.sym 91175 soc.cpu.instr_rdcycle
.sym 91176 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 91177 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18321_Y_new_inv_
.sym 91178 soc.cpu.count_cycle[25]
.sym 91181 $false
.sym 91182 soc.cpu.cpu_state[2]
.sym 91183 $abc$72873$new_n8615_
.sym 91184 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[25]_new_
.sym 91187 soc.cpu.instr_rdcycle
.sym 91188 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 91189 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18326_Y_new_inv_
.sym 91190 soc.cpu.count_cycle[30]
.sym 91193 $false
.sym 91194 $false
.sym 91195 $abc$72873$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 91196 soc.cpu.pcpi_mul.instr_mul
.sym 91199 soc.cpu.pcpi_div.instr_divu
.sym 91200 soc.cpu.pcpi_div.instr_div
.sym 91201 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[8]_new_inv_
.sym 91202 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[8]_new_inv_
.sym 91205 soc.cpu.pcpi_div.instr_divu
.sym 91206 soc.cpu.pcpi_div.instr_div
.sym 91207 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[11]_new_inv_
.sym 91208 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[11]_new_inv_
.sym 91211 soc.cpu.pcpi_div.instr_divu
.sym 91212 soc.cpu.pcpi_div.instr_div
.sym 91213 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[3]_new_inv_
.sym 91214 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[3]_new_inv_
.sym 91215 $true
.sym 91216 clk_16mhz$2$2
.sym 91217 $false
.sym 91218 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17057_Y_new_inv_
.sym 91219 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[16]
.sym 91221 $abc$72873$new_n5149_
.sym 91222 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[16]_new_inv_
.sym 91223 soc.cpu.timer[19]
.sym 91224 soc.cpu.timer[26]
.sym 91225 soc.cpu.timer[20]
.sym 91292 $false
.sym 91293 $abc$72873$new_n8556_
.sym 91294 soc.cpu.cpuregs_rs1[19]
.sym 91295 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 91298 $false
.sym 91299 $false
.sym 91300 $abc$72873$new_n4811_
.sym 91301 soc.spimemio.rdata[26]
.sym 91304 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 91305 iomem_rdata[26]
.sym 91306 $abc$72873$new_n5149_
.sym 91307 $abc$72873$new_n5151_
.sym 91310 soc.cpu.cpu_state[2]
.sym 91311 $abc$72873$new_n8555_
.sym 91312 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33406[0]_new_inv_
.sym 91313 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[19]_new_
.sym 91316 soc.ram_ready
.sym 91317 $abc$72873$new_n4811_
.sym 91318 $abc$72873$new_n5180_
.sym 91319 soc.memory.rdata[31]
.sym 91322 soc.cpu.timer[19]
.sym 91323 soc.cpu.instr_timer
.sym 91324 soc.cpu.irq_mask[19]
.sym 91325 soc.cpu.instr_maskirq
.sym 91328 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 91329 soc.cpu.pcpi_div.pcpi_wr
.sym 91330 soc.cpu.pcpi_div.pcpi_rd[19]
.sym 91331 soc.cpu.pcpi_mul.pcpi_rd[19]
.sym 91334 soc.spimemio.xfer.ibuffer[2]
.sym 91335 $false
.sym 91336 $false
.sym 91337 $false
.sym 91338 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 91339 clk_16mhz$2$2
.sym 91340 $false
.sym 91341 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33357[0]_new_inv_
.sym 91342 $abc$72873$new_n8480_
.sym 91343 $abc$72873$new_n8570_
.sym 91344 $abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 91345 $abc$72873$new_n8481_
.sym 91347 $abc$72873$auto$alumacc.cc:474:replace_alu$7720.BB[0]
.sym 91348 soc.cpu.pcpi_div.quotient[16]
.sym 91377 $true
.sym 91414 $auto$alumacc.cc:474:replace_alu$7720.C[1]$2
.sym 91416 soc.spimemio.xfer.dummy_count[0]
.sym 91417 $abc$72873$auto$alumacc.cc:474:replace_alu$7720.BB[0]
.sym 91420 $auto$alumacc.cc:474:replace_alu$7720.C[2]$2
.sym 91422 soc.spimemio.xfer.dummy_count[1]
.sym 91423 $true$2
.sym 91424 $auto$alumacc.cc:474:replace_alu$7720.C[1]$2
.sym 91426 $auto$alumacc.cc:474:replace_alu$7720.C[3]
.sym 91428 soc.spimemio.xfer.dummy_count[2]
.sym 91429 $true$2
.sym 91430 $auto$alumacc.cc:474:replace_alu$7720.C[2]$2
.sym 91433 $false
.sym 91434 soc.spimemio.xfer.dummy_count[3]
.sym 91435 $false
.sym 91436 $auto$alumacc.cc:474:replace_alu$7720.C[3]
.sym 91439 $false
.sym 91440 soc.spimemio.xfer.dummy_count[1]
.sym 91441 $false
.sym 91442 $auto$alumacc.cc:474:replace_alu$7720.C[1]
.sym 91445 soc.spimemio.xfer.dummy_count[3]
.sym 91446 soc.spimemio.xfer.dummy_count[2]
.sym 91447 soc.spimemio.xfer.dummy_count[1]
.sym 91448 soc.spimemio.xfer.dummy_count[0]
.sym 91451 $abc$72873$new_n5659_
.sym 91452 $abc$72873$techmap\soc.spimemio.xfer.$procmux$5926_Y[1]
.sym 91453 soc.spimemio.din_rd
.sym 91454 soc.spimemio.din_data[1]
.sym 91457 $abc$72873$new_n5659_
.sym 91458 $abc$72873$techmap\soc.spimemio.xfer.$procmux$5926_Y[3]
.sym 91459 soc.spimemio.din_rd
.sym 91460 soc.spimemio.din_data[3]
.sym 91461 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66784
.sym 91462 clk_16mhz$2$2
.sym 91463 $abc$72873$auto$rtlil.cc:1981:NotGate$72771
.sym 91464 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17025_Y[7]_new_inv_
.sym 91465 $abc$72873$new_n8423_
.sym 91466 $abc$72873$new_n8545_
.sym 91467 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33322[1]_new_
.sym 91468 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[18]_new_
.sym 91469 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33322[0]_new_inv_
.sym 91470 soc.cpu.mem_rdata[27]
.sym 91471 soc.cpu.last_mem_valid
.sym 91544 $abc$72873$new_n5070_
.sym 91545 $abc$72873$new_n5067_
.sym 91546 iomem_rdata[18]
.sym 91547 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 91550 $false
.sym 91551 soc.cpu.cpu_state[2]
.sym 91552 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17061_Y_new_inv_
.sym 91553 $abc$72873$new_n8670_
.sym 91556 $abc$72873$new_n8666_
.sym 91557 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[30]_new_
.sym 91558 soc.cpu.instr_maskirq
.sym 91559 soc.cpu.irq_mask[30]
.sym 91562 soc.cpu.cpuregs_rs1[3]
.sym 91563 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 91564 soc.cpu.irq_mask[3]
.sym 91565 soc.cpu.instr_maskirq
.sym 91568 soc.cpu.mem_rdata[18]
.sym 91569 $false
.sym 91570 $false
.sym 91571 $false
.sym 91574 soc.cpu.mem_rdata[27]
.sym 91575 $false
.sym 91576 $false
.sym 91577 $false
.sym 91580 soc.cpu.mem_rdata[26]
.sym 91581 $false
.sym 91582 $false
.sym 91583 $false
.sym 91584 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126
.sym 91585 clk_16mhz$2$2
.sym 91586 $false
.sym 91587 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[23]_new_
.sym 91588 $abc$72873$techmap\soc.$logic_and$picosoc.v:189$1219_Y
.sym 91589 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[18]_new_inv_
.sym 91591 soc.cpu.mem_rdata[21]
.sym 91592 $abc$72873$new_n5136_
.sym 91593 iomem_rdata[14]
.sym 91594 iomem_rdata[21]
.sym 91661 $abc$72873$new_n5049_
.sym 91662 $abc$72873$new_n5046_
.sym 91663 iomem_rdata[22]
.sym 91664 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 91673 $false
.sym 91674 soc.cpu.mem_xfer
.sym 91675 $abc$72873$soc.cpu.mem_rdata_latched[16]_new_inv_
.sym 91676 soc.cpu.mem_rdata_q[16]
.sym 91679 soc.cpu.cpuregs_rs1[26]
.sym 91680 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 91681 soc.cpu.irq_mask[26]
.sym 91682 soc.cpu.instr_maskirq
.sym 91685 soc.ram_ready
.sym 91686 $abc$72873$new_n4811_
.sym 91687 $abc$72873$new_n5047_
.sym 91688 soc.memory.rdata[22]
.sym 91691 $false
.sym 91692 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 91693 $abc$72873$new_n4811_
.sym 91694 soc.spimemio.rdata[22]
.sym 91697 soc.cpu.cpu_state[2]
.sym 91698 $abc$72873$new_n8480_
.sym 91699 soc.cpu.cpuregs_rs1[12]
.sym 91700 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 91703 $false
.sym 91704 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 91705 $abc$72873$procmux$6797_Y[22]_new_inv_
.sym 91706 encoderR.encoderCount[22]
.sym 91707 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080
.sym 91708 clk_16mhz$2$2
.sym 91709 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.sym 91710 $abc$72873$new_n5101_
.sym 91711 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44009
.sym 91713 $abc$72873$procmux$6797_Y[10]_new_inv_
.sym 91714 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$48258[0]_new_inv_
.sym 91715 $abc$72873$techmap\soc.cpu.$procmux$5551_Y
.sym 91717 soc.cpu.mem_la_firstword_reg
.sym 91784 $false
.sym 91785 soc.cpu.mem_xfer
.sym 91786 soc.cpu.mem_rdata[18]
.sym 91787 soc.cpu.mem_rdata_q[18]
.sym 91790 $abc$72873$new_n4875_
.sym 91791 soc.cpu.mem_16bit_buffer[2]
.sym 91792 $abc$72873$new_n5058_
.sym 91793 $abc$72873$new_n5065_
.sym 91796 $false
.sym 91797 soc.cpu.mem_la_secondword
.sym 91798 $abc$72873$new_n5058_
.sym 91799 $abc$72873$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_
.sym 91802 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 91803 soc.cpu.mem_xfer
.sym 91804 soc.cpu.mem_rdata[18]
.sym 91805 soc.cpu.mem_rdata_q[18]
.sym 91808 $false
.sym 91809 soc.cpu.pcpi_div.start$2
.sym 91810 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[51]_new_inv_
.sym 91811 soc.cpu.pcpi_div.divisor[52]
.sym 91814 $false
.sym 91815 soc.cpu.pcpi_div.start$2
.sym 91816 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[39]_new_inv_
.sym 91817 soc.cpu.pcpi_div.divisor[40]
.sym 91820 $false
.sym 91821 soc.cpu.pcpi_div.start$2
.sym 91822 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[52]_new_inv_
.sym 91823 soc.cpu.pcpi_div.divisor[53]
.sym 91826 $false
.sym 91827 soc.cpu.pcpi_div.start$2
.sym 91828 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[50]_new_inv_
.sym 91829 soc.cpu.pcpi_div.divisor[51]
.sym 91830 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 91831 clk_16mhz$2$2
.sym 91832 $false
.sym 91833 $abc$72873$procmux$6797_Y[14]_new_inv_
.sym 91834 $abc$72873$procmux$6797_Y[8]_new_inv_
.sym 91836 $abc$72873$soc.cpu.mem_la_write_new_
.sym 91838 encoderDataI[0]
.sym 91919 $false
.sym 91920 $false
.sym 91921 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$46120
.sym 91922 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$48258[0]_new_inv_
.sym 91931 $false
.sym 91932 $false
.sym 91933 resetn$2
.sym 91934 soc.cpu.trap
.sym 91937 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 91938 soc.cpu.mem_xfer
.sym 91939 soc.cpu.mem_rdata[26]
.sym 91940 soc.cpu.mem_rdata_q[26]
.sym 91943 $abc$72873$new_n4875_
.sym 91944 soc.cpu.mem_16bit_buffer[10]
.sym 91945 $abc$72873$new_n5147_
.sym 91946 $abc$72873$new_n5152_
.sym 91949 soc.cpu.mem_rdata_latched[4]
.sym 91950 $false
.sym 91951 $false
.sym 91952 $false
.sym 91953 soc.cpu.mem_xfer
.sym 91954 clk_16mhz$2$2
.sym 91955 $false
.sym 91958 $abc$72873$new_n5439_
.sym 91960 $abc$72873$procmux$6797_Y[21]_new_inv_
.sym 92030 $false
.sym 92031 $false
.sym 92032 $abc$72873$techmap\soc.cpu.$procmux$5551_Y
.sym 92033 soc.cpu.mem_xfer
.sym 92036 soc.cpu.mem_xfer
.sym 92037 soc.cpu.mem_la_secondword
.sym 92038 $abc$72873$soc.cpu.mem_rdata[9]_new_inv_
.sym 92039 soc.cpu.mem_rdata_q[9]
.sym 92042 $abc$72873$new_n4875_
.sym 92043 soc.cpu.mem_16bit_buffer[9]
.sym 92044 $abc$72873$new_n5276_
.sym 92045 $abc$72873$new_n5283_
.sym 92048 $abc$72873$new_n9400_
.sym 92049 soc.cpu.mem_la_secondword
.sym 92050 soc.cpu.mem_rdata[25]
.sym 92051 soc.cpu.mem_rdata_q[25]
.sym 92054 $false
.sym 92055 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 92056 clock.counterO[22]
.sym 92057 encoderL.encoderCount[22]
.sym 92060 soc.cpu.mem_xfer
.sym 92061 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 92062 $abc$72873$soc.cpu.mem_rdata[9]_new_inv_
.sym 92063 soc.cpu.mem_rdata_q[9]
.sym 92066 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 92067 soc.cpu.mem_xfer
.sym 92068 soc.cpu.mem_rdata[25]
.sym 92069 soc.cpu.mem_rdata_q[25]
.sym 92072 $false
.sym 92073 $false
.sym 92074 soc.cpu.irq_mask[10]
.sym 92075 soc.cpu.irq_pending[10]
.sym 92076 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264
.sym 92077 clk_16mhz$2$2
.sym 92078 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 92079 $abc$72873$new_n5447_
.sym 92080 $abc$72873$procmux$6797_Y[28]_new_inv_
.sym 92081 $abc$72873$techmap$techmap\soc.cpu.$procmux$5283.$and$/usr/local/bin/../share/yosys/techmap.v:434$16420_Y_new_inv_
.sym 92082 $abc$72873$procmux$6797_Y[24]_new_inv_
.sym 92083 soc.cpu.mem_xfer
.sym 92084 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:363$2031_Y_new_
.sym 92085 $abc$72873$new_n5449_
.sym 92086 encoderDataI[1]
.sym 92153 $false
.sym 92154 soc.cpu.mem_wstrb[2]
.sym 92155 resetn$2
.sym 92156 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 92159 $false
.sym 92160 soc.cpu.mem_xfer
.sym 92161 $abc$72873$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 92162 soc.cpu.mem_rdata_q[25]
.sym 92165 $false
.sym 92166 $false
.sym 92167 soc.cpu.irq_pending[31]
.sym 92168 soc.cpu.irq_mask[31]
.sym 92177 $false
.sym 92178 $false
.sym 92179 soc.cpu.irq_pending[21]
.sym 92180 soc.cpu.irq_mask[21]
.sym 92183 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:363$2031_Y_new_
.sym 92184 soc.cpu.mem_la_firstword_xfer
.sym 92185 $abc$72873$auto$rtlil.cc:1981:NotGate$72379
.sym 92186 soc.cpu.mem_la_secondword
.sym 92189 $false
.sym 92190 $false
.sym 92191 soc.cpu.irq_mask[21]
.sym 92192 soc.cpu.irq_pending[21]
.sym 92195 $false
.sym 92196 $false
.sym 92197 soc.cpu.irq_mask[31]
.sym 92198 soc.cpu.irq_pending[31]
.sym 92199 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50264
.sym 92200 clk_16mhz$2$2
.sym 92201 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 92202 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:359$2015_Y_new_inv_
.sym 92203 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$48866[0]_new_inv_
.sym 92205 $abc$72873$new_n4914_
.sym 92206 $abc$72873$new_n5451_
.sym 92207 $abc$72873$techmap\encoderL.$procmux$2675_Y[1]_new_inv_
.sym 92208 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48882
.sym 92209 soc.cpu.mem_valid
.sym 92276 $false
.sym 92277 $false
.sym 92278 resetn$2
.sym 92279 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:364$2040_Y_new_inv_
.sym 92282 soc.cpu.mem_do_rinst
.sym 92283 resetn$2
.sym 92284 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:359$2015_Y_new_inv_
.sym 92285 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:360$2021_Y_new_inv_
.sym 92288 $abc$72873$new_n5444_
.sym 92289 resetn$2
.sym 92290 $abc$72873$new_n9420_
.sym 92291 soc.cpu.trap
.sym 92294 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 92295 soc.cpu.mem_xfer
.sym 92296 $abc$72873$auto$rtlil.cc:1981:NotGate$71715
.sym 92297 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1]
.sym 92300 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:364$2040_Y_new_inv_
.sym 92301 $abc$72873$new_n4802_
.sym 92302 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$46048[0]_new_inv_
.sym 92303 soc.cpu.mem_do_rdata
.sym 92306 $false
.sym 92307 resetn$2
.sym 92308 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:359$2015_Y_new_inv_
.sym 92309 $abc$72873$techmap\soc.cpu.$logic_or$picorv32.v:360$2021_Y_new_inv_
.sym 92312 $abc$72873$new_n6615_
.sym 92313 $abc$72873$new_n6618_
.sym 92314 $abc$72873$new_n6617_
.sym 92315 $abc$72873$new_n6623_
.sym 92318 $false
.sym 92319 $abc$72873$new_n6692_
.sym 92320 $abc$72873$new_n6623_
.sym 92321 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$27455[1]_new_inv_
.sym 92322 $true
.sym 92323 clk_16mhz$2$2
.sym 92324 $false
.sym 92325 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[1]
.sym 92326 $abc$72873$new_n5444_
.sym 92327 $abc$72873$new_n6075_
.sym 92328 $abc$72873$new_n6074_
.sym 92329 $abc$72873$techmap\encoderL.$procmux$2678_Y[1]_new_inv_
.sym 92330 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[1]
.sym 92331 encoderL.encoderCount[1]
.sym 92332 encoderL.encoderCount[20]
.sym 92399 $false
.sym 92400 $false
.sym 92401 $false
.sym 92402 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$46120
.sym 92411 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 92412 soc.cpu.mem_xfer
.sym 92413 soc.cpu.mem_rdata[17]
.sym 92414 soc.cpu.mem_rdata_q[17]
.sym 92417 $abc$72873$new_n4875_
.sym 92418 soc.cpu.mem_16bit_buffer[1]
.sym 92419 $abc$72873$new_n4800_
.sym 92420 $abc$72873$new_n4868_
.sym 92423 $false
.sym 92424 writeEncoderI
.sym 92425 encoderL.encoderCount[23]
.sym 92426 encoderDataI[23]
.sym 92429 soc.cpu.mem_rdata[17]
.sym 92430 $false
.sym 92431 $false
.sym 92432 $false
.sym 92435 soc.cpu.mem_rdata[22]
.sym 92436 $false
.sym 92437 $false
.sym 92438 $false
.sym 92441 soc.cpu.mem_rdata[28]
.sym 92442 $false
.sym 92443 $false
.sym 92444 $false
.sym 92445 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126
.sym 92446 clk_16mhz$2$2
.sym 92447 $false
.sym 92448 $abc$72873$new_n5440_
.sym 92449 $abc$72873$auto$simplemap.cc:168:logic_reduce$22060_new_inv_
.sym 92450 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[0]
.sym 92451 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[0]
.sym 92452 $abc$72873$techmap$techmap\soc.cpu.$procmux$5225.$and$/usr/local/bin/../share/yosys/techmap.v:434$16596_Y[1]_new_
.sym 92454 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$29179[0]_new_inv_
.sym 92455 soc.cpu.pcpi_div.dividend[0]
.sym 92528 $false
.sym 92529 $false
.sym 92530 soc.cpu.mem_la_secondword
.sym 92531 $abc$72873$new_n4802_
.sym 92534 soc.cpu.trap
.sym 92535 soc.cpu.clear_prefetched_high_word
.sym 92536 $abc$72873$new_n5443_
.sym 92537 soc.cpu.mem_do_rdata
.sym 92540 $false
.sym 92541 $false
.sym 92542 $abc$72873$new_n5444_
.sym 92543 soc.cpu.mem_la_read
.sym 92546 $false
.sym 92547 soc.cpu.prefetched_high_word
.sym 92548 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 92549 soc.cpu.clear_prefetched_high_word
.sym 92552 $false
.sym 92553 writeEncoderI
.sym 92554 encoderL.encoderCount[20]
.sym 92555 encoderDataI[20]
.sym 92558 $false
.sym 92559 $false
.sym 92560 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$46120
.sym 92561 $abc$72873$new_n5444_
.sym 92564 soc.cpu.mem_la_read
.sym 92565 $false
.sym 92566 $false
.sym 92567 $false
.sym 92568 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47576
.sym 92569 clk_16mhz$2$2
.sym 92570 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$46048[1]
.sym 92571 soc.cpu.pcpi_div.divisor[2]
.sym 92572 soc.cpu.pcpi_div.divisor[3]
.sym 92573 soc.cpu.pcpi_div.divisor[0]
.sym 92574 soc.cpu.pcpi_div.divisor[27]
.sym 92575 soc.cpu.pcpi_div.divisor[26]
.sym 92576 soc.cpu.pcpi_div.divisor[1]
.sym 92577 soc.cpu.pcpi_div.divisor[30]
.sym 92578 soc.cpu.pcpi_div.divisor[25]
.sym 92645 $false
.sym 92646 writeEncoderI
.sym 92647 encoderL.encoderCount[22]
.sym 92648 encoderDataI[22]
.sym 92651 $false
.sym 92652 writeEncoderI
.sym 92653 encoderL.encoderCount[19]
.sym 92654 encoderDataI[19]
.sym 92657 soc.cpu.mem_wdata[16]
.sym 92658 $false
.sym 92659 $false
.sym 92660 $false
.sym 92663 soc.cpu.mem_wdata[20]
.sym 92664 $false
.sym 92665 $false
.sym 92666 $false
.sym 92669 soc.cpu.mem_wdata[23]
.sym 92670 $false
.sym 92671 $false
.sym 92672 $false
.sym 92675 soc.cpu.mem_wdata[22]
.sym 92676 $false
.sym 92677 $false
.sym 92678 $false
.sym 92681 soc.cpu.mem_wdata[19]
.sym 92682 $false
.sym 92683 $false
.sym 92684 $false
.sym 92691 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43745
.sym 92692 clk_16mhz$2$2
.sym 92693 $false
.sym 92694 $abc$72873$techmap\encoderL.$procmux$2675_Y[29]_new_inv_
.sym 92700 soc.cpu.pcpi_div.divisor[7]
.sym 92780 $false
.sym 92781 writeEncoderI
.sym 92782 encoderL.encoderCount[31]
.sym 92783 encoderDataI[31]
.sym 92798 $false
.sym 92799 $false
.sym 92800 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14778[1]
.sym 92801 $abc$72873$auto$rtlil.cc:1981:NotGate$71715
.sym 92804 $false
.sym 92805 $false
.sym 92806 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$46120
.sym 92807 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$46048[0]_new_inv_
.sym 92814 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47548
.sym 92815 clk_16mhz$2$2
.sym 92816 soc.cpu.clear_prefetched_high_word
.sym 92817 $abc$72873$techmap\encoderL.$procmux$2675_Y[21]_new_inv_
.sym 92818 encoderDataI[18]
.sym 92819 encoderDataI[17]
.sym 92824 encoderDataI[21]
.sym 92915 soc.cpu.mem_wdata[31]
.sym 92916 $false
.sym 92917 $false
.sym 92918 $false
.sym 92933 soc.cpu.mem_wdata[29]
.sym 92934 $false
.sym 92935 $false
.sym 92936 $false
.sym 92937 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44009
.sym 92938 clk_16mhz$2$2
.sym 92939 $false
.sym 92941 $abc$72873$techmap\encoderL.$procmux$2675_Y[28]_new_inv_
.sym 92943 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[58]
.sym 92945 $abc$72873$techmap\encoderL.$procmux$2675_Y[26]_new_inv_
.sym 92946 encoderDataI[28]
.sym 92947 encoderDataI[26]
.sym 93163 soc.simpleuart.send_divcnt[7]
.sym 93164 soc.simpleuart.send_divcnt[5]
.sym 93165 pwmDB.counterI[1]
.sym 93166 soc.simpleuart.send_divcnt[6]
.sym 93167 soc.simpleuart.send_divcnt[3]
.sym 93168 soc.simpleuart.send_divcnt[0]
.sym 93169 soc.simpleuart.send_divcnt[4]
.sym 93170 pwmDB.counterI[0]
.sym 93200 $true
.sym 93237 soc.simpleuart.send_divcnt[0]$2
.sym 93238 $false
.sym 93239 soc.simpleuart.send_divcnt[0]
.sym 93240 $false
.sym 93241 $false
.sym 93243 $auto$alumacc.cc:474:replace_alu$7744.C[2]
.sym 93245 $false
.sym 93246 soc.simpleuart.send_divcnt[1]
.sym 93249 $auto$alumacc.cc:474:replace_alu$7744.C[3]
.sym 93250 $false
.sym 93251 $false
.sym 93252 soc.simpleuart.send_divcnt[2]
.sym 93253 $auto$alumacc.cc:474:replace_alu$7744.C[2]
.sym 93255 $auto$alumacc.cc:474:replace_alu$7744.C[4]
.sym 93256 $false
.sym 93257 $false
.sym 93258 soc.simpleuart.send_divcnt[3]
.sym 93259 $auto$alumacc.cc:474:replace_alu$7744.C[3]
.sym 93261 $auto$alumacc.cc:474:replace_alu$7744.C[5]
.sym 93262 $false
.sym 93263 $false
.sym 93264 soc.simpleuart.send_divcnt[4]
.sym 93265 $auto$alumacc.cc:474:replace_alu$7744.C[4]
.sym 93267 $auto$alumacc.cc:474:replace_alu$7744.C[6]
.sym 93268 $false
.sym 93269 $false
.sym 93270 soc.simpleuart.send_divcnt[5]
.sym 93271 $auto$alumacc.cc:474:replace_alu$7744.C[5]
.sym 93273 $auto$alumacc.cc:474:replace_alu$7744.C[7]
.sym 93274 $false
.sym 93275 $false
.sym 93276 soc.simpleuart.send_divcnt[6]
.sym 93277 $auto$alumacc.cc:474:replace_alu$7744.C[6]
.sym 93279 $auto$alumacc.cc:474:replace_alu$7744.C[8]
.sym 93280 $false
.sym 93281 $false
.sym 93282 soc.simpleuart.send_divcnt[7]
.sym 93283 $auto$alumacc.cc:474:replace_alu$7744.C[7]
.sym 93291 flash_io3_do
.sym 93292 soc.simpleuart.send_divcnt[13]
.sym 93293 soc.simpleuart.send_divcnt[9]
.sym 93294 soc.simpleuart.send_divcnt[10]
.sym 93295 soc.simpleuart.send_divcnt[11]
.sym 93296 soc.simpleuart.send_divcnt[15]
.sym 93297 soc.simpleuart.send_divcnt[12]
.sym 93298 soc.simpleuart.send_divcnt[14]
.sym 93363 $auto$alumacc.cc:474:replace_alu$7744.C[8]
.sym 93400 $auto$alumacc.cc:474:replace_alu$7744.C[9]
.sym 93401 $false
.sym 93402 $false
.sym 93403 soc.simpleuart.send_divcnt[8]
.sym 93404 $auto$alumacc.cc:474:replace_alu$7744.C[8]
.sym 93406 $auto$alumacc.cc:474:replace_alu$7744.C[10]
.sym 93407 $false
.sym 93408 $false
.sym 93409 soc.simpleuart.send_divcnt[9]
.sym 93410 $auto$alumacc.cc:474:replace_alu$7744.C[9]
.sym 93412 $auto$alumacc.cc:474:replace_alu$7744.C[11]
.sym 93413 $false
.sym 93414 $false
.sym 93415 soc.simpleuart.send_divcnt[10]
.sym 93416 $auto$alumacc.cc:474:replace_alu$7744.C[10]
.sym 93418 $auto$alumacc.cc:474:replace_alu$7744.C[12]
.sym 93419 $false
.sym 93420 $false
.sym 93421 soc.simpleuart.send_divcnt[11]
.sym 93422 $auto$alumacc.cc:474:replace_alu$7744.C[11]
.sym 93424 $auto$alumacc.cc:474:replace_alu$7744.C[13]
.sym 93425 $false
.sym 93426 $false
.sym 93427 soc.simpleuart.send_divcnt[12]
.sym 93428 $auto$alumacc.cc:474:replace_alu$7744.C[12]
.sym 93430 $auto$alumacc.cc:474:replace_alu$7744.C[14]
.sym 93431 $false
.sym 93432 $false
.sym 93433 soc.simpleuart.send_divcnt[13]
.sym 93434 $auto$alumacc.cc:474:replace_alu$7744.C[13]
.sym 93436 $auto$alumacc.cc:474:replace_alu$7744.C[15]
.sym 93437 $false
.sym 93438 $false
.sym 93439 soc.simpleuart.send_divcnt[14]
.sym 93440 $auto$alumacc.cc:474:replace_alu$7744.C[14]
.sym 93442 $auto$alumacc.cc:474:replace_alu$7744.C[16]
.sym 93443 $false
.sym 93444 $false
.sym 93445 soc.simpleuart.send_divcnt[15]
.sym 93446 $auto$alumacc.cc:474:replace_alu$7744.C[15]
.sym 93450 soc.simpleuart.send_divcnt[18]
.sym 93451 soc.simpleuart.send_divcnt[23]
.sym 93452 soc.simpleuart.send_divcnt[22]
.sym 93453 soc.simpleuart.send_divcnt[19]
.sym 93454 soc.simpleuart.send_divcnt[16]
.sym 93455 soc.simpleuart.send_divcnt[20]
.sym 93456 soc.simpleuart.send_divcnt[21]
.sym 93457 soc.simpleuart.send_divcnt[8]
.sym 93486 $auto$alumacc.cc:474:replace_alu$7744.C[16]
.sym 93523 $auto$alumacc.cc:474:replace_alu$7744.C[17]
.sym 93524 $false
.sym 93525 $false
.sym 93526 soc.simpleuart.send_divcnt[16]
.sym 93527 $auto$alumacc.cc:474:replace_alu$7744.C[16]
.sym 93529 $auto$alumacc.cc:474:replace_alu$7744.C[18]
.sym 93530 $false
.sym 93531 $false
.sym 93532 soc.simpleuart.send_divcnt[17]
.sym 93533 $auto$alumacc.cc:474:replace_alu$7744.C[17]
.sym 93535 $auto$alumacc.cc:474:replace_alu$7744.C[19]
.sym 93536 $false
.sym 93537 $false
.sym 93538 soc.simpleuart.send_divcnt[18]
.sym 93539 $auto$alumacc.cc:474:replace_alu$7744.C[18]
.sym 93541 $auto$alumacc.cc:474:replace_alu$7744.C[20]
.sym 93542 $false
.sym 93543 $false
.sym 93544 soc.simpleuart.send_divcnt[19]
.sym 93545 $auto$alumacc.cc:474:replace_alu$7744.C[19]
.sym 93547 $auto$alumacc.cc:474:replace_alu$7744.C[21]
.sym 93548 $false
.sym 93549 $false
.sym 93550 soc.simpleuart.send_divcnt[20]
.sym 93551 $auto$alumacc.cc:474:replace_alu$7744.C[20]
.sym 93553 $auto$alumacc.cc:474:replace_alu$7744.C[22]
.sym 93554 $false
.sym 93555 $false
.sym 93556 soc.simpleuart.send_divcnt[21]
.sym 93557 $auto$alumacc.cc:474:replace_alu$7744.C[21]
.sym 93559 $auto$alumacc.cc:474:replace_alu$7744.C[23]
.sym 93560 $false
.sym 93561 $false
.sym 93562 soc.simpleuart.send_divcnt[22]
.sym 93563 $auto$alumacc.cc:474:replace_alu$7744.C[22]
.sym 93565 $auto$alumacc.cc:474:replace_alu$7744.C[24]
.sym 93566 $false
.sym 93567 $false
.sym 93568 soc.simpleuart.send_divcnt[23]
.sym 93569 $auto$alumacc.cc:474:replace_alu$7744.C[23]
.sym 93573 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$23534[10]_new_
.sym 93574 $abc$72873$new_n9430_
.sym 93575 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[6]
.sym 93576 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[14]
.sym 93577 soc.simpleuart.send_divcnt[17]
.sym 93578 soc.simpleuart.send_divcnt[30]
.sym 93579 soc.simpleuart.send_divcnt[29]
.sym 93580 soc.simpleuart.send_divcnt[26]
.sym 93609 $auto$alumacc.cc:474:replace_alu$7744.C[24]
.sym 93646 $auto$alumacc.cc:474:replace_alu$7744.C[25]
.sym 93647 $false
.sym 93648 $false
.sym 93649 soc.simpleuart.send_divcnt[24]
.sym 93650 $auto$alumacc.cc:474:replace_alu$7744.C[24]
.sym 93652 $auto$alumacc.cc:474:replace_alu$7744.C[26]
.sym 93653 $false
.sym 93654 $false
.sym 93655 soc.simpleuart.send_divcnt[25]
.sym 93656 $auto$alumacc.cc:474:replace_alu$7744.C[25]
.sym 93658 $auto$alumacc.cc:474:replace_alu$7744.C[27]
.sym 93659 $false
.sym 93660 $false
.sym 93661 soc.simpleuart.send_divcnt[26]
.sym 93662 $auto$alumacc.cc:474:replace_alu$7744.C[26]
.sym 93664 $auto$alumacc.cc:474:replace_alu$7744.C[28]
.sym 93665 $false
.sym 93666 $false
.sym 93667 soc.simpleuart.send_divcnt[27]
.sym 93668 $auto$alumacc.cc:474:replace_alu$7744.C[27]
.sym 93670 $auto$alumacc.cc:474:replace_alu$7744.C[29]
.sym 93671 $false
.sym 93672 $false
.sym 93673 soc.simpleuart.send_divcnt[28]
.sym 93674 $auto$alumacc.cc:474:replace_alu$7744.C[28]
.sym 93676 $auto$alumacc.cc:474:replace_alu$7744.C[30]
.sym 93677 $false
.sym 93678 $false
.sym 93679 soc.simpleuart.send_divcnt[29]
.sym 93680 $auto$alumacc.cc:474:replace_alu$7744.C[29]
.sym 93682 $auto$alumacc.cc:474:replace_alu$7744.C[31]
.sym 93683 $false
.sym 93684 $false
.sym 93685 soc.simpleuart.send_divcnt[30]
.sym 93686 $auto$alumacc.cc:474:replace_alu$7744.C[30]
.sym 93689 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 93690 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 93691 soc.simpleuart.send_divcnt[31]
.sym 93692 $auto$alumacc.cc:474:replace_alu$7744.C[31]
.sym 93693 $true
.sym 93694 clk_16mhz$2$2
.sym 93695 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 93696 $abc$72873$new_n5962_
.sym 93697 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 93698 $abc$72873$new_n5979_
.sym 93699 $abc$72873$new_n9431_
.sym 93700 $abc$72873$new_n5984_
.sym 93701 $abc$72873$new_n5977_
.sym 93702 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[1]
.sym 93703 soc.simpleuart.send_divcnt[1]
.sym 93770 $abc$72873$new_n5982_
.sym 93771 $abc$72873$new_n9436_
.sym 93772 $abc$72873$new_n5957_
.sym 93773 $abc$72873$new_n9431_
.sym 93776 $abc$72873$new_n5964_
.sym 93777 $abc$72873$new_n5958_
.sym 93778 soc.simpleuart.send_divcnt[3]
.sym 93779 soc.simpleuart.cfg_divider[3]
.sym 93782 soc.simpleuart.send_divcnt[23]
.sym 93783 soc.simpleuart.cfg_divider[23]
.sym 93784 soc.simpleuart.send_divcnt[6]
.sym 93785 soc.simpleuart.cfg_divider[6]
.sym 93788 $abc$72873$new_n5963_
.sym 93789 $abc$72873$new_n5962_
.sym 93790 $abc$72873$new_n5961_
.sym 93791 $abc$72873$new_n5959_
.sym 93794 $false
.sym 93795 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[28]
.sym 93796 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 93797 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 93800 $false
.sym 93801 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[25]
.sym 93802 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 93803 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 93806 $false
.sym 93807 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[27]
.sym 93808 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 93809 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 93812 $false
.sym 93813 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[24]
.sym 93814 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 93815 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 93816 $true
.sym 93817 clk_16mhz$2$2
.sym 93818 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 93819 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[19]
.sym 93820 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[12]
.sym 93823 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[15]
.sym 93824 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[7]
.sym 93826 soc.spimemio.config_do[3]
.sym 93893 $abc$72873$new_n5971_
.sym 93894 $abc$72873$new_n9435_
.sym 93895 soc.simpleuart.send_divcnt[16]
.sym 93896 soc.simpleuart.cfg_divider[16]
.sym 93899 $abc$72873$new_n5973_
.sym 93900 $abc$72873$new_n5972_
.sym 93901 soc.simpleuart.cfg_divider[25]
.sym 93902 soc.simpleuart.send_divcnt[25]
.sym 93905 soc.simpleuart.cfg_divider[25]
.sym 93906 soc.simpleuart.send_divcnt[25]
.sym 93907 soc.simpleuart.cfg_divider[27]
.sym 93908 soc.simpleuart.send_divcnt[27]
.sym 93911 soc.simpleuart.send_divcnt[12]
.sym 93912 soc.simpleuart.cfg_divider[12]
.sym 93913 soc.simpleuart.send_divcnt[15]
.sym 93914 soc.simpleuart.cfg_divider[15]
.sym 93917 soc.simpleuart.send_divcnt[13]
.sym 93918 soc.simpleuart.cfg_divider[13]
.sym 93919 soc.simpleuart.cfg_divider[15]
.sym 93920 soc.simpleuart.send_divcnt[15]
.sym 93923 $false
.sym 93924 $abc$72873$new_n5965_
.sym 93925 soc.simpleuart.cfg_divider[13]
.sym 93926 soc.simpleuart.send_divcnt[13]
.sym 93929 soc.simpleuart.send_divcnt[30]
.sym 93930 soc.simpleuart.cfg_divider[30]
.sym 93931 soc.simpleuart.send_divcnt[28]
.sym 93932 soc.simpleuart.cfg_divider[28]
.sym 93935 soc.cpu.mem_wdata[28]
.sym 93936 $false
.sym 93937 $false
.sym 93938 $false
.sym 93939 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45065
.sym 93940 clk_16mhz$2$2
.sym 93941 $false
.sym 93944 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[25]
.sym 93948 pwm_connectorDF[6]
.sym 93949 pwm_connectorDF[2]
.sym 94016 $false
.sym 94017 $false
.sym 94018 $false
.sym 94019 soc.simpleuart.cfg_divider[21]
.sym 94022 $false
.sym 94023 $false
.sym 94024 $false
.sym 94025 soc.simpleuart.cfg_divider[27]
.sym 94028 $false
.sym 94029 $false
.sym 94030 $false
.sym 94031 soc.simpleuart.cfg_divider[30]
.sym 94034 $false
.sym 94035 $false
.sym 94036 $false
.sym 94037 soc.simpleuart.cfg_divider[10]
.sym 94040 $false
.sym 94041 writeEncoderD
.sym 94042 encoderR.encoderCount[3]
.sym 94043 encoderDataD[3]
.sym 94046 $false
.sym 94047 writeEncoderD
.sym 94048 encoderR.encoderCount[28]
.sym 94049 encoderDataD[28]
.sym 94052 $false
.sym 94053 encoderR.encoderCounter[1]
.sym 94054 $abc$72873$techmap\encoderR.$procmux$2678_Y[3]_new_inv_
.sym 94055 $abc$72873$techmap\encoderR.$procmux$2675_Y[3]_new_inv_
.sym 94058 $false
.sym 94059 encoderR.encoderCounter[1]
.sym 94060 $abc$72873$techmap\encoderR.$procmux$2678_Y[28]_new_inv_
.sym 94061 $abc$72873$techmap\encoderR.$procmux$2675_Y[28]_new_inv_
.sym 94062 $true
.sym 94063 clk_16mhz$2$2
.sym 94064 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 94065 $abc$72873$new_n5139_
.sym 94066 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57429
.sym 94067 pwm_connectorDF[12]
.sym 94068 pwm_connectorDF[13]
.sym 94069 pwm_connectorDF[15]
.sym 94070 pwm_connectorDF[8]
.sym 94071 pwm_connectorDF[10]
.sym 94072 pwm_connectorDF[11]
.sym 94139 soc.simpleuart.cfg_divider[9]
.sym 94140 $abc$72873$new_n4860_
.sym 94141 $abc$72873$new_n4822_
.sym 94142 $abc$72873$new_n4776_
.sym 94145 soc.ram_ready
.sym 94146 $abc$72873$new_n4811_
.sym 94147 $abc$72873$new_n5036_
.sym 94148 soc.memory.rdata[12]
.sym 94151 $false
.sym 94152 $abc$72873$new_n4872_
.sym 94153 $abc$72873$new_n4859_
.sym 94154 soc.simpleuart.cfg_divider[28]
.sym 94163 flash_csb$2
.sym 94164 $abc$72873$new_n4853_
.sym 94165 soc.simpleuart.cfg_divider[5]
.sym 94166 $abc$72873$new_n4859_
.sym 94169 $false
.sym 94170 $abc$72873$new_n4872_
.sym 94171 $abc$72873$new_n4859_
.sym 94172 soc.simpleuart.cfg_divider[12]
.sym 94175 soc.cpu.mem_wdata[3]
.sym 94176 $false
.sym 94177 $false
.sym 94178 $false
.sym 94181 soc.cpu.mem_wdata[6]
.sym 94182 $false
.sym 94183 $false
.sym 94184 $false
.sym 94185 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44273
.sym 94186 clk_16mhz$2$2
.sym 94187 $false
.sym 94190 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[0]
.sym 94191 $abc$72873$new_n5175_
.sym 94192 $abc$72873$new_n4856_
.sym 94193 $abc$72873$techmap\soc.simpleuart.$procmux$5796_Y
.sym 94195 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[17]
.sym 94262 $false
.sym 94263 $false
.sym 94264 flash_io3_di
.sym 94265 $abc$72873$new_n4853_
.sym 94268 $false
.sym 94269 encoderR.encoderCount[1]
.sym 94270 $false
.sym 94271 encoderR.encoderCount[0]
.sym 94286 $false
.sym 94287 pinEncoderDB$2
.sym 94288 $abc$72873$techmap\encoderR.$add$encoder.v:38$1171_Y[1]
.sym 94289 $abc$72873$techmap\encoderR.$sub$encoder.v:40$1172_Y[1]
.sym 94292 $false
.sym 94293 $false
.sym 94294 $false
.sym 94295 soc.cpu.mem_addr[21]
.sym 94298 $false
.sym 94299 $abc$72873$new_n4872_
.sym 94300 $abc$72873$new_n4859_
.sym 94301 soc.simpleuart.cfg_divider[30]
.sym 94304 $false
.sym 94305 $false
.sym 94306 encoderR.encoderCount[1]
.sym 94307 encoderR.encoderCount[0]
.sym 94311 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[6]_new_
.sym 94312 $abc$72873$new_n5238_
.sym 94313 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41852
.sym 94314 $abc$72873$techmap\encoderR.$procmux$2675_Y[31]_new_inv_
.sym 94315 $abc$72873$new_n5754_
.sym 94316 $abc$72873$new_n4860_
.sym 94317 soc.spimemio.config_csb
.sym 94318 soc.spimemio.config_clk
.sym 94385 $false
.sym 94386 $false
.sym 94387 $false
.sym 94388 soc.cpu.mem_addr[31]
.sym 94391 $false
.sym 94392 soc.cpu.mem_valid
.sym 94393 $abc$72873$auto$alumacc.cc:491:replace_alu$7463[7]
.sym 94394 iomem_ready
.sym 94397 $false
.sym 94398 iomem_ready
.sym 94399 soc.cpu.mem_valid
.sym 94400 $abc$72873$auto$alumacc.cc:491:replace_alu$7463[7]
.sym 94403 soc.cpu.mem_valid
.sym 94404 $abc$72873$new_n4822_
.sym 94405 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14648[3]_new_
.sym 94406 $abc$72873$new_n4776_
.sym 94409 $false
.sym 94410 $abc$72873$new_n4872_
.sym 94411 $abc$72873$new_n4859_
.sym 94412 soc.simpleuart.cfg_divider[26]
.sym 94415 $false
.sym 94416 soc.cpu.mem_addr[1]
.sym 94417 soc.cpu.mem_addr[0]
.sym 94418 soc.cpu.mem_addr[2]
.sym 94421 soc.cpu.mem_valid
.sym 94422 soc.cpu.mem_addr[3]
.sym 94423 $abc$72873$new_n4816_
.sym 94424 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[6]_new_
.sym 94427 $false
.sym 94428 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[6]_new_
.sym 94429 $abc$72873$new_n4816_
.sym 94430 soc.cpu.mem_addr[3]
.sym 94434 $abc$72873$auto$rtlil.cc:1981:NotGate$72771
.sym 94435 $abc$72873$new_n5142_
.sym 94436 $abc$72873$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.sym 94438 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6190.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y
.sym 94439 $abc$72873$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.sym 94440 soc.spimemio.xfer.xfer_rd
.sym 94514 soc.cpu.mem_addr[19]
.sym 94515 soc.cpu.mem_addr[18]
.sym 94516 soc.cpu.mem_addr[17]
.sym 94517 soc.cpu.mem_addr[16]
.sym 94520 $abc$72873$new_n4780_
.sym 94521 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[0]_new_
.sym 94522 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[3]_new_
.sym 94523 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[2]_new_
.sym 94526 $false
.sym 94527 $false
.sym 94528 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[3]_new_
.sym 94529 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[2]_new_
.sym 94532 $false
.sym 94533 soc.cpu.mem_addr[25]
.sym 94534 soc.cpu.mem_addr[27]
.sym 94535 soc.cpu.mem_addr[26]
.sym 94538 $abc$72873$auto$alumacc.cc:491:replace_alu$7468[31]
.sym 94539 $abc$72873$new_n4817_
.sym 94540 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14648[3]_new_
.sym 94541 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14648[1]_new_
.sym 94544 $abc$72873$new_n4823_
.sym 94545 $abc$72873$new_n4822_
.sym 94546 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14648[3]_new_
.sym 94547 $abc$72873$new_n4776_
.sym 94550 soc.cpu.mem_addr[23]
.sym 94551 soc.cpu.mem_addr[22]
.sym 94552 soc.cpu.mem_addr[21]
.sym 94553 soc.cpu.mem_addr[20]
.sym 94557 soc.memory.wen[3]
.sym 94561 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 94562 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58463
.sym 94563 soc.memory.wen[1]
.sym 94564 soc.cpu.irq_mask[18]
.sym 94631 $false
.sym 94632 $abc$72873$new_n7579_
.sym 94633 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 94634 soc.spimemio.xfer.ibuffer[1]
.sym 94637 $false
.sym 94638 soc.spimemio.xfer.ibuffer[1]
.sym 94639 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 94640 soc.spimemio.xfer.flash_clk
.sym 94643 $abc$72873$new_n7573_
.sym 94644 $abc$72873$new_n7574_
.sym 94645 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 94646 soc.spimemio.xfer.ibuffer[0]
.sym 94649 $false
.sym 94650 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[4]_new_
.sym 94651 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 94652 soc.spimemio.xfer.ibuffer[2]
.sym 94655 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 94656 soc.spimemio.xfer.flash_clk
.sym 94657 soc.spimemio.xfer.ibuffer[4]
.sym 94658 soc.spimemio.xfer.ibuffer[3]
.sym 94661 soc.spimemio.xfer.ibuffer[3]
.sym 94662 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 94663 $abc$72873$new_n7578_
.sym 94664 $abc$72873$new_n7575_
.sym 94667 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 94668 soc.spimemio.xfer.ibuffer[4]
.sym 94669 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$37309_new_inv_
.sym 94670 $abc$72873$new_n7584_
.sym 94673 soc.spimemio.xfer.ibuffer[2]
.sym 94674 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 94675 $abc$72873$new_n7572_
.sym 94676 $abc$72873$new_n7575_
.sym 94677 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67199
.sym 94678 clk_16mhz$2$2
.sym 94679 $false
.sym 94680 $abc$72873$new_n7177_
.sym 94681 $abc$72873$new_n5099_
.sym 94683 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6138.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y
.sym 94684 $abc$72873$new_n7576_
.sym 94685 encoderDataI[5]
.sym 94687 encoderDataI[4]
.sym 94754 $false
.sym 94755 $false
.sym 94756 soc.spimemio.xfer.flash_clk
.sym 94757 $abc$72873$new_n7576_
.sym 94760 $false
.sym 94761 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[4]_new_
.sym 94762 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_
.sym 94763 soc.spimemio.xfer.ibuffer[0]
.sym 94766 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_
.sym 94767 soc.spimemio.xfer.flash_clk
.sym 94768 soc.spimemio.xfer.ibuffer[4]
.sym 94769 soc.spimemio.xfer.ibuffer[0]
.sym 94772 $false
.sym 94773 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 94774 $abc$72873$procmux$6797_Y[8]_new_inv_
.sym 94775 encoderR.encoderCount[8]
.sym 94778 $false
.sym 94779 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 94780 $abc$72873$procmux$6797_Y[24]_new_inv_
.sym 94781 encoderR.encoderCount[24]
.sym 94784 $false
.sym 94785 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 94786 $abc$72873$procmux$6797_Y[10]_new_inv_
.sym 94787 encoderR.encoderCount[10]
.sym 94790 $false
.sym 94791 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 94792 $abc$72873$procmux$6797_Y[28]_new_inv_
.sym 94793 encoderR.encoderCount[28]
.sym 94796 $false
.sym 94797 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 94798 $abc$72873$procmux$6797_Y[18]_new_inv_
.sym 94799 encoderR.encoderCount[18]
.sym 94800 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080
.sym 94801 clk_16mhz$2$2
.sym 94802 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.sym 94803 $abc$72873$new_n5040_
.sym 94804 $abc$72873$new_n6944_
.sym 94805 soc.cpu.pcpi_mul.mul_waiting
.sym 94806 encoderR.encoderCount[26]
.sym 94807 soc.cpu.timer[6]
.sym 94808 soc.cpu.timer[13]
.sym 94809 soc.cpu.timer[16]
.sym 94810 soc.cpu.timer[30]
.sym 94877 $false
.sym 94878 $abc$72873$new_n7565_
.sym 94879 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 94880 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_
.sym 94883 $false
.sym 94884 soc.spimemio.xfer.ibuffer[0]
.sym 94885 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 94886 soc.spimemio.xfer.flash_clk
.sym 94889 $false
.sym 94890 $false
.sym 94891 soc.spimemio.xfer.flash_clk
.sym 94892 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_
.sym 94895 soc.cpu.instr_rdcycle
.sym 94896 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 94897 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18303_Y_new_inv_
.sym 94898 soc.cpu.count_cycle[7]
.sym 94901 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 94902 $abc$72873$new_n7565_
.sym 94903 flash_io0_di
.sym 94904 $abc$72873$new_n7563_
.sym 94907 $abc$72873$new_n7570_
.sym 94908 $abc$72873$new_n7568_
.sym 94909 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_
.sym 94910 flash_io1_di
.sym 94913 soc.spimemio.xfer.ibuffer[0]
.sym 94914 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 94915 $abc$72873$new_n7562_
.sym 94916 $abc$72873$new_n7563_
.sym 94919 soc.spimemio.xfer.ibuffer[1]
.sym 94920 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 94921 $abc$72873$new_n7567_
.sym 94922 $abc$72873$new_n7563_
.sym 94923 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67078
.sym 94924 clk_16mhz$2$2
.sym 94925 $false
.sym 94926 $abc$72873$soc.spimemio.xfer.next_obuffer[7]_new_
.sym 94927 soc.cpu.mem_rdata[28]
.sym 94928 $abc$72873$new_n7635_
.sym 94929 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[7]_new_
.sym 94930 $abc$72873$new_n7637_
.sym 94931 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[7]_new_
.sym 94932 pwm_connectorDB[1]
.sym 94933 pwm_connectorDB[6]
.sym 95000 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 95001 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[7]_new_
.sym 95002 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_
.sym 95003 soc.spimemio.xfer.ibuffer[3]
.sym 95006 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_
.sym 95007 soc.spimemio.xfer.flash_clk
.sym 95008 soc.spimemio.xfer.ibuffer[7]
.sym 95009 soc.spimemio.xfer.ibuffer[3]
.sym 95012 $false
.sym 95013 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32969_new_inv_
.sym 95014 soc.cpu.instr_rdcycleh
.sym 95015 soc.cpu.count_cycle[34]
.sym 95018 $false
.sym 95019 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67078
.sym 95020 soc.spimemio.xfer.flash_clk
.sym 95021 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 95024 $false
.sym 95025 $false
.sym 95026 $abc$72873$auto$rtlil.cc:1844:Not$7478_new_
.sym 95027 $abc$72873$techmap\soc.$logic_and$picosoc.v:189$1219_Y
.sym 95030 soc.cpu.instr_rdcycle
.sym 95031 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 95032 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18298_Y_new_inv_
.sym 95033 soc.cpu.count_cycle[2]
.sym 95036 $abc$72873$techmap\soc.$0\ram_ready[0:0]
.sym 95037 $false
.sym 95038 $false
.sym 95039 $false
.sym 95042 soc.spimemio.xfer.xfer_tag[3]
.sym 95043 $false
.sym 95044 $false
.sym 95045 $false
.sym 95046 $true
.sym 95047 clk_16mhz$2$2
.sym 95048 $false
.sym 95049 $abc$72873$new_n5168_
.sym 95050 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[6]_new_
.sym 95051 $abc$72873$new_n7608_
.sym 95052 $abc$72873$soc.spimemio.xfer.next_obuffer[6]_new_
.sym 95053 soc.spimemio.xfer.obuffer[6]
.sym 95054 soc.spimemio.xfer.obuffer[4]
.sym 95055 soc.spimemio.xfer.obuffer[7]
.sym 95056 soc.spimemio.xfer.obuffer[5]
.sym 95123 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 95124 soc.spimemio.xfer.flash_clk
.sym 95125 soc.spimemio.xfer.ibuffer[7]
.sym 95126 soc.spimemio.xfer.ibuffer[6]
.sym 95129 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[5]_new_
.sym 95130 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 95131 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 95132 soc.spimemio.xfer.ibuffer[3]
.sym 95135 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_
.sym 95136 soc.spimemio.xfer.flash_clk
.sym 95137 soc.spimemio.xfer.ibuffer[5]
.sym 95138 soc.spimemio.xfer.ibuffer[1]
.sym 95141 $abc$72873$new_n7588_
.sym 95142 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[5]_new_
.sym 95143 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_
.sym 95144 soc.spimemio.xfer.ibuffer[1]
.sym 95147 soc.cpu.timer[8]
.sym 95148 soc.cpu.instr_timer
.sym 95149 soc.cpu.irq_mask[8]
.sym 95150 soc.cpu.instr_maskirq
.sym 95153 $abc$72873$new_n7598_
.sym 95154 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[7]_new_
.sym 95155 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 95156 soc.spimemio.xfer.ibuffer[5]
.sym 95159 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 95160 soc.spimemio.xfer.flash_clk
.sym 95161 soc.spimemio.xfer.ibuffer[5]
.sym 95162 soc.spimemio.xfer.ibuffer[4]
.sym 95165 $abc$72873$new_n6954_
.sym 95166 soc.cpu.cpuregs_rs1[12]
.sym 95167 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[12]
.sym 95168 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 95169 $true
.sym 95170 clk_16mhz$2$2
.sym 95171 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 95174 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[12]_new_
.sym 95175 $abc$72873$new_n7613_
.sym 95176 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43217
.sym 95179 soc.spimemio.xfer.obuffer[3]
.sym 95246 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 95247 soc.spimemio.xfer.flash_clk
.sym 95248 soc.spimemio.xfer.ibuffer[6]
.sym 95249 soc.spimemio.xfer.ibuffer[5]
.sym 95252 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$37317_new_inv_
.sym 95253 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 95254 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 95255 soc.spimemio.xfer.ibuffer[4]
.sym 95258 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_
.sym 95259 soc.spimemio.xfer.flash_clk
.sym 95260 soc.spimemio.xfer.ibuffer[6]
.sym 95261 soc.spimemio.xfer.ibuffer[2]
.sym 95264 $false
.sym 95265 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[6]_new_
.sym 95266 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_
.sym 95267 soc.spimemio.xfer.ibuffer[2]
.sym 95270 soc.ram_ready
.sym 95271 $abc$72873$new_n4811_
.sym 95272 $abc$72873$new_n5164_
.sym 95273 soc.memory.rdata[30]
.sym 95276 $false
.sym 95277 $abc$72873$new_n7587_
.sym 95278 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 95279 soc.spimemio.xfer.ibuffer[5]
.sym 95282 $false
.sym 95283 $abc$72873$new_n7597_
.sym 95284 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 95285 soc.spimemio.xfer.ibuffer[7]
.sym 95288 $abc$72873$new_n7592_
.sym 95289 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[6]_new_
.sym 95290 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 95291 soc.spimemio.xfer.ibuffer[6]
.sym 95292 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67199
.sym 95293 clk_16mhz$2$2
.sym 95294 $false
.sym 95296 $abc$72873$new_n5042_
.sym 95297 $abc$72873$new_n8666_
.sym 95298 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[1]_new_
.sym 95299 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[23]_new_inv_
.sym 95300 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18297_Y_new_inv_
.sym 95301 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18324_Y_new_inv_
.sym 95302 soc.cpu.timer[22]
.sym 95369 $abc$72873$new_n8626_
.sym 95370 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[26]_new_
.sym 95371 soc.cpu.instr_timer
.sym 95372 soc.cpu.timer[26]
.sym 95375 $false
.sym 95376 $false
.sym 95377 $false
.sym 95378 soc.cpu.pcpi_div.quotient[16]
.sym 95387 soc.ram_ready
.sym 95388 $abc$72873$new_n4811_
.sym 95389 $abc$72873$new_n5150_
.sym 95390 soc.memory.rdata[26]
.sym 95393 $false
.sym 95394 soc.cpu.pcpi_div.outsign
.sym 95395 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[16]
.sym 95396 soc.cpu.pcpi_div.quotient[16]
.sym 95399 $abc$72873$new_n6954_
.sym 95400 soc.cpu.cpuregs_rs1[19]
.sym 95401 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[19]
.sym 95402 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 95405 $abc$72873$new_n6954_
.sym 95406 soc.cpu.cpuregs_rs1[26]
.sym 95407 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[26]
.sym 95408 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 95411 $abc$72873$new_n6954_
.sym 95412 soc.cpu.cpuregs_rs1[20]
.sym 95413 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[20]
.sym 95414 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 95415 $true
.sym 95416 clk_16mhz$2$2
.sym 95417 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 95418 $abc$72873$new_n8655_
.sym 95419 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[4]_new_
.sym 95420 $abc$72873$new_n8384_
.sym 95421 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[13]_new_inv_
.sym 95422 $abc$72873$new_n8636_
.sym 95423 $abc$72873$new_n8383_
.sym 95424 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[29]_new_
.sym 95425 soc.cpu.pcpi_div.pcpi_rd[14]
.sym 95492 soc.cpu.timer[12]
.sym 95493 soc.cpu.instr_timer
.sym 95494 soc.cpu.irq_mask[12]
.sym 95495 soc.cpu.instr_maskirq
.sym 95498 $false
.sym 95499 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33357[0]_new_inv_
.sym 95500 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[12]_new_
.sym 95501 $abc$72873$new_n8481_
.sym 95504 soc.cpu.cpuregs_rs1[20]
.sym 95505 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 95506 soc.cpu.timer[20]
.sym 95507 soc.cpu.instr_timer
.sym 95510 soc.cpu.mem_wordsize[1]
.sym 95511 soc.cpu.mem_wordsize[0]
.sym 95512 soc.cpu.reg_op1[1]
.sym 95513 soc.cpu.reg_op1[0]
.sym 95516 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 95517 soc.cpu.pcpi_div.pcpi_wr
.sym 95518 soc.cpu.pcpi_div.pcpi_rd[12]
.sym 95519 soc.cpu.pcpi_mul.pcpi_rd[12]
.sym 95528 $false
.sym 95529 $false
.sym 95530 $false
.sym 95531 soc.spimemio.xfer.flash_clk
.sym 95534 $false
.sym 95535 $false
.sym 95536 soc.cpu.pcpi_div.quotient[16]
.sym 95537 soc.cpu.pcpi_div.quotient_msk[16]
.sym 95538 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 95539 clk_16mhz$2$2
.sym 95540 soc.cpu.pcpi_div.start$2
.sym 95541 $abc$72873$new_n8675_
.sym 95542 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[27]_new_
.sym 95543 $abc$72873$new_n5134_
.sym 95544 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33427[1]_new_
.sym 95545 soc.cpu.pcpi_div.divisor[54]
.sym 95546 soc.cpu.pcpi_div.divisor[60]
.sym 95547 soc.cpu.pcpi_div.divisor[61]
.sym 95548 soc.cpu.pcpi_div.divisor[59]
.sym 95615 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33322[0]_new_inv_
.sym 95616 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[7]_new_
.sym 95617 $abc$72873$new_n8423_
.sym 95618 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33322[1]_new_
.sym 95621 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 95622 soc.cpu.pcpi_div.pcpi_wr
.sym 95623 soc.cpu.pcpi_div.pcpi_rd[7]
.sym 95624 soc.cpu.pcpi_mul.pcpi_rd[7]
.sym 95627 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 95628 soc.cpu.pcpi_div.pcpi_wr
.sym 95629 soc.cpu.pcpi_div.pcpi_rd[18]
.sym 95630 soc.cpu.pcpi_mul.pcpi_rd[18]
.sym 95633 $false
.sym 95634 $false
.sym 95635 soc.cpu.cpuregs_rs1[7]
.sym 95636 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 95639 $false
.sym 95640 soc.cpu.cpu_state[2]
.sym 95641 $abc$72873$new_n8545_
.sym 95642 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17049_Y_new_inv_
.sym 95645 soc.cpu.timer[7]
.sym 95646 soc.cpu.instr_timer
.sym 95647 soc.cpu.irq_mask[7]
.sym 95648 soc.cpu.instr_maskirq
.sym 95651 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 95652 iomem_rdata[27]
.sym 95653 $abc$72873$new_n5134_
.sym 95654 $abc$72873$new_n5136_
.sym 95657 $abc$72873$techmap\soc.$logic_and$picosoc.v:189$1219_Y
.sym 95658 $false
.sym 95659 $false
.sym 95660 $false
.sym 95661 $true
.sym 95662 clk_16mhz$2$2
.sym 95663 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 95664 $abc$72873$new_n5098_
.sym 95665 $abc$72873$soc.cpu.mem_rdata[14]_new_inv_
.sym 95666 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.sym 95667 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[8]_new_inv_
.sym 95668 $abc$72873$new_n5170_
.sym 95669 soc.cpu.mem_rdata_q[16]
.sym 95670 soc.cpu.mem_rdata_q[18]
.sym 95671 soc.cpu.pcpi_div.pcpi_rd[20]
.sym 95738 soc.cpu.cpu_state[2]
.sym 95739 $abc$72873$new_n8595_
.sym 95740 soc.cpu.cpuregs_rs1[23]
.sym 95741 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 95744 $false
.sym 95745 $false
.sym 95746 soc.cpu.mem_valid
.sym 95747 $abc$72873$techmap\soc.$logic_not$picosoc.v:189$1218_Y_new_
.sym 95750 $false
.sym 95751 soc.cpu.pcpi_div.outsign
.sym 95752 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[18]
.sym 95753 soc.cpu.pcpi_div.quotient[18]
.sym 95762 $abc$72873$new_n5101_
.sym 95763 $abc$72873$new_n5098_
.sym 95764 iomem_rdata[21]
.sym 95765 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 95768 $false
.sym 95769 $false
.sym 95770 $abc$72873$new_n4811_
.sym 95771 soc.spimemio.rdata[27]
.sym 95774 $false
.sym 95775 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 95776 $abc$72873$procmux$6797_Y[14]_new_inv_
.sym 95777 encoderR.encoderCount[14]
.sym 95780 $false
.sym 95781 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 95782 $abc$72873$procmux$6797_Y[21]_new_inv_
.sym 95783 encoderR.encoderCount[21]
.sym 95784 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$38080
.sym 95785 clk_16mhz$2$2
.sym 95786 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$38065[4]
.sym 95787 $abc$72873$soc.cpu.mem_la_wstrb[2]_new_inv_
.sym 95788 $abc$72873$techmap\soc.cpu.$procmux$5390_Y[3]_new_inv_
.sym 95789 $abc$72873$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[2]_new_
.sym 95790 $abc$72873$techmap\encoderL.$procmux$2675_Y[7]_new_inv_
.sym 95791 soc.cpu.pcpi_div.divisor[38]
.sym 95793 soc.cpu.pcpi_div.divisor[53]
.sym 95794 soc.cpu.pcpi_div.divisor[46]
.sym 95861 $false
.sym 95862 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 95863 $abc$72873$new_n4811_
.sym 95864 soc.spimemio.rdata[21]
.sym 95867 $false
.sym 95868 soc.cpu.mem_wstrb[3]
.sym 95869 resetn$2
.sym 95870 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 95879 $false
.sym 95880 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 95881 clock.counterO[10]
.sym 95882 encoderL.encoderCount[10]
.sym 95885 $false
.sym 95886 $false
.sym 95887 $abc$72873$soc.cpu.mem_la_write_new_
.sym 95888 soc.cpu.mem_la_read
.sym 95891 $false
.sym 95892 soc.cpu.last_mem_valid
.sym 95893 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 95894 soc.cpu.mem_la_firstword_reg
.sym 95903 $abc$72873$techmap\soc.cpu.$procmux$5551_Y
.sym 95904 $false
.sym 95905 $false
.sym 95906 $false
.sym 95907 $true
.sym 95908 clk_16mhz$2$2
.sym 95909 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 95911 encoderL.encoderCount[9]
.sym 95912 encoderL.encoderCount[6]
.sym 95913 encoderL.encoderCount[7]
.sym 95915 encoderL.encoderCount[4]
.sym 95916 encoderL.encoderCount[14]
.sym 95917 encoderL.encoderCount[0]
.sym 95984 $false
.sym 95985 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 95986 clock.counterO[14]
.sym 95987 encoderL.encoderCount[14]
.sym 95990 $false
.sym 95991 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 95992 clock.counterO[8]
.sym 95993 encoderL.encoderCount[8]
.sym 96002 $false
.sym 96003 soc.cpu.mem_do_wdata
.sym 96004 $abc$72873$auto$simplemap.cc:168:logic_reduce$22060_new_inv_
.sym 96005 resetn$2
.sym 96014 soc.cpu.mem_wdata[0]
.sym 96015 $false
.sym 96016 $false
.sym 96017 $false
.sym 96030 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43217
.sym 96031 clk_16mhz$2$2
.sym 96032 $false
.sym 96033 $abc$72873$new_n6085_
.sym 96034 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[46]
.sym 96035 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[38]
.sym 96036 soc.cpu.pcpi_div.divisor[32]
.sym 96037 soc.cpu.pcpi_div.divisor[31]
.sym 96038 soc.cpu.pcpi_div.divisor[36]
.sym 96039 soc.cpu.pcpi_div.divisor[45]
.sym 96040 soc.cpu.pcpi_div.divisor[37]
.sym 96119 $abc$72873$auto$simplemap.cc:168:logic_reduce$22060_new_inv_
.sym 96120 soc.cpu.mem_do_prefetch
.sym 96121 soc.cpu.mem_do_rdata
.sym 96122 soc.cpu.mem_do_rinst
.sym 96131 $false
.sym 96132 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 96133 clock.counterO[21]
.sym 96134 encoderL.encoderCount[21]
.sym 96156 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[1]
.sym 96158 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 96159 $abc$72873$techmap\encoderL.$procmux$2675_Y[2]_new_inv_
.sym 96160 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[49]
.sym 96161 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[40]
.sym 96162 encoderL.encoderCount[2]
.sym 96230 $false
.sym 96231 $abc$72873$techmap$techmap\soc.cpu.$procmux$5283.$and$/usr/local/bin/../share/yosys/techmap.v:434$16420_Y_new_inv_
.sym 96232 $abc$72873$techmap\soc.$logic_and$picosoc.v:189$1219_Y
.sym 96233 $abc$72873$new_n5451_
.sym 96236 $false
.sym 96237 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 96238 clock.counterO[28]
.sym 96239 encoderL.encoderCount[28]
.sym 96242 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:363$2031_Y_new_
.sym 96243 $abc$72873$auto$simplemap.cc:168:logic_reduce$22060_new_inv_
.sym 96244 soc.cpu.mem_do_wdata
.sym 96245 $abc$72873$new_n5449_
.sym 96248 $false
.sym 96249 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 96250 clock.counterO[24]
.sym 96251 encoderL.encoderCount[24]
.sym 96254 soc.cpu.mem_do_rinst
.sym 96255 $abc$72873$new_n4802_
.sym 96256 soc.cpu.mem_valid
.sym 96257 $abc$72873$techmap\soc.$logic_not$picosoc.v:189$1218_Y_new_
.sym 96260 $false
.sym 96261 $false
.sym 96262 $abc$72873$new_n5439_
.sym 96263 $abc$72873$new_n4802_
.sym 96266 soc.cpu.mem_valid
.sym 96267 soc.cpu.mem_do_rinst
.sym 96268 soc.cpu.mem_do_prefetch
.sym 96269 soc.cpu.mem_do_rdata
.sym 96272 soc.cpu.mem_wdata[1]
.sym 96273 $false
.sym 96274 $false
.sym 96275 $false
.sym 96276 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43217
.sym 96277 clk_16mhz$2$2
.sym 96278 $false
.sym 96279 $abc$72873$new_n6071_
.sym 96280 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[13]
.sym 96281 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[13]_new_inv_
.sym 96282 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[3]
.sym 96283 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[0]
.sym 96284 $abc$72873$new_n6070_
.sym 96285 soc.cpu.pcpi_div.divisor[6]
.sym 96286 soc.cpu.pcpi_div.divisor[13]
.sym 96353 $abc$72873$new_n4914_
.sym 96354 soc.cpu.mem_xfer
.sym 96355 soc.cpu.mem_do_rinst
.sym 96356 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$48866[0]_new_inv_
.sym 96359 $false
.sym 96360 $false
.sym 96361 soc.cpu.mem_state[0]
.sym 96362 soc.cpu.mem_state[1]
.sym 96371 $abc$72873$auto$simplemap.cc:168:logic_reduce$22060_new_inv_
.sym 96372 soc.cpu.mem_do_rinst
.sym 96373 soc.cpu.mem_do_rdata
.sym 96374 soc.cpu.mem_do_wdata
.sym 96377 soc.cpu.mem_state[1]
.sym 96378 soc.cpu.mem_state[0]
.sym 96379 soc.cpu.mem_do_rinst
.sym 96380 $abc$72873$new_n4802_
.sym 96383 $false
.sym 96384 writeEncoderI
.sym 96385 encoderL.encoderCount[1]
.sym 96386 encoderDataI[1]
.sym 96389 resetn$2
.sym 96390 soc.cpu.trap
.sym 96391 $abc$72873$techmap\soc.$logic_not$picosoc.v:189$1218_Y_new_
.sym 96392 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$48866[0]_new_inv_
.sym 96395 $false
.sym 96396 $abc$72873$new_n5447_
.sym 96397 $abc$72873$new_n5444_
.sym 96398 soc.cpu.mem_la_read
.sym 96399 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$48882
.sym 96400 clk_16mhz$2$2
.sym 96401 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$46048[1]
.sym 96402 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[10]_new_inv_
.sym 96403 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[20]_new_inv_
.sym 96404 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[5]
.sym 96405 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[23]_new_inv_
.sym 96406 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[29]
.sym 96407 soc.spimemio.rdata[21]
.sym 96408 soc.spimemio.rdata[28]
.sym 96409 soc.spimemio.rdata[14]
.sym 96476 $false
.sym 96477 $false
.sym 96478 encoderL.encoderCount[1]
.sym 96479 encoderL.encoderCount[0]
.sym 96482 $false
.sym 96483 soc.cpu.mem_state[0]
.sym 96484 soc.cpu.mem_xfer
.sym 96485 soc.cpu.mem_state[1]
.sym 96488 $false
.sym 96489 soc.cpu.pcpi_div.divisor[55]
.sym 96490 soc.cpu.pcpi_div.divisor[52]
.sym 96491 soc.cpu.pcpi_div.divisor[50]
.sym 96494 $abc$72873$new_n6075_
.sym 96495 soc.cpu.pcpi_div.divisor[59]
.sym 96496 soc.cpu.pcpi_div.divisor[58]
.sym 96497 soc.cpu.pcpi_div.divisor[56]
.sym 96500 $false
.sym 96501 pinEncoderIB$2
.sym 96502 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[1]
.sym 96503 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[1]
.sym 96506 $false
.sym 96507 encoderL.encoderCount[1]
.sym 96508 $false
.sym 96509 encoderL.encoderCount[0]
.sym 96512 $false
.sym 96513 encoderL.encoderCounter[1]
.sym 96514 $abc$72873$techmap\encoderL.$procmux$2678_Y[1]_new_inv_
.sym 96515 $abc$72873$techmap\encoderL.$procmux$2675_Y[1]_new_inv_
.sym 96518 $false
.sym 96519 encoderL.encoderCounter[1]
.sym 96520 $abc$72873$techmap\encoderL.$procmux$2678_Y[20]_new_inv_
.sym 96521 $abc$72873$techmap\encoderL.$procmux$2675_Y[20]_new_inv_
.sym 96522 $true
.sym 96523 clk_16mhz$2$2
.sym 96524 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 96525 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[36]
.sym 96526 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[21]_new_inv_
.sym 96527 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[22]_new_inv_
.sym 96528 $abc$72873$new_n5433_
.sym 96529 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[32]
.sym 96530 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47598
.sym 96531 soc.cpu.mem_state[0]
.sym 96532 soc.cpu.mem_state[1]
.sym 96599 soc.cpu.mem_state[0]
.sym 96600 soc.cpu.mem_do_rinst
.sym 96601 soc.cpu.mem_state[1]
.sym 96602 soc.cpu.mem_do_rdata
.sym 96605 $false
.sym 96606 $false
.sym 96607 soc.cpu.mem_state[0]
.sym 96608 soc.cpu.mem_state[1]
.sym 96611 $false
.sym 96612 $false
.sym 96613 $false
.sym 96614 soc.cpu.pcpi_div.divisor[0]
.sym 96617 $false
.sym 96618 soc.cpu.pcpi_div.dividend[0]
.sym 96619 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[0]
.sym 96620 $false
.sym 96623 $false
.sym 96624 $abc$72873$new_n5443_
.sym 96625 soc.cpu.mem_do_rinst
.sym 96626 soc.cpu.mem_do_rdata
.sym 96635 soc.cpu.mem_state[1]
.sym 96636 soc.cpu.mem_state[0]
.sym 96637 soc.cpu.mem_xfer
.sym 96638 soc.cpu.mem_do_rinst
.sym 96641 $false
.sym 96642 soc.cpu.pcpi_div.start$2
.sym 96643 soc.cpu.reg_op1[0]
.sym 96644 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[0]
.sym 96645 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 96646 clk_16mhz$2$2
.sym 96647 $false
.sym 96648 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[28]_new_inv_
.sym 96649 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[11]
.sym 96650 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[10]
.sym 96651 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[18]
.sym 96652 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[21]
.sym 96653 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[20]
.sym 96654 encoderDataD[31]
.sym 96655 encoderDataD[25]
.sym 96722 soc.cpu.pcpi_div.divisor[3]
.sym 96723 $false
.sym 96724 $false
.sym 96725 $false
.sym 96728 soc.cpu.pcpi_div.divisor[4]
.sym 96729 $false
.sym 96730 $false
.sym 96731 $false
.sym 96734 soc.cpu.pcpi_div.divisor[1]
.sym 96735 $false
.sym 96736 $false
.sym 96737 $false
.sym 96740 soc.cpu.pcpi_div.divisor[28]
.sym 96741 $false
.sym 96742 $false
.sym 96743 $false
.sym 96746 soc.cpu.pcpi_div.divisor[27]
.sym 96747 $false
.sym 96748 $false
.sym 96749 $false
.sym 96752 soc.cpu.pcpi_div.divisor[2]
.sym 96753 $false
.sym 96754 $false
.sym 96755 $false
.sym 96758 soc.cpu.pcpi_div.divisor[31]
.sym 96759 $false
.sym 96760 $false
.sym 96761 $false
.sym 96764 soc.cpu.pcpi_div.divisor[26]
.sym 96765 $false
.sym 96766 $false
.sym 96767 $false
.sym 96768 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 96769 clk_16mhz$2$2
.sym 96770 soc.cpu.pcpi_div.start$2
.sym 96771 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[15]
.sym 96772 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[9]
.sym 96773 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[17]_new_inv_
.sym 96774 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[24]_new_inv_
.sym 96775 $abc$72873$techmap\encoderL.$procmux$2678_Y[20]_new_inv_
.sym 96776 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[30]_new_inv_
.sym 96777 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[14]
.sym 96778 soc.cpu.pcpi_div.dividend[30]
.sym 96845 $false
.sym 96846 writeEncoderI
.sym 96847 encoderL.encoderCount[29]
.sym 96848 encoderDataI[29]
.sym 96881 soc.cpu.pcpi_div.divisor[8]
.sym 96882 $false
.sym 96883 $false
.sym 96884 $false
.sym 96891 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 96892 clk_16mhz$2$2
.sym 96893 soc.cpu.pcpi_div.start$2
.sym 96894 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[17]
.sym 96895 $abc$72873$techmap\encoderL.$procmux$2675_Y[25]_new_inv_
.sym 96896 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[24]
.sym 96897 $abc$72873$techmap\encoderL.$procmux$2675_Y[18]_new_inv_
.sym 96898 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[23]
.sym 96899 $abc$72873$techmap\encoderL.$procmux$2678_Y[25]_new_inv_
.sym 96900 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[16]
.sym 96901 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[22]
.sym 96968 $false
.sym 96969 writeEncoderI
.sym 96970 encoderL.encoderCount[21]
.sym 96971 encoderDataI[21]
.sym 96974 soc.cpu.mem_wdata[18]
.sym 96975 $false
.sym 96976 $false
.sym 96977 $false
.sym 96980 soc.cpu.mem_wdata[17]
.sym 96981 $false
.sym 96982 $false
.sym 96983 $false
.sym 97010 soc.cpu.mem_wdata[21]
.sym 97011 $false
.sym 97012 $false
.sym 97013 $false
.sym 97014 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43745
.sym 97015 clk_16mhz$2$2
.sym 97016 $false
.sym 97017 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[29]
.sym 97018 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[28]
.sym 97020 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[57]
.sym 97021 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[30]
.sym 97022 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[27]
.sym 97023 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[26]
.sym 97024 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[25]
.sym 97097 $false
.sym 97098 writeEncoderI
.sym 97099 encoderL.encoderCount[28]
.sym 97100 encoderDataI[28]
.sym 97109 $false
.sym 97110 $false
.sym 97111 $false
.sym 97112 soc.cpu.pcpi_div.divisor[58]
.sym 97121 $false
.sym 97122 writeEncoderI
.sym 97123 encoderL.encoderCount[26]
.sym 97124 encoderDataI[26]
.sym 97127 soc.cpu.mem_wdata[28]
.sym 97128 $false
.sym 97129 $false
.sym 97130 $false
.sym 97133 soc.cpu.mem_wdata[26]
.sym 97134 $false
.sym 97135 $false
.sym 97136 $false
.sym 97137 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44009
.sym 97138 clk_16mhz$2$2
.sym 97139 $false
.sym 97315 $false
.sym 97316 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[7]
.sym 97317 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97318 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97321 $false
.sym 97322 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[5]
.sym 97323 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97324 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97327 pwmDB.counterI[6]
.sym 97328 $false
.sym 97329 pwmDB.counterI[1]
.sym 97330 pwmDB.counterI[0]
.sym 97333 $false
.sym 97334 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[6]
.sym 97335 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97336 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97339 $false
.sym 97340 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[3]
.sym 97341 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97342 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97345 $false
.sym 97346 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97347 soc.simpleuart.send_divcnt[0]
.sym 97348 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97351 $false
.sym 97352 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[4]
.sym 97353 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97354 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97357 $false
.sym 97358 $false
.sym 97359 pwmDB.counterI[0]
.sym 97360 pwmDB.counterI[6]
.sym 97361 $true
.sym 97362 clk_16mhz$2$2
.sym 97363 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 97478 $false
.sym 97479 soc.spimemio.config_en
.sym 97480 $abc$72873$techmap\soc.spimemio.$ternary$spimemio.v:169$82_Y_new_inv_
.sym 97481 soc.spimemio.config_do[3]
.sym 97484 $false
.sym 97485 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[13]
.sym 97486 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97487 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97490 $false
.sym 97491 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[9]
.sym 97492 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97493 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97496 $false
.sym 97497 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[10]
.sym 97498 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97499 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97502 $false
.sym 97503 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[11]
.sym 97504 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97505 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97508 $false
.sym 97509 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[15]
.sym 97510 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97511 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97514 $false
.sym 97515 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[12]
.sym 97516 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97517 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97520 $false
.sym 97521 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[14]
.sym 97522 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97523 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97524 $true
.sym 97525 clk_16mhz$2$2
.sym 97526 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 97601 $false
.sym 97602 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[18]
.sym 97603 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97604 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97607 $false
.sym 97608 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[23]
.sym 97609 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97610 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97613 $false
.sym 97614 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[22]
.sym 97615 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97616 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97619 $false
.sym 97620 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[19]
.sym 97621 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97622 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97625 $false
.sym 97626 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[16]
.sym 97627 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97628 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97631 $false
.sym 97632 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[20]
.sym 97633 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97634 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97637 $false
.sym 97638 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[21]
.sym 97639 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97640 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97643 $false
.sym 97644 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[8]
.sym 97645 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97646 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97647 $true
.sym 97648 clk_16mhz$2$2
.sym 97649 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 97724 soc.simpleuart.send_divcnt[11]
.sym 97725 soc.simpleuart.cfg_divider[11]
.sym 97726 soc.simpleuart.send_divcnt[10]
.sym 97727 soc.simpleuart.cfg_divider[10]
.sym 97730 soc.simpleuart.send_divcnt[14]
.sym 97731 soc.simpleuart.cfg_divider[14]
.sym 97732 soc.simpleuart.send_divcnt[8]
.sym 97733 soc.simpleuart.cfg_divider[8]
.sym 97736 $false
.sym 97737 $false
.sym 97738 $false
.sym 97739 soc.simpleuart.cfg_divider[6]
.sym 97742 $false
.sym 97743 $false
.sym 97744 $false
.sym 97745 soc.simpleuart.cfg_divider[14]
.sym 97748 $false
.sym 97749 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[17]
.sym 97750 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97751 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97754 $false
.sym 97755 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[30]
.sym 97756 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97757 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97760 $false
.sym 97761 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[29]
.sym 97762 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97763 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97766 $false
.sym 97767 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[26]
.sym 97768 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97769 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97770 $true
.sym 97771 clk_16mhz$2$2
.sym 97772 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 97777 soc.memory.rdata[11]
.sym 97847 soc.simpleuart.send_divcnt[5]
.sym 97848 soc.simpleuart.cfg_divider[5]
.sym 97849 soc.simpleuart.cfg_divider[7]
.sym 97850 soc.simpleuart.send_divcnt[7]
.sym 97853 $false
.sym 97854 $abc$72873$auto$rtlil.cc:1847:ReduceAnd$7425_new_inv_
.sym 97855 $abc$72873$auto$alumacc.cc:491:replace_alu$7419[31]
.sym 97856 $abc$72873$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_
.sym 97859 soc.simpleuart.send_divcnt[4]
.sym 97860 soc.simpleuart.cfg_divider[4]
.sym 97861 soc.simpleuart.send_divcnt[7]
.sym 97862 soc.simpleuart.cfg_divider[7]
.sym 97865 $abc$72873$new_n5977_
.sym 97866 $abc$72873$new_n9430_
.sym 97867 soc.simpleuart.send_divcnt[1]
.sym 97868 soc.simpleuart.cfg_divider[1]
.sym 97871 soc.simpleuart.send_divcnt[21]
.sym 97872 soc.simpleuart.cfg_divider[21]
.sym 97873 soc.simpleuart.cfg_divider[4]
.sym 97874 soc.simpleuart.send_divcnt[4]
.sym 97877 $abc$72873$new_n5979_
.sym 97878 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$23534[10]_new_
.sym 97879 soc.simpleuart.cfg_divider[5]
.sym 97880 soc.simpleuart.send_divcnt[5]
.sym 97883 $false
.sym 97884 $false
.sym 97885 soc.simpleuart.send_divcnt[1]
.sym 97886 soc.simpleuart.send_divcnt[0]
.sym 97889 $false
.sym 97890 $abc$72873$techmap\soc.simpleuart.$add$simpleuart.v:112$174_Y[1]
.sym 97891 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 97892 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 97893 $true
.sym 97894 clk_16mhz$2$2
.sym 97895 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 97900 soc.memory.rdata[10]
.sym 97970 $false
.sym 97971 $false
.sym 97972 $false
.sym 97973 soc.cpu.mem_addr[19]
.sym 97976 $false
.sym 97977 $false
.sym 97978 $false
.sym 97979 soc.cpu.mem_addr[12]
.sym 97994 $false
.sym 97995 $false
.sym 97996 $false
.sym 97997 soc.cpu.mem_addr[15]
.sym 98000 $false
.sym 98001 $false
.sym 98002 $false
.sym 98003 pwm_connectorDF[7]
.sym 98012 soc.cpu.mem_wdata[3]
.sym 98013 $false
.sym 98014 $false
.sym 98015 $false
.sym 98016 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58373
.sym 98017 clk_16mhz$2$2
.sym 98018 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 98023 soc.memory.rdata[13]
.sym 98105 $false
.sym 98106 $false
.sym 98107 $false
.sym 98108 soc.cpu.mem_addr[25]
.sym 98129 soc.cpu.mem_wdata[6]
.sym 98130 $false
.sym 98131 $false
.sym 98132 $false
.sym 98135 soc.cpu.mem_wdata[2]
.sym 98136 $false
.sym 98137 $false
.sym 98138 $false
.sym 98139 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41060
.sym 98140 clk_16mhz$2$2
.sym 98141 $false
.sym 98146 soc.memory.rdata[12]
.sym 98216 soc.ram_ready
.sym 98217 $abc$72873$new_n4811_
.sym 98218 $abc$72873$new_n5140_
.sym 98219 soc.memory.rdata[11]
.sym 98222 $false
.sym 98223 resetn$2
.sym 98224 soc.cpu.mem_wstrb[0]
.sym 98225 $abc$72873$new_n4859_
.sym 98228 soc.cpu.mem_wdata[12]
.sym 98229 $false
.sym 98230 $false
.sym 98231 $false
.sym 98234 soc.cpu.mem_wdata[13]
.sym 98235 $false
.sym 98236 $false
.sym 98237 $false
.sym 98240 soc.cpu.mem_wdata[15]
.sym 98241 $false
.sym 98242 $false
.sym 98243 $false
.sym 98246 soc.cpu.mem_wdata[8]
.sym 98247 $false
.sym 98248 $false
.sym 98249 $false
.sym 98252 soc.cpu.mem_wdata[10]
.sym 98253 $false
.sym 98254 $false
.sym 98255 $false
.sym 98258 soc.cpu.mem_wdata[11]
.sym 98259 $false
.sym 98260 $false
.sym 98261 $false
.sym 98262 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41324
.sym 98263 clk_16mhz$2$2
.sym 98264 $false
.sym 98269 soc.memory.rdata[9]
.sym 98351 $false
.sym 98352 $false
.sym 98353 $false
.sym 98354 soc.cpu.mem_addr[0]
.sym 98357 $false
.sym 98358 $abc$72873$new_n4872_
.sym 98359 $abc$72873$new_n4859_
.sym 98360 soc.simpleuart.cfg_divider[15]
.sym 98363 $false
.sym 98364 soc.cpu.mem_wstrb[0]
.sym 98365 $abc$72873$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_
.sym 98366 soc.simpleuart.send_dummy
.sym 98369 $false
.sym 98370 $false
.sym 98371 soc.simpleuart.send_dummy
.sym 98372 $abc$72873$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_
.sym 98381 $false
.sym 98382 $false
.sym 98383 $false
.sym 98384 soc.cpu.mem_addr[17]
.sym 98392 soc.memory.rdata[8]
.sym 98462 soc.cpu.mem_addr[7]
.sym 98463 soc.cpu.mem_addr[6]
.sym 98464 soc.cpu.mem_addr[5]
.sym 98465 soc.cpu.mem_addr[4]
.sym 98468 soc.simpleuart.cfg_divider[8]
.sym 98469 $abc$72873$new_n4860_
.sym 98470 $abc$72873$new_n4822_
.sym 98471 $abc$72873$new_n4776_
.sym 98474 $false
.sym 98475 $false
.sym 98476 soc.cpu.mem_wstrb[3]
.sym 98477 $abc$72873$new_n5749_
.sym 98480 $false
.sym 98481 writeEncoderD
.sym 98482 encoderR.encoderCount[31]
.sym 98483 encoderDataD[31]
.sym 98486 $false
.sym 98487 $false
.sym 98488 resetn$2
.sym 98489 $abc$72873$new_n5755_
.sym 98492 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$14639[6]_new_
.sym 98493 soc.cpu.mem_addr[2]
.sym 98494 $abc$72873$new_n4861_
.sym 98495 soc.cpu.mem_addr[3]
.sym 98498 soc.cpu.mem_wdata[5]
.sym 98499 $false
.sym 98500 $false
.sym 98501 $false
.sym 98504 soc.cpu.mem_wdata[4]
.sym 98505 $false
.sym 98506 $false
.sym 98507 $false
.sym 98508 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58373
.sym 98509 clk_16mhz$2$2
.sym 98510 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 98515 soc.memory.rdata[25]
.sym 98585 $false
.sym 98586 $false
.sym 98587 $false
.sym 98588 soc.spimemio.xfer_resetn
.sym 98591 soc.spimemio.xfer.xfer_qspi
.sym 98592 soc.spimemio.config_en
.sym 98593 soc.spimemio.xfer.xfer_rd
.sym 98594 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 98597 $false
.sym 98598 $false
.sym 98599 soc.spimemio.xfer.obuffer[6]
.sym 98600 soc.spimemio.xfer.xfer_qspi
.sym 98609 soc.spimemio.xfer.xfer_qspi
.sym 98610 soc.spimemio.xfer.obuffer[5]
.sym 98611 soc.spimemio.xfer.obuffer[7]
.sym 98612 soc.spimemio.xfer.xfer_dspi
.sym 98615 $false
.sym 98616 $false
.sym 98617 soc.spimemio.xfer.obuffer[7]
.sym 98618 soc.spimemio.xfer.xfer_qspi
.sym 98621 soc.spimemio.din_rd
.sym 98622 $false
.sym 98623 $false
.sym 98624 $false
.sym 98631 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730
.sym 98632 clk_16mhz$2$2
.sym 98633 $abc$72873$auto$rtlil.cc:1981:NotGate$72771
.sym 98638 soc.memory.rdata[24]
.sym 98708 $false
.sym 98709 $false
.sym 98710 soc.cpu.mem_wstrb[3]
.sym 98711 $abc$72873$techmap\soc.$0\ram_ready[0:0]
.sym 98732 $false
.sym 98733 $false
.sym 98734 soc.spimemio.xfer.xfer_qspi
.sym 98735 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 98738 $false
.sym 98739 resetn$2
.sym 98740 soc.cpu.mem_wstrb[2]
.sym 98741 $abc$72873$new_n4853_
.sym 98744 $false
.sym 98745 $false
.sym 98746 soc.cpu.mem_wstrb[1]
.sym 98747 $abc$72873$techmap\soc.$0\ram_ready[0:0]
.sym 98750 soc.cpu.cpuregs_rs1[18]
.sym 98751 $false
.sym 98752 $false
.sym 98753 $false
.sym 98754 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989
.sym 98755 clk_16mhz$2$2
.sym 98756 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 98761 soc.memory.rdata[29]
.sym 98831 soc.spimemio.xfer.xfer_qspi
.sym 98832 soc.spimemio.xfer.obuffer[4]
.sym 98833 soc.spimemio.xfer.obuffer[6]
.sym 98834 soc.spimemio.xfer.xfer_dspi
.sym 98837 $abc$72873$new_n4872_
.sym 98838 $abc$72873$new_n5100_
.sym 98839 $abc$72873$new_n4853_
.sym 98840 soc.spimemio.config_qspi
.sym 98849 $false
.sym 98850 $abc$72873$new_n7177_
.sym 98851 soc.spimemio.xfer.obuffer[7]
.sym 98852 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 98855 $false
.sym 98856 soc.spimemio.xfer.xfer_ddr
.sym 98857 soc.spimemio.xfer.xfer_dspi
.sym 98858 soc.spimemio.xfer.xfer_qspi
.sym 98861 soc.cpu.mem_wdata[5]
.sym 98862 $false
.sym 98863 $false
.sym 98864 $false
.sym 98873 soc.cpu.mem_wdata[4]
.sym 98874 $false
.sym 98875 $false
.sym 98876 $false
.sym 98877 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43217
.sym 98878 clk_16mhz$2$2
.sym 98879 $false
.sym 98884 soc.memory.rdata[28]
.sym 98954 soc.ram_ready
.sym 98955 $abc$72873$new_n4811_
.sym 98956 $abc$72873$new_n5041_
.sym 98957 soc.memory.rdata[28]
.sym 98960 $false
.sym 98961 $abc$72873$auto$simplemap.cc:168:logic_reduce$20346[5]_new_inv_
.sym 98962 soc.cpu.timer[19]
.sym 98963 soc.cpu.timer[16]
.sym 98966 soc.cpu.pcpi_mul.mul_waiting$2
.sym 98967 soc.cpu.pcpi_mul.mul_counter[6]
.sym 98968 soc.cpu.pcpi_mul.pcpi_wait
.sym 98969 soc.cpu.pcpi_mul.pcpi_wait_q
.sym 98972 $false
.sym 98973 encoderR.encoderCounter[1]
.sym 98974 $abc$72873$techmap\encoderR.$procmux$2678_Y[26]_new_inv_
.sym 98975 $abc$72873$techmap\encoderR.$procmux$2675_Y[26]_new_inv_
.sym 98978 $abc$72873$new_n6954_
.sym 98979 soc.cpu.cpuregs_rs1[6]
.sym 98980 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[6]
.sym 98981 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 98984 $abc$72873$new_n6954_
.sym 98985 soc.cpu.cpuregs_rs1[13]
.sym 98986 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[13]
.sym 98987 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 98990 $abc$72873$new_n6954_
.sym 98991 soc.cpu.cpuregs_rs1[16]
.sym 98992 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[16]
.sym 98993 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 98996 $abc$72873$new_n6954_
.sym 98997 soc.cpu.cpuregs_rs1[30]
.sym 98998 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[30]
.sym 98999 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 99000 $true
.sym 99001 clk_16mhz$2$2
.sym 99002 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 99007 soc.memory.rdata[15]
.sym 99077 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 99078 soc.spimemio.xfer.obuffer[7]
.sym 99079 $abc$72873$new_n7635_
.sym 99080 $abc$72873$new_n7637_
.sym 99083 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 99084 iomem_rdata[28]
.sym 99085 $abc$72873$new_n5040_
.sym 99086 $abc$72873$new_n5042_
.sym 99089 $false
.sym 99090 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[7]_new_
.sym 99091 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 99092 soc.spimemio.xfer.obuffer[5]
.sym 99095 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 99096 soc.spimemio.xfer.flash_clk
.sym 99097 soc.spimemio.xfer.obuffer[6]
.sym 99098 soc.spimemio.xfer.obuffer[7]
.sym 99101 $false
.sym 99102 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[7]_new_
.sym 99103 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_
.sym 99104 soc.spimemio.xfer.obuffer[3]
.sym 99107 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_
.sym 99108 soc.spimemio.xfer.flash_clk
.sym 99109 soc.spimemio.xfer.obuffer[3]
.sym 99110 soc.spimemio.xfer.obuffer[7]
.sym 99113 soc.cpu.mem_wdata[1]
.sym 99114 $false
.sym 99115 $false
.sym 99116 $false
.sym 99119 soc.cpu.mem_wdata[6]
.sym 99120 $false
.sym 99121 $false
.sym 99122 $false
.sym 99123 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42116
.sym 99124 clk_16mhz$2$2
.sym 99125 $false
.sym 99130 soc.memory.rdata[14]
.sym 99200 soc.ram_ready
.sym 99201 $abc$72873$new_n4811_
.sym 99202 $abc$72873$new_n5169_
.sym 99203 soc.memory.rdata[14]
.sym 99206 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 99207 soc.spimemio.xfer.flash_clk
.sym 99208 soc.spimemio.xfer.obuffer[5]
.sym 99209 soc.spimemio.xfer.obuffer[6]
.sym 99212 $false
.sym 99213 soc.spimemio.xfer.obuffer[1]
.sym 99214 soc.spimemio.xfer.flash_clk
.sym 99215 $abc$72873$new_n5234_
.sym 99218 $abc$72873$new_n7629_
.sym 99219 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[6]_new_
.sym 99220 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 99221 soc.spimemio.xfer.obuffer[6]
.sym 99224 $false
.sym 99225 $abc$72873$new_n5659_
.sym 99226 soc.spimemio.din_data[6]
.sym 99227 $abc$72873$soc.spimemio.xfer.next_obuffer[6]_new_
.sym 99230 $false
.sym 99231 $abc$72873$new_n5659_
.sym 99232 soc.spimemio.din_data[4]
.sym 99233 $abc$72873$soc.spimemio.xfer.next_obuffer[4]_new_
.sym 99236 $false
.sym 99237 $abc$72873$new_n5659_
.sym 99238 soc.spimemio.din_data[7]
.sym 99239 $abc$72873$soc.spimemio.xfer.next_obuffer[7]_new_
.sym 99242 $false
.sym 99243 $abc$72873$new_n5659_
.sym 99244 soc.spimemio.din_data[5]
.sym 99245 $abc$72873$soc.spimemio.xfer.next_obuffer[5]_new_
.sym 99246 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67756
.sym 99247 clk_16mhz$2$2
.sym 99248 $false
.sym 99253 soc.memory.rdata[31]
.sym 99335 soc.cpu.instr_rdcycle
.sym 99336 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 99337 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18308_Y_new_inv_
.sym 99338 soc.cpu.count_cycle[12]
.sym 99341 $abc$72873$new_n7614_
.sym 99342 soc.spimemio.xfer.obuffer[1]
.sym 99343 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 99344 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 99347 $false
.sym 99348 soc.cpu.mem_wstrb[0]
.sym 99349 resetn$2
.sym 99350 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 99365 $abc$72873$new_n5659_
.sym 99366 soc.spimemio.din_data[3]
.sym 99367 $abc$72873$new_n7613_
.sym 99368 $abc$72873$new_n7612_
.sym 99369 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67756
.sym 99370 clk_16mhz$2$2
.sym 99371 $false
.sym 99376 soc.memory.rdata[30]
.sym 99452 $false
.sym 99453 $false
.sym 99454 $abc$72873$new_n4811_
.sym 99455 soc.spimemio.rdata[28]
.sym 99458 soc.cpu.cpuregs_rs1[30]
.sym 99459 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 99460 soc.cpu.timer[30]
.sym 99461 soc.cpu.instr_timer
.sym 99464 soc.cpu.instr_rdcycle
.sym 99465 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 99466 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18297_Y_new_inv_
.sym 99467 soc.cpu.count_cycle[1]
.sym 99470 $false
.sym 99471 soc.cpu.pcpi_div.outsign
.sym 99472 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[23]
.sym 99473 soc.cpu.pcpi_div.quotient[23]
.sym 99476 $false
.sym 99477 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32973_new_inv_
.sym 99478 soc.cpu.instr_rdcycleh
.sym 99479 soc.cpu.count_cycle[33]
.sym 99482 $false
.sym 99483 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32865_new_inv_
.sym 99484 soc.cpu.instr_rdcycleh
.sym 99485 soc.cpu.count_cycle[60]
.sym 99488 $abc$72873$new_n6954_
.sym 99489 soc.cpu.cpuregs_rs1[22]
.sym 99490 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[22]
.sym 99491 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 99492 $true
.sym 99493 clk_16mhz$2$2
.sym 99494 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 99499 soc.memory.rdata[27]
.sym 99569 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 99570 soc.cpu.pcpi_div.pcpi_wr
.sym 99571 soc.cpu.pcpi_div.pcpi_rd[29]
.sym 99572 soc.cpu.pcpi_mul.pcpi_rd[29]
.sym 99575 soc.cpu.cpu_state[2]
.sym 99576 $abc$72873$new_n8383_
.sym 99577 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33301[0]_new_inv_
.sym 99578 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[4]_new_
.sym 99581 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 99582 soc.cpu.pcpi_div.pcpi_wr
.sym 99583 soc.cpu.pcpi_div.pcpi_rd[4]
.sym 99584 soc.cpu.pcpi_mul.pcpi_rd[4]
.sym 99587 $false
.sym 99588 soc.cpu.pcpi_div.outsign
.sym 99589 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[13]
.sym 99590 soc.cpu.pcpi_div.quotient[13]
.sym 99593 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 99594 soc.cpu.pcpi_div.pcpi_wr
.sym 99595 soc.cpu.pcpi_div.pcpi_rd[27]
.sym 99596 soc.cpu.pcpi_mul.pcpi_rd[27]
.sym 99599 $false
.sym 99600 $abc$72873$new_n8384_
.sym 99601 soc.cpu.cpuregs_rs1[4]
.sym 99602 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 99605 $false
.sym 99606 soc.cpu.cpu_state[2]
.sym 99607 $abc$72873$new_n8655_
.sym 99608 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17060_Y_new_inv_
.sym 99611 soc.cpu.pcpi_div.instr_divu
.sym 99612 soc.cpu.pcpi_div.instr_div
.sym 99613 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[14]_new_inv_
.sym 99614 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[14]_new_inv_
.sym 99615 $true
.sym 99616 clk_16mhz$2$2
.sym 99617 $false
.sym 99622 soc.memory.rdata[26]
.sym 99692 $false
.sym 99693 $abc$72873$new_n8676_
.sym 99694 soc.cpu.cpuregs_rs1[31]
.sym 99695 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 99698 soc.cpu.cpu_state[2]
.sym 99699 $abc$72873$new_n8635_
.sym 99700 soc.cpu.cpuregs_rs1[27]
.sym 99701 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 99704 soc.ram_ready
.sym 99705 $abc$72873$new_n4811_
.sym 99706 $abc$72873$new_n5135_
.sym 99707 soc.memory.rdata[27]
.sym 99710 $false
.sym 99711 $false
.sym 99712 soc.cpu.cpuregs_rs1[22]
.sym 99713 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 99716 $false
.sym 99717 soc.cpu.pcpi_div.start$2
.sym 99718 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[54]_new_inv_
.sym 99719 soc.cpu.pcpi_div.divisor[55]
.sym 99722 $false
.sym 99723 soc.cpu.pcpi_div.start$2
.sym 99724 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[60]_new_inv_
.sym 99725 soc.cpu.pcpi_div.divisor[61]
.sym 99728 $false
.sym 99729 soc.cpu.pcpi_div.start$2
.sym 99730 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[61]_new_inv_
.sym 99731 soc.cpu.pcpi_div.divisor[62]
.sym 99734 $false
.sym 99735 soc.cpu.pcpi_div.start$2
.sym 99736 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[59]_new_inv_
.sym 99737 soc.cpu.pcpi_div.divisor[60]
.sym 99738 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 99739 clk_16mhz$2$2
.sym 99740 $false
.sym 99745 soc.memory.rdata[23]
.sym 99815 soc.ram_ready
.sym 99816 $abc$72873$new_n4811_
.sym 99817 $abc$72873$new_n5099_
.sym 99818 soc.memory.rdata[21]
.sym 99821 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 99822 iomem_rdata[14]
.sym 99823 $abc$72873$new_n5168_
.sym 99824 $abc$72873$new_n5170_
.sym 99827 $false
.sym 99828 $false
.sym 99829 $abc$72873$soc.cpu.mem_la_write_new_
.sym 99830 soc.cpu.trap
.sym 99833 $false
.sym 99834 soc.cpu.pcpi_div.outsign
.sym 99835 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[8]
.sym 99836 soc.cpu.pcpi_div.dividend[8]
.sym 99839 $false
.sym 99840 $false
.sym 99841 $abc$72873$new_n4811_
.sym 99842 soc.spimemio.rdata[14]
.sym 99845 $false
.sym 99846 $abc$72873$new_n6697_
.sym 99847 soc.cpu.mem_rdata_latched[6]
.sym 99848 $abc$72873$techmap\soc.cpu.$procmux$5390_Y[1]_new_inv_
.sym 99851 $false
.sym 99852 $abc$72873$new_n6702_
.sym 99853 $abc$72873$techmap\soc.cpu.$procmux$5390_Y[3]_new_inv_
.sym 99854 $abc$72873$new_n6697_
.sym 99857 soc.cpu.pcpi_div.instr_divu
.sym 99858 soc.cpu.pcpi_div.instr_div
.sym 99859 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[20]_new_inv_
.sym 99860 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[20]_new_inv_
.sym 99861 $true
.sym 99862 clk_16mhz$2$2
.sym 99863 $false
.sym 99868 soc.memory.rdata[22]
.sym 99938 soc.cpu.mem_wordsize[1]
.sym 99939 soc.cpu.mem_wordsize[0]
.sym 99940 soc.cpu.reg_op1[1]
.sym 99941 soc.cpu.reg_op1[0]
.sym 99944 $false
.sym 99945 soc.cpu.mem_xfer
.sym 99946 $abc$72873$soc.cpu.mem_rdata_latched[18]_new_inv_
.sym 99947 soc.cpu.mem_rdata_q[18]
.sym 99950 $false
.sym 99951 $false
.sym 99952 $abc$72873$soc.cpu.mem_la_write_new_
.sym 99953 $abc$72873$soc.cpu.mem_la_wstrb[2]_new_inv_
.sym 99956 $false
.sym 99957 writeEncoderI
.sym 99958 encoderL.encoderCount[7]
.sym 99959 encoderDataI[7]
.sym 99962 $false
.sym 99963 soc.cpu.pcpi_div.start$2
.sym 99964 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[38]_new_inv_
.sym 99965 soc.cpu.pcpi_div.divisor[39]
.sym 99974 $false
.sym 99975 soc.cpu.pcpi_div.start$2
.sym 99976 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[53]_new_inv_
.sym 99977 soc.cpu.pcpi_div.divisor[54]
.sym 99980 $false
.sym 99981 soc.cpu.pcpi_div.start$2
.sym 99982 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[46]_new_inv_
.sym 99983 soc.cpu.pcpi_div.divisor[47]
.sym 99984 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 99985 clk_16mhz$2$2
.sym 99986 $false
.sym 99991 soc.memory.rdata[21]
.sym 100067 $false
.sym 100068 encoderL.encoderCounter[1]
.sym 100069 $abc$72873$techmap\encoderL.$procmux$2678_Y[9]_new_inv_
.sym 100070 $abc$72873$techmap\encoderL.$procmux$2675_Y[9]_new_inv_
.sym 100073 $false
.sym 100074 encoderL.encoderCounter[1]
.sym 100075 $abc$72873$techmap\encoderL.$procmux$2678_Y[6]_new_inv_
.sym 100076 $abc$72873$techmap\encoderL.$procmux$2675_Y[6]_new_inv_
.sym 100079 $false
.sym 100080 encoderL.encoderCounter[1]
.sym 100081 $abc$72873$techmap\encoderL.$procmux$2678_Y[7]_new_inv_
.sym 100082 $abc$72873$techmap\encoderL.$procmux$2675_Y[7]_new_inv_
.sym 100091 $false
.sym 100092 encoderL.encoderCounter[1]
.sym 100093 $abc$72873$techmap\encoderL.$procmux$2678_Y[4]_new_inv_
.sym 100094 $abc$72873$techmap\encoderL.$procmux$2675_Y[4]_new_inv_
.sym 100097 $false
.sym 100098 encoderL.encoderCounter[1]
.sym 100099 $abc$72873$techmap\encoderL.$procmux$2678_Y[14]_new_inv_
.sym 100100 $abc$72873$techmap\encoderL.$procmux$2675_Y[14]_new_inv_
.sym 100103 encoderL.encoderCounter[1]
.sym 100104 encoderL.encoderCount[0]
.sym 100105 writeEncoderI
.sym 100106 encoderDataI[0]
.sym 100107 $true
.sym 100108 clk_16mhz$2$2
.sym 100109 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 100114 soc.memory.rdata[20]
.sym 100184 soc.cpu.pcpi_div.divisor[49]
.sym 100185 soc.cpu.pcpi_div.divisor[46]
.sym 100186 soc.cpu.pcpi_div.divisor[45]
.sym 100187 soc.cpu.pcpi_div.divisor[38]
.sym 100190 $false
.sym 100191 $false
.sym 100192 $false
.sym 100193 soc.cpu.pcpi_div.divisor[46]
.sym 100196 $false
.sym 100197 $false
.sym 100198 $false
.sym 100199 soc.cpu.pcpi_div.divisor[38]
.sym 100202 $false
.sym 100203 soc.cpu.pcpi_div.start$2
.sym 100204 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[32]_new_inv_
.sym 100205 soc.cpu.pcpi_div.divisor[33]
.sym 100208 $false
.sym 100209 soc.cpu.pcpi_div.start$2
.sym 100210 soc.cpu.reg_op2[0]
.sym 100211 soc.cpu.pcpi_div.divisor[32]
.sym 100214 $false
.sym 100215 soc.cpu.pcpi_div.start$2
.sym 100216 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[36]_new_inv_
.sym 100217 soc.cpu.pcpi_div.divisor[37]
.sym 100220 $false
.sym 100221 soc.cpu.pcpi_div.start$2
.sym 100222 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[45]_new_inv_
.sym 100223 soc.cpu.pcpi_div.divisor[46]
.sym 100226 $false
.sym 100227 soc.cpu.pcpi_div.start$2
.sym 100228 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[37]_new_inv_
.sym 100229 soc.cpu.pcpi_div.divisor[38]
.sym 100230 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 100231 clk_16mhz$2$2
.sym 100232 $false
.sym 100307 $false
.sym 100308 $false
.sym 100309 $false
.sym 100310 soc.cpu.reg_op1[1]
.sym 100319 $false
.sym 100320 soc.cpu.reg_op1[31]
.sym 100321 soc.cpu.pcpi_div.instr_div
.sym 100322 soc.cpu.pcpi_div.instr_rem
.sym 100325 $false
.sym 100326 writeEncoderI
.sym 100327 encoderL.encoderCount[2]
.sym 100328 encoderDataI[2]
.sym 100331 $false
.sym 100332 $false
.sym 100333 $false
.sym 100334 soc.cpu.pcpi_div.divisor[49]
.sym 100337 $false
.sym 100338 $false
.sym 100339 $false
.sym 100340 soc.cpu.pcpi_div.divisor[40]
.sym 100343 $false
.sym 100344 encoderL.encoderCounter[1]
.sym 100345 $abc$72873$techmap\encoderL.$procmux$2678_Y[2]_new_inv_
.sym 100346 $abc$72873$techmap\encoderL.$procmux$2675_Y[2]_new_inv_
.sym 100353 $true
.sym 100354 clk_16mhz$2$2
.sym 100355 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 100430 soc.cpu.pcpi_div.divisor[62]
.sym 100431 soc.cpu.pcpi_div.divisor[57]
.sym 100432 soc.cpu.pcpi_div.divisor[37]
.sym 100433 soc.cpu.pcpi_div.divisor[32]
.sym 100436 $false
.sym 100437 $false
.sym 100438 $false
.sym 100439 soc.cpu.reg_op1[13]
.sym 100442 $false
.sym 100443 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 100444 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[13]
.sym 100445 soc.cpu.reg_op1[13]
.sym 100448 $false
.sym 100449 $false
.sym 100450 $false
.sym 100451 soc.cpu.reg_op1[3]
.sym 100454 $false
.sym 100455 $false
.sym 100456 $false
.sym 100457 soc.cpu.reg_op1[0]
.sym 100460 $false
.sym 100461 $abc$72873$new_n6071_
.sym 100462 soc.cpu.pcpi_div.divisor[36]
.sym 100463 soc.cpu.pcpi_div.divisor[35]
.sym 100466 soc.cpu.pcpi_div.divisor[7]
.sym 100467 $false
.sym 100468 $false
.sym 100469 $false
.sym 100472 soc.cpu.pcpi_div.divisor[14]
.sym 100473 $false
.sym 100474 $false
.sym 100475 $false
.sym 100476 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 100477 clk_16mhz$2$2
.sym 100478 soc.cpu.pcpi_div.start$2
.sym 100553 $false
.sym 100554 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 100555 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[10]
.sym 100556 soc.cpu.reg_op1[10]
.sym 100559 $false
.sym 100560 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 100561 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[20]
.sym 100562 soc.cpu.reg_op1[20]
.sym 100565 $false
.sym 100566 $false
.sym 100567 $false
.sym 100568 soc.cpu.reg_op1[5]
.sym 100571 $false
.sym 100572 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 100573 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[23]
.sym 100574 soc.cpu.reg_op1[23]
.sym 100577 $false
.sym 100578 $false
.sym 100579 $false
.sym 100580 soc.cpu.pcpi_div.divisor[29]
.sym 100583 soc.spimemio.buffer[21]
.sym 100584 $false
.sym 100585 $false
.sym 100586 $false
.sym 100589 soc.spimemio.xfer.ibuffer[4]
.sym 100590 $false
.sym 100591 $false
.sym 100592 $false
.sym 100595 soc.spimemio.buffer[14]
.sym 100596 $false
.sym 100597 $false
.sym 100598 $false
.sym 100599 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 100600 clk_16mhz$2$2
.sym 100601 $false
.sym 100676 $false
.sym 100677 $false
.sym 100678 $false
.sym 100679 soc.cpu.pcpi_div.divisor[36]
.sym 100682 $false
.sym 100683 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 100684 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[21]
.sym 100685 soc.cpu.reg_op1[21]
.sym 100688 $false
.sym 100689 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 100690 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[22]
.sym 100691 soc.cpu.reg_op1[22]
.sym 100694 soc.cpu.mem_state[0]
.sym 100695 soc.cpu.mem_state[1]
.sym 100696 soc.cpu.mem_la_read
.sym 100697 soc.cpu.mem_xfer
.sym 100700 $false
.sym 100701 $false
.sym 100702 $false
.sym 100703 soc.cpu.pcpi_div.divisor[32]
.sym 100706 $false
.sym 100707 $false
.sym 100708 soc.cpu.trap
.sym 100709 resetn$2
.sym 100712 $abc$72873$new_n5440_
.sym 100713 $abc$72873$new_n5433_
.sym 100714 $abc$72873$new_n5439_
.sym 100715 soc.cpu.mem_do_wdata
.sym 100718 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$29179[0]_new_inv_
.sym 100719 $abc$72873$techmap$techmap\soc.cpu.$procmux$5225.$and$/usr/local/bin/../share/yosys/techmap.v:434$16596_Y[1]_new_
.sym 100720 $abc$72873$auto$simplemap.cc:168:logic_reduce$22060_new_inv_
.sym 100721 soc.cpu.mem_do_wdata
.sym 100722 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47598
.sym 100723 clk_16mhz$2$2
.sym 100724 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$46048[1]
.sym 100799 $false
.sym 100800 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 100801 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[28]
.sym 100802 soc.cpu.reg_op1[28]
.sym 100805 $false
.sym 100806 $false
.sym 100807 $false
.sym 100808 soc.cpu.reg_op1[11]
.sym 100811 $false
.sym 100812 $false
.sym 100813 $false
.sym 100814 soc.cpu.reg_op1[10]
.sym 100817 $false
.sym 100818 $false
.sym 100819 $false
.sym 100820 soc.cpu.reg_op1[18]
.sym 100823 $false
.sym 100824 $false
.sym 100825 $false
.sym 100826 soc.cpu.reg_op1[21]
.sym 100829 $false
.sym 100830 $false
.sym 100831 $false
.sym 100832 soc.cpu.reg_op1[20]
.sym 100835 soc.cpu.mem_wdata[31]
.sym 100836 $false
.sym 100837 $false
.sym 100838 $false
.sym 100841 soc.cpu.mem_wdata[25]
.sym 100842 $false
.sym 100843 $false
.sym 100844 $false
.sym 100845 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45065
.sym 100846 clk_16mhz$2$2
.sym 100847 $false
.sym 100922 $false
.sym 100923 $false
.sym 100924 $false
.sym 100925 soc.cpu.reg_op1[15]
.sym 100928 $false
.sym 100929 $false
.sym 100930 $false
.sym 100931 soc.cpu.reg_op1[9]
.sym 100934 $false
.sym 100935 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 100936 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[17]
.sym 100937 soc.cpu.reg_op1[17]
.sym 100940 $false
.sym 100941 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 100942 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[24]
.sym 100943 soc.cpu.reg_op1[24]
.sym 100946 $false
.sym 100947 pinEncoderIB$2
.sym 100948 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[20]
.sym 100949 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[20]
.sym 100952 $false
.sym 100953 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 100954 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[30]
.sym 100955 soc.cpu.reg_op1[30]
.sym 100958 $false
.sym 100959 $false
.sym 100960 $false
.sym 100961 soc.cpu.reg_op1[14]
.sym 100964 $false
.sym 100965 soc.cpu.pcpi_div.start$2
.sym 100966 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[30]_new_inv_
.sym 100967 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[30]
.sym 100968 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 100969 clk_16mhz$2$2
.sym 100970 $false
.sym 101045 $false
.sym 101046 $false
.sym 101047 $false
.sym 101048 soc.cpu.reg_op1[17]
.sym 101051 $false
.sym 101052 writeEncoderI
.sym 101053 encoderL.encoderCount[25]
.sym 101054 encoderDataI[25]
.sym 101057 $false
.sym 101058 $false
.sym 101059 $false
.sym 101060 soc.cpu.reg_op1[24]
.sym 101063 $false
.sym 101064 writeEncoderI
.sym 101065 encoderL.encoderCount[18]
.sym 101066 encoderDataI[18]
.sym 101069 $false
.sym 101070 $false
.sym 101071 $false
.sym 101072 soc.cpu.reg_op1[23]
.sym 101075 $false
.sym 101076 pinEncoderIB$2
.sym 101077 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[25]
.sym 101078 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[25]
.sym 101081 $false
.sym 101082 $false
.sym 101083 $false
.sym 101084 soc.cpu.reg_op1[16]
.sym 101087 $false
.sym 101088 $false
.sym 101089 $false
.sym 101090 soc.cpu.reg_op1[22]
.sym 101168 $false
.sym 101169 $false
.sym 101170 $false
.sym 101171 soc.cpu.reg_op1[29]
.sym 101174 $false
.sym 101175 $false
.sym 101176 $false
.sym 101177 soc.cpu.reg_op1[28]
.sym 101186 $false
.sym 101187 $false
.sym 101188 $false
.sym 101189 soc.cpu.pcpi_div.divisor[57]
.sym 101192 $false
.sym 101193 $false
.sym 101194 $false
.sym 101195 soc.cpu.reg_op1[30]
.sym 101198 $false
.sym 101199 $false
.sym 101200 $false
.sym 101201 soc.cpu.reg_op1[27]
.sym 101204 $false
.sym 101205 $false
.sym 101206 $false
.sym 101207 soc.cpu.reg_op1[26]
.sym 101210 $false
.sym 101211 $false
.sym 101212 $false
.sym 101213 soc.cpu.reg_op1[25]
.sym 101219 pinEncoderIB$2
.sym 101262 pwmDB.pwm_counter
.sym 101319 $auto$alumacc.cc:474:replace_alu$7735.C[2]
.sym 101320 soc.simpleuart.send_bitcnt[3]
.sym 101323 soc.simpleuart.send_bitcnt[1]
.sym 101324 soc.simpleuart.send_bitcnt[0]
.sym 101735 $abc$72873$auto$alumacc.cc:491:replace_alu$7539[31]
.sym 101736 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[19]
.sym 101737 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 101738 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[10]
.sym 101739 $abc$72873$techmap\soc.simpleuart.$procmux$5801_Y[2]
.sym 101740 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[11]
.sym 101741 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177
.sym 101742 soc.simpleuart.cfg_divider[6]
.sym 101837 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[18]
.sym 101839 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[22]
.sym 101840 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[21]
.sym 101841 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[5]
.sym 101843 encoderDataD[29]
.sym 101845 $undef
.sym 101846 $undef
.sym 101847 $undef
.sym 101848 $undef
.sym 101849 $undef
.sym 101850 $undef
.sym 101851 $undef
.sym 101852 $undef
.sym 101853 soc.cpu.mem_addr[2]
.sym 101854 soc.cpu.mem_addr[3]
.sym 101855 soc.cpu.mem_addr[12]
.sym 101856 soc.cpu.mem_addr[4]
.sym 101857 soc.cpu.mem_addr[5]
.sym 101858 soc.cpu.mem_addr[6]
.sym 101859 soc.cpu.mem_addr[7]
.sym 101860 soc.cpu.mem_addr[8]
.sym 101861 soc.cpu.mem_addr[9]
.sym 101862 soc.cpu.mem_addr[10]
.sym 101863 soc.cpu.mem_addr[11]
.sym 101864 clk_16mhz$2$2
.sym 101865 $true
.sym 101866 $true$2
.sym 101867 $undef
.sym 101868 soc.cpu.mem_wdata[11]
.sym 101869 $undef
.sym 101870 $undef
.sym 101871 $undef
.sym 101872 $undef
.sym 101873 $undef
.sym 101874 $undef
.sym 101939 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[20]
.sym 101940 $abc$72873$new_n5822_
.sym 101941 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[29]
.sym 101942 pwm_connectorDF[19]
.sym 101943 pwm_connectorDF[22]
.sym 101944 pwm_connectorDF[20]
.sym 101945 pwm_connectorDF[21]
.sym 101946 pwm_connectorDF[18]
.sym 101947 $undef
.sym 101948 $undef
.sym 101949 $undef
.sym 101950 $undef
.sym 101951 $undef
.sym 101952 $undef
.sym 101953 $undef
.sym 101954 $undef
.sym 101955 soc.cpu.mem_addr[2]
.sym 101956 soc.cpu.mem_addr[3]
.sym 101957 soc.cpu.mem_addr[12]
.sym 101958 soc.cpu.mem_addr[4]
.sym 101959 soc.cpu.mem_addr[5]
.sym 101960 soc.cpu.mem_addr[6]
.sym 101961 soc.cpu.mem_addr[7]
.sym 101962 soc.cpu.mem_addr[8]
.sym 101963 soc.cpu.mem_addr[9]
.sym 101964 soc.cpu.mem_addr[10]
.sym 101965 soc.cpu.mem_addr[11]
.sym 101966 clk_16mhz$2$2
.sym 101967 soc.memory.wen[1]
.sym 101968 $undef
.sym 101969 $undef
.sym 101970 $undef
.sym 101971 soc.cpu.mem_wdata[10]
.sym 101972 $undef
.sym 101973 $undef
.sym 101974 $undef
.sym 101975 $undef
.sym 101976 $true$2
.sym 102041 $abc$72873$new_n5988_
.sym 102042 $abc$72873$new_n5144_
.sym 102043 $abc$72873$new_n5279_
.sym 102044 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41588
.sym 102045 $abc$72873$new_n5140_
.sym 102046 $abc$72873$new_n5075_
.sym 102047 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42116
.sym 102048 soc.simpleuart.cfg_divider[11]
.sym 102049 $undef
.sym 102050 $undef
.sym 102051 $undef
.sym 102052 $undef
.sym 102053 $undef
.sym 102054 $undef
.sym 102055 $undef
.sym 102056 $undef
.sym 102057 soc.cpu.mem_addr[2]
.sym 102058 soc.cpu.mem_addr[3]
.sym 102059 soc.cpu.mem_addr[12]
.sym 102060 soc.cpu.mem_addr[4]
.sym 102061 soc.cpu.mem_addr[5]
.sym 102062 soc.cpu.mem_addr[6]
.sym 102063 soc.cpu.mem_addr[7]
.sym 102064 soc.cpu.mem_addr[8]
.sym 102065 soc.cpu.mem_addr[9]
.sym 102066 soc.cpu.mem_addr[10]
.sym 102067 soc.cpu.mem_addr[11]
.sym 102068 clk_16mhz$2$2
.sym 102069 $true
.sym 102070 $true$2
.sym 102071 $undef
.sym 102072 soc.cpu.mem_wdata[13]
.sym 102073 $undef
.sym 102074 $undef
.sym 102075 $undef
.sym 102076 $undef
.sym 102077 $undef
.sym 102078 $undef
.sym 102143 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41324
.sym 102144 $abc$72873$new_n4852_
.sym 102145 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42644
.sym 102146 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41060
.sym 102147 $abc$72873$new_n5169_
.sym 102148 $abc$72873$techmap\soc.$logic_not$picosoc.v:189$1218_Y_new_
.sym 102149 pwm_connectorDB[19]
.sym 102150 pwm_connectorDB[20]
.sym 102151 $undef
.sym 102152 $undef
.sym 102153 $undef
.sym 102154 $undef
.sym 102155 $undef
.sym 102156 $undef
.sym 102157 $undef
.sym 102158 $undef
.sym 102159 soc.cpu.mem_addr[2]
.sym 102160 soc.cpu.mem_addr[3]
.sym 102161 soc.cpu.mem_addr[12]
.sym 102162 soc.cpu.mem_addr[4]
.sym 102163 soc.cpu.mem_addr[5]
.sym 102164 soc.cpu.mem_addr[6]
.sym 102165 soc.cpu.mem_addr[7]
.sym 102166 soc.cpu.mem_addr[8]
.sym 102167 soc.cpu.mem_addr[9]
.sym 102168 soc.cpu.mem_addr[10]
.sym 102169 soc.cpu.mem_addr[11]
.sym 102170 clk_16mhz$2$2
.sym 102171 soc.memory.wen[1]
.sym 102172 $undef
.sym 102173 $undef
.sym 102174 $undef
.sym 102175 soc.cpu.mem_wdata[12]
.sym 102176 $undef
.sym 102177 $undef
.sym 102178 $undef
.sym 102179 $undef
.sym 102180 $true$2
.sym 102245 flash_clk$2
.sym 102246 $abc$72873$new_n5952_
.sym 102247 $abc$72873$new_n5231_
.sym 102248 $abc$72873$new_n4861_
.sym 102249 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58165
.sym 102250 $abc$72873$new_n5232_
.sym 102251 $abc$72873$new_n5278_
.sym 102252 soc.simpleuart.send_dummy
.sym 102253 $undef
.sym 102254 $undef
.sym 102255 $undef
.sym 102256 $undef
.sym 102257 $undef
.sym 102258 $undef
.sym 102259 $undef
.sym 102260 $undef
.sym 102261 soc.cpu.mem_addr[2]
.sym 102262 soc.cpu.mem_addr[3]
.sym 102263 soc.cpu.mem_addr[12]
.sym 102264 soc.cpu.mem_addr[4]
.sym 102265 soc.cpu.mem_addr[5]
.sym 102266 soc.cpu.mem_addr[6]
.sym 102267 soc.cpu.mem_addr[7]
.sym 102268 soc.cpu.mem_addr[8]
.sym 102269 soc.cpu.mem_addr[9]
.sym 102270 soc.cpu.mem_addr[10]
.sym 102271 soc.cpu.mem_addr[11]
.sym 102272 clk_16mhz$2$2
.sym 102273 $true
.sym 102274 $true$2
.sym 102275 $undef
.sym 102276 soc.cpu.mem_wdata[9]
.sym 102277 $undef
.sym 102278 $undef
.sym 102279 $undef
.sym 102280 $undef
.sym 102281 $undef
.sym 102282 $undef
.sym 102347 $abc$72873$new_n5100_
.sym 102348 $abc$72873$new_n7574_
.sym 102349 $abc$72873$new_n4823_
.sym 102351 $abc$72873$new_n5135_
.sym 102352 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57501
.sym 102353 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6200.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y_new_
.sym 102354 pwm_connectorDB[18]
.sym 102355 $undef
.sym 102356 $undef
.sym 102357 $undef
.sym 102358 $undef
.sym 102359 $undef
.sym 102360 $undef
.sym 102361 $undef
.sym 102362 $undef
.sym 102363 soc.cpu.mem_addr[2]
.sym 102364 soc.cpu.mem_addr[3]
.sym 102365 soc.cpu.mem_addr[12]
.sym 102366 soc.cpu.mem_addr[4]
.sym 102367 soc.cpu.mem_addr[5]
.sym 102368 soc.cpu.mem_addr[6]
.sym 102369 soc.cpu.mem_addr[7]
.sym 102370 soc.cpu.mem_addr[8]
.sym 102371 soc.cpu.mem_addr[9]
.sym 102372 soc.cpu.mem_addr[10]
.sym 102373 soc.cpu.mem_addr[11]
.sym 102374 clk_16mhz$2$2
.sym 102375 soc.memory.wen[1]
.sym 102376 $undef
.sym 102377 $undef
.sym 102378 $undef
.sym 102379 soc.cpu.mem_wdata[8]
.sym 102380 $undef
.sym 102381 $undef
.sym 102382 $undef
.sym 102383 $undef
.sym 102384 $true$2
.sym 102451 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58526
.sym 102453 $abc$72873$new_n7580_
.sym 102454 $abc$72873$new_n7579_
.sym 102456 soc.spimemio.config_en
.sym 102457 $undef
.sym 102458 $undef
.sym 102459 $undef
.sym 102460 $undef
.sym 102461 $undef
.sym 102462 $undef
.sym 102463 $undef
.sym 102464 $undef
.sym 102465 soc.cpu.mem_addr[2]
.sym 102466 soc.cpu.mem_addr[3]
.sym 102467 soc.cpu.mem_addr[12]
.sym 102468 soc.cpu.mem_addr[4]
.sym 102469 soc.cpu.mem_addr[5]
.sym 102470 soc.cpu.mem_addr[6]
.sym 102471 soc.cpu.mem_addr[7]
.sym 102472 soc.cpu.mem_addr[8]
.sym 102473 soc.cpu.mem_addr[9]
.sym 102474 soc.cpu.mem_addr[10]
.sym 102475 soc.cpu.mem_addr[11]
.sym 102476 clk_16mhz$2$2
.sym 102477 $true
.sym 102478 $true$2
.sym 102479 $undef
.sym 102480 soc.cpu.mem_wdata[25]
.sym 102481 $undef
.sym 102482 $undef
.sym 102483 $undef
.sym 102484 $undef
.sym 102485 $undef
.sym 102486 $undef
.sym 102551 $abc$72873$new_n8374_
.sym 102552 $abc$72873$techmap\encoderR.$procmux$2675_Y[26]_new_inv_
.sym 102554 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18299_Y_new_inv_
.sym 102555 $abc$72873$auto$simplemap.cc:168:logic_reduce$11774
.sym 102556 $abc$72873$new_n5234_
.sym 102558 soc.cpu.mem_wdata[0]
.sym 102559 $undef
.sym 102560 $undef
.sym 102561 $undef
.sym 102562 $undef
.sym 102563 $undef
.sym 102564 $undef
.sym 102565 $undef
.sym 102566 $undef
.sym 102567 soc.cpu.mem_addr[2]
.sym 102568 soc.cpu.mem_addr[3]
.sym 102569 soc.cpu.mem_addr[12]
.sym 102570 soc.cpu.mem_addr[4]
.sym 102571 soc.cpu.mem_addr[5]
.sym 102572 soc.cpu.mem_addr[6]
.sym 102573 soc.cpu.mem_addr[7]
.sym 102574 soc.cpu.mem_addr[8]
.sym 102575 soc.cpu.mem_addr[9]
.sym 102576 soc.cpu.mem_addr[10]
.sym 102577 soc.cpu.mem_addr[11]
.sym 102578 clk_16mhz$2$2
.sym 102579 soc.memory.wen[3]
.sym 102580 $undef
.sym 102581 $undef
.sym 102582 $undef
.sym 102583 soc.cpu.mem_wdata[24]
.sym 102584 $undef
.sym 102585 $undef
.sym 102586 $undef
.sym 102587 $undef
.sym 102588 $true$2
.sym 102653 $abc$72873$new_n7565_
.sym 102654 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_
.sym 102657 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[3]_new_
.sym 102658 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[23]_new_
.sym 102659 soc.cpu.pcpi_insn[14]
.sym 102661 $undef
.sym 102662 $undef
.sym 102663 $undef
.sym 102664 $undef
.sym 102665 $undef
.sym 102666 $undef
.sym 102667 $undef
.sym 102668 $undef
.sym 102669 soc.cpu.mem_addr[2]
.sym 102670 soc.cpu.mem_addr[3]
.sym 102671 soc.cpu.mem_addr[12]
.sym 102672 soc.cpu.mem_addr[4]
.sym 102673 soc.cpu.mem_addr[5]
.sym 102674 soc.cpu.mem_addr[6]
.sym 102675 soc.cpu.mem_addr[7]
.sym 102676 soc.cpu.mem_addr[8]
.sym 102677 soc.cpu.mem_addr[9]
.sym 102678 soc.cpu.mem_addr[10]
.sym 102679 soc.cpu.mem_addr[11]
.sym 102680 clk_16mhz$2$2
.sym 102681 $true
.sym 102682 $true$2
.sym 102683 $undef
.sym 102684 soc.cpu.mem_wdata[29]
.sym 102685 $undef
.sym 102686 $undef
.sym 102687 $undef
.sym 102688 $undef
.sym 102689 $undef
.sym 102690 $undef
.sym 102755 $abc$72873$new_n7630_
.sym 102756 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18292_Y[13]_new_inv_
.sym 102757 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[6]_new_
.sym 102758 $abc$72873$new_n7629_
.sym 102759 $abc$72873$new_n7614_
.sym 102760 soc.spimemio.config_ddr
.sym 102761 soc.spimemio.config_dummy[1]
.sym 102762 soc.spimemio.config_dummy[3]
.sym 102763 $undef
.sym 102764 $undef
.sym 102765 $undef
.sym 102766 $undef
.sym 102767 $undef
.sym 102768 $undef
.sym 102769 $undef
.sym 102770 $undef
.sym 102771 soc.cpu.mem_addr[2]
.sym 102772 soc.cpu.mem_addr[3]
.sym 102773 soc.cpu.mem_addr[12]
.sym 102774 soc.cpu.mem_addr[4]
.sym 102775 soc.cpu.mem_addr[5]
.sym 102776 soc.cpu.mem_addr[6]
.sym 102777 soc.cpu.mem_addr[7]
.sym 102778 soc.cpu.mem_addr[8]
.sym 102779 soc.cpu.mem_addr[9]
.sym 102780 soc.cpu.mem_addr[10]
.sym 102781 soc.cpu.mem_addr[11]
.sym 102782 clk_16mhz$2$2
.sym 102783 soc.memory.wen[3]
.sym 102784 $undef
.sym 102785 $undef
.sym 102786 $undef
.sym 102787 soc.cpu.mem_wdata[28]
.sym 102788 $undef
.sym 102789 $undef
.sym 102790 $undef
.sym 102791 $undef
.sym 102792 $true$2
.sym 102857 $abc$72873$new_n7623_
.sym 102858 $abc$72873$new_n5174_
.sym 102859 $abc$72873$soc.spimemio.xfer.next_obuffer[5]_new_
.sym 102860 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[5]_new_
.sym 102861 $abc$72873$new_n7625_
.sym 102862 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[12]_new_inv_
.sym 102863 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[5]_new_
.sym 102864 soc.cpu.pcpi_div.quotient[12]
.sym 102865 $undef
.sym 102866 $undef
.sym 102867 $undef
.sym 102868 $undef
.sym 102869 $undef
.sym 102870 $undef
.sym 102871 $undef
.sym 102872 $undef
.sym 102873 soc.cpu.mem_addr[2]
.sym 102874 soc.cpu.mem_addr[3]
.sym 102875 soc.cpu.mem_addr[12]
.sym 102876 soc.cpu.mem_addr[4]
.sym 102877 soc.cpu.mem_addr[5]
.sym 102878 soc.cpu.mem_addr[6]
.sym 102879 soc.cpu.mem_addr[7]
.sym 102880 soc.cpu.mem_addr[8]
.sym 102881 soc.cpu.mem_addr[9]
.sym 102882 soc.cpu.mem_addr[10]
.sym 102883 soc.cpu.mem_addr[11]
.sym 102884 clk_16mhz$2$2
.sym 102885 $true
.sym 102886 $true$2
.sym 102887 $undef
.sym 102888 soc.cpu.mem_wdata[15]
.sym 102889 $undef
.sym 102890 $undef
.sym 102891 $undef
.sym 102892 $undef
.sym 102893 $undef
.sym 102894 $undef
.sym 102959 $abc$72873$auto$rtlil.cc:1981:NotGate$72741
.sym 102960 $abc$72873$new_n7612_
.sym 102961 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18308_Y_new_inv_
.sym 102962 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[23]
.sym 102963 soc.cpu.pcpi_div.instr_remu
.sym 102964 soc.cpu.pcpi_div.instr_rem
.sym 102965 soc.cpu.pcpi_div.instr_div
.sym 102966 soc.cpu.pcpi_div.instr_divu
.sym 102967 $undef
.sym 102968 $undef
.sym 102969 $undef
.sym 102970 $undef
.sym 102971 $undef
.sym 102972 $undef
.sym 102973 $undef
.sym 102974 $undef
.sym 102975 soc.cpu.mem_addr[2]
.sym 102976 soc.cpu.mem_addr[3]
.sym 102977 soc.cpu.mem_addr[12]
.sym 102978 soc.cpu.mem_addr[4]
.sym 102979 soc.cpu.mem_addr[5]
.sym 102980 soc.cpu.mem_addr[6]
.sym 102981 soc.cpu.mem_addr[7]
.sym 102982 soc.cpu.mem_addr[8]
.sym 102983 soc.cpu.mem_addr[9]
.sym 102984 soc.cpu.mem_addr[10]
.sym 102985 soc.cpu.mem_addr[11]
.sym 102986 clk_16mhz$2$2
.sym 102987 soc.memory.wen[1]
.sym 102988 $undef
.sym 102989 $undef
.sym 102990 $undef
.sym 102991 soc.cpu.mem_wdata[14]
.sym 102992 $undef
.sym 102993 $undef
.sym 102994 $undef
.sym 102995 $undef
.sym 102996 $true$2
.sym 103061 $abc$72873$new_n8397_
.sym 103062 $abc$72873$new_n8670_
.sym 103063 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33434[0]_new_inv_
.sym 103064 $abc$72873$new_n8596_
.sym 103065 $abc$72873$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_
.sym 103066 $abc$72873$auto$alumacc.cc:474:replace_alu$7711.BB[13]
.sym 103067 $abc$72873$new_n8595_
.sym 103068 soc.cpu.timer[1]
.sym 103069 $undef
.sym 103070 $undef
.sym 103071 $undef
.sym 103072 $undef
.sym 103073 $undef
.sym 103074 $undef
.sym 103075 $undef
.sym 103076 $undef
.sym 103077 soc.cpu.mem_addr[2]
.sym 103078 soc.cpu.mem_addr[3]
.sym 103079 soc.cpu.mem_addr[12]
.sym 103080 soc.cpu.mem_addr[4]
.sym 103081 soc.cpu.mem_addr[5]
.sym 103082 soc.cpu.mem_addr[6]
.sym 103083 soc.cpu.mem_addr[7]
.sym 103084 soc.cpu.mem_addr[8]
.sym 103085 soc.cpu.mem_addr[9]
.sym 103086 soc.cpu.mem_addr[10]
.sym 103087 soc.cpu.mem_addr[11]
.sym 103088 clk_16mhz$2$2
.sym 103089 $true
.sym 103090 $true$2
.sym 103091 $undef
.sym 103092 soc.cpu.mem_wdata[31]
.sym 103093 $undef
.sym 103094 $undef
.sym 103095 $undef
.sym 103096 $undef
.sym 103097 $undef
.sym 103098 $undef
.sym 103163 soc.cpu.pcpi_div.pcpi_rd[19]
.sym 103164 soc.cpu.pcpi_div.pcpi_rd[27]
.sym 103165 soc.cpu.pcpi_div.pcpi_rd[29]
.sym 103166 soc.cpu.pcpi_div.pcpi_rd[30]
.sym 103167 soc.cpu.pcpi_div.pcpi_rd[16]
.sym 103168 soc.cpu.pcpi_div.pcpi_rd[5]
.sym 103169 soc.cpu.pcpi_div.pcpi_rd[17]
.sym 103170 soc.cpu.pcpi_div.pcpi_rd[24]
.sym 103171 $undef
.sym 103172 $undef
.sym 103173 $undef
.sym 103174 $undef
.sym 103175 $undef
.sym 103176 $undef
.sym 103177 $undef
.sym 103178 $undef
.sym 103179 soc.cpu.mem_addr[2]
.sym 103180 soc.cpu.mem_addr[3]
.sym 103181 soc.cpu.mem_addr[12]
.sym 103182 soc.cpu.mem_addr[4]
.sym 103183 soc.cpu.mem_addr[5]
.sym 103184 soc.cpu.mem_addr[6]
.sym 103185 soc.cpu.mem_addr[7]
.sym 103186 soc.cpu.mem_addr[8]
.sym 103187 soc.cpu.mem_addr[9]
.sym 103188 soc.cpu.mem_addr[10]
.sym 103189 soc.cpu.mem_addr[11]
.sym 103190 clk_16mhz$2$2
.sym 103191 soc.memory.wen[3]
.sym 103192 $undef
.sym 103193 $undef
.sym 103194 $undef
.sym 103195 soc.cpu.mem_wdata[30]
.sym 103196 $undef
.sym 103197 $undef
.sym 103198 $undef
.sym 103199 $undef
.sym 103200 $true$2
.sym 103265 $abc$72873$new_n8585_
.sym 103266 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33427[0]_new_inv_
.sym 103267 $abc$72873$techmap\soc.cpu.$procmux$5246_Y[1]_new_inv_
.sym 103268 $abc$72873$new_n8676_
.sym 103269 $abc$72873$soc.cpu.mem_la_wstrb[1]_new_inv_
.sym 103270 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45065
.sym 103271 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17025_Y[22]_new_inv_
.sym 103272 soc.cpu.pcpi_div.quotient_msk[3]
.sym 103273 $undef
.sym 103274 $undef
.sym 103275 $undef
.sym 103276 $undef
.sym 103277 $undef
.sym 103278 $undef
.sym 103279 $undef
.sym 103280 $undef
.sym 103281 soc.cpu.mem_addr[2]
.sym 103282 soc.cpu.mem_addr[3]
.sym 103283 soc.cpu.mem_addr[12]
.sym 103284 soc.cpu.mem_addr[4]
.sym 103285 soc.cpu.mem_addr[5]
.sym 103286 soc.cpu.mem_addr[6]
.sym 103287 soc.cpu.mem_addr[7]
.sym 103288 soc.cpu.mem_addr[8]
.sym 103289 soc.cpu.mem_addr[9]
.sym 103290 soc.cpu.mem_addr[10]
.sym 103291 soc.cpu.mem_addr[11]
.sym 103292 clk_16mhz$2$2
.sym 103293 $true
.sym 103294 $true$2
.sym 103295 $undef
.sym 103296 soc.cpu.mem_wdata[27]
.sym 103297 $undef
.sym 103298 $undef
.sym 103299 $undef
.sym 103300 $undef
.sym 103301 $undef
.sym 103302 $undef
.sym 103367 soc.cpu.pcpi_div.pcpi_rd[7]
.sym 103368 soc.cpu.pcpi_div.pcpi_rd[12]
.sym 103369 soc.cpu.pcpi_div.pcpi_rd[22]
.sym 103370 soc.cpu.pcpi_div.pcpi_rd[31]
.sym 103371 soc.cpu.pcpi_div.pcpi_rd[23]
.sym 103372 soc.cpu.pcpi_div.pcpi_rd[18]
.sym 103373 soc.cpu.pcpi_div.pcpi_rd[0]
.sym 103374 soc.cpu.mem_rdata_q[17]
.sym 103375 $undef
.sym 103376 $undef
.sym 103377 $undef
.sym 103378 $undef
.sym 103379 $undef
.sym 103380 $undef
.sym 103381 $undef
.sym 103382 $undef
.sym 103383 soc.cpu.mem_addr[2]
.sym 103384 soc.cpu.mem_addr[3]
.sym 103385 soc.cpu.mem_addr[12]
.sym 103386 soc.cpu.mem_addr[4]
.sym 103387 soc.cpu.mem_addr[5]
.sym 103388 soc.cpu.mem_addr[6]
.sym 103389 soc.cpu.mem_addr[7]
.sym 103390 soc.cpu.mem_addr[8]
.sym 103391 soc.cpu.mem_addr[9]
.sym 103392 soc.cpu.mem_addr[10]
.sym 103393 soc.cpu.mem_addr[11]
.sym 103394 clk_16mhz$2$2
.sym 103395 soc.memory.wen[3]
.sym 103396 $undef
.sym 103397 $undef
.sym 103398 $undef
.sym 103399 soc.cpu.mem_wdata[26]
.sym 103400 $undef
.sym 103401 $undef
.sym 103402 $undef
.sym 103403 $undef
.sym 103404 $true$2
.sym 103469 $abc$72873$soc.cpu.mem_la_wstrb[3]_new_inv_
.sym 103470 $abc$72873$new_n5070_
.sym 103472 $abc$72873$techmap\encoderL.$procmux$2675_Y[4]_new_inv_
.sym 103473 soc.cpu.pcpi_div.quotient[18]
.sym 103475 soc.cpu.pcpi_div.quotient[23]
.sym 103476 soc.cpu.pcpi_div.quotient[13]
.sym 103477 $undef
.sym 103478 $undef
.sym 103479 $undef
.sym 103480 $undef
.sym 103481 $undef
.sym 103482 $undef
.sym 103483 $undef
.sym 103484 $undef
.sym 103485 soc.cpu.mem_addr[2]
.sym 103486 soc.cpu.mem_addr[3]
.sym 103487 soc.cpu.mem_addr[12]
.sym 103488 soc.cpu.mem_addr[4]
.sym 103489 soc.cpu.mem_addr[5]
.sym 103490 soc.cpu.mem_addr[6]
.sym 103491 soc.cpu.mem_addr[7]
.sym 103492 soc.cpu.mem_addr[8]
.sym 103493 soc.cpu.mem_addr[9]
.sym 103494 soc.cpu.mem_addr[10]
.sym 103495 soc.cpu.mem_addr[11]
.sym 103496 clk_16mhz$2$2
.sym 103497 $true
.sym 103498 $true$2
.sym 103499 $undef
.sym 103500 soc.cpu.mem_wdata[23]
.sym 103501 $undef
.sym 103502 $undef
.sym 103503 $undef
.sym 103504 $undef
.sym 103505 $undef
.sym 103506 $undef
.sym 103571 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[30]_new_inv_
.sym 103572 $abc$72873$techmap\encoderL.$procmux$2675_Y[14]_new_inv_
.sym 103573 $abc$72873$techmap\encoderL.$procmux$2675_Y[9]_new_inv_
.sym 103574 $true$2
.sym 103575 soc.spimemio.rdata[18]
.sym 103576 soc.spimemio.rdata[27]
.sym 103579 $undef
.sym 103580 $undef
.sym 103581 $undef
.sym 103582 $undef
.sym 103583 $undef
.sym 103584 $undef
.sym 103585 $undef
.sym 103586 $undef
.sym 103587 soc.cpu.mem_addr[2]
.sym 103588 soc.cpu.mem_addr[3]
.sym 103589 soc.cpu.mem_addr[12]
.sym 103590 soc.cpu.mem_addr[4]
.sym 103591 soc.cpu.mem_addr[5]
.sym 103592 soc.cpu.mem_addr[6]
.sym 103593 soc.cpu.mem_addr[7]
.sym 103594 soc.cpu.mem_addr[8]
.sym 103595 soc.cpu.mem_addr[9]
.sym 103596 soc.cpu.mem_addr[10]
.sym 103597 soc.cpu.mem_addr[11]
.sym 103598 clk_16mhz$2$2
.sym 103599 soc.memory.wen[2]
.sym 103600 $undef
.sym 103601 $undef
.sym 103602 $undef
.sym 103603 soc.cpu.mem_wdata[22]
.sym 103604 $undef
.sym 103605 $undef
.sym 103606 $undef
.sym 103607 $undef
.sym 103608 $true$2
.sym 103674 $abc$72873$techmap\soc.cpu.$procmux$5390_Y[2]_new_inv_
.sym 103675 $abc$72873$procmux$6797_Y[18]_new_inv_
.sym 103676 soc.cpu.mem_wstrb[2]
.sym 103681 $undef
.sym 103682 $undef
.sym 103683 $undef
.sym 103684 $undef
.sym 103685 $undef
.sym 103686 $undef
.sym 103687 $undef
.sym 103688 $undef
.sym 103689 soc.cpu.mem_addr[2]
.sym 103690 soc.cpu.mem_addr[3]
.sym 103691 soc.cpu.mem_addr[12]
.sym 103692 soc.cpu.mem_addr[4]
.sym 103693 soc.cpu.mem_addr[5]
.sym 103694 soc.cpu.mem_addr[6]
.sym 103695 soc.cpu.mem_addr[7]
.sym 103696 soc.cpu.mem_addr[8]
.sym 103697 soc.cpu.mem_addr[9]
.sym 103698 soc.cpu.mem_addr[10]
.sym 103699 soc.cpu.mem_addr[11]
.sym 103700 clk_16mhz$2$2
.sym 103701 $true
.sym 103702 $true$2
.sym 103703 $undef
.sym 103704 soc.cpu.mem_wdata[21]
.sym 103705 $undef
.sym 103706 $undef
.sym 103707 $undef
.sym 103708 $undef
.sym 103709 $undef
.sym 103710 $undef
.sym 103775 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[1]_new_inv_
.sym 103777 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[1]
.sym 103778 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[4]_new_inv_
.sym 103779 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[6]_new_inv_
.sym 103780 soc.cpu.mem_16bit_buffer[9]
.sym 103782 soc.cpu.mem_16bit_buffer[4]
.sym 103783 $undef
.sym 103784 $undef
.sym 103785 $undef
.sym 103786 $undef
.sym 103787 $undef
.sym 103788 $undef
.sym 103789 $undef
.sym 103790 $undef
.sym 103791 soc.cpu.mem_addr[2]
.sym 103792 soc.cpu.mem_addr[3]
.sym 103793 soc.cpu.mem_addr[12]
.sym 103794 soc.cpu.mem_addr[4]
.sym 103795 soc.cpu.mem_addr[5]
.sym 103796 soc.cpu.mem_addr[6]
.sym 103797 soc.cpu.mem_addr[7]
.sym 103798 soc.cpu.mem_addr[8]
.sym 103799 soc.cpu.mem_addr[9]
.sym 103800 soc.cpu.mem_addr[10]
.sym 103801 soc.cpu.mem_addr[11]
.sym 103802 clk_16mhz$2$2
.sym 103803 soc.memory.wen[2]
.sym 103804 $undef
.sym 103805 $undef
.sym 103806 $undef
.sym 103807 soc.cpu.mem_wdata[20]
.sym 103808 $undef
.sym 103809 $undef
.sym 103810 $undef
.sym 103811 $undef
.sym 103812 $true$2
.sym 103877 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[3]_new_inv_
.sym 103878 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[8]_new_inv_
.sym 103879 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[2]_new_inv_
.sym 103880 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[15]_new_inv_
.sym 103881 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[14]_new_inv_
.sym 103882 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[5]_new_inv_
.sym 103883 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[2]
.sym 103884 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[8]
.sym 103979 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[12]_new_inv_
.sym 103980 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[4]
.sym 103981 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[12]
.sym 103982 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[9]_new_inv_
.sym 103983 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[19]
.sym 103984 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[19]_new_inv_
.sym 103985 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[7]_new_inv_
.sym 103986 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[18]_new_inv_
.sym 104081 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[26]_new_inv_
.sym 104082 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[16]_new_inv_
.sym 104083 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[6]
.sym 104084 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[11]_new_inv_
.sym 104085 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[29]_new_inv_
.sym 104086 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[7]
.sym 104087 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[27]_new_inv_
.sym 104088 encoderDataI[25]
.sym 104185 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[2]
.sym 104186 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[3]
.sym 104187 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[4]
.sym 104188 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[5]
.sym 104189 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[6]
.sym 104190 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[7]
.sym 104285 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[8]
.sym 104286 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[9]
.sym 104287 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[10]
.sym 104288 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[11]
.sym 104289 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[12]
.sym 104290 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[13]
.sym 104291 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[14]
.sym 104292 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[15]
.sym 104387 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[16]
.sym 104388 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[17]
.sym 104389 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[18]
.sym 104390 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[19]
.sym 104391 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[20]
.sym 104392 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[21]
.sym 104393 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[22]
.sym 104394 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[23]
.sym 104489 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[24]
.sym 104490 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[25]
.sym 104491 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[26]
.sym 104492 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[27]
.sym 104493 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[28]
.sym 104494 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[29]
.sym 104495 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[30]
.sym 104496 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[31]_new_
.sym 104721 $abc$72873$auto$alumacc.cc:474:replace_alu$7401.BB[5]
.sym 104722 $abc$72873$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_
.sym 104723 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[1]
.sym 104724 soc.simpleuart.send_pattern[7]
.sym 104725 uart_out$2
.sym 104728 soc.simpleuart.send_pattern[6]
.sym 104758 $true
.sym 104795 soc.simpleuart.send_bitcnt[0]$2
.sym 104796 $false
.sym 104797 soc.simpleuart.send_bitcnt[0]
.sym 104798 $false
.sym 104799 $false
.sym 104801 $auto$alumacc.cc:474:replace_alu$7735.C[2]$2
.sym 104803 soc.simpleuart.send_bitcnt[1]
.sym 104804 $true$2
.sym 104807 $auto$alumacc.cc:474:replace_alu$7735.C[3]
.sym 104809 soc.simpleuart.send_bitcnt[2]
.sym 104810 $true$2
.sym 104811 $auto$alumacc.cc:474:replace_alu$7735.C[2]$2
.sym 104814 $false
.sym 104815 soc.simpleuart.send_bitcnt[3]
.sym 104816 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 104817 $auto$alumacc.cc:474:replace_alu$7735.C[3]
.sym 104832 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 104833 soc.simpleuart.send_bitcnt[1]
.sym 104834 $false
.sym 104835 soc.simpleuart.send_bitcnt[0]
.sym 104838 $false
.sym 104839 $abc$72873$techmap\soc.simpleuart.$procmux$5796_Y
.sym 104840 soc.simpleuart.send_bitcnt[0]
.sym 104841 $abc$72873$new_n5988_
.sym 104842 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177
.sym 104843 clk_16mhz$2$2
.sym 104844 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 104921 $true
.sym 104958 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[8]$2
.sym 104959 $false
.sym 104960 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[8]
.sym 104961 $false
.sym 104962 $false
.sym 104964 $auto$alumacc.cc:474:replace_alu$7537.C[10]
.sym 104966 $false
.sym 104967 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[9]
.sym 104970 $auto$alumacc.cc:474:replace_alu$7537.C[11]
.sym 104972 $false
.sym 104973 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[10]
.sym 104976 $auto$alumacc.cc:474:replace_alu$7537.C[12]
.sym 104978 $false
.sym 104979 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[11]
.sym 104982 $auto$alumacc.cc:474:replace_alu$7537.C[13]
.sym 104984 $false
.sym 104985 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[12]
.sym 104988 $auto$alumacc.cc:474:replace_alu$7537.C[14]
.sym 104990 $false
.sym 104991 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[13]
.sym 104994 $auto$alumacc.cc:474:replace_alu$7537.C[15]
.sym 104996 $false
.sym 104997 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[14]
.sym 105000 $auto$alumacc.cc:474:replace_alu$7537.C[16]
.sym 105002 $false
.sym 105003 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[15]
.sym 105044 $auto$alumacc.cc:474:replace_alu$7537.C[16]
.sym 105081 $auto$alumacc.cc:474:replace_alu$7537.C[17]
.sym 105083 $false
.sym 105084 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[16]
.sym 105087 $auto$alumacc.cc:474:replace_alu$7537.C[18]
.sym 105089 $false
.sym 105090 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[17]
.sym 105093 $auto$alumacc.cc:474:replace_alu$7537.C[19]
.sym 105095 $false
.sym 105096 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[18]
.sym 105099 $auto$alumacc.cc:474:replace_alu$7537.C[20]
.sym 105101 $false
.sym 105102 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[19]
.sym 105105 $auto$alumacc.cc:474:replace_alu$7537.C[21]
.sym 105107 $false
.sym 105108 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[20]
.sym 105111 $auto$alumacc.cc:474:replace_alu$7537.C[22]
.sym 105113 $false
.sym 105114 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[21]
.sym 105117 $auto$alumacc.cc:474:replace_alu$7537.C[23]
.sym 105119 $false
.sym 105120 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[22]
.sym 105123 $auto$alumacc.cc:474:replace_alu$7537.C[24]
.sym 105125 $false
.sym 105126 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[23]
.sym 105167 $auto$alumacc.cc:474:replace_alu$7537.C[24]
.sym 105204 $auto$alumacc.cc:474:replace_alu$7537.C[25]
.sym 105206 $false
.sym 105207 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[24]
.sym 105210 $auto$alumacc.cc:474:replace_alu$7537.C[26]
.sym 105212 $false
.sym 105213 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[25]
.sym 105216 $auto$alumacc.cc:474:replace_alu$7537.C[27]
.sym 105218 $false
.sym 105219 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[26]
.sym 105222 $auto$alumacc.cc:474:replace_alu$7537.C[28]
.sym 105224 $false
.sym 105225 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[27]
.sym 105228 $auto$alumacc.cc:474:replace_alu$7537.C[29]
.sym 105230 $false
.sym 105231 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[28]
.sym 105234 $auto$alumacc.cc:474:replace_alu$7537.C[30]
.sym 105236 $false
.sym 105237 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[29]
.sym 105240 $auto$alumacc.cc:474:replace_alu$7537.C[31]
.sym 105242 $false
.sym 105243 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[30]
.sym 105246 $abc$72873$auto$alumacc.cc:491:replace_alu$7539[31]$2
.sym 105248 $false
.sym 105249 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[31]
.sym 105331 $abc$72873$auto$alumacc.cc:491:replace_alu$7539[31]$2
.sym 105334 $false
.sym 105335 $false
.sym 105336 $false
.sym 105337 pwm_connectorDF[19]
.sym 105340 $false
.sym 105341 $false
.sym 105342 $abc$72873$techmap\soc.simpleuart.$procmux$5796_Y
.sym 105343 $abc$72873$new_n5988_
.sym 105346 $false
.sym 105347 $false
.sym 105348 $false
.sym 105349 pwm_connectorDF[10]
.sym 105352 $false
.sym 105353 soc.simpleuart.send_bitcnt[2]
.sym 105354 $false
.sym 105355 $auto$alumacc.cc:474:replace_alu$7735.C[2]
.sym 105358 $false
.sym 105359 $false
.sym 105360 $false
.sym 105361 pwm_connectorDF[11]
.sym 105364 $false
.sym 105365 resetn$2
.sym 105366 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$58186[1]_new_inv_
.sym 105367 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58179[1]_new_
.sym 105370 soc.cpu.mem_wdata[6]
.sym 105371 $false
.sym 105372 $false
.sym 105373 $false
.sym 105374 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57429
.sym 105375 clk_16mhz$2$2
.sym 105376 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 105377 $abc$72873$auto$alumacc.cc:491:replace_alu$7550[31]
.sym 105378 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[23]
.sym 105379 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[27]
.sym 105380 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[24]
.sym 105381 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[25]
.sym 105382 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[31]
.sym 105383 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[28]
.sym 105384 soc.simpleuart.send_pattern[8]
.sym 105451 $false
.sym 105452 $false
.sym 105453 $false
.sym 105454 pwm_connectorDF[18]
.sym 105463 $false
.sym 105464 $false
.sym 105465 $false
.sym 105466 pwm_connectorDF[22]
.sym 105469 $false
.sym 105470 $false
.sym 105471 $false
.sym 105472 pwm_connectorDF[21]
.sym 105475 $false
.sym 105476 $false
.sym 105477 $false
.sym 105478 soc.cpu.mem_addr[5]
.sym 105487 soc.cpu.mem_wdata[29]
.sym 105488 $false
.sym 105489 $false
.sym 105490 $false
.sym 105497 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45065
.sym 105498 clk_16mhz$2$2
.sym 105499 $false
.sym 105500 $abc$72873$new_n5824_
.sym 105501 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[26]
.sym 105502 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[29]
.sym 105503 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$26255[0]_new_
.sym 105504 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[30]
.sym 105505 $abc$72873$new_n5823_
.sym 105506 $abc$72873$new_n5825_
.sym 105507 pwm_connectorDF[23]
.sym 105574 $false
.sym 105575 $false
.sym 105576 $false
.sym 105577 pwm_connectorDF[20]
.sym 105580 pwm_connectorDF[22]
.sym 105581 pwm_connectorDF[21]
.sym 105582 pwm_connectorDF[20]
.sym 105583 pwm_connectorDF[19]
.sym 105586 $false
.sym 105587 $false
.sym 105588 $false
.sym 105589 soc.cpu.mem_addr[29]
.sym 105592 soc.cpu.mem_wdata[19]
.sym 105593 $false
.sym 105594 $false
.sym 105595 $false
.sym 105598 soc.cpu.mem_wdata[22]
.sym 105599 $false
.sym 105600 $false
.sym 105601 $false
.sym 105604 soc.cpu.mem_wdata[20]
.sym 105605 $false
.sym 105606 $false
.sym 105607 $false
.sym 105610 soc.cpu.mem_wdata[21]
.sym 105611 $false
.sym 105612 $false
.sym 105613 $false
.sym 105616 soc.cpu.mem_wdata[18]
.sym 105617 $false
.sym 105618 $false
.sym 105619 $false
.sym 105620 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41588
.sym 105621 clk_16mhz$2$2
.sym 105622 $false
.sym 105623 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42380
.sym 105624 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58373
.sym 105625 pwm_connectorDF[24]
.sym 105626 pwm_connectorDF[29]
.sym 105627 pwm_connectorDF[31]
.sym 105628 pwm_connectorDF[30]
.sym 105629 pwm_connectorDF[26]
.sym 105630 pwm_connectorDF[28]
.sym 105697 $false
.sym 105698 $abc$72873$new_n4854_
.sym 105699 soc.cpu.mem_wstrb[0]
.sym 105700 $abc$72873$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_
.sym 105703 soc.simpleuart.cfg_divider[11]
.sym 105704 $abc$72873$new_n4860_
.sym 105705 $abc$72873$new_n4822_
.sym 105706 $abc$72873$new_n4776_
.sym 105709 $abc$72873$new_n5281_
.sym 105710 $abc$72873$new_n4872_
.sym 105711 $abc$72873$new_n4853_
.sym 105712 flash_io1_oe
.sym 105715 $false
.sym 105716 $false
.sym 105717 soc.cpu.mem_wstrb[2]
.sym 105718 $abc$72873$new_n5749_
.sym 105721 $abc$72873$new_n5144_
.sym 105722 $abc$72873$new_n4872_
.sym 105723 $abc$72873$new_n4853_
.sym 105724 flash_io3_oe
.sym 105727 $false
.sym 105728 $false
.sym 105729 flash_clk$2
.sym 105730 $abc$72873$new_n4853_
.sym 105733 $false
.sym 105734 $false
.sym 105735 soc.cpu.mem_wstrb[0]
.sym 105736 $abc$72873$new_n5754_
.sym 105739 soc.cpu.mem_wdata[11]
.sym 105740 $false
.sym 105741 $false
.sym 105742 $false
.sym 105743 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57501
.sym 105744 clk_16mhz$2$2
.sym 105745 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 105746 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58427
.sym 105747 flash_io3_oe
.sym 105748 flash_io2_oe
.sym 105749 flash_io1_oe
.sym 105750 soc.spimemio.config_oe[3]
.sym 105751 soc.spimemio.config_oe[0]
.sym 105752 soc.spimemio.config_oe[1]
.sym 105753 soc.spimemio.config_oe[2]
.sym 105820 $false
.sym 105821 $false
.sym 105822 soc.cpu.mem_wstrb[1]
.sym 105823 $abc$72873$new_n5749_
.sym 105826 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 105827 $abc$72873$new_n4853_
.sym 105828 $abc$72873$new_n4854_
.sym 105829 $abc$72873$new_n4856_
.sym 105832 $false
.sym 105833 $false
.sym 105834 soc.cpu.mem_wstrb[2]
.sym 105835 $abc$72873$new_n5754_
.sym 105838 $false
.sym 105839 $false
.sym 105840 soc.cpu.mem_wstrb[0]
.sym 105841 $abc$72873$new_n5749_
.sym 105844 $false
.sym 105845 $abc$72873$new_n4872_
.sym 105846 $abc$72873$new_n4859_
.sym 105847 soc.simpleuart.cfg_divider[14]
.sym 105850 $abc$72873$new_n4852_
.sym 105851 soc.ram_ready
.sym 105852 $abc$72873$new_n4859_
.sym 105853 $abc$72873$new_n4811_
.sym 105856 soc.cpu.mem_wdata[19]
.sym 105857 $false
.sym 105858 $false
.sym 105859 $false
.sym 105862 soc.cpu.mem_wdata[20]
.sym 105863 $false
.sym 105864 $false
.sym 105865 $false
.sym 105866 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42644
.sym 105867 clk_16mhz$2$2
.sym 105868 $false
.sym 105869 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42908
.sym 105870 flash_io0_oe
.sym 105871 pwm_connectorDB[29]
.sym 105872 pwm_connectorDB[24]
.sym 105873 pwm_connectorDB[26]
.sym 105875 pwm_connectorDB[25]
.sym 105876 pwm_connectorDB[30]
.sym 105943 $false
.sym 105944 soc.spimemio.config_en
.sym 105945 soc.spimemio.xfer.flash_clk
.sym 105946 soc.spimemio.config_clk
.sym 105949 $abc$72873$new_n4859_
.sym 105950 soc.cpu.mem_wstrb[2]
.sym 105951 soc.cpu.mem_wstrb[1]
.sym 105952 soc.cpu.mem_wstrb[3]
.sym 105955 soc.ram_ready
.sym 105956 $abc$72873$new_n4811_
.sym 105957 $abc$72873$new_n5232_
.sym 105958 soc.memory.rdata[8]
.sym 105961 $false
.sym 105962 soc.cpu.mem_valid
.sym 105963 soc.cpu.mem_addr[1]
.sym 105964 soc.cpu.mem_addr[0]
.sym 105967 $false
.sym 105968 $abc$72873$techmap\soc.simpleuart.$procmux$5796_Y
.sym 105969 $abc$72873$new_n5952_
.sym 105970 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$57429
.sym 105973 $abc$72873$new_n5238_
.sym 105974 $abc$72873$new_n4872_
.sym 105975 $abc$72873$new_n4853_
.sym 105976 flash_io0_oe
.sym 105979 soc.ram_ready
.sym 105980 $abc$72873$new_n4811_
.sym 105981 $abc$72873$new_n5279_
.sym 105982 soc.memory.rdata[9]
.sym 105985 $abc$72873$techmap\soc.simpleuart.$procmux$5796_Y
.sym 105986 $false
.sym 105987 $false
.sym 105988 $false
.sym 105989 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58165
.sym 105990 clk_16mhz$2$2
.sym 105991 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 105992 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[28]
.sym 105994 $abc$72873$new_n5236_
.sym 105996 $abc$72873$techmap\encoderR.$procmux$2675_Y[30]_new_inv_
.sym 105997 encoderDataD[26]
.sym 105998 encoderDataD[24]
.sym 105999 encoderDataD[30]
.sym 106066 soc.simpleuart.cfg_divider[21]
.sym 106067 $abc$72873$new_n4860_
.sym 106068 $abc$72873$new_n4822_
.sym 106069 $abc$72873$new_n4776_
.sym 106072 flash_io2_di
.sym 106073 soc.spimemio.xfer.xfer_qspi
.sym 106074 soc.spimemio.xfer.flash_clk
.sym 106075 soc.spimemio.xfer.xfer_ddr
.sym 106078 $false
.sym 106079 $false
.sym 106080 $abc$72873$auto$alumacc.cc:491:replace_alu$7452[31]
.sym 106081 soc.cpu.mem_valid
.sym 106090 $false
.sym 106091 $abc$72873$new_n4872_
.sym 106092 $abc$72873$new_n4859_
.sym 106093 soc.simpleuart.cfg_divider[27]
.sym 106096 $false
.sym 106097 resetn$2
.sym 106098 soc.cpu.mem_wstrb[1]
.sym 106099 $abc$72873$new_n4859_
.sym 106102 $false
.sym 106103 soc.spimemio.xfer.xfer_rd
.sym 106104 soc.spimemio.xfer.xfer_dspi
.sym 106105 soc.spimemio.xfer.xfer_qspi
.sym 106108 soc.cpu.mem_wdata[18]
.sym 106109 $false
.sym 106110 $false
.sym 106111 $false
.sym 106112 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42644
.sym 106113 clk_16mhz$2$2
.sym 106114 $false
.sym 106115 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.sym 106116 $abc$72873$techmap\encoderR.$procmux$2675_Y[24]_new_inv_
.sym 106117 $abc$72873$new_n5659_
.sym 106118 encoderR.encoderCount[24]
.sym 106119 encoderR.encoderCount[30]
.sym 106120 soc.cpu.pcpi_timeout
.sym 106121 soc.spimemio.softreset
.sym 106122 soc.cpu.pcpi_mul.mul_finish
.sym 106201 $false
.sym 106202 resetn$2
.sym 106203 soc.cpu.mem_wstrb[3]
.sym 106204 $abc$72873$new_n4853_
.sym 106213 flash_io3_di
.sym 106214 soc.spimemio.xfer.xfer_qspi
.sym 106215 soc.spimemio.xfer.flash_clk
.sym 106216 soc.spimemio.xfer.xfer_ddr
.sym 106219 $abc$72873$new_n7580_
.sym 106220 soc.spimemio.xfer.ibuffer[2]
.sym 106221 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 106222 soc.spimemio.xfer.flash_clk
.sym 106231 soc.cpu.mem_wdata[31]
.sym 106232 $false
.sym 106233 $false
.sym 106234 $false
.sym 106235 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58526
.sym 106236 clk_16mhz$2$2
.sym 106237 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 106238 soc.spimemio.din_ddr
.sym 106239 soc.spimemio.din_qspi
.sym 106241 soc.spimemio.xfer_resetn
.sym 106312 soc.cpu.count_instr[35]
.sym 106313 soc.cpu.instr_rdinstrh
.sym 106314 soc.cpu.instr_rdcycleh
.sym 106315 soc.cpu.count_cycle[35]
.sym 106318 $false
.sym 106319 writeEncoderD
.sym 106320 encoderR.encoderCount[26]
.sym 106321 encoderDataD[26]
.sym 106330 $false
.sym 106331 $abc$72873$new_n8374_
.sym 106332 soc.cpu.instr_rdinstr
.sym 106333 soc.cpu.count_instr[3]
.sym 106336 soc.cpu.mem_wstrb[3]
.sym 106337 soc.cpu.mem_wstrb[2]
.sym 106338 soc.cpu.mem_wstrb[1]
.sym 106339 soc.cpu.mem_wstrb[0]
.sym 106342 $false
.sym 106343 $false
.sym 106344 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 106345 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 106354 soc.cpu.reg_op2[0]
.sym 106355 $false
.sym 106356 $false
.sym 106357 $false
.sym 106358 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.sym 106359 clk_16mhz$2$2
.sym 106360 $false
.sym 106361 $abc$72873$auto$simplemap.cc:168:logic_reduce$20346[5]_new_inv_
.sym 106362 $abc$72873$new_n8452_
.sym 106364 $abc$72873$new_n8451_
.sym 106367 pwm_connectorDF[25]
.sym 106368 pwm_connectorDF[27]
.sym 106435 $false
.sym 106436 $false
.sym 106437 flash_io1_di
.sym 106438 soc.spimemio.xfer.flash_clk
.sym 106441 $false
.sym 106442 $false
.sym 106443 soc.spimemio.xfer.xfer_ddr
.sym 106444 soc.spimemio.xfer.xfer_qspi
.sym 106459 soc.cpu.instr_rdcycle
.sym 106460 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 106461 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18299_Y_new_inv_
.sym 106462 soc.cpu.count_cycle[3]
.sym 106465 $abc$72873$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 106466 $abc$72873$new_n8598_
.sym 106467 soc.cpu.count_instr[55]
.sym 106468 soc.cpu.instr_rdinstrh
.sym 106471 soc.cpu.mem_rdata_q[14]
.sym 106472 $false
.sym 106473 $false
.sym 106474 $false
.sym 106481 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$48913$2
.sym 106482 clk_16mhz$2$2
.sym 106483 $false
.sym 106484 $abc$72873$new_n8495_
.sym 106485 $abc$72873$new_n6954_
.sym 106486 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66784
.sym 106487 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[1]
.sym 106488 $abc$72873$new_n7610_
.sym 106489 $abc$72873$new_n8494_
.sym 106490 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 106491 writeEncoderI
.sym 106558 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[6]_new_
.sym 106559 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 106560 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 106561 soc.spimemio.xfer.obuffer[4]
.sym 106564 $false
.sym 106565 $abc$72873$new_n8494_
.sym 106566 soc.cpu.instr_rdinstrh
.sym 106567 soc.cpu.count_instr[45]
.sym 106570 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_
.sym 106571 soc.spimemio.xfer.flash_clk
.sym 106572 soc.spimemio.xfer.obuffer[2]
.sym 106573 soc.spimemio.xfer.obuffer[6]
.sym 106576 $false
.sym 106577 $abc$72873$new_n7630_
.sym 106578 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_
.sym 106579 soc.spimemio.xfer.obuffer[2]
.sym 106582 soc.spimemio.xfer.obuffer[3]
.sym 106583 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 106584 $abc$72873$new_n7576_
.sym 106585 soc.spimemio.xfer.flash_clk
.sym 106588 soc.cpu.mem_wdata[22]
.sym 106589 $false
.sym 106590 $false
.sym 106591 $false
.sym 106594 soc.cpu.mem_wdata[17]
.sym 106595 $false
.sym 106596 $false
.sym 106597 $false
.sym 106600 soc.cpu.mem_wdata[19]
.sym 106601 $false
.sym 106602 $false
.sym 106603 $false
.sym 106604 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58463
.sym 106605 clk_16mhz$2$2
.sym 106606 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 106607 $abc$72873$new_n7617_
.sym 106608 $abc$72873$new_n7609_
.sym 106609 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[21]_new_
.sym 106610 $abc$72873$new_n7619_
.sym 106611 $abc$72873$soc.spimemio.xfer.next_obuffer[4]_new_
.sym 106612 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[4]_new_
.sym 106613 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[4]_new_
.sym 106614 soc.spimemio.xfer.obuffer[2]
.sym 106681 $false
.sym 106682 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[5]_new_
.sym 106683 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 106684 soc.spimemio.xfer.obuffer[3]
.sym 106687 soc.ram_ready
.sym 106688 $abc$72873$new_n4811_
.sym 106689 $abc$72873$new_n5175_
.sym 106690 soc.memory.rdata[15]
.sym 106693 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 106694 soc.spimemio.xfer.obuffer[5]
.sym 106695 $abc$72873$new_n7623_
.sym 106696 $abc$72873$new_n7625_
.sym 106699 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_
.sym 106700 soc.spimemio.xfer.flash_clk
.sym 106701 soc.spimemio.xfer.obuffer[1]
.sym 106702 soc.spimemio.xfer.obuffer[5]
.sym 106705 $false
.sym 106706 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[5]_new_
.sym 106707 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_
.sym 106708 soc.spimemio.xfer.obuffer[1]
.sym 106711 $false
.sym 106712 soc.cpu.pcpi_div.outsign
.sym 106713 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[12]
.sym 106714 soc.cpu.pcpi_div.quotient[12]
.sym 106717 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 106718 soc.spimemio.xfer.flash_clk
.sym 106719 soc.spimemio.xfer.obuffer[4]
.sym 106720 soc.spimemio.xfer.obuffer[5]
.sym 106723 $false
.sym 106724 $false
.sym 106725 soc.cpu.pcpi_div.quotient[12]
.sym 106726 soc.cpu.pcpi_div.quotient_msk[12]
.sym 106727 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 106728 clk_16mhz$2$2
.sym 106729 soc.cpu.pcpi_div.start$2
.sym 106730 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[27]_new_
.sym 106731 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17052_Y_new_inv_
.sym 106732 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[11]_new_
.sym 106733 $abc$72873$new_n8469_
.sym 106734 $abc$72873$new_n8471_
.sym 106735 soc.cpu.mem_wstrb[3]
.sym 106736 soc.cpu.mem_wstrb[0]
.sym 106737 soc.cpu.mem_wstrb[1]
.sym 106804 $false
.sym 106805 $false
.sym 106806 soc.cpu.pcpi_div.pcpi_wr
.sym 106807 $abc$72873$auto$rtlil.cc:1981:NotGate$72753
.sym 106810 $false
.sym 106811 soc.spimemio.xfer.obuffer[2]
.sym 106812 soc.spimemio.xfer.flash_clk
.sym 106813 $abc$72873$new_n5234_
.sym 106816 $false
.sym 106817 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32929_new_inv_
.sym 106818 soc.cpu.instr_rdcycleh
.sym 106819 soc.cpu.count_cycle[44]
.sym 106822 $false
.sym 106823 $false
.sym 106824 $false
.sym 106825 soc.cpu.pcpi_div.quotient[23]
.sym 106828 $false
.sym 106829 soc.cpu.pcpi_insn[14]
.sym 106830 soc.cpu.pcpi_insn[13]
.sym 106831 soc.cpu.pcpi_insn[12]
.sym 106834 $false
.sym 106835 soc.cpu.pcpi_insn[14]
.sym 106836 soc.cpu.pcpi_insn[13]
.sym 106837 soc.cpu.pcpi_insn[12]
.sym 106840 $false
.sym 106841 soc.cpu.pcpi_insn[14]
.sym 106842 soc.cpu.pcpi_insn[13]
.sym 106843 soc.cpu.pcpi_insn[12]
.sym 106846 $false
.sym 106847 soc.cpu.pcpi_insn[14]
.sym 106848 soc.cpu.pcpi_insn[12]
.sym 106849 soc.cpu.pcpi_insn[13]
.sym 106850 $true
.sym 106851 clk_16mhz$2$2
.sym 106852 $abc$72873$auto$rtlil.cc:1981:NotGate$72741
.sym 106853 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33308[0]_new_inv_
.sym 106854 $abc$72873$new_n8459_
.sym 106855 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[5]_new_
.sym 106856 $abc$72873$new_n8396_
.sym 106857 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17059_Y_new_inv_
.sym 106858 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[28]_new_
.sym 106859 encoderDataI[3]
.sym 106860 encoderDataI[6]
.sym 106927 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 106928 soc.cpu.pcpi_div.pcpi_wr
.sym 106929 soc.cpu.pcpi_div.pcpi_rd[5]
.sym 106930 soc.cpu.pcpi_mul.pcpi_rd[5]
.sym 106933 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 106934 soc.cpu.pcpi_div.pcpi_wr
.sym 106935 soc.cpu.pcpi_div.pcpi_rd[30]
.sym 106936 soc.cpu.pcpi_mul.pcpi_rd[30]
.sym 106939 soc.cpu.timer[23]
.sym 106940 soc.cpu.instr_timer
.sym 106941 soc.cpu.irq_mask[23]
.sym 106942 soc.cpu.instr_maskirq
.sym 106945 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 106946 soc.cpu.pcpi_div.pcpi_wr
.sym 106947 soc.cpu.pcpi_div.pcpi_rd[23]
.sym 106948 soc.cpu.pcpi_mul.pcpi_rd[23]
.sym 106951 soc.cpu.pcpi_div.instr_remu
.sym 106952 soc.cpu.pcpi_div.instr_rem
.sym 106953 soc.cpu.pcpi_div.instr_divu
.sym 106954 soc.cpu.pcpi_div.instr_div
.sym 106957 $false
.sym 106958 $false
.sym 106959 $false
.sym 106960 soc.cpu.pcpi_div.quotient[13]
.sym 106963 $false
.sym 106964 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33434[0]_new_inv_
.sym 106965 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[23]_new_
.sym 106966 $abc$72873$new_n8596_
.sym 106969 $abc$72873$new_n6954_
.sym 106970 soc.cpu.cpuregs_rs1[1]
.sym 106971 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[1]
.sym 106972 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 106973 $true
.sym 106974 clk_16mhz$2$2
.sym 106975 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 106976 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33301[0]_new_inv_
.sym 106977 $abc$72873$new_n8635_
.sym 106978 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33469[0]_new_inv_
.sym 106980 soc.cpu.pcpi_div.pcpi_rd[4]
.sym 106983 soc.cpu.pcpi_div.pcpi_rd[13]
.sym 107050 soc.cpu.pcpi_div.instr_divu
.sym 107051 soc.cpu.pcpi_div.instr_div
.sym 107052 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[19]_new_inv_
.sym 107053 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[19]_new_inv_
.sym 107056 soc.cpu.pcpi_div.instr_divu
.sym 107057 soc.cpu.pcpi_div.instr_div
.sym 107058 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[27]_new_inv_
.sym 107059 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[27]_new_inv_
.sym 107062 soc.cpu.pcpi_div.instr_divu
.sym 107063 soc.cpu.pcpi_div.instr_div
.sym 107064 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[29]_new_inv_
.sym 107065 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[29]_new_inv_
.sym 107068 soc.cpu.pcpi_div.instr_divu
.sym 107069 soc.cpu.pcpi_div.instr_div
.sym 107070 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[30]_new_inv_
.sym 107071 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[30]_new_inv_
.sym 107074 soc.cpu.pcpi_div.instr_divu
.sym 107075 soc.cpu.pcpi_div.instr_div
.sym 107076 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[16]_new_inv_
.sym 107077 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[16]_new_inv_
.sym 107080 soc.cpu.pcpi_div.instr_divu
.sym 107081 soc.cpu.pcpi_div.instr_div
.sym 107082 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[5]_new_inv_
.sym 107083 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[5]_new_inv_
.sym 107086 soc.cpu.pcpi_div.instr_divu
.sym 107087 soc.cpu.pcpi_div.instr_div
.sym 107088 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[17]_new_inv_
.sym 107089 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[17]_new_inv_
.sym 107092 soc.cpu.pcpi_div.instr_divu
.sym 107093 soc.cpu.pcpi_div.instr_div
.sym 107094 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[24]_new_inv_
.sym 107095 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[24]_new_inv_
.sym 107096 $true
.sym 107097 clk_16mhz$2$2
.sym 107098 $false
.sym 107100 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[2]_new_inv_
.sym 107101 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33462[0]_new_inv_
.sym 107102 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33490[0]_new_inv_
.sym 107103 $abc$72873$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[0]_new_
.sym 107104 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43481
.sym 107105 $abc$72873$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18295_Y[31]_new_
.sym 107106 encoderDataI[7]
.sym 107173 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 107174 soc.cpu.pcpi_div.pcpi_wr
.sym 107175 soc.cpu.pcpi_div.pcpi_rd[22]
.sym 107176 soc.cpu.pcpi_mul.pcpi_rd[22]
.sym 107179 soc.cpu.timer[22]
.sym 107180 soc.cpu.instr_timer
.sym 107181 soc.cpu.irq_mask[22]
.sym 107182 soc.cpu.instr_maskirq
.sym 107185 $abc$72873$soc.cpu.mem_la_write_new_
.sym 107186 $abc$72873$soc.cpu.mem_la_wstrb[1]_new_inv_
.sym 107187 soc.cpu.mem_wstrb[1]
.sym 107188 soc.cpu.mem_la_read
.sym 107191 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17024_Y_new_inv_
.sym 107192 soc.cpu.pcpi_div.pcpi_wr
.sym 107193 soc.cpu.pcpi_div.pcpi_rd[31]
.sym 107194 soc.cpu.pcpi_mul.pcpi_rd[31]
.sym 107197 soc.cpu.mem_wordsize[1]
.sym 107198 soc.cpu.mem_wordsize[0]
.sym 107199 soc.cpu.reg_op1[1]
.sym 107200 soc.cpu.reg_op1[0]
.sym 107203 $false
.sym 107204 soc.cpu.mem_wstrb[3]
.sym 107205 resetn$2
.sym 107206 $abc$72873$auto$rtlil.cc:1981:NotGate$71335
.sym 107209 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33427[0]_new_inv_
.sym 107210 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[22]_new_
.sym 107211 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33427[1]_new_
.sym 107212 $abc$72873$new_n8585_
.sym 107215 soc.cpu.pcpi_div.quotient_msk[4]
.sym 107216 $false
.sym 107217 $false
.sym 107218 $false
.sym 107219 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 107220 clk_16mhz$2$2
.sym 107221 soc.cpu.pcpi_div.start$2
.sym 107223 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989
.sym 107224 $abc$72873$new_n8576_
.sym 107226 $abc$72873$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[3]_new_
.sym 107227 soc.cpu.pcpi_div.divisor[47]
.sym 107228 soc.cpu.pcpi_div.divisor[33]
.sym 107296 soc.cpu.pcpi_div.instr_divu
.sym 107297 soc.cpu.pcpi_div.instr_div
.sym 107298 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[7]_new_inv_
.sym 107299 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[7]_new_inv_
.sym 107302 soc.cpu.pcpi_div.instr_divu
.sym 107303 soc.cpu.pcpi_div.instr_div
.sym 107304 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[12]_new_inv_
.sym 107305 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[12]_new_inv_
.sym 107308 soc.cpu.pcpi_div.instr_divu
.sym 107309 soc.cpu.pcpi_div.instr_div
.sym 107310 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[22]_new_inv_
.sym 107311 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[22]_new_inv_
.sym 107314 soc.cpu.pcpi_div.instr_divu
.sym 107315 soc.cpu.pcpi_div.instr_div
.sym 107316 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[31]_new_inv_
.sym 107317 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[31]_new_inv_
.sym 107320 soc.cpu.pcpi_div.instr_divu
.sym 107321 soc.cpu.pcpi_div.instr_div
.sym 107322 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[23]_new_inv_
.sym 107323 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[23]_new_inv_
.sym 107326 soc.cpu.pcpi_div.instr_divu
.sym 107327 soc.cpu.pcpi_div.instr_div
.sym 107328 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[18]_new_inv_
.sym 107329 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[18]_new_inv_
.sym 107332 soc.cpu.pcpi_div.instr_divu
.sym 107333 soc.cpu.pcpi_div.instr_div
.sym 107334 soc.cpu.pcpi_div.quotient[0]
.sym 107335 soc.cpu.pcpi_div.dividend[0]
.sym 107338 $false
.sym 107339 $abc$72873$new_n6702_
.sym 107340 $abc$72873$techmap\soc.cpu.$procmux$5390_Y[2]_new_inv_
.sym 107341 $abc$72873$new_n6697_
.sym 107342 $true
.sym 107343 clk_16mhz$2$2
.sym 107344 $false
.sym 107346 soc.cpu.irq_mask[31]
.sym 107347 soc.cpu.irq_mask[28]
.sym 107349 soc.cpu.irq_mask[4]
.sym 107350 soc.cpu.irq_mask[0]
.sym 107351 soc.cpu.irq_mask[27]
.sym 107419 soc.cpu.mem_wordsize[1]
.sym 107420 soc.cpu.mem_wordsize[0]
.sym 107421 soc.cpu.reg_op1[1]
.sym 107422 soc.cpu.reg_op1[0]
.sym 107425 $false
.sym 107426 $abc$72873$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 107427 $abc$72873$new_n4811_
.sym 107428 soc.spimemio.rdata[18]
.sym 107437 $false
.sym 107438 writeEncoderI
.sym 107439 encoderL.encoderCount[4]
.sym 107440 encoderDataI[4]
.sym 107443 $false
.sym 107444 $false
.sym 107445 soc.cpu.pcpi_div.quotient[18]
.sym 107446 soc.cpu.pcpi_div.quotient_msk[18]
.sym 107455 $false
.sym 107456 $false
.sym 107457 soc.cpu.pcpi_div.quotient[23]
.sym 107458 soc.cpu.pcpi_div.quotient_msk[23]
.sym 107461 $false
.sym 107462 $false
.sym 107463 soc.cpu.pcpi_div.quotient[13]
.sym 107464 soc.cpu.pcpi_div.quotient_msk[13]
.sym 107465 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 107466 clk_16mhz$2$2
.sym 107467 soc.cpu.pcpi_div.start$2
.sym 107468 $abc$72873$techmap\encoderL.$procmux$2675_Y[6]_new_inv_
.sym 107469 encoderDataI[12]
.sym 107472 encoderDataI[11]
.sym 107473 encoderDataI[14]
.sym 107474 encoderDataI[15]
.sym 107475 encoderDataI[9]
.sym 107542 $false
.sym 107543 soc.cpu.pcpi_div.outsign
.sym 107544 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[30]
.sym 107545 soc.cpu.pcpi_div.dividend[30]
.sym 107548 $false
.sym 107549 writeEncoderI
.sym 107550 encoderL.encoderCount[14]
.sym 107551 encoderDataI[14]
.sym 107554 $false
.sym 107555 writeEncoderI
.sym 107556 encoderL.encoderCount[9]
.sym 107557 encoderDataI[9]
.sym 107560 $false
.sym 107561 $false
.sym 107562 $false
.sym 107563 $false
.sym 107566 soc.spimemio.buffer[18]
.sym 107567 $false
.sym 107568 $false
.sym 107569 $false
.sym 107572 soc.spimemio.xfer.ibuffer[3]
.sym 107573 $false
.sym 107574 $false
.sym 107575 $false
.sym 107588 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$58722
.sym 107589 clk_16mhz$2$2
.sym 107590 $false
.sym 107592 $abc$72873$new_n6077_
.sym 107593 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[47]
.sym 107594 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$60426
.sym 107595 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[41]
.sym 107596 $abc$72873$new_n6076_
.sym 107597 $abc$72873$new_n6092_
.sym 107598 soc.cpu.pcpi_div.running
.sym 107671 $false
.sym 107672 soc.cpu.mem_xfer
.sym 107673 $abc$72873$soc.cpu.mem_rdata_latched[17]_new_inv_
.sym 107674 soc.cpu.mem_rdata_q[17]
.sym 107677 $false
.sym 107678 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 107679 clock.counterO[18]
.sym 107680 encoderL.encoderCount[18]
.sym 107683 $abc$72873$new_n5439_
.sym 107684 $abc$72873$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[2]_new_
.sym 107685 soc.cpu.mem_wstrb[2]
.sym 107686 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$48258[0]_new_inv_
.sym 107711 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$46120
.sym 107712 clk_16mhz$2$2
.sym 107713 $false
.sym 107714 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[2]
.sym 107715 $abc$72873$new_n6079_
.sym 107716 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 107717 $abc$72873$new_n6063_
.sym 107718 $abc$72873$techmap\encoderL.$procmux$2675_Y[15]_new_inv_
.sym 107719 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$61148_new_inv_
.sym 107720 $abc$72873$techmap\encoderL.$procmux$2675_Y[5]_new_inv_
.sym 107721 encoderDataI[2]
.sym 107788 $false
.sym 107789 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 107790 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[1]
.sym 107791 soc.cpu.reg_op1[1]
.sym 107800 $false
.sym 107801 $false
.sym 107802 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[1]
.sym 107803 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[0]
.sym 107806 $false
.sym 107807 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 107808 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[4]
.sym 107809 soc.cpu.reg_op1[4]
.sym 107812 $false
.sym 107813 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 107814 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[6]
.sym 107815 soc.cpu.reg_op1[6]
.sym 107818 soc.cpu.mem_rdata[25]
.sym 107819 $false
.sym 107820 $false
.sym 107821 $false
.sym 107830 soc.cpu.mem_rdata[20]
.sym 107831 $false
.sym 107832 $false
.sym 107833 $false
.sym 107834 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$46126
.sym 107835 clk_16mhz$2$2
.sym 107836 $false
.sym 107837 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[37]
.sym 107838 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[62]
.sym 107839 $abc$72873$new_n6067_
.sym 107841 $abc$72873$new_n6066_
.sym 107842 $abc$72873$new_n6065_
.sym 107843 soc.cpu.pcpi_div.divisor[5]
.sym 107844 soc.cpu.pcpi_div.divisor[4]
.sym 107911 $false
.sym 107912 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 107913 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[3]
.sym 107914 soc.cpu.reg_op1[3]
.sym 107917 $false
.sym 107918 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 107919 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[8]
.sym 107920 soc.cpu.reg_op1[8]
.sym 107923 $false
.sym 107924 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 107925 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[2]
.sym 107926 soc.cpu.reg_op1[2]
.sym 107929 $false
.sym 107930 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 107931 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[15]
.sym 107932 soc.cpu.reg_op1[15]
.sym 107935 $false
.sym 107936 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 107937 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[14]
.sym 107938 soc.cpu.reg_op1[14]
.sym 107941 $false
.sym 107942 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 107943 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[5]
.sym 107944 soc.cpu.reg_op1[5]
.sym 107947 $false
.sym 107948 $false
.sym 107949 $false
.sym 107950 soc.cpu.reg_op1[2]
.sym 107953 $false
.sym 107954 $false
.sym 107955 $false
.sym 107956 soc.cpu.reg_op1[8]
.sym 107960 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[60]
.sym 107961 $abc$72873$techmap\encoderL.$procmux$2675_Y[11]_new_inv_
.sym 107962 encoderL.encoderCount[15]
.sym 107965 encoderL.encoderCount[5]
.sym 108034 $false
.sym 108035 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 108036 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[12]
.sym 108037 soc.cpu.reg_op1[12]
.sym 108040 $false
.sym 108041 $false
.sym 108042 $false
.sym 108043 soc.cpu.reg_op1[4]
.sym 108046 $false
.sym 108047 $false
.sym 108048 $false
.sym 108049 soc.cpu.reg_op1[12]
.sym 108052 $false
.sym 108053 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 108054 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[9]
.sym 108055 soc.cpu.reg_op1[9]
.sym 108058 $false
.sym 108059 $false
.sym 108060 $false
.sym 108061 soc.cpu.reg_op1[19]
.sym 108064 $false
.sym 108065 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 108066 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[19]
.sym 108067 soc.cpu.reg_op1[19]
.sym 108070 $false
.sym 108071 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 108072 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[7]
.sym 108073 soc.cpu.reg_op1[7]
.sym 108076 $false
.sym 108077 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 108078 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[18]
.sym 108079 soc.cpu.reg_op1[18]
.sym 108083 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[30]
.sym 108084 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[4]
.sym 108085 $abc$72873$techmap\encoderL.$procmux$2678_Y[7]_new_inv_
.sym 108086 $abc$72873$techmap\encoderL.$procmux$2678_Y[5]_new_inv_
.sym 108087 $abc$72873$techmap\encoderL.$procmux$2678_Y[4]_new_inv_
.sym 108088 $abc$72873$techmap\encoderL.$procmux$2678_Y[2]_new_inv_
.sym 108089 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[31]
.sym 108090 soc.cpu.pcpi_div.dividend[25]
.sym 108157 $false
.sym 108158 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 108159 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[26]
.sym 108160 soc.cpu.reg_op1[26]
.sym 108163 $false
.sym 108164 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 108165 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[16]
.sym 108166 soc.cpu.reg_op1[16]
.sym 108169 $false
.sym 108170 $false
.sym 108171 $false
.sym 108172 soc.cpu.reg_op1[6]
.sym 108175 $false
.sym 108176 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 108177 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[11]
.sym 108178 soc.cpu.reg_op1[11]
.sym 108181 $false
.sym 108182 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 108183 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[29]
.sym 108184 soc.cpu.reg_op1[29]
.sym 108187 $false
.sym 108188 $false
.sym 108189 $false
.sym 108190 soc.cpu.reg_op1[7]
.sym 108193 $false
.sym 108194 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 108195 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[27]
.sym 108196 soc.cpu.reg_op1[27]
.sym 108199 soc.cpu.mem_wdata[25]
.sym 108200 $false
.sym 108201 $false
.sym 108202 $false
.sym 108203 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44009
.sym 108204 clk_16mhz$2$2
.sym 108205 $false
.sym 108206 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[7]
.sym 108207 $abc$72873$techmap\encoderL.$procmux$2678_Y[9]_new_inv_
.sym 108208 $abc$72873$techmap\encoderL.$procmux$2678_Y[15]_new_inv_
.sym 108209 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[2]
.sym 108210 $abc$72873$techmap\encoderL.$procmux$2678_Y[11]_new_inv_
.sym 108211 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[5]
.sym 108212 $abc$72873$techmap\encoderL.$procmux$2678_Y[14]_new_inv_
.sym 108213 encoderL.encoderCount[11]
.sym 108242 $true
.sym 108279 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[0]$2
.sym 108280 $false
.sym 108281 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[0]
.sym 108282 $false
.sym 108283 $false
.sym 108285 $auto$alumacc.cc:474:replace_alu$7705.C[2]
.sym 108287 $false
.sym 108288 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[1]
.sym 108291 $auto$alumacc.cc:474:replace_alu$7705.C[3]
.sym 108292 $false
.sym 108293 $false
.sym 108294 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[2]
.sym 108295 $auto$alumacc.cc:474:replace_alu$7705.C[2]
.sym 108297 $auto$alumacc.cc:474:replace_alu$7705.C[4]
.sym 108298 $false
.sym 108299 $false
.sym 108300 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[3]
.sym 108301 $auto$alumacc.cc:474:replace_alu$7705.C[3]
.sym 108303 $auto$alumacc.cc:474:replace_alu$7705.C[5]
.sym 108304 $false
.sym 108305 $false
.sym 108306 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[4]
.sym 108307 $auto$alumacc.cc:474:replace_alu$7705.C[4]
.sym 108309 $auto$alumacc.cc:474:replace_alu$7705.C[6]
.sym 108310 $false
.sym 108311 $false
.sym 108312 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[5]
.sym 108313 $auto$alumacc.cc:474:replace_alu$7705.C[5]
.sym 108315 $auto$alumacc.cc:474:replace_alu$7705.C[7]
.sym 108316 $false
.sym 108317 $false
.sym 108318 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[6]
.sym 108319 $auto$alumacc.cc:474:replace_alu$7705.C[6]
.sym 108321 $auto$alumacc.cc:474:replace_alu$7705.C[8]
.sym 108322 $false
.sym 108323 $false
.sym 108324 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[7]
.sym 108325 $auto$alumacc.cc:474:replace_alu$7705.C[7]
.sym 108329 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[15]
.sym 108330 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[56]
.sym 108331 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[20]
.sym 108332 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[14]
.sym 108333 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[55]
.sym 108334 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[9]
.sym 108335 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[25]_new_inv_
.sym 108336 encoderDataI[30]
.sym 108365 $auto$alumacc.cc:474:replace_alu$7705.C[8]
.sym 108402 $auto$alumacc.cc:474:replace_alu$7705.C[9]
.sym 108403 $false
.sym 108404 $false
.sym 108405 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[8]
.sym 108406 $auto$alumacc.cc:474:replace_alu$7705.C[8]
.sym 108408 $auto$alumacc.cc:474:replace_alu$7705.C[10]
.sym 108409 $false
.sym 108410 $false
.sym 108411 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[9]
.sym 108412 $auto$alumacc.cc:474:replace_alu$7705.C[9]
.sym 108414 $auto$alumacc.cc:474:replace_alu$7705.C[11]
.sym 108415 $false
.sym 108416 $false
.sym 108417 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[10]
.sym 108418 $auto$alumacc.cc:474:replace_alu$7705.C[10]
.sym 108420 $auto$alumacc.cc:474:replace_alu$7705.C[12]
.sym 108421 $false
.sym 108422 $false
.sym 108423 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[11]
.sym 108424 $auto$alumacc.cc:474:replace_alu$7705.C[11]
.sym 108426 $auto$alumacc.cc:474:replace_alu$7705.C[13]
.sym 108427 $false
.sym 108428 $false
.sym 108429 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[12]
.sym 108430 $auto$alumacc.cc:474:replace_alu$7705.C[12]
.sym 108432 $auto$alumacc.cc:474:replace_alu$7705.C[14]
.sym 108433 $false
.sym 108434 $false
.sym 108435 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[13]
.sym 108436 $auto$alumacc.cc:474:replace_alu$7705.C[13]
.sym 108438 $auto$alumacc.cc:474:replace_alu$7705.C[15]
.sym 108439 $false
.sym 108440 $false
.sym 108441 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[14]
.sym 108442 $auto$alumacc.cc:474:replace_alu$7705.C[14]
.sym 108444 $auto$alumacc.cc:474:replace_alu$7705.C[16]
.sym 108445 $false
.sym 108446 $false
.sym 108447 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[15]
.sym 108448 $auto$alumacc.cc:474:replace_alu$7705.C[15]
.sym 108452 $abc$72873$techmap\encoderL.$procmux$2678_Y[18]_new_inv_
.sym 108453 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[18]
.sym 108454 $abc$72873$techmap\encoderL.$procmux$2675_Y[17]_new_inv_
.sym 108455 encoderL.encoderCount[21]
.sym 108456 encoderL.encoderCount[17]
.sym 108457 encoderL.encoderCount[25]
.sym 108459 encoderL.encoderCount[18]
.sym 108488 $auto$alumacc.cc:474:replace_alu$7705.C[16]
.sym 108525 $auto$alumacc.cc:474:replace_alu$7705.C[17]
.sym 108526 $false
.sym 108527 $false
.sym 108528 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[16]
.sym 108529 $auto$alumacc.cc:474:replace_alu$7705.C[16]
.sym 108531 $auto$alumacc.cc:474:replace_alu$7705.C[18]
.sym 108532 $false
.sym 108533 $false
.sym 108534 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[17]
.sym 108535 $auto$alumacc.cc:474:replace_alu$7705.C[17]
.sym 108537 $auto$alumacc.cc:474:replace_alu$7705.C[19]
.sym 108538 $false
.sym 108539 $false
.sym 108540 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[18]
.sym 108541 $auto$alumacc.cc:474:replace_alu$7705.C[18]
.sym 108543 $auto$alumacc.cc:474:replace_alu$7705.C[20]
.sym 108544 $false
.sym 108545 $false
.sym 108546 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[19]
.sym 108547 $auto$alumacc.cc:474:replace_alu$7705.C[19]
.sym 108549 $auto$alumacc.cc:474:replace_alu$7705.C[21]
.sym 108550 $false
.sym 108551 $false
.sym 108552 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[20]
.sym 108553 $auto$alumacc.cc:474:replace_alu$7705.C[20]
.sym 108555 $auto$alumacc.cc:474:replace_alu$7705.C[22]
.sym 108556 $false
.sym 108557 $false
.sym 108558 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[21]
.sym 108559 $auto$alumacc.cc:474:replace_alu$7705.C[21]
.sym 108561 $auto$alumacc.cc:474:replace_alu$7705.C[23]
.sym 108562 $false
.sym 108563 $false
.sym 108564 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[22]
.sym 108565 $auto$alumacc.cc:474:replace_alu$7705.C[22]
.sym 108567 $auto$alumacc.cc:474:replace_alu$7705.C[24]
.sym 108568 $false
.sym 108569 $false
.sym 108570 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[23]
.sym 108571 $auto$alumacc.cc:474:replace_alu$7705.C[23]
.sym 108575 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[25]
.sym 108576 $abc$72873$techmap\encoderL.$procmux$2675_Y[16]_new_inv_
.sym 108577 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[59]
.sym 108579 $abc$72873$techmap\encoderL.$procmux$2675_Y[30]_new_inv_
.sym 108580 encoderL.encoderCount[26]
.sym 108611 $auto$alumacc.cc:474:replace_alu$7705.C[24]
.sym 108648 $auto$alumacc.cc:474:replace_alu$7705.C[25]
.sym 108649 $false
.sym 108650 $false
.sym 108651 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[24]
.sym 108652 $auto$alumacc.cc:474:replace_alu$7705.C[24]
.sym 108654 $auto$alumacc.cc:474:replace_alu$7705.C[26]
.sym 108655 $false
.sym 108656 $false
.sym 108657 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[25]
.sym 108658 $auto$alumacc.cc:474:replace_alu$7705.C[25]
.sym 108660 $auto$alumacc.cc:474:replace_alu$7705.C[27]
.sym 108661 $false
.sym 108662 $false
.sym 108663 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[26]
.sym 108664 $auto$alumacc.cc:474:replace_alu$7705.C[26]
.sym 108666 $auto$alumacc.cc:474:replace_alu$7705.C[28]
.sym 108667 $false
.sym 108668 $false
.sym 108669 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[27]
.sym 108670 $auto$alumacc.cc:474:replace_alu$7705.C[27]
.sym 108672 $auto$alumacc.cc:474:replace_alu$7705.C[29]
.sym 108673 $false
.sym 108674 $false
.sym 108675 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[28]
.sym 108676 $auto$alumacc.cc:474:replace_alu$7705.C[28]
.sym 108678 $auto$alumacc.cc:474:replace_alu$7705.C[30]
.sym 108679 $false
.sym 108680 $false
.sym 108681 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[29]
.sym 108682 $auto$alumacc.cc:474:replace_alu$7705.C[29]
.sym 108684 $auto$alumacc.cc:474:replace_alu$7705.C[31]
.sym 108685 $false
.sym 108686 $false
.sym 108687 $abc$72873$auto$alumacc.cc:474:replace_alu$7705.BB[30]
.sym 108688 $auto$alumacc.cc:474:replace_alu$7705.C[30]
.sym 108691 soc.cpu.pcpi_div.instr_div
.sym 108692 soc.cpu.pcpi_div.instr_rem
.sym 108693 soc.cpu.reg_op1[31]
.sym 108694 $auto$alumacc.cc:474:replace_alu$7705.C[31]
.sym 108698 pinEncoderIF$2
.sym 108873 $false
.sym 108874 $false
.sym 108875 $false
.sym 108876 soc.simpleuart.cfg_divider[5]
.sym 108879 soc.simpleuart.send_bitcnt[3]
.sym 108880 soc.simpleuart.send_bitcnt[2]
.sym 108881 soc.simpleuart.send_bitcnt[1]
.sym 108882 soc.simpleuart.send_bitcnt[0]
.sym 108885 $false
.sym 108886 $false
.sym 108887 $false
.sym 108888 pwm_connectorDF[1]
.sym 108891 $abc$72873$techmap\soc.simpleuart.$procmux$5796_Y
.sym 108892 $abc$72873$new_n5988_
.sym 108893 soc.cpu.mem_wdata[6]
.sym 108894 soc.simpleuart.send_pattern[8]
.sym 108897 $false
.sym 108898 $abc$72873$techmap\soc.simpleuart.$procmux$5796_Y
.sym 108899 soc.simpleuart.send_pattern[1]
.sym 108900 $abc$72873$new_n5988_
.sym 108915 $abc$72873$techmap\soc.simpleuart.$procmux$5796_Y
.sym 108916 $abc$72873$new_n5988_
.sym 108917 soc.cpu.mem_wdata[5]
.sym 108918 soc.simpleuart.send_pattern[7]
.sym 108919 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177
.sym 108920 clk_16mhz$2$2
.sym 108921 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 108998 $true
.sym 109035 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[0]$2
.sym 109036 $false
.sym 109037 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[0]
.sym 109038 $false
.sym 109039 $false
.sym 109041 $auto$alumacc.cc:474:replace_alu$7548.C[2]
.sym 109043 $false
.sym 109044 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[1]
.sym 109047 $auto$alumacc.cc:474:replace_alu$7548.C[3]
.sym 109049 $false
.sym 109050 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[2]
.sym 109053 $auto$alumacc.cc:474:replace_alu$7548.C[4]
.sym 109055 $false
.sym 109056 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[3]
.sym 109059 $auto$alumacc.cc:474:replace_alu$7548.C[5]
.sym 109061 $false
.sym 109062 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[4]
.sym 109065 $auto$alumacc.cc:474:replace_alu$7548.C[6]
.sym 109067 $false
.sym 109068 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[5]
.sym 109071 $auto$alumacc.cc:474:replace_alu$7548.C[7]
.sym 109073 $false
.sym 109074 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[6]
.sym 109077 $auto$alumacc.cc:474:replace_alu$7548.C[8]
.sym 109079 $false
.sym 109080 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[7]
.sym 109121 $auto$alumacc.cc:474:replace_alu$7548.C[8]
.sym 109158 $auto$alumacc.cc:474:replace_alu$7548.C[9]
.sym 109160 $false
.sym 109161 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[8]
.sym 109164 $auto$alumacc.cc:474:replace_alu$7548.C[10]
.sym 109166 $false
.sym 109167 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[9]
.sym 109170 $auto$alumacc.cc:474:replace_alu$7548.C[11]
.sym 109172 $false
.sym 109173 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[10]
.sym 109176 $auto$alumacc.cc:474:replace_alu$7548.C[12]
.sym 109178 $false
.sym 109179 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[11]
.sym 109182 $auto$alumacc.cc:474:replace_alu$7548.C[13]
.sym 109184 $false
.sym 109185 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[12]
.sym 109188 $auto$alumacc.cc:474:replace_alu$7548.C[14]
.sym 109190 $false
.sym 109191 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[13]
.sym 109194 $auto$alumacc.cc:474:replace_alu$7548.C[15]
.sym 109196 $false
.sym 109197 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[14]
.sym 109200 $auto$alumacc.cc:474:replace_alu$7548.C[16]
.sym 109202 $false
.sym 109203 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[15]
.sym 109244 $auto$alumacc.cc:474:replace_alu$7548.C[16]
.sym 109281 $auto$alumacc.cc:474:replace_alu$7548.C[17]
.sym 109283 $false
.sym 109284 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[16]
.sym 109287 $auto$alumacc.cc:474:replace_alu$7548.C[18]
.sym 109289 $false
.sym 109290 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[17]
.sym 109293 $auto$alumacc.cc:474:replace_alu$7548.C[19]
.sym 109295 $false
.sym 109296 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[18]
.sym 109299 $auto$alumacc.cc:474:replace_alu$7548.C[20]
.sym 109301 $false
.sym 109302 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[19]
.sym 109305 $auto$alumacc.cc:474:replace_alu$7548.C[21]
.sym 109307 $false
.sym 109308 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[20]
.sym 109311 $auto$alumacc.cc:474:replace_alu$7548.C[22]
.sym 109313 $false
.sym 109314 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[21]
.sym 109317 $auto$alumacc.cc:474:replace_alu$7548.C[23]
.sym 109319 $false
.sym 109320 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[22]
.sym 109323 $auto$alumacc.cc:474:replace_alu$7548.C[24]
.sym 109325 $false
.sym 109326 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[23]
.sym 109331 $abc$72873$auto$alumacc.cc:491:replace_alu$7555[31]
.sym 109332 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[14]
.sym 109333 soc.simpleuart.send_pattern[1]
.sym 109334 soc.simpleuart.send_pattern[4]
.sym 109335 soc.simpleuart.send_pattern[3]
.sym 109336 soc.simpleuart.send_bitcnt[2]
.sym 109337 soc.simpleuart.send_pattern[2]
.sym 109338 soc.simpleuart.send_pattern[5]
.sym 109367 $auto$alumacc.cc:474:replace_alu$7548.C[24]
.sym 109404 $auto$alumacc.cc:474:replace_alu$7548.C[25]
.sym 109406 $false
.sym 109407 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[24]
.sym 109410 $auto$alumacc.cc:474:replace_alu$7548.C[26]
.sym 109412 $false
.sym 109413 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[25]
.sym 109416 $auto$alumacc.cc:474:replace_alu$7548.C[27]
.sym 109418 $false
.sym 109419 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[26]
.sym 109422 $auto$alumacc.cc:474:replace_alu$7548.C[28]
.sym 109424 $false
.sym 109425 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[27]
.sym 109428 $auto$alumacc.cc:474:replace_alu$7548.C[29]
.sym 109430 $false
.sym 109431 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[28]
.sym 109434 $auto$alumacc.cc:474:replace_alu$7548.C[30]
.sym 109436 $false
.sym 109437 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[29]
.sym 109440 $auto$alumacc.cc:474:replace_alu$7548.C[31]
.sym 109442 $false
.sym 109443 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[30]
.sym 109446 $abc$72873$auto$alumacc.cc:491:replace_alu$7550[31]$2
.sym 109448 $false
.sym 109449 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[31]
.sym 109454 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[17]
.sym 109455 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[11]
.sym 109456 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[15]
.sym 109457 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[12]
.sym 109458 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[4]
.sym 109459 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[7]
.sym 109460 soc.simpleuart.send_pattern[9]
.sym 109531 $abc$72873$auto$alumacc.cc:491:replace_alu$7550[31]$2
.sym 109534 $false
.sym 109535 $false
.sym 109536 $false
.sym 109537 pwm_connectorDF[23]
.sym 109540 $false
.sym 109541 $false
.sym 109542 $false
.sym 109543 pwm_connectorDF[27]
.sym 109546 $false
.sym 109547 $false
.sym 109548 $false
.sym 109549 pwm_connectorDF[24]
.sym 109552 $false
.sym 109553 $false
.sym 109554 $false
.sym 109555 pwm_connectorDF[25]
.sym 109558 $false
.sym 109559 $false
.sym 109560 $false
.sym 109561 pwm_connectorDF[31]
.sym 109564 $false
.sym 109565 $false
.sym 109566 $false
.sym 109567 pwm_connectorDF[28]
.sym 109570 $abc$72873$techmap\soc.simpleuart.$procmux$5796_Y
.sym 109571 $abc$72873$new_n5988_
.sym 109572 soc.cpu.mem_wdata[7]
.sym 109573 soc.simpleuart.send_pattern[9]
.sym 109574 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177
.sym 109575 clk_16mhz$2$2
.sym 109576 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 109579 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[13]
.sym 109580 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[16]
.sym 109581 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$26241[4]_new_
.sym 109583 pwm_connectorDF[16]
.sym 109584 pwm_connectorDF[17]
.sym 109651 pwm_connectorDF[30]
.sym 109652 pwm_connectorDF[29]
.sym 109653 pwm_connectorDF[28]
.sym 109654 pwm_connectorDF[27]
.sym 109657 $false
.sym 109658 $false
.sym 109659 $false
.sym 109660 pwm_connectorDF[26]
.sym 109663 $false
.sym 109664 $false
.sym 109665 $false
.sym 109666 pwm_connectorDF[29]
.sym 109669 $abc$72873$new_n5825_
.sym 109670 $abc$72873$new_n5824_
.sym 109671 $abc$72873$new_n5823_
.sym 109672 $abc$72873$new_n5822_
.sym 109675 $false
.sym 109676 $false
.sym 109677 $false
.sym 109678 pwm_connectorDF[30]
.sym 109681 pwm_connectorDF[18]
.sym 109682 pwm_connectorDF[17]
.sym 109683 pwm_connectorDF[16]
.sym 109684 pwm_connectorDF[31]
.sym 109687 pwm_connectorDF[26]
.sym 109688 pwm_connectorDF[25]
.sym 109689 pwm_connectorDF[24]
.sym 109690 pwm_connectorDF[23]
.sym 109693 soc.cpu.mem_wdata[23]
.sym 109694 $false
.sym 109695 $false
.sym 109696 $false
.sym 109697 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41588
.sym 109698 clk_16mhz$2$2
.sym 109699 $false
.sym 109700 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[23]
.sym 109701 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[16]
.sym 109706 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[1]
.sym 109707 pwm_connectorDF[1]
.sym 109774 $false
.sym 109775 $false
.sym 109776 soc.cpu.mem_wstrb[1]
.sym 109777 $abc$72873$new_n5754_
.sym 109780 $false
.sym 109781 resetn$2
.sym 109782 soc.cpu.mem_wstrb[0]
.sym 109783 $abc$72873$new_n4853_
.sym 109786 soc.cpu.mem_wdata[24]
.sym 109787 $false
.sym 109788 $false
.sym 109789 $false
.sym 109792 soc.cpu.mem_wdata[29]
.sym 109793 $false
.sym 109794 $false
.sym 109795 $false
.sym 109798 soc.cpu.mem_wdata[31]
.sym 109799 $false
.sym 109800 $false
.sym 109801 $false
.sym 109804 soc.cpu.mem_wdata[30]
.sym 109805 $false
.sym 109806 $false
.sym 109807 $false
.sym 109810 soc.cpu.mem_wdata[26]
.sym 109811 $false
.sym 109812 $false
.sym 109813 $false
.sym 109816 soc.cpu.mem_wdata[28]
.sym 109817 $false
.sym 109818 $false
.sym 109819 $false
.sym 109820 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41852
.sym 109821 clk_16mhz$2$2
.sym 109822 $false
.sym 109825 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[14]
.sym 109828 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[20]
.sym 109829 encoderR.encoderCount[31]
.sym 109897 $false
.sym 109898 resetn$2
.sym 109899 soc.cpu.mem_wstrb[1]
.sym 109900 $abc$72873$new_n4853_
.sym 109903 $false
.sym 109904 $abc$72873$new_n5142_
.sym 109905 soc.spimemio.config_oe[3]
.sym 109906 soc.spimemio.config_en
.sym 109909 $false
.sym 109910 $abc$72873$new_n5142_
.sym 109911 soc.spimemio.config_oe[2]
.sym 109912 soc.spimemio.config_en
.sym 109915 $false
.sym 109916 $abc$72873$new_n5236_
.sym 109917 soc.spimemio.config_oe[1]
.sym 109918 soc.spimemio.config_en
.sym 109921 soc.cpu.mem_wdata[11]
.sym 109922 $false
.sym 109923 $false
.sym 109924 $false
.sym 109927 soc.cpu.mem_wdata[8]
.sym 109928 $false
.sym 109929 $false
.sym 109930 $false
.sym 109933 soc.cpu.mem_wdata[9]
.sym 109934 $false
.sym 109935 $false
.sym 109936 $false
.sym 109939 soc.cpu.mem_wdata[10]
.sym 109940 $false
.sym 109941 $false
.sym 109942 $false
.sym 109943 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58427
.sym 109944 clk_16mhz$2$2
.sym 109945 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 109946 flash_csb$2
.sym 109948 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[18]
.sym 109949 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[30]
.sym 109950 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[27]
.sym 109953 soc.cpu.mem_wdata[2]
.sym 110020 $false
.sym 110021 $false
.sym 110022 soc.cpu.mem_wstrb[3]
.sym 110023 $abc$72873$new_n5754_
.sym 110026 soc.spimemio.config_en
.sym 110027 $abc$72873$new_n5236_
.sym 110028 $abc$72873$new_n5234_
.sym 110029 soc.spimemio.config_oe[0]
.sym 110032 soc.cpu.mem_wdata[29]
.sym 110033 $false
.sym 110034 $false
.sym 110035 $false
.sym 110038 soc.cpu.mem_wdata[24]
.sym 110039 $false
.sym 110040 $false
.sym 110041 $false
.sym 110044 soc.cpu.mem_wdata[26]
.sym 110045 $false
.sym 110046 $false
.sym 110047 $false
.sym 110056 soc.cpu.mem_wdata[25]
.sym 110057 $false
.sym 110058 $false
.sym 110059 $false
.sym 110062 soc.cpu.mem_wdata[30]
.sym 110063 $false
.sym 110064 $false
.sym 110065 $false
.sym 110066 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42908
.sym 110067 clk_16mhz$2$2
.sym 110068 $false
.sym 110070 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[22]
.sym 110072 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[13]
.sym 110073 $abc$72873$techmap\soc.spimemio.$procmux$6266_Y_new_inv_
.sym 110075 pwm_connectorDF[4]
.sym 110076 pwm_connectorDF[7]
.sym 110143 $false
.sym 110144 $false
.sym 110145 $false
.sym 110146 soc.cpu.mem_addr[28]
.sym 110155 $false
.sym 110156 soc.spimemio.config_en
.sym 110157 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6200.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16404_Y_new_
.sym 110158 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 110167 $false
.sym 110168 writeEncoderD
.sym 110169 encoderR.encoderCount[30]
.sym 110170 encoderDataD[30]
.sym 110173 soc.cpu.mem_wdata[26]
.sym 110174 $false
.sym 110175 $false
.sym 110176 $false
.sym 110179 soc.cpu.mem_wdata[24]
.sym 110180 $false
.sym 110181 $false
.sym 110182 $false
.sym 110185 soc.cpu.mem_wdata[30]
.sym 110186 $false
.sym 110187 $false
.sym 110188 $false
.sym 110189 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45065
.sym 110190 clk_16mhz$2$2
.sym 110191 $false
.sym 110192 pwm_connectorDB[17]
.sym 110194 pwm_connectorDB[21]
.sym 110197 pwm_connectorDB[16]
.sym 110198 pwm_connectorDB[23]
.sym 110199 pwm_connectorDB[22]
.sym 110266 $false
.sym 110267 $false
.sym 110268 resetn$2
.sym 110269 soc.spimemio.softreset
.sym 110272 $false
.sym 110273 writeEncoderD
.sym 110274 encoderR.encoderCount[24]
.sym 110275 encoderDataD[24]
.sym 110278 soc.spimemio.din_valid
.sym 110279 soc.spimemio.xfer_resetn
.sym 110280 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 110281 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16417_Y_new_inv_
.sym 110284 $false
.sym 110285 encoderR.encoderCounter[1]
.sym 110286 $abc$72873$techmap\encoderR.$procmux$2678_Y[24]_new_inv_
.sym 110287 $abc$72873$techmap\encoderR.$procmux$2675_Y[24]_new_inv_
.sym 110290 $false
.sym 110291 encoderR.encoderCounter[1]
.sym 110292 $abc$72873$techmap\encoderR.$procmux$2678_Y[30]_new_inv_
.sym 110293 $abc$72873$techmap\encoderR.$procmux$2675_Y[30]_new_inv_
.sym 110296 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:1401$2470_Y
.sym 110297 $false
.sym 110298 $false
.sym 110299 $false
.sym 110302 $false
.sym 110303 soc.spimemio.config_en
.sym 110304 $abc$72873$new_n4853_
.sym 110305 $abc$72873$auto$simplemap.cc:168:logic_reduce$11774
.sym 110308 $false
.sym 110309 $false
.sym 110310 soc.cpu.pcpi_mul.mul_counter[6]
.sym 110311 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110312 $true
.sym 110313 clk_16mhz$2$2
.sym 110314 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 110315 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[14]
.sym 110316 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730
.sym 110319 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_
.sym 110320 soc.spimemio.xfer.xfer_ddr
.sym 110321 soc.spimemio.xfer.xfer_dspi
.sym 110322 soc.spimemio.xfer.xfer_qspi
.sym 110389 $abc$72873$new_n5679_
.sym 110390 $abc$72873$new_n7119_
.sym 110391 soc.spimemio.config_ddr
.sym 110392 soc.spimemio.din_ddr
.sym 110395 $abc$72873$new_n5679_
.sym 110396 $abc$72873$new_n7119_
.sym 110397 soc.spimemio.config_qspi
.sym 110398 soc.spimemio.din_qspi
.sym 110407 $false
.sym 110408 $false
.sym 110409 soc.spimemio.jump
.sym 110410 $abc$72873$techmap\soc.spimemio.$procmux$6268_Y_new_inv_
.sym 110435 $true
.sym 110436 clk_16mhz$2$2
.sym 110437 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$58537[0]
.sym 110438 $abc$72873$new_n7004_
.sym 110439 $abc$72873$new_n6998_
.sym 110440 $abc$72873$new_n7008_
.sym 110441 $abc$72873$new_n7006_
.sym 110442 $abc$72873$new_n7007_
.sym 110443 soc.cpu.timer[15]
.sym 110444 soc.cpu.timer[3]
.sym 110445 soc.cpu.timer[2]
.sym 110512 soc.cpu.timer[23]
.sym 110513 soc.cpu.timer[22]
.sym 110514 soc.cpu.timer[21]
.sym 110515 soc.cpu.timer[20]
.sym 110518 soc.cpu.count_instr[9]
.sym 110519 soc.cpu.instr_rdinstr
.sym 110520 soc.cpu.instr_rdcycleh
.sym 110521 soc.cpu.count_cycle[41]
.sym 110530 $false
.sym 110531 $abc$72873$new_n8452_
.sym 110532 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 110533 soc.cpu.count_cycle[9]
.sym 110548 soc.cpu.mem_wdata[25]
.sym 110549 $false
.sym 110550 $false
.sym 110551 $false
.sym 110554 soc.cpu.mem_wdata[27]
.sym 110555 $false
.sym 110556 $false
.sym 110557 $false
.sym 110558 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41852
.sym 110559 clk_16mhz$2$2
.sym 110560 $false
.sym 110561 $abc$72873$new_n8599_
.sym 110562 $abc$72873$new_n8598_
.sym 110563 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67619
.sym 110564 $abc$72873$new_n8507_
.sym 110565 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67078
.sym 110566 $abc$72873$new_n6112_
.sym 110567 $abc$72873$new_n8506_
.sym 110568 soc.cpu.timer[17]
.sym 110635 soc.cpu.count_instr[13]
.sym 110636 soc.cpu.instr_rdinstr
.sym 110637 soc.cpu.instr_rdcycleh
.sym 110638 soc.cpu.count_cycle[45]
.sym 110641 $false
.sym 110642 $false
.sym 110643 soc.cpu.cpu_state[2]
.sym 110644 soc.cpu.instr_timer
.sym 110647 $false
.sym 110648 $false
.sym 110649 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 110650 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730
.sym 110653 $false
.sym 110654 soc.cpu.timer[1]
.sym 110655 $false
.sym 110656 soc.cpu.timer[0]
.sym 110659 soc.spimemio.xfer.obuffer[2]
.sym 110660 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 110661 $abc$72873$new_n7576_
.sym 110662 soc.spimemio.xfer.flash_clk
.sym 110665 $false
.sym 110666 $abc$72873$new_n8495_
.sym 110667 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 110668 soc.cpu.count_cycle[13]
.sym 110671 $false
.sym 110672 soc.spimemio.xfer.xfer_ddr
.sym 110673 soc.spimemio.xfer.xfer_qspi
.sym 110674 soc.spimemio.xfer.xfer_dspi
.sym 110677 $abc$72873$auto$simplemap.cc:168:logic_reduce$11774
.sym 110678 $false
.sym 110679 $false
.sym 110680 $false
.sym 110681 resetn$2
.sym 110682 clk_16mhz$2$2
.sym 110683 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 110684 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33399[0]_new_inv_
.sym 110685 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67756
.sym 110686 soc.cpu.timer[10]
.sym 110687 soc.cpu.timer[9]
.sym 110688 soc.cpu.timer[11]
.sym 110689 soc.cpu.timer[25]
.sym 110690 soc.cpu.pcpi_div.pcpi_wr
.sym 110691 soc.cpu.timer[4]
.sym 110758 $false
.sym 110759 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16028_Y[4]_new_
.sym 110760 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 110761 soc.spimemio.xfer.obuffer[2]
.sym 110764 $abc$72873$new_n7610_
.sym 110765 soc.spimemio.xfer.obuffer[0]
.sym 110766 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 110767 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 110770 soc.cpu.instr_rdcycle
.sym 110771 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 110772 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18317_Y_new_inv_
.sym 110773 soc.cpu.count_cycle[21]
.sym 110776 $false
.sym 110777 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$16029_Y[4]_new_
.sym 110778 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_
.sym 110779 soc.spimemio.xfer.obuffer[0]
.sym 110782 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 110783 soc.spimemio.xfer.obuffer[4]
.sym 110784 $abc$72873$new_n7617_
.sym 110785 $abc$72873$new_n7619_
.sym 110788 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_
.sym 110789 soc.spimemio.xfer.flash_clk
.sym 110790 soc.spimemio.xfer.obuffer[0]
.sym 110791 soc.spimemio.xfer.obuffer[4]
.sym 110794 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 110795 soc.spimemio.xfer.flash_clk
.sym 110796 soc.spimemio.xfer.obuffer[3]
.sym 110797 soc.spimemio.xfer.obuffer[4]
.sym 110800 $abc$72873$new_n5659_
.sym 110801 soc.spimemio.din_data[2]
.sym 110802 $abc$72873$new_n7609_
.sym 110803 $abc$72873$new_n7608_
.sym 110804 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67756
.sym 110805 clk_16mhz$2$2
.sym 110806 $false
.sym 110807 $abc$72873$new_n8606_
.sym 110808 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18322_Y_new_inv_
.sym 110810 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[26]_new_
.sym 110811 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17049_Y_new_inv_
.sym 110812 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17041_Y_new_inv_
.sym 110813 soc.cpu.irq_mask[8]
.sym 110814 soc.cpu.irq_mask[11]
.sym 110881 soc.cpu.instr_rdcycle
.sym 110882 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 110883 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18323_Y_new_inv_
.sym 110884 soc.cpu.count_cycle[27]
.sym 110887 $abc$72873$new_n8576_
.sym 110888 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[21]_new_
.sym 110889 soc.cpu.instr_timer
.sym 110890 soc.cpu.timer[21]
.sym 110893 $false
.sym 110894 soc.cpu.cpu_state[2]
.sym 110895 $abc$72873$new_n8469_
.sym 110896 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[11]_new_
.sym 110899 $abc$72873$new_n8471_
.sym 110900 $abc$72873$new_n8470_
.sym 110901 soc.cpu.instr_timer
.sym 110902 soc.cpu.timer[11]
.sym 110905 soc.cpu.cpuregs_rs1[11]
.sym 110906 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 110907 soc.cpu.irq_mask[11]
.sym 110908 soc.cpu.instr_maskirq
.sym 110911 $abc$72873$new_n5439_
.sym 110912 $abc$72873$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[3]_new_
.sym 110913 soc.cpu.mem_wstrb[3]
.sym 110914 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$48258[0]_new_inv_
.sym 110917 $abc$72873$new_n5439_
.sym 110918 $abc$72873$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[0]_new_
.sym 110919 soc.cpu.mem_wstrb[0]
.sym 110920 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$48258[0]_new_inv_
.sym 110923 $false
.sym 110924 $false
.sym 110925 $abc$72873$new_n5439_
.sym 110926 $abc$72873$techmap\soc.cpu.$procmux$5246_Y[1]_new_inv_
.sym 110927 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$46120
.sym 110928 clk_16mhz$2$2
.sym 110929 $false
.sym 110930 $abc$72873$auto$rtlil.cc:1981:NotGate$72007
.sym 110931 soc.cpu.pcpi_div.start
.sym 110932 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17060_Y_new_inv_
.sym 110933 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33476[0]_new_inv_
.sym 110934 soc.cpu.pcpi_div.pcpi_wait
.sym 110935 soc.cpu.pcpi_mul.pcpi_wait_q
.sym 110937 soc.cpu.pcpi_div.pcpi_wait_q
.sym 111004 soc.cpu.timer[5]
.sym 111005 soc.cpu.instr_timer
.sym 111006 soc.cpu.irq_mask[5]
.sym 111007 soc.cpu.instr_maskirq
.sym 111010 soc.cpu.cpuregs_rs1[10]
.sym 111011 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 111012 soc.cpu.irq_mask[10]
.sym 111013 soc.cpu.instr_maskirq
.sym 111016 soc.cpu.cpu_state[2]
.sym 111017 $abc$72873$new_n8396_
.sym 111018 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33308[0]_new_inv_
.sym 111019 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[5]_new_
.sym 111022 $false
.sym 111023 $abc$72873$new_n8397_
.sym 111024 soc.cpu.cpuregs_rs1[5]
.sym 111025 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 111028 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33469[0]_new_inv_
.sym 111029 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[28]_new_
.sym 111030 soc.cpu.cpuregs_rs1[28]
.sym 111031 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 111034 soc.cpu.instr_rdcycle
.sym 111035 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 111036 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18324_Y_new_inv_
.sym 111037 soc.cpu.count_cycle[28]
.sym 111040 soc.cpu.mem_wdata[3]
.sym 111041 $false
.sym 111042 $false
.sym 111043 $false
.sym 111046 soc.cpu.mem_wdata[6]
.sym 111047 $false
.sym 111048 $false
.sym 111049 $false
.sym 111050 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43217
.sym 111051 clk_16mhz$2$2
.sym 111052 $false
.sym 111053 $abc$72873$new_n7606_
.sym 111055 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5605_Y
.sym 111056 $abc$72873$new_n7603_
.sym 111058 $abc$72873$new_n7605_
.sym 111059 soc.spimemio.xfer.obuffer[1]
.sym 111060 soc.spimemio.xfer.obuffer[0]
.sym 111127 soc.cpu.timer[4]
.sym 111128 soc.cpu.instr_timer
.sym 111129 soc.cpu.irq_mask[4]
.sym 111130 soc.cpu.instr_maskirq
.sym 111133 $false
.sym 111134 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33462[0]_new_inv_
.sym 111135 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[27]_new_
.sym 111136 $abc$72873$new_n8636_
.sym 111139 soc.cpu.timer[28]
.sym 111140 soc.cpu.instr_timer
.sym 111141 soc.cpu.irq_mask[28]
.sym 111142 soc.cpu.instr_maskirq
.sym 111151 soc.cpu.pcpi_div.instr_divu
.sym 111152 soc.cpu.pcpi_div.instr_div
.sym 111153 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[4]_new_inv_
.sym 111154 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[4]_new_inv_
.sym 111169 soc.cpu.pcpi_div.instr_divu
.sym 111170 soc.cpu.pcpi_div.instr_div
.sym 111171 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[13]_new_inv_
.sym 111172 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[13]_new_inv_
.sym 111173 $true
.sym 111174 clk_16mhz$2$2
.sym 111175 $false
.sym 111176 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[6]_new_inv_
.sym 111177 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45819
.sym 111178 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[5]_new_inv_
.sym 111179 $abc$72873$new_n5853_
.sym 111180 soc.cpu.timer[0]
.sym 111181 soc.cpu.timer[28]
.sym 111182 encoderL.encoderCounter[1]
.sym 111183 soc.cpu.timer[27]
.sym 111256 $false
.sym 111257 soc.cpu.pcpi_div.outsign
.sym 111258 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[2]
.sym 111259 soc.cpu.pcpi_div.dividend[2]
.sym 111262 soc.cpu.timer[27]
.sym 111263 soc.cpu.instr_timer
.sym 111264 soc.cpu.irq_mask[27]
.sym 111265 soc.cpu.instr_maskirq
.sym 111268 soc.cpu.timer[31]
.sym 111269 soc.cpu.instr_timer
.sym 111270 soc.cpu.irq_mask[31]
.sym 111271 soc.cpu.instr_maskirq
.sym 111274 $false
.sym 111275 $false
.sym 111276 $abc$72873$soc.cpu.mem_la_write_new_
.sym 111277 $abc$72873$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 111280 $false
.sym 111281 soc.cpu.mem_wstrb[1]
.sym 111282 resetn$2
.sym 111283 $abc$72873$auto$rtlil.cc:1981:NotGate$71333
.sym 111286 soc.cpu.cpu_state[2]
.sym 111287 $abc$72873$new_n8675_
.sym 111288 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33490[0]_new_inv_
.sym 111289 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[31]_new_
.sym 111292 soc.cpu.mem_wdata[7]
.sym 111293 $false
.sym 111294 $false
.sym 111295 $false
.sym 111296 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43217
.sym 111297 clk_16mhz$2$2
.sym 111298 $false
.sym 111300 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[13]_new_inv_
.sym 111302 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[12]_new_inv_
.sym 111303 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[7]_new_inv_
.sym 111306 $abc$72873$new_n5852_
.sym 111379 $false
.sym 111380 resetn$2
.sym 111381 soc.cpu.instr_maskirq
.sym 111382 soc.cpu.cpu_state[2]
.sym 111385 soc.cpu.cpuregs_rs1[21]
.sym 111386 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 111387 soc.cpu.irq_mask[21]
.sym 111388 soc.cpu.instr_maskirq
.sym 111397 $false
.sym 111398 $false
.sym 111399 $abc$72873$soc.cpu.mem_la_write_new_
.sym 111400 $abc$72873$soc.cpu.mem_la_wstrb[3]_new_inv_
.sym 111403 $false
.sym 111404 soc.cpu.pcpi_div.start$2
.sym 111405 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[47]_new_inv_
.sym 111406 soc.cpu.pcpi_div.divisor[48]
.sym 111409 $false
.sym 111410 soc.cpu.pcpi_div.start$2
.sym 111411 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[33]_new_inv_
.sym 111412 soc.cpu.pcpi_div.divisor[34]
.sym 111419 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 111420 clk_16mhz$2$2
.sym 111421 $false
.sym 111424 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[22]_new_inv_
.sym 111425 $abc$72873$techmap\encoderL.$procmux$2675_Y[10]_new_inv_
.sym 111426 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[23]_new_inv_
.sym 111429 encoderL.encoderCount[10]
.sym 111502 soc.cpu.cpuregs_rs1[31]
.sym 111503 $false
.sym 111504 $false
.sym 111505 $false
.sym 111508 soc.cpu.cpuregs_rs1[28]
.sym 111509 $false
.sym 111510 $false
.sym 111511 $false
.sym 111520 soc.cpu.cpuregs_rs1[4]
.sym 111521 $false
.sym 111522 $false
.sym 111523 $false
.sym 111526 soc.cpu.cpuregs_rs1[0]
.sym 111527 $false
.sym 111528 $false
.sym 111529 $false
.sym 111532 soc.cpu.cpuregs_rs1[27]
.sym 111533 $false
.sym 111534 $false
.sym 111535 $false
.sym 111542 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989
.sym 111543 clk_16mhz$2$2
.sym 111544 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 111545 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[25]_new_inv_
.sym 111547 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45782
.sym 111549 $abc$72873$techmap\encoderL.$procmux$2675_Y[3]_new_inv_
.sym 111550 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[28]_new_inv_
.sym 111551 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[27]_new_inv_
.sym 111552 encoderL.pinEncoderFPrev
.sym 111619 $false
.sym 111620 writeEncoderI
.sym 111621 encoderL.encoderCount[6]
.sym 111622 encoderDataI[6]
.sym 111625 soc.cpu.mem_wdata[12]
.sym 111626 $false
.sym 111627 $false
.sym 111628 $false
.sym 111643 soc.cpu.mem_wdata[11]
.sym 111644 $false
.sym 111645 $false
.sym 111646 $false
.sym 111649 soc.cpu.mem_wdata[14]
.sym 111650 $false
.sym 111651 $false
.sym 111652 $false
.sym 111655 soc.cpu.mem_wdata[15]
.sym 111656 $false
.sym 111657 $false
.sym 111658 $false
.sym 111661 soc.cpu.mem_wdata[9]
.sym 111662 $false
.sym 111663 $false
.sym 111664 $false
.sym 111665 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43481
.sym 111666 clk_16mhz$2$2
.sym 111667 $false
.sym 111668 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[39]
.sym 111669 $abc$72873$new_n9452_
.sym 111670 $abc$72873$new_n6084_
.sym 111671 $abc$72873$new_n6086_
.sym 111672 $abc$72873$new_n6083_
.sym 111673 $abc$72873$new_n9449_
.sym 111674 soc.cpu.pcpi_div.divisor[24]
.sym 111675 soc.cpu.pcpi_div.divisor[23]
.sym 111748 $false
.sym 111749 soc.cpu.pcpi_div.divisor[60]
.sym 111750 soc.cpu.pcpi_div.divisor[44]
.sym 111751 soc.cpu.pcpi_div.divisor[43]
.sym 111754 $false
.sym 111755 $false
.sym 111756 $false
.sym 111757 soc.cpu.pcpi_div.divisor[47]
.sym 111760 $false
.sym 111761 resetn$2
.sym 111762 soc.cpu.pcpi_div.start$2
.sym 111763 $abc$72873$new_n6047_
.sym 111766 $false
.sym 111767 $false
.sym 111768 $false
.sym 111769 soc.cpu.pcpi_div.divisor[41]
.sym 111772 $abc$72873$new_n6078_
.sym 111773 $abc$72873$new_n6077_
.sym 111774 soc.cpu.pcpi_div.divisor[47]
.sym 111775 soc.cpu.pcpi_div.divisor[41]
.sym 111778 soc.cpu.pcpi_div.divisor[30]
.sym 111779 soc.cpu.pcpi_div.dividend[30]
.sym 111780 soc.cpu.pcpi_div.divisor[31]
.sym 111781 soc.cpu.pcpi_div.dividend[31]
.sym 111784 soc.cpu.pcpi_div.start$2
.sym 111785 $false
.sym 111786 $false
.sym 111787 $false
.sym 111788 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$60426
.sym 111789 clk_16mhz$2$2
.sym 111790 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 111791 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[7]
.sym 111792 $abc$72873$new_n6080_
.sym 111793 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[3]
.sym 111794 $abc$72873$new_n6087_
.sym 111795 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[5]
.sym 111796 soc.cpu.pcpi_div.dividend[1]
.sym 111797 soc.cpu.pcpi_div.dividend[2]
.sym 111798 soc.cpu.pcpi_div.dividend[5]
.sym 111865 $false
.sym 111866 $false
.sym 111867 $false
.sym 111868 soc.cpu.pcpi_div.divisor[2]
.sym 111871 $false
.sym 111872 $abc$72873$new_n6080_
.sym 111873 soc.cpu.pcpi_div.divisor[2]
.sym 111874 soc.cpu.pcpi_div.dividend[2]
.sym 111877 $false
.sym 111878 $false
.sym 111879 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 111880 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$61148_new_inv_
.sym 111883 $abc$72873$new_n6079_
.sym 111884 $abc$72873$new_n6076_
.sym 111885 $abc$72873$new_n6074_
.sym 111886 $abc$72873$new_n6064_
.sym 111889 $false
.sym 111890 writeEncoderI
.sym 111891 encoderL.encoderCount[15]
.sym 111892 encoderDataI[15]
.sym 111895 $abc$72873$auto$alumacc.cc:491:replace_alu$7430[62]
.sym 111896 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$60426
.sym 111897 $abc$72873$new_n6063_
.sym 111898 $abc$72873$new_n9452_
.sym 111901 $false
.sym 111902 writeEncoderI
.sym 111903 encoderL.encoderCount[5]
.sym 111904 encoderDataI[5]
.sym 111907 soc.cpu.mem_wdata[2]
.sym 111908 $false
.sym 111909 $false
.sym 111910 $false
.sym 111911 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43217
.sym 111912 clk_16mhz$2$2
.sym 111913 $false
.sym 111914 $abc$72873$new_n6064_
.sym 111915 $abc$72873$new_n6069_
.sym 111916 $abc$72873$new_n6072_
.sym 111917 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[8]
.sym 111918 $abc$72873$new_n6068_
.sym 111919 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[14]
.sym 111920 soc.cpu.irq_mask[29]
.sym 111921 soc.cpu.irq_mask[21]
.sym 111988 $false
.sym 111989 $false
.sym 111990 $false
.sym 111991 soc.cpu.pcpi_div.divisor[37]
.sym 111994 $false
.sym 111995 $false
.sym 111996 $false
.sym 111997 soc.cpu.pcpi_div.divisor[62]
.sym 112000 soc.cpu.pcpi_div.dividend[30]
.sym 112001 soc.cpu.pcpi_div.divisor[30]
.sym 112002 soc.cpu.pcpi_div.dividend[31]
.sym 112003 soc.cpu.pcpi_div.divisor[31]
.sym 112012 $false
.sym 112013 $abc$72873$new_n6067_
.sym 112014 soc.cpu.pcpi_div.divisor[29]
.sym 112015 soc.cpu.pcpi_div.dividend[29]
.sym 112018 $abc$72873$new_n6068_
.sym 112019 $abc$72873$new_n6066_
.sym 112020 soc.cpu.pcpi_div.divisor[0]
.sym 112021 soc.cpu.pcpi_div.dividend[0]
.sym 112024 soc.cpu.pcpi_div.divisor[6]
.sym 112025 $false
.sym 112026 $false
.sym 112027 $false
.sym 112030 soc.cpu.pcpi_div.divisor[5]
.sym 112031 $false
.sym 112032 $false
.sym 112033 $false
.sym 112034 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 112035 clk_16mhz$2$2
.sym 112036 soc.cpu.pcpi_div.start$2
.sym 112037 $abc$72873$techmap\encoderL.$procmux$2678_Y[23]_new_inv_
.sym 112038 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[23]
.sym 112039 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[6]
.sym 112040 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[10]
.sym 112041 $abc$72873$techmap\encoderL.$procmux$2678_Y[10]_new_inv_
.sym 112042 $abc$72873$techmap\encoderL.$procmux$2678_Y[6]_new_inv_
.sym 112043 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[23]
.sym 112044 soc.cpu.pcpi_div.divisor[22]
.sym 112111 $false
.sym 112112 $false
.sym 112113 $false
.sym 112114 soc.cpu.pcpi_div.divisor[60]
.sym 112117 $false
.sym 112118 writeEncoderI
.sym 112119 encoderL.encoderCount[11]
.sym 112120 encoderDataI[11]
.sym 112123 $false
.sym 112124 encoderL.encoderCounter[1]
.sym 112125 $abc$72873$techmap\encoderL.$procmux$2678_Y[15]_new_inv_
.sym 112126 $abc$72873$techmap\encoderL.$procmux$2675_Y[15]_new_inv_
.sym 112141 $false
.sym 112142 encoderL.encoderCounter[1]
.sym 112143 $abc$72873$techmap\encoderL.$procmux$2678_Y[5]_new_inv_
.sym 112144 $abc$72873$techmap\encoderL.$procmux$2675_Y[5]_new_inv_
.sym 112157 $true
.sym 112158 clk_16mhz$2$2
.sym 112159 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 112162 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[2]
.sym 112163 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[3]
.sym 112164 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[4]
.sym 112165 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[5]
.sym 112166 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[6]
.sym 112167 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[7]
.sym 112234 $false
.sym 112235 $false
.sym 112236 $false
.sym 112237 soc.cpu.pcpi_div.divisor[30]
.sym 112240 $false
.sym 112241 encoderL.encoderCount[4]
.sym 112242 $false
.sym 112243 $auto$alumacc.cc:474:replace_alu$7610.C[4]
.sym 112246 $false
.sym 112247 pinEncoderIB$2
.sym 112248 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[7]
.sym 112249 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[7]
.sym 112252 $false
.sym 112253 pinEncoderIB$2
.sym 112254 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[5]
.sym 112255 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[5]
.sym 112258 $false
.sym 112259 pinEncoderIB$2
.sym 112260 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[4]
.sym 112261 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[4]
.sym 112264 $false
.sym 112265 pinEncoderIB$2
.sym 112266 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[2]
.sym 112267 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[2]
.sym 112270 $false
.sym 112271 $false
.sym 112272 $false
.sym 112273 soc.cpu.pcpi_div.divisor[31]
.sym 112276 $false
.sym 112277 soc.cpu.pcpi_div.start$2
.sym 112278 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[25]_new_inv_
.sym 112279 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[25]
.sym 112280 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 112281 clk_16mhz$2$2
.sym 112282 $false
.sym 112283 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[8]
.sym 112284 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[9]
.sym 112285 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[10]
.sym 112286 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[11]
.sym 112287 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[12]
.sym 112288 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[13]
.sym 112289 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[14]
.sym 112290 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[15]
.sym 112357 $false
.sym 112358 encoderL.encoderCount[7]
.sym 112359 $false
.sym 112360 $auto$alumacc.cc:474:replace_alu$7610.C[7]
.sym 112363 $false
.sym 112364 pinEncoderIB$2
.sym 112365 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[9]
.sym 112366 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[9]
.sym 112369 $false
.sym 112370 pinEncoderIB$2
.sym 112371 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[15]
.sym 112372 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[15]
.sym 112375 $false
.sym 112376 encoderL.encoderCount[2]
.sym 112377 $false
.sym 112378 $auto$alumacc.cc:474:replace_alu$7610.C[2]
.sym 112381 $false
.sym 112382 pinEncoderIB$2
.sym 112383 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[11]
.sym 112384 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[11]
.sym 112387 $false
.sym 112388 encoderL.encoderCount[5]
.sym 112389 $false
.sym 112390 $auto$alumacc.cc:474:replace_alu$7610.C[5]
.sym 112393 $false
.sym 112394 pinEncoderIB$2
.sym 112395 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[14]
.sym 112396 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[14]
.sym 112399 $false
.sym 112400 encoderL.encoderCounter[1]
.sym 112401 $abc$72873$techmap\encoderL.$procmux$2678_Y[11]_new_inv_
.sym 112402 $abc$72873$techmap\encoderL.$procmux$2675_Y[11]_new_inv_
.sym 112403 $true
.sym 112404 clk_16mhz$2$2
.sym 112405 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 112406 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[16]
.sym 112407 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[17]
.sym 112408 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[18]
.sym 112409 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[19]
.sym 112410 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[20]
.sym 112411 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[21]
.sym 112412 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[22]
.sym 112413 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[23]
.sym 112480 $false
.sym 112481 encoderL.encoderCount[15]
.sym 112482 $false
.sym 112483 $auto$alumacc.cc:474:replace_alu$7610.C[15]
.sym 112486 $false
.sym 112487 $false
.sym 112488 $false
.sym 112489 soc.cpu.pcpi_div.divisor[56]
.sym 112492 $false
.sym 112493 encoderL.encoderCount[20]
.sym 112494 $false
.sym 112495 $auto$alumacc.cc:474:replace_alu$7610.C[20]
.sym 112498 $false
.sym 112499 encoderL.encoderCount[14]
.sym 112500 $false
.sym 112501 $auto$alumacc.cc:474:replace_alu$7610.C[14]
.sym 112504 $false
.sym 112505 $false
.sym 112506 $false
.sym 112507 soc.cpu.pcpi_div.divisor[55]
.sym 112510 $false
.sym 112511 encoderL.encoderCount[9]
.sym 112512 $false
.sym 112513 $auto$alumacc.cc:474:replace_alu$7610.C[9]
.sym 112516 $false
.sym 112517 $abc$72873$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 112518 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[25]
.sym 112519 soc.cpu.reg_op1[25]
.sym 112522 soc.cpu.mem_wdata[30]
.sym 112523 $false
.sym 112524 $false
.sym 112525 $false
.sym 112526 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44009
.sym 112527 clk_16mhz$2$2
.sym 112528 $false
.sym 112529 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[24]
.sym 112530 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[25]
.sym 112531 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[26]
.sym 112532 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[27]
.sym 112533 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[28]
.sym 112534 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[29]
.sym 112535 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[30]
.sym 112536 $abc$72873$techmap\encoderL.$procmux$2678_Y[31]_new_inv_
.sym 112603 $false
.sym 112604 pinEncoderIB$2
.sym 112605 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[18]
.sym 112606 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[18]
.sym 112609 $false
.sym 112610 encoderL.encoderCount[18]
.sym 112611 $false
.sym 112612 $auto$alumacc.cc:474:replace_alu$7610.C[18]
.sym 112615 $false
.sym 112616 writeEncoderI
.sym 112617 encoderL.encoderCount[17]
.sym 112618 encoderDataI[17]
.sym 112621 $false
.sym 112622 encoderL.encoderCounter[1]
.sym 112623 $abc$72873$techmap\encoderL.$procmux$2678_Y[21]_new_inv_
.sym 112624 $abc$72873$techmap\encoderL.$procmux$2675_Y[21]_new_inv_
.sym 112627 $false
.sym 112628 encoderL.encoderCounter[1]
.sym 112629 $abc$72873$techmap\encoderL.$procmux$2678_Y[17]_new_inv_
.sym 112630 $abc$72873$techmap\encoderL.$procmux$2675_Y[17]_new_inv_
.sym 112633 $false
.sym 112634 encoderL.encoderCounter[1]
.sym 112635 $abc$72873$techmap\encoderL.$procmux$2678_Y[25]_new_inv_
.sym 112636 $abc$72873$techmap\encoderL.$procmux$2675_Y[25]_new_inv_
.sym 112645 $false
.sym 112646 encoderL.encoderCounter[1]
.sym 112647 $abc$72873$techmap\encoderL.$procmux$2678_Y[18]_new_inv_
.sym 112648 $abc$72873$techmap\encoderL.$procmux$2675_Y[18]_new_inv_
.sym 112649 $true
.sym 112650 clk_16mhz$2$2
.sym 112651 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 112652 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[26]
.sym 112655 $abc$72873$techmap\encoderL.$procmux$2678_Y[26]_new_inv_
.sym 112656 $abc$72873$techmap\encoderL.$procmux$2678_Y[16]_new_inv_
.sym 112657 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[16]
.sym 112659 encoderL.encoderCount[30]
.sym 112726 $false
.sym 112727 encoderL.encoderCount[25]
.sym 112728 $false
.sym 112729 $auto$alumacc.cc:474:replace_alu$7610.C[25]
.sym 112732 $false
.sym 112733 writeEncoderI
.sym 112734 encoderL.encoderCount[16]
.sym 112735 encoderDataI[16]
.sym 112738 $false
.sym 112739 $false
.sym 112740 $false
.sym 112741 soc.cpu.pcpi_div.divisor[59]
.sym 112750 $false
.sym 112751 writeEncoderI
.sym 112752 encoderL.encoderCount[30]
.sym 112753 encoderDataI[30]
.sym 112756 $false
.sym 112757 encoderL.encoderCounter[1]
.sym 112758 $abc$72873$techmap\encoderL.$procmux$2678_Y[26]_new_inv_
.sym 112759 $abc$72873$techmap\encoderL.$procmux$2675_Y[26]_new_inv_
.sym 112772 $true
.sym 112773 clk_16mhz$2$2
.sym 112774 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 112877 pwmDF.count_temp[2]
.sym 112878 pwmDF.count_temp[3]
.sym 112879 pwmDF.count_temp[4]
.sym 112880 pwmDF.count_temp[5]
.sym 112881 pwmDF.count_temp[6]
.sym 112882 pwmDF.count_temp[7]
.sym 112912 $true
.sym 112949 $auto$alumacc.cc:474:replace_alu$7553.C[1]
.sym 112951 pwmDF.count_temp[0]
.sym 112952 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[0]
.sym 112955 $auto$alumacc.cc:474:replace_alu$7553.C[2]
.sym 112957 pwmDF.count_temp[1]
.sym 112958 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[1]
.sym 112961 $auto$alumacc.cc:474:replace_alu$7553.C[3]
.sym 112963 pwmDF.count_temp[2]
.sym 112964 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[2]
.sym 112967 $auto$alumacc.cc:474:replace_alu$7553.C[4]
.sym 112969 pwmDF.count_temp[3]
.sym 112970 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[3]
.sym 112973 $auto$alumacc.cc:474:replace_alu$7553.C[5]
.sym 112975 pwmDF.count_temp[4]
.sym 112976 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[4]
.sym 112979 $auto$alumacc.cc:474:replace_alu$7553.C[6]
.sym 112981 pwmDF.count_temp[5]
.sym 112982 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[5]
.sym 112985 $auto$alumacc.cc:474:replace_alu$7553.C[7]
.sym 112987 pwmDF.count_temp[6]
.sym 112988 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[6]
.sym 112991 $auto$alumacc.cc:474:replace_alu$7553.C[8]
.sym 112993 pwmDF.count_temp[7]
.sym 112994 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[7]
.sym 113003 pwmDF.count_temp[8]
.sym 113004 pwmDF.count_temp[9]
.sym 113006 pwmDF.count_temp[0]
.sym 113009 pwmDF.count_temp[1]
.sym 113075 $auto$alumacc.cc:474:replace_alu$7553.C[8]
.sym 113112 $auto$alumacc.cc:474:replace_alu$7553.C[9]
.sym 113114 pwmDF.count_temp[8]
.sym 113115 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[8]
.sym 113118 $auto$alumacc.cc:474:replace_alu$7553.C[10]
.sym 113120 pwmDF.count_temp[9]
.sym 113121 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[9]
.sym 113124 $auto$alumacc.cc:474:replace_alu$7553.C[11]
.sym 113126 $false
.sym 113127 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[10]
.sym 113130 $auto$alumacc.cc:474:replace_alu$7553.C[12]
.sym 113132 $false
.sym 113133 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[11]
.sym 113136 $auto$alumacc.cc:474:replace_alu$7553.C[13]
.sym 113138 $false
.sym 113139 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[12]
.sym 113142 $auto$alumacc.cc:474:replace_alu$7553.C[14]
.sym 113144 $false
.sym 113145 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[13]
.sym 113148 $auto$alumacc.cc:474:replace_alu$7553.C[15]
.sym 113150 $false
.sym 113151 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[14]
.sym 113154 $auto$alumacc.cc:474:replace_alu$7553.C[16]
.sym 113156 $false
.sym 113157 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[15]
.sym 113162 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$26224[15]_new_
.sym 113163 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[6]
.sym 113164 $abc$72873$new_n5828_
.sym 113165 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[8]
.sym 113166 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[0]
.sym 113167 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[2]
.sym 113168 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[5]
.sym 113169 flash_io0_do
.sym 113198 $auto$alumacc.cc:474:replace_alu$7553.C[16]
.sym 113235 $auto$alumacc.cc:474:replace_alu$7553.C[17]
.sym 113237 $false
.sym 113238 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[16]
.sym 113241 $auto$alumacc.cc:474:replace_alu$7553.C[18]
.sym 113243 $false
.sym 113244 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[17]
.sym 113247 $auto$alumacc.cc:474:replace_alu$7553.C[19]
.sym 113249 $false
.sym 113250 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[18]
.sym 113253 $auto$alumacc.cc:474:replace_alu$7553.C[20]
.sym 113255 $false
.sym 113256 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[19]
.sym 113259 $auto$alumacc.cc:474:replace_alu$7553.C[21]
.sym 113261 $false
.sym 113262 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[20]
.sym 113265 $auto$alumacc.cc:474:replace_alu$7553.C[22]
.sym 113267 $false
.sym 113268 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[21]
.sym 113271 $auto$alumacc.cc:474:replace_alu$7553.C[23]
.sym 113273 $false
.sym 113274 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[22]
.sym 113277 $auto$alumacc.cc:474:replace_alu$7553.C[24]
.sym 113279 $false
.sym 113280 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[23]
.sym 113285 $abc$72873$new_n9412_
.sym 113286 $abc$72873$new_n9506_
.sym 113287 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[3]
.sym 113288 $abc$72873$new_n9505_
.sym 113289 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[4]
.sym 113290 $abc$72873$new_n9504_
.sym 113291 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[9]
.sym 113292 soc.spimemio.config_do[0]
.sym 113321 $auto$alumacc.cc:474:replace_alu$7553.C[24]
.sym 113358 $auto$alumacc.cc:474:replace_alu$7553.C[25]
.sym 113360 $false
.sym 113361 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[24]
.sym 113364 $auto$alumacc.cc:474:replace_alu$7553.C[26]
.sym 113366 $false
.sym 113367 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[25]
.sym 113370 $auto$alumacc.cc:474:replace_alu$7553.C[27]
.sym 113372 $false
.sym 113373 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[26]
.sym 113376 $auto$alumacc.cc:474:replace_alu$7553.C[28]
.sym 113378 $false
.sym 113379 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[27]
.sym 113382 $auto$alumacc.cc:474:replace_alu$7553.C[29]
.sym 113384 $false
.sym 113385 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[28]
.sym 113388 $auto$alumacc.cc:474:replace_alu$7553.C[30]
.sym 113390 $false
.sym 113391 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[29]
.sym 113394 $auto$alumacc.cc:474:replace_alu$7553.C[31]
.sym 113396 $false
.sym 113397 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[30]
.sym 113400 $abc$72873$auto$alumacc.cc:491:replace_alu$7555[31]$2
.sym 113402 $false
.sym 113403 $abc$72873$auto$alumacc.cc:474:replace_alu$7537.BB[31]
.sym 113408 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45542
.sym 113409 $abc$72873$new_n5826_
.sym 113410 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_
.sym 113411 $abc$72873$new_n6344_
.sym 113412 $abc$72873$techmap\pwmDF.$2\state[0:0]_new_inv_
.sym 113413 $abc$72873$auto$rtlil.cc:1848:ReduceOr$7565_new_inv_
.sym 113414 pwmDF.pwm_counter
.sym 113415 pwmDF.state
.sym 113485 $abc$72873$auto$alumacc.cc:491:replace_alu$7555[31]$2
.sym 113488 $false
.sym 113489 $false
.sym 113490 $false
.sym 113491 pwm_connectorDF[14]
.sym 113494 $abc$72873$techmap\soc.simpleuart.$procmux$5796_Y
.sym 113495 $abc$72873$new_n5988_
.sym 113496 soc.cpu.mem_wdata[0]
.sym 113497 soc.simpleuart.send_pattern[2]
.sym 113500 $abc$72873$techmap\soc.simpleuart.$procmux$5796_Y
.sym 113501 $abc$72873$new_n5988_
.sym 113502 soc.cpu.mem_wdata[3]
.sym 113503 soc.simpleuart.send_pattern[5]
.sym 113506 $abc$72873$techmap\soc.simpleuart.$procmux$5796_Y
.sym 113507 $abc$72873$new_n5988_
.sym 113508 soc.cpu.mem_wdata[2]
.sym 113509 soc.simpleuart.send_pattern[4]
.sym 113512 $false
.sym 113513 $abc$72873$techmap\soc.simpleuart.$procmux$5796_Y
.sym 113514 $abc$72873$techmap\soc.simpleuart.$procmux$5801_Y[2]
.sym 113515 $abc$72873$new_n5988_
.sym 113518 $abc$72873$techmap\soc.simpleuart.$procmux$5796_Y
.sym 113519 $abc$72873$new_n5988_
.sym 113520 soc.cpu.mem_wdata[1]
.sym 113521 soc.simpleuart.send_pattern[3]
.sym 113524 $abc$72873$techmap\soc.simpleuart.$procmux$5796_Y
.sym 113525 $abc$72873$new_n5988_
.sym 113526 soc.cpu.mem_wdata[4]
.sym 113527 soc.simpleuart.send_pattern[6]
.sym 113528 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177
.sym 113529 clk_16mhz$2$2
.sym 113530 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 113531 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[24]
.sym 113533 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[8]
.sym 113534 pwm_connectorDB[0]
.sym 113535 pwm_connectorDB[2]
.sym 113537 pwm_connectorDB[4]
.sym 113538 pwm_connectorDB[7]
.sym 113605 $false
.sym 113606 $false
.sym 113607 $false
.sym 113608 pwm_connectorDF[17]
.sym 113611 $false
.sym 113612 $false
.sym 113613 $false
.sym 113614 soc.cpu.mem_addr[11]
.sym 113617 $false
.sym 113618 $false
.sym 113619 $false
.sym 113620 pwm_connectorDF[15]
.sym 113623 $false
.sym 113624 $false
.sym 113625 $false
.sym 113626 pwm_connectorDF[12]
.sym 113629 $false
.sym 113630 $false
.sym 113631 $false
.sym 113632 soc.cpu.mem_addr[4]
.sym 113635 $false
.sym 113636 $false
.sym 113637 $false
.sym 113638 soc.cpu.mem_addr[7]
.sym 113641 $true$2
.sym 113642 $false
.sym 113643 $false
.sym 113644 $false
.sym 113651 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58177
.sym 113652 clk_16mhz$2$2
.sym 113653 $false
.sym 113654 $abc$72873$new_n6348_
.sym 113655 $abc$72873$new_n6349_
.sym 113656 $abc$72873$new_n6346_
.sym 113657 $abc$72873$new_n6345_
.sym 113658 $abc$72873$new_n6347_
.sym 113659 pwm_connectorDF[5]
.sym 113660 pwm_connectorDF[3]
.sym 113661 pwm_connectorDF[0]
.sym 113740 $false
.sym 113741 $false
.sym 113742 $false
.sym 113743 pwm_connectorDF[13]
.sym 113746 $false
.sym 113747 $false
.sym 113748 $false
.sym 113749 pwm_connectorDF[16]
.sym 113752 pwm_connectorDF[15]
.sym 113753 pwm_connectorDF[14]
.sym 113754 pwm_connectorDF[13]
.sym 113755 pwm_connectorDF[12]
.sym 113764 soc.cpu.mem_wdata[16]
.sym 113765 $false
.sym 113766 $false
.sym 113767 $false
.sym 113770 soc.cpu.mem_wdata[17]
.sym 113771 $false
.sym 113772 $false
.sym 113773 $false
.sym 113774 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41588
.sym 113775 clk_16mhz$2$2
.sym 113776 $false
.sym 113777 pwm_connectorDB[8]
.sym 113778 pwm_connectorDB[13]
.sym 113779 pwm_connectorDB[9]
.sym 113780 pwm_connectorDB[14]
.sym 113781 pwm_connectorDB[11]
.sym 113782 pwm_connectorDB[12]
.sym 113783 pwm_connectorDB[15]
.sym 113784 pwm_connectorDB[10]
.sym 113851 $false
.sym 113852 $false
.sym 113853 $false
.sym 113854 soc.cpu.mem_addr[23]
.sym 113857 $false
.sym 113858 $false
.sym 113859 $false
.sym 113860 soc.cpu.mem_addr[16]
.sym 113887 $false
.sym 113888 $false
.sym 113889 $false
.sym 113890 soc.cpu.mem_addr[1]
.sym 113893 soc.cpu.mem_wdata[1]
.sym 113894 $false
.sym 113895 $false
.sym 113896 $false
.sym 113897 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41060
.sym 113898 clk_16mhz$2$2
.sym 113899 $false
.sym 113900 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[21]
.sym 113901 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[17]
.sym 113903 $abc$72873$new_n5843_
.sym 113905 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[20]
.sym 113906 pwm_connectorDB[5]
.sym 113907 pwm_connectorDB[3]
.sym 113986 $false
.sym 113987 $false
.sym 113988 $false
.sym 113989 soc.cpu.mem_addr[14]
.sym 114004 $false
.sym 114005 $false
.sym 114006 $false
.sym 114007 soc.cpu.mem_addr[20]
.sym 114010 $false
.sym 114011 encoderR.encoderCounter[1]
.sym 114012 $abc$72873$techmap\encoderR.$procmux$2678_Y[31]_new_inv_
.sym 114013 $abc$72873$techmap\encoderR.$procmux$2675_Y[31]_new_inv_
.sym 114020 $true
.sym 114021 clk_16mhz$2$2
.sym 114022 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 114023 $abc$72873$new_n5846_
.sym 114024 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[26]
.sym 114025 $abc$72873$new_n5845_
.sym 114026 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$13892[0]_new_
.sym 114027 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[27]
.sym 114028 $abc$72873$new_n5844_
.sym 114029 pwm_connectorDF[14]
.sym 114030 pwm_connectorDF[9]
.sym 114097 $false
.sym 114098 soc.spimemio.config_en
.sym 114099 soc.spimemio.xfer.flash_csb
.sym 114100 soc.spimemio.config_csb
.sym 114109 $false
.sym 114110 $false
.sym 114111 $false
.sym 114112 soc.cpu.mem_addr[18]
.sym 114115 $false
.sym 114116 $false
.sym 114117 $false
.sym 114118 soc.cpu.mem_addr[30]
.sym 114121 $false
.sym 114122 $false
.sym 114123 $false
.sym 114124 soc.cpu.mem_addr[27]
.sym 114139 soc.cpu.reg_op2[2]
.sym 114140 $false
.sym 114141 $false
.sym 114142 $false
.sym 114143 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$47663
.sym 114144 clk_16mhz$2$2
.sym 114145 $false
.sym 114147 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[5]
.sym 114148 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[4]
.sym 114149 pwm_connectorDB[28]
.sym 114150 pwm_connectorDB[27]
.sym 114153 pwm_connectorDB[31]
.sym 114226 $false
.sym 114227 $false
.sym 114228 $false
.sym 114229 soc.cpu.mem_addr[22]
.sym 114238 $false
.sym 114239 $false
.sym 114240 $false
.sym 114241 soc.cpu.mem_addr[13]
.sym 114244 $false
.sym 114245 $false
.sym 114246 soc.spimemio.xfer_resetn
.sym 114247 $abc$72873$techmap\soc.spimemio.xfer.$ternary$spimemio.v:443$115_Y_new_inv_
.sym 114256 soc.cpu.mem_wdata[4]
.sym 114257 $false
.sym 114258 $false
.sym 114259 $false
.sym 114262 soc.cpu.mem_wdata[7]
.sym 114263 $false
.sym 114264 $false
.sym 114265 $false
.sym 114266 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41060
.sym 114267 clk_16mhz$2$2
.sym 114268 $false
.sym 114270 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[8]
.sym 114271 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[9]
.sym 114273 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[11]
.sym 114274 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[2]
.sym 114275 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[3]
.sym 114276 soc.spimemio.xfer.flash_csb
.sym 114343 soc.cpu.mem_wdata[17]
.sym 114344 $false
.sym 114345 $false
.sym 114346 $false
.sym 114355 soc.cpu.mem_wdata[21]
.sym 114356 $false
.sym 114357 $false
.sym 114358 $false
.sym 114373 soc.cpu.mem_wdata[16]
.sym 114374 $false
.sym 114375 $false
.sym 114376 $false
.sym 114379 soc.cpu.mem_wdata[23]
.sym 114380 $false
.sym 114381 $false
.sym 114382 $false
.sym 114385 soc.cpu.mem_wdata[22]
.sym 114386 $false
.sym 114387 $false
.sym 114388 $false
.sym 114389 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42644
.sym 114390 clk_16mhz$2$2
.sym 114391 $false
.sym 114392 $abc$72873$auto$simplemap.cc:168:logic_reduce$20346[3]_new_inv_
.sym 114393 $abc$72873$auto$simplemap.cc:168:logic_reduce$20346[2]_new_inv_
.sym 114394 $abc$72873$auto$simplemap.cc:168:logic_reduce$20360[0]_new_inv_
.sym 114395 $abc$72873$auto$simplemap.cc:168:logic_reduce$20346[1]_new_inv_
.sym 114396 $abc$72873$auto$simplemap.cc:168:logic_reduce$20346[0]_new_inv_
.sym 114397 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[6]
.sym 114398 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[19]
.sym 114399 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[7]
.sym 114466 $false
.sym 114467 soc.cpu.timer[14]
.sym 114468 $false
.sym 114469 $auto$alumacc.cc:474:replace_alu$7696.C[14]
.sym 114472 $false
.sym 114473 $false
.sym 114474 soc.spimemio.xfer_resetn
.sym 114475 $abc$72873$new_n5659_
.sym 114490 $false
.sym 114491 $false
.sym 114492 soc.spimemio.xfer.xfer_qspi
.sym 114493 soc.spimemio.xfer.xfer_ddr
.sym 114496 $false
.sym 114497 $false
.sym 114498 soc.spimemio.din_ddr
.sym 114499 soc.spimemio.din_qspi
.sym 114502 $false
.sym 114503 $false
.sym 114504 soc.spimemio.din_ddr
.sym 114505 soc.spimemio.din_qspi
.sym 114508 soc.spimemio.din_qspi
.sym 114509 $false
.sym 114510 $false
.sym 114511 $false
.sym 114512 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730
.sym 114513 clk_16mhz$2$2
.sym 114514 $abc$72873$auto$rtlil.cc:1981:NotGate$72771
.sym 114515 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[23]
.sym 114516 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 114517 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[30]
.sym 114518 $abc$72873$new_n6948_
.sym 114519 $abc$72873$auto$simplemap.cc:168:logic_reduce$20346[7]_new_inv_
.sym 114520 $abc$72873$new_n6946_
.sym 114521 $abc$72873$new_n7005_
.sym 114522 soc.spimemio.xfer.flash_clk
.sym 114589 $false
.sym 114590 $false
.sym 114591 $abc$72873$new_n7006_
.sym 114592 $abc$72873$new_n7005_
.sym 114595 $abc$72873$new_n7008_
.sym 114596 $abc$72873$new_n7007_
.sym 114597 $abc$72873$new_n7004_
.sym 114598 $abc$72873$new_n6999_
.sym 114601 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[12]
.sym 114602 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[11]
.sym 114603 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[10]
.sym 114604 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[9]
.sym 114607 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[4]
.sym 114608 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[3]
.sym 114609 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[2]
.sym 114610 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[1]
.sym 114613 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[16]
.sym 114614 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[15]
.sym 114615 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[14]
.sym 114616 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[13]
.sym 114619 $abc$72873$new_n6954_
.sym 114620 soc.cpu.cpuregs_rs1[15]
.sym 114621 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[15]
.sym 114622 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 114625 $abc$72873$new_n6954_
.sym 114626 soc.cpu.cpuregs_rs1[3]
.sym 114627 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[3]
.sym 114628 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 114631 $abc$72873$new_n6954_
.sym 114632 soc.cpu.cpuregs_rs1[2]
.sym 114633 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[2]
.sym 114634 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 114635 $true
.sym 114636 clk_16mhz$2$2
.sym 114637 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 114638 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$66926
.sym 114639 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66849
.sym 114640 $abc$72873$new_n7002_
.sym 114641 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$67621[1]_new_inv_
.sym 114642 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$66875
.sym 114643 $abc$72873$new_n6999_
.sym 114644 $abc$72873$new_n7001_
.sym 114645 soc.cpu.timer[18]
.sym 114712 soc.cpu.count_instr[23]
.sym 114713 soc.cpu.instr_rdinstr
.sym 114714 soc.cpu.instr_rdcycleh
.sym 114715 soc.cpu.count_cycle[55]
.sym 114718 $false
.sym 114719 $abc$72873$new_n8599_
.sym 114720 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 114721 soc.cpu.count_cycle[23]
.sym 114724 $false
.sym 114725 $false
.sym 114726 soc.spimemio.xfer_resetn
.sym 114727 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$66926
.sym 114730 soc.cpu.count_instr[14]
.sym 114731 soc.cpu.instr_rdinstr
.sym 114732 soc.cpu.instr_rdcycleh
.sym 114733 soc.cpu.count_cycle[46]
.sym 114736 $false
.sym 114737 $abc$72873$new_n6112_
.sym 114738 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66832_new_inv_
.sym 114739 soc.spimemio.xfer.xfer_dspi
.sym 114742 $false
.sym 114743 soc.spimemio.xfer_resetn
.sym 114744 $abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0]
.sym 114745 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 114748 $false
.sym 114749 $abc$72873$new_n8507_
.sym 114750 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 114751 soc.cpu.count_cycle[14]
.sym 114754 $abc$72873$new_n6954_
.sym 114755 soc.cpu.cpuregs_rs1[17]
.sym 114756 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[17]
.sym 114757 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 114758 $true
.sym 114759 clk_16mhz$2$2
.sym 114760 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 114761 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66832_new_inv_
.sym 114762 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[26]
.sym 114763 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[28]
.sym 114764 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[27]
.sym 114765 $abc$72873$new_n7654_
.sym 114766 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[25]
.sym 114767 $abc$72873$new_n7003_
.sym 114768 soc.cpu.timer[8]
.sym 114835 soc.cpu.timer[18]
.sym 114836 soc.cpu.instr_timer
.sym 114837 soc.cpu.irq_mask[18]
.sym 114838 soc.cpu.instr_maskirq
.sym 114841 $false
.sym 114842 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67619
.sym 114843 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66832_new_inv_
.sym 114844 soc.spimemio.xfer.flash_clk
.sym 114847 $abc$72873$new_n6954_
.sym 114848 soc.cpu.cpuregs_rs1[10]
.sym 114849 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[10]
.sym 114850 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 114853 $abc$72873$new_n6954_
.sym 114854 soc.cpu.cpuregs_rs1[9]
.sym 114855 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[9]
.sym 114856 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 114859 $abc$72873$new_n6954_
.sym 114860 soc.cpu.cpuregs_rs1[11]
.sym 114861 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[11]
.sym 114862 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 114865 $abc$72873$new_n6954_
.sym 114866 soc.cpu.cpuregs_rs1[25]
.sym 114867 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[25]
.sym 114868 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 114871 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5605_Y
.sym 114872 $false
.sym 114873 $false
.sym 114874 $false
.sym 114877 $abc$72873$new_n6954_
.sym 114878 soc.cpu.cpuregs_rs1[4]
.sym 114879 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[4]
.sym 114880 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 114881 $true
.sym 114882 clk_16mhz$2$2
.sym 114883 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 114884 $abc$72873$new_n7000_
.sym 114885 soc.cpu.timer[7]
.sym 114886 soc.cpu.timer[24]
.sym 114887 soc.cpu.timer[29]
.sym 114888 soc.cpu.timer[21]
.sym 114889 soc.cpu.timer[5]
.sym 114890 soc.cpu.timer[23]
.sym 114891 soc.cpu.timer[31]
.sym 114958 soc.cpu.cpuregs_rs1[24]
.sym 114959 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 114960 soc.cpu.timer[24]
.sym 114961 soc.cpu.instr_timer
.sym 114964 $false
.sym 114965 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32873_new_inv_
.sym 114966 soc.cpu.instr_rdcycleh
.sym 114967 soc.cpu.count_cycle[58]
.sym 114976 soc.cpu.instr_rdcycle
.sym 114977 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 114978 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18322_Y_new_inv_
.sym 114979 soc.cpu.count_cycle[26]
.sym 114982 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33399[0]_new_inv_
.sym 114983 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[18]_new_
.sym 114984 soc.cpu.cpuregs_rs1[18]
.sym 114985 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 114988 $abc$72873$new_n8459_
.sym 114989 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[10]_new_
.sym 114990 soc.cpu.instr_timer
.sym 114991 soc.cpu.timer[10]
.sym 114994 soc.cpu.cpuregs_rs1[8]
.sym 114995 $false
.sym 114996 $false
.sym 114997 $false
.sym 115000 soc.cpu.cpuregs_rs1[11]
.sym 115001 $false
.sym 115002 $false
.sym 115003 $false
.sym 115004 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989
.sym 115005 clk_16mhz$2$2
.sym 115006 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 115007 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18318_Y_new_inv_
.sym 115009 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[22]_new_
.sym 115012 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[31]_new_
.sym 115014 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18327_Y_new_inv_
.sym 115081 $false
.sym 115082 $abc$72873$techmap\soc.cpu.$logic_and$picorv32.v:1396$2465_Y_new_
.sym 115083 soc.cpu.pcpi_div.pcpi_wait
.sym 115084 soc.cpu.pcpi_mul.pcpi_wait
.sym 115087 $false
.sym 115088 $false
.sym 115089 soc.cpu.pcpi_div.pcpi_wait
.sym 115090 soc.cpu.pcpi_div.pcpi_wait_q
.sym 115093 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33476[0]_new_inv_
.sym 115094 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[29]_new_
.sym 115095 soc.cpu.cpuregs_rs1[29]
.sym 115096 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$33497[1]_new_inv_
.sym 115099 soc.cpu.timer[29]
.sym 115100 soc.cpu.instr_timer
.sym 115101 soc.cpu.irq_mask[29]
.sym 115102 soc.cpu.instr_maskirq
.sym 115105 $false
.sym 115106 $false
.sym 115107 resetn$2
.sym 115108 $abc$72873$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_
.sym 115111 soc.cpu.pcpi_mul.pcpi_wait
.sym 115112 $false
.sym 115113 $false
.sym 115114 $false
.sym 115123 $false
.sym 115124 $false
.sym 115125 soc.cpu.pcpi_div.pcpi_wait
.sym 115126 resetn$2
.sym 115127 $true
.sym 115128 clk_16mhz$2$2
.sym 115129 $false
.sym 115130 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[11]_new_inv_
.sym 115132 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[1]_new_inv_
.sym 115133 $abc$72873$techmap\encoderL.$procmux$2675_Y[27]_new_inv_
.sym 115134 encoderDataI[10]
.sym 115135 encoderDataI[8]
.sym 115204 $false
.sym 115205 soc.spimemio.xfer.obuffer[0]
.sym 115206 soc.spimemio.xfer.flash_clk
.sym 115207 $abc$72873$new_n5234_
.sym 115216 $false
.sym 115217 $false
.sym 115218 $abc$72873$new_n6047_
.sym 115219 soc.cpu.pcpi_div.start$2
.sym 115222 $false
.sym 115223 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 115224 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14283_new_
.sym 115225 soc.spimemio.xfer.flash_clk
.sym 115234 $false
.sym 115235 $false
.sym 115236 soc.spimemio.xfer.obuffer[1]
.sym 115237 $abc$72873$new_n7603_
.sym 115240 $abc$72873$new_n5659_
.sym 115241 soc.spimemio.din_data[1]
.sym 115242 $abc$72873$new_n7606_
.sym 115243 $abc$72873$new_n7605_
.sym 115246 $abc$72873$new_n5659_
.sym 115247 soc.spimemio.din_data[0]
.sym 115248 soc.spimemio.xfer.obuffer[0]
.sym 115249 $abc$72873$new_n7603_
.sym 115250 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$67619
.sym 115251 clk_16mhz$2$2
.sym 115252 $false
.sym 115255 $abc$72873$auto$wreduce.cc:454:run$7224[2]
.sym 115256 encoderL.encoderCounter[3]
.sym 115257 encoderL.encoderCounter[0]
.sym 115258 encoderL.encoderCounter[2]
.sym 115327 $false
.sym 115328 soc.cpu.pcpi_div.outsign
.sym 115329 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[6]
.sym 115330 soc.cpu.pcpi_div.dividend[6]
.sym 115333 $false
.sym 115334 $false
.sym 115335 $abc$72873$new_n5852_
.sym 115336 $abc$72873$new_n5853_
.sym 115339 $false
.sym 115340 soc.cpu.pcpi_div.outsign
.sym 115341 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[5]
.sym 115342 soc.cpu.pcpi_div.dividend[5]
.sym 115345 pinEncoderIF$2
.sym 115346 encoderL.encoderCounter[2]
.sym 115347 encoderL.encoderCounter[0]
.sym 115348 encoderL.encoderCounter[3]
.sym 115351 $abc$72873$new_n6954_
.sym 115352 soc.cpu.cpuregs_rs1[0]
.sym 115353 soc.cpu.timer[0]
.sym 115354 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 115357 $abc$72873$new_n6954_
.sym 115358 soc.cpu.cpuregs_rs1[28]
.sym 115359 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[28]
.sym 115360 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 115363 $abc$72873$new_n5853_
.sym 115364 $false
.sym 115365 encoderL.encoderCounter[1]
.sym 115366 encoderL.encoderCounter[0]
.sym 115369 $abc$72873$new_n6954_
.sym 115370 soc.cpu.cpuregs_rs1[27]
.sym 115371 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[27]
.sym 115372 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 115373 $true
.sym 115374 clk_16mhz$2$2
.sym 115375 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 115376 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[14]_new_inv_
.sym 115377 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[14]
.sym 115378 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[15]_new_inv_
.sym 115379 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[15]
.sym 115380 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[7]
.sym 115381 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[9]_new_inv_
.sym 115382 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[10]_new_inv_
.sym 115383 encoderDataI[27]
.sym 115456 $false
.sym 115457 soc.cpu.pcpi_div.outsign
.sym 115458 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[13]
.sym 115459 soc.cpu.pcpi_div.dividend[13]
.sym 115468 $false
.sym 115469 soc.cpu.pcpi_div.outsign
.sym 115470 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[12]
.sym 115471 soc.cpu.pcpi_div.dividend[12]
.sym 115474 $false
.sym 115475 soc.cpu.pcpi_div.outsign
.sym 115476 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[7]
.sym 115477 soc.cpu.pcpi_div.dividend[7]
.sym 115492 resetn$2
.sym 115493 encoderL.encoderCounter[1]
.sym 115494 pinEncoderIF$2
.sym 115495 encoderL.pinEncoderFPrev
.sym 115499 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[18]
.sym 115500 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[18]_new_inv_
.sym 115501 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[21]_new_inv_
.sym 115502 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[19]_new_inv_
.sym 115503 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[20]
.sym 115504 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[21]
.sym 115505 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[16]_new_inv_
.sym 115506 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[20]_new_inv_
.sym 115585 $false
.sym 115586 soc.cpu.pcpi_div.outsign
.sym 115587 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[22]
.sym 115588 soc.cpu.pcpi_div.dividend[22]
.sym 115591 $false
.sym 115592 writeEncoderI
.sym 115593 encoderL.encoderCount[10]
.sym 115594 encoderDataI[10]
.sym 115597 $false
.sym 115598 soc.cpu.pcpi_div.outsign
.sym 115599 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[23]
.sym 115600 soc.cpu.pcpi_div.dividend[23]
.sym 115615 $false
.sym 115616 encoderL.encoderCounter[1]
.sym 115617 $abc$72873$techmap\encoderL.$procmux$2678_Y[10]_new_inv_
.sym 115618 $abc$72873$techmap\encoderL.$procmux$2675_Y[10]_new_inv_
.sym 115619 $true
.sym 115620 clk_16mhz$2$2
.sym 115621 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 115622 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[29]_new_inv_
.sym 115624 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[24]_new_inv_
.sym 115625 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[26]_new_inv_
.sym 115626 $abc$72873$techmap\encoderL.$procmux$2675_Y[12]_new_inv_
.sym 115627 $abc$72873$techmap\encoderL.$procmux$2675_Y[8]_new_inv_
.sym 115628 $abc$72873$techmap\encoderL.$procmux$2675_Y[13]_new_inv_
.sym 115629 encoderDataI[13]
.sym 115696 $false
.sym 115697 soc.cpu.pcpi_div.outsign
.sym 115698 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[25]
.sym 115699 soc.cpu.pcpi_div.dividend[25]
.sym 115708 $false
.sym 115709 $false
.sym 115710 encoderL.pinEncoderFPrev
.sym 115711 pinEncoderIF$2
.sym 115720 $false
.sym 115721 writeEncoderI
.sym 115722 encoderL.encoderCount[3]
.sym 115723 encoderDataI[3]
.sym 115726 $false
.sym 115727 soc.cpu.pcpi_div.outsign
.sym 115728 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[28]
.sym 115729 soc.cpu.pcpi_div.dividend[28]
.sym 115732 $false
.sym 115733 soc.cpu.pcpi_div.outsign
.sym 115734 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[27]
.sym 115735 soc.cpu.pcpi_div.dividend[27]
.sym 115738 pinEncoderIF$2
.sym 115739 $false
.sym 115740 $false
.sym 115741 $false
.sym 115742 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45782
.sym 115743 clk_16mhz$2$2
.sym 115744 $false
.sym 115745 $abc$72873$new_n6093_
.sym 115746 $abc$72873$new_n6097_
.sym 115747 $abc$72873$new_n9450_
.sym 115748 $abc$72873$new_n6095_
.sym 115749 $abc$72873$new_n6091_
.sym 115750 $abc$72873$new_n9451_
.sym 115751 $abc$72873$new_n6078_
.sym 115752 soc.cpu.pcpi_div.divisor[14]
.sym 115819 $false
.sym 115820 $false
.sym 115821 $false
.sym 115822 soc.cpu.pcpi_div.divisor[39]
.sym 115825 $false
.sym 115826 $abc$72873$new_n6083_
.sym 115827 $abc$72873$new_n9451_
.sym 115828 $abc$72873$new_n9449_
.sym 115831 $abc$72873$new_n6086_
.sym 115832 $abc$72873$new_n6085_
.sym 115833 soc.cpu.pcpi_div.divisor[48]
.sym 115834 soc.cpu.pcpi_div.divisor[39]
.sym 115837 soc.cpu.pcpi_div.divisor[28]
.sym 115838 soc.cpu.pcpi_div.dividend[28]
.sym 115839 soc.cpu.pcpi_div.divisor[22]
.sym 115840 soc.cpu.pcpi_div.dividend[22]
.sym 115843 $abc$72873$new_n6087_
.sym 115844 $abc$72873$new_n6084_
.sym 115845 soc.cpu.pcpi_div.divisor[3]
.sym 115846 soc.cpu.pcpi_div.dividend[3]
.sym 115849 $abc$72873$new_n6092_
.sym 115850 $abc$72873$new_n6091_
.sym 115851 soc.cpu.pcpi_div.dividend[1]
.sym 115852 soc.cpu.pcpi_div.divisor[1]
.sym 115855 soc.cpu.pcpi_div.divisor[25]
.sym 115856 $false
.sym 115857 $false
.sym 115858 $false
.sym 115861 soc.cpu.pcpi_div.divisor[24]
.sym 115862 $false
.sym 115863 $false
.sym 115864 $false
.sym 115865 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 115866 clk_16mhz$2$2
.sym 115867 soc.cpu.pcpi_div.start$2
.sym 115868 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[1]
.sym 115869 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[6]
.sym 115870 encoderL.encoderCount[12]
.sym 115871 encoderL.encoderCount[3]
.sym 115872 encoderL.encoderCount[8]
.sym 115873 encoderL.encoderCount[29]
.sym 115874 encoderL.encoderCount[13]
.sym 115875 encoderR.encoderCounter[1]
.sym 115942 $false
.sym 115943 $false
.sym 115944 $false
.sym 115945 soc.cpu.pcpi_div.divisor[7]
.sym 115948 soc.cpu.pcpi_div.divisor[5]
.sym 115949 soc.cpu.pcpi_div.dividend[5]
.sym 115950 soc.cpu.pcpi_div.dividend[1]
.sym 115951 soc.cpu.pcpi_div.divisor[1]
.sym 115954 $false
.sym 115955 $false
.sym 115956 $false
.sym 115957 soc.cpu.pcpi_div.divisor[3]
.sym 115960 soc.cpu.pcpi_div.dividend[7]
.sym 115961 soc.cpu.pcpi_div.divisor[7]
.sym 115962 soc.cpu.pcpi_div.divisor[6]
.sym 115963 soc.cpu.pcpi_div.dividend[6]
.sym 115966 $false
.sym 115967 $false
.sym 115968 $false
.sym 115969 soc.cpu.pcpi_div.divisor[5]
.sym 115972 $false
.sym 115973 soc.cpu.pcpi_div.start$2
.sym 115974 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[1]_new_inv_
.sym 115975 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[1]
.sym 115978 $false
.sym 115979 soc.cpu.pcpi_div.start$2
.sym 115980 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[2]_new_inv_
.sym 115981 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[2]
.sym 115984 $false
.sym 115985 soc.cpu.pcpi_div.start$2
.sym 115986 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[5]_new_inv_
.sym 115987 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[5]
.sym 115988 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 115989 clk_16mhz$2$2
.sym 115990 $false
.sym 115991 soc.cpu.pcpi_div.dividend[8]
.sym 115992 soc.cpu.pcpi_div.dividend[9]
.sym 115993 soc.cpu.pcpi_div.dividend[11]
.sym 115994 soc.cpu.pcpi_div.dividend[12]
.sym 115995 soc.cpu.pcpi_div.dividend[10]
.sym 115996 soc.cpu.pcpi_div.dividend[15]
.sym 115997 soc.cpu.pcpi_div.dividend[14]
.sym 115998 soc.cpu.pcpi_div.dividend[13]
.sym 116065 $abc$72873$new_n6073_
.sym 116066 $abc$72873$new_n6072_
.sym 116067 $abc$72873$new_n6069_
.sym 116068 $abc$72873$new_n6065_
.sym 116071 $false
.sym 116072 $abc$72873$new_n6070_
.sym 116073 soc.cpu.pcpi_div.divisor[23]
.sym 116074 soc.cpu.pcpi_div.dividend[23]
.sym 116077 soc.cpu.pcpi_div.divisor[25]
.sym 116078 soc.cpu.pcpi_div.dividend[25]
.sym 116079 soc.cpu.pcpi_div.dividend[27]
.sym 116080 soc.cpu.pcpi_div.divisor[27]
.sym 116083 $false
.sym 116084 $false
.sym 116085 $false
.sym 116086 soc.cpu.pcpi_div.divisor[8]
.sym 116089 soc.cpu.pcpi_div.divisor[12]
.sym 116090 soc.cpu.pcpi_div.dividend[12]
.sym 116091 soc.cpu.pcpi_div.divisor[8]
.sym 116092 soc.cpu.pcpi_div.dividend[8]
.sym 116095 $false
.sym 116096 $false
.sym 116097 $false
.sym 116098 soc.cpu.pcpi_div.divisor[14]
.sym 116101 soc.cpu.cpuregs_rs1[29]
.sym 116102 $false
.sym 116103 $false
.sym 116104 $false
.sym 116107 soc.cpu.cpuregs_rs1[21]
.sym 116108 $false
.sym 116109 $false
.sym 116110 $false
.sym 116111 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$50989
.sym 116112 clk_16mhz$2$2
.sym 116113 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 116114 $abc$72873$techmap\encoderL.$procmux$2678_Y[8]_new_inv_
.sym 116115 $abc$72873$new_n6094_
.sym 116116 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[8]
.sym 116117 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[3]
.sym 116118 $abc$72873$techmap\encoderL.$procmux$2678_Y[3]_new_inv_
.sym 116119 soc.cpu.pcpi_div.dividend[19]
.sym 116120 soc.cpu.pcpi_div.dividend[18]
.sym 116121 soc.cpu.pcpi_div.dividend[23]
.sym 116188 $false
.sym 116189 pinEncoderIB$2
.sym 116190 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[23]
.sym 116191 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[23]
.sym 116194 $false
.sym 116195 $false
.sym 116196 $false
.sym 116197 soc.cpu.pcpi_div.divisor[23]
.sym 116200 $false
.sym 116201 encoderL.encoderCount[6]
.sym 116202 $false
.sym 116203 $auto$alumacc.cc:474:replace_alu$7610.C[6]
.sym 116206 $false
.sym 116207 encoderL.encoderCount[10]
.sym 116208 $false
.sym 116209 $auto$alumacc.cc:474:replace_alu$7610.C[10]
.sym 116212 $false
.sym 116213 pinEncoderIB$2
.sym 116214 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[10]
.sym 116215 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[10]
.sym 116218 $false
.sym 116219 pinEncoderIB$2
.sym 116220 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[6]
.sym 116221 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[6]
.sym 116224 $false
.sym 116225 encoderL.encoderCount[23]
.sym 116226 $false
.sym 116227 $auto$alumacc.cc:474:replace_alu$7610.C[23]
.sym 116230 soc.cpu.pcpi_div.divisor[23]
.sym 116231 $false
.sym 116232 $false
.sym 116233 $false
.sym 116234 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 116235 clk_16mhz$2$2
.sym 116236 soc.cpu.pcpi_div.start$2
.sym 116237 $abc$72873$techmap\encoderL.$procmux$2678_Y[13]_new_inv_
.sym 116238 $abc$72873$techmap\encoderL.$procmux$2678_Y[27]_new_inv_
.sym 116239 $abc$72873$techmap\encoderL.$procmux$2678_Y[29]_new_inv_
.sym 116240 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[27]
.sym 116241 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[13]
.sym 116242 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[28]
.sym 116243 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[25]
.sym 116244 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[29]
.sym 116273 $true
.sym 116310 encoderL.encoderCount[0]$2
.sym 116311 $false
.sym 116312 encoderL.encoderCount[0]
.sym 116313 $false
.sym 116314 $false
.sym 116316 $auto$alumacc.cc:474:replace_alu$7607.C[2]
.sym 116318 $false
.sym 116319 encoderL.encoderCount[1]
.sym 116322 $auto$alumacc.cc:474:replace_alu$7607.C[3]
.sym 116323 $false
.sym 116324 $false
.sym 116325 encoderL.encoderCount[2]
.sym 116326 $auto$alumacc.cc:474:replace_alu$7607.C[2]
.sym 116328 $auto$alumacc.cc:474:replace_alu$7607.C[4]
.sym 116329 $false
.sym 116330 $false
.sym 116331 encoderL.encoderCount[3]
.sym 116332 $auto$alumacc.cc:474:replace_alu$7607.C[3]
.sym 116334 $auto$alumacc.cc:474:replace_alu$7607.C[5]
.sym 116335 $false
.sym 116336 $false
.sym 116337 encoderL.encoderCount[4]
.sym 116338 $auto$alumacc.cc:474:replace_alu$7607.C[4]
.sym 116340 $auto$alumacc.cc:474:replace_alu$7607.C[6]
.sym 116341 $false
.sym 116342 $false
.sym 116343 encoderL.encoderCount[5]
.sym 116344 $auto$alumacc.cc:474:replace_alu$7607.C[5]
.sym 116346 $auto$alumacc.cc:474:replace_alu$7607.C[7]
.sym 116347 $false
.sym 116348 $false
.sym 116349 encoderL.encoderCount[6]
.sym 116350 $auto$alumacc.cc:474:replace_alu$7607.C[6]
.sym 116352 $auto$alumacc.cc:474:replace_alu$7607.C[8]
.sym 116353 $false
.sym 116354 $false
.sym 116355 encoderL.encoderCount[7]
.sym 116356 $auto$alumacc.cc:474:replace_alu$7607.C[7]
.sym 116362 $auto$alumacc.cc:474:replace_alu$7610.C[2]
.sym 116363 $auto$alumacc.cc:474:replace_alu$7610.C[3]
.sym 116364 $auto$alumacc.cc:474:replace_alu$7610.C[4]
.sym 116365 $auto$alumacc.cc:474:replace_alu$7610.C[5]
.sym 116366 $auto$alumacc.cc:474:replace_alu$7610.C[6]
.sym 116367 $auto$alumacc.cc:474:replace_alu$7610.C[7]
.sym 116396 $auto$alumacc.cc:474:replace_alu$7607.C[8]
.sym 116433 $auto$alumacc.cc:474:replace_alu$7607.C[9]
.sym 116434 $false
.sym 116435 $false
.sym 116436 encoderL.encoderCount[8]
.sym 116437 $auto$alumacc.cc:474:replace_alu$7607.C[8]
.sym 116439 $auto$alumacc.cc:474:replace_alu$7607.C[10]
.sym 116440 $false
.sym 116441 $false
.sym 116442 encoderL.encoderCount[9]
.sym 116443 $auto$alumacc.cc:474:replace_alu$7607.C[9]
.sym 116445 $auto$alumacc.cc:474:replace_alu$7607.C[11]
.sym 116446 $false
.sym 116447 $false
.sym 116448 encoderL.encoderCount[10]
.sym 116449 $auto$alumacc.cc:474:replace_alu$7607.C[10]
.sym 116451 $auto$alumacc.cc:474:replace_alu$7607.C[12]
.sym 116452 $false
.sym 116453 $false
.sym 116454 encoderL.encoderCount[11]
.sym 116455 $auto$alumacc.cc:474:replace_alu$7607.C[11]
.sym 116457 $auto$alumacc.cc:474:replace_alu$7607.C[13]
.sym 116458 $false
.sym 116459 $false
.sym 116460 encoderL.encoderCount[12]
.sym 116461 $auto$alumacc.cc:474:replace_alu$7607.C[12]
.sym 116463 $auto$alumacc.cc:474:replace_alu$7607.C[14]
.sym 116464 $false
.sym 116465 $false
.sym 116466 encoderL.encoderCount[13]
.sym 116467 $auto$alumacc.cc:474:replace_alu$7607.C[13]
.sym 116469 $auto$alumacc.cc:474:replace_alu$7607.C[15]
.sym 116470 $false
.sym 116471 $false
.sym 116472 encoderL.encoderCount[14]
.sym 116473 $auto$alumacc.cc:474:replace_alu$7607.C[14]
.sym 116475 $auto$alumacc.cc:474:replace_alu$7607.C[16]
.sym 116476 $false
.sym 116477 $false
.sym 116478 encoderL.encoderCount[15]
.sym 116479 $auto$alumacc.cc:474:replace_alu$7607.C[15]
.sym 116483 $auto$alumacc.cc:474:replace_alu$7610.C[8]
.sym 116484 $auto$alumacc.cc:474:replace_alu$7610.C[9]
.sym 116485 $auto$alumacc.cc:474:replace_alu$7610.C[10]
.sym 116486 $auto$alumacc.cc:474:replace_alu$7610.C[11]
.sym 116487 $auto$alumacc.cc:474:replace_alu$7610.C[12]
.sym 116488 $auto$alumacc.cc:474:replace_alu$7610.C[13]
.sym 116489 $auto$alumacc.cc:474:replace_alu$7610.C[14]
.sym 116490 $auto$alumacc.cc:474:replace_alu$7610.C[15]
.sym 116519 $auto$alumacc.cc:474:replace_alu$7607.C[16]
.sym 116556 $auto$alumacc.cc:474:replace_alu$7607.C[17]
.sym 116557 $false
.sym 116558 $false
.sym 116559 encoderL.encoderCount[16]
.sym 116560 $auto$alumacc.cc:474:replace_alu$7607.C[16]
.sym 116562 $auto$alumacc.cc:474:replace_alu$7607.C[18]
.sym 116563 $false
.sym 116564 $false
.sym 116565 encoderL.encoderCount[17]
.sym 116566 $auto$alumacc.cc:474:replace_alu$7607.C[17]
.sym 116568 $auto$alumacc.cc:474:replace_alu$7607.C[19]
.sym 116569 $false
.sym 116570 $false
.sym 116571 encoderL.encoderCount[18]
.sym 116572 $auto$alumacc.cc:474:replace_alu$7607.C[18]
.sym 116574 $auto$alumacc.cc:474:replace_alu$7607.C[20]
.sym 116575 $false
.sym 116576 $false
.sym 116577 encoderL.encoderCount[19]
.sym 116578 $auto$alumacc.cc:474:replace_alu$7607.C[19]
.sym 116580 $auto$alumacc.cc:474:replace_alu$7607.C[21]
.sym 116581 $false
.sym 116582 $false
.sym 116583 encoderL.encoderCount[20]
.sym 116584 $auto$alumacc.cc:474:replace_alu$7607.C[20]
.sym 116586 $auto$alumacc.cc:474:replace_alu$7607.C[22]
.sym 116587 $false
.sym 116588 $false
.sym 116589 encoderL.encoderCount[21]
.sym 116590 $auto$alumacc.cc:474:replace_alu$7607.C[21]
.sym 116592 $auto$alumacc.cc:474:replace_alu$7607.C[23]
.sym 116593 $false
.sym 116594 $false
.sym 116595 encoderL.encoderCount[22]
.sym 116596 $auto$alumacc.cc:474:replace_alu$7607.C[22]
.sym 116598 $auto$alumacc.cc:474:replace_alu$7607.C[24]
.sym 116599 $false
.sym 116600 $false
.sym 116601 encoderL.encoderCount[23]
.sym 116602 $auto$alumacc.cc:474:replace_alu$7607.C[23]
.sym 116606 $auto$alumacc.cc:474:replace_alu$7610.C[16]
.sym 116607 $auto$alumacc.cc:474:replace_alu$7610.C[17]
.sym 116608 $auto$alumacc.cc:474:replace_alu$7610.C[18]
.sym 116609 $auto$alumacc.cc:474:replace_alu$7610.C[19]
.sym 116610 $auto$alumacc.cc:474:replace_alu$7610.C[20]
.sym 116611 $auto$alumacc.cc:474:replace_alu$7610.C[21]
.sym 116612 $auto$alumacc.cc:474:replace_alu$7610.C[22]
.sym 116613 $auto$alumacc.cc:474:replace_alu$7610.C[23]
.sym 116642 $auto$alumacc.cc:474:replace_alu$7607.C[24]
.sym 116679 $auto$alumacc.cc:474:replace_alu$7607.C[25]
.sym 116680 $false
.sym 116681 $false
.sym 116682 encoderL.encoderCount[24]
.sym 116683 $auto$alumacc.cc:474:replace_alu$7607.C[24]
.sym 116685 $auto$alumacc.cc:474:replace_alu$7607.C[26]
.sym 116686 $false
.sym 116687 $false
.sym 116688 encoderL.encoderCount[25]
.sym 116689 $auto$alumacc.cc:474:replace_alu$7607.C[25]
.sym 116691 $auto$alumacc.cc:474:replace_alu$7607.C[27]
.sym 116692 $false
.sym 116693 $false
.sym 116694 encoderL.encoderCount[26]
.sym 116695 $auto$alumacc.cc:474:replace_alu$7607.C[26]
.sym 116697 $auto$alumacc.cc:474:replace_alu$7607.C[28]
.sym 116698 $false
.sym 116699 $false
.sym 116700 encoderL.encoderCount[27]
.sym 116701 $auto$alumacc.cc:474:replace_alu$7607.C[27]
.sym 116703 $auto$alumacc.cc:474:replace_alu$7607.C[29]
.sym 116704 $false
.sym 116705 $false
.sym 116706 encoderL.encoderCount[28]
.sym 116707 $auto$alumacc.cc:474:replace_alu$7607.C[28]
.sym 116709 $auto$alumacc.cc:474:replace_alu$7607.C[30]
.sym 116710 $false
.sym 116711 $false
.sym 116712 encoderL.encoderCount[29]
.sym 116713 $auto$alumacc.cc:474:replace_alu$7607.C[29]
.sym 116715 $auto$alumacc.cc:474:replace_alu$7607.C[31]
.sym 116716 $false
.sym 116717 $false
.sym 116718 encoderL.encoderCount[30]
.sym 116719 $auto$alumacc.cc:474:replace_alu$7607.C[30]
.sym 116722 pinEncoderIB$2
.sym 116723 $auto$alumacc.cc:474:replace_alu$7610.C[31]
.sym 116724 encoderL.encoderCount[31]
.sym 116725 $auto$alumacc.cc:474:replace_alu$7607.C[31]
.sym 116729 $auto$alumacc.cc:474:replace_alu$7610.C[24]
.sym 116730 $auto$alumacc.cc:474:replace_alu$7610.C[25]
.sym 116731 $auto$alumacc.cc:474:replace_alu$7610.C[26]
.sym 116732 $auto$alumacc.cc:474:replace_alu$7610.C[27]
.sym 116733 $auto$alumacc.cc:474:replace_alu$7610.C[28]
.sym 116734 $auto$alumacc.cc:474:replace_alu$7610.C[29]
.sym 116735 $auto$alumacc.cc:474:replace_alu$7610.C[30]
.sym 116736 $auto$alumacc.cc:474:replace_alu$7610.C[31]
.sym 116803 $false
.sym 116804 encoderL.encoderCount[26]
.sym 116805 $false
.sym 116806 $auto$alumacc.cc:474:replace_alu$7610.C[26]
.sym 116821 $false
.sym 116822 pinEncoderIB$2
.sym 116823 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[26]
.sym 116824 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[26]
.sym 116827 $false
.sym 116828 pinEncoderIB$2
.sym 116829 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[16]
.sym 116830 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[16]
.sym 116833 $false
.sym 116834 encoderL.encoderCount[16]
.sym 116835 $false
.sym 116836 $auto$alumacc.cc:474:replace_alu$7610.C[16]
.sym 116845 $false
.sym 116846 encoderL.encoderCounter[1]
.sym 116847 $abc$72873$techmap\encoderL.$procmux$2678_Y[30]_new_inv_
.sym 116848 $abc$72873$techmap\encoderL.$procmux$2675_Y[30]_new_inv_
.sym 116849 $true
.sym 116850 clk_16mhz$2$2
.sym 116851 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 116900 pwmDF.pwm_counter
.sym 116989 $true
.sym 117026 pwmDF.count_temp[0]$2
.sym 117027 $false
.sym 117028 pwmDF.count_temp[0]
.sym 117029 $false
.sym 117030 $false
.sym 117032 $auto$alumacc.cc:474:replace_alu$7631.C[2]
.sym 117034 $false
.sym 117035 pwmDF.count_temp[1]
.sym 117038 $auto$alumacc.cc:474:replace_alu$7631.C[3]
.sym 117039 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_
.sym 117040 $false
.sym 117041 pwmDF.count_temp[2]
.sym 117042 $auto$alumacc.cc:474:replace_alu$7631.C[2]
.sym 117044 $auto$alumacc.cc:474:replace_alu$7631.C[4]
.sym 117045 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_
.sym 117046 $false
.sym 117047 pwmDF.count_temp[3]
.sym 117048 $auto$alumacc.cc:474:replace_alu$7631.C[3]
.sym 117050 $auto$alumacc.cc:474:replace_alu$7631.C[5]
.sym 117051 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_
.sym 117052 $false
.sym 117053 pwmDF.count_temp[4]
.sym 117054 $auto$alumacc.cc:474:replace_alu$7631.C[4]
.sym 117056 $auto$alumacc.cc:474:replace_alu$7631.C[6]
.sym 117057 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_
.sym 117058 $false
.sym 117059 pwmDF.count_temp[5]
.sym 117060 $auto$alumacc.cc:474:replace_alu$7631.C[5]
.sym 117062 $auto$alumacc.cc:474:replace_alu$7631.C[7]
.sym 117063 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_
.sym 117064 $false
.sym 117065 pwmDF.count_temp[6]
.sym 117066 $auto$alumacc.cc:474:replace_alu$7631.C[6]
.sym 117068 $auto$alumacc.cc:474:replace_alu$7631.C[8]
.sym 117069 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_
.sym 117070 $false
.sym 117071 pwmDF.count_temp[7]
.sym 117072 $auto$alumacc.cc:474:replace_alu$7631.C[7]
.sym 117073 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45542
.sym 117074 clk_16mhz$2$2
.sym 117075 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 117076 flash_io0_di
.sym 117078 flash_io1_di
.sym 117152 $auto$alumacc.cc:474:replace_alu$7631.C[8]
.sym 117189 $auto$alumacc.cc:474:replace_alu$7631.C[9]
.sym 117190 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_
.sym 117191 $false
.sym 117192 pwmDF.count_temp[8]
.sym 117193 $auto$alumacc.cc:474:replace_alu$7631.C[8]
.sym 117196 $false
.sym 117197 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_
.sym 117198 pwmDF.count_temp[9]
.sym 117199 $auto$alumacc.cc:474:replace_alu$7631.C[9]
.sym 117208 $false
.sym 117209 $false
.sym 117210 pwmDF.count_temp[0]
.sym 117211 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_
.sym 117226 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_
.sym 117227 $false
.sym 117228 pwmDF.count_temp[1]
.sym 117229 pwmDF.count_temp[0]
.sym 117236 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45542
.sym 117237 clk_16mhz$2$2
.sym 117238 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 117313 pwmDF.count_temp[1]
.sym 117314 pwm_connectorDF[1]
.sym 117315 pwm_connectorDF[0]
.sym 117316 pwmDF.count_temp[0]
.sym 117319 $false
.sym 117320 $false
.sym 117321 $false
.sym 117322 pwm_connectorDF[6]
.sym 117325 pwmDF.count_temp[6]
.sym 117326 pwm_connectorDF[6]
.sym 117327 pwmDF.count_temp[2]
.sym 117328 pwm_connectorDF[2]
.sym 117331 $false
.sym 117332 $false
.sym 117333 $false
.sym 117334 pwm_connectorDF[8]
.sym 117337 $false
.sym 117338 $false
.sym 117339 $false
.sym 117340 pwm_connectorDF[0]
.sym 117343 $false
.sym 117344 $false
.sym 117345 $false
.sym 117346 pwm_connectorDF[2]
.sym 117349 $false
.sym 117350 $false
.sym 117351 $false
.sym 117352 pwm_connectorDF[5]
.sym 117355 $false
.sym 117356 soc.spimemio.config_en
.sym 117357 $abc$72873$techmap\soc.spimemio.$ternary$spimemio.v:166$76_Y_new_inv_
.sym 117358 soc.spimemio.config_do[0]
.sym 117436 pwmDF.count_temp[4]
.sym 117437 pwm_connectorDF[4]
.sym 117438 pwm_connectorDF[8]
.sym 117439 pwmDF.count_temp[8]
.sym 117442 $abc$72873$new_n9412_
.sym 117443 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$26224[15]_new_
.sym 117444 $abc$72873$new_n9505_
.sym 117445 $abc$72873$new_n9504_
.sym 117448 $false
.sym 117449 $false
.sym 117450 $false
.sym 117451 pwm_connectorDF[3]
.sym 117454 pwmDF.count_temp[9]
.sym 117455 pwm_connectorDF[9]
.sym 117456 pwm_connectorDF[11]
.sym 117457 pwm_connectorDF[10]
.sym 117460 $false
.sym 117461 $false
.sym 117462 $false
.sym 117463 pwm_connectorDF[4]
.sym 117466 pwmDF.count_temp[7]
.sym 117467 pwm_connectorDF[7]
.sym 117468 pwmDF.count_temp[5]
.sym 117469 pwm_connectorDF[5]
.sym 117472 $false
.sym 117473 $false
.sym 117474 $false
.sym 117475 pwm_connectorDF[9]
.sym 117478 soc.cpu.mem_wdata[0]
.sym 117479 $false
.sym 117480 $false
.sym 117481 $false
.sym 117482 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$58373
.sym 117483 clk_16mhz$2$2
.sym 117484 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 117485 $abc$72873$auto$alumacc.cc:491:replace_alu$7468[31]
.sym 117486 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[2]
.sym 117487 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[3]
.sym 117489 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[9]
.sym 117490 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[10]
.sym 117491 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[6]
.sym 117559 $false
.sym 117560 resetn$2
.sym 117561 pwmDF.counterI[6]
.sym 117562 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_
.sym 117565 $abc$72873$new_n5828_
.sym 117566 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$26241[4]_new_
.sym 117567 pwmDF.count_temp[3]
.sym 117568 pwm_connectorDF[3]
.sym 117571 $false
.sym 117572 $false
.sym 117573 pwmDF.count_temp[8]
.sym 117574 $abc$72873$techmap\pwmDF.$2\state[0:0]_new_inv_
.sym 117577 $abc$72873$auto$alumacc.cc:491:replace_alu$7539[31]
.sym 117578 pwmDF.state
.sym 117579 $abc$72873$new_n6345_
.sym 117580 $abc$72873$auto$rtlil.cc:1848:ReduceOr$7565_new_inv_
.sym 117583 $false
.sym 117584 $false
.sym 117585 $abc$72873$auto$rtlil.cc:1848:ReduceOr$7565_new_inv_
.sym 117586 pwmDF.state
.sym 117589 $abc$72873$auto$alumacc.cc:491:replace_alu$7555[31]
.sym 117590 $abc$72873$new_n5826_
.sym 117591 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$26255[0]_new_
.sym 117592 $abc$72873$new_n9506_
.sym 117595 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45544[1]_new_
.sym 117596 $abc$72873$auto$alumacc.cc:491:replace_alu$7550[31]
.sym 117597 pwmDF.pwm_counter
.sym 117598 $abc$72873$new_n6344_
.sym 117601 $false
.sym 117602 $false
.sym 117603 pwmDF.count_temp[8]
.sym 117604 $abc$72873$techmap\pwmDF.$2\state[0:0]_new_inv_
.sym 117605 $true
.sym 117606 clk_16mhz$2$2
.sym 117607 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 117615 $abc$72873$auto$alumacc.cc:491:replace_alu$7463[7]
.sym 117682 $false
.sym 117683 $false
.sym 117684 $false
.sym 117685 soc.cpu.mem_addr[24]
.sym 117694 $false
.sym 117695 $false
.sym 117696 $false
.sym 117697 soc.cpu.mem_addr[8]
.sym 117700 soc.cpu.mem_wdata[0]
.sym 117701 $false
.sym 117702 $false
.sym 117703 $false
.sym 117706 soc.cpu.mem_wdata[2]
.sym 117707 $false
.sym 117708 $false
.sym 117709 $false
.sym 117718 soc.cpu.mem_wdata[4]
.sym 117719 $false
.sym 117720 $false
.sym 117721 $false
.sym 117724 soc.cpu.mem_wdata[7]
.sym 117725 $false
.sym 117726 $false
.sym 117727 $false
.sym 117728 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42116
.sym 117729 clk_16mhz$2$2
.sym 117730 $false
.sym 117731 $abc$72873$new_n9510_
.sym 117732 $abc$72873$new_n6372_
.sym 117733 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$13861[10]_new_
.sym 117734 $abc$72873$new_n6371_
.sym 117735 $abc$72873$new_n9416_
.sym 117736 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[5]
.sym 117737 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[8]
.sym 117738 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$13861[15]_new_
.sym 117805 pwm_connectorDF[1]
.sym 117806 pwm_connectorDF[0]
.sym 117807 pwm_connectorDF[11]
.sym 117808 pwm_connectorDF[10]
.sym 117811 pwm_connectorDF[7]
.sym 117812 pwm_connectorDF[6]
.sym 117813 pwm_connectorDF[9]
.sym 117814 pwm_connectorDF[8]
.sym 117817 $false
.sym 117818 $false
.sym 117819 $abc$72873$new_n6348_
.sym 117820 $abc$72873$new_n6347_
.sym 117823 $abc$72873$new_n6349_
.sym 117824 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$26241[4]_new_
.sym 117825 $abc$72873$new_n6346_
.sym 117826 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$26255[0]_new_
.sym 117829 pwm_connectorDF[5]
.sym 117830 pwm_connectorDF[4]
.sym 117831 pwm_connectorDF[3]
.sym 117832 pwm_connectorDF[2]
.sym 117835 soc.cpu.mem_wdata[5]
.sym 117836 $false
.sym 117837 $false
.sym 117838 $false
.sym 117841 soc.cpu.mem_wdata[3]
.sym 117842 $false
.sym 117843 $false
.sym 117844 $false
.sym 117847 soc.cpu.mem_wdata[0]
.sym 117848 $false
.sym 117849 $false
.sym 117850 $false
.sym 117851 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41060
.sym 117852 clk_16mhz$2$2
.sym 117853 $false
.sym 117854 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[13]
.sym 117855 $abc$72873$new_n9509_
.sym 117856 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[11]
.sym 117857 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$13878[4]_new_
.sym 117858 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[14]
.sym 117859 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[15]
.sym 117860 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[12]
.sym 117861 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[9]
.sym 117928 soc.cpu.mem_wdata[8]
.sym 117929 $false
.sym 117930 $false
.sym 117931 $false
.sym 117934 soc.cpu.mem_wdata[13]
.sym 117935 $false
.sym 117936 $false
.sym 117937 $false
.sym 117940 soc.cpu.mem_wdata[9]
.sym 117941 $false
.sym 117942 $false
.sym 117943 $false
.sym 117946 soc.cpu.mem_wdata[14]
.sym 117947 $false
.sym 117948 $false
.sym 117949 $false
.sym 117952 soc.cpu.mem_wdata[11]
.sym 117953 $false
.sym 117954 $false
.sym 117955 $false
.sym 117958 soc.cpu.mem_wdata[12]
.sym 117959 $false
.sym 117960 $false
.sym 117961 $false
.sym 117964 soc.cpu.mem_wdata[15]
.sym 117965 $false
.sym 117966 $false
.sym 117967 $false
.sym 117970 soc.cpu.mem_wdata[10]
.sym 117971 $false
.sym 117972 $false
.sym 117973 $false
.sym 117974 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42380
.sym 117975 clk_16mhz$2$2
.sym 117976 $false
.sym 117977 $abc$72873$new_n6370_
.sym 117978 $abc$72873$new_n6373_
.sym 117979 $abc$72873$new_n5847_
.sym 117980 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[22]
.sym 117981 $abc$72873$new_n5849_
.sym 117982 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[19]
.sym 117983 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[6]
.sym 117984 $abc$72873$new_n9508_
.sym 118051 $false
.sym 118052 $false
.sym 118053 $false
.sym 118054 pwm_connectorDB[21]
.sym 118057 $false
.sym 118058 $false
.sym 118059 $false
.sym 118060 pwm_connectorDB[17]
.sym 118069 pwm_connectorDB[22]
.sym 118070 pwm_connectorDB[21]
.sym 118071 pwm_connectorDB[20]
.sym 118072 pwm_connectorDB[19]
.sym 118081 $false
.sym 118082 $false
.sym 118083 $false
.sym 118084 pwm_connectorDB[20]
.sym 118087 soc.cpu.mem_wdata[5]
.sym 118088 $false
.sym 118089 $false
.sym 118090 $false
.sym 118093 soc.cpu.mem_wdata[3]
.sym 118094 $false
.sym 118095 $false
.sym 118096 $false
.sym 118097 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42116
.sym 118098 clk_16mhz$2$2
.sym 118099 $false
.sym 118100 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[25]
.sym 118102 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[23]
.sym 118103 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[26]
.sym 118104 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[24]
.sym 118105 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[29]
.sym 118174 pwm_connectorDB[26]
.sym 118175 pwm_connectorDB[25]
.sym 118176 pwm_connectorDB[24]
.sym 118177 pwm_connectorDB[23]
.sym 118180 $false
.sym 118181 $false
.sym 118182 $false
.sym 118183 pwm_connectorDB[26]
.sym 118186 pwm_connectorDB[30]
.sym 118187 pwm_connectorDB[29]
.sym 118188 pwm_connectorDB[28]
.sym 118189 pwm_connectorDB[27]
.sym 118192 $abc$72873$new_n5846_
.sym 118193 $abc$72873$new_n5845_
.sym 118194 $abc$72873$new_n5844_
.sym 118195 $abc$72873$new_n5843_
.sym 118198 $false
.sym 118199 $false
.sym 118200 $false
.sym 118201 pwm_connectorDB[27]
.sym 118204 pwm_connectorDB[18]
.sym 118205 pwm_connectorDB[17]
.sym 118206 pwm_connectorDB[16]
.sym 118207 pwm_connectorDB[31]
.sym 118210 soc.cpu.mem_wdata[14]
.sym 118211 $false
.sym 118212 $false
.sym 118213 $false
.sym 118216 soc.cpu.mem_wdata[9]
.sym 118217 $false
.sym 118218 $false
.sym 118219 $false
.sym 118220 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$41324
.sym 118221 clk_16mhz$2$2
.sym 118222 $false
.sym 118225 $auto$alumacc.cc:474:replace_alu$7696.C[2]
.sym 118226 $auto$alumacc.cc:474:replace_alu$7696.C[3]
.sym 118227 $auto$alumacc.cc:474:replace_alu$7696.C[4]
.sym 118228 $auto$alumacc.cc:474:replace_alu$7696.C[5]
.sym 118229 $auto$alumacc.cc:474:replace_alu$7696.C[6]
.sym 118230 $auto$alumacc.cc:474:replace_alu$7696.C[7]
.sym 118303 $false
.sym 118304 soc.cpu.timer[5]
.sym 118305 $false
.sym 118306 $auto$alumacc.cc:474:replace_alu$7696.C[5]
.sym 118309 $false
.sym 118310 soc.cpu.timer[4]
.sym 118311 $false
.sym 118312 $auto$alumacc.cc:474:replace_alu$7696.C[4]
.sym 118315 soc.cpu.mem_wdata[28]
.sym 118316 $false
.sym 118317 $false
.sym 118318 $false
.sym 118321 soc.cpu.mem_wdata[27]
.sym 118322 $false
.sym 118323 $false
.sym 118324 $false
.sym 118339 soc.cpu.mem_wdata[31]
.sym 118340 $false
.sym 118341 $false
.sym 118342 $false
.sym 118343 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$42908
.sym 118344 clk_16mhz$2$2
.sym 118345 $false
.sym 118346 $auto$alumacc.cc:474:replace_alu$7696.C[8]
.sym 118347 $auto$alumacc.cc:474:replace_alu$7696.C[9]
.sym 118348 $auto$alumacc.cc:474:replace_alu$7696.C[10]
.sym 118349 $auto$alumacc.cc:474:replace_alu$7696.C[11]
.sym 118350 $auto$alumacc.cc:474:replace_alu$7696.C[12]
.sym 118351 $auto$alumacc.cc:474:replace_alu$7696.C[13]
.sym 118352 $auto$alumacc.cc:474:replace_alu$7696.C[14]
.sym 118353 $auto$alumacc.cc:474:replace_alu$7696.C[15]
.sym 118426 $false
.sym 118427 soc.cpu.timer[8]
.sym 118428 $false
.sym 118429 $auto$alumacc.cc:474:replace_alu$7696.C[8]
.sym 118432 $false
.sym 118433 soc.cpu.timer[9]
.sym 118434 $false
.sym 118435 $auto$alumacc.cc:474:replace_alu$7696.C[9]
.sym 118444 $false
.sym 118445 soc.cpu.timer[11]
.sym 118446 $false
.sym 118447 $auto$alumacc.cc:474:replace_alu$7696.C[11]
.sym 118450 $false
.sym 118451 soc.cpu.timer[2]
.sym 118452 $false
.sym 118453 $auto$alumacc.cc:474:replace_alu$7696.C[2]
.sym 118456 $false
.sym 118457 soc.cpu.timer[3]
.sym 118458 $false
.sym 118459 $auto$alumacc.cc:474:replace_alu$7696.C[3]
.sym 118462 $abc$72873$auto$rtlil.cc:1981:NotGate$72771
.sym 118463 $false
.sym 118464 $false
.sym 118465 $false
.sym 118466 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730
.sym 118467 clk_16mhz$2$2
.sym 118468 $false
.sym 118469 $auto$alumacc.cc:474:replace_alu$7696.C[16]
.sym 118470 $auto$alumacc.cc:474:replace_alu$7696.C[17]
.sym 118471 $auto$alumacc.cc:474:replace_alu$7696.C[18]
.sym 118472 $auto$alumacc.cc:474:replace_alu$7696.C[19]
.sym 118473 $auto$alumacc.cc:474:replace_alu$7696.C[20]
.sym 118474 $auto$alumacc.cc:474:replace_alu$7696.C[21]
.sym 118475 $auto$alumacc.cc:474:replace_alu$7696.C[22]
.sym 118476 $auto$alumacc.cc:474:replace_alu$7696.C[23]
.sym 118543 soc.cpu.timer[15]
.sym 118544 soc.cpu.timer[14]
.sym 118545 soc.cpu.timer[13]
.sym 118546 soc.cpu.timer[12]
.sym 118549 soc.cpu.timer[11]
.sym 118550 soc.cpu.timer[10]
.sym 118551 soc.cpu.timer[9]
.sym 118552 soc.cpu.timer[8]
.sym 118555 $abc$72873$auto$simplemap.cc:168:logic_reduce$20346[2]_new_inv_
.sym 118556 $abc$72873$auto$simplemap.cc:168:logic_reduce$20346[3]_new_inv_
.sym 118557 $abc$72873$auto$simplemap.cc:168:logic_reduce$20346[0]_new_inv_
.sym 118558 $abc$72873$auto$simplemap.cc:168:logic_reduce$20346[1]_new_inv_
.sym 118561 soc.cpu.timer[7]
.sym 118562 soc.cpu.timer[6]
.sym 118563 soc.cpu.timer[5]
.sym 118564 soc.cpu.timer[4]
.sym 118567 soc.cpu.timer[3]
.sym 118568 soc.cpu.timer[2]
.sym 118569 soc.cpu.timer[1]
.sym 118570 soc.cpu.timer[0]
.sym 118573 $false
.sym 118574 soc.cpu.timer[6]
.sym 118575 $false
.sym 118576 $auto$alumacc.cc:474:replace_alu$7696.C[6]
.sym 118579 $false
.sym 118580 soc.cpu.timer[19]
.sym 118581 $false
.sym 118582 $auto$alumacc.cc:474:replace_alu$7696.C[19]
.sym 118585 $false
.sym 118586 soc.cpu.timer[7]
.sym 118587 $false
.sym 118588 $auto$alumacc.cc:474:replace_alu$7696.C[7]
.sym 118592 $auto$alumacc.cc:474:replace_alu$7696.C[24]
.sym 118593 $auto$alumacc.cc:474:replace_alu$7696.C[25]
.sym 118594 $auto$alumacc.cc:474:replace_alu$7696.C[26]
.sym 118595 $auto$alumacc.cc:474:replace_alu$7696.C[27]
.sym 118596 $auto$alumacc.cc:474:replace_alu$7696.C[28]
.sym 118597 $auto$alumacc.cc:474:replace_alu$7696.C[29]
.sym 118598 $auto$alumacc.cc:474:replace_alu$7696.C[30]
.sym 118599 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[31]
.sym 118666 $false
.sym 118667 soc.cpu.timer[23]
.sym 118668 $false
.sym 118669 $auto$alumacc.cc:474:replace_alu$7696.C[23]
.sym 118672 $false
.sym 118673 $abc$72873$auto$simplemap.cc:168:logic_reduce$20360[0]_new_inv_
.sym 118674 $abc$72873$new_n6946_
.sym 118675 $abc$72873$new_n6944_
.sym 118678 $false
.sym 118679 soc.cpu.timer[30]
.sym 118680 $false
.sym 118681 $auto$alumacc.cc:474:replace_alu$7696.C[30]
.sym 118684 soc.cpu.timer[26]
.sym 118685 soc.cpu.timer[25]
.sym 118686 soc.cpu.timer[18]
.sym 118687 soc.cpu.timer[17]
.sym 118690 soc.cpu.timer[31]
.sym 118691 soc.cpu.timer[30]
.sym 118692 soc.cpu.timer[29]
.sym 118693 soc.cpu.timer[28]
.sym 118696 $abc$72873$new_n6948_
.sym 118697 $abc$72873$auto$simplemap.cc:168:logic_reduce$20346[7]_new_inv_
.sym 118698 soc.cpu.timer[27]
.sym 118699 soc.cpu.timer[24]
.sym 118702 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[8]
.sym 118703 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[7]
.sym 118704 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[6]
.sym 118705 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[5]
.sym 118708 $false
.sym 118709 soc.spimemio.xfer.flash_csb
.sym 118710 soc.spimemio.xfer.flash_clk
.sym 118711 $abc$72873$new_n5659_
.sym 118712 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66849
.sym 118713 clk_16mhz$2$2
.sym 118714 $abc$72873$auto$rtlil.cc:1981:NotGate$72771
.sym 118715 $abc$72873$new_n7642_
.sym 118716 $abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_
.sym 118717 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16417_Y_new_inv_
.sym 118718 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$and$/usr/local/bin/../share/yosys/techmap.v:434$16420_Y_new_
.sym 118719 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[18]
.sym 118720 $abc$72873$new_n5666_
.sym 118721 $abc$72873$new_n5661_
.sym 118722 soc.spimemio.xfer.count[0]
.sym 118789 $false
.sym 118790 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$67621[1]_new_inv_
.sym 118791 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66832_new_inv_
.sym 118792 soc.spimemio.xfer.xfer_dspi
.sym 118795 $false
.sym 118796 $false
.sym 118797 $abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0]
.sym 118798 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66784
.sym 118801 soc.cpu.timer[0]
.sym 118802 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[31]
.sym 118803 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[30]
.sym 118804 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[29]
.sym 118807 $false
.sym 118808 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66730
.sym 118809 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 118810 $abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0]
.sym 118813 $false
.sym 118814 $false
.sym 118815 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$67621[1]_new_inv_
.sym 118816 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66832_new_inv_
.sym 118819 $abc$72873$new_n7003_
.sym 118820 $abc$72873$new_n7002_
.sym 118821 $abc$72873$new_n7001_
.sym 118822 $abc$72873$new_n7000_
.sym 118825 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[20]
.sym 118826 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[19]
.sym 118827 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[18]
.sym 118828 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[17]
.sym 118831 $abc$72873$new_n6954_
.sym 118832 soc.cpu.cpuregs_rs1[18]
.sym 118833 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[18]
.sym 118834 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 118835 $true
.sym 118836 clk_16mhz$2$2
.sym 118837 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 118838 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6108.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16238_Y[3]_new_inv_
.sym 118839 $abc$72873$auto$alumacc.cc:474:replace_alu$7726.lcu.g[0]_new_inv_
.sym 118840 $abc$72873$new_n7653_
.sym 118841 $abc$72873$new_n9477_
.sym 118842 $abc$72873$new_n7643_
.sym 118843 soc.spimemio.xfer.count[3]
.sym 118844 soc.spimemio.xfer.count[2]
.sym 118845 soc.spimemio.xfer.count[1]
.sym 118912 $false
.sym 118913 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 118914 $abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0]
.sym 118915 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$66784
.sym 118918 $false
.sym 118919 soc.cpu.timer[26]
.sym 118920 $false
.sym 118921 $auto$alumacc.cc:474:replace_alu$7696.C[26]
.sym 118924 $false
.sym 118925 soc.cpu.timer[28]
.sym 118926 $false
.sym 118927 $auto$alumacc.cc:474:replace_alu$7696.C[28]
.sym 118930 $false
.sym 118931 soc.cpu.timer[27]
.sym 118932 $false
.sym 118933 $auto$alumacc.cc:474:replace_alu$7696.C[27]
.sym 118936 $false
.sym 118937 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_
.sym 118938 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 118939 soc.spimemio.xfer.flash_clk
.sym 118942 $false
.sym 118943 soc.cpu.timer[25]
.sym 118944 $false
.sym 118945 $auto$alumacc.cc:474:replace_alu$7696.C[25]
.sym 118948 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[28]
.sym 118949 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[27]
.sym 118950 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[26]
.sym 118951 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[25]
.sym 118954 $abc$72873$new_n6954_
.sym 118955 soc.cpu.cpuregs_rs1[8]
.sym 118956 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[8]
.sym 118957 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 118958 $true
.sym 118959 clk_16mhz$2$2
.sym 118960 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 118961 $abc$72873$new_n9476_
.sym 118962 $abc$72873$new_n9475_
.sym 118963 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[21]
.sym 118964 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[22]
.sym 118965 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[18]_new_
.sym 118966 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[24]
.sym 118967 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18314_Y_new_inv_
.sym 119035 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[24]
.sym 119036 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[23]
.sym 119037 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[22]
.sym 119038 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[21]
.sym 119041 $abc$72873$new_n6954_
.sym 119042 soc.cpu.cpuregs_rs1[7]
.sym 119043 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[7]
.sym 119044 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 119047 $abc$72873$new_n6954_
.sym 119048 soc.cpu.cpuregs_rs1[24]
.sym 119049 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[24]
.sym 119050 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 119053 $abc$72873$new_n6954_
.sym 119054 soc.cpu.cpuregs_rs1[29]
.sym 119055 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[29]
.sym 119056 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 119059 $abc$72873$new_n6954_
.sym 119060 soc.cpu.cpuregs_rs1[21]
.sym 119061 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[21]
.sym 119062 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 119065 $abc$72873$new_n6954_
.sym 119066 soc.cpu.cpuregs_rs1[5]
.sym 119067 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[5]
.sym 119068 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 119071 $abc$72873$new_n6954_
.sym 119072 soc.cpu.cpuregs_rs1[23]
.sym 119073 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[23]
.sym 119074 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 119077 $abc$72873$new_n6954_
.sym 119078 soc.cpu.cpuregs_rs1[31]
.sym 119079 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[31]
.sym 119080 $abc$72873$auto$simplemap.cc:168:logic_reduce$20363_new_inv_
.sym 119081 $true
.sym 119082 clk_16mhz$2$2
.sym 119083 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 119085 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[5]_new_
.sym 119087 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18315_Y_new_inv_
.sym 119088 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[19]_new_
.sym 119089 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[29]_new_
.sym 119090 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18325_Y_new_inv_
.sym 119091 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18301_Y_new_inv_
.sym 119158 $false
.sym 119159 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32889_new_inv_
.sym 119160 soc.cpu.instr_rdcycleh
.sym 119161 soc.cpu.count_cycle[54]
.sym 119170 soc.cpu.instr_rdcycle
.sym 119171 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 119172 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18318_Y_new_inv_
.sym 119173 soc.cpu.count_cycle[22]
.sym 119188 soc.cpu.instr_rdcycle
.sym 119189 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 119190 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18327_Y_new_inv_
.sym 119191 soc.cpu.count_cycle[31]
.sym 119200 $false
.sym 119201 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32853_new_inv_
.sym 119202 soc.cpu.instr_rdcycleh
.sym 119203 soc.cpu.count_cycle[63]
.sym 119207 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[3]
.sym 119208 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[3]_new_inv_
.sym 119209 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[1]
.sym 119210 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[17]_new_inv_
.sym 119211 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[1]
.sym 119212 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[4]_new_inv_
.sym 119213 encoderL.encoderCount[27]
.sym 119281 $false
.sym 119282 soc.cpu.pcpi_div.outsign
.sym 119283 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[11]
.sym 119284 soc.cpu.pcpi_div.dividend[11]
.sym 119293 $false
.sym 119294 soc.cpu.pcpi_div.outsign
.sym 119295 soc.cpu.pcpi_div.dividend[1]
.sym 119296 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[1]
.sym 119299 $false
.sym 119300 writeEncoderI
.sym 119301 encoderL.encoderCount[27]
.sym 119302 encoderDataI[27]
.sym 119305 soc.cpu.mem_wdata[10]
.sym 119306 $false
.sym 119307 $false
.sym 119308 $false
.sym 119311 soc.cpu.mem_wdata[8]
.sym 119312 $false
.sym 119313 $false
.sym 119314 $false
.sym 119327 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43481
.sym 119328 clk_16mhz$2$2
.sym 119329 $false
.sym 119332 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[2]
.sym 119333 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[3]
.sym 119334 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[4]
.sym 119335 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[5]
.sym 119336 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[6]
.sym 119337 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[7]
.sym 119366 $true
.sym 119403 encoderL.encoderCounter[0]$2
.sym 119404 $false
.sym 119405 encoderL.encoderCounter[0]
.sym 119406 $false
.sym 119407 $false
.sym 119409 $auto$alumacc.cc:474:replace_alu$7604.C[2]
.sym 119411 $false
.sym 119412 encoderL.encoderCounter[1]
.sym 119415 $auto$alumacc.cc:474:replace_alu$7604.C[3]
.sym 119416 $false
.sym 119417 $false
.sym 119418 encoderL.encoderCounter[2]
.sym 119419 $auto$alumacc.cc:474:replace_alu$7604.C[2]
.sym 119422 $abc$72873$new_n5853_
.sym 119423 encoderL.encoderCounter[1]
.sym 119424 encoderL.encoderCounter[3]
.sym 119425 $auto$alumacc.cc:474:replace_alu$7604.C[3]
.sym 119428 $false
.sym 119429 encoderL.encoderCounter[1]
.sym 119430 pinEncoderIF$2
.sym 119431 encoderL.encoderCounter[0]
.sym 119434 $false
.sym 119435 $abc$72873$auto$wreduce.cc:454:run$7224[2]
.sym 119436 $abc$72873$new_n5853_
.sym 119437 encoderL.encoderCounter[1]
.sym 119450 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45819
.sym 119451 clk_16mhz$2$2
.sym 119452 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 119453 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[8]
.sym 119454 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[9]
.sym 119455 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[10]
.sym 119456 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[11]
.sym 119457 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[12]
.sym 119458 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[13]
.sym 119459 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[14]
.sym 119460 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[15]
.sym 119527 $false
.sym 119528 soc.cpu.pcpi_div.outsign
.sym 119529 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[14]
.sym 119530 soc.cpu.pcpi_div.dividend[14]
.sym 119533 $false
.sym 119534 $false
.sym 119535 $false
.sym 119536 soc.cpu.pcpi_div.dividend[14]
.sym 119539 $false
.sym 119540 soc.cpu.pcpi_div.outsign
.sym 119541 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[15]
.sym 119542 soc.cpu.pcpi_div.dividend[15]
.sym 119545 $false
.sym 119546 $false
.sym 119547 $false
.sym 119548 soc.cpu.pcpi_div.dividend[15]
.sym 119551 $false
.sym 119552 $false
.sym 119553 $false
.sym 119554 soc.cpu.pcpi_div.dividend[7]
.sym 119557 $false
.sym 119558 soc.cpu.pcpi_div.outsign
.sym 119559 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[9]
.sym 119560 soc.cpu.pcpi_div.dividend[9]
.sym 119563 $false
.sym 119564 soc.cpu.pcpi_div.outsign
.sym 119565 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[10]
.sym 119566 soc.cpu.pcpi_div.dividend[10]
.sym 119569 soc.cpu.mem_wdata[27]
.sym 119570 $false
.sym 119571 $false
.sym 119572 $false
.sym 119573 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44009
.sym 119574 clk_16mhz$2$2
.sym 119575 $false
.sym 119576 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[16]
.sym 119577 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[17]
.sym 119578 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[18]
.sym 119579 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[19]
.sym 119580 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[20]
.sym 119581 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[21]
.sym 119582 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[22]
.sym 119583 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[23]
.sym 119650 $false
.sym 119651 $false
.sym 119652 $false
.sym 119653 soc.cpu.pcpi_div.dividend[18]
.sym 119656 $false
.sym 119657 soc.cpu.pcpi_div.outsign
.sym 119658 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[18]
.sym 119659 soc.cpu.pcpi_div.dividend[18]
.sym 119662 $false
.sym 119663 soc.cpu.pcpi_div.outsign
.sym 119664 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[21]
.sym 119665 soc.cpu.pcpi_div.dividend[21]
.sym 119668 $false
.sym 119669 soc.cpu.pcpi_div.outsign
.sym 119670 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[19]
.sym 119671 soc.cpu.pcpi_div.dividend[19]
.sym 119674 $false
.sym 119675 $false
.sym 119676 $false
.sym 119677 soc.cpu.pcpi_div.dividend[20]
.sym 119680 $false
.sym 119681 $false
.sym 119682 $false
.sym 119683 soc.cpu.pcpi_div.dividend[21]
.sym 119686 $false
.sym 119687 soc.cpu.pcpi_div.outsign
.sym 119688 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[16]
.sym 119689 soc.cpu.pcpi_div.dividend[16]
.sym 119692 $false
.sym 119693 soc.cpu.pcpi_div.outsign
.sym 119694 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[20]
.sym 119695 soc.cpu.pcpi_div.dividend[20]
.sym 119699 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[24]
.sym 119700 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[25]
.sym 119701 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[26]
.sym 119702 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[27]
.sym 119703 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[28]
.sym 119704 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[29]
.sym 119705 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[30]
.sym 119706 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[31]_new_inv_
.sym 119773 $false
.sym 119774 soc.cpu.pcpi_div.outsign
.sym 119775 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[29]
.sym 119776 soc.cpu.pcpi_div.dividend[29]
.sym 119785 $false
.sym 119786 soc.cpu.pcpi_div.outsign
.sym 119787 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[24]
.sym 119788 soc.cpu.pcpi_div.dividend[24]
.sym 119791 $false
.sym 119792 soc.cpu.pcpi_div.outsign
.sym 119793 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[26]
.sym 119794 soc.cpu.pcpi_div.dividend[26]
.sym 119797 $false
.sym 119798 writeEncoderI
.sym 119799 encoderL.encoderCount[12]
.sym 119800 encoderDataI[12]
.sym 119803 $false
.sym 119804 writeEncoderI
.sym 119805 encoderL.encoderCount[8]
.sym 119806 encoderDataI[8]
.sym 119809 $false
.sym 119810 writeEncoderI
.sym 119811 encoderL.encoderCount[13]
.sym 119812 encoderDataI[13]
.sym 119815 soc.cpu.mem_wdata[13]
.sym 119816 $false
.sym 119817 $false
.sym 119818 $false
.sym 119819 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$43481
.sym 119820 clk_16mhz$2$2
.sym 119821 $false
.sym 119822 $abc$72873$new_n6096_
.sym 119823 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[30]
.sym 119824 $abc$72873$new_n6099_
.sym 119825 $abc$72873$new_n6098_
.sym 119826 $abc$72873$new_n6073_
.sym 119827 $abc$72873$new_n6101_
.sym 119828 soc.cpu.pcpi_div.divisor[9]
.sym 119829 soc.cpu.pcpi_div.divisor[21]
.sym 119896 $abc$72873$new_n6094_
.sym 119897 soc.cpu.pcpi_div.divisor[61]
.sym 119898 soc.cpu.pcpi_div.divisor[42]
.sym 119899 soc.cpu.pcpi_div.divisor[40]
.sym 119902 $false
.sym 119903 soc.cpu.pcpi_div.divisor[54]
.sym 119904 soc.cpu.pcpi_div.divisor[53]
.sym 119905 soc.cpu.pcpi_div.divisor[51]
.sym 119908 soc.cpu.pcpi_div.divisor[15]
.sym 119909 soc.cpu.pcpi_div.dividend[15]
.sym 119910 soc.cpu.pcpi_div.divisor[13]
.sym 119911 soc.cpu.pcpi_div.dividend[13]
.sym 119914 $abc$72873$new_n6097_
.sym 119915 $abc$72873$new_n6096_
.sym 119916 soc.cpu.pcpi_div.divisor[34]
.sym 119917 soc.cpu.pcpi_div.divisor[33]
.sym 119920 soc.cpu.pcpi_div.divisor[14]
.sym 119921 soc.cpu.pcpi_div.dividend[14]
.sym 119922 soc.cpu.pcpi_div.dividend[9]
.sym 119923 soc.cpu.pcpi_div.divisor[9]
.sym 119926 $abc$72873$new_n6098_
.sym 119927 $abc$72873$new_n6095_
.sym 119928 $abc$72873$new_n6093_
.sym 119929 $abc$72873$new_n9450_
.sym 119932 soc.cpu.pcpi_div.divisor[9]
.sym 119933 soc.cpu.pcpi_div.dividend[9]
.sym 119934 soc.cpu.pcpi_div.divisor[11]
.sym 119935 soc.cpu.pcpi_div.dividend[11]
.sym 119938 soc.cpu.pcpi_div.divisor[15]
.sym 119939 $false
.sym 119940 $false
.sym 119941 $false
.sym 119942 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 119943 clk_16mhz$2$2
.sym 119944 soc.cpu.pcpi_div.start$2
.sym 119945 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[24]
.sym 119946 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[4]
.sym 119947 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[13]
.sym 119948 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[11]
.sym 119949 soc.cpu.pcpi_div.dividend[4]
.sym 119950 soc.cpu.pcpi_div.dividend[7]
.sym 119951 soc.cpu.pcpi_div.dividend[3]
.sym 119952 soc.cpu.pcpi_div.dividend[6]
.sym 120019 $false
.sym 120020 $false
.sym 120021 $false
.sym 120022 soc.cpu.pcpi_div.divisor[1]
.sym 120025 $false
.sym 120026 $false
.sym 120027 $false
.sym 120028 soc.cpu.pcpi_div.divisor[6]
.sym 120031 $false
.sym 120032 encoderL.encoderCounter[1]
.sym 120033 $abc$72873$techmap\encoderL.$procmux$2678_Y[12]_new_inv_
.sym 120034 $abc$72873$techmap\encoderL.$procmux$2675_Y[12]_new_inv_
.sym 120037 $false
.sym 120038 encoderL.encoderCounter[1]
.sym 120039 $abc$72873$techmap\encoderL.$procmux$2678_Y[3]_new_inv_
.sym 120040 $abc$72873$techmap\encoderL.$procmux$2675_Y[3]_new_inv_
.sym 120043 $false
.sym 120044 encoderL.encoderCounter[1]
.sym 120045 $abc$72873$techmap\encoderL.$procmux$2678_Y[8]_new_inv_
.sym 120046 $abc$72873$techmap\encoderL.$procmux$2675_Y[8]_new_inv_
.sym 120049 $false
.sym 120050 encoderL.encoderCounter[1]
.sym 120051 $abc$72873$techmap\encoderL.$procmux$2678_Y[29]_new_inv_
.sym 120052 $abc$72873$techmap\encoderL.$procmux$2675_Y[29]_new_inv_
.sym 120055 $false
.sym 120056 encoderL.encoderCounter[1]
.sym 120057 $abc$72873$techmap\encoderL.$procmux$2678_Y[13]_new_inv_
.sym 120058 $abc$72873$techmap\encoderL.$procmux$2675_Y[13]_new_inv_
.sym 120061 $abc$72873$new_n5857_
.sym 120062 $false
.sym 120063 encoderR.encoderCounter[1]
.sym 120064 encoderR.encoderCounter[0]
.sym 120065 $true
.sym 120066 clk_16mhz$2$2
.sym 120067 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 120068 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[10]
.sym 120069 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[9]
.sym 120070 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[15]
.sym 120071 soc.cpu.pcpi_div.divisor[8]
.sym 120072 soc.cpu.pcpi_div.divisor[10]
.sym 120073 soc.cpu.pcpi_div.divisor[12]
.sym 120074 soc.cpu.pcpi_div.divisor[15]
.sym 120075 soc.cpu.pcpi_div.divisor[11]
.sym 120142 $false
.sym 120143 soc.cpu.pcpi_div.start$2
.sym 120144 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[8]_new_inv_
.sym 120145 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[8]
.sym 120148 $false
.sym 120149 soc.cpu.pcpi_div.start$2
.sym 120150 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[9]_new_inv_
.sym 120151 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[9]
.sym 120154 $false
.sym 120155 soc.cpu.pcpi_div.start$2
.sym 120156 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[11]_new_inv_
.sym 120157 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[11]
.sym 120160 $false
.sym 120161 soc.cpu.pcpi_div.start$2
.sym 120162 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[12]_new_inv_
.sym 120163 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[12]
.sym 120166 $false
.sym 120167 soc.cpu.pcpi_div.start$2
.sym 120168 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[10]_new_inv_
.sym 120169 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[10]
.sym 120172 $false
.sym 120173 soc.cpu.pcpi_div.start$2
.sym 120174 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[15]_new_inv_
.sym 120175 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[15]
.sym 120178 $false
.sym 120179 soc.cpu.pcpi_div.start$2
.sym 120180 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[14]_new_inv_
.sym 120181 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[14]
.sym 120184 $false
.sym 120185 soc.cpu.pcpi_div.start$2
.sym 120186 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[13]_new_inv_
.sym 120187 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[13]
.sym 120188 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 120189 clk_16mhz$2$2
.sym 120190 $false
.sym 120191 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[22]
.sym 120192 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[12]
.sym 120193 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[19]
.sym 120194 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[16]
.sym 120195 soc.cpu.pcpi_div.dividend[20]
.sym 120196 soc.cpu.pcpi_div.dividend[22]
.sym 120197 soc.cpu.pcpi_div.dividend[21]
.sym 120198 soc.cpu.pcpi_div.dividend[16]
.sym 120265 $false
.sym 120266 pinEncoderIB$2
.sym 120267 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[8]
.sym 120268 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[8]
.sym 120271 soc.cpu.pcpi_div.divisor[26]
.sym 120272 soc.cpu.pcpi_div.dividend[26]
.sym 120273 soc.cpu.pcpi_div.divisor[27]
.sym 120274 soc.cpu.pcpi_div.dividend[27]
.sym 120277 $false
.sym 120278 encoderL.encoderCount[8]
.sym 120279 $false
.sym 120280 $auto$alumacc.cc:474:replace_alu$7610.C[8]
.sym 120283 $false
.sym 120284 encoderL.encoderCount[3]
.sym 120285 $false
.sym 120286 $auto$alumacc.cc:474:replace_alu$7610.C[3]
.sym 120289 $false
.sym 120290 pinEncoderIB$2
.sym 120291 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[3]
.sym 120292 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[3]
.sym 120295 $false
.sym 120296 soc.cpu.pcpi_div.start$2
.sym 120297 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[19]_new_inv_
.sym 120298 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[19]
.sym 120301 $false
.sym 120302 soc.cpu.pcpi_div.start$2
.sym 120303 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[18]_new_inv_
.sym 120304 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[18]
.sym 120307 $false
.sym 120308 soc.cpu.pcpi_div.start$2
.sym 120309 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[23]_new_inv_
.sym 120310 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[23]
.sym 120311 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 120312 clk_16mhz$2$2
.sym 120313 $false
.sym 120314 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[27]
.sym 120315 soc.cpu.pcpi_div.dividend[17]
.sym 120316 soc.cpu.pcpi_div.dividend[29]
.sym 120317 soc.cpu.pcpi_div.dividend[24]
.sym 120318 soc.cpu.pcpi_div.dividend[28]
.sym 120319 soc.cpu.pcpi_div.dividend[26]
.sym 120320 soc.cpu.pcpi_div.dividend[27]
.sym 120321 soc.cpu.pcpi_div.dividend[31]
.sym 120388 $false
.sym 120389 pinEncoderIB$2
.sym 120390 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[13]
.sym 120391 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[13]
.sym 120394 $false
.sym 120395 pinEncoderIB$2
.sym 120396 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[27]
.sym 120397 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[27]
.sym 120400 $false
.sym 120401 pinEncoderIB$2
.sym 120402 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[29]
.sym 120403 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[29]
.sym 120406 $false
.sym 120407 encoderL.encoderCount[27]
.sym 120408 $false
.sym 120409 $auto$alumacc.cc:474:replace_alu$7610.C[27]
.sym 120412 $false
.sym 120413 encoderL.encoderCount[13]
.sym 120414 $false
.sym 120415 $auto$alumacc.cc:474:replace_alu$7610.C[13]
.sym 120418 $false
.sym 120419 $false
.sym 120420 $false
.sym 120421 soc.cpu.pcpi_div.divisor[28]
.sym 120424 $false
.sym 120425 $false
.sym 120426 $false
.sym 120427 soc.cpu.pcpi_div.divisor[25]
.sym 120430 $false
.sym 120431 encoderL.encoderCount[29]
.sym 120432 $false
.sym 120433 $auto$alumacc.cc:474:replace_alu$7610.C[29]
.sym 120437 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[11]
.sym 120438 $abc$72873$techmap\encoderL.$procmux$2678_Y[12]_new_inv_
.sym 120440 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[43]
.sym 120441 encoderL.encoderCount[19]
.sym 120442 encoderL.encoderCount[22]
.sym 120473 $true
.sym 120510 encoderL.encoderCount[0]$3
.sym 120511 $false
.sym 120512 encoderL.encoderCount[0]
.sym 120513 $false
.sym 120514 $false
.sym 120516 $auto$alumacc.cc:474:replace_alu$7610.C[2]$2
.sym 120518 encoderL.encoderCount[1]
.sym 120519 $true$2
.sym 120522 $auto$alumacc.cc:474:replace_alu$7610.C[3]$2
.sym 120524 encoderL.encoderCount[2]
.sym 120525 $true$2
.sym 120526 $auto$alumacc.cc:474:replace_alu$7610.C[2]$2
.sym 120528 $auto$alumacc.cc:474:replace_alu$7610.C[4]$2
.sym 120530 encoderL.encoderCount[3]
.sym 120531 $true$2
.sym 120532 $auto$alumacc.cc:474:replace_alu$7610.C[3]$2
.sym 120534 $auto$alumacc.cc:474:replace_alu$7610.C[5]$2
.sym 120536 encoderL.encoderCount[4]
.sym 120537 $true$2
.sym 120538 $auto$alumacc.cc:474:replace_alu$7610.C[4]$2
.sym 120540 $auto$alumacc.cc:474:replace_alu$7610.C[6]$2
.sym 120542 encoderL.encoderCount[5]
.sym 120543 $true$2
.sym 120544 $auto$alumacc.cc:474:replace_alu$7610.C[5]$2
.sym 120546 $auto$alumacc.cc:474:replace_alu$7610.C[7]$2
.sym 120548 encoderL.encoderCount[6]
.sym 120549 $true$2
.sym 120550 $auto$alumacc.cc:474:replace_alu$7610.C[6]$2
.sym 120552 $auto$alumacc.cc:474:replace_alu$7610.C[8]$2
.sym 120554 encoderL.encoderCount[7]
.sym 120555 $true$2
.sym 120556 $auto$alumacc.cc:474:replace_alu$7610.C[7]$2
.sym 120560 $abc$72873$techmap\encoderL.$procmux$2678_Y[19]_new_inv_
.sym 120561 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[12]
.sym 120562 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[22]
.sym 120563 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[45]
.sym 120564 $abc$72873$techmap\encoderL.$procmux$2678_Y[22]_new_inv_
.sym 120565 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[44]
.sym 120566 $abc$72873$techmap\encoderL.$procmux$2675_Y[24]_new_inv_
.sym 120567 encoderDataI[24]
.sym 120596 $auto$alumacc.cc:474:replace_alu$7610.C[8]$2
.sym 120633 $auto$alumacc.cc:474:replace_alu$7610.C[9]$2
.sym 120635 encoderL.encoderCount[8]
.sym 120636 $true$2
.sym 120637 $auto$alumacc.cc:474:replace_alu$7610.C[8]$2
.sym 120639 $auto$alumacc.cc:474:replace_alu$7610.C[10]$2
.sym 120641 encoderL.encoderCount[9]
.sym 120642 $true$2
.sym 120643 $auto$alumacc.cc:474:replace_alu$7610.C[9]$2
.sym 120645 $auto$alumacc.cc:474:replace_alu$7610.C[11]$2
.sym 120647 encoderL.encoderCount[10]
.sym 120648 $true$2
.sym 120649 $auto$alumacc.cc:474:replace_alu$7610.C[10]$2
.sym 120651 $auto$alumacc.cc:474:replace_alu$7610.C[12]$2
.sym 120653 encoderL.encoderCount[11]
.sym 120654 $true$2
.sym 120655 $auto$alumacc.cc:474:replace_alu$7610.C[11]$2
.sym 120657 $auto$alumacc.cc:474:replace_alu$7610.C[13]$2
.sym 120659 encoderL.encoderCount[12]
.sym 120660 $true$2
.sym 120661 $auto$alumacc.cc:474:replace_alu$7610.C[12]$2
.sym 120663 $auto$alumacc.cc:474:replace_alu$7610.C[14]$2
.sym 120665 encoderL.encoderCount[13]
.sym 120666 $true$2
.sym 120667 $auto$alumacc.cc:474:replace_alu$7610.C[13]$2
.sym 120669 $auto$alumacc.cc:474:replace_alu$7610.C[15]$2
.sym 120671 encoderL.encoderCount[14]
.sym 120672 $true$2
.sym 120673 $auto$alumacc.cc:474:replace_alu$7610.C[14]$2
.sym 120675 $auto$alumacc.cc:474:replace_alu$7610.C[16]$2
.sym 120677 encoderL.encoderCount[15]
.sym 120678 $true$2
.sym 120679 $auto$alumacc.cc:474:replace_alu$7610.C[15]$2
.sym 120684 $abc$72873$techmap\encoderL.$procmux$2678_Y[17]_new_inv_
.sym 120685 $abc$72873$techmap\encoderL.$procmux$2678_Y[21]_new_inv_
.sym 120686 $abc$72873$techmap\encoderL.$procmux$2678_Y[24]_new_inv_
.sym 120687 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[21]
.sym 120688 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[19]
.sym 120689 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[17]
.sym 120690 encoderL.encoderCount[24]
.sym 120719 $auto$alumacc.cc:474:replace_alu$7610.C[16]$2
.sym 120756 $auto$alumacc.cc:474:replace_alu$7610.C[17]$2
.sym 120758 encoderL.encoderCount[16]
.sym 120759 $true$2
.sym 120760 $auto$alumacc.cc:474:replace_alu$7610.C[16]$2
.sym 120762 $auto$alumacc.cc:474:replace_alu$7610.C[18]$2
.sym 120764 encoderL.encoderCount[17]
.sym 120765 $true$2
.sym 120766 $auto$alumacc.cc:474:replace_alu$7610.C[17]$2
.sym 120768 $auto$alumacc.cc:474:replace_alu$7610.C[19]$2
.sym 120770 encoderL.encoderCount[18]
.sym 120771 $true$2
.sym 120772 $auto$alumacc.cc:474:replace_alu$7610.C[18]$2
.sym 120774 $auto$alumacc.cc:474:replace_alu$7610.C[20]$2
.sym 120776 encoderL.encoderCount[19]
.sym 120777 $true$2
.sym 120778 $auto$alumacc.cc:474:replace_alu$7610.C[19]$2
.sym 120780 $auto$alumacc.cc:474:replace_alu$7610.C[21]$2
.sym 120782 encoderL.encoderCount[20]
.sym 120783 $true$2
.sym 120784 $auto$alumacc.cc:474:replace_alu$7610.C[20]$2
.sym 120786 $auto$alumacc.cc:474:replace_alu$7610.C[22]$2
.sym 120788 encoderL.encoderCount[21]
.sym 120789 $true$2
.sym 120790 $auto$alumacc.cc:474:replace_alu$7610.C[21]$2
.sym 120792 $auto$alumacc.cc:474:replace_alu$7610.C[23]$2
.sym 120794 encoderL.encoderCount[22]
.sym 120795 $true$2
.sym 120796 $auto$alumacc.cc:474:replace_alu$7610.C[22]$2
.sym 120798 $auto$alumacc.cc:474:replace_alu$7610.C[24]$2
.sym 120800 encoderL.encoderCount[23]
.sym 120801 $true$2
.sym 120802 $auto$alumacc.cc:474:replace_alu$7610.C[23]$2
.sym 120806 $abc$72873$techmap\encoderL.$procmux$2678_Y[28]_new_inv_
.sym 120808 $abc$72873$techmap\encoderL.$procmux$2678_Y[30]_new_inv_
.sym 120809 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[30]
.sym 120810 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[24]
.sym 120811 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[28]
.sym 120812 encoderL.encoderCount[16]
.sym 120813 encoderL.encoderCount[28]
.sym 120842 $auto$alumacc.cc:474:replace_alu$7610.C[24]$2
.sym 120879 $auto$alumacc.cc:474:replace_alu$7610.C[25]$2
.sym 120881 encoderL.encoderCount[24]
.sym 120882 $true$2
.sym 120883 $auto$alumacc.cc:474:replace_alu$7610.C[24]$2
.sym 120885 $auto$alumacc.cc:474:replace_alu$7610.C[26]$2
.sym 120887 encoderL.encoderCount[25]
.sym 120888 $true$2
.sym 120889 $auto$alumacc.cc:474:replace_alu$7610.C[25]$2
.sym 120891 $auto$alumacc.cc:474:replace_alu$7610.C[27]$2
.sym 120893 encoderL.encoderCount[26]
.sym 120894 $true$2
.sym 120895 $auto$alumacc.cc:474:replace_alu$7610.C[26]$2
.sym 120897 $auto$alumacc.cc:474:replace_alu$7610.C[28]$2
.sym 120899 encoderL.encoderCount[27]
.sym 120900 $true$2
.sym 120901 $auto$alumacc.cc:474:replace_alu$7610.C[27]$2
.sym 120903 $auto$alumacc.cc:474:replace_alu$7610.C[29]$2
.sym 120905 encoderL.encoderCount[28]
.sym 120906 $true$2
.sym 120907 $auto$alumacc.cc:474:replace_alu$7610.C[28]$2
.sym 120909 $auto$alumacc.cc:474:replace_alu$7610.C[30]$2
.sym 120911 encoderL.encoderCount[29]
.sym 120912 $true$2
.sym 120913 $auto$alumacc.cc:474:replace_alu$7610.C[29]$2
.sym 120915 $auto$alumacc.cc:474:replace_alu$7610.C[31]$2
.sym 120917 encoderL.encoderCount[30]
.sym 120918 $true$2
.sym 120919 $auto$alumacc.cc:474:replace_alu$7610.C[30]$2
.sym 120925 $auto$alumacc.cc:474:replace_alu$7610.C[31]$2
.sym 121004 flash_io0_do
.sym 121006 flash_io0_oe
.sym 121007 flash_io1_do
.sym 121009 flash_io1_oe
.sym 121029 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49825
.sym 121031 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:1401$2470_Y
.sym 121033 soc.cpu.pcpi_timeout_counter[0]
.sym 121036 soc.cpu.pcpi_timeout_counter[1]
.sym 121066 $true
.sym 121103 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[0]$3
.sym 121104 $false
.sym 121105 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[0]
.sym 121106 $false
.sym 121107 $false
.sym 121109 $auto$alumacc.cc:474:replace_alu$7466.C[2]
.sym 121111 $false
.sym 121112 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[1]
.sym 121115 $auto$alumacc.cc:474:replace_alu$7466.C[3]
.sym 121117 $false
.sym 121118 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[2]
.sym 121121 $auto$alumacc.cc:474:replace_alu$7466.C[4]
.sym 121123 $false
.sym 121124 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[3]
.sym 121127 $auto$alumacc.cc:474:replace_alu$7466.C[5]
.sym 121129 $false
.sym 121130 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[4]
.sym 121133 $auto$alumacc.cc:474:replace_alu$7466.C[6]
.sym 121135 $false
.sym 121136 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[5]
.sym 121139 $auto$alumacc.cc:474:replace_alu$7466.C[7]
.sym 121141 $false
.sym 121142 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[6]
.sym 121145 $auto$alumacc.cc:474:replace_alu$7466.C[8]
.sym 121147 $false
.sym 121148 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[7]
.sym 121229 $auto$alumacc.cc:474:replace_alu$7466.C[8]
.sym 121266 $auto$alumacc.cc:474:replace_alu$7466.C[9]
.sym 121268 $false
.sym 121269 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[8]
.sym 121272 $auto$alumacc.cc:474:replace_alu$7466.C[10]
.sym 121274 $false
.sym 121275 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[9]
.sym 121278 $auto$alumacc.cc:474:replace_alu$7466.C[11]
.sym 121280 $false
.sym 121281 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[10]
.sym 121284 $auto$alumacc.cc:474:replace_alu$7466.C[12]
.sym 121286 $false
.sym 121287 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[11]
.sym 121290 $auto$alumacc.cc:474:replace_alu$7466.C[13]
.sym 121292 $false
.sym 121293 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[12]
.sym 121296 $auto$alumacc.cc:474:replace_alu$7466.C[14]
.sym 121298 $true$2
.sym 121299 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[13]
.sym 121302 $auto$alumacc.cc:474:replace_alu$7466.C[15]
.sym 121304 $false
.sym 121305 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[14]
.sym 121308 $auto$alumacc.cc:474:replace_alu$7466.C[16]
.sym 121310 $false
.sym 121311 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[15]
.sym 121352 $auto$alumacc.cc:474:replace_alu$7466.C[16]
.sym 121389 $auto$alumacc.cc:474:replace_alu$7466.C[17]
.sym 121391 $false
.sym 121392 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[16]
.sym 121395 $auto$alumacc.cc:474:replace_alu$7466.C[18]
.sym 121397 $false
.sym 121398 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[17]
.sym 121401 $auto$alumacc.cc:474:replace_alu$7466.C[19]
.sym 121403 $false
.sym 121404 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[18]
.sym 121407 $auto$alumacc.cc:474:replace_alu$7466.C[20]
.sym 121409 $false
.sym 121410 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[19]
.sym 121413 $auto$alumacc.cc:474:replace_alu$7466.C[21]
.sym 121415 $false
.sym 121416 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[20]
.sym 121419 $auto$alumacc.cc:474:replace_alu$7466.C[22]
.sym 121421 $false
.sym 121422 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[21]
.sym 121425 $auto$alumacc.cc:474:replace_alu$7466.C[23]
.sym 121427 $false
.sym 121428 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[22]
.sym 121431 $auto$alumacc.cc:474:replace_alu$7466.C[24]
.sym 121433 $false
.sym 121434 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[23]
.sym 121475 $auto$alumacc.cc:474:replace_alu$7466.C[24]
.sym 121512 $auto$alumacc.cc:474:replace_alu$7466.C[25]
.sym 121514 $false
.sym 121515 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[24]
.sym 121518 $auto$alumacc.cc:474:replace_alu$7466.C[26]
.sym 121520 $false
.sym 121521 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[25]
.sym 121524 $auto$alumacc.cc:474:replace_alu$7466.C[27]
.sym 121526 $false
.sym 121527 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[26]
.sym 121530 $auto$alumacc.cc:474:replace_alu$7466.C[28]
.sym 121532 $false
.sym 121533 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[27]
.sym 121536 $auto$alumacc.cc:474:replace_alu$7466.C[29]
.sym 121538 $false
.sym 121539 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[28]
.sym 121542 $auto$alumacc.cc:474:replace_alu$7466.C[30]
.sym 121544 $false
.sym 121545 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[29]
.sym 121548 $auto$alumacc.cc:474:replace_alu$7466.C[31]
.sym 121550 $false
.sym 121551 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[30]
.sym 121554 $abc$72873$auto$alumacc.cc:491:replace_alu$7468[31]$2
.sym 121556 $false
.sym 121557 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[31]
.sym 121639 $abc$72873$auto$alumacc.cc:491:replace_alu$7468[31]$2
.sym 121642 $false
.sym 121643 $false
.sym 121644 $false
.sym 121645 soc.cpu.mem_addr[2]
.sym 121648 $false
.sym 121649 $false
.sym 121650 $false
.sym 121651 soc.cpu.mem_addr[3]
.sym 121660 $false
.sym 121661 $false
.sym 121662 $false
.sym 121663 soc.cpu.mem_addr[9]
.sym 121666 $false
.sym 121667 $false
.sym 121668 $false
.sym 121669 soc.cpu.mem_addr[10]
.sym 121672 $false
.sym 121673 $false
.sym 121674 $false
.sym 121675 soc.cpu.mem_addr[6]
.sym 121685 $abc$72873$auto$alumacc.cc:491:replace_alu$7452[31]
.sym 121688 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[1]
.sym 121689 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[10]
.sym 121690 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[7]
.sym 121691 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[4]
.sym 121692 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[0]
.sym 121721 $true
.sym 121758 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[25]$2
.sym 121759 $false
.sym 121760 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[25]
.sym 121761 $false
.sym 121762 $false
.sym 121764 $auto$alumacc.cc:474:replace_alu$7461.C[3]
.sym 121766 $false
.sym 121767 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[26]
.sym 121770 $auto$alumacc.cc:474:replace_alu$7461.C[4]
.sym 121772 $false
.sym 121773 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[27]
.sym 121776 $auto$alumacc.cc:474:replace_alu$7461.C[5]
.sym 121778 $false
.sym 121779 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[28]
.sym 121782 $auto$alumacc.cc:474:replace_alu$7461.C[6]
.sym 121784 $false
.sym 121785 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[29]
.sym 121788 $auto$alumacc.cc:474:replace_alu$7461.C[7]
.sym 121790 $false
.sym 121791 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[30]
.sym 121794 $abc$72873$auto$alumacc.cc:491:replace_alu$7463[7]$2
.sym 121796 $false
.sym 121797 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[31]
.sym 121804 $abc$72873$auto$alumacc.cc:491:replace_alu$7463[7]$2
.sym 121882 $abc$72873$new_n9416_
.sym 121883 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$13861[15]_new_
.sym 121884 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$13861[10]_new_
.sym 121885 $abc$72873$new_n9509_
.sym 121888 pwm_connectorDB[5]
.sym 121889 pwm_connectorDB[4]
.sym 121890 pwm_connectorDB[3]
.sym 121891 pwm_connectorDB[2]
.sym 121894 $false
.sym 121895 $false
.sym 121896 pwm_connectorDB[11]
.sym 121897 pwm_connectorDB[10]
.sym 121900 pwm_connectorDB[1]
.sym 121901 pwm_connectorDB[0]
.sym 121902 $abc$72873$new_n6372_
.sym 121903 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$13861[10]_new_
.sym 121906 pwmDB.count_temp[4]
.sym 121907 pwm_connectorDB[4]
.sym 121908 pwm_connectorDB[8]
.sym 121909 pwmDB.count_temp[8]
.sym 121912 $false
.sym 121913 $false
.sym 121914 $false
.sym 121915 pwm_connectorDB[5]
.sym 121918 $false
.sym 121919 $false
.sym 121920 $false
.sym 121921 pwm_connectorDB[8]
.sym 121924 pwmDB.count_temp[1]
.sym 121925 pwm_connectorDB[1]
.sym 121926 pwm_connectorDB[0]
.sym 121927 pwmDB.count_temp[0]
.sym 122005 $false
.sym 122006 $false
.sym 122007 $false
.sym 122008 pwm_connectorDB[13]
.sym 122011 pwmDB.count_temp[9]
.sym 122012 pwm_connectorDB[9]
.sym 122013 pwmDB.count_temp[7]
.sym 122014 pwm_connectorDB[7]
.sym 122017 $false
.sym 122018 $false
.sym 122019 $false
.sym 122020 pwm_connectorDB[11]
.sym 122023 pwm_connectorDB[15]
.sym 122024 pwm_connectorDB[14]
.sym 122025 pwm_connectorDB[13]
.sym 122026 pwm_connectorDB[12]
.sym 122029 $false
.sym 122030 $false
.sym 122031 $false
.sym 122032 pwm_connectorDB[14]
.sym 122035 $false
.sym 122036 $false
.sym 122037 $false
.sym 122038 pwm_connectorDB[15]
.sym 122041 $false
.sym 122042 $false
.sym 122043 $false
.sym 122044 pwm_connectorDB[12]
.sym 122047 $false
.sym 122048 $false
.sym 122049 $false
.sym 122050 pwm_connectorDB[9]
.sym 122128 $abc$72873$new_n6373_
.sym 122129 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$13878[4]_new_
.sym 122130 $abc$72873$new_n6371_
.sym 122131 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$13892[0]_new_
.sym 122134 pwm_connectorDB[7]
.sym 122135 pwm_connectorDB[6]
.sym 122136 pwm_connectorDB[9]
.sym 122137 pwm_connectorDB[8]
.sym 122140 $abc$72873$new_n5849_
.sym 122141 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$13878[4]_new_
.sym 122142 pwmDB.count_temp[3]
.sym 122143 pwm_connectorDB[3]
.sym 122146 $false
.sym 122147 $false
.sym 122148 $false
.sym 122149 pwm_connectorDB[22]
.sym 122152 pwmDB.count_temp[6]
.sym 122153 pwm_connectorDB[6]
.sym 122154 pwmDB.count_temp[2]
.sym 122155 pwm_connectorDB[2]
.sym 122158 $false
.sym 122159 $false
.sym 122160 $false
.sym 122161 pwm_connectorDB[19]
.sym 122164 $false
.sym 122165 $false
.sym 122166 $false
.sym 122167 pwm_connectorDB[6]
.sym 122170 $abc$72873$new_n5847_
.sym 122171 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$13892[0]_new_
.sym 122172 pwmDB.count_temp[5]
.sym 122173 pwm_connectorDB[5]
.sym 122177 $abc$72873$auto$alumacc.cc:491:replace_alu$7568[31]
.sym 122178 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[30]
.sym 122179 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[28]
.sym 122180 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[31]
.sym 122181 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[16]
.sym 122183 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[18]
.sym 122251 $false
.sym 122252 $false
.sym 122253 $false
.sym 122254 pwm_connectorDB[25]
.sym 122263 $false
.sym 122264 $false
.sym 122265 $false
.sym 122266 pwm_connectorDB[23]
.sym 122269 $false
.sym 122270 $false
.sym 122271 $false
.sym 122272 soc.cpu.mem_addr[26]
.sym 122275 $false
.sym 122276 $false
.sym 122277 $false
.sym 122278 pwm_connectorDB[24]
.sym 122281 $false
.sym 122282 $false
.sym 122283 $false
.sym 122284 pwm_connectorDB[29]
.sym 122300 $abc$72873$techmap\soc.spimemio.xfer.$ternary$spimemio.v:443$115_Y_new_inv_
.sym 122302 $abc$72873$auto$rtlil.cc:1848:ReduceOr$7594_new_inv_
.sym 122304 soc.spimemio.xfer.next_fetch
.sym 122306 soc.spimemio.xfer.last_fetch
.sym 122307 soc.spimemio.xfer.fetch
.sym 122336 $true
.sym 122373 soc.cpu.timer[0]$2
.sym 122374 $false
.sym 122375 soc.cpu.timer[0]
.sym 122376 $false
.sym 122377 $false
.sym 122379 $auto$alumacc.cc:474:replace_alu$7696.C[2]$2
.sym 122381 soc.cpu.timer[1]
.sym 122382 $true$2
.sym 122385 $auto$alumacc.cc:474:replace_alu$7696.C[3]$2
.sym 122387 soc.cpu.timer[2]
.sym 122388 $true$2
.sym 122389 $auto$alumacc.cc:474:replace_alu$7696.C[2]$2
.sym 122391 $auto$alumacc.cc:474:replace_alu$7696.C[4]$2
.sym 122393 soc.cpu.timer[3]
.sym 122394 $true$2
.sym 122395 $auto$alumacc.cc:474:replace_alu$7696.C[3]$2
.sym 122397 $auto$alumacc.cc:474:replace_alu$7696.C[5]$2
.sym 122399 soc.cpu.timer[4]
.sym 122400 $true$2
.sym 122401 $auto$alumacc.cc:474:replace_alu$7696.C[4]$2
.sym 122403 $auto$alumacc.cc:474:replace_alu$7696.C[6]$2
.sym 122405 soc.cpu.timer[5]
.sym 122406 $true$2
.sym 122407 $auto$alumacc.cc:474:replace_alu$7696.C[5]$2
.sym 122409 $auto$alumacc.cc:474:replace_alu$7696.C[7]$2
.sym 122411 soc.cpu.timer[6]
.sym 122412 $true$2
.sym 122413 $auto$alumacc.cc:474:replace_alu$7696.C[6]$2
.sym 122415 $auto$alumacc.cc:474:replace_alu$7696.C[8]$2
.sym 122417 soc.cpu.timer[7]
.sym 122418 $true$2
.sym 122419 $auto$alumacc.cc:474:replace_alu$7696.C[7]$2
.sym 122423 $abc$72873$new_n6369_
.sym 122424 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45662
.sym 122425 $abc$72873$techmap\pwmDB.$2\state[0:0]_new_inv_
.sym 122426 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[12]
.sym 122427 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_
.sym 122429 pwmDB.state
.sym 122430 pwmDB.pwm_counter
.sym 122459 $auto$alumacc.cc:474:replace_alu$7696.C[8]$2
.sym 122496 $auto$alumacc.cc:474:replace_alu$7696.C[9]$2
.sym 122498 soc.cpu.timer[8]
.sym 122499 $true$2
.sym 122500 $auto$alumacc.cc:474:replace_alu$7696.C[8]$2
.sym 122502 $auto$alumacc.cc:474:replace_alu$7696.C[10]$2
.sym 122504 soc.cpu.timer[9]
.sym 122505 $true$2
.sym 122506 $auto$alumacc.cc:474:replace_alu$7696.C[9]$2
.sym 122508 $auto$alumacc.cc:474:replace_alu$7696.C[11]$2
.sym 122510 soc.cpu.timer[10]
.sym 122511 $true$2
.sym 122512 $auto$alumacc.cc:474:replace_alu$7696.C[10]$2
.sym 122514 $auto$alumacc.cc:474:replace_alu$7696.C[12]$2
.sym 122516 soc.cpu.timer[11]
.sym 122517 $true$2
.sym 122518 $auto$alumacc.cc:474:replace_alu$7696.C[11]$2
.sym 122520 $auto$alumacc.cc:474:replace_alu$7696.C[13]$2
.sym 122522 soc.cpu.timer[12]
.sym 122523 $true$2
.sym 122524 $auto$alumacc.cc:474:replace_alu$7696.C[12]$2
.sym 122526 $auto$alumacc.cc:474:replace_alu$7696.C[14]$2
.sym 122528 soc.cpu.timer[13]
.sym 122529 $true$2
.sym 122530 $auto$alumacc.cc:474:replace_alu$7696.C[13]$2
.sym 122532 $auto$alumacc.cc:474:replace_alu$7696.C[15]$2
.sym 122534 soc.cpu.timer[14]
.sym 122535 $true$2
.sym 122536 $auto$alumacc.cc:474:replace_alu$7696.C[14]$2
.sym 122538 $auto$alumacc.cc:474:replace_alu$7696.C[16]$2
.sym 122540 soc.cpu.timer[15]
.sym 122541 $true$2
.sym 122542 $auto$alumacc.cc:474:replace_alu$7696.C[15]$2
.sym 122546 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[17]
.sym 122547 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[16]
.sym 122548 $abc$72873$new_n7640_
.sym 122549 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[10]
.sym 122550 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[20]
.sym 122552 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[15]
.sym 122553 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[13]
.sym 122582 $auto$alumacc.cc:474:replace_alu$7696.C[16]$2
.sym 122619 $auto$alumacc.cc:474:replace_alu$7696.C[17]$2
.sym 122621 soc.cpu.timer[16]
.sym 122622 $true$2
.sym 122623 $auto$alumacc.cc:474:replace_alu$7696.C[16]$2
.sym 122625 $auto$alumacc.cc:474:replace_alu$7696.C[18]$2
.sym 122627 soc.cpu.timer[17]
.sym 122628 $true$2
.sym 122629 $auto$alumacc.cc:474:replace_alu$7696.C[17]$2
.sym 122631 $auto$alumacc.cc:474:replace_alu$7696.C[19]$2
.sym 122633 soc.cpu.timer[18]
.sym 122634 $true$2
.sym 122635 $auto$alumacc.cc:474:replace_alu$7696.C[18]$2
.sym 122637 $auto$alumacc.cc:474:replace_alu$7696.C[20]$2
.sym 122639 soc.cpu.timer[19]
.sym 122640 $true$2
.sym 122641 $auto$alumacc.cc:474:replace_alu$7696.C[19]$2
.sym 122643 $auto$alumacc.cc:474:replace_alu$7696.C[21]$2
.sym 122645 soc.cpu.timer[20]
.sym 122646 $true$2
.sym 122647 $auto$alumacc.cc:474:replace_alu$7696.C[20]$2
.sym 122649 $auto$alumacc.cc:474:replace_alu$7696.C[22]$2
.sym 122651 soc.cpu.timer[21]
.sym 122652 $true$2
.sym 122653 $auto$alumacc.cc:474:replace_alu$7696.C[21]$2
.sym 122655 $auto$alumacc.cc:474:replace_alu$7696.C[23]$2
.sym 122657 soc.cpu.timer[22]
.sym 122658 $true$2
.sym 122659 $auto$alumacc.cc:474:replace_alu$7696.C[22]$2
.sym 122661 $auto$alumacc.cc:474:replace_alu$7696.C[24]$2
.sym 122663 soc.cpu.timer[23]
.sym 122664 $true$2
.sym 122665 $auto$alumacc.cc:474:replace_alu$7696.C[23]$2
.sym 122671 soc.cpu.count_cycle[2]
.sym 122672 soc.cpu.count_cycle[3]
.sym 122673 soc.cpu.count_cycle[4]
.sym 122674 soc.cpu.count_cycle[5]
.sym 122675 soc.cpu.count_cycle[6]
.sym 122676 soc.cpu.count_cycle[7]
.sym 122705 $auto$alumacc.cc:474:replace_alu$7696.C[24]$2
.sym 122742 $auto$alumacc.cc:474:replace_alu$7696.C[25]$2
.sym 122744 soc.cpu.timer[24]
.sym 122745 $true$2
.sym 122746 $auto$alumacc.cc:474:replace_alu$7696.C[24]$2
.sym 122748 $auto$alumacc.cc:474:replace_alu$7696.C[26]$2
.sym 122750 soc.cpu.timer[25]
.sym 122751 $true$2
.sym 122752 $auto$alumacc.cc:474:replace_alu$7696.C[25]$2
.sym 122754 $auto$alumacc.cc:474:replace_alu$7696.C[27]$2
.sym 122756 soc.cpu.timer[26]
.sym 122757 $true$2
.sym 122758 $auto$alumacc.cc:474:replace_alu$7696.C[26]$2
.sym 122760 $auto$alumacc.cc:474:replace_alu$7696.C[28]$2
.sym 122762 soc.cpu.timer[27]
.sym 122763 $true$2
.sym 122764 $auto$alumacc.cc:474:replace_alu$7696.C[27]$2
.sym 122766 $auto$alumacc.cc:474:replace_alu$7696.C[29]$2
.sym 122768 soc.cpu.timer[28]
.sym 122769 $true$2
.sym 122770 $auto$alumacc.cc:474:replace_alu$7696.C[28]$2
.sym 122772 $auto$alumacc.cc:474:replace_alu$7696.C[30]$2
.sym 122774 soc.cpu.timer[29]
.sym 122775 $true$2
.sym 122776 $auto$alumacc.cc:474:replace_alu$7696.C[29]$2
.sym 122778 $auto$alumacc.cc:474:replace_alu$7696.C[31]
.sym 122780 soc.cpu.timer[30]
.sym 122781 $true$2
.sym 122782 $auto$alumacc.cc:474:replace_alu$7696.C[30]$2
.sym 122785 $false
.sym 122786 soc.cpu.timer[31]
.sym 122787 $false
.sym 122788 $auto$alumacc.cc:474:replace_alu$7696.C[31]
.sym 122792 soc.cpu.count_cycle[8]
.sym 122793 soc.cpu.count_cycle[9]
.sym 122794 soc.cpu.count_cycle[10]
.sym 122795 soc.cpu.count_cycle[11]
.sym 122796 soc.cpu.count_cycle[12]
.sym 122797 soc.cpu.count_cycle[13]
.sym 122798 soc.cpu.count_cycle[14]
.sym 122799 soc.cpu.count_cycle[15]
.sym 122866 $abc$72873$new_n5234_
.sym 122867 soc.spimemio.xfer.flash_clk
.sym 122868 soc.spimemio.xfer.count[1]
.sym 122869 $abc$72873$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$120_Y[1]
.sym 122872 soc.spimemio.xfer.flash_clk
.sym 122873 soc.spimemio.xfer.count[0]
.sym 122874 $abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0]
.sym 122875 $false
.sym 122878 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$and$/usr/local/bin/../share/yosys/techmap.v:434$16420_Y_new_
.sym 122879 soc.spimemio.xfer.count[0]
.sym 122880 $abc$72873$new_n5661_
.sym 122881 $abc$72873$new_n5670_
.sym 122884 $abc$72873$new_n5666_
.sym 122885 soc.spimemio.xfer.flash_clk
.sym 122886 soc.spimemio.xfer.count[1]
.sym 122887 $abc$72873$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$120_Y[1]
.sym 122890 $false
.sym 122891 soc.cpu.timer[18]
.sym 122892 $false
.sym 122893 $auto$alumacc.cc:474:replace_alu$7696.C[18]
.sym 122896 $abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_
.sym 122897 $abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_
.sym 122898 $abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.sym 122899 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 122902 $abc$72873$new_n5662_
.sym 122903 soc.spimemio.xfer.xfer_dspi
.sym 122904 $abc$72873$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.sym 122905 soc.spimemio.xfer.xfer_qspi
.sym 122908 $abc$72873$new_n5234_
.sym 122909 $abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_
.sym 122910 soc.spimemio.xfer.count[0]
.sym 122911 $abc$72873$new_n7640_
.sym 122912 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$66875
.sym 122913 clk_16mhz$2$2
.sym 122914 $abc$72873$auto$rtlil.cc:1981:NotGate$72771
.sym 122915 soc.cpu.count_cycle[16]
.sym 122916 soc.cpu.count_cycle[17]
.sym 122917 soc.cpu.count_cycle[18]
.sym 122918 soc.cpu.count_cycle[19]
.sym 122919 soc.cpu.count_cycle[20]
.sym 122920 soc.cpu.count_cycle[21]
.sym 122921 soc.cpu.count_cycle[22]
.sym 122922 soc.cpu.count_cycle[23]
.sym 122989 $abc$72873$new_n7653_
.sym 122990 $abc$72873$auto$alumacc.cc:474:replace_alu$7726.lcu.g[0]_new_inv_
.sym 122991 soc.spimemio.xfer.count[3]
.sym 122992 $abc$72873$new_n7650_
.sym 122995 soc.spimemio.xfer.count[2]
.sym 122996 soc.spimemio.xfer.count[1]
.sym 122997 soc.spimemio.xfer.count[3]
.sym 122998 soc.spimemio.xfer.count[0]
.sym 123001 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 123002 $abc$72873$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.sym 123003 $abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.sym 123004 $abc$72873$new_n7654_
.sym 123007 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 123008 $abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_
.sym 123009 $abc$72873$auto$alumacc.cc:474:replace_alu$7726.lcu.g[0]_new_inv_
.sym 123010 $abc$72873$new_n7650_
.sym 123013 $abc$72873$new_n7640_
.sym 123014 soc.spimemio.xfer.count[1]
.sym 123015 $abc$72873$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.sym 123016 $abc$72873$auto$simplemap.cc:168:logic_reduce$26768_new_inv_
.sym 123019 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 123020 $abc$72873$new_n5659_
.sym 123021 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6108.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16238_Y[3]_new_inv_
.sym 123022 soc.spimemio.xfer.count[3]
.sym 123025 $false
.sym 123026 $abc$72873$new_n9476_
.sym 123027 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 123028 $abc$72873$new_n9477_
.sym 123031 $false
.sym 123032 $false
.sym 123033 $abc$72873$new_n7643_
.sym 123034 $abc$72873$new_n7642_
.sym 123035 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$66926
.sym 123036 clk_16mhz$2$2
.sym 123037 $abc$72873$auto$rtlil.cc:1981:NotGate$72771
.sym 123038 soc.cpu.count_cycle[24]
.sym 123039 soc.cpu.count_cycle[25]
.sym 123040 soc.cpu.count_cycle[26]
.sym 123041 soc.cpu.count_cycle[27]
.sym 123042 soc.cpu.count_cycle[28]
.sym 123043 soc.cpu.count_cycle[29]
.sym 123044 soc.cpu.count_cycle[30]
.sym 123045 soc.cpu.count_cycle[31]
.sym 123112 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 123113 soc.spimemio.xfer.count[2]
.sym 123114 $abc$72873$new_n9475_
.sym 123115 soc.spimemio.xfer.flash_clk
.sym 123118 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$66834[3]_new_inv_
.sym 123119 soc.spimemio.xfer.flash_clk
.sym 123120 $abc$72873$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$139_Y[2]
.sym 123121 $abc$72873$auto$simplemap.cc:309:simplemap_lut$14288_new_
.sym 123124 $false
.sym 123125 soc.cpu.timer[21]
.sym 123126 $false
.sym 123127 $auto$alumacc.cc:474:replace_alu$7696.C[21]
.sym 123130 $false
.sym 123131 soc.cpu.timer[22]
.sym 123132 $false
.sym 123133 $auto$alumacc.cc:474:replace_alu$7696.C[22]
.sym 123136 soc.cpu.instr_rdcycle
.sym 123137 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 123138 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18314_Y_new_inv_
.sym 123139 soc.cpu.count_cycle[18]
.sym 123142 $false
.sym 123143 soc.cpu.timer[24]
.sym 123144 $false
.sym 123145 $auto$alumacc.cc:474:replace_alu$7696.C[24]
.sym 123148 $false
.sym 123149 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32905_new_inv_
.sym 123150 soc.cpu.instr_rdcycleh
.sym 123151 soc.cpu.count_cycle[50]
.sym 123161 soc.cpu.count_cycle[32]
.sym 123162 soc.cpu.count_cycle[33]
.sym 123163 soc.cpu.count_cycle[34]
.sym 123164 soc.cpu.count_cycle[35]
.sym 123165 soc.cpu.count_cycle[36]
.sym 123166 soc.cpu.count_cycle[37]
.sym 123167 soc.cpu.count_cycle[38]
.sym 123168 soc.cpu.count_cycle[39]
.sym 123241 soc.cpu.instr_rdcycle
.sym 123242 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 123243 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18301_Y_new_inv_
.sym 123244 soc.cpu.count_cycle[5]
.sym 123253 $false
.sym 123254 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32901_new_inv_
.sym 123255 soc.cpu.instr_rdcycleh
.sym 123256 soc.cpu.count_cycle[51]
.sym 123259 soc.cpu.instr_rdcycle
.sym 123260 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 123261 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18315_Y_new_inv_
.sym 123262 soc.cpu.count_cycle[19]
.sym 123265 soc.cpu.instr_rdcycle
.sym 123266 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 123267 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18325_Y_new_inv_
.sym 123268 soc.cpu.count_cycle[29]
.sym 123271 $false
.sym 123272 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32861_new_inv_
.sym 123273 soc.cpu.instr_rdcycleh
.sym 123274 soc.cpu.count_cycle[61]
.sym 123277 $false
.sym 123278 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32957_new_inv_
.sym 123279 soc.cpu.instr_rdcycleh
.sym 123280 soc.cpu.count_cycle[37]
.sym 123284 soc.cpu.count_cycle[40]
.sym 123285 soc.cpu.count_cycle[41]
.sym 123286 soc.cpu.count_cycle[42]
.sym 123287 soc.cpu.count_cycle[43]
.sym 123288 soc.cpu.count_cycle[44]
.sym 123289 soc.cpu.count_cycle[45]
.sym 123290 soc.cpu.count_cycle[46]
.sym 123291 soc.cpu.count_cycle[47]
.sym 123358 $false
.sym 123359 $false
.sym 123360 $false
.sym 123361 soc.cpu.pcpi_div.dividend[3]
.sym 123364 $false
.sym 123365 soc.cpu.pcpi_div.outsign
.sym 123366 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[3]
.sym 123367 soc.cpu.pcpi_div.dividend[3]
.sym 123370 $false
.sym 123371 $false
.sym 123372 $false
.sym 123373 soc.cpu.pcpi_div.dividend[1]
.sym 123376 $false
.sym 123377 soc.cpu.pcpi_div.outsign
.sym 123378 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[17]
.sym 123379 soc.cpu.pcpi_div.dividend[17]
.sym 123382 $false
.sym 123383 $false
.sym 123384 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[1]
.sym 123385 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[0]
.sym 123388 $false
.sym 123389 soc.cpu.pcpi_div.outsign
.sym 123390 $abc$72873$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[4]
.sym 123391 soc.cpu.pcpi_div.dividend[4]
.sym 123394 $false
.sym 123395 encoderL.encoderCounter[1]
.sym 123396 $abc$72873$techmap\encoderL.$procmux$2678_Y[27]_new_inv_
.sym 123397 $abc$72873$techmap\encoderL.$procmux$2675_Y[27]_new_inv_
.sym 123404 $true
.sym 123405 clk_16mhz$2$2
.sym 123406 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 123407 soc.cpu.count_cycle[48]
.sym 123408 soc.cpu.count_cycle[49]
.sym 123409 soc.cpu.count_cycle[50]
.sym 123410 soc.cpu.count_cycle[51]
.sym 123411 soc.cpu.count_cycle[52]
.sym 123412 soc.cpu.count_cycle[53]
.sym 123413 soc.cpu.count_cycle[54]
.sym 123414 soc.cpu.count_cycle[55]
.sym 123443 $true
.sym 123480 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[0]$2
.sym 123481 $false
.sym 123482 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[0]
.sym 123483 $false
.sym 123484 $false
.sym 123486 $auto$alumacc.cc:474:replace_alu$7714.C[2]
.sym 123488 $false
.sym 123489 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[1]
.sym 123492 $auto$alumacc.cc:474:replace_alu$7714.C[3]
.sym 123493 $false
.sym 123494 $false
.sym 123495 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[2]
.sym 123496 $auto$alumacc.cc:474:replace_alu$7714.C[2]
.sym 123498 $auto$alumacc.cc:474:replace_alu$7714.C[4]
.sym 123499 $false
.sym 123500 $false
.sym 123501 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[3]
.sym 123502 $auto$alumacc.cc:474:replace_alu$7714.C[3]
.sym 123504 $auto$alumacc.cc:474:replace_alu$7714.C[5]
.sym 123505 $false
.sym 123506 $false
.sym 123507 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[4]
.sym 123508 $auto$alumacc.cc:474:replace_alu$7714.C[4]
.sym 123510 $auto$alumacc.cc:474:replace_alu$7714.C[6]
.sym 123511 $false
.sym 123512 $false
.sym 123513 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[5]
.sym 123514 $auto$alumacc.cc:474:replace_alu$7714.C[5]
.sym 123516 $auto$alumacc.cc:474:replace_alu$7714.C[7]
.sym 123517 $false
.sym 123518 $false
.sym 123519 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[6]
.sym 123520 $auto$alumacc.cc:474:replace_alu$7714.C[6]
.sym 123522 $auto$alumacc.cc:474:replace_alu$7714.C[8]
.sym 123523 $false
.sym 123524 $false
.sym 123525 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[7]
.sym 123526 $auto$alumacc.cc:474:replace_alu$7714.C[7]
.sym 123530 soc.cpu.count_cycle[56]
.sym 123531 soc.cpu.count_cycle[57]
.sym 123532 soc.cpu.count_cycle[58]
.sym 123533 soc.cpu.count_cycle[59]
.sym 123534 soc.cpu.count_cycle[60]
.sym 123535 soc.cpu.count_cycle[61]
.sym 123536 soc.cpu.count_cycle[62]
.sym 123537 soc.cpu.count_cycle[63]
.sym 123566 $auto$alumacc.cc:474:replace_alu$7714.C[8]
.sym 123603 $auto$alumacc.cc:474:replace_alu$7714.C[9]
.sym 123604 $false
.sym 123605 $false
.sym 123606 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[8]
.sym 123607 $auto$alumacc.cc:474:replace_alu$7714.C[8]
.sym 123609 $auto$alumacc.cc:474:replace_alu$7714.C[10]
.sym 123610 $false
.sym 123611 $false
.sym 123612 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[9]
.sym 123613 $auto$alumacc.cc:474:replace_alu$7714.C[9]
.sym 123615 $auto$alumacc.cc:474:replace_alu$7714.C[11]
.sym 123616 $false
.sym 123617 $false
.sym 123618 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[10]
.sym 123619 $auto$alumacc.cc:474:replace_alu$7714.C[10]
.sym 123621 $auto$alumacc.cc:474:replace_alu$7714.C[12]
.sym 123622 $false
.sym 123623 $false
.sym 123624 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[11]
.sym 123625 $auto$alumacc.cc:474:replace_alu$7714.C[11]
.sym 123627 $auto$alumacc.cc:474:replace_alu$7714.C[13]
.sym 123628 $false
.sym 123629 $false
.sym 123630 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[12]
.sym 123631 $auto$alumacc.cc:474:replace_alu$7714.C[12]
.sym 123633 $auto$alumacc.cc:474:replace_alu$7714.C[14]
.sym 123634 $false
.sym 123635 $false
.sym 123636 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[13]
.sym 123637 $auto$alumacc.cc:474:replace_alu$7714.C[13]
.sym 123639 $auto$alumacc.cc:474:replace_alu$7714.C[15]
.sym 123640 $false
.sym 123641 $false
.sym 123642 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[14]
.sym 123643 $auto$alumacc.cc:474:replace_alu$7714.C[14]
.sym 123645 $auto$alumacc.cc:474:replace_alu$7714.C[16]
.sym 123646 $false
.sym 123647 $false
.sym 123648 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[15]
.sym 123649 $auto$alumacc.cc:474:replace_alu$7714.C[15]
.sym 123653 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[12]
.sym 123654 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[9]
.sym 123655 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[17]
.sym 123656 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[22]
.sym 123657 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[19]
.sym 123658 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[23]
.sym 123659 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[16]
.sym 123660 soc.cpu.pcpi_div.divisor[34]
.sym 123689 $auto$alumacc.cc:474:replace_alu$7714.C[16]
.sym 123726 $auto$alumacc.cc:474:replace_alu$7714.C[17]
.sym 123727 $false
.sym 123728 $false
.sym 123729 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[16]
.sym 123730 $auto$alumacc.cc:474:replace_alu$7714.C[16]
.sym 123732 $auto$alumacc.cc:474:replace_alu$7714.C[18]
.sym 123733 $false
.sym 123734 $false
.sym 123735 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[17]
.sym 123736 $auto$alumacc.cc:474:replace_alu$7714.C[17]
.sym 123738 $auto$alumacc.cc:474:replace_alu$7714.C[19]
.sym 123739 $false
.sym 123740 $false
.sym 123741 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[18]
.sym 123742 $auto$alumacc.cc:474:replace_alu$7714.C[18]
.sym 123744 $auto$alumacc.cc:474:replace_alu$7714.C[20]
.sym 123745 $false
.sym 123746 $false
.sym 123747 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[19]
.sym 123748 $auto$alumacc.cc:474:replace_alu$7714.C[19]
.sym 123750 $auto$alumacc.cc:474:replace_alu$7714.C[21]
.sym 123751 $false
.sym 123752 $false
.sym 123753 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[20]
.sym 123754 $auto$alumacc.cc:474:replace_alu$7714.C[20]
.sym 123756 $auto$alumacc.cc:474:replace_alu$7714.C[22]
.sym 123757 $false
.sym 123758 $false
.sym 123759 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[21]
.sym 123760 $auto$alumacc.cc:474:replace_alu$7714.C[21]
.sym 123762 $auto$alumacc.cc:474:replace_alu$7714.C[23]
.sym 123763 $false
.sym 123764 $false
.sym 123765 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[22]
.sym 123766 $auto$alumacc.cc:474:replace_alu$7714.C[22]
.sym 123768 $auto$alumacc.cc:474:replace_alu$7714.C[24]
.sym 123769 $false
.sym 123770 $false
.sym 123771 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[23]
.sym 123772 $auto$alumacc.cc:474:replace_alu$7714.C[23]
.sym 123777 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[26]
.sym 123778 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[28]
.sym 123779 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[24]
.sym 123780 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[27]
.sym 123782 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[25]
.sym 123783 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[29]
.sym 123812 $auto$alumacc.cc:474:replace_alu$7714.C[24]
.sym 123849 $auto$alumacc.cc:474:replace_alu$7714.C[25]
.sym 123850 $false
.sym 123851 $false
.sym 123852 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[24]
.sym 123853 $auto$alumacc.cc:474:replace_alu$7714.C[24]
.sym 123855 $auto$alumacc.cc:474:replace_alu$7714.C[26]
.sym 123856 $false
.sym 123857 $false
.sym 123858 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[25]
.sym 123859 $auto$alumacc.cc:474:replace_alu$7714.C[25]
.sym 123861 $auto$alumacc.cc:474:replace_alu$7714.C[27]
.sym 123862 $false
.sym 123863 $false
.sym 123864 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[26]
.sym 123865 $auto$alumacc.cc:474:replace_alu$7714.C[26]
.sym 123867 $auto$alumacc.cc:474:replace_alu$7714.C[28]
.sym 123868 $false
.sym 123869 $false
.sym 123870 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[27]
.sym 123871 $auto$alumacc.cc:474:replace_alu$7714.C[27]
.sym 123873 $auto$alumacc.cc:474:replace_alu$7714.C[29]
.sym 123874 $false
.sym 123875 $false
.sym 123876 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[28]
.sym 123877 $auto$alumacc.cc:474:replace_alu$7714.C[28]
.sym 123879 $auto$alumacc.cc:474:replace_alu$7714.C[30]
.sym 123880 $false
.sym 123881 $false
.sym 123882 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[29]
.sym 123883 $auto$alumacc.cc:474:replace_alu$7714.C[29]
.sym 123885 $auto$alumacc.cc:474:replace_alu$7714.C[31]
.sym 123886 $false
.sym 123887 $false
.sym 123888 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[30]
.sym 123889 $auto$alumacc.cc:474:replace_alu$7714.C[30]
.sym 123892 soc.cpu.pcpi_div.outsign
.sym 123893 soc.cpu.pcpi_div.dividend[31]
.sym 123894 $false
.sym 123895 $auto$alumacc.cc:474:replace_alu$7714.C[31]
.sym 123899 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[17]
.sym 123900 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[21]
.sym 123901 $abc$72873$new_n6100_
.sym 123902 soc.cpu.pcpi_div.divisor[19]
.sym 123903 soc.cpu.pcpi_div.divisor[20]
.sym 123904 soc.cpu.pcpi_div.divisor[18]
.sym 123905 soc.cpu.pcpi_div.divisor[17]
.sym 123906 soc.cpu.pcpi_div.divisor[16]
.sym 123973 soc.cpu.pcpi_div.divisor[10]
.sym 123974 soc.cpu.pcpi_div.dividend[10]
.sym 123975 soc.cpu.pcpi_div.dividend[11]
.sym 123976 soc.cpu.pcpi_div.divisor[11]
.sym 123979 $false
.sym 123980 $false
.sym 123981 $false
.sym 123982 soc.cpu.pcpi_div.dividend[30]
.sym 123985 soc.cpu.pcpi_div.divisor[24]
.sym 123986 soc.cpu.pcpi_div.dividend[24]
.sym 123987 soc.cpu.pcpi_div.divisor[18]
.sym 123988 soc.cpu.pcpi_div.dividend[18]
.sym 123991 $false
.sym 123992 $abc$72873$new_n6101_
.sym 123993 $abc$72873$new_n6100_
.sym 123994 $abc$72873$new_n6099_
.sym 123997 soc.cpu.pcpi_div.divisor[21]
.sym 123998 soc.cpu.pcpi_div.dividend[21]
.sym 123999 soc.cpu.pcpi_div.divisor[16]
.sym 124000 soc.cpu.pcpi_div.dividend[16]
.sym 124003 soc.cpu.pcpi_div.dividend[19]
.sym 124004 soc.cpu.pcpi_div.divisor[19]
.sym 124005 soc.cpu.pcpi_div.divisor[4]
.sym 124006 soc.cpu.pcpi_div.dividend[4]
.sym 124009 soc.cpu.pcpi_div.divisor[10]
.sym 124010 $false
.sym 124011 $false
.sym 124012 $false
.sym 124015 soc.cpu.pcpi_div.divisor[22]
.sym 124016 $false
.sym 124017 $false
.sym 124018 $false
.sym 124019 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 124020 clk_16mhz$2$2
.sym 124021 soc.cpu.pcpi_div.start$2
.sym 124023 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[1]
.sym 124024 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[2]
.sym 124025 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[3]
.sym 124026 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[4]
.sym 124027 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[5]
.sym 124028 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[6]
.sym 124029 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[7]
.sym 124096 $false
.sym 124097 $false
.sym 124098 $false
.sym 124099 soc.cpu.pcpi_div.divisor[24]
.sym 124102 $false
.sym 124103 $false
.sym 124104 $false
.sym 124105 soc.cpu.pcpi_div.divisor[4]
.sym 124108 $false
.sym 124109 $false
.sym 124110 $false
.sym 124111 soc.cpu.pcpi_div.divisor[13]
.sym 124114 $false
.sym 124115 $false
.sym 124116 $false
.sym 124117 soc.cpu.pcpi_div.divisor[11]
.sym 124120 $false
.sym 124121 soc.cpu.pcpi_div.start$2
.sym 124122 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[4]_new_inv_
.sym 124123 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[4]
.sym 124126 $false
.sym 124127 soc.cpu.pcpi_div.start$2
.sym 124128 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[7]_new_inv_
.sym 124129 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[7]
.sym 124132 $false
.sym 124133 soc.cpu.pcpi_div.start$2
.sym 124134 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[3]_new_inv_
.sym 124135 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[3]
.sym 124138 $false
.sym 124139 soc.cpu.pcpi_div.start$2
.sym 124140 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[6]_new_inv_
.sym 124141 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[6]
.sym 124142 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 124143 clk_16mhz$2$2
.sym 124144 $false
.sym 124145 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[8]
.sym 124146 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[9]
.sym 124147 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[10]
.sym 124148 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[11]
.sym 124149 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[12]
.sym 124150 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[13]
.sym 124151 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[14]
.sym 124152 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[15]
.sym 124219 $false
.sym 124220 $false
.sym 124221 $false
.sym 124222 soc.cpu.pcpi_div.divisor[10]
.sym 124225 $false
.sym 124226 $false
.sym 124227 $false
.sym 124228 soc.cpu.pcpi_div.divisor[9]
.sym 124231 $false
.sym 124232 $false
.sym 124233 $false
.sym 124234 soc.cpu.pcpi_div.divisor[15]
.sym 124237 soc.cpu.pcpi_div.divisor[9]
.sym 124238 $false
.sym 124239 $false
.sym 124240 $false
.sym 124243 soc.cpu.pcpi_div.divisor[11]
.sym 124244 $false
.sym 124245 $false
.sym 124246 $false
.sym 124249 soc.cpu.pcpi_div.divisor[13]
.sym 124250 $false
.sym 124251 $false
.sym 124252 $false
.sym 124255 soc.cpu.pcpi_div.divisor[16]
.sym 124256 $false
.sym 124257 $false
.sym 124258 $false
.sym 124261 soc.cpu.pcpi_div.divisor[12]
.sym 124262 $false
.sym 124263 $false
.sym 124264 $false
.sym 124265 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 124266 clk_16mhz$2$2
.sym 124267 soc.cpu.pcpi_div.start$2
.sym 124268 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[16]
.sym 124269 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[17]
.sym 124270 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[18]
.sym 124271 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[19]
.sym 124272 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[20]
.sym 124273 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[21]
.sym 124274 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[22]
.sym 124275 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[23]
.sym 124342 $false
.sym 124343 $false
.sym 124344 $false
.sym 124345 soc.cpu.pcpi_div.divisor[22]
.sym 124348 $false
.sym 124349 $false
.sym 124350 $false
.sym 124351 soc.cpu.pcpi_div.divisor[12]
.sym 124354 $false
.sym 124355 $false
.sym 124356 $false
.sym 124357 soc.cpu.pcpi_div.divisor[19]
.sym 124360 $false
.sym 124361 $false
.sym 124362 $false
.sym 124363 soc.cpu.pcpi_div.divisor[16]
.sym 124366 $false
.sym 124367 soc.cpu.pcpi_div.start$2
.sym 124368 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[20]_new_inv_
.sym 124369 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[20]
.sym 124372 $false
.sym 124373 soc.cpu.pcpi_div.start$2
.sym 124374 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[22]_new_inv_
.sym 124375 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[22]
.sym 124378 $false
.sym 124379 soc.cpu.pcpi_div.start$2
.sym 124380 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[21]_new_inv_
.sym 124381 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[21]
.sym 124384 $false
.sym 124385 soc.cpu.pcpi_div.start$2
.sym 124386 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[16]_new_inv_
.sym 124387 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[16]
.sym 124388 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 124389 clk_16mhz$2$2
.sym 124390 $false
.sym 124391 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[24]
.sym 124392 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[25]
.sym 124393 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[26]
.sym 124394 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[27]
.sym 124395 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[28]
.sym 124396 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[29]
.sym 124397 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[30]
.sym 124398 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[31]
.sym 124465 $false
.sym 124466 $false
.sym 124467 $false
.sym 124468 soc.cpu.pcpi_div.divisor[27]
.sym 124471 $false
.sym 124472 soc.cpu.pcpi_div.start$2
.sym 124473 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[17]_new_inv_
.sym 124474 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[17]
.sym 124477 $false
.sym 124478 soc.cpu.pcpi_div.start$2
.sym 124479 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[29]_new_inv_
.sym 124480 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[29]
.sym 124483 $false
.sym 124484 soc.cpu.pcpi_div.start$2
.sym 124485 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[24]_new_inv_
.sym 124486 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[24]
.sym 124489 $false
.sym 124490 soc.cpu.pcpi_div.start$2
.sym 124491 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[28]_new_inv_
.sym 124492 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[28]
.sym 124495 $false
.sym 124496 soc.cpu.pcpi_div.start$2
.sym 124497 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[26]_new_inv_
.sym 124498 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[26]
.sym 124501 $false
.sym 124502 soc.cpu.pcpi_div.start$2
.sym 124503 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[27]_new_inv_
.sym 124504 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[27]
.sym 124507 $false
.sym 124508 soc.cpu.pcpi_div.start$2
.sym 124509 $abc$72873$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[31]_new_
.sym 124510 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[31]
.sym 124511 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$61174
.sym 124512 clk_16mhz$2$2
.sym 124513 $false
.sym 124514 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[50]
.sym 124515 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[26]
.sym 124516 $abc$72873$new_n5857_
.sym 124517 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[52]
.sym 124518 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[35]
.sym 124519 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[33]
.sym 124521 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[54]
.sym 124588 $false
.sym 124589 encoderL.encoderCount[11]
.sym 124590 $false
.sym 124591 $auto$alumacc.cc:474:replace_alu$7610.C[11]
.sym 124594 $false
.sym 124595 pinEncoderIB$2
.sym 124596 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[12]
.sym 124597 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[12]
.sym 124606 $false
.sym 124607 $false
.sym 124608 $false
.sym 124609 soc.cpu.pcpi_div.divisor[43]
.sym 124612 $false
.sym 124613 encoderL.encoderCounter[1]
.sym 124614 $abc$72873$techmap\encoderL.$procmux$2678_Y[19]_new_inv_
.sym 124615 $abc$72873$techmap\encoderL.$procmux$2675_Y[19]_new_inv_
.sym 124618 $false
.sym 124619 encoderL.encoderCounter[1]
.sym 124620 $abc$72873$techmap\encoderL.$procmux$2678_Y[22]_new_inv_
.sym 124621 $abc$72873$techmap\encoderL.$procmux$2675_Y[22]_new_inv_
.sym 124634 $true
.sym 124635 clk_16mhz$2$2
.sym 124636 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 124639 $abc$72873$auto$wreduce.cc:454:run$7225[2]
.sym 124640 encoderR.encoderCounter[3]
.sym 124641 encoderR.encoderCounter[2]
.sym 124644 encoderR.encoderCounter[0]
.sym 124711 $false
.sym 124712 pinEncoderIB$2
.sym 124713 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[19]
.sym 124714 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[19]
.sym 124717 $false
.sym 124718 encoderL.encoderCount[12]
.sym 124719 $false
.sym 124720 $auto$alumacc.cc:474:replace_alu$7610.C[12]
.sym 124723 $false
.sym 124724 encoderL.encoderCount[22]
.sym 124725 $false
.sym 124726 $auto$alumacc.cc:474:replace_alu$7610.C[22]
.sym 124729 $false
.sym 124730 $false
.sym 124731 $false
.sym 124732 soc.cpu.pcpi_div.divisor[45]
.sym 124735 $false
.sym 124736 pinEncoderIB$2
.sym 124737 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[22]
.sym 124738 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[22]
.sym 124741 $false
.sym 124742 $false
.sym 124743 $false
.sym 124744 soc.cpu.pcpi_div.divisor[44]
.sym 124747 $false
.sym 124748 writeEncoderI
.sym 124749 encoderL.encoderCount[24]
.sym 124750 encoderDataI[24]
.sym 124753 soc.cpu.mem_wdata[24]
.sym 124754 $false
.sym 124755 $false
.sym 124756 $false
.sym 124757 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$44009
.sym 124758 clk_16mhz$2$2
.sym 124759 $false
.sym 124760 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45930
.sym 124762 $abc$72873$new_n5856_
.sym 124763 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[51]
.sym 124765 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45893
.sym 124766 encoderR.pinEncoderFPrev
.sym 124840 $false
.sym 124841 pinEncoderIB$2
.sym 124842 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[17]
.sym 124843 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[17]
.sym 124846 $false
.sym 124847 pinEncoderIB$2
.sym 124848 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[21]
.sym 124849 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[21]
.sym 124852 $false
.sym 124853 pinEncoderIB$2
.sym 124854 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[24]
.sym 124855 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[24]
.sym 124858 $false
.sym 124859 encoderL.encoderCount[21]
.sym 124860 $false
.sym 124861 $auto$alumacc.cc:474:replace_alu$7610.C[21]
.sym 124864 $false
.sym 124865 encoderL.encoderCount[19]
.sym 124866 $false
.sym 124867 $auto$alumacc.cc:474:replace_alu$7610.C[19]
.sym 124870 $false
.sym 124871 encoderL.encoderCount[17]
.sym 124872 $false
.sym 124873 $auto$alumacc.cc:474:replace_alu$7610.C[17]
.sym 124876 $false
.sym 124877 encoderL.encoderCounter[1]
.sym 124878 $abc$72873$techmap\encoderL.$procmux$2678_Y[24]_new_inv_
.sym 124879 $abc$72873$techmap\encoderL.$procmux$2675_Y[24]_new_inv_
.sym 124880 $true
.sym 124881 clk_16mhz$2$2
.sym 124882 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 124957 $false
.sym 124958 pinEncoderIB$2
.sym 124959 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[28]
.sym 124960 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[28]
.sym 124969 $false
.sym 124970 pinEncoderIB$2
.sym 124971 $abc$72873$techmap\encoderL.$sub$encoder.v:40$1172_Y[30]
.sym 124972 $abc$72873$techmap\encoderL.$add$encoder.v:38$1171_Y[30]
.sym 124975 $false
.sym 124976 encoderL.encoderCount[30]
.sym 124977 $false
.sym 124978 $auto$alumacc.cc:474:replace_alu$7610.C[30]
.sym 124981 $false
.sym 124982 encoderL.encoderCount[24]
.sym 124983 $false
.sym 124984 $auto$alumacc.cc:474:replace_alu$7610.C[24]
.sym 124987 $false
.sym 124988 encoderL.encoderCount[28]
.sym 124989 $false
.sym 124990 $auto$alumacc.cc:474:replace_alu$7610.C[28]
.sym 124993 $false
.sym 124994 encoderL.encoderCounter[1]
.sym 124995 $abc$72873$techmap\encoderL.$procmux$2678_Y[16]_new_inv_
.sym 124996 $abc$72873$techmap\encoderL.$procmux$2675_Y[16]_new_inv_
.sym 124999 $false
.sym 125000 encoderL.encoderCounter[1]
.sym 125001 $abc$72873$techmap\encoderL.$procmux$2678_Y[28]_new_inv_
.sym 125002 $abc$72873$techmap\encoderL.$procmux$2675_Y[28]_new_inv_
.sym 125003 $true
.sym 125004 clk_16mhz$2$2
.sym 125005 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 125054 pwmIF.pwm_counter
.sym 125081 flash_clk$2
.sym 125084 flash_csb$2
.sym 125108 $auto$alumacc.cc:474:replace_alu$7693.C[2]
.sym 125109 soc.cpu.pcpi_timeout_counter[3]
.sym 125113 soc.cpu.pcpi_timeout_counter[2]
.sym 125181 $false
.sym 125182 $false
.sym 125183 $abc$72873$techmap\soc.cpu.$logic_not$picorv32.v:1401$2470_Y
.sym 125184 $abc$72873$auto$rtlil.cc:1981:NotGate$72007
.sym 125193 soc.cpu.pcpi_timeout_counter[3]
.sym 125194 soc.cpu.pcpi_timeout_counter[2]
.sym 125195 soc.cpu.pcpi_timeout_counter[1]
.sym 125196 soc.cpu.pcpi_timeout_counter[0]
.sym 125205 $false
.sym 125206 $false
.sym 125207 $false
.sym 125208 soc.cpu.pcpi_timeout_counter[0]
.sym 125223 $false
.sym 125224 soc.cpu.pcpi_timeout_counter[1]
.sym 125225 $false
.sym 125226 soc.cpu.pcpi_timeout_counter[0]
.sym 125227 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49825
.sym 125228 clk_16mhz$2$2
.sym 125229 $abc$72873$auto$rtlil.cc:1981:NotGate$72007
.sym 125306 $true
.sym 125343 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[0]$2
.sym 125344 $false
.sym 125345 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[0]
.sym 125346 $false
.sym 125347 $false
.sym 125349 $auto$alumacc.cc:474:replace_alu$7450.C[2]
.sym 125351 $false
.sym 125352 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[1]
.sym 125355 $auto$alumacc.cc:474:replace_alu$7450.C[3]
.sym 125357 $false
.sym 125358 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[2]
.sym 125361 $auto$alumacc.cc:474:replace_alu$7450.C[4]
.sym 125363 $false
.sym 125364 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[3]
.sym 125367 $auto$alumacc.cc:474:replace_alu$7450.C[5]
.sym 125369 $false
.sym 125370 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[4]
.sym 125373 $auto$alumacc.cc:474:replace_alu$7450.C[6]
.sym 125375 $false
.sym 125376 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[5]
.sym 125379 $auto$alumacc.cc:474:replace_alu$7450.C[7]
.sym 125381 $false
.sym 125382 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[6]
.sym 125385 $auto$alumacc.cc:474:replace_alu$7450.C[8]
.sym 125387 $false
.sym 125388 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[7]
.sym 125429 $auto$alumacc.cc:474:replace_alu$7450.C[8]
.sym 125466 $auto$alumacc.cc:474:replace_alu$7450.C[9]
.sym 125468 $false
.sym 125469 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[8]
.sym 125472 $auto$alumacc.cc:474:replace_alu$7450.C[10]
.sym 125474 $false
.sym 125475 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[9]
.sym 125478 $auto$alumacc.cc:474:replace_alu$7450.C[11]
.sym 125480 $false
.sym 125481 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[10]
.sym 125484 $auto$alumacc.cc:474:replace_alu$7450.C[12]
.sym 125486 $false
.sym 125487 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[11]
.sym 125490 $auto$alumacc.cc:474:replace_alu$7450.C[13]
.sym 125492 $false
.sym 125493 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[12]
.sym 125496 $auto$alumacc.cc:474:replace_alu$7450.C[14]
.sym 125498 $false
.sym 125499 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[13]
.sym 125502 $auto$alumacc.cc:474:replace_alu$7450.C[15]
.sym 125504 $false
.sym 125505 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[14]
.sym 125508 $auto$alumacc.cc:474:replace_alu$7450.C[16]
.sym 125510 $false
.sym 125511 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[15]
.sym 125552 $auto$alumacc.cc:474:replace_alu$7450.C[16]
.sym 125589 $auto$alumacc.cc:474:replace_alu$7450.C[17]
.sym 125591 $false
.sym 125592 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[16]
.sym 125595 $auto$alumacc.cc:474:replace_alu$7450.C[18]
.sym 125597 $false
.sym 125598 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[17]
.sym 125601 $auto$alumacc.cc:474:replace_alu$7450.C[19]
.sym 125603 $false
.sym 125604 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[18]
.sym 125607 $auto$alumacc.cc:474:replace_alu$7450.C[20]
.sym 125609 $false
.sym 125610 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[19]
.sym 125613 $auto$alumacc.cc:474:replace_alu$7450.C[21]
.sym 125615 $false
.sym 125616 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[20]
.sym 125619 $auto$alumacc.cc:474:replace_alu$7450.C[22]
.sym 125621 $false
.sym 125622 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[21]
.sym 125625 $auto$alumacc.cc:474:replace_alu$7450.C[23]
.sym 125627 $false
.sym 125628 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[22]
.sym 125631 $auto$alumacc.cc:474:replace_alu$7450.C[24]
.sym 125633 $false
.sym 125634 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[23]
.sym 125675 $auto$alumacc.cc:474:replace_alu$7450.C[24]
.sym 125712 $auto$alumacc.cc:474:replace_alu$7450.C[25]
.sym 125714 $false
.sym 125715 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[24]
.sym 125718 $auto$alumacc.cc:474:replace_alu$7450.C[26]
.sym 125720 $true$2
.sym 125721 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[25]
.sym 125724 $auto$alumacc.cc:474:replace_alu$7450.C[27]
.sym 125726 $false
.sym 125727 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[26]
.sym 125730 $auto$alumacc.cc:474:replace_alu$7450.C[28]
.sym 125732 $false
.sym 125733 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[27]
.sym 125736 $auto$alumacc.cc:474:replace_alu$7450.C[29]
.sym 125738 $false
.sym 125739 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[28]
.sym 125742 $auto$alumacc.cc:474:replace_alu$7450.C[30]
.sym 125744 $false
.sym 125745 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[29]
.sym 125748 $auto$alumacc.cc:474:replace_alu$7450.C[31]
.sym 125750 $false
.sym 125751 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[30]
.sym 125754 $abc$72873$auto$alumacc.cc:491:replace_alu$7452[31]$2
.sym 125756 $false
.sym 125757 $abc$72873$auto$alumacc.cc:474:replace_alu$7450.BB[31]
.sym 125762 $abc$72873$auto$alumacc.cc:491:replace_alu$7579[31]
.sym 125765 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[2]
.sym 125767 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[3]
.sym 125839 $abc$72873$auto$alumacc.cc:491:replace_alu$7452[31]$2
.sym 125854 $false
.sym 125855 $false
.sym 125856 $false
.sym 125857 pwm_connectorDB[1]
.sym 125860 $false
.sym 125861 $false
.sym 125862 $false
.sym 125863 pwm_connectorDB[10]
.sym 125866 $false
.sym 125867 $false
.sym 125868 $false
.sym 125869 pwm_connectorDB[7]
.sym 125872 $false
.sym 125873 $false
.sym 125874 $false
.sym 125875 pwm_connectorDB[4]
.sym 125878 $false
.sym 125879 $false
.sym 125880 $false
.sym 125881 pwm_connectorDB[0]
.sym 125921 $true
.sym 125958 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[8]$2
.sym 125959 $false
.sym 125960 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[8]
.sym 125961 $false
.sym 125962 $false
.sym 125964 $auto$alumacc.cc:474:replace_alu$7566.C[10]
.sym 125966 $false
.sym 125967 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[9]
.sym 125970 $auto$alumacc.cc:474:replace_alu$7566.C[11]
.sym 125972 $false
.sym 125973 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[10]
.sym 125976 $auto$alumacc.cc:474:replace_alu$7566.C[12]
.sym 125978 $false
.sym 125979 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[11]
.sym 125982 $auto$alumacc.cc:474:replace_alu$7566.C[13]
.sym 125984 $false
.sym 125985 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[12]
.sym 125988 $auto$alumacc.cc:474:replace_alu$7566.C[14]
.sym 125990 $false
.sym 125991 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[13]
.sym 125994 $auto$alumacc.cc:474:replace_alu$7566.C[15]
.sym 125996 $false
.sym 125997 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[14]
.sym 126000 $auto$alumacc.cc:474:replace_alu$7566.C[16]
.sym 126002 $false
.sym 126003 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[15]
.sym 126044 $auto$alumacc.cc:474:replace_alu$7566.C[16]
.sym 126081 $auto$alumacc.cc:474:replace_alu$7566.C[17]
.sym 126083 $false
.sym 126084 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[16]
.sym 126087 $auto$alumacc.cc:474:replace_alu$7566.C[18]
.sym 126089 $false
.sym 126090 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[17]
.sym 126093 $auto$alumacc.cc:474:replace_alu$7566.C[19]
.sym 126095 $false
.sym 126096 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[18]
.sym 126099 $auto$alumacc.cc:474:replace_alu$7566.C[20]
.sym 126101 $false
.sym 126102 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[19]
.sym 126105 $auto$alumacc.cc:474:replace_alu$7566.C[21]
.sym 126107 $false
.sym 126108 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[20]
.sym 126111 $auto$alumacc.cc:474:replace_alu$7566.C[22]
.sym 126113 $false
.sym 126114 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[21]
.sym 126117 $auto$alumacc.cc:474:replace_alu$7566.C[23]
.sym 126119 $false
.sym 126120 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[22]
.sym 126123 $auto$alumacc.cc:474:replace_alu$7566.C[24]
.sym 126125 $false
.sym 126126 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[23]
.sym 126167 $auto$alumacc.cc:474:replace_alu$7566.C[24]
.sym 126204 $auto$alumacc.cc:474:replace_alu$7566.C[25]
.sym 126206 $false
.sym 126207 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[24]
.sym 126210 $auto$alumacc.cc:474:replace_alu$7566.C[26]
.sym 126212 $false
.sym 126213 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[25]
.sym 126216 $auto$alumacc.cc:474:replace_alu$7566.C[27]
.sym 126218 $false
.sym 126219 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[26]
.sym 126222 $auto$alumacc.cc:474:replace_alu$7566.C[28]
.sym 126224 $false
.sym 126225 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[27]
.sym 126228 $auto$alumacc.cc:474:replace_alu$7566.C[29]
.sym 126230 $false
.sym 126231 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[28]
.sym 126234 $auto$alumacc.cc:474:replace_alu$7566.C[30]
.sym 126236 $false
.sym 126237 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[29]
.sym 126240 $auto$alumacc.cc:474:replace_alu$7566.C[31]
.sym 126242 $false
.sym 126243 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[30]
.sym 126246 $abc$72873$auto$alumacc.cc:491:replace_alu$7568[31]$2
.sym 126248 $false
.sym 126249 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[31]
.sym 126331 $abc$72873$auto$alumacc.cc:491:replace_alu$7568[31]$2
.sym 126334 $false
.sym 126335 $false
.sym 126336 $false
.sym 126337 pwm_connectorDB[30]
.sym 126340 $false
.sym 126341 $false
.sym 126342 $false
.sym 126343 pwm_connectorDB[28]
.sym 126346 $false
.sym 126347 $false
.sym 126348 $false
.sym 126349 pwm_connectorDB[31]
.sym 126352 $false
.sym 126353 $false
.sym 126354 $false
.sym 126355 pwm_connectorDB[16]
.sym 126364 $false
.sym 126365 $false
.sym 126366 $false
.sym 126367 pwm_connectorDB[18]
.sym 126377 $abc$72873$auto$alumacc.cc:491:replace_alu$7584[31]
.sym 126378 soc.spimemio.xfer.xfer_ddr_q
.sym 126451 soc.spimemio.xfer.xfer_ddr_q
.sym 126452 soc.spimemio.xfer.fetch
.sym 126453 soc.spimemio.xfer.next_fetch
.sym 126454 soc.spimemio.xfer.last_fetch
.sym 126463 $false
.sym 126464 $abc$72873$auto$alumacc.cc:491:replace_alu$7584[31]
.sym 126465 $abc$72873$new_n9508_
.sym 126466 $abc$72873$new_n9510_
.sym 126475 $false
.sym 126476 $false
.sym 126477 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 126478 $abc$72873$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16417_Y_new_inv_
.sym 126487 $false
.sym 126488 $false
.sym 126489 soc.spimemio.xfer.xfer_ddr
.sym 126490 soc.spimemio.xfer.fetch
.sym 126493 soc.spimemio.xfer.next_fetch
.sym 126494 $false
.sym 126495 $false
.sym 126496 $false
.sym 126497 $true
.sym 126498 clk_16mhz$2$2
.sym 126499 $abc$72873$auto$rtlil.cc:1981:NotGate$72771
.sym 126502 pwmDB.count_temp[2]
.sym 126503 pwmDB.count_temp[3]
.sym 126504 pwmDB.count_temp[4]
.sym 126505 pwmDB.count_temp[5]
.sym 126506 pwmDB.count_temp[6]
.sym 126507 pwmDB.count_temp[7]
.sym 126574 $abc$72873$auto$alumacc.cc:491:replace_alu$7568[31]
.sym 126575 pwmDB.state
.sym 126576 $abc$72873$new_n6370_
.sym 126577 $abc$72873$auto$rtlil.cc:1848:ReduceOr$7594_new_inv_
.sym 126580 $false
.sym 126581 resetn$2
.sym 126582 pwmDB.counterI[6]
.sym 126583 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_
.sym 126586 $false
.sym 126587 $false
.sym 126588 $abc$72873$auto$rtlil.cc:1848:ReduceOr$7594_new_inv_
.sym 126589 pwmDB.state
.sym 126592 $false
.sym 126593 soc.cpu.timer[12]
.sym 126594 $false
.sym 126595 $auto$alumacc.cc:474:replace_alu$7696.C[12]
.sym 126598 $false
.sym 126599 $false
.sym 126600 pwmDB.count_temp[8]
.sym 126601 $abc$72873$techmap\pwmDB.$2\state[0:0]_new_inv_
.sym 126610 $false
.sym 126611 $false
.sym 126612 pwmDB.count_temp[8]
.sym 126613 $abc$72873$techmap\pwmDB.$2\state[0:0]_new_inv_
.sym 126616 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_
.sym 126617 $abc$72873$auto$alumacc.cc:491:replace_alu$7579[31]
.sym 126618 pwmDB.pwm_counter
.sym 126619 $abc$72873$new_n6369_
.sym 126620 $true
.sym 126621 clk_16mhz$2$2
.sym 126622 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 126623 pwmDB.count_temp[8]
.sym 126624 pwmDB.count_temp[9]
.sym 126625 pwmDB.count_temp[1]
.sym 126628 pwmDB.count_temp[0]
.sym 126697 $false
.sym 126698 soc.cpu.timer[17]
.sym 126699 $false
.sym 126700 $auto$alumacc.cc:474:replace_alu$7696.C[17]
.sym 126703 $false
.sym 126704 soc.cpu.timer[16]
.sym 126705 $false
.sym 126706 $auto$alumacc.cc:474:replace_alu$7696.C[16]
.sym 126709 $false
.sym 126710 $false
.sym 126711 soc.spimemio.xfer.xfer_qspi
.sym 126712 $abc$72873$auto$simplemap.cc:168:logic_reduce$26940
.sym 126715 $false
.sym 126716 soc.cpu.timer[10]
.sym 126717 $false
.sym 126718 $auto$alumacc.cc:474:replace_alu$7696.C[10]
.sym 126721 $false
.sym 126722 soc.cpu.timer[20]
.sym 126723 $false
.sym 126724 $auto$alumacc.cc:474:replace_alu$7696.C[20]
.sym 126733 $false
.sym 126734 soc.cpu.timer[15]
.sym 126735 $false
.sym 126736 $auto$alumacc.cc:474:replace_alu$7696.C[15]
.sym 126739 $false
.sym 126740 soc.cpu.timer[13]
.sym 126741 $false
.sym 126742 $auto$alumacc.cc:474:replace_alu$7696.C[13]
.sym 126747 $abc$72873$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[29]
.sym 126749 $abc$72873$new_n7650_
.sym 126782 $true
.sym 126819 soc.cpu.count_cycle[0]$2
.sym 126820 $false
.sym 126821 soc.cpu.count_cycle[0]
.sym 126822 $false
.sym 126823 $false
.sym 126825 $auto$alumacc.cc:474:replace_alu$7649.C[2]
.sym 126827 $false
.sym 126828 soc.cpu.count_cycle[1]
.sym 126831 $auto$alumacc.cc:474:replace_alu$7649.C[3]
.sym 126832 $false
.sym 126833 $false
.sym 126834 soc.cpu.count_cycle[2]
.sym 126835 $auto$alumacc.cc:474:replace_alu$7649.C[2]
.sym 126837 $auto$alumacc.cc:474:replace_alu$7649.C[4]
.sym 126838 $false
.sym 126839 $false
.sym 126840 soc.cpu.count_cycle[3]
.sym 126841 $auto$alumacc.cc:474:replace_alu$7649.C[3]
.sym 126843 $auto$alumacc.cc:474:replace_alu$7649.C[5]
.sym 126844 $false
.sym 126845 $false
.sym 126846 soc.cpu.count_cycle[4]
.sym 126847 $auto$alumacc.cc:474:replace_alu$7649.C[4]
.sym 126849 $auto$alumacc.cc:474:replace_alu$7649.C[6]
.sym 126850 $false
.sym 126851 $false
.sym 126852 soc.cpu.count_cycle[5]
.sym 126853 $auto$alumacc.cc:474:replace_alu$7649.C[5]
.sym 126855 $auto$alumacc.cc:474:replace_alu$7649.C[7]
.sym 126856 $false
.sym 126857 $false
.sym 126858 soc.cpu.count_cycle[6]
.sym 126859 $auto$alumacc.cc:474:replace_alu$7649.C[6]
.sym 126861 $auto$alumacc.cc:474:replace_alu$7649.C[8]
.sym 126862 $false
.sym 126863 $false
.sym 126864 soc.cpu.count_cycle[7]
.sym 126865 $auto$alumacc.cc:474:replace_alu$7649.C[7]
.sym 126866 $true
.sym 126867 clk_16mhz$2$2
.sym 126868 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 126870 $auto$alumacc.cc:474:replace_alu$7729.C[1]
.sym 126871 $auto$alumacc.cc:474:replace_alu$7729.C[2]
.sym 126872 $abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.sym 126873 $abc$72873$new_n5670_
.sym 126874 $abc$72873$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$120_Y[1]
.sym 126875 $abc$72873$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_
.sym 126876 $abc$72873$new_n5671_
.sym 126905 $auto$alumacc.cc:474:replace_alu$7649.C[8]
.sym 126942 $auto$alumacc.cc:474:replace_alu$7649.C[9]
.sym 126943 $false
.sym 126944 $false
.sym 126945 soc.cpu.count_cycle[8]
.sym 126946 $auto$alumacc.cc:474:replace_alu$7649.C[8]
.sym 126948 $auto$alumacc.cc:474:replace_alu$7649.C[10]
.sym 126949 $false
.sym 126950 $false
.sym 126951 soc.cpu.count_cycle[9]
.sym 126952 $auto$alumacc.cc:474:replace_alu$7649.C[9]
.sym 126954 $auto$alumacc.cc:474:replace_alu$7649.C[11]
.sym 126955 $false
.sym 126956 $false
.sym 126957 soc.cpu.count_cycle[10]
.sym 126958 $auto$alumacc.cc:474:replace_alu$7649.C[10]
.sym 126960 $auto$alumacc.cc:474:replace_alu$7649.C[12]
.sym 126961 $false
.sym 126962 $false
.sym 126963 soc.cpu.count_cycle[11]
.sym 126964 $auto$alumacc.cc:474:replace_alu$7649.C[11]
.sym 126966 $auto$alumacc.cc:474:replace_alu$7649.C[13]
.sym 126967 $false
.sym 126968 $false
.sym 126969 soc.cpu.count_cycle[12]
.sym 126970 $auto$alumacc.cc:474:replace_alu$7649.C[12]
.sym 126972 $auto$alumacc.cc:474:replace_alu$7649.C[14]
.sym 126973 $false
.sym 126974 $false
.sym 126975 soc.cpu.count_cycle[13]
.sym 126976 $auto$alumacc.cc:474:replace_alu$7649.C[13]
.sym 126978 $auto$alumacc.cc:474:replace_alu$7649.C[15]
.sym 126979 $false
.sym 126980 $false
.sym 126981 soc.cpu.count_cycle[14]
.sym 126982 $auto$alumacc.cc:474:replace_alu$7649.C[14]
.sym 126984 $auto$alumacc.cc:474:replace_alu$7649.C[16]
.sym 126985 $false
.sym 126986 $false
.sym 126987 soc.cpu.count_cycle[15]
.sym 126988 $auto$alumacc.cc:474:replace_alu$7649.C[15]
.sym 126989 $true
.sym 126990 clk_16mhz$2$2
.sym 126991 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 126993 $auto$alumacc.cc:474:replace_alu$7723.C[1]
.sym 126994 $abc$72873$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.sym 126995 $abc$72873$new_n5662_
.sym 126996 $abc$72873$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.sym 126997 $abc$72873$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$139_Y[2]
.sym 126998 $abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0]
.sym 126999 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456
.sym 127028 $auto$alumacc.cc:474:replace_alu$7649.C[16]
.sym 127065 $auto$alumacc.cc:474:replace_alu$7649.C[17]
.sym 127066 $false
.sym 127067 $false
.sym 127068 soc.cpu.count_cycle[16]
.sym 127069 $auto$alumacc.cc:474:replace_alu$7649.C[16]
.sym 127071 $auto$alumacc.cc:474:replace_alu$7649.C[18]
.sym 127072 $false
.sym 127073 $false
.sym 127074 soc.cpu.count_cycle[17]
.sym 127075 $auto$alumacc.cc:474:replace_alu$7649.C[17]
.sym 127077 $auto$alumacc.cc:474:replace_alu$7649.C[19]
.sym 127078 $false
.sym 127079 $false
.sym 127080 soc.cpu.count_cycle[18]
.sym 127081 $auto$alumacc.cc:474:replace_alu$7649.C[18]
.sym 127083 $auto$alumacc.cc:474:replace_alu$7649.C[20]
.sym 127084 $false
.sym 127085 $false
.sym 127086 soc.cpu.count_cycle[19]
.sym 127087 $auto$alumacc.cc:474:replace_alu$7649.C[19]
.sym 127089 $auto$alumacc.cc:474:replace_alu$7649.C[21]
.sym 127090 $false
.sym 127091 $false
.sym 127092 soc.cpu.count_cycle[20]
.sym 127093 $auto$alumacc.cc:474:replace_alu$7649.C[20]
.sym 127095 $auto$alumacc.cc:474:replace_alu$7649.C[22]
.sym 127096 $false
.sym 127097 $false
.sym 127098 soc.cpu.count_cycle[21]
.sym 127099 $auto$alumacc.cc:474:replace_alu$7649.C[21]
.sym 127101 $auto$alumacc.cc:474:replace_alu$7649.C[23]
.sym 127102 $false
.sym 127103 $false
.sym 127104 soc.cpu.count_cycle[22]
.sym 127105 $auto$alumacc.cc:474:replace_alu$7649.C[22]
.sym 127107 $auto$alumacc.cc:474:replace_alu$7649.C[24]
.sym 127108 $false
.sym 127109 $false
.sym 127110 soc.cpu.count_cycle[23]
.sym 127111 $auto$alumacc.cc:474:replace_alu$7649.C[23]
.sym 127112 $true
.sym 127113 clk_16mhz$2$2
.sym 127114 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 127115 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[11]_new_
.sym 127117 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18307_Y_new_inv_
.sym 127119 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18306_Y_new_inv_
.sym 127121 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[10]_new_
.sym 127122 soc.cpu.count_cycle[1]
.sym 127151 $auto$alumacc.cc:474:replace_alu$7649.C[24]
.sym 127188 $auto$alumacc.cc:474:replace_alu$7649.C[25]
.sym 127189 $false
.sym 127190 $false
.sym 127191 soc.cpu.count_cycle[24]
.sym 127192 $auto$alumacc.cc:474:replace_alu$7649.C[24]
.sym 127194 $auto$alumacc.cc:474:replace_alu$7649.C[26]
.sym 127195 $false
.sym 127196 $false
.sym 127197 soc.cpu.count_cycle[25]
.sym 127198 $auto$alumacc.cc:474:replace_alu$7649.C[25]
.sym 127200 $auto$alumacc.cc:474:replace_alu$7649.C[27]
.sym 127201 $false
.sym 127202 $false
.sym 127203 soc.cpu.count_cycle[26]
.sym 127204 $auto$alumacc.cc:474:replace_alu$7649.C[26]
.sym 127206 $auto$alumacc.cc:474:replace_alu$7649.C[28]
.sym 127207 $false
.sym 127208 $false
.sym 127209 soc.cpu.count_cycle[27]
.sym 127210 $auto$alumacc.cc:474:replace_alu$7649.C[27]
.sym 127212 $auto$alumacc.cc:474:replace_alu$7649.C[29]
.sym 127213 $false
.sym 127214 $false
.sym 127215 soc.cpu.count_cycle[28]
.sym 127216 $auto$alumacc.cc:474:replace_alu$7649.C[28]
.sym 127218 $auto$alumacc.cc:474:replace_alu$7649.C[30]
.sym 127219 $false
.sym 127220 $false
.sym 127221 soc.cpu.count_cycle[29]
.sym 127222 $auto$alumacc.cc:474:replace_alu$7649.C[29]
.sym 127224 $auto$alumacc.cc:474:replace_alu$7649.C[31]
.sym 127225 $false
.sym 127226 $false
.sym 127227 soc.cpu.count_cycle[30]
.sym 127228 $auto$alumacc.cc:474:replace_alu$7649.C[30]
.sym 127230 $auto$alumacc.cc:474:replace_alu$7649.C[32]
.sym 127231 $false
.sym 127232 $false
.sym 127233 soc.cpu.count_cycle[31]
.sym 127234 $auto$alumacc.cc:474:replace_alu$7649.C[31]
.sym 127235 $true
.sym 127236 clk_16mhz$2$2
.sym 127237 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 127240 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18300_Y_new_inv_
.sym 127242 $abc$72873$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$17030_Y[4]_new_
.sym 127245 pwmDF.counterI[0]
.sym 127274 $auto$alumacc.cc:474:replace_alu$7649.C[32]
.sym 127311 $auto$alumacc.cc:474:replace_alu$7649.C[33]
.sym 127312 $false
.sym 127313 $false
.sym 127314 soc.cpu.count_cycle[32]
.sym 127315 $auto$alumacc.cc:474:replace_alu$7649.C[32]
.sym 127317 $auto$alumacc.cc:474:replace_alu$7649.C[34]
.sym 127318 $false
.sym 127319 $false
.sym 127320 soc.cpu.count_cycle[33]
.sym 127321 $auto$alumacc.cc:474:replace_alu$7649.C[33]
.sym 127323 $auto$alumacc.cc:474:replace_alu$7649.C[35]
.sym 127324 $false
.sym 127325 $false
.sym 127326 soc.cpu.count_cycle[34]
.sym 127327 $auto$alumacc.cc:474:replace_alu$7649.C[34]
.sym 127329 $auto$alumacc.cc:474:replace_alu$7649.C[36]
.sym 127330 $false
.sym 127331 $false
.sym 127332 soc.cpu.count_cycle[35]
.sym 127333 $auto$alumacc.cc:474:replace_alu$7649.C[35]
.sym 127335 $auto$alumacc.cc:474:replace_alu$7649.C[37]
.sym 127336 $false
.sym 127337 $false
.sym 127338 soc.cpu.count_cycle[36]
.sym 127339 $auto$alumacc.cc:474:replace_alu$7649.C[36]
.sym 127341 $auto$alumacc.cc:474:replace_alu$7649.C[38]
.sym 127342 $false
.sym 127343 $false
.sym 127344 soc.cpu.count_cycle[37]
.sym 127345 $auto$alumacc.cc:474:replace_alu$7649.C[37]
.sym 127347 $auto$alumacc.cc:474:replace_alu$7649.C[39]
.sym 127348 $false
.sym 127349 $false
.sym 127350 soc.cpu.count_cycle[38]
.sym 127351 $auto$alumacc.cc:474:replace_alu$7649.C[38]
.sym 127353 $auto$alumacc.cc:474:replace_alu$7649.C[40]
.sym 127354 $false
.sym 127355 $false
.sym 127356 soc.cpu.count_cycle[39]
.sym 127357 $auto$alumacc.cc:474:replace_alu$7649.C[39]
.sym 127358 $true
.sym 127359 clk_16mhz$2$2
.sym 127360 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 127363 pwmDF.counterI[2]
.sym 127364 pwmDF.counterI[3]
.sym 127365 pwmDF.counterI[4]
.sym 127366 pwmDF.counterI[5]
.sym 127367 pwmDF.counterI[6]
.sym 127368 pwmDF.counterI[1]
.sym 127397 $auto$alumacc.cc:474:replace_alu$7649.C[40]
.sym 127434 $auto$alumacc.cc:474:replace_alu$7649.C[41]
.sym 127435 $false
.sym 127436 $false
.sym 127437 soc.cpu.count_cycle[40]
.sym 127438 $auto$alumacc.cc:474:replace_alu$7649.C[40]
.sym 127440 $auto$alumacc.cc:474:replace_alu$7649.C[42]
.sym 127441 $false
.sym 127442 $false
.sym 127443 soc.cpu.count_cycle[41]
.sym 127444 $auto$alumacc.cc:474:replace_alu$7649.C[41]
.sym 127446 $auto$alumacc.cc:474:replace_alu$7649.C[43]
.sym 127447 $false
.sym 127448 $false
.sym 127449 soc.cpu.count_cycle[42]
.sym 127450 $auto$alumacc.cc:474:replace_alu$7649.C[42]
.sym 127452 $auto$alumacc.cc:474:replace_alu$7649.C[44]
.sym 127453 $false
.sym 127454 $false
.sym 127455 soc.cpu.count_cycle[43]
.sym 127456 $auto$alumacc.cc:474:replace_alu$7649.C[43]
.sym 127458 $auto$alumacc.cc:474:replace_alu$7649.C[45]
.sym 127459 $false
.sym 127460 $false
.sym 127461 soc.cpu.count_cycle[44]
.sym 127462 $auto$alumacc.cc:474:replace_alu$7649.C[44]
.sym 127464 $auto$alumacc.cc:474:replace_alu$7649.C[46]
.sym 127465 $false
.sym 127466 $false
.sym 127467 soc.cpu.count_cycle[45]
.sym 127468 $auto$alumacc.cc:474:replace_alu$7649.C[45]
.sym 127470 $auto$alumacc.cc:474:replace_alu$7649.C[47]
.sym 127471 $false
.sym 127472 $false
.sym 127473 soc.cpu.count_cycle[46]
.sym 127474 $auto$alumacc.cc:474:replace_alu$7649.C[46]
.sym 127476 $auto$alumacc.cc:474:replace_alu$7649.C[48]
.sym 127477 $false
.sym 127478 $false
.sym 127479 soc.cpu.count_cycle[47]
.sym 127480 $auto$alumacc.cc:474:replace_alu$7649.C[47]
.sym 127481 $true
.sym 127482 clk_16mhz$2$2
.sym 127483 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 127484 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[4]
.sym 127486 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[6]
.sym 127488 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[2]
.sym 127489 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[5]
.sym 127490 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[0]
.sym 127520 $auto$alumacc.cc:474:replace_alu$7649.C[48]
.sym 127557 $auto$alumacc.cc:474:replace_alu$7649.C[49]
.sym 127558 $false
.sym 127559 $false
.sym 127560 soc.cpu.count_cycle[48]
.sym 127561 $auto$alumacc.cc:474:replace_alu$7649.C[48]
.sym 127563 $auto$alumacc.cc:474:replace_alu$7649.C[50]
.sym 127564 $false
.sym 127565 $false
.sym 127566 soc.cpu.count_cycle[49]
.sym 127567 $auto$alumacc.cc:474:replace_alu$7649.C[49]
.sym 127569 $auto$alumacc.cc:474:replace_alu$7649.C[51]
.sym 127570 $false
.sym 127571 $false
.sym 127572 soc.cpu.count_cycle[50]
.sym 127573 $auto$alumacc.cc:474:replace_alu$7649.C[50]
.sym 127575 $auto$alumacc.cc:474:replace_alu$7649.C[52]
.sym 127576 $false
.sym 127577 $false
.sym 127578 soc.cpu.count_cycle[51]
.sym 127579 $auto$alumacc.cc:474:replace_alu$7649.C[51]
.sym 127581 $auto$alumacc.cc:474:replace_alu$7649.C[53]
.sym 127582 $false
.sym 127583 $false
.sym 127584 soc.cpu.count_cycle[52]
.sym 127585 $auto$alumacc.cc:474:replace_alu$7649.C[52]
.sym 127587 $auto$alumacc.cc:474:replace_alu$7649.C[54]
.sym 127588 $false
.sym 127589 $false
.sym 127590 soc.cpu.count_cycle[53]
.sym 127591 $auto$alumacc.cc:474:replace_alu$7649.C[53]
.sym 127593 $auto$alumacc.cc:474:replace_alu$7649.C[55]
.sym 127594 $false
.sym 127595 $false
.sym 127596 soc.cpu.count_cycle[54]
.sym 127597 $auto$alumacc.cc:474:replace_alu$7649.C[54]
.sym 127599 $auto$alumacc.cc:474:replace_alu$7649.C[56]
.sym 127600 $false
.sym 127601 $false
.sym 127602 soc.cpu.count_cycle[55]
.sym 127603 $auto$alumacc.cc:474:replace_alu$7649.C[55]
.sym 127604 $true
.sym 127605 clk_16mhz$2$2
.sym 127606 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 127607 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[8]
.sym 127611 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[13]
.sym 127612 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[10]
.sym 127613 $abc$72873$auto$alumacc.cc:474:replace_alu$7714.BB[11]
.sym 127643 $auto$alumacc.cc:474:replace_alu$7649.C[56]
.sym 127680 $auto$alumacc.cc:474:replace_alu$7649.C[57]
.sym 127681 $false
.sym 127682 $false
.sym 127683 soc.cpu.count_cycle[56]
.sym 127684 $auto$alumacc.cc:474:replace_alu$7649.C[56]
.sym 127686 $auto$alumacc.cc:474:replace_alu$7649.C[58]
.sym 127687 $false
.sym 127688 $false
.sym 127689 soc.cpu.count_cycle[57]
.sym 127690 $auto$alumacc.cc:474:replace_alu$7649.C[57]
.sym 127692 $auto$alumacc.cc:474:replace_alu$7649.C[59]
.sym 127693 $false
.sym 127694 $false
.sym 127695 soc.cpu.count_cycle[58]
.sym 127696 $auto$alumacc.cc:474:replace_alu$7649.C[58]
.sym 127698 $auto$alumacc.cc:474:replace_alu$7649.C[60]
.sym 127699 $false
.sym 127700 $false
.sym 127701 soc.cpu.count_cycle[59]
.sym 127702 $auto$alumacc.cc:474:replace_alu$7649.C[59]
.sym 127704 $auto$alumacc.cc:474:replace_alu$7649.C[61]
.sym 127705 $false
.sym 127706 $false
.sym 127707 soc.cpu.count_cycle[60]
.sym 127708 $auto$alumacc.cc:474:replace_alu$7649.C[60]
.sym 127710 $auto$alumacc.cc:474:replace_alu$7649.C[62]
.sym 127711 $false
.sym 127712 $false
.sym 127713 soc.cpu.count_cycle[61]
.sym 127714 $auto$alumacc.cc:474:replace_alu$7649.C[61]
.sym 127716 $auto$alumacc.cc:474:replace_alu$7649.C[63]
.sym 127717 $false
.sym 127718 $false
.sym 127719 soc.cpu.count_cycle[62]
.sym 127720 $auto$alumacc.cc:474:replace_alu$7649.C[62]
.sym 127723 $false
.sym 127724 $false
.sym 127725 soc.cpu.count_cycle[63]
.sym 127726 $auto$alumacc.cc:474:replace_alu$7649.C[63]
.sym 127727 $true
.sym 127728 clk_16mhz$2$2
.sym 127729 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 127804 $false
.sym 127805 $false
.sym 127806 $false
.sym 127807 soc.cpu.pcpi_div.dividend[12]
.sym 127810 $false
.sym 127811 $false
.sym 127812 $false
.sym 127813 soc.cpu.pcpi_div.dividend[9]
.sym 127816 $false
.sym 127817 $false
.sym 127818 $false
.sym 127819 soc.cpu.pcpi_div.dividend[17]
.sym 127822 $false
.sym 127823 $false
.sym 127824 $false
.sym 127825 soc.cpu.pcpi_div.dividend[22]
.sym 127828 $false
.sym 127829 $false
.sym 127830 $false
.sym 127831 soc.cpu.pcpi_div.dividend[19]
.sym 127834 $false
.sym 127835 $false
.sym 127836 $false
.sym 127837 soc.cpu.pcpi_div.dividend[23]
.sym 127840 $false
.sym 127841 $false
.sym 127842 $false
.sym 127843 soc.cpu.pcpi_div.dividend[16]
.sym 127846 $false
.sym 127847 soc.cpu.pcpi_div.start$2
.sym 127848 $abc$72873$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[34]_new_inv_
.sym 127849 soc.cpu.pcpi_div.divisor[35]
.sym 127850 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 127851 clk_16mhz$2$2
.sym 127852 $false
.sym 127855 pwmIF.counterI[2]
.sym 127856 pwmIF.counterI[3]
.sym 127857 pwmIF.counterI[4]
.sym 127858 pwmIF.counterI[5]
.sym 127859 pwmIF.counterI[6]
.sym 127860 pwmIF.counterI[1]
.sym 127933 $false
.sym 127934 $false
.sym 127935 $false
.sym 127936 soc.cpu.pcpi_div.dividend[26]
.sym 127939 $false
.sym 127940 $false
.sym 127941 $false
.sym 127942 soc.cpu.pcpi_div.dividend[28]
.sym 127945 $false
.sym 127946 $false
.sym 127947 $false
.sym 127948 soc.cpu.pcpi_div.dividend[24]
.sym 127951 $false
.sym 127952 $false
.sym 127953 $false
.sym 127954 soc.cpu.pcpi_div.dividend[27]
.sym 127963 $false
.sym 127964 $false
.sym 127965 $false
.sym 127966 soc.cpu.pcpi_div.dividend[25]
.sym 127969 $false
.sym 127970 $false
.sym 127971 $false
.sym 127972 soc.cpu.pcpi_div.dividend[29]
.sym 127976 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[53]
.sym 127977 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[20]
.sym 127978 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[61]
.sym 127979 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[48]
.sym 127980 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[42]
.sym 127981 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[18]
.sym 127982 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[34]
.sym 127983 pwmIF.counterI[0]
.sym 128050 $false
.sym 128051 $false
.sym 128052 $false
.sym 128053 soc.cpu.pcpi_div.divisor[17]
.sym 128056 $false
.sym 128057 $false
.sym 128058 $false
.sym 128059 soc.cpu.pcpi_div.divisor[21]
.sym 128062 soc.cpu.pcpi_div.divisor[20]
.sym 128063 soc.cpu.pcpi_div.dividend[20]
.sym 128064 soc.cpu.pcpi_div.divisor[17]
.sym 128065 soc.cpu.pcpi_div.dividend[17]
.sym 128068 soc.cpu.pcpi_div.divisor[20]
.sym 128069 $false
.sym 128070 $false
.sym 128071 $false
.sym 128074 soc.cpu.pcpi_div.divisor[21]
.sym 128075 $false
.sym 128076 $false
.sym 128077 $false
.sym 128080 soc.cpu.pcpi_div.divisor[19]
.sym 128081 $false
.sym 128082 $false
.sym 128083 $false
.sym 128086 soc.cpu.pcpi_div.divisor[18]
.sym 128087 $false
.sym 128088 $false
.sym 128089 $false
.sym 128092 soc.cpu.pcpi_div.divisor[17]
.sym 128093 $false
.sym 128094 $false
.sym 128095 $false
.sym 128096 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456$2
.sym 128097 clk_16mhz$2$2
.sym 128098 soc.cpu.pcpi_div.start$2
.sym 128135 $true
.sym 128172 $auto$alumacc.cc:474:replace_alu$7717.C[1]
.sym 128174 soc.cpu.pcpi_div.dividend[0]
.sym 128175 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[0]
.sym 128178 $auto$alumacc.cc:474:replace_alu$7717.C[2]
.sym 128179 $false
.sym 128180 soc.cpu.pcpi_div.dividend[1]
.sym 128181 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[1]
.sym 128182 $auto$alumacc.cc:474:replace_alu$7717.C[1]
.sym 128184 $auto$alumacc.cc:474:replace_alu$7717.C[3]
.sym 128185 $false
.sym 128186 soc.cpu.pcpi_div.dividend[2]
.sym 128187 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[2]
.sym 128188 $auto$alumacc.cc:474:replace_alu$7717.C[2]
.sym 128190 $auto$alumacc.cc:474:replace_alu$7717.C[4]
.sym 128191 $false
.sym 128192 soc.cpu.pcpi_div.dividend[3]
.sym 128193 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[3]
.sym 128194 $auto$alumacc.cc:474:replace_alu$7717.C[3]
.sym 128196 $auto$alumacc.cc:474:replace_alu$7717.C[5]
.sym 128197 $false
.sym 128198 soc.cpu.pcpi_div.dividend[4]
.sym 128199 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[4]
.sym 128200 $auto$alumacc.cc:474:replace_alu$7717.C[4]
.sym 128202 $auto$alumacc.cc:474:replace_alu$7717.C[6]
.sym 128203 $false
.sym 128204 soc.cpu.pcpi_div.dividend[5]
.sym 128205 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[5]
.sym 128206 $auto$alumacc.cc:474:replace_alu$7717.C[5]
.sym 128208 $auto$alumacc.cc:474:replace_alu$7717.C[7]
.sym 128209 $false
.sym 128210 soc.cpu.pcpi_div.dividend[6]
.sym 128211 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[6]
.sym 128212 $auto$alumacc.cc:474:replace_alu$7717.C[6]
.sym 128214 $auto$alumacc.cc:474:replace_alu$7717.C[8]
.sym 128215 $false
.sym 128216 soc.cpu.pcpi_div.dividend[7]
.sym 128217 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[7]
.sym 128218 $auto$alumacc.cc:474:replace_alu$7717.C[7]
.sym 128258 $auto$alumacc.cc:474:replace_alu$7717.C[8]
.sym 128295 $auto$alumacc.cc:474:replace_alu$7717.C[9]
.sym 128296 $false
.sym 128297 soc.cpu.pcpi_div.dividend[8]
.sym 128298 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[8]
.sym 128299 $auto$alumacc.cc:474:replace_alu$7717.C[8]
.sym 128301 $auto$alumacc.cc:474:replace_alu$7717.C[10]
.sym 128302 $false
.sym 128303 soc.cpu.pcpi_div.dividend[9]
.sym 128304 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[9]
.sym 128305 $auto$alumacc.cc:474:replace_alu$7717.C[9]
.sym 128307 $auto$alumacc.cc:474:replace_alu$7717.C[11]
.sym 128308 $false
.sym 128309 soc.cpu.pcpi_div.dividend[10]
.sym 128310 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[10]
.sym 128311 $auto$alumacc.cc:474:replace_alu$7717.C[10]
.sym 128313 $auto$alumacc.cc:474:replace_alu$7717.C[12]
.sym 128314 $false
.sym 128315 soc.cpu.pcpi_div.dividend[11]
.sym 128316 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[11]
.sym 128317 $auto$alumacc.cc:474:replace_alu$7717.C[11]
.sym 128319 $auto$alumacc.cc:474:replace_alu$7717.C[13]
.sym 128320 $false
.sym 128321 soc.cpu.pcpi_div.dividend[12]
.sym 128322 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[12]
.sym 128323 $auto$alumacc.cc:474:replace_alu$7717.C[12]
.sym 128325 $auto$alumacc.cc:474:replace_alu$7717.C[14]
.sym 128326 $false
.sym 128327 soc.cpu.pcpi_div.dividend[13]
.sym 128328 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[13]
.sym 128329 $auto$alumacc.cc:474:replace_alu$7717.C[13]
.sym 128331 $auto$alumacc.cc:474:replace_alu$7717.C[15]
.sym 128332 $false
.sym 128333 soc.cpu.pcpi_div.dividend[14]
.sym 128334 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[14]
.sym 128335 $auto$alumacc.cc:474:replace_alu$7717.C[14]
.sym 128337 $auto$alumacc.cc:474:replace_alu$7717.C[16]
.sym 128338 $false
.sym 128339 soc.cpu.pcpi_div.dividend[15]
.sym 128340 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[15]
.sym 128341 $auto$alumacc.cc:474:replace_alu$7717.C[15]
.sym 128381 $auto$alumacc.cc:474:replace_alu$7717.C[16]
.sym 128418 $auto$alumacc.cc:474:replace_alu$7717.C[17]
.sym 128419 $false
.sym 128420 soc.cpu.pcpi_div.dividend[16]
.sym 128421 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[16]
.sym 128422 $auto$alumacc.cc:474:replace_alu$7717.C[16]
.sym 128424 $auto$alumacc.cc:474:replace_alu$7717.C[18]
.sym 128425 $false
.sym 128426 soc.cpu.pcpi_div.dividend[17]
.sym 128427 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[17]
.sym 128428 $auto$alumacc.cc:474:replace_alu$7717.C[17]
.sym 128430 $auto$alumacc.cc:474:replace_alu$7717.C[19]
.sym 128431 $false
.sym 128432 soc.cpu.pcpi_div.dividend[18]
.sym 128433 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[18]
.sym 128434 $auto$alumacc.cc:474:replace_alu$7717.C[18]
.sym 128436 $auto$alumacc.cc:474:replace_alu$7717.C[20]
.sym 128437 $false
.sym 128438 soc.cpu.pcpi_div.dividend[19]
.sym 128439 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[19]
.sym 128440 $auto$alumacc.cc:474:replace_alu$7717.C[19]
.sym 128442 $auto$alumacc.cc:474:replace_alu$7717.C[21]
.sym 128443 $false
.sym 128444 soc.cpu.pcpi_div.dividend[20]
.sym 128445 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[20]
.sym 128446 $auto$alumacc.cc:474:replace_alu$7717.C[20]
.sym 128448 $auto$alumacc.cc:474:replace_alu$7717.C[22]
.sym 128449 $false
.sym 128450 soc.cpu.pcpi_div.dividend[21]
.sym 128451 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[21]
.sym 128452 $auto$alumacc.cc:474:replace_alu$7717.C[21]
.sym 128454 $auto$alumacc.cc:474:replace_alu$7717.C[23]
.sym 128455 $false
.sym 128456 soc.cpu.pcpi_div.dividend[22]
.sym 128457 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[22]
.sym 128458 $auto$alumacc.cc:474:replace_alu$7717.C[22]
.sym 128460 $auto$alumacc.cc:474:replace_alu$7717.C[24]
.sym 128461 $false
.sym 128462 soc.cpu.pcpi_div.dividend[23]
.sym 128463 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[23]
.sym 128464 $auto$alumacc.cc:474:replace_alu$7717.C[23]
.sym 128504 $auto$alumacc.cc:474:replace_alu$7717.C[24]
.sym 128541 $auto$alumacc.cc:474:replace_alu$7717.C[25]
.sym 128542 $false
.sym 128543 soc.cpu.pcpi_div.dividend[24]
.sym 128544 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[24]
.sym 128545 $auto$alumacc.cc:474:replace_alu$7717.C[24]
.sym 128547 $auto$alumacc.cc:474:replace_alu$7717.C[26]
.sym 128548 $false
.sym 128549 soc.cpu.pcpi_div.dividend[25]
.sym 128550 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[25]
.sym 128551 $auto$alumacc.cc:474:replace_alu$7717.C[25]
.sym 128553 $auto$alumacc.cc:474:replace_alu$7717.C[27]
.sym 128554 $false
.sym 128555 soc.cpu.pcpi_div.dividend[26]
.sym 128556 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[26]
.sym 128557 $auto$alumacc.cc:474:replace_alu$7717.C[26]
.sym 128559 $auto$alumacc.cc:474:replace_alu$7717.C[28]
.sym 128560 $false
.sym 128561 soc.cpu.pcpi_div.dividend[27]
.sym 128562 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[27]
.sym 128563 $auto$alumacc.cc:474:replace_alu$7717.C[27]
.sym 128565 $auto$alumacc.cc:474:replace_alu$7717.C[29]
.sym 128566 $false
.sym 128567 soc.cpu.pcpi_div.dividend[28]
.sym 128568 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[28]
.sym 128569 $auto$alumacc.cc:474:replace_alu$7717.C[28]
.sym 128571 $auto$alumacc.cc:474:replace_alu$7717.C[30]
.sym 128572 $false
.sym 128573 soc.cpu.pcpi_div.dividend[29]
.sym 128574 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[29]
.sym 128575 $auto$alumacc.cc:474:replace_alu$7717.C[29]
.sym 128577 $auto$alumacc.cc:474:replace_alu$7717.C[31]
.sym 128578 $false
.sym 128579 soc.cpu.pcpi_div.dividend[30]
.sym 128580 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[30]
.sym 128581 $auto$alumacc.cc:474:replace_alu$7717.C[30]
.sym 128584 $false
.sym 128585 soc.cpu.pcpi_div.dividend[31]
.sym 128586 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[31]
.sym 128587 $auto$alumacc.cc:474:replace_alu$7717.C[31]
.sym 128665 $false
.sym 128666 $false
.sym 128667 $false
.sym 128668 soc.cpu.pcpi_div.divisor[50]
.sym 128671 $false
.sym 128672 $false
.sym 128673 $false
.sym 128674 soc.cpu.pcpi_div.divisor[26]
.sym 128677 pinEncoderDF$2
.sym 128678 encoderR.encoderCounter[2]
.sym 128679 encoderR.encoderCounter[0]
.sym 128680 encoderR.encoderCounter[3]
.sym 128683 $false
.sym 128684 $false
.sym 128685 $false
.sym 128686 soc.cpu.pcpi_div.divisor[52]
.sym 128689 $false
.sym 128690 $false
.sym 128691 $false
.sym 128692 soc.cpu.pcpi_div.divisor[35]
.sym 128695 $false
.sym 128696 $false
.sym 128697 $false
.sym 128698 soc.cpu.pcpi_div.divisor[33]
.sym 128707 $false
.sym 128708 $false
.sym 128709 $false
.sym 128710 soc.cpu.pcpi_div.divisor[54]
.sym 128750 $true
.sym 128787 encoderR.encoderCounter[0]$2
.sym 128788 $false
.sym 128789 encoderR.encoderCounter[0]
.sym 128790 $false
.sym 128791 $false
.sym 128793 $auto$alumacc.cc:474:replace_alu$7613.C[2]
.sym 128795 $false
.sym 128796 encoderR.encoderCounter[1]
.sym 128799 $auto$alumacc.cc:474:replace_alu$7613.C[3]
.sym 128800 $false
.sym 128801 $false
.sym 128802 encoderR.encoderCounter[2]
.sym 128803 $auto$alumacc.cc:474:replace_alu$7613.C[2]
.sym 128806 $abc$72873$new_n5857_
.sym 128807 encoderR.encoderCounter[1]
.sym 128808 encoderR.encoderCounter[3]
.sym 128809 $auto$alumacc.cc:474:replace_alu$7613.C[3]
.sym 128812 $false
.sym 128813 $abc$72873$auto$wreduce.cc:454:run$7225[2]
.sym 128814 $abc$72873$new_n5857_
.sym 128815 encoderR.encoderCounter[1]
.sym 128830 $false
.sym 128831 encoderR.encoderCounter[1]
.sym 128832 pinEncoderDF$2
.sym 128833 encoderR.encoderCounter[0]
.sym 128834 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$45930
.sym 128835 clk_16mhz$2$2
.sym 128836 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 128911 $false
.sym 128912 $false
.sym 128913 $abc$72873$new_n5856_
.sym 128914 $abc$72873$new_n5857_
.sym 128923 resetn$2
.sym 128924 encoderR.encoderCounter[1]
.sym 128925 pinEncoderDF$2
.sym 128926 encoderR.pinEncoderFPrev
.sym 128929 $false
.sym 128930 $false
.sym 128931 $false
.sym 128932 soc.cpu.pcpi_div.divisor[51]
.sym 128941 $false
.sym 128942 $false
.sym 128943 encoderR.pinEncoderFPrev
.sym 128944 pinEncoderDF$2
.sym 128947 pinEncoderDF$2
.sym 128948 $false
.sym 128949 $false
.sym 128950 $false
.sym 128957 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45893
.sym 128958 clk_16mhz$2$2
.sym 128959 $false
.sym 128967 $abc$72873$auto$alumacc.cc:491:replace_alu$7430[62]
.sym 129212 $true
.sym 129249 soc.cpu.pcpi_timeout_counter[0]$2
.sym 129250 $false
.sym 129251 soc.cpu.pcpi_timeout_counter[0]
.sym 129252 $false
.sym 129253 $false
.sym 129255 $auto$alumacc.cc:474:replace_alu$7693.C[2]$2
.sym 129257 soc.cpu.pcpi_timeout_counter[1]
.sym 129258 $true$2
.sym 129261 $auto$alumacc.cc:474:replace_alu$7693.C[3]
.sym 129263 soc.cpu.pcpi_timeout_counter[2]
.sym 129264 $true$2
.sym 129265 $auto$alumacc.cc:474:replace_alu$7693.C[2]$2
.sym 129268 $false
.sym 129269 soc.cpu.pcpi_timeout_counter[3]
.sym 129270 $false
.sym 129271 $auto$alumacc.cc:474:replace_alu$7693.C[3]
.sym 129292 $false
.sym 129293 soc.cpu.pcpi_timeout_counter[2]
.sym 129294 $false
.sym 129295 $auto$alumacc.cc:474:replace_alu$7693.C[2]
.sym 129296 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$49825
.sym 129297 clk_16mhz$2$2
.sym 129298 $abc$72873$auto$rtlil.cc:1981:NotGate$72007
.sym 129307 flash_io3_di
.sym 129311 uart_in$2
.sym 129379 $true
.sym 129416 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[0]$2
.sym 129417 $false
.sym 129418 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[0]
.sym 129419 $false
.sym 129420 $false
.sym 129422 $auto$alumacc.cc:474:replace_alu$7577.C[2]
.sym 129424 $false
.sym 129425 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[1]
.sym 129428 $auto$alumacc.cc:474:replace_alu$7577.C[3]
.sym 129430 $false
.sym 129431 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[2]
.sym 129434 $auto$alumacc.cc:474:replace_alu$7577.C[4]
.sym 129436 $false
.sym 129437 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[3]
.sym 129440 $auto$alumacc.cc:474:replace_alu$7577.C[5]
.sym 129442 $false
.sym 129443 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[4]
.sym 129446 $auto$alumacc.cc:474:replace_alu$7577.C[6]
.sym 129448 $false
.sym 129449 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[5]
.sym 129452 $auto$alumacc.cc:474:replace_alu$7577.C[7]
.sym 129454 $false
.sym 129455 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[6]
.sym 129458 $auto$alumacc.cc:474:replace_alu$7577.C[8]
.sym 129460 $false
.sym 129461 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[7]
.sym 129534 $auto$alumacc.cc:474:replace_alu$7577.C[8]
.sym 129571 $auto$alumacc.cc:474:replace_alu$7577.C[9]
.sym 129573 $false
.sym 129574 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[8]
.sym 129577 $auto$alumacc.cc:474:replace_alu$7577.C[10]
.sym 129579 $false
.sym 129580 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[9]
.sym 129583 $auto$alumacc.cc:474:replace_alu$7577.C[11]
.sym 129585 $false
.sym 129586 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[10]
.sym 129589 $auto$alumacc.cc:474:replace_alu$7577.C[12]
.sym 129591 $false
.sym 129592 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[11]
.sym 129595 $auto$alumacc.cc:474:replace_alu$7577.C[13]
.sym 129597 $false
.sym 129598 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[12]
.sym 129601 $auto$alumacc.cc:474:replace_alu$7577.C[14]
.sym 129603 $false
.sym 129604 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[13]
.sym 129607 $auto$alumacc.cc:474:replace_alu$7577.C[15]
.sym 129609 $false
.sym 129610 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[14]
.sym 129613 $auto$alumacc.cc:474:replace_alu$7577.C[16]
.sym 129615 $false
.sym 129616 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[15]
.sym 129623 pinEncoderDF$2
.sym 129689 $auto$alumacc.cc:474:replace_alu$7577.C[16]
.sym 129726 $auto$alumacc.cc:474:replace_alu$7577.C[17]
.sym 129728 $false
.sym 129729 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[16]
.sym 129732 $auto$alumacc.cc:474:replace_alu$7577.C[18]
.sym 129734 $false
.sym 129735 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[17]
.sym 129738 $auto$alumacc.cc:474:replace_alu$7577.C[19]
.sym 129740 $false
.sym 129741 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[18]
.sym 129744 $auto$alumacc.cc:474:replace_alu$7577.C[20]
.sym 129746 $false
.sym 129747 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[19]
.sym 129750 $auto$alumacc.cc:474:replace_alu$7577.C[21]
.sym 129752 $false
.sym 129753 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[20]
.sym 129756 $auto$alumacc.cc:474:replace_alu$7577.C[22]
.sym 129758 $false
.sym 129759 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[21]
.sym 129762 $auto$alumacc.cc:474:replace_alu$7577.C[23]
.sym 129764 $false
.sym 129765 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[22]
.sym 129768 $auto$alumacc.cc:474:replace_alu$7577.C[24]
.sym 129770 $false
.sym 129771 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[23]
.sym 129844 $auto$alumacc.cc:474:replace_alu$7577.C[24]
.sym 129881 $auto$alumacc.cc:474:replace_alu$7577.C[25]
.sym 129883 $false
.sym 129884 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[24]
.sym 129887 $auto$alumacc.cc:474:replace_alu$7577.C[26]
.sym 129889 $false
.sym 129890 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[25]
.sym 129893 $auto$alumacc.cc:474:replace_alu$7577.C[27]
.sym 129895 $false
.sym 129896 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[26]
.sym 129899 $auto$alumacc.cc:474:replace_alu$7577.C[28]
.sym 129901 $false
.sym 129902 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[27]
.sym 129905 $auto$alumacc.cc:474:replace_alu$7577.C[29]
.sym 129907 $false
.sym 129908 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[28]
.sym 129911 $auto$alumacc.cc:474:replace_alu$7577.C[30]
.sym 129913 $false
.sym 129914 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[29]
.sym 129917 $auto$alumacc.cc:474:replace_alu$7577.C[31]
.sym 129919 $false
.sym 129920 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[30]
.sym 129923 $abc$72873$auto$alumacc.cc:491:replace_alu$7579[31]$2
.sym 129925 $false
.sym 129926 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[31]
.sym 130040 $abc$72873$auto$alumacc.cc:491:replace_alu$7579[31]$2
.sym 130055 $false
.sym 130056 $false
.sym 130057 $false
.sym 130058 pwm_connectorDB[2]
.sym 130067 $false
.sym 130068 $false
.sym 130069 $false
.sym 130070 pwm_connectorDB[3]
.sym 130154 $true
.sym 130191 $auto$alumacc.cc:474:replace_alu$7582.C[1]
.sym 130193 pwmDB.count_temp[0]
.sym 130194 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[0]
.sym 130197 $auto$alumacc.cc:474:replace_alu$7582.C[2]
.sym 130199 pwmDB.count_temp[1]
.sym 130200 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[1]
.sym 130203 $auto$alumacc.cc:474:replace_alu$7582.C[3]
.sym 130205 pwmDB.count_temp[2]
.sym 130206 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[2]
.sym 130209 $auto$alumacc.cc:474:replace_alu$7582.C[4]
.sym 130211 pwmDB.count_temp[3]
.sym 130212 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[3]
.sym 130215 $auto$alumacc.cc:474:replace_alu$7582.C[5]
.sym 130217 pwmDB.count_temp[4]
.sym 130218 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[4]
.sym 130221 $auto$alumacc.cc:474:replace_alu$7582.C[6]
.sym 130223 pwmDB.count_temp[5]
.sym 130224 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[5]
.sym 130227 $auto$alumacc.cc:474:replace_alu$7582.C[7]
.sym 130229 pwmDB.count_temp[6]
.sym 130230 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[6]
.sym 130233 $auto$alumacc.cc:474:replace_alu$7582.C[8]
.sym 130235 pwmDB.count_temp[7]
.sym 130236 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[7]
.sym 130309 $auto$alumacc.cc:474:replace_alu$7582.C[8]
.sym 130346 $auto$alumacc.cc:474:replace_alu$7582.C[9]
.sym 130348 pwmDB.count_temp[8]
.sym 130349 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[8]
.sym 130352 $auto$alumacc.cc:474:replace_alu$7582.C[10]
.sym 130354 pwmDB.count_temp[9]
.sym 130355 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[9]
.sym 130358 $auto$alumacc.cc:474:replace_alu$7582.C[11]
.sym 130360 $false
.sym 130361 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[10]
.sym 130364 $auto$alumacc.cc:474:replace_alu$7582.C[12]
.sym 130366 $false
.sym 130367 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[11]
.sym 130370 $auto$alumacc.cc:474:replace_alu$7582.C[13]
.sym 130372 $false
.sym 130373 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[12]
.sym 130376 $auto$alumacc.cc:474:replace_alu$7582.C[14]
.sym 130378 $false
.sym 130379 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[13]
.sym 130382 $auto$alumacc.cc:474:replace_alu$7582.C[15]
.sym 130384 $false
.sym 130385 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[14]
.sym 130388 $auto$alumacc.cc:474:replace_alu$7582.C[16]
.sym 130390 $false
.sym 130391 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[15]
.sym 130464 $auto$alumacc.cc:474:replace_alu$7582.C[16]
.sym 130501 $auto$alumacc.cc:474:replace_alu$7582.C[17]
.sym 130503 $false
.sym 130504 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[16]
.sym 130507 $auto$alumacc.cc:474:replace_alu$7582.C[18]
.sym 130509 $false
.sym 130510 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[17]
.sym 130513 $auto$alumacc.cc:474:replace_alu$7582.C[19]
.sym 130515 $false
.sym 130516 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[18]
.sym 130519 $auto$alumacc.cc:474:replace_alu$7582.C[20]
.sym 130521 $false
.sym 130522 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[19]
.sym 130525 $auto$alumacc.cc:474:replace_alu$7582.C[21]
.sym 130527 $false
.sym 130528 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[20]
.sym 130531 $auto$alumacc.cc:474:replace_alu$7582.C[22]
.sym 130533 $false
.sym 130534 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[21]
.sym 130537 $auto$alumacc.cc:474:replace_alu$7582.C[23]
.sym 130539 $false
.sym 130540 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[22]
.sym 130543 $auto$alumacc.cc:474:replace_alu$7582.C[24]
.sym 130545 $false
.sym 130546 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[23]
.sym 130619 $auto$alumacc.cc:474:replace_alu$7582.C[24]
.sym 130656 $auto$alumacc.cc:474:replace_alu$7582.C[25]
.sym 130658 $false
.sym 130659 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[24]
.sym 130662 $auto$alumacc.cc:474:replace_alu$7582.C[26]
.sym 130664 $false
.sym 130665 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[25]
.sym 130668 $auto$alumacc.cc:474:replace_alu$7582.C[27]
.sym 130670 $false
.sym 130671 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[26]
.sym 130674 $auto$alumacc.cc:474:replace_alu$7582.C[28]
.sym 130676 $false
.sym 130677 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[27]
.sym 130680 $auto$alumacc.cc:474:replace_alu$7582.C[29]
.sym 130682 $false
.sym 130683 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[28]
.sym 130686 $auto$alumacc.cc:474:replace_alu$7582.C[30]
.sym 130688 $false
.sym 130689 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[29]
.sym 130692 $auto$alumacc.cc:474:replace_alu$7582.C[31]
.sym 130694 $false
.sym 130695 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[30]
.sym 130698 $abc$72873$auto$alumacc.cc:491:replace_alu$7584[31]$2
.sym 130700 $false
.sym 130701 $abc$72873$auto$alumacc.cc:474:replace_alu$7566.BB[31]
.sym 130815 $abc$72873$auto$alumacc.cc:491:replace_alu$7584[31]$2
.sym 130818 soc.spimemio.xfer.xfer_ddr
.sym 130819 $false
.sym 130820 $false
.sym 130821 $false
.sym 130858 $true
.sym 130859 clk_16mhz$2$2
.sym 130860 $false
.sym 130929 $true
.sym 130966 pwmDB.count_temp[0]$2
.sym 130967 $false
.sym 130968 pwmDB.count_temp[0]
.sym 130969 $false
.sym 130970 $false
.sym 130972 $auto$alumacc.cc:474:replace_alu$7625.C[2]
.sym 130974 $false
.sym 130975 pwmDB.count_temp[1]
.sym 130978 $auto$alumacc.cc:474:replace_alu$7625.C[3]
.sym 130979 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_
.sym 130980 $false
.sym 130981 pwmDB.count_temp[2]
.sym 130982 $auto$alumacc.cc:474:replace_alu$7625.C[2]
.sym 130984 $auto$alumacc.cc:474:replace_alu$7625.C[4]
.sym 130985 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_
.sym 130986 $false
.sym 130987 pwmDB.count_temp[3]
.sym 130988 $auto$alumacc.cc:474:replace_alu$7625.C[3]
.sym 130990 $auto$alumacc.cc:474:replace_alu$7625.C[5]
.sym 130991 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_
.sym 130992 $false
.sym 130993 pwmDB.count_temp[4]
.sym 130994 $auto$alumacc.cc:474:replace_alu$7625.C[4]
.sym 130996 $auto$alumacc.cc:474:replace_alu$7625.C[6]
.sym 130997 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_
.sym 130998 $false
.sym 130999 pwmDB.count_temp[5]
.sym 131000 $auto$alumacc.cc:474:replace_alu$7625.C[5]
.sym 131002 $auto$alumacc.cc:474:replace_alu$7625.C[7]
.sym 131003 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_
.sym 131004 $false
.sym 131005 pwmDB.count_temp[6]
.sym 131006 $auto$alumacc.cc:474:replace_alu$7625.C[6]
.sym 131008 $auto$alumacc.cc:474:replace_alu$7625.C[8]
.sym 131009 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_
.sym 131010 $false
.sym 131011 pwmDB.count_temp[7]
.sym 131012 $auto$alumacc.cc:474:replace_alu$7625.C[7]
.sym 131013 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45662
.sym 131014 clk_16mhz$2$2
.sym 131015 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 131084 $auto$alumacc.cc:474:replace_alu$7625.C[8]
.sym 131121 $auto$alumacc.cc:474:replace_alu$7625.C[9]
.sym 131122 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_
.sym 131123 $false
.sym 131124 pwmDB.count_temp[8]
.sym 131125 $auto$alumacc.cc:474:replace_alu$7625.C[8]
.sym 131128 $false
.sym 131129 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_
.sym 131130 pwmDB.count_temp[9]
.sym 131131 $auto$alumacc.cc:474:replace_alu$7625.C[9]
.sym 131134 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_
.sym 131135 $false
.sym 131136 pwmDB.count_temp[1]
.sym 131137 pwmDB.count_temp[0]
.sym 131152 $false
.sym 131153 $false
.sym 131154 pwmDB.count_temp[0]
.sym 131155 $abc$72873$auto$simplemap.cc:250:simplemap_eqne$45664[1]_new_
.sym 131168 $abc$72873$auto$dff2dffe.cc:158:make_patterns_logic$45662
.sym 131169 clk_16mhz$2$2
.sym 131170 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 131283 $false
.sym 131284 soc.cpu.timer[29]
.sym 131285 $false
.sym 131286 $auto$alumacc.cc:474:replace_alu$7696.C[29]
.sym 131295 $false
.sym 131296 soc.spimemio.xfer.xfer_qspi
.sym 131297 soc.spimemio.xfer.xfer_ddr
.sym 131298 soc.spimemio.xfer.flash_clk
.sym 131394 $true
.sym 131431 $auto$alumacc.cc:474:replace_alu$7729.C[1]$2
.sym 131433 soc.spimemio.xfer.count[0]
.sym 131434 $abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0]
.sym 131437 $auto$alumacc.cc:474:replace_alu$7729.C[2]$2
.sym 131439 soc.spimemio.xfer.count[1]
.sym 131440 $true$2
.sym 131441 $auto$alumacc.cc:474:replace_alu$7729.C[1]$2
.sym 131443 $auto$alumacc.cc:474:replace_alu$7729.C[3]
.sym 131445 soc.spimemio.xfer.count[2]
.sym 131446 $true$2
.sym 131447 $auto$alumacc.cc:474:replace_alu$7729.C[2]$2
.sym 131450 $false
.sym 131451 soc.spimemio.xfer.count[3]
.sym 131452 soc.spimemio.xfer.flash_clk
.sym 131453 $auto$alumacc.cc:474:replace_alu$7729.C[3]
.sym 131456 $abc$72873$new_n5671_
.sym 131457 soc.spimemio.xfer.count[2]
.sym 131458 soc.spimemio.xfer.xfer_ddr
.sym 131459 soc.spimemio.xfer.flash_clk
.sym 131462 $false
.sym 131463 soc.spimemio.xfer.count[1]
.sym 131464 $false
.sym 131465 $auto$alumacc.cc:474:replace_alu$7729.C[1]
.sym 131468 soc.spimemio.xfer.flash_clk
.sym 131469 soc.spimemio.xfer.count[2]
.sym 131470 $false
.sym 131471 $auto$alumacc.cc:474:replace_alu$7729.C[2]
.sym 131474 $false
.sym 131475 soc.spimemio.xfer.xfer_qspi
.sym 131476 soc.spimemio.xfer.count[1]
.sym 131477 soc.spimemio.xfer.count[3]
.sym 131549 $true
.sym 131586 $auto$alumacc.cc:474:replace_alu$7723.C[1]$2
.sym 131588 soc.spimemio.xfer.count[1]
.sym 131589 $abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0]
.sym 131592 $auto$alumacc.cc:474:replace_alu$7723.C[2]
.sym 131594 soc.spimemio.xfer.count[2]
.sym 131595 $true$2
.sym 131596 $auto$alumacc.cc:474:replace_alu$7723.C[1]$2
.sym 131599 $false
.sym 131600 soc.spimemio.xfer.count[3]
.sym 131601 soc.spimemio.xfer.flash_clk
.sym 131602 $auto$alumacc.cc:474:replace_alu$7723.C[2]
.sym 131605 $abc$72873$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.sym 131606 soc.spimemio.xfer.flash_clk
.sym 131607 soc.spimemio.xfer.count[2]
.sym 131608 $abc$72873$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$139_Y[2]
.sym 131611 soc.spimemio.xfer.flash_clk
.sym 131612 soc.spimemio.xfer.count[1]
.sym 131613 $abc$72873$auto$alumacc.cc:474:replace_alu$7723.BB[0]
.sym 131614 $false
.sym 131617 $false
.sym 131618 soc.spimemio.xfer.count[2]
.sym 131619 $false
.sym 131620 $auto$alumacc.cc:474:replace_alu$7723.C[1]
.sym 131623 soc.spimemio.xfer.count[0]
.sym 131624 soc.spimemio.xfer.count[1]
.sym 131625 soc.spimemio.xfer.count[2]
.sym 131626 soc.spimemio.xfer.count[3]
.sym 131629 $false
.sym 131630 $false
.sym 131631 resetn$2
.sym 131632 $abc$72873$techmap\soc.cpu.pcpi_div.$procmux$5605_Y
.sym 131636 pinEncoderDB$2
.sym 131742 soc.cpu.instr_rdcycle
.sym 131743 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 131744 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18307_Y_new_inv_
.sym 131745 soc.cpu.count_cycle[11]
.sym 131754 $false
.sym 131755 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32933_new_inv_
.sym 131756 soc.cpu.instr_rdcycleh
.sym 131757 soc.cpu.count_cycle[43]
.sym 131766 $false
.sym 131767 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32937_new_inv_
.sym 131768 soc.cpu.instr_rdcycleh
.sym 131769 soc.cpu.count_cycle[42]
.sym 131778 soc.cpu.instr_rdcycle
.sym 131779 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 131780 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18306_Y_new_inv_
.sym 131781 soc.cpu.count_cycle[10]
.sym 131784 $false
.sym 131785 $false
.sym 131786 soc.cpu.count_cycle[1]
.sym 131787 soc.cpu.count_cycle[0]
.sym 131788 $true
.sym 131789 clk_16mhz$2$2
.sym 131790 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 131909 $false
.sym 131910 $abc$72873$auto$simplemap.cc:127:simplemap_reduce$32961_new_inv_
.sym 131911 soc.cpu.instr_rdcycleh
.sym 131912 soc.cpu.count_cycle[36]
.sym 131921 soc.cpu.instr_rdcycle
.sym 131922 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18291_Y_new_inv_
.sym 131923 $abc$72873$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18300_Y_new_inv_
.sym 131924 soc.cpu.count_cycle[4]
.sym 131939 $false
.sym 131940 $false
.sym 131941 pwmDF.counterI[0]
.sym 131942 pwmDF.counterI[6]
.sym 131943 $true
.sym 131944 clk_16mhz$2$2
.sym 131945 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 132014 $true
.sym 132051 pwmDF.counterI[0]$2
.sym 132052 $false
.sym 132053 pwmDF.counterI[0]
.sym 132054 $false
.sym 132055 $false
.sym 132057 $auto$alumacc.cc:474:replace_alu$7628.C[2]
.sym 132059 $false
.sym 132060 pwmDF.counterI[1]
.sym 132063 $auto$alumacc.cc:474:replace_alu$7628.C[3]
.sym 132064 pwmDF.counterI[6]
.sym 132065 $false
.sym 132066 pwmDF.counterI[2]
.sym 132067 $auto$alumacc.cc:474:replace_alu$7628.C[2]
.sym 132069 $auto$alumacc.cc:474:replace_alu$7628.C[4]
.sym 132070 pwmDF.counterI[6]
.sym 132071 $false
.sym 132072 pwmDF.counterI[3]
.sym 132073 $auto$alumacc.cc:474:replace_alu$7628.C[3]
.sym 132075 $auto$alumacc.cc:474:replace_alu$7628.C[5]
.sym 132076 pwmDF.counterI[6]
.sym 132077 $false
.sym 132078 pwmDF.counterI[4]
.sym 132079 $auto$alumacc.cc:474:replace_alu$7628.C[4]
.sym 132081 $auto$alumacc.cc:474:replace_alu$7628.C[6]
.sym 132082 pwmDF.counterI[6]
.sym 132083 $false
.sym 132084 pwmDF.counterI[5]
.sym 132085 $auto$alumacc.cc:474:replace_alu$7628.C[5]
.sym 132088 $false
.sym 132089 $false
.sym 132090 pwmDF.counterI[6]
.sym 132091 $auto$alumacc.cc:474:replace_alu$7628.C[6]
.sym 132094 pwmDF.counterI[6]
.sym 132095 $false
.sym 132096 pwmDF.counterI[1]
.sym 132097 pwmDF.counterI[0]
.sym 132098 $true
.sym 132099 clk_16mhz$2$2
.sym 132100 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 132207 $false
.sym 132208 $false
.sym 132209 $false
.sym 132210 soc.cpu.pcpi_div.dividend[4]
.sym 132219 $false
.sym 132220 $false
.sym 132221 $false
.sym 132222 soc.cpu.pcpi_div.dividend[6]
.sym 132231 $false
.sym 132232 $false
.sym 132233 $false
.sym 132234 soc.cpu.pcpi_div.dividend[2]
.sym 132237 $false
.sym 132238 $false
.sym 132239 $false
.sym 132240 soc.cpu.pcpi_div.dividend[5]
.sym 132243 $false
.sym 132244 $false
.sym 132245 $false
.sym 132246 soc.cpu.pcpi_div.dividend[0]
.sym 132362 $false
.sym 132363 $false
.sym 132364 $false
.sym 132365 soc.cpu.pcpi_div.dividend[8]
.sym 132386 $false
.sym 132387 $false
.sym 132388 $false
.sym 132389 soc.cpu.pcpi_div.dividend[13]
.sym 132392 $false
.sym 132393 $false
.sym 132394 $false
.sym 132395 soc.cpu.pcpi_div.dividend[10]
.sym 132398 $false
.sym 132399 $false
.sym 132400 $false
.sym 132401 soc.cpu.pcpi_div.dividend[11]
.sym 132634 $true
.sym 132671 pwmIF.counterI[0]$2
.sym 132672 $false
.sym 132673 pwmIF.counterI[0]
.sym 132674 $false
.sym 132675 $false
.sym 132677 $auto$alumacc.cc:474:replace_alu$7640.C[2]
.sym 132679 $false
.sym 132680 pwmIF.counterI[1]
.sym 132683 $auto$alumacc.cc:474:replace_alu$7640.C[3]
.sym 132684 pwmIF.counterI[6]
.sym 132685 $false
.sym 132686 pwmIF.counterI[2]
.sym 132687 $auto$alumacc.cc:474:replace_alu$7640.C[2]
.sym 132689 $auto$alumacc.cc:474:replace_alu$7640.C[4]
.sym 132690 pwmIF.counterI[6]
.sym 132691 $false
.sym 132692 pwmIF.counterI[3]
.sym 132693 $auto$alumacc.cc:474:replace_alu$7640.C[3]
.sym 132695 $auto$alumacc.cc:474:replace_alu$7640.C[5]
.sym 132696 pwmIF.counterI[6]
.sym 132697 $false
.sym 132698 pwmIF.counterI[4]
.sym 132699 $auto$alumacc.cc:474:replace_alu$7640.C[4]
.sym 132701 $auto$alumacc.cc:474:replace_alu$7640.C[6]
.sym 132702 pwmIF.counterI[6]
.sym 132703 $false
.sym 132704 pwmIF.counterI[5]
.sym 132705 $auto$alumacc.cc:474:replace_alu$7640.C[5]
.sym 132708 $false
.sym 132709 $false
.sym 132710 pwmIF.counterI[6]
.sym 132711 $auto$alumacc.cc:474:replace_alu$7640.C[6]
.sym 132714 pwmIF.counterI[6]
.sym 132715 $false
.sym 132716 pwmIF.counterI[1]
.sym 132717 pwmIF.counterI[0]
.sym 132718 $true
.sym 132719 clk_16mhz$2$2
.sym 132720 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 132827 $false
.sym 132828 $false
.sym 132829 $false
.sym 132830 soc.cpu.pcpi_div.divisor[53]
.sym 132833 $false
.sym 132834 $false
.sym 132835 $false
.sym 132836 soc.cpu.pcpi_div.divisor[20]
.sym 132839 $false
.sym 132840 $false
.sym 132841 $false
.sym 132842 soc.cpu.pcpi_div.divisor[61]
.sym 132845 $false
.sym 132846 $false
.sym 132847 $false
.sym 132848 soc.cpu.pcpi_div.divisor[48]
.sym 132851 $false
.sym 132852 $false
.sym 132853 $false
.sym 132854 soc.cpu.pcpi_div.divisor[42]
.sym 132857 $false
.sym 132858 $false
.sym 132859 $false
.sym 132860 soc.cpu.pcpi_div.divisor[18]
.sym 132863 $false
.sym 132864 $false
.sym 132865 $false
.sym 132866 soc.cpu.pcpi_div.divisor[34]
.sym 132869 $false
.sym 132870 $false
.sym 132871 pwmIF.counterI[0]
.sym 132872 pwmIF.counterI[6]
.sym 132873 $true
.sym 132874 clk_16mhz$2$2
.sym 132875 $abc$72873$auto$alumacc.cc:474:replace_alu$7595.AA[0]$2
.sym 132944 $true
.sym 132981 $auto$alumacc.cc:474:replace_alu$7428.C[1]
.sym 132983 soc.cpu.pcpi_div.dividend[0]
.sym 132984 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[0]
.sym 132987 $auto$alumacc.cc:474:replace_alu$7428.C[2]
.sym 132989 soc.cpu.pcpi_div.dividend[1]
.sym 132990 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[1]
.sym 132993 $auto$alumacc.cc:474:replace_alu$7428.C[3]
.sym 132995 soc.cpu.pcpi_div.dividend[2]
.sym 132996 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[2]
.sym 132999 $auto$alumacc.cc:474:replace_alu$7428.C[4]
.sym 133001 soc.cpu.pcpi_div.dividend[3]
.sym 133002 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[3]
.sym 133005 $auto$alumacc.cc:474:replace_alu$7428.C[5]
.sym 133007 soc.cpu.pcpi_div.dividend[4]
.sym 133008 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[4]
.sym 133011 $auto$alumacc.cc:474:replace_alu$7428.C[6]
.sym 133013 soc.cpu.pcpi_div.dividend[5]
.sym 133014 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[5]
.sym 133017 $auto$alumacc.cc:474:replace_alu$7428.C[7]
.sym 133019 soc.cpu.pcpi_div.dividend[6]
.sym 133020 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[6]
.sym 133023 $auto$alumacc.cc:474:replace_alu$7428.C[8]
.sym 133025 soc.cpu.pcpi_div.dividend[7]
.sym 133026 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[7]
.sym 133099 $auto$alumacc.cc:474:replace_alu$7428.C[8]
.sym 133136 $auto$alumacc.cc:474:replace_alu$7428.C[9]
.sym 133138 soc.cpu.pcpi_div.dividend[8]
.sym 133139 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[8]
.sym 133142 $auto$alumacc.cc:474:replace_alu$7428.C[10]
.sym 133144 soc.cpu.pcpi_div.dividend[9]
.sym 133145 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[9]
.sym 133148 $auto$alumacc.cc:474:replace_alu$7428.C[11]
.sym 133150 soc.cpu.pcpi_div.dividend[10]
.sym 133151 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[10]
.sym 133154 $auto$alumacc.cc:474:replace_alu$7428.C[12]
.sym 133156 soc.cpu.pcpi_div.dividend[11]
.sym 133157 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[11]
.sym 133160 $auto$alumacc.cc:474:replace_alu$7428.C[13]
.sym 133162 soc.cpu.pcpi_div.dividend[12]
.sym 133163 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[12]
.sym 133166 $auto$alumacc.cc:474:replace_alu$7428.C[14]
.sym 133168 soc.cpu.pcpi_div.dividend[13]
.sym 133169 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[13]
.sym 133172 $auto$alumacc.cc:474:replace_alu$7428.C[15]
.sym 133174 soc.cpu.pcpi_div.dividend[14]
.sym 133175 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[14]
.sym 133178 $auto$alumacc.cc:474:replace_alu$7428.C[16]
.sym 133180 soc.cpu.pcpi_div.dividend[15]
.sym 133181 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[15]
.sym 133254 $auto$alumacc.cc:474:replace_alu$7428.C[16]
.sym 133291 $auto$alumacc.cc:474:replace_alu$7428.C[17]
.sym 133293 soc.cpu.pcpi_div.dividend[16]
.sym 133294 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[16]
.sym 133297 $auto$alumacc.cc:474:replace_alu$7428.C[18]
.sym 133299 soc.cpu.pcpi_div.dividend[17]
.sym 133300 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[17]
.sym 133303 $auto$alumacc.cc:474:replace_alu$7428.C[19]
.sym 133305 soc.cpu.pcpi_div.dividend[18]
.sym 133306 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[18]
.sym 133309 $auto$alumacc.cc:474:replace_alu$7428.C[20]
.sym 133311 soc.cpu.pcpi_div.dividend[19]
.sym 133312 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[19]
.sym 133315 $auto$alumacc.cc:474:replace_alu$7428.C[21]
.sym 133317 soc.cpu.pcpi_div.dividend[20]
.sym 133318 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[20]
.sym 133321 $auto$alumacc.cc:474:replace_alu$7428.C[22]
.sym 133323 soc.cpu.pcpi_div.dividend[21]
.sym 133324 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[21]
.sym 133327 $auto$alumacc.cc:474:replace_alu$7428.C[23]
.sym 133329 soc.cpu.pcpi_div.dividend[22]
.sym 133330 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[22]
.sym 133333 $auto$alumacc.cc:474:replace_alu$7428.C[24]
.sym 133335 soc.cpu.pcpi_div.dividend[23]
.sym 133336 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[23]
.sym 133409 $auto$alumacc.cc:474:replace_alu$7428.C[24]
.sym 133446 $auto$alumacc.cc:474:replace_alu$7428.C[25]
.sym 133448 soc.cpu.pcpi_div.dividend[24]
.sym 133449 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[24]
.sym 133452 $auto$alumacc.cc:474:replace_alu$7428.C[26]
.sym 133454 soc.cpu.pcpi_div.dividend[25]
.sym 133455 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[25]
.sym 133458 $auto$alumacc.cc:474:replace_alu$7428.C[27]
.sym 133460 soc.cpu.pcpi_div.dividend[26]
.sym 133461 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[26]
.sym 133464 $auto$alumacc.cc:474:replace_alu$7428.C[28]
.sym 133466 soc.cpu.pcpi_div.dividend[27]
.sym 133467 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[27]
.sym 133470 $auto$alumacc.cc:474:replace_alu$7428.C[29]
.sym 133472 soc.cpu.pcpi_div.dividend[28]
.sym 133473 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[28]
.sym 133476 $auto$alumacc.cc:474:replace_alu$7428.C[30]
.sym 133478 soc.cpu.pcpi_div.dividend[29]
.sym 133479 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[29]
.sym 133482 $auto$alumacc.cc:474:replace_alu$7428.C[31]
.sym 133484 soc.cpu.pcpi_div.dividend[30]
.sym 133485 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[30]
.sym 133488 $auto$alumacc.cc:474:replace_alu$7428.C[32]
.sym 133490 soc.cpu.pcpi_div.dividend[31]
.sym 133491 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[31]
.sym 133564 $auto$alumacc.cc:474:replace_alu$7428.C[32]
.sym 133601 $auto$alumacc.cc:474:replace_alu$7428.C[33]
.sym 133603 $false
.sym 133604 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[32]
.sym 133607 $auto$alumacc.cc:474:replace_alu$7428.C[34]
.sym 133609 $false
.sym 133610 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[33]
.sym 133613 $auto$alumacc.cc:474:replace_alu$7428.C[35]
.sym 133615 $false
.sym 133616 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[34]
.sym 133619 $auto$alumacc.cc:474:replace_alu$7428.C[36]
.sym 133621 $false
.sym 133622 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[35]
.sym 133625 $auto$alumacc.cc:474:replace_alu$7428.C[37]
.sym 133627 $false
.sym 133628 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[36]
.sym 133631 $auto$alumacc.cc:474:replace_alu$7428.C[38]
.sym 133633 $false
.sym 133634 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[37]
.sym 133637 $auto$alumacc.cc:474:replace_alu$7428.C[39]
.sym 133639 $false
.sym 133640 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[38]
.sym 133643 $auto$alumacc.cc:474:replace_alu$7428.C[40]
.sym 133645 $false
.sym 133646 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[39]
.sym 133719 $auto$alumacc.cc:474:replace_alu$7428.C[40]
.sym 133756 $auto$alumacc.cc:474:replace_alu$7428.C[41]
.sym 133758 $false
.sym 133759 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[40]
.sym 133762 $auto$alumacc.cc:474:replace_alu$7428.C[42]
.sym 133764 $false
.sym 133765 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[41]
.sym 133768 $auto$alumacc.cc:474:replace_alu$7428.C[43]
.sym 133770 $false
.sym 133771 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[42]
.sym 133774 $auto$alumacc.cc:474:replace_alu$7428.C[44]
.sym 133776 $false
.sym 133777 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[43]
.sym 133780 $auto$alumacc.cc:474:replace_alu$7428.C[45]
.sym 133782 $false
.sym 133783 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[44]
.sym 133786 $auto$alumacc.cc:474:replace_alu$7428.C[46]
.sym 133788 $false
.sym 133789 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[45]
.sym 133792 $auto$alumacc.cc:474:replace_alu$7428.C[47]
.sym 133794 $false
.sym 133795 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[46]
.sym 133798 $auto$alumacc.cc:474:replace_alu$7428.C[48]
.sym 133800 $false
.sym 133801 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[47]
.sym 133874 $auto$alumacc.cc:474:replace_alu$7428.C[48]
.sym 133911 $auto$alumacc.cc:474:replace_alu$7428.C[49]
.sym 133913 $false
.sym 133914 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[48]
.sym 133917 $auto$alumacc.cc:474:replace_alu$7428.C[50]
.sym 133919 $false
.sym 133920 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[49]
.sym 133923 $auto$alumacc.cc:474:replace_alu$7428.C[51]
.sym 133925 $false
.sym 133926 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[50]
.sym 133929 $auto$alumacc.cc:474:replace_alu$7428.C[52]
.sym 133931 $false
.sym 133932 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[51]
.sym 133935 $auto$alumacc.cc:474:replace_alu$7428.C[53]
.sym 133937 $false
.sym 133938 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[52]
.sym 133941 $auto$alumacc.cc:474:replace_alu$7428.C[54]
.sym 133943 $false
.sym 133944 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[53]
.sym 133947 $auto$alumacc.cc:474:replace_alu$7428.C[55]
.sym 133949 $false
.sym 133950 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[54]
.sym 133953 $auto$alumacc.cc:474:replace_alu$7428.C[56]
.sym 133955 $false
.sym 133956 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[55]
.sym 134029 $auto$alumacc.cc:474:replace_alu$7428.C[56]
.sym 134066 $auto$alumacc.cc:474:replace_alu$7428.C[57]
.sym 134068 $false
.sym 134069 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[56]
.sym 134072 $auto$alumacc.cc:474:replace_alu$7428.C[58]
.sym 134074 $false
.sym 134075 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[57]
.sym 134078 $auto$alumacc.cc:474:replace_alu$7428.C[59]
.sym 134080 $false
.sym 134081 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[58]
.sym 134084 $auto$alumacc.cc:474:replace_alu$7428.C[60]
.sym 134086 $false
.sym 134087 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[59]
.sym 134090 $auto$alumacc.cc:474:replace_alu$7428.C[61]
.sym 134092 $false
.sym 134093 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[60]
.sym 134096 $auto$alumacc.cc:474:replace_alu$7428.C[62]
.sym 134098 $false
.sym 134099 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[61]
.sym 134102 $abc$72873$auto$alumacc.cc:491:replace_alu$7430[62]$2
.sym 134104 $false
.sym 134105 $abc$72873$auto$alumacc.cc:474:replace_alu$7428.BB[62]
.sym 134112 $abc$72873$auto$alumacc.cc:491:replace_alu$7430[62]$2
.sym 134231 flash_io3_do
.sym 134233 flash_io3_oe
.sym 134382 uart_out$2
.sym 134681 $abc$72873$auto$dff2dffe.cc:175:make_patterns_logic$60456
.sym 134711 soc.cpu.pcpi_div.start
.sym 134834 pwmIB.pwm_counter
