

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
7 non-gated/non-generated clock tree(s) driving 1022 clock pin(s) of sequential element(s)
9 gated/generated clock tree(s) driving 17952 clock pin(s) of sequential element(s)
0 instances converted, 17952 sequential instances remain driven by gated/generated clocks

================================================================================================== Non-Gated/Non-Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element                                                                     Drive Element Type                   Fanout     Sample Instance                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0007       INBUF_DIFF_0_0                                                                      INBUF_DIFF                           2          Synchronizer_0.Chain[0]                                                        
@K:CKID0011       DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0       clock definition on XCVR_8B10B       291        DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0  
@K:CKID0012       DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       291        DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0013       FTDI_CLK                                                                            clock definition on port             248        Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.AF_DATA_Buffer[18]     
@K:CKID0014       DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0       clock definition on XCVR_8B10B       93         DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0  
@K:CKID0015       DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       93         DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0016       Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160                                     clock definition on OSC_RC160MHZ     4          Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.I_CD                             
=====================================================================================================================================================================================================================================
==================================================================================================================================================== Gated/Generated Clocks ====================================================================================================================================================
Clock Tree ID     Driving Element                                                                                       Drive Element Type                 Fanout     Sample Instance                                                                                   Explanation                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                      PLL                                16836      Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_11                                          No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0002       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                      PLL                                1046       Clock_Reset_0.Synchronizer_0.Chain[0]                                                             No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0003       DataSource_Transcievers_0.OneLane_Transciever_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0_RNO       CFG4                               1          DataSource_Transcievers_0.OneLane_Transciever_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0       No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0004       DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0_RNO     CFG4                               1          DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0005       DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0_RNO      CFG4                               1          DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0      No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0006       DataSource_Transcievers_0.OneLane_NoTRV_test_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0_RNO        CFG4                               1          DataSource_Transcievers_0.OneLane_NoTRV_test_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0        No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0008       Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.I_CD                                                    clock definition on ICB_CLKDIV     2          DataSource_Transcievers_0.Synchronizer_0_2.Chain[0]                                               No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0009       DataSource_Transcievers_0.OneLane_Transciever_0.CTRL_CLK                                              clock definition on port           32         DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN1             No gated clock conversion method for cell cell:ACG4.DFN1
@K:CKID0010       DataSource_Transcievers_0.OneLane_Transciever_0_0.CTRL_CLK                                            clock definition on port           32         DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN1           No gated clock conversion method for cell cell:ACG4.DFN1
================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

