--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml wave_gen.twx wave_gen.ncd -o wave_gen.twr wave_gen.pcf -ucf
wave_gen_timing.ucf -ucf wave_gen_pins.ucf

Design file:              wave_gen.ncd
Physical constraint file: wave_gen.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-2 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "uart_rx_i0/meta_harden_rxd_i0/signal_meta" MAXDELAY = 2 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.712ns.
--------------------------------------------------------------------------------
Slack:                  1.288ns uart_rx_i0/meta_harden_rxd_i0/signal_meta
Report:    0.712ns delay meets   2.000ns timing constraint by 1.288ns
From                              To                                Delay(ns)
SLICE_X33Y74.AQ                   SLICE_X32Y74.DX                       0.712  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta" 
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.857ns.
--------------------------------------------------------------------------------
Slack:                  1.143ns clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta
Report:    0.857ns delay meets   2.000ns timing constraint by 1.143ns
From                              To                                Delay(ns)
SLICE_X17Y30.AQ                   SLICE_X17Y30.DX                       0.857  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkx_spd_i0/meta_harden_bus_new_i0/signal_meta" 
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.598ns.
--------------------------------------------------------------------------------
Slack:                  1.402ns clkx_spd_i0/meta_harden_bus_new_i0/signal_meta
Report:    0.598ns delay meets   2.000ns timing constraint by 1.402ns
From                              To                                Delay(ns)
SLICE_X26Y36.CQ                   SLICE_X26Y36.DX                       0.598  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkx_pre_i0/meta_harden_bus_new_i0/signal_meta" 
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.822ns.
--------------------------------------------------------------------------------
Slack:                  1.178ns clkx_pre_i0/meta_harden_bus_new_i0/signal_meta
Report:    0.822ns delay meets   2.000ns timing constraint by 1.178ns
From                              To                                Delay(ns)
SLICE_X24Y42.AQ                   SLICE_X24Y42.A5                       0.822  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta" MAXDELAY = 2      
   ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.488ns.
--------------------------------------------------------------------------------
Slack:                  0.512ns lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta
Report:    1.488ns delay meets   2.000ns timing constraint by 0.512ns
From                              To                                Delay(ns)
SLICE_X52Y108.BQ                  SLICE_X45Y98.BX                       1.488  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta" 
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.714ns.
--------------------------------------------------------------------------------
Slack:                  1.286ns samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta
Report:    0.714ns delay meets   2.000ns timing constraint by 1.286ns
From                              To                                Delay(ns)
SLICE_X24Y46.AQ                   SLICE_X25Y40.AX                       0.714  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 37.037 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min low pulse limit / (low pulse / period)))
  Period: 37.037ns
  Low pulse: 18.518ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen_i0/clk_core_i0/dcm_sp_inst/CLKIN
  Logical resource: clk_gen_i0/clk_core_i0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen_i0/clk_core_i0/dcm_sp_inst/CLKIN
  Logical resource: clk_gen_i0/clk_core_i0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 33.037ns (period - min period limit)
  Period: 37.037ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen_i0/clk_core_i0/dcm_sp_inst/CLKIN
  Logical resource: clk_gen_i0/clk_core_i0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_i0_clk_core_i0_clk0 = PERIOD TIMEGRP 
"clk_gen_i0_clk_core_i0_clk0"         TS_clk_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7129 paths analyzed, 1234 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.454ns.
--------------------------------------------------------------------------------

Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y38.DIA0), 70 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_3 (FF)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          37.037ns
  Data Path Delay:      9.294ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.708 - 0.733)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_3 to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.CQ      Tcko                  0.525   send_resp_data<3>
                                                       cmd_parse_i0/send_resp_data_3
    SLICE_X12Y54.D2      net (fanout=42)       2.191   send_resp_data<3>
    SLICE_X12Y54.CMUX    Topdc                 0.402   resp_gen_i0/Mmux_char_fifo_din15
                                                       resp_gen_i0/Mmux_char_fifo_din15_F
                                                       resp_gen_i0/Mmux_char_fifo_din15
    SLICE_X12Y55.D3      net (fanout=1)        1.205   resp_gen_i0/Mmux_char_fifo_din15
    SLICE_X12Y55.CMUX    Topdc                 0.402   resp_gen_i0/Mmux_char_fifo_din35
                                                       resp_gen_i0/Mmux_char_fifo_din111_F
                                                       resp_gen_i0/Mmux_char_fifo_din111
    SLICE_X19Y57.A1      net (fanout=1)        1.442   resp_gen_i0/Mmux_char_fifo_din111
    SLICE_X19Y57.A       Tilo                  0.259   resp_gen_i0/Mmux_char_fifo_din112
                                                       resp_gen_i0/Mmux_char_fifo_din114
    RAMB16_X2Y38.DIA0    net (fanout=1)        2.568   char_fifo_din<0>
    RAMB16_X2Y38.CLKA    Trdck_DIA             0.300   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (1.888ns logic, 7.406ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_3 (FF)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          37.037ns
  Data Path Delay:      8.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.708 - 0.733)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_3 to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.CQ      Tcko                  0.525   send_resp_data<3>
                                                       cmd_parse_i0/send_resp_data_3
    SLICE_X12Y54.C3      net (fanout=42)       1.777   send_resp_data<3>
    SLICE_X12Y54.CMUX    Tilo                  0.403   resp_gen_i0/Mmux_char_fifo_din15
                                                       resp_gen_i0/Mmux_char_fifo_din15_G
                                                       resp_gen_i0/Mmux_char_fifo_din15
    SLICE_X12Y55.D3      net (fanout=1)        1.205   resp_gen_i0/Mmux_char_fifo_din15
    SLICE_X12Y55.CMUX    Topdc                 0.402   resp_gen_i0/Mmux_char_fifo_din35
                                                       resp_gen_i0/Mmux_char_fifo_din111_F
                                                       resp_gen_i0/Mmux_char_fifo_din111
    SLICE_X19Y57.A1      net (fanout=1)        1.442   resp_gen_i0/Mmux_char_fifo_din111
    SLICE_X19Y57.A       Tilo                  0.259   resp_gen_i0/Mmux_char_fifo_din112
                                                       resp_gen_i0/Mmux_char_fifo_din114
    RAMB16_X2Y38.DIA0    net (fanout=1)        2.568   char_fifo_din<0>
    RAMB16_X2Y38.CLKA    Trdck_DIA             0.300   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.881ns (1.889ns logic, 6.992ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_0 (FF)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          37.037ns
  Data Path Delay:      8.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.708 - 0.731)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_0 to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.AQ      Tcko                  0.430   send_resp_data<1>
                                                       cmd_parse_i0/send_resp_data_0
    SLICE_X12Y54.C1      net (fanout=6)        1.746   send_resp_data<0>
    SLICE_X12Y54.CMUX    Tilo                  0.403   resp_gen_i0/Mmux_char_fifo_din15
                                                       resp_gen_i0/Mmux_char_fifo_din15_G
                                                       resp_gen_i0/Mmux_char_fifo_din15
    SLICE_X12Y55.D3      net (fanout=1)        1.205   resp_gen_i0/Mmux_char_fifo_din15
    SLICE_X12Y55.CMUX    Topdc                 0.402   resp_gen_i0/Mmux_char_fifo_din35
                                                       resp_gen_i0/Mmux_char_fifo_din111_F
                                                       resp_gen_i0/Mmux_char_fifo_din111
    SLICE_X19Y57.A1      net (fanout=1)        1.442   resp_gen_i0/Mmux_char_fifo_din111
    SLICE_X19Y57.A       Tilo                  0.259   resp_gen_i0/Mmux_char_fifo_din112
                                                       resp_gen_i0/Mmux_char_fifo_din114
    RAMB16_X2Y38.DIA0    net (fanout=1)        2.568   char_fifo_din<0>
    RAMB16_X2Y38.CLKA    Trdck_DIA             0.300   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.755ns (1.794ns logic, 6.961ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y38.DIA6), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_2 (FF)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          37.037ns
  Data Path Delay:      9.182ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.708 - 0.733)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_2 to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.AQ      Tcko                  0.525   send_resp_data<3>
                                                       cmd_parse_i0/send_resp_data_2
    SLICE_X17Y56.D1      net (fanout=27)       2.154   send_resp_data<2>
    SLICE_X17Y56.D       Tilo                  0.259   resp_gen_i0/char_cnt<3>
                                                       resp_gen_i0/Mmux_char_fifo_din4141
    SLICE_X13Y54.A3      net (fanout=2)        0.887   resp_gen_i0/Mmux_char_fifo_din414
    SLICE_X13Y54.A       Tilo                  0.259   resp_gen_i0/Madd_n0142_lut<3>
                                                       resp_gen_i0/Mmux_char_fifo_din72
    SLICE_X19Y56.C2      net (fanout=1)        1.204   resp_gen_i0/Mmux_char_fifo_din72
    SLICE_X19Y56.C       Tilo                  0.259   resp_gen_i0/Mmux_char_fifo_din73
                                                       resp_gen_i0/Mmux_char_fifo_din75
    SLICE_X19Y56.B4      net (fanout=1)        0.352   resp_gen_i0/Mmux_char_fifo_din75
    SLICE_X19Y56.B       Tilo                  0.259   resp_gen_i0/Mmux_char_fifo_din73
                                                       resp_gen_i0/Mmux_char_fifo_din77
    RAMB16_X2Y38.DIA6    net (fanout=1)        2.724   char_fifo_din<6>
    RAMB16_X2Y38.CLKA    Trdck_DIA             0.300   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.182ns (1.861ns logic, 7.321ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_1 (FF)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          37.037ns
  Data Path Delay:      8.670ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.708 - 0.731)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_1 to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   send_resp_data<1>
                                                       cmd_parse_i0/send_resp_data_1
    SLICE_X17Y56.D5      net (fanout=10)       1.737   send_resp_data<1>
    SLICE_X17Y56.D       Tilo                  0.259   resp_gen_i0/char_cnt<3>
                                                       resp_gen_i0/Mmux_char_fifo_din4141
    SLICE_X13Y54.A3      net (fanout=2)        0.887   resp_gen_i0/Mmux_char_fifo_din414
    SLICE_X13Y54.A       Tilo                  0.259   resp_gen_i0/Madd_n0142_lut<3>
                                                       resp_gen_i0/Mmux_char_fifo_din72
    SLICE_X19Y56.C2      net (fanout=1)        1.204   resp_gen_i0/Mmux_char_fifo_din72
    SLICE_X19Y56.C       Tilo                  0.259   resp_gen_i0/Mmux_char_fifo_din73
                                                       resp_gen_i0/Mmux_char_fifo_din75
    SLICE_X19Y56.B4      net (fanout=1)        0.352   resp_gen_i0/Mmux_char_fifo_din75
    SLICE_X19Y56.B       Tilo                  0.259   resp_gen_i0/Mmux_char_fifo_din73
                                                       resp_gen_i0/Mmux_char_fifo_din77
    RAMB16_X2Y38.DIA6    net (fanout=1)        2.724   char_fifo_din<6>
    RAMB16_X2Y38.CLKA    Trdck_DIA             0.300   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.670ns (1.766ns logic, 6.904ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resp_gen_i0/to_bcd_i0/bcd_out_11 (FF)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          37.037ns
  Data Path Delay:      8.523ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.708 - 0.758)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: resp_gen_i0/to_bcd_i0/bcd_out_11 to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.BQ       Tcko                  0.525   resp_gen_i0/Madd_n0146_cy<0>
                                                       resp_gen_i0/to_bcd_i0/bcd_out_11
    SLICE_X10Y55.D4      net (fanout=4)        0.851   resp_gen_i0/Madd_n0146_lut<3>
    SLICE_X10Y55.D       Tilo                  0.254   resp_gen_i0/Mmux_char_fifo_din11322
                                                       resp_gen_i0/Mmux_char_fifo_din113221
    SLICE_X10Y55.C4      net (fanout=2)        0.461   resp_gen_i0/Mmux_char_fifo_din11322
    SLICE_X10Y55.CMUX    Tilo                  0.326   resp_gen_i0/Mmux_char_fifo_din11322
                                                       resp_gen_i0/Mmux_char_fifo_din711
    SLICE_X10Y55.A5      net (fanout=1)        0.894   resp_gen_i0/Mmux_char_fifo_din71
    SLICE_X10Y55.A       Tilo                  0.254   resp_gen_i0/Mmux_char_fifo_din11322
                                                       resp_gen_i0/Mmux_char_fifo_din74
    SLICE_X19Y56.C3      net (fanout=1)        1.064   resp_gen_i0/Mmux_char_fifo_din74
    SLICE_X19Y56.C       Tilo                  0.259   resp_gen_i0/Mmux_char_fifo_din73
                                                       resp_gen_i0/Mmux_char_fifo_din75
    SLICE_X19Y56.B4      net (fanout=1)        0.352   resp_gen_i0/Mmux_char_fifo_din75
    SLICE_X19Y56.B       Tilo                  0.259   resp_gen_i0/Mmux_char_fifo_din73
                                                       resp_gen_i0/Mmux_char_fifo_din77
    RAMB16_X2Y38.DIA6    net (fanout=1)        2.724   char_fifo_din<6>
    RAMB16_X2Y38.CLKA    Trdck_DIA             0.300   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.523ns (2.177ns logic, 6.346ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y38.DIA4), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_7 (FF)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          37.037ns
  Data Path Delay:      9.085ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.708 - 0.736)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_7 to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.476   send_resp_data<7>
                                                       cmd_parse_i0/send_resp_data_7
    SLICE_X14Y54.D4      net (fanout=30)       2.102   send_resp_data<7>
    SLICE_X14Y54.D       Tilo                  0.254   resp_gen_i0/Mmux_char_fifo_din1121
                                                       resp_gen_i0/Mmux_char_fifo_din11211
    SLICE_X14Y55.A3      net (fanout=1)        0.542   resp_gen_i0/Mmux_char_fifo_din1121
    SLICE_X14Y55.A       Tilo                  0.254   resp_gen_i0/Mmux_char_fifo_din1134
                                                       resp_gen_i0/Mmux_char_fifo_din51
    SLICE_X14Y55.D3      net (fanout=1)        0.361   resp_gen_i0/Mmux_char_fifo_din5
    SLICE_X14Y55.CMUX    Topdc                 0.456   resp_gen_i0/Mmux_char_fifo_din1134
                                                       resp_gen_i0/Mmux_char_fifo_din54_F
                                                       resp_gen_i0/Mmux_char_fifo_din54
    SLICE_X21Y56.A6      net (fanout=1)        0.772   resp_gen_i0/Mmux_char_fifo_din53
    SLICE_X21Y56.A       Tilo                  0.259   send_char<7>
                                                       resp_gen_i0/Mmux_char_fifo_din55
    SLICE_X21Y56.B5      net (fanout=1)        0.440   resp_gen_i0/Mmux_char_fifo_din54
    SLICE_X21Y56.BMUX    Tilo                  0.337   send_char<7>
                                                       resp_gen_i0/Mmux_char_fifo_din56
    RAMB16_X2Y38.DIA4    net (fanout=1)        2.532   char_fifo_din<4>
    RAMB16_X2Y38.CLKA    Trdck_DIA             0.300   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.085ns (2.336ns logic, 6.749ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_11 (FF)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          37.037ns
  Data Path Delay:      8.915ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.708 - 0.734)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_11 to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.CQ      Tcko                  0.525   send_resp_data<12>
                                                       cmd_parse_i0/send_resp_data_11
    SLICE_X16Y55.D1      net (fanout=32)       1.931   send_resp_data<11>
    SLICE_X16Y55.D       Tilo                  0.235   resp_gen_i0/Mmux_char_fifo_din1111
                                                       resp_gen_i0/Mmux_char_fifo_din11111
    SLICE_X14Y55.A4      net (fanout=1)        0.513   resp_gen_i0/Mmux_char_fifo_din1111
    SLICE_X14Y55.A       Tilo                  0.254   resp_gen_i0/Mmux_char_fifo_din1134
                                                       resp_gen_i0/Mmux_char_fifo_din51
    SLICE_X14Y55.D3      net (fanout=1)        0.361   resp_gen_i0/Mmux_char_fifo_din5
    SLICE_X14Y55.CMUX    Topdc                 0.456   resp_gen_i0/Mmux_char_fifo_din1134
                                                       resp_gen_i0/Mmux_char_fifo_din54_F
                                                       resp_gen_i0/Mmux_char_fifo_din54
    SLICE_X21Y56.A6      net (fanout=1)        0.772   resp_gen_i0/Mmux_char_fifo_din53
    SLICE_X21Y56.A       Tilo                  0.259   send_char<7>
                                                       resp_gen_i0/Mmux_char_fifo_din55
    SLICE_X21Y56.B5      net (fanout=1)        0.440   resp_gen_i0/Mmux_char_fifo_din54
    SLICE_X21Y56.BMUX    Tilo                  0.337   send_char<7>
                                                       resp_gen_i0/Mmux_char_fifo_din56
    RAMB16_X2Y38.DIA4    net (fanout=1)        2.532   char_fifo_din<4>
    RAMB16_X2Y38.CLKA    Trdck_DIA             0.300   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.915ns (2.366ns logic, 6.549ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_15 (FF)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          37.037ns
  Data Path Delay:      8.910ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.708 - 0.735)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_15 to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.476   send_resp_data<15>
                                                       cmd_parse_i0/send_resp_data_15
    SLICE_X16Y42.D3      net (fanout=20)       0.812   send_resp_data<15>
    SLICE_X16Y42.D       Tilo                  0.235   send_resp_data<15>
                                                       resp_gen_i0/Mmux_char_fifo_din1211
    SLICE_X14Y55.A2      net (fanout=2)        1.676   resp_gen_i0/Mmux_char_fifo_din121
    SLICE_X14Y55.A       Tilo                  0.254   resp_gen_i0/Mmux_char_fifo_din1134
                                                       resp_gen_i0/Mmux_char_fifo_din51
    SLICE_X14Y55.D3      net (fanout=1)        0.361   resp_gen_i0/Mmux_char_fifo_din5
    SLICE_X14Y55.CMUX    Topdc                 0.456   resp_gen_i0/Mmux_char_fifo_din1134
                                                       resp_gen_i0/Mmux_char_fifo_din54_F
                                                       resp_gen_i0/Mmux_char_fifo_din54
    SLICE_X21Y56.A6      net (fanout=1)        0.772   resp_gen_i0/Mmux_char_fifo_din53
    SLICE_X21Y56.A       Tilo                  0.259   send_char<7>
                                                       resp_gen_i0/Mmux_char_fifo_din55
    SLICE_X21Y56.B5      net (fanout=1)        0.440   resp_gen_i0/Mmux_char_fifo_din54
    SLICE_X21Y56.BMUX    Tilo                  0.337   send_char<7>
                                                       resp_gen_i0/Mmux_char_fifo_din56
    RAMB16_X2Y38.DIA4    net (fanout=1)        2.532   char_fifo_din<4>
    RAMB16_X2Y38.CLKA    Trdck_DIA             0.300   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.910ns (2.317ns logic, 6.593ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_i0_clk_core_i0_clk0 = PERIOD TIMEGRP "clk_gen_i0_clk_core_i0_clk0"
        TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd_parse_i0/cmd_samp_ram_addr_5 (FF)
  Destination:          samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.070 - 0.067)
  Source Clock:         clk_rx rising at 37.037ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd_parse_i0/cmd_samp_ram_addr_5 to samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.200   cmd_samp_ram_addr<7>
                                                       cmd_parse_i0/cmd_samp_ram_addr_5
    RAMB16_X1Y18.ADDRA9  net (fanout=2)        0.131   cmd_samp_ram_addr<5>
    RAMB16_X1Y18.CLKA    Trckc_ADDRA (-Th)     0.066   samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.134ns logic, 0.131ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd_parse_i0/cmd_samp_ram_addr_6 (FF)
  Destination:          samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.070 - 0.067)
  Source Clock:         clk_rx rising at 37.037ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd_parse_i0/cmd_samp_ram_addr_6 to samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.CQ      Tcko                  0.200   cmd_samp_ram_addr<7>
                                                       cmd_parse_i0/cmd_samp_ram_addr_6
    RAMB16_X1Y18.ADDRA10 net (fanout=2)        0.132   cmd_samp_ram_addr<6>
    RAMB16_X1Y18.CLKA    Trckc_ADDRA (-Th)     0.066   samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.134ns logic, 0.132ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd_parse_i0/cmd_samp_ram_din_1 (FF)
  Destination:          samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.070 - 0.069)
  Source Clock:         clk_rx rising at 37.037ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd_parse_i0/cmd_samp_ram_din_1 to samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.198   cmd_samp_ram_din<3>
                                                       cmd_parse_i0/cmd_samp_ram_din_1
    RAMB16_X1Y18.DIA1    net (fanout=1)        0.125   cmd_samp_ram_din<1>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.145ns logic, 0.125ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_i0_clk_core_i0_clk0 = PERIOD TIMEGRP "clk_gen_i0_clk_core_i0_clk0"
        TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 33.467ns (period - min period limit)
  Period: 37.037ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_rx
--------------------------------------------------------------------------------
Slack: 33.467ns (period - min period limit)
  Period: 37.037ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y38.CLKA
  Clock network: clk_rx
--------------------------------------------------------------------------------
Slack: 34.371ns (period - min period limit)
  Period: 37.037ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_gen_i0/clk_core_i0/clkout1_buf/I0
  Logical resource: clk_gen_i0/clk_core_i0/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen_i0/clk_core_i0/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_to_bcd = MAXDELAY FROM TIMEGRP "TNM_send_resp_data" TO 
TIMEGRP         "TNM_to_bcd_flops" TS_clk_gen_i0_clk_core_i0_clk0 * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 154573712 paths analyzed, 90 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  21.368ns.
--------------------------------------------------------------------------------

Paths for end point resp_gen_i0/to_bcd_i0/bcd_out_3 (SLICE_X9Y55.A2), 3558947 paths
--------------------------------------------------------------------------------
Slack (setup paths):    52.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_7 (FF)
  Destination:          resp_gen_i0/to_bcd_i0/bcd_out_3 (FF)
  Requirement:          74.074ns
  Data Path Delay:      21.220ns (Levels of Logic = 13)
  Clock Path Skew:      -0.013ns (0.626 - 0.639)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_7 to resp_gen_i0/to_bcd_i0/bcd_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.476   send_resp_data<7>
                                                       cmd_parse_i0/send_resp_data_7
    SLICE_X2Y44.B3       net (fanout=30)       2.848   send_resp_data<7>
    SLICE_X2Y44.B        Tilo                  0.254   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT<13:0>_cy<7>11
    SLICE_X2Y44.D1       net (fanout=7)        0.609   resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT<13:0>_cy<7>
    SLICE_X2Y44.D        Tilo                  0.254   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1
    SLICE_X9Y46.D3       net (fanout=5)        1.553   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
    SLICE_X9Y46.D        Tilo                  0.259   resp_gen_i0/bcd_out<18>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig431
    SLICE_X6Y41.B2       net (fanout=10)       1.463   resp_gen_i0/to_bcd_i0/dig4<2>
    SLICE_X6Y41.B        Tilo                  0.254   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn437
    SLICE_X0Y46.C3       net (fanout=10)       1.902   resp_gen_i0/to_bcd_i0/rmn4<10>
    SLICE_X0Y46.C        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N176
                                                       resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1_SW1
    SLICE_X1Y48.A3       net (fanout=1)        0.982   resp_gen_i0/to_bcd_i0/N153
    SLICE_X1Y48.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/N22
                                                       resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1
    SLICE_X6Y50.C1       net (fanout=16)       1.792   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o
    SLICE_X6Y50.C        Tilo                  0.255   resp_gen_i0/to_bcd_i0/Mmux_rmn3184
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3184
    SLICE_X4Y50.B1       net (fanout=1)        0.747   resp_gen_i0/to_bcd_i0/Mmux_rmn3184
    SLICE_X4Y50.B        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N51
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3188
    SLICE_X1Y53.A2       net (fanout=28)       1.680   resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT<6:0>_lut<5>
    SLICE_X1Y53.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/N128
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o211_SW0
    SLICE_X3Y53.A5       net (fanout=1)        0.434   resp_gen_i0/to_bcd_i0/N128
    SLICE_X3Y53.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/Mmux_rmn221
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o11
    SLICE_X6Y54.A3       net (fanout=14)       1.251   resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o
    SLICE_X6Y54.A        Tilo                  0.254   resp_gen_i0/Madd_n0146_cy<0>
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn2125_SW3
    SLICE_X5Y54.A3       net (fanout=1)        0.563   resp_gen_i0/to_bcd_i0/N119
    SLICE_X5Y54.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/GND_21_o_rmn3[9]_LessThan_77_o
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn2125
    SLICE_X9Y55.A2       net (fanout=6)        1.511   resp_gen_i0/to_bcd_i0/Msub_rmn2[6]_GND_21_o_sub_104_OUT<3:0>_lut<3>
    SLICE_X9Y55.CLK      Tas                   0.373   resp_gen_i0/Madd_n0154_lut<3>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig0121
                                                       resp_gen_i0/to_bcd_i0/bcd_out_3
    -------------------------------------------------  ---------------------------
    Total                                     21.220ns (3.885ns logic, 17.335ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    53.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_12 (FF)
  Destination:          resp_gen_i0/to_bcd_i0/bcd_out_3 (FF)
  Requirement:          74.074ns
  Data Path Delay:      20.800ns (Levels of Logic = 13)
  Clock Path Skew:      -0.011ns (0.626 - 0.637)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_12 to resp_gen_i0/to_bcd_i0/bcd_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.DQ      Tcko                  0.525   send_resp_data<12>
                                                       cmd_parse_i0/send_resp_data_12
    SLICE_X2Y44.C2       net (fanout=25)       2.093   send_resp_data<12>
    SLICE_X2Y44.C        Tilo                  0.255   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_SW2
    SLICE_X2Y44.D2       net (fanout=2)        0.894   resp_gen_i0/to_bcd_i0/N87
    SLICE_X2Y44.D        Tilo                  0.254   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1
    SLICE_X9Y46.D3       net (fanout=5)        1.553   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
    SLICE_X9Y46.D        Tilo                  0.259   resp_gen_i0/bcd_out<18>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig431
    SLICE_X6Y41.B2       net (fanout=10)       1.463   resp_gen_i0/to_bcd_i0/dig4<2>
    SLICE_X6Y41.B        Tilo                  0.254   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn437
    SLICE_X0Y46.C3       net (fanout=10)       1.902   resp_gen_i0/to_bcd_i0/rmn4<10>
    SLICE_X0Y46.C        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N176
                                                       resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1_SW1
    SLICE_X1Y48.A3       net (fanout=1)        0.982   resp_gen_i0/to_bcd_i0/N153
    SLICE_X1Y48.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/N22
                                                       resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1
    SLICE_X6Y50.C1       net (fanout=16)       1.792   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o
    SLICE_X6Y50.C        Tilo                  0.255   resp_gen_i0/to_bcd_i0/Mmux_rmn3184
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3184
    SLICE_X4Y50.B1       net (fanout=1)        0.747   resp_gen_i0/to_bcd_i0/Mmux_rmn3184
    SLICE_X4Y50.B        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N51
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3188
    SLICE_X1Y53.A2       net (fanout=28)       1.680   resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT<6:0>_lut<5>
    SLICE_X1Y53.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/N128
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o211_SW0
    SLICE_X3Y53.A5       net (fanout=1)        0.434   resp_gen_i0/to_bcd_i0/N128
    SLICE_X3Y53.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/Mmux_rmn221
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o11
    SLICE_X6Y54.A3       net (fanout=14)       1.251   resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o
    SLICE_X6Y54.A        Tilo                  0.254   resp_gen_i0/Madd_n0146_cy<0>
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn2125_SW3
    SLICE_X5Y54.A3       net (fanout=1)        0.563   resp_gen_i0/to_bcd_i0/N119
    SLICE_X5Y54.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/GND_21_o_rmn3[9]_LessThan_77_o
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn2125
    SLICE_X9Y55.A2       net (fanout=6)        1.511   resp_gen_i0/to_bcd_i0/Msub_rmn2[6]_GND_21_o_sub_104_OUT<3:0>_lut<3>
    SLICE_X9Y55.CLK      Tas                   0.373   resp_gen_i0/Madd_n0154_lut<3>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig0121
                                                       resp_gen_i0/to_bcd_i0/bcd_out_3
    -------------------------------------------------  ---------------------------
    Total                                     20.800ns (3.935ns logic, 16.865ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    53.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_13 (FF)
  Destination:          resp_gen_i0/to_bcd_i0/bcd_out_3 (FF)
  Requirement:          74.074ns
  Data Path Delay:      20.707ns (Levels of Logic = 13)
  Clock Path Skew:      -0.012ns (0.626 - 0.638)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_13 to resp_gen_i0/to_bcd_i0/bcd_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.AQ      Tcko                  0.476   send_resp_data<15>
                                                       cmd_parse_i0/send_resp_data_13
    SLICE_X2Y44.C1       net (fanout=26)       2.049   send_resp_data<13>
    SLICE_X2Y44.C        Tilo                  0.255   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_SW2
    SLICE_X2Y44.D2       net (fanout=2)        0.894   resp_gen_i0/to_bcd_i0/N87
    SLICE_X2Y44.D        Tilo                  0.254   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1
    SLICE_X9Y46.D3       net (fanout=5)        1.553   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
    SLICE_X9Y46.D        Tilo                  0.259   resp_gen_i0/bcd_out<18>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig431
    SLICE_X6Y41.B2       net (fanout=10)       1.463   resp_gen_i0/to_bcd_i0/dig4<2>
    SLICE_X6Y41.B        Tilo                  0.254   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn437
    SLICE_X0Y46.C3       net (fanout=10)       1.902   resp_gen_i0/to_bcd_i0/rmn4<10>
    SLICE_X0Y46.C        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N176
                                                       resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1_SW1
    SLICE_X1Y48.A3       net (fanout=1)        0.982   resp_gen_i0/to_bcd_i0/N153
    SLICE_X1Y48.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/N22
                                                       resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1
    SLICE_X6Y50.C1       net (fanout=16)       1.792   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o
    SLICE_X6Y50.C        Tilo                  0.255   resp_gen_i0/to_bcd_i0/Mmux_rmn3184
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3184
    SLICE_X4Y50.B1       net (fanout=1)        0.747   resp_gen_i0/to_bcd_i0/Mmux_rmn3184
    SLICE_X4Y50.B        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N51
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3188
    SLICE_X1Y53.A2       net (fanout=28)       1.680   resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT<6:0>_lut<5>
    SLICE_X1Y53.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/N128
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o211_SW0
    SLICE_X3Y53.A5       net (fanout=1)        0.434   resp_gen_i0/to_bcd_i0/N128
    SLICE_X3Y53.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/Mmux_rmn221
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o11
    SLICE_X6Y54.A3       net (fanout=14)       1.251   resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o
    SLICE_X6Y54.A        Tilo                  0.254   resp_gen_i0/Madd_n0146_cy<0>
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn2125_SW3
    SLICE_X5Y54.A3       net (fanout=1)        0.563   resp_gen_i0/to_bcd_i0/N119
    SLICE_X5Y54.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/GND_21_o_rmn3[9]_LessThan_77_o
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn2125
    SLICE_X9Y55.A2       net (fanout=6)        1.511   resp_gen_i0/to_bcd_i0/Msub_rmn2[6]_GND_21_o_sub_104_OUT<3:0>_lut<3>
    SLICE_X9Y55.CLK      Tas                   0.373   resp_gen_i0/Madd_n0154_lut<3>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig0121
                                                       resp_gen_i0/to_bcd_i0/bcd_out_3
    -------------------------------------------------  ---------------------------
    Total                                     20.707ns (3.886ns logic, 16.821ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point resp_gen_i0/to_bcd_i0/bcd_out_3 (SLICE_X9Y55.A1), 6554383 paths
--------------------------------------------------------------------------------
Slack (setup paths):    52.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_7 (FF)
  Destination:          resp_gen_i0/to_bcd_i0/bcd_out_3 (FF)
  Requirement:          74.074ns
  Data Path Delay:      21.214ns (Levels of Logic = 13)
  Clock Path Skew:      -0.013ns (0.626 - 0.639)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_7 to resp_gen_i0/to_bcd_i0/bcd_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.476   send_resp_data<7>
                                                       cmd_parse_i0/send_resp_data_7
    SLICE_X2Y44.B3       net (fanout=30)       2.848   send_resp_data<7>
    SLICE_X2Y44.B        Tilo                  0.254   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT<13:0>_cy<7>11
    SLICE_X2Y44.D1       net (fanout=7)        0.609   resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT<13:0>_cy<7>
    SLICE_X2Y44.D        Tilo                  0.254   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1
    SLICE_X9Y46.D3       net (fanout=5)        1.553   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
    SLICE_X9Y46.D        Tilo                  0.259   resp_gen_i0/bcd_out<18>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig431
    SLICE_X6Y41.B2       net (fanout=10)       1.463   resp_gen_i0/to_bcd_i0/dig4<2>
    SLICE_X6Y41.B        Tilo                  0.254   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn437
    SLICE_X0Y46.C3       net (fanout=10)       1.902   resp_gen_i0/to_bcd_i0/rmn4<10>
    SLICE_X0Y46.C        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N176
                                                       resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1_SW1
    SLICE_X1Y48.A3       net (fanout=1)        0.982   resp_gen_i0/to_bcd_i0/N153
    SLICE_X1Y48.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/N22
                                                       resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1
    SLICE_X6Y50.C1       net (fanout=16)       1.792   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o
    SLICE_X6Y50.C        Tilo                  0.255   resp_gen_i0/to_bcd_i0/Mmux_rmn3184
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3184
    SLICE_X4Y50.B1       net (fanout=1)        0.747   resp_gen_i0/to_bcd_i0/Mmux_rmn3184
    SLICE_X4Y50.B        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N51
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3188
    SLICE_X1Y53.A2       net (fanout=28)       1.680   resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT<6:0>_lut<5>
    SLICE_X1Y53.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/N128
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o211_SW0
    SLICE_X3Y53.A5       net (fanout=1)        0.434   resp_gen_i0/to_bcd_i0/N128
    SLICE_X3Y53.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/Mmux_rmn221
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o11
    SLICE_X5Y52.D3       net (fanout=14)       1.270   resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o
    SLICE_X5Y52.D        Tilo                  0.259   resp_gen_i0/Madd_n0150_lut<3>
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn2156
    SLICE_X5Y52.B2       net (fanout=1)        0.543   resp_gen_i0/to_bcd_i0/Mmux_rmn2156
    SLICE_X5Y52.B        Tilo                  0.259   resp_gen_i0/Madd_n0150_lut<3>
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn21510
    SLICE_X9Y55.A1       net (fanout=7)        1.501   resp_gen_i0/to_bcd_i0/rmn2<4>
    SLICE_X9Y55.CLK      Tas                   0.373   resp_gen_i0/Madd_n0154_lut<3>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig0121
                                                       resp_gen_i0/to_bcd_i0/bcd_out_3
    -------------------------------------------------  ---------------------------
    Total                                     21.214ns (3.890ns logic, 17.324ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    52.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_7 (FF)
  Destination:          resp_gen_i0/to_bcd_i0/bcd_out_3 (FF)
  Requirement:          74.074ns
  Data Path Delay:      21.021ns (Levels of Logic = 12)
  Clock Path Skew:      -0.013ns (0.626 - 0.639)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_7 to resp_gen_i0/to_bcd_i0/bcd_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.476   send_resp_data<7>
                                                       cmd_parse_i0/send_resp_data_7
    SLICE_X2Y44.B3       net (fanout=30)       2.848   send_resp_data<7>
    SLICE_X2Y44.B        Tilo                  0.254   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT<13:0>_cy<7>11
    SLICE_X2Y44.D1       net (fanout=7)        0.609   resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT<13:0>_cy<7>
    SLICE_X2Y44.D        Tilo                  0.254   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1
    SLICE_X9Y46.D3       net (fanout=5)        1.553   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
    SLICE_X9Y46.D        Tilo                  0.259   resp_gen_i0/bcd_out<18>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig431
    SLICE_X0Y43.B6       net (fanout=10)       1.753   resp_gen_i0/to_bcd_i0/dig4<2>
    SLICE_X0Y43.B        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N78
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn454
    SLICE_X6Y41.D5       net (fanout=15)       2.036   resp_gen_i0/to_bcd_i0/rmn4<11>
    SLICE_X6Y41.D        Tilo                  0.254   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11
                                                       resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o111
    SLICE_X4Y46.B3       net (fanout=2)        0.880   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11
    SLICE_X4Y46.B        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N81
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn4[13]_LessThan_25_o1
    SLICE_X0Y50.D5       net (fanout=18)       1.965   resp_gen_i0/to_bcd_i0/PWR_25_o_rmn4[13]_LessThan_25_o
    SLICE_X0Y50.D        Tilo                  0.235   resp_gen_i0/to_bcd_i0/Mmux_rmn321
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3211
    SLICE_X1Y50.A2       net (fanout=2)        0.754   resp_gen_i0/to_bcd_i0/Mmux_rmn321
    SLICE_X1Y50.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/Mmux_rmn22113
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3216
    SLICE_X6Y54.B4       net (fanout=18)       1.384   resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT<6:0>_lut<6>
    SLICE_X6Y54.B        Tilo                  0.254   resp_gen_i0/Madd_n0146_cy<0>
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_63_o1
    SLICE_X2Y52.B3       net (fanout=13)       1.486   resp_gen_i0/to_bcd_i0/Mmux_rmn212
    SLICE_X2Y52.B        Tilo                  0.254   resp_gen_i0/to_bcd_i0/N245
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn2159
    SLICE_X5Y52.B5       net (fanout=1)        0.651   resp_gen_i0/to_bcd_i0/Mmux_rmn2159
    SLICE_X5Y52.B        Tilo                  0.259   resp_gen_i0/Madd_n0150_lut<3>
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn21510
    SLICE_X9Y55.A1       net (fanout=7)        1.501   resp_gen_i0/to_bcd_i0/rmn2<4>
    SLICE_X9Y55.CLK      Tas                   0.373   resp_gen_i0/Madd_n0154_lut<3>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig0121
                                                       resp_gen_i0/to_bcd_i0/bcd_out_3
    -------------------------------------------------  ---------------------------
    Total                                     21.021ns (3.601ns logic, 17.420ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    53.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_12 (FF)
  Destination:          resp_gen_i0/to_bcd_i0/bcd_out_3 (FF)
  Requirement:          74.074ns
  Data Path Delay:      20.794ns (Levels of Logic = 13)
  Clock Path Skew:      -0.011ns (0.626 - 0.637)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_12 to resp_gen_i0/to_bcd_i0/bcd_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.DQ      Tcko                  0.525   send_resp_data<12>
                                                       cmd_parse_i0/send_resp_data_12
    SLICE_X2Y44.C2       net (fanout=25)       2.093   send_resp_data<12>
    SLICE_X2Y44.C        Tilo                  0.255   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_SW2
    SLICE_X2Y44.D2       net (fanout=2)        0.894   resp_gen_i0/to_bcd_i0/N87
    SLICE_X2Y44.D        Tilo                  0.254   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1
    SLICE_X9Y46.D3       net (fanout=5)        1.553   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
    SLICE_X9Y46.D        Tilo                  0.259   resp_gen_i0/bcd_out<18>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig431
    SLICE_X6Y41.B2       net (fanout=10)       1.463   resp_gen_i0/to_bcd_i0/dig4<2>
    SLICE_X6Y41.B        Tilo                  0.254   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn437
    SLICE_X0Y46.C3       net (fanout=10)       1.902   resp_gen_i0/to_bcd_i0/rmn4<10>
    SLICE_X0Y46.C        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N176
                                                       resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1_SW1
    SLICE_X1Y48.A3       net (fanout=1)        0.982   resp_gen_i0/to_bcd_i0/N153
    SLICE_X1Y48.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/N22
                                                       resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1
    SLICE_X6Y50.C1       net (fanout=16)       1.792   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o
    SLICE_X6Y50.C        Tilo                  0.255   resp_gen_i0/to_bcd_i0/Mmux_rmn3184
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3184
    SLICE_X4Y50.B1       net (fanout=1)        0.747   resp_gen_i0/to_bcd_i0/Mmux_rmn3184
    SLICE_X4Y50.B        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N51
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3188
    SLICE_X1Y53.A2       net (fanout=28)       1.680   resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT<6:0>_lut<5>
    SLICE_X1Y53.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/N128
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o211_SW0
    SLICE_X3Y53.A5       net (fanout=1)        0.434   resp_gen_i0/to_bcd_i0/N128
    SLICE_X3Y53.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/Mmux_rmn221
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o11
    SLICE_X5Y52.D3       net (fanout=14)       1.270   resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o
    SLICE_X5Y52.D        Tilo                  0.259   resp_gen_i0/Madd_n0150_lut<3>
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn2156
    SLICE_X5Y52.B2       net (fanout=1)        0.543   resp_gen_i0/to_bcd_i0/Mmux_rmn2156
    SLICE_X5Y52.B        Tilo                  0.259   resp_gen_i0/Madd_n0150_lut<3>
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn21510
    SLICE_X9Y55.A1       net (fanout=7)        1.501   resp_gen_i0/to_bcd_i0/rmn2<4>
    SLICE_X9Y55.CLK      Tas                   0.373   resp_gen_i0/Madd_n0154_lut<3>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig0121
                                                       resp_gen_i0/to_bcd_i0/bcd_out_3
    -------------------------------------------------  ---------------------------
    Total                                     20.794ns (3.940ns logic, 16.854ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point resp_gen_i0/to_bcd_i0/bcd_out_2 (SLICE_X8Y55.B3), 4644260 paths
--------------------------------------------------------------------------------
Slack (setup paths):    52.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_7 (FF)
  Destination:          resp_gen_i0/to_bcd_i0/bcd_out_2 (FF)
  Requirement:          74.074ns
  Data Path Delay:      21.150ns (Levels of Logic = 12)
  Clock Path Skew:      -0.013ns (0.626 - 0.639)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_7 to resp_gen_i0/to_bcd_i0/bcd_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.476   send_resp_data<7>
                                                       cmd_parse_i0/send_resp_data_7
    SLICE_X2Y44.B3       net (fanout=30)       2.848   send_resp_data<7>
    SLICE_X2Y44.B        Tilo                  0.254   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT<13:0>_cy<7>11
    SLICE_X2Y44.D1       net (fanout=7)        0.609   resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT<13:0>_cy<7>
    SLICE_X2Y44.D        Tilo                  0.254   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1
    SLICE_X9Y46.D3       net (fanout=5)        1.553   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
    SLICE_X9Y46.D        Tilo                  0.259   resp_gen_i0/bcd_out<18>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig431
    SLICE_X0Y43.B6       net (fanout=10)       1.753   resp_gen_i0/to_bcd_i0/dig4<2>
    SLICE_X0Y43.B        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N78
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn454
    SLICE_X6Y41.D5       net (fanout=15)       2.036   resp_gen_i0/to_bcd_i0/rmn4<11>
    SLICE_X6Y41.D        Tilo                  0.254   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11
                                                       resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o111
    SLICE_X4Y46.B3       net (fanout=2)        0.880   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11
    SLICE_X4Y46.B        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N81
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn4[13]_LessThan_25_o1
    SLICE_X0Y50.D5       net (fanout=18)       1.965   resp_gen_i0/to_bcd_i0/PWR_25_o_rmn4[13]_LessThan_25_o
    SLICE_X0Y50.D        Tilo                  0.235   resp_gen_i0/to_bcd_i0/Mmux_rmn321
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3211
    SLICE_X1Y50.A2       net (fanout=2)        0.754   resp_gen_i0/to_bcd_i0/Mmux_rmn321
    SLICE_X1Y50.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/Mmux_rmn22113
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3216
    SLICE_X6Y54.B4       net (fanout=18)       1.384   resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT<6:0>_lut<6>
    SLICE_X6Y54.B        Tilo                  0.254   resp_gen_i0/Madd_n0146_cy<0>
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_63_o1
    SLICE_X3Y51.D6       net (fanout=13)       1.393   resp_gen_i0/to_bcd_i0/Mmux_rmn212
    SLICE_X3Y51.D        Tilo                  0.259   resp_gen_i0/to_bcd_i0/Mmux_rmn218
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn2181
    SLICE_X2Y53.D2       net (fanout=1)        0.788   resp_gen_i0/to_bcd_i0/Mmux_rmn218
    SLICE_X2Y53.D        Tilo                  0.254   resp_gen_i0/to_bcd_i0/rmn2<5>
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn2187
    SLICE_X8Y55.B3       net (fanout=7)        1.610   resp_gen_i0/to_bcd_i0/rmn2<5>
    SLICE_X8Y55.CLK      Tas                   0.349   resp_gen_i0/bcd_out<5>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig091
                                                       resp_gen_i0/to_bcd_i0/bcd_out_2
    -------------------------------------------------  ---------------------------
    Total                                     21.150ns (3.577ns logic, 17.573ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    53.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_7 (FF)
  Destination:          resp_gen_i0/to_bcd_i0/bcd_out_2 (FF)
  Requirement:          74.074ns
  Data Path Delay:      20.915ns (Levels of Logic = 13)
  Clock Path Skew:      -0.013ns (0.626 - 0.639)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_7 to resp_gen_i0/to_bcd_i0/bcd_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.476   send_resp_data<7>
                                                       cmd_parse_i0/send_resp_data_7
    SLICE_X2Y44.B3       net (fanout=30)       2.848   send_resp_data<7>
    SLICE_X2Y44.B        Tilo                  0.254   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT<13:0>_cy<7>11
    SLICE_X2Y44.D1       net (fanout=7)        0.609   resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT<13:0>_cy<7>
    SLICE_X2Y44.D        Tilo                  0.254   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1
    SLICE_X9Y46.D3       net (fanout=5)        1.553   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
    SLICE_X9Y46.D        Tilo                  0.259   resp_gen_i0/bcd_out<18>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig431
    SLICE_X6Y41.B2       net (fanout=10)       1.463   resp_gen_i0/to_bcd_i0/dig4<2>
    SLICE_X6Y41.B        Tilo                  0.254   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn437
    SLICE_X0Y46.C3       net (fanout=10)       1.902   resp_gen_i0/to_bcd_i0/rmn4<10>
    SLICE_X0Y46.C        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N176
                                                       resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1_SW1
    SLICE_X1Y48.A3       net (fanout=1)        0.982   resp_gen_i0/to_bcd_i0/N153
    SLICE_X1Y48.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/N22
                                                       resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1
    SLICE_X6Y50.C1       net (fanout=16)       1.792   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o
    SLICE_X6Y50.C        Tilo                  0.255   resp_gen_i0/to_bcd_i0/Mmux_rmn3184
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3184
    SLICE_X4Y50.B1       net (fanout=1)        0.747   resp_gen_i0/to_bcd_i0/Mmux_rmn3184
    SLICE_X4Y50.B        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N51
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3188
    SLICE_X1Y53.A2       net (fanout=28)       1.680   resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT<6:0>_lut<5>
    SLICE_X1Y53.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/N128
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o211_SW0
    SLICE_X3Y53.A5       net (fanout=1)        0.434   resp_gen_i0/to_bcd_i0/N128
    SLICE_X3Y53.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/Mmux_rmn221
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o11
    SLICE_X3Y51.D5       net (fanout=14)       0.646   resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o
    SLICE_X3Y51.D        Tilo                  0.259   resp_gen_i0/to_bcd_i0/Mmux_rmn218
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn2181
    SLICE_X2Y53.D2       net (fanout=1)        0.788   resp_gen_i0/to_bcd_i0/Mmux_rmn218
    SLICE_X2Y53.D        Tilo                  0.254   resp_gen_i0/to_bcd_i0/rmn2<5>
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn2187
    SLICE_X8Y55.B3       net (fanout=7)        1.610   resp_gen_i0/to_bcd_i0/rmn2<5>
    SLICE_X8Y55.CLK      Tas                   0.349   resp_gen_i0/bcd_out<5>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig091
                                                       resp_gen_i0/to_bcd_i0/bcd_out_2
    -------------------------------------------------  ---------------------------
    Total                                     20.915ns (3.861ns logic, 17.054ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    53.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/send_resp_data_7 (FF)
  Destination:          resp_gen_i0/to_bcd_i0/bcd_out_2 (FF)
  Requirement:          74.074ns
  Data Path Delay:      20.806ns (Levels of Logic = 12)
  Clock Path Skew:      -0.013ns (0.626 - 0.639)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/send_resp_data_7 to resp_gen_i0/to_bcd_i0/bcd_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.476   send_resp_data<7>
                                                       cmd_parse_i0/send_resp_data_7
    SLICE_X2Y44.B3       net (fanout=30)       2.848   send_resp_data<7>
    SLICE_X2Y44.B        Tilo                  0.254   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT<13:0>_cy<7>11
    SLICE_X2Y44.D1       net (fanout=7)        0.609   resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT<13:0>_cy<7>
    SLICE_X2Y44.D        Tilo                  0.254   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1
    SLICE_X9Y46.D3       net (fanout=5)        1.553   resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1
    SLICE_X9Y46.D        Tilo                  0.259   resp_gen_i0/bcd_out<18>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig431
    SLICE_X0Y43.B6       net (fanout=10)       1.753   resp_gen_i0/to_bcd_i0/dig4<2>
    SLICE_X0Y43.B        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N78
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn454
    SLICE_X6Y41.D5       net (fanout=15)       2.036   resp_gen_i0/to_bcd_i0/rmn4<11>
    SLICE_X6Y41.D        Tilo                  0.254   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11
                                                       resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o111
    SLICE_X4Y46.B3       net (fanout=2)        0.880   resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11
    SLICE_X4Y46.B        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N81
                                                       resp_gen_i0/to_bcd_i0/PWR_25_o_rmn4[13]_LessThan_25_o1
    SLICE_X0Y50.D5       net (fanout=18)       1.965   resp_gen_i0/to_bcd_i0/PWR_25_o_rmn4[13]_LessThan_25_o
    SLICE_X0Y50.D        Tilo                  0.235   resp_gen_i0/to_bcd_i0/Mmux_rmn321
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3211
    SLICE_X1Y50.A2       net (fanout=2)        0.754   resp_gen_i0/to_bcd_i0/Mmux_rmn321
    SLICE_X1Y50.A        Tilo                  0.259   resp_gen_i0/to_bcd_i0/Mmux_rmn22113
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn3216
    SLICE_X4Y50.C3       net (fanout=18)       1.314   resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT<6:0>_lut<6>
    SLICE_X4Y50.C        Tilo                  0.235   resp_gen_i0/to_bcd_i0/N51
                                                       resp_gen_i0/to_bcd_i0/GND_21_o_rmn3[9]_LessThan_69_o1
    SLICE_X6Y53.A1       net (fanout=10)       1.044   resp_gen_i0/to_bcd_i0/GND_21_o_rmn3[9]_LessThan_69_o
    SLICE_X6Y53.A        Tilo                  0.254   resp_gen_i0/to_bcd_i0/Mmux_rmn22111
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn2186
    SLICE_X2Y53.D5       net (fanout=1)        0.887   resp_gen_i0/to_bcd_i0/Mmux_rmn2185
    SLICE_X2Y53.D        Tilo                  0.254   resp_gen_i0/to_bcd_i0/rmn2<5>
                                                       resp_gen_i0/to_bcd_i0/Mmux_rmn2187
    SLICE_X8Y55.B3       net (fanout=7)        1.610   resp_gen_i0/to_bcd_i0/rmn2<5>
    SLICE_X8Y55.CLK      Tas                   0.349   resp_gen_i0/bcd_out<5>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig091
                                                       resp_gen_i0/to_bcd_i0/bcd_out_2
    -------------------------------------------------  ---------------------------
    Total                                     20.806ns (3.553ns logic, 17.253ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_to_bcd = MAXDELAY FROM TIMEGRP "TNM_send_resp_data" TO TIMEGRP         "TNM_to_bcd_flops" TS_clk_gen_i0_clk_core_i0_clk0 * 2;
--------------------------------------------------------------------------------

Paths for end point resp_gen_i0/to_bcd_i0/bcd_out_0 (SLICE_X11Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd_parse_i0/send_resp_data_0 (FF)
  Destination:          resp_gen_i0/to_bcd_i0/bcd_out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.154ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.034ns (0.230 - 0.196)
  Source Clock:         clk_rx rising at 37.037ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd_parse_i0/send_resp_data_0 to resp_gen_i0/to_bcd_i0/bcd_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.AQ      Tcko                  0.198   send_resp_data<1>
                                                       cmd_parse_i0/send_resp_data_0
    SLICE_X11Y55.AX      net (fanout=6)        0.897   send_resp_data<0>
    SLICE_X11Y55.CLK     Tckdi       (-Th)    -0.059   resp_gen_i0/Madd_n0154_cy<0>
                                                       resp_gen_i0/to_bcd_i0/bcd_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (0.257ns logic, 0.897ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point resp_gen_i0/to_bcd_i0/bcd_out_2 (SLICE_X8Y55.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd_parse_i0/send_resp_data_1 (FF)
  Destination:          resp_gen_i0/to_bcd_i0/bcd_out_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.371ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.034ns (0.230 - 0.196)
  Source Clock:         clk_rx rising at 37.037ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd_parse_i0/send_resp_data_1 to resp_gen_i0/to_bcd_i0/bcd_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.198   send_resp_data<1>
                                                       cmd_parse_i0/send_resp_data_1
    SLICE_X8Y55.B4       net (fanout=10)       0.983   send_resp_data<1>
    SLICE_X8Y55.CLK      Tah         (-Th)    -0.190   resp_gen_i0/bcd_out<5>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig091
                                                       resp_gen_i0/to_bcd_i0/bcd_out_2
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.388ns logic, 0.983ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

Paths for end point resp_gen_i0/to_bcd_i0/bcd_out_3 (SLICE_X9Y55.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd_parse_i0/send_resp_data_1 (FF)
  Destination:          resp_gen_i0/to_bcd_i0/bcd_out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.382ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.034ns (0.230 - 0.196)
  Source Clock:         clk_rx rising at 37.037ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd_parse_i0/send_resp_data_1 to resp_gen_i0/to_bcd_i0/bcd_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.198   send_resp_data<1>
                                                       cmd_parse_i0/send_resp_data_1
    SLICE_X9Y55.A4       net (fanout=10)       0.969   send_resp_data<1>
    SLICE_X9Y55.CLK      Tah         (-Th)    -0.215   resp_gen_i0/Madd_n0154_lut<3>
                                                       resp_gen_i0/to_bcd_i0/Mmux_dig0121
                                                       resp_gen_i0/to_bcd_i0/bcd_out_3
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (0.413ns logic, 0.969ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_uart_rx_ctl = MAXDELAY FROM TIMEGRP "TNM_uart_rx_ctl" TO 
TIMEGRP         "TNM_uart_rx_ctl" TS_clk_gen_i0_clk_core_i0_clk0 * 54;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 194 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.764ns.
--------------------------------------------------------------------------------

Paths for end point uart_rx_i0/uart_rx_ctl_i0/rx_data_6 (SLICE_X25Y53.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1996.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0 (FF)
  Destination:          uart_rx_i0/uart_rx_ctl_i0/rx_data_6 (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.613ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.291 - 0.307)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0 to uart_rx_i0/uart_rx_ctl_i0/rx_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y53.DMUX    Tshcko                0.518   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
                                                       uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0
    SLICE_X27Y53.D1      net (fanout=3)        0.744   uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt<0>
    SLICE_X27Y53.D       Tilo                  0.259   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
                                                       uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>111
    SLICE_X24Y51.D4      net (fanout=7)        0.727   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
    SLICE_X24Y51.D       Tilo                  0.235   uart_rx_i0/uart_baud_gen_rx_i0/internal_count<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1
    SLICE_X25Y53.CE      net (fanout=2)        0.722   uart_rx_i0/uart_rx_ctl_i0/_n0117_inv
    SLICE_X25Y53.CLK     Tceck                 0.408   rx_data<7>
                                                       uart_rx_i0/uart_rx_ctl_i0/rx_data_6
    -------------------------------------------------  ---------------------------
    Total                                      3.613ns (1.420ns logic, 2.193ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1996.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1 (FF)
  Destination:          uart_rx_i0/uart_rx_ctl_i0/rx_data_6 (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.477ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1 to uart_rx_i0/uart_rx_ctl_i0/rx_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y52.AQ      Tcko                  0.430   uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1
    SLICE_X27Y53.D4      net (fanout=3)        0.696   uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt<1>
    SLICE_X27Y53.D       Tilo                  0.259   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
                                                       uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>111
    SLICE_X24Y51.D4      net (fanout=7)        0.727   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
    SLICE_X24Y51.D       Tilo                  0.235   uart_rx_i0/uart_baud_gen_rx_i0/internal_count<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1
    SLICE_X25Y53.CE      net (fanout=2)        0.722   uart_rx_i0/uart_rx_ctl_i0/_n0117_inv
    SLICE_X25Y53.CLK     Tceck                 0.408   rx_data<7>
                                                       uart_rx_i0/uart_rx_ctl_i0/rx_data_6
    -------------------------------------------------  ---------------------------
    Total                                      3.477ns (1.332ns logic, 2.145ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1996.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2 (FF)
  Destination:          uart_rx_i0/uart_rx_ctl_i0/rx_data_6 (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.462ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2 to uart_rx_i0/uart_rx_ctl_i0/rx_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y52.AMUX    Tshcko                0.518   uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2
    SLICE_X27Y53.D3      net (fanout=3)        0.593   uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt<2>
    SLICE_X27Y53.D       Tilo                  0.259   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
                                                       uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>111
    SLICE_X24Y51.D4      net (fanout=7)        0.727   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
    SLICE_X24Y51.D       Tilo                  0.235   uart_rx_i0/uart_baud_gen_rx_i0/internal_count<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1
    SLICE_X25Y53.CE      net (fanout=2)        0.722   uart_rx_i0/uart_rx_ctl_i0/_n0117_inv
    SLICE_X25Y53.CLK     Tceck                 0.408   rx_data<7>
                                                       uart_rx_i0/uart_rx_ctl_i0/rx_data_6
    -------------------------------------------------  ---------------------------
    Total                                      3.462ns (1.420ns logic, 2.042ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point uart_rx_i0/uart_rx_ctl_i0/rx_data_5 (SLICE_X25Y53.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1996.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0 (FF)
  Destination:          uart_rx_i0/uart_rx_ctl_i0/rx_data_5 (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.595ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.291 - 0.307)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0 to uart_rx_i0/uart_rx_ctl_i0/rx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y53.DMUX    Tshcko                0.518   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
                                                       uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0
    SLICE_X27Y53.D1      net (fanout=3)        0.744   uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt<0>
    SLICE_X27Y53.D       Tilo                  0.259   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
                                                       uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>111
    SLICE_X24Y51.D4      net (fanout=7)        0.727   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
    SLICE_X24Y51.D       Tilo                  0.235   uart_rx_i0/uart_baud_gen_rx_i0/internal_count<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1
    SLICE_X25Y53.CE      net (fanout=2)        0.722   uart_rx_i0/uart_rx_ctl_i0/_n0117_inv
    SLICE_X25Y53.CLK     Tceck                 0.390   rx_data<7>
                                                       uart_rx_i0/uart_rx_ctl_i0/rx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      3.595ns (1.402ns logic, 2.193ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1996.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1 (FF)
  Destination:          uart_rx_i0/uart_rx_ctl_i0/rx_data_5 (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.459ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1 to uart_rx_i0/uart_rx_ctl_i0/rx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y52.AQ      Tcko                  0.430   uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1
    SLICE_X27Y53.D4      net (fanout=3)        0.696   uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt<1>
    SLICE_X27Y53.D       Tilo                  0.259   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
                                                       uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>111
    SLICE_X24Y51.D4      net (fanout=7)        0.727   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
    SLICE_X24Y51.D       Tilo                  0.235   uart_rx_i0/uart_baud_gen_rx_i0/internal_count<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1
    SLICE_X25Y53.CE      net (fanout=2)        0.722   uart_rx_i0/uart_rx_ctl_i0/_n0117_inv
    SLICE_X25Y53.CLK     Tceck                 0.390   rx_data<7>
                                                       uart_rx_i0/uart_rx_ctl_i0/rx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (1.314ns logic, 2.145ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1996.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2 (FF)
  Destination:          uart_rx_i0/uart_rx_ctl_i0/rx_data_5 (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.444ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2 to uart_rx_i0/uart_rx_ctl_i0/rx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y52.AMUX    Tshcko                0.518   uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2
    SLICE_X27Y53.D3      net (fanout=3)        0.593   uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt<2>
    SLICE_X27Y53.D       Tilo                  0.259   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
                                                       uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>111
    SLICE_X24Y51.D4      net (fanout=7)        0.727   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
    SLICE_X24Y51.D       Tilo                  0.235   uart_rx_i0/uart_baud_gen_rx_i0/internal_count<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1
    SLICE_X25Y53.CE      net (fanout=2)        0.722   uart_rx_i0/uart_rx_ctl_i0/_n0117_inv
    SLICE_X25Y53.CLK     Tceck                 0.390   rx_data<7>
                                                       uart_rx_i0/uart_rx_ctl_i0/rx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (1.402ns logic, 2.042ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point uart_rx_i0/uart_rx_ctl_i0/rx_data_7 (SLICE_X25Y53.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1996.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0 (FF)
  Destination:          uart_rx_i0/uart_rx_ctl_i0/rx_data_7 (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.587ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.291 - 0.307)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0 to uart_rx_i0/uart_rx_ctl_i0/rx_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y53.DMUX    Tshcko                0.518   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
                                                       uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0
    SLICE_X27Y53.D1      net (fanout=3)        0.744   uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt<0>
    SLICE_X27Y53.D       Tilo                  0.259   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
                                                       uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>111
    SLICE_X24Y51.D4      net (fanout=7)        0.727   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
    SLICE_X24Y51.D       Tilo                  0.235   uart_rx_i0/uart_baud_gen_rx_i0/internal_count<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1
    SLICE_X25Y53.CE      net (fanout=2)        0.722   uart_rx_i0/uart_rx_ctl_i0/_n0117_inv
    SLICE_X25Y53.CLK     Tceck                 0.382   rx_data<7>
                                                       uart_rx_i0/uart_rx_ctl_i0/rx_data_7
    -------------------------------------------------  ---------------------------
    Total                                      3.587ns (1.394ns logic, 2.193ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1996.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1 (FF)
  Destination:          uart_rx_i0/uart_rx_ctl_i0/rx_data_7 (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.451ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1 to uart_rx_i0/uart_rx_ctl_i0/rx_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y52.AQ      Tcko                  0.430   uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1
    SLICE_X27Y53.D4      net (fanout=3)        0.696   uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt<1>
    SLICE_X27Y53.D       Tilo                  0.259   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
                                                       uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>111
    SLICE_X24Y51.D4      net (fanout=7)        0.727   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
    SLICE_X24Y51.D       Tilo                  0.235   uart_rx_i0/uart_baud_gen_rx_i0/internal_count<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1
    SLICE_X25Y53.CE      net (fanout=2)        0.722   uart_rx_i0/uart_rx_ctl_i0/_n0117_inv
    SLICE_X25Y53.CLK     Tceck                 0.382   rx_data<7>
                                                       uart_rx_i0/uart_rx_ctl_i0/rx_data_7
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (1.306ns logic, 2.145ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1996.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2 (FF)
  Destination:          uart_rx_i0/uart_rx_ctl_i0/rx_data_7 (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.436ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2 to uart_rx_i0/uart_rx_ctl_i0/rx_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y52.AMUX    Tshcko                0.518   uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2
    SLICE_X27Y53.D3      net (fanout=3)        0.593   uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt<2>
    SLICE_X27Y53.D       Tilo                  0.259   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
                                                       uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>111
    SLICE_X24Y51.D4      net (fanout=7)        0.727   uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor<2>11
    SLICE_X24Y51.D       Tilo                  0.235   uart_rx_i0/uart_baud_gen_rx_i0/internal_count<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1
    SLICE_X25Y53.CE      net (fanout=2)        0.722   uart_rx_i0/uart_rx_ctl_i0/_n0117_inv
    SLICE_X25Y53.CLK     Tceck                 0.382   rx_data<7>
                                                       uart_rx_i0/uart_rx_ctl_i0/rx_data_7
    -------------------------------------------------  ---------------------------
    Total                                      3.436ns (1.394ns logic, 2.042ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_uart_rx_ctl = MAXDELAY FROM TIMEGRP "TNM_uart_rx_ctl" TO TIMEGRP         "TNM_uart_rx_ctl" TS_clk_gen_i0_clk_core_i0_clk0 * 54;
--------------------------------------------------------------------------------

Paths for end point uart_rx_i0/uart_rx_ctl_i0/rx_data_0 (SLICE_X24Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_rx_i0/uart_rx_ctl_i0/rx_data_0 (FF)
  Destination:          uart_rx_i0/uart_rx_ctl_i0/rx_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_rx rising at 37.037ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_rx_i0/uart_rx_ctl_i0/rx_data_0 to uart_rx_i0/uart_rx_ctl_i0/rx_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.AQ      Tcko                  0.200   rx_data<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/rx_data_0
    SLICE_X24Y52.A6      net (fanout=24)       0.037   rx_data<0>
    SLICE_X24Y52.CLK     Tah         (-Th)    -0.190   rx_data<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/Mmux_rx_data[0]_rxd_clk_rx_MUX_40_o11
                                                       uart_rx_i0/uart_rx_ctl_i0/rx_data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)
--------------------------------------------------------------------------------

Paths for end point uart_rx_i0/uart_rx_ctl_i0/rx_data_3 (SLICE_X24Y52.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_rx_i0/uart_rx_ctl_i0/rx_data_3 (FF)
  Destination:          uart_rx_i0/uart_rx_ctl_i0/rx_data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_rx rising at 37.037ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_rx_i0/uart_rx_ctl_i0/rx_data_3 to uart_rx_i0/uart_rx_ctl_i0/rx_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.DQ      Tcko                  0.200   rx_data<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/rx_data_3
    SLICE_X24Y52.D6      net (fanout=26)       0.037   rx_data<3>
    SLICE_X24Y52.CLK     Tah         (-Th)    -0.190   rx_data<3>
                                                       uart_rx_i0/uart_rx_ctl_i0/Mmux_rx_data[3]_rxd_clk_rx_MUX_37_o11
                                                       uart_rx_i0/uart_rx_ctl_i0/rx_data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)
--------------------------------------------------------------------------------

Paths for end point uart_rx_i0/uart_rx_ctl_i0/bit_cnt_2 (SLICE_X25Y51.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_rx_i0/uart_rx_ctl_i0/bit_cnt_1 (FF)
  Destination:          uart_rx_i0/uart_rx_ctl_i0/bit_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_rx rising at 37.037ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_rx_i0/uart_rx_ctl_i0/bit_cnt_1 to uart_rx_i0/uart_rx_ctl_i0/bit_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y51.BQ      Tcko                  0.198   uart_rx_i0/uart_rx_ctl_i0/bit_cnt<1>
                                                       uart_rx_i0/uart_rx_ctl_i0/bit_cnt_1
    SLICE_X25Y51.B5      net (fanout=10)       0.090   uart_rx_i0/uart_rx_ctl_i0/bit_cnt<1>
    SLICE_X25Y51.CLK     Tah         (-Th)    -0.155   uart_rx_i0/uart_rx_ctl_i0/bit_cnt<1>
                                                       uart_rx_i0/uart_rx_ctl_i0/Mcount_bit_cnt_xor<2>11
                                                       uart_rx_i0/uart_rx_ctl_i0/bit_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.353ns logic, 0.090ns route)
                                                       (79.7% logic, 20.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_i0_clkout_fx = PERIOD TIMEGRP 
"clk_gen_i0_clkout_fx" TS_clk_pin         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4086 paths analyzed, 795 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.668ns.
--------------------------------------------------------------------------------

Paths for end point dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst (OLOGIC_X25Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst (FF)
  Destination:          dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst (FF)
  Requirement:          18.518ns
  Data Path Delay:      9.256ns (Levels of Logic = 0)
  Clock Path Skew:      0.428ns (1.188 - 0.760)
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_tx falling at 18.518ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst to dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y54.AQ      Tcko                  0.430   rst_clk_tx
                                                       rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst
    OLOGIC_X25Y118.SR    net (fanout=71)       8.013   rst_clk_tx
    OLOGIC_X25Y118.CLK1  Tosrck                0.813   spi_clk_o
                                                       dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst
    -------------------------------------------------  ---------------------------
    Total                                      9.256ns (1.243ns logic, 8.013ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst (FF)
  Destination:          dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst (FF)
  Requirement:          37.037ns
  Data Path Delay:      9.256ns (Levels of Logic = 0)
  Clock Path Skew:      0.488ns (1.248 - 0.760)
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst to dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y54.AQ      Tcko                  0.430   rst_clk_tx
                                                       rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst
    OLOGIC_X25Y118.SR    net (fanout=71)       8.013   rst_clk_tx
    OLOGIC_X25Y118.CLK0  Tosrck                0.813   spi_clk_o
                                                       dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst
    -------------------------------------------------  ---------------------------
    Total                                      9.256ns (1.243ns logic, 8.013ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst (OLOGIC_X25Y118.D2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dac_spi_i0/active (FF)
  Destination:          dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst (FF)
  Requirement:          18.518ns
  Data Path Delay:      8.189ns (Levels of Logic = 1)
  Clock Path Skew:      0.424ns (1.096 - 0.672)
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_tx falling at 18.518ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dac_spi_i0/active to dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y65.CQ      Tcko                  0.430   dac_spi_i0/active
                                                       dac_spi_i0/active
    SLICE_X25Y65.D1      net (fanout=9)        0.557   dac_spi_i0/active
    SLICE_X25Y65.D       Tilo                  0.259   dac_spi_i0/active
                                                       dac_spi_i0/active_old_active_OR_188_o1
    OLOGIC_X25Y118.D2    net (fanout=1)        5.974   dac_spi_i0/active_old_active_OR_188_o
    OLOGIC_X25Y118.CLK1  Todck                 0.969   spi_clk_o
                                                       dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst
    -------------------------------------------------  ---------------------------
    Total                                      8.189ns (1.658ns logic, 6.531ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dac_spi_i0/old_active (FF)
  Destination:          dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst (FF)
  Requirement:          18.518ns
  Data Path Delay:      7.926ns (Levels of Logic = 1)
  Clock Path Skew:      0.424ns (1.096 - 0.672)
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_tx falling at 18.518ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dac_spi_i0/old_active to dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y65.BQ      Tcko                  0.430   dac_spi_i0/active
                                                       dac_spi_i0/old_active
    SLICE_X25Y65.D4      net (fanout=1)        0.294   dac_spi_i0/old_active
    SLICE_X25Y65.D       Tilo                  0.259   dac_spi_i0/active
                                                       dac_spi_i0/active_old_active_OR_188_o1
    OLOGIC_X25Y118.D2    net (fanout=1)        5.974   dac_spi_i0/active_old_active_OR_188_o
    OLOGIC_X25Y118.CLK1  Todck                 0.969   spi_clk_o
                                                       dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.926ns (1.658ns logic, 6.268ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta (SLICE_X52Y108.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst (FF)
  Destination:          lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta (FF)
  Requirement:          37.037ns
  Data Path Delay:      7.297ns (Levels of Logic = 0)
  Clock Path Skew:      -0.078ns (0.682 - 0.760)
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst to lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y54.AQ      Tcko                  0.430   rst_clk_tx
                                                       rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst
    SLICE_X52Y108.SR     net (fanout=71)       6.417   rst_clk_tx
    SLICE_X52Y108.CLK    Tsrck                 0.450   lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta
                                                       lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta
    -------------------------------------------------  ---------------------------
    Total                                      7.297ns (0.880ns logic, 6.417ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_i0_clkout_fx = PERIOD TIMEGRP "clk_gen_i0_clkout_fx" TS_clk_pin
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dac_spi_i0/bit_cnt_4 (SLICE_X22Y57.CE), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               samp_gen_i0/samp_val (FF)
  Destination:          dac_spi_i0/bit_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.937ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (1.235 - 1.169)
  Source Clock:         clk_samp rising at 37.037ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: samp_gen_i0/samp_val to dac_spi_i0/bit_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.DQ      Tcko                  0.198   samp_val
                                                       samp_gen_i0/samp_val
    SLICE_X24Y57.C6      net (fanout=3)        0.037   samp_val
    SLICE_X24Y57.C       Tilo                  0.142   dac_spi_i0/N0
                                                       dac_spi_i0/_n0047_inv2
    SLICE_X22Y57.CE      net (fanout=1)        0.664   dac_spi_i0/_n0047_inv
    SLICE_X22Y57.CLK     Tckce       (-Th)     0.104   dac_spi_i0/bit_cnt<4>
                                                       dac_spi_i0/bit_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (0.236ns logic, 0.701ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_spi_i0/bit_cnt_2 (FF)
  Destination:          dac_spi_i0/bit_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_tx rising at 37.037ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dac_spi_i0/bit_cnt_2 to dac_spi_i0/bit_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y57.BMUX    Tshcko                0.266   dac_spi_i0/bit_cnt<4>
                                                       dac_spi_i0/bit_cnt_2
    SLICE_X24Y57.C3      net (fanout=9)        0.329   dac_spi_i0/bit_cnt<2>
    SLICE_X24Y57.C       Tilo                  0.142   dac_spi_i0/N0
                                                       dac_spi_i0/_n0047_inv2
    SLICE_X22Y57.CE      net (fanout=1)        0.664   dac_spi_i0/_n0047_inv
    SLICE_X22Y57.CLK     Tckce       (-Th)     0.104   dac_spi_i0/bit_cnt<4>
                                                       dac_spi_i0/bit_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      1.297ns (0.304ns logic, 0.993ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_spi_i0/bit_cnt_0 (FF)
  Destination:          dac_spi_i0/bit_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.321ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_tx rising at 37.037ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dac_spi_i0/bit_cnt_0 to dac_spi_i0/bit_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y57.AQ      Tcko                  0.234   dac_spi_i0/bit_cnt<4>
                                                       dac_spi_i0/bit_cnt_0
    SLICE_X24Y57.C2      net (fanout=9)        0.385   dac_spi_i0/bit_cnt<0>
    SLICE_X24Y57.C       Tilo                  0.142   dac_spi_i0/N0
                                                       dac_spi_i0/_n0047_inv2
    SLICE_X22Y57.CE      net (fanout=1)        0.664   dac_spi_i0/_n0047_inv
    SLICE_X22Y57.CLK     Tckce       (-Th)     0.104   dac_spi_i0/bit_cnt<4>
                                                       dac_spi_i0/bit_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.272ns logic, 1.049ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point dac_spi_i0/bit_cnt_3 (SLICE_X22Y57.CE), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               samp_gen_i0/samp_val (FF)
  Destination:          dac_spi_i0/bit_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.939ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (1.235 - 1.169)
  Source Clock:         clk_samp rising at 37.037ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: samp_gen_i0/samp_val to dac_spi_i0/bit_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.DQ      Tcko                  0.198   samp_val
                                                       samp_gen_i0/samp_val
    SLICE_X24Y57.C6      net (fanout=3)        0.037   samp_val
    SLICE_X24Y57.C       Tilo                  0.142   dac_spi_i0/N0
                                                       dac_spi_i0/_n0047_inv2
    SLICE_X22Y57.CE      net (fanout=1)        0.664   dac_spi_i0/_n0047_inv
    SLICE_X22Y57.CLK     Tckce       (-Th)     0.102   dac_spi_i0/bit_cnt<4>
                                                       dac_spi_i0/bit_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.238ns logic, 0.701ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_spi_i0/bit_cnt_2 (FF)
  Destination:          dac_spi_i0/bit_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.299ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_tx rising at 37.037ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dac_spi_i0/bit_cnt_2 to dac_spi_i0/bit_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y57.BMUX    Tshcko                0.266   dac_spi_i0/bit_cnt<4>
                                                       dac_spi_i0/bit_cnt_2
    SLICE_X24Y57.C3      net (fanout=9)        0.329   dac_spi_i0/bit_cnt<2>
    SLICE_X24Y57.C       Tilo                  0.142   dac_spi_i0/N0
                                                       dac_spi_i0/_n0047_inv2
    SLICE_X22Y57.CE      net (fanout=1)        0.664   dac_spi_i0/_n0047_inv
    SLICE_X22Y57.CLK     Tckce       (-Th)     0.102   dac_spi_i0/bit_cnt<4>
                                                       dac_spi_i0/bit_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (0.306ns logic, 0.993ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_spi_i0/bit_cnt_0 (FF)
  Destination:          dac_spi_i0/bit_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.323ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_tx rising at 37.037ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dac_spi_i0/bit_cnt_0 to dac_spi_i0/bit_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y57.AQ      Tcko                  0.234   dac_spi_i0/bit_cnt<4>
                                                       dac_spi_i0/bit_cnt_0
    SLICE_X24Y57.C2      net (fanout=9)        0.385   dac_spi_i0/bit_cnt<0>
    SLICE_X24Y57.C       Tilo                  0.142   dac_spi_i0/N0
                                                       dac_spi_i0/_n0047_inv2
    SLICE_X22Y57.CE      net (fanout=1)        0.664   dac_spi_i0/_n0047_inv
    SLICE_X22Y57.CLK     Tckce       (-Th)     0.102   dac_spi_i0/bit_cnt<4>
                                                       dac_spi_i0/bit_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (0.274ns logic, 1.049ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point dac_spi_i0/bit_cnt_0 (SLICE_X22Y57.CE), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               samp_gen_i0/samp_val (FF)
  Destination:          dac_spi_i0/bit_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.949ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (1.235 - 1.169)
  Source Clock:         clk_samp rising at 37.037ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: samp_gen_i0/samp_val to dac_spi_i0/bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.DQ      Tcko                  0.198   samp_val
                                                       samp_gen_i0/samp_val
    SLICE_X24Y57.C6      net (fanout=3)        0.037   samp_val
    SLICE_X24Y57.C       Tilo                  0.142   dac_spi_i0/N0
                                                       dac_spi_i0/_n0047_inv2
    SLICE_X22Y57.CE      net (fanout=1)        0.664   dac_spi_i0/_n0047_inv
    SLICE_X22Y57.CLK     Tckce       (-Th)     0.092   dac_spi_i0/bit_cnt<4>
                                                       dac_spi_i0/bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.949ns (0.248ns logic, 0.701ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_spi_i0/bit_cnt_2 (FF)
  Destination:          dac_spi_i0/bit_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_tx rising at 37.037ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dac_spi_i0/bit_cnt_2 to dac_spi_i0/bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y57.BMUX    Tshcko                0.266   dac_spi_i0/bit_cnt<4>
                                                       dac_spi_i0/bit_cnt_2
    SLICE_X24Y57.C3      net (fanout=9)        0.329   dac_spi_i0/bit_cnt<2>
    SLICE_X24Y57.C       Tilo                  0.142   dac_spi_i0/N0
                                                       dac_spi_i0/_n0047_inv2
    SLICE_X22Y57.CE      net (fanout=1)        0.664   dac_spi_i0/_n0047_inv
    SLICE_X22Y57.CLK     Tckce       (-Th)     0.092   dac_spi_i0/bit_cnt<4>
                                                       dac_spi_i0/bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.309ns (0.316ns logic, 0.993ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_spi_i0/bit_cnt_0 (FF)
  Destination:          dac_spi_i0/bit_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.333ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_tx rising at 37.037ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dac_spi_i0/bit_cnt_0 to dac_spi_i0/bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y57.AQ      Tcko                  0.234   dac_spi_i0/bit_cnt<4>
                                                       dac_spi_i0/bit_cnt_0
    SLICE_X24Y57.C2      net (fanout=9)        0.385   dac_spi_i0/bit_cnt<0>
    SLICE_X24Y57.C       Tilo                  0.142   dac_spi_i0/N0
                                                       dac_spi_i0/_n0047_inv2
    SLICE_X22Y57.CE      net (fanout=1)        0.664   dac_spi_i0/_n0047_inv
    SLICE_X22Y57.CLK     Tckce       (-Th)     0.092   dac_spi_i0/bit_cnt<4>
                                                       dac_spi_i0/bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.333ns (0.284ns logic, 1.049ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_i0_clkout_fx = PERIOD TIMEGRP "clk_gen_i0_clkout_fx" TS_clk_pin
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 33.467ns (period - min period limit)
  Period: 37.037ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: clk_samp
--------------------------------------------------------------------------------
Slack: 33.467ns (period - min period limit)
  Period: 37.037ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y38.CLKB
  Clock network: clk_tx
--------------------------------------------------------------------------------
Slack: 34.371ns (period - min period limit)
  Period: 37.037ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_gen_i0/BUFG_clk_tx_i0/I0
  Logical resource: clk_gen_i0/BUFG_clk_tx_i0/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_gen_i0/clkout_fx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_uart_tx_ctl = MAXDELAY FROM TIMEGRP "TNM_uart_tx_ctl" TO 
TIMEGRP         "TNM_uart_tx_ctl" TS_clk_gen_i0_clkout_fx * 54;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 104 paths analyzed, 41 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.496ns.
--------------------------------------------------------------------------------

Paths for end point uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2 (SLICE_X40Y90.C5), 8 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1995.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_0 (FF)
  Destination:          uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2 (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.979ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_0 to uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.AQ      Tcko                  0.430   uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt<1>
                                                       uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_0
    SLICE_X41Y90.B4      net (fanout=4)        1.197   uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt<0>
    SLICE_X41Y90.BMUX    Tilo                  0.337   uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt<1>
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31_SW0
    SLICE_X41Y89.B1      net (fanout=1)        0.735   uart_tx_i0/uart_tx_ctl_i0/N01
    SLICE_X41Y89.B       Tilo                  0.259   uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31
    SLICE_X40Y90.C5      net (fanout=2)        0.672   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31
    SLICE_X40Y90.CLK     Tas                   0.349   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In1
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (1.375ns logic, 2.604ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1995.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_1 (FF)
  Destination:          uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2 (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.504ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_1 to uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.CQ      Tcko                  0.430   uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt<1>
                                                       uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_1
    SLICE_X41Y90.B1      net (fanout=3)        0.722   uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt<1>
    SLICE_X41Y90.BMUX    Tilo                  0.337   uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt<1>
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31_SW0
    SLICE_X41Y89.B1      net (fanout=1)        0.735   uart_tx_i0/uart_tx_ctl_i0/N01
    SLICE_X41Y89.B       Tilo                  0.259   uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31
    SLICE_X40Y90.C5      net (fanout=2)        0.672   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31
    SLICE_X40Y90.CLK     Tas                   0.349   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In1
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (1.375ns logic, 2.129ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1996.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2 (FF)
  Destination:          uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2 (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.294ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2 to uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.BMUX    Tshcko                0.535   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2
                                                       uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2
    SLICE_X41Y90.B3      net (fanout=3)        0.407   uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt<2>
    SLICE_X41Y90.BMUX    Tilo                  0.337   uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt<1>
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31_SW0
    SLICE_X41Y89.B1      net (fanout=1)        0.735   uart_tx_i0/uart_tx_ctl_i0/N01
    SLICE_X41Y89.B       Tilo                  0.259   uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31
    SLICE_X40Y90.C5      net (fanout=2)        0.672   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31
    SLICE_X40Y90.CLK     Tas                   0.349   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In1
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (1.480ns logic, 1.814ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop (SLICE_X41Y89.C4), 8 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1995.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_0 (FF)
  Destination:          uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.659ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_0 to uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.AQ      Tcko                  0.430   uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt<1>
                                                       uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_0
    SLICE_X41Y90.B4      net (fanout=4)        1.197   uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt<0>
    SLICE_X41Y90.BMUX    Tilo                  0.337   uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt<1>
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31_SW0
    SLICE_X41Y89.B1      net (fanout=1)        0.735   uart_tx_i0/uart_tx_ctl_i0/N01
    SLICE_X41Y89.B       Tilo                  0.259   uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31
    SLICE_X41Y89.C4      net (fanout=2)        0.328   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31
    SLICE_X41Y89.CLK     Tas                   0.373   uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
                                                       uart_tx_i0/uart_tx_ctl_i0/Mmux_state[1]_GND_24_o_Mux_7_o11
                                                       uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (1.399ns logic, 2.260ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1996.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_1 (FF)
  Destination:          uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.184ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_1 to uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y90.CQ      Tcko                  0.430   uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt<1>
                                                       uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_1
    SLICE_X41Y90.B1      net (fanout=3)        0.722   uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt<1>
    SLICE_X41Y90.BMUX    Tilo                  0.337   uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt<1>
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31_SW0
    SLICE_X41Y89.B1      net (fanout=1)        0.735   uart_tx_i0/uart_tx_ctl_i0/N01
    SLICE_X41Y89.B       Tilo                  0.259   uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31
    SLICE_X41Y89.C4      net (fanout=2)        0.328   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31
    SLICE_X41Y89.CLK     Tas                   0.373   uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
                                                       uart_tx_i0/uart_tx_ctl_i0/Mmux_state[1]_GND_24_o_Mux_7_o11
                                                       uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (1.399ns logic, 1.785ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1996.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2 (FF)
  Destination:          uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop (FF)
  Requirement:          1999.998ns
  Data Path Delay:      2.974ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2 to uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.BMUX    Tshcko                0.535   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2
                                                       uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2
    SLICE_X41Y90.B3      net (fanout=3)        0.407   uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt<2>
    SLICE_X41Y90.BMUX    Tilo                  0.337   uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt<1>
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31_SW0
    SLICE_X41Y89.B1      net (fanout=1)        0.735   uart_tx_i0/uart_tx_ctl_i0/N01
    SLICE_X41Y89.B       Tilo                  0.259   uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31
    SLICE_X41Y89.C4      net (fanout=2)        0.328   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31
    SLICE_X41Y89.CLK     Tas                   0.373   uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
                                                       uart_tx_i0/uart_tx_ctl_i0/Mmux_state[1]_GND_24_o_Mux_7_o11
                                                       uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (1.504ns logic, 1.470ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point uart_tx_i0/uart_tx_ctl_i0/txd_tx (SLICE_X41Y89.C3), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1995.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_tx_i0/uart_tx_ctl_i0/bit_cnt_1 (FF)
  Destination:          uart_tx_i0/uart_tx_ctl_i0/txd_tx (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.601ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.186 - 0.197)
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_tx_i0/uart_tx_ctl_i0/bit_cnt_1 to uart_tx_i0/uart_tx_ctl_i0/txd_tx
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y89.BMUX    Tshcko                0.535   uart_tx_i0/uart_tx_ctl_i0/bit_cnt<2>
                                                       uart_tx_i0/uart_tx_ctl_i0/bit_cnt_1
    SLICE_X34Y85.C1      net (fanout=4)        1.272   uart_tx_i0/uart_tx_ctl_i0/bit_cnt<1>
    SLICE_X34Y85.CMUX    Tilo                  0.430   uart_tx_i0/uart_tx_ctl_i0/bit_cnt[2]_char_fifo_dout[7]_Mux_38_o
                                                       uart_tx_i0/uart_tx_ctl_i0/Mmux_bit_cnt[2]_char_fifo_dout[7]_Mux_38_o_3
                                                       uart_tx_i0/uart_tx_ctl_i0/Mmux_bit_cnt[2]_char_fifo_dout[7]_Mux_38_o_2_f7
    SLICE_X41Y89.C3      net (fanout=1)        1.100   uart_tx_i0/uart_tx_ctl_i0/bit_cnt[2]_char_fifo_dout[7]_Mux_38_o
    SLICE_X41Y89.CLK     Tas                   0.264   uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
                                                       uart_tx_i0/uart_tx_ctl_i0/txd_tx_glue_rst
                                                       uart_tx_i0/uart_tx_ctl_i0/txd_tx
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (1.229ns logic, 2.372ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1996.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0 (FF)
  Destination:          uart_tx_i0/uart_tx_ctl_i0/txd_tx (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.399ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.186 - 0.197)
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0 to uart_tx_i0/uart_tx_ctl_i0/txd_tx
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y89.AQ      Tcko                  0.476   uart_tx_i0/uart_tx_ctl_i0/bit_cnt<2>
                                                       uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0
    SLICE_X34Y85.D6      net (fanout=5)        1.103   uart_tx_i0/uart_tx_ctl_i0/bit_cnt<0>
    SLICE_X34Y85.CMUX    Topdc                 0.456   uart_tx_i0/uart_tx_ctl_i0/bit_cnt[2]_char_fifo_dout[7]_Mux_38_o
                                                       uart_tx_i0/uart_tx_ctl_i0/Mmux_bit_cnt[2]_char_fifo_dout[7]_Mux_38_o_4
                                                       uart_tx_i0/uart_tx_ctl_i0/Mmux_bit_cnt[2]_char_fifo_dout[7]_Mux_38_o_2_f7
    SLICE_X41Y89.C3      net (fanout=1)        1.100   uart_tx_i0/uart_tx_ctl_i0/bit_cnt[2]_char_fifo_dout[7]_Mux_38_o
    SLICE_X41Y89.CLK     Tas                   0.264   uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
                                                       uart_tx_i0/uart_tx_ctl_i0/txd_tx_glue_rst
                                                       uart_tx_i0/uart_tx_ctl_i0/txd_tx
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (1.196ns logic, 2.203ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1996.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_tx_i0/uart_tx_ctl_i0/bit_cnt_1 (FF)
  Destination:          uart_tx_i0/uart_tx_ctl_i0/txd_tx (FF)
  Requirement:          1999.998ns
  Data Path Delay:      3.396ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.186 - 0.197)
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_tx_i0/uart_tx_ctl_i0/bit_cnt_1 to uart_tx_i0/uart_tx_ctl_i0/txd_tx
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y89.BMUX    Tshcko                0.535   uart_tx_i0/uart_tx_ctl_i0/bit_cnt<2>
                                                       uart_tx_i0/uart_tx_ctl_i0/bit_cnt_1
    SLICE_X34Y85.D4      net (fanout=4)        1.041   uart_tx_i0/uart_tx_ctl_i0/bit_cnt<1>
    SLICE_X34Y85.CMUX    Topdc                 0.456   uart_tx_i0/uart_tx_ctl_i0/bit_cnt[2]_char_fifo_dout[7]_Mux_38_o
                                                       uart_tx_i0/uart_tx_ctl_i0/Mmux_bit_cnt[2]_char_fifo_dout[7]_Mux_38_o_4
                                                       uart_tx_i0/uart_tx_ctl_i0/Mmux_bit_cnt[2]_char_fifo_dout[7]_Mux_38_o_2_f7
    SLICE_X41Y89.C3      net (fanout=1)        1.100   uart_tx_i0/uart_tx_ctl_i0/bit_cnt[2]_char_fifo_dout[7]_Mux_38_o
    SLICE_X41Y89.CLK     Tas                   0.264   uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
                                                       uart_tx_i0/uart_tx_ctl_i0/txd_tx_glue_rst
                                                       uart_tx_i0/uart_tx_ctl_i0/txd_tx
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (1.255ns logic, 2.141ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_uart_tx_ctl = MAXDELAY FROM TIMEGRP "TNM_uart_tx_ctl" TO TIMEGRP         "TNM_uart_tx_ctl" TS_clk_gen_i0_clkout_fx * 54;
--------------------------------------------------------------------------------

Paths for end point uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2 (SLICE_X40Y90.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1 (FF)
  Destination:          uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_tx rising at 37.037ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1 to uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.BQ      Tcko                  0.200   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1
    SLICE_X40Y90.B5      net (fanout=9)        0.084   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1
    SLICE_X40Y90.CLK     Tah         (-Th)    -0.121   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2
                                                       uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2_glue_set
                                                       uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.321ns logic, 0.084ns route)
                                                       (79.3% logic, 20.7% route)
--------------------------------------------------------------------------------

Paths for end point uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0 (SLICE_X40Y89.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0 (FF)
  Destination:          uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_tx rising at 37.037ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0 to uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y89.AQ      Tcko                  0.200   uart_tx_i0/uart_tx_ctl_i0/bit_cnt<2>
                                                       uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0
    SLICE_X40Y89.A6      net (fanout=5)        0.041   uart_tx_i0/uart_tx_ctl_i0/bit_cnt<0>
    SLICE_X40Y89.CLK     Tah         (-Th)    -0.190   uart_tx_i0/uart_tx_ctl_i0/bit_cnt<2>
                                                       uart_tx_i0/uart_tx_ctl_i0/Mcount_bit_cnt_xor<0>11
                                                       uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.390ns logic, 0.041ns route)
                                                       (90.5% logic, 9.5% route)
--------------------------------------------------------------------------------

Paths for end point uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1 (SLICE_X40Y90.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1 (FF)
  Destination:          uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_tx rising at 37.037ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1 to uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.BQ      Tcko                  0.200   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1
    SLICE_X40Y90.B5      net (fanout=9)        0.084   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1
    SLICE_X40Y90.CLK     Tah         (-Th)    -0.190   uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1-In1
                                                       uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.390ns logic, 0.084ns route)
                                                       (82.3% logic, 17.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_samp = MAXDELAY FROM TIMEGRP "TNM_clk_samp" TO 
TIMEGRP "TNM_clk_samp"         TS_clk_gen_i0_clkout_fx * 32;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2378 paths analyzed, 200 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.254ns.
--------------------------------------------------------------------------------

Paths for end point samp_gen_i0/samp_cnt_4 (SLICE_X16Y33.CE), 48 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1177.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               samp_gen_i0/samp_cnt_1 (FF)
  Destination:          samp_gen_i0/samp_cnt_4 (FF)
  Requirement:          1185.184ns
  Data Path Delay:      6.736ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_samp rising at 0.000ns
  Destination Clock:    clk_samp rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: samp_gen_i0/samp_cnt_1 to samp_gen_i0/samp_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.BQ      Tcko                  0.476   samp_gen_samp_ram_addr<3>
                                                       samp_gen_i0/samp_cnt_1
    SLICE_X14Y32.B1      net (fanout=4)        0.962   samp_gen_samp_ram_addr<1>
    SLICE_X14Y32.BMUX    Tilo                  0.326   samp_gen_i0/samp_cnt_done1133
                                                       samp_gen_i0/samp_cnt_done11111
    SLICE_X14Y32.D2      net (fanout=2)        0.809   samp_gen_i0/samp_cnt_done1111
    SLICE_X14Y32.CMUX    Topdc                 0.456   samp_gen_i0/samp_cnt_done1133
                                                       samp_gen_i0/samp_cnt_done1110_F
                                                       samp_gen_i0/samp_cnt_done1110
    SLICE_X19Y33.C3      net (fanout=1)        1.045   samp_gen_i0/samp_cnt_done1112
    SLICE_X19Y33.C       Tilo                  0.259   samp_gen_i0/_n0091_inv
                                                       samp_gen_i0/samp_cnt_done1113
    SLICE_X25Y34.B4      net (fanout=3)        0.867   samp_gen_i0/samp_cnt_done
    SLICE_X25Y34.B       Tilo                  0.259   samp_gen_i0/doing_read
                                                       samp_gen_i0/active_active_OR_183_o1
    SLICE_X16Y33.CE      net (fanout=3)        0.963   samp_gen_i0/active_active_OR_183_o
    SLICE_X16Y33.CLK     Tceck                 0.314   samp_gen_samp_ram_addr<7>
                                                       samp_gen_i0/samp_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      6.736ns (2.090ns logic, 4.646ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1177.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               samp_gen_i0/samp_cnt_1 (FF)
  Destination:          samp_gen_i0/samp_cnt_4 (FF)
  Requirement:          1185.184ns
  Data Path Delay:      6.670ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_samp rising at 0.000ns
  Destination Clock:    clk_samp rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: samp_gen_i0/samp_cnt_1 to samp_gen_i0/samp_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.BQ      Tcko                  0.476   samp_gen_samp_ram_addr<3>
                                                       samp_gen_i0/samp_cnt_1
    SLICE_X14Y32.B1      net (fanout=4)        0.962   samp_gen_samp_ram_addr<1>
    SLICE_X14Y32.BMUX    Tilo                  0.326   samp_gen_i0/samp_cnt_done1133
                                                       samp_gen_i0/samp_cnt_done11111
    SLICE_X15Y32.B3      net (fanout=2)        0.401   samp_gen_i0/samp_cnt_done1111
    SLICE_X15Y32.B       Tilo                  0.259   clkx_nsamp_i0/bus_new_stretch_old_dst
                                                       samp_gen_i0/samp_cnt_done1111
    SLICE_X15Y32.A5      net (fanout=1)        0.230   samp_gen_i0/samp_cnt_done1113
    SLICE_X15Y32.A       Tilo                  0.259   clkx_nsamp_i0/bus_new_stretch_old_dst
                                                       samp_gen_i0/samp_cnt_done1112
    SLICE_X19Y33.C4      net (fanout=1)        1.095   samp_gen_i0/samp_cnt_done1114
    SLICE_X19Y33.C       Tilo                  0.259   samp_gen_i0/_n0091_inv
                                                       samp_gen_i0/samp_cnt_done1113
    SLICE_X25Y34.B4      net (fanout=3)        0.867   samp_gen_i0/samp_cnt_done
    SLICE_X25Y34.B       Tilo                  0.259   samp_gen_i0/doing_read
                                                       samp_gen_i0/active_active_OR_183_o1
    SLICE_X16Y33.CE      net (fanout=3)        0.963   samp_gen_i0/active_active_OR_183_o
    SLICE_X16Y33.CLK     Tceck                 0.314   samp_gen_samp_ram_addr<7>
                                                       samp_gen_i0/samp_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      6.670ns (2.152ns logic, 4.518ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1178.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               samp_gen_i0/samp_cnt_8 (FF)
  Destination:          samp_gen_i0/samp_cnt_4 (FF)
  Requirement:          1185.184ns
  Data Path Delay:      6.648ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_samp rising at 0.000ns
  Destination Clock:    clk_samp rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: samp_gen_i0/samp_cnt_8 to samp_gen_i0/samp_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.476   samp_gen_samp_ram_addr<9>
                                                       samp_gen_i0/samp_cnt_8
    SLICE_X15Y33.B2      net (fanout=4)        1.155   samp_gen_samp_ram_addr<8>
    SLICE_X15Y33.BMUX    Tilo                  0.337   nsamp_clk_tx<9>
                                                       samp_gen_i0/samp_cnt_done114_SW0
    SLICE_X15Y33.A4      net (fanout=1)        0.502   samp_gen_i0/N2
    SLICE_X15Y33.A       Tilo                  0.259   nsamp_clk_tx<9>
                                                       samp_gen_i0/samp_cnt_done114
    SLICE_X14Y33.A6      net (fanout=1)        0.143   samp_gen_i0/samp_cnt_done115
    SLICE_X14Y33.A       Tilo                  0.254   samp_gen_i0/samp_cnt_done61
                                                       samp_gen_i0/samp_cnt_done115
    SLICE_X19Y33.C5      net (fanout=1)        0.860   samp_gen_i0/samp_cnt_done116
    SLICE_X19Y33.C       Tilo                  0.259   samp_gen_i0/_n0091_inv
                                                       samp_gen_i0/samp_cnt_done1113
    SLICE_X25Y34.B4      net (fanout=3)        0.867   samp_gen_i0/samp_cnt_done
    SLICE_X25Y34.B       Tilo                  0.259   samp_gen_i0/doing_read
                                                       samp_gen_i0/active_active_OR_183_o1
    SLICE_X16Y33.CE      net (fanout=3)        0.963   samp_gen_i0/active_active_OR_183_o
    SLICE_X16Y33.CLK     Tceck                 0.314   samp_gen_samp_ram_addr<7>
                                                       samp_gen_i0/samp_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      6.648ns (2.158ns logic, 4.490ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point samp_gen_i0/samp_cnt_7 (SLICE_X16Y33.CE), 48 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1177.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               samp_gen_i0/samp_cnt_1 (FF)
  Destination:          samp_gen_i0/samp_cnt_7 (FF)
  Requirement:          1185.184ns
  Data Path Delay:      6.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_samp rising at 0.000ns
  Destination Clock:    clk_samp rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: samp_gen_i0/samp_cnt_1 to samp_gen_i0/samp_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.BQ      Tcko                  0.476   samp_gen_samp_ram_addr<3>
                                                       samp_gen_i0/samp_cnt_1
    SLICE_X14Y32.B1      net (fanout=4)        0.962   samp_gen_samp_ram_addr<1>
    SLICE_X14Y32.BMUX    Tilo                  0.326   samp_gen_i0/samp_cnt_done1133
                                                       samp_gen_i0/samp_cnt_done11111
    SLICE_X14Y32.D2      net (fanout=2)        0.809   samp_gen_i0/samp_cnt_done1111
    SLICE_X14Y32.CMUX    Topdc                 0.456   samp_gen_i0/samp_cnt_done1133
                                                       samp_gen_i0/samp_cnt_done1110_F
                                                       samp_gen_i0/samp_cnt_done1110
    SLICE_X19Y33.C3      net (fanout=1)        1.045   samp_gen_i0/samp_cnt_done1112
    SLICE_X19Y33.C       Tilo                  0.259   samp_gen_i0/_n0091_inv
                                                       samp_gen_i0/samp_cnt_done1113
    SLICE_X25Y34.B4      net (fanout=3)        0.867   samp_gen_i0/samp_cnt_done
    SLICE_X25Y34.B       Tilo                  0.259   samp_gen_i0/doing_read
                                                       samp_gen_i0/active_active_OR_183_o1
    SLICE_X16Y33.CE      net (fanout=3)        0.963   samp_gen_i0/active_active_OR_183_o
    SLICE_X16Y33.CLK     Tceck                 0.291   samp_gen_samp_ram_addr<7>
                                                       samp_gen_i0/samp_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      6.713ns (2.067ns logic, 4.646ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1178.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               samp_gen_i0/samp_cnt_1 (FF)
  Destination:          samp_gen_i0/samp_cnt_7 (FF)
  Requirement:          1185.184ns
  Data Path Delay:      6.647ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_samp rising at 0.000ns
  Destination Clock:    clk_samp rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: samp_gen_i0/samp_cnt_1 to samp_gen_i0/samp_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.BQ      Tcko                  0.476   samp_gen_samp_ram_addr<3>
                                                       samp_gen_i0/samp_cnt_1
    SLICE_X14Y32.B1      net (fanout=4)        0.962   samp_gen_samp_ram_addr<1>
    SLICE_X14Y32.BMUX    Tilo                  0.326   samp_gen_i0/samp_cnt_done1133
                                                       samp_gen_i0/samp_cnt_done11111
    SLICE_X15Y32.B3      net (fanout=2)        0.401   samp_gen_i0/samp_cnt_done1111
    SLICE_X15Y32.B       Tilo                  0.259   clkx_nsamp_i0/bus_new_stretch_old_dst
                                                       samp_gen_i0/samp_cnt_done1111
    SLICE_X15Y32.A5      net (fanout=1)        0.230   samp_gen_i0/samp_cnt_done1113
    SLICE_X15Y32.A       Tilo                  0.259   clkx_nsamp_i0/bus_new_stretch_old_dst
                                                       samp_gen_i0/samp_cnt_done1112
    SLICE_X19Y33.C4      net (fanout=1)        1.095   samp_gen_i0/samp_cnt_done1114
    SLICE_X19Y33.C       Tilo                  0.259   samp_gen_i0/_n0091_inv
                                                       samp_gen_i0/samp_cnt_done1113
    SLICE_X25Y34.B4      net (fanout=3)        0.867   samp_gen_i0/samp_cnt_done
    SLICE_X25Y34.B       Tilo                  0.259   samp_gen_i0/doing_read
                                                       samp_gen_i0/active_active_OR_183_o1
    SLICE_X16Y33.CE      net (fanout=3)        0.963   samp_gen_i0/active_active_OR_183_o
    SLICE_X16Y33.CLK     Tceck                 0.291   samp_gen_samp_ram_addr<7>
                                                       samp_gen_i0/samp_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      6.647ns (2.129ns logic, 4.518ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1178.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               samp_gen_i0/samp_cnt_8 (FF)
  Destination:          samp_gen_i0/samp_cnt_7 (FF)
  Requirement:          1185.184ns
  Data Path Delay:      6.625ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_samp rising at 0.000ns
  Destination Clock:    clk_samp rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: samp_gen_i0/samp_cnt_8 to samp_gen_i0/samp_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.476   samp_gen_samp_ram_addr<9>
                                                       samp_gen_i0/samp_cnt_8
    SLICE_X15Y33.B2      net (fanout=4)        1.155   samp_gen_samp_ram_addr<8>
    SLICE_X15Y33.BMUX    Tilo                  0.337   nsamp_clk_tx<9>
                                                       samp_gen_i0/samp_cnt_done114_SW0
    SLICE_X15Y33.A4      net (fanout=1)        0.502   samp_gen_i0/N2
    SLICE_X15Y33.A       Tilo                  0.259   nsamp_clk_tx<9>
                                                       samp_gen_i0/samp_cnt_done114
    SLICE_X14Y33.A6      net (fanout=1)        0.143   samp_gen_i0/samp_cnt_done115
    SLICE_X14Y33.A       Tilo                  0.254   samp_gen_i0/samp_cnt_done61
                                                       samp_gen_i0/samp_cnt_done115
    SLICE_X19Y33.C5      net (fanout=1)        0.860   samp_gen_i0/samp_cnt_done116
    SLICE_X19Y33.C       Tilo                  0.259   samp_gen_i0/_n0091_inv
                                                       samp_gen_i0/samp_cnt_done1113
    SLICE_X25Y34.B4      net (fanout=3)        0.867   samp_gen_i0/samp_cnt_done
    SLICE_X25Y34.B       Tilo                  0.259   samp_gen_i0/doing_read
                                                       samp_gen_i0/active_active_OR_183_o1
    SLICE_X16Y33.CE      net (fanout=3)        0.963   samp_gen_i0/active_active_OR_183_o
    SLICE_X16Y33.CLK     Tceck                 0.291   samp_gen_samp_ram_addr<7>
                                                       samp_gen_i0/samp_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      6.625ns (2.135ns logic, 4.490ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point samp_gen_i0/samp_cnt_6 (SLICE_X16Y33.CE), 48 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1177.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               samp_gen_i0/samp_cnt_1 (FF)
  Destination:          samp_gen_i0/samp_cnt_6 (FF)
  Requirement:          1185.184ns
  Data Path Delay:      6.711ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_samp rising at 0.000ns
  Destination Clock:    clk_samp rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: samp_gen_i0/samp_cnt_1 to samp_gen_i0/samp_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.BQ      Tcko                  0.476   samp_gen_samp_ram_addr<3>
                                                       samp_gen_i0/samp_cnt_1
    SLICE_X14Y32.B1      net (fanout=4)        0.962   samp_gen_samp_ram_addr<1>
    SLICE_X14Y32.BMUX    Tilo                  0.326   samp_gen_i0/samp_cnt_done1133
                                                       samp_gen_i0/samp_cnt_done11111
    SLICE_X14Y32.D2      net (fanout=2)        0.809   samp_gen_i0/samp_cnt_done1111
    SLICE_X14Y32.CMUX    Topdc                 0.456   samp_gen_i0/samp_cnt_done1133
                                                       samp_gen_i0/samp_cnt_done1110_F
                                                       samp_gen_i0/samp_cnt_done1110
    SLICE_X19Y33.C3      net (fanout=1)        1.045   samp_gen_i0/samp_cnt_done1112
    SLICE_X19Y33.C       Tilo                  0.259   samp_gen_i0/_n0091_inv
                                                       samp_gen_i0/samp_cnt_done1113
    SLICE_X25Y34.B4      net (fanout=3)        0.867   samp_gen_i0/samp_cnt_done
    SLICE_X25Y34.B       Tilo                  0.259   samp_gen_i0/doing_read
                                                       samp_gen_i0/active_active_OR_183_o1
    SLICE_X16Y33.CE      net (fanout=3)        0.963   samp_gen_i0/active_active_OR_183_o
    SLICE_X16Y33.CLK     Tceck                 0.289   samp_gen_samp_ram_addr<7>
                                                       samp_gen_i0/samp_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      6.711ns (2.065ns logic, 4.646ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1178.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               samp_gen_i0/samp_cnt_1 (FF)
  Destination:          samp_gen_i0/samp_cnt_6 (FF)
  Requirement:          1185.184ns
  Data Path Delay:      6.645ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_samp rising at 0.000ns
  Destination Clock:    clk_samp rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: samp_gen_i0/samp_cnt_1 to samp_gen_i0/samp_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.BQ      Tcko                  0.476   samp_gen_samp_ram_addr<3>
                                                       samp_gen_i0/samp_cnt_1
    SLICE_X14Y32.B1      net (fanout=4)        0.962   samp_gen_samp_ram_addr<1>
    SLICE_X14Y32.BMUX    Tilo                  0.326   samp_gen_i0/samp_cnt_done1133
                                                       samp_gen_i0/samp_cnt_done11111
    SLICE_X15Y32.B3      net (fanout=2)        0.401   samp_gen_i0/samp_cnt_done1111
    SLICE_X15Y32.B       Tilo                  0.259   clkx_nsamp_i0/bus_new_stretch_old_dst
                                                       samp_gen_i0/samp_cnt_done1111
    SLICE_X15Y32.A5      net (fanout=1)        0.230   samp_gen_i0/samp_cnt_done1113
    SLICE_X15Y32.A       Tilo                  0.259   clkx_nsamp_i0/bus_new_stretch_old_dst
                                                       samp_gen_i0/samp_cnt_done1112
    SLICE_X19Y33.C4      net (fanout=1)        1.095   samp_gen_i0/samp_cnt_done1114
    SLICE_X19Y33.C       Tilo                  0.259   samp_gen_i0/_n0091_inv
                                                       samp_gen_i0/samp_cnt_done1113
    SLICE_X25Y34.B4      net (fanout=3)        0.867   samp_gen_i0/samp_cnt_done
    SLICE_X25Y34.B       Tilo                  0.259   samp_gen_i0/doing_read
                                                       samp_gen_i0/active_active_OR_183_o1
    SLICE_X16Y33.CE      net (fanout=3)        0.963   samp_gen_i0/active_active_OR_183_o
    SLICE_X16Y33.CLK     Tceck                 0.289   samp_gen_samp_ram_addr<7>
                                                       samp_gen_i0/samp_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      6.645ns (2.127ns logic, 4.518ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1178.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               samp_gen_i0/samp_cnt_8 (FF)
  Destination:          samp_gen_i0/samp_cnt_6 (FF)
  Requirement:          1185.184ns
  Data Path Delay:      6.623ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_samp rising at 0.000ns
  Destination Clock:    clk_samp rising at 37.037ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: samp_gen_i0/samp_cnt_8 to samp_gen_i0/samp_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.476   samp_gen_samp_ram_addr<9>
                                                       samp_gen_i0/samp_cnt_8
    SLICE_X15Y33.B2      net (fanout=4)        1.155   samp_gen_samp_ram_addr<8>
    SLICE_X15Y33.BMUX    Tilo                  0.337   nsamp_clk_tx<9>
                                                       samp_gen_i0/samp_cnt_done114_SW0
    SLICE_X15Y33.A4      net (fanout=1)        0.502   samp_gen_i0/N2
    SLICE_X15Y33.A       Tilo                  0.259   nsamp_clk_tx<9>
                                                       samp_gen_i0/samp_cnt_done114
    SLICE_X14Y33.A6      net (fanout=1)        0.143   samp_gen_i0/samp_cnt_done115
    SLICE_X14Y33.A       Tilo                  0.254   samp_gen_i0/samp_cnt_done61
                                                       samp_gen_i0/samp_cnt_done115
    SLICE_X19Y33.C5      net (fanout=1)        0.860   samp_gen_i0/samp_cnt_done116
    SLICE_X19Y33.C       Tilo                  0.259   samp_gen_i0/_n0091_inv
                                                       samp_gen_i0/samp_cnt_done1113
    SLICE_X25Y34.B4      net (fanout=3)        0.867   samp_gen_i0/samp_cnt_done
    SLICE_X25Y34.B       Tilo                  0.259   samp_gen_i0/doing_read
                                                       samp_gen_i0/active_active_OR_183_o1
    SLICE_X16Y33.CE      net (fanout=3)        0.963   samp_gen_i0/active_active_OR_183_o
    SLICE_X16Y33.CLK     Tceck                 0.289   samp_gen_samp_ram_addr<7>
                                                       samp_gen_i0/samp_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      6.623ns (2.133ns logic, 4.490ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_clk_samp = MAXDELAY FROM TIMEGRP "TNM_clk_samp" TO TIMEGRP "TNM_clk_samp"         TS_clk_gen_i0_clkout_fx * 32;
--------------------------------------------------------------------------------

Paths for end point samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.ADDRB12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               samp_gen_i0/samp_cnt_8 (FF)
  Destination:          samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.003ns (0.069 - 0.072)
  Source Clock:         clk_samp rising at 37.037ns
  Destination Clock:    clk_samp rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: samp_gen_i0/samp_cnt_8 to samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.200   samp_gen_samp_ram_addr<9>
                                                       samp_gen_i0/samp_cnt_8
    RAMB16_X1Y18.ADDRB12 net (fanout=4)        0.278   samp_gen_samp_ram_addr<8>
    RAMB16_X1Y18.CLKB    Trckc_ADDRB (-Th)     0.066   samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.134ns logic, 0.278ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.ADDRB9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               samp_gen_i0/samp_cnt_5 (FF)
  Destination:          samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.004ns (0.069 - 0.073)
  Source Clock:         clk_samp rising at 37.037ns
  Destination Clock:    clk_samp rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: samp_gen_i0/samp_cnt_5 to samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.BQ      Tcko                  0.200   samp_gen_samp_ram_addr<7>
                                                       samp_gen_i0/samp_cnt_5
    RAMB16_X1Y18.ADDRB9  net (fanout=3)        0.293   samp_gen_samp_ram_addr<5>
    RAMB16_X1Y18.CLKB    Trckc_ADDRB (-Th)     0.066   samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.134ns logic, 0.293ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.ADDRB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               samp_gen_i0/samp_cnt_6 (FF)
  Destination:          samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.004ns (0.069 - 0.073)
  Source Clock:         clk_samp rising at 37.037ns
  Destination Clock:    clk_samp rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: samp_gen_i0/samp_cnt_6 to samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.CQ      Tcko                  0.200   samp_gen_samp_ram_addr<7>
                                                       samp_gen_i0/samp_cnt_6
    RAMB16_X1Y18.ADDRB10 net (fanout=4)        0.377   samp_gen_samp_ram_addr<6>
    RAMB16_X1Y18.CLKB    Trckc_ADDRB (-Th)     0.066   samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.134ns logic, 0.377ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk0_to_clkfx = MAXDELAY FROM TIMEGRP "TNM_clk0" TO 
TIMEGRP "TNM_clkfx" 5         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 101 paths analyzed, 101 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.142ns.
--------------------------------------------------------------------------------

Paths for end point clkx_nsamp_i0/bus_dst_10 (SLICE_X17Y33.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkx_nsamp_i0/bus_samp_src_10 (FF)
  Destination:          clkx_nsamp_i0/bus_dst_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: clkx_nsamp_i0/bus_samp_src_10 to clkx_nsamp_i0/bus_dst_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.430   clkx_nsamp_i0/bus_samp_src<10>
                                                       clkx_nsamp_i0/bus_samp_src_10
    SLICE_X17Y33.A2      net (fanout=1)        1.448   clkx_nsamp_i0/bus_samp_src<10>
    SLICE_X17Y33.CLK     Tas                   0.264   nsamp_clk_tx<7>
                                                       clkx_nsamp_i0/Mmux_bus_dst[10]_bus_src[10]_mux_14_OUT21
                                                       clkx_nsamp_i0/bus_dst_10
    -------------------------------------------------  ---------------------------
    Total                                      2.142ns (0.694ns logic, 1.448ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point clkx_pre_i0/bus_dst_0 (SLICE_X25Y42.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkx_pre_i0/bus_samp_src_0 (FF)
  Destination:          clkx_pre_i0/bus_dst_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: clkx_pre_i0/bus_samp_src_0 to clkx_pre_i0/bus_dst_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y41.AQ      Tcko                  0.430   clkx_pre_i0/bus_samp_src<3>
                                                       clkx_pre_i0/bus_samp_src_0
    SLICE_X25Y42.A2      net (fanout=1)        1.437   clkx_pre_i0/bus_samp_src<0>
    SLICE_X25Y42.CLK     Tas                   0.264   clkx_pre_i0/_n0040_inv
                                                       clkx_pre_i0/Mmux_bus_dst[15]_bus_src[15]_mux_14_OUT11
                                                       clkx_pre_i0/bus_dst_0
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (0.694ns logic, 1.437ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point clkx_spd_i0/bus_dst_15 (SLICE_X23Y38.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_parse_i0/speed_15 (FF)
  Destination:          clkx_spd_i0/bus_dst_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.075ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_rx rising at 0.000ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmd_parse_i0/speed_15 to clkx_spd_i0/bus_dst_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y42.DQ      Tcko                  0.525   spd_clk_rx<15>
                                                       cmd_parse_i0/speed_15
    SLICE_X23Y38.D2      net (fanout=3)        1.177   spd_clk_rx<15>
    SLICE_X23Y38.CLK     Tas                   0.373   spd_clk_tx<15>
                                                       clkx_spd_i0/Mmux_bus_dst[15]_bus_src[15]_mux_14_OUT71
                                                       clkx_spd_i0/bus_dst_15
    -------------------------------------------------  ---------------------------
    Total                                      2.075ns (0.898ns logic, 1.177ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_clk0_to_clkfx = MAXDELAY FROM TIMEGRP "TNM_clk0" TO TIMEGRP "TNM_clkfx" 5         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta (SLICE_X24Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd_parse_i0/samp_gen_go_clk_rx (FF)
  Destination:          samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_rx rising at 37.037ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd_parse_i0/samp_gen_go_clk_rx to samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.DQ      Tcko                  0.200   samp_gen_go_clk_rx
                                                       cmd_parse_i0/samp_gen_go_clk_rx
    SLICE_X24Y46.AX      net (fanout=1)        0.200   samp_gen_go_clk_rx
    SLICE_X24Y46.CLK     Tckdi       (-Th)    -0.048   samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta
                                                       samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.248ns logic, 0.200ns route)
                                                       (55.4% logic, 44.6% route)
--------------------------------------------------------------------------------

Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4 (SLICE_X30Y78.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_rx rising at 37.037ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.CQ      Tcko                  0.198   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
    SLICE_X30Y78.AX      net (fanout=1)        0.218   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<4>
    SLICE_X30Y78.CLK     Tckdi       (-Th)    -0.041   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<7>
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.239ns logic, 0.218ns route)
                                                       (52.3% logic, 47.7% route)
--------------------------------------------------------------------------------

Paths for end point clkx_pre_i0/bus_dst_7 (SLICE_X24Y41.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkx_pre_i0/bus_samp_src_7 (FF)
  Destination:          clkx_pre_i0/bus_dst_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_rx rising at 37.037ns
  Destination Clock:    clk_tx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkx_pre_i0/bus_samp_src_7 to clkx_pre_i0/bus_dst_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y41.DMUX    Tshcko                0.244   clkx_pre_i0/bus_samp_src<3>
                                                       clkx_pre_i0/bus_samp_src_7
    SLICE_X24Y41.D4      net (fanout=1)        0.101   clkx_pre_i0/bus_samp_src<7>
    SLICE_X24Y41.CLK     Tah         (-Th)    -0.121   pre_clk_tx<8>
                                                       clkx_pre_i0/Mmux_bus_dst[15]_bus_src[15]_mux_14_OUT141
                                                       clkx_pre_i0/bus_dst_7
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.365ns logic, 0.101ns route)
                                                       (78.3% logic, 21.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkfx_to_clk0 = MAXDELAY FROM TIMEGRP "TNM_clkfx" TO 
TIMEGRP "TNM_clk0" 5         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.843ns.
--------------------------------------------------------------------------------

Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X28Y74.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.843ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y79.BQ      Tcko                  0.430   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X28Y74.DX      net (fanout=1)        1.299   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
    SLICE_X28Y74.CLK     Tdick                 0.114   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (0.544ns logic, 1.299ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X28Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y79.AMUX    Tshcko                0.518   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X28Y74.AX      net (fanout=1)        1.193   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>
    SLICE_X28Y74.CLK     Tdick                 0.114   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.825ns (0.632ns logic, 1.193ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X28Y74.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.813ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_tx rising at 0.000ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y79.BMUX    Tshcko                0.518   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X28Y74.CX      net (fanout=1)        1.181   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>
    SLICE_X28Y74.CLK     Tdick                 0.114   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.813ns (0.632ns logic, 1.181ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_clkfx_to_clk0 = MAXDELAY FROM TIMEGRP "TNM_clkfx" TO TIMEGRP "TNM_clk0" 5         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9 (SLICE_X26Y76.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.663ns (requirement - (clock path skew + uncertainty - data path))
  Source:               char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 (FF)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.663ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_tx rising at 37.037ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y79.BQ      Tcko                  0.198   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<10>
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9
    SLICE_X26Y76.B5      net (fanout=1)        0.334   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<9>
    SLICE_X26Y76.CLK     Tah         (-Th)    -0.131   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<7>
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<9>_rt
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.329ns logic, 0.334ns route)
                                                       (49.6% logic, 50.4% route)
--------------------------------------------------------------------------------

Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10 (SLICE_X26Y76.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.663ns (requirement - (clock path skew + uncertainty - data path))
  Source:               char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (FF)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.663ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_tx rising at 37.037ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y79.CQ      Tcko                  0.198   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<10>
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    SLICE_X26Y76.C5      net (fanout=1)        0.334   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<10>
    SLICE_X26Y76.CLK     Tah         (-Th)    -0.131   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<7>
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<10>_rt
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.329ns logic, 0.334ns route)
                                                       (49.6% logic, 50.4% route)
--------------------------------------------------------------------------------

Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7 (SLICE_X26Y76.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7 (FF)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.675ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_tx rising at 37.037ns
  Destination Clock:    clk_rx rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7 to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y79.AQ      Tcko                  0.198   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<10>
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7
    SLICE_X26Y76.DX      net (fanout=1)        0.436   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<7>
    SLICE_X26Y76.CLK     Tckdi       (-Th)    -0.041   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<7>
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (0.239ns logic, 0.436ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "spi_clk_pin" OFFSET = OUT 15 ns AFTER COMP "clk_pin" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.181ns.
--------------------------------------------------------------------------------

Paths for end point spi_clk_pin (A18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  8.819ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst (FF)
  Destination:          spi_clk_pin (PAD)
  Source Clock:         clk_tx rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      3.887ns (Levels of Logic = 1)
  Clock Path Delay:     1.649ns (Levels of Logic = 4)
  Clock Uncertainty:    0.645ns

  Clock Uncertainty:          0.645ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_pin to dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 1.037   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        2.921   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -7.514   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=2)        1.207   clk_gen_i0/clkout_fx
    BUFGMUX_X2Y2.O       Tgi0o                 0.209   clk_gen_i0/BUFG_clk_tx_i0
                                                       clk_gen_i0/BUFG_clk_tx_i0
    OLOGIC_X25Y118.CLK0  net (fanout=69)       2.367   clk_tx
    -------------------------------------------------  ---------------------------
    Total                                      1.649ns (-6.078ns logic, 7.727ns route)

  Maximum Data Path at Slow Process Corner: dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst to spi_clk_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y118.OQ    Tockq                 1.158   spi_clk_o
                                                       dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst
    A18.O                net (fanout=1)        0.387   spi_clk_o
    A18.PAD              Tioop                 2.342   spi_clk_pin
                                                       OBUF_spi_clk
                                                       spi_clk_pin
    -------------------------------------------------  ---------------------------
    Total                                      3.887ns (3.500ns logic, 0.387ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "spi_clk_pin" OFFSET = OUT 15 ns AFTER COMP "clk_pin" "RISING";
--------------------------------------------------------------------------------

Paths for end point spi_clk_pin (A18.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.892ns (clock arrival + clock path + data path - uncertainty)
  Source:               dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst (FF)
  Destination:          spi_clk_pin (PAD)
  Source Clock:         clk_tx rising at 0.000ns
  Data Path Delay:      1.725ns (Levels of Logic = 1)
  Clock Path Delay:     0.812ns (Levels of Logic = 4)
  Clock Uncertainty:    0.645ns

  Clock Uncertainty:          0.645ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_pin to dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 0.321   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        1.315   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.690   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=2)        0.394   clk_gen_i0/clkout_fx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_i0/BUFG_clk_tx_i0
                                                       clk_gen_i0/BUFG_clk_tx_i0
    OLOGIC_X25Y118.CLK0  net (fanout=69)       0.919   clk_tx
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (-2.188ns logic, 3.000ns route)

  Minimum Data Path at Fast Process Corner: dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst to spi_clk_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y118.OQ    Tockq                 0.419   spi_clk_o
                                                       dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst
    A18.O                net (fanout=1)        0.268   spi_clk_o
    A18.PAD              Tioop                 1.038   spi_clk_pin
                                                       OBUF_spi_clk
                                                       spi_clk_pin
    -------------------------------------------------  ---------------------------
    Total                                      1.725ns (1.457ns logic, 0.268ns route)
                                                       (84.5% logic, 15.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "spi_clk_pin" OFFSET = OUT 15 ns AFTER COMP "clk_pin" 
"FALLING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.119ns.
--------------------------------------------------------------------------------

Paths for end point spi_clk_pin (A18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  8.881ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst (FF)
  Destination:          spi_clk_pin (PAD)
  Source Clock:         clk_tx falling at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      3.887ns (Levels of Logic = 1)
  Clock Path Delay:     1.587ns (Levels of Logic = 4)
  Clock Uncertainty:    0.645ns

  Clock Uncertainty:          0.645ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_pin to dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 1.037   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        2.921   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -7.514   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=2)        1.207   clk_gen_i0/clkout_fx
    BUFGMUX_X2Y2.O       Tgi0o                 0.209   clk_gen_i0/BUFG_clk_tx_i0
                                                       clk_gen_i0/BUFG_clk_tx_i0
    OLOGIC_X25Y118.CLK1  net (fanout=69)       2.305   clk_tx
    -------------------------------------------------  ---------------------------
    Total                                      1.587ns (-6.078ns logic, 7.665ns route)

  Maximum Data Path at Slow Process Corner: dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst to spi_clk_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y118.OQ    Tockq                 1.158   spi_clk_o
                                                       dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst
    A18.O                net (fanout=1)        0.387   spi_clk_o
    A18.PAD              Tioop                 2.342   spi_clk_pin
                                                       OBUF_spi_clk
                                                       spi_clk_pin
    -------------------------------------------------  ---------------------------
    Total                                      3.887ns (3.500ns logic, 0.387ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "spi_clk_pin" OFFSET = OUT 15 ns AFTER COMP "clk_pin" "FALLING";
--------------------------------------------------------------------------------

Paths for end point spi_clk_pin (A18.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.826ns (clock arrival + clock path + data path - uncertainty)
  Source:               dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst (FF)
  Destination:          spi_clk_pin (PAD)
  Source Clock:         clk_tx falling at 0.000ns
  Data Path Delay:      1.731ns (Levels of Logic = 1)
  Clock Path Delay:     0.740ns (Levels of Logic = 4)
  Clock Uncertainty:    0.645ns

  Clock Uncertainty:          0.645ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_pin to dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 0.321   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        1.315   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.690   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=2)        0.394   clk_gen_i0/clkout_fx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_i0/BUFG_clk_tx_i0
                                                       clk_gen_i0/BUFG_clk_tx_i0
    OLOGIC_X25Y118.CLK1  net (fanout=69)       0.847   clk_tx
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (-2.188ns logic, 2.928ns route)

  Minimum Data Path at Fast Process Corner: dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst to spi_clk_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y118.OQ    Tockq                 0.425   spi_clk_o
                                                       dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst
    A18.O                net (fanout=1)        0.268   spi_clk_o
    A18.PAD              Tioop                 1.038   spi_clk_pin
                                                       OBUF_spi_clk
                                                       spi_clk_pin
    -------------------------------------------------  ---------------------------
    Total                                      1.731ns (1.463ns logic, 0.268ns route)
                                                       (84.5% logic, 15.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 15 ns VALID 20 ns BEFORE COMP "clk_pin" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.811ns.
--------------------------------------------------------------------------------

Paths for end point rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst (SLICE_X29Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.189ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rst_pin (PAD)
  Destination:          rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst (FF)
  Destination Clock:    clk_tx rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.001ns (Levels of Logic = 2)
  Clock Path Delay:     0.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.645ns

  Clock Uncertainty:          0.645ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: rst_pin to rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F3.I                 Tiopi                 1.197   rst_pin
                                                       rst_pin
                                                       IBUF_rst_i0
                                                       ProtoComp254.IMUX.1
    SLICE_X26Y40.A2      net (fanout=5)        7.712   rst_i
    SLICE_X26Y40.A       Tilo                  0.254   rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta
                                                       rst_gen_i0/int_rst1
    SLICE_X29Y54.SR      net (fanout=5)        1.517   rst_gen_i0/int_rst
    SLICE_X29Y54.CLK     Trck                  0.321   rst_clk_tx
                                                       rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst
    -------------------------------------------------  ---------------------------
    Total                                     11.001ns (1.772ns logic, 9.229ns route)
                                                       (16.1% logic, 83.9% route)

  Minimum Clock Path at Slow Process Corner: clk_pin to rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 0.902   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        2.529   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.519   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=2)        1.064   clk_gen_i0/clkout_fx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_i0/BUFG_clk_tx_i0
                                                       clk_gen_i0/BUFG_clk_tx_i0
    SLICE_X29Y54.CLK     net (fanout=69)       1.413   clk_tx
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (-5.241ns logic, 6.076ns route)

--------------------------------------------------------------------------------

Paths for end point rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta (SLICE_X28Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.227ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rst_pin (PAD)
  Destination:          rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta (FF)
  Destination Clock:    clk_tx rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      10.963ns (Levels of Logic = 2)
  Clock Path Delay:     0.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.645ns

  Clock Uncertainty:          0.645ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: rst_pin to rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F3.I                 Tiopi                 1.197   rst_pin
                                                       rst_pin
                                                       IBUF_rst_i0
                                                       ProtoComp254.IMUX.1
    SLICE_X26Y40.A2      net (fanout=5)        7.712   rst_i
    SLICE_X26Y40.A       Tilo                  0.254   rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta
                                                       rst_gen_i0/int_rst1
    SLICE_X28Y54.SR      net (fanout=5)        1.517   rst_gen_i0/int_rst
    SLICE_X28Y54.CLK     Trck                  0.283   rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta
                                                       rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta
    -------------------------------------------------  ---------------------------
    Total                                     10.963ns (1.734ns logic, 9.229ns route)
                                                       (15.8% logic, 84.2% route)

  Minimum Clock Path at Slow Process Corner: clk_pin to rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 0.902   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        2.529   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.519   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=2)        1.064   clk_gen_i0/clkout_fx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_i0/BUFG_clk_tx_i0
                                                       clk_gen_i0/BUFG_clk_tx_i0
    SLICE_X28Y54.CLK     net (fanout=69)       1.413   clk_tx
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (-5.241ns logic, 6.076ns route)

--------------------------------------------------------------------------------

Paths for end point rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst (SLICE_X26Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.172ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rst_pin (PAD)
  Destination:          rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst (FF)
  Destination Clock:    clk_samp rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      9.990ns (Levels of Logic = 2)
  Clock Path Delay:     0.807ns (Levels of Logic = 4)
  Clock Uncertainty:    0.645ns

  Clock Uncertainty:          0.645ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: rst_pin to rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F3.I                 Tiopi                 1.197   rst_pin
                                                       rst_pin
                                                       IBUF_rst_i0
                                                       ProtoComp254.IMUX.1
    SLICE_X26Y40.A2      net (fanout=5)        7.712   rst_i
    SLICE_X26Y40.A       Tilo                  0.254   rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta
                                                       rst_gen_i0/int_rst1
    SLICE_X26Y40.SR      net (fanout=5)        0.591   rst_gen_i0/int_rst
    SLICE_X26Y40.CLK     Trck                  0.236   rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta
                                                       rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst
    -------------------------------------------------  ---------------------------
    Total                                      9.990ns (1.687ns logic, 8.303ns route)
                                                       (16.9% logic, 83.1% route)

  Minimum Clock Path at Slow Process Corner: clk_pin to rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 0.902   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        2.529   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.519   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=2)        1.064   clk_gen_i0/clkout_fx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_gen_i0/BUFGCE_clk_samp_i0
                                                       clk_gen_i0/BUFGCE_clk_samp_i0
    SLICE_X26Y40.CLK     net (fanout=16)       1.385   clk_samp
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (-5.241ns logic, 6.048ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 15 ns VALID 20 ns BEFORE COMP "clk_pin" "RISING";
--------------------------------------------------------------------------------

Paths for end point lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta (SLICE_X52Y108.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.890ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_sel_pin (PAD)
  Destination:          lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta (FF)
  Destination Clock:    clk_tx rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.072ns (Levels of Logic = 1)
  Clock Path Delay:     0.537ns (Levels of Logic = 4)
  Clock Uncertainty:    0.645ns

  Clock Uncertainty:          0.645ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_sel_pin to lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C18.I                Tiopi                 0.321   lb_sel_pin
                                                       lb_sel_pin
                                                       IBUF_lb_sel_i0
                                                       ProtoComp254.IMUX.3
    SLICE_X52Y108.BX     net (fanout=1)        1.710   lb_sel_i
    SLICE_X52Y108.CLK    Tckdi       (-Th)    -0.041   lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta
                                                       lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta
    -------------------------------------------------  ---------------------------
    Total                                      2.072ns (0.362ns logic, 1.710ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Clock Path at Fast Process Corner: clk_pin to lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 0.367   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        1.377   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.953   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=2)        0.437   clk_gen_i0/clkout_fx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_i0/BUFG_clk_tx_i0
                                                       clk_gen_i0/BUFG_clk_tx_i0
    SLICE_X52Y108.CLK    net (fanout=69)       0.695   clk_tx
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (-2.393ns logic, 2.930ns route)

--------------------------------------------------------------------------------

Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X29Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.998ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rst_pin (PAD)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock:    clk_tx rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.194ns (Levels of Logic = 1)
  Clock Path Delay:     0.551ns (Levels of Logic = 4)
  Clock Uncertainty:    0.645ns

  Clock Uncertainty:          0.645ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: rst_pin to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F3.I                 Tiopi                 0.457   rst_pin
                                                       rst_pin
                                                       IBUF_rst_i0
                                                       ProtoComp254.IMUX.1
    SLICE_X29Y86.SR      net (fanout=5)        2.558   rst_i
    SLICE_X29Y86.CLK     Tremck      (-Th)    -0.179   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      3.194ns (0.636ns logic, 2.558ns route)
                                                       (19.9% logic, 80.1% route)

  Maximum Clock Path at Fast Process Corner: clk_pin to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 0.367   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        1.377   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.953   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=2)        0.437   clk_gen_i0/clkout_fx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_i0/BUFG_clk_tx_i0
                                                       clk_gen_i0/BUFG_clk_tx_i0
    SLICE_X29Y86.CLK     net (fanout=69)       0.709   clk_tx
    -------------------------------------------------  ---------------------------
    Total                                      0.551ns (-2.393ns logic, 2.944ns route)

--------------------------------------------------------------------------------

Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X23Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.458ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rst_pin (PAD)
  Destination:          char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination Clock:    clk_rx rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 1)
  Clock Path Delay:     0.587ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: rst_pin to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F3.I                 Tiopi                 0.457   rst_pin
                                                       rst_pin
                                                       IBUF_rst_i0
                                                       ProtoComp254.IMUX.1
    SLICE_X23Y79.SR      net (fanout=5)        2.691   rst_i
    SLICE_X23Y79.CLK     Tremck      (-Th)    -0.172   char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
                                                       char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (0.629ns logic, 2.691ns route)
                                                       (18.9% logic, 81.1% route)

  Maximum Clock Path at Fast Process Corner: clk_pin to char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 0.367   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        1.377   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.953   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   clk_gen_i0/clk_core_i0/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   clk_gen_i0/clk_core_i0/clkout1_buf
                                                       clk_gen_i0/clk_core_i0/clkout1_buf
    SLICE_X23Y79.CLK     net (fanout=110)      0.745   clk_rx
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (-2.393ns logic, 2.980ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 15 ns AFTER COMP "clk_pin";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  13.264ns.
--------------------------------------------------------------------------------

Paths for end point led_pins<0> (D17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.736ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               samp_gen_i0/led_o_0 (FF)
  Destination:          led_pins<0> (PAD)
  Source Clock:         clk_samp rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      11.567ns (Levels of Logic = 1)
  Clock Path Delay:     1.052ns (Levels of Logic = 4)
  Clock Uncertainty:    0.645ns

  Clock Uncertainty:          0.645ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_pin to samp_gen_i0/led_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 1.037   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        2.921   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -7.514   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=2)        1.207   clk_gen_i0/clkout_fx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_gen_i0/BUFGCE_clk_samp_i0
                                                       clk_gen_i0/BUFGCE_clk_samp_i0
    SLICE_X23Y48.CLK     net (fanout=16)       1.770   clk_samp
    -------------------------------------------------  ---------------------------
    Total                                      1.052ns (-6.078ns logic, 7.130ns route)

  Maximum Data Path at Slow Process Corner: samp_gen_i0/led_o_0 to led_pins<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y48.AQ      Tcko                  0.430   led_o<3>
                                                       samp_gen_i0/led_o_0
    D17.O                net (fanout=1)        8.795   led_o<0>
    D17.PAD              Tioop                 2.342   led_pins<0>
                                                       OBUF_led_i0
                                                       led_pins<0>
    -------------------------------------------------  ---------------------------
    Total                                     11.567ns (2.772ns logic, 8.795ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point spi_mosi_pin (B18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.338ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               dac_spi_i0/spi_mosi_o (FF)
  Destination:          spi_mosi_pin (PAD)
  Source Clock:         clk_tx rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      10.975ns (Levels of Logic = 1)
  Clock Path Delay:     1.042ns (Levels of Logic = 4)
  Clock Uncertainty:    0.645ns

  Clock Uncertainty:          0.645ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_pin to dac_spi_i0/spi_mosi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 1.037   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        2.921   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -7.514   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=2)        1.207   clk_gen_i0/clkout_fx
    BUFGMUX_X2Y2.O       Tgi0o                 0.209   clk_gen_i0/BUFG_clk_tx_i0
                                                       clk_gen_i0/BUFG_clk_tx_i0
    SLICE_X23Y57.CLK     net (fanout=69)       1.760   clk_tx
    -------------------------------------------------  ---------------------------
    Total                                      1.042ns (-6.078ns logic, 7.120ns route)

  Maximum Data Path at Slow Process Corner: dac_spi_i0/spi_mosi_o to spi_mosi_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y57.AQ      Tcko                  0.430   spi_mosi_o
                                                       dac_spi_i0/spi_mosi_o
    B18.O                net (fanout=1)        8.203   spi_mosi_o
    B18.PAD              Tioop                 2.342   spi_mosi_pin
                                                       OBUF_spi_mosi
                                                       spi_mosi_pin
    -------------------------------------------------  ---------------------------
    Total                                     10.975ns (2.772ns logic, 8.203ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point led_pins<4> (G7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.250ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               samp_gen_i0/led_o_4 (FF)
  Destination:          led_pins<4> (PAD)
  Source Clock:         clk_samp rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      10.065ns (Levels of Logic = 1)
  Clock Path Delay:     1.040ns (Levels of Logic = 4)
  Clock Uncertainty:    0.645ns

  Clock Uncertainty:          0.645ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_pin to samp_gen_i0/led_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 1.037   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        2.921   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -7.514   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=2)        1.207   clk_gen_i0/clkout_fx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_gen_i0/BUFGCE_clk_samp_i0
                                                       clk_gen_i0/BUFGCE_clk_samp_i0
    SLICE_X14Y57.CLK     net (fanout=16)       1.758   clk_samp
    -------------------------------------------------  ---------------------------
    Total                                      1.040ns (-6.078ns logic, 7.118ns route)

  Maximum Data Path at Slow Process Corner: samp_gen_i0/led_o_4 to led_pins<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.AQ      Tcko                  0.525   led_o<7>
                                                       samp_gen_i0/led_o_4
    G7.O                 net (fanout=1)        7.178   led_o<4>
    G7.PAD               Tioop                 2.362   led_pins<4>
                                                       OBUF_led_i4
                                                       led_pins<4>
    -------------------------------------------------  ---------------------------
    Total                                     10.065ns (2.887ns logic, 7.178ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 15 ns AFTER COMP "clk_pin";
--------------------------------------------------------------------------------

Paths for end point dac_clr_n_pin (F9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.299ns (clock arrival + clock path + data path - uncertainty)
  Source:               dac_spi_i0/dac_clr_n_o (FF)
  Destination:          dac_clr_n_pin (PAD)
  Source Clock:         clk_tx rising at 0.000ns
  Data Path Delay:      2.339ns (Levels of Logic = 1)
  Clock Path Delay:     0.605ns (Levels of Logic = 4)
  Clock Uncertainty:    0.645ns

  Clock Uncertainty:          0.645ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_pin to dac_spi_i0/dac_clr_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 0.321   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        1.315   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.690   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=2)        0.394   clk_gen_i0/clkout_fx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_i0/BUFG_clk_tx_i0
                                                       clk_gen_i0/BUFG_clk_tx_i0
    SLICE_X26Y125.CLK    net (fanout=69)       0.712   clk_tx
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (-2.188ns logic, 2.793ns route)

  Minimum Data Path at Fast Process Corner: dac_spi_i0/dac_clr_n_o to dac_clr_n_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y125.AQ     Tcko                  0.234   dac_clr_n_o
                                                       dac_spi_i0/dac_clr_n_o
    F9.O                 net (fanout=1)        1.067   dac_clr_n_o
    F9.PAD               Tioop                 1.038   dac_clr_n_pin
                                                       OBUF_dac_clr_n
                                                       dac_clr_n_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.339ns (1.272ns logic, 1.067ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point led_pins<6> (D1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.215ns (clock arrival + clock path + data path - uncertainty)
  Source:               samp_gen_i0/led_o_6 (FF)
  Destination:          led_pins<6> (PAD)
  Source Clock:         clk_samp rising at 0.000ns
  Data Path Delay:      4.253ns (Levels of Logic = 1)
  Clock Path Delay:     0.607ns (Levels of Logic = 4)
  Clock Uncertainty:    0.645ns

  Clock Uncertainty:          0.645ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_pin to samp_gen_i0/led_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 0.321   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        1.315   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.690   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.394   clk_gen_i0/clkout_fx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_gen_i0/BUFGCE_clk_samp_i0
                                                       clk_gen_i0/BUFGCE_clk_samp_i0
    SLICE_X14Y57.CLK     net (fanout=16)       0.714   clk_samp
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (-2.188ns logic, 2.795ns route)

  Minimum Data Path at Fast Process Corner: samp_gen_i0/led_o_6 to led_pins<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.CQ      Tcko                  0.234   led_o<7>
                                                       samp_gen_i0/led_o_6
    D1.O                 net (fanout=1)        2.962   led_o<6>
    D1.PAD               Tioop                 1.057   led_pins<6>
                                                       OBUF_led_i6
                                                       led_pins<6>
    -------------------------------------------------  ---------------------------
    Total                                      4.253ns (1.291ns logic, 2.962ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point txd_pin (B21.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.575ns (clock arrival + clock path + data path - uncertainty)
  Source:               lb_ctl_i0/debouncer_i0/signal_out_reg (FF)
  Destination:          txd_pin (PAD)
  Source Clock:         clk_tx rising at 0.000ns
  Data Path Delay:      4.662ns (Levels of Logic = 2)
  Clock Path Delay:     0.558ns (Levels of Logic = 4)
  Clock Uncertainty:    0.645ns

  Clock Uncertainty:          0.645ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_pin to lb_ctl_i0/debouncer_i0/signal_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 0.321   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        1.315   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.690   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=2)        0.394   clk_gen_i0/clkout_fx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_i0/BUFG_clk_tx_i0
                                                       clk_gen_i0/BUFG_clk_tx_i0
    SLICE_X45Y87.CLK     net (fanout=69)       0.665   clk_tx
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (-2.188ns logic, 2.746ns route)

  Minimum Data Path at Fast Process Corner: lb_ctl_i0/debouncer_i0/signal_out_reg to txd_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y87.AQ      Tcko                  0.198   lb_ctl_i0/lb_sel_filt
                                                       lb_ctl_i0/debouncer_i0/signal_out_reg
    SLICE_X41Y89.D4      net (fanout=4)        0.484   lb_ctl_i0/lb_sel_filt
    SLICE_X41Y89.D       Tilo                  0.156   uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
                                                       lb_ctl_i0/Mmux_txd_o11
    B21.O                net (fanout=1)        2.786   txd_o
    B21.PAD              Tioop                 1.038   txd_pin
                                                       OBUF_txd
                                                       txd_pin
    -------------------------------------------------  ---------------------------
    Total                                      4.662ns (1.392ns logic, 3.270ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.310ns (clock arrival + clock path + data path - uncertainty)
  Source:               uart_tx_i0/uart_tx_ctl_i0/txd_tx (FF)
  Destination:          txd_pin (PAD)
  Source Clock:         clk_tx rising at 0.000ns
  Data Path Delay:      4.393ns (Levels of Logic = 2)
  Clock Path Delay:     0.562ns (Levels of Logic = 4)
  Clock Uncertainty:    0.645ns

  Clock Uncertainty:          0.645ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.940ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_pin to uart_tx_i0/uart_tx_ctl_i0/txd_tx
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 0.321   clk_pin
                                                       clk_pin
                                                       clk_gen_i0/clk_core_i0/clkin1_buf
                                                       ProtoComp254.IMUX.2
    BUFIO2_X3Y7.I        net (fanout=1)        1.315   clk_gen_i0/clk_core_i0/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.690   clk_gen_i0/clk_core_i0/dcm_sp_inst
                                                       clk_gen_i0/clk_core_i0/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=2)        0.394   clk_gen_i0/clkout_fx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_i0/BUFG_clk_tx_i0
                                                       clk_gen_i0/BUFG_clk_tx_i0
    SLICE_X41Y89.CLK     net (fanout=69)       0.669   clk_tx
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (-2.188ns logic, 2.750ns route)

  Minimum Data Path at Fast Process Corner: uart_tx_i0/uart_tx_ctl_i0/txd_tx to txd_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y89.CMUX    Tshcko                0.244   uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
                                                       uart_tx_i0/uart_tx_ctl_i0/txd_tx
    SLICE_X41Y89.D3      net (fanout=1)        0.169   txd_tx
    SLICE_X41Y89.D       Tilo                  0.156   uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop
                                                       lb_ctl_i0/Mmux_txd_o11
    B21.O                net (fanout=1)        2.786   txd_o
    B21.PAD              Tioop                 1.038   txd_pin
                                                       OBUF_txd
                                                       txd_pin
    -------------------------------------------------  ---------------------------
    Total                                      4.393ns (1.438ns logic, 2.955ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     37.037ns|     16.000ns|     18.668ns|            0|            0|            0|    154587603|
| TS_clk_gen_i0_clk_core_i0_clk0|     37.037ns|      9.454ns|     10.684ns|            0|            0|         7129|    154573906|
|  TS_to_bcd                    |     74.074ns|     21.368ns|          N/A|            0|            0|    154573712|            0|
|  TS_uart_rx_ctl               |   1999.998ns|      3.764ns|          N/A|            0|            0|          194|            0|
| TS_clk_gen_i0_clkout_fx       |     37.037ns|     18.668ns|      0.227ns|            0|            0|         4086|         2482|
|  TS_uart_tx_ctl               |   1999.998ns|      4.496ns|          N/A|            0|            0|          104|            0|
|  TS_clk_samp                  |   1185.184ns|      7.254ns|          N/A|            0|            0|         2378|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_pin
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
lb_sel_pin  |    4.498(R)|      SLOW  |   -0.890(R)|      FAST  |clk_tx            |   0.000|
rst_pin     |    9.681(R)|      SLOW  |   -2.458(R)|      FAST  |clk_rx            |   0.000|
            |    9.828(R)|      SLOW  |   -3.957(R)|      FAST  |clk_samp          |   0.000|
            |   10.811(R)|      SLOW  |   -1.998(R)|      FAST  |clk_tx            |   0.000|
rxd_pin     |    7.429(R)|      SLOW  |   -3.142(R)|      FAST  |clk_rx            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_pin to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
dac_clr_n_pin|         6.860(R)|      SLOW  |         2.299(R)|      FAST  |clk_tx            |   0.000|
dac_cs_n_pin |        10.719(R)|      SLOW  |         4.440(R)|      FAST  |clk_tx            |   0.000|
led_pins<0>  |        13.264(R)|      SLOW  |         6.063(R)|      FAST  |clk_samp          |   0.000|
led_pins<1>  |        10.642(R)|      SLOW  |         4.525(R)|      FAST  |clk_samp          |   0.000|
led_pins<2>  |        11.459(R)|      SLOW  |         5.015(R)|      FAST  |clk_samp          |   0.000|
led_pins<3>  |        10.430(R)|      SLOW  |         4.370(R)|      FAST  |clk_samp          |   0.000|
led_pins<4>  |        11.750(R)|      SLOW  |         5.063(R)|      FAST  |clk_samp          |   0.000|
led_pins<5>  |        11.691(R)|      SLOW  |         5.036(R)|      FAST  |clk_samp          |   0.000|
led_pins<6>  |        10.248(R)|      SLOW  |         4.215(R)|      FAST  |clk_samp          |   0.000|
led_pins<7>  |        10.705(R)|      SLOW  |         4.469(R)|      FAST  |clk_samp          |   0.000|
spi_clk_pin  |         6.181(R)|      SLOW  |         1.892(R)|      FAST  |clk_tx            |   0.000|
             |         6.119(F)|      SLOW  |         1.826(F)|      FAST  |clk_tx            |   0.000|
spi_mosi_pin |        12.662(R)|      SLOW  |         5.692(R)|      FAST  |clk_tx            |   0.000|
txd_pin      |        10.869(R)|      SLOW  |         4.310(R)|      FAST  |clk_tx            |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_pin        |   21.368|         |    9.334|         |
---------------+---------+---------+---------+---------+

OFFSET = IN 15 ns VALID 20 ns BEFORE COMP "clk_pin" "RISING";
Worst Case Data Window 9.921; Ideal Clock Offset To Actual Clock 0.850; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
lb_sel_pin        |    4.498(R)|      SLOW  |   -0.890(R)|      FAST  |   10.502|    5.890|        2.306|
rst_pin           |    9.681(R)|      SLOW  |   -2.458(R)|      FAST  |    5.319|    7.458|       -1.070|
                  |    9.828(R)|      SLOW  |   -3.957(R)|      FAST  |    5.172|    8.957|       -1.893|
                  |   10.811(R)|      SLOW  |   -1.998(R)|      FAST  |    4.189|    6.998|       -1.405|
rxd_pin           |    7.429(R)|      SLOW  |   -3.142(R)|      FAST  |    7.571|    8.142|       -0.285|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.811|         -  |      -0.890|         -  |    4.189|    5.890|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "spi_clk_pin" OFFSET = OUT 15 ns AFTER COMP "clk_pin" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
spi_clk_pin                                    |        6.181|      SLOW  |        1.892|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "spi_clk_pin" OFFSET = OUT 15 ns AFTER COMP "clk_pin" "FALLING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
spi_clk_pin                                    |        6.119|      SLOW  |        1.826|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 15 ns AFTER COMP "clk_pin";
Bus Skew: 6.404 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
dac_clr_n_pin                                  |        6.860|      SLOW  |        2.299|      FAST  |         0.000|
dac_cs_n_pin                                   |       10.719|      SLOW  |        4.440|      FAST  |         3.859|
led_pins<0>                                    |       13.264|      SLOW  |        6.063|      FAST  |         6.404|
led_pins<1>                                    |       10.642|      SLOW  |        4.525|      FAST  |         3.782|
led_pins<2>                                    |       11.459|      SLOW  |        5.015|      FAST  |         4.599|
led_pins<3>                                    |       10.430|      SLOW  |        4.370|      FAST  |         3.570|
led_pins<4>                                    |       11.750|      SLOW  |        5.063|      FAST  |         4.890|
led_pins<5>                                    |       11.691|      SLOW  |        5.036|      FAST  |         4.831|
led_pins<6>                                    |       10.248|      SLOW  |        4.215|      FAST  |         3.388|
led_pins<7>                                    |       10.705|      SLOW  |        4.469|      FAST  |         3.845|
spi_mosi_pin                                   |       12.662|      SLOW  |        5.692|      FAST  |         5.802|
txd_pin                                        |       10.869|      SLOW  |        4.310|      FAST  |         4.009|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 154587744 paths, 6 nets, and 4754 connections

Design statistics:
   Minimum period:  21.368ns{1}   (Maximum frequency:  46.799MHz)
   Maximum path delay from/to any node:  21.368ns
   Maximum net delay:   1.488ns
   Minimum input required time before clock:  10.811ns
   Minimum output required time after clock:  13.264ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 21 00:07:56 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



