$date
	Sun Oct 23 03:54:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#307060
b10100 !
1"
#307062
b10100 &
b10100 %
1$
#307063
0"
#307066
b1010 &
b1010 %
#307070
b101 &
b101 %
#307074
b10000 &
b10000 %
#307078
b1000 &
b1000 %
#307082
b100 &
b100 %
#307086
b10 &
b10 %
#307090
b1 &
b1 %
1#
#307094
b0 &
0#
b0 %
0$
#1370139
b1101 !
1"
#1370142
b1101 &
b1101 %
1$
#1370143
0"
#1370146
b101000 &
b101000 %
#1370150
b10100 &
b10100 %
#1370154
b1010 &
b1010 %
#1370158
b101 &
b101 %
#1370162
b10000 &
b10000 %
#1370166
b1000 &
b1000 %
#1370170
b100 &
b100 %
#1370174
b10 &
b10 %
#1370178
b1 &
b1 %
1#
#1370182
b0 &
0#
b0 %
0$
#2364976
b11010 !
1"
#2364978
b11010 &
b11010 %
1$
#2364979
0"
#2364982
b1101 &
b1101 %
#2364986
b101000 &
b101000 %
#2364990
b10100 &
b10100 %
#2364994
b1010 &
b1010 %
#2364998
b101 &
b101 %
#2365002
b10000 &
b10000 %
#2365006
b1000 &
b1000 %
#2365010
b100 &
b100 %
#2365014
b10 &
b10 %
#2365018
b1 &
b1 %
1#
#2365022
b0 &
0#
b0 %
0$
#4500012
