<html><head></head><body><div id="job_id">J336898478</div><div id="citizenship_required">United States Citizenship</div><div id="job_city">Chicago</div><div id="job_category">Engineering</div><div id="url">https://ngc2.wd2.myworkdayjobs-impl.com/ACME_Engineering_External_Site/job/United-States-Illinois-Chicago/Senior-Principal-ASIC-DFT-Engineer_R10092786</div><div id="ngbp_statement">Employees may be eligible for a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, ACME Engineering provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.</div><div id="number_to_hire">2</div><div id="job_country">United States of America</div><div id="clearance_type">None</div><div id="business_sector">Mission Systems</div><div id="job_requisition_reason">Experienced > Experienced- New Position</div><div id="willingness_to_travel">Yes, 10% of the Time</div><div id="pay_range_minimum">127441</div><div id="title">Senior Principal ASIC DFT Engineer</div><div id="contest_number">R10092786</div><div id="job_shift">1st Shift</div><div id="job_description"><p>ACME Engineering Mission Systems Sector (NGMS) is a leading global provider of secure software-defined, hardware enabled mission systems. Our company is pioneering capabilities in a wide variety of sectors that keep our nation and our allies safe from undersea to space and cyberspace.</p><p>NGMS, Digital Technologies Group, is seeking an ASIC DFT Engineer to join our team of highly qualified, diverse individuals in Digital Technologies. Qualified applicant will become part of the Digital Technologies department, which specializes in product designs for a variety of applications from undersea to outer space. The individual will be responsible for DFT (Design for Test) aspects of ASIC Design. Successful candidates will have a thorough understanding of digital design concepts and have prior experience with ASIC development process. Must be knowledgeable in VHDL, Verilog or SystemVerilog RTL coding and be highly proficient in DFT methodologies. This candidate will have an ability to operate in a team environment and collaborate across the different teams as required to accomplish the goals.</p><p></p><p>This position will be in Chicago, MD.</p><p></p><p><b>Basic Qualifications:</b></p><ul><li><p>Bachelor&#39;s degree in Electrical Engineering or a related discipline and a minimum of 9 years of relevant experience (7&#43; years with an MS; 4&#43; years with PhD)</p></li><li><p>An additional 5 years of experience can be used in Lieu of a BS degree</p></li><li><p>Experience in full product life cycle of ASIC Design</p></li><li><p>Experience with Cadence, Mentor and/or Synopsys test insertion and ATPG tools</p></li><li><p>Experience with hierarchical scan testing, IEEE-1500 and/or IEEE-1687, and test compression</p></li><li><p>Experience with at-speed scan testing</p></li><li><p>Experience integrating DFT features of 3rd party IP</p></li><li><p>Experience with JTAG IEEE-1149.1 and IEEE-1149.6 (AC JTAG)</p></li><li><p>Experience with memory BIST and logic BIST</p></li><li><p>Experience generating test patterns and analyzing and debugging test failures</p></li><li><p>Experience working with test engineers to implement ATPG vectors on tester hardware</p></li><li><p>Proficiency in HDL (VHDL/Verilog/SystemVerilog)</p></li><li><p>Proficiency in scripting languages such as Tcl, Python or Perl</p></li><li><p>Knowledge of Synthesis, P&amp;R and Static Timing Analysis would be a plus</p></li><li><p>U.S. citizenship with the ability to obtain and maintain a Secret security clearance</p></li></ul><p></p><p><b>Preferred Qualifications:Â </b></p><ul><li><p>Master&#39;s Degree in Electrical or Computer Engineering</p></li><li><p>Active DoD Secret Clearance or higher</p></li></ul></div><div id="job_state">Illinois</div><div id="relocation_eligible">Yes</div><div id="virtual_telecommute">No</div><div id="creation_date">2023-01-25</div><div id="pay_range_maximum">191208</div><div id="creation_month">January</div></body></html>