$date
	Thu Sep 15 16:42:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mult_tb $end
$var wire 4 ! p [3:0] $end
$var reg 2 " a [1:0] $end
$var reg 2 # b [1:0] $end
$scope module uut $end
$var wire 2 $ a [1:0] $end
$var wire 2 % b [1:0] $end
$var wire 4 & p [3:0] $end
$var wire 2 ' k2 [1:0] $end
$var wire 2 ( k1 [1:0] $end
$scope module st1 $end
$var wire 1 ) ci $end
$var wire 2 * x0 [1:0] $end
$var wire 2 + y0 [1:0] $end
$var wire 2 , s0 [1:0] $end
$var wire 1 - co $end
$var wire 1 . c1 $end
$scope module stage0 $end
$var wire 1 ) Ci $end
$var wire 1 . Co $end
$var wire 1 / s $end
$var wire 1 0 x $end
$var wire 1 1 y $end
$upscope $end
$scope module stage1 $end
$var wire 1 . Ci $end
$var wire 1 - Co $end
$var wire 1 2 s $end
$var wire 1 3 x $end
$var wire 1 4 y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
14
03
12
01
10
1/
0.
0-
b11 ,
b10 +
b1 *
0)
b1 (
b10 '
b110 &
b11 %
b10 $
b11 #
b10 "
b110 !
$end
#20
b10 !
b10 &
b1 ,
02
00
04
11
b0 (
b0 *
b1 '
b1 +
b10 #
b10 %
b1 "
b1 $
#40
b11 !
b11 &
b11 #
b11 %
#60
b1 !
b1 &
b0 ,
0/
01
b0 '
b0 +
b1 #
b1 %
#80
