{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign",
      "name": "BlockDesign",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "proc_sys_reset_1": "",
      "digilent_jstk2_0": "",
      "axi4stream_spi_master_0": "",
      "axis_dual_i2s_0": "",
      "Debouncer_0": "",
      "Debouncer_1": "",
      "EdgeDetector_0": "",
      "EdgeDetector_1": ""
    },
    "interface_ports": {
      "SPI_M_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "BlockDesign_clk_wiz_0_0",
        "xci_path": "ip\\BlockDesign_clk_wiz_0_0\\BlockDesign_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "149.337"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "122.577"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100.00"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "201.826"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "122.577"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "22.579"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "7.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "31"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "BlockDesign_proc_sys_reset_0_0",
        "xci_path": "ip\\BlockDesign_proc_sys_reset_0_0\\BlockDesign_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "BlockDesign_proc_sys_reset_1_0",
        "xci_path": "ip\\BlockDesign_proc_sys_reset_1_0\\BlockDesign_proc_sys_reset_1_0.xci",
        "inst_hier_path": "proc_sys_reset_1"
      },
      "digilent_jstk2_0": {
        "vlnv": "xilinx.com:module_ref:digilent_jstk2:1.0",
        "xci_name": "BlockDesign_digilent_jstk2_0_0",
        "xci_path": "ip\\BlockDesign_digilent_jstk2_0_0\\BlockDesign_digilent_jstk2_0_0.xci",
        "inst_hier_path": "digilent_jstk2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "digilent_jstk2",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis:s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "jstk_x": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "jstk_y": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "btn_jstk": {
            "direction": "O"
          },
          "btn_trigger": {
            "direction": "O"
          },
          "led_r": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "led_g": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "led_b": {
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "axi4stream_spi_master_0": {
        "vlnv": "DigiLAB:ip:axi4stream_spi_master:1.0",
        "xci_name": "BlockDesign_axi4stream_spi_master_0_0",
        "xci_path": "ip\\BlockDesign_axi4stream_spi_master_0_0\\BlockDesign_axi4stream_spi_master_0_0.xci",
        "inst_hier_path": "axi4stream_spi_master_0"
      },
      "axis_dual_i2s_0": {
        "vlnv": "DigiLAB:ip:axis_dual_i2s:1.0",
        "xci_name": "BlockDesign_axis_dual_i2s_0_0",
        "xci_path": "ip\\BlockDesign_axis_dual_i2s_0_0\\BlockDesign_axis_dual_i2s_0_0.xci",
        "inst_hier_path": "axis_dual_i2s_0"
      },
      "Debouncer_0": {
        "vlnv": "xilinx.com:module_ref:Debouncer:1.0",
        "xci_name": "BlockDesign_Debouncer_0_0",
        "xci_path": "ip\\BlockDesign_Debouncer_0_0\\BlockDesign_Debouncer_0_0.xci",
        "inst_hier_path": "Debouncer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Debouncer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "input_signal": {
            "direction": "I"
          },
          "debounced": {
            "direction": "O"
          }
        }
      },
      "Debouncer_1": {
        "vlnv": "xilinx.com:module_ref:Debouncer:1.0",
        "xci_name": "BlockDesign_Debouncer_1_0",
        "xci_path": "ip\\BlockDesign_Debouncer_1_0\\BlockDesign_Debouncer_1_0.xci",
        "inst_hier_path": "Debouncer_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Debouncer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "input_signal": {
            "direction": "I"
          },
          "debounced": {
            "direction": "O"
          }
        }
      },
      "EdgeDetector_0": {
        "vlnv": "xilinx.com:module_ref:EdgeDetector:1.0",
        "xci_name": "BlockDesign_EdgeDetector_0_0",
        "xci_path": "ip\\BlockDesign_EdgeDetector_0_0\\BlockDesign_EdgeDetector_0_0.xci",
        "inst_hier_path": "EdgeDetector_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "EdgeDetector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "input_signal": {
            "direction": "I"
          },
          "output_signal": {
            "direction": "O"
          }
        }
      },
      "EdgeDetector_1": {
        "vlnv": "xilinx.com:module_ref:EdgeDetector:1.0",
        "xci_name": "BlockDesign_EdgeDetector_1_0",
        "xci_path": "ip\\BlockDesign_EdgeDetector_1_0\\BlockDesign_EdgeDetector_1_0.xci",
        "inst_hier_path": "EdgeDetector_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "EdgeDetector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "input_signal": {
            "direction": "I"
          },
          "output_signal": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "axi4stream_spi_master_0_SPI_M": {
        "interface_ports": [
          "SPI_M_0",
          "axi4stream_spi_master_0/SPI_M"
        ]
      }
    },
    "nets": {
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset",
          "proc_sys_reset_0/ext_reset_in",
          "proc_sys_reset_1/ext_reset_in"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "proc_sys_reset_1/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked",
          "proc_sys_reset_1/dcm_locked"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      }
    }
  }
}