module test(
    input CLK,
    input RESET,
    output reg [7:0] Q
);
    always @(posedge CLK or negedge RESET)
        if(!RESET)
            Q<=8'h01;
        else
            Q<=Q<<3;
endmoudle