
examples/c/sapi/rtos_freertos/dynamic_mem/RTOS_II_7CoCESE_TP1/freeRTOS2_TP1/out/freeRTOS2_TP1.elf:     file format elf32-littlearm
examples/c/sapi/rtos_freertos/dynamic_mem/RTOS_II_7CoCESE_TP1/freeRTOS2_TP1/out/freeRTOS2_TP1.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a00095d

Program Header:
0x70000001 off    0x00014e9c vaddr 0x1a004e9c paddr 0x1a004e9c align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00002cf4 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00004ea4 memsz 0x00004ea4 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a004ea4 align 2**16
         filesz 0x0000013c memsz 0x0000013c flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004e98  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000013c  10000000  1a004ea4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  0002013c  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  0002013c  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  0002013c  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  0002013c  2**2
                  CONTENTS
  6 .bss          00002bb4  10000140  10000140  00000140  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  0002013c  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  0002013c  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  0002013c  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  0002013c  2**2
                  CONTENTS
 11 .init_array   00000004  1a004e98  1a004e98  00014e98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a004e9c  1a004e9c  00014e9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  0002013c  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  0002013c  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  0002013c  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  0002013c  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  0002013c  2**2
                  CONTENTS
 18 .noinit       00000000  10002cf4  10002cf4  0002013c  2**2
                  CONTENTS
 19 .debug_info   00030767  00000000  00000000  0002013c  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00005f25  00000000  00000000  000508a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000be57  00000000  00000000  000567c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 000010b8  00000000  00000000  0006261f  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 000011c8  00000000  00000000  000636d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  00010f23  00000000  00000000  0006489f  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   000157bb  00000000  00000000  000757c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    000308ea  00000000  00000000  0008af7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      0000007f  00000000  00000000  000bb867  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000037  00000000  00000000  000bb8e6  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00002f60  00000000  00000000  000bb920  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000140 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a004e98 l    d  .init_array	00000000 .init_array
1a004e9c l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10002cf4 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a00357c l     F .text	000000a4 uartProcessIRQ
10002b8c l     O .bss	00000004 rxIsrCallbackUART0
10002b90 l     O .bss	00000004 rxIsrCallbackUART2
10002b94 l     O .bss	00000004 rxIsrCallbackUART3
10002b98 l     O .bss	00000004 txIsrCallbackUART0
10002b9c l     O .bss	00000004 txIsrCallbackUART2
10002ba0 l     O .bss	00000004 txIsrCallbackUART3
1a004c6c l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 General.c
00000000 l    df *ABS*	00000000 Task1.c
00000000 l    df *ABS*	00000000 DriverDinamicMemoryRTOS.c
00000000 l    df *ABS*	00000000 freeRTOS2_01.c
00000000 l    df *ABS*	00000000 system.c
10000144 l     O .bss	00000004 heap_end.5778
00000000 l    df *ABS*	00000000 heap_4.c
1a000a08 l     F .text	00000064 prvHeapInit
1000014c l     O .bss	00002000 ucHeap
1a000a6c l     F .text	00000058 prvInsertBlockIntoFreeList
10000148 l     O .bss	00000004 pxEnd
1000214c l     O .bss	00000004 xBlockAllocatedBit
10002150 l     O .bss	00000004 xFreeBytesRemaining
10002154 l     O .bss	00000004 xMinimumEverFreeBytesRemaining
10002158 l     O .bss	00000008 xStart
00000000 l    df *ABS*	00000000 queue.c
1a000c5c l     F .text	0000001e prvIsQueueFull
1a000c7a l     F .text	0000001a prvIsQueueEmpty
1a000c94 l     F .text	00000076 prvCopyDataToQueue
1a000d0a l     F .text	00000024 prvCopyDataFromQueue
1a000d2e l     F .text	0000006e prvUnlockQueue
1a000e20 l     F .text	00000022 prvInitialiseNewQueue
1a00109c l     F .text	00000018 prvInitialiseMutex
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 static_provider.c
10002160 l     O .bss	00000168 uxIdleTaskStack.10728
100022c8 l     O .bss	000005a0 uxTimerTaskStack.10735
10002868 l     O .bss	00000060 xIdleTaskTCB.10727
100028c8 l     O .bss	00000060 xTimerTaskTCB.10734
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 tasks.c
1a001430 l     F .text	00000014 prvTaskCheckFreeStackSpace
1a001444 l     F .text	0000002c prvResetNextTaskUnblockTime
1a001470 l     F .text	00000092 prvInitialiseNewTask
1a001504 l     F .text	00000068 prvInitialiseTaskLists
1a00156c l     F .text	000000ac prvAddNewTaskToReadyList
1a001618 l     F .text	00000038 prvDeleteTCB
1a001650 l     F .text	0000004c prvCheckTasksWaitingTermination
1a00169c l     F .text	00000028 prvIdleTask
1a0016c4 l     F .text	00000098 prvAddCurrentTaskToDelayedList
1000292c l     O .bss	00000004 pxDelayedTaskList
10002930 l     O .bss	00000004 pxOverflowDelayedTaskList
10002934 l     O .bss	0000008c pxReadyTasksLists
100029c0 l     O .bss	00000004 uxCurrentNumberOfTasks
100029c4 l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
100029c8 l     O .bss	00000004 uxPendedTicks
100029cc l     O .bss	00000004 uxSchedulerSuspended
100029d0 l     O .bss	00000004 uxTaskNumber
100029d4 l     O .bss	00000004 uxTopReadyPriority
100029d8 l     O .bss	00000014 xDelayedTaskList1
100029ec l     O .bss	00000014 xDelayedTaskList2
10002a00 l     O .bss	00000004 xNextTaskUnblockTime
10002a04 l     O .bss	00000004 xNumOfOverflows
10002a08 l     O .bss	00000014 xPendingReadyList
10002a1c l     O .bss	00000004 xSchedulerRunning
10002a20 l     O .bss	00000014 xSuspendedTaskList
10002a34 l     O .bss	00000014 xTasksWaitingTermination
10002a48 l     O .bss	00000004 xTickCount
10002a4c l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 timers.c
1a001ff0 l     F .text	00000020 prvGetNextExpireTime
1a002010 l     F .text	00000048 prvInsertTimerInActiveList
1a002058 l     F .text	00000070 prvCheckForValidListAndQueue
1a0020c8 l     F .text	00000040 prvInitialiseNewTimer
1a002498 l     F .text	00000016 prvTimerTask
1a002224 l     F .text	00000078 prvSwitchTimerLists
1a00229c l     F .text	0000002c prvSampleTimeNow
1a0022c8 l     F .text	00000060 prvProcessExpiredTimer
1a002328 l     F .text	00000074 prvProcessTimerOrBlockTask
1a00239c l     F .text	000000fc prvProcessReceivedCommands
10002a50 l     O .bss	00000004 pxCurrentTimerList
10002a54 l     O .bss	00000004 pxOverflowTimerList
10002a58 l     O .bss	000000a0 ucStaticTimerQueueStorage.11828
10002af8 l     O .bss	00000014 xActiveTimerList1
10002b0c l     O .bss	00000014 xActiveTimerList2
10002b20 l     O .bss	00000004 xLastTime.11777
10002b24 l     O .bss	00000050 xStaticTimerQueue.11827
10002b74 l     O .bss	00000004 xTimerQueue
10002b78 l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 port.c
1a0024b0 l     F .text	00000040 prvTaskExitError
1a0024f0 l     F .text	00000022 prvPortStartFirstTask
1a002518 l     F .text	0000000e vPortEnableVFP
1a002580 l       .text	00000000 pxCurrentTCBConst2
1a002660 l       .text	00000000 pxCurrentTCBConst
10002b7c l     O .bss	00000001 ucMaxSysCallPriority
10002b80 l     O .bss	00000004 ulMaxPRIGROUPValue
10000010 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 board.c
1a002834 l     F .text	00000044 Board_LED_Init
1a002878 l     F .text	00000040 Board_TEC_Init
1a0028b8 l     F .text	00000040 Board_GPIO_Init
1a0028f8 l     F .text	00000030 Board_ADC_Init
1a002928 l     F .text	00000038 Board_SPI_Init
1a002960 l     F .text	00000024 Board_I2C_Init
1a004af8 l     O .text	00000008 GpioButtons
1a004b00 l     O .text	0000000c GpioLeds
1a004b0c l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a004b24 l     O .text	00000004 InitClkStates
1a004b28 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a002a8c l     F .text	0000002c Chip_UART_GetIndex
1a004b9c l     O .text	00000008 UART_BClock
1a004ba4 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a002c34 l     F .text	00000014 Chip_ADC_GetClockIndex
1a002c48 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a002cfc l     F .text	000000a4 pll_calc_divs
1a002da0 l     F .text	0000010c pll_get_frac
1a002eac l     F .text	0000004c Chip_Clock_FindBaseClock
1a003120 l     F .text	00000022 Chip_Clock_GetDivRate
10002b84 l     O .bss	00000008 audio_usb_pll_freq
1a004bb8 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a004c24 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a0033f8 l     F .text	00000014 Chip_SSP_GetClockIndex
1a00340c l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000014 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
1000004c l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_tick.c
10002ba4 l     O .bss	00000004 callBackFuncParams
10002ba8 l     O .bss	00000008 tickCounter
10002bb0 l     O .bss	00000004 tickHookFunction
10002bb4 l     O .bss	00000030 tickerObject.11826
00000000 l    df *ABS*	00000000 sapi_timer.c
1a0038c0 l     F .text	00000002 errorOcurred
1a0038c2 l     F .text	00000002 doNothing
10000050 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a0039cc l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10002be4 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_ultrasonic_hcsr04.c
1a003d64 l     F .text	00000010 clearInterrupt
1a003d74 l     F .text	0000005c serveInterrupt
10000090 l     O .data	00000048 ultrasonicSensors
1a004e00 l     O .text	00000003 ultrasonicSensorsIrqMap
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 strchr.c
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 lib_a-strlen.o
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 findfp.c
00000000 l    df *ABS*	00000000 impure.c
100000dc l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a004e9c l       .init_array	00000000 __init_array_end
1a004e98 l       .bss_RAM5	00000000 __preinit_array_end
1a004e98 l       .init_array	00000000 __init_array_start
1a004e98 l       .bss_RAM5	00000000 __preinit_array_start
1a004a02 g     F .text	00000010 _malloc_usable_size_r
1a002f44 g     F .text	0000001c Chip_Clock_GetDividerSource
1a0041ba g     F .text	00000010 strcpy
1a003944 g     F .text	00000044 TIMER2_IRQHandler
1a003754 g     F .text	00000014 uartRxRead
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a000c50 g     F .text	0000000c xPortGetFreeHeapSize
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0025c8 g     F .text	0000002c vPortExitCritical
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a0029d4 g     F .text	00000008 __stdio_init
1a00017a  w    F .text	00000002 HardFault_Handler
1a0003c0 g     F .text	00000038 SelecQueueFromOperation
1a001318 g     F .text	00000052 vQueueWaitForMessageRestricted
1a000000 g       *ABS*	00000000 __vectors_start__
1a002cee g     F .text	0000000c Chip_ADC_SetResolution
1a0049b4 g     F .text	00000002 __malloc_unlock
1a002664 g     F .text	0000002c SysTick_Handler
1a002b0c g     F .text	00000040 Chip_UART_SetBaud
1a000958  w    F .text	00000002 initialise_monitor_handles
1a0007cc g     F .text	00000018 Task_ReportStack_OP2
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a004980 g     F .text	00000032 memmove
10002bf0 g     O .bss	00000004 SemTxUart
1a002600 g     F .text	00000064 PendSV_Handler
1a000720 g     F .text	00000024 TaskService
1a0010ca g     F .text	000000cc xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a004ea4 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
10002bf4 g     O .bss	00000004 xPointerQueue_OP2
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
10002928 g     O .bss	00000004 pxCurrentTCB
53ff6f32 g       *ABS*	00000000 __valid_user_code_checksum
1a004ea4 g       .ARM.exidx	00000000 _etext
1a0003f8 g     F .text	0000003e packetToLower
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a00086c g     F .text	0000001c ModuleDinamicMemory_initialize
1a001cac g     F .text	00000018 vTaskInternalSetTimeOutState
1a003988 g     F .text	00000044 TIMER3_IRQHandler
1a0031c2 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001bc g     F .text	0000000a UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a0026c8 g     F .text	00000110 xPortStartScheduler
1a004138 g     F .text	00000016 memcpy
1a001bb8 g     F .text	00000030 vTaskPlaceOnEventList
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a0043e0 g     F .text	000001f0 _svfprintf_r
1a002690  w    F .text	00000038 vPortSetupTimerInterrupt
1a00069c g     F .text	00000084 Report
1a003df0 g     F .text	00000000 .hidden __aeabi_uldivmod
10002cf4 g       .noinit	00000000 _noinit
1a000be0 g     F .text	00000070 vPortFree
1a003812 g     F .text	00000018 uartWriteString
10002cec g     O .bss	00000004 SystemCoreClock
1a002ab8 g     F .text	00000054 Chip_UART_Init
1a003840 g     F .text	00000034 tickerCallback
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a0027d8 g     F .text	0000005c vPortValidateInterruptPriority
1a001d50 g     F .text	00000018 uxTaskGetStackHighWaterMark
10002bf8 g     O .bss	00000004 SemRxUart
1a000180  w    F .text	00000002 UsageFault_Handler
1a003240 g     F .text	0000004c Chip_Clock_GetRate
1a001386 g     F .text	00000018 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a002a14 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a00059c g     F .text	00000068 itoa
1a003e20 g     F .text	000002cc .hidden __udivmoddi4
1a0009e8 g     F .text	00000020 _sbrk_r
1a004af4 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a001380 g     F .text	00000006 vListInitialiseItem
1a003dda g     F .text	0000000a GPIO1_IRQHandler
1a001198 g     F .text	00000158 xQueueReceive
10002cac g     O .bss	00000040 xQueueRegistry
1a001414 g     F .text	00000018 vApplicationGetTimerTaskMemory
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a004e9c g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a0049b6 g     F .text	0000004c _realloc_r
1a0040f0 g     F .text	00000048 __libc_init_array
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a000ac4 g     F .text	0000011c pvPortMalloc
1a0029a8 g     F .text	0000002c Board_Init
1a0009e6  w    F .text	00000002 _init
1a00136a g     F .text	00000016 vListInitialise
1a000114 g       .text	00000000 __data_section_table
10002bfc g     O .bss	00000004 xPointerQueue_3
1a0018d8 g     F .text	0000000c xTaskGetTickCount
1a000f20 g     F .text	0000017c xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10002cf4 g       .bss	00000000 _ebss
1a0038c4 g     F .text	00000040 TIMER0_IRQHandler
1a00095c g     F .text	00000088 Reset_Handler
1a003874 g     F .text	0000004c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a0034f0 g     F .text	00000038 Chip_I2C_SetClockRate
1a001d88 g     F .text	000000b0 xTaskPriorityDisinherit
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a000844 g     F .text	00000028 CallbackRx
1a002ef8 g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a001c20 g     F .text	0000008c xTaskRemoveFromEventList
1a00142e g     F .text	00000002 vApplicationMallocFailedHook
1a00018a g     F .text	0000001e data_init
10002c00 g     O .bss	00000004 xTaskHandle_MayOP0
1a003904 g     F .text	00000040 TIMER1_IRQHandler
1a004e04 g     O .text	00000020 __sf_fake_stderr
10002c04 g     O .bss	00000004 xPointerQueue_OP3
1a0034cc g     F .text	00000024 Chip_I2C_Init
1a000578 g     F .text	00000024 semaphoreCreateAll
1a000888 g     F .text	00000036 ModuleDinamicMemory_send2
1a00382a g     F .text	0000000a UART2_IRQHandler
1a000474 g     F .text	000000a4 TaskCreateAll
1a0030b4 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a00432c g     F .text	000000b4 __ssputs_r
1a004cc0 g     O .text	00000140 gpioPinsInit
1a003620 g     F .text	00000090 uartInterrupt
1a0037f8 g     F .text	0000001a uartWriteByte
1a003424 g     F .text	00000012 Chip_SSP_SetClockRate
1a000744 g     F .text	00000044 Task_ToMayusculas_OP0
1a003c3e g     F .text	00000016 gpioToggle
1a003de4 g     F .text	0000000a GPIO2_IRQHandler
1a0048e0 g     F .text	00000000 memchr
1a001cc4 g     F .text	00000080 xTaskCheckForTimeOut
1a0041dc g     F .text	0000009c _free_r
1a00319c g     F .text	00000026 Chip_Clock_GetBaseClock
10000140 g       .bss	00000000 _bss
1a002cbc g     F .text	00000032 Chip_ADC_SetSampleRate
1a0007fc g     F .text	00000048 TaskTxUart
1a0018c8 g     F .text	00000010 vTaskSuspendAll
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a003436 g     F .text	0000003e Chip_SSP_SetBitRate
1a0013d2 g     F .text	00000028 uxListRemove
10002c08 g     O .bss	0000006d Data
1a0033f4 g     F .text	00000002 Chip_GPIO_Init
1a004b20 g     O .text	00000004 OscRateIn
1a00377c g     F .text	0000007c uartInit
1a00175c g     F .text	00000072 xTaskCreateStatic
10002cf4 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a001af0 g     F .text	000000c8 vTaskSwitchContext
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a000e42 g     F .text	00000090 xQueueGenericCreateStatic
1a001be8 g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
10002c78 g     O .bss	00000024 ModuleData
1a003a00 g     F .text	00000194 gpioInit
1a001e38 g     F .text	00000098 xTaskNotifyWait
1a0013fc g     F .text	00000018 vApplicationGetIdleTaskMemory
1a0021b8 g     F .text	0000006c xTimerGenericCommand
1a00142c g     F .text	00000002 vApplicationStackOverflowHook
1a0040ec  w    F .text	00000002 .hidden __aeabi_ldiv0
1a003c54 g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
10000140 g     O .bss	00000004 xTaskHandle_RxNotify
1a0049b2 g     F .text	00000002 __malloc_lock
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a004e24 g     O .text	00000020 __sf_fake_stdin
1a002f60 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a00414e g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a0008dc g     F .text	0000007c main
1a0008d2 g     F .text	0000000a ModuleDinamicMemory_Free
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a00139e g     F .text	00000034 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
10002c9c g     O .bss	00000004 SemMutexUart
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a002560 g     F .text	00000024 SVC_Handler
1a002108 g     F .text	00000064 xTimerCreateTimerTask
1a004278 g     F .text	000000b4 _malloc_r
1a00373c g     F .text	00000018 uartTxReady
1a0007e4 g     F .text	00000018 Task_ReportHeap_OP3
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a0031d0 g     F .text	0000003c Chip_Clock_EnableOpts
1a000ed2 g     F .text	0000004e xQueueGenericCreate
1a002f7c g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a003034 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a003528 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a001ed0 g     F .text	00000120 xTaskGenericNotifyFromISR
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a003b94 g     F .text	00000056 gpioWrite
1a0009e4  w    F .text	00000002 _fini
1a0019fc g     F .text	000000f4 xTaskResumeAll
1a004160 g     F .text	00000040 sprintf
1a001834 g     F .text	00000094 vTaskStartScheduler
1a002c7c g     F .text	00000040 Chip_ADC_Init
10002cf0 g     O .bss	00000004 g_pUsbApi
1a0029dc g     F .text	00000038 Board_SetupMuxing
1a002b4c g     F .text	000000e8 Chip_UART_SetBaudFDR
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a0045d0 g     F .text	000000ea _printf_common
100000d8 g     O .data	00000004 _impure_ptr
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0043e0 g     F .text	000001f0 _svfiprintf_r
1a003768 g     F .text	00000014 uartTxWrite
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10002ca0 g     O .bss	00000004 xTaskHandle_MinOP1
10000000 g       .data	00000000 _data
1a001d44 g     F .text	0000000c vTaskMissedYield
10002cf4 g       .bss	00000000 _pvHeapStart
10000000 g     O .data	00000010 Frame_parameters
1a000178 g       .text	00000000 __section_table_end
1a003474 g     F .text	00000038 Chip_SSP_Init
1a0012f0 g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a000300 g     F .text	000000c0 Add_IncommingFrame
1a0018e4 g     F .text	00000118 xTaskIncrementTick
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a002984 g     F .text	00000024 Board_Debug_Init
1a000d9c g     F .text	00000084 xQueueGenericReset
1000013c g       .data	00000000 _edata
1a0034ac g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a0017ce g     F .text	00000066 xTaskCreate
1a0032a0 g     F .text	00000154 Chip_SetupCoreClock
1a003dd0 g     F .text	0000000a GPIO0_IRQHandler
1a000000 g     O .text	00000040 g_pfnVectors
1a00328c g     F .text	00000014 SystemCoreClockUpdate
1a000436 g     F .text	0000003e packetToUpper
10002ca4 g     O .bss	00000004 xPointerQueue_OP1
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a004e44 g     O .text	00000020 __sf_fake_stdout
1a004160 g     F .text	00000040 siprintf
1a001d68 g     F .text	00000020 xTaskGetSchedulerState
1a0040ec  w    F .text	00000002 .hidden __aeabi_idiv0
1a000604 g     F .text	00000098 Service
1a000788 g     F .text	00000044 Task_ToMinusculas_OP1
1a0036b0 g     F .text	0000008c uartCallbackSet
1a00017e  w    F .text	00000002 BusFault_Handler
1a0041ca g     F .text	00000010 strlen
1a00252c g     F .text	0000002c pxPortInitialiseStack
1a0046bc g     F .text	00000224 _printf_i
1a00320c g     F .text	00000034 Chip_Clock_Enable
1a003834 g     F .text	0000000a UART3_IRQHandler
10002bec g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a00216c g     F .text	0000004c xTimerCreateStatic
10002ca8 g     O .bss	00000004 xPointerQueue_OP0
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a0041a0 g     F .text	0000001a strchr
1a003bea g     F .text	00000054 gpioRead
1a003c70 g     F .text	000000f4 boardInit
1a002584 g     F .text	00000044 vPortEnterCritical
1a0008be g     F .text	00000014 ModuleDinamicMemory_receive
10002be8 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a000518 g     F .text	00000060 QueueCreateAll
1a0010b4 g     F .text	00000016 xQueueCreateMutex
1a003144 g     F .text	00000058 Chip_Clock_SetBaseClock
1a003560 g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a002a80 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 5d 09 00 1a 79 01 00 1a 7b 01 00 1a     ....]...y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 32 6f ff 53     }...........2o.S
	...
1a00002c:	61 25 00 1a 85 01 00 1a 00 00 00 00 01 26 00 1a     a%...........&..
1a00003c:	65 26 00 1a                                         e&..

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	55 3c 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     U<..............
1a000070:	c5 38 00 1a 05 39 00 1a 45 39 00 1a 89 39 00 1a     .8...9..E9...9..
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bd 01 00 1a bb 01 00 1a 2b 38 00 1a 35 38 00 1a     ........+8..58..
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	d1 3d 00 1a db 3d 00 1a e5 3d 00 1a bb 01 00 1a     .=...=...=......
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a004ea4 	.word	0x1a004ea4
1a000118:	10000000 	.word	0x10000000
1a00011c:	0000013c 	.word	0x0000013c
1a000120:	1a004ea4 	.word	0x1a004ea4
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a004ea4 	.word	0x1a004ea4
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a004ea4 	.word	0x1a004ea4
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a004ea4 	.word	0x1a004ea4
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000140 	.word	0x10000140
1a000154:	00002bb4 	.word	0x00002bb4
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
        __asm__ volatile("wfi");
    }
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	6804      	ldr	r4, [r0, #0]
1a000194:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a000196:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a000198:	3004      	adds	r0, #4
1a00019a:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	e003      	b.n	1a0001b4 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ac:	2200      	movs	r2, #0
1a0001ae:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b0:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b2:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	428b      	cmp	r3, r1
1a0001b6:	d3f9      	bcc.n	1a0001ac <bss_init+0x4>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
    CAN0_IRQHandler,          // 67
    QEI_IRQHandler,           // 68
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>

1a0001bc <UART0_IRQHandler>:
__attribute__ ((section(".after_vectors")))

// UART0 (GPIO1 y GPIO2 or RS485/Profibus)
// 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24)
void UART0_IRQHandler(void)
{
1a0001bc:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_GPIO );
1a0001be:	2000      	movs	r0, #0
1a0001c0:	f003 f9dc 	bl	1a00357c <uartProcessIRQ>
}
1a0001c4:	bd08      	pop	{r3, pc}
1a0001c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fe:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000202:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000206:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000212:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000216:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000222:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000226:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000232:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000236:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000242:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000246:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000252:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000256:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000262:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000266:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000272:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000276:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000282:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000286:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000292:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000296:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002fa:	Address 0x000000001a0002fa is out of bounds.


1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <Add_IncommingFrame>:


/*=================================================================================
						Almacena en el buffer de la RX ISR
=================================================================================*/
void Add_IncommingFrame(UBaseType_t uxSavedInterruptStatus ,BaseType_t xHigherPriorityTaskWoken, volatile char c){
1a000300:	b530      	push	{r4, r5, lr}
1a000302:	b085      	sub	sp, #20
1a000304:	9103      	str	r1, [sp, #12]
1a000306:	f88d 200b 	strb.w	r2, [sp, #11]
	char *PtrSOF = NULL;
	char *PtrEOF = NULL;
	void* XPointerQueUe = NULL; /*Puntero auxiliar  a cola*/

	/*Verifica Inicio de trama*/
	if( Frame_parameters._SOF == c) Data.StartFrame = 1;
1a00030a:	4b2a      	ldr	r3, [pc, #168]	; (1a0003b4 <Add_IncommingFrame+0xb4>)
1a00030c:	781a      	ldrb	r2, [r3, #0]
1a00030e:	b2d2      	uxtb	r2, r2
1a000310:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a000314:	b2db      	uxtb	r3, r3
1a000316:	429a      	cmp	r2, r3
1a000318:	d034      	beq.n	1a000384 <Add_IncommingFrame+0x84>

	if(Data.StartFrame){
1a00031a:	4b27      	ldr	r3, [pc, #156]	; (1a0003b8 <Add_IncommingFrame+0xb8>)
1a00031c:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
1a000320:	b373      	cbz	r3, 1a000380 <Add_IncommingFrame+0x80>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a000322:	f3ef 8011 	mrs	r0, BASEPRI
1a000326:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00032a:	f383 8811 	msr	BASEPRI, r3
1a00032e:	f3bf 8f6f 	isb	sy
1a000332:	f3bf 8f4f 	dsb	sy
		/*Proteger acceso al buffer*/
		uxSavedInterruptStatus = taskENTER_CRITICAL_FROM_ISR();
		Data.Buffer[Data.Index++]= c;
1a000336:	4b20      	ldr	r3, [pc, #128]	; (1a0003b8 <Add_IncommingFrame+0xb8>)
1a000338:	f893 206b 	ldrb.w	r2, [r3, #107]	; 0x6b
1a00033c:	b2d2      	uxtb	r2, r2
1a00033e:	1c51      	adds	r1, r2, #1
1a000340:	b2c9      	uxtb	r1, r1
1a000342:	f883 106b 	strb.w	r1, [r3, #107]	; 0x6b
1a000346:	f89d 100b 	ldrb.w	r1, [sp, #11]
1a00034a:	b2c9      	uxtb	r1, r1
1a00034c:	5499      	strb	r1, [r3, r2]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a00034e:	f380 8811 	msr	BASEPRI, r0
		taskEXIT_CRITICAL_FROM_ISR(uxSavedInterruptStatus);
	}
	else return;

	if(Data.Index > sizeof(Data)-1) Data.Index =0;  /*Garantiza no desbordamiento del buffer*/
1a000352:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
1a000356:	b2db      	uxtb	r3, r3
1a000358:	2b6c      	cmp	r3, #108	; 0x6c
1a00035a:	d903      	bls.n	1a000364 <Add_IncommingFrame+0x64>
1a00035c:	4b16      	ldr	r3, [pc, #88]	; (1a0003b8 <Add_IncommingFrame+0xb8>)
1a00035e:	2200      	movs	r2, #0
1a000360:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b

	Data.Buffer[Data.Index] = 0; 					/*char NULL pos siguiente*/
1a000364:	4a14      	ldr	r2, [pc, #80]	; (1a0003b8 <Add_IncommingFrame+0xb8>)
1a000366:	f892 306b 	ldrb.w	r3, [r2, #107]	; 0x6b
1a00036a:	b2db      	uxtb	r3, r3
1a00036c:	2100      	movs	r1, #0
1a00036e:	54d1      	strb	r1, [r2, r3]

	if(Frame_parameters._EOF == c){
1a000370:	4b10      	ldr	r3, [pc, #64]	; (1a0003b4 <Add_IncommingFrame+0xb4>)
1a000372:	7b1a      	ldrb	r2, [r3, #12]
1a000374:	b2d2      	uxtb	r2, r2
1a000376:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a00037a:	b2db      	uxtb	r3, r3
1a00037c:	429a      	cmp	r2, r3
1a00037e:	d006      	beq.n	1a00038e <Add_IncommingFrame+0x8e>
		/*Frame buena en el buffer*/

		xTaskNotifyFromISR(xTaskHandle_RxNotify,0,eNoAction,&xHigherPriorityTaskWoken);
		Data.Index =0;
	}
}
1a000380:	b005      	add	sp, #20
1a000382:	bd30      	pop	{r4, r5, pc}
	if( Frame_parameters._SOF == c) Data.StartFrame = 1;
1a000384:	4b0c      	ldr	r3, [pc, #48]	; (1a0003b8 <Add_IncommingFrame+0xb8>)
1a000386:	2201      	movs	r2, #1
1a000388:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
1a00038c:	e7c5      	b.n	1a00031a <Add_IncommingFrame+0x1a>
		Data.StartFrame = 0;
1a00038e:	4d0a      	ldr	r5, [pc, #40]	; (1a0003b8 <Add_IncommingFrame+0xb8>)
1a000390:	460c      	mov	r4, r1
1a000392:	f885 106c 	strb.w	r1, [r5, #108]	; 0x6c
		Data.Ready = 1;
1a000396:	2301      	movs	r3, #1
1a000398:	f885 306a 	strb.w	r3, [r5, #106]	; 0x6a
		xTaskNotifyFromISR(xTaskHandle_RxNotify,0,eNoAction,&xHigherPriorityTaskWoken);
1a00039c:	4b07      	ldr	r3, [pc, #28]	; (1a0003bc <Add_IncommingFrame+0xbc>)
1a00039e:	6818      	ldr	r0, [r3, #0]
1a0003a0:	ab03      	add	r3, sp, #12
1a0003a2:	9300      	str	r3, [sp, #0]
1a0003a4:	460b      	mov	r3, r1
1a0003a6:	460a      	mov	r2, r1
1a0003a8:	f001 fd92 	bl	1a001ed0 <xTaskGenericNotifyFromISR>
		Data.Index =0;
1a0003ac:	f885 406b 	strb.w	r4, [r5, #107]	; 0x6b
1a0003b0:	e7e6      	b.n	1a000380 <Add_IncommingFrame+0x80>
1a0003b2:	bf00      	nop
1a0003b4:	10000000 	.word	0x10000000
1a0003b8:	10002c08 	.word	0x10002c08
1a0003bc:	10000140 	.word	0x10000140

1a0003c0 <SelecQueueFromOperation>:
/*=================================================================================
 	 	 	 	 	 	selecionar puntero a cola segun operacion
 =================================================================================*/
void* SelecQueueFromOperation(Enum_Op_t OP){
	void * XpointerSelected = NULL;
	switch(OP){
1a0003c0:	2803      	cmp	r0, #3
1a0003c2:	d80f      	bhi.n	1a0003e4 <SelecQueueFromOperation+0x24>
1a0003c4:	e8df f000 	tbb	[pc, r0]
1a0003c8:	0b080502 	.word	0x0b080502

	case OP0:   /*Operacion 0*/
		XpointerSelected = xPointerQueue_OP0;
1a0003cc:	4b06      	ldr	r3, [pc, #24]	; (1a0003e8 <SelecQueueFromOperation+0x28>)
1a0003ce:	6818      	ldr	r0, [r3, #0]
		break;
1a0003d0:	4770      	bx	lr
	case OP1:	/*Operacion 1*/
		XpointerSelected = xPointerQueue_OP1;
1a0003d2:	4b06      	ldr	r3, [pc, #24]	; (1a0003ec <SelecQueueFromOperation+0x2c>)
1a0003d4:	6818      	ldr	r0, [r3, #0]
		break;
1a0003d6:	4770      	bx	lr
	case OP2:	/*Operacion 2*/
		XpointerSelected = xPointerQueue_OP2;
1a0003d8:	4b05      	ldr	r3, [pc, #20]	; (1a0003f0 <SelecQueueFromOperation+0x30>)
1a0003da:	6818      	ldr	r0, [r3, #0]
		break;
1a0003dc:	4770      	bx	lr
	case OP3:	/*Operacion 3*/
		XpointerSelected = xPointerQueue_OP3;
1a0003de:	4b05      	ldr	r3, [pc, #20]	; (1a0003f4 <SelecQueueFromOperation+0x34>)
1a0003e0:	6818      	ldr	r0, [r3, #0]
		break;
1a0003e2:	4770      	bx	lr
	void * XpointerSelected = NULL;
1a0003e4:	2000      	movs	r0, #0
	}
	return XpointerSelected;
}
1a0003e6:	4770      	bx	lr
1a0003e8:	10002ca8 	.word	0x10002ca8
1a0003ec:	10002ca4 	.word	0x10002ca4
1a0003f0:	10002bf4 	.word	0x10002bf4
1a0003f4:	10002c04 	.word	0x10002c04

1a0003f8 <packetToLower>:

/*=================================================================================
 	 	 	 	 	 	 	 	 packetToLower
 =================================================================================*/
void packetToLower(uint8_t *ptrToPacketLower){
1a0003f8:	b430      	push	{r4, r5}

	uint16_t tSizePacket;
	uint8_t i;
	tSizePacket = ((*(ptrToPacketLower + OFFSET_TAMANO)) -'0')*10;
1a0003fa:	7883      	ldrb	r3, [r0, #2]
1a0003fc:	3b30      	subs	r3, #48	; 0x30
1a0003fe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a000402:	005c      	lsls	r4, r3, #1
1a000404:	b2a3      	uxth	r3, r4
	tSizePacket = tSizePacket + ( (*(ptrToPacketLower+OFFSET_OP+OFFSET_TAMANO)) -'0');
1a000406:	78c4      	ldrb	r4, [r0, #3]
1a000408:	441c      	add	r4, r3
1a00040a:	b2a4      	uxth	r4, r4
1a00040c:	3c30      	subs	r4, #48	; 0x30
1a00040e:	b2a4      	uxth	r4, r4
	for(i = 0; i < tSizePacket ; i++){
1a000410:	2300      	movs	r3, #0
1a000412:	e001      	b.n	1a000418 <packetToLower+0x20>
1a000414:	3301      	adds	r3, #1
1a000416:	b2db      	uxtb	r3, r3
1a000418:	b29a      	uxth	r2, r3
1a00041a:	42a2      	cmp	r2, r4
1a00041c:	d209      	bcs.n	1a000432 <packetToLower+0x3a>
		if( *(ptrToPacketLower + i + OFFSET_DATO) >= MIN_LOWER &&  *(ptrToPacketLower + i + OFFSET_DATO) <= MAX_LOWER)
1a00041e:	1d1d      	adds	r5, r3, #4
1a000420:	5d41      	ldrb	r1, [r0, r5]
1a000422:	f1a1 0241 	sub.w	r2, r1, #65	; 0x41
1a000426:	b2d2      	uxtb	r2, r2
1a000428:	2a19      	cmp	r2, #25
1a00042a:	d8f3      	bhi.n	1a000414 <packetToLower+0x1c>
			*(ptrToPacketLower + i + OFFSET_DATO) = *(ptrToPacketLower + i + OFFSET_DATO) + UP_LW_LW_UP;
1a00042c:	3120      	adds	r1, #32
1a00042e:	5541      	strb	r1, [r0, r5]
1a000430:	e7f0      	b.n	1a000414 <packetToLower+0x1c>
	}
}
1a000432:	bc30      	pop	{r4, r5}
1a000434:	4770      	bx	lr

1a000436 <packetToUpper>:
/*=================================================================================
 	 	 	 	 	 	 	 	 packetToUpper
 =================================================================================*/
void packetToUpper(uint8_t *ptrToPacketUpper){
1a000436:	b430      	push	{r4, r5}
	uint16_t tSizePacket;
	uint8_t i;
	tSizePacket = ( *( ptrToPacketUpper + OFFSET_TAMANO) -'0')*10;
1a000438:	7883      	ldrb	r3, [r0, #2]
1a00043a:	3b30      	subs	r3, #48	; 0x30
1a00043c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a000440:	005c      	lsls	r4, r3, #1
1a000442:	b2a3      	uxth	r3, r4
	tSizePacket = tSizePacket + ( *( ptrToPacketUpper + OFFSET_OP+OFFSET_TAMANO) -'0');
1a000444:	78c4      	ldrb	r4, [r0, #3]
1a000446:	441c      	add	r4, r3
1a000448:	b2a4      	uxth	r4, r4
1a00044a:	3c30      	subs	r4, #48	; 0x30
1a00044c:	b2a4      	uxth	r4, r4
	for(i = 0;i < tSizePacket; i++){
1a00044e:	2300      	movs	r3, #0
1a000450:	e001      	b.n	1a000456 <packetToUpper+0x20>
1a000452:	3301      	adds	r3, #1
1a000454:	b2db      	uxtb	r3, r3
1a000456:	b29a      	uxth	r2, r3
1a000458:	42a2      	cmp	r2, r4
1a00045a:	d209      	bcs.n	1a000470 <packetToUpper+0x3a>
		if( *(ptrToPacketUpper + i + OFFSET_DATO) >= MIN_UPPER &&  *(ptrToPacketUpper + i + OFFSET_DATO) <= MAX_UPPER)
1a00045c:	1d1d      	adds	r5, r3, #4
1a00045e:	5d41      	ldrb	r1, [r0, r5]
1a000460:	f1a1 0261 	sub.w	r2, r1, #97	; 0x61
1a000464:	b2d2      	uxtb	r2, r2
1a000466:	2a19      	cmp	r2, #25
1a000468:	d8f3      	bhi.n	1a000452 <packetToUpper+0x1c>
			*(ptrToPacketUpper + i + OFFSET_DATO) = *(ptrToPacketUpper + i + OFFSET_DATO)-UP_LW_LW_UP;
1a00046a:	3920      	subs	r1, #32
1a00046c:	5541      	strb	r1, [r0, r5]
1a00046e:	e7f0      	b.n	1a000452 <packetToUpper+0x1c>
	}
}
1a000470:	bc30      	pop	{r4, r5}
1a000472:	4770      	bx	lr

1a000474 <TaskCreateAll>:
	xSemaphoreGive(SemMutexUart);
}
/*=================================================================================
 	 	 	 	 	 	 	 	task create
 =================================================================================*/
void TaskCreateAll(void){
1a000474:	b530      	push	{r4, r5, lr}
1a000476:	b083      	sub	sp, #12

	xTaskCreate(TaskTxUart, (const char *)"TaskTxUart",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a000478:	2400      	movs	r4, #0
1a00047a:	9401      	str	r4, [sp, #4]
1a00047c:	2501      	movs	r5, #1
1a00047e:	9500      	str	r5, [sp, #0]
1a000480:	4623      	mov	r3, r4
1a000482:	22b4      	movs	r2, #180	; 0xb4
1a000484:	4917      	ldr	r1, [pc, #92]	; (1a0004e4 <TaskCreateAll+0x70>)
1a000486:	4818      	ldr	r0, [pc, #96]	; (1a0004e8 <TaskCreateAll+0x74>)
1a000488:	f001 f9a1 	bl	1a0017ce <xTaskCreate>
	xTaskCreate(TaskService, (const char *)"TaskService",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 2, &xTaskHandle_RxNotify);
1a00048c:	4b17      	ldr	r3, [pc, #92]	; (1a0004ec <TaskCreateAll+0x78>)
1a00048e:	9301      	str	r3, [sp, #4]
1a000490:	2302      	movs	r3, #2
1a000492:	9300      	str	r3, [sp, #0]
1a000494:	4623      	mov	r3, r4
1a000496:	22b4      	movs	r2, #180	; 0xb4
1a000498:	4915      	ldr	r1, [pc, #84]	; (1a0004f0 <TaskCreateAll+0x7c>)
1a00049a:	4816      	ldr	r0, [pc, #88]	; (1a0004f4 <TaskCreateAll+0x80>)
1a00049c:	f001 f997 	bl	1a0017ce <xTaskCreate>
	xTaskCreate(Task_ToMayusculas_OP0, (const char *)"Task_ToMayusculas_OP0",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a0004a0:	9401      	str	r4, [sp, #4]
1a0004a2:	9500      	str	r5, [sp, #0]
1a0004a4:	4623      	mov	r3, r4
1a0004a6:	22b4      	movs	r2, #180	; 0xb4
1a0004a8:	4913      	ldr	r1, [pc, #76]	; (1a0004f8 <TaskCreateAll+0x84>)
1a0004aa:	4814      	ldr	r0, [pc, #80]	; (1a0004fc <TaskCreateAll+0x88>)
1a0004ac:	f001 f98f 	bl	1a0017ce <xTaskCreate>
	xTaskCreate(Task_ToMinusculas_OP1, (const char *)"Task_ToMinusculas_OP1",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a0004b0:	9401      	str	r4, [sp, #4]
1a0004b2:	9500      	str	r5, [sp, #0]
1a0004b4:	4623      	mov	r3, r4
1a0004b6:	22b4      	movs	r2, #180	; 0xb4
1a0004b8:	4911      	ldr	r1, [pc, #68]	; (1a000500 <TaskCreateAll+0x8c>)
1a0004ba:	4812      	ldr	r0, [pc, #72]	; (1a000504 <TaskCreateAll+0x90>)
1a0004bc:	f001 f987 	bl	1a0017ce <xTaskCreate>
	xTaskCreate(Task_ReportStack_OP2, (const char *)"Task_ToMayusculas_OP2",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a0004c0:	9401      	str	r4, [sp, #4]
1a0004c2:	9500      	str	r5, [sp, #0]
1a0004c4:	4623      	mov	r3, r4
1a0004c6:	22b4      	movs	r2, #180	; 0xb4
1a0004c8:	490f      	ldr	r1, [pc, #60]	; (1a000508 <TaskCreateAll+0x94>)
1a0004ca:	4810      	ldr	r0, [pc, #64]	; (1a00050c <TaskCreateAll+0x98>)
1a0004cc:	f001 f97f 	bl	1a0017ce <xTaskCreate>
	xTaskCreate(Task_ReportHeap_OP3, (const char *)"Task_ToMinusculas_OP3",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
1a0004d0:	9401      	str	r4, [sp, #4]
1a0004d2:	9500      	str	r5, [sp, #0]
1a0004d4:	4623      	mov	r3, r4
1a0004d6:	22b4      	movs	r2, #180	; 0xb4
1a0004d8:	490d      	ldr	r1, [pc, #52]	; (1a000510 <TaskCreateAll+0x9c>)
1a0004da:	480e      	ldr	r0, [pc, #56]	; (1a000514 <TaskCreateAll+0xa0>)
1a0004dc:	f001 f977 	bl	1a0017ce <xTaskCreate>
}
1a0004e0:	b003      	add	sp, #12
1a0004e2:	bd30      	pop	{r4, r5, pc}
1a0004e4:	1a004a1c 	.word	0x1a004a1c
1a0004e8:	1a0007fd 	.word	0x1a0007fd
1a0004ec:	10000140 	.word	0x10000140
1a0004f0:	1a004a28 	.word	0x1a004a28
1a0004f4:	1a000721 	.word	0x1a000721
1a0004f8:	1a004a34 	.word	0x1a004a34
1a0004fc:	1a000745 	.word	0x1a000745
1a000500:	1a004a4c 	.word	0x1a004a4c
1a000504:	1a000789 	.word	0x1a000789
1a000508:	1a004a64 	.word	0x1a004a64
1a00050c:	1a0007cd 	.word	0x1a0007cd
1a000510:	1a004a7c 	.word	0x1a004a7c
1a000514:	1a0007e5 	.word	0x1a0007e5

1a000518 <QueueCreateAll>:

/*=================================================================================
 	 	 	 	 	 	 	 	queue create
 =================================================================================*/
void QueueCreateAll(void){
1a000518:	b508      	push	{r3, lr}

	xPointerQueue_OP0	= xQueueCreate(16 , sizeof(char *)); /*Create queue OP0*/
1a00051a:	2200      	movs	r2, #0
1a00051c:	2104      	movs	r1, #4
1a00051e:	2010      	movs	r0, #16
1a000520:	f000 fcd7 	bl	1a000ed2 <xQueueGenericCreate>
1a000524:	4b0f      	ldr	r3, [pc, #60]	; (1a000564 <QueueCreateAll+0x4c>)
1a000526:	6018      	str	r0, [r3, #0]
	xPointerQueue_OP1	= xQueueCreate(16 , sizeof(char *)); /*Create queue OP0*/
1a000528:	2200      	movs	r2, #0
1a00052a:	2104      	movs	r1, #4
1a00052c:	2010      	movs	r0, #16
1a00052e:	f000 fcd0 	bl	1a000ed2 <xQueueGenericCreate>
1a000532:	4b0d      	ldr	r3, [pc, #52]	; (1a000568 <QueueCreateAll+0x50>)
1a000534:	6018      	str	r0, [r3, #0]
	xPointerQueue_OP2	= xQueueCreate(16 , sizeof(char *)); /*Create queue OP0*/
1a000536:	2200      	movs	r2, #0
1a000538:	2104      	movs	r1, #4
1a00053a:	2010      	movs	r0, #16
1a00053c:	f000 fcc9 	bl	1a000ed2 <xQueueGenericCreate>
1a000540:	4b0a      	ldr	r3, [pc, #40]	; (1a00056c <QueueCreateAll+0x54>)
1a000542:	6018      	str	r0, [r3, #0]
	xPointerQueue_OP3	= xQueueCreate(16 , sizeof(char *)); /*Create queue OP0*/
1a000544:	2200      	movs	r2, #0
1a000546:	2104      	movs	r1, #4
1a000548:	2010      	movs	r0, #16
1a00054a:	f000 fcc2 	bl	1a000ed2 <xQueueGenericCreate>
1a00054e:	4b08      	ldr	r3, [pc, #32]	; (1a000570 <QueueCreateAll+0x58>)
1a000550:	6018      	str	r0, [r3, #0]
	xPointerQueue_3		= xQueueCreate(16 , sizeof(char *)); /*Create queue OP0*/
1a000552:	2200      	movs	r2, #0
1a000554:	2104      	movs	r1, #4
1a000556:	2010      	movs	r0, #16
1a000558:	f000 fcbb 	bl	1a000ed2 <xQueueGenericCreate>
1a00055c:	4b05      	ldr	r3, [pc, #20]	; (1a000574 <QueueCreateAll+0x5c>)
1a00055e:	6018      	str	r0, [r3, #0]

}
1a000560:	bd08      	pop	{r3, pc}
1a000562:	bf00      	nop
1a000564:	10002ca8 	.word	0x10002ca8
1a000568:	10002ca4 	.word	0x10002ca4
1a00056c:	10002bf4 	.word	0x10002bf4
1a000570:	10002c04 	.word	0x10002c04
1a000574:	10002bfc 	.word	0x10002bfc

1a000578 <semaphoreCreateAll>:
/*=================================================================================
 	 	 	 	 	 	 	 	semaphore create
 =================================================================================*/

void semaphoreCreateAll(void){
1a000578:	b508      	push	{r3, lr}
	SemTxUart 	 =  xSemaphoreCreateBinary();
1a00057a:	2203      	movs	r2, #3
1a00057c:	2100      	movs	r1, #0
1a00057e:	2001      	movs	r0, #1
1a000580:	f000 fca7 	bl	1a000ed2 <xQueueGenericCreate>
1a000584:	4b03      	ldr	r3, [pc, #12]	; (1a000594 <semaphoreCreateAll+0x1c>)
1a000586:	6018      	str	r0, [r3, #0]
	SemMutexUart =	xSemaphoreCreateMutex() ;
1a000588:	2001      	movs	r0, #1
1a00058a:	f000 fd93 	bl	1a0010b4 <xQueueCreateMutex>
1a00058e:	4b02      	ldr	r3, [pc, #8]	; (1a000598 <semaphoreCreateAll+0x20>)
1a000590:	6018      	str	r0, [r3, #0]
}
1a000592:	bd08      	pop	{r3, pc}
1a000594:	10002bf0 	.word	0x10002bf0
1a000598:	10002c9c 	.word	0x10002c9c

1a00059c <itoa>:
 	 	 	 	 	 	 	     	conversions
 =================================================================================*/

char* itoa(int value, char* result, int base) {
	// check that the base if valid
	if (base < 2 || base > 36) { *result = '\0'; return result; }
1a00059c:	1e93      	subs	r3, r2, #2
1a00059e:	2b22      	cmp	r3, #34	; 0x22
1a0005a0:	d802      	bhi.n	1a0005a8 <itoa+0xc>
char* itoa(int value, char* result, int base) {
1a0005a2:	b4f0      	push	{r4, r5, r6, r7}

	char* ptr = result, *ptr1 = result, tmp_char;
1a0005a4:	460d      	mov	r5, r1
1a0005a6:	e005      	b.n	1a0005b4 <itoa+0x18>
	if (base < 2 || base > 36) { *result = '\0'; return result; }
1a0005a8:	2300      	movs	r3, #0
1a0005aa:	700b      	strb	r3, [r1, #0]
		tmp_char = *ptr;
		*ptr--= *ptr1;
		*ptr1++ = tmp_char;
	}
	return result;
}
1a0005ac:	4608      	mov	r0, r1
1a0005ae:	4770      	bx	lr
		*ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * base)];
1a0005b0:	4635      	mov	r5, r6
		value /= base;
1a0005b2:	4620      	mov	r0, r4
1a0005b4:	fb90 f4f2 	sdiv	r4, r0, r2
		*ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * base)];
1a0005b8:	fb02 0314 	mls	r3, r2, r4, r0
1a0005bc:	3323      	adds	r3, #35	; 0x23
1a0005be:	1c6e      	adds	r6, r5, #1
1a0005c0:	4f0f      	ldr	r7, [pc, #60]	; (1a000600 <itoa+0x64>)
1a0005c2:	5cfb      	ldrb	r3, [r7, r3]
1a0005c4:	702b      	strb	r3, [r5, #0]
	} while ( value );
1a0005c6:	2c00      	cmp	r4, #0
1a0005c8:	d1f2      	bne.n	1a0005b0 <itoa+0x14>
	if (tmp_value < 0) *ptr++ = '-';
1a0005ca:	2800      	cmp	r0, #0
1a0005cc:	db04      	blt.n	1a0005d8 <itoa+0x3c>
	*ptr-- = '\0';
1a0005ce:	1e72      	subs	r2, r6, #1
1a0005d0:	2300      	movs	r3, #0
1a0005d2:	7033      	strb	r3, [r6, #0]
	char* ptr = result, *ptr1 = result, tmp_char;
1a0005d4:	460b      	mov	r3, r1
	while(ptr1 < ptr) {
1a0005d6:	e00d      	b.n	1a0005f4 <itoa+0x58>
	if (tmp_value < 0) *ptr++ = '-';
1a0005d8:	1cae      	adds	r6, r5, #2
1a0005da:	232d      	movs	r3, #45	; 0x2d
1a0005dc:	706b      	strb	r3, [r5, #1]
1a0005de:	e7f6      	b.n	1a0005ce <itoa+0x32>
		tmp_char = *ptr;
1a0005e0:	4614      	mov	r4, r2
1a0005e2:	f814 0901 	ldrb.w	r0, [r4], #-1
		*ptr--= *ptr1;
1a0005e6:	461d      	mov	r5, r3
1a0005e8:	f815 6b01 	ldrb.w	r6, [r5], #1
1a0005ec:	7016      	strb	r6, [r2, #0]
		*ptr1++ = tmp_char;
1a0005ee:	7018      	strb	r0, [r3, #0]
1a0005f0:	462b      	mov	r3, r5
		*ptr--= *ptr1;
1a0005f2:	4622      	mov	r2, r4
	while(ptr1 < ptr) {
1a0005f4:	429a      	cmp	r2, r3
1a0005f6:	d8f3      	bhi.n	1a0005e0 <itoa+0x44>
}
1a0005f8:	4608      	mov	r0, r1
1a0005fa:	bcf0      	pop	{r4, r5, r6, r7}
1a0005fc:	4770      	bx	lr
1a0005fe:	bf00      	nop
1a000600:	1a004a94 	.word	0x1a004a94

1a000604 <Service>:
/*=================================================================================
 	 	 	 	 	 	 	     	Servicio
 =================================================================================*/

void Service(Module_Data_t *obj ){
1a000604:	b530      	push	{r4, r5, lr}
1a000606:	b085      	sub	sp, #20
1a000608:	4604      	mov	r4, r0
	char *PcStringToSend;

	PcStringToSend = NULL;

	/*Proteger datos para hacer copia local*/
	taskENTER_CRITICAL();
1a00060a:	f001 ffbb 	bl	1a002584 <vPortEnterCritical>
	Frame_parameters.BufferAux = obj->pvPortMallocFunction(sizeof(Data.Buffer));
1a00060e:	6963      	ldr	r3, [r4, #20]
1a000610:	206a      	movs	r0, #106	; 0x6a
1a000612:	2100      	movs	r1, #0
1a000614:	4798      	blx	r3
1a000616:	4d1e      	ldr	r5, [pc, #120]	; (1a000690 <Service+0x8c>)
1a000618:	60a8      	str	r0, [r5, #8]
	strcpy((char*)Frame_parameters.BufferAux,(const char*)Data.Buffer);
1a00061a:	68a8      	ldr	r0, [r5, #8]
1a00061c:	491d      	ldr	r1, [pc, #116]	; (1a000694 <Service+0x90>)
1a00061e:	f003 fdcc 	bl	1a0041ba <strcpy>
	taskEXIT_CRITICAL();
1a000622:	f001 ffd1 	bl	1a0025c8 <vPortExitCritical>

	/*Buscar posición del inicio de la trama*/
	PtrSOF = strchr((const char*)Frame_parameters.BufferAux, Frame_parameters._SOF);
1a000626:	68a8      	ldr	r0, [r5, #8]
1a000628:	7829      	ldrb	r1, [r5, #0]
1a00062a:	f003 fdb9 	bl	1a0041a0 <strchr>

	if( PtrSOF != NULL ){
1a00062e:	b188      	cbz	r0, 1a000654 <Service+0x50>
1a000630:	4601      	mov	r1, r0
		/** Decodificar T :  T[0] -'0' *10 + T[1] - '0'*/
		Frame_parameters.T[0] =  ( *(PtrSOF +  OFFSET_TAMANO)-'0' )*10 + (*(PtrSOF +  OFFSET_TAMANO + 1)-'0' ) ;
1a000632:	7882      	ldrb	r2, [r0, #2]
1a000634:	78c3      	ldrb	r3, [r0, #3]
1a000636:	3a30      	subs	r2, #48	; 0x30
1a000638:	eb02 0282 	add.w	r2, r2, r2, lsl #2
1a00063c:	0050      	lsls	r0, r2, #1
1a00063e:	4403      	add	r3, r0
1a000640:	3b30      	subs	r3, #48	; 0x30
1a000642:	b2db      	uxtb	r3, r3
1a000644:	70ab      	strb	r3, [r5, #2]

		/** Decodificar OP */
		Frame_parameters.Operation = *(PtrSOF +  OFFSET_OP)-'0';
1a000646:	784b      	ldrb	r3, [r1, #1]
1a000648:	3b30      	subs	r3, #48	; 0x30
1a00064a:	b2db      	uxtb	r3, r3
1a00064c:	706b      	strb	r3, [r5, #1]

		/* Cantidad de memoria a reservar*/
		obj->xMaxStringLength = Frame_parameters.T[0] + NUM_ELEMENTOS_REST_FRAME;
1a00064e:	78ab      	ldrb	r3, [r5, #2]
1a000650:	3306      	adds	r3, #6
1a000652:	7123      	strb	r3, [r4, #4]
	}

	/*Selecionar operaacion*/
	XPointerQueUe = SelecQueueFromOperation(Frame_parameters.Operation);
1a000654:	4b0e      	ldr	r3, [pc, #56]	; (1a000690 <Service+0x8c>)
1a000656:	7858      	ldrb	r0, [r3, #1]
1a000658:	f7ff feb2 	bl	1a0003c0 <SelecQueueFromOperation>

	if(XPointerQueUe != NULL){
1a00065c:	4605      	mov	r5, r0
1a00065e:	b180      	cbz	r0, 1a000682 <Service+0x7e>
		if (PcStringToSend == NULL) PcStringToSend = obj->pvPortMallocFunction( obj->xMaxStringLength );
1a000660:	6963      	ldr	r3, [r4, #20]
1a000662:	7920      	ldrb	r0, [r4, #4]
1a000664:	2100      	movs	r1, #0
1a000666:	4798      	blx	r3
		/*Envía el puntero al buffer con la trama a la cola*/
		ModuleDinamicMemory_send2(obj,PcStringToSend,0,NULL,(char*)Frame_parameters.BufferAux,XPointerQueUe ,portMAX_DELAY);
1a000668:	4b09      	ldr	r3, [pc, #36]	; (1a000690 <Service+0x8c>)
1a00066a:	689b      	ldr	r3, [r3, #8]
1a00066c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000670:	9202      	str	r2, [sp, #8]
1a000672:	9501      	str	r5, [sp, #4]
1a000674:	9300      	str	r3, [sp, #0]
1a000676:	2300      	movs	r3, #0
1a000678:	461a      	mov	r2, r3
1a00067a:	4601      	mov	r1, r0
1a00067c:	4620      	mov	r0, r4
1a00067e:	f000 f903 	bl	1a000888 <ModuleDinamicMemory_send2>
	}
	/*Libero memoria del buffer aux*/
	ModuleData.vPortFreeFunction(Frame_parameters.BufferAux );
1a000682:	4b05      	ldr	r3, [pc, #20]	; (1a000698 <Service+0x94>)
1a000684:	699b      	ldr	r3, [r3, #24]
1a000686:	4a02      	ldr	r2, [pc, #8]	; (1a000690 <Service+0x8c>)
1a000688:	6890      	ldr	r0, [r2, #8]
1a00068a:	4798      	blx	r3
}
1a00068c:	b005      	add	sp, #20
1a00068e:	bd30      	pop	{r4, r5, pc}
1a000690:	10000000 	.word	0x10000000
1a000694:	10002c08 	.word	0x10002c08
1a000698:	10002c78 	.word	0x10002c78

1a00069c <Report>:
/*=================================================================================
 	 	 	 	 	 	 	     	Report  Heap = 1 or stack = 0
 =================================================================================*/

void Report( Module_Data_t *obj , char * XpointerQueue, uint8_t SelectHeapOrStack){
1a00069c:	b570      	push	{r4, r5, r6, lr}
1a00069e:	b08a      	sub	sp, #40	; 0x28
1a0006a0:	4605      	mov	r5, r0
1a0006a2:	4614      	mov	r4, r2
	char BuffA[20];
	char * PcStringToSend = NULL;


	PcStringToSend = NULL;
	BSend = ModuleDinamicMemory_receive(obj,XpointerQueue,  portMAX_DELAY);
1a0006a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a0006a8:	f000 f909 	bl	1a0008be <ModuleDinamicMemory_receive>
1a0006ac:	4606      	mov	r6, r0
	Heap_Stack = SelectHeapOrStack ? xPortGetFreeHeapSize() : uxTaskGetStackHighWaterMark(NULL);
1a0006ae:	b374      	cbz	r4, 1a00070e <Report+0x72>
1a0006b0:	f000 face 	bl	1a000c50 <xPortGetFreeHeapSize>

	itoa(Heap_Stack ,BuffA,10);
1a0006b4:	220a      	movs	r2, #10
1a0006b6:	a905      	add	r1, sp, #20
1a0006b8:	f7ff ff70 	bl	1a00059c <itoa>

	/*Puntero donde se copia el stack*/
	if (PcStringToSend == NULL) PcStringToSend = obj->pvPortMallocFunction(strlen(BuffA)+ NUM_ELEMENTOS_REST_FRAME);
1a0006bc:	696c      	ldr	r4, [r5, #20]
1a0006be:	a805      	add	r0, sp, #20
1a0006c0:	f003 fd83 	bl	1a0041ca <strlen>
1a0006c4:	3006      	adds	r0, #6
1a0006c6:	2100      	movs	r1, #0
1a0006c8:	47a0      	blx	r4
	if(PcStringToSend != NULL){
1a0006ca:	4604      	mov	r4, r0
1a0006cc:	b160      	cbz	r0, 1a0006e8 <Report+0x4c>
		sprintf(PcStringToSend+2,"%02d%s}",strlen(BuffA),BuffA);
1a0006ce:	a805      	add	r0, sp, #20
1a0006d0:	f003 fd7b 	bl	1a0041ca <strlen>
1a0006d4:	ab05      	add	r3, sp, #20
1a0006d6:	4602      	mov	r2, r0
1a0006d8:	490f      	ldr	r1, [pc, #60]	; (1a000718 <Report+0x7c>)
1a0006da:	1ca0      	adds	r0, r4, #2
1a0006dc:	f003 fd40 	bl	1a004160 <siprintf>
		*PcStringToSend = *BSend;
1a0006e0:	7833      	ldrb	r3, [r6, #0]
1a0006e2:	7023      	strb	r3, [r4, #0]
		*(PcStringToSend + 1) = *(BSend+1);
1a0006e4:	7873      	ldrb	r3, [r6, #1]
1a0006e6:	7063      	strb	r3, [r4, #1]
	}

	// Enviar a cola de TaskTxUARt
	ModuleDinamicMemory_send2(obj,PcStringToSend,0,NULL,PcStringToSend, xPointerQueue_3,portMAX_DELAY);
1a0006e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
1a0006ec:	9302      	str	r3, [sp, #8]
1a0006ee:	4b0b      	ldr	r3, [pc, #44]	; (1a00071c <Report+0x80>)
1a0006f0:	681b      	ldr	r3, [r3, #0]
1a0006f2:	9301      	str	r3, [sp, #4]
1a0006f4:	9400      	str	r4, [sp, #0]
1a0006f6:	2300      	movs	r3, #0
1a0006f8:	461a      	mov	r2, r3
1a0006fa:	4621      	mov	r1, r4
1a0006fc:	4628      	mov	r0, r5
1a0006fe:	f000 f8c3 	bl	1a000888 <ModuleDinamicMemory_send2>

	/*Libera memoria dinamica {300} recibido del buffer*/
	ModuleDinamicMemory_Free(obj, BSend);
1a000702:	4631      	mov	r1, r6
1a000704:	4628      	mov	r0, r5
1a000706:	f000 f8e4 	bl	1a0008d2 <ModuleDinamicMemory_Free>


}
1a00070a:	b00a      	add	sp, #40	; 0x28
1a00070c:	bd70      	pop	{r4, r5, r6, pc}
	Heap_Stack = SelectHeapOrStack ? xPortGetFreeHeapSize() : uxTaskGetStackHighWaterMark(NULL);
1a00070e:	2000      	movs	r0, #0
1a000710:	f001 fb1e 	bl	1a001d50 <uxTaskGetStackHighWaterMark>
1a000714:	e7ce      	b.n	1a0006b4 <Report+0x18>
1a000716:	bf00      	nop
1a000718:	1a004a14 	.word	0x1a004a14
1a00071c:	10002bfc 	.word	0x10002bfc

1a000720 <TaskService>:

/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea  |
 =================================================================================*/

void TaskService( void* taskParmPtr ){
1a000720:	b508      	push	{r3, lr}
	while(TRUE) {
		/*Notifica que llego trama Buena*/
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
1a000722:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
1a000726:	2200      	movs	r2, #0
1a000728:	4611      	mov	r1, r2
1a00072a:	4610      	mov	r0, r2
1a00072c:	f001 fb84 	bl	1a001e38 <xTaskNotifyWait>
		Service(&ModuleData);
1a000730:	4803      	ldr	r0, [pc, #12]	; (1a000740 <TaskService+0x20>)
1a000732:	f7ff ff67 	bl	1a000604 <Service>
		gpioToggle( LEDB );
1a000736:	202c      	movs	r0, #44	; 0x2c
1a000738:	f003 fa81 	bl	1a003c3e <gpioToggle>
1a00073c:	e7f1      	b.n	1a000722 <TaskService+0x2>
1a00073e:	bf00      	nop
1a000740:	10002c78 	.word	0x10002c78

1a000744 <Task_ToMayusculas_OP0>:
}

/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea Mayusculizar |
 =================================================================================*/
void Task_ToMayusculas_OP0( void* taskParmPtr ){
1a000744:	b530      	push	{r4, r5, lr}
1a000746:	b085      	sub	sp, #20
	char * rx;
	while(1){
		rx = ModuleDinamicMemory_receive(&ModuleData,xPointerQueue_OP0,  portMAX_DELAY);
1a000748:	4c0c      	ldr	r4, [pc, #48]	; (1a00077c <Task_ToMayusculas_OP0+0x38>)
1a00074a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00074e:	4b0c      	ldr	r3, [pc, #48]	; (1a000780 <Task_ToMayusculas_OP0+0x3c>)
1a000750:	6819      	ldr	r1, [r3, #0]
1a000752:	4620      	mov	r0, r4
1a000754:	f000 f8b3 	bl	1a0008be <ModuleDinamicMemory_receive>
1a000758:	4605      	mov	r5, r0
		packetToUpper(rx);
1a00075a:	f7ff fe6c 	bl	1a000436 <packetToUpper>
		// Enviar a cola de TaskTxUARt
		ModuleDinamicMemory_send2(&ModuleData,rx,0,NULL,rx, xPointerQueue_3,portMAX_DELAY);
1a00075e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
1a000762:	9302      	str	r3, [sp, #8]
1a000764:	4b07      	ldr	r3, [pc, #28]	; (1a000784 <Task_ToMayusculas_OP0+0x40>)
1a000766:	681b      	ldr	r3, [r3, #0]
1a000768:	9301      	str	r3, [sp, #4]
1a00076a:	9500      	str	r5, [sp, #0]
1a00076c:	2300      	movs	r3, #0
1a00076e:	461a      	mov	r2, r3
1a000770:	4629      	mov	r1, r5
1a000772:	4620      	mov	r0, r4
1a000774:	f000 f888 	bl	1a000888 <ModuleDinamicMemory_send2>
1a000778:	e7e6      	b.n	1a000748 <Task_ToMayusculas_OP0+0x4>
1a00077a:	bf00      	nop
1a00077c:	10002c78 	.word	0x10002c78
1a000780:	10002ca8 	.word	0x10002ca8
1a000784:	10002bfc 	.word	0x10002bfc

1a000788 <Task_ToMinusculas_OP1>:
}

/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea Minusculizar |
 =================================================================================*/
void Task_ToMinusculas_OP1( void* taskParmPtr ){
1a000788:	b530      	push	{r4, r5, lr}
1a00078a:	b085      	sub	sp, #20
	char * rx;
	while(1){
		rx = ModuleDinamicMemory_receive(&ModuleData,xPointerQueue_OP1,  portMAX_DELAY);
1a00078c:	4c0c      	ldr	r4, [pc, #48]	; (1a0007c0 <Task_ToMinusculas_OP1+0x38>)
1a00078e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000792:	4b0c      	ldr	r3, [pc, #48]	; (1a0007c4 <Task_ToMinusculas_OP1+0x3c>)
1a000794:	6819      	ldr	r1, [r3, #0]
1a000796:	4620      	mov	r0, r4
1a000798:	f000 f891 	bl	1a0008be <ModuleDinamicMemory_receive>
1a00079c:	4605      	mov	r5, r0
		packetToLower(rx);
1a00079e:	f7ff fe2b 	bl	1a0003f8 <packetToLower>
		// Enviar a cola de TaskTxUARt
		ModuleDinamicMemory_send2(&ModuleData,rx,0,NULL,rx, xPointerQueue_3,portMAX_DELAY);
1a0007a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
1a0007a6:	9302      	str	r3, [sp, #8]
1a0007a8:	4b07      	ldr	r3, [pc, #28]	; (1a0007c8 <Task_ToMinusculas_OP1+0x40>)
1a0007aa:	681b      	ldr	r3, [r3, #0]
1a0007ac:	9301      	str	r3, [sp, #4]
1a0007ae:	9500      	str	r5, [sp, #0]
1a0007b0:	2300      	movs	r3, #0
1a0007b2:	461a      	mov	r2, r3
1a0007b4:	4629      	mov	r1, r5
1a0007b6:	4620      	mov	r0, r4
1a0007b8:	f000 f866 	bl	1a000888 <ModuleDinamicMemory_send2>
1a0007bc:	e7e6      	b.n	1a00078c <Task_ToMinusculas_OP1+0x4>
1a0007be:	bf00      	nop
1a0007c0:	10002c78 	.word	0x10002c78
1a0007c4:	10002ca4 	.word	0x10002ca4
1a0007c8:	10002bfc 	.word	0x10002bfc

1a0007cc <Task_ReportStack_OP2>:
}

/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea Reportar stack disponible |
 =================================================================================*/
void Task_ReportStack_OP2( void* taskParmPtr ){
1a0007cc:	b508      	push	{r3, lr}
	while(1){
		Report(&ModuleData,xPointerQueue_OP2,STACK_);
1a0007ce:	2200      	movs	r2, #0
1a0007d0:	4b02      	ldr	r3, [pc, #8]	; (1a0007dc <Task_ReportStack_OP2+0x10>)
1a0007d2:	6819      	ldr	r1, [r3, #0]
1a0007d4:	4802      	ldr	r0, [pc, #8]	; (1a0007e0 <Task_ReportStack_OP2+0x14>)
1a0007d6:	f7ff ff61 	bl	1a00069c <Report>
1a0007da:	e7f8      	b.n	1a0007ce <Task_ReportStack_OP2+0x2>
1a0007dc:	10002bf4 	.word	0x10002bf4
1a0007e0:	10002c78 	.word	0x10002c78

1a0007e4 <Task_ReportHeap_OP3>:
	}
}
/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea Reportar heap disponible |
 =================================================================================*/
void Task_ReportHeap_OP3( void* taskParmPtr ){
1a0007e4:	b508      	push	{r3, lr}
	while(1){
		Report(&ModuleData,xPointerQueue_OP3,HEAP_);
1a0007e6:	2201      	movs	r2, #1
1a0007e8:	4b02      	ldr	r3, [pc, #8]	; (1a0007f4 <Task_ReportHeap_OP3+0x10>)
1a0007ea:	6819      	ldr	r1, [r3, #0]
1a0007ec:	4802      	ldr	r0, [pc, #8]	; (1a0007f8 <Task_ReportHeap_OP3+0x14>)
1a0007ee:	f7ff ff55 	bl	1a00069c <Report>
1a0007f2:	e7f8      	b.n	1a0007e6 <Task_ReportHeap_OP3+0x2>
1a0007f4:	10002c04 	.word	0x10002c04
1a0007f8:	10002c78 	.word	0x10002c78

1a0007fc <TaskTxUart>:
}

/*=================================================================================
 	 	 	 	 	 	 	 	 | Tarea tx |
 =================================================================================*/
void TaskTxUart( void* taskParmPtr ){
1a0007fc:	b510      	push	{r4, lr}
1a0007fe:	b09a      	sub	sp, #104	; 0x68
1a000800:	e003      	b.n	1a00080a <TaskTxUart+0xe>
		if( uartTxReady( UART_USB ) ){
			sprintf( Txbuffer, "%s",BSend);
			//Transmit_UART( 0 );   // La primera vez – con esto arranca
			uartWriteString(UART_USB,Txbuffer);
		}
		ModuleDinamicMemory_Free(&ModuleData, BSend);
1a000802:	4621      	mov	r1, r4
1a000804:	480d      	ldr	r0, [pc, #52]	; (1a00083c <TaskTxUart+0x40>)
1a000806:	f000 f864 	bl	1a0008d2 <ModuleDinamicMemory_Free>
		BSend = ModuleDinamicMemory_receive(&ModuleData, xPointerQueue_3, portMAX_DELAY);
1a00080a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00080e:	4b0c      	ldr	r3, [pc, #48]	; (1a000840 <TaskTxUart+0x44>)
1a000810:	6819      	ldr	r1, [r3, #0]
1a000812:	480a      	ldr	r0, [pc, #40]	; (1a00083c <TaskTxUart+0x40>)
1a000814:	f000 f853 	bl	1a0008be <ModuleDinamicMemory_receive>
1a000818:	4604      	mov	r4, r0
		gpioToggle( LED3 );
1a00081a:	202f      	movs	r0, #47	; 0x2f
1a00081c:	f003 fa0f 	bl	1a003c3e <gpioToggle>
		if( uartTxReady( UART_USB ) ){
1a000820:	2003      	movs	r0, #3
1a000822:	f002 ff8b 	bl	1a00373c <uartTxReady>
1a000826:	2800      	cmp	r0, #0
1a000828:	d0eb      	beq.n	1a000802 <TaskTxUart+0x6>
			sprintf( Txbuffer, "%s",BSend);
1a00082a:	4621      	mov	r1, r4
1a00082c:	a801      	add	r0, sp, #4
1a00082e:	f003 fcc4 	bl	1a0041ba <strcpy>
			uartWriteString(UART_USB,Txbuffer);
1a000832:	a901      	add	r1, sp, #4
1a000834:	2003      	movs	r0, #3
1a000836:	f002 ffec 	bl	1a003812 <uartWriteString>
1a00083a:	e7e2      	b.n	1a000802 <TaskTxUart+0x6>
1a00083c:	10002c78 	.word	0x10002c78
1a000840:	10002bfc 	.word	0x10002bfc

1a000844 <CallbackRx>:
}

/*=================================================================================
 	 	 	 	 	 	 	 	 | Callback IT RX |
 =================================================================================*/
void CallbackRx( void *noUsado ){
1a000844:	b500      	push	{lr}
1a000846:	b083      	sub	sp, #12

	UBaseType_t uxSavedInterruptStatus;
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;

	volatile char c = uartRxRead( UART_USB );  /*Char received*/
1a000848:	2003      	movs	r0, #3
1a00084a:	f002 ff83 	bl	1a003754 <uartRxRead>
1a00084e:	f88d 0007 	strb.w	r0, [sp, #7]

	/*Funcion pertenece al driver*/
	ModuleData.Add_IncommingFrameFunction(uxSavedInterruptStatus ,xHigherPriorityTaskWoken,c);
1a000852:	4b05      	ldr	r3, [pc, #20]	; (1a000868 <CallbackRx+0x24>)
1a000854:	6a1b      	ldr	r3, [r3, #32]
1a000856:	f89d 2007 	ldrb.w	r2, [sp, #7]
1a00085a:	2100      	movs	r1, #0
1a00085c:	4608      	mov	r0, r1
1a00085e:	4798      	blx	r3

	if(xHigherPriorityTaskWoken) portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
}
1a000860:	b003      	add	sp, #12
1a000862:	f85d fb04 	ldr.w	pc, [sp], #4
1a000866:	bf00      	nop
1a000868:	10002c78 	.word	0x10002c78

1a00086c <ModuleDinamicMemory_initialize>:
#include "DriverDinamicMemoryRTOS.h"

#include "Task1.h"

void ModuleDinamicMemory_initialize( Module_Data_t *obj , uint32_t MaxLength, xQueueSendFCN xQueueSendFCN,xQueueSendFromISRFCN xQueueSendFromISRFCN, xQueueReceiveFCN xQueueReceiveFCN, xQueueCreateFCN xQueueCreateFCN, pvPortMallocFCN pvPortMallocFCN,vPortFreeFCN vPortFreeFCN, Add_IncommingFrameFCN Add_IncommingFrameFCN){
	obj->xMaxStringLength = MaxLength;
1a00086c:	7101      	strb	r1, [r0, #4]
	obj->xQueueCreateFunction =xQueueCreateFCN;
1a00086e:	9901      	ldr	r1, [sp, #4]
1a000870:	61c1      	str	r1, [r0, #28]
	obj->xQueueSendFunction = xQueueSendFCN;
1a000872:	6082      	str	r2, [r0, #8]
	obj->xQueueSendFromISRFunction = xQueueSendFromISRFCN;
1a000874:	60c3      	str	r3, [r0, #12]
	obj->xQueueReceiveFunction = xQueueReceiveFCN;
1a000876:	9b00      	ldr	r3, [sp, #0]
1a000878:	6103      	str	r3, [r0, #16]
	obj->pvPortMallocFunction = pvPortMallocFCN;
1a00087a:	9b02      	ldr	r3, [sp, #8]
1a00087c:	6143      	str	r3, [r0, #20]
	obj->vPortFreeFunction = vPortFreeFCN;
1a00087e:	9b03      	ldr	r3, [sp, #12]
1a000880:	6183      	str	r3, [r0, #24]
	obj->Add_IncommingFrameFunction = Add_IncommingFrameFCN;
1a000882:	9b04      	ldr	r3, [sp, #16]
1a000884:	6203      	str	r3, [r0, #32]
}
1a000886:	4770      	bx	lr

1a000888 <ModuleDinamicMemory_send2>:
	/*Si uso el enviar en una isr*/
	if(Isr) obj->xQueueSendFromISRFunction(XpointerQueue ,&PcStringToSend,xHigherPriorityTaskWoken, 0);
	else  obj->xQueueSendFunction(XpointerQueue ,&PcStringToSend,portMaxDelay, 0);
}

void ModuleDinamicMemory_send2( Module_Data_t *obj ,char *PcStringToSend, uint8_t Isr, long * const xHigherPriorityTaskWoken, char* pbuf ,char * XpointerQueue, uint32_t portMaxDelay){
1a000888:	b570      	push	{r4, r5, r6, lr}
1a00088a:	b082      	sub	sp, #8
1a00088c:	4604      	mov	r4, r0
1a00088e:	9101      	str	r1, [sp, #4]
1a000890:	4615      	mov	r5, r2
1a000892:	461e      	mov	r6, r3
	if(PcStringToSend != NULL) strcpy(PcStringToSend ,pbuf);
1a000894:	b119      	cbz	r1, 1a00089e <ModuleDinamicMemory_send2+0x16>
1a000896:	4608      	mov	r0, r1
1a000898:	9906      	ldr	r1, [sp, #24]
1a00089a:	f003 fc8e 	bl	1a0041ba <strcpy>

	/*Si uso el enviar en una isr*/
	if(Isr) obj->xQueueSendFromISRFunction(XpointerQueue ,&PcStringToSend,xHigherPriorityTaskWoken, 0);
1a00089e:	b93d      	cbnz	r5, 1a0008b0 <ModuleDinamicMemory_send2+0x28>
	else  obj->xQueueSendFunction(XpointerQueue ,&PcStringToSend,portMaxDelay, 0);
1a0008a0:	68a4      	ldr	r4, [r4, #8]
1a0008a2:	2300      	movs	r3, #0
1a0008a4:	9a08      	ldr	r2, [sp, #32]
1a0008a6:	a901      	add	r1, sp, #4
1a0008a8:	9807      	ldr	r0, [sp, #28]
1a0008aa:	47a0      	blx	r4
}
1a0008ac:	b002      	add	sp, #8
1a0008ae:	bd70      	pop	{r4, r5, r6, pc}
	if(Isr) obj->xQueueSendFromISRFunction(XpointerQueue ,&PcStringToSend,xHigherPriorityTaskWoken, 0);
1a0008b0:	68e4      	ldr	r4, [r4, #12]
1a0008b2:	2300      	movs	r3, #0
1a0008b4:	4632      	mov	r2, r6
1a0008b6:	a901      	add	r1, sp, #4
1a0008b8:	9807      	ldr	r0, [sp, #28]
1a0008ba:	47a0      	blx	r4
1a0008bc:	e7f6      	b.n	1a0008ac <ModuleDinamicMemory_send2+0x24>

1a0008be <ModuleDinamicMemory_receive>:

char* ModuleDinamicMemory_receive(Module_Data_t *obj ,char * XpointerQueue, uint32_t portMaxDelay){
1a0008be:	b510      	push	{r4, lr}
1a0008c0:	b082      	sub	sp, #8
1a0008c2:	460c      	mov	r4, r1

	char* pbuffer; /*Dato recibido*/
	obj->xQueueReceiveFunction(XpointerQueue , &pbuffer, portMaxDelay );
1a0008c4:	6903      	ldr	r3, [r0, #16]
1a0008c6:	a901      	add	r1, sp, #4
1a0008c8:	4620      	mov	r0, r4
1a0008ca:	4798      	blx	r3
	return pbuffer;
}
1a0008cc:	9801      	ldr	r0, [sp, #4]
1a0008ce:	b002      	add	sp, #8
1a0008d0:	bd10      	pop	{r4, pc}

1a0008d2 <ModuleDinamicMemory_Free>:

void ModuleDinamicMemory_Free(Module_Data_t *obj , char *ultimo_mensaje){
1a0008d2:	b508      	push	{r3, lr}
	obj->vPortFreeFunction(ultimo_mensaje);
1a0008d4:	6983      	ldr	r3, [r0, #24]
1a0008d6:	4608      	mov	r0, r1
1a0008d8:	4798      	blx	r3
}
1a0008da:	bd08      	pop	{r3, pc}

1a0008dc <main>:
#include "sapi_uart.h"




int main(void){
1a0008dc:	b500      	push	{lr}
1a0008de:	b087      	sub	sp, #28

	boardConfig();
1a0008e0:	f003 f9c6 	bl	1a003c70 <boardInit>
	/*=======Config Uart===============================*/
	uartConfig(UART_USB, 115200);
1a0008e4:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0008e8:	2003      	movs	r0, #3
1a0008ea:	f002 ff47 	bl	1a00377c <uartInit>
	/*Callback interrupt*/
	uartCallbackSet(UART_USB, UART_RECEIVE, CallbackRx, NULL);
1a0008ee:	2300      	movs	r3, #0
1a0008f0:	4a10      	ldr	r2, [pc, #64]	; (1a000934 <main+0x58>)
1a0008f2:	4619      	mov	r1, r3
1a0008f4:	2003      	movs	r0, #3
1a0008f6:	f002 fedb 	bl	1a0036b0 <uartCallbackSet>
	/*Habilito todas las interrupciones de UART_USB*/
	uartInterrupt(UART_USB, true);
1a0008fa:	2101      	movs	r1, #1
1a0008fc:	2003      	movs	r0, #3
1a0008fe:	f002 fe8f 	bl	1a003620 <uartInterrupt>

	semaphoreCreateAll();
1a000902:	f7ff fe39 	bl	1a000578 <semaphoreCreateAll>
	QueueCreateAll();
1a000906:	f7ff fe07 	bl	1a000518 <QueueCreateAll>
	TaskCreateAll();
1a00090a:	f7ff fdb3 	bl	1a000474 <TaskCreateAll>

	/*Inicializar Driver memoria dinamica*/
	ModuleDinamicMemory_initialize(&ModuleData,50,xQueueGenericSend,xQueueGenericSendFromISR, xQueueReceive,xQueueGenericCreate, pvPortMalloc, vPortFree, Add_IncommingFrame);
1a00090e:	4b0a      	ldr	r3, [pc, #40]	; (1a000938 <main+0x5c>)
1a000910:	9304      	str	r3, [sp, #16]
1a000912:	4b0a      	ldr	r3, [pc, #40]	; (1a00093c <main+0x60>)
1a000914:	9303      	str	r3, [sp, #12]
1a000916:	4b0a      	ldr	r3, [pc, #40]	; (1a000940 <main+0x64>)
1a000918:	9302      	str	r3, [sp, #8]
1a00091a:	4b0a      	ldr	r3, [pc, #40]	; (1a000944 <main+0x68>)
1a00091c:	9301      	str	r3, [sp, #4]
1a00091e:	4b0a      	ldr	r3, [pc, #40]	; (1a000948 <main+0x6c>)
1a000920:	9300      	str	r3, [sp, #0]
1a000922:	4b0a      	ldr	r3, [pc, #40]	; (1a00094c <main+0x70>)
1a000924:	4a0a      	ldr	r2, [pc, #40]	; (1a000950 <main+0x74>)
1a000926:	2132      	movs	r1, #50	; 0x32
1a000928:	480a      	ldr	r0, [pc, #40]	; (1a000954 <main+0x78>)
1a00092a:	f7ff ff9f 	bl	1a00086c <ModuleDinamicMemory_initialize>

	/* Iniciar scheduler*/
	vTaskStartScheduler();
1a00092e:	f000 ff81 	bl	1a001834 <vTaskStartScheduler>
1a000932:	e7fe      	b.n	1a000932 <main+0x56>
1a000934:	1a000845 	.word	0x1a000845
1a000938:	1a000301 	.word	0x1a000301
1a00093c:	1a000be1 	.word	0x1a000be1
1a000940:	1a000ac5 	.word	0x1a000ac5
1a000944:	1a000ed3 	.word	0x1a000ed3
1a000948:	1a001199 	.word	0x1a001199
1a00094c:	1a0010cb 	.word	0x1a0010cb
1a000950:	1a000f21 	.word	0x1a000f21
1a000954:	10002c78 	.word	0x10002c78

1a000958 <initialise_monitor_handles>:
}
1a000958:	4770      	bx	lr
1a00095a:	Address 0x000000001a00095a is out of bounds.


1a00095c <Reset_Handler>:
void Reset_Handler(void) {
1a00095c:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a00095e:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000960:	4b19      	ldr	r3, [pc, #100]	; (1a0009c8 <Reset_Handler+0x6c>)
1a000962:	4a1a      	ldr	r2, [pc, #104]	; (1a0009cc <Reset_Handler+0x70>)
1a000964:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a000966:	3304      	adds	r3, #4
1a000968:	4a19      	ldr	r2, [pc, #100]	; (1a0009d0 <Reset_Handler+0x74>)
1a00096a:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00096c:	2300      	movs	r3, #0
1a00096e:	e005      	b.n	1a00097c <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000970:	4a18      	ldr	r2, [pc, #96]	; (1a0009d4 <Reset_Handler+0x78>)
1a000972:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a000976:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00097a:	3301      	adds	r3, #1
1a00097c:	2b07      	cmp	r3, #7
1a00097e:	d9f7      	bls.n	1a000970 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a000980:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a000982:	4b15      	ldr	r3, [pc, #84]	; (1a0009d8 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000984:	e007      	b.n	1a000996 <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a000986:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a00098a:	689a      	ldr	r2, [r3, #8]
1a00098c:	6859      	ldr	r1, [r3, #4]
1a00098e:	6818      	ldr	r0, [r3, #0]
1a000990:	f7ff fbfb 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a000994:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a000996:	4a11      	ldr	r2, [pc, #68]	; (1a0009dc <Reset_Handler+0x80>)
1a000998:	4293      	cmp	r3, r2
1a00099a:	d3f4      	bcc.n	1a000986 <Reset_Handler+0x2a>
1a00099c:	e006      	b.n	1a0009ac <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a00099e:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a0009a0:	6859      	ldr	r1, [r3, #4]
1a0009a2:	f854 0b08 	ldr.w	r0, [r4], #8
1a0009a6:	f7ff fbff 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a0009aa:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a0009ac:	4a0c      	ldr	r2, [pc, #48]	; (1a0009e0 <Reset_Handler+0x84>)
1a0009ae:	4293      	cmp	r3, r2
1a0009b0:	d3f5      	bcc.n	1a00099e <Reset_Handler+0x42>
    SystemInit();
1a0009b2:	f002 fdb9 	bl	1a003528 <SystemInit>
    __libc_init_array();
1a0009b6:	f003 fb9b 	bl	1a0040f0 <__libc_init_array>
    initialise_monitor_handles();
1a0009ba:	f7ff ffcd 	bl	1a000958 <initialise_monitor_handles>
    main();
1a0009be:	f7ff ff8d 	bl	1a0008dc <main>
        __asm__ volatile("wfi");
1a0009c2:	bf30      	wfi
1a0009c4:	e7fd      	b.n	1a0009c2 <Reset_Handler+0x66>
1a0009c6:	bf00      	nop
1a0009c8:	40053100 	.word	0x40053100
1a0009cc:	10df1000 	.word	0x10df1000
1a0009d0:	01dff7ff 	.word	0x01dff7ff
1a0009d4:	e000e280 	.word	0xe000e280
1a0009d8:	1a000114 	.word	0x1a000114
1a0009dc:	1a000150 	.word	0x1a000150
1a0009e0:	1a000178 	.word	0x1a000178

1a0009e4 <_fini>:
void _fini(void) {}
1a0009e4:	4770      	bx	lr

1a0009e6 <_init>:
void _init(void) {}
1a0009e6:	4770      	bx	lr

1a0009e8 <_sbrk_r>:

void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a0009e8:	4b05      	ldr	r3, [pc, #20]	; (1a000a00 <_sbrk_r+0x18>)
1a0009ea:	681b      	ldr	r3, [r3, #0]
1a0009ec:	b123      	cbz	r3, 1a0009f8 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a0009ee:	4b04      	ldr	r3, [pc, #16]	; (1a000a00 <_sbrk_r+0x18>)
1a0009f0:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a0009f2:	4401      	add	r1, r0
1a0009f4:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a0009f6:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a0009f8:	4b01      	ldr	r3, [pc, #4]	; (1a000a00 <_sbrk_r+0x18>)
1a0009fa:	4a02      	ldr	r2, [pc, #8]	; (1a000a04 <_sbrk_r+0x1c>)
1a0009fc:	601a      	str	r2, [r3, #0]
1a0009fe:	e7f6      	b.n	1a0009ee <_sbrk_r+0x6>
1a000a00:	10000144 	.word	0x10000144
1a000a04:	10002cf4 	.word	0x10002cf4

1a000a08 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
1a000a08:	4a12      	ldr	r2, [pc, #72]	; (1a000a54 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
1a000a0a:	f012 0f07 	tst.w	r2, #7
1a000a0e:	d01e      	beq.n	1a000a4e <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
1a000a10:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000a12:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
1a000a16:	f5c1 5300 	rsb	r3, r1, #8192	; 0x2000
1a000a1a:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000a1c:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
1a000a1e:	480e      	ldr	r0, [pc, #56]	; (1a000a58 <prvHeapInit+0x50>)
1a000a20:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
1a000a22:	2100      	movs	r1, #0
1a000a24:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
1a000a26:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
1a000a28:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000a2a:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
1a000a2e:	480b      	ldr	r0, [pc, #44]	; (1a000a5c <prvHeapInit+0x54>)
1a000a30:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
1a000a32:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
1a000a34:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
1a000a36:	1a99      	subs	r1, r3, r2
1a000a38:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
1a000a3a:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000a3c:	4b08      	ldr	r3, [pc, #32]	; (1a000a60 <prvHeapInit+0x58>)
1a000a3e:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000a40:	4b08      	ldr	r3, [pc, #32]	; (1a000a64 <prvHeapInit+0x5c>)
1a000a42:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
1a000a44:	4b08      	ldr	r3, [pc, #32]	; (1a000a68 <prvHeapInit+0x60>)
1a000a46:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
1a000a4a:	601a      	str	r2, [r3, #0]
}
1a000a4c:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
1a000a4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
1a000a52:	e7e4      	b.n	1a000a1e <prvHeapInit+0x16>
1a000a54:	1000014c 	.word	0x1000014c
1a000a58:	10002158 	.word	0x10002158
1a000a5c:	10000148 	.word	0x10000148
1a000a60:	10002154 	.word	0x10002154
1a000a64:	10002150 	.word	0x10002150
1a000a68:	1000214c 	.word	0x1000214c

1a000a6c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
1a000a6c:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a000a6e:	4b13      	ldr	r3, [pc, #76]	; (1a000abc <prvInsertBlockIntoFreeList+0x50>)
1a000a70:	681a      	ldr	r2, [r3, #0]
1a000a72:	4282      	cmp	r2, r0
1a000a74:	d31b      	bcc.n	1a000aae <prvInsertBlockIntoFreeList+0x42>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
1a000a76:	6859      	ldr	r1, [r3, #4]
1a000a78:	185c      	adds	r4, r3, r1
1a000a7a:	4284      	cmp	r4, r0
1a000a7c:	d103      	bne.n	1a000a86 <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
1a000a7e:	6840      	ldr	r0, [r0, #4]
1a000a80:	4401      	add	r1, r0
1a000a82:	6059      	str	r1, [r3, #4]
		pxBlockToInsert = pxIterator;
1a000a84:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
1a000a86:	6841      	ldr	r1, [r0, #4]
1a000a88:	1844      	adds	r4, r0, r1
1a000a8a:	42a2      	cmp	r2, r4
1a000a8c:	d113      	bne.n	1a000ab6 <prvInsertBlockIntoFreeList+0x4a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
1a000a8e:	4c0c      	ldr	r4, [pc, #48]	; (1a000ac0 <prvInsertBlockIntoFreeList+0x54>)
1a000a90:	6824      	ldr	r4, [r4, #0]
1a000a92:	42a2      	cmp	r2, r4
1a000a94:	d00d      	beq.n	1a000ab2 <prvInsertBlockIntoFreeList+0x46>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
1a000a96:	6852      	ldr	r2, [r2, #4]
1a000a98:	4411      	add	r1, r2
1a000a9a:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
1a000a9c:	681a      	ldr	r2, [r3, #0]
1a000a9e:	6812      	ldr	r2, [r2, #0]
1a000aa0:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
1a000aa2:	4298      	cmp	r0, r3
1a000aa4:	d000      	beq.n	1a000aa8 <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
1a000aa6:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a000aa8:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000aac:	4770      	bx	lr
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a000aae:	4613      	mov	r3, r2
1a000ab0:	e7de      	b.n	1a000a70 <prvInsertBlockIntoFreeList+0x4>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
1a000ab2:	6004      	str	r4, [r0, #0]
1a000ab4:	e7f5      	b.n	1a000aa2 <prvInsertBlockIntoFreeList+0x36>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
1a000ab6:	6002      	str	r2, [r0, #0]
1a000ab8:	e7f3      	b.n	1a000aa2 <prvInsertBlockIntoFreeList+0x36>
1a000aba:	bf00      	nop
1a000abc:	10002158 	.word	0x10002158
1a000ac0:	10000148 	.word	0x10000148

1a000ac4 <pvPortMalloc>:
{
1a000ac4:	b570      	push	{r4, r5, r6, lr}
1a000ac6:	4604      	mov	r4, r0
	vTaskSuspendAll();
1a000ac8:	f000 fefe 	bl	1a0018c8 <vTaskSuspendAll>
		if( pxEnd == NULL )
1a000acc:	4b3f      	ldr	r3, [pc, #252]	; (1a000bcc <pvPortMalloc+0x108>)
1a000ace:	681b      	ldr	r3, [r3, #0]
1a000ad0:	b1a3      	cbz	r3, 1a000afc <pvPortMalloc+0x38>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
1a000ad2:	4b3f      	ldr	r3, [pc, #252]	; (1a000bd0 <pvPortMalloc+0x10c>)
1a000ad4:	681b      	ldr	r3, [r3, #0]
1a000ad6:	421c      	tst	r4, r3
1a000ad8:	d013      	beq.n	1a000b02 <pvPortMalloc+0x3e>
	( void ) xTaskResumeAll();
1a000ada:	f000 ff8f 	bl	1a0019fc <xTaskResumeAll>
void *pvReturn = NULL;
1a000ade:	2600      	movs	r6, #0
			vApplicationMallocFailedHook();
1a000ae0:	f000 fca5 	bl	1a00142e <vApplicationMallocFailedHook>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
1a000ae4:	f016 0f07 	tst.w	r6, #7
1a000ae8:	d06e      	beq.n	1a000bc8 <pvPortMalloc+0x104>
	__asm volatile
1a000aea:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000aee:	f383 8811 	msr	BASEPRI, r3
1a000af2:	f3bf 8f6f 	isb	sy
1a000af6:	f3bf 8f4f 	dsb	sy
1a000afa:	e7fe      	b.n	1a000afa <pvPortMalloc+0x36>
			prvHeapInit();
1a000afc:	f7ff ff84 	bl	1a000a08 <prvHeapInit>
1a000b00:	e7e7      	b.n	1a000ad2 <pvPortMalloc+0xe>
			if( xWantedSize > 0 )
1a000b02:	b194      	cbz	r4, 1a000b2a <pvPortMalloc+0x66>
				xWantedSize += xHeapStructSize;
1a000b04:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
1a000b06:	f014 0f07 	tst.w	r4, #7
1a000b0a:	d00e      	beq.n	1a000b2a <pvPortMalloc+0x66>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a000b0c:	f024 0407 	bic.w	r4, r4, #7
1a000b10:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
1a000b12:	f004 0307 	and.w	r3, r4, #7
1a000b16:	b143      	cbz	r3, 1a000b2a <pvPortMalloc+0x66>
1a000b18:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b1c:	f383 8811 	msr	BASEPRI, r3
1a000b20:	f3bf 8f6f 	isb	sy
1a000b24:	f3bf 8f4f 	dsb	sy
1a000b28:	e7fe      	b.n	1a000b28 <pvPortMalloc+0x64>
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
1a000b2a:	b134      	cbz	r4, 1a000b3a <pvPortMalloc+0x76>
1a000b2c:	4b29      	ldr	r3, [pc, #164]	; (1a000bd4 <pvPortMalloc+0x110>)
1a000b2e:	681b      	ldr	r3, [r3, #0]
1a000b30:	42a3      	cmp	r3, r4
1a000b32:	d306      	bcc.n	1a000b42 <pvPortMalloc+0x7e>
				pxBlock = xStart.pxNextFreeBlock;
1a000b34:	4b28      	ldr	r3, [pc, #160]	; (1a000bd8 <pvPortMalloc+0x114>)
1a000b36:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a000b38:	e009      	b.n	1a000b4e <pvPortMalloc+0x8a>
	( void ) xTaskResumeAll();
1a000b3a:	f000 ff5f 	bl	1a0019fc <xTaskResumeAll>
void *pvReturn = NULL;
1a000b3e:	2600      	movs	r6, #0
1a000b40:	e7ce      	b.n	1a000ae0 <pvPortMalloc+0x1c>
	( void ) xTaskResumeAll();
1a000b42:	f000 ff5b 	bl	1a0019fc <xTaskResumeAll>
void *pvReturn = NULL;
1a000b46:	2600      	movs	r6, #0
1a000b48:	e7ca      	b.n	1a000ae0 <pvPortMalloc+0x1c>
					pxPreviousBlock = pxBlock;
1a000b4a:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
1a000b4c:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a000b4e:	686a      	ldr	r2, [r5, #4]
1a000b50:	42a2      	cmp	r2, r4
1a000b52:	d202      	bcs.n	1a000b5a <pvPortMalloc+0x96>
1a000b54:	682a      	ldr	r2, [r5, #0]
1a000b56:	2a00      	cmp	r2, #0
1a000b58:	d1f7      	bne.n	1a000b4a <pvPortMalloc+0x86>
				if( pxBlock != pxEnd )
1a000b5a:	4a1c      	ldr	r2, [pc, #112]	; (1a000bcc <pvPortMalloc+0x108>)
1a000b5c:	6812      	ldr	r2, [r2, #0]
1a000b5e:	42aa      	cmp	r2, r5
1a000b60:	d014      	beq.n	1a000b8c <pvPortMalloc+0xc8>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
1a000b62:	681e      	ldr	r6, [r3, #0]
1a000b64:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
1a000b66:	682a      	ldr	r2, [r5, #0]
1a000b68:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
1a000b6a:	686b      	ldr	r3, [r5, #4]
1a000b6c:	1b1b      	subs	r3, r3, r4
1a000b6e:	2b10      	cmp	r3, #16
1a000b70:	d914      	bls.n	1a000b9c <pvPortMalloc+0xd8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
1a000b72:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
1a000b74:	f010 0f07 	tst.w	r0, #7
1a000b78:	d00c      	beq.n	1a000b94 <pvPortMalloc+0xd0>
1a000b7a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b7e:	f383 8811 	msr	BASEPRI, r3
1a000b82:	f3bf 8f6f 	isb	sy
1a000b86:	f3bf 8f4f 	dsb	sy
1a000b8a:	e7fe      	b.n	1a000b8a <pvPortMalloc+0xc6>
	( void ) xTaskResumeAll();
1a000b8c:	f000 ff36 	bl	1a0019fc <xTaskResumeAll>
void *pvReturn = NULL;
1a000b90:	2600      	movs	r6, #0
1a000b92:	e7a5      	b.n	1a000ae0 <pvPortMalloc+0x1c>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
1a000b94:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
1a000b96:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
1a000b98:	f7ff ff68 	bl	1a000a6c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
1a000b9c:	686a      	ldr	r2, [r5, #4]
1a000b9e:	490d      	ldr	r1, [pc, #52]	; (1a000bd4 <pvPortMalloc+0x110>)
1a000ba0:	680b      	ldr	r3, [r1, #0]
1a000ba2:	1a9b      	subs	r3, r3, r2
1a000ba4:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
1a000ba6:	490d      	ldr	r1, [pc, #52]	; (1a000bdc <pvPortMalloc+0x118>)
1a000ba8:	6809      	ldr	r1, [r1, #0]
1a000baa:	428b      	cmp	r3, r1
1a000bac:	d201      	bcs.n	1a000bb2 <pvPortMalloc+0xee>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
1a000bae:	490b      	ldr	r1, [pc, #44]	; (1a000bdc <pvPortMalloc+0x118>)
1a000bb0:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
1a000bb2:	4b07      	ldr	r3, [pc, #28]	; (1a000bd0 <pvPortMalloc+0x10c>)
1a000bb4:	681b      	ldr	r3, [r3, #0]
1a000bb6:	4313      	orrs	r3, r2
1a000bb8:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
1a000bba:	2300      	movs	r3, #0
1a000bbc:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
1a000bbe:	f000 ff1d 	bl	1a0019fc <xTaskResumeAll>
		if( pvReturn == NULL )
1a000bc2:	2e00      	cmp	r6, #0
1a000bc4:	d18e      	bne.n	1a000ae4 <pvPortMalloc+0x20>
1a000bc6:	e78b      	b.n	1a000ae0 <pvPortMalloc+0x1c>
}
1a000bc8:	4630      	mov	r0, r6
1a000bca:	bd70      	pop	{r4, r5, r6, pc}
1a000bcc:	10000148 	.word	0x10000148
1a000bd0:	1000214c 	.word	0x1000214c
1a000bd4:	10002150 	.word	0x10002150
1a000bd8:	10002158 	.word	0x10002158
1a000bdc:	10002154 	.word	0x10002154

1a000be0 <vPortFree>:
	if( pv != NULL )
1a000be0:	b380      	cbz	r0, 1a000c44 <vPortFree+0x64>
{
1a000be2:	b538      	push	{r3, r4, r5, lr}
1a000be4:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
1a000be6:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
1a000bea:	f850 2c04 	ldr.w	r2, [r0, #-4]
1a000bee:	4916      	ldr	r1, [pc, #88]	; (1a000c48 <vPortFree+0x68>)
1a000bf0:	6809      	ldr	r1, [r1, #0]
1a000bf2:	420a      	tst	r2, r1
1a000bf4:	d108      	bne.n	1a000c08 <vPortFree+0x28>
1a000bf6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000bfa:	f383 8811 	msr	BASEPRI, r3
1a000bfe:	f3bf 8f6f 	isb	sy
1a000c02:	f3bf 8f4f 	dsb	sy
1a000c06:	e7fe      	b.n	1a000c06 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
1a000c08:	f850 0c08 	ldr.w	r0, [r0, #-8]
1a000c0c:	b140      	cbz	r0, 1a000c20 <vPortFree+0x40>
1a000c0e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c12:	f383 8811 	msr	BASEPRI, r3
1a000c16:	f3bf 8f6f 	isb	sy
1a000c1a:	f3bf 8f4f 	dsb	sy
1a000c1e:	e7fe      	b.n	1a000c1e <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
1a000c20:	ea22 0201 	bic.w	r2, r2, r1
1a000c24:	f844 2c04 	str.w	r2, [r4, #-4]
				vTaskSuspendAll();
1a000c28:	f000 fe4e 	bl	1a0018c8 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
1a000c2c:	f854 1c04 	ldr.w	r1, [r4, #-4]
1a000c30:	4a06      	ldr	r2, [pc, #24]	; (1a000c4c <vPortFree+0x6c>)
1a000c32:	6813      	ldr	r3, [r2, #0]
1a000c34:	440b      	add	r3, r1
1a000c36:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
1a000c38:	4628      	mov	r0, r5
1a000c3a:	f7ff ff17 	bl	1a000a6c <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
1a000c3e:	f000 fedd 	bl	1a0019fc <xTaskResumeAll>
}
1a000c42:	bd38      	pop	{r3, r4, r5, pc}
1a000c44:	4770      	bx	lr
1a000c46:	bf00      	nop
1a000c48:	1000214c 	.word	0x1000214c
1a000c4c:	10002150 	.word	0x10002150

1a000c50 <xPortGetFreeHeapSize>:
}
1a000c50:	4b01      	ldr	r3, [pc, #4]	; (1a000c58 <xPortGetFreeHeapSize+0x8>)
1a000c52:	6818      	ldr	r0, [r3, #0]
1a000c54:	4770      	bx	lr
1a000c56:	bf00      	nop
1a000c58:	10002150 	.word	0x10002150

1a000c5c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a000c5c:	b510      	push	{r4, lr}
1a000c5e:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a000c60:	f001 fc90 	bl	1a002584 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a000c64:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000c66:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000c68:	429a      	cmp	r2, r3
1a000c6a:	d004      	beq.n	1a000c76 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a000c6c:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a000c6e:	f001 fcab 	bl	1a0025c8 <vPortExitCritical>

	return xReturn;
}
1a000c72:	4620      	mov	r0, r4
1a000c74:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a000c76:	2401      	movs	r4, #1
1a000c78:	e7f9      	b.n	1a000c6e <prvIsQueueFull+0x12>

1a000c7a <prvIsQueueEmpty>:
{
1a000c7a:	b510      	push	{r4, lr}
1a000c7c:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a000c7e:	f001 fc81 	bl	1a002584 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a000c82:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a000c84:	b123      	cbz	r3, 1a000c90 <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
1a000c86:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a000c88:	f001 fc9e 	bl	1a0025c8 <vPortExitCritical>
}
1a000c8c:	4620      	mov	r0, r4
1a000c8e:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a000c90:	2401      	movs	r4, #1
1a000c92:	e7f9      	b.n	1a000c88 <prvIsQueueEmpty+0xe>

1a000c94 <prvCopyDataToQueue>:
{
1a000c94:	b570      	push	{r4, r5, r6, lr}
1a000c96:	4604      	mov	r4, r0
1a000c98:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000c9a:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a000c9c:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000c9e:	b95a      	cbnz	r2, 1a000cb8 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a000ca0:	6803      	ldr	r3, [r0, #0]
1a000ca2:	b11b      	cbz	r3, 1a000cac <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
1a000ca4:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a000ca6:	3501      	adds	r5, #1
1a000ca8:	63a5      	str	r5, [r4, #56]	; 0x38
}
1a000caa:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a000cac:	6840      	ldr	r0, [r0, #4]
1a000cae:	f001 f86b 	bl	1a001d88 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a000cb2:	2300      	movs	r3, #0
1a000cb4:	6063      	str	r3, [r4, #4]
1a000cb6:	e7f6      	b.n	1a000ca6 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
1a000cb8:	b96e      	cbnz	r6, 1a000cd6 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a000cba:	6880      	ldr	r0, [r0, #8]
1a000cbc:	f003 fa3c 	bl	1a004138 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a000cc0:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a000cc2:	68a3      	ldr	r3, [r4, #8]
1a000cc4:	4413      	add	r3, r2
1a000cc6:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000cc8:	6862      	ldr	r2, [r4, #4]
1a000cca:	4293      	cmp	r3, r2
1a000ccc:	d319      	bcc.n	1a000d02 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a000cce:	6823      	ldr	r3, [r4, #0]
1a000cd0:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
1a000cd2:	2000      	movs	r0, #0
1a000cd4:	e7e7      	b.n	1a000ca6 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000cd6:	68c0      	ldr	r0, [r0, #12]
1a000cd8:	f003 fa2e 	bl	1a004138 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a000cdc:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a000cde:	4252      	negs	r2, r2
1a000ce0:	68e3      	ldr	r3, [r4, #12]
1a000ce2:	4413      	add	r3, r2
1a000ce4:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000ce6:	6821      	ldr	r1, [r4, #0]
1a000ce8:	428b      	cmp	r3, r1
1a000cea:	d202      	bcs.n	1a000cf2 <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a000cec:	6863      	ldr	r3, [r4, #4]
1a000cee:	441a      	add	r2, r3
1a000cf0:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
1a000cf2:	2e02      	cmp	r6, #2
1a000cf4:	d001      	beq.n	1a000cfa <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
1a000cf6:	2000      	movs	r0, #0
1a000cf8:	e7d5      	b.n	1a000ca6 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a000cfa:	b125      	cbz	r5, 1a000d06 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
1a000cfc:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
1a000cfe:	2000      	movs	r0, #0
1a000d00:	e7d1      	b.n	1a000ca6 <prvCopyDataToQueue+0x12>
1a000d02:	2000      	movs	r0, #0
1a000d04:	e7cf      	b.n	1a000ca6 <prvCopyDataToQueue+0x12>
1a000d06:	2000      	movs	r0, #0
1a000d08:	e7cd      	b.n	1a000ca6 <prvCopyDataToQueue+0x12>

1a000d0a <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a000d0a:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000d0c:	b172      	cbz	r2, 1a000d2c <prvCopyDataFromQueue+0x22>
{
1a000d0e:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a000d10:	68c3      	ldr	r3, [r0, #12]
1a000d12:	4413      	add	r3, r2
1a000d14:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a000d16:	6844      	ldr	r4, [r0, #4]
1a000d18:	42a3      	cmp	r3, r4
1a000d1a:	d301      	bcc.n	1a000d20 <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a000d1c:	6803      	ldr	r3, [r0, #0]
1a000d1e:	60c3      	str	r3, [r0, #12]
1a000d20:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a000d22:	68c1      	ldr	r1, [r0, #12]
1a000d24:	4620      	mov	r0, r4
1a000d26:	f003 fa07 	bl	1a004138 <memcpy>
}
1a000d2a:	bd10      	pop	{r4, pc}
1a000d2c:	4770      	bx	lr

1a000d2e <prvUnlockQueue>:
{
1a000d2e:	b538      	push	{r3, r4, r5, lr}
1a000d30:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
1a000d32:	f001 fc27 	bl	1a002584 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
1a000d36:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a000d3a:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000d3c:	e003      	b.n	1a000d46 <prvUnlockQueue+0x18>
						vTaskMissedYield();
1a000d3e:	f001 f801 	bl	1a001d44 <vTaskMissedYield>
			--cTxLock;
1a000d42:	3c01      	subs	r4, #1
1a000d44:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000d46:	2c00      	cmp	r4, #0
1a000d48:	dd08      	ble.n	1a000d5c <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000d4a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a000d4c:	b133      	cbz	r3, 1a000d5c <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000d4e:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a000d52:	f000 ff65 	bl	1a001c20 <xTaskRemoveFromEventList>
1a000d56:	2800      	cmp	r0, #0
1a000d58:	d0f3      	beq.n	1a000d42 <prvUnlockQueue+0x14>
1a000d5a:	e7f0      	b.n	1a000d3e <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
1a000d5c:	23ff      	movs	r3, #255	; 0xff
1a000d5e:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
1a000d62:	f001 fc31 	bl	1a0025c8 <vPortExitCritical>
	taskENTER_CRITICAL();
1a000d66:	f001 fc0d 	bl	1a002584 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
1a000d6a:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a000d6e:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000d70:	e003      	b.n	1a000d7a <prvUnlockQueue+0x4c>
					vTaskMissedYield();
1a000d72:	f000 ffe7 	bl	1a001d44 <vTaskMissedYield>
				--cRxLock;
1a000d76:	3c01      	subs	r4, #1
1a000d78:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000d7a:	2c00      	cmp	r4, #0
1a000d7c:	dd08      	ble.n	1a000d90 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000d7e:	692b      	ldr	r3, [r5, #16]
1a000d80:	b133      	cbz	r3, 1a000d90 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000d82:	f105 0010 	add.w	r0, r5, #16
1a000d86:	f000 ff4b 	bl	1a001c20 <xTaskRemoveFromEventList>
1a000d8a:	2800      	cmp	r0, #0
1a000d8c:	d0f3      	beq.n	1a000d76 <prvUnlockQueue+0x48>
1a000d8e:	e7f0      	b.n	1a000d72 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
1a000d90:	23ff      	movs	r3, #255	; 0xff
1a000d92:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
1a000d96:	f001 fc17 	bl	1a0025c8 <vPortExitCritical>
}
1a000d9a:	bd38      	pop	{r3, r4, r5, pc}

1a000d9c <xQueueGenericReset>:
{
1a000d9c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
1a000d9e:	b940      	cbnz	r0, 1a000db2 <xQueueGenericReset+0x16>
1a000da0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000da4:	f383 8811 	msr	BASEPRI, r3
1a000da8:	f3bf 8f6f 	isb	sy
1a000dac:	f3bf 8f4f 	dsb	sy
1a000db0:	e7fe      	b.n	1a000db0 <xQueueGenericReset+0x14>
1a000db2:	4604      	mov	r4, r0
1a000db4:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
1a000db6:	f001 fbe5 	bl	1a002584 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a000dba:	6821      	ldr	r1, [r4, #0]
1a000dbc:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a000dbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a000dc0:	fb03 1002 	mla	r0, r3, r2, r1
1a000dc4:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a000dc6:	2000      	movs	r0, #0
1a000dc8:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a000dca:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a000dcc:	3a01      	subs	r2, #1
1a000dce:	fb02 1303 	mla	r3, r2, r3, r1
1a000dd2:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a000dd4:	23ff      	movs	r3, #255	; 0xff
1a000dd6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a000dda:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
1a000dde:	b9a5      	cbnz	r5, 1a000e0a <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000de0:	6923      	ldr	r3, [r4, #16]
1a000de2:	b91b      	cbnz	r3, 1a000dec <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
1a000de4:	f001 fbf0 	bl	1a0025c8 <vPortExitCritical>
}
1a000de8:	2001      	movs	r0, #1
1a000dea:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000dec:	f104 0010 	add.w	r0, r4, #16
1a000df0:	f000 ff16 	bl	1a001c20 <xTaskRemoveFromEventList>
1a000df4:	2800      	cmp	r0, #0
1a000df6:	d0f5      	beq.n	1a000de4 <xQueueGenericReset+0x48>
					queueYIELD_IF_USING_PREEMPTION();
1a000df8:	4b08      	ldr	r3, [pc, #32]	; (1a000e1c <xQueueGenericReset+0x80>)
1a000dfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000dfe:	601a      	str	r2, [r3, #0]
1a000e00:	f3bf 8f4f 	dsb	sy
1a000e04:	f3bf 8f6f 	isb	sy
1a000e08:	e7ec      	b.n	1a000de4 <xQueueGenericReset+0x48>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a000e0a:	f104 0010 	add.w	r0, r4, #16
1a000e0e:	f000 faac 	bl	1a00136a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a000e12:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000e16:	f000 faa8 	bl	1a00136a <vListInitialise>
1a000e1a:	e7e3      	b.n	1a000de4 <xQueueGenericReset+0x48>
1a000e1c:	e000ed04 	.word	0xe000ed04

1a000e20 <prvInitialiseNewQueue>:
{
1a000e20:	b538      	push	{r3, r4, r5, lr}
1a000e22:	461d      	mov	r5, r3
1a000e24:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
1a000e26:	460b      	mov	r3, r1
1a000e28:	b149      	cbz	r1, 1a000e3e <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a000e2a:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
1a000e2c:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a000e2e:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a000e30:	2101      	movs	r1, #1
1a000e32:	4620      	mov	r0, r4
1a000e34:	f7ff ffb2 	bl	1a000d9c <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
1a000e38:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
1a000e3c:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a000e3e:	6024      	str	r4, [r4, #0]
1a000e40:	e7f4      	b.n	1a000e2c <prvInitialiseNewQueue+0xc>

1a000e42 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a000e42:	b940      	cbnz	r0, 1a000e56 <xQueueGenericCreateStatic+0x14>
1a000e44:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e48:	f383 8811 	msr	BASEPRI, r3
1a000e4c:	f3bf 8f6f 	isb	sy
1a000e50:	f3bf 8f4f 	dsb	sy
1a000e54:	e7fe      	b.n	1a000e54 <xQueueGenericCreateStatic+0x12>
	{
1a000e56:	b510      	push	{r4, lr}
1a000e58:	b084      	sub	sp, #16
1a000e5a:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
1a000e5c:	b153      	cbz	r3, 1a000e74 <xQueueGenericCreateStatic+0x32>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a000e5e:	b192      	cbz	r2, 1a000e86 <xQueueGenericCreateStatic+0x44>
1a000e60:	b989      	cbnz	r1, 1a000e86 <xQueueGenericCreateStatic+0x44>
1a000e62:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e66:	f383 8811 	msr	BASEPRI, r3
1a000e6a:	f3bf 8f6f 	isb	sy
1a000e6e:	f3bf 8f4f 	dsb	sy
1a000e72:	e7fe      	b.n	1a000e72 <xQueueGenericCreateStatic+0x30>
1a000e74:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e78:	f383 8811 	msr	BASEPRI, r3
1a000e7c:	f3bf 8f6f 	isb	sy
1a000e80:	f3bf 8f4f 	dsb	sy
1a000e84:	e7fe      	b.n	1a000e84 <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a000e86:	b94a      	cbnz	r2, 1a000e9c <xQueueGenericCreateStatic+0x5a>
1a000e88:	b141      	cbz	r1, 1a000e9c <xQueueGenericCreateStatic+0x5a>
1a000e8a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e8e:	f383 8811 	msr	BASEPRI, r3
1a000e92:	f3bf 8f6f 	isb	sy
1a000e96:	f3bf 8f4f 	dsb	sy
1a000e9a:	e7fe      	b.n	1a000e9a <xQueueGenericCreateStatic+0x58>
			volatile size_t xSize = sizeof( StaticQueue_t );
1a000e9c:	2050      	movs	r0, #80	; 0x50
1a000e9e:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
1a000ea0:	9803      	ldr	r0, [sp, #12]
1a000ea2:	2850      	cmp	r0, #80	; 0x50
1a000ea4:	d008      	beq.n	1a000eb8 <xQueueGenericCreateStatic+0x76>
1a000ea6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000eaa:	f383 8811 	msr	BASEPRI, r3
1a000eae:	f3bf 8f6f 	isb	sy
1a000eb2:	f3bf 8f4f 	dsb	sy
1a000eb6:	e7fe      	b.n	1a000eb6 <xQueueGenericCreateStatic+0x74>
1a000eb8:	4620      	mov	r0, r4
1a000eba:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a000ebc:	2301      	movs	r3, #1
1a000ebe:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a000ec2:	9400      	str	r4, [sp, #0]
1a000ec4:	f89d 3018 	ldrb.w	r3, [sp, #24]
1a000ec8:	f7ff ffaa 	bl	1a000e20 <prvInitialiseNewQueue>
	}
1a000ecc:	4620      	mov	r0, r4
1a000ece:	b004      	add	sp, #16
1a000ed0:	bd10      	pop	{r4, pc}

1a000ed2 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a000ed2:	b940      	cbnz	r0, 1a000ee6 <xQueueGenericCreate+0x14>
1a000ed4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ed8:	f383 8811 	msr	BASEPRI, r3
1a000edc:	f3bf 8f6f 	isb	sy
1a000ee0:	f3bf 8f4f 	dsb	sy
1a000ee4:	e7fe      	b.n	1a000ee4 <xQueueGenericCreate+0x12>
	{
1a000ee6:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000ee8:	b083      	sub	sp, #12
1a000eea:	4606      	mov	r6, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
1a000eec:	b111      	cbz	r1, 1a000ef4 <xQueueGenericCreate+0x22>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000eee:	fb01 f000 	mul.w	r0, r1, r0
1a000ef2:	e000      	b.n	1a000ef6 <xQueueGenericCreate+0x24>
			xQueueSizeInBytes = ( size_t ) 0;
1a000ef4:	2000      	movs	r0, #0
1a000ef6:	4617      	mov	r7, r2
1a000ef8:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
1a000efa:	3050      	adds	r0, #80	; 0x50
1a000efc:	f7ff fde2 	bl	1a000ac4 <pvPortMalloc>
		if( pxNewQueue != NULL )
1a000f00:	4605      	mov	r5, r0
1a000f02:	b150      	cbz	r0, 1a000f1a <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
1a000f04:	2300      	movs	r3, #0
1a000f06:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a000f0a:	9000      	str	r0, [sp, #0]
1a000f0c:	463b      	mov	r3, r7
1a000f0e:	f100 0250 	add.w	r2, r0, #80	; 0x50
1a000f12:	4621      	mov	r1, r4
1a000f14:	4630      	mov	r0, r6
1a000f16:	f7ff ff83 	bl	1a000e20 <prvInitialiseNewQueue>
	}
1a000f1a:	4628      	mov	r0, r5
1a000f1c:	b003      	add	sp, #12
1a000f1e:	bdf0      	pop	{r4, r5, r6, r7, pc}

1a000f20 <xQueueGenericSend>:
{
1a000f20:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000f22:	b085      	sub	sp, #20
1a000f24:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
1a000f26:	b160      	cbz	r0, 1a000f42 <xQueueGenericSend+0x22>
1a000f28:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000f2a:	b999      	cbnz	r1, 1a000f54 <xQueueGenericSend+0x34>
1a000f2c:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000f2e:	b18a      	cbz	r2, 1a000f54 <xQueueGenericSend+0x34>
1a000f30:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000f34:	f383 8811 	msr	BASEPRI, r3
1a000f38:	f3bf 8f6f 	isb	sy
1a000f3c:	f3bf 8f4f 	dsb	sy
1a000f40:	e7fe      	b.n	1a000f40 <xQueueGenericSend+0x20>
1a000f42:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000f46:	f383 8811 	msr	BASEPRI, r3
1a000f4a:	f3bf 8f6f 	isb	sy
1a000f4e:	f3bf 8f4f 	dsb	sy
1a000f52:	e7fe      	b.n	1a000f52 <xQueueGenericSend+0x32>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a000f54:	2b02      	cmp	r3, #2
1a000f56:	d10b      	bne.n	1a000f70 <xQueueGenericSend+0x50>
1a000f58:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a000f5a:	2a01      	cmp	r2, #1
1a000f5c:	d008      	beq.n	1a000f70 <xQueueGenericSend+0x50>
1a000f5e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000f62:	f383 8811 	msr	BASEPRI, r3
1a000f66:	f3bf 8f6f 	isb	sy
1a000f6a:	f3bf 8f4f 	dsb	sy
1a000f6e:	e7fe      	b.n	1a000f6e <xQueueGenericSend+0x4e>
1a000f70:	461e      	mov	r6, r3
1a000f72:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000f74:	f000 fef8 	bl	1a001d68 <xTaskGetSchedulerState>
1a000f78:	b950      	cbnz	r0, 1a000f90 <xQueueGenericSend+0x70>
1a000f7a:	9b01      	ldr	r3, [sp, #4]
1a000f7c:	b153      	cbz	r3, 1a000f94 <xQueueGenericSend+0x74>
1a000f7e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000f82:	f383 8811 	msr	BASEPRI, r3
1a000f86:	f3bf 8f6f 	isb	sy
1a000f8a:	f3bf 8f4f 	dsb	sy
1a000f8e:	e7fe      	b.n	1a000f8e <xQueueGenericSend+0x6e>
1a000f90:	2500      	movs	r5, #0
1a000f92:	e03a      	b.n	1a00100a <xQueueGenericSend+0xea>
1a000f94:	2500      	movs	r5, #0
1a000f96:	e038      	b.n	1a00100a <xQueueGenericSend+0xea>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000f98:	4632      	mov	r2, r6
1a000f9a:	4639      	mov	r1, r7
1a000f9c:	4620      	mov	r0, r4
1a000f9e:	f7ff fe79 	bl	1a000c94 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000fa2:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000fa4:	b94b      	cbnz	r3, 1a000fba <xQueueGenericSend+0x9a>
					else if( xYieldRequired != pdFALSE )
1a000fa6:	b1a8      	cbz	r0, 1a000fd4 <xQueueGenericSend+0xb4>
						queueYIELD_IF_USING_PREEMPTION();
1a000fa8:	4b3b      	ldr	r3, [pc, #236]	; (1a001098 <xQueueGenericSend+0x178>)
1a000faa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000fae:	601a      	str	r2, [r3, #0]
1a000fb0:	f3bf 8f4f 	dsb	sy
1a000fb4:	f3bf 8f6f 	isb	sy
1a000fb8:	e00c      	b.n	1a000fd4 <xQueueGenericSend+0xb4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000fba:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000fbe:	f000 fe2f 	bl	1a001c20 <xTaskRemoveFromEventList>
1a000fc2:	b138      	cbz	r0, 1a000fd4 <xQueueGenericSend+0xb4>
							queueYIELD_IF_USING_PREEMPTION();
1a000fc4:	4b34      	ldr	r3, [pc, #208]	; (1a001098 <xQueueGenericSend+0x178>)
1a000fc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000fca:	601a      	str	r2, [r3, #0]
1a000fcc:	f3bf 8f4f 	dsb	sy
1a000fd0:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a000fd4:	f001 faf8 	bl	1a0025c8 <vPortExitCritical>
				return pdPASS;
1a000fd8:	2001      	movs	r0, #1
}
1a000fda:	b005      	add	sp, #20
1a000fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
1a000fde:	f001 faf3 	bl	1a0025c8 <vPortExitCritical>
					return errQUEUE_FULL;
1a000fe2:	2000      	movs	r0, #0
1a000fe4:	e7f9      	b.n	1a000fda <xQueueGenericSend+0xba>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000fe6:	a802      	add	r0, sp, #8
1a000fe8:	f000 fe60 	bl	1a001cac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000fec:	2501      	movs	r5, #1
1a000fee:	e019      	b.n	1a001024 <xQueueGenericSend+0x104>
		prvLockQueue( pxQueue );
1a000ff0:	2300      	movs	r3, #0
1a000ff2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000ff6:	e021      	b.n	1a00103c <xQueueGenericSend+0x11c>
1a000ff8:	2300      	movs	r3, #0
1a000ffa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000ffe:	e023      	b.n	1a001048 <xQueueGenericSend+0x128>
				prvUnlockQueue( pxQueue );
1a001000:	4620      	mov	r0, r4
1a001002:	f7ff fe94 	bl	1a000d2e <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a001006:	f000 fcf9 	bl	1a0019fc <xTaskResumeAll>
		taskENTER_CRITICAL();
1a00100a:	f001 fabb 	bl	1a002584 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a00100e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a001010:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a001012:	429a      	cmp	r2, r3
1a001014:	d3c0      	bcc.n	1a000f98 <xQueueGenericSend+0x78>
1a001016:	2e02      	cmp	r6, #2
1a001018:	d0be      	beq.n	1a000f98 <xQueueGenericSend+0x78>
				if( xTicksToWait == ( TickType_t ) 0 )
1a00101a:	9b01      	ldr	r3, [sp, #4]
1a00101c:	2b00      	cmp	r3, #0
1a00101e:	d0de      	beq.n	1a000fde <xQueueGenericSend+0xbe>
				else if( xEntryTimeSet == pdFALSE )
1a001020:	2d00      	cmp	r5, #0
1a001022:	d0e0      	beq.n	1a000fe6 <xQueueGenericSend+0xc6>
		taskEXIT_CRITICAL();
1a001024:	f001 fad0 	bl	1a0025c8 <vPortExitCritical>
		vTaskSuspendAll();
1a001028:	f000 fc4e 	bl	1a0018c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a00102c:	f001 faaa 	bl	1a002584 <vPortEnterCritical>
1a001030:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001034:	b25b      	sxtb	r3, r3
1a001036:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00103a:	d0d9      	beq.n	1a000ff0 <xQueueGenericSend+0xd0>
1a00103c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001040:	b25b      	sxtb	r3, r3
1a001042:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001046:	d0d7      	beq.n	1a000ff8 <xQueueGenericSend+0xd8>
1a001048:	f001 fabe 	bl	1a0025c8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a00104c:	a901      	add	r1, sp, #4
1a00104e:	a802      	add	r0, sp, #8
1a001050:	f000 fe38 	bl	1a001cc4 <xTaskCheckForTimeOut>
1a001054:	b9c8      	cbnz	r0, 1a00108a <xQueueGenericSend+0x16a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a001056:	4620      	mov	r0, r4
1a001058:	f7ff fe00 	bl	1a000c5c <prvIsQueueFull>
1a00105c:	2800      	cmp	r0, #0
1a00105e:	d0cf      	beq.n	1a001000 <xQueueGenericSend+0xe0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a001060:	9901      	ldr	r1, [sp, #4]
1a001062:	f104 0010 	add.w	r0, r4, #16
1a001066:	f000 fda7 	bl	1a001bb8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a00106a:	4620      	mov	r0, r4
1a00106c:	f7ff fe5f 	bl	1a000d2e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a001070:	f000 fcc4 	bl	1a0019fc <xTaskResumeAll>
1a001074:	2800      	cmp	r0, #0
1a001076:	d1c8      	bne.n	1a00100a <xQueueGenericSend+0xea>
					portYIELD_WITHIN_API();
1a001078:	4b07      	ldr	r3, [pc, #28]	; (1a001098 <xQueueGenericSend+0x178>)
1a00107a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00107e:	601a      	str	r2, [r3, #0]
1a001080:	f3bf 8f4f 	dsb	sy
1a001084:	f3bf 8f6f 	isb	sy
1a001088:	e7bf      	b.n	1a00100a <xQueueGenericSend+0xea>
			prvUnlockQueue( pxQueue );
1a00108a:	4620      	mov	r0, r4
1a00108c:	f7ff fe4f 	bl	1a000d2e <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a001090:	f000 fcb4 	bl	1a0019fc <xTaskResumeAll>
			return errQUEUE_FULL;
1a001094:	2000      	movs	r0, #0
1a001096:	e7a0      	b.n	1a000fda <xQueueGenericSend+0xba>
1a001098:	e000ed04 	.word	0xe000ed04

1a00109c <prvInitialiseMutex>:
		if( pxNewQueue != NULL )
1a00109c:	b148      	cbz	r0, 1a0010b2 <prvInitialiseMutex+0x16>
	{
1a00109e:	b508      	push	{r3, lr}
			pxNewQueue->pxMutexHolder = NULL;
1a0010a0:	2100      	movs	r1, #0
1a0010a2:	6041      	str	r1, [r0, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
1a0010a4:	6001      	str	r1, [r0, #0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
1a0010a6:	60c1      	str	r1, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
1a0010a8:	460b      	mov	r3, r1
1a0010aa:	460a      	mov	r2, r1
1a0010ac:	f7ff ff38 	bl	1a000f20 <xQueueGenericSend>
	}
1a0010b0:	bd08      	pop	{r3, pc}
1a0010b2:	4770      	bx	lr

1a0010b4 <xQueueCreateMutex>:
	{
1a0010b4:	b510      	push	{r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
1a0010b6:	4602      	mov	r2, r0
1a0010b8:	2100      	movs	r1, #0
1a0010ba:	2001      	movs	r0, #1
1a0010bc:	f7ff ff09 	bl	1a000ed2 <xQueueGenericCreate>
1a0010c0:	4604      	mov	r4, r0
		prvInitialiseMutex( pxNewQueue );
1a0010c2:	f7ff ffeb 	bl	1a00109c <prvInitialiseMutex>
	}
1a0010c6:	4620      	mov	r0, r4
1a0010c8:	bd10      	pop	{r4, pc}

1a0010ca <xQueueGenericSendFromISR>:
{
1a0010ca:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a0010ce:	b160      	cbz	r0, 1a0010ea <xQueueGenericSendFromISR+0x20>
1a0010d0:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0010d2:	b999      	cbnz	r1, 1a0010fc <xQueueGenericSendFromISR+0x32>
1a0010d4:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a0010d6:	b188      	cbz	r0, 1a0010fc <xQueueGenericSendFromISR+0x32>
1a0010d8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0010dc:	f383 8811 	msr	BASEPRI, r3
1a0010e0:	f3bf 8f6f 	isb	sy
1a0010e4:	f3bf 8f4f 	dsb	sy
1a0010e8:	e7fe      	b.n	1a0010e8 <xQueueGenericSendFromISR+0x1e>
1a0010ea:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0010ee:	f383 8811 	msr	BASEPRI, r3
1a0010f2:	f3bf 8f6f 	isb	sy
1a0010f6:	f3bf 8f4f 	dsb	sy
1a0010fa:	e7fe      	b.n	1a0010fa <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a0010fc:	2b02      	cmp	r3, #2
1a0010fe:	d10b      	bne.n	1a001118 <xQueueGenericSendFromISR+0x4e>
1a001100:	6be0      	ldr	r0, [r4, #60]	; 0x3c
1a001102:	2801      	cmp	r0, #1
1a001104:	d008      	beq.n	1a001118 <xQueueGenericSendFromISR+0x4e>
1a001106:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00110a:	f383 8811 	msr	BASEPRI, r3
1a00110e:	f3bf 8f6f 	isb	sy
1a001112:	f3bf 8f4f 	dsb	sy
1a001116:	e7fe      	b.n	1a001116 <xQueueGenericSendFromISR+0x4c>
1a001118:	461f      	mov	r7, r3
1a00111a:	4690      	mov	r8, r2
1a00111c:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a00111e:	f001 fb5b 	bl	1a0027d8 <vPortValidateInterruptPriority>
	__asm volatile
1a001122:	f3ef 8611 	mrs	r6, BASEPRI
1a001126:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00112a:	f383 8811 	msr	BASEPRI, r3
1a00112e:	f3bf 8f6f 	isb	sy
1a001132:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a001136:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a001138:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a00113a:	429a      	cmp	r2, r3
1a00113c:	d303      	bcc.n	1a001146 <xQueueGenericSendFromISR+0x7c>
1a00113e:	2f02      	cmp	r7, #2
1a001140:	d001      	beq.n	1a001146 <xQueueGenericSendFromISR+0x7c>
			xReturn = errQUEUE_FULL;
1a001142:	2000      	movs	r0, #0
1a001144:	e00f      	b.n	1a001166 <xQueueGenericSendFromISR+0x9c>
			const int8_t cTxLock = pxQueue->cTxLock;
1a001146:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a00114a:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a00114c:	463a      	mov	r2, r7
1a00114e:	4649      	mov	r1, r9
1a001150:	4620      	mov	r0, r4
1a001152:	f7ff fd9f 	bl	1a000c94 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
1a001156:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a00115a:	d008      	beq.n	1a00116e <xQueueGenericSendFromISR+0xa4>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a00115c:	1c6b      	adds	r3, r5, #1
1a00115e:	b25b      	sxtb	r3, r3
1a001160:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a001164:	2001      	movs	r0, #1
	__asm volatile
1a001166:	f386 8811 	msr	BASEPRI, r6
}
1a00116a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a00116e:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001170:	b15b      	cbz	r3, 1a00118a <xQueueGenericSendFromISR+0xc0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a001172:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001176:	f000 fd53 	bl	1a001c20 <xTaskRemoveFromEventList>
1a00117a:	b140      	cbz	r0, 1a00118e <xQueueGenericSendFromISR+0xc4>
							if( pxHigherPriorityTaskWoken != NULL )
1a00117c:	f1b8 0f00 	cmp.w	r8, #0
1a001180:	d007      	beq.n	1a001192 <xQueueGenericSendFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a001182:	2001      	movs	r0, #1
1a001184:	f8c8 0000 	str.w	r0, [r8]
1a001188:	e7ed      	b.n	1a001166 <xQueueGenericSendFromISR+0x9c>
			xReturn = pdPASS;
1a00118a:	2001      	movs	r0, #1
1a00118c:	e7eb      	b.n	1a001166 <xQueueGenericSendFromISR+0x9c>
1a00118e:	2001      	movs	r0, #1
1a001190:	e7e9      	b.n	1a001166 <xQueueGenericSendFromISR+0x9c>
1a001192:	2001      	movs	r0, #1
1a001194:	e7e7      	b.n	1a001166 <xQueueGenericSendFromISR+0x9c>
1a001196:	Address 0x000000001a001196 is out of bounds.


1a001198 <xQueueReceive>:
{
1a001198:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00119a:	b085      	sub	sp, #20
1a00119c:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
1a00119e:	b160      	cbz	r0, 1a0011ba <xQueueReceive+0x22>
1a0011a0:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0011a2:	b999      	cbnz	r1, 1a0011cc <xQueueReceive+0x34>
1a0011a4:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a0011a6:	b18b      	cbz	r3, 1a0011cc <xQueueReceive+0x34>
	__asm volatile
1a0011a8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0011ac:	f383 8811 	msr	BASEPRI, r3
1a0011b0:	f3bf 8f6f 	isb	sy
1a0011b4:	f3bf 8f4f 	dsb	sy
1a0011b8:	e7fe      	b.n	1a0011b8 <xQueueReceive+0x20>
1a0011ba:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0011be:	f383 8811 	msr	BASEPRI, r3
1a0011c2:	f3bf 8f6f 	isb	sy
1a0011c6:	f3bf 8f4f 	dsb	sy
1a0011ca:	e7fe      	b.n	1a0011ca <xQueueReceive+0x32>
1a0011cc:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a0011ce:	f000 fdcb 	bl	1a001d68 <xTaskGetSchedulerState>
1a0011d2:	b950      	cbnz	r0, 1a0011ea <xQueueReceive+0x52>
1a0011d4:	9b01      	ldr	r3, [sp, #4]
1a0011d6:	b153      	cbz	r3, 1a0011ee <xQueueReceive+0x56>
1a0011d8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0011dc:	f383 8811 	msr	BASEPRI, r3
1a0011e0:	f3bf 8f6f 	isb	sy
1a0011e4:	f3bf 8f4f 	dsb	sy
1a0011e8:	e7fe      	b.n	1a0011e8 <xQueueReceive+0x50>
1a0011ea:	2600      	movs	r6, #0
1a0011ec:	e03e      	b.n	1a00126c <xQueueReceive+0xd4>
1a0011ee:	2600      	movs	r6, #0
1a0011f0:	e03c      	b.n	1a00126c <xQueueReceive+0xd4>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a0011f2:	4639      	mov	r1, r7
1a0011f4:	4620      	mov	r0, r4
1a0011f6:	f7ff fd88 	bl	1a000d0a <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a0011fa:	3d01      	subs	r5, #1
1a0011fc:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a0011fe:	6923      	ldr	r3, [r4, #16]
1a001200:	b923      	cbnz	r3, 1a00120c <xQueueReceive+0x74>
				taskEXIT_CRITICAL();
1a001202:	f001 f9e1 	bl	1a0025c8 <vPortExitCritical>
				return pdPASS;
1a001206:	2001      	movs	r0, #1
}
1a001208:	b005      	add	sp, #20
1a00120a:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a00120c:	f104 0010 	add.w	r0, r4, #16
1a001210:	f000 fd06 	bl	1a001c20 <xTaskRemoveFromEventList>
1a001214:	2800      	cmp	r0, #0
1a001216:	d0f4      	beq.n	1a001202 <xQueueReceive+0x6a>
						queueYIELD_IF_USING_PREEMPTION();
1a001218:	4b34      	ldr	r3, [pc, #208]	; (1a0012ec <xQueueReceive+0x154>)
1a00121a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00121e:	601a      	str	r2, [r3, #0]
1a001220:	f3bf 8f4f 	dsb	sy
1a001224:	f3bf 8f6f 	isb	sy
1a001228:	e7eb      	b.n	1a001202 <xQueueReceive+0x6a>
					taskEXIT_CRITICAL();
1a00122a:	f001 f9cd 	bl	1a0025c8 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a00122e:	2000      	movs	r0, #0
1a001230:	e7ea      	b.n	1a001208 <xQueueReceive+0x70>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a001232:	a802      	add	r0, sp, #8
1a001234:	f000 fd3a 	bl	1a001cac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a001238:	2601      	movs	r6, #1
1a00123a:	e021      	b.n	1a001280 <xQueueReceive+0xe8>
		prvLockQueue( pxQueue );
1a00123c:	2300      	movs	r3, #0
1a00123e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a001242:	e029      	b.n	1a001298 <xQueueReceive+0x100>
1a001244:	2300      	movs	r3, #0
1a001246:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00124a:	e02b      	b.n	1a0012a4 <xQueueReceive+0x10c>
				prvUnlockQueue( pxQueue );
1a00124c:	4620      	mov	r0, r4
1a00124e:	f7ff fd6e 	bl	1a000d2e <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a001252:	f000 fbd3 	bl	1a0019fc <xTaskResumeAll>
1a001256:	e009      	b.n	1a00126c <xQueueReceive+0xd4>
			prvUnlockQueue( pxQueue );
1a001258:	4620      	mov	r0, r4
1a00125a:	f7ff fd68 	bl	1a000d2e <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a00125e:	f000 fbcd 	bl	1a0019fc <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a001262:	4620      	mov	r0, r4
1a001264:	f7ff fd09 	bl	1a000c7a <prvIsQueueEmpty>
1a001268:	2800      	cmp	r0, #0
1a00126a:	d13d      	bne.n	1a0012e8 <xQueueReceive+0x150>
		taskENTER_CRITICAL();
1a00126c:	f001 f98a 	bl	1a002584 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a001270:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a001272:	2d00      	cmp	r5, #0
1a001274:	d1bd      	bne.n	1a0011f2 <xQueueReceive+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a001276:	9b01      	ldr	r3, [sp, #4]
1a001278:	2b00      	cmp	r3, #0
1a00127a:	d0d6      	beq.n	1a00122a <xQueueReceive+0x92>
				else if( xEntryTimeSet == pdFALSE )
1a00127c:	2e00      	cmp	r6, #0
1a00127e:	d0d8      	beq.n	1a001232 <xQueueReceive+0x9a>
		taskEXIT_CRITICAL();
1a001280:	f001 f9a2 	bl	1a0025c8 <vPortExitCritical>
		vTaskSuspendAll();
1a001284:	f000 fb20 	bl	1a0018c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a001288:	f001 f97c 	bl	1a002584 <vPortEnterCritical>
1a00128c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001290:	b25b      	sxtb	r3, r3
1a001292:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001296:	d0d1      	beq.n	1a00123c <xQueueReceive+0xa4>
1a001298:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a00129c:	b25b      	sxtb	r3, r3
1a00129e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0012a2:	d0cf      	beq.n	1a001244 <xQueueReceive+0xac>
1a0012a4:	f001 f990 	bl	1a0025c8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a0012a8:	a901      	add	r1, sp, #4
1a0012aa:	a802      	add	r0, sp, #8
1a0012ac:	f000 fd0a 	bl	1a001cc4 <xTaskCheckForTimeOut>
1a0012b0:	2800      	cmp	r0, #0
1a0012b2:	d1d1      	bne.n	1a001258 <xQueueReceive+0xc0>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a0012b4:	4620      	mov	r0, r4
1a0012b6:	f7ff fce0 	bl	1a000c7a <prvIsQueueEmpty>
1a0012ba:	2800      	cmp	r0, #0
1a0012bc:	d0c6      	beq.n	1a00124c <xQueueReceive+0xb4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a0012be:	9901      	ldr	r1, [sp, #4]
1a0012c0:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0012c4:	f000 fc78 	bl	1a001bb8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a0012c8:	4620      	mov	r0, r4
1a0012ca:	f7ff fd30 	bl	1a000d2e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a0012ce:	f000 fb95 	bl	1a0019fc <xTaskResumeAll>
1a0012d2:	2800      	cmp	r0, #0
1a0012d4:	d1ca      	bne.n	1a00126c <xQueueReceive+0xd4>
					portYIELD_WITHIN_API();
1a0012d6:	4b05      	ldr	r3, [pc, #20]	; (1a0012ec <xQueueReceive+0x154>)
1a0012d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0012dc:	601a      	str	r2, [r3, #0]
1a0012de:	f3bf 8f4f 	dsb	sy
1a0012e2:	f3bf 8f6f 	isb	sy
1a0012e6:	e7c1      	b.n	1a00126c <xQueueReceive+0xd4>
				return errQUEUE_EMPTY;
1a0012e8:	2000      	movs	r0, #0
1a0012ea:	e78d      	b.n	1a001208 <xQueueReceive+0x70>
1a0012ec:	e000ed04 	.word	0xe000ed04

1a0012f0 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a0012f0:	2300      	movs	r3, #0
1a0012f2:	2b07      	cmp	r3, #7
1a0012f4:	d80c      	bhi.n	1a001310 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a0012f6:	4a07      	ldr	r2, [pc, #28]	; (1a001314 <vQueueAddToRegistry+0x24>)
1a0012f8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a0012fc:	b10a      	cbz	r2, 1a001302 <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a0012fe:	3301      	adds	r3, #1
1a001300:	e7f7      	b.n	1a0012f2 <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a001302:	4a04      	ldr	r2, [pc, #16]	; (1a001314 <vQueueAddToRegistry+0x24>)
1a001304:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a001308:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a00130c:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a00130e:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a001310:	4770      	bx	lr
1a001312:	bf00      	nop
1a001314:	10002cac 	.word	0x10002cac

1a001318 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a001318:	b570      	push	{r4, r5, r6, lr}
1a00131a:	4604      	mov	r4, r0
1a00131c:	460d      	mov	r5, r1
1a00131e:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a001320:	f001 f930 	bl	1a002584 <vPortEnterCritical>
1a001324:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001328:	b25b      	sxtb	r3, r3
1a00132a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00132e:	d00d      	beq.n	1a00134c <vQueueWaitForMessageRestricted+0x34>
1a001330:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001334:	b25b      	sxtb	r3, r3
1a001336:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00133a:	d00b      	beq.n	1a001354 <vQueueWaitForMessageRestricted+0x3c>
1a00133c:	f001 f944 	bl	1a0025c8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a001340:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a001342:	b15b      	cbz	r3, 1a00135c <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a001344:	4620      	mov	r0, r4
1a001346:	f7ff fcf2 	bl	1a000d2e <prvUnlockQueue>
	}
1a00134a:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
1a00134c:	2300      	movs	r3, #0
1a00134e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a001352:	e7ed      	b.n	1a001330 <vQueueWaitForMessageRestricted+0x18>
1a001354:	2300      	movs	r3, #0
1a001356:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00135a:	e7ef      	b.n	1a00133c <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a00135c:	4632      	mov	r2, r6
1a00135e:	4629      	mov	r1, r5
1a001360:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001364:	f000 fc40 	bl	1a001be8 <vTaskPlaceOnEventListRestricted>
1a001368:	e7ec      	b.n	1a001344 <vQueueWaitForMessageRestricted+0x2c>

1a00136a <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a00136a:	f100 0308 	add.w	r3, r0, #8
1a00136e:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a001370:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a001374:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001376:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001378:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a00137a:	2300      	movs	r3, #0
1a00137c:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
1a00137e:	4770      	bx	lr

1a001380 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a001380:	2300      	movs	r3, #0
1a001382:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
1a001384:	4770      	bx	lr

1a001386 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a001386:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a001388:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a00138a:	689a      	ldr	r2, [r3, #8]
1a00138c:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a00138e:	689a      	ldr	r2, [r3, #8]
1a001390:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a001392:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a001394:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a001396:	6803      	ldr	r3, [r0, #0]
1a001398:	3301      	adds	r3, #1
1a00139a:	6003      	str	r3, [r0, #0]
}
1a00139c:	4770      	bx	lr

1a00139e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a00139e:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a0013a0:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a0013a2:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a0013a6:	d002      	beq.n	1a0013ae <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0013a8:	f100 0208 	add.w	r2, r0, #8
1a0013ac:	e002      	b.n	1a0013b4 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
1a0013ae:	6902      	ldr	r2, [r0, #16]
1a0013b0:	e004      	b.n	1a0013bc <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0013b2:	461a      	mov	r2, r3
1a0013b4:	6853      	ldr	r3, [r2, #4]
1a0013b6:	681c      	ldr	r4, [r3, #0]
1a0013b8:	42ac      	cmp	r4, r5
1a0013ba:	d9fa      	bls.n	1a0013b2 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a0013bc:	6853      	ldr	r3, [r2, #4]
1a0013be:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a0013c0:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a0013c2:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a0013c4:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a0013c6:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a0013c8:	6803      	ldr	r3, [r0, #0]
1a0013ca:	3301      	adds	r3, #1
1a0013cc:	6003      	str	r3, [r0, #0]
}
1a0013ce:	bc30      	pop	{r4, r5}
1a0013d0:	4770      	bx	lr

1a0013d2 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a0013d2:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a0013d4:	6842      	ldr	r2, [r0, #4]
1a0013d6:	6881      	ldr	r1, [r0, #8]
1a0013d8:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a0013da:	6882      	ldr	r2, [r0, #8]
1a0013dc:	6841      	ldr	r1, [r0, #4]
1a0013de:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a0013e0:	685a      	ldr	r2, [r3, #4]
1a0013e2:	4282      	cmp	r2, r0
1a0013e4:	d006      	beq.n	1a0013f4 <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a0013e6:	2200      	movs	r2, #0
1a0013e8:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a0013ea:	681a      	ldr	r2, [r3, #0]
1a0013ec:	3a01      	subs	r2, #1
1a0013ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a0013f0:	6818      	ldr	r0, [r3, #0]
}
1a0013f2:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a0013f4:	6882      	ldr	r2, [r0, #8]
1a0013f6:	605a      	str	r2, [r3, #4]
1a0013f8:	e7f5      	b.n	1a0013e6 <uxListRemove+0x14>
1a0013fa:	Address 0x000000001a0013fa is out of bounds.


1a0013fc <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a0013fc:	4b03      	ldr	r3, [pc, #12]	; (1a00140c <vApplicationGetIdleTaskMemory+0x10>)
1a0013fe:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a001400:	4b03      	ldr	r3, [pc, #12]	; (1a001410 <vApplicationGetIdleTaskMemory+0x14>)
1a001402:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a001404:	235a      	movs	r3, #90	; 0x5a
1a001406:	6013      	str	r3, [r2, #0]
}
1a001408:	4770      	bx	lr
1a00140a:	bf00      	nop
1a00140c:	10002868 	.word	0x10002868
1a001410:	10002160 	.word	0x10002160

1a001414 <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a001414:	4b03      	ldr	r3, [pc, #12]	; (1a001424 <vApplicationGetTimerTaskMemory+0x10>)
1a001416:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a001418:	4b03      	ldr	r3, [pc, #12]	; (1a001428 <vApplicationGetTimerTaskMemory+0x14>)
1a00141a:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a00141c:	f44f 73b4 	mov.w	r3, #360	; 0x168
1a001420:	6013      	str	r3, [r2, #0]
1a001422:	4770      	bx	lr
1a001424:	100028c8 	.word	0x100028c8
1a001428:	100022c8 	.word	0x100022c8

1a00142c <vApplicationStackOverflowHook>:
#include <FreeRTOS.h>
#include <task.h>

void vApplicationStackOverflowHook(TaskHandle_t xTask,
                                   signed char *pcTaskName)
{
1a00142c:	e7fe      	b.n	1a00142c <vApplicationStackOverflowHook>

1a00142e <vApplicationMallocFailedHook>:
    while(1)
        ;
}

void vApplicationMallocFailedHook( void )
{
1a00142e:	e7fe      	b.n	1a00142e <vApplicationMallocFailedHook>

1a001430 <prvTaskCheckFreeStackSpace>:

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;
1a001430:	2300      	movs	r3, #0

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
1a001432:	e001      	b.n	1a001438 <prvTaskCheckFreeStackSpace+0x8>
		{
			pucStackByte -= portSTACK_GROWTH;
1a001434:	3001      	adds	r0, #1
			ulCount++;
1a001436:	3301      	adds	r3, #1
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
1a001438:	7802      	ldrb	r2, [r0, #0]
1a00143a:	2aa5      	cmp	r2, #165	; 0xa5
1a00143c:	d0fa      	beq.n	1a001434 <prvTaskCheckFreeStackSpace+0x4>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */

		return ( uint16_t ) ulCount;
	}
1a00143e:	f3c3 008f 	ubfx	r0, r3, #2, #16
1a001442:	4770      	bx	lr

1a001444 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a001444:	4b08      	ldr	r3, [pc, #32]	; (1a001468 <prvResetNextTaskUnblockTime+0x24>)
1a001446:	681b      	ldr	r3, [r3, #0]
1a001448:	681b      	ldr	r3, [r3, #0]
1a00144a:	b13b      	cbz	r3, 1a00145c <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a00144c:	4b06      	ldr	r3, [pc, #24]	; (1a001468 <prvResetNextTaskUnblockTime+0x24>)
1a00144e:	681b      	ldr	r3, [r3, #0]
1a001450:	68db      	ldr	r3, [r3, #12]
1a001452:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a001454:	685a      	ldr	r2, [r3, #4]
1a001456:	4b05      	ldr	r3, [pc, #20]	; (1a00146c <prvResetNextTaskUnblockTime+0x28>)
1a001458:	601a      	str	r2, [r3, #0]
	}
}
1a00145a:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
1a00145c:	4b03      	ldr	r3, [pc, #12]	; (1a00146c <prvResetNextTaskUnblockTime+0x28>)
1a00145e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a001462:	601a      	str	r2, [r3, #0]
1a001464:	4770      	bx	lr
1a001466:	bf00      	nop
1a001468:	1000292c 	.word	0x1000292c
1a00146c:	10002a00 	.word	0x10002a00

1a001470 <prvInitialiseNewTask>:
{
1a001470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001474:	4681      	mov	r9, r0
1a001476:	460d      	mov	r5, r1
1a001478:	4617      	mov	r7, r2
1a00147a:	469a      	mov	sl, r3
1a00147c:	9e08      	ldr	r6, [sp, #32]
1a00147e:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a001482:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a001484:	0092      	lsls	r2, r2, #2
1a001486:	21a5      	movs	r1, #165	; 0xa5
1a001488:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a00148a:	f002 fe60 	bl	1a00414e <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a00148e:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a001490:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a001494:	3a01      	subs	r2, #1
1a001496:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a00149a:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a00149e:	6467      	str	r7, [r4, #68]	; 0x44
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a0014a0:	2300      	movs	r3, #0
1a0014a2:	2b0f      	cmp	r3, #15
1a0014a4:	d807      	bhi.n	1a0014b6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a0014a6:	5ce9      	ldrb	r1, [r5, r3]
1a0014a8:	18e2      	adds	r2, r4, r3
1a0014aa:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
1a0014ae:	5cea      	ldrb	r2, [r5, r3]
1a0014b0:	b10a      	cbz	r2, 1a0014b6 <prvInitialiseNewTask+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a0014b2:	3301      	adds	r3, #1
1a0014b4:	e7f5      	b.n	1a0014a2 <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a0014b6:	2300      	movs	r3, #0
1a0014b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a0014bc:	2e06      	cmp	r6, #6
1a0014be:	d900      	bls.n	1a0014c2 <prvInitialiseNewTask+0x52>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a0014c0:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
1a0014c2:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
1a0014c4:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a0014c6:	2500      	movs	r5, #0
1a0014c8:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a0014ca:	1d20      	adds	r0, r4, #4
1a0014cc:	f7ff ff58 	bl	1a001380 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a0014d0:	f104 0018 	add.w	r0, r4, #24
1a0014d4:	f7ff ff54 	bl	1a001380 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a0014d8:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0014da:	f1c6 0607 	rsb	r6, r6, #7
1a0014de:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a0014e0:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
1a0014e2:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a0014e4:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a0014e8:	4652      	mov	r2, sl
1a0014ea:	4649      	mov	r1, r9
1a0014ec:	4638      	mov	r0, r7
1a0014ee:	f001 f81d 	bl	1a00252c <pxPortInitialiseStack>
1a0014f2:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
1a0014f4:	f1b8 0f00 	cmp.w	r8, #0
1a0014f8:	d001      	beq.n	1a0014fe <prvInitialiseNewTask+0x8e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a0014fa:	f8c8 4000 	str.w	r4, [r8]
}
1a0014fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001502:	Address 0x000000001a001502 is out of bounds.


1a001504 <prvInitialiseTaskLists>:
{
1a001504:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a001506:	2400      	movs	r4, #0
1a001508:	e007      	b.n	1a00151a <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a00150a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a00150e:	0093      	lsls	r3, r2, #2
1a001510:	480e      	ldr	r0, [pc, #56]	; (1a00154c <prvInitialiseTaskLists+0x48>)
1a001512:	4418      	add	r0, r3
1a001514:	f7ff ff29 	bl	1a00136a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a001518:	3401      	adds	r4, #1
1a00151a:	2c06      	cmp	r4, #6
1a00151c:	d9f5      	bls.n	1a00150a <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
1a00151e:	4d0c      	ldr	r5, [pc, #48]	; (1a001550 <prvInitialiseTaskLists+0x4c>)
1a001520:	4628      	mov	r0, r5
1a001522:	f7ff ff22 	bl	1a00136a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a001526:	4c0b      	ldr	r4, [pc, #44]	; (1a001554 <prvInitialiseTaskLists+0x50>)
1a001528:	4620      	mov	r0, r4
1a00152a:	f7ff ff1e 	bl	1a00136a <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a00152e:	480a      	ldr	r0, [pc, #40]	; (1a001558 <prvInitialiseTaskLists+0x54>)
1a001530:	f7ff ff1b 	bl	1a00136a <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
1a001534:	4809      	ldr	r0, [pc, #36]	; (1a00155c <prvInitialiseTaskLists+0x58>)
1a001536:	f7ff ff18 	bl	1a00136a <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
1a00153a:	4809      	ldr	r0, [pc, #36]	; (1a001560 <prvInitialiseTaskLists+0x5c>)
1a00153c:	f7ff ff15 	bl	1a00136a <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
1a001540:	4b08      	ldr	r3, [pc, #32]	; (1a001564 <prvInitialiseTaskLists+0x60>)
1a001542:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a001544:	4b08      	ldr	r3, [pc, #32]	; (1a001568 <prvInitialiseTaskLists+0x64>)
1a001546:	601c      	str	r4, [r3, #0]
}
1a001548:	bd38      	pop	{r3, r4, r5, pc}
1a00154a:	bf00      	nop
1a00154c:	10002934 	.word	0x10002934
1a001550:	100029d8 	.word	0x100029d8
1a001554:	100029ec 	.word	0x100029ec
1a001558:	10002a08 	.word	0x10002a08
1a00155c:	10002a34 	.word	0x10002a34
1a001560:	10002a20 	.word	0x10002a20
1a001564:	1000292c 	.word	0x1000292c
1a001568:	10002930 	.word	0x10002930

1a00156c <prvAddNewTaskToReadyList>:
{
1a00156c:	b510      	push	{r4, lr}
1a00156e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a001570:	f001 f808 	bl	1a002584 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
1a001574:	4a21      	ldr	r2, [pc, #132]	; (1a0015fc <prvAddNewTaskToReadyList+0x90>)
1a001576:	6813      	ldr	r3, [r2, #0]
1a001578:	3301      	adds	r3, #1
1a00157a:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a00157c:	4b20      	ldr	r3, [pc, #128]	; (1a001600 <prvAddNewTaskToReadyList+0x94>)
1a00157e:	681b      	ldr	r3, [r3, #0]
1a001580:	b15b      	cbz	r3, 1a00159a <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
1a001582:	4b20      	ldr	r3, [pc, #128]	; (1a001604 <prvAddNewTaskToReadyList+0x98>)
1a001584:	681b      	ldr	r3, [r3, #0]
1a001586:	b96b      	cbnz	r3, 1a0015a4 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a001588:	4b1d      	ldr	r3, [pc, #116]	; (1a001600 <prvAddNewTaskToReadyList+0x94>)
1a00158a:	681b      	ldr	r3, [r3, #0]
1a00158c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a00158e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001590:	429a      	cmp	r2, r3
1a001592:	d807      	bhi.n	1a0015a4 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
1a001594:	4b1a      	ldr	r3, [pc, #104]	; (1a001600 <prvAddNewTaskToReadyList+0x94>)
1a001596:	601c      	str	r4, [r3, #0]
1a001598:	e004      	b.n	1a0015a4 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
1a00159a:	4b19      	ldr	r3, [pc, #100]	; (1a001600 <prvAddNewTaskToReadyList+0x94>)
1a00159c:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a00159e:	6813      	ldr	r3, [r2, #0]
1a0015a0:	2b01      	cmp	r3, #1
1a0015a2:	d027      	beq.n	1a0015f4 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
1a0015a4:	4a18      	ldr	r2, [pc, #96]	; (1a001608 <prvAddNewTaskToReadyList+0x9c>)
1a0015a6:	6813      	ldr	r3, [r2, #0]
1a0015a8:	3301      	adds	r3, #1
1a0015aa:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a0015ac:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
1a0015ae:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0015b0:	2201      	movs	r2, #1
1a0015b2:	409a      	lsls	r2, r3
1a0015b4:	4915      	ldr	r1, [pc, #84]	; (1a00160c <prvAddNewTaskToReadyList+0xa0>)
1a0015b6:	6808      	ldr	r0, [r1, #0]
1a0015b8:	4302      	orrs	r2, r0
1a0015ba:	600a      	str	r2, [r1, #0]
1a0015bc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0015c0:	009a      	lsls	r2, r3, #2
1a0015c2:	1d21      	adds	r1, r4, #4
1a0015c4:	4812      	ldr	r0, [pc, #72]	; (1a001610 <prvAddNewTaskToReadyList+0xa4>)
1a0015c6:	4410      	add	r0, r2
1a0015c8:	f7ff fedd 	bl	1a001386 <vListInsertEnd>
	taskEXIT_CRITICAL();
1a0015cc:	f000 fffc 	bl	1a0025c8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
1a0015d0:	4b0c      	ldr	r3, [pc, #48]	; (1a001604 <prvAddNewTaskToReadyList+0x98>)
1a0015d2:	681b      	ldr	r3, [r3, #0]
1a0015d4:	b16b      	cbz	r3, 1a0015f2 <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a0015d6:	4b0a      	ldr	r3, [pc, #40]	; (1a001600 <prvAddNewTaskToReadyList+0x94>)
1a0015d8:	681b      	ldr	r3, [r3, #0]
1a0015da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0015dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0015de:	429a      	cmp	r2, r3
1a0015e0:	d207      	bcs.n	1a0015f2 <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
1a0015e2:	4b0c      	ldr	r3, [pc, #48]	; (1a001614 <prvAddNewTaskToReadyList+0xa8>)
1a0015e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0015e8:	601a      	str	r2, [r3, #0]
1a0015ea:	f3bf 8f4f 	dsb	sy
1a0015ee:	f3bf 8f6f 	isb	sy
}
1a0015f2:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
1a0015f4:	f7ff ff86 	bl	1a001504 <prvInitialiseTaskLists>
1a0015f8:	e7d4      	b.n	1a0015a4 <prvAddNewTaskToReadyList+0x38>
1a0015fa:	bf00      	nop
1a0015fc:	100029c0 	.word	0x100029c0
1a001600:	10002928 	.word	0x10002928
1a001604:	10002a1c 	.word	0x10002a1c
1a001608:	100029d0 	.word	0x100029d0
1a00160c:	100029d4 	.word	0x100029d4
1a001610:	10002934 	.word	0x10002934
1a001614:	e000ed04 	.word	0xe000ed04

1a001618 <prvDeleteTCB>:
	{
1a001618:	b510      	push	{r4, lr}
1a00161a:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a00161c:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
1a001620:	b933      	cbnz	r3, 1a001630 <prvDeleteTCB+0x18>
				vPortFree( pxTCB->pxStack );
1a001622:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a001624:	f7ff fadc 	bl	1a000be0 <vPortFree>
				vPortFree( pxTCB );
1a001628:	4620      	mov	r0, r4
1a00162a:	f7ff fad9 	bl	1a000be0 <vPortFree>
	}
1a00162e:	bd10      	pop	{r4, pc}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a001630:	2b01      	cmp	r3, #1
1a001632:	d00a      	beq.n	1a00164a <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a001634:	2b02      	cmp	r3, #2
1a001636:	d0fa      	beq.n	1a00162e <prvDeleteTCB+0x16>
1a001638:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00163c:	f383 8811 	msr	BASEPRI, r3
1a001640:	f3bf 8f6f 	isb	sy
1a001644:	f3bf 8f4f 	dsb	sy
1a001648:	e7fe      	b.n	1a001648 <prvDeleteTCB+0x30>
				vPortFree( pxTCB );
1a00164a:	f7ff fac9 	bl	1a000be0 <vPortFree>
1a00164e:	e7ee      	b.n	1a00162e <prvDeleteTCB+0x16>

1a001650 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a001650:	4b0f      	ldr	r3, [pc, #60]	; (1a001690 <prvCheckTasksWaitingTermination+0x40>)
1a001652:	681b      	ldr	r3, [r3, #0]
1a001654:	b1d3      	cbz	r3, 1a00168c <prvCheckTasksWaitingTermination+0x3c>
{
1a001656:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
1a001658:	f000 ff94 	bl	1a002584 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a00165c:	4b0d      	ldr	r3, [pc, #52]	; (1a001694 <prvCheckTasksWaitingTermination+0x44>)
1a00165e:	68db      	ldr	r3, [r3, #12]
1a001660:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001662:	1d20      	adds	r0, r4, #4
1a001664:	f7ff feb5 	bl	1a0013d2 <uxListRemove>
				--uxCurrentNumberOfTasks;
1a001668:	4a0b      	ldr	r2, [pc, #44]	; (1a001698 <prvCheckTasksWaitingTermination+0x48>)
1a00166a:	6813      	ldr	r3, [r2, #0]
1a00166c:	3b01      	subs	r3, #1
1a00166e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a001670:	4a07      	ldr	r2, [pc, #28]	; (1a001690 <prvCheckTasksWaitingTermination+0x40>)
1a001672:	6813      	ldr	r3, [r2, #0]
1a001674:	3b01      	subs	r3, #1
1a001676:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
1a001678:	f000 ffa6 	bl	1a0025c8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
1a00167c:	4620      	mov	r0, r4
1a00167e:	f7ff ffcb 	bl	1a001618 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a001682:	4b03      	ldr	r3, [pc, #12]	; (1a001690 <prvCheckTasksWaitingTermination+0x40>)
1a001684:	681b      	ldr	r3, [r3, #0]
1a001686:	2b00      	cmp	r3, #0
1a001688:	d1e6      	bne.n	1a001658 <prvCheckTasksWaitingTermination+0x8>
}
1a00168a:	bd10      	pop	{r4, pc}
1a00168c:	4770      	bx	lr
1a00168e:	bf00      	nop
1a001690:	100029c4 	.word	0x100029c4
1a001694:	10002a34 	.word	0x10002a34
1a001698:	100029c0 	.word	0x100029c0

1a00169c <prvIdleTask>:
{
1a00169c:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
1a00169e:	f7ff ffd7 	bl	1a001650 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a0016a2:	4b06      	ldr	r3, [pc, #24]	; (1a0016bc <prvIdleTask+0x20>)
1a0016a4:	681b      	ldr	r3, [r3, #0]
1a0016a6:	2b01      	cmp	r3, #1
1a0016a8:	d9f9      	bls.n	1a00169e <prvIdleTask+0x2>
				taskYIELD();
1a0016aa:	4b05      	ldr	r3, [pc, #20]	; (1a0016c0 <prvIdleTask+0x24>)
1a0016ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0016b0:	601a      	str	r2, [r3, #0]
1a0016b2:	f3bf 8f4f 	dsb	sy
1a0016b6:	f3bf 8f6f 	isb	sy
1a0016ba:	e7f0      	b.n	1a00169e <prvIdleTask+0x2>
1a0016bc:	10002934 	.word	0x10002934
1a0016c0:	e000ed04 	.word	0xe000ed04

1a0016c4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a0016c4:	b570      	push	{r4, r5, r6, lr}
1a0016c6:	4604      	mov	r4, r0
1a0016c8:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a0016ca:	4b1d      	ldr	r3, [pc, #116]	; (1a001740 <prvAddCurrentTaskToDelayedList+0x7c>)
1a0016cc:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a0016ce:	4b1d      	ldr	r3, [pc, #116]	; (1a001744 <prvAddCurrentTaskToDelayedList+0x80>)
1a0016d0:	6818      	ldr	r0, [r3, #0]
1a0016d2:	3004      	adds	r0, #4
1a0016d4:	f7ff fe7d 	bl	1a0013d2 <uxListRemove>
1a0016d8:	b950      	cbnz	r0, 1a0016f0 <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a0016da:	4b1a      	ldr	r3, [pc, #104]	; (1a001744 <prvAddCurrentTaskToDelayedList+0x80>)
1a0016dc:	681b      	ldr	r3, [r3, #0]
1a0016de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0016e0:	2301      	movs	r3, #1
1a0016e2:	fa03 f202 	lsl.w	r2, r3, r2
1a0016e6:	4918      	ldr	r1, [pc, #96]	; (1a001748 <prvAddCurrentTaskToDelayedList+0x84>)
1a0016e8:	680b      	ldr	r3, [r1, #0]
1a0016ea:	ea23 0302 	bic.w	r3, r3, r2
1a0016ee:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a0016f0:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
1a0016f4:	d013      	beq.n	1a00171e <prvAddCurrentTaskToDelayedList+0x5a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a0016f6:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a0016f8:	4b12      	ldr	r3, [pc, #72]	; (1a001744 <prvAddCurrentTaskToDelayedList+0x80>)
1a0016fa:	681b      	ldr	r3, [r3, #0]
1a0016fc:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a0016fe:	42a5      	cmp	r5, r4
1a001700:	d816      	bhi.n	1a001730 <prvAddCurrentTaskToDelayedList+0x6c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001702:	4b12      	ldr	r3, [pc, #72]	; (1a00174c <prvAddCurrentTaskToDelayedList+0x88>)
1a001704:	6818      	ldr	r0, [r3, #0]
1a001706:	4b0f      	ldr	r3, [pc, #60]	; (1a001744 <prvAddCurrentTaskToDelayedList+0x80>)
1a001708:	6819      	ldr	r1, [r3, #0]
1a00170a:	3104      	adds	r1, #4
1a00170c:	f7ff fe47 	bl	1a00139e <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
1a001710:	4b0f      	ldr	r3, [pc, #60]	; (1a001750 <prvAddCurrentTaskToDelayedList+0x8c>)
1a001712:	681b      	ldr	r3, [r3, #0]
1a001714:	42a3      	cmp	r3, r4
1a001716:	d912      	bls.n	1a00173e <prvAddCurrentTaskToDelayedList+0x7a>
				{
					xNextTaskUnblockTime = xTimeToWake;
1a001718:	4b0d      	ldr	r3, [pc, #52]	; (1a001750 <prvAddCurrentTaskToDelayedList+0x8c>)
1a00171a:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a00171c:	e00f      	b.n	1a00173e <prvAddCurrentTaskToDelayedList+0x7a>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a00171e:	2e00      	cmp	r6, #0
1a001720:	d0e9      	beq.n	1a0016f6 <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001722:	4b08      	ldr	r3, [pc, #32]	; (1a001744 <prvAddCurrentTaskToDelayedList+0x80>)
1a001724:	6819      	ldr	r1, [r3, #0]
1a001726:	3104      	adds	r1, #4
1a001728:	480a      	ldr	r0, [pc, #40]	; (1a001754 <prvAddCurrentTaskToDelayedList+0x90>)
1a00172a:	f7ff fe2c 	bl	1a001386 <vListInsertEnd>
1a00172e:	e006      	b.n	1a00173e <prvAddCurrentTaskToDelayedList+0x7a>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001730:	4b09      	ldr	r3, [pc, #36]	; (1a001758 <prvAddCurrentTaskToDelayedList+0x94>)
1a001732:	6818      	ldr	r0, [r3, #0]
1a001734:	4b03      	ldr	r3, [pc, #12]	; (1a001744 <prvAddCurrentTaskToDelayedList+0x80>)
1a001736:	6819      	ldr	r1, [r3, #0]
1a001738:	3104      	adds	r1, #4
1a00173a:	f7ff fe30 	bl	1a00139e <vListInsert>
}
1a00173e:	bd70      	pop	{r4, r5, r6, pc}
1a001740:	10002a48 	.word	0x10002a48
1a001744:	10002928 	.word	0x10002928
1a001748:	100029d4 	.word	0x100029d4
1a00174c:	1000292c 	.word	0x1000292c
1a001750:	10002a00 	.word	0x10002a00
1a001754:	10002a20 	.word	0x10002a20
1a001758:	10002930 	.word	0x10002930

1a00175c <xTaskCreateStatic>:
	{
1a00175c:	b570      	push	{r4, r5, r6, lr}
1a00175e:	b086      	sub	sp, #24
1a001760:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a001762:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
1a001764:	b945      	cbnz	r5, 1a001778 <xTaskCreateStatic+0x1c>
1a001766:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00176a:	f383 8811 	msr	BASEPRI, r3
1a00176e:	f3bf 8f6f 	isb	sy
1a001772:	f3bf 8f4f 	dsb	sy
1a001776:	e7fe      	b.n	1a001776 <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
1a001778:	b944      	cbnz	r4, 1a00178c <xTaskCreateStatic+0x30>
1a00177a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00177e:	f383 8811 	msr	BASEPRI, r3
1a001782:	f3bf 8f6f 	isb	sy
1a001786:	f3bf 8f4f 	dsb	sy
1a00178a:	e7fe      	b.n	1a00178a <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
1a00178c:	2660      	movs	r6, #96	; 0x60
1a00178e:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a001790:	9e04      	ldr	r6, [sp, #16]
1a001792:	2e60      	cmp	r6, #96	; 0x60
1a001794:	d008      	beq.n	1a0017a8 <xTaskCreateStatic+0x4c>
1a001796:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00179a:	f383 8811 	msr	BASEPRI, r3
1a00179e:	f3bf 8f6f 	isb	sy
1a0017a2:	f3bf 8f4f 	dsb	sy
1a0017a6:	e7fe      	b.n	1a0017a6 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a0017a8:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a0017aa:	2502      	movs	r5, #2
1a0017ac:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a0017b0:	2500      	movs	r5, #0
1a0017b2:	9503      	str	r5, [sp, #12]
1a0017b4:	9402      	str	r4, [sp, #8]
1a0017b6:	ad05      	add	r5, sp, #20
1a0017b8:	9501      	str	r5, [sp, #4]
1a0017ba:	9d0a      	ldr	r5, [sp, #40]	; 0x28
1a0017bc:	9500      	str	r5, [sp, #0]
1a0017be:	f7ff fe57 	bl	1a001470 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a0017c2:	4620      	mov	r0, r4
1a0017c4:	f7ff fed2 	bl	1a00156c <prvAddNewTaskToReadyList>
	}
1a0017c8:	9805      	ldr	r0, [sp, #20]
1a0017ca:	b006      	add	sp, #24
1a0017cc:	bd70      	pop	{r4, r5, r6, pc}

1a0017ce <xTaskCreate>:
	{
1a0017ce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a0017d2:	b085      	sub	sp, #20
1a0017d4:	4607      	mov	r7, r0
1a0017d6:	4688      	mov	r8, r1
1a0017d8:	4615      	mov	r5, r2
1a0017da:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0017dc:	0090      	lsls	r0, r2, #2
1a0017de:	f7ff f971 	bl	1a000ac4 <pvPortMalloc>
			if( pxStack != NULL )
1a0017e2:	b308      	cbz	r0, 1a001828 <xTaskCreate+0x5a>
1a0017e4:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a0017e6:	2060      	movs	r0, #96	; 0x60
1a0017e8:	f7ff f96c 	bl	1a000ac4 <pvPortMalloc>
				if( pxNewTCB != NULL )
1a0017ec:	4604      	mov	r4, r0
1a0017ee:	b1b8      	cbz	r0, 1a001820 <xTaskCreate+0x52>
					pxNewTCB->pxStack = pxStack;
1a0017f0:	6306      	str	r6, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
1a0017f2:	b1e4      	cbz	r4, 1a00182e <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a0017f4:	2300      	movs	r3, #0
1a0017f6:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a0017fa:	9303      	str	r3, [sp, #12]
1a0017fc:	9402      	str	r4, [sp, #8]
1a0017fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a001800:	9301      	str	r3, [sp, #4]
1a001802:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a001804:	9300      	str	r3, [sp, #0]
1a001806:	464b      	mov	r3, r9
1a001808:	462a      	mov	r2, r5
1a00180a:	4641      	mov	r1, r8
1a00180c:	4638      	mov	r0, r7
1a00180e:	f7ff fe2f 	bl	1a001470 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a001812:	4620      	mov	r0, r4
1a001814:	f7ff feaa 	bl	1a00156c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a001818:	2001      	movs	r0, #1
	}
1a00181a:	b005      	add	sp, #20
1a00181c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
1a001820:	4630      	mov	r0, r6
1a001822:	f7ff f9dd 	bl	1a000be0 <vPortFree>
1a001826:	e7e4      	b.n	1a0017f2 <xTaskCreate+0x24>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a001828:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00182c:	e7f5      	b.n	1a00181a <xTaskCreate+0x4c>
1a00182e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
1a001832:	e7f2      	b.n	1a00181a <xTaskCreate+0x4c>

1a001834 <vTaskStartScheduler>:
{
1a001834:	b510      	push	{r4, lr}
1a001836:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a001838:	2400      	movs	r4, #0
1a00183a:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a00183c:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a00183e:	aa07      	add	r2, sp, #28
1a001840:	a906      	add	r1, sp, #24
1a001842:	a805      	add	r0, sp, #20
1a001844:	f7ff fdda 	bl	1a0013fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a001848:	9b05      	ldr	r3, [sp, #20]
1a00184a:	9302      	str	r3, [sp, #8]
1a00184c:	9b06      	ldr	r3, [sp, #24]
1a00184e:	9301      	str	r3, [sp, #4]
1a001850:	9400      	str	r4, [sp, #0]
1a001852:	4623      	mov	r3, r4
1a001854:	9a07      	ldr	r2, [sp, #28]
1a001856:	4917      	ldr	r1, [pc, #92]	; (1a0018b4 <vTaskStartScheduler+0x80>)
1a001858:	4817      	ldr	r0, [pc, #92]	; (1a0018b8 <vTaskStartScheduler+0x84>)
1a00185a:	f7ff ff7f 	bl	1a00175c <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
1a00185e:	b140      	cbz	r0, 1a001872 <vTaskStartScheduler+0x3e>
			xReturn = xTimerCreateTimerTask();
1a001860:	f000 fc52 	bl	1a002108 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
1a001864:	2801      	cmp	r0, #1
1a001866:	d006      	beq.n	1a001876 <vTaskStartScheduler+0x42>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a001868:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a00186c:	d018      	beq.n	1a0018a0 <vTaskStartScheduler+0x6c>
}
1a00186e:	b008      	add	sp, #32
1a001870:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
1a001872:	2000      	movs	r0, #0
1a001874:	e7f6      	b.n	1a001864 <vTaskStartScheduler+0x30>
1a001876:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00187a:	f383 8811 	msr	BASEPRI, r3
1a00187e:	f3bf 8f6f 	isb	sy
1a001882:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
1a001886:	4b0d      	ldr	r3, [pc, #52]	; (1a0018bc <vTaskStartScheduler+0x88>)
1a001888:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00188c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a00188e:	4b0c      	ldr	r3, [pc, #48]	; (1a0018c0 <vTaskStartScheduler+0x8c>)
1a001890:	2201      	movs	r2, #1
1a001892:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a001894:	4b0b      	ldr	r3, [pc, #44]	; (1a0018c4 <vTaskStartScheduler+0x90>)
1a001896:	2200      	movs	r2, #0
1a001898:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
1a00189a:	f000 ff15 	bl	1a0026c8 <xPortStartScheduler>
1a00189e:	e7e6      	b.n	1a00186e <vTaskStartScheduler+0x3a>
1a0018a0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0018a4:	f383 8811 	msr	BASEPRI, r3
1a0018a8:	f3bf 8f6f 	isb	sy
1a0018ac:	f3bf 8f4f 	dsb	sy
1a0018b0:	e7fe      	b.n	1a0018b0 <vTaskStartScheduler+0x7c>
1a0018b2:	bf00      	nop
1a0018b4:	1a004adc 	.word	0x1a004adc
1a0018b8:	1a00169d 	.word	0x1a00169d
1a0018bc:	10002a00 	.word	0x10002a00
1a0018c0:	10002a1c 	.word	0x10002a1c
1a0018c4:	10002a48 	.word	0x10002a48

1a0018c8 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
1a0018c8:	4a02      	ldr	r2, [pc, #8]	; (1a0018d4 <vTaskSuspendAll+0xc>)
1a0018ca:	6813      	ldr	r3, [r2, #0]
1a0018cc:	3301      	adds	r3, #1
1a0018ce:	6013      	str	r3, [r2, #0]
}
1a0018d0:	4770      	bx	lr
1a0018d2:	bf00      	nop
1a0018d4:	100029cc 	.word	0x100029cc

1a0018d8 <xTaskGetTickCount>:
		xTicks = xTickCount;
1a0018d8:	4b01      	ldr	r3, [pc, #4]	; (1a0018e0 <xTaskGetTickCount+0x8>)
1a0018da:	6818      	ldr	r0, [r3, #0]
}
1a0018dc:	4770      	bx	lr
1a0018de:	bf00      	nop
1a0018e0:	10002a48 	.word	0x10002a48

1a0018e4 <xTaskIncrementTick>:
{
1a0018e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0018e6:	4b3a      	ldr	r3, [pc, #232]	; (1a0019d0 <xTaskIncrementTick+0xec>)
1a0018e8:	681b      	ldr	r3, [r3, #0]
1a0018ea:	2b00      	cmp	r3, #0
1a0018ec:	d164      	bne.n	1a0019b8 <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a0018ee:	4b39      	ldr	r3, [pc, #228]	; (1a0019d4 <xTaskIncrementTick+0xf0>)
1a0018f0:	681d      	ldr	r5, [r3, #0]
1a0018f2:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
1a0018f4:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a0018f6:	b9c5      	cbnz	r5, 1a00192a <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
1a0018f8:	4b37      	ldr	r3, [pc, #220]	; (1a0019d8 <xTaskIncrementTick+0xf4>)
1a0018fa:	681b      	ldr	r3, [r3, #0]
1a0018fc:	681b      	ldr	r3, [r3, #0]
1a0018fe:	b143      	cbz	r3, 1a001912 <xTaskIncrementTick+0x2e>
1a001900:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001904:	f383 8811 	msr	BASEPRI, r3
1a001908:	f3bf 8f6f 	isb	sy
1a00190c:	f3bf 8f4f 	dsb	sy
1a001910:	e7fe      	b.n	1a001910 <xTaskIncrementTick+0x2c>
1a001912:	4a31      	ldr	r2, [pc, #196]	; (1a0019d8 <xTaskIncrementTick+0xf4>)
1a001914:	6811      	ldr	r1, [r2, #0]
1a001916:	4b31      	ldr	r3, [pc, #196]	; (1a0019dc <xTaskIncrementTick+0xf8>)
1a001918:	6818      	ldr	r0, [r3, #0]
1a00191a:	6010      	str	r0, [r2, #0]
1a00191c:	6019      	str	r1, [r3, #0]
1a00191e:	4a30      	ldr	r2, [pc, #192]	; (1a0019e0 <xTaskIncrementTick+0xfc>)
1a001920:	6813      	ldr	r3, [r2, #0]
1a001922:	3301      	adds	r3, #1
1a001924:	6013      	str	r3, [r2, #0]
1a001926:	f7ff fd8d 	bl	1a001444 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
1a00192a:	4b2e      	ldr	r3, [pc, #184]	; (1a0019e4 <xTaskIncrementTick+0x100>)
1a00192c:	681b      	ldr	r3, [r3, #0]
1a00192e:	42ab      	cmp	r3, r5
1a001930:	d938      	bls.n	1a0019a4 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
1a001932:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a001934:	4b2c      	ldr	r3, [pc, #176]	; (1a0019e8 <xTaskIncrementTick+0x104>)
1a001936:	681b      	ldr	r3, [r3, #0]
1a001938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00193a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00193e:	009a      	lsls	r2, r3, #2
1a001940:	4b2a      	ldr	r3, [pc, #168]	; (1a0019ec <xTaskIncrementTick+0x108>)
1a001942:	589b      	ldr	r3, [r3, r2]
1a001944:	2b01      	cmp	r3, #1
1a001946:	d93c      	bls.n	1a0019c2 <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
1a001948:	2401      	movs	r4, #1
1a00194a:	e03a      	b.n	1a0019c2 <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
1a00194c:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a00194e:	4b22      	ldr	r3, [pc, #136]	; (1a0019d8 <xTaskIncrementTick+0xf4>)
1a001950:	681b      	ldr	r3, [r3, #0]
1a001952:	681b      	ldr	r3, [r3, #0]
1a001954:	b343      	cbz	r3, 1a0019a8 <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a001956:	4b20      	ldr	r3, [pc, #128]	; (1a0019d8 <xTaskIncrementTick+0xf4>)
1a001958:	681b      	ldr	r3, [r3, #0]
1a00195a:	68db      	ldr	r3, [r3, #12]
1a00195c:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a00195e:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
1a001960:	429d      	cmp	r5, r3
1a001962:	d326      	bcc.n	1a0019b2 <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001964:	1d37      	adds	r7, r6, #4
1a001966:	4638      	mov	r0, r7
1a001968:	f7ff fd33 	bl	1a0013d2 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a00196c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a00196e:	b11b      	cbz	r3, 1a001978 <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001970:	f106 0018 	add.w	r0, r6, #24
1a001974:	f7ff fd2d 	bl	1a0013d2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001978:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a00197a:	2201      	movs	r2, #1
1a00197c:	409a      	lsls	r2, r3
1a00197e:	491c      	ldr	r1, [pc, #112]	; (1a0019f0 <xTaskIncrementTick+0x10c>)
1a001980:	6808      	ldr	r0, [r1, #0]
1a001982:	4302      	orrs	r2, r0
1a001984:	600a      	str	r2, [r1, #0]
1a001986:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00198a:	009a      	lsls	r2, r3, #2
1a00198c:	4639      	mov	r1, r7
1a00198e:	4817      	ldr	r0, [pc, #92]	; (1a0019ec <xTaskIncrementTick+0x108>)
1a001990:	4410      	add	r0, r2
1a001992:	f7ff fcf8 	bl	1a001386 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a001996:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a001998:	4b13      	ldr	r3, [pc, #76]	; (1a0019e8 <xTaskIncrementTick+0x104>)
1a00199a:	681b      	ldr	r3, [r3, #0]
1a00199c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00199e:	429a      	cmp	r2, r3
1a0019a0:	d2d4      	bcs.n	1a00194c <xTaskIncrementTick+0x68>
1a0019a2:	e7d4      	b.n	1a00194e <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
1a0019a4:	2400      	movs	r4, #0
1a0019a6:	e7d2      	b.n	1a00194e <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0019a8:	4b0e      	ldr	r3, [pc, #56]	; (1a0019e4 <xTaskIncrementTick+0x100>)
1a0019aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a0019ae:	601a      	str	r2, [r3, #0]
					break;
1a0019b0:	e7c0      	b.n	1a001934 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
1a0019b2:	4a0c      	ldr	r2, [pc, #48]	; (1a0019e4 <xTaskIncrementTick+0x100>)
1a0019b4:	6013      	str	r3, [r2, #0]
						break;
1a0019b6:	e7bd      	b.n	1a001934 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
1a0019b8:	4a0e      	ldr	r2, [pc, #56]	; (1a0019f4 <xTaskIncrementTick+0x110>)
1a0019ba:	6813      	ldr	r3, [r2, #0]
1a0019bc:	3301      	adds	r3, #1
1a0019be:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
1a0019c0:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
1a0019c2:	4b0d      	ldr	r3, [pc, #52]	; (1a0019f8 <xTaskIncrementTick+0x114>)
1a0019c4:	681b      	ldr	r3, [r3, #0]
1a0019c6:	b103      	cbz	r3, 1a0019ca <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
1a0019c8:	2401      	movs	r4, #1
}
1a0019ca:	4620      	mov	r0, r4
1a0019cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0019ce:	bf00      	nop
1a0019d0:	100029cc 	.word	0x100029cc
1a0019d4:	10002a48 	.word	0x10002a48
1a0019d8:	1000292c 	.word	0x1000292c
1a0019dc:	10002930 	.word	0x10002930
1a0019e0:	10002a04 	.word	0x10002a04
1a0019e4:	10002a00 	.word	0x10002a00
1a0019e8:	10002928 	.word	0x10002928
1a0019ec:	10002934 	.word	0x10002934
1a0019f0:	100029d4 	.word	0x100029d4
1a0019f4:	100029c8 	.word	0x100029c8
1a0019f8:	10002a4c 	.word	0x10002a4c

1a0019fc <xTaskResumeAll>:
{
1a0019fc:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
1a0019fe:	4b33      	ldr	r3, [pc, #204]	; (1a001acc <xTaskResumeAll+0xd0>)
1a001a00:	681b      	ldr	r3, [r3, #0]
1a001a02:	b943      	cbnz	r3, 1a001a16 <xTaskResumeAll+0x1a>
1a001a04:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a08:	f383 8811 	msr	BASEPRI, r3
1a001a0c:	f3bf 8f6f 	isb	sy
1a001a10:	f3bf 8f4f 	dsb	sy
1a001a14:	e7fe      	b.n	1a001a14 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
1a001a16:	f000 fdb5 	bl	1a002584 <vPortEnterCritical>
		--uxSchedulerSuspended;
1a001a1a:	4b2c      	ldr	r3, [pc, #176]	; (1a001acc <xTaskResumeAll+0xd0>)
1a001a1c:	681a      	ldr	r2, [r3, #0]
1a001a1e:	3a01      	subs	r2, #1
1a001a20:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001a22:	681b      	ldr	r3, [r3, #0]
1a001a24:	2b00      	cmp	r3, #0
1a001a26:	d14d      	bne.n	1a001ac4 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a001a28:	4b29      	ldr	r3, [pc, #164]	; (1a001ad0 <xTaskResumeAll+0xd4>)
1a001a2a:	681b      	ldr	r3, [r3, #0]
1a001a2c:	b923      	cbnz	r3, 1a001a38 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
1a001a2e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a001a30:	f000 fdca 	bl	1a0025c8 <vPortExitCritical>
}
1a001a34:	4620      	mov	r0, r4
1a001a36:	bd38      	pop	{r3, r4, r5, pc}
TCB_t *pxTCB = NULL;
1a001a38:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a001a3a:	4b26      	ldr	r3, [pc, #152]	; (1a001ad4 <xTaskResumeAll+0xd8>)
1a001a3c:	681b      	ldr	r3, [r3, #0]
1a001a3e:	b31b      	cbz	r3, 1a001a88 <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a001a40:	4b24      	ldr	r3, [pc, #144]	; (1a001ad4 <xTaskResumeAll+0xd8>)
1a001a42:	68db      	ldr	r3, [r3, #12]
1a001a44:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001a46:	f104 0018 	add.w	r0, r4, #24
1a001a4a:	f7ff fcc2 	bl	1a0013d2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001a4e:	1d25      	adds	r5, r4, #4
1a001a50:	4628      	mov	r0, r5
1a001a52:	f7ff fcbe 	bl	1a0013d2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001a56:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001a58:	2201      	movs	r2, #1
1a001a5a:	409a      	lsls	r2, r3
1a001a5c:	491e      	ldr	r1, [pc, #120]	; (1a001ad8 <xTaskResumeAll+0xdc>)
1a001a5e:	6808      	ldr	r0, [r1, #0]
1a001a60:	4302      	orrs	r2, r0
1a001a62:	600a      	str	r2, [r1, #0]
1a001a64:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001a68:	009a      	lsls	r2, r3, #2
1a001a6a:	4629      	mov	r1, r5
1a001a6c:	481b      	ldr	r0, [pc, #108]	; (1a001adc <xTaskResumeAll+0xe0>)
1a001a6e:	4410      	add	r0, r2
1a001a70:	f7ff fc89 	bl	1a001386 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a001a74:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001a76:	4b1a      	ldr	r3, [pc, #104]	; (1a001ae0 <xTaskResumeAll+0xe4>)
1a001a78:	681b      	ldr	r3, [r3, #0]
1a001a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001a7c:	429a      	cmp	r2, r3
1a001a7e:	d3dc      	bcc.n	1a001a3a <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
1a001a80:	4b18      	ldr	r3, [pc, #96]	; (1a001ae4 <xTaskResumeAll+0xe8>)
1a001a82:	2201      	movs	r2, #1
1a001a84:	601a      	str	r2, [r3, #0]
1a001a86:	e7d8      	b.n	1a001a3a <xTaskResumeAll+0x3e>
				if( pxTCB != NULL )
1a001a88:	b10c      	cbz	r4, 1a001a8e <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
1a001a8a:	f7ff fcdb 	bl	1a001444 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a001a8e:	4b16      	ldr	r3, [pc, #88]	; (1a001ae8 <xTaskResumeAll+0xec>)
1a001a90:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a001a92:	b154      	cbz	r4, 1a001aaa <xTaskResumeAll+0xae>
							if( xTaskIncrementTick() != pdFALSE )
1a001a94:	f7ff ff26 	bl	1a0018e4 <xTaskIncrementTick>
1a001a98:	b110      	cbz	r0, 1a001aa0 <xTaskResumeAll+0xa4>
								xYieldPending = pdTRUE;
1a001a9a:	4b12      	ldr	r3, [pc, #72]	; (1a001ae4 <xTaskResumeAll+0xe8>)
1a001a9c:	2201      	movs	r2, #1
1a001a9e:	601a      	str	r2, [r3, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a001aa0:	3c01      	subs	r4, #1
1a001aa2:	d1f7      	bne.n	1a001a94 <xTaskResumeAll+0x98>
						uxPendedTicks = 0;
1a001aa4:	4b10      	ldr	r3, [pc, #64]	; (1a001ae8 <xTaskResumeAll+0xec>)
1a001aa6:	2200      	movs	r2, #0
1a001aa8:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
1a001aaa:	4b0e      	ldr	r3, [pc, #56]	; (1a001ae4 <xTaskResumeAll+0xe8>)
1a001aac:	681b      	ldr	r3, [r3, #0]
1a001aae:	b15b      	cbz	r3, 1a001ac8 <xTaskResumeAll+0xcc>
					taskYIELD_IF_USING_PREEMPTION();
1a001ab0:	4b0e      	ldr	r3, [pc, #56]	; (1a001aec <xTaskResumeAll+0xf0>)
1a001ab2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001ab6:	601a      	str	r2, [r3, #0]
1a001ab8:	f3bf 8f4f 	dsb	sy
1a001abc:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
1a001ac0:	2401      	movs	r4, #1
1a001ac2:	e7b5      	b.n	1a001a30 <xTaskResumeAll+0x34>
BaseType_t xAlreadyYielded = pdFALSE;
1a001ac4:	2400      	movs	r4, #0
1a001ac6:	e7b3      	b.n	1a001a30 <xTaskResumeAll+0x34>
1a001ac8:	2400      	movs	r4, #0
1a001aca:	e7b1      	b.n	1a001a30 <xTaskResumeAll+0x34>
1a001acc:	100029cc 	.word	0x100029cc
1a001ad0:	100029c0 	.word	0x100029c0
1a001ad4:	10002a08 	.word	0x10002a08
1a001ad8:	100029d4 	.word	0x100029d4
1a001adc:	10002934 	.word	0x10002934
1a001ae0:	10002928 	.word	0x10002928
1a001ae4:	10002a4c 	.word	0x10002a4c
1a001ae8:	100029c8 	.word	0x100029c8
1a001aec:	e000ed04 	.word	0xe000ed04

1a001af0 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a001af0:	4b2c      	ldr	r3, [pc, #176]	; (1a001ba4 <vTaskSwitchContext+0xb4>)
1a001af2:	681b      	ldr	r3, [r3, #0]
1a001af4:	b11b      	cbz	r3, 1a001afe <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
1a001af6:	4b2c      	ldr	r3, [pc, #176]	; (1a001ba8 <vTaskSwitchContext+0xb8>)
1a001af8:	2201      	movs	r2, #1
1a001afa:	601a      	str	r2, [r3, #0]
1a001afc:	4770      	bx	lr
{
1a001afe:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
1a001b00:	4b29      	ldr	r3, [pc, #164]	; (1a001ba8 <vTaskSwitchContext+0xb8>)
1a001b02:	2200      	movs	r2, #0
1a001b04:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a001b06:	4b29      	ldr	r3, [pc, #164]	; (1a001bac <vTaskSwitchContext+0xbc>)
1a001b08:	681b      	ldr	r3, [r3, #0]
1a001b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a001b0c:	681a      	ldr	r2, [r3, #0]
1a001b0e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001b12:	d103      	bne.n	1a001b1c <vTaskSwitchContext+0x2c>
1a001b14:	685a      	ldr	r2, [r3, #4]
1a001b16:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001b1a:	d01b      	beq.n	1a001b54 <vTaskSwitchContext+0x64>
1a001b1c:	4b23      	ldr	r3, [pc, #140]	; (1a001bac <vTaskSwitchContext+0xbc>)
1a001b1e:	6818      	ldr	r0, [r3, #0]
1a001b20:	6819      	ldr	r1, [r3, #0]
1a001b22:	3134      	adds	r1, #52	; 0x34
1a001b24:	f7ff fc82 	bl	1a00142c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001b28:	4b21      	ldr	r3, [pc, #132]	; (1a001bb0 <vTaskSwitchContext+0xc0>)
1a001b2a:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a001b2c:	fab3 f383 	clz	r3, r3
1a001b30:	b2db      	uxtb	r3, r3
1a001b32:	f1c3 031f 	rsb	r3, r3, #31
1a001b36:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a001b3a:	008a      	lsls	r2, r1, #2
1a001b3c:	491d      	ldr	r1, [pc, #116]	; (1a001bb4 <vTaskSwitchContext+0xc4>)
1a001b3e:	588a      	ldr	r2, [r1, r2]
1a001b40:	b98a      	cbnz	r2, 1a001b66 <vTaskSwitchContext+0x76>
	__asm volatile
1a001b42:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b46:	f383 8811 	msr	BASEPRI, r3
1a001b4a:	f3bf 8f6f 	isb	sy
1a001b4e:	f3bf 8f4f 	dsb	sy
1a001b52:	e7fe      	b.n	1a001b52 <vTaskSwitchContext+0x62>
		taskCHECK_FOR_STACK_OVERFLOW();
1a001b54:	689a      	ldr	r2, [r3, #8]
1a001b56:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001b5a:	d1df      	bne.n	1a001b1c <vTaskSwitchContext+0x2c>
1a001b5c:	68db      	ldr	r3, [r3, #12]
1a001b5e:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a001b62:	d1db      	bne.n	1a001b1c <vTaskSwitchContext+0x2c>
1a001b64:	e7e0      	b.n	1a001b28 <vTaskSwitchContext+0x38>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001b66:	4813      	ldr	r0, [pc, #76]	; (1a001bb4 <vTaskSwitchContext+0xc4>)
1a001b68:	009a      	lsls	r2, r3, #2
1a001b6a:	18d4      	adds	r4, r2, r3
1a001b6c:	00a1      	lsls	r1, r4, #2
1a001b6e:	4401      	add	r1, r0
1a001b70:	684c      	ldr	r4, [r1, #4]
1a001b72:	6864      	ldr	r4, [r4, #4]
1a001b74:	604c      	str	r4, [r1, #4]
1a001b76:	441a      	add	r2, r3
1a001b78:	0091      	lsls	r1, r2, #2
1a001b7a:	3108      	adds	r1, #8
1a001b7c:	4408      	add	r0, r1
1a001b7e:	4284      	cmp	r4, r0
1a001b80:	d009      	beq.n	1a001b96 <vTaskSwitchContext+0xa6>
1a001b82:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001b86:	009a      	lsls	r2, r3, #2
1a001b88:	4b0a      	ldr	r3, [pc, #40]	; (1a001bb4 <vTaskSwitchContext+0xc4>)
1a001b8a:	4413      	add	r3, r2
1a001b8c:	685b      	ldr	r3, [r3, #4]
1a001b8e:	68da      	ldr	r2, [r3, #12]
1a001b90:	4b06      	ldr	r3, [pc, #24]	; (1a001bac <vTaskSwitchContext+0xbc>)
1a001b92:	601a      	str	r2, [r3, #0]
}
1a001b94:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001b96:	6861      	ldr	r1, [r4, #4]
1a001b98:	4806      	ldr	r0, [pc, #24]	; (1a001bb4 <vTaskSwitchContext+0xc4>)
1a001b9a:	2214      	movs	r2, #20
1a001b9c:	fb02 0203 	mla	r2, r2, r3, r0
1a001ba0:	6051      	str	r1, [r2, #4]
1a001ba2:	e7ee      	b.n	1a001b82 <vTaskSwitchContext+0x92>
1a001ba4:	100029cc 	.word	0x100029cc
1a001ba8:	10002a4c 	.word	0x10002a4c
1a001bac:	10002928 	.word	0x10002928
1a001bb0:	100029d4 	.word	0x100029d4
1a001bb4:	10002934 	.word	0x10002934

1a001bb8 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
1a001bb8:	b940      	cbnz	r0, 1a001bcc <vTaskPlaceOnEventList+0x14>
1a001bba:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001bbe:	f383 8811 	msr	BASEPRI, r3
1a001bc2:	f3bf 8f6f 	isb	sy
1a001bc6:	f3bf 8f4f 	dsb	sy
1a001bca:	e7fe      	b.n	1a001bca <vTaskPlaceOnEventList+0x12>
{
1a001bcc:	b510      	push	{r4, lr}
1a001bce:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001bd0:	4b04      	ldr	r3, [pc, #16]	; (1a001be4 <vTaskPlaceOnEventList+0x2c>)
1a001bd2:	6819      	ldr	r1, [r3, #0]
1a001bd4:	3118      	adds	r1, #24
1a001bd6:	f7ff fbe2 	bl	1a00139e <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a001bda:	2101      	movs	r1, #1
1a001bdc:	4620      	mov	r0, r4
1a001bde:	f7ff fd71 	bl	1a0016c4 <prvAddCurrentTaskToDelayedList>
}
1a001be2:	bd10      	pop	{r4, pc}
1a001be4:	10002928 	.word	0x10002928

1a001be8 <vTaskPlaceOnEventListRestricted>:
	{
1a001be8:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a001bea:	b940      	cbnz	r0, 1a001bfe <vTaskPlaceOnEventListRestricted+0x16>
1a001bec:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001bf0:	f383 8811 	msr	BASEPRI, r3
1a001bf4:	f3bf 8f6f 	isb	sy
1a001bf8:	f3bf 8f4f 	dsb	sy
1a001bfc:	e7fe      	b.n	1a001bfc <vTaskPlaceOnEventListRestricted+0x14>
1a001bfe:	460c      	mov	r4, r1
1a001c00:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001c02:	4a06      	ldr	r2, [pc, #24]	; (1a001c1c <vTaskPlaceOnEventListRestricted+0x34>)
1a001c04:	6811      	ldr	r1, [r2, #0]
1a001c06:	3118      	adds	r1, #24
1a001c08:	f7ff fbbd 	bl	1a001386 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
1a001c0c:	b10d      	cbz	r5, 1a001c12 <vTaskPlaceOnEventListRestricted+0x2a>
			xTicksToWait = portMAX_DELAY;
1a001c0e:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a001c12:	4629      	mov	r1, r5
1a001c14:	4620      	mov	r0, r4
1a001c16:	f7ff fd55 	bl	1a0016c4 <prvAddCurrentTaskToDelayedList>
	}
1a001c1a:	bd38      	pop	{r3, r4, r5, pc}
1a001c1c:	10002928 	.word	0x10002928

1a001c20 <xTaskRemoveFromEventList>:
{
1a001c20:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a001c22:	68c3      	ldr	r3, [r0, #12]
1a001c24:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a001c26:	b944      	cbnz	r4, 1a001c3a <xTaskRemoveFromEventList+0x1a>
1a001c28:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c2c:	f383 8811 	msr	BASEPRI, r3
1a001c30:	f3bf 8f6f 	isb	sy
1a001c34:	f3bf 8f4f 	dsb	sy
1a001c38:	e7fe      	b.n	1a001c38 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a001c3a:	f104 0518 	add.w	r5, r4, #24
1a001c3e:	4628      	mov	r0, r5
1a001c40:	f7ff fbc7 	bl	1a0013d2 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001c44:	4b13      	ldr	r3, [pc, #76]	; (1a001c94 <xTaskRemoveFromEventList+0x74>)
1a001c46:	681b      	ldr	r3, [r3, #0]
1a001c48:	b9e3      	cbnz	r3, 1a001c84 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a001c4a:	1d25      	adds	r5, r4, #4
1a001c4c:	4628      	mov	r0, r5
1a001c4e:	f7ff fbc0 	bl	1a0013d2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a001c52:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001c54:	2201      	movs	r2, #1
1a001c56:	409a      	lsls	r2, r3
1a001c58:	490f      	ldr	r1, [pc, #60]	; (1a001c98 <xTaskRemoveFromEventList+0x78>)
1a001c5a:	6808      	ldr	r0, [r1, #0]
1a001c5c:	4302      	orrs	r2, r0
1a001c5e:	600a      	str	r2, [r1, #0]
1a001c60:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001c64:	009a      	lsls	r2, r3, #2
1a001c66:	4629      	mov	r1, r5
1a001c68:	480c      	ldr	r0, [pc, #48]	; (1a001c9c <xTaskRemoveFromEventList+0x7c>)
1a001c6a:	4410      	add	r0, r2
1a001c6c:	f7ff fb8b 	bl	1a001386 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a001c70:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001c72:	4b0b      	ldr	r3, [pc, #44]	; (1a001ca0 <xTaskRemoveFromEventList+0x80>)
1a001c74:	681b      	ldr	r3, [r3, #0]
1a001c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001c78:	429a      	cmp	r2, r3
1a001c7a:	d908      	bls.n	1a001c8e <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
1a001c7c:	2001      	movs	r0, #1
1a001c7e:	4b09      	ldr	r3, [pc, #36]	; (1a001ca4 <xTaskRemoveFromEventList+0x84>)
1a001c80:	6018      	str	r0, [r3, #0]
}
1a001c82:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a001c84:	4629      	mov	r1, r5
1a001c86:	4808      	ldr	r0, [pc, #32]	; (1a001ca8 <xTaskRemoveFromEventList+0x88>)
1a001c88:	f7ff fb7d 	bl	1a001386 <vListInsertEnd>
1a001c8c:	e7f0      	b.n	1a001c70 <xTaskRemoveFromEventList+0x50>
		xReturn = pdFALSE;
1a001c8e:	2000      	movs	r0, #0
	return xReturn;
1a001c90:	e7f7      	b.n	1a001c82 <xTaskRemoveFromEventList+0x62>
1a001c92:	bf00      	nop
1a001c94:	100029cc 	.word	0x100029cc
1a001c98:	100029d4 	.word	0x100029d4
1a001c9c:	10002934 	.word	0x10002934
1a001ca0:	10002928 	.word	0x10002928
1a001ca4:	10002a4c 	.word	0x10002a4c
1a001ca8:	10002a08 	.word	0x10002a08

1a001cac <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a001cac:	4b03      	ldr	r3, [pc, #12]	; (1a001cbc <vTaskInternalSetTimeOutState+0x10>)
1a001cae:	681b      	ldr	r3, [r3, #0]
1a001cb0:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a001cb2:	4b03      	ldr	r3, [pc, #12]	; (1a001cc0 <vTaskInternalSetTimeOutState+0x14>)
1a001cb4:	681b      	ldr	r3, [r3, #0]
1a001cb6:	6043      	str	r3, [r0, #4]
}
1a001cb8:	4770      	bx	lr
1a001cba:	bf00      	nop
1a001cbc:	10002a04 	.word	0x10002a04
1a001cc0:	10002a48 	.word	0x10002a48

1a001cc4 <xTaskCheckForTimeOut>:
{
1a001cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
1a001cc6:	b150      	cbz	r0, 1a001cde <xTaskCheckForTimeOut+0x1a>
1a001cc8:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a001cca:	b989      	cbnz	r1, 1a001cf0 <xTaskCheckForTimeOut+0x2c>
1a001ccc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001cd0:	f383 8811 	msr	BASEPRI, r3
1a001cd4:	f3bf 8f6f 	isb	sy
1a001cd8:	f3bf 8f4f 	dsb	sy
1a001cdc:	e7fe      	b.n	1a001cdc <xTaskCheckForTimeOut+0x18>
1a001cde:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ce2:	f383 8811 	msr	BASEPRI, r3
1a001ce6:	f3bf 8f6f 	isb	sy
1a001cea:	f3bf 8f4f 	dsb	sy
1a001cee:	e7fe      	b.n	1a001cee <xTaskCheckForTimeOut+0x2a>
1a001cf0:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
1a001cf2:	f000 fc47 	bl	1a002584 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
1a001cf6:	4b11      	ldr	r3, [pc, #68]	; (1a001d3c <xTaskCheckForTimeOut+0x78>)
1a001cf8:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a001cfa:	6868      	ldr	r0, [r5, #4]
1a001cfc:	1a0a      	subs	r2, r1, r0
			if( *pxTicksToWait == portMAX_DELAY )
1a001cfe:	6823      	ldr	r3, [r4, #0]
1a001d00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001d04:	d016      	beq.n	1a001d34 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a001d06:	682f      	ldr	r7, [r5, #0]
1a001d08:	4e0d      	ldr	r6, [pc, #52]	; (1a001d40 <xTaskCheckForTimeOut+0x7c>)
1a001d0a:	6836      	ldr	r6, [r6, #0]
1a001d0c:	42b7      	cmp	r7, r6
1a001d0e:	d001      	beq.n	1a001d14 <xTaskCheckForTimeOut+0x50>
1a001d10:	4288      	cmp	r0, r1
1a001d12:	d911      	bls.n	1a001d38 <xTaskCheckForTimeOut+0x74>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a001d14:	4293      	cmp	r3, r2
1a001d16:	d803      	bhi.n	1a001d20 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
1a001d18:	2300      	movs	r3, #0
1a001d1a:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a001d1c:	2401      	movs	r4, #1
1a001d1e:	e005      	b.n	1a001d2c <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
1a001d20:	1a9b      	subs	r3, r3, r2
1a001d22:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a001d24:	4628      	mov	r0, r5
1a001d26:	f7ff ffc1 	bl	1a001cac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a001d2a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a001d2c:	f000 fc4c 	bl	1a0025c8 <vPortExitCritical>
}
1a001d30:	4620      	mov	r0, r4
1a001d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				xReturn = pdFALSE;
1a001d34:	2400      	movs	r4, #0
1a001d36:	e7f9      	b.n	1a001d2c <xTaskCheckForTimeOut+0x68>
			xReturn = pdTRUE;
1a001d38:	2401      	movs	r4, #1
1a001d3a:	e7f7      	b.n	1a001d2c <xTaskCheckForTimeOut+0x68>
1a001d3c:	10002a48 	.word	0x10002a48
1a001d40:	10002a04 	.word	0x10002a04

1a001d44 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
1a001d44:	4b01      	ldr	r3, [pc, #4]	; (1a001d4c <vTaskMissedYield+0x8>)
1a001d46:	2201      	movs	r2, #1
1a001d48:	601a      	str	r2, [r3, #0]
}
1a001d4a:	4770      	bx	lr
1a001d4c:	10002a4c 	.word	0x10002a4c

1a001d50 <uxTaskGetStackHighWaterMark>:
	{
1a001d50:	b508      	push	{r3, lr}
		pxTCB = prvGetTCBFromHandle( xTask );
1a001d52:	4603      	mov	r3, r0
1a001d54:	b118      	cbz	r0, 1a001d5e <uxTaskGetStackHighWaterMark+0xe>
		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
1a001d56:	6b18      	ldr	r0, [r3, #48]	; 0x30
1a001d58:	f7ff fb6a 	bl	1a001430 <prvTaskCheckFreeStackSpace>
	}
1a001d5c:	bd08      	pop	{r3, pc}
		pxTCB = prvGetTCBFromHandle( xTask );
1a001d5e:	4b01      	ldr	r3, [pc, #4]	; (1a001d64 <uxTaskGetStackHighWaterMark+0x14>)
1a001d60:	681b      	ldr	r3, [r3, #0]
1a001d62:	e7f8      	b.n	1a001d56 <uxTaskGetStackHighWaterMark+0x6>
1a001d64:	10002928 	.word	0x10002928

1a001d68 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
1a001d68:	4b05      	ldr	r3, [pc, #20]	; (1a001d80 <xTaskGetSchedulerState+0x18>)
1a001d6a:	681b      	ldr	r3, [r3, #0]
1a001d6c:	b133      	cbz	r3, 1a001d7c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001d6e:	4b05      	ldr	r3, [pc, #20]	; (1a001d84 <xTaskGetSchedulerState+0x1c>)
1a001d70:	681b      	ldr	r3, [r3, #0]
1a001d72:	b10b      	cbz	r3, 1a001d78 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
1a001d74:	2000      	movs	r0, #0
	}
1a001d76:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
1a001d78:	2002      	movs	r0, #2
1a001d7a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
1a001d7c:	2001      	movs	r0, #1
1a001d7e:	4770      	bx	lr
1a001d80:	10002a1c 	.word	0x10002a1c
1a001d84:	100029cc 	.word	0x100029cc

1a001d88 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
1a001d88:	2800      	cmp	r0, #0
1a001d8a:	d049      	beq.n	1a001e20 <xTaskPriorityDisinherit+0x98>
	{
1a001d8c:	b538      	push	{r3, r4, r5, lr}
1a001d8e:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
1a001d90:	4a26      	ldr	r2, [pc, #152]	; (1a001e2c <xTaskPriorityDisinherit+0xa4>)
1a001d92:	6812      	ldr	r2, [r2, #0]
1a001d94:	4282      	cmp	r2, r0
1a001d96:	d008      	beq.n	1a001daa <xTaskPriorityDisinherit+0x22>
1a001d98:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d9c:	f383 8811 	msr	BASEPRI, r3
1a001da0:	f3bf 8f6f 	isb	sy
1a001da4:	f3bf 8f4f 	dsb	sy
1a001da8:	e7fe      	b.n	1a001da8 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a001daa:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a001dac:	b942      	cbnz	r2, 1a001dc0 <xTaskPriorityDisinherit+0x38>
1a001dae:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001db2:	f383 8811 	msr	BASEPRI, r3
1a001db6:	f3bf 8f6f 	isb	sy
1a001dba:	f3bf 8f4f 	dsb	sy
1a001dbe:	e7fe      	b.n	1a001dbe <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a001dc0:	3a01      	subs	r2, #1
1a001dc2:	6542      	str	r2, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a001dc4:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a001dc6:	6d21      	ldr	r1, [r4, #80]	; 0x50
1a001dc8:	4288      	cmp	r0, r1
1a001dca:	d02b      	beq.n	1a001e24 <xTaskPriorityDisinherit+0x9c>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a001dcc:	bb62      	cbnz	r2, 1a001e28 <xTaskPriorityDisinherit+0xa0>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001dce:	1d25      	adds	r5, r4, #4
1a001dd0:	4628      	mov	r0, r5
1a001dd2:	f7ff fafe 	bl	1a0013d2 <uxListRemove>
1a001dd6:	b970      	cbnz	r0, 1a001df6 <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a001dd8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001dda:	2314      	movs	r3, #20
1a001ddc:	fb03 f302 	mul.w	r3, r3, r2
1a001de0:	4913      	ldr	r1, [pc, #76]	; (1a001e30 <xTaskPriorityDisinherit+0xa8>)
1a001de2:	58cb      	ldr	r3, [r1, r3]
1a001de4:	b93b      	cbnz	r3, 1a001df6 <xTaskPriorityDisinherit+0x6e>
1a001de6:	2301      	movs	r3, #1
1a001de8:	fa03 f202 	lsl.w	r2, r3, r2
1a001dec:	4911      	ldr	r1, [pc, #68]	; (1a001e34 <xTaskPriorityDisinherit+0xac>)
1a001dee:	680b      	ldr	r3, [r1, #0]
1a001df0:	ea23 0302 	bic.w	r3, r3, r2
1a001df4:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a001df6:	6d23      	ldr	r3, [r4, #80]	; 0x50
1a001df8:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001dfa:	f1c3 0207 	rsb	r2, r3, #7
1a001dfe:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a001e00:	2401      	movs	r4, #1
1a001e02:	fa04 f203 	lsl.w	r2, r4, r3
1a001e06:	490b      	ldr	r1, [pc, #44]	; (1a001e34 <xTaskPriorityDisinherit+0xac>)
1a001e08:	6808      	ldr	r0, [r1, #0]
1a001e0a:	4302      	orrs	r2, r0
1a001e0c:	600a      	str	r2, [r1, #0]
1a001e0e:	4629      	mov	r1, r5
1a001e10:	4a07      	ldr	r2, [pc, #28]	; (1a001e30 <xTaskPriorityDisinherit+0xa8>)
1a001e12:	2014      	movs	r0, #20
1a001e14:	fb00 2003 	mla	r0, r0, r3, r2
1a001e18:	f7ff fab5 	bl	1a001386 <vListInsertEnd>
					xReturn = pdTRUE;
1a001e1c:	4620      	mov	r0, r4
	}
1a001e1e:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
1a001e20:	2000      	movs	r0, #0
	}
1a001e22:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
1a001e24:	2000      	movs	r0, #0
1a001e26:	e7fa      	b.n	1a001e1e <xTaskPriorityDisinherit+0x96>
1a001e28:	2000      	movs	r0, #0
		return xReturn;
1a001e2a:	e7f8      	b.n	1a001e1e <xTaskPriorityDisinherit+0x96>
1a001e2c:	10002928 	.word	0x10002928
1a001e30:	10002934 	.word	0x10002934
1a001e34:	100029d4 	.word	0x100029d4

1a001e38 <xTaskNotifyWait>:
	{
1a001e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a001e3a:	4607      	mov	r7, r0
1a001e3c:	460d      	mov	r5, r1
1a001e3e:	4614      	mov	r4, r2
1a001e40:	461e      	mov	r6, r3
		taskENTER_CRITICAL();
1a001e42:	f000 fb9f 	bl	1a002584 <vPortEnterCritical>
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
1a001e46:	4b20      	ldr	r3, [pc, #128]	; (1a001ec8 <xTaskNotifyWait+0x90>)
1a001e48:	681b      	ldr	r3, [r3, #0]
1a001e4a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
1a001e4e:	b2db      	uxtb	r3, r3
1a001e50:	2b02      	cmp	r3, #2
1a001e52:	d00a      	beq.n	1a001e6a <xTaskNotifyWait+0x32>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
1a001e54:	4b1c      	ldr	r3, [pc, #112]	; (1a001ec8 <xTaskNotifyWait+0x90>)
1a001e56:	681a      	ldr	r2, [r3, #0]
1a001e58:	6d90      	ldr	r0, [r2, #88]	; 0x58
1a001e5a:	ea20 0007 	bic.w	r0, r0, r7
1a001e5e:	6590      	str	r0, [r2, #88]	; 0x58
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
1a001e60:	681b      	ldr	r3, [r3, #0]
1a001e62:	2201      	movs	r2, #1
1a001e64:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
				if( xTicksToWait > ( TickType_t ) 0 )
1a001e68:	b9ce      	cbnz	r6, 1a001e9e <xTaskNotifyWait+0x66>
		taskEXIT_CRITICAL();
1a001e6a:	f000 fbad 	bl	1a0025c8 <vPortExitCritical>
		taskENTER_CRITICAL();
1a001e6e:	f000 fb89 	bl	1a002584 <vPortEnterCritical>
			if( pulNotificationValue != NULL )
1a001e72:	b11c      	cbz	r4, 1a001e7c <xTaskNotifyWait+0x44>
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
1a001e74:	4b14      	ldr	r3, [pc, #80]	; (1a001ec8 <xTaskNotifyWait+0x90>)
1a001e76:	681b      	ldr	r3, [r3, #0]
1a001e78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
1a001e7a:	6023      	str	r3, [r4, #0]
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
1a001e7c:	4b12      	ldr	r3, [pc, #72]	; (1a001ec8 <xTaskNotifyWait+0x90>)
1a001e7e:	681b      	ldr	r3, [r3, #0]
1a001e80:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
1a001e84:	b2db      	uxtb	r3, r3
1a001e86:	2b02      	cmp	r3, #2
1a001e88:	d016      	beq.n	1a001eb8 <xTaskNotifyWait+0x80>
				xReturn = pdFALSE;
1a001e8a:	2400      	movs	r4, #0
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a001e8c:	4b0e      	ldr	r3, [pc, #56]	; (1a001ec8 <xTaskNotifyWait+0x90>)
1a001e8e:	681b      	ldr	r3, [r3, #0]
1a001e90:	2200      	movs	r2, #0
1a001e92:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
		taskEXIT_CRITICAL();
1a001e96:	f000 fb97 	bl	1a0025c8 <vPortExitCritical>
	}
1a001e9a:	4620      	mov	r0, r4
1a001e9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a001e9e:	4611      	mov	r1, r2
1a001ea0:	4630      	mov	r0, r6
1a001ea2:	f7ff fc0f 	bl	1a0016c4 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
1a001ea6:	4b09      	ldr	r3, [pc, #36]	; (1a001ecc <xTaskNotifyWait+0x94>)
1a001ea8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001eac:	601a      	str	r2, [r3, #0]
1a001eae:	f3bf 8f4f 	dsb	sy
1a001eb2:	f3bf 8f6f 	isb	sy
1a001eb6:	e7d8      	b.n	1a001e6a <xTaskNotifyWait+0x32>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
1a001eb8:	4b03      	ldr	r3, [pc, #12]	; (1a001ec8 <xTaskNotifyWait+0x90>)
1a001eba:	681a      	ldr	r2, [r3, #0]
1a001ebc:	6d93      	ldr	r3, [r2, #88]	; 0x58
1a001ebe:	ea23 0505 	bic.w	r5, r3, r5
1a001ec2:	6595      	str	r5, [r2, #88]	; 0x58
				xReturn = pdTRUE;
1a001ec4:	2401      	movs	r4, #1
1a001ec6:	e7e1      	b.n	1a001e8c <xTaskNotifyWait+0x54>
1a001ec8:	10002928 	.word	0x10002928
1a001ecc:	e000ed04 	.word	0xe000ed04

1a001ed0 <xTaskGenericNotifyFromISR>:
	{
1a001ed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001ed4:	9e08      	ldr	r6, [sp, #32]
		configASSERT( xTaskToNotify );
1a001ed6:	b940      	cbnz	r0, 1a001eea <xTaskGenericNotifyFromISR+0x1a>
1a001ed8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001edc:	f383 8811 	msr	BASEPRI, r3
1a001ee0:	f3bf 8f6f 	isb	sy
1a001ee4:	f3bf 8f4f 	dsb	sy
1a001ee8:	e7fe      	b.n	1a001ee8 <xTaskGenericNotifyFromISR+0x18>
1a001eea:	4604      	mov	r4, r0
1a001eec:	4699      	mov	r9, r3
1a001eee:	4615      	mov	r5, r2
1a001ef0:	4688      	mov	r8, r1
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a001ef2:	f000 fc71 	bl	1a0027d8 <vPortValidateInterruptPriority>
	__asm volatile
1a001ef6:	f3ef 8711 	mrs	r7, BASEPRI
1a001efa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001efe:	f383 8811 	msr	BASEPRI, r3
1a001f02:	f3bf 8f6f 	isb	sy
1a001f06:	f3bf 8f4f 	dsb	sy
			if( pulPreviousNotificationValue != NULL )
1a001f0a:	f1b9 0f00 	cmp.w	r9, #0
1a001f0e:	d002      	beq.n	1a001f16 <xTaskGenericNotifyFromISR+0x46>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
1a001f10:	6da3      	ldr	r3, [r4, #88]	; 0x58
1a001f12:	f8c9 3000 	str.w	r3, [r9]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
1a001f16:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
1a001f1a:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
1a001f1c:	2202      	movs	r2, #2
1a001f1e:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
			switch( eAction )
1a001f22:	1e6a      	subs	r2, r5, #1
1a001f24:	2a03      	cmp	r2, #3
1a001f26:	d81e      	bhi.n	1a001f66 <xTaskGenericNotifyFromISR+0x96>
1a001f28:	e8df f002 	tbb	[pc, r2]
1a001f2c:	17130e02 	.word	0x17130e02
					pxTCB->ulNotifiedValue |= ulValue;
1a001f30:	6da2      	ldr	r2, [r4, #88]	; 0x58
1a001f32:	ea42 0208 	orr.w	r2, r2, r8
1a001f36:	65a2      	str	r2, [r4, #88]	; 0x58
	BaseType_t xReturn = pdPASS;
1a001f38:	2501      	movs	r5, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
1a001f3a:	2b01      	cmp	r3, #1
1a001f3c:	d017      	beq.n	1a001f6e <xTaskGenericNotifyFromISR+0x9e>
	__asm volatile
1a001f3e:	f387 8811 	msr	BASEPRI, r7
	}
1a001f42:	4628      	mov	r0, r5
1a001f44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					( pxTCB->ulNotifiedValue )++;
1a001f48:	6da2      	ldr	r2, [r4, #88]	; 0x58
1a001f4a:	3201      	adds	r2, #1
1a001f4c:	65a2      	str	r2, [r4, #88]	; 0x58
	BaseType_t xReturn = pdPASS;
1a001f4e:	2501      	movs	r5, #1
					break;
1a001f50:	e7f3      	b.n	1a001f3a <xTaskGenericNotifyFromISR+0x6a>
					pxTCB->ulNotifiedValue = ulValue;
1a001f52:	f8c4 8058 	str.w	r8, [r4, #88]	; 0x58
	BaseType_t xReturn = pdPASS;
1a001f56:	2501      	movs	r5, #1
					break;
1a001f58:	e7ef      	b.n	1a001f3a <xTaskGenericNotifyFromISR+0x6a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
1a001f5a:	2b02      	cmp	r3, #2
1a001f5c:	d005      	beq.n	1a001f6a <xTaskGenericNotifyFromISR+0x9a>
						pxTCB->ulNotifiedValue = ulValue;
1a001f5e:	f8c4 8058 	str.w	r8, [r4, #88]	; 0x58
	BaseType_t xReturn = pdPASS;
1a001f62:	2501      	movs	r5, #1
1a001f64:	e7e9      	b.n	1a001f3a <xTaskGenericNotifyFromISR+0x6a>
1a001f66:	2501      	movs	r5, #1
1a001f68:	e7e7      	b.n	1a001f3a <xTaskGenericNotifyFromISR+0x6a>
						xReturn = pdFAIL;
1a001f6a:	2500      	movs	r5, #0
1a001f6c:	e7e5      	b.n	1a001f3a <xTaskGenericNotifyFromISR+0x6a>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
1a001f6e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
1a001f70:	b143      	cbz	r3, 1a001f84 <xTaskGenericNotifyFromISR+0xb4>
	__asm volatile
1a001f72:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f76:	f383 8811 	msr	BASEPRI, r3
1a001f7a:	f3bf 8f6f 	isb	sy
1a001f7e:	f3bf 8f4f 	dsb	sy
1a001f82:	e7fe      	b.n	1a001f82 <xTaskGenericNotifyFromISR+0xb2>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001f84:	4b14      	ldr	r3, [pc, #80]	; (1a001fd8 <xTaskGenericNotifyFromISR+0x108>)
1a001f86:	681b      	ldr	r3, [r3, #0]
1a001f88:	b9e3      	cbnz	r3, 1a001fc4 <xTaskGenericNotifyFromISR+0xf4>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001f8a:	f104 0804 	add.w	r8, r4, #4
1a001f8e:	4640      	mov	r0, r8
1a001f90:	f7ff fa1f 	bl	1a0013d2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001f94:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001f96:	2301      	movs	r3, #1
1a001f98:	4093      	lsls	r3, r2
1a001f9a:	4910      	ldr	r1, [pc, #64]	; (1a001fdc <xTaskGenericNotifyFromISR+0x10c>)
1a001f9c:	6808      	ldr	r0, [r1, #0]
1a001f9e:	4303      	orrs	r3, r0
1a001fa0:	600b      	str	r3, [r1, #0]
1a001fa2:	4641      	mov	r1, r8
1a001fa4:	4b0e      	ldr	r3, [pc, #56]	; (1a001fe0 <xTaskGenericNotifyFromISR+0x110>)
1a001fa6:	2014      	movs	r0, #20
1a001fa8:	fb00 3002 	mla	r0, r0, r2, r3
1a001fac:	f7ff f9eb 	bl	1a001386 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
1a001fb0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001fb2:	4b0c      	ldr	r3, [pc, #48]	; (1a001fe4 <xTaskGenericNotifyFromISR+0x114>)
1a001fb4:	681b      	ldr	r3, [r3, #0]
1a001fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001fb8:	429a      	cmp	r2, r3
1a001fba:	d9c0      	bls.n	1a001f3e <xTaskGenericNotifyFromISR+0x6e>
					if( pxHigherPriorityTaskWoken != NULL )
1a001fbc:	b146      	cbz	r6, 1a001fd0 <xTaskGenericNotifyFromISR+0x100>
						*pxHigherPriorityTaskWoken = pdTRUE;
1a001fbe:	2301      	movs	r3, #1
1a001fc0:	6033      	str	r3, [r6, #0]
1a001fc2:	e7bc      	b.n	1a001f3e <xTaskGenericNotifyFromISR+0x6e>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
1a001fc4:	f104 0118 	add.w	r1, r4, #24
1a001fc8:	4807      	ldr	r0, [pc, #28]	; (1a001fe8 <xTaskGenericNotifyFromISR+0x118>)
1a001fca:	f7ff f9dc 	bl	1a001386 <vListInsertEnd>
1a001fce:	e7ef      	b.n	1a001fb0 <xTaskGenericNotifyFromISR+0xe0>
						xYieldPending = pdTRUE;
1a001fd0:	4b06      	ldr	r3, [pc, #24]	; (1a001fec <xTaskGenericNotifyFromISR+0x11c>)
1a001fd2:	2201      	movs	r2, #1
1a001fd4:	601a      	str	r2, [r3, #0]
1a001fd6:	e7b2      	b.n	1a001f3e <xTaskGenericNotifyFromISR+0x6e>
1a001fd8:	100029cc 	.word	0x100029cc
1a001fdc:	100029d4 	.word	0x100029d4
1a001fe0:	10002934 	.word	0x10002934
1a001fe4:	10002928 	.word	0x10002928
1a001fe8:	10002a08 	.word	0x10002a08
1a001fec:	10002a4c 	.word	0x10002a4c

1a001ff0 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a001ff0:	4b06      	ldr	r3, [pc, #24]	; (1a00200c <prvGetNextExpireTime+0x1c>)
1a001ff2:	681a      	ldr	r2, [r3, #0]
1a001ff4:	6813      	ldr	r3, [r2, #0]
1a001ff6:	fab3 f383 	clz	r3, r3
1a001ffa:	095b      	lsrs	r3, r3, #5
1a001ffc:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a001ffe:	b913      	cbnz	r3, 1a002006 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002000:	68d3      	ldr	r3, [r2, #12]
1a002002:	6818      	ldr	r0, [r3, #0]
1a002004:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a002006:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a002008:	4770      	bx	lr
1a00200a:	bf00      	nop
1a00200c:	10002a50 	.word	0x10002a50

1a002010 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a002010:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a002012:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a002014:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a002016:	4291      	cmp	r1, r2
1a002018:	d80c      	bhi.n	1a002034 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00201a:	1ad2      	subs	r2, r2, r3
1a00201c:	6983      	ldr	r3, [r0, #24]
1a00201e:	429a      	cmp	r2, r3
1a002020:	d301      	bcc.n	1a002026 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a002022:	2001      	movs	r0, #1
1a002024:	e010      	b.n	1a002048 <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a002026:	1d01      	adds	r1, r0, #4
1a002028:	4b09      	ldr	r3, [pc, #36]	; (1a002050 <prvInsertTimerInActiveList+0x40>)
1a00202a:	6818      	ldr	r0, [r3, #0]
1a00202c:	f7ff f9b7 	bl	1a00139e <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a002030:	2000      	movs	r0, #0
1a002032:	e009      	b.n	1a002048 <prvInsertTimerInActiveList+0x38>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a002034:	429a      	cmp	r2, r3
1a002036:	d201      	bcs.n	1a00203c <prvInsertTimerInActiveList+0x2c>
1a002038:	4299      	cmp	r1, r3
1a00203a:	d206      	bcs.n	1a00204a <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a00203c:	1d01      	adds	r1, r0, #4
1a00203e:	4b05      	ldr	r3, [pc, #20]	; (1a002054 <prvInsertTimerInActiveList+0x44>)
1a002040:	6818      	ldr	r0, [r3, #0]
1a002042:	f7ff f9ac 	bl	1a00139e <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a002046:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
1a002048:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
1a00204a:	2001      	movs	r0, #1
	return xProcessTimerNow;
1a00204c:	e7fc      	b.n	1a002048 <prvInsertTimerInActiveList+0x38>
1a00204e:	bf00      	nop
1a002050:	10002a54 	.word	0x10002a54
1a002054:	10002a50 	.word	0x10002a50

1a002058 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a002058:	b530      	push	{r4, r5, lr}
1a00205a:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a00205c:	f000 fa92 	bl	1a002584 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a002060:	4b11      	ldr	r3, [pc, #68]	; (1a0020a8 <prvCheckForValidListAndQueue+0x50>)
1a002062:	681b      	ldr	r3, [r3, #0]
1a002064:	b11b      	cbz	r3, 1a00206e <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a002066:	f000 faaf 	bl	1a0025c8 <vPortExitCritical>
}
1a00206a:	b003      	add	sp, #12
1a00206c:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
1a00206e:	4d0f      	ldr	r5, [pc, #60]	; (1a0020ac <prvCheckForValidListAndQueue+0x54>)
1a002070:	4628      	mov	r0, r5
1a002072:	f7ff f97a 	bl	1a00136a <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a002076:	4c0e      	ldr	r4, [pc, #56]	; (1a0020b0 <prvCheckForValidListAndQueue+0x58>)
1a002078:	4620      	mov	r0, r4
1a00207a:	f7ff f976 	bl	1a00136a <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a00207e:	4b0d      	ldr	r3, [pc, #52]	; (1a0020b4 <prvCheckForValidListAndQueue+0x5c>)
1a002080:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a002082:	4b0d      	ldr	r3, [pc, #52]	; (1a0020b8 <prvCheckForValidListAndQueue+0x60>)
1a002084:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a002086:	2300      	movs	r3, #0
1a002088:	9300      	str	r3, [sp, #0]
1a00208a:	4b0c      	ldr	r3, [pc, #48]	; (1a0020bc <prvCheckForValidListAndQueue+0x64>)
1a00208c:	4a0c      	ldr	r2, [pc, #48]	; (1a0020c0 <prvCheckForValidListAndQueue+0x68>)
1a00208e:	2110      	movs	r1, #16
1a002090:	200a      	movs	r0, #10
1a002092:	f7fe fed6 	bl	1a000e42 <xQueueGenericCreateStatic>
1a002096:	4b04      	ldr	r3, [pc, #16]	; (1a0020a8 <prvCheckForValidListAndQueue+0x50>)
1a002098:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
1a00209a:	2800      	cmp	r0, #0
1a00209c:	d0e3      	beq.n	1a002066 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a00209e:	4909      	ldr	r1, [pc, #36]	; (1a0020c4 <prvCheckForValidListAndQueue+0x6c>)
1a0020a0:	f7ff f926 	bl	1a0012f0 <vQueueAddToRegistry>
1a0020a4:	e7df      	b.n	1a002066 <prvCheckForValidListAndQueue+0xe>
1a0020a6:	bf00      	nop
1a0020a8:	10002b74 	.word	0x10002b74
1a0020ac:	10002af8 	.word	0x10002af8
1a0020b0:	10002b0c 	.word	0x10002b0c
1a0020b4:	10002a50 	.word	0x10002a50
1a0020b8:	10002a54 	.word	0x10002a54
1a0020bc:	10002b24 	.word	0x10002b24
1a0020c0:	10002a58 	.word	0x10002a58
1a0020c4:	1a004ae4 	.word	0x1a004ae4

1a0020c8 <prvInitialiseNewTimer>:
{
1a0020c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0020cc:	9c07      	ldr	r4, [sp, #28]
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
1a0020ce:	b941      	cbnz	r1, 1a0020e2 <prvInitialiseNewTimer+0x1a>
1a0020d0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0020d4:	f383 8811 	msr	BASEPRI, r3
1a0020d8:	f3bf 8f6f 	isb	sy
1a0020dc:	f3bf 8f4f 	dsb	sy
1a0020e0:	e7fe      	b.n	1a0020e0 <prvInitialiseNewTimer+0x18>
1a0020e2:	460f      	mov	r7, r1
	if( pxNewTimer != NULL )
1a0020e4:	b174      	cbz	r4, 1a002104 <prvInitialiseNewTimer+0x3c>
1a0020e6:	461d      	mov	r5, r3
1a0020e8:	4616      	mov	r6, r2
1a0020ea:	4680      	mov	r8, r0
		prvCheckForValidListAndQueue();
1a0020ec:	f7ff ffb4 	bl	1a002058 <prvCheckForValidListAndQueue>
		pxNewTimer->pcTimerName = pcTimerName;
1a0020f0:	f8c4 8000 	str.w	r8, [r4]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
1a0020f4:	61a7      	str	r7, [r4, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
1a0020f6:	61e6      	str	r6, [r4, #28]
		pxNewTimer->pvTimerID = pvTimerID;
1a0020f8:	6225      	str	r5, [r4, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
1a0020fa:	9b06      	ldr	r3, [sp, #24]
1a0020fc:	6263      	str	r3, [r4, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
1a0020fe:	1d20      	adds	r0, r4, #4
1a002100:	f7ff f93e 	bl	1a001380 <vListInitialiseItem>
}
1a002104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

1a002108 <xTimerCreateTimerTask>:
{
1a002108:	b510      	push	{r4, lr}
1a00210a:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
1a00210c:	f7ff ffa4 	bl	1a002058 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
1a002110:	4b12      	ldr	r3, [pc, #72]	; (1a00215c <xTimerCreateTimerTask+0x54>)
1a002112:	681b      	ldr	r3, [r3, #0]
1a002114:	b1cb      	cbz	r3, 1a00214a <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a002116:	2400      	movs	r4, #0
1a002118:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a00211a:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a00211c:	aa07      	add	r2, sp, #28
1a00211e:	a906      	add	r1, sp, #24
1a002120:	a805      	add	r0, sp, #20
1a002122:	f7ff f977 	bl	1a001414 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a002126:	9b05      	ldr	r3, [sp, #20]
1a002128:	9302      	str	r3, [sp, #8]
1a00212a:	9b06      	ldr	r3, [sp, #24]
1a00212c:	9301      	str	r3, [sp, #4]
1a00212e:	2304      	movs	r3, #4
1a002130:	9300      	str	r3, [sp, #0]
1a002132:	4623      	mov	r3, r4
1a002134:	9a07      	ldr	r2, [sp, #28]
1a002136:	490a      	ldr	r1, [pc, #40]	; (1a002160 <xTimerCreateTimerTask+0x58>)
1a002138:	480a      	ldr	r0, [pc, #40]	; (1a002164 <xTimerCreateTimerTask+0x5c>)
1a00213a:	f7ff fb0f 	bl	1a00175c <xTaskCreateStatic>
1a00213e:	4b0a      	ldr	r3, [pc, #40]	; (1a002168 <xTimerCreateTimerTask+0x60>)
1a002140:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
1a002142:	b110      	cbz	r0, 1a00214a <xTimerCreateTimerTask+0x42>
}
1a002144:	2001      	movs	r0, #1
1a002146:	b008      	add	sp, #32
1a002148:	bd10      	pop	{r4, pc}
1a00214a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00214e:	f383 8811 	msr	BASEPRI, r3
1a002152:	f3bf 8f6f 	isb	sy
1a002156:	f3bf 8f4f 	dsb	sy
1a00215a:	e7fe      	b.n	1a00215a <xTimerCreateTimerTask+0x52>
1a00215c:	10002b74 	.word	0x10002b74
1a002160:	1a004aec 	.word	0x1a004aec
1a002164:	1a002499 	.word	0x1a002499
1a002168:	10002b78 	.word	0x10002b78

1a00216c <xTimerCreateStatic>:
	{
1a00216c:	b530      	push	{r4, r5, lr}
1a00216e:	b085      	sub	sp, #20
1a002170:	9c09      	ldr	r4, [sp, #36]	; 0x24
			volatile size_t xSize = sizeof( StaticTimer_t );
1a002172:	2530      	movs	r5, #48	; 0x30
1a002174:	9503      	str	r5, [sp, #12]
			configASSERT( xSize == sizeof( Timer_t ) );
1a002176:	9d03      	ldr	r5, [sp, #12]
1a002178:	2d30      	cmp	r5, #48	; 0x30
1a00217a:	d008      	beq.n	1a00218e <xTimerCreateStatic+0x22>
1a00217c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002180:	f383 8811 	msr	BASEPRI, r3
1a002184:	f3bf 8f6f 	isb	sy
1a002188:	f3bf 8f4f 	dsb	sy
1a00218c:	e7fe      	b.n	1a00218c <xTimerCreateStatic+0x20>
		configASSERT( pxTimerBuffer );
1a00218e:	b944      	cbnz	r4, 1a0021a2 <xTimerCreateStatic+0x36>
1a002190:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002194:	f383 8811 	msr	BASEPRI, r3
1a002198:	f3bf 8f6f 	isb	sy
1a00219c:	f3bf 8f4f 	dsb	sy
1a0021a0:	e7fe      	b.n	1a0021a0 <xTimerCreateStatic+0x34>
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
1a0021a2:	9401      	str	r4, [sp, #4]
1a0021a4:	9d08      	ldr	r5, [sp, #32]
1a0021a6:	9500      	str	r5, [sp, #0]
1a0021a8:	f7ff ff8e 	bl	1a0020c8 <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
1a0021ac:	2301      	movs	r3, #1
1a0021ae:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	}
1a0021b2:	4620      	mov	r0, r4
1a0021b4:	b005      	add	sp, #20
1a0021b6:	bd30      	pop	{r4, r5, pc}

1a0021b8 <xTimerGenericCommand>:
	configASSERT( xTimer );
1a0021b8:	b1c8      	cbz	r0, 1a0021ee <xTimerGenericCommand+0x36>
{
1a0021ba:	b530      	push	{r4, r5, lr}
1a0021bc:	b085      	sub	sp, #20
1a0021be:	4615      	mov	r5, r2
1a0021c0:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
1a0021c2:	4a17      	ldr	r2, [pc, #92]	; (1a002220 <xTimerGenericCommand+0x68>)
1a0021c4:	6810      	ldr	r0, [r2, #0]
1a0021c6:	b340      	cbz	r0, 1a00221a <xTimerGenericCommand+0x62>
1a0021c8:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
1a0021ca:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a0021cc:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a0021ce:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a0021d0:	2905      	cmp	r1, #5
1a0021d2:	dc1d      	bgt.n	1a002210 <xTimerGenericCommand+0x58>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a0021d4:	f7ff fdc8 	bl	1a001d68 <xTaskGetSchedulerState>
1a0021d8:	2802      	cmp	r0, #2
1a0021da:	d011      	beq.n	1a002200 <xTimerGenericCommand+0x48>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a0021dc:	2300      	movs	r3, #0
1a0021de:	461a      	mov	r2, r3
1a0021e0:	4669      	mov	r1, sp
1a0021e2:	480f      	ldr	r0, [pc, #60]	; (1a002220 <xTimerGenericCommand+0x68>)
1a0021e4:	6800      	ldr	r0, [r0, #0]
1a0021e6:	f7fe fe9b 	bl	1a000f20 <xQueueGenericSend>
}
1a0021ea:	b005      	add	sp, #20
1a0021ec:	bd30      	pop	{r4, r5, pc}
1a0021ee:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0021f2:	f383 8811 	msr	BASEPRI, r3
1a0021f6:	f3bf 8f6f 	isb	sy
1a0021fa:	f3bf 8f4f 	dsb	sy
1a0021fe:	e7fe      	b.n	1a0021fe <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a002200:	2300      	movs	r3, #0
1a002202:	9a08      	ldr	r2, [sp, #32]
1a002204:	4669      	mov	r1, sp
1a002206:	4806      	ldr	r0, [pc, #24]	; (1a002220 <xTimerGenericCommand+0x68>)
1a002208:	6800      	ldr	r0, [r0, #0]
1a00220a:	f7fe fe89 	bl	1a000f20 <xQueueGenericSend>
1a00220e:	e7ec      	b.n	1a0021ea <xTimerGenericCommand+0x32>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a002210:	2300      	movs	r3, #0
1a002212:	4669      	mov	r1, sp
1a002214:	f7fe ff59 	bl	1a0010ca <xQueueGenericSendFromISR>
1a002218:	e7e7      	b.n	1a0021ea <xTimerGenericCommand+0x32>
BaseType_t xReturn = pdFAIL;
1a00221a:	2000      	movs	r0, #0
	return xReturn;
1a00221c:	e7e5      	b.n	1a0021ea <xTimerGenericCommand+0x32>
1a00221e:	bf00      	nop
1a002220:	10002b74 	.word	0x10002b74

1a002224 <prvSwitchTimerLists>:
{
1a002224:	b570      	push	{r4, r5, r6, lr}
1a002226:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a002228:	4b1a      	ldr	r3, [pc, #104]	; (1a002294 <prvSwitchTimerLists+0x70>)
1a00222a:	681b      	ldr	r3, [r3, #0]
1a00222c:	681a      	ldr	r2, [r3, #0]
1a00222e:	b352      	cbz	r2, 1a002286 <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002230:	68db      	ldr	r3, [r3, #12]
1a002232:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002234:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a002236:	1d25      	adds	r5, r4, #4
1a002238:	4628      	mov	r0, r5
1a00223a:	f7ff f8ca 	bl	1a0013d2 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a00223e:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a002240:	4620      	mov	r0, r4
1a002242:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a002244:	69e3      	ldr	r3, [r4, #28]
1a002246:	2b01      	cmp	r3, #1
1a002248:	d1ee      	bne.n	1a002228 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a00224a:	69a3      	ldr	r3, [r4, #24]
1a00224c:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a00224e:	429e      	cmp	r6, r3
1a002250:	d207      	bcs.n	1a002262 <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a002252:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a002254:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a002256:	4629      	mov	r1, r5
1a002258:	4b0e      	ldr	r3, [pc, #56]	; (1a002294 <prvSwitchTimerLists+0x70>)
1a00225a:	6818      	ldr	r0, [r3, #0]
1a00225c:	f7ff f89f 	bl	1a00139e <vListInsert>
1a002260:	e7e2      	b.n	1a002228 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a002262:	2100      	movs	r1, #0
1a002264:	9100      	str	r1, [sp, #0]
1a002266:	460b      	mov	r3, r1
1a002268:	4632      	mov	r2, r6
1a00226a:	4620      	mov	r0, r4
1a00226c:	f7ff ffa4 	bl	1a0021b8 <xTimerGenericCommand>
				configASSERT( xResult );
1a002270:	2800      	cmp	r0, #0
1a002272:	d1d9      	bne.n	1a002228 <prvSwitchTimerLists+0x4>
1a002274:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002278:	f383 8811 	msr	BASEPRI, r3
1a00227c:	f3bf 8f6f 	isb	sy
1a002280:	f3bf 8f4f 	dsb	sy
1a002284:	e7fe      	b.n	1a002284 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
1a002286:	4a04      	ldr	r2, [pc, #16]	; (1a002298 <prvSwitchTimerLists+0x74>)
1a002288:	6810      	ldr	r0, [r2, #0]
1a00228a:	4902      	ldr	r1, [pc, #8]	; (1a002294 <prvSwitchTimerLists+0x70>)
1a00228c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a00228e:	6013      	str	r3, [r2, #0]
}
1a002290:	b002      	add	sp, #8
1a002292:	bd70      	pop	{r4, r5, r6, pc}
1a002294:	10002a50 	.word	0x10002a50
1a002298:	10002a54 	.word	0x10002a54

1a00229c <prvSampleTimeNow>:
{
1a00229c:	b538      	push	{r3, r4, r5, lr}
1a00229e:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
1a0022a0:	f7ff fb1a 	bl	1a0018d8 <xTaskGetTickCount>
1a0022a4:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
1a0022a6:	4b07      	ldr	r3, [pc, #28]	; (1a0022c4 <prvSampleTimeNow+0x28>)
1a0022a8:	681b      	ldr	r3, [r3, #0]
1a0022aa:	4283      	cmp	r3, r0
1a0022ac:	d805      	bhi.n	1a0022ba <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
1a0022ae:	2300      	movs	r3, #0
1a0022b0:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
1a0022b2:	4b04      	ldr	r3, [pc, #16]	; (1a0022c4 <prvSampleTimeNow+0x28>)
1a0022b4:	601c      	str	r4, [r3, #0]
}
1a0022b6:	4620      	mov	r0, r4
1a0022b8:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
1a0022ba:	f7ff ffb3 	bl	1a002224 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a0022be:	2301      	movs	r3, #1
1a0022c0:	602b      	str	r3, [r5, #0]
1a0022c2:	e7f6      	b.n	1a0022b2 <prvSampleTimeNow+0x16>
1a0022c4:	10002b20 	.word	0x10002b20

1a0022c8 <prvProcessExpiredTimer>:
{
1a0022c8:	b570      	push	{r4, r5, r6, lr}
1a0022ca:	b082      	sub	sp, #8
1a0022cc:	4605      	mov	r5, r0
1a0022ce:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a0022d0:	4b14      	ldr	r3, [pc, #80]	; (1a002324 <prvProcessExpiredTimer+0x5c>)
1a0022d2:	681b      	ldr	r3, [r3, #0]
1a0022d4:	68db      	ldr	r3, [r3, #12]
1a0022d6:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a0022d8:	1d20      	adds	r0, r4, #4
1a0022da:	f7ff f87a 	bl	1a0013d2 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a0022de:	69e3      	ldr	r3, [r4, #28]
1a0022e0:	2b01      	cmp	r3, #1
1a0022e2:	d004      	beq.n	1a0022ee <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a0022e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a0022e6:	4620      	mov	r0, r4
1a0022e8:	4798      	blx	r3
}
1a0022ea:	b002      	add	sp, #8
1a0022ec:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a0022ee:	69a1      	ldr	r1, [r4, #24]
1a0022f0:	462b      	mov	r3, r5
1a0022f2:	4632      	mov	r2, r6
1a0022f4:	4429      	add	r1, r5
1a0022f6:	4620      	mov	r0, r4
1a0022f8:	f7ff fe8a 	bl	1a002010 <prvInsertTimerInActiveList>
1a0022fc:	2800      	cmp	r0, #0
1a0022fe:	d0f1      	beq.n	1a0022e4 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a002300:	2100      	movs	r1, #0
1a002302:	9100      	str	r1, [sp, #0]
1a002304:	460b      	mov	r3, r1
1a002306:	462a      	mov	r2, r5
1a002308:	4620      	mov	r0, r4
1a00230a:	f7ff ff55 	bl	1a0021b8 <xTimerGenericCommand>
			configASSERT( xResult );
1a00230e:	2800      	cmp	r0, #0
1a002310:	d1e8      	bne.n	1a0022e4 <prvProcessExpiredTimer+0x1c>
1a002312:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002316:	f383 8811 	msr	BASEPRI, r3
1a00231a:	f3bf 8f6f 	isb	sy
1a00231e:	f3bf 8f4f 	dsb	sy
1a002322:	e7fe      	b.n	1a002322 <prvProcessExpiredTimer+0x5a>
1a002324:	10002a50 	.word	0x10002a50

1a002328 <prvProcessTimerOrBlockTask>:
{
1a002328:	b570      	push	{r4, r5, r6, lr}
1a00232a:	b082      	sub	sp, #8
1a00232c:	4606      	mov	r6, r0
1a00232e:	460c      	mov	r4, r1
	vTaskSuspendAll();
1a002330:	f7ff faca 	bl	1a0018c8 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a002334:	a801      	add	r0, sp, #4
1a002336:	f7ff ffb1 	bl	1a00229c <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a00233a:	9b01      	ldr	r3, [sp, #4]
1a00233c:	bb1b      	cbnz	r3, 1a002386 <prvProcessTimerOrBlockTask+0x5e>
1a00233e:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a002340:	b90c      	cbnz	r4, 1a002346 <prvProcessTimerOrBlockTask+0x1e>
1a002342:	42b0      	cmp	r0, r6
1a002344:	d218      	bcs.n	1a002378 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
1a002346:	b12c      	cbz	r4, 1a002354 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a002348:	4b11      	ldr	r3, [pc, #68]	; (1a002390 <prvProcessTimerOrBlockTask+0x68>)
1a00234a:	681b      	ldr	r3, [r3, #0]
1a00234c:	681c      	ldr	r4, [r3, #0]
1a00234e:	fab4 f484 	clz	r4, r4
1a002352:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a002354:	4622      	mov	r2, r4
1a002356:	1b71      	subs	r1, r6, r5
1a002358:	4b0e      	ldr	r3, [pc, #56]	; (1a002394 <prvProcessTimerOrBlockTask+0x6c>)
1a00235a:	6818      	ldr	r0, [r3, #0]
1a00235c:	f7fe ffdc 	bl	1a001318 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a002360:	f7ff fb4c 	bl	1a0019fc <xTaskResumeAll>
1a002364:	b988      	cbnz	r0, 1a00238a <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
1a002366:	4b0c      	ldr	r3, [pc, #48]	; (1a002398 <prvProcessTimerOrBlockTask+0x70>)
1a002368:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00236c:	601a      	str	r2, [r3, #0]
1a00236e:	f3bf 8f4f 	dsb	sy
1a002372:	f3bf 8f6f 	isb	sy
1a002376:	e008      	b.n	1a00238a <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
1a002378:	f7ff fb40 	bl	1a0019fc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a00237c:	4629      	mov	r1, r5
1a00237e:	4630      	mov	r0, r6
1a002380:	f7ff ffa2 	bl	1a0022c8 <prvProcessExpiredTimer>
1a002384:	e001      	b.n	1a00238a <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
1a002386:	f7ff fb39 	bl	1a0019fc <xTaskResumeAll>
}
1a00238a:	b002      	add	sp, #8
1a00238c:	bd70      	pop	{r4, r5, r6, pc}
1a00238e:	bf00      	nop
1a002390:	10002a54 	.word	0x10002a54
1a002394:	10002b74 	.word	0x10002b74
1a002398:	e000ed04 	.word	0xe000ed04

1a00239c <prvProcessReceivedCommands>:
{
1a00239c:	b530      	push	{r4, r5, lr}
1a00239e:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a0023a0:	e002      	b.n	1a0023a8 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a0023a2:	9b04      	ldr	r3, [sp, #16]
1a0023a4:	2b00      	cmp	r3, #0
1a0023a6:	da0f      	bge.n	1a0023c8 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a0023a8:	2200      	movs	r2, #0
1a0023aa:	a904      	add	r1, sp, #16
1a0023ac:	4b39      	ldr	r3, [pc, #228]	; (1a002494 <prvProcessReceivedCommands+0xf8>)
1a0023ae:	6818      	ldr	r0, [r3, #0]
1a0023b0:	f7fe fef2 	bl	1a001198 <xQueueReceive>
1a0023b4:	2800      	cmp	r0, #0
1a0023b6:	d06a      	beq.n	1a00248e <prvProcessReceivedCommands+0xf2>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a0023b8:	9b04      	ldr	r3, [sp, #16]
1a0023ba:	2b00      	cmp	r3, #0
1a0023bc:	daf1      	bge.n	1a0023a2 <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a0023be:	9907      	ldr	r1, [sp, #28]
1a0023c0:	9806      	ldr	r0, [sp, #24]
1a0023c2:	9b05      	ldr	r3, [sp, #20]
1a0023c4:	4798      	blx	r3
1a0023c6:	e7ec      	b.n	1a0023a2 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a0023c8:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a0023ca:	6963      	ldr	r3, [r4, #20]
1a0023cc:	b113      	cbz	r3, 1a0023d4 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a0023ce:	1d20      	adds	r0, r4, #4
1a0023d0:	f7fe ffff 	bl	1a0013d2 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a0023d4:	a803      	add	r0, sp, #12
1a0023d6:	f7ff ff61 	bl	1a00229c <prvSampleTimeNow>
			switch( xMessage.xMessageID )
1a0023da:	9b04      	ldr	r3, [sp, #16]
1a0023dc:	2b09      	cmp	r3, #9
1a0023de:	d8e3      	bhi.n	1a0023a8 <prvProcessReceivedCommands+0xc>
1a0023e0:	a201      	add	r2, pc, #4	; (adr r2, 1a0023e8 <prvProcessReceivedCommands+0x4c>)
1a0023e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a0023e6:	bf00      	nop
1a0023e8:	1a002411 	.word	0x1a002411
1a0023ec:	1a002411 	.word	0x1a002411
1a0023f0:	1a002411 	.word	0x1a002411
1a0023f4:	1a0023a9 	.word	0x1a0023a9
1a0023f8:	1a002459 	.word	0x1a002459
1a0023fc:	1a00247f 	.word	0x1a00247f
1a002400:	1a002411 	.word	0x1a002411
1a002404:	1a002411 	.word	0x1a002411
1a002408:	1a0023a9 	.word	0x1a0023a9
1a00240c:	1a002459 	.word	0x1a002459
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a002410:	9905      	ldr	r1, [sp, #20]
1a002412:	69a5      	ldr	r5, [r4, #24]
1a002414:	460b      	mov	r3, r1
1a002416:	4602      	mov	r2, r0
1a002418:	4429      	add	r1, r5
1a00241a:	4620      	mov	r0, r4
1a00241c:	f7ff fdf8 	bl	1a002010 <prvInsertTimerInActiveList>
1a002420:	2800      	cmp	r0, #0
1a002422:	d0c1      	beq.n	1a0023a8 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a002424:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a002426:	4620      	mov	r0, r4
1a002428:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a00242a:	69e3      	ldr	r3, [r4, #28]
1a00242c:	2b01      	cmp	r3, #1
1a00242e:	d1bb      	bne.n	1a0023a8 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a002430:	69a2      	ldr	r2, [r4, #24]
1a002432:	2100      	movs	r1, #0
1a002434:	9100      	str	r1, [sp, #0]
1a002436:	460b      	mov	r3, r1
1a002438:	9805      	ldr	r0, [sp, #20]
1a00243a:	4402      	add	r2, r0
1a00243c:	4620      	mov	r0, r4
1a00243e:	f7ff febb 	bl	1a0021b8 <xTimerGenericCommand>
							configASSERT( xResult );
1a002442:	2800      	cmp	r0, #0
1a002444:	d1b0      	bne.n	1a0023a8 <prvProcessReceivedCommands+0xc>
1a002446:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00244a:	f383 8811 	msr	BASEPRI, r3
1a00244e:	f3bf 8f6f 	isb	sy
1a002452:	f3bf 8f4f 	dsb	sy
1a002456:	e7fe      	b.n	1a002456 <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a002458:	9905      	ldr	r1, [sp, #20]
1a00245a:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a00245c:	b131      	cbz	r1, 1a00246c <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a00245e:	4603      	mov	r3, r0
1a002460:	4602      	mov	r2, r0
1a002462:	4401      	add	r1, r0
1a002464:	4620      	mov	r0, r4
1a002466:	f7ff fdd3 	bl	1a002010 <prvInsertTimerInActiveList>
					break;
1a00246a:	e79d      	b.n	1a0023a8 <prvProcessReceivedCommands+0xc>
1a00246c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002470:	f383 8811 	msr	BASEPRI, r3
1a002474:	f3bf 8f6f 	isb	sy
1a002478:	f3bf 8f4f 	dsb	sy
1a00247c:	e7fe      	b.n	1a00247c <prvProcessReceivedCommands+0xe0>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a00247e:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a002482:	2b00      	cmp	r3, #0
1a002484:	d190      	bne.n	1a0023a8 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
1a002486:	4620      	mov	r0, r4
1a002488:	f7fe fbaa 	bl	1a000be0 <vPortFree>
1a00248c:	e78c      	b.n	1a0023a8 <prvProcessReceivedCommands+0xc>
}
1a00248e:	b009      	add	sp, #36	; 0x24
1a002490:	bd30      	pop	{r4, r5, pc}
1a002492:	bf00      	nop
1a002494:	10002b74 	.word	0x10002b74

1a002498 <prvTimerTask>:
{
1a002498:	b500      	push	{lr}
1a00249a:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a00249c:	a801      	add	r0, sp, #4
1a00249e:	f7ff fda7 	bl	1a001ff0 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a0024a2:	9901      	ldr	r1, [sp, #4]
1a0024a4:	f7ff ff40 	bl	1a002328 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
1a0024a8:	f7ff ff78 	bl	1a00239c <prvProcessReceivedCommands>
1a0024ac:	e7f6      	b.n	1a00249c <prvTimerTask+0x4>
1a0024ae:	Address 0x000000001a0024ae is out of bounds.


1a0024b0 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a0024b0:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a0024b2:	2300      	movs	r3, #0
1a0024b4:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a0024b6:	4b0d      	ldr	r3, [pc, #52]	; (1a0024ec <prvTaskExitError+0x3c>)
1a0024b8:	681b      	ldr	r3, [r3, #0]
1a0024ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0024be:	d008      	beq.n	1a0024d2 <prvTaskExitError+0x22>
1a0024c0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0024c4:	f383 8811 	msr	BASEPRI, r3
1a0024c8:	f3bf 8f6f 	isb	sy
1a0024cc:	f3bf 8f4f 	dsb	sy
1a0024d0:	e7fe      	b.n	1a0024d0 <prvTaskExitError+0x20>
1a0024d2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0024d6:	f383 8811 	msr	BASEPRI, r3
1a0024da:	f3bf 8f6f 	isb	sy
1a0024de:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a0024e2:	9b01      	ldr	r3, [sp, #4]
1a0024e4:	2b00      	cmp	r3, #0
1a0024e6:	d0fc      	beq.n	1a0024e2 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a0024e8:	b002      	add	sp, #8
1a0024ea:	4770      	bx	lr
1a0024ec:	10000010 	.word	0x10000010

1a0024f0 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a0024f0:	4808      	ldr	r0, [pc, #32]	; (1a002514 <prvPortStartFirstTask+0x24>)
1a0024f2:	6800      	ldr	r0, [r0, #0]
1a0024f4:	6800      	ldr	r0, [r0, #0]
1a0024f6:	f380 8808 	msr	MSP, r0
1a0024fa:	f04f 0000 	mov.w	r0, #0
1a0024fe:	f380 8814 	msr	CONTROL, r0
1a002502:	b662      	cpsie	i
1a002504:	b661      	cpsie	f
1a002506:	f3bf 8f4f 	dsb	sy
1a00250a:	f3bf 8f6f 	isb	sy
1a00250e:	df00      	svc	0
1a002510:	bf00      	nop
1a002512:	0000      	.short	0x0000
1a002514:	e000ed08 	.word	0xe000ed08

1a002518 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a002518:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a002528 <vPortEnableVFP+0x10>
1a00251c:	6801      	ldr	r1, [r0, #0]
1a00251e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a002522:	6001      	str	r1, [r0, #0]
1a002524:	4770      	bx	lr
1a002526:	0000      	.short	0x0000
1a002528:	e000ed88 	.word	0xe000ed88

1a00252c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a00252c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a002530:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a002534:	f021 0101 	bic.w	r1, r1, #1
1a002538:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a00253c:	4b05      	ldr	r3, [pc, #20]	; (1a002554 <pxPortInitialiseStack+0x28>)
1a00253e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a002542:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a002546:	f06f 0302 	mvn.w	r3, #2
1a00254a:	f840 3c24 	str.w	r3, [r0, #-36]
}
1a00254e:	3844      	subs	r0, #68	; 0x44
1a002550:	4770      	bx	lr
1a002552:	bf00      	nop
1a002554:	1a0024b1 	.word	0x1a0024b1
1a002558:	ffffffff 	.word	0xffffffff
1a00255c:	ffffffff 	.word	0xffffffff

1a002560 <SVC_Handler>:
	__asm volatile (
1a002560:	4b07      	ldr	r3, [pc, #28]	; (1a002580 <pxCurrentTCBConst2>)
1a002562:	6819      	ldr	r1, [r3, #0]
1a002564:	6808      	ldr	r0, [r1, #0]
1a002566:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00256a:	f380 8809 	msr	PSP, r0
1a00256e:	f3bf 8f6f 	isb	sy
1a002572:	f04f 0000 	mov.w	r0, #0
1a002576:	f380 8811 	msr	BASEPRI, r0
1a00257a:	4770      	bx	lr
1a00257c:	f3af 8000 	nop.w

1a002580 <pxCurrentTCBConst2>:
1a002580:	10002928 	.word	0x10002928

1a002584 <vPortEnterCritical>:
1a002584:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002588:	f383 8811 	msr	BASEPRI, r3
1a00258c:	f3bf 8f6f 	isb	sy
1a002590:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
1a002594:	4a0a      	ldr	r2, [pc, #40]	; (1a0025c0 <vPortEnterCritical+0x3c>)
1a002596:	6813      	ldr	r3, [r2, #0]
1a002598:	3301      	adds	r3, #1
1a00259a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
1a00259c:	2b01      	cmp	r3, #1
1a00259e:	d000      	beq.n	1a0025a2 <vPortEnterCritical+0x1e>
}
1a0025a0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a0025a2:	4b08      	ldr	r3, [pc, #32]	; (1a0025c4 <vPortEnterCritical+0x40>)
1a0025a4:	681b      	ldr	r3, [r3, #0]
1a0025a6:	f013 0fff 	tst.w	r3, #255	; 0xff
1a0025aa:	d0f9      	beq.n	1a0025a0 <vPortEnterCritical+0x1c>
1a0025ac:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0025b0:	f383 8811 	msr	BASEPRI, r3
1a0025b4:	f3bf 8f6f 	isb	sy
1a0025b8:	f3bf 8f4f 	dsb	sy
1a0025bc:	e7fe      	b.n	1a0025bc <vPortEnterCritical+0x38>
1a0025be:	bf00      	nop
1a0025c0:	10000010 	.word	0x10000010
1a0025c4:	e000ed04 	.word	0xe000ed04

1a0025c8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
1a0025c8:	4b09      	ldr	r3, [pc, #36]	; (1a0025f0 <vPortExitCritical+0x28>)
1a0025ca:	681b      	ldr	r3, [r3, #0]
1a0025cc:	b943      	cbnz	r3, 1a0025e0 <vPortExitCritical+0x18>
1a0025ce:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0025d2:	f383 8811 	msr	BASEPRI, r3
1a0025d6:	f3bf 8f6f 	isb	sy
1a0025da:	f3bf 8f4f 	dsb	sy
1a0025de:	e7fe      	b.n	1a0025de <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a0025e0:	3b01      	subs	r3, #1
1a0025e2:	4a03      	ldr	r2, [pc, #12]	; (1a0025f0 <vPortExitCritical+0x28>)
1a0025e4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a0025e6:	b90b      	cbnz	r3, 1a0025ec <vPortExitCritical+0x24>
	__asm volatile
1a0025e8:	f383 8811 	msr	BASEPRI, r3
}
1a0025ec:	4770      	bx	lr
1a0025ee:	bf00      	nop
1a0025f0:	10000010 	.word	0x10000010
1a0025f4:	ffffffff 	.word	0xffffffff
1a0025f8:	ffffffff 	.word	0xffffffff
1a0025fc:	ffffffff 	.word	0xffffffff

1a002600 <PendSV_Handler>:
	__asm volatile
1a002600:	f3ef 8009 	mrs	r0, PSP
1a002604:	f3bf 8f6f 	isb	sy
1a002608:	4b15      	ldr	r3, [pc, #84]	; (1a002660 <pxCurrentTCBConst>)
1a00260a:	681a      	ldr	r2, [r3, #0]
1a00260c:	f01e 0f10 	tst.w	lr, #16
1a002610:	bf08      	it	eq
1a002612:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a002616:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00261a:	6010      	str	r0, [r2, #0]
1a00261c:	e92d 0009 	stmdb	sp!, {r0, r3}
1a002620:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a002624:	f380 8811 	msr	BASEPRI, r0
1a002628:	f3bf 8f4f 	dsb	sy
1a00262c:	f3bf 8f6f 	isb	sy
1a002630:	f7ff fa5e 	bl	1a001af0 <vTaskSwitchContext>
1a002634:	f04f 0000 	mov.w	r0, #0
1a002638:	f380 8811 	msr	BASEPRI, r0
1a00263c:	bc09      	pop	{r0, r3}
1a00263e:	6819      	ldr	r1, [r3, #0]
1a002640:	6808      	ldr	r0, [r1, #0]
1a002642:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002646:	f01e 0f10 	tst.w	lr, #16
1a00264a:	bf08      	it	eq
1a00264c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a002650:	f380 8809 	msr	PSP, r0
1a002654:	f3bf 8f6f 	isb	sy
1a002658:	4770      	bx	lr
1a00265a:	bf00      	nop
1a00265c:	f3af 8000 	nop.w

1a002660 <pxCurrentTCBConst>:
1a002660:	10002928 	.word	0x10002928

1a002664 <SysTick_Handler>:
{
1a002664:	b508      	push	{r3, lr}
	__asm volatile
1a002666:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00266a:	f383 8811 	msr	BASEPRI, r3
1a00266e:	f3bf 8f6f 	isb	sy
1a002672:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
1a002676:	f7ff f935 	bl	1a0018e4 <xTaskIncrementTick>
1a00267a:	b118      	cbz	r0, 1a002684 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a00267c:	4b03      	ldr	r3, [pc, #12]	; (1a00268c <SysTick_Handler+0x28>)
1a00267e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002682:	601a      	str	r2, [r3, #0]
	__asm volatile
1a002684:	2300      	movs	r3, #0
1a002686:	f383 8811 	msr	BASEPRI, r3
}
1a00268a:	bd08      	pop	{r3, pc}
1a00268c:	e000ed04 	.word	0xe000ed04

1a002690 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a002690:	4a08      	ldr	r2, [pc, #32]	; (1a0026b4 <vPortSetupTimerInterrupt+0x24>)
1a002692:	2300      	movs	r3, #0
1a002694:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a002696:	4908      	ldr	r1, [pc, #32]	; (1a0026b8 <vPortSetupTimerInterrupt+0x28>)
1a002698:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a00269a:	4b08      	ldr	r3, [pc, #32]	; (1a0026bc <vPortSetupTimerInterrupt+0x2c>)
1a00269c:	681b      	ldr	r3, [r3, #0]
1a00269e:	4908      	ldr	r1, [pc, #32]	; (1a0026c0 <vPortSetupTimerInterrupt+0x30>)
1a0026a0:	fba1 1303 	umull	r1, r3, r1, r3
1a0026a4:	099b      	lsrs	r3, r3, #6
1a0026a6:	3b01      	subs	r3, #1
1a0026a8:	4906      	ldr	r1, [pc, #24]	; (1a0026c4 <vPortSetupTimerInterrupt+0x34>)
1a0026aa:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a0026ac:	2307      	movs	r3, #7
1a0026ae:	6013      	str	r3, [r2, #0]
}
1a0026b0:	4770      	bx	lr
1a0026b2:	bf00      	nop
1a0026b4:	e000e010 	.word	0xe000e010
1a0026b8:	e000e018 	.word	0xe000e018
1a0026bc:	10002cec 	.word	0x10002cec
1a0026c0:	10624dd3 	.word	0x10624dd3
1a0026c4:	e000e014 	.word	0xe000e014

1a0026c8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a0026c8:	4b3a      	ldr	r3, [pc, #232]	; (1a0027b4 <xPortStartScheduler+0xec>)
1a0026ca:	681a      	ldr	r2, [r3, #0]
1a0026cc:	4b3a      	ldr	r3, [pc, #232]	; (1a0027b8 <xPortStartScheduler+0xf0>)
1a0026ce:	429a      	cmp	r2, r3
1a0026d0:	d00d      	beq.n	1a0026ee <xPortStartScheduler+0x26>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a0026d2:	4b38      	ldr	r3, [pc, #224]	; (1a0027b4 <xPortStartScheduler+0xec>)
1a0026d4:	681a      	ldr	r2, [r3, #0]
1a0026d6:	4b39      	ldr	r3, [pc, #228]	; (1a0027bc <xPortStartScheduler+0xf4>)
1a0026d8:	429a      	cmp	r2, r3
1a0026da:	d111      	bne.n	1a002700 <xPortStartScheduler+0x38>
	__asm volatile
1a0026dc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0026e0:	f383 8811 	msr	BASEPRI, r3
1a0026e4:	f3bf 8f6f 	isb	sy
1a0026e8:	f3bf 8f4f 	dsb	sy
1a0026ec:	e7fe      	b.n	1a0026ec <xPortStartScheduler+0x24>
1a0026ee:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0026f2:	f383 8811 	msr	BASEPRI, r3
1a0026f6:	f3bf 8f6f 	isb	sy
1a0026fa:	f3bf 8f4f 	dsb	sy
1a0026fe:	e7fe      	b.n	1a0026fe <xPortStartScheduler+0x36>
{
1a002700:	b510      	push	{r4, lr}
1a002702:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a002704:	4b2e      	ldr	r3, [pc, #184]	; (1a0027c0 <xPortStartScheduler+0xf8>)
1a002706:	781a      	ldrb	r2, [r3, #0]
1a002708:	b2d2      	uxtb	r2, r2
1a00270a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a00270c:	22ff      	movs	r2, #255	; 0xff
1a00270e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a002710:	781b      	ldrb	r3, [r3, #0]
1a002712:	b2db      	uxtb	r3, r3
1a002714:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a002718:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a00271c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a002720:	4a28      	ldr	r2, [pc, #160]	; (1a0027c4 <xPortStartScheduler+0xfc>)
1a002722:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a002724:	4b28      	ldr	r3, [pc, #160]	; (1a0027c8 <xPortStartScheduler+0x100>)
1a002726:	2207      	movs	r2, #7
1a002728:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a00272a:	e009      	b.n	1a002740 <xPortStartScheduler+0x78>
			ulMaxPRIGROUPValue--;
1a00272c:	4a26      	ldr	r2, [pc, #152]	; (1a0027c8 <xPortStartScheduler+0x100>)
1a00272e:	6813      	ldr	r3, [r2, #0]
1a002730:	3b01      	subs	r3, #1
1a002732:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a002734:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a002738:	005b      	lsls	r3, r3, #1
1a00273a:	b2db      	uxtb	r3, r3
1a00273c:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a002740:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a002744:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002748:	d1f0      	bne.n	1a00272c <xPortStartScheduler+0x64>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a00274a:	4b1f      	ldr	r3, [pc, #124]	; (1a0027c8 <xPortStartScheduler+0x100>)
1a00274c:	681b      	ldr	r3, [r3, #0]
1a00274e:	2b04      	cmp	r3, #4
1a002750:	d008      	beq.n	1a002764 <xPortStartScheduler+0x9c>
1a002752:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002756:	f383 8811 	msr	BASEPRI, r3
1a00275a:	f3bf 8f6f 	isb	sy
1a00275e:	f3bf 8f4f 	dsb	sy
1a002762:	e7fe      	b.n	1a002762 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a002764:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a002766:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a00276a:	4a17      	ldr	r2, [pc, #92]	; (1a0027c8 <xPortStartScheduler+0x100>)
1a00276c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a00276e:	9b01      	ldr	r3, [sp, #4]
1a002770:	b2db      	uxtb	r3, r3
1a002772:	4a13      	ldr	r2, [pc, #76]	; (1a0027c0 <xPortStartScheduler+0xf8>)
1a002774:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a002776:	4b15      	ldr	r3, [pc, #84]	; (1a0027cc <xPortStartScheduler+0x104>)
1a002778:	681a      	ldr	r2, [r3, #0]
1a00277a:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a00277e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a002780:	681a      	ldr	r2, [r3, #0]
1a002782:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a002786:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
1a002788:	f7ff ff82 	bl	1a002690 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
1a00278c:	2400      	movs	r4, #0
1a00278e:	4b10      	ldr	r3, [pc, #64]	; (1a0027d0 <xPortStartScheduler+0x108>)
1a002790:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
1a002792:	f7ff fec1 	bl	1a002518 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a002796:	4a0f      	ldr	r2, [pc, #60]	; (1a0027d4 <xPortStartScheduler+0x10c>)
1a002798:	6813      	ldr	r3, [r2, #0]
1a00279a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a00279e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
1a0027a0:	f7ff fea6 	bl	1a0024f0 <prvPortStartFirstTask>
	vTaskSwitchContext();
1a0027a4:	f7ff f9a4 	bl	1a001af0 <vTaskSwitchContext>
	prvTaskExitError();
1a0027a8:	f7ff fe82 	bl	1a0024b0 <prvTaskExitError>
}
1a0027ac:	4620      	mov	r0, r4
1a0027ae:	b002      	add	sp, #8
1a0027b0:	bd10      	pop	{r4, pc}
1a0027b2:	bf00      	nop
1a0027b4:	e000ed00 	.word	0xe000ed00
1a0027b8:	410fc271 	.word	0x410fc271
1a0027bc:	410fc270 	.word	0x410fc270
1a0027c0:	e000e400 	.word	0xe000e400
1a0027c4:	10002b7c 	.word	0x10002b7c
1a0027c8:	10002b80 	.word	0x10002b80
1a0027cc:	e000ed20 	.word	0xe000ed20
1a0027d0:	10000010 	.word	0x10000010
1a0027d4:	e000ef34 	.word	0xe000ef34

1a0027d8 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a0027d8:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a0027dc:	2b0f      	cmp	r3, #15
1a0027de:	d90f      	bls.n	1a002800 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a0027e0:	4a10      	ldr	r2, [pc, #64]	; (1a002824 <vPortValidateInterruptPriority+0x4c>)
1a0027e2:	5c9b      	ldrb	r3, [r3, r2]
1a0027e4:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a0027e6:	4a10      	ldr	r2, [pc, #64]	; (1a002828 <vPortValidateInterruptPriority+0x50>)
1a0027e8:	7812      	ldrb	r2, [r2, #0]
1a0027ea:	429a      	cmp	r2, r3
1a0027ec:	d908      	bls.n	1a002800 <vPortValidateInterruptPriority+0x28>
1a0027ee:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0027f2:	f383 8811 	msr	BASEPRI, r3
1a0027f6:	f3bf 8f6f 	isb	sy
1a0027fa:	f3bf 8f4f 	dsb	sy
1a0027fe:	e7fe      	b.n	1a0027fe <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a002800:	4b0a      	ldr	r3, [pc, #40]	; (1a00282c <vPortValidateInterruptPriority+0x54>)
1a002802:	681b      	ldr	r3, [r3, #0]
1a002804:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a002808:	4a09      	ldr	r2, [pc, #36]	; (1a002830 <vPortValidateInterruptPriority+0x58>)
1a00280a:	6812      	ldr	r2, [r2, #0]
1a00280c:	4293      	cmp	r3, r2
1a00280e:	d908      	bls.n	1a002822 <vPortValidateInterruptPriority+0x4a>
1a002810:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002814:	f383 8811 	msr	BASEPRI, r3
1a002818:	f3bf 8f6f 	isb	sy
1a00281c:	f3bf 8f4f 	dsb	sy
1a002820:	e7fe      	b.n	1a002820 <vPortValidateInterruptPriority+0x48>
	}
1a002822:	4770      	bx	lr
1a002824:	e000e3f0 	.word	0xe000e3f0
1a002828:	10002b7c 	.word	0x10002b7c
1a00282c:	e000ed0c 	.word	0xe000ed0c
1a002830:	10002b80 	.word	0x10002b80

1a002834 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002834:	2200      	movs	r2, #0
1a002836:	2a05      	cmp	r2, #5
1a002838:	d819      	bhi.n	1a00286e <Board_LED_Init+0x3a>
{
1a00283a:	b470      	push	{r4, r5, r6}
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a00283c:	490c      	ldr	r1, [pc, #48]	; (1a002870 <Board_LED_Init+0x3c>)
1a00283e:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a002842:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a002846:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a002848:	4b0a      	ldr	r3, [pc, #40]	; (1a002874 <Board_LED_Init+0x40>)
1a00284a:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a00284e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a002852:	2001      	movs	r0, #1
1a002854:	40a0      	lsls	r0, r4
1a002856:	4301      	orrs	r1, r0
1a002858:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a00285c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a002860:	2100      	movs	r1, #0
1a002862:	5519      	strb	r1, [r3, r4]
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002864:	3201      	adds	r2, #1
1a002866:	2a05      	cmp	r2, #5
1a002868:	d9e8      	bls.n	1a00283c <Board_LED_Init+0x8>
        Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
    }
}
1a00286a:	bc70      	pop	{r4, r5, r6}
1a00286c:	4770      	bx	lr
1a00286e:	4770      	bx	lr
1a002870:	1a004b00 	.word	0x1a004b00
1a002874:	400f4000 	.word	0x400f4000

1a002878 <Board_TEC_Init>:


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002878:	2300      	movs	r3, #0
1a00287a:	2b03      	cmp	r3, #3
1a00287c:	d816      	bhi.n	1a0028ac <Board_TEC_Init+0x34>
{
1a00287e:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002880:	490b      	ldr	r1, [pc, #44]	; (1a0028b0 <Board_TEC_Init+0x38>)
1a002882:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002886:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00288a:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a00288c:	4c09      	ldr	r4, [pc, #36]	; (1a0028b4 <Board_TEC_Init+0x3c>)
1a00288e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002892:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002896:	2001      	movs	r0, #1
1a002898:	40a8      	lsls	r0, r5
1a00289a:	ea21 0100 	bic.w	r1, r1, r0
1a00289e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0028a2:	3301      	adds	r3, #1
1a0028a4:	2b03      	cmp	r3, #3
1a0028a6:	d9eb      	bls.n	1a002880 <Board_TEC_Init+0x8>
    }
}
1a0028a8:	bc30      	pop	{r4, r5}
1a0028aa:	4770      	bx	lr
1a0028ac:	4770      	bx	lr
1a0028ae:	bf00      	nop
1a0028b0:	1a004af8 	.word	0x1a004af8
1a0028b4:	400f4000 	.word	0x400f4000

1a0028b8 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0028b8:	2300      	movs	r3, #0
1a0028ba:	2b08      	cmp	r3, #8
1a0028bc:	d816      	bhi.n	1a0028ec <Board_GPIO_Init+0x34>
{
1a0028be:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0028c0:	490b      	ldr	r1, [pc, #44]	; (1a0028f0 <Board_GPIO_Init+0x38>)
1a0028c2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0028c6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0028ca:	784d      	ldrb	r5, [r1, #1]
1a0028cc:	4c09      	ldr	r4, [pc, #36]	; (1a0028f4 <Board_GPIO_Init+0x3c>)
1a0028ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0028d2:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0028d6:	2001      	movs	r0, #1
1a0028d8:	40a8      	lsls	r0, r5
1a0028da:	ea21 0100 	bic.w	r1, r1, r0
1a0028de:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0028e2:	3301      	adds	r3, #1
1a0028e4:	2b08      	cmp	r3, #8
1a0028e6:	d9eb      	bls.n	1a0028c0 <Board_GPIO_Init+0x8>
    }
}
1a0028e8:	bc30      	pop	{r4, r5}
1a0028ea:	4770      	bx	lr
1a0028ec:	4770      	bx	lr
1a0028ee:	bf00      	nop
1a0028f0:	1a004b0c 	.word	0x1a004b0c
1a0028f4:	400f4000 	.word	0x400f4000

1a0028f8 <Board_ADC_Init>:
    Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a0028f8:	b510      	push	{r4, lr}
1a0028fa:	b082      	sub	sp, #8
    ADC_CLOCK_SETUP_T cs;

    Chip_ADC_Init(LPC_ADC0, &cs);
1a0028fc:	4c08      	ldr	r4, [pc, #32]	; (1a002920 <Board_ADC_Init+0x28>)
1a0028fe:	4669      	mov	r1, sp
1a002900:	4620      	mov	r0, r4
1a002902:	f000 f9bb 	bl	1a002c7c <Chip_ADC_Init>
    Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a002906:	4a07      	ldr	r2, [pc, #28]	; (1a002924 <Board_ADC_Init+0x2c>)
1a002908:	4669      	mov	r1, sp
1a00290a:	4620      	mov	r0, r4
1a00290c:	f000 f9d6 	bl	1a002cbc <Chip_ADC_SetSampleRate>
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a002910:	2200      	movs	r2, #0
1a002912:	4669      	mov	r1, sp
1a002914:	4620      	mov	r0, r4
1a002916:	f000 f9ea 	bl	1a002cee <Chip_ADC_SetResolution>
}
1a00291a:	b002      	add	sp, #8
1a00291c:	bd10      	pop	{r4, pc}
1a00291e:	bf00      	nop
1a002920:	400e3000 	.word	0x400e3000
1a002924:	00061a80 	.word	0x00061a80

1a002928 <Board_SPI_Init>:
{
1a002928:	b510      	push	{r4, lr}
    Chip_SSP_Init(LPC_SSP1);
1a00292a:	4c0b      	ldr	r4, [pc, #44]	; (1a002958 <Board_SPI_Init+0x30>)
1a00292c:	4620      	mov	r0, r4
1a00292e:	f000 fda1 	bl	1a003474 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002932:	6863      	ldr	r3, [r4, #4]
1a002934:	f023 0304 	bic.w	r3, r3, #4
1a002938:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00293a:	6823      	ldr	r3, [r4, #0]
1a00293c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002940:	f043 0307 	orr.w	r3, r3, #7
1a002944:	6023      	str	r3, [r4, #0]
    Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a002946:	4905      	ldr	r1, [pc, #20]	; (1a00295c <Board_SPI_Init+0x34>)
1a002948:	4620      	mov	r0, r4
1a00294a:	f000 fd74 	bl	1a003436 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a00294e:	6863      	ldr	r3, [r4, #4]
1a002950:	f043 0302 	orr.w	r3, r3, #2
1a002954:	6063      	str	r3, [r4, #4]
}
1a002956:	bd10      	pop	{r4, pc}
1a002958:	400c5000 	.word	0x400c5000
1a00295c:	000186a0 	.word	0x000186a0

1a002960 <Board_I2C_Init>:
{
1a002960:	b508      	push	{r3, lr}
    Chip_I2C_Init(I2C0);
1a002962:	2000      	movs	r0, #0
1a002964:	f000 fdb2 	bl	1a0034cc <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a002968:	4b04      	ldr	r3, [pc, #16]	; (1a00297c <Board_I2C_Init+0x1c>)
1a00296a:	f640 0208 	movw	r2, #2056	; 0x808
1a00296e:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a002972:	4903      	ldr	r1, [pc, #12]	; (1a002980 <Board_I2C_Init+0x20>)
1a002974:	2000      	movs	r0, #0
1a002976:	f000 fdbb 	bl	1a0034f0 <Chip_I2C_SetClockRate>
}
1a00297a:	bd08      	pop	{r3, pc}
1a00297c:	40086000 	.word	0x40086000
1a002980:	000f4240 	.word	0x000f4240

1a002984 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a002984:	b510      	push	{r4, lr}
    Chip_UART_Init(DEBUG_UART);
1a002986:	4c07      	ldr	r4, [pc, #28]	; (1a0029a4 <Board_Debug_Init+0x20>)
1a002988:	4620      	mov	r0, r4
1a00298a:	f000 f895 	bl	1a002ab8 <Chip_UART_Init>
    Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a00298e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a002992:	4620      	mov	r0, r4
1a002994:	f000 f8da 	bl	1a002b4c <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a002998:	2303      	movs	r3, #3
1a00299a:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a00299c:	2301      	movs	r3, #1
1a00299e:	65e3      	str	r3, [r4, #92]	; 0x5c
    Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
    Chip_UART_TXEnable(DEBUG_UART);
}
1a0029a0:	bd10      	pop	{r4, pc}
1a0029a2:	bf00      	nop
1a0029a4:	400c1000 	.word	0x400c1000

1a0029a8 <Board_Init>:
    Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a0029a8:	b508      	push	{r3, lr}
   DEBUGINIT();
1a0029aa:	f7ff ffeb 	bl	1a002984 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a0029ae:	4808      	ldr	r0, [pc, #32]	; (1a0029d0 <Board_Init+0x28>)
1a0029b0:	f000 fd20 	bl	1a0033f4 <Chip_GPIO_Init>
   
   Board_GPIO_Init();
1a0029b4:	f7ff ff80 	bl	1a0028b8 <Board_GPIO_Init>
   Board_ADC_Init();
1a0029b8:	f7ff ff9e 	bl	1a0028f8 <Board_ADC_Init>
   Board_SPI_Init();
1a0029bc:	f7ff ffb4 	bl	1a002928 <Board_SPI_Init>
   Board_I2C_Init();
1a0029c0:	f7ff ffce 	bl	1a002960 <Board_I2C_Init>

   Board_LED_Init();
1a0029c4:	f7ff ff36 	bl	1a002834 <Board_LED_Init>
   Board_TEC_Init();
1a0029c8:	f7ff ff56 	bl	1a002878 <Board_TEC_Init>

   #ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
   #endif
}
1a0029cc:	bd08      	pop	{r3, pc}
1a0029ce:	bf00      	nop
1a0029d0:	400f4000 	.word	0x400f4000

1a0029d4 <__stdio_init>:

int __stdio_getchar() {
   return Board_UARTGetChar();;
}

void __stdio_init() {
1a0029d4:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a0029d6:	f7ff ffd5 	bl	1a002984 <Board_Debug_Init>
1a0029da:	bd08      	pop	{r3, pc}

1a0029dc <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0029dc:	2300      	movs	r3, #0
1a0029de:	2b1c      	cmp	r3, #28
1a0029e0:	d812      	bhi.n	1a002a08 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a0029e2:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a0029e4:	4a09      	ldr	r2, [pc, #36]	; (1a002a0c <Board_SetupMuxing+0x30>)
1a0029e6:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0029ea:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0029ee:	784a      	ldrb	r2, [r1, #1]
1a0029f0:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0029f2:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0029f6:	4906      	ldr	r1, [pc, #24]	; (1a002a10 <Board_SetupMuxing+0x34>)
1a0029f8:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0029fc:	3301      	adds	r3, #1
1a0029fe:	2b1c      	cmp	r3, #28
1a002a00:	d9f0      	bls.n	1a0029e4 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a002a02:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002a06:	4770      	bx	lr
1a002a08:	4770      	bx	lr
1a002a0a:	bf00      	nop
1a002a0c:	1a004b28 	.word	0x1a004b28
1a002a10:	40086000 	.word	0x40086000

1a002a14 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a002a14:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a002a16:	4a17      	ldr	r2, [pc, #92]	; (1a002a74 <Board_SetupClocking+0x60>)
1a002a18:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a002a1c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002a20:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a002a24:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a002a28:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a002a2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002a30:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a002a34:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a002a38:	2201      	movs	r2, #1
1a002a3a:	490f      	ldr	r1, [pc, #60]	; (1a002a78 <Board_SetupClocking+0x64>)
1a002a3c:	2006      	movs	r0, #6
1a002a3e:	f000 fc2f 	bl	1a0032a0 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002a42:	2400      	movs	r4, #0
1a002a44:	b14c      	cbz	r4, 1a002a5a <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a002a46:	4b0b      	ldr	r3, [pc, #44]	; (1a002a74 <Board_SetupClocking+0x60>)
1a002a48:	685a      	ldr	r2, [r3, #4]
1a002a4a:	f022 020c 	bic.w	r2, r2, #12
1a002a4e:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a002a50:	685a      	ldr	r2, [r3, #4]
1a002a52:	f042 0203 	orr.w	r2, r2, #3
1a002a56:	605a      	str	r2, [r3, #4]
}
1a002a58:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a002a5a:	4808      	ldr	r0, [pc, #32]	; (1a002a7c <Board_SetupClocking+0x68>)
1a002a5c:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002a60:	2301      	movs	r3, #1
1a002a62:	788a      	ldrb	r2, [r1, #2]
1a002a64:	7849      	ldrb	r1, [r1, #1]
1a002a66:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002a6a:	f000 fb6b 	bl	1a003144 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002a6e:	3401      	adds	r4, #1
1a002a70:	e7e8      	b.n	1a002a44 <Board_SetupClocking+0x30>
1a002a72:	bf00      	nop
1a002a74:	40043000 	.word	0x40043000
1a002a78:	0c28cb00 	.word	0x0c28cb00
1a002a7c:	1a004b24 	.word	0x1a004b24

1a002a80 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a002a80:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a002a82:	f7ff ffab 	bl	1a0029dc <Board_SetupMuxing>
    Board_SetupClocking();
1a002a86:	f7ff ffc5 	bl	1a002a14 <Board_SetupClocking>
}
1a002a8a:	bd08      	pop	{r3, pc}

1a002a8c <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a002a8c:	4b09      	ldr	r3, [pc, #36]	; (1a002ab4 <Chip_UART_GetIndex+0x28>)
1a002a8e:	4298      	cmp	r0, r3
1a002a90:	d009      	beq.n	1a002aa6 <Chip_UART_GetIndex+0x1a>
1a002a92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a002a96:	4298      	cmp	r0, r3
1a002a98:	d007      	beq.n	1a002aaa <Chip_UART_GetIndex+0x1e>
1a002a9a:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a002a9e:	4298      	cmp	r0, r3
1a002aa0:	d005      	beq.n	1a002aae <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a002aa2:	2000      	movs	r0, #0
1a002aa4:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a002aa6:	2002      	movs	r0, #2
1a002aa8:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a002aaa:	2003      	movs	r0, #3
1a002aac:	4770      	bx	lr
			return 1;
1a002aae:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a002ab0:	4770      	bx	lr
1a002ab2:	bf00      	nop
1a002ab4:	400c1000 	.word	0x400c1000

1a002ab8 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a002ab8:	b530      	push	{r4, r5, lr}
1a002aba:	b083      	sub	sp, #12
1a002abc:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a002abe:	f7ff ffe5 	bl	1a002a8c <Chip_UART_GetIndex>
1a002ac2:	2301      	movs	r3, #1
1a002ac4:	461a      	mov	r2, r3
1a002ac6:	4619      	mov	r1, r3
1a002ac8:	4d0e      	ldr	r5, [pc, #56]	; (1a002b04 <Chip_UART_Init+0x4c>)
1a002aca:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a002ace:	f000 fb7f 	bl	1a0031d0 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a002ad2:	2307      	movs	r3, #7
1a002ad4:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a002ad6:	2300      	movs	r3, #0
1a002ad8:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a002ada:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a002adc:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a002ade:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a002ae0:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a002ae2:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a002ae4:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a002ae6:	4b08      	ldr	r3, [pc, #32]	; (1a002b08 <Chip_UART_Init+0x50>)
1a002ae8:	429c      	cmp	r4, r3
1a002aea:	d006      	beq.n	1a002afa <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a002aec:	2303      	movs	r3, #3
1a002aee:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a002af0:	2310      	movs	r3, #16
1a002af2:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a002af4:	9b01      	ldr	r3, [sp, #4]
}
1a002af6:	b003      	add	sp, #12
1a002af8:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a002afa:	2300      	movs	r3, #0
1a002afc:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a002afe:	69a3      	ldr	r3, [r4, #24]
1a002b00:	9301      	str	r3, [sp, #4]
1a002b02:	e7f3      	b.n	1a002aec <Chip_UART_Init+0x34>
1a002b04:	1a004ba4 	.word	0x1a004ba4
1a002b08:	40082000 	.word	0x40082000

1a002b0c <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a002b0c:	b538      	push	{r3, r4, r5, lr}
1a002b0e:	4605      	mov	r5, r0
1a002b10:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a002b12:	f7ff ffbb 	bl	1a002a8c <Chip_UART_GetIndex>
1a002b16:	4b0c      	ldr	r3, [pc, #48]	; (1a002b48 <Chip_UART_SetBaud+0x3c>)
1a002b18:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002b1c:	f000 fb90 	bl	1a003240 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a002b20:	0123      	lsls	r3, r4, #4
1a002b22:	fbb0 f3f3 	udiv	r3, r0, r3
1a002b26:	b2d9      	uxtb	r1, r3
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002b28:	68ea      	ldr	r2, [r5, #12]
1a002b2a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a002b2e:	60ea      	str	r2, [r5, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a002b30:	6029      	str	r1, [r5, #0]
1a002b32:	f3c3 2207 	ubfx	r2, r3, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a002b36:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002b38:	68ea      	ldr	r2, [r5, #12]
1a002b3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a002b3e:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a002b40:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a002b44:	0900      	lsrs	r0, r0, #4
1a002b46:	bd38      	pop	{r3, r4, r5, pc}
1a002b48:	1a004b9c 	.word	0x1a004b9c

1a002b4c <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a002b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002b50:	b083      	sub	sp, #12
1a002b52:	4683      	mov	fp, r0
1a002b54:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a002b56:	f7ff ff99 	bl	1a002a8c <Chip_UART_GetIndex>
1a002b5a:	4b35      	ldr	r3, [pc, #212]	; (1a002c30 <Chip_UART_SetBaudFDR+0xe4>)
1a002b5c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002b60:	f000 fb6e 	bl	1a003240 <Chip_Clock_GetRate>
1a002b64:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a002b66:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a002b6a:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a002b6c:	2300      	movs	r3, #0
1a002b6e:	9301      	str	r3, [sp, #4]
1a002b70:	46a2      	mov	sl, r4
1a002b72:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a002b74:	e02a      	b.n	1a002bcc <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a002b76:	4242      	negs	r2, r0
				div ++;
1a002b78:	1c4b      	adds	r3, r1, #1
1a002b7a:	e017      	b.n	1a002bac <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a002b7c:	b30a      	cbz	r2, 1a002bc2 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a002b7e:	4617      	mov	r7, r2
			sd = d;
1a002b80:	9501      	str	r5, [sp, #4]
			sm = m;
1a002b82:	46a2      	mov	sl, r4
			sdiv = div;
1a002b84:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a002b86:	3501      	adds	r5, #1
1a002b88:	42ac      	cmp	r4, r5
1a002b8a:	d91e      	bls.n	1a002bca <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a002b8c:	0933      	lsrs	r3, r6, #4
1a002b8e:	0730      	lsls	r0, r6, #28
1a002b90:	fba4 0100 	umull	r0, r1, r4, r0
1a002b94:	fb04 1103 	mla	r1, r4, r3, r1
1a002b98:	1962      	adds	r2, r4, r5
1a002b9a:	fb08 f202 	mul.w	r2, r8, r2
1a002b9e:	2300      	movs	r3, #0
1a002ba0:	f001 f926 	bl	1a003df0 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a002ba4:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a002ba6:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a002ba8:	2800      	cmp	r0, #0
1a002baa:	dbe4      	blt.n	1a002b76 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a002bac:	4297      	cmp	r7, r2
1a002bae:	d3ea      	bcc.n	1a002b86 <Chip_UART_SetBaudFDR+0x3a>
1a002bb0:	2b00      	cmp	r3, #0
1a002bb2:	d0e8      	beq.n	1a002b86 <Chip_UART_SetBaudFDR+0x3a>
1a002bb4:	0c19      	lsrs	r1, r3, #16
1a002bb6:	d1e6      	bne.n	1a002b86 <Chip_UART_SetBaudFDR+0x3a>
1a002bb8:	2b02      	cmp	r3, #2
1a002bba:	d8df      	bhi.n	1a002b7c <Chip_UART_SetBaudFDR+0x30>
1a002bbc:	2d00      	cmp	r5, #0
1a002bbe:	d0dd      	beq.n	1a002b7c <Chip_UART_SetBaudFDR+0x30>
1a002bc0:	e7e1      	b.n	1a002b86 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a002bc2:	4617      	mov	r7, r2
			sd = d;
1a002bc4:	9501      	str	r5, [sp, #4]
			sm = m;
1a002bc6:	46a2      	mov	sl, r4
			sdiv = div;
1a002bc8:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a002bca:	3401      	adds	r4, #1
1a002bcc:	b11f      	cbz	r7, 1a002bd6 <Chip_UART_SetBaudFDR+0x8a>
1a002bce:	2c0f      	cmp	r4, #15
1a002bd0:	d801      	bhi.n	1a002bd6 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a002bd2:	2500      	movs	r5, #0
1a002bd4:	e7d8      	b.n	1a002b88 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a002bd6:	f1b9 0f00 	cmp.w	r9, #0
1a002bda:	d024      	beq.n	1a002c26 <Chip_UART_SetBaudFDR+0xda>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002bdc:	f8db 300c 	ldr.w	r3, [fp, #12]
1a002be0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002be4:	f8cb 300c 	str.w	r3, [fp, #12]
1a002be8:	fa5f f389 	uxtb.w	r3, r9
	pUART->DLL = (uint32_t) dll;
1a002bec:	f8cb 3000 	str.w	r3, [fp]
1a002bf0:	f3c9 2307 	ubfx	r3, r9, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a002bf4:	f8cb 3004 	str.w	r3, [fp, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002bf8:	f8db 300c 	ldr.w	r3, [fp, #12]
1a002bfc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a002c00:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a002c04:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a002c08:	b2db      	uxtb	r3, r3
1a002c0a:	9901      	ldr	r1, [sp, #4]
1a002c0c:	f001 020f 	and.w	r2, r1, #15
1a002c10:	4313      	orrs	r3, r2
1a002c12:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a002c16:	0933      	lsrs	r3, r6, #4
1a002c18:	fb0a f303 	mul.w	r3, sl, r3
1a002c1c:	448a      	add	sl, r1
1a002c1e:	fb09 f90a 	mul.w	r9, r9, sl
1a002c22:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a002c26:	4648      	mov	r0, r9
1a002c28:	b003      	add	sp, #12
1a002c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a002c2e:	bf00      	nop
1a002c30:	1a004b9c 	.word	0x1a004b9c

1a002c34 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a002c34:	4b03      	ldr	r3, [pc, #12]	; (1a002c44 <Chip_ADC_GetClockIndex+0x10>)
1a002c36:	4298      	cmp	r0, r3
1a002c38:	d001      	beq.n	1a002c3e <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a002c3a:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a002c3c:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a002c3e:	2004      	movs	r0, #4
1a002c40:	4770      	bx	lr
1a002c42:	bf00      	nop
1a002c44:	400e4000 	.word	0x400e4000

1a002c48 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a002c48:	b570      	push	{r4, r5, r6, lr}
1a002c4a:	460d      	mov	r5, r1
1a002c4c:	4614      	mov	r4, r2
1a002c4e:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a002c50:	f7ff fff0 	bl	1a002c34 <Chip_ADC_GetClockIndex>
1a002c54:	f000 faf4 	bl	1a003240 <Chip_Clock_GetRate>
	if (burstMode) {
1a002c58:	b965      	cbnz	r5, 1a002c74 <getClkDiv+0x2c>
		fullAdcRate = adcRate * clks;
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a002c5a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a002c5e:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a002c62:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a002c66:	0064      	lsls	r4, r4, #1
1a002c68:	fbb0 f0f4 	udiv	r0, r0, r4
1a002c6c:	b2c0      	uxtb	r0, r0
1a002c6e:	3801      	subs	r0, #1
	return div;
}
1a002c70:	b2c0      	uxtb	r0, r0
1a002c72:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * clks;
1a002c74:	fb04 f406 	mul.w	r4, r4, r6
1a002c78:	e7f3      	b.n	1a002c62 <getClkDiv+0x1a>
1a002c7a:	Address 0x000000001a002c7a is out of bounds.


1a002c7c <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a002c7c:	b538      	push	{r3, r4, r5, lr}
1a002c7e:	4605      	mov	r5, r0
1a002c80:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a002c82:	f7ff ffd7 	bl	1a002c34 <Chip_ADC_GetClockIndex>
1a002c86:	2301      	movs	r3, #1
1a002c88:	461a      	mov	r2, r3
1a002c8a:	4619      	mov	r1, r3
1a002c8c:	f000 faa0 	bl	1a0031d0 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a002c90:	2100      	movs	r1, #0
1a002c92:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a002c94:	4a08      	ldr	r2, [pc, #32]	; (1a002cb8 <Chip_ADC_Init+0x3c>)
1a002c96:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a002c98:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a002c9a:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a002c9c:	230b      	movs	r3, #11
1a002c9e:	4628      	mov	r0, r5
1a002ca0:	f7ff ffd2 	bl	1a002c48 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002ca4:	0200      	lsls	r0, r0, #8
1a002ca6:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002caa:	7920      	ldrb	r0, [r4, #4]
1a002cac:	0440      	lsls	r0, r0, #17
1a002cae:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a002cb2:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a002cb4:	6028      	str	r0, [r5, #0]
}
1a002cb6:	bd38      	pop	{r3, r4, r5, pc}
1a002cb8:	00061a80 	.word	0x00061a80

1a002cbc <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a002cbc:	b570      	push	{r4, r5, r6, lr}
1a002cbe:	4605      	mov	r5, r0
1a002cc0:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a002cc2:	6804      	ldr	r4, [r0, #0]
1a002cc4:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a002cc8:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a002ccc:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a002cce:	790b      	ldrb	r3, [r1, #4]
1a002cd0:	f1c3 030b 	rsb	r3, r3, #11
1a002cd4:	b2db      	uxtb	r3, r3
1a002cd6:	7949      	ldrb	r1, [r1, #5]
1a002cd8:	f7ff ffb6 	bl	1a002c48 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002cdc:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002ce0:	7930      	ldrb	r0, [r6, #4]
1a002ce2:	0440      	lsls	r0, r0, #17
1a002ce4:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a002ce8:	4320      	orrs	r0, r4
	pADC->CR = cr;
1a002cea:	6028      	str	r0, [r5, #0]
}
1a002cec:	bd70      	pop	{r4, r5, r6, pc}

1a002cee <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a002cee:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a002cf0:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a002cf2:	680a      	ldr	r2, [r1, #0]
1a002cf4:	f7ff ffe2 	bl	1a002cbc <Chip_ADC_SetSampleRate>
}
1a002cf8:	bd08      	pop	{r3, pc}
1a002cfa:	Address 0x000000001a002cfa is out of bounds.


1a002cfc <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002cfc:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a002cfe:	680b      	ldr	r3, [r1, #0]
1a002d00:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002d04:	d002      	beq.n	1a002d0c <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a002d06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002d0a:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a002d0c:	4607      	mov	r7, r0
1a002d0e:	2501      	movs	r5, #1
1a002d10:	e03b      	b.n	1a002d8a <pll_calc_divs+0x8e>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a002d12:	694b      	ldr	r3, [r1, #20]
1a002d14:	fb03 f302 	mul.w	r3, r3, r2
1a002d18:	fbb3 f3f5 	udiv	r3, r3, r5
1a002d1c:	e014      	b.n	1a002d48 <pll_calc_divs+0x4c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a002d1e:	461c      	mov	r4, r3
1a002d20:	e020      	b.n	1a002d64 <pll_calc_divs+0x68>
		return -val;
1a002d22:	f1cc 0c00 	rsb	ip, ip, #0
1a002d26:	e020      	b.n	1a002d6a <pll_calc_divs+0x6e>
			for (m = 1; m <= 256; m++) {
1a002d28:	3201      	adds	r2, #1
1a002d2a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a002d2e:	dc26      	bgt.n	1a002d7e <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 6)) {
1a002d30:	680c      	ldr	r4, [r1, #0]
1a002d32:	f014 0f40 	tst.w	r4, #64	; 0x40
1a002d36:	d0ec      	beq.n	1a002d12 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a002d38:	1c73      	adds	r3, r6, #1
1a002d3a:	fa02 fc03 	lsl.w	ip, r2, r3
1a002d3e:	694b      	ldr	r3, [r1, #20]
1a002d40:	fb03 f30c 	mul.w	r3, r3, ip
1a002d44:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a002d48:	f8df c04c 	ldr.w	ip, [pc, #76]	; 1a002d98 <pll_calc_divs+0x9c>
1a002d4c:	4563      	cmp	r3, ip
1a002d4e:	d9eb      	bls.n	1a002d28 <pll_calc_divs+0x2c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a002d50:	f8df c048 	ldr.w	ip, [pc, #72]	; 1a002d9c <pll_calc_divs+0xa0>
1a002d54:	4563      	cmp	r3, ip
1a002d56:	d812      	bhi.n	1a002d7e <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 7)) {
1a002d58:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002d5c:	d1df      	bne.n	1a002d1e <pll_calc_divs+0x22>
				} else {
					fout = fcco >> (p + 1);
1a002d5e:	1c74      	adds	r4, r6, #1
1a002d60:	fa23 f404 	lsr.w	r4, r3, r4
	if (val < 0)
1a002d64:	ebb0 0c04 	subs.w	ip, r0, r4
1a002d68:	d4db      	bmi.n	1a002d22 <pll_calc_divs+0x26>
				}

				if (ABS(freq - fout) < prev) {
1a002d6a:	4567      	cmp	r7, ip
1a002d6c:	d9dc      	bls.n	1a002d28 <pll_calc_divs+0x2c>
					ppll->nsel = n;
1a002d6e:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a002d70:	1c77      	adds	r7, r6, #1
1a002d72:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a002d74:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a002d76:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a002d78:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a002d7a:	4667      	mov	r7, ip
1a002d7c:	e7d4      	b.n	1a002d28 <pll_calc_divs+0x2c>
		for (p = 0; p < 4; p ++) {
1a002d7e:	3601      	adds	r6, #1
1a002d80:	2e03      	cmp	r6, #3
1a002d82:	dc01      	bgt.n	1a002d88 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
1a002d84:	2201      	movs	r2, #1
1a002d86:	e7d0      	b.n	1a002d2a <pll_calc_divs+0x2e>
	for (n = 1; n <= 4; n++) {
1a002d88:	3501      	adds	r5, #1
1a002d8a:	2d04      	cmp	r5, #4
1a002d8c:	dc01      	bgt.n	1a002d92 <pll_calc_divs+0x96>
		for (p = 0; p < 4; p ++) {
1a002d8e:	2600      	movs	r6, #0
1a002d90:	e7f6      	b.n	1a002d80 <pll_calc_divs+0x84>
				}
			}
		}
	}
}
1a002d92:	bcf0      	pop	{r4, r5, r6, r7}
1a002d94:	4770      	bx	lr
1a002d96:	bf00      	nop
1a002d98:	094c5eff 	.word	0x094c5eff
1a002d9c:	1312d000 	.word	0x1312d000

1a002da0 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002da0:	b5f0      	push	{r4, r5, r6, r7, lr}
1a002da2:	b099      	sub	sp, #100	; 0x64
1a002da4:	4605      	mov	r5, r0
1a002da6:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a002da8:	225c      	movs	r2, #92	; 0x5c
1a002daa:	2100      	movs	r1, #0
1a002dac:	a801      	add	r0, sp, #4
1a002dae:	f001 f9ce 	bl	1a00414e <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a002db2:	2380      	movs	r3, #128	; 0x80
1a002db4:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a002db6:	6963      	ldr	r3, [r4, #20]
1a002db8:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a002dba:	7923      	ldrb	r3, [r4, #4]
1a002dbc:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a002dc0:	4669      	mov	r1, sp
1a002dc2:	4628      	mov	r0, r5
1a002dc4:	f7ff ff9a 	bl	1a002cfc <pll_calc_divs>
	if (pll[0].fout == freq) {
1a002dc8:	9b06      	ldr	r3, [sp, #24]
1a002dca:	42ab      	cmp	r3, r5
1a002dcc:	d027      	beq.n	1a002e1e <pll_get_frac+0x7e>
	if (val < 0)
1a002dce:	1aeb      	subs	r3, r5, r3
1a002dd0:	d42e      	bmi.n	1a002e30 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a002dd2:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a002dd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a002dd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002dda:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a002ddc:	6963      	ldr	r3, [r4, #20]
1a002dde:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a002de0:	7923      	ldrb	r3, [r4, #4]
1a002de2:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a002de6:	a910      	add	r1, sp, #64	; 0x40
1a002de8:	4628      	mov	r0, r5
1a002dea:	f7ff ff87 	bl	1a002cfc <pll_calc_divs>
	if (pll[2].fout == freq) {
1a002dee:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a002df0:	42ab      	cmp	r3, r5
1a002df2:	d01f      	beq.n	1a002e34 <pll_get_frac+0x94>
	if (val < 0)
1a002df4:	1aeb      	subs	r3, r5, r3
1a002df6:	d425      	bmi.n	1a002e44 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a002df8:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a002dfa:	4b2b      	ldr	r3, [pc, #172]	; (1a002ea8 <pll_get_frac+0x108>)
1a002dfc:	429d      	cmp	r5, r3
1a002dfe:	d923      	bls.n	1a002e48 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a002e00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a002e02:	1aed      	subs	r5, r5, r3
1a002e04:	d433      	bmi.n	1a002e6e <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a002e06:	42ae      	cmp	r6, r5
1a002e08:	dc3b      	bgt.n	1a002e82 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a002e0a:	42be      	cmp	r6, r7
1a002e0c:	dc31      	bgt.n	1a002e72 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a002e0e:	466d      	mov	r5, sp
1a002e10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002e12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002e14:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002e18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002e1c:	e006      	b.n	1a002e2c <pll_get_frac+0x8c>
		*ppll = pll[0];
1a002e1e:	466d      	mov	r5, sp
1a002e20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002e22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002e24:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002e28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a002e2c:	b019      	add	sp, #100	; 0x64
1a002e2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a002e30:	425b      	negs	r3, r3
1a002e32:	e7ce      	b.n	1a002dd2 <pll_get_frac+0x32>
		*ppll = pll[2];
1a002e34:	ad10      	add	r5, sp, #64	; 0x40
1a002e36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002e38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002e3a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002e3e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a002e42:	e7f3      	b.n	1a002e2c <pll_get_frac+0x8c>
		return -val;
1a002e44:	425b      	negs	r3, r3
1a002e46:	e7d7      	b.n	1a002df8 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a002e48:	2340      	movs	r3, #64	; 0x40
1a002e4a:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a002e4c:	6963      	ldr	r3, [r4, #20]
1a002e4e:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a002e50:	a908      	add	r1, sp, #32
1a002e52:	4628      	mov	r0, r5
1a002e54:	f7ff ff52 	bl	1a002cfc <pll_calc_divs>
		if (pll[1].fout == freq) {
1a002e58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a002e5a:	42ab      	cmp	r3, r5
1a002e5c:	d1d0      	bne.n	1a002e00 <pll_get_frac+0x60>
			*ppll = pll[1];
1a002e5e:	ad08      	add	r5, sp, #32
1a002e60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002e62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002e64:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002e68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a002e6c:	e7de      	b.n	1a002e2c <pll_get_frac+0x8c>
		return -val;
1a002e6e:	426d      	negs	r5, r5
1a002e70:	e7c9      	b.n	1a002e06 <pll_get_frac+0x66>
			*ppll = pll[2];
1a002e72:	ad10      	add	r5, sp, #64	; 0x40
1a002e74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002e76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002e78:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002e7c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002e80:	e7d4      	b.n	1a002e2c <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a002e82:	42af      	cmp	r7, r5
1a002e84:	db07      	blt.n	1a002e96 <pll_get_frac+0xf6>
			*ppll = pll[1];
1a002e86:	ad08      	add	r5, sp, #32
1a002e88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002e8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002e8c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002e90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002e94:	e7ca      	b.n	1a002e2c <pll_get_frac+0x8c>
			*ppll = pll[2];
1a002e96:	ad10      	add	r5, sp, #64	; 0x40
1a002e98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002e9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002e9c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002ea0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002ea4:	e7c2      	b.n	1a002e2c <pll_get_frac+0x8c>
1a002ea6:	bf00      	nop
1a002ea8:	068e7780 	.word	0x068e7780

1a002eac <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a002eac:	b430      	push	{r4, r5}
1a002eae:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a002eb0:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a002eb2:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002eb4:	e000      	b.n	1a002eb8 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a002eb6:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002eb8:	281c      	cmp	r0, #28
1a002eba:	d118      	bne.n	1a002eee <Chip_Clock_FindBaseClock+0x42>
1a002ebc:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002ec0:	0051      	lsls	r1, r2, #1
1a002ec2:	4a0c      	ldr	r2, [pc, #48]	; (1a002ef4 <Chip_Clock_FindBaseClock+0x48>)
1a002ec4:	440a      	add	r2, r1
1a002ec6:	7914      	ldrb	r4, [r2, #4]
1a002ec8:	4284      	cmp	r4, r0
1a002eca:	d010      	beq.n	1a002eee <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a002ecc:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a002ed0:	004a      	lsls	r2, r1, #1
1a002ed2:	4908      	ldr	r1, [pc, #32]	; (1a002ef4 <Chip_Clock_FindBaseClock+0x48>)
1a002ed4:	5a8a      	ldrh	r2, [r1, r2]
1a002ed6:	42aa      	cmp	r2, r5
1a002ed8:	d8ed      	bhi.n	1a002eb6 <Chip_Clock_FindBaseClock+0xa>
1a002eda:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002ede:	0051      	lsls	r1, r2, #1
1a002ee0:	4a04      	ldr	r2, [pc, #16]	; (1a002ef4 <Chip_Clock_FindBaseClock+0x48>)
1a002ee2:	440a      	add	r2, r1
1a002ee4:	8852      	ldrh	r2, [r2, #2]
1a002ee6:	42aa      	cmp	r2, r5
1a002ee8:	d3e5      	bcc.n	1a002eb6 <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a002eea:	4620      	mov	r0, r4
1a002eec:	e7e4      	b.n	1a002eb8 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a002eee:	bc30      	pop	{r4, r5}
1a002ef0:	4770      	bx	lr
1a002ef2:	bf00      	nop
1a002ef4:	1a004bb8 	.word	0x1a004bb8

1a002ef8 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a002ef8:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a002efa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a002efe:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a002f00:	4a0d      	ldr	r2, [pc, #52]	; (1a002f38 <Chip_Clock_EnableCrystal+0x40>)
1a002f02:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a002f04:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a002f08:	6992      	ldr	r2, [r2, #24]
1a002f0a:	428a      	cmp	r2, r1
1a002f0c:	d001      	beq.n	1a002f12 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002f0e:	4a0a      	ldr	r2, [pc, #40]	; (1a002f38 <Chip_Clock_EnableCrystal+0x40>)
1a002f10:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a002f12:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a002f16:	4a09      	ldr	r2, [pc, #36]	; (1a002f3c <Chip_Clock_EnableCrystal+0x44>)
1a002f18:	6811      	ldr	r1, [r2, #0]
1a002f1a:	4a09      	ldr	r2, [pc, #36]	; (1a002f40 <Chip_Clock_EnableCrystal+0x48>)
1a002f1c:	4291      	cmp	r1, r2
1a002f1e:	d901      	bls.n	1a002f24 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a002f20:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002f24:	4a04      	ldr	r2, [pc, #16]	; (1a002f38 <Chip_Clock_EnableCrystal+0x40>)
1a002f26:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a002f28:	9b01      	ldr	r3, [sp, #4]
1a002f2a:	1e5a      	subs	r2, r3, #1
1a002f2c:	9201      	str	r2, [sp, #4]
1a002f2e:	2b00      	cmp	r3, #0
1a002f30:	d1fa      	bne.n	1a002f28 <Chip_Clock_EnableCrystal+0x30>
}
1a002f32:	b002      	add	sp, #8
1a002f34:	4770      	bx	lr
1a002f36:	bf00      	nop
1a002f38:	40050000 	.word	0x40050000
1a002f3c:	1a004b20 	.word	0x1a004b20
1a002f40:	01312cff 	.word	0x01312cff

1a002f44 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a002f44:	3012      	adds	r0, #18
1a002f46:	4b05      	ldr	r3, [pc, #20]	; (1a002f5c <Chip_Clock_GetDividerSource+0x18>)
1a002f48:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a002f4c:	f010 0f01 	tst.w	r0, #1
1a002f50:	d102      	bne.n	1a002f58 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a002f52:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a002f56:	4770      	bx	lr
		return CLKINPUT_PD;
1a002f58:	2011      	movs	r0, #17
}
1a002f5a:	4770      	bx	lr
1a002f5c:	40050000 	.word	0x40050000

1a002f60 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a002f60:	f100 0212 	add.w	r2, r0, #18
1a002f64:	4b03      	ldr	r3, [pc, #12]	; (1a002f74 <Chip_Clock_GetDividerDivisor+0x14>)
1a002f66:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a002f6a:	4b03      	ldr	r3, [pc, #12]	; (1a002f78 <Chip_Clock_GetDividerDivisor+0x18>)
1a002f6c:	5c18      	ldrb	r0, [r3, r0]
}
1a002f6e:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a002f72:	4770      	bx	lr
1a002f74:	40050000 	.word	0x40050000
1a002f78:	1a004bb0 	.word	0x1a004bb0

1a002f7c <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a002f7c:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a002f7e:	2810      	cmp	r0, #16
1a002f80:	d80a      	bhi.n	1a002f98 <Chip_Clock_GetClockInputHz+0x1c>
1a002f82:	e8df f000 	tbb	[pc, r0]
1a002f86:	0b42      	.short	0x0b42
1a002f88:	091f160d 	.word	0x091f160d
1a002f8c:	2b282522 	.word	0x2b282522
1a002f90:	322e0909 	.word	0x322e0909
1a002f94:	3a36      	.short	0x3a36
1a002f96:	3e          	.byte	0x3e
1a002f97:	00          	.byte	0x00
	uint32_t rate = 0;
1a002f98:	2000      	movs	r0, #0
1a002f9a:	e038      	b.n	1a00300e <Chip_Clock_GetClockInputHz+0x92>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a002f9c:	481e      	ldr	r0, [pc, #120]	; (1a003018 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a002f9e:	e036      	b.n	1a00300e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002fa0:	4b1e      	ldr	r3, [pc, #120]	; (1a00301c <Chip_Clock_GetClockInputHz+0xa0>)
1a002fa2:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002fa6:	f003 0307 	and.w	r3, r3, #7
1a002faa:	2b04      	cmp	r3, #4
1a002fac:	d130      	bne.n	1a003010 <Chip_Clock_GetClockInputHz+0x94>
	uint32_t rate = 0;
1a002fae:	2000      	movs	r0, #0
1a002fb0:	e02d      	b.n	1a00300e <Chip_Clock_GetClockInputHz+0x92>
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002fb2:	4b1a      	ldr	r3, [pc, #104]	; (1a00301c <Chip_Clock_GetClockInputHz+0xa0>)
1a002fb4:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002fb8:	f003 0307 	and.w	r3, r3, #7
1a002fbc:	2b04      	cmp	r3, #4
1a002fbe:	d029      	beq.n	1a003014 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a002fc0:	4817      	ldr	r0, [pc, #92]	; (1a003020 <Chip_Clock_GetClockInputHz+0xa4>)
1a002fc2:	e024      	b.n	1a00300e <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a002fc4:	4b17      	ldr	r3, [pc, #92]	; (1a003024 <Chip_Clock_GetClockInputHz+0xa8>)
1a002fc6:	6818      	ldr	r0, [r3, #0]
		break;
1a002fc8:	e021      	b.n	1a00300e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a002fca:	4b17      	ldr	r3, [pc, #92]	; (1a003028 <Chip_Clock_GetClockInputHz+0xac>)
1a002fcc:	6818      	ldr	r0, [r3, #0]
		break;
1a002fce:	e01e      	b.n	1a00300e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a002fd0:	4b16      	ldr	r3, [pc, #88]	; (1a00302c <Chip_Clock_GetClockInputHz+0xb0>)
1a002fd2:	6818      	ldr	r0, [r3, #0]
		break;
1a002fd4:	e01b      	b.n	1a00300e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a002fd6:	4b15      	ldr	r3, [pc, #84]	; (1a00302c <Chip_Clock_GetClockInputHz+0xb0>)
1a002fd8:	6858      	ldr	r0, [r3, #4]
		break;
1a002fda:	e018      	b.n	1a00300e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a002fdc:	f000 f86a 	bl	1a0030b4 <Chip_Clock_GetMainPLLHz>
		break;
1a002fe0:	e015      	b.n	1a00300e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a002fe2:	2100      	movs	r1, #0
1a002fe4:	f000 f89c 	bl	1a003120 <Chip_Clock_GetDivRate>
		break;
1a002fe8:	e011      	b.n	1a00300e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a002fea:	2101      	movs	r1, #1
1a002fec:	f000 f898 	bl	1a003120 <Chip_Clock_GetDivRate>
		break;
1a002ff0:	e00d      	b.n	1a00300e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a002ff2:	2102      	movs	r1, #2
1a002ff4:	f000 f894 	bl	1a003120 <Chip_Clock_GetDivRate>
		break;
1a002ff8:	e009      	b.n	1a00300e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a002ffa:	2103      	movs	r1, #3
1a002ffc:	f000 f890 	bl	1a003120 <Chip_Clock_GetDivRate>
		break;
1a003000:	e005      	b.n	1a00300e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a003002:	2104      	movs	r1, #4
1a003004:	f000 f88c 	bl	1a003120 <Chip_Clock_GetDivRate>
		break;
1a003008:	e001      	b.n	1a00300e <Chip_Clock_GetClockInputHz+0x92>
		rate = CRYSTAL_32K_FREQ_IN;
1a00300a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a00300e:	bd08      	pop	{r3, pc}
			rate = 25000000;
1a003010:	4803      	ldr	r0, [pc, #12]	; (1a003020 <Chip_Clock_GetClockInputHz+0xa4>)
1a003012:	e7fc      	b.n	1a00300e <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
1a003014:	4806      	ldr	r0, [pc, #24]	; (1a003030 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a003016:	e7fa      	b.n	1a00300e <Chip_Clock_GetClockInputHz+0x92>
1a003018:	00b71b00 	.word	0x00b71b00
1a00301c:	40043000 	.word	0x40043000
1a003020:	017d7840 	.word	0x017d7840
1a003024:	1a004af4 	.word	0x1a004af4
1a003028:	1a004b20 	.word	0x1a004b20
1a00302c:	10002b84 	.word	0x10002b84
1a003030:	02faf080 	.word	0x02faf080

1a003034 <Chip_Clock_CalcMainPLLValue>:
{
1a003034:	b538      	push	{r3, r4, r5, lr}
1a003036:	4605      	mov	r5, r0
1a003038:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a00303a:	7908      	ldrb	r0, [r1, #4]
1a00303c:	f7ff ff9e 	bl	1a002f7c <Chip_Clock_GetClockInputHz>
1a003040:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a003042:	4b19      	ldr	r3, [pc, #100]	; (1a0030a8 <Chip_Clock_CalcMainPLLValue+0x74>)
1a003044:	442b      	add	r3, r5
1a003046:	4a19      	ldr	r2, [pc, #100]	; (1a0030ac <Chip_Clock_CalcMainPLLValue+0x78>)
1a003048:	4293      	cmp	r3, r2
1a00304a:	d821      	bhi.n	1a003090 <Chip_Clock_CalcMainPLLValue+0x5c>
1a00304c:	b318      	cbz	r0, 1a003096 <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a00304e:	2380      	movs	r3, #128	; 0x80
1a003050:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a003052:	2300      	movs	r3, #0
1a003054:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a003056:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a003058:	fbb5 f3f0 	udiv	r3, r5, r0
1a00305c:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a00305e:	4a14      	ldr	r2, [pc, #80]	; (1a0030b0 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a003060:	4295      	cmp	r5, r2
1a003062:	d903      	bls.n	1a00306c <Chip_Clock_CalcMainPLLValue+0x38>
1a003064:	fb03 f000 	mul.w	r0, r3, r0
1a003068:	42a8      	cmp	r0, r5
1a00306a:	d007      	beq.n	1a00307c <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a00306c:	4621      	mov	r1, r4
1a00306e:	4628      	mov	r0, r5
1a003070:	f7ff fe96 	bl	1a002da0 <pll_get_frac>
		if (!ppll->nsel) {
1a003074:	68a3      	ldr	r3, [r4, #8]
1a003076:	b18b      	cbz	r3, 1a00309c <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a003078:	3b01      	subs	r3, #1
1a00307a:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a00307c:	6923      	ldr	r3, [r4, #16]
1a00307e:	b183      	cbz	r3, 1a0030a2 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a003080:	68e2      	ldr	r2, [r4, #12]
1a003082:	b10a      	cbz	r2, 1a003088 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a003084:	3a01      	subs	r2, #1
1a003086:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a003088:	3b01      	subs	r3, #1
1a00308a:	6123      	str	r3, [r4, #16]
	return 0;
1a00308c:	2000      	movs	r0, #0
}
1a00308e:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a003090:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003094:	e7fb      	b.n	1a00308e <Chip_Clock_CalcMainPLLValue+0x5a>
1a003096:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00309a:	e7f8      	b.n	1a00308e <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a00309c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0030a0:	e7f5      	b.n	1a00308e <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a0030a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0030a6:	e7f2      	b.n	1a00308e <Chip_Clock_CalcMainPLLValue+0x5a>
1a0030a8:	ff6b3a10 	.word	0xff6b3a10
1a0030ac:	0b940510 	.word	0x0b940510
1a0030b0:	094c5eff 	.word	0x094c5eff

1a0030b4 <Chip_Clock_GetMainPLLHz>:
{
1a0030b4:	b530      	push	{r4, r5, lr}
1a0030b6:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a0030b8:	4d17      	ldr	r5, [pc, #92]	; (1a003118 <Chip_Clock_GetMainPLLHz+0x64>)
1a0030ba:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a0030bc:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a0030c0:	f7ff ff5c 	bl	1a002f7c <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a0030c4:	4b15      	ldr	r3, [pc, #84]	; (1a00311c <Chip_Clock_GetMainPLLHz+0x68>)
1a0030c6:	681b      	ldr	r3, [r3, #0]
1a0030c8:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a0030ca:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a0030cc:	f013 0f01 	tst.w	r3, #1
1a0030d0:	d01f      	beq.n	1a003112 <Chip_Clock_GetMainPLLHz+0x5e>
	msel = (PLLReg >> 16) & 0xFF;
1a0030d2:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a0030d6:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a0030da:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a0030de:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a0030e2:	3301      	adds	r3, #1
	n = nsel + 1;
1a0030e4:	3201      	adds	r2, #1
	p = ptab[psel];
1a0030e6:	f10d 0c08 	add.w	ip, sp, #8
1a0030ea:	4461      	add	r1, ip
1a0030ec:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a0030f0:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0030f4:	d108      	bne.n	1a003108 <Chip_Clock_GetMainPLLHz+0x54>
1a0030f6:	b93d      	cbnz	r5, 1a003108 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a0030f8:	0049      	lsls	r1, r1, #1
1a0030fa:	fbb3 f3f1 	udiv	r3, r3, r1
1a0030fe:	fbb0 f0f2 	udiv	r0, r0, r2
1a003102:	fb00 f003 	mul.w	r0, r0, r3
1a003106:	e005      	b.n	1a003114 <Chip_Clock_GetMainPLLHz+0x60>
		return m * (freq / n);
1a003108:	fbb0 f0f2 	udiv	r0, r0, r2
1a00310c:	fb03 f000 	mul.w	r0, r3, r0
1a003110:	e000      	b.n	1a003114 <Chip_Clock_GetMainPLLHz+0x60>
		return 0;
1a003112:	2000      	movs	r0, #0
}
1a003114:	b003      	add	sp, #12
1a003116:	bd30      	pop	{r4, r5, pc}
1a003118:	40050000 	.word	0x40050000
1a00311c:	1a004bac 	.word	0x1a004bac

1a003120 <Chip_Clock_GetDivRate>:
{
1a003120:	b538      	push	{r3, r4, r5, lr}
1a003122:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a003124:	4608      	mov	r0, r1
1a003126:	f7ff ff0d 	bl	1a002f44 <Chip_Clock_GetDividerSource>
1a00312a:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a00312c:	4620      	mov	r0, r4
1a00312e:	f7ff ff17 	bl	1a002f60 <Chip_Clock_GetDividerDivisor>
1a003132:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a003134:	4628      	mov	r0, r5
1a003136:	f7ff ff21 	bl	1a002f7c <Chip_Clock_GetClockInputHz>
1a00313a:	3401      	adds	r4, #1
}
1a00313c:	fbb0 f0f4 	udiv	r0, r0, r4
1a003140:	bd38      	pop	{r3, r4, r5, pc}
1a003142:	Address 0x000000001a003142 is out of bounds.


1a003144 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a003144:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a003146:	f100 0416 	add.w	r4, r0, #22
1a00314a:	00a4      	lsls	r4, r4, #2
1a00314c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a003150:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a003154:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a003156:	281b      	cmp	r0, #27
1a003158:	d813      	bhi.n	1a003182 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a00315a:	2911      	cmp	r1, #17
1a00315c:	d01a      	beq.n	1a003194 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a00315e:	4d0e      	ldr	r5, [pc, #56]	; (1a003198 <Chip_Clock_SetBaseClock+0x54>)
1a003160:	4025      	ands	r5, r4

			if (autoblocken) {
1a003162:	b10a      	cbz	r2, 1a003168 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a003164:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a003168:	b10b      	cbz	r3, 1a00316e <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a00316a:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a00316e:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a003172:	3016      	adds	r0, #22
1a003174:	0080      	lsls	r0, r0, #2
1a003176:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00317a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00317e:	6045      	str	r5, [r0, #4]
1a003180:	e008      	b.n	1a003194 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a003182:	f044 0401 	orr.w	r4, r4, #1
1a003186:	3016      	adds	r0, #22
1a003188:	0080      	lsls	r0, r0, #2
1a00318a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00318e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a003192:	6044      	str	r4, [r0, #4]
	}
}
1a003194:	bc30      	pop	{r4, r5}
1a003196:	4770      	bx	lr
1a003198:	e0fff7fe 	.word	0xe0fff7fe

1a00319c <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a00319c:	281b      	cmp	r0, #27
1a00319e:	d80c      	bhi.n	1a0031ba <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0031a0:	3016      	adds	r0, #22
1a0031a2:	0080      	lsls	r0, r0, #2
1a0031a4:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0031a8:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0031ac:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a0031ae:	f010 0f01 	tst.w	r0, #1
1a0031b2:	d104      	bne.n	1a0031be <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0031b4:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0031b8:	4770      	bx	lr
		return CLKINPUT_PD;
1a0031ba:	2011      	movs	r0, #17
1a0031bc:	4770      	bx	lr
		return CLKINPUT_PD;
1a0031be:	2011      	movs	r0, #17
}
1a0031c0:	4770      	bx	lr

1a0031c2 <Chip_Clock_GetBaseClocktHz>:
{
1a0031c2:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a0031c4:	f7ff ffea 	bl	1a00319c <Chip_Clock_GetBaseClock>
1a0031c8:	f7ff fed8 	bl	1a002f7c <Chip_Clock_GetClockInputHz>
}
1a0031cc:	bd08      	pop	{r3, pc}
1a0031ce:	Address 0x000000001a0031ce is out of bounds.


1a0031d0 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a0031d0:	b969      	cbnz	r1, 1a0031ee <Chip_Clock_EnableOpts+0x1e>
	uint32_t reg = 1;
1a0031d2:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a0031d4:	b10a      	cbz	r2, 1a0031da <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a0031d6:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a0031da:	2b02      	cmp	r3, #2
1a0031dc:	d009      	beq.n	1a0031f2 <Chip_Clock_EnableOpts+0x22>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a0031de:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0031e2:	d209      	bcs.n	1a0031f8 <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a0031e4:	3020      	adds	r0, #32
1a0031e6:	4b07      	ldr	r3, [pc, #28]	; (1a003204 <Chip_Clock_EnableOpts+0x34>)
1a0031e8:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a0031ec:	4770      	bx	lr
		reg |= (1 << 1);
1a0031ee:	2103      	movs	r1, #3
1a0031f0:	e7f0      	b.n	1a0031d4 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a0031f2:	f041 0120 	orr.w	r1, r1, #32
1a0031f6:	e7f2      	b.n	1a0031de <Chip_Clock_EnableOpts+0xe>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a0031f8:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0031fc:	4b02      	ldr	r3, [pc, #8]	; (1a003208 <Chip_Clock_EnableOpts+0x38>)
1a0031fe:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a003202:	4770      	bx	lr
1a003204:	40051000 	.word	0x40051000
1a003208:	40052000 	.word	0x40052000

1a00320c <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a00320c:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003210:	d208      	bcs.n	1a003224 <Chip_Clock_Enable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a003212:	4a09      	ldr	r2, [pc, #36]	; (1a003238 <Chip_Clock_Enable+0x2c>)
1a003214:	3020      	adds	r0, #32
1a003216:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00321a:	f043 0301 	orr.w	r3, r3, #1
1a00321e:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a003222:	4770      	bx	lr
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a003224:	4a05      	ldr	r2, [pc, #20]	; (1a00323c <Chip_Clock_Enable+0x30>)
1a003226:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a00322a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00322e:	f043 0301 	orr.w	r3, r3, #1
1a003232:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a003236:	4770      	bx	lr
1a003238:	40051000 	.word	0x40051000
1a00323c:	40052000 	.word	0x40052000

1a003240 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a003240:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a003242:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003246:	d309      	bcc.n	1a00325c <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a003248:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a00324c:	4a0d      	ldr	r2, [pc, #52]	; (1a003284 <Chip_Clock_GetRate+0x44>)
1a00324e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a003252:	f014 0f01 	tst.w	r4, #1
1a003256:	d107      	bne.n	1a003268 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a003258:	2000      	movs	r0, #0
	}

	return rate;
}
1a00325a:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a00325c:	f100 0320 	add.w	r3, r0, #32
1a003260:	4a09      	ldr	r2, [pc, #36]	; (1a003288 <Chip_Clock_GetRate+0x48>)
1a003262:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a003266:	e7f4      	b.n	1a003252 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a003268:	f7ff fe20 	bl	1a002eac <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a00326c:	f7ff ffa9 	bl	1a0031c2 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a003270:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a003274:	d103      	bne.n	1a00327e <Chip_Clock_GetRate+0x3e>
			div = 1;
1a003276:	2301      	movs	r3, #1
		rate = rate / div;
1a003278:	fbb0 f0f3 	udiv	r0, r0, r3
1a00327c:	e7ed      	b.n	1a00325a <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a00327e:	2302      	movs	r3, #2
1a003280:	e7fa      	b.n	1a003278 <Chip_Clock_GetRate+0x38>
1a003282:	bf00      	nop
1a003284:	40052000 	.word	0x40052000
1a003288:	40051000 	.word	0x40051000

1a00328c <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a00328c:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a00328e:	2069      	movs	r0, #105	; 0x69
1a003290:	f7ff ffd6 	bl	1a003240 <Chip_Clock_GetRate>
1a003294:	4b01      	ldr	r3, [pc, #4]	; (1a00329c <SystemCoreClockUpdate+0x10>)
1a003296:	6018      	str	r0, [r3, #0]
}
1a003298:	bd08      	pop	{r3, pc}
1a00329a:	bf00      	nop
1a00329c:	10002cec 	.word	0x10002cec

1a0032a0 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a0032a0:	b570      	push	{r4, r5, r6, lr}
1a0032a2:	b08a      	sub	sp, #40	; 0x28
1a0032a4:	4605      	mov	r5, r0
1a0032a6:	460e      	mov	r6, r1
1a0032a8:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a0032aa:	f242 7310 	movw	r3, #10000	; 0x2710
1a0032ae:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a0032b0:	2806      	cmp	r0, #6
1a0032b2:	d018      	beq.n	1a0032e6 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a0032b4:	2300      	movs	r3, #0
1a0032b6:	2201      	movs	r2, #1
1a0032b8:	4629      	mov	r1, r5
1a0032ba:	2004      	movs	r0, #4
1a0032bc:	f7ff ff42 	bl	1a003144 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a0032c0:	4a49      	ldr	r2, [pc, #292]	; (1a0033e8 <Chip_SetupCoreClock+0x148>)
1a0032c2:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a0032c4:	f043 0301 	orr.w	r3, r3, #1
1a0032c8:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a0032ca:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a0032ce:	a901      	add	r1, sp, #4
1a0032d0:	4630      	mov	r0, r6
1a0032d2:	f7ff feaf 	bl	1a003034 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a0032d6:	4b45      	ldr	r3, [pc, #276]	; (1a0033ec <Chip_SetupCoreClock+0x14c>)
1a0032d8:	429e      	cmp	r6, r3
1a0032da:	d916      	bls.n	1a00330a <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a0032dc:	9b01      	ldr	r3, [sp, #4]
1a0032de:	f013 0f40 	tst.w	r3, #64	; 0x40
1a0032e2:	d003      	beq.n	1a0032ec <Chip_SetupCoreClock+0x4c>
1a0032e4:	e7fe      	b.n	1a0032e4 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a0032e6:	f7ff fe07 	bl	1a002ef8 <Chip_Clock_EnableCrystal>
1a0032ea:	e7e3      	b.n	1a0032b4 <Chip_SetupCoreClock+0x14>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
1a0032ec:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0032f0:	d005      	beq.n	1a0032fe <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a0032f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0032f6:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a0032f8:	2500      	movs	r5, #0
			direct = 1;
1a0032fa:	2601      	movs	r6, #1
1a0032fc:	e007      	b.n	1a00330e <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a0032fe:	9b04      	ldr	r3, [sp, #16]
1a003300:	3301      	adds	r3, #1
1a003302:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a003304:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a003306:	2600      	movs	r6, #0
1a003308:	e001      	b.n	1a00330e <Chip_SetupCoreClock+0x6e>
1a00330a:	2500      	movs	r5, #0
1a00330c:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a00330e:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a003312:	9b01      	ldr	r3, [sp, #4]
1a003314:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a003318:	9a05      	ldr	r2, [sp, #20]
1a00331a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00331e:	9a03      	ldr	r2, [sp, #12]
1a003320:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a003324:	9a04      	ldr	r2, [sp, #16]
1a003326:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00332a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00332e:	4a2e      	ldr	r2, [pc, #184]	; (1a0033e8 <Chip_SetupCoreClock+0x148>)
1a003330:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a003332:	4b2d      	ldr	r3, [pc, #180]	; (1a0033e8 <Chip_SetupCoreClock+0x148>)
1a003334:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a003336:	f013 0f01 	tst.w	r3, #1
1a00333a:	d0fa      	beq.n	1a003332 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a00333c:	2300      	movs	r3, #0
1a00333e:	2201      	movs	r2, #1
1a003340:	2109      	movs	r1, #9
1a003342:	2004      	movs	r0, #4
1a003344:	f7ff fefe 	bl	1a003144 <Chip_Clock_SetBaseClock>

	if (direct) {
1a003348:	b1fe      	cbz	r6, 1a00338a <Chip_SetupCoreClock+0xea>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00334a:	f242 7310 	movw	r3, #10000	; 0x2710
1a00334e:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a003350:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a003352:	1e5a      	subs	r2, r3, #1
1a003354:	9209      	str	r2, [sp, #36]	; 0x24
1a003356:	2b00      	cmp	r3, #0
1a003358:	d1fa      	bne.n	1a003350 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a00335a:	9b01      	ldr	r3, [sp, #4]
1a00335c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a003360:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a003362:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a003366:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00336a:	9a05      	ldr	r2, [sp, #20]
1a00336c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a003370:	9a03      	ldr	r2, [sp, #12]
1a003372:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a003376:	9a04      	ldr	r2, [sp, #16]
1a003378:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00337c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a003380:	4a19      	ldr	r2, [pc, #100]	; (1a0033e8 <Chip_SetupCoreClock+0x148>)
1a003382:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a003384:	b36c      	cbz	r4, 1a0033e2 <Chip_SetupCoreClock+0x142>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a003386:	2400      	movs	r4, #0
1a003388:	e029      	b.n	1a0033de <Chip_SetupCoreClock+0x13e>
	} else if (pdivide) {
1a00338a:	2d00      	cmp	r5, #0
1a00338c:	d0fa      	beq.n	1a003384 <Chip_SetupCoreClock+0xe4>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00338e:	f242 7310 	movw	r3, #10000	; 0x2710
1a003392:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a003394:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a003396:	1e5a      	subs	r2, r3, #1
1a003398:	9209      	str	r2, [sp, #36]	; 0x24
1a00339a:	2b00      	cmp	r3, #0
1a00339c:	d1fa      	bne.n	1a003394 <Chip_SetupCoreClock+0xf4>
		ppll.psel--;
1a00339e:	9b04      	ldr	r3, [sp, #16]
1a0033a0:	1e5a      	subs	r2, r3, #1
1a0033a2:	9204      	str	r2, [sp, #16]
1a0033a4:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a0033a8:	9b01      	ldr	r3, [sp, #4]
1a0033aa:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a0033ae:	9905      	ldr	r1, [sp, #20]
1a0033b0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0033b4:	9903      	ldr	r1, [sp, #12]
1a0033b6:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a0033ba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0033be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0033c2:	4a09      	ldr	r2, [pc, #36]	; (1a0033e8 <Chip_SetupCoreClock+0x148>)
1a0033c4:	6453      	str	r3, [r2, #68]	; 0x44
1a0033c6:	e7dd      	b.n	1a003384 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a0033c8:	4809      	ldr	r0, [pc, #36]	; (1a0033f0 <Chip_SetupCoreClock+0x150>)
1a0033ca:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0033ce:	78cb      	ldrb	r3, [r1, #3]
1a0033d0:	788a      	ldrb	r2, [r1, #2]
1a0033d2:	7849      	ldrb	r1, [r1, #1]
1a0033d4:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0033d8:	f7ff feb4 	bl	1a003144 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0033dc:	3401      	adds	r4, #1
1a0033de:	2c11      	cmp	r4, #17
1a0033e0:	d9f2      	bls.n	1a0033c8 <Chip_SetupCoreClock+0x128>
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a0033e2:	b00a      	add	sp, #40	; 0x28
1a0033e4:	bd70      	pop	{r4, r5, r6, pc}
1a0033e6:	bf00      	nop
1a0033e8:	40050000 	.word	0x40050000
1a0033ec:	068e7780 	.word	0x068e7780
1a0033f0:	1a004c24 	.word	0x1a004c24

1a0033f4 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a0033f4:	4770      	bx	lr
1a0033f6:	Address 0x000000001a0033f6 is out of bounds.


1a0033f8 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a0033f8:	4b03      	ldr	r3, [pc, #12]	; (1a003408 <Chip_SSP_GetClockIndex+0x10>)
1a0033fa:	4298      	cmp	r0, r3
1a0033fc:	d001      	beq.n	1a003402 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a0033fe:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a003400:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a003402:	20a5      	movs	r0, #165	; 0xa5
1a003404:	4770      	bx	lr
1a003406:	bf00      	nop
1a003408:	400c5000 	.word	0x400c5000

1a00340c <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a00340c:	4b04      	ldr	r3, [pc, #16]	; (1a003420 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a00340e:	4298      	cmp	r0, r3
1a003410:	d002      	beq.n	1a003418 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a003412:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a003416:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a003418:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a00341c:	4770      	bx	lr
1a00341e:	bf00      	nop
1a003420:	400c5000 	.word	0x400c5000

1a003424 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a003424:	6803      	ldr	r3, [r0, #0]
1a003426:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a00342a:	0209      	lsls	r1, r1, #8
1a00342c:	b289      	uxth	r1, r1
1a00342e:	4319      	orrs	r1, r3
1a003430:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a003432:	6102      	str	r2, [r0, #16]
}
1a003434:	4770      	bx	lr

1a003436 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a003436:	b570      	push	{r4, r5, r6, lr}
1a003438:	4606      	mov	r6, r0
1a00343a:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a00343c:	f7ff ffe6 	bl	1a00340c <Chip_SSP_GetPeriphClockIndex>
1a003440:	f7ff fefe 	bl	1a003240 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a003444:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a003446:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a00344a:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a00344c:	e000      	b.n	1a003450 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a00344e:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a003450:	42ab      	cmp	r3, r5
1a003452:	d90b      	bls.n	1a00346c <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a003454:	1c4c      	adds	r4, r1, #1
1a003456:	fb02 f304 	mul.w	r3, r2, r4
1a00345a:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a00345e:	429d      	cmp	r5, r3
1a003460:	d2f6      	bcs.n	1a003450 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a003462:	2cff      	cmp	r4, #255	; 0xff
1a003464:	d9f3      	bls.n	1a00344e <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a003466:	3202      	adds	r2, #2
				cr0_div = 0;
1a003468:	2100      	movs	r1, #0
1a00346a:	e7f1      	b.n	1a003450 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a00346c:	4630      	mov	r0, r6
1a00346e:	f7ff ffd9 	bl	1a003424 <Chip_SSP_SetClockRate>
}
1a003472:	bd70      	pop	{r4, r5, r6, pc}

1a003474 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a003474:	b510      	push	{r4, lr}
1a003476:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a003478:	f7ff ffbe 	bl	1a0033f8 <Chip_SSP_GetClockIndex>
1a00347c:	f7ff fec6 	bl	1a00320c <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a003480:	4620      	mov	r0, r4
1a003482:	f7ff ffc3 	bl	1a00340c <Chip_SSP_GetPeriphClockIndex>
1a003486:	f7ff fec1 	bl	1a00320c <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a00348a:	6863      	ldr	r3, [r4, #4]
1a00348c:	f023 0304 	bic.w	r3, r3, #4
1a003490:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a003492:	6823      	ldr	r3, [r4, #0]
1a003494:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a003498:	f043 0307 	orr.w	r3, r3, #7
1a00349c:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a00349e:	4902      	ldr	r1, [pc, #8]	; (1a0034a8 <Chip_SSP_Init+0x34>)
1a0034a0:	4620      	mov	r0, r4
1a0034a2:	f7ff ffc8 	bl	1a003436 <Chip_SSP_SetBitRate>
}
1a0034a6:	bd10      	pop	{r4, pc}
1a0034a8:	000186a0 	.word	0x000186a0

1a0034ac <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a0034ac:	2901      	cmp	r1, #1
1a0034ae:	d000      	beq.n	1a0034b2 <Chip_I2C_EventHandler+0x6>
	}

	stat = &iic->mXfer->status;
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
}
1a0034b0:	4770      	bx	lr
	stat = &iic->mXfer->status;
1a0034b2:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a0034b6:	0082      	lsls	r2, r0, #2
1a0034b8:	4b03      	ldr	r3, [pc, #12]	; (1a0034c8 <Chip_I2C_EventHandler+0x1c>)
1a0034ba:	4413      	add	r3, r2
1a0034bc:	691a      	ldr	r2, [r3, #16]
	while (*stat == I2C_STATUS_BUSY) {}
1a0034be:	7d13      	ldrb	r3, [r2, #20]
1a0034c0:	b2db      	uxtb	r3, r3
1a0034c2:	2b04      	cmp	r3, #4
1a0034c4:	d0fb      	beq.n	1a0034be <Chip_I2C_EventHandler+0x12>
1a0034c6:	e7f3      	b.n	1a0034b0 <Chip_I2C_EventHandler+0x4>
1a0034c8:	10000014 	.word	0x10000014

1a0034cc <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a0034cc:	b570      	push	{r4, r5, r6, lr}
1a0034ce:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a0034d0:	4e06      	ldr	r6, [pc, #24]	; (1a0034ec <Chip_I2C_Init+0x20>)
1a0034d2:	00c4      	lsls	r4, r0, #3
1a0034d4:	1a22      	subs	r2, r4, r0
1a0034d6:	0093      	lsls	r3, r2, #2
1a0034d8:	4433      	add	r3, r6
1a0034da:	8898      	ldrh	r0, [r3, #4]
1a0034dc:	f7ff fe96 	bl	1a00320c <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a0034e0:	1b64      	subs	r4, r4, r5
1a0034e2:	00a3      	lsls	r3, r4, #2
1a0034e4:	58f3      	ldr	r3, [r6, r3]
1a0034e6:	226c      	movs	r2, #108	; 0x6c
1a0034e8:	619a      	str	r2, [r3, #24]
}
1a0034ea:	bd70      	pop	{r4, r5, r6, pc}
1a0034ec:	10000014 	.word	0x10000014

1a0034f0 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a0034f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0034f4:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a0034f6:	4e0b      	ldr	r6, [pc, #44]	; (1a003524 <Chip_I2C_SetClockRate+0x34>)
1a0034f8:	00c5      	lsls	r5, r0, #3
1a0034fa:	1a2b      	subs	r3, r5, r0
1a0034fc:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a003500:	eb06 0308 	add.w	r3, r6, r8
1a003504:	8898      	ldrh	r0, [r3, #4]
1a003506:	f7ff fe9b 	bl	1a003240 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a00350a:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a00350e:	f856 3008 	ldr.w	r3, [r6, r8]
1a003512:	0842      	lsrs	r2, r0, #1
1a003514:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a003516:	f856 3008 	ldr.w	r3, [r6, r8]
1a00351a:	691a      	ldr	r2, [r3, #16]
1a00351c:	1a80      	subs	r0, r0, r2
1a00351e:	6158      	str	r0, [r3, #20]
}
1a003520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003524:	10000014 	.word	0x10000014

1a003528 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a003528:	b508      	push	{r3, lr}
   extern void *g_pfnVectors;
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a00352a:	4a0b      	ldr	r2, [pc, #44]	; (1a003558 <SystemInit+0x30>)
1a00352c:	4b0b      	ldr	r3, [pc, #44]	; (1a00355c <SystemInit+0x34>)
1a00352e:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a003530:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a003534:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a003536:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a00353a:	2b20      	cmp	r3, #32
1a00353c:	d004      	beq.n	1a003548 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a00353e:	f7ff fa9f 	bl	1a002a80 <Board_SystemInit>
   Board_Init();
1a003542:	f7ff fa31 	bl	1a0029a8 <Board_Init>
}
1a003546:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a003548:	4a04      	ldr	r2, [pc, #16]	; (1a00355c <SystemInit+0x34>)
1a00354a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a00354e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a003552:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a003556:	e7f2      	b.n	1a00353e <SystemInit+0x16>
1a003558:	1a000000 	.word	0x1a000000
1a00355c:	e000ed00 	.word	0xe000ed00

1a003560 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a003560:	4b04      	ldr	r3, [pc, #16]	; (1a003574 <cyclesCounterInit+0x14>)
1a003562:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a003564:	4a04      	ldr	r2, [pc, #16]	; (1a003578 <cyclesCounterInit+0x18>)
1a003566:	6813      	ldr	r3, [r2, #0]
1a003568:	f043 0301 	orr.w	r3, r3, #1
1a00356c:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a00356e:	2001      	movs	r0, #1
1a003570:	4770      	bx	lr
1a003572:	bf00      	nop
1a003574:	1000004c 	.word	0x1000004c
1a003578:	e0001000 	.word	0xe0001000

1a00357c <uartProcessIRQ>:
{
1a00357c:	b570      	push	{r4, r5, r6, lr}
1a00357e:	4604      	mov	r4, r0
   uint8_t status = Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr );
1a003580:	eb00 0240 	add.w	r2, r0, r0, lsl #1
1a003584:	0093      	lsls	r3, r2, #2
1a003586:	4a1f      	ldr	r2, [pc, #124]	; (1a003604 <uartProcessIRQ+0x88>)
1a003588:	58d6      	ldr	r6, [r2, r3]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a00358a:	6975      	ldr	r5, [r6, #20]
   if(status & UART_LSR_RDR) { // uartRxReady
1a00358c:	b2ed      	uxtb	r5, r5
1a00358e:	f015 0f01 	tst.w	r5, #1
1a003592:	d009      	beq.n	1a0035a8 <uartProcessIRQ+0x2c>
      if( ( uart == UART_GPIO ) && (rxIsrCallbackUART0 != 0) )
1a003594:	b920      	cbnz	r0, 1a0035a0 <uartProcessIRQ+0x24>
1a003596:	4b1c      	ldr	r3, [pc, #112]	; (1a003608 <uartProcessIRQ+0x8c>)
1a003598:	681b      	ldr	r3, [r3, #0]
1a00359a:	b10b      	cbz	r3, 1a0035a0 <uartProcessIRQ+0x24>
         (*rxIsrCallbackUART0)(0);
1a00359c:	2000      	movs	r0, #0
1a00359e:	4798      	blx	r3
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a0035a0:	2c03      	cmp	r4, #3
1a0035a2:	d013      	beq.n	1a0035cc <uartProcessIRQ+0x50>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a0035a4:	2c05      	cmp	r4, #5
1a0035a6:	d018      	beq.n	1a0035da <uartProcessIRQ+0x5e>
   if( ( status & UART_LSR_THRE ) && // uartTxReady
1a0035a8:	f015 0f20 	tst.w	r5, #32
1a0035ac:	d00d      	beq.n	1a0035ca <uartProcessIRQ+0x4e>
	return pUART->IER;
1a0035ae:	6873      	ldr	r3, [r6, #4]
1a0035b0:	f013 0f02 	tst.w	r3, #2
1a0035b4:	d009      	beq.n	1a0035ca <uartProcessIRQ+0x4e>
      if( ( uart == UART_GPIO ) && (txIsrCallbackUART0 != 0) )
1a0035b6:	b924      	cbnz	r4, 1a0035c2 <uartProcessIRQ+0x46>
1a0035b8:	4b14      	ldr	r3, [pc, #80]	; (1a00360c <uartProcessIRQ+0x90>)
1a0035ba:	681b      	ldr	r3, [r3, #0]
1a0035bc:	b10b      	cbz	r3, 1a0035c2 <uartProcessIRQ+0x46>
         (*txIsrCallbackUART0)(0);
1a0035be:	2000      	movs	r0, #0
1a0035c0:	4798      	blx	r3
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a0035c2:	2c03      	cmp	r4, #3
1a0035c4:	d010      	beq.n	1a0035e8 <uartProcessIRQ+0x6c>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a0035c6:	2c05      	cmp	r4, #5
1a0035c8:	d015      	beq.n	1a0035f6 <uartProcessIRQ+0x7a>
}
1a0035ca:	bd70      	pop	{r4, r5, r6, pc}
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a0035cc:	4b10      	ldr	r3, [pc, #64]	; (1a003610 <uartProcessIRQ+0x94>)
1a0035ce:	681b      	ldr	r3, [r3, #0]
1a0035d0:	2b00      	cmp	r3, #0
1a0035d2:	d0e7      	beq.n	1a0035a4 <uartProcessIRQ+0x28>
         (*rxIsrCallbackUART2)(0);
1a0035d4:	2000      	movs	r0, #0
1a0035d6:	4798      	blx	r3
1a0035d8:	e7e4      	b.n	1a0035a4 <uartProcessIRQ+0x28>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a0035da:	4b0e      	ldr	r3, [pc, #56]	; (1a003614 <uartProcessIRQ+0x98>)
1a0035dc:	681b      	ldr	r3, [r3, #0]
1a0035de:	2b00      	cmp	r3, #0
1a0035e0:	d0e2      	beq.n	1a0035a8 <uartProcessIRQ+0x2c>
         (*rxIsrCallbackUART3)(0);
1a0035e2:	2000      	movs	r0, #0
1a0035e4:	4798      	blx	r3
1a0035e6:	e7df      	b.n	1a0035a8 <uartProcessIRQ+0x2c>
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a0035e8:	4b0b      	ldr	r3, [pc, #44]	; (1a003618 <uartProcessIRQ+0x9c>)
1a0035ea:	681b      	ldr	r3, [r3, #0]
1a0035ec:	2b00      	cmp	r3, #0
1a0035ee:	d0ea      	beq.n	1a0035c6 <uartProcessIRQ+0x4a>
         (*txIsrCallbackUART2)(0);
1a0035f0:	2000      	movs	r0, #0
1a0035f2:	4798      	blx	r3
1a0035f4:	e7e7      	b.n	1a0035c6 <uartProcessIRQ+0x4a>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a0035f6:	4b09      	ldr	r3, [pc, #36]	; (1a00361c <uartProcessIRQ+0xa0>)
1a0035f8:	681b      	ldr	r3, [r3, #0]
1a0035fa:	2b00      	cmp	r3, #0
1a0035fc:	d0e5      	beq.n	1a0035ca <uartProcessIRQ+0x4e>
         (*txIsrCallbackUART3)(0);
1a0035fe:	2000      	movs	r0, #0
1a003600:	4798      	blx	r3
}
1a003602:	e7e2      	b.n	1a0035ca <uartProcessIRQ+0x4e>
1a003604:	1a004c6c 	.word	0x1a004c6c
1a003608:	10002b8c 	.word	0x10002b8c
1a00360c:	10002b98 	.word	0x10002b98
1a003610:	10002b90 	.word	0x10002b90
1a003614:	10002b94 	.word	0x10002b94
1a003618:	10002b9c 	.word	0x10002b9c
1a00361c:	10002ba0 	.word	0x10002ba0

1a003620 <uartInterrupt>:
   if( enable ) {
1a003620:	b341      	cbz	r1, 1a003674 <uartInterrupt+0x54>
      NVIC_SetPriority( lpcUarts[uart].uartIrqAddr, 5 ); // FreeRTOS Requiere prioridad >= 5 (numero mas alto, ma baja prioridad)
1a003622:	eb00 0340 	add.w	r3, r0, r0, lsl #1
1a003626:	009a      	lsls	r2, r3, #2
1a003628:	4b1e      	ldr	r3, [pc, #120]	; (1a0036a4 <uartInterrupt+0x84>)
1a00362a:	4413      	add	r3, r2
1a00362c:	f993 300a 	ldrsb.w	r3, [r3, #10]
  if ((int32_t)(IRQn) >= 0)
1a003630:	2b00      	cmp	r3, #0
1a003632:	db18      	blt.n	1a003666 <uartInterrupt+0x46>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a003634:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
1a003638:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
1a00363c:	22a0      	movs	r2, #160	; 0xa0
1a00363e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
      NVIC_EnableIRQ( lpcUarts[uart].uartIrqAddr );
1a003642:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003646:	0082      	lsls	r2, r0, #2
1a003648:	4b16      	ldr	r3, [pc, #88]	; (1a0036a4 <uartInterrupt+0x84>)
1a00364a:	4413      	add	r3, r2
1a00364c:	f993 300a 	ldrsb.w	r3, [r3, #10]
  if ((int32_t)(IRQn) >= 0)
1a003650:	2b00      	cmp	r3, #0
1a003652:	db25      	blt.n	1a0036a0 <uartInterrupt+0x80>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a003654:	f003 011f 	and.w	r1, r3, #31
1a003658:	095b      	lsrs	r3, r3, #5
1a00365a:	2201      	movs	r2, #1
1a00365c:	408a      	lsls	r2, r1
1a00365e:	4912      	ldr	r1, [pc, #72]	; (1a0036a8 <uartInterrupt+0x88>)
1a003660:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a003664:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a003666:	f003 030f 	and.w	r3, r3, #15
1a00366a:	4a10      	ldr	r2, [pc, #64]	; (1a0036ac <uartInterrupt+0x8c>)
1a00366c:	441a      	add	r2, r3
1a00366e:	23a0      	movs	r3, #160	; 0xa0
1a003670:	7613      	strb	r3, [r2, #24]
1a003672:	e7e6      	b.n	1a003642 <uartInterrupt+0x22>
      NVIC_DisableIRQ( lpcUarts[uart].uartIrqAddr );
1a003674:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003678:	0082      	lsls	r2, r0, #2
1a00367a:	4b0a      	ldr	r3, [pc, #40]	; (1a0036a4 <uartInterrupt+0x84>)
1a00367c:	4413      	add	r3, r2
1a00367e:	f993 300a 	ldrsb.w	r3, [r3, #10]
  if ((int32_t)(IRQn) >= 0)
1a003682:	2b00      	cmp	r3, #0
1a003684:	db0c      	blt.n	1a0036a0 <uartInterrupt+0x80>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a003686:	f003 011f 	and.w	r1, r3, #31
1a00368a:	095b      	lsrs	r3, r3, #5
1a00368c:	2201      	movs	r2, #1
1a00368e:	408a      	lsls	r2, r1
1a003690:	3320      	adds	r3, #32
1a003692:	4905      	ldr	r1, [pc, #20]	; (1a0036a8 <uartInterrupt+0x88>)
1a003694:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
1a003698:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
1a00369c:	f3bf 8f6f 	isb	sy
}
1a0036a0:	4770      	bx	lr
1a0036a2:	bf00      	nop
1a0036a4:	1a004c6c 	.word	0x1a004c6c
1a0036a8:	e000e100 	.word	0xe000e100
1a0036ac:	e000ecfc 	.word	0xe000ecfc

1a0036b0 <uartCallbackSet>:
   switch(event){
1a0036b0:	b111      	cbz	r1, 1a0036b8 <uartCallbackSet+0x8>
1a0036b2:	2901      	cmp	r1, #1
1a0036b4:	d01d      	beq.n	1a0036f2 <uartCallbackSet+0x42>
1a0036b6:	4770      	bx	lr
         if( callbackFunc != 0 ) {
1a0036b8:	b182      	cbz	r2, 1a0036dc <uartCallbackSet+0x2c>
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a0036ba:	2801      	cmp	r0, #1
1a0036bc:	d90f      	bls.n	1a0036de <uartCallbackSet+0x2e>
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a0036be:	1ec3      	subs	r3, r0, #3
1a0036c0:	b2db      	uxtb	r3, r3
1a0036c2:	2b01      	cmp	r3, #1
1a0036c4:	d90e      	bls.n	1a0036e4 <uartCallbackSet+0x34>
            if( uart == UART_232 ){
1a0036c6:	2805      	cmp	r0, #5
1a0036c8:	d00f      	beq.n	1a0036ea <uartCallbackSet+0x3a>
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a0036ca:	2305      	movs	r3, #5
   Chip_UART_IntEnable(lpcUarts[uart].uartAddr, intMask);
1a0036cc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0036d0:	0082      	lsls	r2, r0, #2
1a0036d2:	4913      	ldr	r1, [pc, #76]	; (1a003720 <uartCallbackSet+0x70>)
1a0036d4:	588a      	ldr	r2, [r1, r2]
	pUART->IER |= intMask;
1a0036d6:	6851      	ldr	r1, [r2, #4]
1a0036d8:	430b      	orrs	r3, r1
1a0036da:	6053      	str	r3, [r2, #4]
}
1a0036dc:	4770      	bx	lr
               rxIsrCallbackUART0 = callbackFunc;
1a0036de:	4b11      	ldr	r3, [pc, #68]	; (1a003724 <uartCallbackSet+0x74>)
1a0036e0:	601a      	str	r2, [r3, #0]
1a0036e2:	e7ec      	b.n	1a0036be <uartCallbackSet+0xe>
               rxIsrCallbackUART2 = callbackFunc;
1a0036e4:	4b10      	ldr	r3, [pc, #64]	; (1a003728 <uartCallbackSet+0x78>)
1a0036e6:	601a      	str	r2, [r3, #0]
1a0036e8:	e7ed      	b.n	1a0036c6 <uartCallbackSet+0x16>
               rxIsrCallbackUART3 = callbackFunc;
1a0036ea:	4b10      	ldr	r3, [pc, #64]	; (1a00372c <uartCallbackSet+0x7c>)
1a0036ec:	601a      	str	r2, [r3, #0]
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a0036ee:	2305      	movs	r3, #5
1a0036f0:	e7ec      	b.n	1a0036cc <uartCallbackSet+0x1c>
         if( callbackFunc != 0 ) {
1a0036f2:	2a00      	cmp	r2, #0
1a0036f4:	d0f2      	beq.n	1a0036dc <uartCallbackSet+0x2c>
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a0036f6:	2801      	cmp	r0, #1
1a0036f8:	d907      	bls.n	1a00370a <uartCallbackSet+0x5a>
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a0036fa:	1ec3      	subs	r3, r0, #3
1a0036fc:	b2db      	uxtb	r3, r3
1a0036fe:	2b01      	cmp	r3, #1
1a003700:	d906      	bls.n	1a003710 <uartCallbackSet+0x60>
            if( uart == UART_232 ){
1a003702:	2805      	cmp	r0, #5
1a003704:	d007      	beq.n	1a003716 <uartCallbackSet+0x66>
         intMask = UART_IER_THREINT;
1a003706:	2302      	movs	r3, #2
1a003708:	e7e0      	b.n	1a0036cc <uartCallbackSet+0x1c>
               txIsrCallbackUART0 = callbackFunc;
1a00370a:	4b09      	ldr	r3, [pc, #36]	; (1a003730 <uartCallbackSet+0x80>)
1a00370c:	601a      	str	r2, [r3, #0]
1a00370e:	e7f4      	b.n	1a0036fa <uartCallbackSet+0x4a>
               txIsrCallbackUART2 = callbackFunc;
1a003710:	4b08      	ldr	r3, [pc, #32]	; (1a003734 <uartCallbackSet+0x84>)
1a003712:	601a      	str	r2, [r3, #0]
1a003714:	e7f5      	b.n	1a003702 <uartCallbackSet+0x52>
               txIsrCallbackUART3 = callbackFunc;
1a003716:	4b08      	ldr	r3, [pc, #32]	; (1a003738 <uartCallbackSet+0x88>)
1a003718:	601a      	str	r2, [r3, #0]
         intMask = UART_IER_THREINT;
1a00371a:	2302      	movs	r3, #2
1a00371c:	e7d6      	b.n	1a0036cc <uartCallbackSet+0x1c>
1a00371e:	bf00      	nop
1a003720:	1a004c6c 	.word	0x1a004c6c
1a003724:	10002b8c 	.word	0x10002b8c
1a003728:	10002b90 	.word	0x10002b90
1a00372c:	10002b94 	.word	0x10002b94
1a003730:	10002b98 	.word	0x10002b98
1a003734:	10002b9c 	.word	0x10002b9c
1a003738:	10002ba0 	.word	0x10002ba0

1a00373c <uartTxReady>:
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_THRE;
1a00373c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003740:	0083      	lsls	r3, r0, #2
1a003742:	4a03      	ldr	r2, [pc, #12]	; (1a003750 <uartTxReady+0x14>)
1a003744:	58d3      	ldr	r3, [r2, r3]
	return pUART->LSR;
1a003746:	6958      	ldr	r0, [r3, #20]
}
1a003748:	f000 0020 	and.w	r0, r0, #32
1a00374c:	4770      	bx	lr
1a00374e:	bf00      	nop
1a003750:	1a004c6c 	.word	0x1a004c6c

1a003754 <uartRxRead>:
   return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
1a003754:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003758:	0083      	lsls	r3, r0, #2
1a00375a:	4a02      	ldr	r2, [pc, #8]	; (1a003764 <uartRxRead+0x10>)
1a00375c:	58d3      	ldr	r3, [r2, r3]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a00375e:	6818      	ldr	r0, [r3, #0]
}
1a003760:	b2c0      	uxtb	r0, r0
1a003762:	4770      	bx	lr
1a003764:	1a004c6c 	.word	0x1a004c6c

1a003768 <uartTxWrite>:
   Chip_UART_SendByte( lpcUarts[uart].uartAddr, value );
1a003768:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a00376c:	0083      	lsls	r3, r0, #2
1a00376e:	4a02      	ldr	r2, [pc, #8]	; (1a003778 <uartTxWrite+0x10>)
1a003770:	58d3      	ldr	r3, [r2, r3]
	pUART->THR = (uint32_t) data;
1a003772:	6019      	str	r1, [r3, #0]
}
1a003774:	4770      	bx	lr
1a003776:	bf00      	nop
1a003778:	1a004c6c 	.word	0x1a004c6c

1a00377c <uartInit>:
{
1a00377c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a003780:	4680      	mov	r8, r0
1a003782:	4689      	mov	r9, r1
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a003784:	4c19      	ldr	r4, [pc, #100]	; (1a0037ec <uartInit+0x70>)
1a003786:	0045      	lsls	r5, r0, #1
1a003788:	182a      	adds	r2, r5, r0
1a00378a:	0093      	lsls	r3, r2, #2
1a00378c:	18e6      	adds	r6, r4, r3
1a00378e:	58e7      	ldr	r7, [r4, r3]
1a003790:	4638      	mov	r0, r7
1a003792:	f7ff f991 	bl	1a002ab8 <Chip_UART_Init>
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a003796:	4649      	mov	r1, r9
1a003798:	4638      	mov	r0, r7
1a00379a:	f7ff f9b7 	bl	1a002b0c <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a00379e:	2307      	movs	r3, #7
1a0037a0:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a0037a2:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a0037a4:	2301      	movs	r3, #1
1a0037a6:	65fb      	str	r3, [r7, #92]	; 0x5c
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a0037a8:	7930      	ldrb	r0, [r6, #4]
1a0037aa:	7973      	ldrb	r3, [r6, #5]
1a0037ac:	79b2      	ldrb	r2, [r6, #6]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0037ae:	f042 0218 	orr.w	r2, r2, #24
1a0037b2:	490f      	ldr	r1, [pc, #60]	; (1a0037f0 <uartInit+0x74>)
1a0037b4:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a0037b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a0037bc:	79f0      	ldrb	r0, [r6, #7]
1a0037be:	7a33      	ldrb	r3, [r6, #8]
1a0037c0:	7a72      	ldrb	r2, [r6, #9]
1a0037c2:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0037c6:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a0037ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   if( uart == UART_485 ) {
1a0037ce:	f1b8 0f01 	cmp.w	r8, #1
1a0037d2:	d001      	beq.n	1a0037d8 <uartInit+0x5c>
}
1a0037d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a0037d8:	4a06      	ldr	r2, [pc, #24]	; (1a0037f4 <uartInit+0x78>)
1a0037da:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a0037dc:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a0037e0:	64d3      	str	r3, [r2, #76]	; 0x4c
1a0037e2:	221a      	movs	r2, #26
1a0037e4:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a0037e8:	e7f4      	b.n	1a0037d4 <uartInit+0x58>
1a0037ea:	bf00      	nop
1a0037ec:	1a004c6c 	.word	0x1a004c6c
1a0037f0:	40086000 	.word	0x40086000
1a0037f4:	40081000 	.word	0x40081000

1a0037f8 <uartWriteByte>:
{
1a0037f8:	b538      	push	{r3, r4, r5, lr}
1a0037fa:	4604      	mov	r4, r0
1a0037fc:	460d      	mov	r5, r1
   while( uartTxReady( uart ) == FALSE );
1a0037fe:	4620      	mov	r0, r4
1a003800:	f7ff ff9c 	bl	1a00373c <uartTxReady>
1a003804:	2800      	cmp	r0, #0
1a003806:	d0fa      	beq.n	1a0037fe <uartWriteByte+0x6>
   uartTxWrite( uart, value );
1a003808:	4629      	mov	r1, r5
1a00380a:	4620      	mov	r0, r4
1a00380c:	f7ff ffac 	bl	1a003768 <uartTxWrite>
}
1a003810:	bd38      	pop	{r3, r4, r5, pc}

1a003812 <uartWriteString>:
{
1a003812:	b538      	push	{r3, r4, r5, lr}
1a003814:	4605      	mov	r5, r0
1a003816:	460c      	mov	r4, r1
   while( *str != 0 ) {
1a003818:	e003      	b.n	1a003822 <uartWriteString+0x10>
      uartWriteByte( uart, (uint8_t)*str );
1a00381a:	4628      	mov	r0, r5
1a00381c:	f7ff ffec 	bl	1a0037f8 <uartWriteByte>
      str++;
1a003820:	3401      	adds	r4, #1
   while( *str != 0 ) {
1a003822:	7821      	ldrb	r1, [r4, #0]
1a003824:	2900      	cmp	r1, #0
1a003826:	d1f8      	bne.n	1a00381a <uartWriteString+0x8>
}
1a003828:	bd38      	pop	{r3, r4, r5, pc}

1a00382a <UART2_IRQHandler>:

// UART2 (USB-UART) or UART_ENET
// 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26)
void UART2_IRQHandler(void)
{
1a00382a:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_USB );
1a00382c:	2003      	movs	r0, #3
1a00382e:	f7ff fea5 	bl	1a00357c <uartProcessIRQ>
}
1a003832:	bd08      	pop	{r3, pc}

1a003834 <UART3_IRQHandler>:

// UART3 (RS232)
// 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27)
void UART3_IRQHandler(void)
{
1a003834:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_232 );
1a003836:	2005      	movs	r0, #5
1a003838:	f7ff fea0 	bl	1a00357c <uartProcessIRQ>
}
1a00383c:	bd08      	pop	{r3, pc}
1a00383e:	Address 0x000000001a00383e is out of bounds.


1a003840 <tickerCallback>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a003840:	e92d 4800 	stmdb	sp!, {fp, lr}
   // Increment Tick counters
   tickCounter++;
1a003844:	4908      	ldr	r1, [pc, #32]	; (1a003868 <tickerCallback+0x28>)
1a003846:	e9d1 2300 	ldrd	r2, r3, [r1]
1a00384a:	f112 0b01 	adds.w	fp, r2, #1
1a00384e:	f143 0c00 	adc.w	ip, r3, #0
1a003852:	e9c1 bc00 	strd	fp, ip, [r1]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a003856:	4b05      	ldr	r3, [pc, #20]	; (1a00386c <tickerCallback+0x2c>)
1a003858:	681b      	ldr	r3, [r3, #0]
1a00385a:	b113      	cbz	r3, 1a003862 <tickerCallback+0x22>
      (* tickHookFunction )( callBackFuncParams );
1a00385c:	4a04      	ldr	r2, [pc, #16]	; (1a003870 <tickerCallback+0x30>)
1a00385e:	6810      	ldr	r0, [r2, #0]
1a003860:	4798      	blx	r3
   }
}
1a003862:	e8bd 8800 	ldmia.w	sp!, {fp, pc}
1a003866:	bf00      	nop
1a003868:	10002ba8 	.word	0x10002ba8
1a00386c:	10002bb0 	.word	0x10002bb0
1a003870:	10002ba4 	.word	0x10002ba4

1a003874 <tickInit>:
{
1a003874:	b510      	push	{r4, lr}
1a003876:	b082      	sub	sp, #8
         TimerHandle_t h = xTimerCreateStatic( "tikcerTimer",
1a003878:	4b0e      	ldr	r3, [pc, #56]	; (1a0038b4 <tickInit+0x40>)
1a00387a:	9301      	str	r3, [sp, #4]
1a00387c:	4b0e      	ldr	r3, [pc, #56]	; (1a0038b8 <tickInit+0x44>)
1a00387e:	9300      	str	r3, [sp, #0]
1a003880:	2300      	movs	r3, #0
1a003882:	2201      	movs	r2, #1
1a003884:	4601      	mov	r1, r0
1a003886:	480d      	ldr	r0, [pc, #52]	; (1a0038bc <tickInit+0x48>)
1a003888:	f7fe fc70 	bl	1a00216c <xTimerCreateStatic>
         if (h == NULL)
1a00388c:	b178      	cbz	r0, 1a0038ae <tickInit+0x3a>
1a00388e:	4604      	mov	r4, r0
         return xTimerStart(h, 0) == pdPASS;
1a003890:	f7fe f822 	bl	1a0018d8 <xTaskGetTickCount>
1a003894:	2300      	movs	r3, #0
1a003896:	9300      	str	r3, [sp, #0]
1a003898:	4602      	mov	r2, r0
1a00389a:	2101      	movs	r1, #1
1a00389c:	4620      	mov	r0, r4
1a00389e:	f7fe fc8b 	bl	1a0021b8 <xTimerGenericCommand>
1a0038a2:	2801      	cmp	r0, #1
1a0038a4:	bf14      	ite	ne
1a0038a6:	2000      	movne	r0, #0
1a0038a8:	2001      	moveq	r0, #1
}
1a0038aa:	b002      	add	sp, #8
1a0038ac:	bd10      	pop	{r4, pc}
            return 0;
1a0038ae:	2000      	movs	r0, #0
1a0038b0:	e7fb      	b.n	1a0038aa <tickInit+0x36>
1a0038b2:	bf00      	nop
1a0038b4:	10002bb4 	.word	0x10002bb4
1a0038b8:	1a003841 	.word	0x1a003841
1a0038bc:	1a004cb4 	.word	0x1a004cb4

1a0038c0 <errorOcurred>:

/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred( void* ptr )
{
1a0038c0:	e7fe      	b.n	1a0038c0 <errorOcurred>

1a0038c2 <doNothing>:
   while(1);
}

static void doNothing( void* ptr )
{
}
1a0038c2:	4770      	bx	lr

1a0038c4 <TIMER0_IRQHandler>:
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void)
{
1a0038c4:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0038c6:	2400      	movs	r4, #0
1a0038c8:	e001      	b.n	1a0038ce <TIMER0_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0038ca:	3401      	adds	r4, #1
1a0038cc:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0038ce:	2c03      	cmp	r4, #3
1a0038d0:	d812      	bhi.n	1a0038f8 <TIMER0_IRQHandler+0x34>
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ) {
1a0038d2:	b265      	sxtb	r5, r4
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0038d4:	4b09      	ldr	r3, [pc, #36]	; (1a0038fc <TIMER0_IRQHandler+0x38>)
1a0038d6:	681a      	ldr	r2, [r3, #0]
1a0038d8:	f004 010f 	and.w	r1, r4, #15
1a0038dc:	2301      	movs	r3, #1
1a0038de:	408b      	lsls	r3, r1
1a0038e0:	421a      	tst	r2, r3
1a0038e2:	d0f2      	beq.n	1a0038ca <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0038e4:	4b06      	ldr	r3, [pc, #24]	; (1a003900 <TIMER0_IRQHandler+0x3c>)
1a0038e6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a0038ea:	2000      	movs	r0, #0
1a0038ec:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0038ee:	2301      	movs	r3, #1
1a0038f0:	40ab      	lsls	r3, r5
1a0038f2:	4a02      	ldr	r2, [pc, #8]	; (1a0038fc <TIMER0_IRQHandler+0x38>)
1a0038f4:	6013      	str	r3, [r2, #0]
1a0038f6:	e7e8      	b.n	1a0038ca <TIMER0_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a0038f8:	bd38      	pop	{r3, r4, r5, pc}
1a0038fa:	bf00      	nop
1a0038fc:	40084000 	.word	0x40084000
1a003900:	10000050 	.word	0x10000050

1a003904 <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void )
{
1a003904:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a003906:	2400      	movs	r4, #0
1a003908:	e001      	b.n	1a00390e <TIMER1_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a00390a:	3401      	adds	r4, #1
1a00390c:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00390e:	2c03      	cmp	r4, #3
1a003910:	d813      	bhi.n	1a00393a <TIMER1_IRQHandler+0x36>
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ) {
1a003912:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a003914:	4b09      	ldr	r3, [pc, #36]	; (1a00393c <TIMER1_IRQHandler+0x38>)
1a003916:	681a      	ldr	r2, [r3, #0]
1a003918:	f004 010f 	and.w	r1, r4, #15
1a00391c:	2301      	movs	r3, #1
1a00391e:	408b      	lsls	r3, r1
1a003920:	421a      	tst	r2, r3
1a003922:	d0f2      	beq.n	1a00390a <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a003924:	1d23      	adds	r3, r4, #4
1a003926:	4a06      	ldr	r2, [pc, #24]	; (1a003940 <TIMER1_IRQHandler+0x3c>)
1a003928:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a00392c:	2000      	movs	r0, #0
1a00392e:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a003930:	2301      	movs	r3, #1
1a003932:	40ab      	lsls	r3, r5
1a003934:	4a01      	ldr	r2, [pc, #4]	; (1a00393c <TIMER1_IRQHandler+0x38>)
1a003936:	6013      	str	r3, [r2, #0]
1a003938:	e7e7      	b.n	1a00390a <TIMER1_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a00393a:	bd38      	pop	{r3, r4, r5, pc}
1a00393c:	40085000 	.word	0x40085000
1a003940:	10000050 	.word	0x10000050

1a003944 <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void )
{
1a003944:	b538      	push	{r3, r4, r5, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a003946:	2400      	movs	r4, #0
1a003948:	e001      	b.n	1a00394e <TIMER2_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a00394a:	3401      	adds	r4, #1
1a00394c:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00394e:	2c03      	cmp	r4, #3
1a003950:	d814      	bhi.n	1a00397c <TIMER2_IRQHandler+0x38>
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ) {
1a003952:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a003954:	4b0a      	ldr	r3, [pc, #40]	; (1a003980 <TIMER2_IRQHandler+0x3c>)
1a003956:	681a      	ldr	r2, [r3, #0]
1a003958:	f004 010f 	and.w	r1, r4, #15
1a00395c:	2301      	movs	r3, #1
1a00395e:	408b      	lsls	r3, r1
1a003960:	421a      	tst	r2, r3
1a003962:	d0f2      	beq.n	1a00394a <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a003964:	f104 0308 	add.w	r3, r4, #8
1a003968:	4a06      	ldr	r2, [pc, #24]	; (1a003984 <TIMER2_IRQHandler+0x40>)
1a00396a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a00396e:	2000      	movs	r0, #0
1a003970:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a003972:	2301      	movs	r3, #1
1a003974:	40ab      	lsls	r3, r5
1a003976:	4a02      	ldr	r2, [pc, #8]	; (1a003980 <TIMER2_IRQHandler+0x3c>)
1a003978:	6013      	str	r3, [r2, #0]
1a00397a:	e7e6      	b.n	1a00394a <TIMER2_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a00397c:	bd38      	pop	{r3, r4, r5, pc}
1a00397e:	bf00      	nop
1a003980:	400c3000 	.word	0x400c3000
1a003984:	10000050 	.word	0x10000050

1a003988 <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void )
{
1a003988:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00398a:	2400      	movs	r4, #0
1a00398c:	e001      	b.n	1a003992 <TIMER3_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a00398e:	3401      	adds	r4, #1
1a003990:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a003992:	2c03      	cmp	r4, #3
1a003994:	d814      	bhi.n	1a0039c0 <TIMER3_IRQHandler+0x38>
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)) {
1a003996:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a003998:	4b0a      	ldr	r3, [pc, #40]	; (1a0039c4 <TIMER3_IRQHandler+0x3c>)
1a00399a:	681a      	ldr	r2, [r3, #0]
1a00399c:	f004 010f 	and.w	r1, r4, #15
1a0039a0:	2301      	movs	r3, #1
1a0039a2:	408b      	lsls	r3, r1
1a0039a4:	421a      	tst	r2, r3
1a0039a6:	d0f2      	beq.n	1a00398e <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0039a8:	f104 030c 	add.w	r3, r4, #12
1a0039ac:	4a06      	ldr	r2, [pc, #24]	; (1a0039c8 <TIMER3_IRQHandler+0x40>)
1a0039ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0039b2:	2000      	movs	r0, #0
1a0039b4:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0039b6:	2301      	movs	r3, #1
1a0039b8:	40ab      	lsls	r3, r5
1a0039ba:	4a02      	ldr	r2, [pc, #8]	; (1a0039c4 <TIMER3_IRQHandler+0x3c>)
1a0039bc:	6013      	str	r3, [r2, #0]
1a0039be:	e7e6      	b.n	1a00398e <TIMER3_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a0039c0:	bd38      	pop	{r3, r4, r5, pc}
1a0039c2:	bf00      	nop
1a0039c4:	400c4000 	.word	0x400c4000
1a0039c8:	10000050 	.word	0x10000050

1a0039cc <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a0039cc:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a0039ce:	4d0b      	ldr	r5, [pc, #44]	; (1a0039fc <gpioObtainPinInit+0x30>)
1a0039d0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0039d4:	182c      	adds	r4, r5, r0
1a0039d6:	5628      	ldrsb	r0, [r5, r0]
1a0039d8:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a0039da:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a0039de:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a0039e0:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a0039e4:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a0039e6:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a0039ea:	9b02      	ldr	r3, [sp, #8]
1a0039ec:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a0039ee:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a0039f2:	9b03      	ldr	r3, [sp, #12]
1a0039f4:	701a      	strb	r2, [r3, #0]
}
1a0039f6:	bc30      	pop	{r4, r5}
1a0039f8:	4770      	bx	lr
1a0039fa:	bf00      	nop
1a0039fc:	1a004cc0 	.word	0x1a004cc0

1a003a00 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a003a00:	b570      	push	{r4, r5, r6, lr}
1a003a02:	b084      	sub	sp, #16
1a003a04:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a003a06:	2300      	movs	r3, #0
1a003a08:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003a0c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003a10:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003a14:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003a18:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003a1c:	f10d 030b 	add.w	r3, sp, #11
1a003a20:	9301      	str	r3, [sp, #4]
1a003a22:	ab03      	add	r3, sp, #12
1a003a24:	9300      	str	r3, [sp, #0]
1a003a26:	f10d 030d 	add.w	r3, sp, #13
1a003a2a:	f10d 020e 	add.w	r2, sp, #14
1a003a2e:	f10d 010f 	add.w	r1, sp, #15
1a003a32:	f7ff ffcb 	bl	1a0039cc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a003a36:	2c05      	cmp	r4, #5
1a003a38:	f200 80a5 	bhi.w	1a003b86 <gpioInit+0x186>
1a003a3c:	e8df f004 	tbb	[pc, r4]
1a003a40:	45278109 	.word	0x45278109
1a003a44:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a003a46:	4851      	ldr	r0, [pc, #324]	; (1a003b8c <gpioInit+0x18c>)
1a003a48:	f7ff fcd4 	bl	1a0033f4 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a003a4c:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a003a4e:	b004      	add	sp, #16
1a003a50:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a003a52:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003a56:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003a5a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003a5e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a003a62:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003a66:	494a      	ldr	r1, [pc, #296]	; (1a003b90 <gpioInit+0x190>)
1a003a68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003a6c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003a70:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003a74:	2001      	movs	r0, #1
1a003a76:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a003a7a:	4c44      	ldr	r4, [pc, #272]	; (1a003b8c <gpioInit+0x18c>)
1a003a7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003a80:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003a84:	ea22 0201 	bic.w	r2, r2, r1
1a003a88:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003a8c:	e7df      	b.n	1a003a4e <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a003a8e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003a92:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003a96:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003a9a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a003a9e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003aa2:	493b      	ldr	r1, [pc, #236]	; (1a003b90 <gpioInit+0x190>)
1a003aa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003aa8:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003aac:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003ab0:	2001      	movs	r0, #1
1a003ab2:	fa00 f102 	lsl.w	r1, r0, r2
1a003ab6:	4c35      	ldr	r4, [pc, #212]	; (1a003b8c <gpioInit+0x18c>)
1a003ab8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003abc:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003ac0:	ea22 0201 	bic.w	r2, r2, r1
1a003ac4:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003ac8:	e7c1      	b.n	1a003a4e <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a003aca:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003ace:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003ad2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003ad6:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a003ada:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003ade:	492c      	ldr	r1, [pc, #176]	; (1a003b90 <gpioInit+0x190>)
1a003ae0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003ae4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003ae8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003aec:	2001      	movs	r0, #1
1a003aee:	fa00 f102 	lsl.w	r1, r0, r2
1a003af2:	4c26      	ldr	r4, [pc, #152]	; (1a003b8c <gpioInit+0x18c>)
1a003af4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003af8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003afc:	ea22 0201 	bic.w	r2, r2, r1
1a003b00:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003b04:	e7a3      	b.n	1a003a4e <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a003b06:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003b0a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003b0e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003b12:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a003b16:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003b1a:	491d      	ldr	r1, [pc, #116]	; (1a003b90 <gpioInit+0x190>)
1a003b1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003b20:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003b24:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003b28:	2001      	movs	r0, #1
1a003b2a:	fa00 f102 	lsl.w	r1, r0, r2
1a003b2e:	4c17      	ldr	r4, [pc, #92]	; (1a003b8c <gpioInit+0x18c>)
1a003b30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003b34:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003b38:	ea22 0201 	bic.w	r2, r2, r1
1a003b3c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003b40:	e785      	b.n	1a003a4e <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a003b42:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003b46:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003b4a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003b4e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a003b52:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003b56:	490e      	ldr	r1, [pc, #56]	; (1a003b90 <gpioInit+0x190>)
1a003b58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a003b5c:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a003b60:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003b64:	2001      	movs	r0, #1
1a003b66:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a003b6a:	4b08      	ldr	r3, [pc, #32]	; (1a003b8c <gpioInit+0x18c>)
1a003b6c:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a003b70:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a003b74:	4331      	orrs	r1, r6
1a003b76:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a003b7a:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a003b7c:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a003b80:	2100      	movs	r1, #0
1a003b82:	5499      	strb	r1, [r3, r2]
1a003b84:	e763      	b.n	1a003a4e <gpioInit+0x4e>
      ret_val = 0;
1a003b86:	2000      	movs	r0, #0
1a003b88:	e761      	b.n	1a003a4e <gpioInit+0x4e>
1a003b8a:	bf00      	nop
1a003b8c:	400f4000 	.word	0x400f4000
1a003b90:	40086000 	.word	0x40086000

1a003b94 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
1a003b94:	b510      	push	{r4, lr}
1a003b96:	b084      	sub	sp, #16
1a003b98:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a003b9a:	2300      	movs	r3, #0
1a003b9c:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003ba0:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003ba4:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003ba8:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003bac:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003bb0:	f10d 030b 	add.w	r3, sp, #11
1a003bb4:	9301      	str	r3, [sp, #4]
1a003bb6:	ab03      	add	r3, sp, #12
1a003bb8:	9300      	str	r3, [sp, #0]
1a003bba:	f10d 030d 	add.w	r3, sp, #13
1a003bbe:	f10d 020e 	add.w	r2, sp, #14
1a003bc2:	f10d 010f 	add.w	r1, sp, #15
1a003bc6:	f7ff ff01 	bl	1a0039cc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a003bca:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003bce:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a003bd2:	3400      	adds	r4, #0
1a003bd4:	bf18      	it	ne
1a003bd6:	2401      	movne	r4, #1
1a003bd8:	015b      	lsls	r3, r3, #5
1a003bda:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a003bde:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a003be2:	549c      	strb	r4, [r3, r2]

   return ret_val;
}
1a003be4:	2001      	movs	r0, #1
1a003be6:	b004      	add	sp, #16
1a003be8:	bd10      	pop	{r4, pc}

1a003bea <gpioRead>:
   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin )
{
1a003bea:	b500      	push	{lr}
1a003bec:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a003bee:	2300      	movs	r3, #0
1a003bf0:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003bf4:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003bf8:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003bfc:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003c00:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003c04:	f10d 030b 	add.w	r3, sp, #11
1a003c08:	9301      	str	r3, [sp, #4]
1a003c0a:	ab03      	add	r3, sp, #12
1a003c0c:	9300      	str	r3, [sp, #0]
1a003c0e:	f10d 030d 	add.w	r3, sp, #13
1a003c12:	f10d 020e 	add.w	r2, sp, #14
1a003c16:	f10d 010f 	add.w	r1, sp, #15
1a003c1a:	f7ff fed7 	bl	1a0039cc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a003c1e:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a003c22:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a003c26:	015b      	lsls	r3, r3, #5
1a003c28:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a003c2c:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a003c30:	5c98      	ldrb	r0, [r3, r2]

   return ret_val;
}
1a003c32:	3000      	adds	r0, #0
1a003c34:	bf18      	it	ne
1a003c36:	2001      	movne	r0, #1
1a003c38:	b005      	add	sp, #20
1a003c3a:	f85d fb04 	ldr.w	pc, [sp], #4

1a003c3e <gpioToggle>:
{
1a003c3e:	b510      	push	{r4, lr}
1a003c40:	4604      	mov	r4, r0
   return gpioWrite( pin, !gpioRead(pin) );
1a003c42:	f7ff ffd2 	bl	1a003bea <gpioRead>
1a003c46:	fab0 f180 	clz	r1, r0
1a003c4a:	0949      	lsrs	r1, r1, #5
1a003c4c:	4620      	mov	r0, r4
1a003c4e:	f7ff ffa1 	bl	1a003b94 <gpioWrite>
}
1a003c52:	bd10      	pop	{r4, pc}

1a003c54 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a003c54:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a003c56:	4b04      	ldr	r3, [pc, #16]	; (1a003c68 <USB0_IRQHandler+0x14>)
1a003c58:	681b      	ldr	r3, [r3, #0]
1a003c5a:	681b      	ldr	r3, [r3, #0]
1a003c5c:	68db      	ldr	r3, [r3, #12]
1a003c5e:	4a03      	ldr	r2, [pc, #12]	; (1a003c6c <USB0_IRQHandler+0x18>)
1a003c60:	6810      	ldr	r0, [r2, #0]
1a003c62:	4798      	blx	r3
}
1a003c64:	bd08      	pop	{r3, pc}
1a003c66:	bf00      	nop
1a003c68:	10002cf0 	.word	0x10002cf0
1a003c6c:	10002be4 	.word	0x10002be4

1a003c70 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a003c70:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a003c72:	f7ff fb0b 	bl	1a00328c <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a003c76:	4b3a      	ldr	r3, [pc, #232]	; (1a003d60 <boardInit+0xf0>)
1a003c78:	6818      	ldr	r0, [r3, #0]
1a003c7a:	f7ff fc71 	bl	1a003560 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms
   tickInit( 1 );
1a003c7e:	2001      	movs	r0, #1
1a003c80:	2100      	movs	r1, #0
1a003c82:	f7ff fdf7 	bl	1a003874 <tickInit>

   // Inicializar GPIOs
   gpioInit( 0, GPIO_ENABLE );
1a003c86:	2105      	movs	r1, #5
1a003c88:	2000      	movs	r0, #0
1a003c8a:	f7ff feb9 	bl	1a003a00 <gpioInit>

   // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
   gpioInit( TEC1, GPIO_INPUT );
1a003c8e:	2100      	movs	r1, #0
1a003c90:	2026      	movs	r0, #38	; 0x26
1a003c92:	f7ff feb5 	bl	1a003a00 <gpioInit>
   gpioInit( TEC2, GPIO_INPUT );
1a003c96:	2100      	movs	r1, #0
1a003c98:	2027      	movs	r0, #39	; 0x27
1a003c9a:	f7ff feb1 	bl	1a003a00 <gpioInit>
   gpioInit( TEC3, GPIO_INPUT );
1a003c9e:	2100      	movs	r1, #0
1a003ca0:	2028      	movs	r0, #40	; 0x28
1a003ca2:	f7ff fead 	bl	1a003a00 <gpioInit>
   gpioInit( TEC4, GPIO_INPUT );
1a003ca6:	2100      	movs	r1, #0
1a003ca8:	2029      	movs	r0, #41	; 0x29
1a003caa:	f7ff fea9 	bl	1a003a00 <gpioInit>

   // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
   gpioInit( LEDR, GPIO_OUTPUT );
1a003cae:	2101      	movs	r1, #1
1a003cb0:	202a      	movs	r0, #42	; 0x2a
1a003cb2:	f7ff fea5 	bl	1a003a00 <gpioInit>
   gpioInit( LEDG, GPIO_OUTPUT );
1a003cb6:	2101      	movs	r1, #1
1a003cb8:	202b      	movs	r0, #43	; 0x2b
1a003cba:	f7ff fea1 	bl	1a003a00 <gpioInit>
   gpioInit( LEDB, GPIO_OUTPUT );
1a003cbe:	2101      	movs	r1, #1
1a003cc0:	202c      	movs	r0, #44	; 0x2c
1a003cc2:	f7ff fe9d 	bl	1a003a00 <gpioInit>
   gpioInit( LED1, GPIO_OUTPUT );
1a003cc6:	2101      	movs	r1, #1
1a003cc8:	202d      	movs	r0, #45	; 0x2d
1a003cca:	f7ff fe99 	bl	1a003a00 <gpioInit>
   gpioInit( LED2, GPIO_OUTPUT );
1a003cce:	2101      	movs	r1, #1
1a003cd0:	202e      	movs	r0, #46	; 0x2e
1a003cd2:	f7ff fe95 	bl	1a003a00 <gpioInit>
   gpioInit( LED3, GPIO_OUTPUT );
1a003cd6:	2101      	movs	r1, #1
1a003cd8:	202f      	movs	r0, #47	; 0x2f
1a003cda:	f7ff fe91 	bl	1a003a00 <gpioInit>


   // Configuracion de pines de entrada de la CIAA-NXP
   gpioInit( DI0, GPIO_INPUT );
1a003cde:	2100      	movs	r1, #0
1a003ce0:	2030      	movs	r0, #48	; 0x30
1a003ce2:	f7ff fe8d 	bl	1a003a00 <gpioInit>
   gpioInit( DI1, GPIO_INPUT );
1a003ce6:	2100      	movs	r1, #0
1a003ce8:	2031      	movs	r0, #49	; 0x31
1a003cea:	f7ff fe89 	bl	1a003a00 <gpioInit>
   gpioInit( DI2, GPIO_INPUT );
1a003cee:	2100      	movs	r1, #0
1a003cf0:	2032      	movs	r0, #50	; 0x32
1a003cf2:	f7ff fe85 	bl	1a003a00 <gpioInit>
   gpioInit( DI3, GPIO_INPUT );
1a003cf6:	2100      	movs	r1, #0
1a003cf8:	2033      	movs	r0, #51	; 0x33
1a003cfa:	f7ff fe81 	bl	1a003a00 <gpioInit>
   gpioInit( DI4, GPIO_INPUT );
1a003cfe:	2100      	movs	r1, #0
1a003d00:	2034      	movs	r0, #52	; 0x34
1a003d02:	f7ff fe7d 	bl	1a003a00 <gpioInit>
   gpioInit( DI5, GPIO_INPUT );
1a003d06:	2100      	movs	r1, #0
1a003d08:	2035      	movs	r0, #53	; 0x35
1a003d0a:	f7ff fe79 	bl	1a003a00 <gpioInit>
   gpioInit( DI6, GPIO_INPUT );
1a003d0e:	2100      	movs	r1, #0
1a003d10:	2036      	movs	r0, #54	; 0x36
1a003d12:	f7ff fe75 	bl	1a003a00 <gpioInit>
   gpioInit( DI7, GPIO_INPUT );
1a003d16:	2100      	movs	r1, #0
1a003d18:	2037      	movs	r0, #55	; 0x37
1a003d1a:	f7ff fe71 	bl	1a003a00 <gpioInit>

   // Configuracion de pines de salida de la CIAA-NXP
   gpioInit( DO0, GPIO_OUTPUT );
1a003d1e:	2101      	movs	r1, #1
1a003d20:	2038      	movs	r0, #56	; 0x38
1a003d22:	f7ff fe6d 	bl	1a003a00 <gpioInit>
   gpioInit( DO1, GPIO_OUTPUT );
1a003d26:	2101      	movs	r1, #1
1a003d28:	2039      	movs	r0, #57	; 0x39
1a003d2a:	f7ff fe69 	bl	1a003a00 <gpioInit>
   gpioInit( DO2, GPIO_OUTPUT );
1a003d2e:	2101      	movs	r1, #1
1a003d30:	203a      	movs	r0, #58	; 0x3a
1a003d32:	f7ff fe65 	bl	1a003a00 <gpioInit>
   gpioInit( DO3, GPIO_OUTPUT );
1a003d36:	2101      	movs	r1, #1
1a003d38:	203b      	movs	r0, #59	; 0x3b
1a003d3a:	f7ff fe61 	bl	1a003a00 <gpioInit>
   gpioInit( DO4, GPIO_OUTPUT );
1a003d3e:	2101      	movs	r1, #1
1a003d40:	203c      	movs	r0, #60	; 0x3c
1a003d42:	f7ff fe5d 	bl	1a003a00 <gpioInit>
   gpioInit( DO5, GPIO_OUTPUT );
1a003d46:	2101      	movs	r1, #1
1a003d48:	203d      	movs	r0, #61	; 0x3d
1a003d4a:	f7ff fe59 	bl	1a003a00 <gpioInit>
   gpioInit( DO6, GPIO_OUTPUT );
1a003d4e:	2101      	movs	r1, #1
1a003d50:	203e      	movs	r0, #62	; 0x3e
1a003d52:	f7ff fe55 	bl	1a003a00 <gpioInit>
   gpioInit( DO7, GPIO_OUTPUT );
1a003d56:	2101      	movs	r1, #1
1a003d58:	203f      	movs	r0, #63	; 0x3f
1a003d5a:	f7ff fe51 	bl	1a003a00 <gpioInit>

}
1a003d5e:	bd08      	pop	{r3, pc}
1a003d60:	10002cec 	.word	0x10002cec

1a003d64 <clearInterrupt>:
}

static void clearInterrupt(uint8_t irqChannel)
{
   /* Clear interrupt flag for irqChannel */
   Chip_PININT_ClearIntStatus(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
1a003d64:	2301      	movs	r3, #1
1a003d66:	fa03 f000 	lsl.w	r0, r3, r0
 * @param	pins	: Pin interrupts to clear (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->IST = pins;
1a003d6a:	4b01      	ldr	r3, [pc, #4]	; (1a003d70 <clearInterrupt+0xc>)
1a003d6c:	6258      	str	r0, [r3, #36]	; 0x24
}
1a003d6e:	4770      	bx	lr
1a003d70:	40087000 	.word	0x40087000

1a003d74 <serveInterrupt>:

static void serveInterrupt(uint8_t irqChannel)
{
1a003d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   ultrasonicSensorMap_t aSensor = ultrasonicSensorsIrqMap[irqChannel];
1a003d76:	4b12      	ldr	r3, [pc, #72]	; (1a003dc0 <serveInterrupt+0x4c>)
1a003d78:	5c1a      	ldrb	r2, [r3, r0]
	return pPININT->RISE;
1a003d7a:	4b12      	ldr	r3, [pc, #72]	; (1a003dc4 <serveInterrupt+0x50>)
1a003d7c:	69d9      	ldr	r1, [r3, #28]
   /* If interrupt was because a rising edge */
   if ( Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH(irqChannel) ) {
1a003d7e:	2301      	movs	r3, #1
1a003d80:	4083      	lsls	r3, r0
1a003d82:	420b      	tst	r3, r1
1a003d84:	d111      	bne.n	1a003daa <serveInterrupt+0x36>
 * @return	Current timer terminal count value
 * @note	Returns the current timer terminal count.
 */
STATIC INLINE uint32_t Chip_TIMER_ReadCount(LPC_TIMER_T *pTMR)
{
	return pTMR->TC;
1a003d86:	4910      	ldr	r1, [pc, #64]	; (1a003dc8 <serveInterrupt+0x54>)
1a003d88:	688e      	ldr	r6, [r1, #8]
   else {
      //TODO add method to sapi_timer.h in order to get a timer count -> avoid using LPC_TIMER0 directly
      //TODO echoFallTime may not be necesary

      /* Save actual timer count in echoFallTime */
      ultrasonicSensors[aSensor].echoFallTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a003d8a:	4d10      	ldr	r5, [pc, #64]	; (1a003dcc <serveInterrupt+0x58>)
1a003d8c:	0051      	lsls	r1, r2, #1
1a003d8e:	188f      	adds	r7, r1, r2
1a003d90:	00fc      	lsls	r4, r7, #3
1a003d92:	4627      	mov	r7, r4
1a003d94:	442c      	add	r4, r5
1a003d96:	60a6      	str	r6, [r4, #8]
      /* Compute echo pulse width in timer ticks and save in lastEchoWidth */
      ultrasonicSensors[aSensor].lastEchoWidth = ultrasonicSensors[aSensor].echoFallTime - ultrasonicSensors[aSensor].echoRiseTime;
1a003d98:	6864      	ldr	r4, [r4, #4]
1a003d9a:	1b36      	subs	r6, r6, r4
1a003d9c:	443d      	add	r5, r7
1a003d9e:	60ee      	str	r6, [r5, #12]
	pPININT->FALL = pins;
1a003da0:	4a08      	ldr	r2, [pc, #32]	; (1a003dc4 <serveInterrupt+0x50>)
1a003da2:	6213      	str	r3, [r2, #32]
      /* Clear falling edge irq */
      Chip_PININT_ClearFallStates(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
   }

   /* Clear IRQ status */
   clearInterrupt(irqChannel);
1a003da4:	f7ff ffde 	bl	1a003d64 <clearInterrupt>
}
1a003da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003daa:	4907      	ldr	r1, [pc, #28]	; (1a003dc8 <serveInterrupt+0x54>)
1a003dac:	688c      	ldr	r4, [r1, #8]
      ultrasonicSensors[aSensor].echoRiseTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a003dae:	eb02 0242 	add.w	r2, r2, r2, lsl #1
1a003db2:	00d1      	lsls	r1, r2, #3
1a003db4:	4a05      	ldr	r2, [pc, #20]	; (1a003dcc <serveInterrupt+0x58>)
1a003db6:	440a      	add	r2, r1
1a003db8:	6054      	str	r4, [r2, #4]
	pPININT->RISE = pins;
1a003dba:	4a02      	ldr	r2, [pc, #8]	; (1a003dc4 <serveInterrupt+0x50>)
1a003dbc:	61d3      	str	r3, [r2, #28]
1a003dbe:	e7f1      	b.n	1a003da4 <serveInterrupt+0x30>
1a003dc0:	1a004e00 	.word	0x1a004e00
1a003dc4:	40087000 	.word	0x40087000
1a003dc8:	40084000 	.word	0x40084000
1a003dcc:	10000090 	.word	0x10000090

1a003dd0 <GPIO0_IRQHandler>:
 * @Brief:   GPIO Echo interrupt handler for each sensor
 */
#ifdef SAPI_USE_INTERRUPTS
#ifndef OVERRIDE_SAPI_HCSR04_GPIO_IRQ
void GPIO0_IRQHandler(void)
{
1a003dd0:	b508      	push	{r3, lr}
   serveInterrupt(0);
1a003dd2:	2000      	movs	r0, #0
1a003dd4:	f7ff ffce 	bl	1a003d74 <serveInterrupt>
}
1a003dd8:	bd08      	pop	{r3, pc}

1a003dda <GPIO1_IRQHandler>:

void GPIO1_IRQHandler(void)
{
1a003dda:	b508      	push	{r3, lr}
   serveInterrupt(1);
1a003ddc:	2001      	movs	r0, #1
1a003dde:	f7ff ffc9 	bl	1a003d74 <serveInterrupt>
}
1a003de2:	bd08      	pop	{r3, pc}

1a003de4 <GPIO2_IRQHandler>:

void GPIO2_IRQHandler(void)
{
1a003de4:	b508      	push	{r3, lr}
   serveInterrupt(2);
1a003de6:	2002      	movs	r0, #2
1a003de8:	f7ff ffc4 	bl	1a003d74 <serveInterrupt>
}
1a003dec:	bd08      	pop	{r3, pc}
1a003dee:	Address 0x000000001a003dee is out of bounds.


1a003df0 <__aeabi_uldivmod>:
1a003df0:	b953      	cbnz	r3, 1a003e08 <__aeabi_uldivmod+0x18>
1a003df2:	b94a      	cbnz	r2, 1a003e08 <__aeabi_uldivmod+0x18>
1a003df4:	2900      	cmp	r1, #0
1a003df6:	bf08      	it	eq
1a003df8:	2800      	cmpeq	r0, #0
1a003dfa:	bf1c      	itt	ne
1a003dfc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a003e00:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a003e04:	f000 b972 	b.w	1a0040ec <__aeabi_idiv0>
1a003e08:	f1ad 0c08 	sub.w	ip, sp, #8
1a003e0c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a003e10:	f000 f806 	bl	1a003e20 <__udivmoddi4>
1a003e14:	f8dd e004 	ldr.w	lr, [sp, #4]
1a003e18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a003e1c:	b004      	add	sp, #16
1a003e1e:	4770      	bx	lr

1a003e20 <__udivmoddi4>:
1a003e20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a003e24:	9e08      	ldr	r6, [sp, #32]
1a003e26:	4604      	mov	r4, r0
1a003e28:	4688      	mov	r8, r1
1a003e2a:	2b00      	cmp	r3, #0
1a003e2c:	d14b      	bne.n	1a003ec6 <__udivmoddi4+0xa6>
1a003e2e:	428a      	cmp	r2, r1
1a003e30:	4615      	mov	r5, r2
1a003e32:	d967      	bls.n	1a003f04 <__udivmoddi4+0xe4>
1a003e34:	fab2 f282 	clz	r2, r2
1a003e38:	b14a      	cbz	r2, 1a003e4e <__udivmoddi4+0x2e>
1a003e3a:	f1c2 0720 	rsb	r7, r2, #32
1a003e3e:	fa01 f302 	lsl.w	r3, r1, r2
1a003e42:	fa20 f707 	lsr.w	r7, r0, r7
1a003e46:	4095      	lsls	r5, r2
1a003e48:	ea47 0803 	orr.w	r8, r7, r3
1a003e4c:	4094      	lsls	r4, r2
1a003e4e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a003e52:	0c23      	lsrs	r3, r4, #16
1a003e54:	fbb8 f7fe 	udiv	r7, r8, lr
1a003e58:	fa1f fc85 	uxth.w	ip, r5
1a003e5c:	fb0e 8817 	mls	r8, lr, r7, r8
1a003e60:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a003e64:	fb07 f10c 	mul.w	r1, r7, ip
1a003e68:	4299      	cmp	r1, r3
1a003e6a:	d909      	bls.n	1a003e80 <__udivmoddi4+0x60>
1a003e6c:	18eb      	adds	r3, r5, r3
1a003e6e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a003e72:	f080 811b 	bcs.w	1a0040ac <__udivmoddi4+0x28c>
1a003e76:	4299      	cmp	r1, r3
1a003e78:	f240 8118 	bls.w	1a0040ac <__udivmoddi4+0x28c>
1a003e7c:	3f02      	subs	r7, #2
1a003e7e:	442b      	add	r3, r5
1a003e80:	1a5b      	subs	r3, r3, r1
1a003e82:	b2a4      	uxth	r4, r4
1a003e84:	fbb3 f0fe 	udiv	r0, r3, lr
1a003e88:	fb0e 3310 	mls	r3, lr, r0, r3
1a003e8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a003e90:	fb00 fc0c 	mul.w	ip, r0, ip
1a003e94:	45a4      	cmp	ip, r4
1a003e96:	d909      	bls.n	1a003eac <__udivmoddi4+0x8c>
1a003e98:	192c      	adds	r4, r5, r4
1a003e9a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a003e9e:	f080 8107 	bcs.w	1a0040b0 <__udivmoddi4+0x290>
1a003ea2:	45a4      	cmp	ip, r4
1a003ea4:	f240 8104 	bls.w	1a0040b0 <__udivmoddi4+0x290>
1a003ea8:	3802      	subs	r0, #2
1a003eaa:	442c      	add	r4, r5
1a003eac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a003eb0:	eba4 040c 	sub.w	r4, r4, ip
1a003eb4:	2700      	movs	r7, #0
1a003eb6:	b11e      	cbz	r6, 1a003ec0 <__udivmoddi4+0xa0>
1a003eb8:	40d4      	lsrs	r4, r2
1a003eba:	2300      	movs	r3, #0
1a003ebc:	e9c6 4300 	strd	r4, r3, [r6]
1a003ec0:	4639      	mov	r1, r7
1a003ec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003ec6:	428b      	cmp	r3, r1
1a003ec8:	d909      	bls.n	1a003ede <__udivmoddi4+0xbe>
1a003eca:	2e00      	cmp	r6, #0
1a003ecc:	f000 80eb 	beq.w	1a0040a6 <__udivmoddi4+0x286>
1a003ed0:	2700      	movs	r7, #0
1a003ed2:	e9c6 0100 	strd	r0, r1, [r6]
1a003ed6:	4638      	mov	r0, r7
1a003ed8:	4639      	mov	r1, r7
1a003eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003ede:	fab3 f783 	clz	r7, r3
1a003ee2:	2f00      	cmp	r7, #0
1a003ee4:	d147      	bne.n	1a003f76 <__udivmoddi4+0x156>
1a003ee6:	428b      	cmp	r3, r1
1a003ee8:	d302      	bcc.n	1a003ef0 <__udivmoddi4+0xd0>
1a003eea:	4282      	cmp	r2, r0
1a003eec:	f200 80fa 	bhi.w	1a0040e4 <__udivmoddi4+0x2c4>
1a003ef0:	1a84      	subs	r4, r0, r2
1a003ef2:	eb61 0303 	sbc.w	r3, r1, r3
1a003ef6:	2001      	movs	r0, #1
1a003ef8:	4698      	mov	r8, r3
1a003efa:	2e00      	cmp	r6, #0
1a003efc:	d0e0      	beq.n	1a003ec0 <__udivmoddi4+0xa0>
1a003efe:	e9c6 4800 	strd	r4, r8, [r6]
1a003f02:	e7dd      	b.n	1a003ec0 <__udivmoddi4+0xa0>
1a003f04:	b902      	cbnz	r2, 1a003f08 <__udivmoddi4+0xe8>
1a003f06:	deff      	udf	#255	; 0xff
1a003f08:	fab2 f282 	clz	r2, r2
1a003f0c:	2a00      	cmp	r2, #0
1a003f0e:	f040 808f 	bne.w	1a004030 <__udivmoddi4+0x210>
1a003f12:	1b49      	subs	r1, r1, r5
1a003f14:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a003f18:	fa1f f885 	uxth.w	r8, r5
1a003f1c:	2701      	movs	r7, #1
1a003f1e:	fbb1 fcfe 	udiv	ip, r1, lr
1a003f22:	0c23      	lsrs	r3, r4, #16
1a003f24:	fb0e 111c 	mls	r1, lr, ip, r1
1a003f28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a003f2c:	fb08 f10c 	mul.w	r1, r8, ip
1a003f30:	4299      	cmp	r1, r3
1a003f32:	d907      	bls.n	1a003f44 <__udivmoddi4+0x124>
1a003f34:	18eb      	adds	r3, r5, r3
1a003f36:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a003f3a:	d202      	bcs.n	1a003f42 <__udivmoddi4+0x122>
1a003f3c:	4299      	cmp	r1, r3
1a003f3e:	f200 80cd 	bhi.w	1a0040dc <__udivmoddi4+0x2bc>
1a003f42:	4684      	mov	ip, r0
1a003f44:	1a59      	subs	r1, r3, r1
1a003f46:	b2a3      	uxth	r3, r4
1a003f48:	fbb1 f0fe 	udiv	r0, r1, lr
1a003f4c:	fb0e 1410 	mls	r4, lr, r0, r1
1a003f50:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a003f54:	fb08 f800 	mul.w	r8, r8, r0
1a003f58:	45a0      	cmp	r8, r4
1a003f5a:	d907      	bls.n	1a003f6c <__udivmoddi4+0x14c>
1a003f5c:	192c      	adds	r4, r5, r4
1a003f5e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a003f62:	d202      	bcs.n	1a003f6a <__udivmoddi4+0x14a>
1a003f64:	45a0      	cmp	r8, r4
1a003f66:	f200 80b6 	bhi.w	1a0040d6 <__udivmoddi4+0x2b6>
1a003f6a:	4618      	mov	r0, r3
1a003f6c:	eba4 0408 	sub.w	r4, r4, r8
1a003f70:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a003f74:	e79f      	b.n	1a003eb6 <__udivmoddi4+0x96>
1a003f76:	f1c7 0c20 	rsb	ip, r7, #32
1a003f7a:	40bb      	lsls	r3, r7
1a003f7c:	fa22 fe0c 	lsr.w	lr, r2, ip
1a003f80:	ea4e 0e03 	orr.w	lr, lr, r3
1a003f84:	fa01 f407 	lsl.w	r4, r1, r7
1a003f88:	fa20 f50c 	lsr.w	r5, r0, ip
1a003f8c:	fa21 f30c 	lsr.w	r3, r1, ip
1a003f90:	ea4f 481e 	mov.w	r8, lr, lsr #16
1a003f94:	4325      	orrs	r5, r4
1a003f96:	fbb3 f9f8 	udiv	r9, r3, r8
1a003f9a:	0c2c      	lsrs	r4, r5, #16
1a003f9c:	fb08 3319 	mls	r3, r8, r9, r3
1a003fa0:	fa1f fa8e 	uxth.w	sl, lr
1a003fa4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
1a003fa8:	fb09 f40a 	mul.w	r4, r9, sl
1a003fac:	429c      	cmp	r4, r3
1a003fae:	fa02 f207 	lsl.w	r2, r2, r7
1a003fb2:	fa00 f107 	lsl.w	r1, r0, r7
1a003fb6:	d90b      	bls.n	1a003fd0 <__udivmoddi4+0x1b0>
1a003fb8:	eb1e 0303 	adds.w	r3, lr, r3
1a003fbc:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a003fc0:	f080 8087 	bcs.w	1a0040d2 <__udivmoddi4+0x2b2>
1a003fc4:	429c      	cmp	r4, r3
1a003fc6:	f240 8084 	bls.w	1a0040d2 <__udivmoddi4+0x2b2>
1a003fca:	f1a9 0902 	sub.w	r9, r9, #2
1a003fce:	4473      	add	r3, lr
1a003fd0:	1b1b      	subs	r3, r3, r4
1a003fd2:	b2ad      	uxth	r5, r5
1a003fd4:	fbb3 f0f8 	udiv	r0, r3, r8
1a003fd8:	fb08 3310 	mls	r3, r8, r0, r3
1a003fdc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
1a003fe0:	fb00 fa0a 	mul.w	sl, r0, sl
1a003fe4:	45a2      	cmp	sl, r4
1a003fe6:	d908      	bls.n	1a003ffa <__udivmoddi4+0x1da>
1a003fe8:	eb1e 0404 	adds.w	r4, lr, r4
1a003fec:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a003ff0:	d26b      	bcs.n	1a0040ca <__udivmoddi4+0x2aa>
1a003ff2:	45a2      	cmp	sl, r4
1a003ff4:	d969      	bls.n	1a0040ca <__udivmoddi4+0x2aa>
1a003ff6:	3802      	subs	r0, #2
1a003ff8:	4474      	add	r4, lr
1a003ffa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a003ffe:	fba0 8902 	umull	r8, r9, r0, r2
1a004002:	eba4 040a 	sub.w	r4, r4, sl
1a004006:	454c      	cmp	r4, r9
1a004008:	46c2      	mov	sl, r8
1a00400a:	464b      	mov	r3, r9
1a00400c:	d354      	bcc.n	1a0040b8 <__udivmoddi4+0x298>
1a00400e:	d051      	beq.n	1a0040b4 <__udivmoddi4+0x294>
1a004010:	2e00      	cmp	r6, #0
1a004012:	d069      	beq.n	1a0040e8 <__udivmoddi4+0x2c8>
1a004014:	ebb1 050a 	subs.w	r5, r1, sl
1a004018:	eb64 0403 	sbc.w	r4, r4, r3
1a00401c:	fa04 fc0c 	lsl.w	ip, r4, ip
1a004020:	40fd      	lsrs	r5, r7
1a004022:	40fc      	lsrs	r4, r7
1a004024:	ea4c 0505 	orr.w	r5, ip, r5
1a004028:	e9c6 5400 	strd	r5, r4, [r6]
1a00402c:	2700      	movs	r7, #0
1a00402e:	e747      	b.n	1a003ec0 <__udivmoddi4+0xa0>
1a004030:	f1c2 0320 	rsb	r3, r2, #32
1a004034:	fa20 f703 	lsr.w	r7, r0, r3
1a004038:	4095      	lsls	r5, r2
1a00403a:	fa01 f002 	lsl.w	r0, r1, r2
1a00403e:	fa21 f303 	lsr.w	r3, r1, r3
1a004042:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a004046:	4338      	orrs	r0, r7
1a004048:	0c01      	lsrs	r1, r0, #16
1a00404a:	fbb3 f7fe 	udiv	r7, r3, lr
1a00404e:	fa1f f885 	uxth.w	r8, r5
1a004052:	fb0e 3317 	mls	r3, lr, r7, r3
1a004056:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a00405a:	fb07 f308 	mul.w	r3, r7, r8
1a00405e:	428b      	cmp	r3, r1
1a004060:	fa04 f402 	lsl.w	r4, r4, r2
1a004064:	d907      	bls.n	1a004076 <__udivmoddi4+0x256>
1a004066:	1869      	adds	r1, r5, r1
1a004068:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a00406c:	d22f      	bcs.n	1a0040ce <__udivmoddi4+0x2ae>
1a00406e:	428b      	cmp	r3, r1
1a004070:	d92d      	bls.n	1a0040ce <__udivmoddi4+0x2ae>
1a004072:	3f02      	subs	r7, #2
1a004074:	4429      	add	r1, r5
1a004076:	1acb      	subs	r3, r1, r3
1a004078:	b281      	uxth	r1, r0
1a00407a:	fbb3 f0fe 	udiv	r0, r3, lr
1a00407e:	fb0e 3310 	mls	r3, lr, r0, r3
1a004082:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a004086:	fb00 f308 	mul.w	r3, r0, r8
1a00408a:	428b      	cmp	r3, r1
1a00408c:	d907      	bls.n	1a00409e <__udivmoddi4+0x27e>
1a00408e:	1869      	adds	r1, r5, r1
1a004090:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a004094:	d217      	bcs.n	1a0040c6 <__udivmoddi4+0x2a6>
1a004096:	428b      	cmp	r3, r1
1a004098:	d915      	bls.n	1a0040c6 <__udivmoddi4+0x2a6>
1a00409a:	3802      	subs	r0, #2
1a00409c:	4429      	add	r1, r5
1a00409e:	1ac9      	subs	r1, r1, r3
1a0040a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a0040a4:	e73b      	b.n	1a003f1e <__udivmoddi4+0xfe>
1a0040a6:	4637      	mov	r7, r6
1a0040a8:	4630      	mov	r0, r6
1a0040aa:	e709      	b.n	1a003ec0 <__udivmoddi4+0xa0>
1a0040ac:	4607      	mov	r7, r0
1a0040ae:	e6e7      	b.n	1a003e80 <__udivmoddi4+0x60>
1a0040b0:	4618      	mov	r0, r3
1a0040b2:	e6fb      	b.n	1a003eac <__udivmoddi4+0x8c>
1a0040b4:	4541      	cmp	r1, r8
1a0040b6:	d2ab      	bcs.n	1a004010 <__udivmoddi4+0x1f0>
1a0040b8:	ebb8 0a02 	subs.w	sl, r8, r2
1a0040bc:	eb69 020e 	sbc.w	r2, r9, lr
1a0040c0:	3801      	subs	r0, #1
1a0040c2:	4613      	mov	r3, r2
1a0040c4:	e7a4      	b.n	1a004010 <__udivmoddi4+0x1f0>
1a0040c6:	4660      	mov	r0, ip
1a0040c8:	e7e9      	b.n	1a00409e <__udivmoddi4+0x27e>
1a0040ca:	4618      	mov	r0, r3
1a0040cc:	e795      	b.n	1a003ffa <__udivmoddi4+0x1da>
1a0040ce:	4667      	mov	r7, ip
1a0040d0:	e7d1      	b.n	1a004076 <__udivmoddi4+0x256>
1a0040d2:	4681      	mov	r9, r0
1a0040d4:	e77c      	b.n	1a003fd0 <__udivmoddi4+0x1b0>
1a0040d6:	3802      	subs	r0, #2
1a0040d8:	442c      	add	r4, r5
1a0040da:	e747      	b.n	1a003f6c <__udivmoddi4+0x14c>
1a0040dc:	f1ac 0c02 	sub.w	ip, ip, #2
1a0040e0:	442b      	add	r3, r5
1a0040e2:	e72f      	b.n	1a003f44 <__udivmoddi4+0x124>
1a0040e4:	4638      	mov	r0, r7
1a0040e6:	e708      	b.n	1a003efa <__udivmoddi4+0xda>
1a0040e8:	4637      	mov	r7, r6
1a0040ea:	e6e9      	b.n	1a003ec0 <__udivmoddi4+0xa0>

1a0040ec <__aeabi_idiv0>:
1a0040ec:	4770      	bx	lr
1a0040ee:	bf00      	nop

1a0040f0 <__libc_init_array>:
1a0040f0:	b570      	push	{r4, r5, r6, lr}
1a0040f2:	4e0d      	ldr	r6, [pc, #52]	; (1a004128 <__libc_init_array+0x38>)
1a0040f4:	4c0d      	ldr	r4, [pc, #52]	; (1a00412c <__libc_init_array+0x3c>)
1a0040f6:	1ba4      	subs	r4, r4, r6
1a0040f8:	10a4      	asrs	r4, r4, #2
1a0040fa:	2500      	movs	r5, #0
1a0040fc:	42a5      	cmp	r5, r4
1a0040fe:	d109      	bne.n	1a004114 <__libc_init_array+0x24>
1a004100:	4e0b      	ldr	r6, [pc, #44]	; (1a004130 <__libc_init_array+0x40>)
1a004102:	4c0c      	ldr	r4, [pc, #48]	; (1a004134 <__libc_init_array+0x44>)
1a004104:	f7fc fc6f 	bl	1a0009e6 <_init>
1a004108:	1ba4      	subs	r4, r4, r6
1a00410a:	10a4      	asrs	r4, r4, #2
1a00410c:	2500      	movs	r5, #0
1a00410e:	42a5      	cmp	r5, r4
1a004110:	d105      	bne.n	1a00411e <__libc_init_array+0x2e>
1a004112:	bd70      	pop	{r4, r5, r6, pc}
1a004114:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a004118:	4798      	blx	r3
1a00411a:	3501      	adds	r5, #1
1a00411c:	e7ee      	b.n	1a0040fc <__libc_init_array+0xc>
1a00411e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a004122:	4798      	blx	r3
1a004124:	3501      	adds	r5, #1
1a004126:	e7f2      	b.n	1a00410e <__libc_init_array+0x1e>
1a004128:	1a004e98 	.word	0x1a004e98
1a00412c:	1a004e98 	.word	0x1a004e98
1a004130:	1a004e98 	.word	0x1a004e98
1a004134:	1a004e9c 	.word	0x1a004e9c

1a004138 <memcpy>:
1a004138:	b510      	push	{r4, lr}
1a00413a:	1e43      	subs	r3, r0, #1
1a00413c:	440a      	add	r2, r1
1a00413e:	4291      	cmp	r1, r2
1a004140:	d100      	bne.n	1a004144 <memcpy+0xc>
1a004142:	bd10      	pop	{r4, pc}
1a004144:	f811 4b01 	ldrb.w	r4, [r1], #1
1a004148:	f803 4f01 	strb.w	r4, [r3, #1]!
1a00414c:	e7f7      	b.n	1a00413e <memcpy+0x6>

1a00414e <memset>:
1a00414e:	4402      	add	r2, r0
1a004150:	4603      	mov	r3, r0
1a004152:	4293      	cmp	r3, r2
1a004154:	d100      	bne.n	1a004158 <memset+0xa>
1a004156:	4770      	bx	lr
1a004158:	f803 1b01 	strb.w	r1, [r3], #1
1a00415c:	e7f9      	b.n	1a004152 <memset+0x4>
1a00415e:	Address 0x000000001a00415e is out of bounds.


1a004160 <siprintf>:
1a004160:	b40e      	push	{r1, r2, r3}
1a004162:	b500      	push	{lr}
1a004164:	b09c      	sub	sp, #112	; 0x70
1a004166:	ab1d      	add	r3, sp, #116	; 0x74
1a004168:	9002      	str	r0, [sp, #8]
1a00416a:	9006      	str	r0, [sp, #24]
1a00416c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
1a004170:	4809      	ldr	r0, [pc, #36]	; (1a004198 <siprintf+0x38>)
1a004172:	9107      	str	r1, [sp, #28]
1a004174:	9104      	str	r1, [sp, #16]
1a004176:	4909      	ldr	r1, [pc, #36]	; (1a00419c <siprintf+0x3c>)
1a004178:	f853 2b04 	ldr.w	r2, [r3], #4
1a00417c:	9105      	str	r1, [sp, #20]
1a00417e:	6800      	ldr	r0, [r0, #0]
1a004180:	9301      	str	r3, [sp, #4]
1a004182:	a902      	add	r1, sp, #8
1a004184:	f000 f92c 	bl	1a0043e0 <_svfiprintf_r>
1a004188:	9b02      	ldr	r3, [sp, #8]
1a00418a:	2200      	movs	r2, #0
1a00418c:	701a      	strb	r2, [r3, #0]
1a00418e:	b01c      	add	sp, #112	; 0x70
1a004190:	f85d eb04 	ldr.w	lr, [sp], #4
1a004194:	b003      	add	sp, #12
1a004196:	4770      	bx	lr
1a004198:	100000d8 	.word	0x100000d8
1a00419c:	ffff0208 	.word	0xffff0208

1a0041a0 <strchr>:
1a0041a0:	b2c9      	uxtb	r1, r1
1a0041a2:	4603      	mov	r3, r0
1a0041a4:	f810 2b01 	ldrb.w	r2, [r0], #1
1a0041a8:	b11a      	cbz	r2, 1a0041b2 <strchr+0x12>
1a0041aa:	428a      	cmp	r2, r1
1a0041ac:	d1f9      	bne.n	1a0041a2 <strchr+0x2>
1a0041ae:	4618      	mov	r0, r3
1a0041b0:	4770      	bx	lr
1a0041b2:	2900      	cmp	r1, #0
1a0041b4:	bf18      	it	ne
1a0041b6:	2300      	movne	r3, #0
1a0041b8:	e7f9      	b.n	1a0041ae <strchr+0xe>

1a0041ba <strcpy>:
1a0041ba:	4603      	mov	r3, r0
1a0041bc:	f811 2b01 	ldrb.w	r2, [r1], #1
1a0041c0:	f803 2b01 	strb.w	r2, [r3], #1
1a0041c4:	2a00      	cmp	r2, #0
1a0041c6:	d1f9      	bne.n	1a0041bc <strcpy+0x2>
1a0041c8:	4770      	bx	lr

1a0041ca <strlen>:
1a0041ca:	4603      	mov	r3, r0
1a0041cc:	f813 2b01 	ldrb.w	r2, [r3], #1
1a0041d0:	2a00      	cmp	r2, #0
1a0041d2:	d1fb      	bne.n	1a0041cc <strlen+0x2>
1a0041d4:	1a18      	subs	r0, r3, r0
1a0041d6:	3801      	subs	r0, #1
1a0041d8:	4770      	bx	lr
1a0041da:	Address 0x000000001a0041da is out of bounds.


1a0041dc <_free_r>:
1a0041dc:	b538      	push	{r3, r4, r5, lr}
1a0041de:	4605      	mov	r5, r0
1a0041e0:	2900      	cmp	r1, #0
1a0041e2:	d045      	beq.n	1a004270 <_free_r+0x94>
1a0041e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a0041e8:	1f0c      	subs	r4, r1, #4
1a0041ea:	2b00      	cmp	r3, #0
1a0041ec:	bfb8      	it	lt
1a0041ee:	18e4      	addlt	r4, r4, r3
1a0041f0:	f000 fbdf 	bl	1a0049b2 <__malloc_lock>
1a0041f4:	4a1f      	ldr	r2, [pc, #124]	; (1a004274 <_free_r+0x98>)
1a0041f6:	6813      	ldr	r3, [r2, #0]
1a0041f8:	4610      	mov	r0, r2
1a0041fa:	b933      	cbnz	r3, 1a00420a <_free_r+0x2e>
1a0041fc:	6063      	str	r3, [r4, #4]
1a0041fe:	6014      	str	r4, [r2, #0]
1a004200:	4628      	mov	r0, r5
1a004202:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a004206:	f000 bbd5 	b.w	1a0049b4 <__malloc_unlock>
1a00420a:	42a3      	cmp	r3, r4
1a00420c:	d90c      	bls.n	1a004228 <_free_r+0x4c>
1a00420e:	6821      	ldr	r1, [r4, #0]
1a004210:	1862      	adds	r2, r4, r1
1a004212:	4293      	cmp	r3, r2
1a004214:	bf04      	itt	eq
1a004216:	681a      	ldreq	r2, [r3, #0]
1a004218:	685b      	ldreq	r3, [r3, #4]
1a00421a:	6063      	str	r3, [r4, #4]
1a00421c:	bf04      	itt	eq
1a00421e:	1852      	addeq	r2, r2, r1
1a004220:	6022      	streq	r2, [r4, #0]
1a004222:	6004      	str	r4, [r0, #0]
1a004224:	e7ec      	b.n	1a004200 <_free_r+0x24>
1a004226:	4613      	mov	r3, r2
1a004228:	685a      	ldr	r2, [r3, #4]
1a00422a:	b10a      	cbz	r2, 1a004230 <_free_r+0x54>
1a00422c:	42a2      	cmp	r2, r4
1a00422e:	d9fa      	bls.n	1a004226 <_free_r+0x4a>
1a004230:	6819      	ldr	r1, [r3, #0]
1a004232:	1858      	adds	r0, r3, r1
1a004234:	42a0      	cmp	r0, r4
1a004236:	d10b      	bne.n	1a004250 <_free_r+0x74>
1a004238:	6820      	ldr	r0, [r4, #0]
1a00423a:	4401      	add	r1, r0
1a00423c:	1858      	adds	r0, r3, r1
1a00423e:	4282      	cmp	r2, r0
1a004240:	6019      	str	r1, [r3, #0]
1a004242:	d1dd      	bne.n	1a004200 <_free_r+0x24>
1a004244:	6810      	ldr	r0, [r2, #0]
1a004246:	6852      	ldr	r2, [r2, #4]
1a004248:	605a      	str	r2, [r3, #4]
1a00424a:	4401      	add	r1, r0
1a00424c:	6019      	str	r1, [r3, #0]
1a00424e:	e7d7      	b.n	1a004200 <_free_r+0x24>
1a004250:	d902      	bls.n	1a004258 <_free_r+0x7c>
1a004252:	230c      	movs	r3, #12
1a004254:	602b      	str	r3, [r5, #0]
1a004256:	e7d3      	b.n	1a004200 <_free_r+0x24>
1a004258:	6820      	ldr	r0, [r4, #0]
1a00425a:	1821      	adds	r1, r4, r0
1a00425c:	428a      	cmp	r2, r1
1a00425e:	bf04      	itt	eq
1a004260:	6811      	ldreq	r1, [r2, #0]
1a004262:	6852      	ldreq	r2, [r2, #4]
1a004264:	6062      	str	r2, [r4, #4]
1a004266:	bf04      	itt	eq
1a004268:	1809      	addeq	r1, r1, r0
1a00426a:	6021      	streq	r1, [r4, #0]
1a00426c:	605c      	str	r4, [r3, #4]
1a00426e:	e7c7      	b.n	1a004200 <_free_r+0x24>
1a004270:	bd38      	pop	{r3, r4, r5, pc}
1a004272:	bf00      	nop
1a004274:	10002be8 	.word	0x10002be8

1a004278 <_malloc_r>:
1a004278:	b570      	push	{r4, r5, r6, lr}
1a00427a:	1ccd      	adds	r5, r1, #3
1a00427c:	f025 0503 	bic.w	r5, r5, #3
1a004280:	3508      	adds	r5, #8
1a004282:	2d0c      	cmp	r5, #12
1a004284:	bf38      	it	cc
1a004286:	250c      	movcc	r5, #12
1a004288:	2d00      	cmp	r5, #0
1a00428a:	4606      	mov	r6, r0
1a00428c:	db01      	blt.n	1a004292 <_malloc_r+0x1a>
1a00428e:	42a9      	cmp	r1, r5
1a004290:	d903      	bls.n	1a00429a <_malloc_r+0x22>
1a004292:	230c      	movs	r3, #12
1a004294:	6033      	str	r3, [r6, #0]
1a004296:	2000      	movs	r0, #0
1a004298:	bd70      	pop	{r4, r5, r6, pc}
1a00429a:	f000 fb8a 	bl	1a0049b2 <__malloc_lock>
1a00429e:	4a21      	ldr	r2, [pc, #132]	; (1a004324 <_malloc_r+0xac>)
1a0042a0:	6814      	ldr	r4, [r2, #0]
1a0042a2:	4621      	mov	r1, r4
1a0042a4:	b991      	cbnz	r1, 1a0042cc <_malloc_r+0x54>
1a0042a6:	4c20      	ldr	r4, [pc, #128]	; (1a004328 <_malloc_r+0xb0>)
1a0042a8:	6823      	ldr	r3, [r4, #0]
1a0042aa:	b91b      	cbnz	r3, 1a0042b4 <_malloc_r+0x3c>
1a0042ac:	4630      	mov	r0, r6
1a0042ae:	f7fc fb9b 	bl	1a0009e8 <_sbrk_r>
1a0042b2:	6020      	str	r0, [r4, #0]
1a0042b4:	4629      	mov	r1, r5
1a0042b6:	4630      	mov	r0, r6
1a0042b8:	f7fc fb96 	bl	1a0009e8 <_sbrk_r>
1a0042bc:	1c43      	adds	r3, r0, #1
1a0042be:	d124      	bne.n	1a00430a <_malloc_r+0x92>
1a0042c0:	230c      	movs	r3, #12
1a0042c2:	6033      	str	r3, [r6, #0]
1a0042c4:	4630      	mov	r0, r6
1a0042c6:	f000 fb75 	bl	1a0049b4 <__malloc_unlock>
1a0042ca:	e7e4      	b.n	1a004296 <_malloc_r+0x1e>
1a0042cc:	680b      	ldr	r3, [r1, #0]
1a0042ce:	1b5b      	subs	r3, r3, r5
1a0042d0:	d418      	bmi.n	1a004304 <_malloc_r+0x8c>
1a0042d2:	2b0b      	cmp	r3, #11
1a0042d4:	d90f      	bls.n	1a0042f6 <_malloc_r+0x7e>
1a0042d6:	600b      	str	r3, [r1, #0]
1a0042d8:	50cd      	str	r5, [r1, r3]
1a0042da:	18cc      	adds	r4, r1, r3
1a0042dc:	4630      	mov	r0, r6
1a0042de:	f000 fb69 	bl	1a0049b4 <__malloc_unlock>
1a0042e2:	f104 000b 	add.w	r0, r4, #11
1a0042e6:	1d23      	adds	r3, r4, #4
1a0042e8:	f020 0007 	bic.w	r0, r0, #7
1a0042ec:	1ac3      	subs	r3, r0, r3
1a0042ee:	d0d3      	beq.n	1a004298 <_malloc_r+0x20>
1a0042f0:	425a      	negs	r2, r3
1a0042f2:	50e2      	str	r2, [r4, r3]
1a0042f4:	e7d0      	b.n	1a004298 <_malloc_r+0x20>
1a0042f6:	428c      	cmp	r4, r1
1a0042f8:	684b      	ldr	r3, [r1, #4]
1a0042fa:	bf16      	itet	ne
1a0042fc:	6063      	strne	r3, [r4, #4]
1a0042fe:	6013      	streq	r3, [r2, #0]
1a004300:	460c      	movne	r4, r1
1a004302:	e7eb      	b.n	1a0042dc <_malloc_r+0x64>
1a004304:	460c      	mov	r4, r1
1a004306:	6849      	ldr	r1, [r1, #4]
1a004308:	e7cc      	b.n	1a0042a4 <_malloc_r+0x2c>
1a00430a:	1cc4      	adds	r4, r0, #3
1a00430c:	f024 0403 	bic.w	r4, r4, #3
1a004310:	42a0      	cmp	r0, r4
1a004312:	d005      	beq.n	1a004320 <_malloc_r+0xa8>
1a004314:	1a21      	subs	r1, r4, r0
1a004316:	4630      	mov	r0, r6
1a004318:	f7fc fb66 	bl	1a0009e8 <_sbrk_r>
1a00431c:	3001      	adds	r0, #1
1a00431e:	d0cf      	beq.n	1a0042c0 <_malloc_r+0x48>
1a004320:	6025      	str	r5, [r4, #0]
1a004322:	e7db      	b.n	1a0042dc <_malloc_r+0x64>
1a004324:	10002be8 	.word	0x10002be8
1a004328:	10002bec 	.word	0x10002bec

1a00432c <__ssputs_r>:
1a00432c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a004330:	688e      	ldr	r6, [r1, #8]
1a004332:	429e      	cmp	r6, r3
1a004334:	4682      	mov	sl, r0
1a004336:	460c      	mov	r4, r1
1a004338:	4690      	mov	r8, r2
1a00433a:	4699      	mov	r9, r3
1a00433c:	d837      	bhi.n	1a0043ae <__ssputs_r+0x82>
1a00433e:	898a      	ldrh	r2, [r1, #12]
1a004340:	f412 6f90 	tst.w	r2, #1152	; 0x480
1a004344:	d031      	beq.n	1a0043aa <__ssputs_r+0x7e>
1a004346:	6825      	ldr	r5, [r4, #0]
1a004348:	6909      	ldr	r1, [r1, #16]
1a00434a:	1a6f      	subs	r7, r5, r1
1a00434c:	6965      	ldr	r5, [r4, #20]
1a00434e:	2302      	movs	r3, #2
1a004350:	eb05 0545 	add.w	r5, r5, r5, lsl #1
1a004354:	fb95 f5f3 	sdiv	r5, r5, r3
1a004358:	f109 0301 	add.w	r3, r9, #1
1a00435c:	443b      	add	r3, r7
1a00435e:	429d      	cmp	r5, r3
1a004360:	bf38      	it	cc
1a004362:	461d      	movcc	r5, r3
1a004364:	0553      	lsls	r3, r2, #21
1a004366:	d530      	bpl.n	1a0043ca <__ssputs_r+0x9e>
1a004368:	4629      	mov	r1, r5
1a00436a:	f7ff ff85 	bl	1a004278 <_malloc_r>
1a00436e:	4606      	mov	r6, r0
1a004370:	b950      	cbnz	r0, 1a004388 <__ssputs_r+0x5c>
1a004372:	230c      	movs	r3, #12
1a004374:	f8ca 3000 	str.w	r3, [sl]
1a004378:	89a3      	ldrh	r3, [r4, #12]
1a00437a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00437e:	81a3      	strh	r3, [r4, #12]
1a004380:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a004388:	463a      	mov	r2, r7
1a00438a:	6921      	ldr	r1, [r4, #16]
1a00438c:	f7ff fed4 	bl	1a004138 <memcpy>
1a004390:	89a3      	ldrh	r3, [r4, #12]
1a004392:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
1a004396:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00439a:	81a3      	strh	r3, [r4, #12]
1a00439c:	6126      	str	r6, [r4, #16]
1a00439e:	6165      	str	r5, [r4, #20]
1a0043a0:	443e      	add	r6, r7
1a0043a2:	1bed      	subs	r5, r5, r7
1a0043a4:	6026      	str	r6, [r4, #0]
1a0043a6:	60a5      	str	r5, [r4, #8]
1a0043a8:	464e      	mov	r6, r9
1a0043aa:	454e      	cmp	r6, r9
1a0043ac:	d900      	bls.n	1a0043b0 <__ssputs_r+0x84>
1a0043ae:	464e      	mov	r6, r9
1a0043b0:	4632      	mov	r2, r6
1a0043b2:	4641      	mov	r1, r8
1a0043b4:	6820      	ldr	r0, [r4, #0]
1a0043b6:	f000 fae3 	bl	1a004980 <memmove>
1a0043ba:	68a3      	ldr	r3, [r4, #8]
1a0043bc:	1b9b      	subs	r3, r3, r6
1a0043be:	60a3      	str	r3, [r4, #8]
1a0043c0:	6823      	ldr	r3, [r4, #0]
1a0043c2:	441e      	add	r6, r3
1a0043c4:	6026      	str	r6, [r4, #0]
1a0043c6:	2000      	movs	r0, #0
1a0043c8:	e7dc      	b.n	1a004384 <__ssputs_r+0x58>
1a0043ca:	462a      	mov	r2, r5
1a0043cc:	f000 faf3 	bl	1a0049b6 <_realloc_r>
1a0043d0:	4606      	mov	r6, r0
1a0043d2:	2800      	cmp	r0, #0
1a0043d4:	d1e2      	bne.n	1a00439c <__ssputs_r+0x70>
1a0043d6:	6921      	ldr	r1, [r4, #16]
1a0043d8:	4650      	mov	r0, sl
1a0043da:	f7ff feff 	bl	1a0041dc <_free_r>
1a0043de:	e7c8      	b.n	1a004372 <__ssputs_r+0x46>

1a0043e0 <_svfiprintf_r>:
1a0043e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0043e4:	461d      	mov	r5, r3
1a0043e6:	898b      	ldrh	r3, [r1, #12]
1a0043e8:	061f      	lsls	r7, r3, #24
1a0043ea:	b09d      	sub	sp, #116	; 0x74
1a0043ec:	4680      	mov	r8, r0
1a0043ee:	460c      	mov	r4, r1
1a0043f0:	4616      	mov	r6, r2
1a0043f2:	d50f      	bpl.n	1a004414 <_svfiprintf_r+0x34>
1a0043f4:	690b      	ldr	r3, [r1, #16]
1a0043f6:	b96b      	cbnz	r3, 1a004414 <_svfiprintf_r+0x34>
1a0043f8:	2140      	movs	r1, #64	; 0x40
1a0043fa:	f7ff ff3d 	bl	1a004278 <_malloc_r>
1a0043fe:	6020      	str	r0, [r4, #0]
1a004400:	6120      	str	r0, [r4, #16]
1a004402:	b928      	cbnz	r0, 1a004410 <_svfiprintf_r+0x30>
1a004404:	230c      	movs	r3, #12
1a004406:	f8c8 3000 	str.w	r3, [r8]
1a00440a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00440e:	e0c8      	b.n	1a0045a2 <_svfiprintf_r+0x1c2>
1a004410:	2340      	movs	r3, #64	; 0x40
1a004412:	6163      	str	r3, [r4, #20]
1a004414:	2300      	movs	r3, #0
1a004416:	9309      	str	r3, [sp, #36]	; 0x24
1a004418:	2320      	movs	r3, #32
1a00441a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a00441e:	2330      	movs	r3, #48	; 0x30
1a004420:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a004424:	9503      	str	r5, [sp, #12]
1a004426:	f04f 0b01 	mov.w	fp, #1
1a00442a:	4637      	mov	r7, r6
1a00442c:	463d      	mov	r5, r7
1a00442e:	f815 3b01 	ldrb.w	r3, [r5], #1
1a004432:	b10b      	cbz	r3, 1a004438 <_svfiprintf_r+0x58>
1a004434:	2b25      	cmp	r3, #37	; 0x25
1a004436:	d13e      	bne.n	1a0044b6 <_svfiprintf_r+0xd6>
1a004438:	ebb7 0a06 	subs.w	sl, r7, r6
1a00443c:	d00b      	beq.n	1a004456 <_svfiprintf_r+0x76>
1a00443e:	4653      	mov	r3, sl
1a004440:	4632      	mov	r2, r6
1a004442:	4621      	mov	r1, r4
1a004444:	4640      	mov	r0, r8
1a004446:	f7ff ff71 	bl	1a00432c <__ssputs_r>
1a00444a:	3001      	adds	r0, #1
1a00444c:	f000 80a4 	beq.w	1a004598 <_svfiprintf_r+0x1b8>
1a004450:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a004452:	4453      	add	r3, sl
1a004454:	9309      	str	r3, [sp, #36]	; 0x24
1a004456:	783b      	ldrb	r3, [r7, #0]
1a004458:	2b00      	cmp	r3, #0
1a00445a:	f000 809d 	beq.w	1a004598 <_svfiprintf_r+0x1b8>
1a00445e:	2300      	movs	r3, #0
1a004460:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a004464:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a004468:	9304      	str	r3, [sp, #16]
1a00446a:	9307      	str	r3, [sp, #28]
1a00446c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a004470:	931a      	str	r3, [sp, #104]	; 0x68
1a004472:	462f      	mov	r7, r5
1a004474:	2205      	movs	r2, #5
1a004476:	f817 1b01 	ldrb.w	r1, [r7], #1
1a00447a:	4850      	ldr	r0, [pc, #320]	; (1a0045bc <_svfiprintf_r+0x1dc>)
1a00447c:	f000 fa30 	bl	1a0048e0 <memchr>
1a004480:	9b04      	ldr	r3, [sp, #16]
1a004482:	b9d0      	cbnz	r0, 1a0044ba <_svfiprintf_r+0xda>
1a004484:	06d9      	lsls	r1, r3, #27
1a004486:	bf44      	itt	mi
1a004488:	2220      	movmi	r2, #32
1a00448a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a00448e:	071a      	lsls	r2, r3, #28
1a004490:	bf44      	itt	mi
1a004492:	222b      	movmi	r2, #43	; 0x2b
1a004494:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a004498:	782a      	ldrb	r2, [r5, #0]
1a00449a:	2a2a      	cmp	r2, #42	; 0x2a
1a00449c:	d015      	beq.n	1a0044ca <_svfiprintf_r+0xea>
1a00449e:	9a07      	ldr	r2, [sp, #28]
1a0044a0:	462f      	mov	r7, r5
1a0044a2:	2000      	movs	r0, #0
1a0044a4:	250a      	movs	r5, #10
1a0044a6:	4639      	mov	r1, r7
1a0044a8:	f811 3b01 	ldrb.w	r3, [r1], #1
1a0044ac:	3b30      	subs	r3, #48	; 0x30
1a0044ae:	2b09      	cmp	r3, #9
1a0044b0:	d94d      	bls.n	1a00454e <_svfiprintf_r+0x16e>
1a0044b2:	b1b8      	cbz	r0, 1a0044e4 <_svfiprintf_r+0x104>
1a0044b4:	e00f      	b.n	1a0044d6 <_svfiprintf_r+0xf6>
1a0044b6:	462f      	mov	r7, r5
1a0044b8:	e7b8      	b.n	1a00442c <_svfiprintf_r+0x4c>
1a0044ba:	4a40      	ldr	r2, [pc, #256]	; (1a0045bc <_svfiprintf_r+0x1dc>)
1a0044bc:	1a80      	subs	r0, r0, r2
1a0044be:	fa0b f000 	lsl.w	r0, fp, r0
1a0044c2:	4318      	orrs	r0, r3
1a0044c4:	9004      	str	r0, [sp, #16]
1a0044c6:	463d      	mov	r5, r7
1a0044c8:	e7d3      	b.n	1a004472 <_svfiprintf_r+0x92>
1a0044ca:	9a03      	ldr	r2, [sp, #12]
1a0044cc:	1d11      	adds	r1, r2, #4
1a0044ce:	6812      	ldr	r2, [r2, #0]
1a0044d0:	9103      	str	r1, [sp, #12]
1a0044d2:	2a00      	cmp	r2, #0
1a0044d4:	db01      	blt.n	1a0044da <_svfiprintf_r+0xfa>
1a0044d6:	9207      	str	r2, [sp, #28]
1a0044d8:	e004      	b.n	1a0044e4 <_svfiprintf_r+0x104>
1a0044da:	4252      	negs	r2, r2
1a0044dc:	f043 0302 	orr.w	r3, r3, #2
1a0044e0:	9207      	str	r2, [sp, #28]
1a0044e2:	9304      	str	r3, [sp, #16]
1a0044e4:	783b      	ldrb	r3, [r7, #0]
1a0044e6:	2b2e      	cmp	r3, #46	; 0x2e
1a0044e8:	d10c      	bne.n	1a004504 <_svfiprintf_r+0x124>
1a0044ea:	787b      	ldrb	r3, [r7, #1]
1a0044ec:	2b2a      	cmp	r3, #42	; 0x2a
1a0044ee:	d133      	bne.n	1a004558 <_svfiprintf_r+0x178>
1a0044f0:	9b03      	ldr	r3, [sp, #12]
1a0044f2:	1d1a      	adds	r2, r3, #4
1a0044f4:	681b      	ldr	r3, [r3, #0]
1a0044f6:	9203      	str	r2, [sp, #12]
1a0044f8:	2b00      	cmp	r3, #0
1a0044fa:	bfb8      	it	lt
1a0044fc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
1a004500:	3702      	adds	r7, #2
1a004502:	9305      	str	r3, [sp, #20]
1a004504:	4d2e      	ldr	r5, [pc, #184]	; (1a0045c0 <_svfiprintf_r+0x1e0>)
1a004506:	7839      	ldrb	r1, [r7, #0]
1a004508:	2203      	movs	r2, #3
1a00450a:	4628      	mov	r0, r5
1a00450c:	f000 f9e8 	bl	1a0048e0 <memchr>
1a004510:	b138      	cbz	r0, 1a004522 <_svfiprintf_r+0x142>
1a004512:	2340      	movs	r3, #64	; 0x40
1a004514:	1b40      	subs	r0, r0, r5
1a004516:	fa03 f000 	lsl.w	r0, r3, r0
1a00451a:	9b04      	ldr	r3, [sp, #16]
1a00451c:	4303      	orrs	r3, r0
1a00451e:	3701      	adds	r7, #1
1a004520:	9304      	str	r3, [sp, #16]
1a004522:	7839      	ldrb	r1, [r7, #0]
1a004524:	4827      	ldr	r0, [pc, #156]	; (1a0045c4 <_svfiprintf_r+0x1e4>)
1a004526:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a00452a:	2206      	movs	r2, #6
1a00452c:	1c7e      	adds	r6, r7, #1
1a00452e:	f000 f9d7 	bl	1a0048e0 <memchr>
1a004532:	2800      	cmp	r0, #0
1a004534:	d038      	beq.n	1a0045a8 <_svfiprintf_r+0x1c8>
1a004536:	4b24      	ldr	r3, [pc, #144]	; (1a0045c8 <_svfiprintf_r+0x1e8>)
1a004538:	bb13      	cbnz	r3, 1a004580 <_svfiprintf_r+0x1a0>
1a00453a:	9b03      	ldr	r3, [sp, #12]
1a00453c:	3307      	adds	r3, #7
1a00453e:	f023 0307 	bic.w	r3, r3, #7
1a004542:	3308      	adds	r3, #8
1a004544:	9303      	str	r3, [sp, #12]
1a004546:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a004548:	444b      	add	r3, r9
1a00454a:	9309      	str	r3, [sp, #36]	; 0x24
1a00454c:	e76d      	b.n	1a00442a <_svfiprintf_r+0x4a>
1a00454e:	fb05 3202 	mla	r2, r5, r2, r3
1a004552:	2001      	movs	r0, #1
1a004554:	460f      	mov	r7, r1
1a004556:	e7a6      	b.n	1a0044a6 <_svfiprintf_r+0xc6>
1a004558:	2300      	movs	r3, #0
1a00455a:	3701      	adds	r7, #1
1a00455c:	9305      	str	r3, [sp, #20]
1a00455e:	4619      	mov	r1, r3
1a004560:	250a      	movs	r5, #10
1a004562:	4638      	mov	r0, r7
1a004564:	f810 2b01 	ldrb.w	r2, [r0], #1
1a004568:	3a30      	subs	r2, #48	; 0x30
1a00456a:	2a09      	cmp	r2, #9
1a00456c:	d903      	bls.n	1a004576 <_svfiprintf_r+0x196>
1a00456e:	2b00      	cmp	r3, #0
1a004570:	d0c8      	beq.n	1a004504 <_svfiprintf_r+0x124>
1a004572:	9105      	str	r1, [sp, #20]
1a004574:	e7c6      	b.n	1a004504 <_svfiprintf_r+0x124>
1a004576:	fb05 2101 	mla	r1, r5, r1, r2
1a00457a:	2301      	movs	r3, #1
1a00457c:	4607      	mov	r7, r0
1a00457e:	e7f0      	b.n	1a004562 <_svfiprintf_r+0x182>
1a004580:	ab03      	add	r3, sp, #12
1a004582:	9300      	str	r3, [sp, #0]
1a004584:	4622      	mov	r2, r4
1a004586:	4b11      	ldr	r3, [pc, #68]	; (1a0045cc <_svfiprintf_r+0x1ec>)
1a004588:	a904      	add	r1, sp, #16
1a00458a:	4640      	mov	r0, r8
1a00458c:	f3af 8000 	nop.w
1a004590:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a004594:	4681      	mov	r9, r0
1a004596:	d1d6      	bne.n	1a004546 <_svfiprintf_r+0x166>
1a004598:	89a3      	ldrh	r3, [r4, #12]
1a00459a:	065b      	lsls	r3, r3, #25
1a00459c:	f53f af35 	bmi.w	1a00440a <_svfiprintf_r+0x2a>
1a0045a0:	9809      	ldr	r0, [sp, #36]	; 0x24
1a0045a2:	b01d      	add	sp, #116	; 0x74
1a0045a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0045a8:	ab03      	add	r3, sp, #12
1a0045aa:	9300      	str	r3, [sp, #0]
1a0045ac:	4622      	mov	r2, r4
1a0045ae:	4b07      	ldr	r3, [pc, #28]	; (1a0045cc <_svfiprintf_r+0x1ec>)
1a0045b0:	a904      	add	r1, sp, #16
1a0045b2:	4640      	mov	r0, r8
1a0045b4:	f000 f882 	bl	1a0046bc <_printf_i>
1a0045b8:	e7ea      	b.n	1a004590 <_svfiprintf_r+0x1b0>
1a0045ba:	bf00      	nop
1a0045bc:	1a004e64 	.word	0x1a004e64
1a0045c0:	1a004e6a 	.word	0x1a004e6a
1a0045c4:	1a004e6e 	.word	0x1a004e6e
1a0045c8:	00000000 	.word	0x00000000
1a0045cc:	1a00432d 	.word	0x1a00432d

1a0045d0 <_printf_common>:
1a0045d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0045d4:	4691      	mov	r9, r2
1a0045d6:	461f      	mov	r7, r3
1a0045d8:	688a      	ldr	r2, [r1, #8]
1a0045da:	690b      	ldr	r3, [r1, #16]
1a0045dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a0045e0:	4293      	cmp	r3, r2
1a0045e2:	bfb8      	it	lt
1a0045e4:	4613      	movlt	r3, r2
1a0045e6:	f8c9 3000 	str.w	r3, [r9]
1a0045ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a0045ee:	4606      	mov	r6, r0
1a0045f0:	460c      	mov	r4, r1
1a0045f2:	b112      	cbz	r2, 1a0045fa <_printf_common+0x2a>
1a0045f4:	3301      	adds	r3, #1
1a0045f6:	f8c9 3000 	str.w	r3, [r9]
1a0045fa:	6823      	ldr	r3, [r4, #0]
1a0045fc:	0699      	lsls	r1, r3, #26
1a0045fe:	bf42      	ittt	mi
1a004600:	f8d9 3000 	ldrmi.w	r3, [r9]
1a004604:	3302      	addmi	r3, #2
1a004606:	f8c9 3000 	strmi.w	r3, [r9]
1a00460a:	6825      	ldr	r5, [r4, #0]
1a00460c:	f015 0506 	ands.w	r5, r5, #6
1a004610:	d107      	bne.n	1a004622 <_printf_common+0x52>
1a004612:	f104 0a19 	add.w	sl, r4, #25
1a004616:	68e3      	ldr	r3, [r4, #12]
1a004618:	f8d9 2000 	ldr.w	r2, [r9]
1a00461c:	1a9b      	subs	r3, r3, r2
1a00461e:	42ab      	cmp	r3, r5
1a004620:	dc28      	bgt.n	1a004674 <_printf_common+0xa4>
1a004622:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a004626:	6822      	ldr	r2, [r4, #0]
1a004628:	3300      	adds	r3, #0
1a00462a:	bf18      	it	ne
1a00462c:	2301      	movne	r3, #1
1a00462e:	0692      	lsls	r2, r2, #26
1a004630:	d42d      	bmi.n	1a00468e <_printf_common+0xbe>
1a004632:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a004636:	4639      	mov	r1, r7
1a004638:	4630      	mov	r0, r6
1a00463a:	47c0      	blx	r8
1a00463c:	3001      	adds	r0, #1
1a00463e:	d020      	beq.n	1a004682 <_printf_common+0xb2>
1a004640:	6823      	ldr	r3, [r4, #0]
1a004642:	68e5      	ldr	r5, [r4, #12]
1a004644:	f8d9 2000 	ldr.w	r2, [r9]
1a004648:	f003 0306 	and.w	r3, r3, #6
1a00464c:	2b04      	cmp	r3, #4
1a00464e:	bf08      	it	eq
1a004650:	1aad      	subeq	r5, r5, r2
1a004652:	68a3      	ldr	r3, [r4, #8]
1a004654:	6922      	ldr	r2, [r4, #16]
1a004656:	bf0c      	ite	eq
1a004658:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a00465c:	2500      	movne	r5, #0
1a00465e:	4293      	cmp	r3, r2
1a004660:	bfc4      	itt	gt
1a004662:	1a9b      	subgt	r3, r3, r2
1a004664:	18ed      	addgt	r5, r5, r3
1a004666:	f04f 0900 	mov.w	r9, #0
1a00466a:	341a      	adds	r4, #26
1a00466c:	454d      	cmp	r5, r9
1a00466e:	d11a      	bne.n	1a0046a6 <_printf_common+0xd6>
1a004670:	2000      	movs	r0, #0
1a004672:	e008      	b.n	1a004686 <_printf_common+0xb6>
1a004674:	2301      	movs	r3, #1
1a004676:	4652      	mov	r2, sl
1a004678:	4639      	mov	r1, r7
1a00467a:	4630      	mov	r0, r6
1a00467c:	47c0      	blx	r8
1a00467e:	3001      	adds	r0, #1
1a004680:	d103      	bne.n	1a00468a <_printf_common+0xba>
1a004682:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00468a:	3501      	adds	r5, #1
1a00468c:	e7c3      	b.n	1a004616 <_printf_common+0x46>
1a00468e:	18e1      	adds	r1, r4, r3
1a004690:	1c5a      	adds	r2, r3, #1
1a004692:	2030      	movs	r0, #48	; 0x30
1a004694:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a004698:	4422      	add	r2, r4
1a00469a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a00469e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a0046a2:	3302      	adds	r3, #2
1a0046a4:	e7c5      	b.n	1a004632 <_printf_common+0x62>
1a0046a6:	2301      	movs	r3, #1
1a0046a8:	4622      	mov	r2, r4
1a0046aa:	4639      	mov	r1, r7
1a0046ac:	4630      	mov	r0, r6
1a0046ae:	47c0      	blx	r8
1a0046b0:	3001      	adds	r0, #1
1a0046b2:	d0e6      	beq.n	1a004682 <_printf_common+0xb2>
1a0046b4:	f109 0901 	add.w	r9, r9, #1
1a0046b8:	e7d8      	b.n	1a00466c <_printf_common+0x9c>
1a0046ba:	Address 0x000000001a0046ba is out of bounds.


1a0046bc <_printf_i>:
1a0046bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a0046c0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
1a0046c4:	460c      	mov	r4, r1
1a0046c6:	7e09      	ldrb	r1, [r1, #24]
1a0046c8:	b085      	sub	sp, #20
1a0046ca:	296e      	cmp	r1, #110	; 0x6e
1a0046cc:	4617      	mov	r7, r2
1a0046ce:	4606      	mov	r6, r0
1a0046d0:	4698      	mov	r8, r3
1a0046d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a0046d4:	f000 80b3 	beq.w	1a00483e <_printf_i+0x182>
1a0046d8:	d822      	bhi.n	1a004720 <_printf_i+0x64>
1a0046da:	2963      	cmp	r1, #99	; 0x63
1a0046dc:	d036      	beq.n	1a00474c <_printf_i+0x90>
1a0046de:	d80a      	bhi.n	1a0046f6 <_printf_i+0x3a>
1a0046e0:	2900      	cmp	r1, #0
1a0046e2:	f000 80b9 	beq.w	1a004858 <_printf_i+0x19c>
1a0046e6:	2958      	cmp	r1, #88	; 0x58
1a0046e8:	f000 8083 	beq.w	1a0047f2 <_printf_i+0x136>
1a0046ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a0046f0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a0046f4:	e032      	b.n	1a00475c <_printf_i+0xa0>
1a0046f6:	2964      	cmp	r1, #100	; 0x64
1a0046f8:	d001      	beq.n	1a0046fe <_printf_i+0x42>
1a0046fa:	2969      	cmp	r1, #105	; 0x69
1a0046fc:	d1f6      	bne.n	1a0046ec <_printf_i+0x30>
1a0046fe:	6820      	ldr	r0, [r4, #0]
1a004700:	6813      	ldr	r3, [r2, #0]
1a004702:	0605      	lsls	r5, r0, #24
1a004704:	f103 0104 	add.w	r1, r3, #4
1a004708:	d52a      	bpl.n	1a004760 <_printf_i+0xa4>
1a00470a:	681b      	ldr	r3, [r3, #0]
1a00470c:	6011      	str	r1, [r2, #0]
1a00470e:	2b00      	cmp	r3, #0
1a004710:	da03      	bge.n	1a00471a <_printf_i+0x5e>
1a004712:	222d      	movs	r2, #45	; 0x2d
1a004714:	425b      	negs	r3, r3
1a004716:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
1a00471a:	486f      	ldr	r0, [pc, #444]	; (1a0048d8 <_printf_i+0x21c>)
1a00471c:	220a      	movs	r2, #10
1a00471e:	e039      	b.n	1a004794 <_printf_i+0xd8>
1a004720:	2973      	cmp	r1, #115	; 0x73
1a004722:	f000 809d 	beq.w	1a004860 <_printf_i+0x1a4>
1a004726:	d808      	bhi.n	1a00473a <_printf_i+0x7e>
1a004728:	296f      	cmp	r1, #111	; 0x6f
1a00472a:	d020      	beq.n	1a00476e <_printf_i+0xb2>
1a00472c:	2970      	cmp	r1, #112	; 0x70
1a00472e:	d1dd      	bne.n	1a0046ec <_printf_i+0x30>
1a004730:	6823      	ldr	r3, [r4, #0]
1a004732:	f043 0320 	orr.w	r3, r3, #32
1a004736:	6023      	str	r3, [r4, #0]
1a004738:	e003      	b.n	1a004742 <_printf_i+0x86>
1a00473a:	2975      	cmp	r1, #117	; 0x75
1a00473c:	d017      	beq.n	1a00476e <_printf_i+0xb2>
1a00473e:	2978      	cmp	r1, #120	; 0x78
1a004740:	d1d4      	bne.n	1a0046ec <_printf_i+0x30>
1a004742:	2378      	movs	r3, #120	; 0x78
1a004744:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a004748:	4864      	ldr	r0, [pc, #400]	; (1a0048dc <_printf_i+0x220>)
1a00474a:	e055      	b.n	1a0047f8 <_printf_i+0x13c>
1a00474c:	6813      	ldr	r3, [r2, #0]
1a00474e:	1d19      	adds	r1, r3, #4
1a004750:	681b      	ldr	r3, [r3, #0]
1a004752:	6011      	str	r1, [r2, #0]
1a004754:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004758:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a00475c:	2301      	movs	r3, #1
1a00475e:	e08c      	b.n	1a00487a <_printf_i+0x1be>
1a004760:	681b      	ldr	r3, [r3, #0]
1a004762:	6011      	str	r1, [r2, #0]
1a004764:	f010 0f40 	tst.w	r0, #64	; 0x40
1a004768:	bf18      	it	ne
1a00476a:	b21b      	sxthne	r3, r3
1a00476c:	e7cf      	b.n	1a00470e <_printf_i+0x52>
1a00476e:	6813      	ldr	r3, [r2, #0]
1a004770:	6825      	ldr	r5, [r4, #0]
1a004772:	1d18      	adds	r0, r3, #4
1a004774:	6010      	str	r0, [r2, #0]
1a004776:	0628      	lsls	r0, r5, #24
1a004778:	d501      	bpl.n	1a00477e <_printf_i+0xc2>
1a00477a:	681b      	ldr	r3, [r3, #0]
1a00477c:	e002      	b.n	1a004784 <_printf_i+0xc8>
1a00477e:	0668      	lsls	r0, r5, #25
1a004780:	d5fb      	bpl.n	1a00477a <_printf_i+0xbe>
1a004782:	881b      	ldrh	r3, [r3, #0]
1a004784:	4854      	ldr	r0, [pc, #336]	; (1a0048d8 <_printf_i+0x21c>)
1a004786:	296f      	cmp	r1, #111	; 0x6f
1a004788:	bf14      	ite	ne
1a00478a:	220a      	movne	r2, #10
1a00478c:	2208      	moveq	r2, #8
1a00478e:	2100      	movs	r1, #0
1a004790:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a004794:	6865      	ldr	r5, [r4, #4]
1a004796:	60a5      	str	r5, [r4, #8]
1a004798:	2d00      	cmp	r5, #0
1a00479a:	f2c0 8095 	blt.w	1a0048c8 <_printf_i+0x20c>
1a00479e:	6821      	ldr	r1, [r4, #0]
1a0047a0:	f021 0104 	bic.w	r1, r1, #4
1a0047a4:	6021      	str	r1, [r4, #0]
1a0047a6:	2b00      	cmp	r3, #0
1a0047a8:	d13d      	bne.n	1a004826 <_printf_i+0x16a>
1a0047aa:	2d00      	cmp	r5, #0
1a0047ac:	f040 808e 	bne.w	1a0048cc <_printf_i+0x210>
1a0047b0:	4665      	mov	r5, ip
1a0047b2:	2a08      	cmp	r2, #8
1a0047b4:	d10b      	bne.n	1a0047ce <_printf_i+0x112>
1a0047b6:	6823      	ldr	r3, [r4, #0]
1a0047b8:	07db      	lsls	r3, r3, #31
1a0047ba:	d508      	bpl.n	1a0047ce <_printf_i+0x112>
1a0047bc:	6923      	ldr	r3, [r4, #16]
1a0047be:	6862      	ldr	r2, [r4, #4]
1a0047c0:	429a      	cmp	r2, r3
1a0047c2:	bfde      	ittt	le
1a0047c4:	2330      	movle	r3, #48	; 0x30
1a0047c6:	f805 3c01 	strble.w	r3, [r5, #-1]
1a0047ca:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
1a0047ce:	ebac 0305 	sub.w	r3, ip, r5
1a0047d2:	6123      	str	r3, [r4, #16]
1a0047d4:	f8cd 8000 	str.w	r8, [sp]
1a0047d8:	463b      	mov	r3, r7
1a0047da:	aa03      	add	r2, sp, #12
1a0047dc:	4621      	mov	r1, r4
1a0047de:	4630      	mov	r0, r6
1a0047e0:	f7ff fef6 	bl	1a0045d0 <_printf_common>
1a0047e4:	3001      	adds	r0, #1
1a0047e6:	d14d      	bne.n	1a004884 <_printf_i+0x1c8>
1a0047e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0047ec:	b005      	add	sp, #20
1a0047ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a0047f2:	4839      	ldr	r0, [pc, #228]	; (1a0048d8 <_printf_i+0x21c>)
1a0047f4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a0047f8:	6813      	ldr	r3, [r2, #0]
1a0047fa:	6821      	ldr	r1, [r4, #0]
1a0047fc:	1d1d      	adds	r5, r3, #4
1a0047fe:	681b      	ldr	r3, [r3, #0]
1a004800:	6015      	str	r5, [r2, #0]
1a004802:	060a      	lsls	r2, r1, #24
1a004804:	d50b      	bpl.n	1a00481e <_printf_i+0x162>
1a004806:	07ca      	lsls	r2, r1, #31
1a004808:	bf44      	itt	mi
1a00480a:	f041 0120 	orrmi.w	r1, r1, #32
1a00480e:	6021      	strmi	r1, [r4, #0]
1a004810:	b91b      	cbnz	r3, 1a00481a <_printf_i+0x15e>
1a004812:	6822      	ldr	r2, [r4, #0]
1a004814:	f022 0220 	bic.w	r2, r2, #32
1a004818:	6022      	str	r2, [r4, #0]
1a00481a:	2210      	movs	r2, #16
1a00481c:	e7b7      	b.n	1a00478e <_printf_i+0xd2>
1a00481e:	064d      	lsls	r5, r1, #25
1a004820:	bf48      	it	mi
1a004822:	b29b      	uxthmi	r3, r3
1a004824:	e7ef      	b.n	1a004806 <_printf_i+0x14a>
1a004826:	4665      	mov	r5, ip
1a004828:	fbb3 f1f2 	udiv	r1, r3, r2
1a00482c:	fb02 3311 	mls	r3, r2, r1, r3
1a004830:	5cc3      	ldrb	r3, [r0, r3]
1a004832:	f805 3d01 	strb.w	r3, [r5, #-1]!
1a004836:	460b      	mov	r3, r1
1a004838:	2900      	cmp	r1, #0
1a00483a:	d1f5      	bne.n	1a004828 <_printf_i+0x16c>
1a00483c:	e7b9      	b.n	1a0047b2 <_printf_i+0xf6>
1a00483e:	6813      	ldr	r3, [r2, #0]
1a004840:	6825      	ldr	r5, [r4, #0]
1a004842:	6961      	ldr	r1, [r4, #20]
1a004844:	1d18      	adds	r0, r3, #4
1a004846:	6010      	str	r0, [r2, #0]
1a004848:	0628      	lsls	r0, r5, #24
1a00484a:	681b      	ldr	r3, [r3, #0]
1a00484c:	d501      	bpl.n	1a004852 <_printf_i+0x196>
1a00484e:	6019      	str	r1, [r3, #0]
1a004850:	e002      	b.n	1a004858 <_printf_i+0x19c>
1a004852:	066a      	lsls	r2, r5, #25
1a004854:	d5fb      	bpl.n	1a00484e <_printf_i+0x192>
1a004856:	8019      	strh	r1, [r3, #0]
1a004858:	2300      	movs	r3, #0
1a00485a:	6123      	str	r3, [r4, #16]
1a00485c:	4665      	mov	r5, ip
1a00485e:	e7b9      	b.n	1a0047d4 <_printf_i+0x118>
1a004860:	6813      	ldr	r3, [r2, #0]
1a004862:	1d19      	adds	r1, r3, #4
1a004864:	6011      	str	r1, [r2, #0]
1a004866:	681d      	ldr	r5, [r3, #0]
1a004868:	6862      	ldr	r2, [r4, #4]
1a00486a:	2100      	movs	r1, #0
1a00486c:	4628      	mov	r0, r5
1a00486e:	f000 f837 	bl	1a0048e0 <memchr>
1a004872:	b108      	cbz	r0, 1a004878 <_printf_i+0x1bc>
1a004874:	1b40      	subs	r0, r0, r5
1a004876:	6060      	str	r0, [r4, #4]
1a004878:	6863      	ldr	r3, [r4, #4]
1a00487a:	6123      	str	r3, [r4, #16]
1a00487c:	2300      	movs	r3, #0
1a00487e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a004882:	e7a7      	b.n	1a0047d4 <_printf_i+0x118>
1a004884:	6923      	ldr	r3, [r4, #16]
1a004886:	462a      	mov	r2, r5
1a004888:	4639      	mov	r1, r7
1a00488a:	4630      	mov	r0, r6
1a00488c:	47c0      	blx	r8
1a00488e:	3001      	adds	r0, #1
1a004890:	d0aa      	beq.n	1a0047e8 <_printf_i+0x12c>
1a004892:	6823      	ldr	r3, [r4, #0]
1a004894:	079b      	lsls	r3, r3, #30
1a004896:	d413      	bmi.n	1a0048c0 <_printf_i+0x204>
1a004898:	68e0      	ldr	r0, [r4, #12]
1a00489a:	9b03      	ldr	r3, [sp, #12]
1a00489c:	4298      	cmp	r0, r3
1a00489e:	bfb8      	it	lt
1a0048a0:	4618      	movlt	r0, r3
1a0048a2:	e7a3      	b.n	1a0047ec <_printf_i+0x130>
1a0048a4:	2301      	movs	r3, #1
1a0048a6:	464a      	mov	r2, r9
1a0048a8:	4639      	mov	r1, r7
1a0048aa:	4630      	mov	r0, r6
1a0048ac:	47c0      	blx	r8
1a0048ae:	3001      	adds	r0, #1
1a0048b0:	d09a      	beq.n	1a0047e8 <_printf_i+0x12c>
1a0048b2:	3501      	adds	r5, #1
1a0048b4:	68e3      	ldr	r3, [r4, #12]
1a0048b6:	9a03      	ldr	r2, [sp, #12]
1a0048b8:	1a9b      	subs	r3, r3, r2
1a0048ba:	42ab      	cmp	r3, r5
1a0048bc:	dcf2      	bgt.n	1a0048a4 <_printf_i+0x1e8>
1a0048be:	e7eb      	b.n	1a004898 <_printf_i+0x1dc>
1a0048c0:	2500      	movs	r5, #0
1a0048c2:	f104 0919 	add.w	r9, r4, #25
1a0048c6:	e7f5      	b.n	1a0048b4 <_printf_i+0x1f8>
1a0048c8:	2b00      	cmp	r3, #0
1a0048ca:	d1ac      	bne.n	1a004826 <_printf_i+0x16a>
1a0048cc:	7803      	ldrb	r3, [r0, #0]
1a0048ce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a0048d2:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a0048d6:	e76c      	b.n	1a0047b2 <_printf_i+0xf6>
1a0048d8:	1a004e75 	.word	0x1a004e75
1a0048dc:	1a004e86 	.word	0x1a004e86

1a0048e0 <memchr>:
1a0048e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a0048e4:	2a10      	cmp	r2, #16
1a0048e6:	db2b      	blt.n	1a004940 <memchr+0x60>
1a0048e8:	f010 0f07 	tst.w	r0, #7
1a0048ec:	d008      	beq.n	1a004900 <memchr+0x20>
1a0048ee:	f810 3b01 	ldrb.w	r3, [r0], #1
1a0048f2:	3a01      	subs	r2, #1
1a0048f4:	428b      	cmp	r3, r1
1a0048f6:	d02d      	beq.n	1a004954 <memchr+0x74>
1a0048f8:	f010 0f07 	tst.w	r0, #7
1a0048fc:	b342      	cbz	r2, 1a004950 <memchr+0x70>
1a0048fe:	d1f6      	bne.n	1a0048ee <memchr+0xe>
1a004900:	b4f0      	push	{r4, r5, r6, r7}
1a004902:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a004906:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a00490a:	f022 0407 	bic.w	r4, r2, #7
1a00490e:	f07f 0700 	mvns.w	r7, #0
1a004912:	2300      	movs	r3, #0
1a004914:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a004918:	3c08      	subs	r4, #8
1a00491a:	ea85 0501 	eor.w	r5, r5, r1
1a00491e:	ea86 0601 	eor.w	r6, r6, r1
1a004922:	fa85 f547 	uadd8	r5, r5, r7
1a004926:	faa3 f587 	sel	r5, r3, r7
1a00492a:	fa86 f647 	uadd8	r6, r6, r7
1a00492e:	faa5 f687 	sel	r6, r5, r7
1a004932:	b98e      	cbnz	r6, 1a004958 <memchr+0x78>
1a004934:	d1ee      	bne.n	1a004914 <memchr+0x34>
1a004936:	bcf0      	pop	{r4, r5, r6, r7}
1a004938:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a00493c:	f002 0207 	and.w	r2, r2, #7
1a004940:	b132      	cbz	r2, 1a004950 <memchr+0x70>
1a004942:	f810 3b01 	ldrb.w	r3, [r0], #1
1a004946:	3a01      	subs	r2, #1
1a004948:	ea83 0301 	eor.w	r3, r3, r1
1a00494c:	b113      	cbz	r3, 1a004954 <memchr+0x74>
1a00494e:	d1f8      	bne.n	1a004942 <memchr+0x62>
1a004950:	2000      	movs	r0, #0
1a004952:	4770      	bx	lr
1a004954:	3801      	subs	r0, #1
1a004956:	4770      	bx	lr
1a004958:	2d00      	cmp	r5, #0
1a00495a:	bf06      	itte	eq
1a00495c:	4635      	moveq	r5, r6
1a00495e:	3803      	subeq	r0, #3
1a004960:	3807      	subne	r0, #7
1a004962:	f015 0f01 	tst.w	r5, #1
1a004966:	d107      	bne.n	1a004978 <memchr+0x98>
1a004968:	3001      	adds	r0, #1
1a00496a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a00496e:	bf02      	ittt	eq
1a004970:	3001      	addeq	r0, #1
1a004972:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a004976:	3001      	addeq	r0, #1
1a004978:	bcf0      	pop	{r4, r5, r6, r7}
1a00497a:	3801      	subs	r0, #1
1a00497c:	4770      	bx	lr
1a00497e:	bf00      	nop

1a004980 <memmove>:
1a004980:	4288      	cmp	r0, r1
1a004982:	b510      	push	{r4, lr}
1a004984:	eb01 0302 	add.w	r3, r1, r2
1a004988:	d807      	bhi.n	1a00499a <memmove+0x1a>
1a00498a:	1e42      	subs	r2, r0, #1
1a00498c:	4299      	cmp	r1, r3
1a00498e:	d00a      	beq.n	1a0049a6 <memmove+0x26>
1a004990:	f811 4b01 	ldrb.w	r4, [r1], #1
1a004994:	f802 4f01 	strb.w	r4, [r2, #1]!
1a004998:	e7f8      	b.n	1a00498c <memmove+0xc>
1a00499a:	4283      	cmp	r3, r0
1a00499c:	d9f5      	bls.n	1a00498a <memmove+0xa>
1a00499e:	1881      	adds	r1, r0, r2
1a0049a0:	1ad2      	subs	r2, r2, r3
1a0049a2:	42d3      	cmn	r3, r2
1a0049a4:	d100      	bne.n	1a0049a8 <memmove+0x28>
1a0049a6:	bd10      	pop	{r4, pc}
1a0049a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
1a0049ac:	f801 4d01 	strb.w	r4, [r1, #-1]!
1a0049b0:	e7f7      	b.n	1a0049a2 <memmove+0x22>

1a0049b2 <__malloc_lock>:
1a0049b2:	4770      	bx	lr

1a0049b4 <__malloc_unlock>:
1a0049b4:	4770      	bx	lr

1a0049b6 <_realloc_r>:
1a0049b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0049b8:	4607      	mov	r7, r0
1a0049ba:	4614      	mov	r4, r2
1a0049bc:	460e      	mov	r6, r1
1a0049be:	b921      	cbnz	r1, 1a0049ca <_realloc_r+0x14>
1a0049c0:	4611      	mov	r1, r2
1a0049c2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
1a0049c6:	f7ff bc57 	b.w	1a004278 <_malloc_r>
1a0049ca:	b922      	cbnz	r2, 1a0049d6 <_realloc_r+0x20>
1a0049cc:	f7ff fc06 	bl	1a0041dc <_free_r>
1a0049d0:	4625      	mov	r5, r4
1a0049d2:	4628      	mov	r0, r5
1a0049d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0049d6:	f000 f814 	bl	1a004a02 <_malloc_usable_size_r>
1a0049da:	42a0      	cmp	r0, r4
1a0049dc:	d20f      	bcs.n	1a0049fe <_realloc_r+0x48>
1a0049de:	4621      	mov	r1, r4
1a0049e0:	4638      	mov	r0, r7
1a0049e2:	f7ff fc49 	bl	1a004278 <_malloc_r>
1a0049e6:	4605      	mov	r5, r0
1a0049e8:	2800      	cmp	r0, #0
1a0049ea:	d0f2      	beq.n	1a0049d2 <_realloc_r+0x1c>
1a0049ec:	4631      	mov	r1, r6
1a0049ee:	4622      	mov	r2, r4
1a0049f0:	f7ff fba2 	bl	1a004138 <memcpy>
1a0049f4:	4631      	mov	r1, r6
1a0049f6:	4638      	mov	r0, r7
1a0049f8:	f7ff fbf0 	bl	1a0041dc <_free_r>
1a0049fc:	e7e9      	b.n	1a0049d2 <_realloc_r+0x1c>
1a0049fe:	4635      	mov	r5, r6
1a004a00:	e7e7      	b.n	1a0049d2 <_realloc_r+0x1c>

1a004a02 <_malloc_usable_size_r>:
1a004a02:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a004a06:	1f18      	subs	r0, r3, #4
1a004a08:	2b00      	cmp	r3, #0
1a004a0a:	bfbc      	itt	lt
1a004a0c:	580b      	ldrlt	r3, [r1, r0]
1a004a0e:	18c0      	addlt	r0, r0, r3
1a004a10:	4770      	bx	lr
1a004a12:	ffff 3025 	vaddl.u<illegal width 64>	<illegal reg q9.5>, d15, d21
1a004a16:	6432      	.short	0x6432
1a004a18:	007d7325 	.word	0x007d7325
1a004a1c:	6b736154 	.word	0x6b736154
1a004a20:	61557854 	.word	0x61557854
1a004a24:	00007472 	.word	0x00007472
1a004a28:	6b736154 	.word	0x6b736154
1a004a2c:	76726553 	.word	0x76726553
1a004a30:	00656369 	.word	0x00656369
1a004a34:	6b736154 	.word	0x6b736154
1a004a38:	4d6f545f 	.word	0x4d6f545f
1a004a3c:	73757961 	.word	0x73757961
1a004a40:	616c7563 	.word	0x616c7563
1a004a44:	504f5f73 	.word	0x504f5f73
1a004a48:	00000030 	.word	0x00000030
1a004a4c:	6b736154 	.word	0x6b736154
1a004a50:	4d6f545f 	.word	0x4d6f545f
1a004a54:	73756e69 	.word	0x73756e69
1a004a58:	616c7563 	.word	0x616c7563
1a004a5c:	504f5f73 	.word	0x504f5f73
1a004a60:	00000031 	.word	0x00000031
1a004a64:	6b736154 	.word	0x6b736154
1a004a68:	4d6f545f 	.word	0x4d6f545f
1a004a6c:	73757961 	.word	0x73757961
1a004a70:	616c7563 	.word	0x616c7563
1a004a74:	504f5f73 	.word	0x504f5f73
1a004a78:	00000032 	.word	0x00000032
1a004a7c:	6b736154 	.word	0x6b736154
1a004a80:	4d6f545f 	.word	0x4d6f545f
1a004a84:	73756e69 	.word	0x73756e69
1a004a88:	616c7563 	.word	0x616c7563
1a004a8c:	504f5f73 	.word	0x504f5f73
1a004a90:	ffff0033 	.word	0xffff0033
1a004a94:	7778797a 	.word	0x7778797a
1a004a98:	73747576 	.word	0x73747576
1a004a9c:	6f707172 	.word	0x6f707172
1a004aa0:	6b6c6d6e 	.word	0x6b6c6d6e
1a004aa4:	6768696a 	.word	0x6768696a
1a004aa8:	63646566 	.word	0x63646566
1a004aac:	38396162 	.word	0x38396162
1a004ab0:	34353637 	.word	0x34353637
1a004ab4:	30313233 	.word	0x30313233
1a004ab8:	34333231 	.word	0x34333231
1a004abc:	38373635 	.word	0x38373635
1a004ac0:	63626139 	.word	0x63626139
1a004ac4:	67666564 	.word	0x67666564
1a004ac8:	6b6a6968 	.word	0x6b6a6968
1a004acc:	6f6e6d6c 	.word	0x6f6e6d6c
1a004ad0:	73727170 	.word	0x73727170
1a004ad4:	77767574 	.word	0x77767574
1a004ad8:	007a7978 	.word	0x007a7978
1a004adc:	454c4449 	.word	0x454c4449
1a004ae0:	ffffff00 	.word	0xffffff00
1a004ae4:	51726d54 	.word	0x51726d54
1a004ae8:	ffffff00 	.word	0xffffff00
1a004aec:	20726d54 	.word	0x20726d54
1a004af0:	00637653 	.word	0x00637653

1a004af4 <ExtRateIn>:
1a004af4:	00000000                                ....

1a004af8 <GpioButtons>:
1a004af8:	08000400 09010900                       ........

1a004b00 <GpioLeds>:
1a004b00:	01050005 0e000205 0c010b01              ............

1a004b0c <GpioPorts>:
1a004b0c:	03030003 0f050403 05031005 07030603     ................
1a004b1c:	ffff0802                                ....

1a004b20 <OscRateIn>:
1a004b20:	00b71b00                                ....

1a004b24 <InitClkStates>:
1a004b24:	01010f01                                ....

1a004b28 <pinmuxing>:
1a004b28:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a004b38:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a004b48:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a004b58:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a004b68:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a004b78:	00d50301 00d50401 00160107 00560207     ..............V.
1a004b88:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a004b98:	00570206                                ..W.

1a004b9c <UART_BClock>:
1a004b9c:	01a201c2 01620182                       ......b.

1a004ba4 <UART_PClock>:
1a004ba4:	00820081 00a200a1 08040201 0f0f0f03     ................
1a004bb4:	ffff00ff                                ....

1a004bb8 <periph_to_base>:
1a004bb8:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a004bc8:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a004bd8:	000100e0 01000100 01200003 00060120     .......... . ...
1a004be8:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a004bf8:	01820013 00120182 01a201a2 01c20011     ................
1a004c08:	001001c2 01e201e2 0202000f 000e0202     ................
1a004c18:	02220222 0223000d 001c0223              "."...#.#...

1a004c24 <InitClkStates>:
1a004c24:	00010100 00010909 0001090a 01010701     ................
1a004c34:	00010902 00010906 0101090c 0001090d     ................
1a004c44:	0001090e 0001090f 00010910 00010911     ................
1a004c54:	00010912 00010913 00011114 00011119     ................
1a004c64:	0001111a 0001111b                       ........

1a004c6c <lpcUarts>:
1a004c6c:	40081000 06020406 00180205 40081000     ...@...........@
1a004c7c:	09070509 00180706 40082000 00000000     ......... .@....
1a004c8c:	00190000 400c1000 07060107 001a0602     .......@........
1a004c9c:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a004cac:	02020302 001b0204 636b6974 69547265     ........tikcerTi
1a004cbc:	0072656d                                mer.

1a004cc0 <gpioPinsInit>:
1a004cc0:	00000001 04020204 01040205 07010200     ................
1a004cd0:	0d030005 01000501 00020408 03040202     ................
1a004ce0:	04030200 00020000 03000407 0402030c     ................
1a004cf0:	01030905 02080504 03050403 05040402     ................
1a004d00:	000c0604 0b060802 06070300 05030009     ................
1a004d10:	05040706 0004060f 04040303 04040200     ................
1a004d20:	05020005 02000604 04080406 0a040c05     ................
1a004d30:	010e0504 0a000003 00001401 0012010f     ................
1a004d40:	11010d00 010c0000 03000010 03000707     ................
1a004d50:	0001000f 00000100 06000000 0603000a     ................
1a004d60:	05040806 00050610 01060403 04000300     ................
1a004d70:	0d050409 00000401 000f010b 00010200     ................
1a004d80:	01040000 08000001 00000201 00060109     ................
1a004d90:	00020901 02000504 01050401 05040202     ................
1a004da0:	000a0202 0b020e00 020b0100 0c01000c     ................
1a004db0:	02000004 00010400 02040102 04020200     ................
1a004dc0:	03020003 03000307 0004070b 05070c03     ................
1a004dd0:	070d0300 0e030006 05040102 00060401     ................
1a004de0:	05040602 04050200 04020004 05040804     ................
1a004df0:	0409040c 0a040d05 010e0504 08010005     ................

1a004e00 <ultrasonicSensorsIrqMap>:
1a004e00:	ff020100                                ....

1a004e04 <__sf_fake_stderr>:
	...

1a004e24 <__sf_fake_stdin>:
	...

1a004e44 <__sf_fake_stdout>:
	...
1a004e64:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
1a004e74:	32313000 36353433 41393837 45444342     .0123456789ABCDE
1a004e84:	31300046 35343332 39383736 64636261     F.0123456789abcd
1a004e94:	ff006665                                ef..
