<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ana_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ana_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ana_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">ana_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.15</td>
<td class="s2 cl rt"><a href="mod317.html#Line" > 25.25</a></td>
<td class="s1 cl rt"><a href="mod317.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod317.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod317.html#Branch" >  2.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod317.html#inst_tag_38996"  onclick="showContent('inst_tag_38996')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_test_regs.ana_tx_rx_reg_inst</a></td>
<td class="s1 cl rt"> 11.15</td>
<td class="s2 cl rt"><a href="mod317.html#Line" > 25.25</a></td>
<td class="s1 cl rt"><a href="mod317.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod317.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod317.html#Branch" >  2.67</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_ana_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_38996"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_38996" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_test_regs.ana_tx_rx_reg_inst</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.15</td>
<td class="s2 cl rt"><a href="mod317.html#Line" > 25.25</a></td>
<td class="s1 cl rt"><a href="mod317.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod317.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod317.html#Branch" >  2.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.15</td>
<td class="s2 cl rt"> 25.25</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 26.06</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 11.11</td>
<td class="s0 cl rt">  0.25</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td><a href="mod1264.html#inst_tag_164105" >c_test_regs</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ana_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod317.html" >ana_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">TOTAL</td><td></td><td>99</td><td>25</td><td>25.25</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>1927</td><td>69</td><td>23</td><td>33.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>2051</td><td>30</td><td>2</td><td>6.67</td></tr>
</table>
<pre class="code"><br clear=all>
1926                    begin
1927       1/1          if(!PRESETn)
1928                      begin
1929       1/1              AFE_TX_REG0_tx_ana_reg0            &lt;= AFE_TX_REG0_tx_ana_reg0_BIT_RESET;
1930       1/1              AFE_TX_REG1_tx_ana_reg1            &lt;= AFE_TX_REG1_tx_ana_reg1_BIT_RESET;
1931       1/1              AFE_TX_REG2_tx_ana_reg2            &lt;= AFE_TX_REG2_tx_ana_reg2_BIT_RESET;
1932       1/1              AFE_TX_REG3_tx_ana_reg3            &lt;= AFE_TX_REG3_tx_ana_reg3_BIT_RESET;
1933       1/1              AFE_TX_REG4_tx_ana_reg4            &lt;= AFE_TX_REG4_tx_ana_reg4_BIT_RESET;
1934       1/1              AFE_TX_REG5_tx_ana_reg5            &lt;= AFE_TX_REG5_tx_ana_reg5_BIT_RESET;
1935       1/1              AFE_TX_REG6_tx_ana_reg6            &lt;= AFE_TX_REG6_tx_ana_reg6_BIT_RESET;
1936       1/1              AFE_TX_REG7_tx_ana_reg7            &lt;= AFE_TX_REG7_tx_ana_reg7_BIT_RESET;
1937       1/1              AFE_TX_REG8_tx_ana_reg8            &lt;= AFE_TX_REG8_tx_ana_reg8_BIT_RESET;
1938       1/1              AFE_TX_REG9_tx_ana_reg9            &lt;= AFE_TX_REG9_tx_ana_reg9_BIT_RESET;
1939       1/1              AFE_TX_REG10_tx_ana_reg10          &lt;= AFE_TX_REG10_tx_ana_reg10_BIT_RESET;
1940       1/1              AFE_TX_REG11_tx_ana_reg11          &lt;= AFE_TX_REG11_tx_ana_reg11_BIT_RESET;
1941       1/1              AFE_TX_REG12_tx_ana_reg12          &lt;= AFE_TX_REG12_tx_ana_reg12_BIT_RESET;
1942       1/1              AFE_RX_REG0_rx_ana_reg0            &lt;= AFE_RX_REG0_rx_ana_reg0_BIT_RESET;
1943       1/1              AFE_RX_REG1_rx_ana_reg1            &lt;= AFE_RX_REG1_rx_ana_reg1_BIT_RESET;
1944       1/1              AFE_RX_REG2_rx_ana_reg2            &lt;= AFE_RX_REG2_rx_ana_reg2_BIT_RESET;
1945       1/1              AFE_RX_REG3_rx_ana_reg3            &lt;= AFE_RX_REG3_rx_ana_reg3_BIT_RESET;
1946       1/1              AFE_RX_REG4_rx_ana_reg4            &lt;= AFE_RX_REG4_rx_ana_reg4_BIT_RESET;
1947       1/1              AFE_RX_REG5_rx_ana_reg5            &lt;= AFE_RX_REG5_rx_ana_reg5_BIT_RESET;
1948       1/1              AFE_RX_REG6_rx_ana_reg6            &lt;= AFE_RX_REG6_rx_ana_reg6_BIT_RESET;
1949       1/1              AFE_UNUSED_REG0_unused             &lt;= AFE_UNUSED_REG0_unused_BIT_RESET;
1950       1/1              AFE_UNUSED_REG1_unused             &lt;= AFE_UNUSED_REG1_unused_BIT_RESET;
1951                      end
1952                    else  
1953                      begin
1954       <font color = "red">0/1     ==>      if ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b1) )</font>
1955                        begin  
1956       <font color = "red">0/1     ==>        case (PADDR[7:0])</font>
1957                            AFE_TX_REG0_REG_OFFSET[7:0]:
1958       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1959       <font color = "red">0/1     ==>              AFE_TX_REG0_tx_ana_reg0[7:0] &lt;= PWDATA[7:0];</font>
1960                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1961                            AFE_TX_REG1_REG_OFFSET[7:0]:
1962       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1963       <font color = "red">0/1     ==>              AFE_TX_REG1_tx_ana_reg1[7:0] &lt;= PWDATA[7:0];</font>
1964                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1965                            AFE_TX_REG2_REG_OFFSET[7:0]:
1966       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1967       <font color = "red">0/1     ==>              AFE_TX_REG2_tx_ana_reg2[7:0] &lt;= PWDATA[7:0];</font>
1968                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1969                            AFE_TX_REG3_REG_OFFSET[7:0]:
1970       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1971       <font color = "red">0/1     ==>              AFE_TX_REG3_tx_ana_reg3[7:0] &lt;= PWDATA[7:0];</font>
1972                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1973                            AFE_TX_REG4_REG_OFFSET[7:0]:
1974       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1975       <font color = "red">0/1     ==>              AFE_TX_REG4_tx_ana_reg4[7:0] &lt;= PWDATA[7:0];</font>
1976                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1977                            AFE_TX_REG5_REG_OFFSET[7:0]:
1978       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1979       <font color = "red">0/1     ==>              AFE_TX_REG5_tx_ana_reg5[7:0] &lt;= PWDATA[7:0];</font>
1980                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1981                            AFE_TX_REG6_REG_OFFSET[7:0]:
1982       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1983       <font color = "red">0/1     ==>              AFE_TX_REG6_tx_ana_reg6[7:0] &lt;= PWDATA[7:0];</font>
1984                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1985                            AFE_TX_REG7_REG_OFFSET[7:0]:
1986       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1987       <font color = "red">0/1     ==>              AFE_TX_REG7_tx_ana_reg7[7:0] &lt;= PWDATA[7:0];</font>
1988                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1989                            AFE_TX_REG8_REG_OFFSET[7:0]:
1990       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1991       <font color = "red">0/1     ==>              AFE_TX_REG8_tx_ana_reg8[7:0] &lt;= PWDATA[7:0];</font>
1992                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1993                            AFE_TX_REG9_REG_OFFSET[7:0]:
1994       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1995       <font color = "red">0/1     ==>              AFE_TX_REG9_tx_ana_reg9[7:0] &lt;= PWDATA[7:0];</font>
1996                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1997                            AFE_TX_REG10_REG_OFFSET[7:0]:
1998       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1999       <font color = "red">0/1     ==>              AFE_TX_REG10_tx_ana_reg10[7:0] &lt;= PWDATA[7:0];</font>
2000                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2001                            AFE_TX_REG11_REG_OFFSET[7:0]:
2002       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
2003       <font color = "red">0/1     ==>              AFE_TX_REG11_tx_ana_reg11[7:0] &lt;= PWDATA[7:0];</font>
2004                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2005                            AFE_TX_REG12_REG_OFFSET[7:0]:
2006       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
2007       <font color = "red">0/1     ==>              AFE_TX_REG12_tx_ana_reg12[7:0] &lt;= PWDATA[7:0];</font>
2008                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2009                            AFE_RX_REG0_REG_OFFSET[7:0]:
2010       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
2011       <font color = "red">0/1     ==>              AFE_RX_REG0_rx_ana_reg0[7:0] &lt;= PWDATA[7:0];</font>
2012                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2013                            AFE_RX_REG1_REG_OFFSET[7:0]:
2014       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
2015       <font color = "red">0/1     ==>              AFE_RX_REG1_rx_ana_reg1[7:0] &lt;= PWDATA[7:0];</font>
2016                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2017                            AFE_RX_REG2_REG_OFFSET[7:0]:
2018       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
2019       <font color = "red">0/1     ==>              AFE_RX_REG2_rx_ana_reg2[7:0] &lt;= PWDATA[7:0];</font>
2020                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2021                            AFE_RX_REG3_REG_OFFSET[7:0]:
2022       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
2023       <font color = "red">0/1     ==>              AFE_RX_REG3_rx_ana_reg3[7:0] &lt;= PWDATA[7:0];</font>
2024                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2025                            AFE_RX_REG4_REG_OFFSET[7:0]:
2026       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
2027       <font color = "red">0/1     ==>              AFE_RX_REG4_rx_ana_reg4[7:0] &lt;= PWDATA[7:0];</font>
2028                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2029                            AFE_RX_REG5_REG_OFFSET[7:0]:
2030       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
2031       <font color = "red">0/1     ==>              AFE_RX_REG5_rx_ana_reg5[7:0] &lt;= PWDATA[7:0];</font>
2032                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2033                            AFE_RX_REG6_REG_OFFSET[7:0]:
2034       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
2035       <font color = "red">0/1     ==>              AFE_RX_REG6_rx_ana_reg6[7:0] &lt;= PWDATA[7:0];</font>
2036                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2037                            AFE_UNUSED_REG0_REG_OFFSET[7:0]:
2038       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
2039       <font color = "red">0/1     ==>              AFE_UNUSED_REG0_unused[7:0] &lt;= PWDATA[7:0];</font>
2040                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2041                            AFE_UNUSED_REG1_REG_OFFSET[7:0]:
2042       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
2043       <font color = "red">0/1     ==>              AFE_UNUSED_REG1_unused[7:0] &lt;= PWDATA[7:0];</font>
2044                              end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
2045                            endcase
2046                        end  
                   <font color = "red">==>  MISSING_ELSE</font>
2047                      end  
2048                    end  
2049                    always @(*)
2050                    begin
2051       1/1            PRDATA[7:0] = 8'h0;
2052       1/1              if ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b0))
2053                        begin
2054       <font color = "red">0/1     ==>        case (PADDR[7:0])</font>
2055                            AFE_TX_REG0_REG_OFFSET[7:0]: begin
2056       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_TX_REG0_tx_ana_reg0[7:0];</font>
2057                            end
2058                            AFE_TX_REG1_REG_OFFSET[7:0]: begin
2059       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_TX_REG1_tx_ana_reg1[7:0];</font>
2060                            end
2061                            AFE_TX_REG2_REG_OFFSET[7:0]: begin
2062       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_TX_REG2_tx_ana_reg2[7:0];</font>
2063                            end
2064                            AFE_TX_REG3_REG_OFFSET[7:0]: begin
2065       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_TX_REG3_tx_ana_reg3[7:0];</font>
2066                            end
2067                            AFE_TX_REG4_REG_OFFSET[7:0]: begin
2068       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_TX_REG4_tx_ana_reg4[7:0];</font>
2069                            end
2070                            AFE_TX_REG5_REG_OFFSET[7:0]: begin
2071       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_TX_REG5_tx_ana_reg5[7:0];</font>
2072                            end
2073                            AFE_TX_REG6_REG_OFFSET[7:0]: begin
2074       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_TX_REG6_tx_ana_reg6[7:0];</font>
2075                            end
2076                            AFE_TX_REG7_REG_OFFSET[7:0]: begin
2077       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_TX_REG7_tx_ana_reg7[7:0];</font>
2078                            end
2079                            AFE_TX_REG8_REG_OFFSET[7:0]: begin
2080       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_TX_REG8_tx_ana_reg8[7:0];</font>
2081                            end
2082                            AFE_TX_REG9_REG_OFFSET[7:0]: begin
2083       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_TX_REG9_tx_ana_reg9[7:0];</font>
2084                            end
2085                            AFE_TX_REG10_REG_OFFSET[7:0]: begin
2086       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_TX_REG10_tx_ana_reg10[7:0];</font>
2087                            end
2088                            AFE_TX_REG11_REG_OFFSET[7:0]: begin
2089       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_TX_REG11_tx_ana_reg11[7:0];</font>
2090                            end
2091                            AFE_TX_REG12_REG_OFFSET[7:0]: begin
2092       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_TX_REG12_tx_ana_reg12[7:0];</font>
2093                            end
2094                            AFE_RX_REG0_REG_OFFSET[7:0]: begin
2095       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_RX_REG0_rx_ana_reg0[7:0];</font>
2096                            end
2097                            AFE_RX_REG1_REG_OFFSET[7:0]: begin
2098       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_RX_REG1_rx_ana_reg1[7:0];</font>
2099                            end
2100                            AFE_RX_REG2_REG_OFFSET[7:0]: begin
2101       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_RX_REG2_rx_ana_reg2[7:0];</font>
2102                            end
2103                            AFE_RX_REG3_REG_OFFSET[7:0]: begin
2104       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_RX_REG3_rx_ana_reg3[7:0];</font>
2105                            end
2106                            AFE_RX_REG4_REG_OFFSET[7:0]: begin
2107       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_RX_REG4_rx_ana_reg4[7:0];</font>
2108                            end
2109                            AFE_RX_REG5_REG_OFFSET[7:0]: begin
2110       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_RX_REG5_rx_ana_reg5[7:0];</font>
2111                            end
2112                            AFE_RX_REG6_REG_OFFSET[7:0]: begin
2113       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_RX_REG6_rx_ana_reg6[7:0];</font>
2114                            end
2115                            AFE_TX_REG13_REG_OFFSET[7:0]: begin
2116       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_TX_REG13_tx_ana_reg13_IN[7:0];</font>
2117                            end
2118                            AFE_TX_REG14_REG_OFFSET[7:0]: begin
2119       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_TX_REG14_tx_ana_reg14_IN[7:0];</font>
2120                            end
2121                            AFE_RX_REG7_REG_OFFSET[7:0]: begin
2122       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_RX_REG7_rx_ana_reg7_IN[7:0];</font>
2123                            end
2124                            AFE_RX_REG8_REG_OFFSET[7:0]: begin
2125       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_RX_REG8_rx_ana_reg8_IN[7:0];</font>
2126                            end
2127                            AFE_UNUSED_REG0_REG_OFFSET[7:0]: begin
2128       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_UNUSED_REG0_unused[7:0];</font>
2129                            end
2130                            AFE_UNUSED_REG1_REG_OFFSET[7:0]: begin
2131       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_UNUSED_REG1_unused[7:0];</font>
2132                            end
2133                           default:
2134       <font color = "red">0/1     ==>            PRDATA = 8'h0;</font>
2135                          endcase
2136                        end  
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod317.html" >ana_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1954
 EXPRESSION ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b1))
             -------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2052
 EXPRESSION ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b0))
             -------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod317.html" >ana_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">34</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">474</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">237</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">237</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">34</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">474</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">237</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">237</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>PRDATA[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PADDR[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PWDATA[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PWRITE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PSELx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PENABLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PCLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PRESETn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>AFE_TX_REG0_tx_ana_reg0_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_TX_REG1_tx_ana_reg1_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_TX_REG2_tx_ana_reg2_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_TX_REG3_tx_ana_reg3_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_TX_REG4_tx_ana_reg4_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_TX_REG5_tx_ana_reg5_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_TX_REG6_tx_ana_reg6_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_TX_REG7_tx_ana_reg7_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_TX_REG8_tx_ana_reg8_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_TX_REG9_tx_ana_reg9_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_TX_REG10_tx_ana_reg10_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_TX_REG11_tx_ana_reg11_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_TX_REG12_tx_ana_reg12_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_RX_REG0_rx_ana_reg0_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_RX_REG1_rx_ana_reg1_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_RX_REG2_rx_ana_reg2_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_RX_REG3_rx_ana_reg3_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_RX_REG4_rx_ana_reg4_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_RX_REG5_rx_ana_reg5_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_RX_REG6_rx_ana_reg6_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_TX_REG13_tx_ana_reg13_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>AFE_TX_REG14_tx_ana_reg14_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>AFE_RX_REG7_rx_ana_reg7_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>AFE_RX_REG8_rx_ana_reg8_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>AFE_UNUSED_REG0_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_UNUSED_REG1_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod317.html" >ana_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Branches</td>
<td></td>
<td class="rt">75</td>
<td class="rt">2</td>
<td class="rt">2.67  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">1927</td>
<td class="rt">47</td>
<td class="rt">1</td>
<td class="rt">2.13  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">2052</td>
<td class="rt">28</td>
<td class="rt">1</td>
<td class="rt">3.57  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1927       if(!PRESETn)
           <font color = "red">-1-</font>  
1928         begin
1929           AFE_TX_REG0_tx_ana_reg0            <= AFE_TX_REG0_tx_ana_reg0_BIT_RESET;
           <font color = "green">    ==></font>
1930           AFE_TX_REG1_tx_ana_reg1            <= AFE_TX_REG1_tx_ana_reg1_BIT_RESET;
1931           AFE_TX_REG2_tx_ana_reg2            <= AFE_TX_REG2_tx_ana_reg2_BIT_RESET;
1932           AFE_TX_REG3_tx_ana_reg3            <= AFE_TX_REG3_tx_ana_reg3_BIT_RESET;
1933           AFE_TX_REG4_tx_ana_reg4            <= AFE_TX_REG4_tx_ana_reg4_BIT_RESET;
1934           AFE_TX_REG5_tx_ana_reg5            <= AFE_TX_REG5_tx_ana_reg5_BIT_RESET;
1935           AFE_TX_REG6_tx_ana_reg6            <= AFE_TX_REG6_tx_ana_reg6_BIT_RESET;
1936           AFE_TX_REG7_tx_ana_reg7            <= AFE_TX_REG7_tx_ana_reg7_BIT_RESET;
1937           AFE_TX_REG8_tx_ana_reg8            <= AFE_TX_REG8_tx_ana_reg8_BIT_RESET;
1938           AFE_TX_REG9_tx_ana_reg9            <= AFE_TX_REG9_tx_ana_reg9_BIT_RESET;
1939           AFE_TX_REG10_tx_ana_reg10          <= AFE_TX_REG10_tx_ana_reg10_BIT_RESET;
1940           AFE_TX_REG11_tx_ana_reg11          <= AFE_TX_REG11_tx_ana_reg11_BIT_RESET;
1941           AFE_TX_REG12_tx_ana_reg12          <= AFE_TX_REG12_tx_ana_reg12_BIT_RESET;
1942           AFE_RX_REG0_rx_ana_reg0            <= AFE_RX_REG0_rx_ana_reg0_BIT_RESET;
1943           AFE_RX_REG1_rx_ana_reg1            <= AFE_RX_REG1_rx_ana_reg1_BIT_RESET;
1944           AFE_RX_REG2_rx_ana_reg2            <= AFE_RX_REG2_rx_ana_reg2_BIT_RESET;
1945           AFE_RX_REG3_rx_ana_reg3            <= AFE_RX_REG3_rx_ana_reg3_BIT_RESET;
1946           AFE_RX_REG4_rx_ana_reg4            <= AFE_RX_REG4_rx_ana_reg4_BIT_RESET;
1947           AFE_RX_REG5_rx_ana_reg5            <= AFE_RX_REG5_rx_ana_reg5_BIT_RESET;
1948           AFE_RX_REG6_rx_ana_reg6            <= AFE_RX_REG6_rx_ana_reg6_BIT_RESET;
1949           AFE_UNUSED_REG0_unused             <= AFE_UNUSED_REG0_unused_BIT_RESET;
1950           AFE_UNUSED_REG1_unused             <= AFE_UNUSED_REG1_unused_BIT_RESET;
1951         end
1952       else  
1953         begin
1954           if ((PSELx == 1'b1) && (PWRITE == 1'b1) )
               <font color = "red">-2-</font>  
1955           begin  
1956             case (PADDR[7:0])
                 <font color = "red">-3-</font>  
1957               AFE_TX_REG0_REG_OFFSET[7:0]:
1958                 if (PENABLE == 1'b1) begin
                     <font color = "red">-4-</font>  
1959                   AFE_TX_REG0_tx_ana_reg0[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1960                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1961               AFE_TX_REG1_REG_OFFSET[7:0]:
1962                 if (PENABLE == 1'b1) begin
                     <font color = "red">-5-</font>  
1963                   AFE_TX_REG1_tx_ana_reg1[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1964                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1965               AFE_TX_REG2_REG_OFFSET[7:0]:
1966                 if (PENABLE == 1'b1) begin
                     <font color = "red">-6-</font>  
1967                   AFE_TX_REG2_tx_ana_reg2[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1968                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1969               AFE_TX_REG3_REG_OFFSET[7:0]:
1970                 if (PENABLE == 1'b1) begin
                     <font color = "red">-7-</font>  
1971                   AFE_TX_REG3_tx_ana_reg3[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1972                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1973               AFE_TX_REG4_REG_OFFSET[7:0]:
1974                 if (PENABLE == 1'b1) begin
                     <font color = "red">-8-</font>  
1975                   AFE_TX_REG4_tx_ana_reg4[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1976                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1977               AFE_TX_REG5_REG_OFFSET[7:0]:
1978                 if (PENABLE == 1'b1) begin
                     <font color = "red">-9-</font>  
1979                   AFE_TX_REG5_tx_ana_reg5[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1980                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1981               AFE_TX_REG6_REG_OFFSET[7:0]:
1982                 if (PENABLE == 1'b1) begin
                     <font color = "red">-10-</font>  
1983                   AFE_TX_REG6_tx_ana_reg6[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1984                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1985               AFE_TX_REG7_REG_OFFSET[7:0]:
1986                 if (PENABLE == 1'b1) begin
                     <font color = "red">-11-</font>  
1987                   AFE_TX_REG7_tx_ana_reg7[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1988                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1989               AFE_TX_REG8_REG_OFFSET[7:0]:
1990                 if (PENABLE == 1'b1) begin
                     <font color = "red">-12-</font>  
1991                   AFE_TX_REG8_tx_ana_reg8[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1992                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1993               AFE_TX_REG9_REG_OFFSET[7:0]:
1994                 if (PENABLE == 1'b1) begin
                     <font color = "red">-13-</font>  
1995                   AFE_TX_REG9_tx_ana_reg9[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1996                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1997               AFE_TX_REG10_REG_OFFSET[7:0]:
1998                 if (PENABLE == 1'b1) begin
                     <font color = "red">-14-</font>  
1999                   AFE_TX_REG10_tx_ana_reg10[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
2000                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
2001               AFE_TX_REG11_REG_OFFSET[7:0]:
2002                 if (PENABLE == 1'b1) begin
                     <font color = "red">-15-</font>  
2003                   AFE_TX_REG11_tx_ana_reg11[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
2004                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
2005               AFE_TX_REG12_REG_OFFSET[7:0]:
2006                 if (PENABLE == 1'b1) begin
                     <font color = "red">-16-</font>  
2007                   AFE_TX_REG12_tx_ana_reg12[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
2008                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
2009               AFE_RX_REG0_REG_OFFSET[7:0]:
2010                 if (PENABLE == 1'b1) begin
                     <font color = "red">-17-</font>  
2011                   AFE_RX_REG0_rx_ana_reg0[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
2012                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
2013               AFE_RX_REG1_REG_OFFSET[7:0]:
2014                 if (PENABLE == 1'b1) begin
                     <font color = "red">-18-</font>  
2015                   AFE_RX_REG1_rx_ana_reg1[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
2016                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
2017               AFE_RX_REG2_REG_OFFSET[7:0]:
2018                 if (PENABLE == 1'b1) begin
                     <font color = "red">-19-</font>  
2019                   AFE_RX_REG2_rx_ana_reg2[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
2020                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
2021               AFE_RX_REG3_REG_OFFSET[7:0]:
2022                 if (PENABLE == 1'b1) begin
                     <font color = "red">-20-</font>  
2023                   AFE_RX_REG3_rx_ana_reg3[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
2024                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
2025               AFE_RX_REG4_REG_OFFSET[7:0]:
2026                 if (PENABLE == 1'b1) begin
                     <font color = "red">-21-</font>  
2027                   AFE_RX_REG4_rx_ana_reg4[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
2028                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
2029               AFE_RX_REG5_REG_OFFSET[7:0]:
2030                 if (PENABLE == 1'b1) begin
                     <font color = "red">-22-</font>  
2031                   AFE_RX_REG5_rx_ana_reg5[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
2032                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
2033               AFE_RX_REG6_REG_OFFSET[7:0]:
2034                 if (PENABLE == 1'b1) begin
                     <font color = "red">-23-</font>  
2035                   AFE_RX_REG6_rx_ana_reg6[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
2036                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
2037               AFE_UNUSED_REG0_REG_OFFSET[7:0]:
2038                 if (PENABLE == 1'b1) begin
                     <font color = "red">-24-</font>  
2039                   AFE_UNUSED_REG0_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
2040                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
2041               AFE_UNUSED_REG1_REG_OFFSET[7:0]:
2042                 if (PENABLE == 1'b1) begin
                     <font color = "red">-25-</font>  
2043                   AFE_UNUSED_REG1_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
2044                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
                     MISSING_DEFAULT
           <font color = "red">          ==></font>
2045               endcase
2046           end  
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>-20-</th><th nowrap width=80>-21-</th><th nowrap width=80>-22-</th><th nowrap width=80>-23-</th><th nowrap width=80>-24-</th><th nowrap width=80>-25-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG0_REG_OFFSET[7:0] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG0_REG_OFFSET[7:0] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG4_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG4_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG5_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG5_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG6_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG6_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG7_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG7_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG8_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG8_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG9_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG9_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG10_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG10_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG11_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG11_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG12_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_TX_REG12_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_RX_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_RX_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_RX_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_RX_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_RX_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_RX_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_RX_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_RX_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_RX_REG4_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_RX_REG4_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_RX_REG5_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_RX_REG5_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_RX_REG6_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_RX_REG6_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_UNUSED_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_UNUSED_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_UNUSED_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_UNUSED_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2052           if ((PSELx == 1'b1) && (PWRITE == 1'b0))
               <font color = "red">-1-</font>  
2053           begin
2054             case (PADDR[7:0])
                 <font color = "red">-2-</font>  
2055               AFE_TX_REG0_REG_OFFSET[7:0]: begin
2056                 PRDATA[7:0] = AFE_TX_REG0_tx_ana_reg0[7:0];
           <font color = "red">          ==></font>
2057               end
2058               AFE_TX_REG1_REG_OFFSET[7:0]: begin
2059                 PRDATA[7:0] = AFE_TX_REG1_tx_ana_reg1[7:0];
           <font color = "red">          ==></font>
2060               end
2061               AFE_TX_REG2_REG_OFFSET[7:0]: begin
2062                 PRDATA[7:0] = AFE_TX_REG2_tx_ana_reg2[7:0];
           <font color = "red">          ==></font>
2063               end
2064               AFE_TX_REG3_REG_OFFSET[7:0]: begin
2065                 PRDATA[7:0] = AFE_TX_REG3_tx_ana_reg3[7:0];
           <font color = "red">          ==></font>
2066               end
2067               AFE_TX_REG4_REG_OFFSET[7:0]: begin
2068                 PRDATA[7:0] = AFE_TX_REG4_tx_ana_reg4[7:0];
           <font color = "red">          ==></font>
2069               end
2070               AFE_TX_REG5_REG_OFFSET[7:0]: begin
2071                 PRDATA[7:0] = AFE_TX_REG5_tx_ana_reg5[7:0];
           <font color = "red">          ==></font>
2072               end
2073               AFE_TX_REG6_REG_OFFSET[7:0]: begin
2074                 PRDATA[7:0] = AFE_TX_REG6_tx_ana_reg6[7:0];
           <font color = "red">          ==></font>
2075               end
2076               AFE_TX_REG7_REG_OFFSET[7:0]: begin
2077                 PRDATA[7:0] = AFE_TX_REG7_tx_ana_reg7[7:0];
           <font color = "red">          ==></font>
2078               end
2079               AFE_TX_REG8_REG_OFFSET[7:0]: begin
2080                 PRDATA[7:0] = AFE_TX_REG8_tx_ana_reg8[7:0];
           <font color = "red">          ==></font>
2081               end
2082               AFE_TX_REG9_REG_OFFSET[7:0]: begin
2083                 PRDATA[7:0] = AFE_TX_REG9_tx_ana_reg9[7:0];
           <font color = "red">          ==></font>
2084               end
2085               AFE_TX_REG10_REG_OFFSET[7:0]: begin
2086                 PRDATA[7:0] = AFE_TX_REG10_tx_ana_reg10[7:0];
           <font color = "red">          ==></font>
2087               end
2088               AFE_TX_REG11_REG_OFFSET[7:0]: begin
2089                 PRDATA[7:0] = AFE_TX_REG11_tx_ana_reg11[7:0];
           <font color = "red">          ==></font>
2090               end
2091               AFE_TX_REG12_REG_OFFSET[7:0]: begin
2092                 PRDATA[7:0] = AFE_TX_REG12_tx_ana_reg12[7:0];
           <font color = "red">          ==></font>
2093               end
2094               AFE_RX_REG0_REG_OFFSET[7:0]: begin
2095                 PRDATA[7:0] = AFE_RX_REG0_rx_ana_reg0[7:0];
           <font color = "red">          ==></font>
2096               end
2097               AFE_RX_REG1_REG_OFFSET[7:0]: begin
2098                 PRDATA[7:0] = AFE_RX_REG1_rx_ana_reg1[7:0];
           <font color = "red">          ==></font>
2099               end
2100               AFE_RX_REG2_REG_OFFSET[7:0]: begin
2101                 PRDATA[7:0] = AFE_RX_REG2_rx_ana_reg2[7:0];
           <font color = "red">          ==></font>
2102               end
2103               AFE_RX_REG3_REG_OFFSET[7:0]: begin
2104                 PRDATA[7:0] = AFE_RX_REG3_rx_ana_reg3[7:0];
           <font color = "red">          ==></font>
2105               end
2106               AFE_RX_REG4_REG_OFFSET[7:0]: begin
2107                 PRDATA[7:0] = AFE_RX_REG4_rx_ana_reg4[7:0];
           <font color = "red">          ==></font>
2108               end
2109               AFE_RX_REG5_REG_OFFSET[7:0]: begin
2110                 PRDATA[7:0] = AFE_RX_REG5_rx_ana_reg5[7:0];
           <font color = "red">          ==></font>
2111               end
2112               AFE_RX_REG6_REG_OFFSET[7:0]: begin
2113                 PRDATA[7:0] = AFE_RX_REG6_rx_ana_reg6[7:0];
           <font color = "red">          ==></font>
2114               end
2115               AFE_TX_REG13_REG_OFFSET[7:0]: begin
2116                 PRDATA[7:0] = AFE_TX_REG13_tx_ana_reg13_IN[7:0];
           <font color = "red">          ==></font>
2117               end
2118               AFE_TX_REG14_REG_OFFSET[7:0]: begin
2119                 PRDATA[7:0] = AFE_TX_REG14_tx_ana_reg14_IN[7:0];
           <font color = "red">          ==></font>
2120               end
2121               AFE_RX_REG7_REG_OFFSET[7:0]: begin
2122                 PRDATA[7:0] = AFE_RX_REG7_rx_ana_reg7_IN[7:0];
           <font color = "red">          ==></font>
2123               end
2124               AFE_RX_REG8_REG_OFFSET[7:0]: begin
2125                 PRDATA[7:0] = AFE_RX_REG8_rx_ana_reg8_IN[7:0];
           <font color = "red">          ==></font>
2126               end
2127               AFE_UNUSED_REG0_REG_OFFSET[7:0]: begin
2128                 PRDATA[7:0] = AFE_UNUSED_REG0_unused[7:0];
           <font color = "red">          ==></font>
2129               end
2130               AFE_UNUSED_REG1_REG_OFFSET[7:0]: begin
2131                 PRDATA[7:0] = AFE_UNUSED_REG1_unused[7:0];
           <font color = "red">          ==></font>
2132               end
2133              default:
2134                 PRDATA = 8'h0;
           <font color = "red">          ==></font>
2135             endcase
2136           end  
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_TX_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_TX_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_TX_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_TX_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_TX_REG4_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_TX_REG5_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_TX_REG6_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_TX_REG7_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_TX_REG8_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_TX_REG9_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_TX_REG10_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_TX_REG11_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_TX_REG12_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_RX_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_RX_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_RX_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_RX_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_RX_REG4_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_RX_REG5_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_RX_REG6_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_TX_REG13_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_TX_REG14_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_RX_REG7_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_RX_REG8_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_UNUSED_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_UNUSED_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_38996">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ana_tx_rx_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
