component RAMB16_S36_S36
   generic (
      WRITE_MODE_A   : string := "WRITE_FIRST";
      WRITE_MODE_B   : string := "WRITE_FIRST"
   );
   port (
      DIA     : in std_logic_vector (31 downto 0);
      DIPA    : in std_logic_vector (3 downto 0);
      ADDRA   : in std_logic_vector (8 downto 0);
      ENA     : in std_logic;
      WEA     : in std_logic;
      SSRA    : in std_logic;
      CLKA    : in std_logic;
      DOA     : out std_logic_vector (31 downto 0);
      DOPA    : out std_logic_vector (3 downto 0);
      --
      DIB     : in std_logic_vector (31 downto 0);
      DIPB    : in std_logic_vector (3 downto 0);
      ADDRB   : in std_logic_vector (8 downto 0);
      ENB     : in std_logic;
      WEB     : in std_logic;
      SSRB    : in std_logic;
      CLKB    : in std_logic;
      DOB     : out std_logic_vector (31 downto 0);
      DOPB    : out std_logic_vector (3 downto 0)
   );
end component;

