// Seed: 83808243
module module_0 (
    output logic id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    output id_4,
    input id_5,
    output id_6,
    input id_7,
    input id_8,
    output id_9,
    input logic id_10,
    output id_11,
    input id_12,
    output id_13
);
  assign id_11[1] = id_3 == 1;
  type_18(
      1'b0, 1, id_1[1 : 1'b0]
  );
endmodule
