#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: David L
    tagline: IC Backend Engineer
    avatar: profile.png

    # Sidebar links
    email: davidleverett@mailbox.org
    phone: 
    timezone: France/Paris Timezone
    website: blog.webjeda.com #do not add http://
    linkedin: 
    github: dave-roo

    languages:
      title: Languages
      info:
        - idiom: English
          level: Native

        - idiom: French
          level: Intermediate (B1)

        - idiom: German
          level: Intermediate (B1)

    interests:
      title: Interests
      info:
        - item: Tinkering
          link:

career-profile:
    title: Career Profile
    summary: |
      I am an Australia living in France and working as an IC Backend Engineer. 
education:
    title: Education
    info:
      - degree: MSc in Electrical Engineer
        university: University of Paris-Saclay
        time: 2020 - 2021
        details: |
          A specialized program between Paris-Sud, Paris Telecom and Superlec Paris focused on Analog Mixed Signal and Digital Design.
            - AMS Design using Virtuoso
            - Soft IP design
            - Telecommunication and RF
            - Sensors and AI Hardware fundamentals
      - degree: BSc in Electrical Engineering
        university: RMIT University
        time: 2007 - 2011
        details: |
          An Electrical and Electronics program covering Mathematics, Physics and Electronics. In the senior years the program
          narrowed the focus, these subjects included Analog/Digital Circuit Design, PCB Design, Material Science to Telecommunications.
            - Distinction awarded in the Honours program
            - Final Year program graded HD (Photonic Adjustment Device designed and prototyped)
experiences:
    title: Experience
    info:
      - role: Backend IC Engineer
        time: 2021 - Present
        company: NanoXplore SAS, Paris France
        details: |
            - ASIC/FPGA Company
            - Rad hardened FPGAs for the Space and Defence Industry
            - Maintaining and building the flow infrustruture (RTL-to-GDS)
            - TCL scripting
            - Interacting with Frontend to resolve Synthesis issues
            - Interacting with AMS and Frontend to resolve Physical Implementation issues
            
projects:
    title: Projects
    intro: >
      You can list your side projects or open source libraries in this
      section. Lorem ipsum dolor sit amet, consectetur adipiscing elit.
      Vestibulum et ligula in nunc bibendum fringilla a eu lectus.
    assignments:
      - title: Lab Characterization of FPGAs 
        link: "#"
        tagline: "STA/Synthesis"

      - title: IC Backend Activities
        link: "#"
        tagline: "STA/Synthesis"



skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Python
        level: 98%

      - name: TCL
        level: 98%
       
      - name: DFT
        level: 98%
       
      - name: Innovus
        level: 98%
        
      - name: Genus
        level: 98%
        
      - name: Tempus
        level: 97%
        
footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
