<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\wakuto\Documents\Gowin\cpu_fpga\impl\gwsynthesis\shinrabansho_fpga.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\shinrabansho_fpga.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\wakuto\Documents\Gowin\cpu_fpga\src\shinrabansho_fpga.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jul 12 23:07:14 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9416</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4903</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>363</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>i_clk_27MHz </td>
</tr>
<tr>
<td>2</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>166.666</td>
<td>6.000
<td>0.000</td>
<td>83.333</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>250.000</td>
<td>4.000
<td>0.000</td>
<td>125.000</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>12.000(MHz)</td>
<td style="color: #FF0000;" class = "error">10.719(MHz)</td>
<td>45</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;" class = "error">59.670(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-733.463</td>
<td>126</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-150.079</td>
<td>197</td>
</tr>
<tr>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-55.580</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[5]</td>
<td>core/io_bus/vc/vram_sync/n41_s0/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>54.189</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-53.157</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[5]</td>
<td>core/io_bus/vc/vram_sync/n41_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>51.410</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-31.189</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>29.442</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-31.164</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>29.416</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-31.151</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>29.403</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-31.138</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>29.391</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-31.003</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>29.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-30.859</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>29.111</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-30.859</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>29.111</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-30.673</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>28.925</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-25.478</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[3]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>24.087</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-25.268</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[3]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>23.878</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-25.210</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[3]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>23.820</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-25.156</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[3]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>23.765</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-25.126</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[3]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>23.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-24.888</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[3]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>23.497</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-24.753</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[3]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>23.362</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-24.667</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[3]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>23.276</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-9.959</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[5]</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/AD[10]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>93.249</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-9.746</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[5]</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/AD[11]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>93.036</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-9.745</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[5]</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/AD[5]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>93.035</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-9.648</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[5]</td>
<td>core/m_irom_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/AD[4]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>92.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-9.634</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[5]</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/AD[6]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>92.924</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-9.510</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[5]</td>
<td>core/m_irom_mod/g_bank[1].ram_data_g_bank[1].ram_data_0_0_s/AD[8]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>92.799</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-9.431</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[5]</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/AD[8]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>92.720</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.414</td>
<td>u_tx/gen_intgen.u_delay/ram[0]_0_s2/Q</td>
<td>u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s/ADB[5]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0/Q</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>core/io_bus/spi/r_bit_counter_2_s0/Q</td>
<td>core/io_bus/spi/r_bit_counter_2_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>core/io_bus/uart_rx/r_rate_counter_6_s1/Q</td>
<td>core/io_bus/uart_rx/r_rate_counter_6_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>core/io_bus/uart_tx/r_bit_counter_3_s1/Q</td>
<td>core/io_bus/uart_tx/r_bit_counter_3_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>core/io_bus/uart_tx/r_rate_counter_2_s1/Q</td>
<td>core/io_bus/uart_tx/r_rate_counter_2_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>u_tx/gen_data.u_data/counter_reg_5_s1/Q</td>
<td>u_tx/gen_data.u_data/counter_reg_5_s1/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0/Q</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>u_tx/request_reg_s2/Q</td>
<td>u_tx/request_reg_s2/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0/Q</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/Q</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>u_tx/gen_audio.u_audio/framecount_3_s0/Q</td>
<td>u_tx/gen_audio.u_audio/framecount_3_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0/Q</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0/Q</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>core/io_bus/counter/r_counter_0_s0/Q</td>
<td>core/io_bus/counter/r_counter_0_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>core/io_bus/spi/r_sclk_counter_0_s0/Q</td>
<td>core/io_bus/spi/r_sclk_counter_0_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1/Q</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s0/Q</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>core/io_bus/uart_tx/r_rate_counter_4_s0/Q</td>
<td>core/io_bus/uart_tx/r_rate_counter_4_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>core/io_bus/spi/r_sclk_s1/Q</td>
<td>core/io_bus/spi/r_sclk_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1/Q</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>u_tx/gen_audio.u_audio/framecount_0_s1/Q</td>
<td>u_tx/gen_audio.u_audio/framecount_0_s1/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>core/io_bus/vc/r_line_counter_2_s0/Q</td>
<td>core/io_bus/vc/r_line_counter_2_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.711</td>
<td>u_tx/gen_data.u_data/counter_reg_0_s3/Q</td>
<td>u_tx/gen_data.u_data/counter_reg_0_s3/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>25</td>
<td>0.711</td>
<td>u_tx/gen_info.u_info/counter_reg_0_s0/Q</td>
<td>u_tx/gen_info.u_info/counter_reg_0_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>core/io_bus/vc/r_pixel_counter_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>core/io_bus/vc/r_pixel_counter_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>core/io_bus/vc/r_red_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/active_reg_31_s0</td>
</tr>
<tr>
<td>5</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/vsync_old_reg_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_audio.u_audio/framecount_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_audio.u_audio/datacounter_reg_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_audio.u_audio/marker_reg_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_audio.u_audio/marker_reg_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_audio.u_audio/marker_reg_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-55.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>473.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[5]</td>
</tr>
<tr>
<td>425.772</td>
<td>2.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>core/m_iram_mod/n2207_s0/I0</td>
</tr>
<tr>
<td>426.804</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2207_s0/F</td>
</tr>
<tr>
<td>427.299</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>core/w_instr_raw_45_s15/I1</td>
</tr>
<tr>
<td>428.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C36[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_45_s15/F</td>
</tr>
<tr>
<td>431.161</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>core/w_instr_raw_13_s16/I0</td>
</tr>
<tr>
<td>431.963</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_13_s16/F</td>
</tr>
<tr>
<td>432.382</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>core/w_instr_raw_13_s9/I2</td>
</tr>
<tr>
<td>433.204</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_13_s9/F</td>
</tr>
<tr>
<td>433.209</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>core/w_instr_raw_13_s6/I3</td>
</tr>
<tr>
<td>434.308</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_13_s6/F</td>
</tr>
<tr>
<td>437.144</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>core/m_regfile_ER_RS_s516/I2</td>
</tr>
<tr>
<td>437.966</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s516/F</td>
</tr>
<tr>
<td>437.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>core/m_regfile_ER_RS_s443/I0</td>
</tr>
<tr>
<td>438.115</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s443/O</td>
</tr>
<tr>
<td>438.614</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[3][A]</td>
<td>core/m_regfile_ER_RS_s483/I0</td>
</tr>
<tr>
<td>439.240</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s483/F</td>
</tr>
<tr>
<td>440.379</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>core/m_regfile_ER_init_s42/I0</td>
</tr>
<tr>
<td>441.201</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R12C4[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s42/F</td>
</tr>
<tr>
<td>443.694</td>
<td>2.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[0][A]</td>
<td>core/w_a_28_s1/I2</td>
</tr>
<tr>
<td>444.320</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R22C16[0][A]</td>
<td style=" background: #97FFFF;">core/w_a_28_s1/F</td>
</tr>
<tr>
<td>445.174</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][B]</td>
<td>core/w_a_13_s1/I3</td>
</tr>
<tr>
<td>446.273</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C14[3][B]</td>
<td style=" background: #97FFFF;">core/w_a_13_s1/F</td>
</tr>
<tr>
<td>447.417</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>core/w_a_13_s2/I3</td>
</tr>
<tr>
<td>448.239</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">core/w_a_13_s2/F</td>
</tr>
<tr>
<td>449.704</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][B]</td>
<td>core/alu/n45_s6/I1</td>
</tr>
<tr>
<td>450.736</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C5[1][B]</td>
<td style=" background: #97FFFF;">core/alu/n45_s6/F</td>
</tr>
<tr>
<td>451.551</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>core/alu/n45_s3/I1</td>
</tr>
<tr>
<td>452.583</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">core/alu/n45_s3/F</td>
</tr>
<tr>
<td>453.398</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>core/alu/w_out_0_s7/I0</td>
</tr>
<tr>
<td>454.220</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_0_s7/F</td>
</tr>
<tr>
<td>456.336</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][B]</td>
<td>core/alu/w_out_8_s11/I0</td>
</tr>
<tr>
<td>457.397</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C5[0][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_8_s11/F</td>
</tr>
<tr>
<td>457.816</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td>core/alu/w_out_8_s7/I2</td>
</tr>
<tr>
<td>458.441</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_8_s7/F</td>
</tr>
<tr>
<td>458.860</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[0][B]</td>
<td>core/alu/w_out_8_s4/I2</td>
</tr>
<tr>
<td>459.682</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C6[0][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_8_s4/F</td>
</tr>
<tr>
<td>463.264</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td>core/alu/w_out_8_s3/I2</td>
</tr>
<tr>
<td>464.296</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R3C11[1][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_8_s3/F</td>
</tr>
<tr>
<td>468.363</td>
<td>4.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s10/I1</td>
</tr>
<tr>
<td>469.462</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s10/F</td>
</tr>
<tr>
<td>469.467</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][B]</td>
<td>core/io_bus/vc/vram_sync/n41_s6/I3</td>
</tr>
<tr>
<td>470.289</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s6/F</td>
</tr>
<tr>
<td>470.295</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s3/I3</td>
</tr>
<tr>
<td>471.321</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C30[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s3/F</td>
</tr>
<tr>
<td>471.740</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[3][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s2/I2</td>
</tr>
<tr>
<td>472.801</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C29[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s2/F</td>
</tr>
<tr>
<td>473.587</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/n41_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[2][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.254, 37.376%; route: 30.475, 56.239%; tC2Q: 3.460, 6.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-53.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>470.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[5]</td>
</tr>
<tr>
<td>425.772</td>
<td>2.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>core/m_iram_mod/n2207_s0/I0</td>
</tr>
<tr>
<td>426.804</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2207_s0/F</td>
</tr>
<tr>
<td>427.299</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>core/w_instr_raw_45_s15/I1</td>
</tr>
<tr>
<td>428.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C36[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_45_s15/F</td>
</tr>
<tr>
<td>431.161</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>core/w_instr_raw_13_s16/I0</td>
</tr>
<tr>
<td>431.963</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_13_s16/F</td>
</tr>
<tr>
<td>432.382</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>core/w_instr_raw_13_s9/I2</td>
</tr>
<tr>
<td>433.204</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_13_s9/F</td>
</tr>
<tr>
<td>433.209</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>core/w_instr_raw_13_s6/I3</td>
</tr>
<tr>
<td>434.308</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_13_s6/F</td>
</tr>
<tr>
<td>437.144</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][B]</td>
<td>core/m_regfile_ER_RS_s517/I2</td>
</tr>
<tr>
<td>437.966</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s517/F</td>
</tr>
<tr>
<td>437.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>core/m_regfile_ER_RS_s443/I1</td>
</tr>
<tr>
<td>438.115</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s443/O</td>
</tr>
<tr>
<td>438.614</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[3][A]</td>
<td>core/m_regfile_ER_RS_s483/I0</td>
</tr>
<tr>
<td>439.240</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s483/F</td>
</tr>
<tr>
<td>440.379</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>core/m_regfile_ER_init_s42/I0</td>
</tr>
<tr>
<td>441.201</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R12C4[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s42/F</td>
</tr>
<tr>
<td>443.694</td>
<td>2.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[0][A]</td>
<td>core/w_a_28_s1/I2</td>
</tr>
<tr>
<td>444.320</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R22C16[0][A]</td>
<td style=" background: #97FFFF;">core/w_a_28_s1/F</td>
</tr>
<tr>
<td>445.174</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][B]</td>
<td>core/w_a_13_s1/I3</td>
</tr>
<tr>
<td>446.273</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C14[3][B]</td>
<td style=" background: #97FFFF;">core/w_a_13_s1/F</td>
</tr>
<tr>
<td>447.417</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>core/w_a_13_s2/I3</td>
</tr>
<tr>
<td>448.239</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">core/w_a_13_s2/F</td>
</tr>
<tr>
<td>450.211</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[0][A]</td>
<td>core/alu/n49_s6/I1</td>
</tr>
<tr>
<td>450.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C4[0][A]</td>
<td style=" background: #97FFFF;">core/alu/n49_s6/F</td>
</tr>
<tr>
<td>452.131</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td>core/alu/n51_s3/I0</td>
</tr>
<tr>
<td>453.230</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">core/alu/n51_s3/F</td>
</tr>
<tr>
<td>454.380</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>core/alu/w_out_17_s8/I0</td>
</tr>
<tr>
<td>455.006</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_17_s8/F</td>
</tr>
<tr>
<td>456.636</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][B]</td>
<td>core/alu/w_out_25_s3/I0</td>
</tr>
<tr>
<td>457.662</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[2][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_25_s3/F</td>
</tr>
<tr>
<td>458.080</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/alu/w_out_25_s1/I0</td>
</tr>
<tr>
<td>459.112</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_25_s1/F</td>
</tr>
<tr>
<td>460.407</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td>core/io_bus/if_vdata_in.valid_0_s6/I0</td>
</tr>
<tr>
<td>461.439</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C16[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/if_vdata_in.valid_0_s6/F</td>
</tr>
<tr>
<td>463.899</td>
<td>2.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>core/io_bus/if_vdata_in.valid_0_s3/I0</td>
</tr>
<tr>
<td>464.931</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/if_vdata_in.valid_0_s3/F</td>
</tr>
<tr>
<td>466.396</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>core/io_bus/if_vdata_in.valid_0_s11/I1</td>
</tr>
<tr>
<td>467.021</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/if_vdata_in.valid_0_s11/F</td>
</tr>
<tr>
<td>467.447</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>core/io_bus/if_vdata_in.valid_0_s12/I3</td>
</tr>
<tr>
<td>468.073</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/if_vdata_in.valid_0_s12/F</td>
</tr>
<tr>
<td>470.807</td>
<td>2.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/n41_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[2][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.544, 34.126%; route: 30.406, 59.144%; tC2Q: 3.460, 6.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>448.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.443</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>core/m_iram_mod/n2210_s0/I0</td>
</tr>
<tr>
<td>426.069</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2210_s0/F</td>
</tr>
<tr>
<td>428.038</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>core/w_instr_raw_42_s12/I1</td>
</tr>
<tr>
<td>429.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C20[1][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_42_s12/F</td>
</tr>
<tr>
<td>432.472</td>
<td>3.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>core/w_instr_raw_10_s9/I0</td>
</tr>
<tr>
<td>433.294</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s9/F</td>
</tr>
<tr>
<td>433.299</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>core/w_instr_raw_10_s5/I2</td>
</tr>
<tr>
<td>434.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s5/F</td>
</tr>
<tr>
<td>434.404</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>core/w_instr_raw_10_s4/I0</td>
</tr>
<tr>
<td>435.030</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C17[2][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s4/F</td>
</tr>
<tr>
<td>438.699</td>
<td>3.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14/AD[0]</td>
</tr>
<tr>
<td>438.980</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C6</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14/DO</td>
</tr>
<tr>
<td>439.767</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I1</td>
</tr>
<tr>
<td>440.828</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>441.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td>core/m_regfile_ER_RS_s509/I2</td>
</tr>
<tr>
<td>442.069</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s509/F</td>
</tr>
<tr>
<td>442.559</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>443.381</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>448.839</td>
<td>5.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_2_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.191, 24.424%; route: 18.791, 63.824%; tC2Q: 3.460, 11.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>448.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.443</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>core/m_iram_mod/n2210_s0/I0</td>
</tr>
<tr>
<td>426.069</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2210_s0/F</td>
</tr>
<tr>
<td>428.038</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>core/w_instr_raw_42_s12/I1</td>
</tr>
<tr>
<td>429.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C20[1][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_42_s12/F</td>
</tr>
<tr>
<td>432.472</td>
<td>3.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>core/w_instr_raw_10_s9/I0</td>
</tr>
<tr>
<td>433.294</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s9/F</td>
</tr>
<tr>
<td>433.299</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>core/w_instr_raw_10_s5/I2</td>
</tr>
<tr>
<td>434.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s5/F</td>
</tr>
<tr>
<td>434.404</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>core/w_instr_raw_10_s4/I0</td>
</tr>
<tr>
<td>435.030</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C17[2][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s4/F</td>
</tr>
<tr>
<td>438.699</td>
<td>3.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14/AD[0]</td>
</tr>
<tr>
<td>438.980</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C6</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14/DO</td>
</tr>
<tr>
<td>439.767</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I1</td>
</tr>
<tr>
<td>440.828</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>441.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td>core/m_regfile_ER_RS_s509/I2</td>
</tr>
<tr>
<td>442.069</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s509/F</td>
</tr>
<tr>
<td>442.559</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>443.381</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>448.814</td>
<td>5.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.191, 24.445%; route: 18.765, 63.793%; tC2Q: 3.460, 11.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>448.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.443</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>core/m_iram_mod/n2210_s0/I0</td>
</tr>
<tr>
<td>426.069</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2210_s0/F</td>
</tr>
<tr>
<td>428.038</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>core/w_instr_raw_42_s12/I1</td>
</tr>
<tr>
<td>429.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C20[1][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_42_s12/F</td>
</tr>
<tr>
<td>432.472</td>
<td>3.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>core/w_instr_raw_10_s9/I0</td>
</tr>
<tr>
<td>433.294</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s9/F</td>
</tr>
<tr>
<td>433.299</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>core/w_instr_raw_10_s5/I2</td>
</tr>
<tr>
<td>434.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s5/F</td>
</tr>
<tr>
<td>434.404</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>core/w_instr_raw_10_s4/I0</td>
</tr>
<tr>
<td>435.030</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C17[2][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s4/F</td>
</tr>
<tr>
<td>438.699</td>
<td>3.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14/AD[0]</td>
</tr>
<tr>
<td>438.980</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C6</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14/DO</td>
</tr>
<tr>
<td>439.767</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I1</td>
</tr>
<tr>
<td>440.828</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>441.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td>core/m_regfile_ER_RS_s509/I2</td>
</tr>
<tr>
<td>442.069</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s509/F</td>
</tr>
<tr>
<td>442.559</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>443.381</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>448.801</td>
<td>5.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_4_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.191, 24.456%; route: 18.752, 63.776%; tC2Q: 3.460, 11.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>448.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.443</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>core/m_iram_mod/n2210_s0/I0</td>
</tr>
<tr>
<td>426.069</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2210_s0/F</td>
</tr>
<tr>
<td>428.038</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>core/w_instr_raw_42_s12/I1</td>
</tr>
<tr>
<td>429.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C20[1][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_42_s12/F</td>
</tr>
<tr>
<td>432.472</td>
<td>3.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>core/w_instr_raw_10_s9/I0</td>
</tr>
<tr>
<td>433.294</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s9/F</td>
</tr>
<tr>
<td>433.299</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>core/w_instr_raw_10_s5/I2</td>
</tr>
<tr>
<td>434.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s5/F</td>
</tr>
<tr>
<td>434.404</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>core/w_instr_raw_10_s4/I0</td>
</tr>
<tr>
<td>435.030</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C17[2][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s4/F</td>
</tr>
<tr>
<td>438.699</td>
<td>3.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14/AD[0]</td>
</tr>
<tr>
<td>438.980</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C6</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14/DO</td>
</tr>
<tr>
<td>439.767</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I1</td>
</tr>
<tr>
<td>440.828</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>441.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td>core/m_regfile_ER_RS_s509/I2</td>
</tr>
<tr>
<td>442.069</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s509/F</td>
</tr>
<tr>
<td>442.559</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>443.381</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>448.788</td>
<td>5.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_3_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.191, 24.466%; route: 18.740, 63.761%; tC2Q: 3.460, 11.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>448.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.443</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>core/m_iram_mod/n2210_s0/I0</td>
</tr>
<tr>
<td>426.069</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2210_s0/F</td>
</tr>
<tr>
<td>428.038</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>core/w_instr_raw_42_s12/I1</td>
</tr>
<tr>
<td>429.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C20[1][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_42_s12/F</td>
</tr>
<tr>
<td>432.472</td>
<td>3.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>core/w_instr_raw_10_s9/I0</td>
</tr>
<tr>
<td>433.294</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s9/F</td>
</tr>
<tr>
<td>433.299</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>core/w_instr_raw_10_s5/I2</td>
</tr>
<tr>
<td>434.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s5/F</td>
</tr>
<tr>
<td>434.404</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>core/w_instr_raw_10_s4/I0</td>
</tr>
<tr>
<td>435.030</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C17[2][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s4/F</td>
</tr>
<tr>
<td>438.699</td>
<td>3.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14/AD[0]</td>
</tr>
<tr>
<td>438.980</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C6</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14/DO</td>
</tr>
<tr>
<td>439.767</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I1</td>
</tr>
<tr>
<td>440.828</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>441.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td>core/m_regfile_ER_RS_s509/I2</td>
</tr>
<tr>
<td>442.069</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s509/F</td>
</tr>
<tr>
<td>442.559</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>443.381</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>448.653</td>
<td>5.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_5_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.191, 24.579%; route: 18.605, 63.594%; tC2Q: 3.460, 11.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>448.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.443</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>core/m_iram_mod/n2210_s0/I0</td>
</tr>
<tr>
<td>426.069</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2210_s0/F</td>
</tr>
<tr>
<td>428.038</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>core/w_instr_raw_42_s12/I1</td>
</tr>
<tr>
<td>429.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C20[1][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_42_s12/F</td>
</tr>
<tr>
<td>432.472</td>
<td>3.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>core/w_instr_raw_10_s9/I0</td>
</tr>
<tr>
<td>433.294</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s9/F</td>
</tr>
<tr>
<td>433.299</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>core/w_instr_raw_10_s5/I2</td>
</tr>
<tr>
<td>434.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s5/F</td>
</tr>
<tr>
<td>434.404</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>core/w_instr_raw_10_s4/I0</td>
</tr>
<tr>
<td>435.030</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C17[2][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s4/F</td>
</tr>
<tr>
<td>438.699</td>
<td>3.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14/AD[0]</td>
</tr>
<tr>
<td>438.980</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C6</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14/DO</td>
</tr>
<tr>
<td>439.767</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I1</td>
</tr>
<tr>
<td>440.828</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>441.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td>core/m_regfile_ER_RS_s509/I2</td>
</tr>
<tr>
<td>442.069</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s509/F</td>
</tr>
<tr>
<td>442.559</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>443.381</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>448.509</td>
<td>5.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_7_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.191, 24.701%; route: 18.460, 63.413%; tC2Q: 3.460, 11.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>448.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.443</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>core/m_iram_mod/n2210_s0/I0</td>
</tr>
<tr>
<td>426.069</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2210_s0/F</td>
</tr>
<tr>
<td>428.038</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>core/w_instr_raw_42_s12/I1</td>
</tr>
<tr>
<td>429.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C20[1][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_42_s12/F</td>
</tr>
<tr>
<td>432.472</td>
<td>3.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>core/w_instr_raw_10_s9/I0</td>
</tr>
<tr>
<td>433.294</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s9/F</td>
</tr>
<tr>
<td>433.299</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>core/w_instr_raw_10_s5/I2</td>
</tr>
<tr>
<td>434.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s5/F</td>
</tr>
<tr>
<td>434.404</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>core/w_instr_raw_10_s4/I0</td>
</tr>
<tr>
<td>435.030</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C17[2][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s4/F</td>
</tr>
<tr>
<td>438.699</td>
<td>3.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14/AD[0]</td>
</tr>
<tr>
<td>438.980</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C6</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14/DO</td>
</tr>
<tr>
<td>439.767</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I1</td>
</tr>
<tr>
<td>440.828</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>441.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td>core/m_regfile_ER_RS_s509/I2</td>
</tr>
<tr>
<td>442.069</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s509/F</td>
</tr>
<tr>
<td>442.559</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>443.381</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>448.509</td>
<td>5.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_6_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.191, 24.701%; route: 18.460, 63.413%; tC2Q: 3.460, 11.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>448.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.443</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>core/m_iram_mod/n2210_s0/I0</td>
</tr>
<tr>
<td>426.069</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2210_s0/F</td>
</tr>
<tr>
<td>428.038</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>core/w_instr_raw_42_s12/I1</td>
</tr>
<tr>
<td>429.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C20[1][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_42_s12/F</td>
</tr>
<tr>
<td>432.472</td>
<td>3.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>core/w_instr_raw_10_s9/I0</td>
</tr>
<tr>
<td>433.294</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s9/F</td>
</tr>
<tr>
<td>433.299</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>core/w_instr_raw_10_s5/I2</td>
</tr>
<tr>
<td>434.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s5/F</td>
</tr>
<tr>
<td>434.404</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>core/w_instr_raw_10_s4/I0</td>
</tr>
<tr>
<td>435.030</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R18C17[2][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_10_s4/F</td>
</tr>
<tr>
<td>438.699</td>
<td>3.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14/AD[0]</td>
</tr>
<tr>
<td>438.980</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C6</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14/DO</td>
</tr>
<tr>
<td>439.767</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I1</td>
</tr>
<tr>
<td>440.828</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>441.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td>core/m_regfile_ER_RS_s509/I2</td>
</tr>
<tr>
<td>442.069</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s509/F</td>
</tr>
<tr>
<td>442.559</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>443.381</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>448.323</td>
<td>4.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.191, 24.860%; route: 18.274, 63.178%; tC2Q: 3.460, 11.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>443.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[3]</td>
</tr>
<tr>
<td>425.778</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][A]</td>
<td>core/m_iram_mod/n2209_s0/I0</td>
</tr>
<tr>
<td>426.404</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C35[3][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2209_s0/F</td>
</tr>
<tr>
<td>427.884</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>core/w_instr_raw_19_s5/I1</td>
</tr>
<tr>
<td>428.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C35[2][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_19_s5/F</td>
</tr>
<tr>
<td>432.896</td>
<td>3.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>core/w_instr_raw_11_s7/I0</td>
</tr>
<tr>
<td>433.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s7/F</td>
</tr>
<tr>
<td>434.000</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>core/w_instr_raw_11_s5/I0</td>
</tr>
<tr>
<td>434.625</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s5/F</td>
</tr>
<tr>
<td>435.044</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>core/w_instr_raw_11_s4/I0</td>
</tr>
<tr>
<td>435.670</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>111</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s4/F</td>
</tr>
<tr>
<td>438.569</td>
<td>2.899</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C15</td>
<td>core/m_regfile_m_regfile_0_0_s2/AD[3]</td>
</tr>
<tr>
<td>438.850</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_0_0_s2/DO[1]</td>
</tr>
<tr>
<td>439.637</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>core/m_regfile_DOL_1_G[0]_s6/I0</td>
</tr>
<tr>
<td>440.663</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_1_G[0]_s6/F</td>
</tr>
<tr>
<td>443.484</td>
<td>2.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_1_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.382, 22.344%; route: 15.245, 63.292%; tC2Q: 3.460, 14.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>443.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[3]</td>
</tr>
<tr>
<td>425.778</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][A]</td>
<td>core/m_iram_mod/n2209_s0/I0</td>
</tr>
<tr>
<td>426.404</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C35[3][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2209_s0/F</td>
</tr>
<tr>
<td>427.884</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>core/w_instr_raw_19_s5/I1</td>
</tr>
<tr>
<td>428.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C35[2][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_19_s5/F</td>
</tr>
<tr>
<td>432.896</td>
<td>3.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>core/w_instr_raw_11_s7/I0</td>
</tr>
<tr>
<td>433.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s7/F</td>
</tr>
<tr>
<td>434.000</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>core/w_instr_raw_11_s5/I0</td>
</tr>
<tr>
<td>434.625</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s5/F</td>
</tr>
<tr>
<td>435.044</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>core/w_instr_raw_11_s4/I0</td>
</tr>
<tr>
<td>435.670</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>111</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s4/F</td>
</tr>
<tr>
<td>438.536</td>
<td>2.866</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C13</td>
<td>core/m_regfile_m_regfile_1_0_s2/AD[3]</td>
</tr>
<tr>
<td>438.817</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_1_0_s2/DO[2]</td>
</tr>
<tr>
<td>439.604</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>core/m_regfile_DOL_2_G[0]_s6/I1</td>
</tr>
<tr>
<td>440.406</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_2_G[0]_s6/F</td>
</tr>
<tr>
<td>443.275</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_2_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.158, 21.601%; route: 15.260, 63.908%; tC2Q: 3.460, 14.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>443.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[3]</td>
</tr>
<tr>
<td>425.778</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][A]</td>
<td>core/m_iram_mod/n2209_s0/I0</td>
</tr>
<tr>
<td>426.404</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C35[3][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2209_s0/F</td>
</tr>
<tr>
<td>427.884</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>core/w_instr_raw_19_s5/I1</td>
</tr>
<tr>
<td>428.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C35[2][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_19_s5/F</td>
</tr>
<tr>
<td>432.896</td>
<td>3.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>core/w_instr_raw_11_s7/I0</td>
</tr>
<tr>
<td>433.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s7/F</td>
</tr>
<tr>
<td>434.000</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>core/w_instr_raw_11_s5/I0</td>
</tr>
<tr>
<td>434.625</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s5/F</td>
</tr>
<tr>
<td>435.044</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>core/w_instr_raw_11_s4/I0</td>
</tr>
<tr>
<td>435.670</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>111</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s4/F</td>
</tr>
<tr>
<td>438.663</td>
<td>2.993</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C14</td>
<td>core/m_regfile_m_regfile_1_1_s2/AD[3]</td>
</tr>
<tr>
<td>438.944</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C14</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_1_1_s2/DO[1]</td>
</tr>
<tr>
<td>439.363</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>core/m_regfile_DOL_5_G[0]_s6/I1</td>
</tr>
<tr>
<td>440.424</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_5_G[0]_s6/F</td>
</tr>
<tr>
<td>443.217</td>
<td>2.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_5_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.417, 22.741%; route: 14.943, 62.733%; tC2Q: 3.460, 14.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>443.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[3]</td>
</tr>
<tr>
<td>425.778</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][A]</td>
<td>core/m_iram_mod/n2209_s0/I0</td>
</tr>
<tr>
<td>426.404</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C35[3][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2209_s0/F</td>
</tr>
<tr>
<td>427.884</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>core/w_instr_raw_19_s5/I1</td>
</tr>
<tr>
<td>428.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C35[2][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_19_s5/F</td>
</tr>
<tr>
<td>432.896</td>
<td>3.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>core/w_instr_raw_11_s7/I0</td>
</tr>
<tr>
<td>433.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s7/F</td>
</tr>
<tr>
<td>434.000</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>core/w_instr_raw_11_s5/I0</td>
</tr>
<tr>
<td>434.625</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s5/F</td>
</tr>
<tr>
<td>435.044</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>core/w_instr_raw_11_s4/I0</td>
</tr>
<tr>
<td>435.670</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>111</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s4/F</td>
</tr>
<tr>
<td>438.663</td>
<td>2.993</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C14</td>
<td>core/m_regfile_m_regfile_1_1_s2/AD[3]</td>
</tr>
<tr>
<td>438.944</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C14</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_1_1_s2/DO[3]</td>
</tr>
<tr>
<td>439.363</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>core/m_regfile_DOL_7_G[0]_s6/I1</td>
</tr>
<tr>
<td>440.389</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_7_G[0]_s6/F</td>
</tr>
<tr>
<td>443.162</td>
<td>2.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_7_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.382, 22.646%; route: 14.923, 62.794%; tC2Q: 3.460, 14.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>443.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[3]</td>
</tr>
<tr>
<td>425.778</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][A]</td>
<td>core/m_iram_mod/n2209_s0/I0</td>
</tr>
<tr>
<td>426.404</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C35[3][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2209_s0/F</td>
</tr>
<tr>
<td>427.884</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>core/w_instr_raw_19_s5/I1</td>
</tr>
<tr>
<td>428.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C35[2][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_19_s5/F</td>
</tr>
<tr>
<td>432.896</td>
<td>3.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>core/w_instr_raw_11_s7/I0</td>
</tr>
<tr>
<td>433.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s7/F</td>
</tr>
<tr>
<td>434.000</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>core/w_instr_raw_11_s5/I0</td>
</tr>
<tr>
<td>434.625</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s5/F</td>
</tr>
<tr>
<td>435.044</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>core/w_instr_raw_11_s4/I0</td>
</tr>
<tr>
<td>435.670</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>111</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s4/F</td>
</tr>
<tr>
<td>438.569</td>
<td>2.899</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C15</td>
<td>core/m_regfile_m_regfile_0_0_s2/AD[3]</td>
</tr>
<tr>
<td>438.850</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_0_0_s2/DO[3]</td>
</tr>
<tr>
<td>439.637</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>core/m_regfile_DOL_3_G[0]_s6/I0</td>
</tr>
<tr>
<td>440.262</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_3_G[0]_s6/F</td>
</tr>
<tr>
<td>443.133</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_3_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.981, 20.985%; route: 15.294, 64.437%; tC2Q: 3.460, 14.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>442.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[3]</td>
</tr>
<tr>
<td>425.778</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][A]</td>
<td>core/m_iram_mod/n2209_s0/I0</td>
</tr>
<tr>
<td>426.404</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C35[3][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2209_s0/F</td>
</tr>
<tr>
<td>427.884</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>core/w_instr_raw_19_s5/I1</td>
</tr>
<tr>
<td>428.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C35[2][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_19_s5/F</td>
</tr>
<tr>
<td>432.896</td>
<td>3.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>core/w_instr_raw_11_s7/I0</td>
</tr>
<tr>
<td>433.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s7/F</td>
</tr>
<tr>
<td>434.000</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>core/w_instr_raw_11_s5/I0</td>
</tr>
<tr>
<td>434.625</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s5/F</td>
</tr>
<tr>
<td>435.044</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>core/w_instr_raw_11_s4/I0</td>
</tr>
<tr>
<td>435.670</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>111</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s4/F</td>
</tr>
<tr>
<td>438.197</td>
<td>2.526</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C16</td>
<td>core/m_regfile_m_regfile_0_1_s2/AD[3]</td>
</tr>
<tr>
<td>438.477</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C16</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_0_1_s2/DO[0]</td>
</tr>
<tr>
<td>439.264</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>core/m_regfile_DOL_4_G[0]_s6/I0</td>
</tr>
<tr>
<td>440.066</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_4_G[0]_s6/F</td>
</tr>
<tr>
<td>442.894</td>
<td>2.828</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_4_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.158, 21.951%; route: 14.879, 63.323%; tC2Q: 3.460, 14.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>442.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[3]</td>
</tr>
<tr>
<td>425.778</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][A]</td>
<td>core/m_iram_mod/n2209_s0/I0</td>
</tr>
<tr>
<td>426.404</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C35[3][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2209_s0/F</td>
</tr>
<tr>
<td>427.884</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>core/w_instr_raw_19_s5/I1</td>
</tr>
<tr>
<td>428.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C35[2][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_19_s5/F</td>
</tr>
<tr>
<td>432.896</td>
<td>3.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>core/w_instr_raw_11_s7/I0</td>
</tr>
<tr>
<td>433.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s7/F</td>
</tr>
<tr>
<td>434.000</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>core/w_instr_raw_11_s5/I0</td>
</tr>
<tr>
<td>434.625</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s5/F</td>
</tr>
<tr>
<td>435.044</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>core/w_instr_raw_11_s4/I0</td>
</tr>
<tr>
<td>435.670</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>111</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s4/F</td>
</tr>
<tr>
<td>438.197</td>
<td>2.526</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C16</td>
<td>core/m_regfile_m_regfile_0_1_s2/AD[3]</td>
</tr>
<tr>
<td>438.456</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_0_1_s2/DO[2]</td>
</tr>
<tr>
<td>439.277</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>core/m_regfile_DOL_6_G[0]_s6/I0</td>
</tr>
<tr>
<td>440.303</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_6_G[0]_s6/F</td>
</tr>
<tr>
<td>442.760</td>
<td>2.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_6_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.360, 22.944%; route: 14.542, 62.246%; tC2Q: 3.460, 14.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>442.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[10]</td>
<td>core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/DO[3]</td>
</tr>
<tr>
<td>425.778</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][A]</td>
<td>core/m_iram_mod/n2209_s0/I0</td>
</tr>
<tr>
<td>426.404</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C35[3][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2209_s0/F</td>
</tr>
<tr>
<td>427.884</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>core/w_instr_raw_19_s5/I1</td>
</tr>
<tr>
<td>428.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C35[2][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_19_s5/F</td>
</tr>
<tr>
<td>432.896</td>
<td>3.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>core/w_instr_raw_11_s7/I0</td>
</tr>
<tr>
<td>433.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s7/F</td>
</tr>
<tr>
<td>434.000</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>core/w_instr_raw_11_s5/I0</td>
</tr>
<tr>
<td>434.625</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s5/F</td>
</tr>
<tr>
<td>435.044</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>core/w_instr_raw_11_s4/I0</td>
</tr>
<tr>
<td>435.670</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>111</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_11_s4/F</td>
</tr>
<tr>
<td>438.536</td>
<td>2.866</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C13</td>
<td>core/m_regfile_m_regfile_1_0_s2/AD[3]</td>
</tr>
<tr>
<td>438.817</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_1_0_s2/DO[0]</td>
</tr>
<tr>
<td>439.236</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[3][A]</td>
<td>core/m_regfile_DOL_0_G[0]_s6/I1</td>
</tr>
<tr>
<td>440.297</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R6C13[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_0_G[0]_s6/F</td>
</tr>
<tr>
<td>442.673</td>
<td>2.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_0_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.417, 23.272%; route: 14.399, 61.862%; tC2Q: 3.460, 14.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.191</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[5]</td>
</tr>
<tr>
<td>9.112</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>core/m_iram_mod/n2883_s0/I0</td>
</tr>
<tr>
<td>9.934</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2883_s0/F</td>
</tr>
<tr>
<td>11.398</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>core/w_instr_raw_45_s8/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_45_s8/F</td>
</tr>
<tr>
<td>14.307</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>core/w_instr_raw_21_s7/I0</td>
</tr>
<tr>
<td>15.333</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s7/F</td>
</tr>
<tr>
<td>15.752</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td>core/w_instr_raw_21_s4/I0</td>
</tr>
<tr>
<td>16.784</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s4/F</td>
</tr>
<tr>
<td>18.238</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>core/w_instr_raw_21_s1/I3</td>
</tr>
<tr>
<td>19.337</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s1/F</td>
</tr>
<tr>
<td>22.132</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>22.413</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C9</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0/DO</td>
</tr>
<tr>
<td>22.832</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td>core/m_regfile_ER_RS_s423/I1</td>
</tr>
<tr>
<td>23.864</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s423/F</td>
</tr>
<tr>
<td>24.354</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>core/m_regfile_ER_RS_s505/I0</td>
</tr>
<tr>
<td>25.380</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s505/F</td>
</tr>
<tr>
<td>25.799</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>core/m_regfile_ER_init_s40/I0</td>
</tr>
<tr>
<td>26.831</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s40/F</td>
</tr>
<tr>
<td>29.340</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>core/w_b_0_s1/I1</td>
</tr>
<tr>
<td>30.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">core/w_b_0_s1/F</td>
</tr>
<tr>
<td>30.450</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][B]</td>
<td>core/w_b_0_s2/I3</td>
</tr>
<tr>
<td>31.076</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R24C4[1][B]</td>
<td style=" background: #97FFFF;">core/w_b_0_s2/F</td>
</tr>
<tr>
<td>33.097</td>
<td>2.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[1][B]</td>
<td>core/alu/n30_s3/I0</td>
</tr>
<tr>
<td>33.919</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C9[1][B]</td>
<td style=" background: #97FFFF;">core/alu/n30_s3/F</td>
</tr>
<tr>
<td>35.737</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>core/alu/w_out_21_s21/I2</td>
</tr>
<tr>
<td>36.836</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s21/F</td>
</tr>
<tr>
<td>36.842</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>core/alu/w_out_21_s17/I0</td>
</tr>
<tr>
<td>37.903</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s17/F</td>
</tr>
<tr>
<td>38.321</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td>core/alu/w_out_21_s16/I2</td>
</tr>
<tr>
<td>39.420</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C10[3][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s16/F</td>
</tr>
<tr>
<td>39.431</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td>core/alu/w_out_21_s14/I3</td>
</tr>
<tr>
<td>40.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s14/F</td>
</tr>
<tr>
<td>40.259</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/alu/w_out_21_s8/I3</td>
</tr>
<tr>
<td>41.061</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s8/F</td>
</tr>
<tr>
<td>41.480</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[3][B]</td>
<td>core/alu/w_out_21_s2/I3</td>
</tr>
<tr>
<td>42.512</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C11[3][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s2/F</td>
</tr>
<tr>
<td>44.455</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>core/io_bus/spi/n362_s13/I1</td>
</tr>
<tr>
<td>45.277</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s13/F</td>
</tr>
<tr>
<td>47.407</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>core/io_bus/spi/n362_s7/I0</td>
</tr>
<tr>
<td>48.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s7/F</td>
</tr>
<tr>
<td>49.688</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>core/io_bus/spi/n362_s2/I1</td>
</tr>
<tr>
<td>50.720</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s2/F</td>
</tr>
<tr>
<td>52.697</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>core/io_bus/spi/n340_s0/I1</td>
</tr>
<tr>
<td>53.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n340_s0/F</td>
</tr>
<tr>
<td>54.669</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>core/w_pc_fetching_30_s14/I2</td>
</tr>
<tr>
<td>55.701</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s14/F</td>
</tr>
<tr>
<td>56.990</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>core/w_pc_fetching_30_s7/I2</td>
</tr>
<tr>
<td>58.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s7/F</td>
</tr>
<tr>
<td>60.254</td>
<td>2.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td>core/w_pc_fetching_12_s1/I0</td>
</tr>
<tr>
<td>61.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_12_s1/F</td>
</tr>
<tr>
<td>62.425</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>core/w_pc_fetching_12_s0/I0</td>
</tr>
<tr>
<td>63.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_12_s0/F</td>
</tr>
<tr>
<td>64.869</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>core/w_is_pc_iram_0_s89/I3</td>
</tr>
<tr>
<td>65.691</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">core/w_is_pc_iram_0_s89/F</td>
</tr>
<tr>
<td>66.506</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>core/n177_s5/I2</td>
</tr>
<tr>
<td>67.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">core/n177_s5/F</td>
</tr>
<tr>
<td>69.906</td>
<td>2.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>core/n175_s4/I1</td>
</tr>
<tr>
<td>70.532</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">core/n175_s4/F</td>
</tr>
<tr>
<td>72.663</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[1]</td>
<td>core/m_irom_mod/div6_b/prod_63_s0/A[19]</td>
</tr>
<tr>
<td>73.218</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>DSP_R19[1]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/prod_63_s0/DOUT[35]</td>
</tr>
<tr>
<td>75.346</td>
<td>2.128</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][B]</td>
<td>core/m_irom_mod/div6_b/n228_s/I0</td>
</tr>
<tr>
<td>76.391</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n228_s/COUT</td>
</tr>
<tr>
<td>76.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td>core/m_irom_mod/div6_b/n227_s/CIN</td>
</tr>
<tr>
<td>76.448</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n227_s/COUT</td>
</tr>
<tr>
<td>76.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][B]</td>
<td>core/m_irom_mod/div6_b/n226_s/CIN</td>
</tr>
<tr>
<td>76.505</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n226_s/COUT</td>
</tr>
<tr>
<td>76.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][A]</td>
<td>core/m_irom_mod/div6_b/n225_s/CIN</td>
</tr>
<tr>
<td>76.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n225_s/COUT</td>
</tr>
<tr>
<td>76.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][B]</td>
<td>core/m_irom_mod/div6_b/n224_s/CIN</td>
</tr>
<tr>
<td>76.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n224_s/COUT</td>
</tr>
<tr>
<td>76.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>core/m_irom_mod/div6_b/n223_s/CIN</td>
</tr>
<tr>
<td>76.676</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n223_s/COUT</td>
</tr>
<tr>
<td>76.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>core/m_irom_mod/div6_b/n222_s/CIN</td>
</tr>
<tr>
<td>76.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n222_s/COUT</td>
</tr>
<tr>
<td>76.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>core/m_irom_mod/div6_b/n221_s/CIN</td>
</tr>
<tr>
<td>76.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n221_s/COUT</td>
</tr>
<tr>
<td>76.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>core/m_irom_mod/div6_b/n220_s/CIN</td>
</tr>
<tr>
<td>76.847</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n220_s/COUT</td>
</tr>
<tr>
<td>76.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td>core/m_irom_mod/div6_b/n219_s/CIN</td>
</tr>
<tr>
<td>76.904</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n219_s/COUT</td>
</tr>
<tr>
<td>76.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td>core/m_irom_mod/div6_b/n218_s/CIN</td>
</tr>
<tr>
<td>76.961</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n218_s/COUT</td>
</tr>
<tr>
<td>76.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td>core/m_irom_mod/div6_b/n217_s/CIN</td>
</tr>
<tr>
<td>77.018</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n217_s/COUT</td>
</tr>
<tr>
<td>77.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][B]</td>
<td>core/m_irom_mod/div6_b/n216_s/CIN</td>
</tr>
<tr>
<td>77.075</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n216_s/COUT</td>
</tr>
<tr>
<td>77.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[1][A]</td>
<td>core/m_irom_mod/div6_b/n215_s/CIN</td>
</tr>
<tr>
<td>77.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n215_s/COUT</td>
</tr>
<tr>
<td>77.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[1][B]</td>
<td>core/m_irom_mod/div6_b/n214_s/CIN</td>
</tr>
<tr>
<td>77.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n214_s/COUT</td>
</tr>
<tr>
<td>77.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[2][A]</td>
<td>core/m_irom_mod/div6_b/n213_s/CIN</td>
</tr>
<tr>
<td>77.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n213_s/COUT</td>
</tr>
<tr>
<td>77.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[2][B]</td>
<td>core/m_irom_mod/div6_b/n212_s/CIN</td>
</tr>
<tr>
<td>77.809</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n212_s/SUM</td>
</tr>
<tr>
<td>79.429</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_18_s/I1</td>
</tr>
<tr>
<td>79.979</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_18_s/COUT</td>
</tr>
<tr>
<td>79.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_19_s/CIN</td>
</tr>
<tr>
<td>80.036</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_19_s/COUT</td>
</tr>
<tr>
<td>80.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_20_s/CIN</td>
</tr>
<tr>
<td>80.093</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_20_s/COUT</td>
</tr>
<tr>
<td>80.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_21_s/CIN</td>
</tr>
<tr>
<td>80.150</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_21_s/COUT</td>
</tr>
<tr>
<td>80.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[2][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_22_s/CIN</td>
</tr>
<tr>
<td>80.207</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_22_s/COUT</td>
</tr>
<tr>
<td>80.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[2][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_23_s/CIN</td>
</tr>
<tr>
<td>80.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_23_s/COUT</td>
</tr>
<tr>
<td>80.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_24_s/CIN</td>
</tr>
<tr>
<td>80.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_24_s/COUT</td>
</tr>
<tr>
<td>80.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_25_s/CIN</td>
</tr>
<tr>
<td>80.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_25_s/COUT</td>
</tr>
<tr>
<td>80.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_26_s/CIN</td>
</tr>
<tr>
<td>80.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_26_s/COUT</td>
</tr>
<tr>
<td>80.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[1][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_27_s/CIN</td>
</tr>
<tr>
<td>80.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_27_s/COUT</td>
</tr>
<tr>
<td>80.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[2][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_28_s/CIN</td>
</tr>
<tr>
<td>80.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_28_s/COUT</td>
</tr>
<tr>
<td>80.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[2][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_29_s/CIN</td>
</tr>
<tr>
<td>80.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_29_s/COUT</td>
</tr>
<tr>
<td>80.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_30_s/CIN</td>
</tr>
<tr>
<td>80.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_30_s/COUT</td>
</tr>
<tr>
<td>80.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_31_s/CIN</td>
</tr>
<tr>
<td>81.226</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_31_s/SUM</td>
</tr>
<tr>
<td>81.716</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s10/I2</td>
</tr>
<tr>
<td>82.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s10/F</td>
</tr>
<tr>
<td>82.820</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s6/I3</td>
</tr>
<tr>
<td>83.642</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s6/F</td>
</tr>
<tr>
<td>84.446</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s4/I2</td>
</tr>
<tr>
<td>85.248</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s4/F</td>
</tr>
<tr>
<td>85.667</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s3/I2</td>
</tr>
<tr>
<td>86.293</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s3/F</td>
</tr>
<tr>
<td>87.102</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s12/I3</td>
</tr>
<tr>
<td>87.924</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s12/F</td>
</tr>
<tr>
<td>89.448</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>core/m_irom_mod/g_bank[4].tmpb_9_s2/I0</td>
</tr>
<tr>
<td>90.270</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[4].tmpb_9_s2/F</td>
</tr>
<tr>
<td>92.390</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>core/m_irom_mod/g_bank[4].tmpb_7_s1/I1</td>
</tr>
<tr>
<td>93.212</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[4].tmpb_7_s1/F</td>
</tr>
<tr>
<td>95.980</td>
<td>2.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.821</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>86.021</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>45</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 36.706, 39.363%; route: 53.083, 56.926%; tC2Q: 3.460, 3.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.191</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[5]</td>
</tr>
<tr>
<td>9.112</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>core/m_iram_mod/n2883_s0/I0</td>
</tr>
<tr>
<td>9.934</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2883_s0/F</td>
</tr>
<tr>
<td>11.398</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>core/w_instr_raw_45_s8/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_45_s8/F</td>
</tr>
<tr>
<td>14.307</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>core/w_instr_raw_21_s7/I0</td>
</tr>
<tr>
<td>15.333</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s7/F</td>
</tr>
<tr>
<td>15.752</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td>core/w_instr_raw_21_s4/I0</td>
</tr>
<tr>
<td>16.784</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s4/F</td>
</tr>
<tr>
<td>18.238</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>core/w_instr_raw_21_s1/I3</td>
</tr>
<tr>
<td>19.337</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s1/F</td>
</tr>
<tr>
<td>22.132</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>22.413</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C9</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0/DO</td>
</tr>
<tr>
<td>22.832</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td>core/m_regfile_ER_RS_s423/I1</td>
</tr>
<tr>
<td>23.864</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s423/F</td>
</tr>
<tr>
<td>24.354</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>core/m_regfile_ER_RS_s505/I0</td>
</tr>
<tr>
<td>25.380</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s505/F</td>
</tr>
<tr>
<td>25.799</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>core/m_regfile_ER_init_s40/I0</td>
</tr>
<tr>
<td>26.831</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s40/F</td>
</tr>
<tr>
<td>29.340</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>core/w_b_0_s1/I1</td>
</tr>
<tr>
<td>30.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">core/w_b_0_s1/F</td>
</tr>
<tr>
<td>30.450</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][B]</td>
<td>core/w_b_0_s2/I3</td>
</tr>
<tr>
<td>31.076</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R24C4[1][B]</td>
<td style=" background: #97FFFF;">core/w_b_0_s2/F</td>
</tr>
<tr>
<td>33.097</td>
<td>2.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[1][B]</td>
<td>core/alu/n30_s3/I0</td>
</tr>
<tr>
<td>33.919</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C9[1][B]</td>
<td style=" background: #97FFFF;">core/alu/n30_s3/F</td>
</tr>
<tr>
<td>35.737</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>core/alu/w_out_21_s21/I2</td>
</tr>
<tr>
<td>36.836</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s21/F</td>
</tr>
<tr>
<td>36.842</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>core/alu/w_out_21_s17/I0</td>
</tr>
<tr>
<td>37.903</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s17/F</td>
</tr>
<tr>
<td>38.321</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td>core/alu/w_out_21_s16/I2</td>
</tr>
<tr>
<td>39.420</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C10[3][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s16/F</td>
</tr>
<tr>
<td>39.431</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td>core/alu/w_out_21_s14/I3</td>
</tr>
<tr>
<td>40.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s14/F</td>
</tr>
<tr>
<td>40.259</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/alu/w_out_21_s8/I3</td>
</tr>
<tr>
<td>41.061</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s8/F</td>
</tr>
<tr>
<td>41.480</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[3][B]</td>
<td>core/alu/w_out_21_s2/I3</td>
</tr>
<tr>
<td>42.512</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C11[3][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s2/F</td>
</tr>
<tr>
<td>44.455</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>core/io_bus/spi/n362_s13/I1</td>
</tr>
<tr>
<td>45.277</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s13/F</td>
</tr>
<tr>
<td>47.407</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>core/io_bus/spi/n362_s7/I0</td>
</tr>
<tr>
<td>48.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s7/F</td>
</tr>
<tr>
<td>49.688</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>core/io_bus/spi/n362_s2/I1</td>
</tr>
<tr>
<td>50.720</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s2/F</td>
</tr>
<tr>
<td>52.697</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>core/io_bus/spi/n340_s0/I1</td>
</tr>
<tr>
<td>53.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n340_s0/F</td>
</tr>
<tr>
<td>54.669</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>core/w_pc_fetching_30_s14/I2</td>
</tr>
<tr>
<td>55.701</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s14/F</td>
</tr>
<tr>
<td>56.990</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>core/w_pc_fetching_30_s7/I2</td>
</tr>
<tr>
<td>58.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s7/F</td>
</tr>
<tr>
<td>60.254</td>
<td>2.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td>core/w_pc_fetching_12_s1/I0</td>
</tr>
<tr>
<td>61.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_12_s1/F</td>
</tr>
<tr>
<td>62.425</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>core/w_pc_fetching_12_s0/I0</td>
</tr>
<tr>
<td>63.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_12_s0/F</td>
</tr>
<tr>
<td>64.869</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>core/w_is_pc_iram_0_s89/I3</td>
</tr>
<tr>
<td>65.691</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">core/w_is_pc_iram_0_s89/F</td>
</tr>
<tr>
<td>66.506</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>core/n177_s5/I2</td>
</tr>
<tr>
<td>67.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">core/n177_s5/F</td>
</tr>
<tr>
<td>69.906</td>
<td>2.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>core/n175_s4/I1</td>
</tr>
<tr>
<td>70.532</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">core/n175_s4/F</td>
</tr>
<tr>
<td>72.663</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[1]</td>
<td>core/m_irom_mod/div6_b/prod_63_s0/A[19]</td>
</tr>
<tr>
<td>73.218</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>DSP_R19[1]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/prod_63_s0/DOUT[35]</td>
</tr>
<tr>
<td>75.346</td>
<td>2.128</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][B]</td>
<td>core/m_irom_mod/div6_b/n228_s/I0</td>
</tr>
<tr>
<td>76.391</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n228_s/COUT</td>
</tr>
<tr>
<td>76.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td>core/m_irom_mod/div6_b/n227_s/CIN</td>
</tr>
<tr>
<td>76.448</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n227_s/COUT</td>
</tr>
<tr>
<td>76.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][B]</td>
<td>core/m_irom_mod/div6_b/n226_s/CIN</td>
</tr>
<tr>
<td>76.505</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n226_s/COUT</td>
</tr>
<tr>
<td>76.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][A]</td>
<td>core/m_irom_mod/div6_b/n225_s/CIN</td>
</tr>
<tr>
<td>76.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n225_s/COUT</td>
</tr>
<tr>
<td>76.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][B]</td>
<td>core/m_irom_mod/div6_b/n224_s/CIN</td>
</tr>
<tr>
<td>76.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n224_s/COUT</td>
</tr>
<tr>
<td>76.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>core/m_irom_mod/div6_b/n223_s/CIN</td>
</tr>
<tr>
<td>76.676</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n223_s/COUT</td>
</tr>
<tr>
<td>76.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>core/m_irom_mod/div6_b/n222_s/CIN</td>
</tr>
<tr>
<td>76.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n222_s/COUT</td>
</tr>
<tr>
<td>76.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>core/m_irom_mod/div6_b/n221_s/CIN</td>
</tr>
<tr>
<td>76.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n221_s/COUT</td>
</tr>
<tr>
<td>76.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>core/m_irom_mod/div6_b/n220_s/CIN</td>
</tr>
<tr>
<td>76.847</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n220_s/COUT</td>
</tr>
<tr>
<td>76.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td>core/m_irom_mod/div6_b/n219_s/CIN</td>
</tr>
<tr>
<td>76.904</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n219_s/COUT</td>
</tr>
<tr>
<td>76.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td>core/m_irom_mod/div6_b/n218_s/CIN</td>
</tr>
<tr>
<td>76.961</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n218_s/COUT</td>
</tr>
<tr>
<td>76.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td>core/m_irom_mod/div6_b/n217_s/CIN</td>
</tr>
<tr>
<td>77.018</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n217_s/COUT</td>
</tr>
<tr>
<td>77.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][B]</td>
<td>core/m_irom_mod/div6_b/n216_s/CIN</td>
</tr>
<tr>
<td>77.075</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n216_s/COUT</td>
</tr>
<tr>
<td>77.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[1][A]</td>
<td>core/m_irom_mod/div6_b/n215_s/CIN</td>
</tr>
<tr>
<td>77.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n215_s/COUT</td>
</tr>
<tr>
<td>77.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[1][B]</td>
<td>core/m_irom_mod/div6_b/n214_s/CIN</td>
</tr>
<tr>
<td>77.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n214_s/COUT</td>
</tr>
<tr>
<td>77.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[2][A]</td>
<td>core/m_irom_mod/div6_b/n213_s/CIN</td>
</tr>
<tr>
<td>77.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n213_s/COUT</td>
</tr>
<tr>
<td>77.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[2][B]</td>
<td>core/m_irom_mod/div6_b/n212_s/CIN</td>
</tr>
<tr>
<td>77.809</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n212_s/SUM</td>
</tr>
<tr>
<td>79.429</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_18_s/I1</td>
</tr>
<tr>
<td>79.979</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_18_s/COUT</td>
</tr>
<tr>
<td>79.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_19_s/CIN</td>
</tr>
<tr>
<td>80.036</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_19_s/COUT</td>
</tr>
<tr>
<td>80.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_20_s/CIN</td>
</tr>
<tr>
<td>80.093</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_20_s/COUT</td>
</tr>
<tr>
<td>80.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_21_s/CIN</td>
</tr>
<tr>
<td>80.150</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_21_s/COUT</td>
</tr>
<tr>
<td>80.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[2][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_22_s/CIN</td>
</tr>
<tr>
<td>80.207</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_22_s/COUT</td>
</tr>
<tr>
<td>80.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[2][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_23_s/CIN</td>
</tr>
<tr>
<td>80.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_23_s/COUT</td>
</tr>
<tr>
<td>80.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_24_s/CIN</td>
</tr>
<tr>
<td>80.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_24_s/COUT</td>
</tr>
<tr>
<td>80.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_25_s/CIN</td>
</tr>
<tr>
<td>80.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_25_s/COUT</td>
</tr>
<tr>
<td>80.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_26_s/CIN</td>
</tr>
<tr>
<td>80.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_26_s/COUT</td>
</tr>
<tr>
<td>80.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[1][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_27_s/CIN</td>
</tr>
<tr>
<td>80.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_27_s/COUT</td>
</tr>
<tr>
<td>80.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[2][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_28_s/CIN</td>
</tr>
<tr>
<td>80.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_28_s/COUT</td>
</tr>
<tr>
<td>80.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[2][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_29_s/CIN</td>
</tr>
<tr>
<td>80.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_29_s/COUT</td>
</tr>
<tr>
<td>80.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_30_s/CIN</td>
</tr>
<tr>
<td>80.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_30_s/COUT</td>
</tr>
<tr>
<td>80.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_31_s/CIN</td>
</tr>
<tr>
<td>81.226</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_31_s/SUM</td>
</tr>
<tr>
<td>81.716</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s10/I2</td>
</tr>
<tr>
<td>82.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s10/F</td>
</tr>
<tr>
<td>82.820</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s6/I3</td>
</tr>
<tr>
<td>83.642</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s6/F</td>
</tr>
<tr>
<td>84.446</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s4/I2</td>
</tr>
<tr>
<td>85.248</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s4/F</td>
</tr>
<tr>
<td>85.667</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s3/I2</td>
</tr>
<tr>
<td>86.293</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s3/F</td>
</tr>
<tr>
<td>87.102</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s12/I3</td>
</tr>
<tr>
<td>87.924</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s12/F</td>
</tr>
<tr>
<td>89.448</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>core/m_irom_mod/g_bank[4].tmpb_9_s2/I0</td>
</tr>
<tr>
<td>90.270</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[4].tmpb_9_s2/F</td>
</tr>
<tr>
<td>92.231</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][B]</td>
<td>core/m_irom_mod/g_bank[4].tmpb_8_s1/I2</td>
</tr>
<tr>
<td>93.330</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[4].tmpb_8_s1/F</td>
</tr>
<tr>
<td>95.767</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.821</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>86.021</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>45</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 36.983, 39.751%; route: 52.593, 56.530%; tC2Q: 3.460, 3.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.191</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[5]</td>
</tr>
<tr>
<td>9.112</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>core/m_iram_mod/n2883_s0/I0</td>
</tr>
<tr>
<td>9.934</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2883_s0/F</td>
</tr>
<tr>
<td>11.398</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>core/w_instr_raw_45_s8/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_45_s8/F</td>
</tr>
<tr>
<td>14.307</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>core/w_instr_raw_21_s7/I0</td>
</tr>
<tr>
<td>15.333</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s7/F</td>
</tr>
<tr>
<td>15.752</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td>core/w_instr_raw_21_s4/I0</td>
</tr>
<tr>
<td>16.784</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s4/F</td>
</tr>
<tr>
<td>18.238</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>core/w_instr_raw_21_s1/I3</td>
</tr>
<tr>
<td>19.337</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s1/F</td>
</tr>
<tr>
<td>22.132</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>22.413</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C9</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0/DO</td>
</tr>
<tr>
<td>22.832</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td>core/m_regfile_ER_RS_s423/I1</td>
</tr>
<tr>
<td>23.864</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s423/F</td>
</tr>
<tr>
<td>24.354</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>core/m_regfile_ER_RS_s505/I0</td>
</tr>
<tr>
<td>25.380</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s505/F</td>
</tr>
<tr>
<td>25.799</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>core/m_regfile_ER_init_s40/I0</td>
</tr>
<tr>
<td>26.831</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s40/F</td>
</tr>
<tr>
<td>29.340</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>core/w_b_0_s1/I1</td>
</tr>
<tr>
<td>30.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">core/w_b_0_s1/F</td>
</tr>
<tr>
<td>30.450</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][B]</td>
<td>core/w_b_0_s2/I3</td>
</tr>
<tr>
<td>31.076</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R24C4[1][B]</td>
<td style=" background: #97FFFF;">core/w_b_0_s2/F</td>
</tr>
<tr>
<td>33.097</td>
<td>2.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[1][B]</td>
<td>core/alu/n30_s3/I0</td>
</tr>
<tr>
<td>33.919</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C9[1][B]</td>
<td style=" background: #97FFFF;">core/alu/n30_s3/F</td>
</tr>
<tr>
<td>35.737</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>core/alu/w_out_21_s21/I2</td>
</tr>
<tr>
<td>36.836</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s21/F</td>
</tr>
<tr>
<td>36.842</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>core/alu/w_out_21_s17/I0</td>
</tr>
<tr>
<td>37.903</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s17/F</td>
</tr>
<tr>
<td>38.321</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td>core/alu/w_out_21_s16/I2</td>
</tr>
<tr>
<td>39.420</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C10[3][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s16/F</td>
</tr>
<tr>
<td>39.431</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td>core/alu/w_out_21_s14/I3</td>
</tr>
<tr>
<td>40.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s14/F</td>
</tr>
<tr>
<td>40.259</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/alu/w_out_21_s8/I3</td>
</tr>
<tr>
<td>41.061</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s8/F</td>
</tr>
<tr>
<td>41.480</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[3][B]</td>
<td>core/alu/w_out_21_s2/I3</td>
</tr>
<tr>
<td>42.512</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C11[3][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s2/F</td>
</tr>
<tr>
<td>44.455</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>core/io_bus/spi/n362_s13/I1</td>
</tr>
<tr>
<td>45.277</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s13/F</td>
</tr>
<tr>
<td>47.407</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>core/io_bus/spi/n362_s7/I0</td>
</tr>
<tr>
<td>48.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s7/F</td>
</tr>
<tr>
<td>49.688</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>core/io_bus/spi/n362_s2/I1</td>
</tr>
<tr>
<td>50.720</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s2/F</td>
</tr>
<tr>
<td>52.697</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>core/io_bus/spi/n340_s0/I1</td>
</tr>
<tr>
<td>53.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n340_s0/F</td>
</tr>
<tr>
<td>54.669</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>core/w_pc_fetching_30_s14/I2</td>
</tr>
<tr>
<td>55.701</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s14/F</td>
</tr>
<tr>
<td>56.990</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>core/w_pc_fetching_30_s7/I2</td>
</tr>
<tr>
<td>58.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s7/F</td>
</tr>
<tr>
<td>60.254</td>
<td>2.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td>core/w_pc_fetching_12_s1/I0</td>
</tr>
<tr>
<td>61.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_12_s1/F</td>
</tr>
<tr>
<td>62.425</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>core/w_pc_fetching_12_s0/I0</td>
</tr>
<tr>
<td>63.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_12_s0/F</td>
</tr>
<tr>
<td>64.869</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>core/w_is_pc_iram_0_s89/I3</td>
</tr>
<tr>
<td>65.691</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">core/w_is_pc_iram_0_s89/F</td>
</tr>
<tr>
<td>66.506</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>core/n177_s5/I2</td>
</tr>
<tr>
<td>67.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">core/n177_s5/F</td>
</tr>
<tr>
<td>69.906</td>
<td>2.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>core/n175_s4/I1</td>
</tr>
<tr>
<td>70.532</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">core/n175_s4/F</td>
</tr>
<tr>
<td>72.663</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[1]</td>
<td>core/m_irom_mod/div6_b/prod_63_s0/A[19]</td>
</tr>
<tr>
<td>73.218</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>DSP_R19[1]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/prod_63_s0/DOUT[35]</td>
</tr>
<tr>
<td>75.346</td>
<td>2.128</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][B]</td>
<td>core/m_irom_mod/div6_b/n228_s/I0</td>
</tr>
<tr>
<td>76.391</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n228_s/COUT</td>
</tr>
<tr>
<td>76.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td>core/m_irom_mod/div6_b/n227_s/CIN</td>
</tr>
<tr>
<td>76.448</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n227_s/COUT</td>
</tr>
<tr>
<td>76.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][B]</td>
<td>core/m_irom_mod/div6_b/n226_s/CIN</td>
</tr>
<tr>
<td>76.505</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n226_s/COUT</td>
</tr>
<tr>
<td>76.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][A]</td>
<td>core/m_irom_mod/div6_b/n225_s/CIN</td>
</tr>
<tr>
<td>76.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n225_s/COUT</td>
</tr>
<tr>
<td>76.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][B]</td>
<td>core/m_irom_mod/div6_b/n224_s/CIN</td>
</tr>
<tr>
<td>76.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n224_s/COUT</td>
</tr>
<tr>
<td>76.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>core/m_irom_mod/div6_b/n223_s/CIN</td>
</tr>
<tr>
<td>76.676</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n223_s/COUT</td>
</tr>
<tr>
<td>76.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>core/m_irom_mod/div6_b/n222_s/CIN</td>
</tr>
<tr>
<td>76.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n222_s/COUT</td>
</tr>
<tr>
<td>76.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>core/m_irom_mod/div6_b/n221_s/CIN</td>
</tr>
<tr>
<td>76.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n221_s/COUT</td>
</tr>
<tr>
<td>76.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>core/m_irom_mod/div6_b/n220_s/CIN</td>
</tr>
<tr>
<td>76.847</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n220_s/COUT</td>
</tr>
<tr>
<td>76.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td>core/m_irom_mod/div6_b/n219_s/CIN</td>
</tr>
<tr>
<td>76.904</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n219_s/COUT</td>
</tr>
<tr>
<td>76.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td>core/m_irom_mod/div6_b/n218_s/CIN</td>
</tr>
<tr>
<td>76.961</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n218_s/COUT</td>
</tr>
<tr>
<td>76.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td>core/m_irom_mod/div6_b/n217_s/CIN</td>
</tr>
<tr>
<td>77.018</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n217_s/COUT</td>
</tr>
<tr>
<td>77.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][B]</td>
<td>core/m_irom_mod/div6_b/n216_s/CIN</td>
</tr>
<tr>
<td>77.075</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n216_s/COUT</td>
</tr>
<tr>
<td>77.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[1][A]</td>
<td>core/m_irom_mod/div6_b/n215_s/CIN</td>
</tr>
<tr>
<td>77.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n215_s/COUT</td>
</tr>
<tr>
<td>77.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[1][B]</td>
<td>core/m_irom_mod/div6_b/n214_s/CIN</td>
</tr>
<tr>
<td>77.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n214_s/COUT</td>
</tr>
<tr>
<td>77.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[2][A]</td>
<td>core/m_irom_mod/div6_b/n213_s/CIN</td>
</tr>
<tr>
<td>77.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n213_s/COUT</td>
</tr>
<tr>
<td>77.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[2][B]</td>
<td>core/m_irom_mod/div6_b/n212_s/CIN</td>
</tr>
<tr>
<td>77.809</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n212_s/SUM</td>
</tr>
<tr>
<td>79.429</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_18_s/I1</td>
</tr>
<tr>
<td>79.979</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_18_s/COUT</td>
</tr>
<tr>
<td>79.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_19_s/CIN</td>
</tr>
<tr>
<td>80.036</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_19_s/COUT</td>
</tr>
<tr>
<td>80.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_20_s/CIN</td>
</tr>
<tr>
<td>80.093</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_20_s/COUT</td>
</tr>
<tr>
<td>80.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_21_s/CIN</td>
</tr>
<tr>
<td>80.150</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_21_s/COUT</td>
</tr>
<tr>
<td>80.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[2][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_22_s/CIN</td>
</tr>
<tr>
<td>80.207</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_22_s/COUT</td>
</tr>
<tr>
<td>80.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[2][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_23_s/CIN</td>
</tr>
<tr>
<td>80.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_23_s/COUT</td>
</tr>
<tr>
<td>80.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_24_s/CIN</td>
</tr>
<tr>
<td>80.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_24_s/COUT</td>
</tr>
<tr>
<td>80.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_25_s/CIN</td>
</tr>
<tr>
<td>80.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_25_s/COUT</td>
</tr>
<tr>
<td>80.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_26_s/CIN</td>
</tr>
<tr>
<td>80.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_26_s/COUT</td>
</tr>
<tr>
<td>80.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[1][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_27_s/CIN</td>
</tr>
<tr>
<td>80.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_27_s/COUT</td>
</tr>
<tr>
<td>80.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[2][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_28_s/CIN</td>
</tr>
<tr>
<td>80.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_28_s/COUT</td>
</tr>
<tr>
<td>80.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[2][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_29_s/CIN</td>
</tr>
<tr>
<td>80.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_29_s/COUT</td>
</tr>
<tr>
<td>80.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_30_s/CIN</td>
</tr>
<tr>
<td>80.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_30_s/COUT</td>
</tr>
<tr>
<td>80.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_31_s/CIN</td>
</tr>
<tr>
<td>81.226</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_31_s/SUM</td>
</tr>
<tr>
<td>81.716</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s10/I2</td>
</tr>
<tr>
<td>82.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s10/F</td>
</tr>
<tr>
<td>82.820</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s6/I3</td>
</tr>
<tr>
<td>83.642</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s6/F</td>
</tr>
<tr>
<td>84.446</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s4/I2</td>
</tr>
<tr>
<td>85.248</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s4/F</td>
</tr>
<tr>
<td>85.667</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s3/I2</td>
</tr>
<tr>
<td>86.293</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s3/F</td>
</tr>
<tr>
<td>87.102</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s12/I3</td>
</tr>
<tr>
<td>87.924</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s12/F</td>
</tr>
<tr>
<td>88.803</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_2_s2/I0</td>
</tr>
<tr>
<td>89.864</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_2_s2/F</td>
</tr>
<tr>
<td>90.283</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>core/m_irom_mod/g_bank[4].tmpb_2_s1/I2</td>
</tr>
<tr>
<td>91.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[4].tmpb_2_s1/F</td>
</tr>
<tr>
<td>95.766</td>
<td>4.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.821</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>86.021</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>45</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.222, 40.008%; route: 52.353, 56.273%; tC2Q: 3.460, 3.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/m_irom_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.191</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[5]</td>
</tr>
<tr>
<td>9.112</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>core/m_iram_mod/n2883_s0/I0</td>
</tr>
<tr>
<td>9.934</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2883_s0/F</td>
</tr>
<tr>
<td>11.398</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>core/w_instr_raw_45_s8/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_45_s8/F</td>
</tr>
<tr>
<td>14.307</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>core/w_instr_raw_21_s7/I0</td>
</tr>
<tr>
<td>15.333</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s7/F</td>
</tr>
<tr>
<td>15.752</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td>core/w_instr_raw_21_s4/I0</td>
</tr>
<tr>
<td>16.784</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s4/F</td>
</tr>
<tr>
<td>18.238</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>core/w_instr_raw_21_s1/I3</td>
</tr>
<tr>
<td>19.337</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s1/F</td>
</tr>
<tr>
<td>22.132</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>22.413</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C9</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0/DO</td>
</tr>
<tr>
<td>22.832</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td>core/m_regfile_ER_RS_s423/I1</td>
</tr>
<tr>
<td>23.864</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s423/F</td>
</tr>
<tr>
<td>24.354</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>core/m_regfile_ER_RS_s505/I0</td>
</tr>
<tr>
<td>25.380</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s505/F</td>
</tr>
<tr>
<td>25.799</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>core/m_regfile_ER_init_s40/I0</td>
</tr>
<tr>
<td>26.831</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s40/F</td>
</tr>
<tr>
<td>29.340</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>core/w_b_0_s1/I1</td>
</tr>
<tr>
<td>30.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">core/w_b_0_s1/F</td>
</tr>
<tr>
<td>30.450</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][B]</td>
<td>core/w_b_0_s2/I3</td>
</tr>
<tr>
<td>31.076</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R24C4[1][B]</td>
<td style=" background: #97FFFF;">core/w_b_0_s2/F</td>
</tr>
<tr>
<td>33.097</td>
<td>2.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[1][B]</td>
<td>core/alu/n30_s3/I0</td>
</tr>
<tr>
<td>33.919</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C9[1][B]</td>
<td style=" background: #97FFFF;">core/alu/n30_s3/F</td>
</tr>
<tr>
<td>35.737</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>core/alu/w_out_21_s21/I2</td>
</tr>
<tr>
<td>36.836</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s21/F</td>
</tr>
<tr>
<td>36.842</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>core/alu/w_out_21_s17/I0</td>
</tr>
<tr>
<td>37.903</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s17/F</td>
</tr>
<tr>
<td>38.321</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td>core/alu/w_out_21_s16/I2</td>
</tr>
<tr>
<td>39.420</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C10[3][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s16/F</td>
</tr>
<tr>
<td>39.431</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td>core/alu/w_out_21_s14/I3</td>
</tr>
<tr>
<td>40.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s14/F</td>
</tr>
<tr>
<td>40.259</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/alu/w_out_21_s8/I3</td>
</tr>
<tr>
<td>41.061</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s8/F</td>
</tr>
<tr>
<td>41.480</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[3][B]</td>
<td>core/alu/w_out_21_s2/I3</td>
</tr>
<tr>
<td>42.512</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C11[3][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s2/F</td>
</tr>
<tr>
<td>44.455</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>core/io_bus/spi/n362_s13/I1</td>
</tr>
<tr>
<td>45.277</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s13/F</td>
</tr>
<tr>
<td>47.407</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>core/io_bus/spi/n362_s7/I0</td>
</tr>
<tr>
<td>48.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s7/F</td>
</tr>
<tr>
<td>49.688</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>core/io_bus/spi/n362_s2/I1</td>
</tr>
<tr>
<td>50.720</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s2/F</td>
</tr>
<tr>
<td>52.697</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>core/io_bus/spi/n340_s0/I1</td>
</tr>
<tr>
<td>53.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n340_s0/F</td>
</tr>
<tr>
<td>54.669</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>core/w_pc_fetching_30_s14/I2</td>
</tr>
<tr>
<td>55.701</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s14/F</td>
</tr>
<tr>
<td>56.990</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>core/w_pc_fetching_30_s7/I2</td>
</tr>
<tr>
<td>58.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s7/F</td>
</tr>
<tr>
<td>60.254</td>
<td>2.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td>core/w_pc_fetching_12_s1/I0</td>
</tr>
<tr>
<td>61.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_12_s1/F</td>
</tr>
<tr>
<td>62.425</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>core/w_pc_fetching_12_s0/I0</td>
</tr>
<tr>
<td>63.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_12_s0/F</td>
</tr>
<tr>
<td>64.869</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>core/w_is_pc_iram_0_s89/I3</td>
</tr>
<tr>
<td>65.691</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">core/w_is_pc_iram_0_s89/F</td>
</tr>
<tr>
<td>66.506</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>core/n177_s5/I2</td>
</tr>
<tr>
<td>67.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">core/n177_s5/F</td>
</tr>
<tr>
<td>69.906</td>
<td>2.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>core/n175_s4/I1</td>
</tr>
<tr>
<td>70.532</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">core/n175_s4/F</td>
</tr>
<tr>
<td>72.663</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[1]</td>
<td>core/m_irom_mod/div6_b/prod_63_s0/A[19]</td>
</tr>
<tr>
<td>73.218</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>DSP_R19[1]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/prod_63_s0/DOUT[35]</td>
</tr>
<tr>
<td>75.346</td>
<td>2.128</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][B]</td>
<td>core/m_irom_mod/div6_b/n228_s/I0</td>
</tr>
<tr>
<td>76.391</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n228_s/COUT</td>
</tr>
<tr>
<td>76.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td>core/m_irom_mod/div6_b/n227_s/CIN</td>
</tr>
<tr>
<td>76.448</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n227_s/COUT</td>
</tr>
<tr>
<td>76.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][B]</td>
<td>core/m_irom_mod/div6_b/n226_s/CIN</td>
</tr>
<tr>
<td>76.505</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n226_s/COUT</td>
</tr>
<tr>
<td>76.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][A]</td>
<td>core/m_irom_mod/div6_b/n225_s/CIN</td>
</tr>
<tr>
<td>76.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n225_s/COUT</td>
</tr>
<tr>
<td>76.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][B]</td>
<td>core/m_irom_mod/div6_b/n224_s/CIN</td>
</tr>
<tr>
<td>76.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n224_s/COUT</td>
</tr>
<tr>
<td>76.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>core/m_irom_mod/div6_b/n223_s/CIN</td>
</tr>
<tr>
<td>76.676</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n223_s/COUT</td>
</tr>
<tr>
<td>76.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>core/m_irom_mod/div6_b/n222_s/CIN</td>
</tr>
<tr>
<td>76.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n222_s/COUT</td>
</tr>
<tr>
<td>76.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>core/m_irom_mod/div6_b/n221_s/CIN</td>
</tr>
<tr>
<td>76.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n221_s/COUT</td>
</tr>
<tr>
<td>76.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>core/m_irom_mod/div6_b/n220_s/CIN</td>
</tr>
<tr>
<td>76.847</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n220_s/COUT</td>
</tr>
<tr>
<td>76.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td>core/m_irom_mod/div6_b/n219_s/CIN</td>
</tr>
<tr>
<td>76.904</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n219_s/COUT</td>
</tr>
<tr>
<td>76.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td>core/m_irom_mod/div6_b/n218_s/CIN</td>
</tr>
<tr>
<td>76.961</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n218_s/COUT</td>
</tr>
<tr>
<td>76.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td>core/m_irom_mod/div6_b/n217_s/CIN</td>
</tr>
<tr>
<td>77.018</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n217_s/COUT</td>
</tr>
<tr>
<td>77.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][B]</td>
<td>core/m_irom_mod/div6_b/n216_s/CIN</td>
</tr>
<tr>
<td>77.075</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n216_s/COUT</td>
</tr>
<tr>
<td>77.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[1][A]</td>
<td>core/m_irom_mod/div6_b/n215_s/CIN</td>
</tr>
<tr>
<td>77.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n215_s/COUT</td>
</tr>
<tr>
<td>77.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[1][B]</td>
<td>core/m_irom_mod/div6_b/n214_s/CIN</td>
</tr>
<tr>
<td>77.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n214_s/COUT</td>
</tr>
<tr>
<td>77.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[2][A]</td>
<td>core/m_irom_mod/div6_b/n213_s/CIN</td>
</tr>
<tr>
<td>77.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n213_s/COUT</td>
</tr>
<tr>
<td>77.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[2][B]</td>
<td>core/m_irom_mod/div6_b/n212_s/CIN</td>
</tr>
<tr>
<td>77.809</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n212_s/SUM</td>
</tr>
<tr>
<td>79.429</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_18_s/I1</td>
</tr>
<tr>
<td>79.979</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_18_s/COUT</td>
</tr>
<tr>
<td>79.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_19_s/CIN</td>
</tr>
<tr>
<td>80.036</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_19_s/COUT</td>
</tr>
<tr>
<td>80.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_20_s/CIN</td>
</tr>
<tr>
<td>80.093</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_20_s/COUT</td>
</tr>
<tr>
<td>80.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_21_s/CIN</td>
</tr>
<tr>
<td>80.150</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_21_s/COUT</td>
</tr>
<tr>
<td>80.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[2][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_22_s/CIN</td>
</tr>
<tr>
<td>80.207</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_22_s/COUT</td>
</tr>
<tr>
<td>80.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[2][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_23_s/CIN</td>
</tr>
<tr>
<td>80.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_23_s/COUT</td>
</tr>
<tr>
<td>80.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_24_s/CIN</td>
</tr>
<tr>
<td>80.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_24_s/COUT</td>
</tr>
<tr>
<td>80.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_25_s/CIN</td>
</tr>
<tr>
<td>80.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_25_s/COUT</td>
</tr>
<tr>
<td>80.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_26_s/CIN</td>
</tr>
<tr>
<td>80.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_26_s/COUT</td>
</tr>
<tr>
<td>80.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[1][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_27_s/CIN</td>
</tr>
<tr>
<td>80.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_27_s/COUT</td>
</tr>
<tr>
<td>80.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[2][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_28_s/CIN</td>
</tr>
<tr>
<td>80.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_28_s/COUT</td>
</tr>
<tr>
<td>80.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[2][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_29_s/CIN</td>
</tr>
<tr>
<td>80.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_29_s/COUT</td>
</tr>
<tr>
<td>80.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_30_s/CIN</td>
</tr>
<tr>
<td>80.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_30_s/COUT</td>
</tr>
<tr>
<td>80.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_31_s/CIN</td>
</tr>
<tr>
<td>81.226</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_31_s/SUM</td>
</tr>
<tr>
<td>81.716</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s10/I2</td>
</tr>
<tr>
<td>82.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s10/F</td>
</tr>
<tr>
<td>82.820</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s6/I3</td>
</tr>
<tr>
<td>83.642</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s6/F</td>
</tr>
<tr>
<td>84.446</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s4/I2</td>
</tr>
<tr>
<td>85.248</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s4/F</td>
</tr>
<tr>
<td>85.667</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s3/I2</td>
</tr>
<tr>
<td>86.293</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s3/F</td>
</tr>
<tr>
<td>87.102</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s12/I3</td>
</tr>
<tr>
<td>87.924</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s12/F</td>
</tr>
<tr>
<td>88.972</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>core/m_irom_mod/g_bank[2].tmpb_9_s1/I2</td>
</tr>
<tr>
<td>90.071</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[2].tmpb_9_s1/F</td>
</tr>
<tr>
<td>92.200</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td>core/m_irom_mod/g_bank[2].tmpb_1_s1/I0</td>
</tr>
<tr>
<td>93.232</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[2].tmpb_1_s1/F</td>
</tr>
<tr>
<td>95.669</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">core/m_irom_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.821</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>core/m_irom_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>86.021</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>core/m_irom_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>45</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.193, 40.019%; route: 52.285, 56.258%; tC2Q: 3.460, 3.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.191</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[5]</td>
</tr>
<tr>
<td>9.112</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>core/m_iram_mod/n2883_s0/I0</td>
</tr>
<tr>
<td>9.934</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2883_s0/F</td>
</tr>
<tr>
<td>11.398</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>core/w_instr_raw_45_s8/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_45_s8/F</td>
</tr>
<tr>
<td>14.307</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>core/w_instr_raw_21_s7/I0</td>
</tr>
<tr>
<td>15.333</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s7/F</td>
</tr>
<tr>
<td>15.752</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td>core/w_instr_raw_21_s4/I0</td>
</tr>
<tr>
<td>16.784</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s4/F</td>
</tr>
<tr>
<td>18.238</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>core/w_instr_raw_21_s1/I3</td>
</tr>
<tr>
<td>19.337</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s1/F</td>
</tr>
<tr>
<td>22.132</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>22.413</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C9</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0/DO</td>
</tr>
<tr>
<td>22.832</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td>core/m_regfile_ER_RS_s423/I1</td>
</tr>
<tr>
<td>23.864</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s423/F</td>
</tr>
<tr>
<td>24.354</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>core/m_regfile_ER_RS_s505/I0</td>
</tr>
<tr>
<td>25.380</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s505/F</td>
</tr>
<tr>
<td>25.799</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>core/m_regfile_ER_init_s40/I0</td>
</tr>
<tr>
<td>26.831</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s40/F</td>
</tr>
<tr>
<td>29.340</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>core/w_b_0_s1/I1</td>
</tr>
<tr>
<td>30.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">core/w_b_0_s1/F</td>
</tr>
<tr>
<td>30.450</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][B]</td>
<td>core/w_b_0_s2/I3</td>
</tr>
<tr>
<td>31.076</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R24C4[1][B]</td>
<td style=" background: #97FFFF;">core/w_b_0_s2/F</td>
</tr>
<tr>
<td>33.097</td>
<td>2.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[1][B]</td>
<td>core/alu/n30_s3/I0</td>
</tr>
<tr>
<td>33.919</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C9[1][B]</td>
<td style=" background: #97FFFF;">core/alu/n30_s3/F</td>
</tr>
<tr>
<td>35.737</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>core/alu/w_out_21_s21/I2</td>
</tr>
<tr>
<td>36.836</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s21/F</td>
</tr>
<tr>
<td>36.842</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>core/alu/w_out_21_s17/I0</td>
</tr>
<tr>
<td>37.903</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s17/F</td>
</tr>
<tr>
<td>38.321</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td>core/alu/w_out_21_s16/I2</td>
</tr>
<tr>
<td>39.420</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C10[3][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s16/F</td>
</tr>
<tr>
<td>39.431</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td>core/alu/w_out_21_s14/I3</td>
</tr>
<tr>
<td>40.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s14/F</td>
</tr>
<tr>
<td>40.259</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/alu/w_out_21_s8/I3</td>
</tr>
<tr>
<td>41.061</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s8/F</td>
</tr>
<tr>
<td>41.480</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[3][B]</td>
<td>core/alu/w_out_21_s2/I3</td>
</tr>
<tr>
<td>42.512</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C11[3][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s2/F</td>
</tr>
<tr>
<td>44.455</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>core/io_bus/spi/n362_s13/I1</td>
</tr>
<tr>
<td>45.277</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s13/F</td>
</tr>
<tr>
<td>47.407</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>core/io_bus/spi/n362_s7/I0</td>
</tr>
<tr>
<td>48.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s7/F</td>
</tr>
<tr>
<td>49.688</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>core/io_bus/spi/n362_s2/I1</td>
</tr>
<tr>
<td>50.720</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s2/F</td>
</tr>
<tr>
<td>52.697</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>core/io_bus/spi/n340_s0/I1</td>
</tr>
<tr>
<td>53.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n340_s0/F</td>
</tr>
<tr>
<td>54.669</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>core/w_pc_fetching_30_s14/I2</td>
</tr>
<tr>
<td>55.701</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s14/F</td>
</tr>
<tr>
<td>56.990</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>core/w_pc_fetching_30_s7/I2</td>
</tr>
<tr>
<td>58.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s7/F</td>
</tr>
<tr>
<td>60.254</td>
<td>2.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td>core/w_pc_fetching_12_s1/I0</td>
</tr>
<tr>
<td>61.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_12_s1/F</td>
</tr>
<tr>
<td>62.425</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>core/w_pc_fetching_12_s0/I0</td>
</tr>
<tr>
<td>63.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_12_s0/F</td>
</tr>
<tr>
<td>64.869</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>core/w_is_pc_iram_0_s89/I3</td>
</tr>
<tr>
<td>65.691</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">core/w_is_pc_iram_0_s89/F</td>
</tr>
<tr>
<td>66.506</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>core/n177_s5/I2</td>
</tr>
<tr>
<td>67.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">core/n177_s5/F</td>
</tr>
<tr>
<td>69.906</td>
<td>2.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>core/n175_s4/I1</td>
</tr>
<tr>
<td>70.532</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">core/n175_s4/F</td>
</tr>
<tr>
<td>72.663</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[1]</td>
<td>core/m_irom_mod/div6_b/prod_63_s0/A[19]</td>
</tr>
<tr>
<td>73.218</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>DSP_R19[1]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/prod_63_s0/DOUT[35]</td>
</tr>
<tr>
<td>75.346</td>
<td>2.128</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][B]</td>
<td>core/m_irom_mod/div6_b/n228_s/I0</td>
</tr>
<tr>
<td>76.391</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n228_s/COUT</td>
</tr>
<tr>
<td>76.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td>core/m_irom_mod/div6_b/n227_s/CIN</td>
</tr>
<tr>
<td>76.448</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n227_s/COUT</td>
</tr>
<tr>
<td>76.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][B]</td>
<td>core/m_irom_mod/div6_b/n226_s/CIN</td>
</tr>
<tr>
<td>76.505</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n226_s/COUT</td>
</tr>
<tr>
<td>76.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][A]</td>
<td>core/m_irom_mod/div6_b/n225_s/CIN</td>
</tr>
<tr>
<td>76.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n225_s/COUT</td>
</tr>
<tr>
<td>76.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][B]</td>
<td>core/m_irom_mod/div6_b/n224_s/CIN</td>
</tr>
<tr>
<td>76.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n224_s/COUT</td>
</tr>
<tr>
<td>76.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>core/m_irom_mod/div6_b/n223_s/CIN</td>
</tr>
<tr>
<td>76.676</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n223_s/COUT</td>
</tr>
<tr>
<td>76.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>core/m_irom_mod/div6_b/n222_s/CIN</td>
</tr>
<tr>
<td>76.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n222_s/COUT</td>
</tr>
<tr>
<td>76.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>core/m_irom_mod/div6_b/n221_s/CIN</td>
</tr>
<tr>
<td>76.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n221_s/COUT</td>
</tr>
<tr>
<td>76.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>core/m_irom_mod/div6_b/n220_s/CIN</td>
</tr>
<tr>
<td>76.847</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n220_s/COUT</td>
</tr>
<tr>
<td>76.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td>core/m_irom_mod/div6_b/n219_s/CIN</td>
</tr>
<tr>
<td>76.904</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n219_s/COUT</td>
</tr>
<tr>
<td>76.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td>core/m_irom_mod/div6_b/n218_s/CIN</td>
</tr>
<tr>
<td>76.961</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n218_s/COUT</td>
</tr>
<tr>
<td>76.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td>core/m_irom_mod/div6_b/n217_s/CIN</td>
</tr>
<tr>
<td>77.018</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n217_s/COUT</td>
</tr>
<tr>
<td>77.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][B]</td>
<td>core/m_irom_mod/div6_b/n216_s/CIN</td>
</tr>
<tr>
<td>77.075</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n216_s/COUT</td>
</tr>
<tr>
<td>77.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[1][A]</td>
<td>core/m_irom_mod/div6_b/n215_s/CIN</td>
</tr>
<tr>
<td>77.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n215_s/COUT</td>
</tr>
<tr>
<td>77.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[1][B]</td>
<td>core/m_irom_mod/div6_b/n214_s/CIN</td>
</tr>
<tr>
<td>77.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n214_s/COUT</td>
</tr>
<tr>
<td>77.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[2][A]</td>
<td>core/m_irom_mod/div6_b/n213_s/CIN</td>
</tr>
<tr>
<td>77.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n213_s/COUT</td>
</tr>
<tr>
<td>77.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[2][B]</td>
<td>core/m_irom_mod/div6_b/n212_s/CIN</td>
</tr>
<tr>
<td>77.809</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n212_s/SUM</td>
</tr>
<tr>
<td>79.429</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_18_s/I1</td>
</tr>
<tr>
<td>79.979</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_18_s/COUT</td>
</tr>
<tr>
<td>79.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_19_s/CIN</td>
</tr>
<tr>
<td>80.036</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_19_s/COUT</td>
</tr>
<tr>
<td>80.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_20_s/CIN</td>
</tr>
<tr>
<td>80.093</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_20_s/COUT</td>
</tr>
<tr>
<td>80.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_21_s/CIN</td>
</tr>
<tr>
<td>80.150</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_21_s/COUT</td>
</tr>
<tr>
<td>80.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[2][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_22_s/CIN</td>
</tr>
<tr>
<td>80.207</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_22_s/COUT</td>
</tr>
<tr>
<td>80.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[2][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_23_s/CIN</td>
</tr>
<tr>
<td>80.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_23_s/COUT</td>
</tr>
<tr>
<td>80.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_24_s/CIN</td>
</tr>
<tr>
<td>80.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_24_s/COUT</td>
</tr>
<tr>
<td>80.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_25_s/CIN</td>
</tr>
<tr>
<td>80.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_25_s/COUT</td>
</tr>
<tr>
<td>80.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_26_s/CIN</td>
</tr>
<tr>
<td>80.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_26_s/COUT</td>
</tr>
<tr>
<td>80.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[1][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_27_s/CIN</td>
</tr>
<tr>
<td>80.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_27_s/COUT</td>
</tr>
<tr>
<td>80.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[2][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_28_s/CIN</td>
</tr>
<tr>
<td>80.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_28_s/COUT</td>
</tr>
<tr>
<td>80.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[2][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_29_s/CIN</td>
</tr>
<tr>
<td>80.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_29_s/COUT</td>
</tr>
<tr>
<td>80.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_30_s/CIN</td>
</tr>
<tr>
<td>80.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_30_s/COUT</td>
</tr>
<tr>
<td>80.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_31_s/CIN</td>
</tr>
<tr>
<td>81.226</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_31_s/SUM</td>
</tr>
<tr>
<td>81.716</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s10/I2</td>
</tr>
<tr>
<td>82.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s10/F</td>
</tr>
<tr>
<td>82.820</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s6/I3</td>
</tr>
<tr>
<td>83.642</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s6/F</td>
</tr>
<tr>
<td>84.446</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s4/I2</td>
</tr>
<tr>
<td>85.248</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s4/F</td>
</tr>
<tr>
<td>85.667</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s3/I2</td>
</tr>
<tr>
<td>86.293</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s3/F</td>
</tr>
<tr>
<td>87.102</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s12/I3</td>
</tr>
<tr>
<td>87.904</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s12/F</td>
</tr>
<tr>
<td>88.344</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[3][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_3_s3/I0</td>
</tr>
<tr>
<td>89.443</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C19[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_3_s3/F</td>
</tr>
<tr>
<td>90.908</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>core/m_irom_mod/g_bank[4].tmpb_3_s2/I2</td>
</tr>
<tr>
<td>91.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[4].tmpb_3_s2/F</td>
</tr>
<tr>
<td>95.655</td>
<td>3.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.821</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>86.021</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>45</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.173, 40.004%; route: 52.291, 56.273%; tC2Q: 3.460, 3.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/m_irom_mod/g_bank[1].ram_data_g_bank[1].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.191</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[5]</td>
</tr>
<tr>
<td>9.112</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>core/m_iram_mod/n2883_s0/I0</td>
</tr>
<tr>
<td>9.934</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2883_s0/F</td>
</tr>
<tr>
<td>11.398</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>core/w_instr_raw_45_s8/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_45_s8/F</td>
</tr>
<tr>
<td>14.307</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>core/w_instr_raw_21_s7/I0</td>
</tr>
<tr>
<td>15.333</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s7/F</td>
</tr>
<tr>
<td>15.752</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td>core/w_instr_raw_21_s4/I0</td>
</tr>
<tr>
<td>16.784</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s4/F</td>
</tr>
<tr>
<td>18.238</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>core/w_instr_raw_21_s1/I3</td>
</tr>
<tr>
<td>19.337</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s1/F</td>
</tr>
<tr>
<td>22.132</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>22.413</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C9</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0/DO</td>
</tr>
<tr>
<td>22.832</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td>core/m_regfile_ER_RS_s423/I1</td>
</tr>
<tr>
<td>23.864</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s423/F</td>
</tr>
<tr>
<td>24.354</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>core/m_regfile_ER_RS_s505/I0</td>
</tr>
<tr>
<td>25.380</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s505/F</td>
</tr>
<tr>
<td>25.799</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>core/m_regfile_ER_init_s40/I0</td>
</tr>
<tr>
<td>26.831</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s40/F</td>
</tr>
<tr>
<td>29.340</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>core/w_b_0_s1/I1</td>
</tr>
<tr>
<td>30.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">core/w_b_0_s1/F</td>
</tr>
<tr>
<td>30.450</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][B]</td>
<td>core/w_b_0_s2/I3</td>
</tr>
<tr>
<td>31.076</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R24C4[1][B]</td>
<td style=" background: #97FFFF;">core/w_b_0_s2/F</td>
</tr>
<tr>
<td>33.097</td>
<td>2.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[1][B]</td>
<td>core/alu/n30_s3/I0</td>
</tr>
<tr>
<td>33.919</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C9[1][B]</td>
<td style=" background: #97FFFF;">core/alu/n30_s3/F</td>
</tr>
<tr>
<td>35.737</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>core/alu/w_out_21_s21/I2</td>
</tr>
<tr>
<td>36.836</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s21/F</td>
</tr>
<tr>
<td>36.842</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>core/alu/w_out_21_s17/I0</td>
</tr>
<tr>
<td>37.903</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s17/F</td>
</tr>
<tr>
<td>38.321</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td>core/alu/w_out_21_s16/I2</td>
</tr>
<tr>
<td>39.420</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C10[3][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s16/F</td>
</tr>
<tr>
<td>39.431</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td>core/alu/w_out_21_s14/I3</td>
</tr>
<tr>
<td>40.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s14/F</td>
</tr>
<tr>
<td>40.259</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/alu/w_out_21_s8/I3</td>
</tr>
<tr>
<td>41.061</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s8/F</td>
</tr>
<tr>
<td>41.480</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[3][B]</td>
<td>core/alu/w_out_21_s2/I3</td>
</tr>
<tr>
<td>42.512</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C11[3][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s2/F</td>
</tr>
<tr>
<td>44.455</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>core/io_bus/spi/n362_s13/I1</td>
</tr>
<tr>
<td>45.277</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s13/F</td>
</tr>
<tr>
<td>47.407</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>core/io_bus/spi/n362_s7/I0</td>
</tr>
<tr>
<td>48.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s7/F</td>
</tr>
<tr>
<td>49.688</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>core/io_bus/spi/n362_s2/I1</td>
</tr>
<tr>
<td>50.720</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s2/F</td>
</tr>
<tr>
<td>52.697</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>core/io_bus/spi/n340_s0/I1</td>
</tr>
<tr>
<td>53.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n340_s0/F</td>
</tr>
<tr>
<td>54.669</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>core/w_pc_fetching_30_s14/I2</td>
</tr>
<tr>
<td>55.701</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s14/F</td>
</tr>
<tr>
<td>56.990</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>core/w_pc_fetching_30_s7/I2</td>
</tr>
<tr>
<td>58.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s7/F</td>
</tr>
<tr>
<td>60.254</td>
<td>2.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td>core/w_pc_fetching_12_s1/I0</td>
</tr>
<tr>
<td>61.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_12_s1/F</td>
</tr>
<tr>
<td>62.425</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>core/w_pc_fetching_12_s0/I0</td>
</tr>
<tr>
<td>63.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_12_s0/F</td>
</tr>
<tr>
<td>64.869</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>core/w_is_pc_iram_0_s89/I3</td>
</tr>
<tr>
<td>65.691</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">core/w_is_pc_iram_0_s89/F</td>
</tr>
<tr>
<td>66.506</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>core/n177_s5/I2</td>
</tr>
<tr>
<td>67.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">core/n177_s5/F</td>
</tr>
<tr>
<td>69.906</td>
<td>2.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>core/n175_s4/I1</td>
</tr>
<tr>
<td>70.532</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">core/n175_s4/F</td>
</tr>
<tr>
<td>72.663</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[1]</td>
<td>core/m_irom_mod/div6_b/prod_63_s0/A[19]</td>
</tr>
<tr>
<td>73.218</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>DSP_R19[1]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/prod_63_s0/DOUT[35]</td>
</tr>
<tr>
<td>75.346</td>
<td>2.128</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][B]</td>
<td>core/m_irom_mod/div6_b/n228_s/I0</td>
</tr>
<tr>
<td>76.391</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n228_s/COUT</td>
</tr>
<tr>
<td>76.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td>core/m_irom_mod/div6_b/n227_s/CIN</td>
</tr>
<tr>
<td>76.448</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n227_s/COUT</td>
</tr>
<tr>
<td>76.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][B]</td>
<td>core/m_irom_mod/div6_b/n226_s/CIN</td>
</tr>
<tr>
<td>76.505</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n226_s/COUT</td>
</tr>
<tr>
<td>76.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][A]</td>
<td>core/m_irom_mod/div6_b/n225_s/CIN</td>
</tr>
<tr>
<td>76.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n225_s/COUT</td>
</tr>
<tr>
<td>76.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][B]</td>
<td>core/m_irom_mod/div6_b/n224_s/CIN</td>
</tr>
<tr>
<td>76.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n224_s/COUT</td>
</tr>
<tr>
<td>76.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>core/m_irom_mod/div6_b/n223_s/CIN</td>
</tr>
<tr>
<td>76.676</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n223_s/COUT</td>
</tr>
<tr>
<td>76.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>core/m_irom_mod/div6_b/n222_s/CIN</td>
</tr>
<tr>
<td>76.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n222_s/COUT</td>
</tr>
<tr>
<td>76.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>core/m_irom_mod/div6_b/n221_s/CIN</td>
</tr>
<tr>
<td>76.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n221_s/COUT</td>
</tr>
<tr>
<td>76.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>core/m_irom_mod/div6_b/n220_s/CIN</td>
</tr>
<tr>
<td>76.847</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n220_s/COUT</td>
</tr>
<tr>
<td>76.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td>core/m_irom_mod/div6_b/n219_s/CIN</td>
</tr>
<tr>
<td>76.904</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n219_s/COUT</td>
</tr>
<tr>
<td>76.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td>core/m_irom_mod/div6_b/n218_s/CIN</td>
</tr>
<tr>
<td>76.961</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n218_s/COUT</td>
</tr>
<tr>
<td>76.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td>core/m_irom_mod/div6_b/n217_s/CIN</td>
</tr>
<tr>
<td>77.018</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n217_s/COUT</td>
</tr>
<tr>
<td>77.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][B]</td>
<td>core/m_irom_mod/div6_b/n216_s/CIN</td>
</tr>
<tr>
<td>77.075</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n216_s/COUT</td>
</tr>
<tr>
<td>77.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[1][A]</td>
<td>core/m_irom_mod/div6_b/n215_s/CIN</td>
</tr>
<tr>
<td>77.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n215_s/COUT</td>
</tr>
<tr>
<td>77.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[1][B]</td>
<td>core/m_irom_mod/div6_b/n214_s/CIN</td>
</tr>
<tr>
<td>77.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n214_s/COUT</td>
</tr>
<tr>
<td>77.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[2][A]</td>
<td>core/m_irom_mod/div6_b/n213_s/CIN</td>
</tr>
<tr>
<td>77.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n213_s/COUT</td>
</tr>
<tr>
<td>77.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[2][B]</td>
<td>core/m_irom_mod/div6_b/n212_s/CIN</td>
</tr>
<tr>
<td>77.809</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n212_s/SUM</td>
</tr>
<tr>
<td>79.429</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_18_s/I1</td>
</tr>
<tr>
<td>79.979</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_18_s/COUT</td>
</tr>
<tr>
<td>79.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_19_s/CIN</td>
</tr>
<tr>
<td>80.036</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_19_s/COUT</td>
</tr>
<tr>
<td>80.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_20_s/CIN</td>
</tr>
<tr>
<td>80.093</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_20_s/COUT</td>
</tr>
<tr>
<td>80.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_21_s/CIN</td>
</tr>
<tr>
<td>80.150</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_21_s/COUT</td>
</tr>
<tr>
<td>80.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[2][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_22_s/CIN</td>
</tr>
<tr>
<td>80.207</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_22_s/COUT</td>
</tr>
<tr>
<td>80.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[2][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_23_s/CIN</td>
</tr>
<tr>
<td>80.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_23_s/COUT</td>
</tr>
<tr>
<td>80.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_24_s/CIN</td>
</tr>
<tr>
<td>80.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_24_s/COUT</td>
</tr>
<tr>
<td>80.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_25_s/CIN</td>
</tr>
<tr>
<td>80.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_25_s/COUT</td>
</tr>
<tr>
<td>80.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_26_s/CIN</td>
</tr>
<tr>
<td>80.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_26_s/COUT</td>
</tr>
<tr>
<td>80.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[1][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_27_s/CIN</td>
</tr>
<tr>
<td>80.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_27_s/COUT</td>
</tr>
<tr>
<td>80.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[2][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_28_s/CIN</td>
</tr>
<tr>
<td>80.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_28_s/COUT</td>
</tr>
<tr>
<td>80.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[2][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_29_s/CIN</td>
</tr>
<tr>
<td>80.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_29_s/COUT</td>
</tr>
<tr>
<td>80.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_30_s/CIN</td>
</tr>
<tr>
<td>80.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_30_s/COUT</td>
</tr>
<tr>
<td>80.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_31_s/CIN</td>
</tr>
<tr>
<td>81.226</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_31_s/SUM</td>
</tr>
<tr>
<td>81.716</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s10/I2</td>
</tr>
<tr>
<td>82.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s10/F</td>
</tr>
<tr>
<td>82.820</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s6/I3</td>
</tr>
<tr>
<td>83.642</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s6/F</td>
</tr>
<tr>
<td>84.446</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s4/I2</td>
</tr>
<tr>
<td>85.248</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s4/F</td>
</tr>
<tr>
<td>85.667</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s3/I2</td>
</tr>
<tr>
<td>86.293</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s3/F</td>
</tr>
<tr>
<td>87.102</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s12/I3</td>
</tr>
<tr>
<td>87.924</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s12/F</td>
</tr>
<tr>
<td>89.461</td>
<td>1.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][A]</td>
<td>core/m_irom_mod/g_bank[1].tmpb_9_s1/I1</td>
</tr>
<tr>
<td>90.493</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[1].tmpb_9_s1/F</td>
</tr>
<tr>
<td>90.994</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>core/m_irom_mod/g_bank[1].tmpb_5_s1/I0</td>
</tr>
<tr>
<td>91.816</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[1].tmpb_5_s1/F</td>
</tr>
<tr>
<td>95.531</td>
<td>3.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">core/m_irom_mod/g_bank[1].ram_data_g_bank[1].ram_data_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.821</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>core/m_irom_mod/g_bank[1].ram_data_g_bank[1].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>86.021</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>core/m_irom_mod/g_bank[1].ram_data_g_bank[1].ram_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>45</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 36.916, 39.780%; route: 52.424, 56.491%; tC2Q: 3.460, 3.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.191</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[5]</td>
</tr>
<tr>
<td>9.112</td>
<td>2.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>core/m_iram_mod/n2883_s0/I0</td>
</tr>
<tr>
<td>9.934</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">core/m_iram_mod/n2883_s0/F</td>
</tr>
<tr>
<td>11.398</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>core/w_instr_raw_45_s8/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_45_s8/F</td>
</tr>
<tr>
<td>14.307</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>core/w_instr_raw_21_s7/I0</td>
</tr>
<tr>
<td>15.333</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s7/F</td>
</tr>
<tr>
<td>15.752</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td>core/w_instr_raw_21_s4/I0</td>
</tr>
<tr>
<td>16.784</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s4/F</td>
</tr>
<tr>
<td>18.238</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>core/w_instr_raw_21_s1/I3</td>
</tr>
<tr>
<td>19.337</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">core/w_instr_raw_21_s1/F</td>
</tr>
<tr>
<td>22.132</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>22.413</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C9</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0/DO</td>
</tr>
<tr>
<td>22.832</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td>core/m_regfile_ER_RS_s423/I1</td>
</tr>
<tr>
<td>23.864</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s423/F</td>
</tr>
<tr>
<td>24.354</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>core/m_regfile_ER_RS_s505/I0</td>
</tr>
<tr>
<td>25.380</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s505/F</td>
</tr>
<tr>
<td>25.799</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>core/m_regfile_ER_init_s40/I0</td>
</tr>
<tr>
<td>26.831</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s40/F</td>
</tr>
<tr>
<td>29.340</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][A]</td>
<td>core/w_b_0_s1/I1</td>
</tr>
<tr>
<td>30.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C4[1][A]</td>
<td style=" background: #97FFFF;">core/w_b_0_s1/F</td>
</tr>
<tr>
<td>30.450</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[1][B]</td>
<td>core/w_b_0_s2/I3</td>
</tr>
<tr>
<td>31.076</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R24C4[1][B]</td>
<td style=" background: #97FFFF;">core/w_b_0_s2/F</td>
</tr>
<tr>
<td>33.097</td>
<td>2.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[1][B]</td>
<td>core/alu/n30_s3/I0</td>
</tr>
<tr>
<td>33.919</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C9[1][B]</td>
<td style=" background: #97FFFF;">core/alu/n30_s3/F</td>
</tr>
<tr>
<td>35.737</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>core/alu/w_out_21_s21/I2</td>
</tr>
<tr>
<td>36.836</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s21/F</td>
</tr>
<tr>
<td>36.842</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>core/alu/w_out_21_s17/I0</td>
</tr>
<tr>
<td>37.903</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s17/F</td>
</tr>
<tr>
<td>38.321</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td>core/alu/w_out_21_s16/I2</td>
</tr>
<tr>
<td>39.420</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C10[3][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s16/F</td>
</tr>
<tr>
<td>39.431</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td>core/alu/w_out_21_s14/I3</td>
</tr>
<tr>
<td>40.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s14/F</td>
</tr>
<tr>
<td>40.259</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/alu/w_out_21_s8/I3</td>
</tr>
<tr>
<td>41.061</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s8/F</td>
</tr>
<tr>
<td>41.480</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[3][B]</td>
<td>core/alu/w_out_21_s2/I3</td>
</tr>
<tr>
<td>42.512</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C11[3][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_21_s2/F</td>
</tr>
<tr>
<td>44.455</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>core/io_bus/spi/n362_s13/I1</td>
</tr>
<tr>
<td>45.277</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s13/F</td>
</tr>
<tr>
<td>47.407</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>core/io_bus/spi/n362_s7/I0</td>
</tr>
<tr>
<td>48.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s7/F</td>
</tr>
<tr>
<td>49.688</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>core/io_bus/spi/n362_s2/I1</td>
</tr>
<tr>
<td>50.720</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n362_s2/F</td>
</tr>
<tr>
<td>52.697</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>core/io_bus/spi/n340_s0/I1</td>
</tr>
<tr>
<td>53.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n340_s0/F</td>
</tr>
<tr>
<td>54.669</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>core/w_pc_fetching_30_s14/I2</td>
</tr>
<tr>
<td>55.701</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s14/F</td>
</tr>
<tr>
<td>56.990</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>core/w_pc_fetching_30_s7/I2</td>
</tr>
<tr>
<td>58.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_30_s7/F</td>
</tr>
<tr>
<td>60.254</td>
<td>2.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td>core/w_pc_fetching_12_s1/I0</td>
</tr>
<tr>
<td>61.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_12_s1/F</td>
</tr>
<tr>
<td>62.425</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>core/w_pc_fetching_12_s0/I0</td>
</tr>
<tr>
<td>63.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_12_s0/F</td>
</tr>
<tr>
<td>64.869</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>core/w_is_pc_iram_0_s89/I3</td>
</tr>
<tr>
<td>65.691</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">core/w_is_pc_iram_0_s89/F</td>
</tr>
<tr>
<td>66.506</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>core/n177_s5/I2</td>
</tr>
<tr>
<td>67.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">core/n177_s5/F</td>
</tr>
<tr>
<td>69.906</td>
<td>2.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>core/n175_s4/I1</td>
</tr>
<tr>
<td>70.532</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">core/n175_s4/F</td>
</tr>
<tr>
<td>72.663</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>DSP_R19[1]</td>
<td>core/m_irom_mod/div6_b/prod_63_s0/A[19]</td>
</tr>
<tr>
<td>73.218</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>DSP_R19[1]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/prod_63_s0/DOUT[35]</td>
</tr>
<tr>
<td>75.346</td>
<td>2.128</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][B]</td>
<td>core/m_irom_mod/div6_b/n228_s/I0</td>
</tr>
<tr>
<td>76.391</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n228_s/COUT</td>
</tr>
<tr>
<td>76.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td>core/m_irom_mod/div6_b/n227_s/CIN</td>
</tr>
<tr>
<td>76.448</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n227_s/COUT</td>
</tr>
<tr>
<td>76.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][B]</td>
<td>core/m_irom_mod/div6_b/n226_s/CIN</td>
</tr>
<tr>
<td>76.505</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n226_s/COUT</td>
</tr>
<tr>
<td>76.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][A]</td>
<td>core/m_irom_mod/div6_b/n225_s/CIN</td>
</tr>
<tr>
<td>76.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n225_s/COUT</td>
</tr>
<tr>
<td>76.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C17[2][B]</td>
<td>core/m_irom_mod/div6_b/n224_s/CIN</td>
</tr>
<tr>
<td>76.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n224_s/COUT</td>
</tr>
<tr>
<td>76.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>core/m_irom_mod/div6_b/n223_s/CIN</td>
</tr>
<tr>
<td>76.676</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n223_s/COUT</td>
</tr>
<tr>
<td>76.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>core/m_irom_mod/div6_b/n222_s/CIN</td>
</tr>
<tr>
<td>76.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n222_s/COUT</td>
</tr>
<tr>
<td>76.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>core/m_irom_mod/div6_b/n221_s/CIN</td>
</tr>
<tr>
<td>76.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n221_s/COUT</td>
</tr>
<tr>
<td>76.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>core/m_irom_mod/div6_b/n220_s/CIN</td>
</tr>
<tr>
<td>76.847</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n220_s/COUT</td>
</tr>
<tr>
<td>76.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td>core/m_irom_mod/div6_b/n219_s/CIN</td>
</tr>
<tr>
<td>76.904</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n219_s/COUT</td>
</tr>
<tr>
<td>76.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td>core/m_irom_mod/div6_b/n218_s/CIN</td>
</tr>
<tr>
<td>76.961</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n218_s/COUT</td>
</tr>
<tr>
<td>76.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td>core/m_irom_mod/div6_b/n217_s/CIN</td>
</tr>
<tr>
<td>77.018</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n217_s/COUT</td>
</tr>
<tr>
<td>77.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][B]</td>
<td>core/m_irom_mod/div6_b/n216_s/CIN</td>
</tr>
<tr>
<td>77.075</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n216_s/COUT</td>
</tr>
<tr>
<td>77.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[1][A]</td>
<td>core/m_irom_mod/div6_b/n215_s/CIN</td>
</tr>
<tr>
<td>77.132</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n215_s/COUT</td>
</tr>
<tr>
<td>77.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[1][B]</td>
<td>core/m_irom_mod/div6_b/n214_s/CIN</td>
</tr>
<tr>
<td>77.189</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n214_s/COUT</td>
</tr>
<tr>
<td>77.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[2][A]</td>
<td>core/m_irom_mod/div6_b/n213_s/CIN</td>
</tr>
<tr>
<td>77.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n213_s/COUT</td>
</tr>
<tr>
<td>77.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C19[2][B]</td>
<td>core/m_irom_mod/div6_b/n212_s/CIN</td>
</tr>
<tr>
<td>77.809</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/n212_s/SUM</td>
</tr>
<tr>
<td>79.429</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_18_s/I1</td>
</tr>
<tr>
<td>79.979</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_18_s/COUT</td>
</tr>
<tr>
<td>79.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_19_s/CIN</td>
</tr>
<tr>
<td>80.036</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_19_s/COUT</td>
</tr>
<tr>
<td>80.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_20_s/CIN</td>
</tr>
<tr>
<td>80.093</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_20_s/COUT</td>
</tr>
<tr>
<td>80.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_21_s/CIN</td>
</tr>
<tr>
<td>80.150</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_21_s/COUT</td>
</tr>
<tr>
<td>80.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[2][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_22_s/CIN</td>
</tr>
<tr>
<td>80.207</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_22_s/COUT</td>
</tr>
<tr>
<td>80.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[2][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_23_s/CIN</td>
</tr>
<tr>
<td>80.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_23_s/COUT</td>
</tr>
<tr>
<td>80.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_24_s/CIN</td>
</tr>
<tr>
<td>80.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_24_s/COUT</td>
</tr>
<tr>
<td>80.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_25_s/CIN</td>
</tr>
<tr>
<td>80.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_25_s/COUT</td>
</tr>
<tr>
<td>80.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_26_s/CIN</td>
</tr>
<tr>
<td>80.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_26_s/COUT</td>
</tr>
<tr>
<td>80.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[1][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_27_s/CIN</td>
</tr>
<tr>
<td>80.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_27_s/COUT</td>
</tr>
<tr>
<td>80.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[2][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_28_s/CIN</td>
</tr>
<tr>
<td>80.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_28_s/COUT</td>
</tr>
<tr>
<td>80.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C21[2][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_29_s/CIN</td>
</tr>
<tr>
<td>80.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_29_s/COUT</td>
</tr>
<tr>
<td>80.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[0][A]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_30_s/CIN</td>
</tr>
<tr>
<td>80.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_30_s/COUT</td>
</tr>
<tr>
<td>80.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[0][B]</td>
<td>core/m_irom_mod/div6_b/adrb_mod_31_s/CIN</td>
</tr>
<tr>
<td>81.226</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/div6_b/adrb_mod_31_s/SUM</td>
</tr>
<tr>
<td>81.716</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s10/I2</td>
</tr>
<tr>
<td>82.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s10/F</td>
</tr>
<tr>
<td>82.820</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s6/I3</td>
</tr>
<tr>
<td>83.642</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s6/F</td>
</tr>
<tr>
<td>84.446</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s4/I2</td>
</tr>
<tr>
<td>85.248</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s4/F</td>
</tr>
<tr>
<td>85.667</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s3/I2</td>
</tr>
<tr>
<td>86.293</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s3/F</td>
</tr>
<tr>
<td>87.102</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>core/m_irom_mod/g_bank[3].tmpb_9_s12/I3</td>
</tr>
<tr>
<td>87.924</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[3].tmpb_9_s12/F</td>
</tr>
<tr>
<td>89.448</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>core/m_irom_mod/g_bank[4].tmpb_9_s2/I0</td>
</tr>
<tr>
<td>90.270</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[4].tmpb_9_s2/F</td>
</tr>
<tr>
<td>91.739</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>core/m_irom_mod/g_bank[4].tmpb_5_s1/I2</td>
</tr>
<tr>
<td>92.365</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">core/m_irom_mod/g_bank[4].tmpb_5_s1/F</td>
</tr>
<tr>
<td>95.452</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.821</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>86.021</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>45</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 36.510, 39.376%; route: 52.751, 56.892%; tC2Q: 3.460, 3.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_intgen.u_delay/ram[0]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>u_tx/gen_intgen.u_delay/ram[0]_0_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C39[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_intgen.u_delay/ram[0]_0_s2/Q</td>
</tr>
<tr>
<td>1.087</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.673</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.956%; tC2Q: 0.333, 58.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C25[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table_din_set_ready_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>core/io_bus/vc/n820_s5/I0</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n820_s5/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table_din_set_ready_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/spi/r_bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/spi/r_bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>core/io_bus/spi/r_bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/spi/r_bit_counter_2_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>core/io_bus/spi/n520_s3/I3</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n520_s3/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/spi/r_bit_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>core/io_bus/spi/r_bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>core/io_bus/spi/r_bit_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_rate_counter_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_rate_counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_6_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C25[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_6_s1/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>core/io_bus/uart_rx/n159_s4/I0</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n159_s4/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_6_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_bit_counter_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_bit_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_3_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C22[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_bit_counter_3_s1/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>core/io_bus/uart_tx/n106_s1/I3</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n106_s1/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_bit_counter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_3_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_rate_counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_rate_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_2_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_2_s1/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>core/io_bus/uart_tx/n114_s1/I3</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n114_s1/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_data.u_data/counter_reg_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_data.u_data/counter_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_tx/gen_data.u_data/counter_reg_5_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>326</td>
<td>R12C44[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_data.u_data/counter_reg_5_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_tx/gen_data.u_data/n48_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_data.u_data/n48_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_data.u_data/counter_reg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_tx/gen_data.u_data/counter_reg_5_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_tx/gen_data.u_data/counter_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/pr_bit_reg_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>u_tx/gen_audio.u_audio/n435_s11/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n435_s11/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/pr_bit_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/request_reg_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/request_reg_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>u_tx/request_reg_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C43[0][A]</td>
<td style=" font-weight:bold;">u_tx/request_reg_s2/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>u_tx/n169_s4/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">u_tx/n169_s4/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" font-weight:bold;">u_tx/request_reg_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>u_tx/request_reg_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>u_tx/request_reg_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/n9_s3/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/u_fifo/n9_s3/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C43[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/n6_s4/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/u_fifo/n6_s4/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/framecount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/framecount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C41[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_3_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_tx/gen_audio.u_audio/n44_s2/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n44_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C42[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_5_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>u_tx/gen_audio.u_audio/n42_s2/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n42_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C41[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_7_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>u_tx/gen_audio.u_audio/n40_s2/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n40_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/counter/r_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/counter/r_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>core/io_bus/counter/r_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>core/io_bus/counter/n229_s2/I0</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/counter/n229_s2/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>core/io_bus/counter/r_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>core/io_bus/counter/r_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/spi/r_sclk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/spi/r_sclk_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>core/io_bus/spi/r_sclk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/spi/r_sclk_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>core/io_bus/spi/n295_s0/I0</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n295_s0/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/spi/r_sclk_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>core/io_bus/spi/r_sclk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>core/io_bus/spi/r_sclk_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C24[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_bit_counter_2_s1/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>core/io_bus/uart_rx/n167_s2/I0</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n167_s2/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_bit_counter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R20C21[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_bit_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>core/io_bus/uart_tx/n16_s5/I0</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n16_s5/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_bit_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_rate_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_rate_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C21[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_4_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>core/io_bus/uart_tx/n92_s2/I2</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n92_s2/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/spi/r_sclk_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/spi/r_sclk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>core/io_bus/spi/r_sclk_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C23[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/spi/r_sclk_s1/Q</td>
</tr>
<tr>
<td>3.010</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>core/io_bus/spi/n296_s3/I0</td>
</tr>
<tr>
<td>3.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n296_s3/F</td>
</tr>
<tr>
<td>3.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/spi/r_sclk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>core/io_bus/spi/r_sclk_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>core/io_bus/spi/r_sclk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_bit_counter_0_s1/Q</td>
</tr>
<tr>
<td>3.010</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>core/io_bus/uart_rx/n169_s2/I0</td>
</tr>
<tr>
<td>3.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n169_s2/F</td>
</tr>
<tr>
<td>3.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_bit_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>946</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/framecount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/framecount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R25C41[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_0_s1/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>u_tx/gen_audio.u_audio/n47_s5/I3</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n47_s5/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_line_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_line_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>core/io_bus/vc/r_line_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R18C26[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_line_counter_2_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>core/io_bus/vc/n2218_s4/I1</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n2218_s4/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_line_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>core/io_bus/vc/r_line_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>core/io_bus/vc/r_line_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_data.u_data/counter_reg_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_data.u_data/counter_reg_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_tx/gen_data.u_data/counter_reg_0_s3/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_data.u_data/counter_reg_0_s3/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_tx/gen_data.u_data/n53_s4/I1</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_data.u_data/n53_s4/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_data.u_data/counter_reg_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_tx/gen_data.u_data/counter_reg_0_s3/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_tx/gen_data.u_data/counter_reg_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_info.u_info/counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_info.u_info/counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>u_tx/gen_info.u_info/counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R13C42[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_info.u_info/counter_reg_0_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>u_tx/gen_info.u_info/n533_s4/I0</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_info.u_info/n533_s4/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_info.u_info/counter_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>u_tx/gen_info.u_info/counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>u_tx/gen_info.u_info/counter_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>core/io_bus/vc/r_pixel_counter_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>core/io_bus/vc/r_pixel_counter_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>core/io_bus/vc/r_pixel_counter_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>core/io_bus/vc/r_pixel_counter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>core/io_bus/vc/r_pixel_counter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>core/io_bus/vc/r_pixel_counter_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>core/io_bus/vc/r_red_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>core/io_bus/vc/r_red_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>core/io_bus/vc/r_red_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/active_reg_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/active_reg_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/active_reg_31_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/vsync_old_reg_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/vsync_old_reg_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/vsync_old_reg_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_audio.u_audio/framecount_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_audio.u_audio/framecount_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_audio.u_audio/framecount_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_audio.u_audio/datacounter_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_audio.u_audio/datacounter_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_audio.u_audio/datacounter_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_audio.u_audio/marker_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_audio.u_audio/marker_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_audio.u_audio/marker_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_audio.u_audio/marker_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_audio.u_audio/marker_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_audio.u_audio/marker_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_audio.u_audio/marker_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_audio.u_audio/marker_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_audio.u_audio/marker_reg_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>946</td>
<td>i_clk</td>
<td>-55.580</td>
<td>0.262</td>
</tr>
<tr>
<td>677</td>
<td>i_clk_dvi</td>
<td>-3.291</td>
<td>0.257</td>
</tr>
<tr>
<td>326</td>
<td>dataenable_sig</td>
<td>-3.291</td>
<td>4.511</td>
</tr>
<tr>
<td>195</td>
<td>w_draw_data_0_5</td>
<td>3.574</td>
<td>3.659</td>
</tr>
<tr>
<td>192</td>
<td>w_draw_col_table_adr_0_4</td>
<td>2.034</td>
<td>2.512</td>
</tr>
<tr>
<td>141</td>
<td>g_bank[0].q_0_13</td>
<td>-52.589</td>
<td>3.313</td>
</tr>
<tr>
<td>137</td>
<td>w_out[0]</td>
<td>-47.243</td>
<td>5.501</td>
</tr>
<tr>
<td>129</td>
<td>m_regfile_ER_init_223</td>
<td>-31.189</td>
<td>5.599</td>
</tr>
<tr>
<td>113</td>
<td>w_instr_raw[10]</td>
<td>-31.101</td>
<td>3.799</td>
</tr>
<tr>
<td>111</td>
<td>w_instr_raw[11]</td>
<td>-30.872</td>
<td>3.627</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C22</td>
<td>93.06%</td>
</tr>
<tr>
<td>R11C20</td>
<td>90.28%</td>
</tr>
<tr>
<td>R11C28</td>
<td>90.28%</td>
</tr>
<tr>
<td>R11C19</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C18</td>
<td>88.89%</td>
</tr>
<tr>
<td>R15C20</td>
<td>88.89%</td>
</tr>
<tr>
<td>R6C44</td>
<td>87.50%</td>
</tr>
<tr>
<td>R9C44</td>
<td>87.50%</td>
</tr>
<tr>
<td>R11C18</td>
<td>87.50%</td>
</tr>
<tr>
<td>R20C22</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {i_clk_27MHz}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
