<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
main.ucf

</twCmdLine><twDesign>main.ncd</twDesign><twDesignPath>main.ncd</twDesignPath><twPCF>main.pcf</twPCF><twPcfPath>main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;K1_1&quot; MAXDELAY = 3 ns;" ScopeName="">NET &quot;K1_3_IBUF&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.426</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.574</twSlack><twNet>K1_3_IBUF</twNet><twDel>2.426</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>0.574</twAbsSlack><twDetNet><twNetDel><twSrc>P21.I</twSrc><twDest>SLICE_X1Y29.BX</twDest><twNetDelInfo twAcc="twRouted">2.426</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;K1_1&quot; MAXDELAY = 3 ns;" ScopeName="">NET &quot;K1_1_IBUF&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.243</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.757</twSlack><twNet>K1_1_IBUF</twNet><twDel>2.243</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>0.757</twAbsSlack><twDetNet><twNetDel><twSrc>P23.I</twSrc><twDest>SLICE_X1Y29.AX</twDest><twNetDelInfo twAcc="twRouted">2.243</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_OSC&quot; = PERIOD &quot;OSC&quot; 50 ns HIGH 50%;" ScopeName="">TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 50 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MAXPERIOD" name="Tpllper_CLKIN" slack="2.630" period="50.000" constraintValue="50.000" deviceLimit="52.630" freqLimit="19.001" physResource="XLXI_2/XLXI_1/pll_base_inst/PLL_ADV/CLKIN1" logResource="XLXI_2/XLXI_1/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MAXPERIOD" name="Tpllper_CLKFB" slack="2.630" period="50.000" constraintValue="50.000" deviceLimit="52.630" freqLimit="19.001" physResource="XLXI_2/XLXI_1/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="XLXI_2/XLXI_1/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y1.CLKFBOUT" clockNet="XLXI_2/XLXI_1/clkfbout"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="3.115" period="4.167" constraintValue="4.167" deviceLimit="1.052" freqLimit="950.570" physResource="XLXI_2/XLXI_1/pll_base_inst/PLL_ADV/CLKOUT1" logResource="XLXI_2/XLXI_1/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="XLXI_2/XLXI_1/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_OSC&quot; = PERIOD &quot;OSC&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_2_XLXI_1_clkout0 = PERIOD TIMEGRP &quot;XLXI_2_XLXI_1_clkout0&quot; TS_OSC / 2         HIGH 50%;</twConstName><twItemCnt>196781410</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1570</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>24.266</twMinPer></twConstHead><twPathRptBanner iPaths="102741" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_1/Register_File/XLXI_30/Q_0 (SLICE_X12Y28.AX), 102741 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.734</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/Register_File/XLXI_30/Q_0</twDest><twTotPathDel>24.000</twTotPathDel><twClkSkew dest = "0.599" src = "0.680">0.081</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/Register_File/XLXI_30/Q_0</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_619&lt;10&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML2/XLXI_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_2&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_473&lt;8&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_1/RDA&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_473&lt;8&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_9/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>XLXI_1/A&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Register_File/XLXN_607&lt;3&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_9/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_81</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_131</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_25/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_131</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/ALUO&lt;8&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_73/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_154</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_230/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y42.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_37&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Shift_Direction_Selector/XLXI_1/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/XLXN_324&lt;9&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Mode_Selector/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_54&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/XLXN_324&lt;9&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Logic_Selector/XLXI_1/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.755</twDelInfo><twComp>XLXI_1/XLXN_1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_60&lt;0&gt;</twComp><twBEL>XLXI_1/Register_Data_Input_Selector/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.056</twDelInfo><twComp>XLXI_1/XLXN_307&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>XLXI_1/Register_File/XLXN_478&lt;2&gt;</twComp><twBEL>XLXI_1/Register_File/XLXI_30/Q_0</twBEL></twPathDel><twLogDel>6.151</twLogDel><twRouteDel>17.849</twRouteDel><twTotDel>24.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">SYS_CLK</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.812</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/Register_File/XLXI_30/Q_0</twDest><twTotPathDel>23.922</twTotPathDel><twClkSkew dest = "0.599" src = "0.680">0.081</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/Register_File/XLXI_30/Q_0</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_472&lt;8&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML4/XLXI_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y35.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_4&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_619&lt;9&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_1/RDA&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_619&lt;9&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_10/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>XLXI_1/A&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Register_File/XLXN_607&lt;3&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_9/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_81</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_131</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_25/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_131</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/ALUO&lt;8&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_73/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_154</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_230/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y42.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_37&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Shift_Direction_Selector/XLXI_1/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/XLXN_324&lt;9&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Mode_Selector/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_54&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/XLXN_324&lt;9&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Logic_Selector/XLXI_1/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.755</twDelInfo><twComp>XLXI_1/XLXN_1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_60&lt;0&gt;</twComp><twBEL>XLXI_1/Register_Data_Input_Selector/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.056</twDelInfo><twComp>XLXI_1/XLXN_307&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>XLXI_1/Register_File/XLXN_478&lt;2&gt;</twComp><twBEL>XLXI_1/Register_File/XLXI_30/Q_0</twBEL></twPathDel><twLogDel>6.151</twLogDel><twRouteDel>17.771</twRouteDel><twTotDel>23.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">SYS_CLK</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.817</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/Register_File/XLXI_30/Q_0</twDest><twTotPathDel>23.862</twTotPathDel><twClkSkew dest = "0.687" src = "0.823">0.136</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/Register_File/XLXI_30/Q_0</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB16_X0Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y24.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.295</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_619&lt;10&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML2/XLXI_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_2&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_473&lt;8&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_1/RDA&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_473&lt;8&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_9/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>XLXI_1/A&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Register_File/XLXN_607&lt;3&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_9/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_81</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_131</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_25/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_131</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/ALUO&lt;8&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_73/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_154</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_230/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y42.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_37&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Shift_Direction_Selector/XLXI_1/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/XLXN_324&lt;9&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Mode_Selector/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_54&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/XLXN_324&lt;9&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Logic_Selector/XLXI_1/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.755</twDelInfo><twComp>XLXI_1/XLXN_1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_60&lt;0&gt;</twComp><twBEL>XLXI_1/Register_Data_Input_Selector/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.056</twDelInfo><twComp>XLXI_1/XLXN_307&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>XLXI_1/Register_File/XLXN_478&lt;2&gt;</twComp><twBEL>XLXI_1/Register_File/XLXI_30/Q_0</twBEL></twPathDel><twLogDel>6.151</twLogDel><twRouteDel>17.711</twRouteDel><twTotDel>23.862</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">SYS_CLK</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="102741" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_1/Register_File/XLXI_32/Q_0 (SLICE_X13Y28.AX), 102741 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.745</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/Register_File/XLXI_32/Q_0</twDest><twTotPathDel>23.989</twTotPathDel><twClkSkew dest = "0.599" src = "0.680">0.081</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/Register_File/XLXI_32/Q_0</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_619&lt;10&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML2/XLXI_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_2&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_473&lt;8&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_1/RDA&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_473&lt;8&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_9/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>XLXI_1/A&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Register_File/XLXN_607&lt;3&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_9/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_81</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_131</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_25/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_131</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/ALUO&lt;8&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_73/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_154</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_230/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y42.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_37&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Shift_Direction_Selector/XLXI_1/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/XLXN_324&lt;9&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Mode_Selector/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_54&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/XLXN_324&lt;9&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Logic_Selector/XLXI_1/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.755</twDelInfo><twComp>XLXI_1/XLXN_1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_60&lt;0&gt;</twComp><twBEL>XLXI_1/Register_Data_Input_Selector/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.016</twDelInfo><twComp>XLXI_1/XLXN_307&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>XLXI_1/Register_File/XLXN_479&lt;3&gt;</twComp><twBEL>XLXI_1/Register_File/XLXI_32/Q_0</twBEL></twPathDel><twLogDel>6.180</twLogDel><twRouteDel>17.809</twRouteDel><twTotDel>23.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">SYS_CLK</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.823</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/Register_File/XLXI_32/Q_0</twDest><twTotPathDel>23.911</twTotPathDel><twClkSkew dest = "0.599" src = "0.680">0.081</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/Register_File/XLXI_32/Q_0</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_472&lt;8&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML4/XLXI_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y35.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_4&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_619&lt;9&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_1/RDA&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_619&lt;9&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_10/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>XLXI_1/A&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Register_File/XLXN_607&lt;3&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_9/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_81</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_131</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_25/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_131</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/ALUO&lt;8&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_73/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_154</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_230/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y42.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_37&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Shift_Direction_Selector/XLXI_1/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/XLXN_324&lt;9&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Mode_Selector/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_54&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/XLXN_324&lt;9&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Logic_Selector/XLXI_1/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.755</twDelInfo><twComp>XLXI_1/XLXN_1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_60&lt;0&gt;</twComp><twBEL>XLXI_1/Register_Data_Input_Selector/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.016</twDelInfo><twComp>XLXI_1/XLXN_307&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>XLXI_1/Register_File/XLXN_479&lt;3&gt;</twComp><twBEL>XLXI_1/Register_File/XLXI_32/Q_0</twBEL></twPathDel><twLogDel>6.180</twLogDel><twRouteDel>17.731</twRouteDel><twTotDel>23.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">SYS_CLK</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.828</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/Register_File/XLXI_32/Q_0</twDest><twTotPathDel>23.851</twTotPathDel><twClkSkew dest = "0.687" src = "0.823">0.136</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/Register_File/XLXI_32/Q_0</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB16_X0Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y24.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.295</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_619&lt;10&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML2/XLXI_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_2&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_473&lt;8&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_1/RDA&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_473&lt;8&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_9/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>XLXI_1/A&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Register_File/XLXN_607&lt;3&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_9/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_81</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_131</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_25/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_131</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/ALUO&lt;8&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_73/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_154</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_230/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y42.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_37&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Shift_Direction_Selector/XLXI_1/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/XLXN_324&lt;9&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Mode_Selector/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_54&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/XLXN_324&lt;9&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Logic_Selector/XLXI_1/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.755</twDelInfo><twComp>XLXI_1/XLXN_1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_60&lt;0&gt;</twComp><twBEL>XLXI_1/Register_Data_Input_Selector/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.016</twDelInfo><twComp>XLXI_1/XLXN_307&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>XLXI_1/Register_File/XLXN_479&lt;3&gt;</twComp><twBEL>XLXI_1/Register_File/XLXI_32/Q_0</twBEL></twPathDel><twLogDel>6.180</twLogDel><twRouteDel>17.671</twRouteDel><twTotDel>23.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">SYS_CLK</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="143743" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_1/Register_File/XLXI_10/Q_2 (SLICE_X12Y32.CX), 143743 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.787</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/Register_File/XLXI_10/Q_2</twDest><twTotPathDel>23.946</twTotPathDel><twClkSkew dest = "0.691" src = "0.773">0.082</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/Register_File/XLXI_10/Q_2</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_619&lt;10&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML2/XLXI_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_2&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_473&lt;8&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_1/RDA&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_473&lt;8&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_9/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>XLXI_1/A&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Register_File/XLXN_607&lt;3&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_9/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_81</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_85</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_23/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.668</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_133</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_121</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_67/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_121</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_121</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_232/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_37&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_121</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Shift_Direction_Selector/XLXI_3/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_53&lt;2&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Mode_Selector/XLXI_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_54&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_53&lt;2&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Logic_Selector/XLXI_3/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.604</twDelInfo><twComp>XLXI_1/ALUO&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>XLXI_1/Register_File/XLXN_471&lt;3&gt;</twComp><twBEL>XLXI_1/Register_Data_Input_Selector/XLXI_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.CX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.729</twDelInfo><twComp>XLXI_1/XLXN_307&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>XLXI_1/Register_File/XLXN_610&lt;2&gt;</twComp><twBEL>XLXI_1/Register_File/XLXI_10/Q_2</twBEL></twPathDel><twLogDel>6.166</twLogDel><twRouteDel>17.780</twRouteDel><twTotDel>23.946</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">SYS_CLK</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.865</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/Register_File/XLXI_10/Q_2</twDest><twTotPathDel>23.868</twTotPathDel><twClkSkew dest = "0.691" src = "0.773">0.082</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/Register_File/XLXI_10/Q_2</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_472&lt;8&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML4/XLXI_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y35.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_4&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_619&lt;9&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_1/RDA&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_619&lt;9&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_10/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>XLXI_1/A&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Register_File/XLXN_607&lt;3&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_9/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_81</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_85</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_23/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.668</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_133</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_121</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_67/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_121</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_121</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_232/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_37&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_121</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Shift_Direction_Selector/XLXI_3/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_53&lt;2&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Mode_Selector/XLXI_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_54&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_53&lt;2&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Logic_Selector/XLXI_3/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.604</twDelInfo><twComp>XLXI_1/ALUO&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>XLXI_1/Register_File/XLXN_471&lt;3&gt;</twComp><twBEL>XLXI_1/Register_Data_Input_Selector/XLXI_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.CX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.729</twDelInfo><twComp>XLXI_1/XLXN_307&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>XLXI_1/Register_File/XLXN_610&lt;2&gt;</twComp><twBEL>XLXI_1/Register_File/XLXI_10/Q_2</twBEL></twPathDel><twLogDel>6.166</twLogDel><twRouteDel>17.702</twRouteDel><twTotDel>23.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">SYS_CLK</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.880</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/Register_File/XLXI_10/Q_2</twDest><twTotPathDel>23.808</twTotPathDel><twClkSkew dest = "0.603" src = "0.730">0.127</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/Register_File/XLXI_10/Q_2</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB16_X0Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y24.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.295</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_619&lt;10&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML2/XLXI_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_2&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_473&lt;8&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_1/RDA&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_473&lt;8&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_9/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>XLXI_1/A&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Register_File/XLXN_607&lt;3&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_9/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_81</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_85</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_23/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.668</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_133</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_121</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_67/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_121</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_121</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXI_232/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_37&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/Right_Shift/XLXN_121</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Shift_Direction_Selector/XLXI_3/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_56&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_53&lt;2&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Mode_Selector/XLXI_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_54&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Arithmetic_Logic_Unit/XLXN_53&lt;2&gt;</twComp><twBEL>XLXI_1/Arithmetic_Logic_Unit/Arithmetic_Logic_Selector/XLXI_3/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.604</twDelInfo><twComp>XLXI_1/ALUO&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>XLXI_1/Register_File/XLXN_471&lt;3&gt;</twComp><twBEL>XLXI_1/Register_Data_Input_Selector/XLXI_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.CX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.729</twDelInfo><twComp>XLXI_1/XLXN_307&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>XLXI_1/Register_File/XLXN_610&lt;2&gt;</twComp><twBEL>XLXI_1/Register_File/XLXI_10/Q_2</twBEL></twPathDel><twLogDel>6.166</twLogDel><twRouteDel>17.642</twRouteDel><twTotDel>23.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">SYS_CLK</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_2_XLXI_1_clkout0 = PERIOD TIMEGRP &quot;XLXI_2_XLXI_1_clkout0&quot; TS_OSC / 2
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_1/XLXI_263/XLXI_61/Q_2 (SLICE_X14Y54.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">XLXI_1/XLXI_263/XLXI_5/Q_2</twSrc><twDest BELType="FF">XLXI_1/XLXI_263/XLXI_61/Q_2</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1/XLXI_263/XLXI_5/Q_2</twSrc><twDest BELType='FF'>XLXI_1/XLXI_263/XLXI_61/Q_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">SYS_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>XLXI_1/XLXI_263/XLXN_141&lt;3&gt;</twComp><twBEL>XLXI_1/XLXI_263/XLXI_5/Q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>XLXI_1/XLXI_263/XLXN_141&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>XLXI_1/XLXI_263/XLXN_141&lt;3&gt;</twComp><twBEL>XLXI_1/XLXI_263/XLXN_141&lt;2&gt;_rt</twBEL><twBEL>XLXI_1/XLXI_263/XLXI_61/Q_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">SYS_CLK</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_1/XLXI_263/XLXI_61/Q_1 (SLICE_X14Y54.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">XLXI_1/XLXI_263/XLXI_5/Q_1</twSrc><twDest BELType="FF">XLXI_1/XLXI_263/XLXI_61/Q_1</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1/XLXI_263/XLXI_5/Q_1</twSrc><twDest BELType='FF'>XLXI_1/XLXI_263/XLXI_61/Q_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">SYS_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>XLXI_1/XLXI_263/XLXN_141&lt;3&gt;</twComp><twBEL>XLXI_1/XLXI_263/XLXI_5/Q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>XLXI_1/XLXI_263/XLXN_141&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>XLXI_1/XLXI_263/XLXN_141&lt;3&gt;</twComp><twBEL>XLXI_1/XLXI_263/XLXN_141&lt;1&gt;_rt</twBEL><twBEL>XLXI_1/XLXI_263/XLXI_61/Q_1</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">SYS_CLK</twDestClk><twPctLog>81.9</twPctLog><twPctRoute>18.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_1/XLXI_263/XLXI_75/Q_2 (SLICE_X6Y57.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.433</twSlack><twSrc BELType="FF">XLXI_1/XLXI_263/XLXI_23/Q_2</twSrc><twDest BELType="FF">XLXI_1/XLXI_263/XLXI_75/Q_2</twDest><twTotPathDel>0.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1/XLXI_263/XLXI_23/Q_2</twSrc><twDest BELType='FF'>XLXI_1/XLXI_263/XLXI_75/Q_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">SYS_CLK</twSrcClk><twPathDel><twSite>SLICE_X7Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>XLXI_1/XLXI_263/XLXN_157&lt;3&gt;</twComp><twBEL>XLXI_1/XLXI_263/XLXI_23/Q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.187</twDelInfo><twComp>XLXI_1/XLXI_263/XLXN_157&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>XLXI_1/XLXI_263/XLXN_78&lt;3&gt;</twComp><twBEL>XLXI_1/XLXI_263/XLXI_75/Q_2</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.187</twRouteDel><twTotDel>0.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">SYS_CLK</twDestClk><twPctLog>56.8</twPctLog><twPctRoute>43.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_2_XLXI_1_clkout0 = PERIOD TIMEGRP &quot;XLXI_2_XLXI_1_clkout0&quot; TS_OSC / 2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.430" period="25.000" constraintValue="25.000" deviceLimit="3.570" freqLimit="280.112" physResource="XLXI_1/XLXI_265/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="XLXI_1/XLXI_265/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y0.CLKA" clockNet="SYS_CLK"/><twPinLimit anchorID="39" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.430" period="25.000" constraintValue="25.000" deviceLimit="3.570" freqLimit="280.112" physResource="XLXI_1/XLXI_265/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="XLXI_1/XLXI_265/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y2.CLKA" clockNet="SYS_CLK"/><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.430" period="25.000" constraintValue="25.000" deviceLimit="3.570" freqLimit="280.112" physResource="XLXI_1/XLXI_265/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="XLXI_1/XLXI_265/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y26.CLKA" clockNet="SYS_CLK"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_OSC&quot; = PERIOD &quot;OSC&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_2_XLXI_1_clkout1 = PERIOD TIMEGRP &quot;XLXI_2_XLXI_1_clkout1&quot; TS_OSC / 12         HIGH 50%;</twConstName><twItemCnt>29571</twItemCnt><twErrCntSetup>30</twErrCntSetup><twErrCntEndPt>30</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>119</twEndPtCnt><twPathErrCnt>29422</twPathErrCnt><twMinPer>12.384</twMinPer></twConstHead><twPathRptBanner iPaths="3014" iCriticalPaths="3012" sType="EndPoint">Paths for end point XLXI_1/GFX_Instruction_Transmitter/XLXI_13 (SLICE_X15Y31.D6), 3014 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.218</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_13</twDest><twTotPathDel>11.362</twTotPathDel><twClkSkew dest = "1.456" src = "2.173">0.717</twClkSkew><twDelConst>4.166</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_13</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_475&lt;3&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML3/XLXI_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Register_File/XLXN_478&lt;1&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>XLXI_1/RDA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Register_File/XLXN_478&lt;1&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_2/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y31.D6</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>XLXI_1/A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_1/GFX_Instruction_Transmitter/XLXN_34</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_12/Mmux_O11</twBEL><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_13</twBEL></twPathDel><twLogDel>4.463</twLogDel><twRouteDel>6.899</twRouteDel><twTotDel>11.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">XLXN_2</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.130</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_13</twDest><twTotPathDel>11.224</twTotPathDel><twClkSkew dest = "1.456" src = "2.223">0.767</twClkSkew><twDelConst>4.166</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_13</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y24.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.295</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_475&lt;3&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML3/XLXI_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Register_File/XLXN_478&lt;1&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>XLXI_1/RDA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Register_File/XLXN_478&lt;1&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_2/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y31.D6</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>XLXI_1/A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_1/GFX_Instruction_Transmitter/XLXN_34</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_12/Mmux_O11</twBEL><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_13</twBEL></twPathDel><twLogDel>4.463</twLogDel><twRouteDel>6.761</twRouteDel><twTotDel>11.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">XLXN_2</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.989</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_13</twDest><twTotPathDel>11.147</twTotPathDel><twClkSkew dest = "1.456" src = "2.159">0.703</twClkSkew><twDelConst>4.166</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_13</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y22.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y22.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.218</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_475&lt;3&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML3/XLXI_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Register_File/XLXN_478&lt;1&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>XLXI_1/RDA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Register_File/XLXN_478&lt;1&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_2/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y31.D6</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>XLXI_1/A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_1/GFX_Instruction_Transmitter/XLXN_34</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_12/Mmux_O11</twBEL><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_13</twBEL></twPathDel><twLogDel>4.463</twLogDel><twRouteDel>6.684</twRouteDel><twTotDel>11.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">XLXN_2</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3029" iCriticalPaths="3029" sType="EndPoint">Paths for end point XLXI_1/GFX_Instruction_Transmitter/XLXI_15 (SLICE_X13Y30.D5), 3029 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.164</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_15</twDest><twTotPathDel>11.307</twTotPathDel><twClkSkew dest = "1.455" src = "2.173">0.718</twClkSkew><twDelConst>4.166</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_475&lt;3&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML3/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_3&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_475&lt;3&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_1/RDA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_475&lt;3&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_1/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>XLXI_1/A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_1/GFX_Instruction_Transmitter/XLXN_39</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_14/Mmux_O11</twBEL><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_15</twBEL></twPathDel><twLogDel>4.473</twLogDel><twRouteDel>6.834</twRouteDel><twTotDel>11.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">XLXN_2</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.121</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_15</twDest><twTotPathDel>11.264</twTotPathDel><twClkSkew dest = "1.455" src = "2.173">0.718</twClkSkew><twDelConst>4.166</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.D4</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Register_File/XLXN_478&lt;1&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML1/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_475&lt;3&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_1/RDA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_475&lt;3&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_1/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>XLXI_1/A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_1/GFX_Instruction_Transmitter/XLXN_39</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_14/Mmux_O11</twBEL><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_15</twBEL></twPathDel><twLogDel>4.468</twLogDel><twRouteDel>6.796</twRouteDel><twTotDel>11.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">XLXN_2</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.076</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_15</twDest><twTotPathDel>11.169</twTotPathDel><twClkSkew dest = "1.455" src = "2.223">0.768</twClkSkew><twDelConst>4.166</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y24.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.295</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_475&lt;3&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML3/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_3&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_475&lt;3&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_1/RDA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_475&lt;3&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_1/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>XLXI_1/A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_1/GFX_Instruction_Transmitter/XLXN_39</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_14/Mmux_O11</twBEL><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_15</twBEL></twPathDel><twLogDel>4.473</twLogDel><twRouteDel>6.696</twRouteDel><twTotDel>11.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">XLXN_2</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2959" iCriticalPaths="2959" sType="EndPoint">Paths for end point XLXI_1/GFX_Instruction_Transmitter/XLXI_3 (SLICE_X14Y34.C6), 2959 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.114</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_3</twDest><twTotPathDel>11.257</twTotPathDel><twClkSkew dest = "1.455" src = "2.173">0.718</twClkSkew><twDelConst>4.166</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_3</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Register_File/XLXN_618&lt;7&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML2/XLXI_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Register_File/XLXN_494&lt;7&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>XLXI_1/RDA&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Register_File/XLXN_494&lt;7&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_7/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>XLXI_1/A&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>XLXI_1/GFX_Instruction_Transmitter/XLXN_14</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_2/Mmux_O11</twBEL><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_3</twBEL></twPathDel><twLogDel>4.434</twLogDel><twRouteDel>6.823</twRouteDel><twTotDel>11.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">XLXN_2</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.026</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_3</twDest><twTotPathDel>11.119</twTotPathDel><twClkSkew dest = "1.455" src = "2.223">0.768</twClkSkew><twDelConst>4.166</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_3</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y24.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.295</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Register_File/XLXN_618&lt;7&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML2/XLXI_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Register_File/XLXN_494&lt;7&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>XLXI_1/RDA&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Register_File/XLXN_494&lt;7&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_7/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>XLXI_1/A&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>XLXI_1/GFX_Instruction_Transmitter/XLXN_14</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_2/Mmux_O11</twBEL><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_3</twBEL></twPathDel><twLogDel>4.434</twLogDel><twRouteDel>6.685</twRouteDel><twTotDel>11.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">XLXN_2</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.885</twSlack><twSrc BELType="RAM">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_3</twDest><twTotPathDel>11.042</twTotPathDel><twClkSkew dest = "1.455" src = "2.159">0.704</twClkSkew><twDelConst>4.166</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_3</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y22.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y22.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.218</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/XLXN_30&lt;9&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux16</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>XLXI_1/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_1/Register_File/XLXN_608&lt;5&gt;</twComp><twBEL>XLXI_1/Instruction_Decode_Unit/A_Data_Selector/XLXI_1/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>XLXI_1/XLXN_30&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Register_File/XLXN_618&lt;7&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/ML2/XLXI_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>XLXI_1/Register_File/Output_1_Data_Selector/XLXN_2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Register_File/XLXN_494&lt;7&gt;</twComp><twBEL>XLXI_1/Register_File/Output_1_Data_Selector/MH1/XLXI_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>XLXI_1/RDA&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>XLXI_1/Register_File/XLXN_494&lt;7&gt;</twComp><twBEL>XLXI_1/A_IMM_REG_Selector/XLXI_7/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>XLXI_1/A&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>XLXI_1/GFX_Instruction_Transmitter/XLXN_14</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_2/Mmux_O11</twBEL><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_3</twBEL></twPathDel><twLogDel>4.434</twLogDel><twRouteDel>6.608</twRouteDel><twTotDel>11.042</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">XLXN_2</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_2_XLXI_1_clkout1 = PERIOD TIMEGRP &quot;XLXI_2_XLXI_1_clkout1&quot; TS_OSC / 12
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_1/GFX_Instruction_Transmitter/XLXI_66 (SLICE_X18Y31.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.199</twSlack><twSrc BELType="FF">XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_66</twDest><twTotPathDel>0.829</twTotPathDel><twClkSkew dest = "1.004" src = "0.679">-0.325</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.363" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_66</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">0.439</twDelInfo><twComp>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>XLXI_1/GFX_Instruction_Transmitter/XLXN_197</twComp><twBEL>XLXI_1/XLXI_264/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux203</twBEL><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_66</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.439</twRouteDel><twTotDel>0.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_1/GFX_Instruction_Transmitter/XLXI_100 (SLICE_X18Y53.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_100</twSrc><twDest BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_100</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_100</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_100</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X18Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>XLXI_1/GFX_Instruction_Transmitter/TXC2</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_100</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>XLXI_1/GFX_Instruction_Transmitter/TXC1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>XLXI_1/GFX_Instruction_Transmitter/TXC2</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_101</twBEL><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_100</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_1/GFX_Instruction_Transmitter/XLXI_107/COUNT_2 (SLICE_X17Y36.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.428</twSlack><twSrc BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_107/COUNT_1</twSrc><twDest BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_107/COUNT_2</twDest><twTotPathDel>0.428</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_107/COUNT_1</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_107/COUNT_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X17Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>XLXI_1/GFX_Instruction_Transmitter/XLXI_107/COUNT&lt;1&gt;</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_107/COUNT_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>XLXI_1/GFX_Instruction_Transmitter/XLXI_107/COUNT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y36.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>XLXI_1/GFX_Instruction_Transmitter/XLXI_107/COUNT&lt;1&gt;</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_107/Result&lt;2&gt;1</twBEL><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_107/COUNT_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.075</twRouteDel><twTotDel>0.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twDestClk><twPctLog>82.5</twPctLog><twPctRoute>17.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_2_XLXI_1_clkout1 = PERIOD TIMEGRP &quot;XLXI_2_XLXI_1_clkout1&quot; TS_OSC / 12
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Tbcper_I" slack="1.500" period="4.166" constraintValue="4.166" deviceLimit="2.666" freqLimit="375.094" physResource="XLXI_2/XLXI_1/clkout2_buf/I0" logResource="XLXI_2/XLXI_1/clkout2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="XLXI_2/XLXI_1/clkout1"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tcp" slack="3.686" period="4.166" constraintValue="4.166" deviceLimit="0.480" freqLimit="2083.333" physResource="XLXI_1/GFX_Instruction_Transmitter/XLXN_74/CLK" logResource="XLXI_1/GFX_Instruction_Transmitter/XLXI_78/CK" locationPin="SLICE_X8Y29.CLK" clockNet="XLXN_2"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tcp" slack="3.686" period="4.166" constraintValue="4.166" deviceLimit="0.480" freqLimit="2083.333" physResource="XLXI_1/GFX_Instruction_Transmitter/XLXN_74/CLK" logResource="XLXI_1/GFX_Instruction_Transmitter/XLXI_29/CK" locationPin="SLICE_X8Y29.CLK" clockNet="XLXN_2"/></twPinLimitRpt></twConst><twConst anchorID="70" twConstType="OFFSETOUTDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;K5_1&quot; OFFSET = OUT 10 ns AFTER &quot;OSC&quot; RISING;" ScopeName="">COMP &quot;K5_1&quot; OFFSET = OUT 10 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.399</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K5_1 (P121.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstOffOut anchorID="72" twDataPathType="twDataPathMaxDelay"><twSlack>2.601</twSlack><twSrc BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_105</twSrc><twDest BELType="PAD">K5_1</twDest><twClkDel>2.004</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>XLXN_82</twClkDest><twDataDel>4.994</twDataDel><twDataSrc>XLXN_82</twDataSrc><twDataDest>K5_1</twDataDest><twOff>10.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K5_1</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.266" fPhaseErr="0.266" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.401</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_105</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>XLXI_2/XLXI_1/clkin1_buf</twBEL><twBEL>ProtoComp39.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>XLXI_2/XLXI_1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.593</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>XLXI_2/XLXI_1/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_2/XLXI_1/clkout2_buf</twComp><twBEL>XLXI_2/XLXI_1/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>XLXN_2</twComp></twPathDel><twLogDel>-3.637</twLogDel><twRouteDel>5.641</twRouteDel><twTotDel>2.004</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_105</twSrc><twDest BELType='PAD'>K5_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X19Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>XLXN_82</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_105</twBEL></twPathDel><twPathDel><twSite>P121.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.682</twDelInfo><twComp>XLXN_76</twComp></twPathDel><twPathDel><twSite>P121.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>K5_1</twComp><twBEL>XLXI_32/OBUFDS</twBEL><twBEL>K5_1</twBEL></twPathDel><twLogDel>2.312</twLogDel><twRouteDel>2.682</twRouteDel><twTotDel>4.994</twTotDel><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;K5_1&quot; OFFSET = OUT 10 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K5_1 (P121.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstOffOut anchorID="74" twDataPathType="twDataPathMinDelay"><twSlack>2.576</twSlack><twSrc BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_105</twSrc><twDest BELType="PAD">K5_1</twDest><twClkDel>0.880</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>XLXN_82</twClkDest><twDataDel>2.097</twDataDel><twDataSrc>XLXN_82</twDataSrc><twDataDest>K5_1</twDataDest><twOff>10.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K5_1</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.266" fPhaseErr="0.266" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.401</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_105</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>XLXI_2/XLXI_1/clkin1_buf</twBEL><twBEL>ProtoComp39.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>XLXI_2/XLXI_1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.230</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>XLXI_2/XLXI_1/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_2/XLXI_1/clkout2_buf</twComp><twBEL>XLXI_2/XLXI_1/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>XLXN_2</twComp></twPathDel><twLogDel>-1.286</twLogDel><twRouteDel>2.166</twRouteDel><twTotDel>0.880</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_105</twSrc><twDest BELType='PAD'>K5_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X19Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>XLXN_82</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_105</twBEL></twPathDel><twPathDel><twSite>P121.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>XLXN_76</twComp></twPathDel><twPathDel><twSite>P121.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>K5_1</twComp><twBEL>XLXI_32/OBUFDS</twBEL><twBEL>K5_1</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>1.294</twRouteDel><twTotDel>2.097</twTotDel><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="75" twConstType="OFFSETOUTDELAY" ><twConstHead uID="7"><twConstName UCFConstName="NET &quot;K5_9&quot; OFFSET = OUT 10 ns AFTER &quot;OSC&quot; RISING;" ScopeName="">COMP &quot;K5_9&quot; OFFSET = OUT 10 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.983</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K5_9 (P117.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstOffOut anchorID="77" twDataPathType="twDataPathMaxDelay"><twSlack>2.017</twSlack><twSrc BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_259</twSrc><twDest BELType="PAD">K5_9</twDest><twClkDel>2.004</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>XLXN_82</twClkDest><twDataDel>5.578</twDataDel><twDataSrc>XLXN_82</twDataSrc><twDataDest>K5_9</twDataDest><twOff>10.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K5_9</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.266" fPhaseErr="0.266" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.401</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_259</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>XLXI_2/XLXI_1/clkin1_buf</twBEL><twBEL>ProtoComp39.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>XLXI_2/XLXI_1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.593</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>XLXI_2/XLXI_1/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_2/XLXI_1/clkout2_buf</twComp><twBEL>XLXI_2/XLXI_1/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>XLXN_2</twComp></twPathDel><twLogDel>-3.637</twLogDel><twRouteDel>5.641</twRouteDel><twTotDel>2.004</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_259</twSrc><twDest BELType='PAD'>K5_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X19Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>XLXN_82</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_259</twBEL></twPathDel><twPathDel><twSite>P117.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.266</twDelInfo><twComp>XLXN_80</twComp></twPathDel><twPathDel><twSite>P117.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>K5_9</twComp><twBEL>XLXI_34/OBUFDS</twBEL><twBEL>K5_9</twBEL></twPathDel><twLogDel>2.312</twLogDel><twRouteDel>3.266</twRouteDel><twTotDel>5.578</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;K5_9&quot; OFFSET = OUT 10 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K5_9 (P117.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstOffOut anchorID="79" twDataPathType="twDataPathMinDelay"><twSlack>2.964</twSlack><twSrc BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_259</twSrc><twDest BELType="PAD">K5_9</twDest><twClkDel>0.880</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>XLXN_82</twClkDest><twDataDel>2.485</twDataDel><twDataSrc>XLXN_82</twDataSrc><twDataDest>K5_9</twDataDest><twOff>10.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K5_9</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.266" fPhaseErr="0.266" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.401</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_259</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>XLXI_2/XLXI_1/clkin1_buf</twBEL><twBEL>ProtoComp39.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>XLXI_2/XLXI_1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.230</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>XLXI_2/XLXI_1/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_2/XLXI_1/clkout2_buf</twComp><twBEL>XLXI_2/XLXI_1/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>XLXN_2</twComp></twPathDel><twLogDel>-1.286</twLogDel><twRouteDel>2.166</twRouteDel><twTotDel>0.880</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_259</twSrc><twDest BELType='PAD'>K5_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X19Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>XLXN_82</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_259</twBEL></twPathDel><twPathDel><twSite>P117.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>XLXN_80</twComp></twPathDel><twPathDel><twSite>P117.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>K5_9</twComp><twBEL>XLXI_34/OBUFDS</twBEL><twBEL>K5_9</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>1.682</twRouteDel><twTotDel>2.485</twTotDel><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="80" twConstType="OFFSETOUTDELAY" ><twConstHead uID="8"><twConstName UCFConstName="NET &quot;K5_5&quot; OFFSET = OUT 8 ns AFTER &quot;OSC&quot; RISING;" ScopeName="">COMP &quot;K5_5&quot; OFFSET = OUT 8 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.979</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K5_5 (P119.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstOffOut anchorID="82" twDataPathType="twDataPathMaxDelay"><twSlack>0.021</twSlack><twSrc BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_106</twSrc><twDest BELType="PAD">K5_5</twDest><twClkDel>2.004</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>XLXN_82</twClkDest><twDataDel>5.574</twDataDel><twDataSrc>XLXN_82</twDataSrc><twDataDest>K5_5</twDataDest><twOff>8.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K5_5</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.266" fPhaseErr="0.266" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.401</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_106</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>XLXI_2/XLXI_1/clkin1_buf</twBEL><twBEL>ProtoComp39.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>XLXI_2/XLXI_1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.593</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>XLXI_2/XLXI_1/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_2/XLXI_1/clkout2_buf</twComp><twBEL>XLXI_2/XLXI_1/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>XLXN_2</twComp></twPathDel><twLogDel>-3.637</twLogDel><twRouteDel>5.641</twRouteDel><twTotDel>2.004</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_106</twSrc><twDest BELType='PAD'>K5_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X19Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>XLXN_82</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_106</twBEL></twPathDel><twPathDel><twSite>P119.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.262</twDelInfo><twComp>XLXN_78</twComp></twPathDel><twPathDel><twSite>P119.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>K5_5</twComp><twBEL>XLXI_33/OBUFDS</twBEL><twBEL>K5_5</twBEL></twPathDel><twLogDel>2.312</twLogDel><twRouteDel>3.262</twRouteDel><twTotDel>5.574</twTotDel><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;K5_5&quot; OFFSET = OUT 8 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K5_5 (P119.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstOffOut anchorID="84" twDataPathType="twDataPathMinDelay"><twSlack>2.940</twSlack><twSrc BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_106</twSrc><twDest BELType="PAD">K5_5</twDest><twClkDel>0.880</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>XLXN_82</twClkDest><twDataDel>2.461</twDataDel><twDataSrc>XLXN_82</twDataSrc><twDataDest>K5_5</twDataDest><twOff>8.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K5_5</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.266" fPhaseErr="0.266" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.401</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_106</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>XLXI_2/XLXI_1/clkin1_buf</twBEL><twBEL>ProtoComp39.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>XLXI_2/XLXI_1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.230</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>XLXI_2/XLXI_1/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_2/XLXI_1/clkout2_buf</twComp><twBEL>XLXI_2/XLXI_1/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>XLXN_2</twComp></twPathDel><twLogDel>-1.286</twLogDel><twRouteDel>2.166</twRouteDel><twTotDel>0.880</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_106</twSrc><twDest BELType='PAD'>K5_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X19Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>XLXN_82</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_106</twBEL></twPathDel><twPathDel><twSite>P119.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>XLXN_78</twComp></twPathDel><twPathDel><twSite>P119.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>K5_5</twComp><twBEL>XLXI_33/OBUFDS</twBEL><twBEL>K5_5</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>1.658</twRouteDel><twTotDel>2.461</twTotDel><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="85" twConstType="OFFSETOUTDELAY" ><twConstHead uID="9"><twConstName UCFConstName="NET &quot;K5_13&quot; OFFSET = OUT 8 ns AFTER &quot;OSC&quot; RISING;" ScopeName="">COMP &quot;K5_13&quot; OFFSET = OUT 8 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.877</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K5_13 (P115.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstOffOut anchorID="87" twDataPathType="twDataPathMaxDelay"><twSlack>0.123</twSlack><twSrc BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_257</twSrc><twDest BELType="PAD">K5_13</twDest><twClkDel>2.004</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>XLXN_82</twClkDest><twDataDel>5.472</twDataDel><twDataSrc>XLXN_82</twDataSrc><twDataDest>K5_13</twDataDest><twOff>8.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K5_13</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.266" fPhaseErr="0.266" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.401</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_257</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>XLXI_2/XLXI_1/clkin1_buf</twBEL><twBEL>ProtoComp39.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>XLXI_2/XLXI_1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.593</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>XLXI_2/XLXI_1/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_2/XLXI_1/clkout2_buf</twComp><twBEL>XLXI_2/XLXI_1/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>XLXN_2</twComp></twPathDel><twLogDel>-3.637</twLogDel><twRouteDel>5.641</twRouteDel><twTotDel>2.004</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_257</twSrc><twDest BELType='PAD'>K5_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X19Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>XLXN_82</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_257</twBEL></twPathDel><twPathDel><twSite>P115.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.160</twDelInfo><twComp>XLXN_82</twComp></twPathDel><twPathDel><twSite>P115.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>K5_13</twComp><twBEL>XLXI_35/OBUFDS</twBEL><twBEL>K5_13</twBEL></twPathDel><twLogDel>2.312</twLogDel><twRouteDel>3.160</twRouteDel><twTotDel>5.472</twTotDel><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;K5_13&quot; OFFSET = OUT 8 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K5_13 (P115.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstOffOut anchorID="89" twDataPathType="twDataPathMinDelay"><twSlack>2.867</twSlack><twSrc BELType="FF">XLXI_1/GFX_Instruction_Transmitter/XLXI_257</twSrc><twDest BELType="PAD">K5_13</twDest><twClkDel>0.880</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>XLXN_82</twClkDest><twDataDel>2.388</twDataDel><twDataSrc>XLXN_82</twDataSrc><twDataDest>K5_13</twDataDest><twOff>8.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K5_13</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.266" fPhaseErr="0.266" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.401</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_257</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>XLXI_2/XLXI_1/clkin1_buf</twBEL><twBEL>ProtoComp39.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>XLXI_2/XLXI_1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.230</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>XLXI_2/XLXI_1/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_2/XLXI_1/clkout2_buf</twComp><twBEL>XLXI_2/XLXI_1/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>XLXN_2</twComp></twPathDel><twLogDel>-1.286</twLogDel><twRouteDel>2.166</twRouteDel><twTotDel>0.880</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1/GFX_Instruction_Transmitter/XLXI_257</twSrc><twDest BELType='PAD'>K5_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X19Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>XLXN_82</twComp><twBEL>XLXI_1/GFX_Instruction_Transmitter/XLXI_257</twBEL></twPathDel><twPathDel><twSite>P115.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>XLXN_82</twComp></twPathDel><twPathDel><twSite>P115.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>K5_13</twComp><twBEL>XLXI_35/OBUFDS</twBEL><twBEL>K5_13</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>1.585</twRouteDel><twTotDel>2.388</twTotDel><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="3" anchorID="90"><twConstRollup name="TS_OSC" fullName="TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 50 ns HIGH 50%;" type="origin" depth="0" requirement="50.000" prefType="period" actual="20.000" actualRollup="148.608" errors="0" errorRollup="30" items="0" itemsRollup="196810981"/><twConstRollup name="TS_XLXI_2_XLXI_1_clkout0" fullName="TS_XLXI_2_XLXI_1_clkout0 = PERIOD TIMEGRP &quot;XLXI_2_XLXI_1_clkout0&quot; TS_OSC / 2         HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="24.266" actualRollup="N/A" errors="0" errorRollup="0" items="196781410" itemsRollup="0"/><twConstRollup name="TS_XLXI_2_XLXI_1_clkout1" fullName="TS_XLXI_2_XLXI_1_clkout1 = PERIOD TIMEGRP &quot;XLXI_2_XLXI_1_clkout1&quot; TS_OSC / 12         HIGH 50%;" type="child" depth="1" requirement="4.167" prefType="period" actual="12.384" actualRollup="N/A" errors="30" errorRollup="0" items="29571" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="91">1</twUnmetConstCnt><twDataSheet anchorID="92" twNameLen="15"><twClk2OutList anchorID="93" twDestWidth="5" twPhaseWidth="6"><twSrc>OSC</twSrc><twClk2Out  twOutPad = "K5_1" twMinTime = "2.576" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.399" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="XLXN_2" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "K5_5" twMinTime = "2.940" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.979" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="XLXN_2" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "K5_9" twMinTime = "2.964" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.983" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="XLXN_2" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "K5_13" twMinTime = "2.867" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.877" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="XLXN_2" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="94" twDestWidth="3"><twDest>OSC</twDest><twClk2SU><twSrc>OSC</twSrc><twRiseRise>24.266</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable anchorID="95" twDestWidth="4" twMinSlack="2.601" twMaxSlack="2.601" twRelSkew="0.000" ><twConstName>COMP &quot;K5_1&quot; OFFSET = OUT 10 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "K5_1" twSlack = "7.399" twMaxDelayCrnr="f" twMinDelay = "2.576" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="96" twDestWidth="4" twMinSlack="2.017" twMaxSlack="2.017" twRelSkew="0.000" ><twConstName>COMP &quot;K5_9&quot; OFFSET = OUT 10 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "K5_9" twSlack = "7.983" twMaxDelayCrnr="f" twMinDelay = "2.964" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="97" twDestWidth="4" twMinSlack="0.021" twMaxSlack="0.021" twRelSkew="0.000" ><twConstName>COMP &quot;K5_5&quot; OFFSET = OUT 8 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "K5_5" twSlack = "7.979" twMaxDelayCrnr="f" twMinDelay = "2.940" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="98" twDestWidth="5" twMinSlack="0.123" twMaxSlack="0.123" twRelSkew="0.000" ><twConstName>COMP &quot;K5_13&quot; OFFSET = OUT 8 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "K5_13" twSlack = "7.877" twMaxDelayCrnr="f" twMinDelay = "2.867" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="99"><twErrCnt>30</twErrCnt><twScore>181382</twScore><twSetupScore>181382</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>196810985</twPathCnt><twNetCnt>2</twNetCnt><twConnCnt>5184</twConnCnt></twConstCov><twStats anchorID="100"><twMinPer>24.266</twMinPer><twFootnote number="1" /><twMaxFreq>41.210</twMaxFreq><twMaxNetDel>2.426</twMaxNetDel><twMinOutAfterClk>7.983</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov 11 00:38:38 2024 </twTimestamp></twFoot><twClientInfo anchorID="101"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4609 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
