
*** Running vivado
    with args -log design_1_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/Documents/HLS/Final/Final/Final/QOI/QOI'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_top_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31304
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1667.008 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_0' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_qoi_encoded_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_qoi_encoded_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_qoi_encoded_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_qoi_encoded_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encoded_bits_V_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encoded_bits_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encoded_bits_V_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encoded_bits_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encoded_LLRs_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encoded_LLRs_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encoded_LLRs_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encoded_LLRs_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_decoded_RAM_1WNR_AUTO_1R1W' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decoded_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_decoded_RAM_1WNR_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decoded_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_qoi_encode' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_qoi_encode.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_qoi_encode_index_mem_V_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_qoi_encode_index_mem_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_qoi_encode_index_mem_V_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_qoi_encode_index_mem_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_qoi_encode_Pipeline_VITIS_LOOP_6_1' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_qoi_encode_Pipeline_VITIS_LOOP_6_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_flow_control_loop_pipe_sequential_init' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_qoi_encode_Pipeline_VITIS_LOOP_6_1' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_qoi_encode_Pipeline_VITIS_LOOP_6_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_qoi_encode_Pipeline_VITIS_LOOP_11_2' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_qoi_encode_Pipeline_VITIS_LOOP_11_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_qoi_encode_Pipeline_VITIS_LOOP_11_2' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_qoi_encode_Pipeline_VITIS_LOOP_11_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_qoi_encode_Pipeline_VITIS_LOOP_15_3' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_qoi_encode_Pipeline_VITIS_LOOP_15_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_qoi_encode_Pipeline_VITIS_LOOP_15_3' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_qoi_encode_Pipeline_VITIS_LOOP_15_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_qoi_encode' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_qoi_encode.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_dst_tmp_V_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_dst_tmp_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_dst_tmp_V_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_dst_tmp_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_bit_stream_V_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_bit_stream_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_bit_stream_V_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_bit_stream_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_104_2' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_104_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_104_2_reliability_sequence_64_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_104_2_reliability_sequence_64_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_104_2_reliability_sequence_64_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_104_2_reliability_sequence_64_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_104_2_reliability_sequence_64_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_104_2_reliability_sequence_64_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_104_2' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_104_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_0_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_0_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_0_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_0_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_1_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_1_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_1_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_1_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_2_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_2_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_2_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_2_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_3_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_3_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_3_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_3_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_4_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_4_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_4_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_4_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_5_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_5_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_5_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_5_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_6_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_6_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_6_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_6_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_7_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_7_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_7_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_7_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_8_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_8_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_8_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_8_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_9_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_9_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_9_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_9_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_10_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_10_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_10_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_10_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_11_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_11_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_11_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_11_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_12_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_12_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_12_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_12_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_13_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_13_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_13_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_13_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_14_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_14_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_14_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_14_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_15_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_15_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_15_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_15_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_16_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_16_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_16_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_16_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_16_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_16_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_17_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_17_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_17_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_17_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_17_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_17_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_18_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_18_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_18_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_18_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_18_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_18_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_19_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_19_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_19_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_19_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_19_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_19_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_20_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_20_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_20_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_20_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_20_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_20_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_21_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_21_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_21_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_21_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_21_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_21_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_22_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_22_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_22_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_22_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_22_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_22_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_23_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_23_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_23_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_23_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_23_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_23_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_24_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_24_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_24_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_24_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_24_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_24_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_25_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_25_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_25_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_25_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_25_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_25_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_26_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_26_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_26_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_26_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_26_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_26_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_27_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_27_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_27_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_27_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_27_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_27_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_28_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_28_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_28_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_28_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_28_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_28_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_29_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_29_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_29_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_29_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_29_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_29_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_30_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_30_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_30_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_30_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_30_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_30_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_31_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_31_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_31_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_31_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_31_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_31_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_32_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_32_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_32_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_32_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_32_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_32_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_33_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_33_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_33_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_33_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_33_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_33_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_34_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_34_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_34_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_34_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_34_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_34_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_35_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_35_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_35_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_35_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_35_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_35_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_36_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_36_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_36_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_36_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_36_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_36_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_37_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_37_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_37_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_37_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_37_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_37_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_38_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_38_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_38_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_38_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_38_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_38_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_39_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_39_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_39_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_39_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_39_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_39_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_40_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_40_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_40_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_40_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_40_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_40_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_41_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_41_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_41_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_41_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_41_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_41_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_42_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_42_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_42_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_42_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_42_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_42_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_43_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_43_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_43_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_43_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_43_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_43_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_44_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_44_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_44_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_44_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_44_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_44_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_45_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_45_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_45_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_45_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_45_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_45_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_46_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_46_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_46_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_46_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_46_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_46_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_47_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_47_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_47_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_47_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_47_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_47_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_48_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_48_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_48_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_48_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_48_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_48_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_49_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_49_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_49_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_49_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_49_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_49_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_50_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_50_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_50_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_50_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_50_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_50_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_51_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_51_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_51_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_51_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_51_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_51_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_52_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_52_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_52_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_52_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_52_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_52_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_53_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_53_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_53_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_53_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_53_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_53_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_54_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_54_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_54_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_54_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_54_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_54_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_55_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_55_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_55_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_55_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_55_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_55_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_56_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_56_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_56_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_56_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_56_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_56_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_57_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_57_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_57_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_57_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_57_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_57_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_58_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_58_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_58_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_58_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_58_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_58_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_59_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_59_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_59_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_59_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_59_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_59_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_60_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_60_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_60_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_60_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_60_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_60_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_61_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_61_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_61_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_61_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_61_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_61_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_62_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_62_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_62_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_62_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_62_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_62_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_63_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_63_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_63_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_63_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_63_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3_polar_transform_63_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_119_3' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_128_5' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_128_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_128_5_bit_reverse_64_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_128_5_bit_reverse_64_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_encode_Pipeline_VITIS_LOOP_128_5_bit_reverse_64_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_128_5_bit_reverse_64_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_128_5_bit_reverse_64_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_128_5_bit_reverse_64_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode_Pipeline_VITIS_LOOP_128_5' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_128_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_encode' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_top_Pipeline_VITIS_LOOP_6_1' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_top_Pipeline_VITIS_LOOP_6_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_top_Pipeline_VITIS_LOOP_6_1_gaussian_ROM_AUTO_1R' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_top_Pipeline_VITIS_LOOP_6_1_gaussian_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_top_Pipeline_VITIS_LOOP_6_1_gaussian_ROM_AUTO_1R.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_top_Pipeline_VITIS_LOOP_6_1_gaussian_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_top_Pipeline_VITIS_LOOP_6_1_gaussian_ROM_AUTO_1R' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_top_Pipeline_VITIS_LOOP_6_1_gaussian_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_fmul_32ns_32ns_32_2_max_dsp_1' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_fmul_32ns_32ns_32_2_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_fmul_32ns_32ns_32_2_max_dsp_1_ip' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/ip/top_fmul_32ns_32ns_32_2_max_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'top_fmul_32ns_32ns_32_2_max_dsp_1_ip' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/ip/top_fmul_32ns_32ns_32_2_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_fmul_32ns_32ns_32_2_max_dsp_1' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_fmul_32ns_32ns_32_2_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_sitofp_32s_32_4_no_dsp_1' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_sitofp_32s_32_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_sitofp_32s_32_4_no_dsp_1_ip' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/ip/top_sitofp_32s_32_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_sitofp_32s_32_4_no_dsp_1_ip' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/ip/top_sitofp_32s_32_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_sitofp_32s_32_4_no_dsp_1' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_sitofp_32s_32_4_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_top_Pipeline_VITIS_LOOP_6_1' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_top_Pipeline_VITIS_LOOP_6_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_polar_decode' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_polar_decode_polar_decode_float_int_unsigned_char_reliability_sequence_ROM_AUbkb' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_polar_decode_float_int_unsigned_char_reliability_sequence_ROM_AUbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './top_polar_decode_polar_decode_float_int_unsigned_char_reliability_sequence_ROM_AUbkb.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_polar_decode_float_int_unsigned_char_reliability_sequence_ROM_AUbkb.v:47]
INFO: [Synth 8-3876] $readmem data file './top_polar_decode_polar_decode_float_int_unsigned_char_reliability_sequence_ROM_AUbkb.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_polar_decode_float_int_unsigned_char_reliability_sequence_ROM_AUbkb.v:48]
INFO: [Synth 8-3876] $readmem data file './top_polar_decode_polar_decode_float_int_unsigned_char_reliability_sequence_ROM_AUbkb.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_polar_decode_float_int_unsigned_char_reliability_sequence_ROM_AUbkb.v:49]
INFO: [Synth 8-3876] $readmem data file './top_polar_decode_polar_decode_float_int_unsigned_char_reliability_sequence_ROM_AUbkb.dat' is read successfully [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_polar_decode_float_int_unsigned_char_reliability_sequence_ROM_AUbkb.v:50]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_decode_polar_decode_float_int_unsigned_char_reliability_sequence_ROM_AUbkb' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_polar_decode_float_int_unsigned_char_reliability_sequence_ROM_AUbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_decode_llr_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_llr_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_decode_llr_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_llr_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_decode_shared_memory_0_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_shared_memory_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_decode_shared_memory_0_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_shared_memory_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_decode_shared_memory_1_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_shared_memory_1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_decode_shared_memory_1_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_shared_memory_1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_decode_L_rx_llr_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_L_rx_llr_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_decode_L_rx_llr_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_L_rx_llr_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_decode_left_up_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_left_up_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_decode_left_up_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_left_up_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_decode_result_xor_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_result_xor_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_decode_result_xor_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_result_xor_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_polar_decode_result_rep_RAM_AUTO_1R1W' [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_result_rep_RAM_AUTO_1R1W.v:7]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'top_polar_decode_result_rep_RAM_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_result_rep_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_decode_u_cap_RAM_1WNR_AUTO_1R1W' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_u_cap_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_decode_Pipeline_VITIS_LOOP_28_2' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_Pipeline_VITIS_LOOP_28_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_polar_decode_Pipeline_2' (0#1) [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_Pipeline_2.v:10]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_control_s_axi.v:227]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_gmem_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_gmem_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_gmem_m_axi.v:1844]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_control_s_axi.v:306]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[8] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[14] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[13] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[12] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[11] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[10] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[9] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[8] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[7] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZERO_ALIGN in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_MANT_MSBS[1] in module flt_add_exp_sp is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1882.062 ; gain = 215.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1882.062 ; gain = 215.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1882.062 ; gain = 215.055
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.563 . Memory (MB): peak = 1882.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 495 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ip/design_1_top_0_0/constraints/top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ip/design_1_top_0_0/constraints/top_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.runs/design_1_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.runs/design_1_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1934.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  FDE => FDRE: 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.307 . Memory (MB): peak = 1938.781 ; gain = 4.125
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1938.781 ; gain = 271.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1938.781 ; gain = 271.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.runs/design_1_top_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1938.781 ; gain = 271.773
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln119_reg_2641_reg' and it is trimmed from '7' to '6' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_encode_Pipeline_VITIS_LOOP_119_3.v:1348]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_8_reg_144_reg' and it is trimmed from '7' to '6' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_Pipeline_VITIS_LOOP_28_2.v:157]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln38_reg_101_reg' and it is trimmed from '7' to '6' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_Pipeline_VITIS_LOOP_38_3.v:141]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln970_reg_180_pp0_iter5_reg_reg' and it is trimmed from '7' to '6' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_Pipeline_VITIS_LOOP_970_20.v:262]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln970_reg_180_pp0_iter4_reg_reg' and it is trimmed from '7' to '6' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_Pipeline_VITIS_LOOP_970_20.v:261]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln970_reg_180_pp0_iter3_reg_reg' and it is trimmed from '7' to '6' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_Pipeline_VITIS_LOOP_970_20.v:260]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln970_reg_180_pp0_iter2_reg_reg' and it is trimmed from '7' to '6' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_Pipeline_VITIS_LOOP_970_20.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln970_reg_180_pp0_iter1_reg_reg' and it is trimmed from '7' to '6' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_Pipeline_VITIS_LOOP_970_20.v:270]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln970_reg_180_reg' and it is trimmed from '7' to '6' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode_Pipeline_VITIS_LOOP_970_20.v:276]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln999_reg_9096_reg' and it is trimmed from '3' to '1' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode.v:1946]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln145_reg_8606_reg' and it is trimmed from '6' to '5' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode.v:1823]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln55_reg_9002_reg' and it is trimmed from '6' to '5' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode.v:1844]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln136_reg_8642_reg' and it is trimmed from '6' to '5' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode.v:1816]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln127_reg_8678_reg' and it is trimmed from '6' to '5' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode.v:1809]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln118_reg_8714_reg' and it is trimmed from '6' to '5' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode.v:1802]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln109_reg_8750_reg' and it is trimmed from '6' to '5' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode.v:1795]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln100_reg_8786_reg' and it is trimmed from '6' to '5' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode.v:1788]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln91_reg_8822_reg' and it is trimmed from '6' to '5' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode.v:1872]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln82_reg_8858_reg' and it is trimmed from '6' to '5' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode.v:1865]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln73_reg_8894_reg' and it is trimmed from '6' to '5' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode.v:1858]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln64_reg_8930_reg' and it is trimmed from '6' to '5' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode.v:1851]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln154_reg_8966_reg' and it is trimmed from '6' to '5' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode.v:1830]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln163_reg_9038_reg' and it is trimmed from '6' to '5' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_polar_decode.v:1837]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_reg_1151_reg' and it is trimmed from '8' to '6' bits. [c:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.gen/sources_1/bd/design_1/ipshared/65d8/hdl/verilog/top_qoi_decode_Pipeline_VITIS_LOOP_91_4.v:622]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "top_qoi_encoded_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_polar_decode_shared_memory_0_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_polar_decode_shared_memory_1_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'top_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1938.781 ; gain = 271.773
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'top_fmul_32ns_32ns_32_2_max_dsp_1:/top_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'top_fmul_32ns_32ns_32_2_max_dsp_1:/top_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_fmul_32ns_32ns_32_2_max_dsp_1:/top_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'top_fmul_32ns_32ns_32_2_max_dsp_1:/top_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'top_sitofp_32s_32_4_no_dsp_1:/top_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_fcmp_32ns_32ns_1_2_no_dsp_1:/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'top_fcmp_32ns_32ns_1_2_no_dsp_1:/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_fcmp_32ns_32ns_1_2_no_dsp_1:/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'top_fcmp_32ns_32ns_1_2_no_dsp_1:/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'top_fcmp_32ns_32ns_1_2_no_dsp_1:/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'top_fcmp_32ns_32ns_1_2_no_dsp_1:/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_fcmp_32ns_32ns_1_2_no_dsp_1:/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'top_fcmp_32ns_32ns_1_2_no_dsp_1:/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U227/top_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized1) to 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U227/top_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U227/top_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U227/top_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U227/top_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U227/top_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "inst/grp_polar_decode_fu_400/shared_memory_0_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_polar_decode_fu_400/shared_memory_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_polar_decode_fu_400/shared_memory_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_polar_decode_fu_400/shared_memory_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_polar_decode_fu_400/shared_memory_4_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_polar_decode_fu_400/shared_memory_5_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal "inst/qoi_encoded_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized5.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 1955.898 ; gain = 288.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 1955.898 ; gain = 288.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 1963.297 ; gain = 296.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/llr_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/llr_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/shared_memory_0_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/shared_memory_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/shared_memory_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/shared_memory_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/shared_memory_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/shared_memory_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/shared_memory_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/shared_memory_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/shared_memory_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/shared_memory_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/shared_memory_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/L_rx_llr_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/L_rx_llr_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/R_tx_llr_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/R_tx_llr_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/left_up_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/left_up_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/right_up_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/right_up_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/left_down_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/left_down_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/right_down_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/right_down_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/result_xor_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/result_xor_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/result_rep_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_polar_decode_fu_400/result_rep_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_encoded_LLRs_U/ram_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_qoi_decode_fu_409/index_mem_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_qoi_encode_fu_244/index_mem_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_qoi_encode_fu_244/index_mem_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_decoded_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/polar_decoded_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/qoi_encoded_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 2056.020 ; gain = 389.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 2071.082 ; gain = 404.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 2071.082 ; gain = 404.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 2071.082 ; gain = 404.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 2071.082 ; gain = 404.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:55 ; elapsed = 00:01:59 . Memory (MB): peak = 2071.082 ; gain = 404.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:55 ; elapsed = 00:01:59 . Memory (MB): peak = 2071.082 ; gain = 404.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized2     | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3     | C+A*B           | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_116                 | A*B             | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_117 | PCIN>>17+A*B    | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_114 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_qoi_decode                      | A'*B''          | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|top_qoi_decode                      | A'*B'           | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_qoi_decode                      | PCIN>>17+A'*B'' | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                     | A*B             | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0     | PCIN>>17+A*B    | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1     | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   339|
|2     |DSP48E1  |    11|
|9     |LUT1     |   133|
|10    |LUT2     |   792|
|11    |LUT3     |  1414|
|12    |LUT4     |  1189|
|13    |LUT5     |  1563|
|14    |LUT6     |  4050|
|15    |MUXCY    |   317|
|16    |MUXF7    |     4|
|17    |RAM64X1D |     8|
|18    |RAM64X1S |     1|
|19    |RAMB18E1 |     9|
|22    |RAMB36E1 |    79|
|31    |SRL16E   |   317|
|32    |XORCY    |   145|
|33    |FDE      |    11|
|34    |FDRE     |  5352|
|35    |FDSE     |    36|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:55 ; elapsed = 00:01:59 . Memory (MB): peak = 2071.082 ; gain = 404.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:51 . Memory (MB): peak = 2071.082 ; gain = 347.355
Synthesis Optimization Complete : Time (s): cpu = 00:01:55 ; elapsed = 00:01:59 . Memory (MB): peak = 2071.082 ; gain = 404.074
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.280 . Memory (MB): peak = 2079.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 924 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2087.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 105 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 85 instances
  FDE => FDRE: 11 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 

Synth Design complete, checksum: 9f87cae8
INFO: [Common 17-83] Releasing license: Synthesis
416 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:08 . Memory (MB): peak = 2087.805 ; gain = 420.797
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_top_0_0, cache-ID = 6940ef92ae668250
INFO: [Coretcl 2-1174] Renamed 404 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/HLS/Final/Final/Final/QOI/imp/imp.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_0_0_utilization_synth.rpt -pb design_1_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 29 11:25:49 2022...
