// SPDX-License-Identifier: GPL-2.0-only
/*
 * IOMMU API for RISC-V IOMMU implementations.
 *
 * Copyright © 2022-2024 Rivos Inc.
 * Copyright © 2023 FORTH-ICS/CARV
 *
 * Authors
 *	Tomasz Jeznach <tjeznach@rivosinc.com>
 *	Nick Kossifidis <mick@ics.forth.gr>
 */

#define pr_fmt(fmt) "riscv-iommu: " fmt

#include <linux/acpi.h>
#include <linux/acpi_rimt.h>
#include <linux/compiler.h>
#include <linux/crash_dump.h>
#include <linux/dma-map-ops.h>
#include <linux/init.h>
#include <linux/iommu.h>
#include <linux/iommufd.h>
#include <linux/iopoll.h>
#include <linux/irqchip/riscv-imsic.h>
#include <linux/kernel.h>
#include <linux/moduleparam.h>
#include <linux/mutex.h>
#include <linux/pci.h>
#include <linux/generic_pt/iommu.h>

#include "../dma-iommu.h"
#include "../iommu-pages.h"
#include "iommu-bits.h"
#include "iommu.h"

#undef MODULE_PARAM_PREFIX
#define MODULE_PARAM_PREFIX "riscv_iommu."

#define RISCV_IOMMU_DEFAULT_NR_MSI_PTES	512

/* A zero value disables guest MSI table allocation. */
static unsigned int riscv_iommu_nr_msi_ptes = RISCV_IOMMU_DEFAULT_NR_MSI_PTES;
module_param_named(nr_msi_ptes, riscv_iommu_nr_msi_ptes, uint, 0644);
MODULE_PARM_DESC(nr_msi_ptes, "Number of PTEs for new second-stage domains (default: 512)");

/* Timeouts in [us] */
#define RISCV_IOMMU_QCSR_TIMEOUT	150000
#define RISCV_IOMMU_QUEUE_TIMEOUT	150000
#define RISCV_IOMMU_DDTP_TIMEOUT	10000000
#define RISCV_IOMMU_IOTINVAL_TIMEOUT	90000000

/* Number of entries per CMD/FLT queue, should be <= INT_MAX */
#define RISCV_IOMMU_DEF_CQ_COUNT	8192
#define RISCV_IOMMU_DEF_FQ_COUNT	4096

/* RISC-V IOMMU PPN <> PHYS address conversions, PHYS <=> PPN[53:10] */
#define phys_to_ppn(pa)  (((pa) >> 2) & (((1ULL << 44) - 1) << 10))
#define ppn_to_phys(pn)	 (((pn) << 2) & (((1ULL << 44) - 1) << 12))

#define dev_to_iommu(dev) \
	iommu_get_iommu_dev(dev, struct riscv_iommu_device, iommu)

/* IOMMU PSCID allocation namespace. */
static DEFINE_IDA(riscv_iommu_pscids);
#define RISCV_IOMMU_MAX_PSCID		(BIT(20) - 1)

/* IOMMU GSCID allocation namespace. */
static DEFINE_IDA(riscv_iommu_gscids);
#define RISCV_IOMMU_MAX_GSCID		(BIT(16) - 1)

/* Device resource-managed allocations */
struct riscv_iommu_devres {
	void *addr;
};

static void riscv_iommu_devres_pages_release(struct device *dev, void *res)
{
	struct riscv_iommu_devres *devres = res;

	iommu_free_pages(devres->addr);
}

static int riscv_iommu_devres_pages_match(struct device *dev, void *res, void *p)
{
	struct riscv_iommu_devres *devres = res;
	struct riscv_iommu_devres *target = p;

	return devres->addr == target->addr;
}

static void *riscv_iommu_get_pages(struct riscv_iommu_device *iommu,
				   unsigned int size)
{
	struct riscv_iommu_devres *devres;
	void *addr;

	addr = iommu_alloc_pages_node_sz(dev_to_node(iommu->dev),
					 GFP_KERNEL_ACCOUNT, size);
	if (unlikely(!addr))
		return NULL;

	devres = devres_alloc(riscv_iommu_devres_pages_release,
			      sizeof(struct riscv_iommu_devres), GFP_KERNEL);

	if (unlikely(!devres)) {
		iommu_free_pages(addr);
		return NULL;
	}

	devres->addr = addr;

	devres_add(iommu->dev, devres);

	return addr;
}

static void riscv_iommu_free_pages(struct riscv_iommu_device *iommu, void *addr)
{
	struct riscv_iommu_devres devres = { .addr = addr };

	devres_release(iommu->dev, riscv_iommu_devres_pages_release,
		       riscv_iommu_devres_pages_match, &devres);
}

/*
 * Hardware queue allocation and management.
 */

/* Setup queue base, control registers and default queue length */
#define RISCV_IOMMU_QUEUE_INIT(q, name) do {				\
	struct riscv_iommu_queue *_q = q;				\
	_q->qid = RISCV_IOMMU_INTR_ ## name;				\
	_q->qbr = RISCV_IOMMU_REG_ ## name ## B;			\
	_q->qcr = RISCV_IOMMU_REG_ ## name ## CSR;			\
	_q->mask = _q->mask ?: (RISCV_IOMMU_DEF_ ## name ## _COUNT) - 1;\
} while (0)

/* Note: offsets are the same for all queues */
#define Q_HEAD(q) ((q)->qbr + (RISCV_IOMMU_REG_CQH - RISCV_IOMMU_REG_CQB))
#define Q_TAIL(q) ((q)->qbr + (RISCV_IOMMU_REG_CQT - RISCV_IOMMU_REG_CQB))
#define Q_ITEM(q, index) ((q)->mask & (index))
#define Q_IPSR(q) BIT((q)->qid)

/*
 * Discover queue ring buffer hardware configuration, allocate in-memory
 * ring buffer or use fixed I/O memory location, configure queue base register.
 * Must be called before hardware queue is enabled.
 *
 * @queue - data structure, configured with RISCV_IOMMU_QUEUE_INIT()
 * @entry_size - queue single element size in bytes.
 */
static int riscv_iommu_queue_alloc(struct riscv_iommu_device *iommu,
				   struct riscv_iommu_queue *queue,
				   size_t entry_size)
{
	unsigned int logsz;
	u64 qb, rb;

	/*
	 * Use WARL base register property to discover maximum allowed
	 * number of entries and optional fixed IO address for queue location.
	 */
	riscv_iommu_writeq(iommu, queue->qbr, RISCV_IOMMU_QUEUE_LOG2SZ_FIELD);
	qb = riscv_iommu_readq(iommu, queue->qbr);

	/*
	 * Calculate and verify hardware supported queue length, as reported
	 * by the field LOG2SZ, where max queue length is equal to 2^(LOG2SZ + 1).
	 * Update queue size based on hardware supported value.
	 */
	logsz = ilog2(queue->mask);
	if (logsz > FIELD_GET(RISCV_IOMMU_QUEUE_LOG2SZ_FIELD, qb))
		logsz = FIELD_GET(RISCV_IOMMU_QUEUE_LOG2SZ_FIELD, qb);

	/*
	 * Use WARL base register property to discover an optional fixed IO
	 * address for queue ring buffer location. Otherwise allocate contiguous
	 * system memory.
	 */
	if (FIELD_GET(RISCV_IOMMU_PPN_FIELD, qb)) {
		const size_t queue_size = entry_size << (logsz + 1);

		queue->phys = PFN_PHYS(FIELD_GET(RISCV_IOMMU_PPN_FIELD, qb));
		queue->base = devm_ioremap(iommu->dev, queue->phys, queue_size);
	} else {
		do {
			const size_t queue_size = entry_size << (logsz + 1);

			queue->base = riscv_iommu_get_pages(
				iommu, max(queue_size, SZ_4K));
			queue->phys = __pa(queue->base);
		} while (!queue->base && logsz-- > 0);
	}

	if (!queue->base)
		return -ENOMEM;

	qb = phys_to_ppn(queue->phys) |
	     FIELD_PREP(RISCV_IOMMU_QUEUE_LOG2SZ_FIELD, logsz);

	/* Update base register and read back to verify hw accepted our write */
	riscv_iommu_writeq(iommu, queue->qbr, qb);
	rb = riscv_iommu_readq(iommu, queue->qbr);
	if (rb != qb) {
		dev_err(iommu->dev, "queue #%u allocation failed\n", queue->qid);
		return -ENODEV;
	}

	/* Update actual queue mask */
	queue->mask = (2U << logsz) - 1;

	dev_dbg(iommu->dev, "queue #%u allocated 2^%u entries",
		queue->qid, logsz + 1);

	return 0;
}

/* Check interrupt queue status, IPSR */
static irqreturn_t riscv_iommu_queue_ipsr(int irq, void *data)
{
	struct riscv_iommu_queue *queue = (struct riscv_iommu_queue *)data;

	if (riscv_iommu_readl(queue->iommu, RISCV_IOMMU_REG_IPSR) & Q_IPSR(queue))
		return IRQ_WAKE_THREAD;

	return IRQ_NONE;
}

static int riscv_iommu_queue_vec(struct riscv_iommu_device *iommu, int n)
{
	/* Reuse ICVEC.CIV mask for all interrupt vectors mapping. */
	return (iommu->icvec >> (n * 4)) & RISCV_IOMMU_ICVEC_CIV;
}

/*
 * Enable queue processing in the hardware, register interrupt handler.
 *
 * @queue - data structure, already allocated with riscv_iommu_queue_alloc()
 * @irq_handler - threaded interrupt handler.
 */
static int riscv_iommu_queue_enable(struct riscv_iommu_device *iommu,
				    struct riscv_iommu_queue *queue,
				    irq_handler_t irq_handler)
{
	const unsigned int irq = iommu->irqs[riscv_iommu_queue_vec(iommu, queue->qid)];
	u32 csr;
	int rc;

	if (queue->iommu)
		return -EBUSY;

	/* Polling not implemented */
	if (!irq)
		return -ENODEV;

	queue->iommu = iommu;
	rc = request_threaded_irq(irq, riscv_iommu_queue_ipsr, irq_handler,
				  IRQF_ONESHOT | IRQF_SHARED,
				  dev_name(iommu->dev), queue);
	if (rc) {
		queue->iommu = NULL;
		return rc;
	}

	/* Empty queue before enabling it */
	if (queue->qid == RISCV_IOMMU_INTR_CQ)
		riscv_iommu_writel(queue->iommu, Q_TAIL(queue), 0);
	else
		riscv_iommu_writel(queue->iommu, Q_HEAD(queue), 0);

	/*
	 * Enable queue with interrupts, clear any memory fault if any.
	 * Wait for the hardware to acknowledge request and activate queue
	 * processing.
	 * Note: All CSR bitfields are in the same offsets for all queues.
	 */
	riscv_iommu_writel(iommu, queue->qcr,
			   RISCV_IOMMU_QUEUE_ENABLE |
			   RISCV_IOMMU_QUEUE_INTR_ENABLE |
			   RISCV_IOMMU_QUEUE_MEM_FAULT);

	riscv_iommu_readl_timeout(iommu, queue->qcr,
				  csr, !(csr & RISCV_IOMMU_QUEUE_BUSY),
				  10, RISCV_IOMMU_QCSR_TIMEOUT);

	if (RISCV_IOMMU_QUEUE_ACTIVE != (csr & (RISCV_IOMMU_QUEUE_ACTIVE |
						RISCV_IOMMU_QUEUE_BUSY |
						RISCV_IOMMU_QUEUE_MEM_FAULT))) {
		/* Best effort to stop and disable failing hardware queue. */
		riscv_iommu_writel(iommu, queue->qcr, 0);
		free_irq(irq, queue);
		queue->iommu = NULL;
		dev_err(iommu->dev, "queue #%u failed to start\n", queue->qid);
		return -EBUSY;
	}

	/* Clear any pending interrupt flag. */
	riscv_iommu_writel(iommu, RISCV_IOMMU_REG_IPSR, Q_IPSR(queue));

	return 0;
}

/*
 * Disable queue. Wait for the hardware to acknowledge request and
 * stop processing enqueued requests. Report errors but continue.
 */
static void riscv_iommu_queue_disable(struct riscv_iommu_queue *queue)
{
	struct riscv_iommu_device *iommu = queue->iommu;
	u32 csr;

	if (!iommu)
		return;

	free_irq(iommu->irqs[riscv_iommu_queue_vec(iommu, queue->qid)], queue);
	riscv_iommu_writel(iommu, queue->qcr, 0);
	riscv_iommu_readl_timeout(iommu, queue->qcr,
				  csr, !(csr & RISCV_IOMMU_QUEUE_BUSY),
				  10, RISCV_IOMMU_QCSR_TIMEOUT);

	if (csr & (RISCV_IOMMU_QUEUE_ACTIVE | RISCV_IOMMU_QUEUE_BUSY))
		dev_err(iommu->dev, "fail to disable hardware queue #%u, csr 0x%x\n",
			queue->qid, csr);

	queue->iommu = NULL;
}

/*
 * Returns number of available valid queue entries and the first item index.
 * Update shadow producer index if necessary.
 */
static int riscv_iommu_queue_consume(struct riscv_iommu_queue *queue,
				     unsigned int *index)
{
	unsigned int head = atomic_read(&queue->head);
	unsigned int tail = atomic_read(&queue->tail);
	unsigned int last = Q_ITEM(queue, tail);
	int available = (int)(tail - head);

	*index = head;

	if (available > 0)
		return available;

	/* read hardware producer index, check reserved register bits are not set. */
	if (riscv_iommu_readl_timeout(queue->iommu, Q_TAIL(queue),
				      tail, (tail & ~queue->mask) == 0,
				      0, RISCV_IOMMU_QUEUE_TIMEOUT)) {
		dev_err_once(queue->iommu->dev,
			     "Hardware error: queue access timeout\n");
		return 0;
	}

	if (tail == last)
		return 0;

	/* update shadow producer index */
	return (int)(atomic_add_return((tail - last) & queue->mask, &queue->tail) - head);
}

/*
 * Release processed queue entries, should match riscv_iommu_queue_consume() calls.
 */
static void riscv_iommu_queue_release(struct riscv_iommu_queue *queue, int count)
{
	const unsigned int head = atomic_add_return(count, &queue->head);

	riscv_iommu_writel(queue->iommu, Q_HEAD(queue), Q_ITEM(queue, head));
}

/* Return actual consumer index based on hardware reported queue head index. */
static unsigned int riscv_iommu_queue_cons(struct riscv_iommu_queue *queue)
{
	const unsigned int cons = atomic_read(&queue->head);
	const unsigned int last = Q_ITEM(queue, cons);
	unsigned int head;

	if (riscv_iommu_readl_timeout(queue->iommu, Q_HEAD(queue), head,
				      !(head & ~queue->mask),
				      0, RISCV_IOMMU_QUEUE_TIMEOUT))
		return cons;

	return cons + ((head - last) & queue->mask);
}

/* Wait for submitted item to be processed. */
static int riscv_iommu_queue_wait(struct riscv_iommu_queue *queue,
				  unsigned int index,
				  unsigned int timeout_us)
{
	unsigned int cons = atomic_read(&queue->head);
	unsigned int flags = RISCV_IOMMU_CQCSR_CQMF | RISCV_IOMMU_CQCSR_CMD_TO |
			     RISCV_IOMMU_CQCSR_CMD_ILL;

	/* Already processed by the consumer */
	if ((int)(cons - index) > 0)
		return 0;

	/* Monitor consumer index */
	return readx_poll_timeout(riscv_iommu_queue_cons, queue, cons,
				 (riscv_iommu_readl(queue->iommu, queue->qcr) & flags) ||
				 (int)(cons - index) > 0, 0, timeout_us);
}

static int riscv_iommu_queue_wait_for_space(struct riscv_iommu_queue *queue,
						   unsigned int last)
{
	unsigned int head;
	unsigned int tail;
	unsigned int hw_head;
	unsigned long flags;
	int ret;

	ret = riscv_iommu_readl_timeout(queue->iommu, Q_HEAD(queue), hw_head,
					      !(hw_head & ~queue->mask) && hw_head != last,
					      0, RISCV_IOMMU_QUEUE_TIMEOUT);
	if (ret)
		return ret;

	raw_spin_lock_irqsave(&queue->lock, flags);
	head = atomic_read(&queue->head);
	tail = atomic_read(&queue->tail);
	if ((tail - head) >= queue->mask) {
		last = Q_ITEM(queue, head);
		/*
		 * Re-read hw_head under the lock so that it is consistent with
		 * the freshly computed 'last'.  Using the pre-lock snapshot
		 * could produce a stale value that wraps around relative to the
		 * new 'last', advancing the shadow head past entries that have
		 * not yet been consumed by the hardware.
		 */
		hw_head = riscv_iommu_readl(queue->iommu, Q_HEAD(queue));
		if (!(hw_head & ~queue->mask) && hw_head != last)
			atomic_add((hw_head - last) & queue->mask, &queue->head);
	}
	raw_spin_unlock_irqrestore(&queue->lock, flags);

	return 0;
}

/* Enqueue an entry and publish it to the hardware queue. */
static int riscv_iommu_queue_send(struct riscv_iommu_queue *queue,
					  void *entry, size_t entry_size,
					  unsigned int *out_prod)
{
	unsigned int prod;
	unsigned int head;
	unsigned long flags;
	int ret;

	/* 1. Wait for space availability and reserve the next slot. */
	for (;;) {
		raw_spin_lock_irqsave(&queue->lock, flags);

		prod = atomic_read(&queue->tail);
		head = atomic_read(&queue->head);

		if ((prod - head) < queue->mask)
			break;

		head = Q_ITEM(queue, head);
		raw_spin_unlock_irqrestore(&queue->lock, flags);

		ret = riscv_iommu_queue_wait_for_space(queue, head);
		if (ret)
			goto err_busy;
	}

	/* 2. Store entry in the ring buffer. */
	memcpy(queue->base + Q_ITEM(queue, prod) * entry_size, entry, entry_size);

	/* 3. Make sure the entry is visible before updating the queue tail. */
	dma_wmb();
	riscv_iommu_writel(queue->iommu, Q_TAIL(queue), Q_ITEM(queue, prod + 1));

	/*
	 * 4. Make sure the doorbell write to the device has finished before
	 *    updating the shadow tail index in normal memory. 'fence o, w'
	 */
#ifdef CONFIG_MMIOWB
	mmiowb();
#endif
	atomic_set(&queue->tail, prod + 1);
	atomic_set(&queue->prod, prod + 1);

	if (out_prod)
		*out_prod = prod;

	raw_spin_unlock_irqrestore(&queue->lock, flags);
	return 0;

err_busy:
	/* Report the failure and continue; full RAS recovery is not implemented. */
	dev_err_once(queue->iommu->dev, "Hardware error: command enqueue failed\n");
	return ret;
}

/*
 * IOMMU Command queue chapter 3.1
 */

/* Command queue interrupt handler thread function */
static irqreturn_t riscv_iommu_cmdq_process(int irq, void *data)
{
	const struct riscv_iommu_queue *queue = (struct riscv_iommu_queue *)data;
	unsigned int ctrl;

	/* Clear MF/CQ errors, complete error recovery to be implemented. */
	ctrl = riscv_iommu_readl(queue->iommu, queue->qcr);
	if (ctrl & (RISCV_IOMMU_CQCSR_CQMF | RISCV_IOMMU_CQCSR_CMD_TO |
		    RISCV_IOMMU_CQCSR_CMD_ILL | RISCV_IOMMU_CQCSR_FENCE_W_IP)) {
		riscv_iommu_writel(queue->iommu, queue->qcr, ctrl);
		dev_warn(queue->iommu->dev,
			 "Queue #%u error; fault:%d timeout:%d illegal:%d fence_w_ip:%d\n",
			 queue->qid,
			 !!(ctrl & RISCV_IOMMU_CQCSR_CQMF),
			 !!(ctrl & RISCV_IOMMU_CQCSR_CMD_TO),
			 !!(ctrl & RISCV_IOMMU_CQCSR_CMD_ILL),
			 !!(ctrl & RISCV_IOMMU_CQCSR_FENCE_W_IP));
	}

	/* Placeholder for command queue interrupt notifiers */

	/* Clear command interrupt pending. */
	riscv_iommu_writel(queue->iommu, RISCV_IOMMU_REG_IPSR, Q_IPSR(queue));

	return IRQ_HANDLED;
}

/* Send command to the IOMMU command queue */
static void riscv_iommu_cmd_send(struct riscv_iommu_device *iommu,
				 struct riscv_iommu_command *cmd)
{
	riscv_iommu_queue_send(&iommu->cmdq, cmd, sizeof(*cmd), NULL);
}

/* Send IOFENCE.C command and wait for all scheduled commands to complete. */
static void riscv_iommu_cmd_sync(struct riscv_iommu_device *iommu,
				 unsigned int timeout_us)
{
	struct riscv_iommu_command cmd;
	unsigned int prod;
	int ret;

	riscv_iommu_cmd_iofence(&cmd);
	ret = riscv_iommu_queue_send(&iommu->cmdq, &cmd, sizeof(cmd), &prod);
	if (ret)
		return;

	if (!timeout_us)
		return;

	if (riscv_iommu_queue_wait(&iommu->cmdq, prod, timeout_us))
		dev_err_once(iommu->dev,
			     "Hardware error: command execution timeout\n");
}

/*
 * IOMMU Fault/Event queue chapter 3.2
 */

static void riscv_iommu_fault(struct riscv_iommu_device *iommu,
			      struct riscv_iommu_fq_record *event)
{
	unsigned int err = FIELD_GET(RISCV_IOMMU_FQ_HDR_CAUSE, event->hdr);
	unsigned int devid = FIELD_GET(RISCV_IOMMU_FQ_HDR_DID, event->hdr);

	/* Placeholder for future fault handling implementation, report only. */
	if (err)
		dev_warn_ratelimited(iommu->dev,
				     "Fault %d devid: 0x%x iotval: %llx iotval2: %llx\n",
				     err, devid, event->iotval, event->iotval2);
}

/* Fault queue interrupt handler thread function */
static irqreturn_t riscv_iommu_fltq_process(int irq, void *data)
{
	struct riscv_iommu_queue *queue = (struct riscv_iommu_queue *)data;
	struct riscv_iommu_device *iommu = queue->iommu;
	struct riscv_iommu_fq_record *events;
	unsigned int ctrl, idx;
	int cnt, len;

	events = (struct riscv_iommu_fq_record *)queue->base;

	/* Clear fault interrupt pending and process all received fault events. */
	riscv_iommu_writel(iommu, RISCV_IOMMU_REG_IPSR, Q_IPSR(queue));

	do {
		cnt = riscv_iommu_queue_consume(queue, &idx);
		for (len = 0; len < cnt; idx++, len++)
			riscv_iommu_fault(iommu, &events[Q_ITEM(queue, idx)]);
		riscv_iommu_queue_release(queue, cnt);
	} while (cnt > 0);

	/* Clear MF/OF errors, complete error recovery to be implemented. */
	ctrl = riscv_iommu_readl(iommu, queue->qcr);
	if (ctrl & (RISCV_IOMMU_FQCSR_FQMF | RISCV_IOMMU_FQCSR_FQOF)) {
		riscv_iommu_writel(iommu, queue->qcr, ctrl);
		dev_warn(iommu->dev,
			 "Queue #%u error; memory fault:%d overflow:%d\n",
			 queue->qid,
			 !!(ctrl & RISCV_IOMMU_FQCSR_FQMF),
			 !!(ctrl & RISCV_IOMMU_FQCSR_FQOF));
	}

	return IRQ_HANDLED;
}

/* Lookup and initialize device context info structure. */
static struct riscv_iommu_dc *riscv_iommu_get_dc(struct riscv_iommu_device *iommu,
						 unsigned int devid)
{
	const bool base_format = !(iommu->caps & RISCV_IOMMU_CAPABILITIES_MSI_FLAT);
	unsigned int depth;
	unsigned long ddt, old, new;
	void *ptr;
	u8 ddi_bits[3] = { 0 };
	u64 *ddtp = NULL;

	/* Make sure the mode is valid */
	if (iommu->ddt_mode < RISCV_IOMMU_DDTP_IOMMU_MODE_1LVL ||
	    iommu->ddt_mode > RISCV_IOMMU_DDTP_IOMMU_MODE_3LVL)
		return NULL;

	/*
	 * Device id partitioning for base format:
	 * DDI[0]: bits 0 - 6   (1st level) (7 bits)
	 * DDI[1]: bits 7 - 15  (2nd level) (9 bits)
	 * DDI[2]: bits 16 - 23 (3rd level) (8 bits)
	 *
	 * For extended format:
	 * DDI[0]: bits 0 - 5   (1st level) (6 bits)
	 * DDI[1]: bits 6 - 14  (2nd level) (9 bits)
	 * DDI[2]: bits 15 - 23 (3rd level) (9 bits)
	 */
	if (base_format) {
		ddi_bits[0] = 7;
		ddi_bits[1] = 7 + 9;
		ddi_bits[2] = 7 + 9 + 8;
	} else {
		ddi_bits[0] = 6;
		ddi_bits[1] = 6 + 9;
		ddi_bits[2] = 6 + 9 + 9;
	}

	/* Make sure device id is within range */
	depth = iommu->ddt_mode - RISCV_IOMMU_DDTP_IOMMU_MODE_1LVL;
	if (devid >= (1 << ddi_bits[depth]))
		return NULL;

	/* Get to the level of the non-leaf node that holds the device context */
	for (ddtp = iommu->ddt_root; depth-- > 0;) {
		const int split = ddi_bits[depth];
		/*
		 * Each non-leaf node is 64bits wide and on each level
		 * nodes are indexed by DDI[depth].
		 */
		ddtp += (devid >> split) & 0x1FF;

		/*
		 * Check if this node has been populated and if not
		 * allocate a new level and populate it.
		 */
		do {
			ddt = READ_ONCE(*(unsigned long *)ddtp);
			if (ddt & RISCV_IOMMU_DDTE_V) {
				ddtp = __va(ppn_to_phys(ddt));
				break;
			}

			ptr = riscv_iommu_get_pages(iommu, SZ_4K);
			if (!ptr)
				return NULL;

			new = phys_to_ppn(__pa(ptr)) | RISCV_IOMMU_DDTE_V;
			old = cmpxchg_relaxed((unsigned long *)ddtp, ddt, new);

			if (old == ddt) {
				ddtp = (u64 *)ptr;
				break;
			}

			/* Race setting DDT detected, re-read and retry. */
			riscv_iommu_free_pages(iommu, ptr);
		} while (1);
	}

	/*
	 * Grab the node that matches DDI[depth], note that when using base
	 * format the device context is 4 * 64bits, and the extended format
	 * is 8 * 64bits, hence the (3 - base_format) below.
	 */
	ddtp += (devid & ((64 << base_format) - 1)) << (3 - base_format);

	return (struct riscv_iommu_dc *)ddtp;
}

/*
 * This is best effort IOMMU translation shutdown flow.
 * Disable IOMMU without waiting for hardware response.
 */
void riscv_iommu_disable(struct riscv_iommu_device *iommu)
{
	riscv_iommu_writeq(iommu, RISCV_IOMMU_REG_DDTP,
			   FIELD_PREP(RISCV_IOMMU_DDTP_IOMMU_MODE,
				      RISCV_IOMMU_DDTP_IOMMU_MODE_BARE));
	riscv_iommu_writel(iommu, RISCV_IOMMU_REG_CQCSR, 0);
	riscv_iommu_writel(iommu, RISCV_IOMMU_REG_FQCSR, 0);
	riscv_iommu_writel(iommu, RISCV_IOMMU_REG_PQCSR, 0);
}

#define riscv_iommu_read_ddtp(iommu) ({ \
	u64 ddtp; \
	riscv_iommu_readq_timeout((iommu), RISCV_IOMMU_REG_DDTP, ddtp, \
				  !(ddtp & RISCV_IOMMU_DDTP_BUSY), 10, \
				  RISCV_IOMMU_DDTP_TIMEOUT); \
	ddtp; })

static int riscv_iommu_iodir_alloc(struct riscv_iommu_device *iommu)
{
	u64 ddtp;
	unsigned int mode;

	ddtp = riscv_iommu_read_ddtp(iommu);
	if (ddtp & RISCV_IOMMU_DDTP_BUSY)
		return -EBUSY;

	/*
	 * It is optional for the hardware to report a fixed address for device
	 * directory root page when DDT.MODE is OFF or BARE.
	 */
	mode = FIELD_GET(RISCV_IOMMU_DDTP_IOMMU_MODE, ddtp);
	if (mode == RISCV_IOMMU_DDTP_IOMMU_MODE_BARE ||
	    mode == RISCV_IOMMU_DDTP_IOMMU_MODE_OFF) {
		/* Use WARL to discover hardware fixed DDT PPN */
		riscv_iommu_writeq(iommu, RISCV_IOMMU_REG_DDTP,
				   FIELD_PREP(RISCV_IOMMU_DDTP_IOMMU_MODE, mode));
		ddtp = riscv_iommu_read_ddtp(iommu);
		if (ddtp & RISCV_IOMMU_DDTP_BUSY)
			return -EBUSY;

		iommu->ddt_phys = ppn_to_phys(ddtp);
		if (iommu->ddt_phys)
			iommu->ddt_root = devm_ioremap(iommu->dev,
						       iommu->ddt_phys, PAGE_SIZE);
		if (iommu->ddt_root)
			memset(iommu->ddt_root, 0, PAGE_SIZE);
	}

	if (!iommu->ddt_root) {
		iommu->ddt_root = riscv_iommu_get_pages(iommu, SZ_4K);
		iommu->ddt_phys = __pa(iommu->ddt_root);
	}

	if (!iommu->ddt_root)
		return -ENOMEM;

	return 0;
}

/*
 * Discover supported DDT modes starting from requested value,
 * configure DDTP register with accepted mode and root DDT address.
 * Accepted iommu->ddt_mode is updated on success.
 */
static int riscv_iommu_iodir_set_mode(struct riscv_iommu_device *iommu,
				      unsigned int ddtp_mode)
{
	struct device *dev = iommu->dev;
	u64 ddtp, rq_ddtp;
	unsigned int mode, rq_mode = ddtp_mode;
	struct riscv_iommu_command cmd;

	ddtp = riscv_iommu_read_ddtp(iommu);
	if (ddtp & RISCV_IOMMU_DDTP_BUSY)
		return -EBUSY;

	/* Disallow state transition from xLVL to xLVL. */
	mode = FIELD_GET(RISCV_IOMMU_DDTP_IOMMU_MODE, ddtp);
	if (mode != RISCV_IOMMU_DDTP_IOMMU_MODE_BARE &&
	    mode != RISCV_IOMMU_DDTP_IOMMU_MODE_OFF &&
	    rq_mode != RISCV_IOMMU_DDTP_IOMMU_MODE_BARE &&
	    rq_mode != RISCV_IOMMU_DDTP_IOMMU_MODE_OFF)
		return -EINVAL;

	do {
		rq_ddtp = FIELD_PREP(RISCV_IOMMU_DDTP_IOMMU_MODE, rq_mode);
		if (rq_mode > RISCV_IOMMU_DDTP_IOMMU_MODE_BARE)
			rq_ddtp |= phys_to_ppn(iommu->ddt_phys);

		riscv_iommu_writeq(iommu, RISCV_IOMMU_REG_DDTP, rq_ddtp);
		ddtp = riscv_iommu_read_ddtp(iommu);
		if (ddtp & RISCV_IOMMU_DDTP_BUSY) {
			dev_err(dev, "timeout when setting ddtp (ddt mode: %u, read: %llx)\n",
				rq_mode, ddtp);
			return -EBUSY;
		}

		/* Verify IOMMU hardware accepts new DDTP config. */
		mode = FIELD_GET(RISCV_IOMMU_DDTP_IOMMU_MODE, ddtp);

		if (rq_mode == mode)
			break;

		/* Hardware mandatory DDTP mode has not been accepted. */
		if (rq_mode < RISCV_IOMMU_DDTP_IOMMU_MODE_1LVL && rq_ddtp != ddtp) {
			dev_err(dev, "DDTP update failed hw: %llx vs %llx\n",
				ddtp, rq_ddtp);
			return -EINVAL;
		}

		/*
		 * Mode field is WARL, an IOMMU may support a subset of
		 * directory table levels in which case if we tried to set
		 * an unsupported number of levels we'll readback either
		 * a valid xLVL or off/bare. If we got off/bare, try again
		 * with a smaller xLVL.
		 */
		if (mode < RISCV_IOMMU_DDTP_IOMMU_MODE_1LVL &&
		    rq_mode > RISCV_IOMMU_DDTP_IOMMU_MODE_1LVL) {
			dev_dbg(dev, "DDTP hw mode %u vs %u\n", mode, rq_mode);
			rq_mode--;
			continue;
		}

		/*
		 * We tried all supported modes and IOMMU hardware failed to
		 * accept new settings, something went very wrong since off/bare
		 * and at least one xLVL must be supported.
		 */
		dev_err(dev, "DDTP hw mode %u, failed to set %u\n",
			mode, ddtp_mode);
		return -EINVAL;
	} while (1);

	iommu->ddt_mode = mode;
	if (mode != ddtp_mode)
		dev_dbg(dev, "DDTP hw mode %u, requested %u\n", mode, ddtp_mode);

	/* Invalidate device context cache */
	riscv_iommu_cmd_iodir_inval_ddt(&cmd);
	riscv_iommu_cmd_send(iommu, &cmd);

	/* Invalidate address translation cache */
	riscv_iommu_cmd_inval_vma(&cmd);
	riscv_iommu_cmd_send(iommu, &cmd);

	/* IOFENCE.C */
	riscv_iommu_cmd_sync(iommu, RISCV_IOMMU_IOTINVAL_TIMEOUT);

	return 0;
}

/* This struct contains protection domain specific IOMMU driver data. */
struct riscv_iommu_domain {
	union {
		struct iommu_domain domain;
		struct pt_iommu_riscv_64 riscvpt;
	};
	struct list_head bonds;
	raw_spinlock_t lock;		/* protect bonds list updates. */
	struct mutex mutex;		/* serialize domain state updates */
	int pscid;
	int gscid;
	bool nest_parent;
	struct riscv_iommu_msi_table msi_table;
};
PT_IOMMU_CHECK_DOMAIN(struct riscv_iommu_domain, riscvpt.iommu, domain);

#define iommu_domain_to_riscv(iommu_domain) \
	container_of(iommu_domain, struct riscv_iommu_domain, domain)

struct riscv_iommu_msi_table *riscv_iommu_msi_table_rcu(struct riscv_iommu_info *info)
{
	struct riscv_iommu_domain *domain;

	lockdep_assert_in_rcu_read_lock();
	domain = rcu_dereference(info->domain);

	return domain ? &domain->msi_table : NULL;
}

static struct riscv_iommu_msi_table *riscv_iommu_domain_msi_table(struct iommu_domain *iommu_domain)
{
	struct riscv_iommu_domain *domain;

	if (!iommu_domain || !(iommu_domain->type & __IOMMU_DOMAIN_PAGING))
		return NULL;

	domain = iommu_domain_to_riscv(iommu_domain);
	if (!domain->msi_table.nr_ptes)
		return NULL;

	return &domain->msi_table;
}

static unsigned long riscv_iommu_msi_tables_lock(struct iommu_domain *domain1,
						 struct iommu_domain *domain2)
{
	struct riscv_iommu_msi_table *first = riscv_iommu_domain_msi_table(domain1);
	struct riscv_iommu_msi_table *second = riscv_iommu_domain_msi_table(domain2);
	unsigned long flags = 0;

	/* Address order is stable when the domains reverse roles. */
	if (!first || (second && first > second))
		swap(first, second);

	if (!first)
		return flags;

	raw_spin_lock_irqsave(&first->lock, flags);
	if (second && second != first)
		raw_spin_lock_nested(&second->lock, SINGLE_DEPTH_NESTING);

	return flags;
}

static void riscv_iommu_msi_tables_unlock(struct iommu_domain *domain1,
					  struct iommu_domain *domain2,
					  unsigned long flags)
{
	struct riscv_iommu_msi_table *first = riscv_iommu_domain_msi_table(domain1);
	struct riscv_iommu_msi_table *second = riscv_iommu_domain_msi_table(domain2);

	/* Recreate the lock order and release the pair in reverse. */
	if (!first || (second && first > second))
		swap(first, second);

	if (!first)
		return;

	if (second && second != first)
		raw_spin_unlock(&second->lock);
	raw_spin_unlock_irqrestore(&first->lock, flags);
}

/*
 * Linkage between an iommu_domain and attached devices.
 *
 * Protection domain requiring IOATC and DevATC translation cache invalidations,
 * should be linked to attached devices using a riscv_iommu_bond structure.
 * Devices should be linked to the domain before first use and unlinked after
 * the translations from the referenced protection domain can no longer be used.
 * Blocking and identity domains are not tracked here, as the IOMMU hardware
 * does not cache negative and/or identity (BARE mode) translations, and DevATC
 * is disabled for those protection domains.
 *
 * The device pointer and IOMMU data remain stable in the bond struct after
 * _probe_device() where it's attached to the managed IOMMU, up to the
 * completion of the _release_device() call. The release of the bond structure
 * is synchronized with the device release.
 */
struct riscv_iommu_bond {
	struct list_head list;
	struct rcu_head rcu;
	struct device *dev;
};

static void riscv_iommu_bond_link(struct riscv_iommu_domain *domain,
				  struct riscv_iommu_bond *bond)
{
	struct riscv_iommu_device *iommu = dev_to_iommu(bond->dev);
	struct list_head *bonds;
	unsigned long flags;

	/*
	 * List of devices attached to the domain is arranged based on
	 * managed IOMMU device.
	 */

	raw_spin_lock_irqsave(&domain->lock, flags);
	list_for_each(bonds, &domain->bonds)
		if (dev_to_iommu(list_entry(bonds, struct riscv_iommu_bond, list)->dev) == iommu)
			break;
	list_add_rcu(&bond->list, bonds);
	raw_spin_unlock_irqrestore(&domain->lock, flags);

	/* Synchronize with riscv_iommu_iotlb_inval() sequence. See comment below. */
	smp_mb();
}

static void riscv_iommu_bond_unlink(struct iommu_domain *iommu_domain,
				    struct device *dev)
{
	struct riscv_iommu_domain *domain;
	struct riscv_iommu_device *iommu;
	struct riscv_iommu_bond *bond, *found = NULL;
	struct riscv_iommu_command cmd;
	unsigned long flags;
	int count = 0;

	if (!iommu_domain || !(iommu_domain->type & __IOMMU_DOMAIN_PAGING))
		return;

	domain = iommu_domain_to_riscv(iommu_domain);
	iommu = dev_to_iommu(dev);

	raw_spin_lock_irqsave(&domain->lock, flags);
	list_for_each_entry(bond, &domain->bonds, list) {
		if (found && count)
			break;
		else if (bond->dev == dev)
			found = bond;
		else if (dev_to_iommu(bond->dev) == iommu)
			count++;
	}
	if (found)
		list_del_rcu(&found->list);
	raw_spin_unlock_irqrestore(&domain->lock, flags);
	kfree_rcu(found, rcu);

	/*
	 * If this was the last bond between this domain and the IOMMU
	 * invalidate all cached entries for domain's PSCID.
	 */
	if (!count) {
		riscv_iommu_cmd_inval_vma(&cmd);
		riscv_iommu_cmd_inval_set_pscid(&cmd, domain->pscid);
		riscv_iommu_cmd_send(iommu, &cmd);

		riscv_iommu_cmd_sync(iommu, RISCV_IOMMU_IOTINVAL_TIMEOUT);
	}
}

struct riscv_iommu_tlbi {
	u64 start;
	u64 last;
	bool non_leaf;
	struct {
		bool use_global;
		u8 stride_lg2;
		unsigned int num;
	} single;
	struct {
		u8 sz_lg2;
		u64 addr;
	} range;
};

static void riscv_iommu_tlbi_calc(struct riscv_iommu_tlbi *tlbi,
				  struct iommu_iotlb_gather *gather)
{
	u8 combined = gather->pt.leaf_levels_bitmap |
		      gather->pt.table_levels_bitmap;
	u64 num;

	tlbi->non_leaf = gather->pt.table_levels_bitmap != 0;
	tlbi->start = gather->start;
	tlbi->last = gather->end;

	/* No level information available */
	if (!combined) {
		tlbi->single.use_global = true;
		tlbi->range.sz_lg2 = 0;
		return;
	}

	/*
	 * Calculate the smallest NAPOT range containing [start, last].
	 * NAPOT encoding requires a power-of-two sized, naturally aligned
	 * range. Over-invalidation is always safe.
	 */
	tlbi->range.sz_lg2 = fls64(tlbi->start ^ tlbi->last);
	if (unlikely(tlbi->range.sz_lg2 >= 64)) {
		tlbi->single.use_global = true;
		tlbi->range.sz_lg2 = 0;
		return;
	}
	tlbi->range.addr = tlbi->start & ~(BIT_U64(tlbi->range.sz_lg2) - 1);

	/*
	 * Calculate stride from the lowest changed level. RISC-V uses 4KiB
	 * granule with 9 bits per level.
	 */
	tlbi->single.stride_lg2 = 9 * __ffs(combined) + 12;
	num = (tlbi->last - tlbi->start + 1) >> tlbi->single.stride_lg2;
	if (!num || num > 512) {
		tlbi->single.use_global = true;
	} else {
		tlbi->single.num = num;
		tlbi->single.use_global = false;
	}
}

static void riscv_iommu_iotlb_inval_iommu(struct riscv_iommu_device *iommu,
					  int pscid, int gscid,
					  struct riscv_iommu_tlbi *tlbi)
{
	bool use_nl = tlbi->non_leaf &&
		      (iommu->caps & RISCV_IOMMU_CAPABILITIES_NL);
	struct riscv_iommu_command cmd;
	unsigned int i;

	if (gscid) {
		riscv_iommu_cmd_inval_gvma(&cmd);
		riscv_iommu_cmd_inval_set_gscid(&cmd, gscid);
	} else {
		riscv_iommu_cmd_inval_vma(&cmd);
		riscv_iommu_cmd_inval_set_pscid(&cmd, pscid);
	}

	/*
	 * If non-leaf entries were changed and the IOMMU doesn't
	 * support NL, we must fall back to global invalidation (AV=0).
	 */
	if (tlbi->non_leaf && !use_nl)
		goto global;

	if (iommu->caps & RISCV_IOMMU_CAPABILITIES_S &&
	    tlbi->range.sz_lg2 >= 13) {
		riscv_iommu_cmd_inval_set_napot(&cmd, tlbi->range.addr,
						tlbi->range.sz_lg2);
		if (use_nl)
			riscv_iommu_cmd_inval_set_nl(&cmd);
		riscv_iommu_cmd_send(iommu, &cmd);
	} else {
		unsigned long iova;

		if (tlbi->single.use_global)
			goto global;

		iova = tlbi->start;
		for (i = 0; i < tlbi->single.num; i++) {
			riscv_iommu_cmd_inval_set_addr(&cmd, iova);
			if (use_nl)
				riscv_iommu_cmd_inval_set_nl(&cmd);
			riscv_iommu_cmd_send(iommu, &cmd);
			iova += 1ULL << tlbi->single.stride_lg2;
		}
	}
	return;
global:
	riscv_iommu_cmd_send(iommu, &cmd);
}

static void riscv_iommu_iotlb_inval(struct riscv_iommu_domain *domain,
				    struct iommu_iotlb_gather *gather)
{
	struct riscv_iommu_device *iommu, *prev;
	struct riscv_iommu_bond *bond;
	struct riscv_iommu_tlbi tlbi;

	riscv_iommu_tlbi_calc(&tlbi, gather);

	/*
	 * For each IOMMU linked with this protection domain (via bonds->dev),
	 * an IOTLB invaliation command will be submitted and executed.
	 *
	 * Possbile race with domain attach flow is handled by sequencing
	 * bond creation - riscv_iommu_bond_link(), and device directory
	 * update - riscv_iommu_iodir_update().
	 *
	 * PTE Update / IOTLB Inval           Device attach & directory update
	 * --------------------------         --------------------------
	 * update page table entries          add dev to the bond list
	 * FENCE RW,RW                        FENCE RW,RW
	 * For all IOMMUs: (can be empty)     Update FSC/PSCID
	 *   FENCE IOW,IOW                      FENCE IOW,IOW
	 *   IOTLB.INVAL                        IODIR.INVAL
	 *   IOFENCE.C
	 *
	 * If bond list is not updated with new device, directory context will
	 * be configured with already valid page table content. If an IOMMU is
	 * linked to the protection domain it will receive invalidation
	 * requests for updated page table entries.
	 */
	smp_mb();

	rcu_read_lock();

	prev = NULL;
	list_for_each_entry_rcu(bond, &domain->bonds, list) {
		iommu = dev_to_iommu(bond->dev);

		/*
		 * IOTLB invalidation request can be safely omitted if already sent
		 * to the IOMMU for the same PSCID, and with domain->bonds list
		 * arranged based on the device's IOMMU, it's sufficient to check
		 * last device the invalidation was sent to.
		 */
		if (iommu == prev)
			continue;

		riscv_iommu_iotlb_inval_iommu(iommu, domain->pscid, domain->gscid, &tlbi);
		prev = iommu;
	}

	prev = NULL;
	list_for_each_entry_rcu(bond, &domain->bonds, list) {
		iommu = dev_to_iommu(bond->dev);
		if (iommu == prev)
			continue;

		riscv_iommu_cmd_sync(iommu, RISCV_IOMMU_IOTINVAL_TIMEOUT);
		prev = iommu;
	}
	rcu_read_unlock();
}

void riscv_iommu_msi_table_inval(struct riscv_iommu_msi_table *msi_table, unsigned long addr)
{
	struct iommu_iotlb_gather gather = {
		.start = addr,
		.end = addr + SZ_4K - 1,
		.pt.leaf_levels_bitmap = 1,
	};
	struct riscv_iommu_domain *domain;

	domain = container_of(msi_table, struct riscv_iommu_domain, msi_table);
	riscv_iommu_iotlb_inval(domain, &gather);
}

void riscv_iommu_msi_table_inval_all(struct riscv_iommu_msi_table *msi_table)
{
	struct iommu_iotlb_gather gather = { 0 };
	struct riscv_iommu_domain *domain;

	domain = container_of(msi_table, struct riscv_iommu_domain, msi_table);
	riscv_iommu_iotlb_inval(domain, &gather);
}

/*
 * This function sends IOTINVAL commands as required by the RISC-V
 * IOMMU specification (Section 6.3.1 and 6.3.2 in 1.0 spec version)
 * after modifying DDT or PDT entries
 */
static void riscv_iommu_iodir_iotinval(struct riscv_iommu_device *iommu,
				       bool inval_pdt, unsigned long iohgatp,
				       struct riscv_iommu_dc *dc,
				       struct riscv_iommu_pc *pc)
{
	struct riscv_iommu_command cmd;

	riscv_iommu_cmd_inval_vma(&cmd);

	if (FIELD_GET(RISCV_IOMMU_DC_IOHGATP_MODE, iohgatp) ==
	    RISCV_IOMMU_DC_IOHGATP_MODE_BARE) {
		if (inval_pdt) {
			/*
			 * IOTINVAL.VMA with GV=AV=0, and PSCV=1, and
			 * PSCID=PC.PSCID
			 */
			riscv_iommu_cmd_inval_set_pscid(&cmd,
				FIELD_GET(RISCV_IOMMU_PC_TA_PSCID, pc->ta));
		} else {
			if (!FIELD_GET(RISCV_IOMMU_DC_TC_PDTV, dc->tc) &&
			    FIELD_GET(RISCV_IOMMU_DC_FSC_MODE, dc->fsc) !=
			    RISCV_IOMMU_DC_FSC_MODE_BARE) {
				/*
				 * DC.tc.PDTV == 0 && DC.fsc.MODE != Bare
				 * IOTINVAL.VMA with GV=AV=0, and PSCV=1, and
				 * PSCID=DC.ta.PSCID
				 */
				riscv_iommu_cmd_inval_set_pscid(&cmd,
					FIELD_GET(RISCV_IOMMU_DC_TA_PSCID, dc->ta));
			}
			/* else: IOTINVAL.VMA with GV=AV=PSCV=0 */
		}
	} else {
		riscv_iommu_cmd_inval_set_gscid(&cmd,
			FIELD_GET(RISCV_IOMMU_DC_IOHGATP_GSCID, iohgatp));

		if (inval_pdt) {
			/*
			 * IOTINVAL.VMA with GV=1, AV=0, and PSCV=1, and
			 * GSCID=DC.iohgatp.GSCID, PSCID=PC.PSCID
			 */
			riscv_iommu_cmd_inval_set_pscid(&cmd,
				FIELD_GET(RISCV_IOMMU_PC_TA_PSCID, pc->ta));
		}
		/*
		 * else: IOTINVAL.VMA with GV=1,AV=PSCV=0,and
		 * GSCID=DC.iohgatp.GSCID
		 */
		riscv_iommu_cmd_send(iommu, &cmd);
		/*
		 * IOTINVAL.GVMA with GV=1,AV=0,and
		 * GSCID=DC.iohgatp.GSCID
		 */
		riscv_iommu_cmd_inval_gvma(&cmd);
		riscv_iommu_cmd_inval_set_gscid(&cmd,
			FIELD_GET(RISCV_IOMMU_DC_IOHGATP_GSCID, iohgatp));
	}
	riscv_iommu_cmd_send(iommu, &cmd);
}
/*
 * Update IODIR for the device.
 *
 * During the execution of riscv_iommu_probe_device(), IODIR entries are
 * allocated for the device's identifiers.  Device context invalidation
 * becomes necessary only if one of the updated entries was previously
 * marked as valid, given that invalid device context entries are not
 * cached by the IOMMU hardware.
 * In this implementation, updating a valid device context while the
 * device is not quiesced might be disruptive, potentially causing
 * interim translation faults.
 */
static void riscv_iommu_iodir_update(struct device *dev, struct riscv_iommu_dc *new_dc)
{
	struct iommu_fwspec *fwspec = dev_iommu_fwspec_get(dev);
	struct riscv_iommu_device *iommu = dev_to_iommu(dev);
	struct riscv_iommu_dc *dc;
	struct riscv_iommu_command cmd;
	bool sync_required = false;
	u64 tc;
	int i;

	for (i = 0; i < fwspec->num_ids; i++) {
		dc = riscv_iommu_get_dc(iommu, fwspec->ids[i]);
		tc = READ_ONCE(dc->tc);
		if (!(tc & RISCV_IOMMU_DC_TC_V))
			continue;

		WRITE_ONCE(dc->tc, tc & ~RISCV_IOMMU_DC_TC_V);

		/* Invalidate device context cached values */
		riscv_iommu_cmd_iodir_inval_ddt(&cmd);
		riscv_iommu_cmd_iodir_set_did(&cmd, fwspec->ids[i]);
		riscv_iommu_cmd_send(iommu, &cmd);
		/*
		 * For now, the SVA and PASID features have not yet been merged, the
		 * default configuration is inval_pdt=false and pc=NULL.
		 */
		riscv_iommu_iodir_iotinval(iommu, false, dc->iohgatp, dc, NULL);
		sync_required = true;
	}

	if (sync_required)
		riscv_iommu_cmd_sync(iommu, RISCV_IOMMU_IOTINVAL_TIMEOUT);

	/*
	 * Only defined bits are writable by the driver.
	 */
	for (i = 0; i < fwspec->num_ids; i++) {
		dc = riscv_iommu_get_dc(iommu, fwspec->ids[i]);
		tc = new_dc->tc & RISCV_IOMMU_DC_TC_DEFINED;

		WRITE_ONCE(dc->fsc, new_dc->fsc);
		WRITE_ONCE(dc->ta, new_dc->ta & RISCV_IOMMU_DC_TA_PSCID);
		WRITE_ONCE(dc->iohgatp, new_dc->iohgatp);
		if (iommu->caps & RISCV_IOMMU_CAPABILITIES_MSI_FLAT) {
			WRITE_ONCE(dc->msiptp, new_dc->msiptp);
			WRITE_ONCE(dc->msi_addr_mask, new_dc->msi_addr_mask);
			WRITE_ONCE(dc->msi_addr_pattern, new_dc->msi_addr_pattern);
		}
		/* Update device context, write TC.V as the last step. */
		dma_wmb();
		WRITE_ONCE(dc->tc, tc);

		/* Invalidate device context after update */
		riscv_iommu_cmd_iodir_inval_ddt(&cmd);
		riscv_iommu_cmd_iodir_set_did(&cmd, fwspec->ids[i]);
		riscv_iommu_cmd_send(iommu, &cmd);
		/*
		 * For now, the SVA and PASID features have not yet been merged, the
		 * default configuration is inval_pdt=false and pc=NULL.
		 */
		riscv_iommu_iodir_iotinval(iommu, false, dc->iohgatp, dc, NULL);
	}

	riscv_iommu_cmd_sync(iommu, RISCV_IOMMU_IOTINVAL_TIMEOUT);
}

static void riscv_iommu_msi_table_set_dc(struct riscv_iommu_msi_table *msi_table,
					 struct riscv_iommu_dc *dc, bool activate)
{
	if (activate) {
		dc->msiptp = virt_to_pfn(msi_table->root) |
			     FIELD_PREP(RISCV_IOMMU_DC_MSIPTP_MODE,
					RISCV_IOMMU_DC_MSIPTP_MODE_FLAT);
		dc->msi_addr_mask = msi_table->msi_addr_mask;
		dc->msi_addr_pattern = msi_table->msi_addr_pattern;
	} else {
		dc->msiptp = 0;
		dc->msi_addr_mask = 0;
		dc->msi_addr_pattern = 0;
	}
}

void riscv_iommu_msi_table_update(struct riscv_iommu_msi_table *msi_table, bool activate)
{
	struct riscv_iommu_domain *domain;
	struct riscv_iommu_bond *bond;

	/* The MSI table lock excludes bond updates for this domain. */
	lockdep_assert_held(&msi_table->lock);

	domain = container_of(msi_table, struct riscv_iommu_domain, msi_table);

	list_for_each_entry(bond, &domain->bonds, list) {
		struct riscv_iommu_info *info = dev_iommu_priv_get(bond->dev);

		riscv_iommu_msi_table_set_dc(msi_table, &info->dc, activate);
		riscv_iommu_iodir_update(bond->dev, &info->dc);
	}
}

/*
 * IOVA page translation tree management.
 */

static void riscv_iommu_iotlb_flush_all(struct iommu_domain *iommu_domain)
{
	struct riscv_iommu_domain *domain = iommu_domain_to_riscv(iommu_domain);
	struct iommu_iotlb_gather gather = {
		.start = 0,
		.end = ULONG_MAX,
		.pt.leaf_levels_bitmap = 0xFF,
		.pt.table_levels_bitmap = 0xFE,
	};

	riscv_iommu_iotlb_inval(domain, &gather);
}

static void riscv_iommu_iotlb_sync(struct iommu_domain *iommu_domain,
				   struct iommu_iotlb_gather *gather)
{
	struct riscv_iommu_domain *domain = iommu_domain_to_riscv(iommu_domain);

	riscv_iommu_iotlb_inval(domain, gather);
	iommu_put_pages_list(&gather->freelist);
}

static void riscv_iommu_free_paging_domain(struct iommu_domain *iommu_domain)
{
	struct riscv_iommu_domain *domain = iommu_domain_to_riscv(iommu_domain);

	WARN_ON(!list_empty(&domain->bonds));

	synchronize_rcu();

	if (domain->pscid > 0)
		ida_free(&riscv_iommu_pscids, domain->pscid);
	if (domain->gscid > 0)
		ida_free(&riscv_iommu_gscids, domain->gscid);

	pt_iommu_deinit(&domain->riscvpt.iommu);
	iommu_free_pages(domain->msi_table.root);
	kfree(domain);
}

bool riscv_iommu_msi_table_check_caps(struct riscv_iommu_msi_table *msi_table, u64 iommu_caps)
{
	struct riscv_iommu_domain *domain;
	struct riscv_iommu_device *iommu, *prev = NULL;
	struct riscv_iommu_bond *bond;
	bool supported = true;

	/* The MSI table lock excludes bond updates for this domain. */
	lockdep_assert_held(&msi_table->lock);

	domain = container_of(msi_table, struct riscv_iommu_domain, msi_table);

	/* Bonds are grouped by IOMMU, so validate each IOMMU once. */
	list_for_each_entry(bond, &domain->bonds, list) {
		iommu = dev_to_iommu(bond->dev);
		if (iommu == prev)
			continue;
		if ((iommu->caps & iommu_caps) != iommu_caps) {
			supported = false;
			break;
		}
		prev = iommu;
	}

	return supported;
}

static bool riscv_iommu_fsc_supported(struct riscv_iommu_device *iommu,
				      int mode)
{
	switch (mode) {
	case RISCV_IOMMU_DC_FSC_IOSATP_MODE_SV39:
		return iommu->caps & RISCV_IOMMU_CAPABILITIES_SV39;

	case RISCV_IOMMU_DC_FSC_IOSATP_MODE_SV48:
		return iommu->caps & RISCV_IOMMU_CAPABILITIES_SV48;

	case RISCV_IOMMU_DC_FSC_IOSATP_MODE_SV57:
		return iommu->caps & RISCV_IOMMU_CAPABILITIES_SV57;
	}
	return false;
}

static bool riscv_iommu_iohgatp_supported(struct riscv_iommu_device *iommu,
					  int mode)
{
	switch (mode) {
	case RISCV_IOMMU_DC_IOHGATP_MODE_SV39X4:
		return iommu->caps & RISCV_IOMMU_CAPABILITIES_SV39X4;

	case RISCV_IOMMU_DC_IOHGATP_MODE_SV48X4:
		return iommu->caps & RISCV_IOMMU_CAPABILITIES_SV48X4;

	case RISCV_IOMMU_DC_IOHGATP_MODE_SV57X4:
		return iommu->caps & RISCV_IOMMU_CAPABILITIES_SV57X4;
	}
	return false;
}

static bool riscv_iommu_supports_s1(struct riscv_iommu_device *iommu)
{
	return (iommu->caps & RISCV_IOMMU_CAPABILITIES_SV57) ||
		(iommu->caps & RISCV_IOMMU_CAPABILITIES_SV48) ||
		(iommu->caps & RISCV_IOMMU_CAPABILITIES_SV39);
}

static bool riscv_iommu_supports_s2(struct riscv_iommu_device *iommu)
{
	return (iommu->caps & RISCV_IOMMU_CAPABILITIES_SV57X4) ||
		(iommu->caps & RISCV_IOMMU_CAPABILITIES_SV48X4) ||
		(iommu->caps & RISCV_IOMMU_CAPABILITIES_SV39X4);
}

static int riscv_iommu_msi_table_alloc(struct riscv_iommu_domain *domain,
				       struct riscv_iommu_device *iommu,
				       struct riscv_iommu_info *info)
{
	struct riscv_iommu_msi_table *msi_table = &domain->msi_table;
	struct riscv_iommu_msipte *root;
	size_t size;

	if (!(iommu->caps & RISCV_IOMMU_CAPABILITIES_MSI_FLAT) ||
	    !riscv_iommu_ir_device_enabled(info))
		return 0;

	guard(mutex)(&domain->mutex);

	if (msi_table->root)
		return 0;

	if (!msi_table->nr_ptes)
		return 0;

	size = array_size(msi_table->nr_ptes, sizeof(*msi_table->root));
	if (size == SIZE_MAX)
		return -EOVERFLOW;

	root = iommu_alloc_pages_node_sz(NUMA_NO_NODE, GFP_KERNEL_ACCOUNT, size);
	if (!root)
		return -ENOMEM;

	msi_table->root = root;

	return 0;
}

static bool riscv_iommu_can_attach_paging_domain(struct iommu_domain *iommu_domain,
						 struct device *dev,
						 struct iommu_domain *old)
{
	struct riscv_iommu_domain *domain = iommu_domain_to_riscv(iommu_domain);
	struct riscv_iommu_info *info = dev_iommu_priv_get(dev);
	struct riscv_iommu_device *iommu = dev_to_iommu(dev);
	u64 required_caps = domain->msi_table.required_caps;
	bool new_is_s2 = domain->gscid;
	struct riscv_iommu_msi_table *new_msi_table, *old_msi_table;

	if (iommu_domain == old)
		return true;

	new_msi_table = riscv_iommu_domain_msi_table(iommu_domain);
	old_msi_table = riscv_iommu_domain_msi_table(old);

	if (new_msi_table)
		lockdep_assert_held(&new_msi_table->lock);
	if (old_msi_table)
		lockdep_assert_held(&old_msi_table->lock);

	/*
	 * Per-device accounting allows other devices in the same IOMMU group
	 * to move or roll back while this device has forwarded interrupts.
	 */
	if (new_is_s2 && old_msi_table && info->nr_forwarded_irqs)
		return false;
	if (new_is_s2 && required_caps && (iommu->caps & required_caps) != required_caps)
		return false;

	return true;
}

static int riscv_iommu_attach_paging_domain(struct iommu_domain *iommu_domain,
					    struct device *dev,
					    struct iommu_domain *old)
{
	struct riscv_iommu_domain *domain = iommu_domain_to_riscv(iommu_domain);
	struct riscv_iommu_device *iommu = dev_to_iommu(dev);
	struct riscv_iommu_info *info = dev_iommu_priv_get(dev);
	struct riscv_iommu_bond *bond;
	struct pt_iommu_riscv_64_hw_info pt_info;
	struct riscv_iommu_dc dc = {0};
	unsigned long flags;
	int ret;

	pt_iommu_riscv_64_hw_info(&domain->riscvpt, &pt_info);

	if (domain->gscid) {
		if (!riscv_iommu_iohgatp_supported(iommu, pt_info.iohgatp_mode))
			return -ENODEV;

		ret = riscv_iommu_msi_table_alloc(domain, iommu, info);
		if (ret)
			return ret;

		dc.iohgatp =
			FIELD_PREP(RISCV_IOMMU_DC_IOHGATP_MODE, pt_info.iohgatp_mode) |
			FIELD_PREP(RISCV_IOMMU_DC_IOHGATP_GSCID, domain->gscid) |
			FIELD_PREP(RISCV_IOMMU_DC_IOHGATP_PPN, pt_info.ppn);
		if (iommu->caps & RISCV_IOMMU_CAPABILITIES_AMO_HWAD)
			dc.tc |= RISCV_IOMMU_DC_TC_GADE;
	} else {
		if (!riscv_iommu_fsc_supported(iommu, pt_info.fsc_iosatp_mode))
			return -ENODEV;

		dc.fsc = FIELD_PREP(RISCV_IOMMU_DC_FSC_MODE, pt_info.fsc_iosatp_mode) |
			 FIELD_PREP(RISCV_IOMMU_DC_FSC_PPN, pt_info.ppn);
	}
	dc.ta = FIELD_PREP(RISCV_IOMMU_DC_TA_PSCID, domain->pscid);
	dc.tc |= RISCV_IOMMU_DC_TC_V;

	bond = kzalloc_obj(*bond);
	if (!bond)
		return -ENOMEM;
	bond->dev = dev;

	flags = riscv_iommu_msi_tables_lock(old, iommu_domain);
	if (!riscv_iommu_can_attach_paging_domain(iommu_domain, dev, old)) {
		riscv_iommu_msi_tables_unlock(old, iommu_domain, flags);
		kfree(bond);
		return -EBUSY;
	}

	if (domain->msi_table.nr_forwarded_irqs)
		riscv_iommu_msi_table_set_dc(&domain->msi_table, &dc, true);

	info->dc = dc;
	riscv_iommu_bond_link(domain, bond);
	riscv_iommu_iodir_update(dev, &info->dc);
	riscv_iommu_bond_unlink(old, dev);
	rcu_assign_pointer(info->domain, domain);
	riscv_iommu_msi_tables_unlock(old, iommu_domain, flags);

	return 0;
}

static int riscv_iommu_set_dirty_tracking(struct iommu_domain *iommu_domain,
					  bool enable)
{
	/*
	 * Always enabled and the dirty bitmap is cleared prior to
	 * set_dirty_tracking().
	 */
	return 0;
}

static const struct iommu_dirty_ops riscv_iommu_dirty_ops = {
	IOMMU_PT_DIRTY_OPS(riscv_64),
	.set_dirty_tracking = riscv_iommu_set_dirty_tracking,
};

static const struct iommu_domain_ops riscv_iommu_paging_domain_ops = {
	IOMMU_PT_DOMAIN_OPS(riscv_64),
	.attach_dev = riscv_iommu_attach_paging_domain,
	.free = riscv_iommu_free_paging_domain,
	.iotlb_sync = riscv_iommu_iotlb_sync,
	.flush_iotlb_all = riscv_iommu_iotlb_flush_all,
};

static struct iommu_domain *
riscv_iommu_domain_alloc_paging_flags(struct device *dev, u32 flags,
				      const struct iommu_user_data *user_data)
{
	struct pt_iommu_riscv_64_cfg cfg = {};
	struct riscv_iommu_domain *domain;
	struct riscv_iommu_device *iommu;
	int ret;
	const u32 supported_flags = IOMMU_HWPT_ALLOC_DIRTY_TRACKING |
				    IOMMU_HWPT_ALLOC_NEST_PARENT;

	if (flags & ~supported_flags)
		return ERR_PTR(-EOPNOTSUPP);
	if (user_data)
		return ERR_PTR(-EOPNOTSUPP);

	domain = kzalloc_obj(*domain);
	if (!domain)
		return ERR_PTR(-ENOMEM);

	INIT_LIST_HEAD_RCU(&domain->bonds);
	raw_spin_lock_init(&domain->lock);
	raw_spin_lock_init(&domain->msi_table.lock);
	mutex_init(&domain->mutex);
	iommu = dev_to_iommu(dev);
	cfg.common.hw_max_oasz_lg2 = 56;
	/*
	 * 6.4 IOMMU capabilities [..] IOMMU implementations must support the
	 * Svnapot standard extension for NAPOT Translation Contiguity.
	 */
	cfg.common.features = BIT(PT_FEAT_FLUSH_RANGE) |
			      BIT(PT_FEAT_RISCV_SVNAPOT_64K) |
			      BIT(PT_FEAT_DETAILED_GATHER);
	if (iommu->caps & RISCV_IOMMU_CAPABILITIES_SVPBMT)
		cfg.common.features |= BIT(PT_FEAT_RISCV_SVPBMT);
	domain->riscvpt.iommu.nid = dev_to_node(iommu->dev);
	domain->domain.ops = &riscv_iommu_paging_domain_ops;

	switch (flags) {
	case 0:
		cfg.common.features |= BIT(PT_FEAT_SIGN_EXTEND);
		if (iommu->caps & RISCV_IOMMU_CAPABILITIES_SV57) {
			cfg.common.hw_max_vasz_lg2 = 57;
		} else if (iommu->caps & RISCV_IOMMU_CAPABILITIES_SV48) {
			cfg.common.hw_max_vasz_lg2 = 48;
		} else if (iommu->caps & RISCV_IOMMU_CAPABILITIES_SV39) {
			cfg.common.hw_max_vasz_lg2 = 39;
		} else {
			ret = -ENODEV;
			goto err_free;
		}
		domain->pscid = ida_alloc_range(&riscv_iommu_pscids, 1,
						RISCV_IOMMU_MAX_PSCID, GFP_KERNEL);
		if (domain->pscid < 0) {
			ret = -ENOMEM;
			goto err_free;
		}
		break;
	case IOMMU_HWPT_ALLOC_NEST_PARENT:
	case IOMMU_HWPT_ALLOC_DIRTY_TRACKING:
	case IOMMU_HWPT_ALLOC_DIRTY_TRACKING | IOMMU_HWPT_ALLOC_NEST_PARENT:
		/*
		 * Second-stage (iohgatp) page table for KVM VFIO device
		 * pass-through and dirty tracking. The GPA space is 2 bits
		 * wider than the corresponding first-stage VA space (x4 root
		 * page table), so hw_max_vasz_lg2 values are 41/50/59.
		 */
		if (iommu->caps & RISCV_IOMMU_CAPABILITIES_SV57X4) {
			cfg.common.hw_max_vasz_lg2 = 59;
		} else if (iommu->caps & RISCV_IOMMU_CAPABILITIES_SV48X4) {
			cfg.common.hw_max_vasz_lg2 = 50;
		} else if (iommu->caps & RISCV_IOMMU_CAPABILITIES_SV39X4) {
			cfg.common.hw_max_vasz_lg2 = 41;
		} else {
			ret = -ENODEV;
			goto err_free;
		}
		domain->gscid = ida_alloc_range(&riscv_iommu_gscids, 1,
						RISCV_IOMMU_MAX_GSCID, GFP_KERNEL);
		if (domain->gscid < 0) {
			ret = -ENOMEM;
			goto err_free;
		}
		domain->nest_parent = !!(flags & IOMMU_HWPT_ALLOC_NEST_PARENT);

		/*
		 * Capture the current number of MSI PTEs now since it must remain
		 * stable for the lifetime of the domain.
		 */
		kernel_param_lock(THIS_MODULE);
		domain->msi_table.nr_ptes = riscv_iommu_nr_msi_ptes;
		kernel_param_unlock(THIS_MODULE);

		cfg.common.features |= BIT(PT_FEAT_RISCV_S2);
		if (iommu->caps & RISCV_IOMMU_CAPABILITIES_AMO_HWAD)
			domain->domain.dirty_ops = &riscv_iommu_dirty_ops;
		break;
	default:
		ret = -EOPNOTSUPP;
		goto err_free;
	}

	ret = pt_iommu_riscv_64_init(&domain->riscvpt, &cfg, GFP_KERNEL);
	if (ret)
		goto err_free;
	return &domain->domain;

err_free:
	riscv_iommu_free_paging_domain(&domain->domain);
	return ERR_PTR(ret);
}

static int riscv_iommu_attach_blocking_domain(struct iommu_domain *iommu_domain,
					      struct device *dev,
					      struct iommu_domain *old)
{
	struct riscv_iommu_info *info = dev_iommu_priv_get(dev);
	struct riscv_iommu_dc dc = {0};
	unsigned long flags;

	dc.fsc = RISCV_IOMMU_DC_FSC_MODE_BARE;
	dc.tc = 0;

	/* Make device context invalid (DC.tc.V = 0), translation requests will fault w/ #258 */
	flags = riscv_iommu_msi_tables_lock(old, NULL);
	info->dc = dc;
	riscv_iommu_iodir_update(dev, &info->dc);
	riscv_iommu_bond_unlink(old, dev);
	rcu_assign_pointer(info->domain, NULL);
	riscv_iommu_msi_tables_unlock(old, NULL, flags);

	return 0;
}

static struct iommu_domain riscv_iommu_blocking_domain = {
	.type = IOMMU_DOMAIN_BLOCKED,
	.ops = &(const struct iommu_domain_ops) {
		.attach_dev = riscv_iommu_attach_blocking_domain,
	}
};

static int riscv_iommu_attach_identity_domain(struct iommu_domain *iommu_domain,
					      struct device *dev,
					      struct iommu_domain *old)
{
	struct riscv_iommu_info *info = dev_iommu_priv_get(dev);
	struct riscv_iommu_dc dc = {0};
	unsigned long flags;

	dc.fsc = RISCV_IOMMU_DC_FSC_MODE_BARE;
	dc.tc = RISCV_IOMMU_DC_TC_V;

	flags = riscv_iommu_msi_tables_lock(old, NULL);
	info->dc = dc;
	riscv_iommu_iodir_update(dev, &info->dc);
	riscv_iommu_bond_unlink(old, dev);
	rcu_assign_pointer(info->domain, NULL);
	riscv_iommu_msi_tables_unlock(old, NULL, flags);

	return 0;
}

static struct iommu_domain riscv_iommu_identity_domain = {
	.type = IOMMU_DOMAIN_IDENTITY,
	.ops = &(const struct iommu_domain_ops) {
		.attach_dev = riscv_iommu_attach_identity_domain,
	}
};

static struct iommu_group *riscv_iommu_device_group(struct device *dev)
{
	if (dev_is_pci(dev))
		return pci_device_group(dev);
	return generic_device_group(dev);
}

static bool riscv_iommu_capable(struct device *dev, enum iommu_cap cap)
{
	struct riscv_iommu_device *iommu = dev_to_iommu(dev);

	switch (cap) {
	case IOMMU_CAP_CACHE_COHERENCY:
		return dev_is_dma_coherent(dev);
	case IOMMU_CAP_DIRTY_TRACKING:
		return !!(iommu->caps & RISCV_IOMMU_CAPABILITIES_AMO_HWAD);
	default:
		return false;
	}
}

static int riscv_iommu_of_xlate(struct device *dev, const struct of_phandle_args *args)
{
	return iommu_fwspec_add_ids(dev, args->args, 1);
}

static struct iommu_device *riscv_iommu_probe_device(struct device *dev)
{
	struct iommu_fwspec *fwspec = dev_iommu_fwspec_get(dev);
	struct riscv_iommu_device *iommu;
	struct riscv_iommu_info *info;
	struct riscv_iommu_dc *dc;
	int i, ret;
	u64 tc;

	if (!fwspec || !fwspec->iommu_fwnode->dev || !fwspec->num_ids)
		return ERR_PTR(-ENODEV);

	iommu = dev_get_drvdata(fwspec->iommu_fwnode->dev);
	if (!iommu)
		return ERR_PTR(-ENODEV);

	/*
	 * IOMMU hardware operating in fail-over BARE mode will provide
	 * identity translation for all connected devices anyway...
	 */
	if (iommu->ddt_mode <= RISCV_IOMMU_DDTP_IOMMU_MODE_BARE)
		return ERR_PTR(-ENODEV);

	info = kzalloc_obj(*info);
	if (!info)
		return ERR_PTR(-ENOMEM);
	/*
	 * Allocate and pre-configure device context entries in
	 * the device directory. Do not mark the context valid yet.
	 */
	tc = 0;
	for (i = 0; i < fwspec->num_ids; i++) {
		dc = riscv_iommu_get_dc(iommu, fwspec->ids[i]);
		if (!dc) {
			kfree(info);
			return ERR_PTR(-ENODEV);
		}
		if (READ_ONCE(dc->tc) & RISCV_IOMMU_DC_TC_V)
			dev_warn(dev, "already attached to IOMMU device directory\n");
		WRITE_ONCE(dc->tc, tc);
	}

	ret = riscv_iommu_ir_probe_device(iommu, dev, info);
	if (ret) {
		kfree(info);
		return ERR_PTR(ret);
	}

	dev_iommu_priv_set(dev, info);

	return &iommu->iommu;
}

static void riscv_iommu_release_device(struct device *dev)
{
	struct riscv_iommu_info *info = dev_iommu_priv_get(dev);

	riscv_iommu_ir_release_device(dev, info);
	kfree_rcu_mightsleep(info);
}

struct riscv_viommu {
	struct iommufd_viommu core;
	struct riscv_iommu_device *iommu;
	struct riscv_iommu_domain *s2_parent;
	int gscid;
};

struct riscv_iommu_nested_domain {
	struct iommu_domain domain;
	struct riscv_viommu *viommu;

	u64 tc;
	u64 iosatp;
};

#define to_riscv_iommu_nested_domain(domain) \
	container_of(domain, struct riscv_iommu_nested_domain, domain)

static void riscv_iommu_domain_nested_free(struct iommu_domain *domain)
{
	kfree(to_riscv_iommu_nested_domain(domain));
}

static const struct iommu_domain_ops riscv_iommu_nested_ops = {
	.free = riscv_iommu_domain_nested_free,
};

static int riscv_iommu_validate_vdc(struct riscv_iommu_device *iommu,
				    struct iommu_hwpt_riscv *arg)
{
	u64 mode;

	if (!(arg->tc & RISCV_IOMMU_DC_TC_V)) {
		arg->tc = 0;
		arg->iosatp = 0;
		return 0;
	}

	/*
	 * Reject reserved/custom bits, the physical IOMMU may treat the
	 * DC as misconfigured.
	 */
	if (arg->tc & ~RISCV_IOMMU_DC_TC_DEFINED)
		return -EINVAL;
	if (arg->iosatp & ~(RISCV_IOMMU_DC_FSC_PPN | RISCV_IOMMU_DC_FSC_MODE))
		return -EINVAL;

	/* Process directory tables are not supported now. */
	if (arg->tc & RISCV_IOMMU_DC_TC_PDTV)
		return -EOPNOTSUPP;

	/* With PDTV=0 the DPE bit is reserved for future use. */
	if (arg->tc & RISCV_IOMMU_DC_TC_DPE)
		return -EINVAL;

	/* Only 64-bit (SXL=0) stage-1 is supported. */
	if (arg->tc & RISCV_IOMMU_DC_TC_SXL)
		return -EOPNOTSUPP;

	/* ATS/PRI/T2GPA/PRPR consistency. */
	if (!(iommu->caps & RISCV_IOMMU_CAPABILITIES_ATS) &&
	    (arg->tc & (RISCV_IOMMU_DC_TC_EN_ATS | RISCV_IOMMU_DC_TC_EN_PRI |
			RISCV_IOMMU_DC_TC_PRPR)))
		return -EINVAL;
	if ((arg->tc & RISCV_IOMMU_DC_TC_EN_PRI) &&
	    !(arg->tc & RISCV_IOMMU_DC_TC_EN_ATS))
		return -EINVAL;
	if ((arg->tc & RISCV_IOMMU_DC_TC_PRPR) &&
	    !(arg->tc & RISCV_IOMMU_DC_TC_EN_PRI))
		return -EINVAL;
	if ((arg->tc & RISCV_IOMMU_DC_TC_T2GPA) &&
	    (!(iommu->caps & RISCV_IOMMU_CAPABILITIES_T2GPA) ||
	     !(arg->tc & RISCV_IOMMU_DC_TC_EN_ATS)))
		return -EINVAL;

	/*
	 * A/D update behavior on stage-2 PTEs is owned by the host,
	 * decide it's value from the AMO_HWAD capability.
	 */
	arg->tc &= ~RISCV_IOMMU_DC_TC_GADE;
	if (iommu->caps & RISCV_IOMMU_CAPABILITIES_AMO_HWAD)
		arg->tc |= RISCV_IOMMU_DC_TC_GADE;

	/*
	 * A/D update behavior on stage-1 PTEs is owned by the guest but
	 * needs AMO_HWAD support.
	 */
	if ((arg->tc & RISCV_IOMMU_DC_TC_SADE) &&
	    !(iommu->caps & RISCV_IOMMU_CAPABILITIES_AMO_HWAD))
		return -EOPNOTSUPP;

	/* SBE must match the IOMMU byte order unless END is supported. */
	if (!(iommu->caps & RISCV_IOMMU_CAPABILITIES_END) &&
	    (!!(arg->tc & RISCV_IOMMU_DC_TC_SBE) !=
	     !!(iommu->fctl & RISCV_IOMMU_FCTL_BE)))
		return -EINVAL;

	/* Validate the stage-1 mode. */
	mode = FIELD_GET(RISCV_IOMMU_DC_FSC_MODE, arg->iosatp);
	if (mode == RISCV_IOMMU_DC_FSC_MODE_BARE) {
		/* No stage-1 translation, root pointer is unused. */
		arg->iosatp = 0;
		return 0;
	}
	switch (mode) {
	case RISCV_IOMMU_DC_FSC_IOSATP_MODE_SV39:
	case RISCV_IOMMU_DC_FSC_IOSATP_MODE_SV48:
	case RISCV_IOMMU_DC_FSC_IOSATP_MODE_SV57:
		break;
	default:
		return -EINVAL;
	}
	if (!riscv_iommu_fsc_supported(iommu, mode))
		return -EOPNOTSUPP;

	return 0;
}

static struct iommu_domain *
riscv_viommu_alloc_domain_nested(struct iommufd_viommu *viommu, u32 flags,
				 const struct iommu_user_data *user_data)
{
	struct riscv_viommu *rv_viommu = container_of(viommu, struct riscv_viommu, core);
	struct riscv_iommu_nested_domain *nested_domain;
	struct iommu_hwpt_riscv arg;
	int ret;

	if (flags)
		return ERR_PTR(-EOPNOTSUPP);

	ret = iommu_copy_struct_from_user(&arg, user_data,
					  IOMMU_HWPT_DATA_RISCV_S1, iosatp);
	if (ret)
		return ERR_PTR(ret);

	ret = riscv_iommu_validate_vdc(rv_viommu->iommu, &arg);
	if (ret)
		return ERR_PTR(ret);

	nested_domain = kzalloc_obj(*nested_domain, GFP_KERNEL_ACCOUNT);
	if (!nested_domain)
		return ERR_PTR(-ENOMEM);

	nested_domain->domain.type = IOMMU_DOMAIN_NESTED;
	nested_domain->domain.ops = &riscv_iommu_nested_ops;
	nested_domain->viommu = rv_viommu;
	nested_domain->tc = arg.tc;
	nested_domain->iosatp = arg.iosatp;

	return &nested_domain->domain;
}

static const struct iommufd_viommu_ops riscv_viommu_ops = {
	.alloc_domain_nested = riscv_viommu_alloc_domain_nested,
};

static size_t riscv_iommu_get_viommu_size(struct device *dev,
					  enum iommu_viommu_type viommu_type)
{
	struct riscv_iommu_device *iommu = dev_to_iommu(dev);

	if (viommu_type != IOMMU_VIOMMU_TYPE_RISCV)
		return 0;

	if (!riscv_iommu_supports_s1(iommu) || !riscv_iommu_supports_s2(iommu))
		return 0;

	return VIOMMU_STRUCT_SIZE(struct riscv_viommu, core);
}

static int riscv_viommu_init(struct iommufd_viommu *viommu,
			     struct iommu_domain *parent_domain,
			     const struct iommu_user_data *user_data)
{
	struct riscv_viommu *rv_viommu = container_of(viommu, struct riscv_viommu, core);
	struct riscv_iommu_device *iommu =
		container_of(viommu->iommu_dev, struct riscv_iommu_device, iommu);
	struct riscv_iommu_domain *s2_parent = iommu_domain_to_riscv(parent_domain);

	rv_viommu->iommu = iommu;
	rv_viommu->s2_parent = s2_parent;
	rv_viommu->gscid = s2_parent->gscid;
	viommu->ops = &riscv_viommu_ops;

	return 0;
}

static void riscv_iommu_get_resv_regions(struct device *dev, struct list_head *head)
{
	struct iommu_resv_region *region;

	if (imsic_dev_has_imsic_msi_parent(dev)) {
		/* Each hart has one S-mode IMSIC page, a.k.a MSI target page */
		region = iommu_alloc_resv_region(RISCV_IOMMU_MSI_IOVA_BASE,
						 (size_t)num_possible_cpus() * PAGE_SIZE,
						 IOMMU_WRITE | IOMMU_NOEXEC | IOMMU_MMIO,
						 IOMMU_RESV_SW_MSI, GFP_KERNEL);
		if (region)
			list_add_tail(&region->list, head);
	}

	iommu_dma_get_resv_regions(dev, head);
}

static const struct iommu_ops riscv_iommu_ops = {
	.of_xlate = riscv_iommu_of_xlate,
	.capable = riscv_iommu_capable,
	.identity_domain = &riscv_iommu_identity_domain,
	.blocked_domain = &riscv_iommu_blocking_domain,
	.release_domain = &riscv_iommu_blocking_domain,
	.domain_alloc_paging_flags = riscv_iommu_domain_alloc_paging_flags,
	.get_viommu_size = riscv_iommu_get_viommu_size,
	.viommu_init = riscv_viommu_init,
	.device_group = riscv_iommu_device_group,
	.probe_device = riscv_iommu_probe_device,
	.release_device	= riscv_iommu_release_device,
	.get_resv_regions = riscv_iommu_get_resv_regions,
};

static int riscv_iommu_init_check(struct riscv_iommu_device *iommu)
{
	u64 ddtp;

	/*
	 * Make sure the IOMMU is switched off or in pass-through mode during
	 * regular boot flow and disable translation when we boot into a kexec
	 * kernel and the previous kernel left them enabled.
	 */
	ddtp = riscv_iommu_readq(iommu, RISCV_IOMMU_REG_DDTP);
	if (ddtp & RISCV_IOMMU_DDTP_BUSY)
		return -EBUSY;

	if (FIELD_GET(RISCV_IOMMU_DDTP_IOMMU_MODE, ddtp) >
	     RISCV_IOMMU_DDTP_IOMMU_MODE_BARE) {
		if (!is_kdump_kernel())
			return -EBUSY;
		riscv_iommu_disable(iommu);
	}

	/* Configure accesses to in-memory data structures for CPU-native byte order. */
	if (IS_ENABLED(CONFIG_CPU_BIG_ENDIAN) !=
	    !!(iommu->fctl & RISCV_IOMMU_FCTL_BE)) {
		if (!(iommu->caps & RISCV_IOMMU_CAPABILITIES_END))
			return -EINVAL;
		riscv_iommu_writel(iommu, RISCV_IOMMU_REG_FCTL,
				   iommu->fctl ^ RISCV_IOMMU_FCTL_BE);
		iommu->fctl = riscv_iommu_readl(iommu, RISCV_IOMMU_REG_FCTL);
		if (IS_ENABLED(CONFIG_CPU_BIG_ENDIAN) !=
		    !!(iommu->fctl & RISCV_IOMMU_FCTL_BE))
			return -EINVAL;
	}

	/*
	 * Distribute interrupt vectors, always use first vector for CIV.
	 * At least one interrupt is required. Read back and verify.
	 */
	if (!iommu->irqs_count)
		return -EINVAL;

	iommu->icvec = FIELD_PREP(RISCV_IOMMU_ICVEC_FIV, 1 % iommu->irqs_count) |
		       FIELD_PREP(RISCV_IOMMU_ICVEC_PIV, 2 % iommu->irqs_count) |
		       FIELD_PREP(RISCV_IOMMU_ICVEC_PMIV, 3 % iommu->irqs_count);
	riscv_iommu_writeq(iommu, RISCV_IOMMU_REG_ICVEC, iommu->icvec);
	iommu->icvec = riscv_iommu_readq(iommu, RISCV_IOMMU_REG_ICVEC);
	if (max3(FIELD_GET(RISCV_IOMMU_ICVEC_CIV, iommu->icvec),
		 FIELD_GET(RISCV_IOMMU_ICVEC_FIV, iommu->icvec),
		 max(FIELD_GET(RISCV_IOMMU_ICVEC_PIV, iommu->icvec),
		     FIELD_GET(RISCV_IOMMU_ICVEC_PMIV, iommu->icvec))) >= iommu->irqs_count)
		return -EINVAL;

	return 0;
}

void riscv_iommu_remove(struct riscv_iommu_device *iommu)
{
	iommu_device_unregister(&iommu->iommu);
	iommu_device_sysfs_remove(&iommu->iommu);
	riscv_iommu_iodir_set_mode(iommu, RISCV_IOMMU_DDTP_IOMMU_MODE_OFF);
	riscv_iommu_queue_disable(&iommu->cmdq);
	riscv_iommu_queue_disable(&iommu->fltq);
	riscv_iommu_ir_irq_domain_remove(iommu);
}

int riscv_iommu_init(struct riscv_iommu_device *iommu)
{
	int rc;

	RISCV_IOMMU_QUEUE_INIT(&iommu->cmdq, CQ);
	raw_spin_lock_init(&iommu->cmdq.lock);
	RISCV_IOMMU_QUEUE_INIT(&iommu->fltq, FQ);

	rc = riscv_iommu_init_check(iommu);
	if (rc)
		return dev_err_probe(iommu->dev, rc, "unexpected device state\n");

	rc = riscv_iommu_iodir_alloc(iommu);
	if (rc)
		return rc;

	rc = riscv_iommu_queue_alloc(iommu, &iommu->cmdq,
				     sizeof(struct riscv_iommu_command));
	if (rc)
		return rc;

	rc = riscv_iommu_queue_alloc(iommu, &iommu->fltq,
				     sizeof(struct riscv_iommu_fq_record));
	if (rc)
		return rc;

	rc = riscv_iommu_queue_enable(iommu, &iommu->cmdq, riscv_iommu_cmdq_process);
	if (rc)
		return rc;

	rc = riscv_iommu_queue_enable(iommu, &iommu->fltq, riscv_iommu_fltq_process);
	if (rc)
		goto err_queue_disable;

	rc = riscv_iommu_iodir_set_mode(iommu, RISCV_IOMMU_DDTP_IOMMU_MODE_MAX);
	if (rc)
		goto err_queue_disable;

	rc = iommu_device_sysfs_add(&iommu->iommu, NULL, NULL, "riscv-iommu@%s",
				    dev_name(iommu->dev));
	if (rc) {
		dev_err_probe(iommu->dev, rc, "cannot register sysfs interface\n");
		goto err_iodir_off;
	}

	if (!acpi_disabled) {
		rc = rimt_iommu_register(iommu->dev);
		if (rc) {
			dev_err_probe(iommu->dev, rc, "cannot register iommu with RIMT\n");
			goto err_remove_sysfs;
		}
	}

	rc = iommu_device_register(&iommu->iommu, &riscv_iommu_ops, iommu->dev);
	if (rc) {
		dev_err_probe(iommu->dev, rc, "cannot register iommu interface\n");
		goto err_remove_sysfs;
	}

	return 0;

err_remove_sysfs:
	iommu_device_sysfs_remove(&iommu->iommu);
err_iodir_off:
	riscv_iommu_iodir_set_mode(iommu, RISCV_IOMMU_DDTP_IOMMU_MODE_OFF);
err_queue_disable:
	riscv_iommu_queue_disable(&iommu->fltq);
	riscv_iommu_queue_disable(&iommu->cmdq);
	return rc;
}

MODULE_IMPORT_NS("GENERIC_PT_IOMMU");
