// Seed: 903359810
module module_0 #(
    parameter id_2 = 32'd50
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  output wire id_1;
  wire [id_2 : -1] id_3;
endmodule
module module_0 #(
    parameter id_13 = 32'd43,
    parameter id_14 = 32'd37,
    parameter id_25 = 32'd28,
    parameter id_8  = 32'd82
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire _id_14;
  inout wire _id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire _id_8;
  input wire id_7;
  output logic [7:0] id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_13   = id_17;
  assign id_13   = id_4;
  assign id_6[1] = 1;
  supply0 [id_8 : 1 'b0] id_22 = id_4 * -1;
  wire [id_13 : 1] id_23 = id_16;
  tri0 id_24 = 1;
  logic _id_25 = (1);
  tri id_26, id_27;
  wire [-1 'd0 : id_25] module_1 = ~1;
  wire [id_14 : -1 'd0] id_28 = id_7;
  wire [-1 : -1] id_29 = id_7;
  id_30 :
  assert property (@(negedge 1) 1)
  else $signed(id_13);
  ;
  wor  id_31 = -1;
  wire id_32;
  ;
  logic [id_8 : 1] id_33;
  wire id_34 = -1 == 1'b0;
  module_0 modCall_1 (
      id_5,
      id_13
  );
  assign id_26 = 1'h0;
endmodule
