{"status": "active", "external_homepage": "http://fpga.sourceforge.net", "developers": [{"url": "http://sourceforge.net/u/shehryar88/", "username": "shehryar88", "name": "shery88"}], "screenshots": [], "name": "H.264 implementation on FPGA", "preferred_support_tool": "", "preferred_support_url": "", "icon_url": null, "labels": [], "video_url": "", "private": false, "creation_date": "2010-06-10", "url": "http://sourceforge.net/p/fpga/", "socialnetworks": [], "short_description": " i have got a final project of implementing video compression on FPGA. \r\n      i have found out a H.264 rtl code from source forge . when i synthesize the code on ISE , i cannot understand the inputs and outputs and where to connect them.\r\n\r\n", "moved_to_url": "", "shortname": "fpga", "_id": "515c544be88f3d0a9df9bce6", "tools": [{"sourceforge_group_id": 328063, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "discussion", "name": "discussion", "label": "Discussion"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}], "summary": "", "categories": {"developmentstatus": [], "topic": [], "language": [], "license": [], "database": [], "environment": [], "audience": [], "translation": [], "os": []}}
