{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544698471256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544698471264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 19:54:31 2018 " "Processing started: Thu Dec 13 19:54:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544698471264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544698471264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant " "Command: quartus_map --read_settings_files=on --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544698471264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544698472168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544698472168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automaticrestaurant.bdf 1 1 " "Found 1 design units, including 1 entities, in source file automaticrestaurant.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AutomaticRestaurant " "Found entity 1: AutomaticRestaurant" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544698482917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544698482917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AutomaticRestaurant " "Elaborating entity \"AutomaticRestaurant\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544698483038 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1120 1112 1160 1152 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1544698483043 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst9 " "Block or symbol \"NOT\" of instance \"inst9\" overlaps another block or symbol" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1184 1104 1152 1216 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1544698483044 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst12 " "Block or symbol \"NOT\" of instance \"inst12\" overlaps another block or symbol" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1216 1096 1144 1248 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1544698483044 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pseudo_rand_num_generator.bdf 1 1 " "Using design file pseudo_rand_num_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pseudo_rand_num_generator " "Found entity 1: Pseudo_rand_num_generator" {  } { { "pseudo_rand_num_generator.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/pseudo_rand_num_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544698483063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544698483063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pseudo_rand_num_generator Pseudo_rand_num_generator:inst123 " "Elaborating entity \"Pseudo_rand_num_generator\" for hierarchy \"Pseudo_rand_num_generator:inst123\"" {  } { { "AutomaticRestaurant.bdf" "inst123" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { -24 304 512 104 "inst123" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544698483063 ""}
{ "Warning" "WSGN_SEARCH_FILE" "id7_segement_decoder.bdf 1 1 " "Using design file id7_segement_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 id7_segement_decoder " "Found entity 1: id7_segement_decoder" {  } { { "id7_segement_decoder.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/id7_segement_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544698483085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544698483085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id7_segement_decoder id7_segement_decoder:id2SegDecoder " "Elaborating entity \"id7_segement_decoder\" for hierarchy \"id7_segement_decoder:id2SegDecoder\"" {  } { { "AutomaticRestaurant.bdf" "id2SegDecoder" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 320 2496 2592 608 "id2SegDecoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544698483085 ""}
{ "Warning" "WSGN_SEARCH_FILE" "order_register.bdf 1 1 " "Using design file order_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 order_register " "Found entity 1: order_register" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544698483106 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544698483106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "order_register order_register:Order_Register " "Elaborating entity \"order_register\" for hierarchy \"order_register:Order_Register\"" {  } { { "AutomaticRestaurant.bdf" "Order_Register" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 256 688 936 512 "Order_Register" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544698483106 ""}
{ "Warning" "WSGN_SEARCH_FILE" "test.bdf 1 1 " "Using design file test.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544698483125 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544698483125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test test:OpenerRemoteCtrl " "Elaborating entity \"test\" for hierarchy \"test:OpenerRemoteCtrl\"" {  } { { "AutomaticRestaurant.bdf" "OpenerRemoteCtrl" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 272 304 616 560 "OpenerRemoteCtrl" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544698483126 ""}
{ "Warning" "WSGN_SEARCH_FILE" "table2segdecoder.bdf 1 1 " "Using design file table2segdecoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 table2segDecoder " "Found entity 1: table2segDecoder" {  } { { "table2segdecoder.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/table2segdecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544698483147 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544698483147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "table2segDecoder table2segDecoder:table2SegDecoder " "Elaborating entity \"table2segDecoder\" for hierarchy \"table2segDecoder:table2SegDecoder\"" {  } { { "AutomaticRestaurant.bdf" "table2SegDecoder" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 392 1712 1832 680 "table2SegDecoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544698483148 ""}
{ "Warning" "WSGN_SEARCH_FILE" "remain_table.bdf 1 1 " "Using design file remain_table.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 remain_table " "Found entity 1: remain_table" {  } { { "remain_table.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/remain_table.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544698483165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544698483165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remain_table remain_table:Remain_Table " "Elaborating entity \"remain_table\" for hierarchy \"remain_table:Remain_Table\"" {  } { { "AutomaticRestaurant.bdf" "Remain_Table" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 112 304 528 240 "Remain_Table" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544698483165 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adad.bdf 1 1 " "Using design file adad.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adad " "Found entity 1: adad" {  } { { "adad.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544698483188 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544698483188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adad adad:inst2 " "Elaborating entity \"adad\" for hierarchy \"adad:inst2\"" {  } { { "AutomaticRestaurant.bdf" "inst2" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 624 2448 2544 1552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544698483189 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "7483 inst5 " "Block or symbol \"7483\" of instance \"inst5\" overlaps another block or symbol" {  } { { "adad.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { { 232 1048 1168 424 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1544698483190 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "7483 inst7 " "Block or symbol \"7483\" of instance \"inst7\" overlaps another block or symbol" {  } { { "adad.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { { 232 1344 1464 424 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1544698483191 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "7483 inst8 " "Block or symbol \"7483\" of instance \"inst8\" overlaps another block or symbol" {  } { { "adad.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { { 424 1488 1608 616 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1544698483191 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "7483 inst10 " "Block or symbol \"7483\" of instance \"inst10\" overlaps another block or symbol" {  } { { "adad.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { { 424 1808 1928 616 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1544698483191 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D3 " "Pin \"D3\" not connected" {  } { { "adad.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { { 360 888 1056 376 "D3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1544698483191 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "E2 " "Pin \"E2\" not connected" {  } { { "adad.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { { 320 1176 1344 336 "E2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1544698483191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7483 adad:inst2\|7483:inst12 " "Elaborating entity \"7483\" for hierarchy \"adad:inst2\|7483:inst12\"" {  } { { "adad.bdf" "inst12" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { { 232 2016 2136 424 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544698483205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adad:inst2\|7483:inst12 " "Elaborated megafunction instantiation \"adad:inst2\|7483:inst12\"" {  } { { "adad.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/adad.bdf" { { 232 2016 2136 424 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544698483220 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dffmax.bdf 1 1 " "Using design file dffmax.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DFFMAX " "Found entity 1: DFFMAX" {  } { { "dffmax.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/dffmax.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544698483265 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544698483265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFFMAX DFFMAX:DFF_SET " "Elaborating entity \"DFFMAX\" for hierarchy \"DFFMAX:DFF_SET\"" {  } { { "AutomaticRestaurant.bdf" "DFF_SET" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 856 1688 1896 1816 "DFF_SET" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544698483265 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst70 " "Port \"CLK\" of type DFF and instance \"inst70\" is missing source signal" {  } { { "dffmax.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/dffmax.bdf" { { 1960 3504 3568 2040 "inst70" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1544698483278 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "zz30 " "Pin \"zz30\" not connected" {  } { { "dffmax.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/dffmax.bdf" { { 2000 3336 3504 2016 "zz30" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1544698483278 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "7 " "Ignored 7 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "7 " "Ignored 7 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1544698483784 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1544698483784 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display1g VCC " "Pin \"Display1g\" is stuck at VCC" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 440 2656 2832 456 "Display1g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544698484473 "|AutomaticRestaurant|Display1g"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2b VCC " "Pin \"Display2b\" is stuck at VCC" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 432 1832 2008 448 "Display2b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544698484473 "|AutomaticRestaurant|Display2b"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2c VCC " "Pin \"Display2c\" is stuck at VCC" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 448 1832 2008 464 "Display2c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544698484473 "|AutomaticRestaurant|Display2c"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2g GND " "Pin \"Display2g\" is stuck at GND" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 512 1832 2008 528 "Display2g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544698484473 "|AutomaticRestaurant|Display2g"} { "Warning" "WMLS_MLS_STUCK_PIN" "TotalPrice9 VCC " "Pin \"TotalPrice9\" is stuck at VCC" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 776 2544 2720 792 "TotalPrice9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544698484473 "|AutomaticRestaurant|TotalPrice9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544698484473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544698484561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544698485418 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544698485418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "308 " "Implemented 308 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544698485768 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544698485768 ""} { "Info" "ICUT_CUT_TM_LCELLS" "239 " "Implemented 239 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544698485768 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544698485768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544698485830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 19:54:45 2018 " "Processing ended: Thu Dec 13 19:54:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544698485830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544698485830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544698485830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544698485830 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1544698488182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544698488191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 19:54:46 2018 " "Processing started: Thu Dec 13 19:54:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544698488191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544698488191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544698488191 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544698490019 ""}
{ "Info" "0" "" "Project  = AutomaticRestaurant" {  } {  } 0 0 "Project  = AutomaticRestaurant" 0 0 "Fitter" 0 0 1544698490031 ""}
{ "Info" "0" "" "Revision = AutomaticRestaurant" {  } {  } 0 0 "Revision = AutomaticRestaurant" 0 0 "Fitter" 0 0 1544698490031 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544698490195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544698490196 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "AutomaticRestaurant EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design AutomaticRestaurant" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1544698490668 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1544698490668 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1544698490709 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1544698490709 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544698491064 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544698491097 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544698491663 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544698491663 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544698491666 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544698491666 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544698491666 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544698491666 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544698491666 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544698491666 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544698491677 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "69 69 " "No exact pin location assignment(s) for 69 pins of 69 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1544698491951 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AutomaticRestaurant.sdc " "Synopsys Design Constraints File file not found: 'AutomaticRestaurant.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544698492339 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544698492341 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "order_register:Order_Register\|inst87 order_register:Order_Register\|inst87 " "Clock target order_register:Order_Register\|inst87 of clock order_register:Order_Register\|inst87 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1544698492342 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OpenerRemoteCtrl\|inst123  from: datad  to: combout " "Cell: OpenerRemoteCtrl\|inst123  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544698492343 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1544698492343 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544698492344 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544698492345 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544698492345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK1~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node CLK1~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst12 " "Destination node order_register:Order_Register\|inst12" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1048 1240 1304 1096 "inst12" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544698492409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst20 " "Destination node order_register:Order_Register\|inst20" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 464 1240 1304 512 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544698492409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst5~0 " "Destination node order_register:Order_Register\|inst5~0" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1552 1240 1304 1600 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544698492409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst14 " "Destination node order_register:Order_Register\|inst14" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1048 1024 1088 1096 "inst14" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544698492409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst21 " "Destination node order_register:Order_Register\|inst21" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 464 1024 1088 512 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544698492409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst6 " "Destination node order_register:Order_Register\|inst6" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1552 1024 1088 1600 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544698492409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst15 " "Destination node order_register:Order_Register\|inst15" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1048 816 880 1096 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544698492409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst22 " "Destination node order_register:Order_Register\|inst22" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 464 816 880 512 "inst22" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544698492409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst8 " "Destination node order_register:Order_Register\|inst8" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1552 816 880 1600 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544698492409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst16 " "Destination node order_register:Order_Register\|inst16" {  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1048 608 672 1096 "inst16" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544698492409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1544698492409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544698492409 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 48 80 248 64 "CLK1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OpenerSendBTN~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node OpenerSendBTN~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492410 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 456 72 248 472 "OpenerSendBTN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RandomGame_BTN~input (placed in PIN V12 (CLk15, DIFFCLK_6n)) " "Automatically promoted node RandomGame_BTN~input (placed in PIN V12 (CLk15, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492410 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 32 56 248 48 "RandomGame_BTN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test:OpenerRemoteCtrl\|inst123  " "Automatically promoted node test:OpenerRemoteCtrl\|inst123 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492410 ""}  } { { "test.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/test.bdf" { { 624 440 504 672 "inst123" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15  " "Automatically promoted node inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display1d~output " "Destination node Display1d~output" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 392 2656 2832 408 "Display1d" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544698492410 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544698492410 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1104 1304 1368 1152 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst17  " "Automatically promoted node inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display1h~output " "Destination node Display1h~output" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 456 2656 2832 472 "Display1h" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544698492410 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544698492410 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1256 1304 1368 1304 "inst17" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst18  " "Automatically promoted node inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492410 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1336 1304 1368 1384 "inst18" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst19  " "Automatically promoted node inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492410 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1424 1304 1368 1472 "inst19" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst11  " "Automatically promoted node order_register:Order_Register\|inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492410 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1552 608 672 1600 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst20  " "Automatically promoted node order_register:Order_Register\|inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492410 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 464 1240 1304 512 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst21  " "Automatically promoted node order_register:Order_Register\|inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492410 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 464 1024 1088 512 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst22  " "Automatically promoted node order_register:Order_Register\|inst22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492410 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 464 816 880 512 "inst22" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst23  " "Automatically promoted node order_register:Order_Register\|inst23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492410 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 464 608 672 512 "inst23" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst5  " "Automatically promoted node order_register:Order_Register\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492410 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1552 1240 1304 1600 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst6  " "Automatically promoted node order_register:Order_Register\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492410 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1552 1024 1088 1600 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst8  " "Automatically promoted node order_register:Order_Register\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492410 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/order_register.bdf" { { 1552 816 880 1600 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "remain_table:Remain_Table\|inst26  " "Automatically promoted node remain_table:Remain_Table\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492411 ""}  } { { "remain_table.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/remain_table.bdf" { { 584 -568 -504 632 "inst26" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492411 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test:OpenerRemoteCtrl\|inst26  " "Automatically promoted node test:OpenerRemoteCtrl\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492412 ""}  } { { "test.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/test.bdf" { { 984 432 496 1032 "inst26" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492412 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492412 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 952 1296 1360 1000 "inst13" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492412 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst14  " "Automatically promoted node inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544698492412 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 1032 1296 1360 1080 "inst14" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544698492412 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544698492832 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544698492832 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544698492835 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544698492835 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544698492836 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544698492836 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544698492836 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544698492836 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544698492852 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1544698492852 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544698492852 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 2.5V 15 51 0 " "Number of I/O pins in group: 66 (unused VREF, 2.5V VCCIO, 15 input, 51 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1544698492855 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1544698492855 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1544698492855 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544698492855 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544698492855 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544698492855 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544698492855 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544698492855 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544698492855 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544698492855 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544698492855 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544698492855 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544698492855 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1544698492855 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1544698492855 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544698492925 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544698492930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544698493907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544698494025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544698494044 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544698498305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544698498306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544698498696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X26_Y10 X38_Y20 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X26_Y10 to location X38_Y20" {  } { { "loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X26_Y10 to location X38_Y20"} { { 12 { 0 ""} 26 10 13 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544698499886 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544698499886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544698500858 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544698500858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544698500864 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544698501066 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544698501075 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544698501324 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544698501324 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544698501503 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544698502326 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OpenerSendBTN 2.5 V M9 " "Pin OpenerSendBTN uses I/O standard 2.5 V at M9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OpenerSendBTN } } } { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 456 72 248 472 "OpenerSendBTN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544698502600 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK1 2.5 V M10 " "Pin CLK1 uses I/O standard 2.5 V at M10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK1 } } } { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/AutomaticRestaurant.bdf" { { 48 80 248 64 "CLK1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544698502600 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1544698502600 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/output_files/AutomaticRestaurant.fit.smsg " "Generated suppressed messages file C:/Users/duryk/Desktop/AutoBar_DigitalDesign-master/Merge/output_files/AutomaticRestaurant.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544698502697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5633 " "Peak virtual memory: 5633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544698503482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 19:55:03 2018 " "Processing ended: Thu Dec 13 19:55:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544698503482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544698503482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544698503482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544698503482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544698505412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544698505420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 19:55:05 2018 " "Processing started: Thu Dec 13 19:55:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544698505420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544698505420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544698505420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1544698505842 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544698506747 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544698506782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544698507094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 19:55:07 2018 " "Processing ended: Thu Dec 13 19:55:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544698507094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544698507094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544698507094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544698507094 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544698507941 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544698508896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544698508905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 19:55:08 2018 " "Processing started: Thu Dec 13 19:55:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544698508905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1544698508905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AutomaticRestaurant -c AutomaticRestaurant " "Command: quartus_sta AutomaticRestaurant -c AutomaticRestaurant" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1544698508905 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1544698509136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1544698509623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1544698509623 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1544698509687 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1544698509687 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AutomaticRestaurant.sdc " "Synopsys Design Constraints File file not found: 'AutomaticRestaurant.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1544698509980 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1544698509980 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RandomGame_BTN RandomGame_BTN " "create_clock -period 1.000 -name RandomGame_BTN RandomGame_BTN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544698509983 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK1 CLK1 " "create_clock -period 1.000 -name CLK1 CLK1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544698509983 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OpenerSendBTN OpenerSendBTN " "create_clock -period 1.000 -name OpenerSendBTN OpenerSendBTN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544698509983 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OpenerMinusBTN OpenerMinusBTN " "create_clock -period 1.000 -name OpenerMinusBTN OpenerMinusBTN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544698509983 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DoorMinusBTN DoorMinusBTN " "create_clock -period 1.000 -name DoorMinusBTN DoorMinusBTN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544698509983 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name order_register:Order_Register\|inst87 order_register:Order_Register\|inst87 " "create_clock -period 1.000 -name order_register:Order_Register\|inst87 order_register:Order_Register\|inst87" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544698509983 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544698509983 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "order_register:Order_Register\|inst87 order_register:Order_Register\|inst87 " "Clock target order_register:Order_Register\|inst87 of clock order_register:Order_Register\|inst87 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1544698509985 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OpenerRemoteCtrl\|inst123  from: datad  to: combout " "Cell: OpenerRemoteCtrl\|inst123  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544698509986 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1544698509986 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1544698509987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544698509987 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1544698509994 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1544698510019 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544698510075 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544698510075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.190 " "Worst-case setup slack is -2.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.190             -41.783 order_register:Order_Register\|inst87  " "   -2.190             -41.783 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.091             -17.674 OpenerSendBTN  " "   -2.091             -17.674 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.892              -5.470 OpenerMinusBTN  " "   -1.892              -5.470 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.248              -3.628 DoorMinusBTN  " "   -1.248              -3.628 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.585              -8.698 CLK1  " "   -0.585              -8.698 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -0.181 RandomGame_BTN  " "   -0.091              -0.181 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544698510082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.049 " "Worst-case hold slack is -0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.095 OpenerMinusBTN  " "   -0.049              -0.095 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.035 CLK1  " "   -0.021              -0.035 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 DoorMinusBTN  " "    0.225               0.000 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 RandomGame_BTN  " "    0.457               0.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.245               0.000 order_register:Order_Register\|inst87  " "    1.245               0.000 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.763               0.000 OpenerSendBTN  " "    1.763               0.000 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544698510093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.962 " "Worst-case recovery slack is -5.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.962            -136.327 CLK1  " "   -5.962            -136.327 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.070             -11.578 OpenerSendBTN  " "   -1.070             -11.578 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.884               0.000 OpenerMinusBTN  " "    1.884               0.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544698510104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.734 " "Worst-case removal slack is -1.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.734              -6.936 OpenerMinusBTN  " "   -1.734              -6.936 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 CLK1  " "    0.680               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.187               0.000 OpenerSendBTN  " "    1.187               0.000 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544698510114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -61.000 CLK1  " "   -3.000             -61.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.000 OpenerMinusBTN  " "   -3.000             -14.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.000 OpenerSendBTN  " "   -3.000             -14.000 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.000 DoorMinusBTN  " "   -3.000              -7.000 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.000 RandomGame_BTN  " "   -3.000              -5.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -27.000 order_register:Order_Register\|inst87  " "   -1.000             -27.000 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698510123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544698510123 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698510523 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698510523 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698510523 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698510523 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.483 ns " "Worst Case Available Settling Time: 0.483 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698510523 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698510523 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544698510523 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544698510541 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1544698510586 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1544698510927 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "order_register:Order_Register\|inst87 order_register:Order_Register\|inst87 " "Clock target order_register:Order_Register\|inst87 of clock order_register:Order_Register\|inst87 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1544698510995 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OpenerRemoteCtrl\|inst123  from: datad  to: combout " "Cell: OpenerRemoteCtrl\|inst123  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544698510995 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1544698510995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544698510999 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544698511019 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544698511019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.938 " "Worst-case setup slack is -1.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.938             -35.961 order_register:Order_Register\|inst87  " "   -1.938             -35.961 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.830             -15.117 OpenerSendBTN  " "   -1.830             -15.117 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599              -4.531 OpenerMinusBTN  " "   -1.599              -4.531 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.005              -2.918 DoorMinusBTN  " "   -1.005              -2.918 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430              -4.268 CLK1  " "   -0.430              -4.268 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 RandomGame_BTN  " "    0.035               0.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544698511050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.031 " "Worst-case hold slack is -0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031              -0.059 OpenerMinusBTN  " "   -0.031              -0.059 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 CLK1  " "    0.015               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 DoorMinusBTN  " "    0.148               0.000 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 RandomGame_BTN  " "    0.407               0.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.143               0.000 order_register:Order_Register\|inst87  " "    1.143               0.000 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.611               0.000 OpenerSendBTN  " "    1.611               0.000 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544698511068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.298 " "Worst-case recovery slack is -5.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.298            -119.348 CLK1  " "   -5.298            -119.348 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.849              -9.183 OpenerSendBTN  " "   -0.849              -9.183 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.759               0.000 OpenerMinusBTN  " "    1.759               0.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544698511080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.570 " "Worst-case removal slack is -1.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.570              -6.280 OpenerMinusBTN  " "   -1.570              -6.280 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 CLK1  " "    0.665               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 OpenerSendBTN  " "    1.054               0.000 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544698511094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -61.000 CLK1  " "   -3.000             -61.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.000 OpenerMinusBTN  " "   -3.000             -14.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.000 OpenerSendBTN  " "   -3.000             -14.000 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.000 DoorMinusBTN  " "   -3.000              -7.000 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.000 RandomGame_BTN  " "   -3.000              -5.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -27.000 order_register:Order_Register\|inst87  " "   -1.000             -27.000 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544698511105 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698511451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698511451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698511451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698511451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.648 ns " "Worst Case Available Settling Time: 0.648 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698511451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698511451 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544698511451 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544698511475 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "order_register:Order_Register\|inst87 order_register:Order_Register\|inst87 " "Clock target order_register:Order_Register\|inst87 of clock order_register:Order_Register\|inst87 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1544698511619 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OpenerRemoteCtrl\|inst123  from: datad  to: combout " "Cell: OpenerRemoteCtrl\|inst123  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544698511619 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1544698511619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544698511624 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544698511626 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544698511626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.271 " "Worst-case setup slack is -1.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.271              -7.178 OpenerSendBTN  " "   -1.271              -7.178 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.081             -16.197 order_register:Order_Register\|inst87  " "   -1.081             -16.197 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602              -1.647 OpenerMinusBTN  " "   -0.602              -1.647 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307              -0.857 DoorMinusBTN  " "   -0.307              -0.857 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 CLK1  " "    0.062               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 RandomGame_BTN  " "    0.391               0.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544698511644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.138 " "Worst-case hold slack is -0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138              -0.718 CLK1  " "   -0.138              -0.718 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -0.184 OpenerMinusBTN  " "   -0.092              -0.184 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 DoorMinusBTN  " "    0.047               0.000 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 RandomGame_BTN  " "    0.210               0.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.728               0.000 order_register:Order_Register\|inst87  " "    0.728               0.000 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.931               0.000 OpenerSendBTN  " "    0.931               0.000 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544698511668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.206 " "Worst-case recovery slack is -3.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.206             -66.204 CLK1  " "   -3.206             -66.204 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182              -1.890 OpenerSendBTN  " "   -0.182              -1.890 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.553               0.000 OpenerMinusBTN  " "    1.553               0.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544698511691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.019 " "Worst-case removal slack is -1.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.019              -4.076 OpenerMinusBTN  " "   -1.019              -4.076 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 CLK1  " "    0.202               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.625               0.000 OpenerSendBTN  " "    0.625               0.000 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544698511716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -61.684 CLK1  " "   -3.000             -61.684 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.315 OpenerMinusBTN  " "   -3.000             -15.315 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.264 OpenerSendBTN  " "   -3.000             -14.264 OpenerSendBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.476 DoorMinusBTN  " "   -3.000              -7.476 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.052 RandomGame_BTN  " "   -3.000              -5.052 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -27.000 order_register:Order_Register\|inst87  " "   -1.000             -27.000 order_register:Order_Register\|inst87 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544698511747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544698511747 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698512193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698512193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698512193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698512193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.150 ns " "Worst Case Available Settling Time: 1.150 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698512193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544698512193 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544698512193 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544698512999 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544698513002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544698513260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 19:55:13 2018 " "Processing ended: Thu Dec 13 19:55:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544698513260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544698513260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544698513260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1544698513260 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1544698514121 ""}
