Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Wed Aug 12 23:21:54 2020
| Host             : prflow-compute-0-15 running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command          : report_power -file zcu102_wrapper_power_routed.rpt -pb zcu102_wrapper_power_summary_routed.pb -rpx zcu102_wrapper_power_routed.rpx
| Design           : zcu102_wrapper
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.837        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.110        |
| Device Static (W)        | 0.727        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 96.3         |
| Junction Temperature (C) | 28.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.058 |        5 |       --- |             --- |
| CLB Logic                |     0.028 |    75109 |       --- |             --- |
|   LUT as Logic           |     0.023 |    37981 |    274080 |           13.86 |
|   LUT as Distributed RAM |     0.002 |      418 |    144000 |            0.29 |
|   CARRY8                 |     0.002 |      434 |     34260 |            1.27 |
|   Register               |     0.001 |    19251 |    548160 |            3.51 |
|   LUT as Shift Register  |    <0.001 |      286 |    144000 |            0.20 |
|   Others                 |     0.000 |      838 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      273 |    274080 |            0.10 |
| Signals                  |     0.038 |    77415 |       --- |             --- |
| Block RAM                |     0.114 |      306 |       912 |           33.55 |
| MMCM                     |     0.096 |        0 |       --- |             --- |
| DSPs                     |    <0.001 |        1 |      2520 |            0.04 |
| PS8                      |     2.776 |        1 |       --- |             --- |
| Static Power             |     0.727 |          |           |                 |
|   PS Static              |     0.099 |          |           |                 |
|   PL Static              |     0.628 |          |           |                 |
| Total                    |     3.837 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.481 |       0.276 |      0.205 |
| Vccint_io       |       0.850 |     0.036 |       0.000 |      0.036 |
| Vccbram         |       0.850 |     0.008 |       0.005 |      0.003 |
| Vccaux          |       1.800 |     0.246 |       0.053 |      0.193 |
| Vccaux_io       |       1.800 |     0.033 |       0.000 |      0.033 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.115 |       1.080 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.275 |       0.268 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.190 |       0.189 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.701 |       0.696 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.001 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+-----------------------------------------------------+-----------------+
| Clock                       | Domain                                              | Constraint (ns) |
+-----------------------------+-----------------------------------------------------+-----------------+
| clk_out2_zcu102_clk_wiz_0_0 | zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0 |            10.0 |
| clk_pl_0                    | zcu102_i/ps_e/inst/pl_clk0                          |            10.0 |
| clk_pl_0                    | zcu102_i/ps_e/inst/pl_clk_unbuffered[0]             |            10.0 |
+-----------------------------+-----------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------+-----------+
| Name                                                                              | Power (W) |
+-----------------------------------------------------------------------------------+-----------+
| zcu102_wrapper                                                                    |     3.110 |
|   zcu102_i                                                                        |     3.110 |
|     DigitRec_1                                                                    |     0.123 |
|       inst                                                                        |     0.123 |
|         DigitRec_mul_mul_WhU_U12                                                  |    <0.001 |
|           a0_DigitRec_mul_mul_WhU_DSP48_0_U                                       |    <0.001 |
|         DigitRec_mux_104_Shg_U5                                                   |    <0.001 |
|         DigitRec_mux_164_VhK_U11                                                  |    <0.001 |
|         DigitRec_mux_32_3Rg6_U4                                                   |     0.001 |
|         DigitRec_mux_42_3Thq_U6                                                   |    <0.001 |
|         DigitRec_mux_83_3UhA_U10                                                  |    <0.001 |
|         DigitRec_mux_83_3UhA_U7                                                   |    <0.001 |
|         DigitRec_mux_83_3UhA_U8                                                   |    <0.001 |
|         DigitRec_mux_83_3UhA_U9                                                   |     0.001 |
|         DigitRec_urem_15nPgM_U2                                                   |     0.012 |
|           a0_DigitRec_urem_15nPgM_div_U                                           |     0.012 |
|             a0_DigitRec_urem_15nPgM_div_u_0                                       |    <0.001 |
|         results_U                                                                 |    <0.001 |
|           a0_DigitRec_results_ram_U                                               |    <0.001 |
|         test_set_V_U                                                              |     0.002 |
|           a0_DigitRec_test_set_V_ram_U                                            |     0.002 |
|         training_set_V_0_U                                                        |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_10_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_11_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_12_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_13_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_14_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_15_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_16_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_17_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_18_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_19_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_1_U                                                        |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_20_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_21_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_22_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_23_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_24_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_25_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_26_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_27_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_28_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_29_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_2_U                                                        |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_30_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_31_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_32_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_33_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_34_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_35_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_36_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_37_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_38_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_39_U                                                       |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_3_U                                                        |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_4_U                                                        |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_5_U                                                        |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_6_U                                                        |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_7_U                                                        |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_8_U                                                        |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|         training_set_V_9_U                                                        |     0.001 |
|           a0_DigitRec_trainingbkb_ram_U                                           |     0.001 |
|     DigitRec_1_if                                                                 |     0.059 |
|       inst                                                                        |     0.059 |
|         adapter_i                                                                 |     0.001 |
|           axi_lite_if_i                                                           |    <0.001 |
|           cmd_ctrl                                                                |    <0.001 |
|           cmd_queue                                                               |    <0.001 |
|             xpm_fifo_async_inst                                                   |    <0.001 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                |    <0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                     |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                         |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                         |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                     |    <0.001 |
|                 rdp_inst                                                          |    <0.001 |
|                 rdpp1_inst                                                        |    <0.001 |
|                 rst_d1_inst                                                       |    <0.001 |
|                 wrp_inst                                                          |    <0.001 |
|                 wrpp1_inst                                                        |    <0.001 |
|                 wrpp2_inst                                                        |    <0.001 |
|                 xpm_fifo_rst_inst                                                 |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                         |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                         |    <0.001 |
|           done_queue                                                              |    <0.001 |
|             xpm_fifo_async_inst                                                   |    <0.001 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                |    <0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                     |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                         |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                         |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                     |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                   |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0                       |    <0.001 |
|                 rdp_inst                                                          |    <0.001 |
|                 rdpp1_inst                                                        |    <0.001 |
|                 rst_d1_inst                                                       |    <0.001 |
|                 wrp_inst                                                          |    <0.001 |
|                 wrpp1_inst                                                        |    <0.001 |
|                 wrpp2_inst                                                        |    <0.001 |
|                 xpm_fifo_rst_inst                                                 |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                         |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                         |    <0.001 |
|         in_bram_args_i                                                            |     0.054 |
|           IN_FIFO_GEN[0].axis2bram_i                                              |     0.037 |
|             BRAM_GEN[0].adapter_bram_i                                            |     0.037 |
|               bram_i                                                              |     0.037 |
|                 xpm_memory_tdpram_inst                                            |     0.037 |
|                   xpm_memory_base_inst                                            |     0.037 |
|             axis2bram_if_i                                                        |    <0.001 |
|           IN_FIFO_GEN[0].axis_fifo0_i                                             |     0.004 |
|             axis_fifo0_i                                                          |     0.004 |
|               xpm_fifo_async_inst                                                 |     0.004 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                              |     0.004 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                   |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                       |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                       |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                   |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                 |     0.004 |
|                   rdp_inst                                                        |    <0.001 |
|                   rdpp1_inst                                                      |    <0.001 |
|                   rst_d1_inst                                                     |    <0.001 |
|                   wrp_inst                                                        |    <0.001 |
|                   wrpp1_inst                                                      |    <0.001 |
|                   wrpp2_inst                                                      |    <0.001 |
|                   xpm_fifo_rst_inst                                               |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                       |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                       |    <0.001 |
|           IN_FIFO_GEN[1].axis2bram_i                                              |     0.009 |
|             BRAM_GEN[0].adapter_bram_i                                            |     0.009 |
|               bram_i                                                              |     0.009 |
|                 xpm_memory_tdpram_inst                                            |     0.009 |
|                   xpm_memory_base_inst                                            |     0.009 |
|             axis2bram_if_i                                                        |    <0.001 |
|           IN_FIFO_GEN[1].axis_fifo0_i                                             |     0.004 |
|             axis_fifo0_i                                                          |     0.004 |
|               xpm_fifo_async_inst                                                 |     0.004 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                              |     0.004 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                   |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                       |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                       |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                   |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                 |     0.004 |
|                   rdp_inst                                                        |    <0.001 |
|                   rdpp1_inst                                                      |    <0.001 |
|                   rst_d1_inst                                                     |    <0.001 |
|                   wrp_inst                                                        |    <0.001 |
|                   wrpp1_inst                                                      |    <0.001 |
|                   wrpp2_inst                                                      |    <0.001 |
|                   xpm_fifo_rst_inst                                               |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                       |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                       |    <0.001 |
|         out_bram_args_i                                                           |     0.003 |
|           IN_FIFO_GEN[0].axis_fifo1_i                                             |    <0.001 |
|             axis_fifo0_i                                                          |    <0.001 |
|               xpm_fifo_async_inst                                                 |    <0.001 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                              |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                   |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                       |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                       |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                   |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                 |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                     |    <0.001 |
|                   rdp_inst                                                        |    <0.001 |
|                   rdpp1_inst                                                      |    <0.001 |
|                   rst_d1_inst                                                     |    <0.001 |
|                   wrp_inst                                                        |    <0.001 |
|                   wrpp1_inst                                                      |    <0.001 |
|                   wrpp2_inst                                                      |    <0.001 |
|                   xpm_fifo_rst_inst                                               |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                       |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                       |    <0.001 |
|           IN_FIFO_GEN[0].bram2axis_i                                              |     0.001 |
|             BRAM_GEN[0].adapter_bram_i                                            |    <0.001 |
|               bram_i                                                              |    <0.001 |
|                 xpm_memory_tdpram_inst                                            |    <0.001 |
|                   xpm_memory_base_inst                                            |    <0.001 |
|             bram2axis_if_i                                                        |    <0.001 |
|           IN_FIFO_GEN[0].depth_queue_i                                            |    <0.001 |
|             xpm_fifo_async_inst                                                   |    <0.001 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                |    <0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                     |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                         |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                         |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                     |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                   |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                       |    <0.001 |
|                 rdp_inst                                                          |    <0.001 |
|                 rdpp1_inst                                                        |    <0.001 |
|                 rst_d1_inst                                                       |    <0.001 |
|                 wrp_inst                                                          |    <0.001 |
|                 wrpp1_inst                                                        |    <0.001 |
|                 wrpp2_inst                                                        |    <0.001 |
|                 xpm_fifo_rst_inst                                                 |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                         |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                         |    <0.001 |
|         scalar_i                                                                  |     0.001 |
|           INSCALAR_REG_GEN[0].in_fifo_i                                           |    <0.001 |
|             xpm_fifo_async_inst                                                   |    <0.001 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                |    <0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                     |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                         |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                         |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                     |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                   |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                       |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17                     |    <0.001 |
|                   gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                      |    <0.001 |
|                 rdp_inst                                                          |    <0.001 |
|                 rdpp1_inst                                                        |    <0.001 |
|                 rst_d1_inst                                                       |    <0.001 |
|                 wrp_inst                                                          |    <0.001 |
|                 wrpp1_inst                                                        |    <0.001 |
|                 wrpp2_inst                                                        |    <0.001 |
|                 xpm_fifo_rst_inst                                                 |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                         |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                         |    <0.001 |
|           INSCALAR_REG_GEN[0].inscalar_reg                                        |    <0.001 |
|     axi_ic_ps_e_M_AXI_HPM0_FPD                                                    |     0.013 |
|       m00_couplers                                                                |    <0.001 |
|         m00_regslice                                                              |    <0.001 |
|           inst                                                                    |    <0.001 |
|             ar.ar_pipe                                                            |    <0.001 |
|             aw.aw_pipe                                                            |    <0.001 |
|             b.b_pipe                                                              |    <0.001 |
|             r.r_pipe                                                              |    <0.001 |
|             w.w_pipe                                                              |    <0.001 |
|       m01_couplers                                                                |    <0.001 |
|         m01_regslice                                                              |    <0.001 |
|           inst                                                                    |    <0.001 |
|             ar.ar_pipe                                                            |    <0.001 |
|             aw.aw_pipe                                                            |    <0.001 |
|             b.b_pipe                                                              |    <0.001 |
|             r.r_pipe                                                              |    <0.001 |
|             w.w_pipe                                                              |    <0.001 |
|       m02_couplers                                                                |    <0.001 |
|         m02_regslice                                                              |    <0.001 |
|           inst                                                                    |    <0.001 |
|             ar.ar_pipe                                                            |    <0.001 |
|             aw.aw_pipe                                                            |    <0.001 |
|             b.b_pipe                                                              |    <0.001 |
|             r.r_pipe                                                              |    <0.001 |
|             w.w_pipe                                                              |    <0.001 |
|       m03_couplers                                                                |    <0.001 |
|         m03_regslice                                                              |    <0.001 |
|           inst                                                                    |    <0.001 |
|             ar.ar_pipe                                                            |    <0.001 |
|             aw.aw_pipe                                                            |    <0.001 |
|             b.b_pipe                                                              |    <0.001 |
|             r.r_pipe                                                              |    <0.001 |
|             w.w_pipe                                                              |    <0.001 |
|       s00_couplers                                                                |     0.010 |
|         auto_ds                                                                   |     0.004 |
|           inst                                                                    |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                 |     0.004 |
|               USE_READ.read_addr_inst                                             |     0.002 |
|                 cmd_queue                                                         |     0.001 |
|                   inst                                                            |     0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                 |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_READ.read_data_inst                                             |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                 |    <0.001 |
|               USE_WRITE.write_addr_inst                                           |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|                 cmd_queue                                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                 |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                           |    <0.001 |
|         auto_pc                                                                   |     0.003 |
|           inst                                                                    |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |     0.003 |
|               RD.ar_channel_0                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               RD.r_channel_0                                                      |    <0.001 |
|                 rd_data_fifo_0                                                    |    <0.001 |
|                 transaction_fifo_0                                                |    <0.001 |
|               SI_REG                                                              |     0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|                 b.b_pipe                                                          |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               WR.b_channel_0                                                      |    <0.001 |
|                 bid_fifo_0                                                        |    <0.001 |
|                 bresp_fifo_0                                                      |    <0.001 |
|         s00_data_fifo                                                             |     0.000 |
|           inst                                                                    |     0.000 |
|         s00_regslice                                                              |     0.002 |
|           inst                                                                    |     0.002 |
|             ar.ar_pipe                                                            |    <0.001 |
|             aw.aw_pipe                                                            |    <0.001 |
|             b.b_pipe                                                              |    <0.001 |
|             r.r_pipe                                                              |     0.001 |
|             w.w_pipe                                                              |    <0.001 |
|       xbar                                                                        |     0.001 |
|         inst                                                                      |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                |     0.001 |
|             addr_arbiter_inst                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                          |    <0.001 |
|             reg_slice_r                                                           |    <0.001 |
|             splitter_ar                                                           |    <0.001 |
|             splitter_aw                                                           |    <0.001 |
|     axi_ic_ps_e_S_AXI_HP0_FPD                                                     |     0.007 |
|       s00_couplers                                                                |     0.007 |
|         auto_us_df                                                                |     0.007 |
|           inst                                                                    |     0.007 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |     0.007 |
|               USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst               |     0.007 |
|                 dw_fifogen_ar                                                     |    <0.001 |
|                   inst_fifo_gen                                                   |    <0.001 |
|                     gaxi_full_lite.gread_ch.grach2.axi_rach                       |    <0.001 |
|                       grf.rf                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                  |    <0.001 |
|                           gr1.gr1_int.rfwft                                       |    <0.001 |
|                           grss.rsts                                               |    <0.001 |
|                           rpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                  |    <0.001 |
|                           gwss.wsts                                               |    <0.001 |
|                           wpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                     |    <0.001 |
|                           gdm.dm_gen.dm                                           |    <0.001 |
|                             RAM_reg_0_31_0_5                                      |    <0.001 |
|                             RAM_reg_0_31_12_17                                    |    <0.001 |
|                             RAM_reg_0_31_18_23                                    |    <0.001 |
|                             RAM_reg_0_31_24_29                                    |    <0.001 |
|                             RAM_reg_0_31_6_11                                     |    <0.001 |
|                         rstblk                                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst     |    <0.001 |
|                 dw_fifogen_rresp                                                  |    <0.001 |
|                   inst_fifo_gen                                                   |    <0.001 |
|                     gconvfifo.rf                                                  |    <0.001 |
|                       grf.rf                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                  |    <0.001 |
|                           gr1.gr1_int.rfwft                                       |    <0.001 |
|                           grss.rsts                                               |    <0.001 |
|                             c1                                                    |    <0.001 |
|                             c2                                                    |    <0.001 |
|                           rpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                  |    <0.001 |
|                           gwss.wsts                                               |    <0.001 |
|                             c0                                                    |    <0.001 |
|                             c1                                                    |    <0.001 |
|                           wpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                     |    <0.001 |
|                           gdm.dm_gen.dm                                           |    <0.001 |
|                             RAM_reg_0_63_0_3                                      |    <0.001 |
|                             RAM_reg_128_191_0_3                                   |    <0.001 |
|                             RAM_reg_192_255_0_3                                   |    <0.001 |
|                             RAM_reg_256_319_0_3                                   |    <0.001 |
|                             RAM_reg_320_383_0_3                                   |    <0.001 |
|                             RAM_reg_384_447_0_3                                   |    <0.001 |
|                             RAM_reg_448_511_0_3                                   |    <0.001 |
|                             RAM_reg_64_127_0_3                                    |    <0.001 |
|                         rstblk                                                    |    <0.001 |
|                           g8serrst.usrst_inst                                     |    <0.001 |
|                 m_cmd_fifo                                                        |    <0.001 |
|                   inst_fifo_gen                                                   |    <0.001 |
|                     gconvfifo.rf                                                  |    <0.001 |
|                       grf.rf                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                  |    <0.001 |
|                           gr1.gr1_int.rfwft                                       |    <0.001 |
|                           grss.rsts                                               |    <0.001 |
|                           rpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                  |    <0.001 |
|                           gwss.wsts                                               |    <0.001 |
|                           wpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                     |    <0.001 |
|                           gdm.dm_gen.dm                                           |    <0.001 |
|                             RAM_reg_0_31_0_5                                      |    <0.001 |
|                             RAM_reg_0_31_6_11                                     |    <0.001 |
|                         rstblk                                                    |    <0.001 |
|                           g8serrst.usrst_inst                                     |    <0.001 |
|                 s_cmd_fifo                                                        |    <0.001 |
|                   inst_fifo_gen                                                   |    <0.001 |
|                     gconvfifo.rf                                                  |    <0.001 |
|                       grf.rf                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                  |    <0.001 |
|                           gr1.gr1_int.rfwft                                       |    <0.001 |
|                           grss.rsts                                               |    <0.001 |
|                           rpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                  |    <0.001 |
|                           gwss.wsts                                               |    <0.001 |
|                           wpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                     |    <0.001 |
|                           gdm.dm_gen.dm                                           |    <0.001 |
|                             RAM_reg_0_31_0_5                                      |    <0.001 |
|                             RAM_reg_0_31_6_11                                     |    <0.001 |
|                         rstblk                                                    |    <0.001 |
|                           g8serrst.usrst_inst                                     |    <0.001 |
|               USE_READ.read_addr_inst                                             |    <0.001 |
|               si_register_slice_inst                                              |    <0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|         s00_regslice                                                              |    <0.001 |
|           inst                                                                    |    <0.001 |
|             ar.ar_pipe                                                            |    <0.001 |
|             r.r_pipe                                                              |    <0.001 |
|     axi_ic_ps_e_S_AXI_HP1_FPD                                                     |     0.007 |
|       s00_couplers                                                                |     0.007 |
|         auto_us_df                                                                |     0.007 |
|           inst                                                                    |     0.007 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |     0.007 |
|               USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst               |     0.006 |
|                 dw_fifogen_ar                                                     |    <0.001 |
|                   inst_fifo_gen                                                   |    <0.001 |
|                     gaxi_full_lite.gread_ch.grach2.axi_rach                       |    <0.001 |
|                       grf.rf                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                  |    <0.001 |
|                           gr1.gr1_int.rfwft                                       |    <0.001 |
|                           grss.rsts                                               |    <0.001 |
|                           rpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                  |    <0.001 |
|                           gwss.wsts                                               |    <0.001 |
|                           wpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                     |    <0.001 |
|                           gdm.dm_gen.dm                                           |    <0.001 |
|                             RAM_reg_0_31_0_5                                      |    <0.001 |
|                             RAM_reg_0_31_12_17                                    |    <0.001 |
|                             RAM_reg_0_31_18_23                                    |    <0.001 |
|                             RAM_reg_0_31_24_29                                    |    <0.001 |
|                             RAM_reg_0_31_6_11                                     |    <0.001 |
|                         rstblk                                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst     |    <0.001 |
|                 dw_fifogen_rresp                                                  |    <0.001 |
|                   inst_fifo_gen                                                   |    <0.001 |
|                     gconvfifo.rf                                                  |    <0.001 |
|                       grf.rf                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                  |    <0.001 |
|                           gr1.gr1_int.rfwft                                       |    <0.001 |
|                           grss.rsts                                               |    <0.001 |
|                             c1                                                    |    <0.001 |
|                             c2                                                    |    <0.001 |
|                           rpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                  |    <0.001 |
|                           gwss.wsts                                               |    <0.001 |
|                             c0                                                    |    <0.001 |
|                             c1                                                    |    <0.001 |
|                           wpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                     |    <0.001 |
|                           gdm.dm_gen.dm                                           |    <0.001 |
|                             RAM_reg_0_63_0_3                                      |    <0.001 |
|                             RAM_reg_128_191_0_3                                   |    <0.001 |
|                             RAM_reg_192_255_0_3                                   |    <0.001 |
|                             RAM_reg_256_319_0_3                                   |    <0.001 |
|                             RAM_reg_320_383_0_3                                   |    <0.001 |
|                             RAM_reg_384_447_0_3                                   |    <0.001 |
|                             RAM_reg_448_511_0_3                                   |    <0.001 |
|                             RAM_reg_64_127_0_3                                    |    <0.001 |
|                         rstblk                                                    |    <0.001 |
|                           g8serrst.usrst_inst                                     |    <0.001 |
|                 m_cmd_fifo                                                        |    <0.001 |
|                   inst_fifo_gen                                                   |    <0.001 |
|                     gconvfifo.rf                                                  |    <0.001 |
|                       grf.rf                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                  |    <0.001 |
|                           gr1.gr1_int.rfwft                                       |    <0.001 |
|                           grss.rsts                                               |    <0.001 |
|                           rpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                  |    <0.001 |
|                           gwss.wsts                                               |    <0.001 |
|                           wpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                     |    <0.001 |
|                           gdm.dm_gen.dm                                           |    <0.001 |
|                             RAM_reg_0_31_0_5                                      |    <0.001 |
|                             RAM_reg_0_31_6_11                                     |    <0.001 |
|                         rstblk                                                    |    <0.001 |
|                           g8serrst.usrst_inst                                     |    <0.001 |
|                 s_cmd_fifo                                                        |    <0.001 |
|                   inst_fifo_gen                                                   |    <0.001 |
|                     gconvfifo.rf                                                  |    <0.001 |
|                       grf.rf                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                  |    <0.001 |
|                           gr1.gr1_int.rfwft                                       |    <0.001 |
|                           grss.rsts                                               |    <0.001 |
|                           rpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                  |    <0.001 |
|                           gwss.wsts                                               |    <0.001 |
|                           wpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                     |    <0.001 |
|                           gdm.dm_gen.dm                                           |    <0.001 |
|                             RAM_reg_0_31_0_5                                      |    <0.001 |
|                             RAM_reg_0_31_6_11                                     |    <0.001 |
|                         rstblk                                                    |    <0.001 |
|                           g8serrst.usrst_inst                                     |    <0.001 |
|               USE_READ.read_addr_inst                                             |    <0.001 |
|               si_register_slice_inst                                              |    <0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|         s00_regslice                                                              |    <0.001 |
|           inst                                                                    |    <0.001 |
|             ar.ar_pipe                                                            |    <0.001 |
|             r.r_pipe                                                              |    <0.001 |
|     axi_ic_ps_e_S_AXI_HP2_FPD                                                     |     0.006 |
|       s00_couplers                                                                |     0.006 |
|         auto_us_df                                                                |     0.005 |
|           inst                                                                    |     0.005 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |     0.005 |
|               USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst             |     0.005 |
|                 dw_fifogen_aw                                                     |    <0.001 |
|                   inst_fifo_gen                                                   |    <0.001 |
|                     gaxi_full_lite.gwrite_ch.gwach2.axi_wach                      |    <0.001 |
|                       grf.rf                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                  |    <0.001 |
|                           gr1.gr1_int.rfwft                                       |    <0.001 |
|                           grss.rsts                                               |    <0.001 |
|                           rpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                  |    <0.001 |
|                           gwss.wsts                                               |    <0.001 |
|                           wpntr                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                     |    <0.001 |
|                           gdm.dm_gen.dm                                           |    <0.001 |
|                             RAM_reg_0_31_0_5                                      |    <0.001 |
|                             RAM_reg_0_31_12_17                                    |    <0.001 |
|                             RAM_reg_0_31_18_23                                    |    <0.001 |
|                             RAM_reg_0_31_24_29                                    |    <0.001 |
|                             RAM_reg_0_31_6_11                                     |    <0.001 |
|                         rstblk                                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst     |    <0.001 |
|                 s_aw_reg                                                          |    <0.001 |
|                   aw.aw_pipe                                                      |    <0.001 |
|                 w_buffer                                                          |     0.002 |
|                   inst_blk_mem_gen                                                |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                          |     0.002 |
|                       valid.cstr                                                  |     0.002 |
|                         ramloop[0].ram.r                                          |     0.001 |
|                           prim_noinit.ram                                         |     0.001 |
|                         ramloop[1].ram.r                                          |     0.001 |
|                           prim_noinit.ram                                         |     0.001 |
|               USE_WRITE.write_addr_inst                                           |    <0.001 |
|               si_register_slice_inst                                              |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|         s00_regslice                                                              |    <0.001 |
|           inst                                                                    |    <0.001 |
|             aw.aw_pipe                                                            |    <0.001 |
|             b.b_pipe                                                              |    <0.001 |
|             w.w_pipe                                                              |    <0.001 |
|     axis_dwc_dm_0_tx_0                                                            |    <0.001 |
|       inst                                                                        |    <0.001 |
|         gen_upsizer_conversion.axisc_upsizer_0                                    |    <0.001 |
|     axis_dwc_dm_1_tx_0                                                            |    <0.001 |
|       inst                                                                        |    <0.001 |
|         gen_upsizer_conversion.axisc_upsizer_0                                    |    <0.001 |
|     axis_dwc_dm_2_rx_0                                                            |    <0.001 |
|       inst                                                                        |    <0.001 |
|         gen_upsizer_conversion.axisc_upsizer_0                                    |    <0.001 |
|     clk_wiz_0                                                                     |     0.097 |
|       inst                                                                        |     0.097 |
|     dm_0                                                                          |     0.005 |
|       U0                                                                          |     0.005 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                 |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                    |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                      |     0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                           |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                         |     0.003 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                       |     0.003 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                      |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                   |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                           |    <0.001 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|               I_DATA_FIFO                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                            |    <0.001 |
|                     xpm_fifo_base_inst                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                             |    <0.001 |
|                       rdp_inst                                                    |    <0.001 |
|                       rdpp1_inst                                                  |    <0.001 |
|                       rst_d1_inst                                                 |    <0.001 |
|                       wrp_inst                                                    |    <0.001 |
|                       wrpp1_inst                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                           |    <0.001 |
|             I_ADDR_CNTL                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|             I_CMD_STATUS                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                  |    <0.001 |
|               I_CMD_FIFO                                                          |    <0.001 |
|             I_MSTR_PCC                                                            |    <0.001 |
|             I_RD_DATA_CNTL                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|             I_RD_STATUS_CNTLR                                                     |    <0.001 |
|             I_RESET                                                               |    <0.001 |
|         I_RST_MODULE                                                              |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                              |    <0.001 |
|           REG_HRD_RST                                                             |    <0.001 |
|           REG_HRD_RST_OUT                                                         |    <0.001 |
|     dm_1                                                                          |     0.005 |
|       U0                                                                          |     0.005 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                 |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                    |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                      |     0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                           |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                         |     0.003 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                       |     0.003 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                      |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                   |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                           |    <0.001 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|               I_DATA_FIFO                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                            |    <0.001 |
|                     xpm_fifo_base_inst                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                             |    <0.001 |
|                       rdp_inst                                                    |    <0.001 |
|                       rdpp1_inst                                                  |    <0.001 |
|                       rst_d1_inst                                                 |    <0.001 |
|                       wrp_inst                                                    |    <0.001 |
|                       wrpp1_inst                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                           |    <0.001 |
|             I_ADDR_CNTL                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|             I_CMD_STATUS                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                  |    <0.001 |
|               I_CMD_FIFO                                                          |    <0.001 |
|             I_MSTR_PCC                                                            |    <0.001 |
|             I_RD_DATA_CNTL                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|             I_RD_STATUS_CNTLR                                                     |    <0.001 |
|             I_RESET                                                               |    <0.001 |
|         I_RST_MODULE                                                              |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                              |    <0.001 |
|           REG_HRD_RST                                                             |    <0.001 |
|           REG_HRD_RST_OUT                                                         |    <0.001 |
|     dm_2                                                                          |     0.008 |
|       U0                                                                          |     0.008 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                 |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                    |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                      |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                           |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                         |     0.007 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                       |     0.007 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                 |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                   |     0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                               |    <0.001 |
|               I_DATA_FIFO                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                            |    <0.001 |
|                     xpm_fifo_base_inst                                            |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                             |    <0.001 |
|                       rdp_inst                                                    |    <0.001 |
|                       rdpp1_inst                                                  |    <0.001 |
|                       rst_d1_inst                                                 |    <0.001 |
|                       wrp_inst                                                    |    <0.001 |
|                       wrpp1_inst                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                           |    <0.001 |
|               I_XD_FIFO                                                           |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                   |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                            |    <0.001 |
|                     xpm_fifo_base_inst                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                 |    <0.001 |
|                       rdp_inst                                                    |    <0.001 |
|                       rdpp1_inst                                                  |    <0.001 |
|                       rst_d1_inst                                                 |    <0.001 |
|                       wrp_inst                                                    |    <0.001 |
|                       wrpp1_inst                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                           |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                 |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                |     0.003 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                    |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                  |     0.002 |
|                 I_MSSAI_SKID_BUF                                                  |    <0.001 |
|                 I_TSTRB_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                       DYNSHREG_F_I                                                |    <0.001 |
|                 SLICE_INSERTION                                                   |    <0.001 |
|               I_DRE_CNTL_FIFO                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|             I_ADDR_CNTL                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|             I_CMD_STATUS                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                  |    <0.001 |
|               I_CMD_FIFO                                                          |    <0.001 |
|             I_RESET                                                               |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                  |    <0.001 |
|             I_WR_DATA_CNTL                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|               GEN_INDET_BTT.I_STRT_STRB_GEN                                       |     0.000 |
|             I_WR_STATUS_CNTLR                                                     |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|         I_RST_MODULE                                                              |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                              |    <0.001 |
|           REG_HRD_RST                                                             |    <0.001 |
|           REG_HRD_RST_OUT                                                         |    <0.001 |
|     proc_sys_reset_1                                                              |    <0.001 |
|       U0                                                                          |    <0.001 |
|         EXT_LPF                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                               |    <0.001 |
|         SEQ                                                                       |    <0.001 |
|           SEQ_COUNTER                                                             |    <0.001 |
|     ps_e                                                                          |     2.777 |
|       inst                                                                        |     2.777 |
|     sds_irq_const                                                                 |     0.000 |
|     xlconcat_0                                                                    |     0.000 |
|     xlconcat_1                                                                    |     0.000 |
+-----------------------------------------------------------------------------------+-----------+


