# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Jan 10 2022 22:30:34

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk_app  | Frequency: 42.02 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb  | Frequency: 51.71 MHz  | Target: 48.01 MHz  | 
Clock: clki     | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_app       clk_app        83330            59530       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        20830            3480        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_app        20840            5649        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_usb        20830            1493        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port               Setup Times  Clock Reference:Phase  
---------  -----------------------  -----------  ---------------------  
usb_dn:in  u_gb/GLOBALBUFFEROUTPUT  3569         clk_usb:R              
usb_dp:in  u_gb/GLOBALBUFFEROUTPUT  4019         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port               Clock to Out  Clock Reference:Phase  
----------  -----------------------  ------------  ---------------------  
usb_dn:out  u_gb/GLOBALBUFFEROUTPUT  18657         clk_usb:R              
usb_dp:out  u_gb/GLOBALBUFFEROUTPUT  18975         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port               Hold Times  Clock Reference:Phase  
---------  -----------------------  ----------  ---------------------  
usb_dn:in  u_gb/GLOBALBUFFEROUTPUT  -2473       clk_usb:R              
usb_dp:in  u_gb/GLOBALBUFFEROUTPUT  -3162       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port               Minimum Clock to Out  Clock Reference:Phase  
----------  -----------------------  --------------------  ---------------------  
usb_dn:out  u_gb/GLOBALBUFFEROUTPUT  11900                 clk_usb:R              
usb_dp:out  u_gb/GLOBALBUFFEROUTPUT  11490                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 42.02 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.cmd_q_3_LC_11_7_3/lcout
Path End         : u_app.wait_cnt_q_6_LC_4_7_5/in0
Capture Clock    : u_app.wait_cnt_q_6_LC_4_7_5/clk
Setup Constraint : 83330p
Path slack       : 59530p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  7337
- Setup Time                               -1232
----------------------------------------   ----- 
End-of-path required time (ps)             89436

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  7337
+ Clock To Q                               1391
+ Data Path Delay                         21178
---------------------------------------   ----- 
End-of-path arrival time (ps)             29906
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_10_11_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5206/I                                        Odrv4                          0                 0  RISE       1
I__5206/O                                        Odrv4                        596               596  RISE       1
I__5208/I                                        Span4Mux_v                     0               596  RISE       1
I__5208/O                                        Span4Mux_v                   596              1192  RISE       1
I__5209/I                                        Span4Mux_v                     0              1192  RISE       1
I__5209/O                                        Span4Mux_v                   596              1788  RISE       1
I__5210/I                                        Span4Mux_s2_v                  0              1788  RISE       1
I__5210/O                                        Span4Mux_s2_v                437              2225  RISE       1
I__5211/I                                        IoSpan4Mux                     0              2225  RISE       1
I__5211/O                                        IoSpan4Mux                   622              2848  RISE       1
I__5212/I                                        LocalMux                       0              2848  RISE       1
I__5212/O                                        LocalMux                    1099              3947  RISE       1
I__5213/I                                        IoInMux                        0              3947  RISE       1
I__5213/O                                        IoInMux                      662              4609  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4609  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6198  RISE     160
I__14163/I                                       gio2CtrlBuf                    0              6198  RISE       1
I__14163/O                                       gio2CtrlBuf                    0              6198  RISE       1
I__14164/I                                       GlobalMux                      0              6198  RISE       1
I__14164/O                                       GlobalMux                    252              6450  RISE       1
I__14219/I                                       ClkMux                         0              6450  RISE       1
I__14219/O                                       ClkMux                       887              7337  RISE       1
u_app.cmd_q_3_LC_11_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              7337  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.cmd_q_3_LC_11_7_3/lcout                LogicCell40_SEQ_MODE_1000   1391              8728  59530  RISE       4
I__6116/I                                    Odrv4                          0              8728  59530  RISE       1
I__6116/O                                    Odrv4                        596              9324  59530  RISE       1
I__6120/I                                    LocalMux                       0              9324  59530  RISE       1
I__6120/O                                    LocalMux                    1099             10423  59530  RISE       1
I__6124/I                                    InMux                          0             10423  59530  RISE       1
I__6124/O                                    InMux                        662             11086  59530  RISE       1
u_app.cmd_q_RNI3G0G_3_LC_10_7_3/in0          LogicCell40_SEQ_MODE_0000      0             11086  59530  RISE       1
u_app.cmd_q_RNI3G0G_3_LC_10_7_3/lcout        LogicCell40_SEQ_MODE_0000   1245             12331  59530  RISE       1
I__4966/I                                    LocalMux                       0             12331  59530  RISE       1
I__4966/O                                    LocalMux                    1099             13430  59530  RISE       1
I__4967/I                                    InMux                          0             13430  59530  RISE       1
I__4967/O                                    InMux                        662             14092  59530  RISE       1
u_app.cmd_q_RNIK8202_0_LC_10_6_7/in3         LogicCell40_SEQ_MODE_0000      0             14092  59530  RISE       1
u_app.cmd_q_RNIK8202_0_LC_10_6_7/lcout       LogicCell40_SEQ_MODE_0000    861             14953  59530  RISE       2
I__5022/I                                    LocalMux                       0             14953  59530  RISE       1
I__5022/O                                    LocalMux                    1099             16052  59530  RISE       1
I__5024/I                                    InMux                          0             16052  59530  RISE       1
I__5024/O                                    InMux                        662             16715  59530  RISE       1
u_app.state_q_RNI91S26_3_LC_10_7_6/in0       LogicCell40_SEQ_MODE_0000      0             16715  59530  RISE       1
u_app.state_q_RNI91S26_3_LC_10_7_6/ltout     LogicCell40_SEQ_MODE_0000    901             17615  59530  FALL       1
I__5005/I                                    CascadeMux                     0             17615  59530  FALL       1
I__5005/O                                    CascadeMux                     0             17615  59530  FALL       1
u_app.state_q_RNIGKBGA_3_LC_10_7_7/in2       LogicCell40_SEQ_MODE_0000      0             17615  59530  FALL       1
u_app.state_q_RNIGKBGA_3_LC_10_7_7/lcout     LogicCell40_SEQ_MODE_0000   1179             18794  59530  RISE       1
I__4990/I                                    Odrv4                          0             18794  59530  RISE       1
I__4990/O                                    Odrv4                        596             19390  59530  RISE       1
I__4991/I                                    Span4Mux_v                     0             19390  59530  RISE       1
I__4991/O                                    Span4Mux_v                   596             19986  59530  RISE       1
I__4992/I                                    LocalMux                       0             19986  59530  RISE       1
I__4992/O                                    LocalMux                    1099             21085  59530  RISE       1
I__4993/I                                    InMux                          0             21085  59530  RISE       1
I__4993/O                                    InMux                        662             21748  59530  RISE       1
u_app.data_valid_q_RNI5QVUJ_LC_8_11_5/in1    LogicCell40_SEQ_MODE_0000      0             21748  59530  RISE       1
u_app.data_valid_q_RNI5QVUJ_LC_8_11_5/ltout  LogicCell40_SEQ_MODE_0000    887             22635  59530  FALL       1
I__4019/I                                    CascadeMux                     0             22635  59530  FALL       1
I__4019/O                                    CascadeMux                     0             22635  59530  FALL       1
u_app.data_valid_q_RNIOOI1M_LC_8_11_6/in2    LogicCell40_SEQ_MODE_0000      0             22635  59530  FALL       1
u_app.data_valid_q_RNIOOI1M_LC_8_11_6/lcout  LogicCell40_SEQ_MODE_0000   1179             23814  59530  RISE      10
I__3999/I                                    Odrv4                          0             23814  59530  RISE       1
I__3999/O                                    Odrv4                        596             24410  59530  RISE       1
I__4003/I                                    Span4Mux_v                     0             24410  59530  RISE       1
I__4003/O                                    Span4Mux_v                   596             25006  59530  RISE       1
I__4008/I                                    Span4Mux_h                     0             25006  59530  RISE       1
I__4008/O                                    Span4Mux_h                   517             25522  59530  RISE       1
I__4013/I                                    LocalMux                       0             25522  59530  RISE       1
I__4013/O                                    LocalMux                    1099             26622  59530  RISE       1
I__4017/I                                    InMux                          0             26622  59530  RISE       1
I__4017/O                                    InMux                        662             27284  59530  RISE       1
u_app.state_q_RNIG5OHR_6_LC_5_7_4/in3        LogicCell40_SEQ_MODE_0000      0             27284  59530  RISE       1
u_app.state_q_RNIG5OHR_6_LC_5_7_4/lcout      LogicCell40_SEQ_MODE_0000    861             28145  59530  RISE       7
I__2854/I                                    LocalMux                       0             28145  59530  RISE       1
I__2854/O                                    LocalMux                    1099             29244  59530  RISE       1
I__2857/I                                    InMux                          0             29244  59530  RISE       1
I__2857/O                                    InMux                        662             29906  59530  RISE       1
u_app.wait_cnt_q_6_LC_4_7_5/in0              LogicCell40_SEQ_MODE_1000      0             29906  59530  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_10_11_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5206/I                                        Odrv4                          0                 0  RISE       1
I__5206/O                                        Odrv4                        596               596  RISE       1
I__5208/I                                        Span4Mux_v                     0               596  RISE       1
I__5208/O                                        Span4Mux_v                   596              1192  RISE       1
I__5209/I                                        Span4Mux_v                     0              1192  RISE       1
I__5209/O                                        Span4Mux_v                   596              1788  RISE       1
I__5210/I                                        Span4Mux_s2_v                  0              1788  RISE       1
I__5210/O                                        Span4Mux_s2_v                437              2225  RISE       1
I__5211/I                                        IoSpan4Mux                     0              2225  RISE       1
I__5211/O                                        IoSpan4Mux                   622              2848  RISE       1
I__5212/I                                        LocalMux                       0              2848  RISE       1
I__5212/O                                        LocalMux                    1099              3947  RISE       1
I__5213/I                                        IoInMux                        0              3947  RISE       1
I__5213/O                                        IoInMux                      662              4609  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4609  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6198  RISE     160
I__14163/I                                       gio2CtrlBuf                    0              6198  RISE       1
I__14163/O                                       gio2CtrlBuf                    0              6198  RISE       1
I__14164/I                                       GlobalMux                      0              6198  RISE       1
I__14164/O                                       GlobalMux                    252              6450  RISE       1
I__14197/I                                       ClkMux                         0              6450  RISE       1
I__14197/O                                       ClkMux                       887              7337  RISE       1
u_app.wait_cnt_q_6_LC_4_7_5/clk                  LogicCell40_SEQ_MODE_1000      0              7337  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 51.71 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_4_16_3/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_16_2/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_16_2/clk
Setup Constraint : 20830p
Path slack       : 1493p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         17218
---------------------------------------   ----- 
End-of-path arrival time (ps)             19748
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                             ICE_GB                         0                 0  RISE     377
I__15759/I                                                          gio2CtrlBuf                    0                 0  RISE       1
I__15759/O                                                          gio2CtrlBuf                    0                 0  RISE       1
I__15760/I                                                          GlobalMux                      0                 0  RISE       1
I__15760/O                                                          GlobalMux                    252               252  RISE       1
I__15874/I                                                          ClkMux                         0               252  RISE       1
I__15874/O                                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_4_16_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_4_16_3/lcout             LogicCell40_SEQ_MODE_1010   1391              2530   1493  RISE      16
I__4779/I                                                                        LocalMux                       0              2530   1493  RISE       1
I__4779/O                                                                        LocalMux                    1099              3629   1493  RISE       1
I__4785/I                                                                        InMux                          0              3629   1493  RISE       1
I__4785/O                                                                        InMux                        662              4291   1493  RISE       1
I__4799/I                                                                        CascadeMux                     0              4291   1493  RISE       1
I__4799/O                                                                        CascadeMux                     0              4291   1493  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNII0BO1_0_LC_5_16_1/in2                        LogicCell40_SEQ_MODE_0000      0              4291   1493  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNII0BO1_0_LC_5_16_1/lcout                      LogicCell40_SEQ_MODE_0000   1179              5470   1493  RISE       1
I__3136/I                                                                        LocalMux                       0              5470   1493  RISE       1
I__3136/O                                                                        LocalMux                    1099              6569   1493  RISE       1
I__3137/I                                                                        InMux                          0              6569   1493  RISE       1
I__3137/O                                                                        InMux                        662              7232   1493  RISE       1
I__3138/I                                                                        CascadeMux                     0              7232   1493  RISE       1
I__3138/O                                                                        CascadeMux                     0              7232   1493  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNI71VV3_2_LC_5_16_0/in2                        LogicCell40_SEQ_MODE_0000      0              7232   1493  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNI71VV3_2_LC_5_16_0/lcout                      LogicCell40_SEQ_MODE_0000   1179              8410   1493  RISE       1
I__3117/I                                                                        LocalMux                       0              8410   1493  RISE       1
I__3117/O                                                                        LocalMux                    1099              9510   1493  RISE       1
I__3118/I                                                                        InMux                          0              9510   1493  RISE       1
I__3118/O                                                                        InMux                        662             10172   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIC6KD8_2_LC_5_16_3/in3      LogicCell40_SEQ_MODE_0000      0             10172   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIC6KD8_2_LC_5_16_3/ltout    LogicCell40_SEQ_MODE_0000    609             10781   1493  FALL       1
I__3116/I                                                                        CascadeMux                     0             10781   1493  FALL       1
I__3116/O                                                                        CascadeMux                     0             10781   1493  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIU38LA_0_LC_5_16_4/in2                        LogicCell40_SEQ_MODE_0000      0             10781   1493  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIU38LA_0_LC_5_16_4/ltout                      LogicCell40_SEQ_MODE_0000    781             11562   1493  FALL       1
I__3109/I                                                                        CascadeMux                     0             11562   1493  FALL       1
I__3109/O                                                                        CascadeMux                     0             11562   1493  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_app_clk_sq_RNIO31MB_0_LC_5_16_5/in2     LogicCell40_SEQ_MODE_0000      0             11562   1493  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_app_clk_sq_RNIO31MB_0_LC_5_16_5/lcout   LogicCell40_SEQ_MODE_0000   1179             12741   1493  RISE       3
I__3105/I                                                                        LocalMux                       0             12741   1493  RISE       1
I__3105/O                                                                        LocalMux                    1099             13841   1493  RISE       1
I__3106/I                                                                        InMux                          0             13841   1493  RISE       1
I__3106/O                                                                        InMux                        662             14503   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIJE1C_LC_4_16_0/in3    LogicCell40_SEQ_MODE_0000      0             14503   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIJE1C_LC_4_16_0/lcout  LogicCell40_SEQ_MODE_0000    861             15364   1493  RISE       7
I__3139/I                                                                        LocalMux                       0             15364   1493  RISE       1
I__3139/O                                                                        LocalMux                    1099             16463   1493  RISE       1
I__3142/I                                                                        InMux                          0             16463   1493  RISE       1
I__3142/O                                                                        InMux                        662             17125   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_4_16_4/in3         LogicCell40_SEQ_MODE_0000      0             17125   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_4_16_4/lcout       LogicCell40_SEQ_MODE_0000    861             17986   1493  RISE       1
I__2496/I                                                                        LocalMux                       0             17986   1493  RISE       1
I__2496/O                                                                        LocalMux                    1099             19085   1493  RISE       1
I__2497/I                                                                        InMux                          0             19085   1493  RISE       1
I__2497/O                                                                        InMux                        662             19748   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_16_2/in3               LogicCell40_SEQ_MODE_1010      0             19748   1493  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                             ICE_GB                         0                 0  RISE     377
I__15759/I                                                          gio2CtrlBuf                    0                 0  RISE       1
I__15759/O                                                          gio2CtrlBuf                    0                 0  RISE       1
I__15760/I                                                          GlobalMux                      0                 0  RISE       1
I__15760/O                                                          GlobalMux                    252               252  RISE       1
I__15874/I                                                          ClkMux                         0               252  RISE       1
I__15874/O                                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_16_2/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_4_16_3/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_16_2/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_16_2/clk
Setup Constraint : 20830p
Path slack       : 1493p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         17218
---------------------------------------   ----- 
End-of-path arrival time (ps)             19748
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                             ICE_GB                         0                 0  RISE     377
I__15759/I                                                          gio2CtrlBuf                    0                 0  RISE       1
I__15759/O                                                          gio2CtrlBuf                    0                 0  RISE       1
I__15760/I                                                          GlobalMux                      0                 0  RISE       1
I__15760/O                                                          GlobalMux                    252               252  RISE       1
I__15874/I                                                          ClkMux                         0               252  RISE       1
I__15874/O                                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_4_16_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_4_16_3/lcout             LogicCell40_SEQ_MODE_1010   1391              2530   1493  RISE      16
I__4779/I                                                                        LocalMux                       0              2530   1493  RISE       1
I__4779/O                                                                        LocalMux                    1099              3629   1493  RISE       1
I__4785/I                                                                        InMux                          0              3629   1493  RISE       1
I__4785/O                                                                        InMux                        662              4291   1493  RISE       1
I__4799/I                                                                        CascadeMux                     0              4291   1493  RISE       1
I__4799/O                                                                        CascadeMux                     0              4291   1493  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNII0BO1_0_LC_5_16_1/in2                        LogicCell40_SEQ_MODE_0000      0              4291   1493  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNII0BO1_0_LC_5_16_1/lcout                      LogicCell40_SEQ_MODE_0000   1179              5470   1493  RISE       1
I__3136/I                                                                        LocalMux                       0              5470   1493  RISE       1
I__3136/O                                                                        LocalMux                    1099              6569   1493  RISE       1
I__3137/I                                                                        InMux                          0              6569   1493  RISE       1
I__3137/O                                                                        InMux                        662              7232   1493  RISE       1
I__3138/I                                                                        CascadeMux                     0              7232   1493  RISE       1
I__3138/O                                                                        CascadeMux                     0              7232   1493  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNI71VV3_2_LC_5_16_0/in2                        LogicCell40_SEQ_MODE_0000      0              7232   1493  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNI71VV3_2_LC_5_16_0/lcout                      LogicCell40_SEQ_MODE_0000   1179              8410   1493  RISE       1
I__3117/I                                                                        LocalMux                       0              8410   1493  RISE       1
I__3117/O                                                                        LocalMux                    1099              9510   1493  RISE       1
I__3118/I                                                                        InMux                          0              9510   1493  RISE       1
I__3118/O                                                                        InMux                        662             10172   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIC6KD8_2_LC_5_16_3/in3      LogicCell40_SEQ_MODE_0000      0             10172   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIC6KD8_2_LC_5_16_3/ltout    LogicCell40_SEQ_MODE_0000    609             10781   1493  FALL       1
I__3116/I                                                                        CascadeMux                     0             10781   1493  FALL       1
I__3116/O                                                                        CascadeMux                     0             10781   1493  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIU38LA_0_LC_5_16_4/in2                        LogicCell40_SEQ_MODE_0000      0             10781   1493  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIU38LA_0_LC_5_16_4/ltout                      LogicCell40_SEQ_MODE_0000    781             11562   1493  FALL       1
I__3109/I                                                                        CascadeMux                     0             11562   1493  FALL       1
I__3109/O                                                                        CascadeMux                     0             11562   1493  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_app_clk_sq_RNIO31MB_0_LC_5_16_5/in2     LogicCell40_SEQ_MODE_0000      0             11562   1493  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_app_clk_sq_RNIO31MB_0_LC_5_16_5/lcout   LogicCell40_SEQ_MODE_0000   1179             12741   1493  RISE       3
I__3105/I                                                                        LocalMux                       0             12741   1493  RISE       1
I__3105/O                                                                        LocalMux                    1099             13841   1493  RISE       1
I__3106/I                                                                        InMux                          0             13841   1493  RISE       1
I__3106/O                                                                        InMux                        662             14503   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIJE1C_LC_4_16_0/in3    LogicCell40_SEQ_MODE_0000      0             14503   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIJE1C_LC_4_16_0/lcout  LogicCell40_SEQ_MODE_0000    861             15364   1493  RISE       7
I__3139/I                                                                        LocalMux                       0             15364   1493  RISE       1
I__3139/O                                                                        LocalMux                    1099             16463   1493  RISE       1
I__3142/I                                                                        InMux                          0             16463   1493  RISE       1
I__3142/O                                                                        InMux                        662             17125   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_4_16_4/in3         LogicCell40_SEQ_MODE_0000      0             17125   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_4_16_4/lcout       LogicCell40_SEQ_MODE_0000    861             17986   1493  RISE       1
I__2496/I                                                                        LocalMux                       0             17986   1493  RISE       1
I__2496/O                                                                        LocalMux                    1099             19085   1493  RISE       1
I__2497/I                                                                        InMux                          0             19085   1493  RISE       1
I__2497/O                                                                        InMux                        662             19748   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_16_2/in3               LogicCell40_SEQ_MODE_1010      0             19748   1493  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                             ICE_GB                         0                 0  RISE     377
I__15759/I                                                          gio2CtrlBuf                    0                 0  RISE       1
I__15759/O                                                          gio2CtrlBuf                    0                 0  RISE       1
I__15760/I                                                          GlobalMux                      0                 0  RISE       1
I__15760/O                                                          GlobalMux                    252               252  RISE       1
I__15874/I                                                          ClkMux                         0               252  RISE       1
I__15874/O                                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_16_2/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_2_LC_4_20_2/lcout
Path End         : u_app.data_q_7_LC_5_12_3/in1
Capture Clock    : u_app.data_q_7_LC_5_12_3/clk
Setup Constraint : 20840p
Path slack       : 5649p

Capture Clock Arrival Time (clk_app:R#2)   20840
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  7337
- Setup Time                               -1060
----------------------------------------   ----- 
End-of-path required time (ps)             27118

Launch Clock Arrival Time (clk_usb:R#4)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         18939
---------------------------------------   ----- 
End-of-path arrival time (ps)             21469
 
Launch Clock Path
pin name                                                              model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                               ICE_GB                         0                 0  RISE     377
I__15759/I                                                            gio2CtrlBuf                    0                 0  RISE       1
I__15759/O                                                            gio2CtrlBuf                    0                 0  RISE       1
I__15760/I                                                            GlobalMux                      0                 0  RISE       1
I__15760/O                                                            GlobalMux                    252               252  RISE       1
I__15843/I                                                            ClkMux                         0               252  RISE       1
I__15843/O                                                            ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_2_LC_4_20_2/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_2_LC_4_20_2/lcout           LogicCell40_SEQ_MODE_1010   1391              2530   5649  FALL      34
I__6222/I                                                                        Odrv12                         0              2530   5649  FALL       1
I__6222/O                                                                        Odrv12                      1232              3761   5649  FALL       1
I__6236/I                                                                        Span12Mux_v                    0              3761   5649  FALL       1
I__6236/O                                                                        Span12Mux_v                 1073              4834   5649  FALL       1
I__6249/I                                                                        Sp12to4                        0              4834   5649  FALL       1
I__6249/O                                                                        Sp12to4                      848              5682   5649  FALL       1
I__6268/I                                                                        Span4Mux_h                     0              5682   5649  FALL       1
I__6268/O                                                                        Span4Mux_h                   543              6225   5649  FALL       1
I__6286/I                                                                        LocalMux                       0              6225   5649  FALL       1
I__6286/O                                                                        LocalMux                     768              6993   5649  FALL       1
I__6296/I                                                                        InMux                          0              6993   5649  FALL       1
I__6296/O                                                                        InMux                        503              7496   5649  FALL       1
u_usb_cdc.u_bulk_endp.out_fifo_q_RNIKVA01_23_LC_11_12_5/in3                      LogicCell40_SEQ_MODE_0000      0              7496   5649  FALL       1
u_usb_cdc.u_bulk_endp.out_fifo_q_RNIKVA01_23_LC_11_12_5/lcout                    LogicCell40_SEQ_MODE_0000    861              8357   5649  RISE       1
I__6214/I                                                                        Odrv4                          0              8357   5649  RISE       1
I__6214/O                                                                        Odrv4                        596              8953   5649  RISE       1
I__6215/I                                                                        Span4Mux_h                     0              8953   5649  RISE       1
I__6215/O                                                                        Span4Mux_h                   517              9470   5649  RISE       1
I__6216/I                                                                        Span4Mux_h                     0              9470   5649  RISE       1
I__6216/O                                                                        Span4Mux_h                   517              9986   5649  RISE       1
I__6217/I                                                                        LocalMux                       0              9986   5649  RISE       1
I__6217/O                                                                        LocalMux                    1099             11086   5649  RISE       1
I__6218/I                                                                        InMux                          0             11086   5649  RISE       1
I__6218/O                                                                        InMux                        662             11748   5649  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_RNIE0MF2_1_LC_3_11_6/in1    LogicCell40_SEQ_MODE_0000      0             11748   5649  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_RNIE0MF2_1_LC_3_11_6/lcout  LogicCell40_SEQ_MODE_0000   1179             12927   5649  RISE       1
I__3344/I                                                                        Odrv12                         0             12927   5649  RISE       1
I__3344/O                                                                        Odrv12                      1073             13999   5649  RISE       1
I__3345/I                                                                        Span12Mux_h                    0             13999   5649  RISE       1
I__3345/O                                                                        Span12Mux_h                 1073             15072   5649  RISE       1
I__3346/I                                                                        LocalMux                       0             15072   5649  RISE       1
I__3346/O                                                                        LocalMux                    1099             16172   5649  RISE       1
I__3347/I                                                                        InMux                          0             16172   5649  RISE       1
I__3347/O                                                                        InMux                        662             16834   5649  RISE       1
u_usb_cdc.u_bulk_endp.out_fifo_q_RNI35S63_71_LC_7_5_7/in1                        LogicCell40_SEQ_MODE_0000      0             16834   5649  RISE       1
u_usb_cdc.u_bulk_endp.out_fifo_q_RNI35S63_71_LC_7_5_7/lcout                      LogicCell40_SEQ_MODE_0000   1179             18013   5649  RISE       1
I__3332/I                                                                        Odrv12                         0             18013   5649  RISE       1
I__3332/O                                                                        Odrv12                      1073             19085   5649  RISE       1
I__3333/I                                                                        Span12Mux_s7_h                 0             19085   5649  RISE       1
I__3333/O                                                                        Span12Mux_s7_h               622             19708   5649  RISE       1
I__3334/I                                                                        LocalMux                       0             19708   5649  RISE       1
I__3334/O                                                                        LocalMux                    1099             20807   5649  RISE       1
I__3335/I                                                                        InMux                          0             20807   5649  RISE       1
I__3335/O                                                                        InMux                        662             21469   5649  RISE       1
u_app.data_q_7_LC_5_12_3/in1                                                     LogicCell40_SEQ_MODE_1000      0             21469   5649  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_10_11_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5206/I                                        Odrv4                          0                 0  RISE       1
I__5206/O                                        Odrv4                        596               596  RISE       1
I__5208/I                                        Span4Mux_v                     0               596  RISE       1
I__5208/O                                        Span4Mux_v                   596              1192  RISE       1
I__5209/I                                        Span4Mux_v                     0              1192  RISE       1
I__5209/O                                        Span4Mux_v                   596              1788  RISE       1
I__5210/I                                        Span4Mux_s2_v                  0              1788  RISE       1
I__5210/O                                        Span4Mux_s2_v                437              2225  RISE       1
I__5211/I                                        IoSpan4Mux                     0              2225  RISE       1
I__5211/O                                        IoSpan4Mux                   622              2848  RISE       1
I__5212/I                                        LocalMux                       0              2848  RISE       1
I__5212/O                                        LocalMux                    1099              3947  RISE       1
I__5213/I                                        IoInMux                        0              3947  RISE       1
I__5213/O                                        IoInMux                      662              4609  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4609  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6198  RISE     160
I__14163/I                                       gio2CtrlBuf                    0              6198  RISE       1
I__14163/O                                       gio2CtrlBuf                    0              6198  RISE       1
I__14164/I                                       GlobalMux                      0              6198  RISE       1
I__14164/O                                       GlobalMux                    252              6450  RISE       1
I__14236/I                                       ClkMux                         0              6450  RISE       1
I__14236/O                                       ClkMux                       887              7337  RISE       1
u_app.data_q_7_LC_5_12_3/clk                     LogicCell40_SEQ_MODE_1000      0              7337  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_LC_7_10_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_16_2/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_16_2/clk
Setup Constraint : 20830p
Path slack       : 3480p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  7337
+ Clock To Q                               1391
+ Data Path Delay                          9033
---------------------------------------   ----- 
End-of-path arrival time (ps)             17761
 
Launch Clock Path
pin name                                                              model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_10_11_2/lcout                          LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5206/I                                                             Odrv4                          0                 0  RISE       1
I__5206/O                                                             Odrv4                        596               596  RISE       1
I__5208/I                                                             Span4Mux_v                     0               596  RISE       1
I__5208/O                                                             Span4Mux_v                   596              1192  RISE       1
I__5209/I                                                             Span4Mux_v                     0              1192  RISE       1
I__5209/O                                                             Span4Mux_v                   596              1788  RISE       1
I__5210/I                                                             Span4Mux_s2_v                  0              1788  RISE       1
I__5210/O                                                             Span4Mux_s2_v                437              2225  RISE       1
I__5211/I                                                             IoSpan4Mux                     0              2225  RISE       1
I__5211/O                                                             IoSpan4Mux                   622              2848  RISE       1
I__5212/I                                                             LocalMux                       0              2848  RISE       1
I__5212/O                                                             LocalMux                    1099              3947  RISE       1
I__5213/I                                                             IoInMux                        0              3947  RISE       1
I__5213/O                                                             IoInMux                      662              4609  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              4609  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                             ICE_GB                      1589              6198  RISE     160
I__14163/I                                                            gio2CtrlBuf                    0              6198  RISE       1
I__14163/O                                                            gio2CtrlBuf                    0              6198  RISE       1
I__14164/I                                                            GlobalMux                      0              6198  RISE       1
I__14164/O                                                            GlobalMux                    252              6450  RISE       1
I__14217/I                                                            ClkMux                         0              6450  RISE       1
I__14217/O                                                            ClkMux                       887              7337  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_LC_7_10_1/clk  LogicCell40_SEQ_MODE_1010      0              7337  RISE       1

Data path
pin name                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_LC_7_10_1/lcout           LogicCell40_SEQ_MODE_1010   1391              8728   3480  RISE       3
I__3399/I                                                                        Odrv4                          0              8728   3480  RISE       1
I__3399/O                                                                        Odrv4                        596              9324   3480  RISE       1
I__3400/I                                                                        Span4Mux_v                     0              9324   3480  RISE       1
I__3400/O                                                                        Span4Mux_v                   596              9920   3480  RISE       1
I__3401/I                                                                        Span4Mux_h                     0              9920   3480  RISE       1
I__3401/O                                                                        Span4Mux_h                   517             10437   3480  RISE       1
I__3402/I                                                                        LocalMux                       0             10437   3480  RISE       1
I__3402/O                                                                        LocalMux                    1099             11536   3480  RISE       1
I__3403/I                                                                        InMux                          0             11536   3480  RISE       1
I__3403/O                                                                        InMux                        662             12198   3480  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIJE1C_LC_4_16_0/in1    LogicCell40_SEQ_MODE_0000      0             12198   3480  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIJE1C_LC_4_16_0/lcout  LogicCell40_SEQ_MODE_0000   1179             13377   3480  RISE       7
I__3139/I                                                                        LocalMux                       0             13377   3480  RISE       1
I__3139/O                                                                        LocalMux                    1099             14476   3480  RISE       1
I__3142/I                                                                        InMux                          0             14476   3480  RISE       1
I__3142/O                                                                        InMux                        662             15139   3480  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_4_16_4/in3         LogicCell40_SEQ_MODE_0000      0             15139   3480  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_4_16_4/lcout       LogicCell40_SEQ_MODE_0000    861             15999   3480  RISE       1
I__2496/I                                                                        LocalMux                       0             15999   3480  RISE       1
I__2496/O                                                                        LocalMux                    1099             17099   3480  RISE       1
I__2497/I                                                                        InMux                          0             17099   3480  RISE       1
I__2497/O                                                                        InMux                        662             17761   3480  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_16_2/in3               LogicCell40_SEQ_MODE_1010      0             17761   3480  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                             ICE_GB                         0                 0  RISE     377
I__15759/I                                                          gio2CtrlBuf                    0                 0  RISE       1
I__15759/O                                                          gio2CtrlBuf                    0                 0  RISE       1
I__15760/I                                                          GlobalMux                      0                 0  RISE       1
I__15760/O                                                          GlobalMux                    252               252  RISE       1
I__15874/I                                                          ClkMux                         0               252  RISE       1
I__15874/O                                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_16_2/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.cmd_q_3_LC_11_7_3/lcout
Path End         : u_app.wait_cnt_q_6_LC_4_7_5/in0
Capture Clock    : u_app.wait_cnt_q_6_LC_4_7_5/clk
Setup Constraint : 83330p
Path slack       : 59530p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  7337
- Setup Time                               -1232
----------------------------------------   ----- 
End-of-path required time (ps)             89436

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  7337
+ Clock To Q                               1391
+ Data Path Delay                         21178
---------------------------------------   ----- 
End-of-path arrival time (ps)             29906
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_10_11_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5206/I                                        Odrv4                          0                 0  RISE       1
I__5206/O                                        Odrv4                        596               596  RISE       1
I__5208/I                                        Span4Mux_v                     0               596  RISE       1
I__5208/O                                        Span4Mux_v                   596              1192  RISE       1
I__5209/I                                        Span4Mux_v                     0              1192  RISE       1
I__5209/O                                        Span4Mux_v                   596              1788  RISE       1
I__5210/I                                        Span4Mux_s2_v                  0              1788  RISE       1
I__5210/O                                        Span4Mux_s2_v                437              2225  RISE       1
I__5211/I                                        IoSpan4Mux                     0              2225  RISE       1
I__5211/O                                        IoSpan4Mux                   622              2848  RISE       1
I__5212/I                                        LocalMux                       0              2848  RISE       1
I__5212/O                                        LocalMux                    1099              3947  RISE       1
I__5213/I                                        IoInMux                        0              3947  RISE       1
I__5213/O                                        IoInMux                      662              4609  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4609  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6198  RISE     160
I__14163/I                                       gio2CtrlBuf                    0              6198  RISE       1
I__14163/O                                       gio2CtrlBuf                    0              6198  RISE       1
I__14164/I                                       GlobalMux                      0              6198  RISE       1
I__14164/O                                       GlobalMux                    252              6450  RISE       1
I__14219/I                                       ClkMux                         0              6450  RISE       1
I__14219/O                                       ClkMux                       887              7337  RISE       1
u_app.cmd_q_3_LC_11_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              7337  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.cmd_q_3_LC_11_7_3/lcout                LogicCell40_SEQ_MODE_1000   1391              8728  59530  RISE       4
I__6116/I                                    Odrv4                          0              8728  59530  RISE       1
I__6116/O                                    Odrv4                        596              9324  59530  RISE       1
I__6120/I                                    LocalMux                       0              9324  59530  RISE       1
I__6120/O                                    LocalMux                    1099             10423  59530  RISE       1
I__6124/I                                    InMux                          0             10423  59530  RISE       1
I__6124/O                                    InMux                        662             11086  59530  RISE       1
u_app.cmd_q_RNI3G0G_3_LC_10_7_3/in0          LogicCell40_SEQ_MODE_0000      0             11086  59530  RISE       1
u_app.cmd_q_RNI3G0G_3_LC_10_7_3/lcout        LogicCell40_SEQ_MODE_0000   1245             12331  59530  RISE       1
I__4966/I                                    LocalMux                       0             12331  59530  RISE       1
I__4966/O                                    LocalMux                    1099             13430  59530  RISE       1
I__4967/I                                    InMux                          0             13430  59530  RISE       1
I__4967/O                                    InMux                        662             14092  59530  RISE       1
u_app.cmd_q_RNIK8202_0_LC_10_6_7/in3         LogicCell40_SEQ_MODE_0000      0             14092  59530  RISE       1
u_app.cmd_q_RNIK8202_0_LC_10_6_7/lcout       LogicCell40_SEQ_MODE_0000    861             14953  59530  RISE       2
I__5022/I                                    LocalMux                       0             14953  59530  RISE       1
I__5022/O                                    LocalMux                    1099             16052  59530  RISE       1
I__5024/I                                    InMux                          0             16052  59530  RISE       1
I__5024/O                                    InMux                        662             16715  59530  RISE       1
u_app.state_q_RNI91S26_3_LC_10_7_6/in0       LogicCell40_SEQ_MODE_0000      0             16715  59530  RISE       1
u_app.state_q_RNI91S26_3_LC_10_7_6/ltout     LogicCell40_SEQ_MODE_0000    901             17615  59530  FALL       1
I__5005/I                                    CascadeMux                     0             17615  59530  FALL       1
I__5005/O                                    CascadeMux                     0             17615  59530  FALL       1
u_app.state_q_RNIGKBGA_3_LC_10_7_7/in2       LogicCell40_SEQ_MODE_0000      0             17615  59530  FALL       1
u_app.state_q_RNIGKBGA_3_LC_10_7_7/lcout     LogicCell40_SEQ_MODE_0000   1179             18794  59530  RISE       1
I__4990/I                                    Odrv4                          0             18794  59530  RISE       1
I__4990/O                                    Odrv4                        596             19390  59530  RISE       1
I__4991/I                                    Span4Mux_v                     0             19390  59530  RISE       1
I__4991/O                                    Span4Mux_v                   596             19986  59530  RISE       1
I__4992/I                                    LocalMux                       0             19986  59530  RISE       1
I__4992/O                                    LocalMux                    1099             21085  59530  RISE       1
I__4993/I                                    InMux                          0             21085  59530  RISE       1
I__4993/O                                    InMux                        662             21748  59530  RISE       1
u_app.data_valid_q_RNI5QVUJ_LC_8_11_5/in1    LogicCell40_SEQ_MODE_0000      0             21748  59530  RISE       1
u_app.data_valid_q_RNI5QVUJ_LC_8_11_5/ltout  LogicCell40_SEQ_MODE_0000    887             22635  59530  FALL       1
I__4019/I                                    CascadeMux                     0             22635  59530  FALL       1
I__4019/O                                    CascadeMux                     0             22635  59530  FALL       1
u_app.data_valid_q_RNIOOI1M_LC_8_11_6/in2    LogicCell40_SEQ_MODE_0000      0             22635  59530  FALL       1
u_app.data_valid_q_RNIOOI1M_LC_8_11_6/lcout  LogicCell40_SEQ_MODE_0000   1179             23814  59530  RISE      10
I__3999/I                                    Odrv4                          0             23814  59530  RISE       1
I__3999/O                                    Odrv4                        596             24410  59530  RISE       1
I__4003/I                                    Span4Mux_v                     0             24410  59530  RISE       1
I__4003/O                                    Span4Mux_v                   596             25006  59530  RISE       1
I__4008/I                                    Span4Mux_h                     0             25006  59530  RISE       1
I__4008/O                                    Span4Mux_h                   517             25522  59530  RISE       1
I__4013/I                                    LocalMux                       0             25522  59530  RISE       1
I__4013/O                                    LocalMux                    1099             26622  59530  RISE       1
I__4017/I                                    InMux                          0             26622  59530  RISE       1
I__4017/O                                    InMux                        662             27284  59530  RISE       1
u_app.state_q_RNIG5OHR_6_LC_5_7_4/in3        LogicCell40_SEQ_MODE_0000      0             27284  59530  RISE       1
u_app.state_q_RNIG5OHR_6_LC_5_7_4/lcout      LogicCell40_SEQ_MODE_0000    861             28145  59530  RISE       7
I__2854/I                                    LocalMux                       0             28145  59530  RISE       1
I__2854/O                                    LocalMux                    1099             29244  59530  RISE       1
I__2857/I                                    InMux                          0             29244  59530  RISE       1
I__2857/O                                    InMux                        662             29906  59530  RISE       1
u_app.wait_cnt_q_6_LC_4_7_5/in0              LogicCell40_SEQ_MODE_1000      0             29906  59530  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_10_11_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5206/I                                        Odrv4                          0                 0  RISE       1
I__5206/O                                        Odrv4                        596               596  RISE       1
I__5208/I                                        Span4Mux_v                     0               596  RISE       1
I__5208/O                                        Span4Mux_v                   596              1192  RISE       1
I__5209/I                                        Span4Mux_v                     0              1192  RISE       1
I__5209/O                                        Span4Mux_v                   596              1788  RISE       1
I__5210/I                                        Span4Mux_s2_v                  0              1788  RISE       1
I__5210/O                                        Span4Mux_s2_v                437              2225  RISE       1
I__5211/I                                        IoSpan4Mux                     0              2225  RISE       1
I__5211/O                                        IoSpan4Mux                   622              2848  RISE       1
I__5212/I                                        LocalMux                       0              2848  RISE       1
I__5212/O                                        LocalMux                    1099              3947  RISE       1
I__5213/I                                        IoInMux                        0              3947  RISE       1
I__5213/O                                        IoInMux                      662              4609  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4609  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6198  RISE     160
I__14163/I                                       gio2CtrlBuf                    0              6198  RISE       1
I__14163/O                                       gio2CtrlBuf                    0              6198  RISE       1
I__14164/I                                       GlobalMux                      0              6198  RISE       1
I__14164/O                                       GlobalMux                    252              6450  RISE       1
I__14197/I                                       ClkMux                         0              6450  RISE       1
I__14197/O                                       ClkMux                       887              7337  RISE       1
u_app.wait_cnt_q_6_LC_4_7_5/clk                  LogicCell40_SEQ_MODE_1000      0              7337  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 3569


Data Path Delay                3980
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 3569

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__13850/I                                      Odrv4                      0      1000               RISE  1       
I__13850/O                                      Odrv4                      596    1596               RISE  1       
I__13851/I                                      IoSpan4Mux                 0      1596               RISE  1       
I__13851/O                                      IoSpan4Mux                 622    2219               RISE  1       
I__13852/I                                      LocalMux                   0      2219               RISE  1       
I__13852/O                                      LocalMux                   1099   3318               RISE  1       
I__13853/I                                      InMux                      0      3318               RISE  1       
I__13853/O                                      InMux                      662    3980               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_17_28_3/in3  LogicCell40_SEQ_MODE_1000  0      3980               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  377     
I__15759/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15759/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15760/I                                      GlobalMux                  0      0                  RISE  1       
I__15760/O                                      GlobalMux                  252    252                RISE  1       
I__15761/I                                      ClkMux                     0      252                RISE  1       
I__15761/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_17_28_3/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 4019


Data Path Delay                4430
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 4019

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__15901/I                                      Odrv12                     0      1000               RISE  1       
I__15901/O                                      Odrv12                     1073   2073               RISE  1       
I__15902/I                                      Sp12to4                    0      2073               RISE  1       
I__15902/O                                      Sp12to4                    596    2669               RISE  1       
I__15903/I                                      LocalMux                   0      2669               RISE  1       
I__15903/O                                      LocalMux                   1099   3768               RISE  1       
I__15904/I                                      InMux                      0      3768               RISE  1       
I__15904/O                                      InMux                      662    4430               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_18_23_4/in3  LogicCell40_SEQ_MODE_1000  0      4430               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  377     
I__15759/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15759/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15760/I                                      GlobalMux                  0      0                  RISE  1       
I__15760/O                                      GlobalMux                  252    252                RISE  1       
I__15763/I                                      ClkMux                     0      252                RISE  1       
I__15763/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_18_23_4/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 18657


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             16127
---------------------------- ------
Clock To Out Delay            18657

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                               ICE_GB                     0      0                  RISE  377     
I__15759/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15759/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15760/I                                            GlobalMux                  0      0                  RISE  1       
I__15760/O                                            GlobalMux                  252    252                RISE  1       
I__15791/I                                            ClkMux                     0      252                RISE  1       
I__15791/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_14_2/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_14_2/lcout          LogicCell40_SEQ_MODE_1010  1391   2530               RISE  9       
I__14771/I                                                      LocalMux                   0      2530               RISE  1       
I__14771/O                                                      LocalMux                   1099   3629               RISE  1       
I__14779/I                                                      InMux                      0      3629               RISE  1       
I__14779/O                                                      InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_18_15_4/in1    LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_18_15_4/lcout  LogicCell40_SEQ_MODE_0000  1179   5470               RISE  3       
I__15064/I                                                      Odrv4                      0      5470               RISE  1       
I__15064/O                                                      Odrv4                      596    6066               RISE  1       
I__15067/I                                                      LocalMux                   0      6066               RISE  1       
I__15067/O                                                      LocalMux                   1099   7165               RISE  1       
I__15068/I                                                      InMux                      0      7165               RISE  1       
I__15068/O                                                      InMux                      662    7828               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_q_RNIUGAN_0_LC_18_17_2/in3        LogicCell40_SEQ_MODE_0000  0      7828               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_q_RNIUGAN_0_LC_18_17_2/lcout      LogicCell40_SEQ_MODE_0000  861    8688               RISE  2       
I__15910/I                                                      Odrv4                      0      8688               RISE  1       
I__15910/O                                                      Odrv4                      596    9284               RISE  1       
I__15911/I                                                      Span4Mux_v                 0      9284               RISE  1       
I__15911/O                                                      Span4Mux_v                 596    9880               RISE  1       
I__15913/I                                                      LocalMux                   0      9880               RISE  1       
I__15913/O                                                      LocalMux                   1099   10980              RISE  1       
I__15915/I                                                      InMux                      0      10980              RISE  1       
I__15915/O                                                      InMux                      662    11642              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_18_23_1/in3       LogicCell40_SEQ_MODE_0000  0      11642              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_18_23_1/lcout     LogicCell40_SEQ_MODE_0000  861    12503              RISE  1       
I__15905/I                                                      Odrv4                      0      12503              RISE  1       
I__15905/O                                                      Odrv4                      596    13099              RISE  1       
I__15906/I                                                      Span4Mux_v                 0      13099              RISE  1       
I__15906/O                                                      Span4Mux_v                 596    13695              RISE  1       
I__15907/I                                                      Span4Mux_s1_v              0      13695              RISE  1       
I__15907/O                                                      Span4Mux_s1_v              344    14039              RISE  1       
I__15908/I                                                      LocalMux                   0      14039              RISE  1       
I__15908/O                                                      LocalMux                   1099   15139              RISE  1       
I__15909/I                                                      IoInMux                    0      15139              RISE  1       
I__15909/O                                                      IoInMux                    662    15801              RISE  1       
u_usb_dn_preio/DOUT0                                            PRE_IO_PIN_TYPE_101001     0      15801              RISE  1       
u_usb_dn_preio/PADOUT                                           PRE_IO_PIN_TYPE_101001     768    16569              FALL  1       
u_usb_dn_iopad/DIN                                              IO_PAD                     0      16569              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                   IO_PAD                     2088   18657              FALL  1       
usb_dn:out                                                      demo                       0      18657              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 18975


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             16445
---------------------------- ------
Clock To Out Delay            18975

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                               ICE_GB                     0      0                  RISE  377     
I__15759/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15759/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15760/I                                            GlobalMux                  0      0                  RISE  1       
I__15760/O                                            GlobalMux                  252    252                RISE  1       
I__15791/I                                            ClkMux                     0      252                RISE  1       
I__15791/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_14_2/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_14_2/lcout          LogicCell40_SEQ_MODE_1010  1391   2530               RISE  9       
I__14771/I                                                      LocalMux                   0      2530               RISE  1       
I__14771/O                                                      LocalMux                   1099   3629               RISE  1       
I__14779/I                                                      InMux                      0      3629               RISE  1       
I__14779/O                                                      InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_18_15_4/in1    LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_18_15_4/lcout  LogicCell40_SEQ_MODE_0000  1179   5470               RISE  3       
I__15064/I                                                      Odrv4                      0      5470               RISE  1       
I__15064/O                                                      Odrv4                      596    6066               RISE  1       
I__15067/I                                                      LocalMux                   0      6066               RISE  1       
I__15067/O                                                      LocalMux                   1099   7165               RISE  1       
I__15068/I                                                      InMux                      0      7165               RISE  1       
I__15068/O                                                      InMux                      662    7828               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_q_RNIUGAN_0_LC_18_17_2/in3        LogicCell40_SEQ_MODE_0000  0      7828               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_q_RNIUGAN_0_LC_18_17_2/lcout      LogicCell40_SEQ_MODE_0000  861    8688               RISE  2       
I__15910/I                                                      Odrv4                      0      8688               RISE  1       
I__15910/O                                                      Odrv4                      596    9284               RISE  1       
I__15911/I                                                      Span4Mux_v                 0      9284               RISE  1       
I__15911/O                                                      Span4Mux_v                 596    9880               RISE  1       
I__15912/I                                                      LocalMux                   0      9880               RISE  1       
I__15912/O                                                      LocalMux                   1099   10980              RISE  1       
I__15914/I                                                      InMux                      0      10980              RISE  1       
I__15914/O                                                      InMux                      662    11642              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_18_22_4/in1         LogicCell40_SEQ_MODE_0000  0      11642              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_18_22_4/lcout       LogicCell40_SEQ_MODE_0000  1179   12821              RISE  1       
I__15923/I                                                      Odrv4                      0      12821              RISE  1       
I__15923/O                                                      Odrv4                      596    13417              RISE  1       
I__15924/I                                                      Span4Mux_v                 0      13417              RISE  1       
I__15924/O                                                      Span4Mux_v                 596    14013              RISE  1       
I__15925/I                                                      Span4Mux_s1_v              0      14013              RISE  1       
I__15925/O                                                      Span4Mux_s1_v              344    14357              RISE  1       
I__15926/I                                                      LocalMux                   0      14357              RISE  1       
I__15926/O                                                      LocalMux                   1099   15456              RISE  1       
I__15927/I                                                      IoInMux                    0      15456              RISE  1       
I__15927/O                                                      IoInMux                    662    16119              RISE  1       
u_usb_dp_preio/DOUT0                                            PRE_IO_PIN_TYPE_101001     0      16119              RISE  1       
u_usb_dp_preio/PADOUT                                           PRE_IO_PIN_TYPE_101001     768    16887              FALL  1       
u_usb_dp_iopad/DIN                                              IO_PAD                     0      16887              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                   IO_PAD                     2088   18975              FALL  1       
usb_dp:out                                                      demo                       0      18975              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -2473


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -3612
---------------------------- ------
Hold Time                     -2473

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__13850/I                                      Odrv4                      0      950                FALL  1       
I__13850/O                                      Odrv4                      649    1599               FALL  1       
I__13851/I                                      IoSpan4Mux                 0      1599               FALL  1       
I__13851/O                                      IoSpan4Mux                 742    2341               FALL  1       
I__13852/I                                      LocalMux                   0      2341               FALL  1       
I__13852/O                                      LocalMux                   768    3109               FALL  1       
I__13853/I                                      InMux                      0      3109               FALL  1       
I__13853/O                                      InMux                      503    3612               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_17_28_3/in3  LogicCell40_SEQ_MODE_1000  0      3612               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  377     
I__15759/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15759/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15760/I                                      GlobalMux                  0      0                  RISE  1       
I__15760/O                                      GlobalMux                  252    252                RISE  1       
I__15761/I                                      ClkMux                     0      252                RISE  1       
I__15761/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_17_28_3/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -3162


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -4301
---------------------------- ------
Hold Time                     -3162

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__15901/I                                      Odrv12                     0      950                FALL  1       
I__15901/O                                      Odrv12                     1232   2182               FALL  1       
I__15902/I                                      Sp12to4                    0      2182               FALL  1       
I__15902/O                                      Sp12to4                    848    3029               FALL  1       
I__15903/I                                      LocalMux                   0      3029               FALL  1       
I__15903/O                                      LocalMux                   768    3798               FALL  1       
I__15904/I                                      InMux                      0      3798               FALL  1       
I__15904/O                                      InMux                      503    4301               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_18_23_4/in3  LogicCell40_SEQ_MODE_1000  0      4301               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  377     
I__15759/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15759/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15760/I                                      GlobalMux                  0      0                  RISE  1       
I__15760/O                                      GlobalMux                  252    252                RISE  1       
I__15763/I                                      ClkMux                     0      252                RISE  1       
I__15763/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_18_23_4/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11900


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              9370
---------------------------- ------
Clock To Out Delay            11900

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  377     
I__15759/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15759/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15760/I                                      GlobalMux                  0      0                  RISE  1       
I__15760/O                                      GlobalMux                  252    252                RISE  1       
I__15778/I                                      ClkMux                     0      252                RISE  1       
I__15778/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_18_16_7/clk  LogicCell40_SEQ_MODE_1011  0      1139               RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_18_16_7/lcout             LogicCell40_SEQ_MODE_1011  1391   2530               FALL  3       
I__15916/I                                                   Odrv12                     0      2530               FALL  1       
I__15916/O                                                   Odrv12                     1232   3761               FALL  1       
I__15919/I                                                   LocalMux                   0      3761               FALL  1       
I__15919/O                                                   LocalMux                   768    4530               FALL  1       
I__15922/I                                                   InMux                      0      4530               FALL  1       
I__15922/O                                                   InMux                      503    5033               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_18_23_1/in0    LogicCell40_SEQ_MODE_0000  0      5033               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_18_23_1/lcout  LogicCell40_SEQ_MODE_0000  1285   6318               FALL  1       
I__15905/I                                                   Odrv4                      0      6318               FALL  1       
I__15905/O                                                   Odrv4                      649    6967               FALL  1       
I__15906/I                                                   Span4Mux_v                 0      6967               FALL  1       
I__15906/O                                                   Span4Mux_v                 649    7616               FALL  1       
I__15907/I                                                   Span4Mux_s1_v              0      7616               FALL  1       
I__15907/O                                                   Span4Mux_s1_v              344    7960               FALL  1       
I__15908/I                                                   LocalMux                   0      7960               FALL  1       
I__15908/O                                                   LocalMux                   768    8728               FALL  1       
I__15909/I                                                   IoInMux                    0      8728               FALL  1       
I__15909/O                                                   IoInMux                    503    9231               FALL  1       
u_usb_dn_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      9231               FALL  1       
u_usb_dn_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     755    9986               RISE  1       
u_usb_dn_iopad/DIN                                           IO_PAD                     0      9986               RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                                IO_PAD                     1914   11900              RISE  1       
usb_dn:out                                                   demo                       0      11900              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11490


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              8960
---------------------------- ------
Clock To Out Delay            11490

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  377     
I__15759/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15759/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15760/I                                      GlobalMux                  0      0                  RISE  1       
I__15760/O                                      GlobalMux                  252    252                RISE  1       
I__15778/I                                      ClkMux                     0      252                RISE  1       
I__15778/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_18_16_7/clk  LogicCell40_SEQ_MODE_1011  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_18_16_7/lcout           LogicCell40_SEQ_MODE_1011  1391   2530               FALL  3       
I__15916/I                                                 Odrv12                     0      2530               FALL  1       
I__15916/O                                                 Odrv12                     1232   3761               FALL  1       
I__15918/I                                                 LocalMux                   0      3761               FALL  1       
I__15918/O                                                 LocalMux                   768    4530               FALL  1       
I__15921/I                                                 InMux                      0      4530               FALL  1       
I__15921/O                                                 InMux                      503    5033               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_18_22_4/in3    LogicCell40_SEQ_MODE_0000  0      5033               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_18_22_4/lcout  LogicCell40_SEQ_MODE_0000  874    5907               FALL  1       
I__15923/I                                                 Odrv4                      0      5907               FALL  1       
I__15923/O                                                 Odrv4                      649    6556               FALL  1       
I__15924/I                                                 Span4Mux_v                 0      6556               FALL  1       
I__15924/O                                                 Span4Mux_v                 649    7205               FALL  1       
I__15925/I                                                 Span4Mux_s1_v              0      7205               FALL  1       
I__15925/O                                                 Span4Mux_s1_v              344    7549               FALL  1       
I__15926/I                                                 LocalMux                   0      7549               FALL  1       
I__15926/O                                                 LocalMux                   768    8318               FALL  1       
I__15927/I                                                 IoInMux                    0      8318               FALL  1       
I__15927/O                                                 IoInMux                    503    8821               FALL  1       
u_usb_dp_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      8821               FALL  1       
u_usb_dp_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    9576               RISE  1       
u_usb_dp_iopad/DIN                                         IO_PAD                     0      9576               RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                              IO_PAD                     1914   11490              RISE  1       
usb_dp:out                                                 demo                       0      11490              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

