# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../systolic_array.srcs/sources_1/new/mac.sv" \
"../../../../systolic_array.srcs/sim_1/new/nonsynth_clock_gen.sv" \
"../../../../systolic_array.srcs/sim_1/new/nonsynth_reset_gen.sv" \
"../../../../systolic_array.srcs/sim_1/new/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
