#! /opt/eda/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/torje/eda/lib/ivl/system.vpi";
:vpi_module "/home/torje/eda/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/torje/eda/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/torje/eda/lib/ivl/v2005_math.vpi";
:vpi_module "/home/torje/eda/lib/ivl/va_math.vpi";
:vpi_module "/home/torje/eda/lib/ivl/v2009.vpi";
S_0x563890cf5eb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x563890cf6040 .scope module, "pixelTop_tb" "pixelTop_tb" 3 3;
 .timescale -9 -12;
P_0x563890d1f890 .param/l "clk_period" 0 3 7, +C4<00000000000000000000000000110010>;
P_0x563890d1f8d0 .param/l "sim_end" 0 3 8, +C4<00000000000000011101010011000000>;
v0x563890d4a950_0 .var "clk", 0 0;
v0x563890d4aa80_0 .var "reset", 0 0;
v0x563890d4abd0_0 .var "start", 0 0;
S_0x563890cf4010 .scope module, "pixeltop" "PIXEL_TOP" 3 11, 4 10 0, S_0x563890cf6040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "start";
v0x563890d49f60_0 .net "anaBias1", 0 0, L_0x563890d4b540;  1 drivers
v0x563890d4a020_0 .net "anaRamp", 0 0, L_0x563890d4b470;  1 drivers
L_0x7f91e674f018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563890d4a0e0_0 .net "anaReset", 0 0, L_0x7f91e674f018;  1 drivers
v0x563890d4a180_0 .net "clk", 0 0, v0x563890d4a950_0;  1 drivers
v0x563890d4a220_0 .net "convert", 0 0, v0x563890d49750_0;  1 drivers
v0x563890d4a2c0_0 .net "erase", 0 0, v0x563890d49900_0;  1 drivers
v0x563890d4a360_0 .net "expose", 0 0, v0x563890d499a0_0;  1 drivers
RS_0x7f91e6798018 .resolv tri, L_0x563890d4ac70, L_0x563890d4ae20, L_0x563890d4b130;
v0x563890d4a400_0 .net8 "pixData1", 7 0, RS_0x7f91e6798018;  3 drivers
RS_0x7f91e6798408 .resolv tri, L_0x563890d4ad80, L_0x563890d4af20, L_0x563890d4b340;
v0x563890d4a4a0_0 .net8 "pixData2", 7 0, RS_0x7f91e6798408;  3 drivers
v0x563890d4a5d0_0 .net "pixelDataOut", 15 0, v0x563890d47980_0;  1 drivers
v0x563890d4a690_0 .net "read1", 0 0, v0x563890d49a90_0;  1 drivers
v0x563890d4a730_0 .net "read2", 0 0, v0x563890d49b30_0;  1 drivers
v0x563890d4a7d0_0 .net "reset", 0 0, v0x563890d4aa80_0;  1 drivers
v0x563890d4a870_0 .net "start", 0 0, v0x563890d4abd0_0;  1 drivers
S_0x563890cf41a0 .scope module, "array" "PIXEL_ARRAY" 4 43, 5 5 0, S_0x563890cf4010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "anaBias1";
    .port_info 1 /INPUT 1 "anaRamp";
    .port_info 2 /INPUT 1 "anaReset";
    .port_info 3 /INPUT 1 "erase";
    .port_info 4 /INPUT 1 "expose";
    .port_info 5 /INPUT 1 "read1";
    .port_info 6 /INPUT 1 "read2";
    .port_info 7 /INOUT 8 "pixData1";
    .port_info 8 /INOUT 8 "pixData2";
v0x563890d40fc0_0 .net "anaBias1", 0 0, L_0x563890d4b540;  alias, 1 drivers
v0x563890d41110_0 .net "anaRamp", 0 0, L_0x563890d4b470;  alias, 1 drivers
v0x563890d41260_0 .net "anaReset", 0 0, L_0x7f91e674f018;  alias, 1 drivers
v0x563890d41390_0 .net "erase", 0 0, v0x563890d49900_0;  alias, 1 drivers
v0x563890d414c0_0 .net "expose", 0 0, v0x563890d499a0_0;  alias, 1 drivers
v0x563890d415f0_0 .net8 "pixData1", 7 0, RS_0x7f91e6798018;  alias, 3 drivers
v0x563890d41690_0 .net8 "pixData2", 7 0, RS_0x7f91e6798408;  alias, 3 drivers
v0x563890d41730_0 .net "read1", 0 0, v0x563890d49a90_0;  alias, 1 drivers
v0x563890d417d0_0 .net "read2", 0 0, v0x563890d49b30_0;  alias, 1 drivers
S_0x563890cef790 .scope module, "px11" "PIXEL_SENSOR" 5 21, 6 36 0, S_0x563890cf41a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "VBN1";
    .port_info 1 /INPUT 1 "RAMP";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "ERASE";
    .port_info 4 /INPUT 1 "EXPOSE";
    .port_info 5 /INPUT 1 "READ";
    .port_info 6 /INOUT 8 "DATA";
P_0x563890cef970 .param/real "dv_pixel" 0 6 50, Cr<m6666666666666800gfc0>; value=0.400000
v0x563890d0ec60_0 .net8 "DATA", 7 0, RS_0x7f91e6798018;  alias, 3 drivers
v0x563890d07720_0 .net "ERASE", 0 0, v0x563890d49900_0;  alias, 1 drivers
v0x563890d06f20_0 .net "EXPOSE", 0 0, v0x563890d499a0_0;  alias, 1 drivers
v0x563890d19790_0 .net "RAMP", 0 0, L_0x563890d4b470;  alias, 1 drivers
v0x563890d1a830_0 .net "READ", 0 0, v0x563890d49a90_0;  alias, 1 drivers
v0x563890d1b990_0 .net "RESET", 0 0, L_0x7f91e674f018;  alias, 1 drivers
v0x563890d1c240_0 .net "VBN1", 0 0, L_0x563890d4b540;  alias, 1 drivers
o0x7f91e6798168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x563890d3dc30_0 name=_ivl_0
v0x563890d3dd10_0 .var/real "adc", 0 0;
v0x563890d3ddd0_0 .var "cmp", 0 0;
v0x563890d3de90_0 .var/real "lsb", 0 0;
v0x563890d3df50_0 .var "p_data", 7 0;
v0x563890d3e030_0 .var/real "tmp", 0 0;
v0x563890d3e0f0_0 .var/real "v_erase", 0 0;
E_0x563890ce4fc0 .event edge, v0x563890d3ddd0_0, v0x563890d0ec60_0;
E_0x563890cc10d0 .event posedge, v0x563890d19790_0;
E_0x563890d23120 .event posedge, v0x563890d1c240_0;
E_0x563890d23a30 .event edge, v0x563890d07720_0;
L_0x563890d4ae20 .functor MUXZ 8, o0x7f91e6798168, v0x563890d3df50_0, v0x563890d49a90_0, C4<>;
S_0x563890d3e290 .scope module, "px12" "PIXEL_SENSOR" 5 30, 6 36 0, S_0x563890cf41a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "VBN1";
    .port_info 1 /INPUT 1 "RAMP";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "ERASE";
    .port_info 4 /INPUT 1 "EXPOSE";
    .port_info 5 /INPUT 1 "READ";
    .port_info 6 /INOUT 8 "DATA";
P_0x563890d3e440 .param/real "dv_pixel" 0 6 50, Cr<m4000000000000000gfc1>; value=0.500000
v0x563890d3e5f0_0 .net8 "DATA", 7 0, RS_0x7f91e6798408;  alias, 3 drivers
v0x563890d3e6f0_0 .net "ERASE", 0 0, v0x563890d49900_0;  alias, 1 drivers
v0x563890d3e7b0_0 .net "EXPOSE", 0 0, v0x563890d499a0_0;  alias, 1 drivers
v0x563890d3e850_0 .net "RAMP", 0 0, L_0x563890d4b470;  alias, 1 drivers
v0x563890d3e8f0_0 .net "READ", 0 0, v0x563890d49a90_0;  alias, 1 drivers
v0x563890d3e9e0_0 .net "RESET", 0 0, L_0x7f91e674f018;  alias, 1 drivers
v0x563890d3ea80_0 .net "VBN1", 0 0, L_0x563890d4b540;  alias, 1 drivers
o0x7f91e6798438 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x563890d3eb20_0 name=_ivl_0
v0x563890d3ebc0_0 .var/real "adc", 0 0;
v0x563890d3ec60_0 .var "cmp", 0 0;
v0x563890d3ed00_0 .var/real "lsb", 0 0;
v0x563890d3eda0_0 .var "p_data", 7 0;
v0x563890d3ee40_0 .var/real "tmp", 0 0;
v0x563890d3eee0_0 .var/real "v_erase", 0 0;
E_0x563890d3e590 .event edge, v0x563890d3ec60_0, v0x563890d3e5f0_0;
L_0x563890d4af20 .functor MUXZ 8, o0x7f91e6798438, v0x563890d3eda0_0, v0x563890d49a90_0, C4<>;
S_0x563890d3f0c0 .scope module, "px21" "PIXEL_SENSOR" 5 39, 6 36 0, S_0x563890cf41a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "VBN1";
    .port_info 1 /INPUT 1 "RAMP";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "ERASE";
    .port_info 4 /INPUT 1 "EXPOSE";
    .port_info 5 /INPUT 1 "READ";
    .port_info 6 /INOUT 8 "DATA";
P_0x563890d3f250 .param/real "dv_pixel" 0 6 50, Cr<m4ccccccccccccc00gfc1>; value=0.600000
v0x563890d3f400_0 .net8 "DATA", 7 0, RS_0x7f91e6798018;  alias, 3 drivers
v0x563890d3f510_0 .net "ERASE", 0 0, v0x563890d49900_0;  alias, 1 drivers
v0x563890d3f600_0 .net "EXPOSE", 0 0, v0x563890d499a0_0;  alias, 1 drivers
v0x563890d3f6f0_0 .net "RAMP", 0 0, L_0x563890d4b470;  alias, 1 drivers
v0x563890d3f7e0_0 .net "READ", 0 0, v0x563890d49b30_0;  alias, 1 drivers
v0x563890d3f8d0_0 .net "RESET", 0 0, L_0x7f91e674f018;  alias, 1 drivers
v0x563890d3f9c0_0 .net "VBN1", 0 0, L_0x563890d4b540;  alias, 1 drivers
o0x7f91e6798708 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x563890d3fab0_0 name=_ivl_0
v0x563890d3fb70_0 .var/real "adc", 0 0;
v0x563890d3fc30_0 .var "cmp", 0 0;
v0x563890d3fcf0_0 .var/real "lsb", 0 0;
v0x563890d3fdb0_0 .var "p_data", 7 0;
v0x563890d3fe90_0 .var/real "tmp", 0 0;
v0x563890d3ff50_0 .var/real "v_erase", 0 0;
E_0x563890d3f3a0 .event edge, v0x563890d3fc30_0, v0x563890d0ec60_0;
L_0x563890d4b130 .functor MUXZ 8, o0x7f91e6798708, v0x563890d3fdb0_0, v0x563890d49b30_0, C4<>;
S_0x563890d40130 .scope module, "px22" "PIXEL_SENSOR" 5 48, 6 36 0, S_0x563890cf41a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "VBN1";
    .port_info 1 /INPUT 1 "RAMP";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "ERASE";
    .port_info 4 /INPUT 1 "EXPOSE";
    .port_info 5 /INPUT 1 "READ";
    .port_info 6 /INOUT 8 "DATA";
P_0x563890d402c0 .param/real "dv_pixel" 0 6 50, Cr<m5999999999999800gfc1>; value=0.700000
v0x563890d40490_0 .net8 "DATA", 7 0, RS_0x7f91e6798408;  alias, 3 drivers
v0x563890d40570_0 .net "ERASE", 0 0, v0x563890d49900_0;  alias, 1 drivers
v0x563890d40610_0 .net "EXPOSE", 0 0, v0x563890d499a0_0;  alias, 1 drivers
v0x563890d406b0_0 .net "RAMP", 0 0, L_0x563890d4b470;  alias, 1 drivers
v0x563890d40750_0 .net "READ", 0 0, v0x563890d49b30_0;  alias, 1 drivers
v0x563890d40840_0 .net "RESET", 0 0, L_0x7f91e674f018;  alias, 1 drivers
v0x563890d408e0_0 .net "VBN1", 0 0, L_0x563890d4b540;  alias, 1 drivers
o0x7f91e67989a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x563890d40980_0 name=_ivl_0
v0x563890d40a20_0 .var/real "adc", 0 0;
v0x563890d40ac0_0 .var "cmp", 0 0;
v0x563890d40b80_0 .var/real "lsb", 0 0;
v0x563890d40c40_0 .var "p_data", 7 0;
v0x563890d40d20_0 .var/real "tmp", 0 0;
v0x563890d40de0_0 .var/real "v_erase", 0 0;
E_0x563890d40410 .event edge, v0x563890d40ac0_0, v0x563890d3e5f0_0;
L_0x563890d4b340 .functor MUXZ 8, o0x7f91e67989a8, v0x563890d40c40_0, v0x563890d49b30_0, C4<>;
S_0x563890d41a20 .scope module, "dacadc" "DAC" 4 46, 7 3 0, S_0x563890cf4010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 1 "anaRamp";
    .port_info 2 /INOUT 1 "anaBias1";
    .port_info 3 /INPUT 1 "expose";
    .port_info 4 /INPUT 1 "convert";
L_0x7f91e674f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563890d41c50_0 .net/2u *"_ivl_0", 0 0, L_0x7f91e674f060;  1 drivers
L_0x7f91e674f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563890d41d30_0 .net/2u *"_ivl_4", 0 0, L_0x7f91e674f0a8;  1 drivers
v0x563890d41e10_0 .net "anaBias1", 0 0, L_0x563890d4b540;  alias, 1 drivers
v0x563890d41eb0_0 .net "anaRamp", 0 0, L_0x563890d4b470;  alias, 1 drivers
v0x563890d41f50_0 .net "clk", 0 0, v0x563890d4a950_0;  alias, 1 drivers
v0x563890d41ff0_0 .net "convert", 0 0, v0x563890d49750_0;  alias, 1 drivers
v0x563890d420b0_0 .net "expose", 0 0, v0x563890d499a0_0;  alias, 1 drivers
L_0x563890d4b470 .functor MUXZ 1, L_0x7f91e674f060, v0x563890d4a950_0, v0x563890d49750_0, C4<>;
L_0x563890d4b540 .functor MUXZ 1, L_0x7f91e674f0a8, v0x563890d4a950_0, v0x563890d499a0_0, C4<>;
S_0x563890d421f0 .scope module, "databus" "DATABUS" 4 48, 8 5 0, S_0x563890cf4010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "read1";
    .port_info 1 /INPUT 1 "read2";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 8 "pixData1";
    .port_info 4 /INPUT 8 "pixData2";
    .port_info 5 /OUTPUT 16 "pixelDataOut";
v0x563890d47650_0 .net "binData1", 7 0, L_0x563890d4c4e0;  1 drivers
v0x563890d47710_0 .net "binData2", 7 0, L_0x563890d4d6d0;  1 drivers
v0x563890d477b0_0 .net8 "pixData1", 7 0, RS_0x7f91e6798018;  alias, 3 drivers
v0x563890d47850_0 .net8 "pixData2", 7 0, RS_0x7f91e6798408;  alias, 3 drivers
v0x563890d47980_0 .var "pixelDataOut", 15 0;
v0x563890d47a60_0 .net "read1", 0 0, v0x563890d49a90_0;  alias, 1 drivers
v0x563890d47b00_0 .net "read2", 0 0, v0x563890d49b30_0;  alias, 1 drivers
v0x563890d47ba0_0 .net "reset", 0 0, v0x563890d4aa80_0;  alias, 1 drivers
E_0x563890d42470/0 .event edge, v0x563890d47ba0_0, v0x563890d1a830_0, v0x563890d3f7e0_0, v0x563890d44be0_0;
E_0x563890d42470/1 .event edge, v0x563890d47430_0;
E_0x563890d42470 .event/or E_0x563890d42470/0, E_0x563890d42470/1;
S_0x563890d424e0 .scope module, "g2b1" "GRAY2BIN" 8 18, 9 3 0, S_0x563890d421f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "gray";
    .port_info 1 /OUTPUT 8 "bin";
P_0x563890d426e0 .param/l "DATA_WIDTH" 0 9 4, +C4<00000000000000000000000000001000>;
v0x563890d44be0_0 .net "bin", 7 0, L_0x563890d4c4e0;  alias, 1 drivers
v0x563890d44ce0_0 .net8 "gray", 7 0, RS_0x7f91e6798018;  alias, 3 drivers
L_0x563890d4b7e0 .part RS_0x7f91e6798018, 1, 7;
L_0x563890d4b9d0 .part RS_0x7f91e6798018, 2, 6;
L_0x563890d4bb90 .part RS_0x7f91e6798018, 3, 5;
L_0x563890d4bd50 .part RS_0x7f91e6798018, 4, 4;
L_0x563890d4bf40 .part RS_0x7f91e6798018, 5, 3;
L_0x563890d4c100 .part RS_0x7f91e6798018, 6, 2;
LS_0x563890d4c4e0_0_0 .concat8 [ 1 1 1 1], L_0x563890d4b740, L_0x563890d4b8b0, L_0x563890d4ba70, L_0x563890d4bc30;
LS_0x563890d4c4e0_0_4 .concat8 [ 1 1 1 1], L_0x563890d4be20, L_0x563890d4bfe0, L_0x563890d4c3f0, L_0x563890d4c940;
L_0x563890d4c4e0 .concat8 [ 4 4 0 0], LS_0x563890d4c4e0_0_0, LS_0x563890d4c4e0_0_4;
L_0x563890d4c850 .part RS_0x7f91e6798018, 7, 1;
S_0x563890d42870 .scope generate, "genblk1[0]" "genblk1[0]" 9 14, 9 14 0, S_0x563890d424e0;
 .timescale -9 -12;
P_0x563890d42a90 .param/l "i" 0 9 14, +C4<00>;
v0x563890d42b70_0 .net *"_ivl_1", 0 0, L_0x563890d4b740;  1 drivers
L_0x563890d4b740 .reduce/xor RS_0x7f91e6798018;
S_0x563890d42c30 .scope generate, "genblk1[1]" "genblk1[1]" 9 14, 9 14 0, S_0x563890d424e0;
 .timescale -9 -12;
P_0x563890d42e50 .param/l "i" 0 9 14, +C4<01>;
v0x563890d42f10_0 .net *"_ivl_0", 6 0, L_0x563890d4b7e0;  1 drivers
v0x563890d42ff0_0 .net *"_ivl_2", 0 0, L_0x563890d4b8b0;  1 drivers
L_0x563890d4b8b0 .reduce/xor L_0x563890d4b7e0;
S_0x563890d430b0 .scope generate, "genblk1[2]" "genblk1[2]" 9 14, 9 14 0, S_0x563890d424e0;
 .timescale -9 -12;
P_0x563890d432b0 .param/l "i" 0 9 14, +C4<010>;
v0x563890d43370_0 .net *"_ivl_0", 5 0, L_0x563890d4b9d0;  1 drivers
v0x563890d43450_0 .net *"_ivl_2", 0 0, L_0x563890d4ba70;  1 drivers
L_0x563890d4ba70 .reduce/xor L_0x563890d4b9d0;
S_0x563890d43510 .scope generate, "genblk1[3]" "genblk1[3]" 9 14, 9 14 0, S_0x563890d424e0;
 .timescale -9 -12;
P_0x563890d43710 .param/l "i" 0 9 14, +C4<011>;
v0x563890d437f0_0 .net *"_ivl_0", 4 0, L_0x563890d4bb90;  1 drivers
v0x563890d438d0_0 .net *"_ivl_2", 0 0, L_0x563890d4bc30;  1 drivers
L_0x563890d4bc30 .reduce/xor L_0x563890d4bb90;
S_0x563890d43990 .scope generate, "genblk1[4]" "genblk1[4]" 9 14, 9 14 0, S_0x563890d424e0;
 .timescale -9 -12;
P_0x563890d43be0 .param/l "i" 0 9 14, +C4<0100>;
v0x563890d43cc0_0 .net *"_ivl_0", 3 0, L_0x563890d4bd50;  1 drivers
v0x563890d43da0_0 .net *"_ivl_2", 0 0, L_0x563890d4be20;  1 drivers
L_0x563890d4be20 .reduce/xor L_0x563890d4bd50;
S_0x563890d43e60 .scope generate, "genblk1[5]" "genblk1[5]" 9 14, 9 14 0, S_0x563890d424e0;
 .timescale -9 -12;
P_0x563890d44060 .param/l "i" 0 9 14, +C4<0101>;
v0x563890d44140_0 .net *"_ivl_0", 2 0, L_0x563890d4bf40;  1 drivers
v0x563890d44220_0 .net *"_ivl_2", 0 0, L_0x563890d4bfe0;  1 drivers
L_0x563890d4bfe0 .reduce/xor L_0x563890d4bf40;
S_0x563890d442e0 .scope generate, "genblk1[6]" "genblk1[6]" 9 14, 9 14 0, S_0x563890d424e0;
 .timescale -9 -12;
P_0x563890d444e0 .param/l "i" 0 9 14, +C4<0110>;
v0x563890d445c0_0 .net *"_ivl_0", 1 0, L_0x563890d4c100;  1 drivers
v0x563890d446a0_0 .net *"_ivl_2", 0 0, L_0x563890d4c3f0;  1 drivers
L_0x563890d4c3f0 .reduce/xor L_0x563890d4c100;
S_0x563890d44760 .scope generate, "genblk1[7]" "genblk1[7]" 9 14, 9 14 0, S_0x563890d424e0;
 .timescale -9 -12;
P_0x563890d44960 .param/l "i" 0 9 14, +C4<0111>;
v0x563890d44a40_0 .net *"_ivl_0", 0 0, L_0x563890d4c850;  1 drivers
v0x563890d44b20_0 .net *"_ivl_2", 0 0, L_0x563890d4c940;  1 drivers
L_0x563890d4c940 .reduce/xor L_0x563890d4c850;
S_0x563890d44e00 .scope module, "g2b2" "GRAY2BIN" 8 19, 9 3 0, S_0x563890d421f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "gray";
    .port_info 1 /OUTPUT 8 "bin";
P_0x563890d44fe0 .param/l "DATA_WIDTH" 0 9 4, +C4<00000000000000000000000000001000>;
v0x563890d47430_0 .net "bin", 7 0, L_0x563890d4d6d0;  alias, 1 drivers
v0x563890d47530_0 .net8 "gray", 7 0, RS_0x7f91e6798408;  alias, 3 drivers
L_0x563890d4cb20 .part RS_0x7f91e6798408, 1, 7;
L_0x563890d4ccb0 .part RS_0x7f91e6798408, 2, 6;
L_0x563890d4ce40 .part RS_0x7f91e6798408, 3, 5;
L_0x563890d4cfd0 .part RS_0x7f91e6798408, 4, 4;
L_0x563890d4d160 .part RS_0x7f91e6798408, 5, 3;
L_0x563890d4d2f0 .part RS_0x7f91e6798408, 6, 2;
LS_0x563890d4d6d0_0_0 .concat8 [ 1 1 1 1], L_0x563890d4ca80, L_0x563890d4cbc0, L_0x563890d4cd50, L_0x563890d4cee0;
LS_0x563890d4d6d0_0_4 .concat8 [ 1 1 1 1], L_0x563890d4d070, L_0x563890d4d200, L_0x563890d4d5e0, L_0x563890d4db30;
L_0x563890d4d6d0 .concat8 [ 4 4 0 0], LS_0x563890d4d6d0_0_0, LS_0x563890d4d6d0_0_4;
L_0x563890d4da40 .part RS_0x7f91e6798408, 7, 1;
S_0x563890d450c0 .scope generate, "genblk1[0]" "genblk1[0]" 9 14, 9 14 0, S_0x563890d44e00;
 .timescale -9 -12;
P_0x563890d452e0 .param/l "i" 0 9 14, +C4<00>;
v0x563890d453c0_0 .net *"_ivl_1", 0 0, L_0x563890d4ca80;  1 drivers
L_0x563890d4ca80 .reduce/xor RS_0x7f91e6798408;
S_0x563890d45480 .scope generate, "genblk1[1]" "genblk1[1]" 9 14, 9 14 0, S_0x563890d44e00;
 .timescale -9 -12;
P_0x563890d456a0 .param/l "i" 0 9 14, +C4<01>;
v0x563890d45760_0 .net *"_ivl_0", 6 0, L_0x563890d4cb20;  1 drivers
v0x563890d45840_0 .net *"_ivl_2", 0 0, L_0x563890d4cbc0;  1 drivers
L_0x563890d4cbc0 .reduce/xor L_0x563890d4cb20;
S_0x563890d45900 .scope generate, "genblk1[2]" "genblk1[2]" 9 14, 9 14 0, S_0x563890d44e00;
 .timescale -9 -12;
P_0x563890d45b00 .param/l "i" 0 9 14, +C4<010>;
v0x563890d45bc0_0 .net *"_ivl_0", 5 0, L_0x563890d4ccb0;  1 drivers
v0x563890d45ca0_0 .net *"_ivl_2", 0 0, L_0x563890d4cd50;  1 drivers
L_0x563890d4cd50 .reduce/xor L_0x563890d4ccb0;
S_0x563890d45d60 .scope generate, "genblk1[3]" "genblk1[3]" 9 14, 9 14 0, S_0x563890d44e00;
 .timescale -9 -12;
P_0x563890d45f60 .param/l "i" 0 9 14, +C4<011>;
v0x563890d46040_0 .net *"_ivl_0", 4 0, L_0x563890d4ce40;  1 drivers
v0x563890d46120_0 .net *"_ivl_2", 0 0, L_0x563890d4cee0;  1 drivers
L_0x563890d4cee0 .reduce/xor L_0x563890d4ce40;
S_0x563890d461e0 .scope generate, "genblk1[4]" "genblk1[4]" 9 14, 9 14 0, S_0x563890d44e00;
 .timescale -9 -12;
P_0x563890d46430 .param/l "i" 0 9 14, +C4<0100>;
v0x563890d46510_0 .net *"_ivl_0", 3 0, L_0x563890d4cfd0;  1 drivers
v0x563890d465f0_0 .net *"_ivl_2", 0 0, L_0x563890d4d070;  1 drivers
L_0x563890d4d070 .reduce/xor L_0x563890d4cfd0;
S_0x563890d466b0 .scope generate, "genblk1[5]" "genblk1[5]" 9 14, 9 14 0, S_0x563890d44e00;
 .timescale -9 -12;
P_0x563890d468b0 .param/l "i" 0 9 14, +C4<0101>;
v0x563890d46990_0 .net *"_ivl_0", 2 0, L_0x563890d4d160;  1 drivers
v0x563890d46a70_0 .net *"_ivl_2", 0 0, L_0x563890d4d200;  1 drivers
L_0x563890d4d200 .reduce/xor L_0x563890d4d160;
S_0x563890d46b30 .scope generate, "genblk1[6]" "genblk1[6]" 9 14, 9 14 0, S_0x563890d44e00;
 .timescale -9 -12;
P_0x563890d46d30 .param/l "i" 0 9 14, +C4<0110>;
v0x563890d46e10_0 .net *"_ivl_0", 1 0, L_0x563890d4d2f0;  1 drivers
v0x563890d46ef0_0 .net *"_ivl_2", 0 0, L_0x563890d4d5e0;  1 drivers
L_0x563890d4d5e0 .reduce/xor L_0x563890d4d2f0;
S_0x563890d46fb0 .scope generate, "genblk1[7]" "genblk1[7]" 9 14, 9 14 0, S_0x563890d44e00;
 .timescale -9 -12;
P_0x563890d471b0 .param/l "i" 0 9 14, +C4<0111>;
v0x563890d47290_0 .net *"_ivl_0", 0 0, L_0x563890d4da40;  1 drivers
v0x563890d47370_0 .net *"_ivl_2", 0 0, L_0x563890d4db30;  1 drivers
L_0x563890d4db30 .reduce/xor L_0x563890d4da40;
S_0x563890d47d60 .scope module, "graycounter" "GRAYCOUNTER" 4 36, 10 3 0, S_0x563890cf4010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read1";
    .port_info 3 /INPUT 1 "read2";
    .port_info 4 /INPUT 1 "convert";
    .port_info 5 /INOUT 8 "pixData1";
    .port_info 6 /INOUT 8 "pixData2";
L_0x563890d17660 .functor OR 1, v0x563890d49a90_0, v0x563890d49b30_0, C4<0>, C4<0>;
o0x7f91e67997e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x563890d48020_0 name=_ivl_2
o0x7f91e6799818 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x563890d48120_0 name=_ivl_6
v0x563890d48200_0 .net "clk", 0 0, v0x563890d4a950_0;  alias, 1 drivers
v0x563890d482d0_0 .net "convert", 0 0, v0x563890d49750_0;  alias, 1 drivers
v0x563890d483a0_0 .var "data", 7 0;
v0x563890d48490_0 .net8 "pixData1", 7 0, RS_0x7f91e6798018;  alias, 3 drivers
v0x563890d48530_0 .net8 "pixData2", 7 0, RS_0x7f91e6798408;  alias, 3 drivers
v0x563890d485f0_0 .var "q", 7 0;
v0x563890d486d0_0 .net "read", 0 0, L_0x563890d17660;  1 drivers
v0x563890d48820_0 .net "read1", 0 0, v0x563890d49a90_0;  alias, 1 drivers
v0x563890d48950_0 .net "read2", 0 0, v0x563890d49b30_0;  alias, 1 drivers
v0x563890d48a80_0 .net "reset", 0 0, v0x563890d4aa80_0;  alias, 1 drivers
E_0x563890d47fa0 .event posedge, v0x563890d47ba0_0, v0x563890d41f50_0;
L_0x563890d4ac70 .functor MUXZ 8, v0x563890d483a0_0, o0x7f91e67997e8, L_0x563890d17660, C4<>;
L_0x563890d4ad80 .functor MUXZ 8, v0x563890d483a0_0, o0x7f91e6799818, L_0x563890d17660, C4<>;
S_0x563890d48c20 .scope module, "stateMachine1" "PIXEL_STATE" 4 40, 11 3 0, S_0x563890cf4010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "erase";
    .port_info 4 /OUTPUT 1 "expose";
    .port_info 5 /OUTPUT 1 "read1";
    .port_info 6 /OUTPUT 1 "read2";
    .port_info 7 /OUTPUT 1 "convert";
P_0x563890d48db0 .param/l "CONVERT" 0 11 18, +C4<00000000000000000000000000000010>;
P_0x563890d48df0 .param/l "ERASE" 0 11 18, +C4<00000000000000000000000000000000>;
P_0x563890d48e30 .param/l "EXPOSE" 0 11 18, +C4<00000000000000000000000000000001>;
P_0x563890d48e70 .param/l "IDLE" 0 11 18, +C4<00000000000000000000000000000101>;
P_0x563890d48eb0 .param/l "READ1" 0 11 18, +C4<00000000000000000000000000000011>;
P_0x563890d48ef0 .param/l "READ2" 0 11 18, +C4<00000000000000000000000000000100>;
P_0x563890d48f30 .param/l "c_convert" 0 11 26, +C4<00000000000000000000000011111111>;
P_0x563890d48f70 .param/l "c_erase" 0 11 24, +C4<00000000000000000000000000000101>;
P_0x563890d48fb0 .param/l "c_expose" 0 11 25, +C4<00000000000000000000000011111111>;
P_0x563890d48ff0 .param/l "c_read" 0 11 27, +C4<00000000000000000000000000000101>;
v0x563890d49640_0 .net "clk", 0 0, v0x563890d4a950_0;  alias, 1 drivers
v0x563890d49750_0 .var "convert", 0 0;
v0x563890d49860_0 .var/i "counter", 31 0;
v0x563890d49900_0 .var "erase", 0 0;
v0x563890d499a0_0 .var "expose", 0 0;
v0x563890d49a90_0 .var "read1", 0 0;
v0x563890d49b30_0 .var "read2", 0 0;
v0x563890d49bd0_0 .net "reset", 0 0, v0x563890d4aa80_0;  alias, 1 drivers
v0x563890d49cc0_0 .net "start", 0 0, v0x563890d4abd0_0;  alias, 1 drivers
v0x563890d49d80_0 .var "state", 2 0;
E_0x563890ce5210 .event posedge, v0x563890d49cc0_0, v0x563890d47ba0_0, v0x563890d41f50_0;
E_0x563890d495e0 .event negedge, v0x563890d41f50_0;
    .scope S_0x563890d47d60;
T_0 ;
    %wait E_0x563890d47fa0;
    %load/vec4 v0x563890d48a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563890d485f0_0, 0;
T_0.0 ;
    %load/vec4 v0x563890d482d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x563890d485f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x563890d485f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563890d485f0_0, 0;
T_0.3 ;
    %load/vec4 v0x563890d485f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x563890d485f0_0;
    %parti/s 7, 1, 2;
    %load/vec4 v0x563890d485f0_0;
    %parti/s 7, 0, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x563890d483a0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x563890d48c20;
T_1 ;
    %wait E_0x563890d495e0;
    %load/vec4 v0x563890d49d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563890d49900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d499a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49750_0, 0;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563890d499a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49750_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d499a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563890d49750_0, 0, 1;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563890d49a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d499a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49750_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563890d49b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d499a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49750_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d499a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563890d49750_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563890d48c20;
T_2 ;
    %wait E_0x563890ce5210;
    %load/vec4 v0x563890d49bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x563890d49d80_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563890d49860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563890d49750_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x563890d49d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0x563890d49860_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x563890d49d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563890d49860_0, 0, 32;
T_2.9 ;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0x563890d49860_0;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x563890d49d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563890d49860_0, 0, 32;
T_2.11 ;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x563890d49860_0;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x563890d49d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563890d49860_0, 0, 32;
T_2.13 ;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x563890d49860_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x563890d49d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563890d49860_0, 0, 32;
T_2.15 ;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x563890d49860_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.17, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x563890d49d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563890d49860_0, 0, 32;
T_2.17 ;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x563890d49cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563890d49d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563890d49860_0, 0, 32;
T_2.19 ;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %load/vec4 v0x563890d49d80_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563890d49860_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x563890d49860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563890d49860_0, 0, 32;
T_2.22 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x563890cef790;
T_3 ;
    %pushi/real 1288490188, 4066; load=1.20000
    %pushi/real 3355443, 4044; load=1.20000
    %add/wr;
    %store/real v0x563890d3e0f0_0;
    %load/real v0x563890d3e0f0_0;
    %pushi/vec4 255, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x563890d3de90_0;
    %end;
    .thread T_3, $init;
    .scope S_0x563890cef790;
T_4 ;
    %wait E_0x563890d23a30;
    %load/real v0x563890d3e0f0_0;
    %store/real v0x563890d3e030_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563890d3df50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563890d3ddd0_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x563890d3dd10_0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x563890cef790;
T_5 ;
    %wait E_0x563890d23120;
    %load/vec4 v0x563890d06f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/real v0x563890d3e030_0;
    %pushi/real 1717986918, 4064; load=0.400000
    %pushi/real 1677722, 4042; load=0.400000
    %add/wr;
    %load/real v0x563890d3de90_0;
    %mul/wr;
    %sub/wr;
    %store/real v0x563890d3e030_0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x563890cef790;
T_6 ;
    %wait E_0x563890cc10d0;
    %load/real v0x563890d3dd10_0;
    %load/real v0x563890d3de90_0;
    %add/wr;
    %store/real v0x563890d3dd10_0;
    %load/real v0x563890d3e030_0;
    %load/real v0x563890d3dd10_0;
    %cmp/wr;
    %jmp/0xz  T_6.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563890d3ddd0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x563890cef790;
T_7 ;
Ewait_0 .event/or E_0x563890ce4fc0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x563890d3ddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x563890d0ec60_0;
    %store/vec4 v0x563890d3df50_0, 0, 8;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x563890d3e290;
T_8 ;
    %pushi/real 1288490188, 4066; load=1.20000
    %pushi/real 3355443, 4044; load=1.20000
    %add/wr;
    %store/real v0x563890d3eee0_0;
    %load/real v0x563890d3eee0_0;
    %pushi/vec4 255, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x563890d3ed00_0;
    %end;
    .thread T_8, $init;
    .scope S_0x563890d3e290;
T_9 ;
    %wait E_0x563890d23a30;
    %load/real v0x563890d3eee0_0;
    %store/real v0x563890d3ee40_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563890d3eda0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563890d3ec60_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x563890d3ebc0_0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x563890d3e290;
T_10 ;
    %wait E_0x563890d23120;
    %load/vec4 v0x563890d3e7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/real v0x563890d3ee40_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %load/real v0x563890d3ed00_0;
    %mul/wr;
    %sub/wr;
    %store/real v0x563890d3ee40_0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x563890d3e290;
T_11 ;
    %wait E_0x563890cc10d0;
    %load/real v0x563890d3ebc0_0;
    %load/real v0x563890d3ed00_0;
    %add/wr;
    %store/real v0x563890d3ebc0_0;
    %load/real v0x563890d3ee40_0;
    %load/real v0x563890d3ebc0_0;
    %cmp/wr;
    %jmp/0xz  T_11.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563890d3ec60_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x563890d3e290;
T_12 ;
Ewait_1 .event/or E_0x563890d3e590, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x563890d3ec60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x563890d3e5f0_0;
    %store/vec4 v0x563890d3eda0_0, 0, 8;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x563890d3f0c0;
T_13 ;
    %pushi/real 1288490188, 4066; load=1.20000
    %pushi/real 3355443, 4044; load=1.20000
    %add/wr;
    %store/real v0x563890d3ff50_0;
    %load/real v0x563890d3ff50_0;
    %pushi/vec4 255, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x563890d3fcf0_0;
    %end;
    .thread T_13, $init;
    .scope S_0x563890d3f0c0;
T_14 ;
    %wait E_0x563890d23a30;
    %load/real v0x563890d3ff50_0;
    %store/real v0x563890d3fe90_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563890d3fdb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563890d3fc30_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x563890d3fb70_0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x563890d3f0c0;
T_15 ;
    %wait E_0x563890d23120;
    %load/vec4 v0x563890d3f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/real v0x563890d3fe90_0;
    %pushi/real 1288490188, 4065; load=0.600000
    %pushi/real 3355443, 4043; load=0.600000
    %add/wr;
    %load/real v0x563890d3fcf0_0;
    %mul/wr;
    %sub/wr;
    %store/real v0x563890d3fe90_0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x563890d3f0c0;
T_16 ;
    %wait E_0x563890cc10d0;
    %load/real v0x563890d3fb70_0;
    %load/real v0x563890d3fcf0_0;
    %add/wr;
    %store/real v0x563890d3fb70_0;
    %load/real v0x563890d3fe90_0;
    %load/real v0x563890d3fb70_0;
    %cmp/wr;
    %jmp/0xz  T_16.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563890d3fc30_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x563890d3f0c0;
T_17 ;
Ewait_2 .event/or E_0x563890d3f3a0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x563890d3fc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x563890d3f400_0;
    %store/vec4 v0x563890d3fdb0_0, 0, 8;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x563890d40130;
T_18 ;
    %pushi/real 1288490188, 4066; load=1.20000
    %pushi/real 3355443, 4044; load=1.20000
    %add/wr;
    %store/real v0x563890d40de0_0;
    %load/real v0x563890d40de0_0;
    %pushi/vec4 255, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x563890d40b80_0;
    %end;
    .thread T_18, $init;
    .scope S_0x563890d40130;
T_19 ;
    %wait E_0x563890d23a30;
    %load/real v0x563890d40de0_0;
    %store/real v0x563890d40d20_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563890d40c40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563890d40ac0_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x563890d40a20_0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x563890d40130;
T_20 ;
    %wait E_0x563890d23120;
    %load/vec4 v0x563890d40610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/real v0x563890d40d20_0;
    %pushi/real 1503238553, 4065; load=0.700000
    %pushi/real 2516582, 4043; load=0.700000
    %add/wr;
    %load/real v0x563890d40b80_0;
    %mul/wr;
    %sub/wr;
    %store/real v0x563890d40d20_0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x563890d40130;
T_21 ;
    %wait E_0x563890cc10d0;
    %load/real v0x563890d40a20_0;
    %load/real v0x563890d40b80_0;
    %add/wr;
    %store/real v0x563890d40a20_0;
    %load/real v0x563890d40d20_0;
    %load/real v0x563890d40a20_0;
    %cmp/wr;
    %jmp/0xz  T_21.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563890d40ac0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x563890d40130;
T_22 ;
Ewait_3 .event/or E_0x563890d40410, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x563890d40ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x563890d40490_0;
    %store/vec4 v0x563890d40c40_0, 0, 8;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x563890d421f0;
T_23 ;
Ewait_4 .event/or E_0x563890d42470, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x563890d47ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563890d47980_0, 0, 16;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x563890d47a60_0;
    %flag_set/vec4 8;
    %load/vec4 v0x563890d47b00_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_23.2, 9;
    %load/vec4 v0x563890d47650_0;
    %load/vec4 v0x563890d47710_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563890d47980_0, 0, 16;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563890d47980_0, 0, 16;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x563890cf6040;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563890d4a950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563890d4aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563890d4abd0_0, 0, 1;
    %end;
    .thread T_24, $init;
    .scope S_0x563890cf6040;
T_25 ;
    %delay 50000, 0;
    %load/vec4 v0x563890d4a950_0;
    %inv;
    %store/vec4 v0x563890d4a950_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x563890cf6040;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563890d4aa80_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563890d4aa80_0, 0, 1;
    %vpi_call/w 3 19 "$dumpfile", "pixelTop_tb.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x563890cf6040 {0 0 0};
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563890d4abd0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563890d4abd0_0, 0, 1;
    %delay 57000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563890d4aa80_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563890d4aa80_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563890d4abd0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563890d4abd0_0, 0, 1;
    %delay 25000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563890d4aa80_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563890d4aa80_0, 0, 1;
    %delay 120000000, 0;
    %vpi_call/w 3 42 "$stop" {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "pixelTop_tb.v";
    "pixelTop.v";
    "./pixelArray.v";
    "./pixelSensor.v";
    "./dac.v";
    "./databus.v";
    "./gray2bin.v";
    "./graycounter.v";
    "./pixelState.v";
