Contents of DAY 1 DONE

Introduction to QFN - 48 package, chip, pads, core, die and IPs

Introduction to RISC V

From Software Applications to Hardware

SoC Design and OpenLANE

Introduction to Components of Opensource Digital ASIC Design

Simplified RTL to GDS flow

Introduction to OpenLANE and Strive Chipsets

Introduction to OpenLANE detailed ASIC Design Flow

Get Familiar to Opensource EDA tools

OpenLANE Directory Structure in Detail

Design Preparation Step

Review Files After Design Prep and Run Synthesis

Steps to Characterise Synthesis Results

https://github.com/Vigneshr2106/ADVANCED-PHYSICAL-DESIGN-USING-OPENLANE-BY-VIGNESH/issues/1#issue-2216571305
