//Monica
//13 November 2007

csl_interface ifc1{
  csl_port ds_v(output),exp_v(output);
  ifc1(){}
};
csl_interface ifc2{
  csl_port stim_d(input),clk(input);
  ifc2(){ 
    clk.set_attr(clock);
}
};
csl_interface ifc3{
  csl_port exp_d(output),ds_d(output);
  ifc3(){}
};

csl_interface ifc4{
  csl_port stim_v(input);
  ifc4(){}
};

csl_unit dut{
  ifc1 ifc11;
  ifc2 ifc21;
  ifc3 ifc31;
  ifc4 ifc41;
  dut(){
    
}
};

csl_unit a {
  csl_port p1(input);
  csl_port p2(input);
  csl_port p3(output);
  csl_port p4(output);
  csl_port p5(input);
  csl_port p6(output);
  csl_port p7(output);
  dut dut1(.ifc21.stim_d(p1),.ifc41.stim_v(p2),.ifc11.ds_v(p3),.ifc11.exp_v(p4),.ifc21.clk(p5),.ifc31.exp_d(p6),.ifc31.ds_d(p7));
  a (){}
};

csl_vector stim{

  stim(){
    set_unit_name(dut);
    set_direction(input);
    exclusion_list(ifc41);
    
  }
};

csl_vector exp{
  exp(){
  set_unit_name(dut);
  set_direction(output);
  exclusion_list(ifc11);

  }
};
csl_testbench tb{
  dut dut;
  csl_signal clk(reg);
  
tb(){
  clk.set_attr(clock);
  add_logic(clock,clk,10, ns);
 }
};  
