FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 94;
0"NC";
%"XC7Z015_1CLG485C"
"5","(-6150,4650)","0","kvm_matrix_lib","I1";
;
VALUE"XC7Z015_1CLG485C"
CDS_LIB"kvm_matrix_lib"
PIN_TEXT"MGTPTXN3_112"
CDS_LMAN_SYM_OUTLINE"-125,525,650,-125";
"Y4"0;
"AB3"0;
"Y6"0;
"AB7"0;
"Y8"0;
"AB9"0;
"U5"0;
"V5"0;
"U7"0;
"W4"0;
"AA3"0;
"W6"0;
"AA7"0;
"W8"0;
"AA9"0;
"V9"0;
"U9"0;
"AB5"0;
"AA5"0;
"Y2"0;
"W2"0;
END.
