$version Generated by VerilatedVcd $end
$date Tue Jan  3 21:19:07 2023
 $end
$timescale   1ns $end

 $scope module top $end
  $var wire  4 C alua_i [3:0] $end
  $var wire  4 K alub_i [3:0] $end
  $var wire  1 S aluc_in $end
  $var wire  2 [ aluop_i [1:0] $end
  $var wire  4 c aluresult [3:0] $end
  $var wire  1 k c_out4 $end
  $scope module alu4 $end
   $var wire  4 C alua_i [3:0] $end
   $var wire  4 K alub_i [3:0] $end
   $var wire  1 S aluc_in $end
   $var wire  2 [ aluop_i [1:0] $end
   $var wire  4 c aluresult [3:0] $end
   $var wire  3 # c_connet [2:0] $end
   $var wire  1 k c_out4 $end
   $scope module alu01 $end
    $var wire  1 s a_i $end
    $var wire  1 { b_i $end
    $var wire  1 S c_in $end
    $var wire  1 -! c_out $end
    $var wire  2 [ op_i [1:0] $end
    $var wire  1 %! result $end
    $var wire  1 %! result_reg $end
   $upscope $end
   $scope module alu02 $end
    $var wire  1 5! a_i $end
    $var wire  1 =! b_i $end
    $var wire  1 + c_in $end
    $var wire  1 M! c_out $end
    $var wire  2 [ op_i [1:0] $end
    $var wire  1 E! result $end
    $var wire  1 E! result_reg $end
   $upscope $end
   $scope module alu03 $end
    $var wire  1 U! a_i $end
    $var wire  1 ]! b_i $end
    $var wire  1 3 c_in $end
    $var wire  1 m! c_out $end
    $var wire  2 [ op_i [1:0] $end
    $var wire  1 e! result $end
    $var wire  1 e! result_reg $end
   $upscope $end
   $scope module alu04 $end
    $var wire  1 u! a_i $end
    $var wire  1 }! b_i $end
    $var wire  1 ; c_in $end
    $var wire  1 k c_out $end
    $var wire  2 [ op_i [1:0] $end
    $var wire  1 '" result $end
    $var wire  1 '" result_reg $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b110 #
0+
13
1;
b0111 C
b0110 K
0S
b10 [
b1101 c
0k
1s
0{
1%!
0-!
15!
1=!
0E!
1M!
1U!
1]!
1e!
1m!
0u!
0}!
1'"
#1
b011 #
1+
0;
b1001 C
b0011 K
b1100 c
1{
0%!
1-!
05!
0U!
0]!
0m!
1u!
#2
b111 #
1;
b0001 C
b1111 K
b0000 c
1k
1]!
0e!
1m!
0u!
1}!
0'"
#3
b000 #
0+
03
0;
b1010 C
b1100 K
b0110 c
0s
0{
0-!
15!
0=!
1E!
0M!
1e!
0m!
1u!
#4
b001 #
1+
b1001 C
b1101 K
1s
1{
1-!
05!
#5
b010 #
0+
13
b1010 C
b1011 K
b0101 c
0s
1%!
0-!
15!
1=!
0E!
1M!
0]!
#6
b0010 C
b1101 c
0k
0u!
1'"
#7
b110 #
1;
b0011 C
b0110 K
b1001 c
1s
0{
1]!
0e!
1m!
0}!
#8
b000 #
03
0;
b1100 C
b0010 K
b1110 c
0s
0%!
05!
1E!
0M!
1U!
0]!
1e!
0m!
1u!
#9
b0100 C
b1000 K
b1100 c
0=!
0E!
0u!
1}!
#10
b1011 C
b0011 c
1k
1s
1%!
15!
1E!
0U!
0e!
1u!
0'"
#11
b111 #
1+
13
1;
b0111 C
b1101 K
b0100 c
1{
0%!
1-!
0E!
1M!
1U!
1]!
1e!
1m!
0u!
#12
b110 #
0+
b0110 C
b1010 K
b0000 c
0s
0{
0-!
1=!
0]!
0e!
#13
b1110 C
b0011 K
b0001 c
1{
1%!
1u!
0}!
#14
b111 #
1+
b0011 C
b1111 K
b0010 c
1s
0%!
1-!
1E!
0U!
1]!
0u!
1}!
#15
b000 #
0+
03
0;
b1001 C
b1010 K
b0011 c
0{
1%!
0-!
05!
0M!
0]!
0m!
1u!
#16
b110 #
13
1;
b0110 C
b0010 K
b1000 c
0k
0s
0%!
15!
0E!
1M!
1U!
1m!
0u!
0}!
1'"
#17
b111 #
1+
b1101 C
b0111 K
b0100 c
1k
1s
1{
1-!
05!
1]!
1e!
1u!
0'"
#18
b000 #
0+
03
0;
b0001 C
b1000 K
b1001 c
0k
0{
1%!
0-!
0=!
0M!
0U!
0]!
0e!
0m!
0u!
1}!
1'"
