{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 09 18:45:33 2011 " "Info: Processing started: Wed Feb 09 18:45:33 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ADC_TLC549 -c ADC_TLC549 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ADC_TLC549 -c ADC_TLC549 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 20 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ioclk~reg0 " "Info: Detected ripple clock \"ioclk~reg0\" as buffer" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 39 0 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioclk~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk1ms " "Info: Detected ripple clock \"clk1ms\" as buffer" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 25 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register tenvalue\[14\] register segdata\[1\]~reg0 10.07 MHz 99.314 ns Internal " "Info: Clock \"clk\" has Internal fmax of 10.07 MHz between source register \"tenvalue\[14\]\" and destination register \"segdata\[1\]~reg0\" (period= 99.314 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "49.944 ns + Longest register register " "Info: + Longest register to register delay is 49.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tenvalue\[14\] 1 REG LCFF_X28_Y11_N13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y11_N13; Fanout = 16; REG Node = 'tenvalue\[14\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenvalue[14] } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.596 ns) 1.347 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[2\]~3 2 COMB LCCOMB_X28_Y11_N2 2 " "Info: 2: + IC(0.751 ns) + CELL(0.596 ns) = 1.347 ns; Loc. = LCCOMB_X28_Y11_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { tenvalue[14] lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.433 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[3\]~5 3 COMB LCCOMB_X28_Y11_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.433 ns; Loc. = LCCOMB_X28_Y11_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[2]~3 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.519 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[4\]~7 4 COMB LCCOMB_X28_Y11_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.519 ns; Loc. = LCCOMB_X28_Y11_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.025 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[5\]~8 5 COMB LCCOMB_X28_Y11_N8 13 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 2.025 ns; Loc. = LCCOMB_X28_Y11_N8; Fanout = 13; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.206 ns) 2.965 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[22\]~122 6 COMB LCCOMB_X29_Y11_N18 2 " "Info: 6: + IC(0.734 ns) + CELL(0.206 ns) = 2.965 ns; Loc. = LCCOMB_X29_Y11_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[22\]~122'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[22]~122 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.596 ns) 4.247 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_5_result_int\[3\]~5 7 COMB LCCOMB_X28_Y11_N24 1 " "Info: 7: + IC(0.686 ns) + CELL(0.596 ns) = 4.247 ns; Loc. = LCCOMB_X28_Y11_N24; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[22]~122 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.333 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_5_result_int\[4\]~7 8 COMB LCCOMB_X28_Y11_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.333 ns; Loc. = LCCOMB_X28_Y11_N26; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.839 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_5_result_int\[5\]~8 9 COMB LCCOMB_X28_Y11_N28 14 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 4.839 ns; Loc. = LCCOMB_X28_Y11_N28; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.206 ns) 5.788 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[27\]~297 10 COMB LCCOMB_X29_Y11_N0 3 " "Info: 10: + IC(0.743 ns) + CELL(0.206 ns) = 5.788 ns; Loc. = LCCOMB_X29_Y11_N0; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[27\]~297'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[27]~297 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.596 ns) 7.464 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_6_result_int\[3\]~5 11 COMB LCCOMB_X28_Y13_N20 1 " "Info: 11: + IC(1.080 ns) + CELL(0.596 ns) = 7.464 ns; Loc. = LCCOMB_X28_Y13_N20; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[27]~297 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.550 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_6_result_int\[4\]~7 12 COMB LCCOMB_X28_Y13_N22 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 7.550 ns; Loc. = LCCOMB_X28_Y13_N22; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.056 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_6_result_int\[5\]~8 13 COMB LCCOMB_X28_Y13_N24 14 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 8.056 ns; Loc. = LCCOMB_X28_Y13_N24; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.206 ns) 9.349 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[32\]~298 14 COMB LCCOMB_X29_Y11_N2 3 " "Info: 14: + IC(1.087 ns) + CELL(0.206 ns) = 9.349 ns; Loc. = LCCOMB_X29_Y11_N2; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[32\]~298'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[32]~298 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.596 ns) 11.021 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_7_result_int\[3\]~5 15 COMB LCCOMB_X29_Y13_N16 1 " "Info: 15: + IC(1.076 ns) + CELL(0.596 ns) = 11.021 ns; Loc. = LCCOMB_X29_Y13_N16; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[32]~298 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.107 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_7_result_int\[4\]~7 16 COMB LCCOMB_X29_Y13_N18 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 11.107 ns; Loc. = LCCOMB_X29_Y13_N18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.613 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_7_result_int\[5\]~8 17 COMB LCCOMB_X29_Y13_N20 14 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 11.613 ns; Loc. = LCCOMB_X29_Y13_N20; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.206 ns) 12.972 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[36\]~93 18 COMB LCCOMB_X29_Y11_N20 2 " "Info: 18: + IC(1.153 ns) + CELL(0.206 ns) = 12.972 ns; Loc. = LCCOMB_X29_Y11_N20; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[36\]~93'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[36]~93 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.596 ns) 14.647 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_8_result_int\[2\]~3 19 COMB LCCOMB_X29_Y13_N24 2 " "Info: 19: + IC(1.079 ns) + CELL(0.596 ns) = 14.647 ns; Loc. = LCCOMB_X29_Y13_N24; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[36]~93 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.733 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_8_result_int\[3\]~5 20 COMB LCCOMB_X29_Y13_N26 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 14.733 ns; Loc. = LCCOMB_X29_Y13_N26; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[2]~3 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.819 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_8_result_int\[4\]~7 21 COMB LCCOMB_X29_Y13_N28 1 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 14.819 ns; Loc. = LCCOMB_X29_Y13_N28; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.325 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_8_result_int\[5\]~8 22 COMB LCCOMB_X29_Y13_N30 14 " "Info: 22: + IC(0.000 ns) + CELL(0.506 ns) = 15.325 ns; Loc. = LCCOMB_X29_Y13_N30; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.366 ns) 16.827 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[43\]~288 23 COMB LCCOMB_X29_Y11_N8 1 " "Info: 23: + IC(1.136 ns) + CELL(0.366 ns) = 16.827 ns; Loc. = LCCOMB_X29_Y11_N8; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[43\]~288'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[43]~288 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.596 ns) 18.889 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_9_result_int\[4\]~7 24 COMB LCCOMB_X26_Y13_N6 1 " "Info: 24: + IC(1.466 ns) + CELL(0.596 ns) = 18.889 ns; Loc. = LCCOMB_X26_Y13_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.062 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[43]~288 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.395 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_9_result_int\[5\]~8 25 COMB LCCOMB_X26_Y13_N8 14 " "Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 19.395 ns; Loc. = LCCOMB_X26_Y13_N8; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.202 ns) 20.704 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[45\]~74 26 COMB LCCOMB_X25_Y12_N0 2 " "Info: 26: + IC(1.107 ns) + CELL(0.202 ns) = 20.704 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[45\]~74'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[45]~74 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.621 ns) 22.026 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_10_result_int\[1\]~1 27 COMB LCCOMB_X25_Y12_N6 2 " "Info: 27: + IC(0.701 ns) + CELL(0.621 ns) = 22.026 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_10_result_int\[1\]~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[45]~74 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.112 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_10_result_int\[2\]~3 28 COMB LCCOMB_X25_Y12_N8 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 22.112 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_10_result_int\[2\]~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[1]~1 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.198 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_10_result_int\[3\]~5 29 COMB LCCOMB_X25_Y12_N10 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 22.198 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.284 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_10_result_int\[4\]~7 30 COMB LCCOMB_X25_Y12_N12 1 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 22.284 ns; Loc. = LCCOMB_X25_Y12_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 22.790 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_10_result_int\[5\]~8 31 COMB LCCOMB_X25_Y12_N14 10 " "Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 22.790 ns; Loc. = LCCOMB_X25_Y12_N14; Fanout = 10; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.206 ns) 24.537 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[51\]~306 32 COMB LCCOMB_X28_Y10_N2 2 " "Info: 32: + IC(1.541 ns) + CELL(0.206 ns) = 24.537 ns; Loc. = LCCOMB_X28_Y10_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[51\]~306'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[51]~306 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.505 ns) + CELL(0.621 ns) 26.663 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[2\]~3 33 COMB LCCOMB_X25_Y12_N18 2 " "Info: 33: + IC(1.505 ns) + CELL(0.621 ns) = 26.663 ns; Loc. = LCCOMB_X25_Y12_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[2\]~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.126 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[51]~306 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.749 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[3\]~5 34 COMB LCCOMB_X25_Y12_N20 1 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 26.749 ns; Loc. = LCCOMB_X25_Y12_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.835 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[4\]~7 35 COMB LCCOMB_X25_Y12_N22 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 26.835 ns; Loc. = LCCOMB_X25_Y12_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 27.341 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[5\]~8 36 COMB LCCOMB_X25_Y12_N24 10 " "Info: 36: + IC(0.000 ns) + CELL(0.506 ns) = 27.341 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 10; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.206 ns) 29.086 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[57\]~314 37 COMB LCCOMB_X28_Y10_N0 3 " "Info: 37: + IC(1.539 ns) + CELL(0.206 ns) = 29.086 ns; Loc. = LCCOMB_X28_Y10_N0; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[57\]~314'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[57]~314 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.621 ns) 30.748 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[3\]~5 38 COMB LCCOMB_X29_Y10_N22 1 " "Info: 38: + IC(1.041 ns) + CELL(0.621 ns) = 30.748 ns; Loc. = LCCOMB_X29_Y10_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[57]~314 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.834 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[4\]~7 39 COMB LCCOMB_X29_Y10_N24 1 " "Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 30.834 ns; Loc. = LCCOMB_X29_Y10_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 31.340 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[5\]~8 40 COMB LCCOMB_X29_Y10_N26 10 " "Info: 40: + IC(0.000 ns) + CELL(0.506 ns) = 31.340 ns; Loc. = LCCOMB_X29_Y10_N26; Fanout = 10; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.370 ns) 32.480 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[62\]~315 41 COMB LCCOMB_X28_Y10_N10 3 " "Info: 41: + IC(0.770 ns) + CELL(0.370 ns) = 32.480 ns; Loc. = LCCOMB_X28_Y10_N10; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[62\]~315'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[62]~315 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.596 ns) 34.083 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[3\]~5 42 COMB LCCOMB_X29_Y10_N12 1 " "Info: 42: + IC(1.007 ns) + CELL(0.596 ns) = 34.083 ns; Loc. = LCCOMB_X29_Y10_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[62]~315 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 34.273 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[4\]~7 43 COMB LCCOMB_X29_Y10_N14 1 " "Info: 43: + IC(0.000 ns) + CELL(0.190 ns) = 34.273 ns; Loc. = LCCOMB_X29_Y10_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 34.779 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[5\]~8 44 COMB LCCOMB_X29_Y10_N16 10 " "Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 34.779 ns; Loc. = LCCOMB_X29_Y10_N16; Fanout = 10; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.370 ns) 35.906 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[66\]~38 45 COMB LCCOMB_X28_Y10_N16 2 " "Info: 45: + IC(0.757 ns) + CELL(0.370 ns) = 35.906 ns; Loc. = LCCOMB_X28_Y10_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[66\]~38'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[66]~38 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.621 ns) 37.625 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[2\]~3 46 COMB LCCOMB_X29_Y9_N8 2 " "Info: 46: + IC(1.098 ns) + CELL(0.621 ns) = 37.625 ns; Loc. = LCCOMB_X29_Y9_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[2\]~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[66]~38 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.711 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[3\]~5 47 COMB LCCOMB_X29_Y9_N10 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 37.711 ns; Loc. = LCCOMB_X29_Y9_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.797 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[4\]~7 48 COMB LCCOMB_X29_Y9_N12 1 " "Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 37.797 ns; Loc. = LCCOMB_X29_Y9_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 38.303 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[5\]~8 49 COMB LCCOMB_X29_Y9_N14 10 " "Info: 49: + IC(0.000 ns) + CELL(0.506 ns) = 38.303 ns; Loc. = LCCOMB_X29_Y9_N14; Fanout = 10; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.370 ns) 39.833 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[72\]~317 50 COMB LCCOMB_X28_Y10_N22 3 " "Info: 50: + IC(1.160 ns) + CELL(0.370 ns) = 39.833 ns; Loc. = LCCOMB_X28_Y10_N22; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[72\]~317'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[72]~317 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.596 ns) 41.519 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_15_result_int\[3\]~5 51 COMB LCCOMB_X29_Y9_N26 1 " "Info: 51: + IC(1.090 ns) + CELL(0.596 ns) = 41.519 ns; Loc. = LCCOMB_X29_Y9_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_15_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[72]~317 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 41.605 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_15_result_int\[4\]~7 52 COMB LCCOMB_X29_Y9_N28 1 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 41.605 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_15_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 42.111 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_15_result_int\[5\]~8 53 COMB LCCOMB_X29_Y9_N30 8 " "Info: 53: + IC(0.000 ns) + CELL(0.506 ns) = 42.111 ns; Loc. = LCCOMB_X29_Y9_N30; Fanout = 8; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_15_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.370 ns) 43.622 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[75\]~19 54 COMB LCCOMB_X29_Y8_N20 3 " "Info: 54: + IC(1.141 ns) + CELL(0.370 ns) = 43.622 ns; Loc. = LCCOMB_X29_Y8_N20; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[75\]~19'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[75]~19 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.621 ns) 44.645 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[1\]~1 55 COMB LCCOMB_X29_Y8_N22 2 " "Info: 55: + IC(0.402 ns) + CELL(0.621 ns) = 44.645 ns; Loc. = LCCOMB_X29_Y8_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[1\]~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[75]~19 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 44.731 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[2\]~3 56 COMB LCCOMB_X29_Y8_N24 2 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 44.731 ns; Loc. = LCCOMB_X29_Y8_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[2\]~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[1]~1 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 45.237 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[3\]~4 57 COMB LCCOMB_X29_Y8_N26 2 " "Info: 57: + IC(0.000 ns) + CELL(0.506 ns) = 45.237 ns; Loc. = LCCOMB_X29_Y8_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[3\]~4'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[3]~4 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.370 ns) 46.281 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[83\]~293 58 COMB LCCOMB_X29_Y8_N4 8 " "Info: 58: + IC(0.674 ns) + CELL(0.370 ns) = 46.281 ns; Loc. = LCCOMB_X29_Y8_N4; Fanout = 8; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[83\]~293'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[3]~4 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[83]~293 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.577 ns) 47.957 ns Mux15~5 59 COMB LCCOMB_X26_Y8_N30 1 " "Info: 59: + IC(1.099 ns) + CELL(0.577 ns) = 47.957 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 1; COMB Node = 'Mux15~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[83]~293 Mux15~5 } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 48.528 ns Mux15~6 60 COMB LCCOMB_X26_Y8_N8 1 " "Info: 60: + IC(0.365 ns) + CELL(0.206 ns) = 48.528 ns; Loc. = LCCOMB_X26_Y8_N8; Fanout = 1; COMB Node = 'Mux15~6'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { Mux15~5 Mux15~6 } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.370 ns) 49.263 ns Mux15~7 61 COMB LCCOMB_X26_Y8_N18 1 " "Info: 61: + IC(0.365 ns) + CELL(0.370 ns) = 49.263 ns; Loc. = LCCOMB_X26_Y8_N18; Fanout = 1; COMB Node = 'Mux15~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { Mux15~6 Mux15~7 } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 49.836 ns Mux15~8 62 COMB LCCOMB_X26_Y8_N10 1 " "Info: 62: + IC(0.367 ns) + CELL(0.206 ns) = 49.836 ns; Loc. = LCCOMB_X26_Y8_N10; Fanout = 1; COMB Node = 'Mux15~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { Mux15~7 Mux15~8 } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 49.944 ns segdata\[1\]~reg0 63 REG LCFF_X26_Y8_N11 1 " "Info: 63: + IC(0.000 ns) + CELL(0.108 ns) = 49.944 ns; Loc. = LCFF_X26_Y8_N11; Fanout = 1; REG Node = 'segdata\[1\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux15~8 segdata[1]~reg0 } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 142 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.224 ns ( 42.50 % ) " "Info: Total cell delay = 21.224 ns ( 42.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "28.720 ns ( 57.50 % ) " "Info: Total interconnect delay = 28.720 ns ( 57.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "49.944 ns" { tenvalue[14] lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[2]~3 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[22]~122 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[27]~297 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[32]~298 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[36]~93 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[2]~3 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[43]~288 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[45]~74 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[1]~1 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[51]~306 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[57]~314 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[62]~315 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[66]~38 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[72]~317 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[75]~19 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[1]~1 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[3]~4 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[83]~293 Mux15~5 Mux15~6 Mux15~7 Mux15~8 segdata[1]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "49.944 ns" { tenvalue[14] {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[22]~122 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[27]~297 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[32]~298 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[36]~93 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[43]~288 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[5]~8 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[45]~74 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[1]~1 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[2]~3 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[3]~5 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[4]~7 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[5]~8 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[51]~306 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[2]~3 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[3]~5 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[4]~7 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[5]~8 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[57]~314 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[3]~5 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[4]~7 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[5]~8 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[62]~315 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[3]~5 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[4]~7 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[5]~8 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[66]~38 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[2]~3 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[3]~5 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[4]~7 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[5]~8 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[72]~317 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[3]~5 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[4]~7 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[5]~8 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[75]~19 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[1]~1 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[2]~3 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[3]~4 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[83]~293 {} Mux15~5 {} Mux15~6 {} Mux15~7 {} Mux15~8 {} segdata[1]~reg0 {} } { 0.000ns 0.751ns 0.000ns 0.000ns 0.000ns 0.734ns 0.686ns 0.000ns 0.000ns 0.743ns 1.080ns 0.000ns 0.000ns 1.087ns 1.076ns 0.000ns 0.000ns 1.153ns 1.079ns 0.000ns 0.000ns 0.000ns 1.136ns 1.466ns 0.000ns 1.107ns 0.701ns 0.000ns 0.000ns 0.000ns 0.000ns 1.541ns 1.505ns 0.000ns 0.000ns 0.000ns 1.539ns 1.041ns 0.000ns 0.000ns 0.770ns 1.007ns 0.000ns 0.000ns 0.757ns 1.098ns 0.000ns 0.000ns 0.000ns 1.160ns 1.090ns 0.000ns 0.000ns 1.141ns 0.402ns 0.000ns 0.000ns 0.674ns 1.099ns 0.365ns 0.365ns 0.367ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.366ns 0.596ns 0.506ns 0.202ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.506ns 0.370ns 0.596ns 0.190ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.506ns 0.370ns 0.577ns 0.206ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.551 ns - Smallest " "Info: - Smallest clock skew is 0.551 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.778 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.394 ns) + CELL(0.970 ns) 4.504 ns clk1ms 2 REG LCFF_X22_Y4_N5 2 " "Info: 2: + IC(2.394 ns) + CELL(0.970 ns) = 4.504 ns; Loc. = LCFF_X22_Y4_N5; Fanout = 2; REG Node = 'clk1ms'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.364 ns" { clk clk1ms } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.716 ns) + CELL(0.000 ns) 7.220 ns clk1ms~clkctrl 3 COMB CLKCTRL_G7 23 " "Info: 3: + IC(2.716 ns) + CELL(0.000 ns) = 7.220 ns; Loc. = CLKCTRL_G7; Fanout = 23; COMB Node = 'clk1ms~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { clk1ms clk1ms~clkctrl } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.666 ns) 8.778 ns segdata\[1\]~reg0 4 REG LCFF_X26_Y8_N11 1 " "Info: 4: + IC(0.892 ns) + CELL(0.666 ns) = 8.778 ns; Loc. = LCFF_X26_Y8_N11; Fanout = 1; REG Node = 'segdata\[1\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { clk1ms~clkctrl segdata[1]~reg0 } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 142 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 31.62 % ) " "Info: Total cell delay = 2.776 ns ( 31.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.002 ns ( 68.38 % ) " "Info: Total interconnect delay = 6.002 ns ( 68.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { clk clk1ms clk1ms~clkctrl segdata[1]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { clk {} clk~combout {} clk1ms {} clk1ms~clkctrl {} segdata[1]~reg0 {} } { 0.000ns 0.000ns 2.394ns 2.716ns 0.892ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.227 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.394 ns) + CELL(0.970 ns) 4.504 ns ioclk~reg0 2 REG LCFF_X22_Y4_N23 3 " "Info: 2: + IC(2.394 ns) + CELL(0.970 ns) = 4.504 ns; Loc. = LCFF_X22_Y4_N23; Fanout = 3; REG Node = 'ioclk~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.364 ns" { clk ioclk~reg0 } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.163 ns) + CELL(0.000 ns) 6.667 ns ioclk~reg0clkctrl 3 COMB CLKCTRL_G5 29 " "Info: 3: + IC(2.163 ns) + CELL(0.000 ns) = 6.667 ns; Loc. = CLKCTRL_G5; Fanout = 29; COMB Node = 'ioclk~reg0clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { ioclk~reg0 ioclk~reg0clkctrl } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 8.227 ns tenvalue\[14\] 4 REG LCFF_X28_Y11_N13 16 " "Info: 4: + IC(0.894 ns) + CELL(0.666 ns) = 8.227 ns; Loc. = LCFF_X28_Y11_N13; Fanout = 16; REG Node = 'tenvalue\[14\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { ioclk~reg0clkctrl tenvalue[14] } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 33.74 % ) " "Info: Total cell delay = 2.776 ns ( 33.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.451 ns ( 66.26 % ) " "Info: Total interconnect delay = 5.451 ns ( 66.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.227 ns" { clk ioclk~reg0 ioclk~reg0clkctrl tenvalue[14] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.227 ns" { clk {} clk~combout {} ioclk~reg0 {} ioclk~reg0clkctrl {} tenvalue[14] {} } { 0.000ns 0.000ns 2.394ns 2.163ns 0.894ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { clk clk1ms clk1ms~clkctrl segdata[1]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { clk {} clk~combout {} clk1ms {} clk1ms~clkctrl {} segdata[1]~reg0 {} } { 0.000ns 0.000ns 2.394ns 2.716ns 0.892ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.227 ns" { clk ioclk~reg0 ioclk~reg0clkctrl tenvalue[14] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.227 ns" { clk {} clk~combout {} ioclk~reg0 {} ioclk~reg0clkctrl {} tenvalue[14] {} } { 0.000ns 0.000ns 2.394ns 2.163ns 0.894ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 142 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 61 -1 0 } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 142 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "49.944 ns" { tenvalue[14] lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[2]~3 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[22]~122 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[27]~297 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[32]~298 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[36]~93 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[2]~3 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[43]~288 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[45]~74 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[1]~1 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[51]~306 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[57]~314 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[62]~315 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[66]~38 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[72]~317 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[75]~19 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[1]~1 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[3]~4 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[83]~293 Mux15~5 Mux15~6 Mux15~7 Mux15~8 segdata[1]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "49.944 ns" { tenvalue[14] {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[22]~122 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[27]~297 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[32]~298 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[36]~93 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[43]~288 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[5]~8 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[45]~74 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[1]~1 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[2]~3 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[3]~5 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[4]~7 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[5]~8 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[51]~306 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[2]~3 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[3]~5 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[4]~7 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[5]~8 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[57]~314 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[3]~5 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[4]~7 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[5]~8 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[62]~315 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[3]~5 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[4]~7 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[5]~8 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[66]~38 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[2]~3 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[3]~5 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[4]~7 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[5]~8 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[72]~317 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[3]~5 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[4]~7 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[5]~8 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[75]~19 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[1]~1 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[2]~3 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[3]~4 {} lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[83]~293 {} Mux15~5 {} Mux15~6 {} Mux15~7 {} Mux15~8 {} segdata[1]~reg0 {} } { 0.000ns 0.751ns 0.000ns 0.000ns 0.000ns 0.734ns 0.686ns 0.000ns 0.000ns 0.743ns 1.080ns 0.000ns 0.000ns 1.087ns 1.076ns 0.000ns 0.000ns 1.153ns 1.079ns 0.000ns 0.000ns 0.000ns 1.136ns 1.466ns 0.000ns 1.107ns 0.701ns 0.000ns 0.000ns 0.000ns 0.000ns 1.541ns 1.505ns 0.000ns 0.000ns 0.000ns 1.539ns 1.041ns 0.000ns 0.000ns 0.770ns 1.007ns 0.000ns 0.000ns 0.757ns 1.098ns 0.000ns 0.000ns 0.000ns 1.160ns 1.090ns 0.000ns 0.000ns 1.141ns 0.402ns 0.000ns 0.000ns 0.674ns 1.099ns 0.365ns 0.365ns 0.367ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.366ns 0.596ns 0.506ns 0.202ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.506ns 0.370ns 0.596ns 0.190ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.506ns 0.370ns 0.577ns 0.206ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { clk clk1ms clk1ms~clkctrl segdata[1]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { clk {} clk~combout {} clk1ms {} clk1ms~clkctrl {} segdata[1]~reg0 {} } { 0.000ns 0.000ns 2.394ns 2.716ns 0.892ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.227 ns" { clk ioclk~reg0 ioclk~reg0clkctrl tenvalue[14] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.227 ns" { clk {} clk~combout {} ioclk~reg0 {} ioclk~reg0clkctrl {} tenvalue[14] {} } { 0.000ns 0.000ns 2.394ns 2.163ns 0.894ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dataout\[0\] data clk -0.282 ns register " "Info: tsu for register \"dataout\[0\]\" (data pin = \"data\", clock pin = \"clk\") is -0.282 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.997 ns + Longest pin register " "Info: + Longest pin to register delay is 7.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns data 1 PIN PIN_163 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_163; Fanout = 1; PIN Node = 'data'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.543 ns) + CELL(0.460 ns) 7.997 ns dataout\[0\] 2 REG LCFF_X25_Y13_N9 3 " "Info: 2: + IC(6.543 ns) + CELL(0.460 ns) = 7.997 ns; Loc. = LCFF_X25_Y13_N9; Fanout = 3; REG Node = 'dataout\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { data dataout[0] } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 18.18 % ) " "Info: Total cell delay = 1.454 ns ( 18.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.543 ns ( 81.82 % ) " "Info: Total interconnect delay = 6.543 ns ( 81.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.997 ns" { data dataout[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.997 ns" { data {} data~combout {} dataout[0] {} } { 0.000ns 0.000ns 6.543ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 61 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.239 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.394 ns) + CELL(0.970 ns) 4.504 ns ioclk~reg0 2 REG LCFF_X22_Y4_N23 3 " "Info: 2: + IC(2.394 ns) + CELL(0.970 ns) = 4.504 ns; Loc. = LCFF_X22_Y4_N23; Fanout = 3; REG Node = 'ioclk~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.364 ns" { clk ioclk~reg0 } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.163 ns) + CELL(0.000 ns) 6.667 ns ioclk~reg0clkctrl 3 COMB CLKCTRL_G5 29 " "Info: 3: + IC(2.163 ns) + CELL(0.000 ns) = 6.667 ns; Loc. = CLKCTRL_G5; Fanout = 29; COMB Node = 'ioclk~reg0clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { ioclk~reg0 ioclk~reg0clkctrl } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 8.239 ns dataout\[0\] 4 REG LCFF_X25_Y13_N9 3 " "Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 8.239 ns; Loc. = LCFF_X25_Y13_N9; Fanout = 3; REG Node = 'dataout\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { ioclk~reg0clkctrl dataout[0] } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 33.69 % ) " "Info: Total cell delay = 2.776 ns ( 33.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.463 ns ( 66.31 % ) " "Info: Total interconnect delay = 5.463 ns ( 66.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.239 ns" { clk ioclk~reg0 ioclk~reg0clkctrl dataout[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.239 ns" { clk {} clk~combout {} ioclk~reg0 {} ioclk~reg0clkctrl {} dataout[0] {} } { 0.000ns 0.000ns 2.394ns 2.163ns 0.906ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.997 ns" { data dataout[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.997 ns" { data {} data~combout {} dataout[0] {} } { 0.000ns 0.000ns 6.543ns } { 0.000ns 0.994ns 0.460ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.239 ns" { clk ioclk~reg0 ioclk~reg0clkctrl dataout[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.239 ns" { clk {} clk~combout {} ioclk~reg0 {} ioclk~reg0clkctrl {} dataout[0] {} } { 0.000ns 0.000ns 2.394ns 2.163ns 0.906ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segdata\[1\] segdata\[1\]~reg0 14.368 ns register " "Info: tco from clock \"clk\" to destination pin \"segdata\[1\]\" through register \"segdata\[1\]~reg0\" is 14.368 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.778 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.394 ns) + CELL(0.970 ns) 4.504 ns clk1ms 2 REG LCFF_X22_Y4_N5 2 " "Info: 2: + IC(2.394 ns) + CELL(0.970 ns) = 4.504 ns; Loc. = LCFF_X22_Y4_N5; Fanout = 2; REG Node = 'clk1ms'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.364 ns" { clk clk1ms } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.716 ns) + CELL(0.000 ns) 7.220 ns clk1ms~clkctrl 3 COMB CLKCTRL_G7 23 " "Info: 3: + IC(2.716 ns) + CELL(0.000 ns) = 7.220 ns; Loc. = CLKCTRL_G7; Fanout = 23; COMB Node = 'clk1ms~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { clk1ms clk1ms~clkctrl } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.666 ns) 8.778 ns segdata\[1\]~reg0 4 REG LCFF_X26_Y8_N11 1 " "Info: 4: + IC(0.892 ns) + CELL(0.666 ns) = 8.778 ns; Loc. = LCFF_X26_Y8_N11; Fanout = 1; REG Node = 'segdata\[1\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { clk1ms~clkctrl segdata[1]~reg0 } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 142 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 31.62 % ) " "Info: Total cell delay = 2.776 ns ( 31.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.002 ns ( 68.38 % ) " "Info: Total interconnect delay = 6.002 ns ( 68.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { clk clk1ms clk1ms~clkctrl segdata[1]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { clk {} clk~combout {} clk1ms {} clk1ms~clkctrl {} segdata[1]~reg0 {} } { 0.000ns 0.000ns 2.394ns 2.716ns 0.892ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 142 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.286 ns + Longest register pin " "Info: + Longest register to pin delay is 5.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns segdata\[1\]~reg0 1 REG LCFF_X26_Y8_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N11; Fanout = 1; REG Node = 'segdata\[1\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { segdata[1]~reg0 } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 142 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(3.086 ns) 5.286 ns segdata\[1\] 2 PIN PIN_112 0 " "Info: 2: + IC(2.200 ns) + CELL(3.086 ns) = 5.286 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'segdata\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { segdata[1]~reg0 segdata[1] } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.086 ns ( 58.38 % ) " "Info: Total cell delay = 3.086 ns ( 58.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 41.62 % ) " "Info: Total interconnect delay = 2.200 ns ( 41.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { segdata[1]~reg0 segdata[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.286 ns" { segdata[1]~reg0 {} segdata[1] {} } { 0.000ns 2.200ns } { 0.000ns 3.086ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { clk clk1ms clk1ms~clkctrl segdata[1]~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { clk {} clk~combout {} clk1ms {} clk1ms~clkctrl {} segdata[1]~reg0 {} } { 0.000ns 0.000ns 2.394ns 2.716ns 0.892ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { segdata[1]~reg0 segdata[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.286 ns" { segdata[1]~reg0 {} segdata[1] {} } { 0.000ns 2.200ns } { 0.000ns 3.086ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dataout\[0\] data clk 0.548 ns register " "Info: th for register \"dataout\[0\]\" (data pin = \"data\", clock pin = \"clk\") is 0.548 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.239 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.394 ns) + CELL(0.970 ns) 4.504 ns ioclk~reg0 2 REG LCFF_X22_Y4_N23 3 " "Info: 2: + IC(2.394 ns) + CELL(0.970 ns) = 4.504 ns; Loc. = LCFF_X22_Y4_N23; Fanout = 3; REG Node = 'ioclk~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.364 ns" { clk ioclk~reg0 } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.163 ns) + CELL(0.000 ns) 6.667 ns ioclk~reg0clkctrl 3 COMB CLKCTRL_G5 29 " "Info: 3: + IC(2.163 ns) + CELL(0.000 ns) = 6.667 ns; Loc. = CLKCTRL_G5; Fanout = 29; COMB Node = 'ioclk~reg0clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { ioclk~reg0 ioclk~reg0clkctrl } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 8.239 ns dataout\[0\] 4 REG LCFF_X25_Y13_N9 3 " "Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 8.239 ns; Loc. = LCFF_X25_Y13_N9; Fanout = 3; REG Node = 'dataout\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { ioclk~reg0clkctrl dataout[0] } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 33.69 % ) " "Info: Total cell delay = 2.776 ns ( 33.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.463 ns ( 66.31 % ) " "Info: Total interconnect delay = 5.463 ns ( 66.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.239 ns" { clk ioclk~reg0 ioclk~reg0clkctrl dataout[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.239 ns" { clk {} clk~combout {} ioclk~reg0 {} ioclk~reg0clkctrl {} dataout[0] {} } { 0.000ns 0.000ns 2.394ns 2.163ns 0.906ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 61 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.997 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns data 1 PIN PIN_163 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_163; Fanout = 1; PIN Node = 'data'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.543 ns) + CELL(0.460 ns) 7.997 ns dataout\[0\] 2 REG LCFF_X25_Y13_N9 3 " "Info: 2: + IC(6.543 ns) + CELL(0.460 ns) = 7.997 ns; Loc. = LCFF_X25_Y13_N9; Fanout = 3; REG Node = 'dataout\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { data dataout[0] } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 18.18 % ) " "Info: Total cell delay = 1.454 ns ( 18.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.543 ns ( 81.82 % ) " "Info: Total interconnect delay = 6.543 ns ( 81.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.997 ns" { data dataout[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.997 ns" { data {} data~combout {} dataout[0] {} } { 0.000ns 0.000ns 6.543ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.239 ns" { clk ioclk~reg0 ioclk~reg0clkctrl dataout[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.239 ns" { clk {} clk~combout {} ioclk~reg0 {} ioclk~reg0clkctrl {} dataout[0] {} } { 0.000ns 0.000ns 2.394ns 2.163ns 0.906ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.997 ns" { data dataout[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.997 ns" { data {} data~combout {} dataout[0] {} } { 0.000ns 0.000ns 6.543ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Peak virtual memory: 141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 09 18:45:41 2011 " "Info: Processing ended: Wed Feb 09 18:45:41 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
