<profile>

<section name = "Vitis HLS Report for 'float64_div_Pipeline_VITIS_LOOP_602_1'" level="0">
<item name = "Date">Tue Jun 18 22:36:00 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">dfsin_ahls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p-fsvh2104-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.724 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_602_1">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 286, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 261, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="rem0_1_fu_148_p2">+, 0, 0, 71, 64, 64</column>
<column name="z1_fu_124_p2">+, 0, 0, 71, 64, 64</column>
<column name="zSig_4_fu_118_p2">+, 0, 0, 71, 64, 2</column>
<column name="icmp_ln150_fu_129_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_rem0">9, 2, 64, 128</column>
<column name="rem0_5_fu_44">9, 2, 64, 128</column>
<column name="rem1_4_fu_40">9, 2, 64, 128</column>
<column name="zSig_fu_36">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="icmp_ln150_reg_202">1, 0, 1, 0</column>
<column name="rem0_5_fu_44">64, 0, 64, 0</column>
<column name="rem0_reg_194">64, 0, 64, 0</column>
<column name="rem1_4_fu_40">64, 0, 64, 0</column>
<column name="zSig_fu_36">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, float64_div_Pipeline_VITIS_LOOP_602_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, float64_div_Pipeline_VITIS_LOOP_602_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, float64_div_Pipeline_VITIS_LOOP_602_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, float64_div_Pipeline_VITIS_LOOP_602_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, float64_div_Pipeline_VITIS_LOOP_602_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, float64_div_Pipeline_VITIS_LOOP_602_1, return value</column>
<column name="rem0_4">in, 64, ap_none, rem0_4, scalar</column>
<column name="rem1_3">in, 64, ap_none, rem1_3, scalar</column>
<column name="zSig_3">in, 64, ap_none, zSig_3, scalar</column>
<column name="bSig_9">in, 64, ap_none, bSig_9, scalar</column>
<column name="rem1_4_out">out, 64, ap_vld, rem1_4_out, pointer</column>
<column name="rem1_4_out_ap_vld">out, 1, ap_vld, rem1_4_out, pointer</column>
<column name="zSig_out">out, 64, ap_vld, zSig_out, pointer</column>
<column name="zSig_out_ap_vld">out, 1, ap_vld, zSig_out, pointer</column>
</table>
</item>
</section>
</profile>
