# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
# Date created = 11:12:05  June 14, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Energy_Channel_Sensing_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY Energy_Channel_Sensing
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:12:05  JUNE 14, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "17.0.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE ../source/comparator.v
set_global_assignment -name VERILOG_FILE ../source/square_adder.v
set_global_assignment -name BDF_FILE Energy_Channel_Sensing.bdf
set_location_assignment PIN_AG26 -to done_n
set_location_assignment PIN_AJ21 -to noise_i[7]
set_location_assignment PIN_AF20 -to noise_i[0]
set_location_assignment PIN_AF21 -to noise_i[1]
set_location_assignment PIN_AF19 -to noise_i[2]
set_location_assignment PIN_AG21 -to noise_i[3]
set_location_assignment PIN_AF18 -to noise_i[4]
set_location_assignment PIN_AG20 -to noise_i[5]
set_location_assignment PIN_AG18 -to noise_i[6]
set_location_assignment PIN_AF26 -to ready_n
set_location_assignment PIN_AB17 -to noise_r[0]
set_location_assignment PIN_AA21 -to noise_r[1]
set_location_assignment PIN_AB21 -to noise_r[2]
set_location_assignment PIN_AC23 -to noise_r[3]
set_location_assignment PIN_AD24 -to noise_r[4]
set_location_assignment PIN_AE23 -to noise_r[5]
set_location_assignment PIN_AE24 -to noise_r[6]
set_location_assignment PIN_AF25 -to noise_r[7]
set_location_assignment PIN_V18 -to done
set_location_assignment PIN_AH24 -to done_s
set_location_assignment PIN_V17 -to out
set_location_assignment PIN_AG25 -to ready_s
set_location_assignment PIN_AE19 -to signal_i[7]
set_location_assignment PIN_AE18 -to signal_i[6]
set_location_assignment PIN_AD20 -to signal_i[5]
set_location_assignment PIN_AD19 -to signal_i[4]
set_location_assignment PIN_AK21 -to signal_i[3]
set_location_assignment PIN_AH20 -to signal_i[2]
set_location_assignment PIN_AJ20 -to signal_i[1]
set_location_assignment PIN_AH19 -to signal_i[0]
set_location_assignment PIN_AC20 -to signal_r[7]
set_location_assignment PIN_AE17 -to signal_r[6]
set_location_assignment PIN_AA19 -to signal_r[5]
set_location_assignment PIN_AA18 -to signal_r[4]
set_location_assignment PIN_AG17 -to signal_r[3]
set_location_assignment PIN_AF16 -to signal_r[2]
set_location_assignment PIN_AE16 -to signal_r[1]
set_location_assignment PIN_AG16 -to signal_r[0]
set_location_assignment PIN_AH17 -to thres[11]
set_location_assignment PIN_AH18 -to thres[10]
set_location_assignment PIN_AJ16 -to thres[9]
set_location_assignment PIN_AJ17 -to thres[8]
set_location_assignment PIN_AJ19 -to thres[7]
set_location_assignment PIN_AK19 -to thres[6]
set_location_assignment PIN_AK18 -to thres[5]
set_location_assignment PIN_AK16 -to thres[4]
set_location_assignment PIN_Y18 -to thres[3]
set_location_assignment PIN_AD17 -to thres[2]
set_location_assignment PIN_Y17 -to thres[1]
set_location_assignment PIN_AC18 -to thres[0]
set_global_assignment -name QIP_FILE mul.qip
set_global_assignment -name QIP_FILE mult.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top