library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use IEEE.std_logic_textio.all;

entity adder2 is
  port (
    A : in std_logic;
    B : in std_logic;
    S : out std_logic;
    C : out std_logic);
end entity;

architecture Adder2 of adder2 is
  signal sum_temp : unsigned(1 downto 0);
begin
  --logic method
  -- C <= A and B;
  -- S <= A xor B;
  sum_temp <= unsigned('0' & A) + unsigned('0' & B);

  C <= sum_temp(1);
  S <= sum_temp(0);
end architecture;