Command: report datapath > .//reports/datapath_pulpino_top.rpt
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           Mar 26 2025  03:54:55 pm
  Module:                 pulpino_top
  Technology libraries:   CLOCK65LPLVT 
                          CORE65LPLVT 
                          SPHDL100909 
                          PAD 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Inferred components

                       Operator   Signedness   Inputs   Outputs CellArea 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   cs_registers_i
    inc_ADD_UNS_OP_56
    module:increment_unsigned_6258
     slow             increment   unsigned   32x1       32        165.36 
-------------------------------------------------------------------------
     ADD_UNS_OP           +       unsigned   32x1       32               
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     add_168_54
     module:add_signed
      slow                +       signed     36x36      37        322.92 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     add_182_44
     module:add_unsigned_1340_2897
      slow                +       unsigned   32x32      32        290.16 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     alu_popcnt_i
      csa_tree_add_1154_39_groupi
      module:csa_tree_add_1154_39_group_7556
       slow         csa_and_adder            2x2x2x2x2x 6         269.36 
                                             2x2x2x2x2x                  
                                             2x2x2x2x2x                  
                                             2x2x2x2x2x                  
                                             2x2x2x2x2x                  
                                             2x2x2x2x2x                  
                                             2x2                         
-------------------------------------------------------------------------
       add_1154_39        +       unsigned   5x5        6                
       add_1150_46_I1
                          +       unsigned   4x4        5                
       add_1150_46_I2
                          +       unsigned   4x4        5                
       add_1144_46_I1
                          +       unsigned   3x3        4                
       add_1144_46_I2
                          +       unsigned   3x3        4                
       add_1144_46_I3
                          +       unsigned   3x3        4                
       add_1144_46_I4
                          +       unsigned   3x3        4                
       add_1138_46_I1
                          +       unsigned   2x2        3                
       add_1138_46_I2
                          +       unsigned   2x2        3                
       add_1138_46_I3
                          +       unsigned   2x2        3                
       add_1138_46_I4
                          +       unsigned   2x2        3                
       add_1138_46_I5
                          +       unsigned   2x2        3                
       add_1138_46_I6
                          +       unsigned   2x2        3                
       add_1138_46_I7
                          +       unsigned   2x2        3                
       add_1138_46_I8
                          +       unsigned   2x2        3                
       add_1132_44_I1
                          +       unsigned   2x2        2                
       add_1132_44_I2
                          +       unsigned   2x2        2                
       add_1132_44_I3
                          +       unsigned   2x2        2                
       add_1132_44_I4
                          +       unsigned   2x2        2                
       add_1132_44_I5
                          +       unsigned   2x2        2                
       add_1132_44_I6
                          +       unsigned   2x2        2                
       add_1132_44_I7
                          +       unsigned   2x2        2                
       add_1132_44_I8
                          +       unsigned   2x2        2                
       add_1132_44_I9
                          +       unsigned   2x2        2                
       add_1132_44_I10
                          +       unsigned   2x2        2                
       add_1132_44_I11
                          +       unsigned   2x2        2                
       add_1132_44_I12
                          +       unsigned   2x2        2                
       add_1132_44_I13
                          +       unsigned   2x2        2                
       add_1132_44_I14
                          +       unsigned   2x2        2                
       add_1132_44_I15
                          +       unsigned   2x2        2                
       add_1132_44_I16
                          +       unsigned   2x2        2                
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     csa_tree_sub_839_35
     module:csa_tree_6251
                       wallace               5          8x8         0.00 
-------------------------------------------------------------------------
      sub_839_35          -       unsigned   5x1        6                
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     int_div.div_i
      add_107_46
      module:add_unsigned_1340_2898
       slow               +       unsigned   32x32      32        293.80 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     int_div.div_i
      gt_103_58
      module:gt_unsigned_1530
       slow               >       unsigned   32x32      1         164.32 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     int_div.div_i
      minus_100_38
      module:sub_unsigned_1538
       slow               -       unsigned   1x32       32        208.52 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     int_div.div_i
      sub_107_68
      module:sub_unsigned_1534
       slow               -       unsigned   32x32      32        389.48 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     sll_882_39
     module:shift_left_vlog_unsigned_2320
      very_fast/barrel
                          <<      x          32x5       32        524.16 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     sra_269_105
     module:arith_shift_right_vlog_unsigned_3024
      very_fast/barrel
                         >>>      x          17x4       17        229.84 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     sra_270_105
     module:arith_shift_right_vlog_unsigned
      very_fast/barrel
                         >>>      x          17x4       17        229.84 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     srl_283_46
     module:shift_right_vlog_unsigned
      slow/barrel         >>      x          64x5       64        912.60 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    mult_i
     csa_tree_add_114_70_groupi
     module:csa_tree_add_114_70_group_7454
      slow/radix8   csa_and_adder            17x17x32x3 34       2999.36 
                                             3                           
-------------------------------------------------------------------------
      add_114_70          +       signed     34x32      34               
      add_114_49          +       signed     33x34      34               
      mul_113_49
       booth              *       signed     17x17      34               
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    mult_i
     csa_tree_add_230_63_groupi
     module:csa_tree_add_230_63_group_7450
      slow/radix8   csa_and_adder            32x32x32x3 32       4809.48 
                                             2                           
-------------------------------------------------------------------------
      add_230_63          +       signed     32x32      32               
      add_230_39          +       signed     32x32      32               
      mul_230_87
       booth              *       signed     32x32      32               
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    mult_i
     csa_tree_add_270_87_groupi
     module:csa_tree_add_270_87_group_7448
      slow/booth    csa_and_adder            9x9x9x9x9x 32       4031.56 
                                             9x9x9x32                    
-------------------------------------------------------------------------
      add_270_87          +       signed     21x32      32               
      add_270_60          +       signed     20x18      21               
      add_269_87          +       signed     19x18      20               
      mul_267_61
       non_booth          *       signed     9x9        18               
      add_269_60          +       signed     18x18      19               
      mul_266_61
       non_booth          *       signed     9x9        18               
      mul_264_61
       non_booth          *       signed     9x9        18               
      mul_265_61
       non_booth          *       signed     9x9        18               
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    mult_i
     csa_tree_add_283_102_groupi
     module:csa_tree_add_283_102_group_7452
      slow/radix8   csa_and_adder            17x17x17x1 32       5310.24 
                                             7x32                        
-------------------------------------------------------------------------
      add_283_102         +       signed     32x32      32               
      add_283_68          +       signed     32x32      32               
      mul_280_63
       booth              *       signed     17x17      32               
      mul_281_63
       booth              *       signed     17x17      32               
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    mult_i
     sra_117_128
     module:arith_shift_right_vlog_unsigned_3268
      very_fast/barrel
                         >>>      x          34x5       34        583.44 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   id_stage_i
    add_536_37
    module:add_unsigned_1340_2900
     slow                 +       unsigned   32x32      32        205.92 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   id_stage_i
    add_537_37
    module:add_unsigned_1340_2899
     slow                 +       unsigned   32x32      32        176.80 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   id_stage_i
    add_580_38
    module:add_unsigned_1340
     slow                 +       unsigned   32x32      32        284.44 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   id_stage_i
    add_581_38
    module:add_unsigned_1340_2902
     slow                 +       unsigned   32x32      32        284.44 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   id_stage_i
    add_584_49
    module:add_unsigned_1340_2901
     slow                 +       unsigned   32x32      32        296.92 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   id_stage_i
    dec_sub_468_53_59
    module:decrement_unsigned_6259_2
     slow             decrement   unsigned   32x1       32        184.60 
-------------------------------------------------------------------------
     sub_468_53           -       unsigned   32x1       32               
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   id_stage_i
    hwloop_regs_i
     dec_sub_103_50_I1_57
     module:decrement_unsigned_6259
      slow            decrement   unsigned   32x1       32        184.60 
-------------------------------------------------------------------------
      sub_103_50_I1       -       unsigned   32x1       32               
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   id_stage_i
    hwloop_regs_i
     dec_sub_103_50_I2_58
     module:decrement_unsigned_6259_14554
      slow            decrement   unsigned   32x1       32        184.60 
-------------------------------------------------------------------------
      sub_103_50_I2       -       unsigned   32x1       32               
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   if_stage_i
    prefetch_32.prefetch_buffer_i
     add_115_54
     module:add_unsigned_2895
      slow                +       unsigned   32x3       32        149.76 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   if_stage_i
    prefetch_32.prefetch_buffer_i
     fifo_i
      add_182_49
      module:add_unsigned
       slow               +       unsigned   32x3       32        149.76 
=========================================================================
pulpino_top
 core_region_i
  CORE.RISCV_CORE
   load_store_unit_i
    final_adder_mux_463_27
    module:add_unsigned_6266
     slow                 +       unsigned   32x32      32        293.80 
=========================================================================
pulpino_top
 core_region_i
  adv_dbg_if_i
   dbg_module_i
    i_dbg_axi
     add_383_50
     module:add_unsigned_2637
      slow                +       unsigned   32x4       32        177.84 
=========================================================================
pulpino_top
 core_region_i
  adv_dbg_if_i
   dbg_module_i
    i_dbg_axi
     csa_tree_sub_423_47
     module:csa_tree
                       wallace               16         18x18       0.00 
-------------------------------------------------------------------------
      sub_423_47          -       unsigned   16x1       16               
=========================================================================
pulpino_top
 core_region_i
  adv_dbg_if_i
   dbg_module_i
    i_dbg_cpu_or1k
     csa_tree_sub_321_47
     module:csa_tree_1
                       wallace               16         18x18       0.00 
-------------------------------------------------------------------------
      sub_321_47          -       unsigned   16x1       16               
=========================================================================
pulpino_top
 peripherals_i
  apb_timer_i
   TIMER_GEN[0].timer_i
    gte_86_29
    module:geq_unsigned_4343
     slow                 >=      unsigned   32x32      1         165.36 
=========================================================================
pulpino_top
 peripherals_i
  apb_timer_i
   TIMER_GEN[0].timer_i
    inc_ADD_UNS_OP_81
    module:increment_unsigned_6258_6
     slow             increment   unsigned   32x1       32        165.36 
-------------------------------------------------------------------------
     ADD_UNS_OP           +       unsigned   32x1       32               
=========================================================================
pulpino_top
 peripherals_i
  apb_timer_i
   TIMER_GEN[0].timer_i
    inc_add_73_43_79
    module:increment_unsigned_6258_2
     slow             increment   unsigned   32x1       32        160.16 
-------------------------------------------------------------------------
     add_73_43            +       unsigned   32x1       32               
=========================================================================
pulpino_top
 peripherals_i
  apb_timer_i
   TIMER_GEN[0].timer_i
    inc_add_80_53_80
    module:increment_unsigned_6258_4
     slow             increment   unsigned   32x1       32        160.16 
-------------------------------------------------------------------------
     add_80_53            +       unsigned   32x1       32               
=========================================================================
pulpino_top
 peripherals_i
  apb_timer_i
   TIMER_GEN[1].timer_i
    gte_86_29
    module:geq_unsigned_4342
     slow                 >=      unsigned   32x32      1         165.36 
=========================================================================
pulpino_top
 peripherals_i
  apb_timer_i
   TIMER_GEN[1].timer_i
    inc_ADD_UNS_OP_81
    module:increment_unsigned_6258_5
     slow             increment   unsigned   32x1       32        165.36 
=========================================================================
pulpino_top
 peripherals_i
  apb_timer_i
   TIMER_GEN[1].timer_i
    inc_add_73_43_79
    module:increment_unsigned_6258_1
     slow             increment   unsigned   32x1       32        160.16 
=========================================================================
pulpino_top
 peripherals_i
  apb_timer_i
   TIMER_GEN[1].timer_i
    inc_add_80_53_80
    module:increment_unsigned_6258_3
     slow             increment   unsigned   32x1       32        160.16 
=========================================================================
pulpino_top
 peripherals_i
  axi_spi_slave_i
   axi_spi_slave_i
    u_axiplug
     add_154_29
     module:add_unsigned_2894
      slow                +       unsigned   32x3       32        149.76 
=========================================================================

      Type        CellArea Percentage 
--------------------------------------
datapath modules  25759.76      13.78 
external muxes       18.72       0.01 
others           161203.64      86.21 
--------------------------------------
total            186982.12     100.00 

