# VerilogHDL and ASIC Design

## CH2
* [CH2-1](./Midterm/Lec2_1_kor.md)
* [CH2-2](./Midterm/Lec2_2_kor.md)

## CH3
* [CH3-1](./Midterm/Lec3_1_kor.md)
* [CH3-2](./Midterm/Lec3_2_kor.md)
* [CH3-3](./Midterm/Lec3_3_kor.md)

## CH4
* [CH4-1](./Midterm/Lec4_1_kor.md)
* [CH4-2](./Midterm/Lec4_2_kor.md)
* [CH4-3](./Midterm/Lec4_3_kor.md)