# ITU-GSTL-GEN1
an intro to digital design

# TOPICS
1: verilog and vivado: usage of reg - difference between combinational and behavioral - modules
2: FSM and for loops
3: Communication Modules : UART-SPI-I2C-Wishbone-AXI 
4: Processor : Creating processor architecture
5: Pipline
6: ALU
7: RISCV architecture

# DESIGNS
1: International gate design - 4bit full-adder design - mux design with MUX - FPGA
2: 32-BİT fa FSM 4bit MULTİPLİER
3: Communication system
4: Take calculator inputs from memory and give the outputs from communication system
5: Pipeline
