# {System}Verilog
This is my System Verilog learning projects.

What is System Verilog : <br>
SystemVerilog is a hardware description and verification language (HDVL) used in the design and verification of digital circuits, particularly in the development of ASICs and FPGAs.

I use Vivado 2018.2 for build this projects.
 
01) **1 bit Full Adder** : ![1 bit Fulll Adder]((https://github.com/Tenura2001/System_Verilog_by_Tenura/tree/main/01)%201%20bit%20Full%20Adder)

