{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1425946164077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1425946164081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  9 20:09:23 2015 " "Processing started: Mon Mar  9 20:09:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1425946164081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1425946164081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_sim -c lab4_sim " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_sim -c lab4_sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1425946164082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1425946164974 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(133) " "Verilog HDL warning at control.v(133): extended using \"x\" or \"z\"" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1425946165429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 2 2 " "Found 2 design units, including 2 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425946165435 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425946165435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425946165435 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1425946165631 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode control.v(73) " "Verilog HDL Always Construct warning at control.v(73): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1425946165638 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "waddr control.v(73) " "Verilog HDL Always Construct warning at control.v(73): inferring latch(es) for variable \"waddr\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1425946165638 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shctl control.v(73) " "Verilog HDL Always Construct warning at control.v(73): inferring latch(es) for variable \"shctl\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1425946165638 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opsel control.v(73) " "Verilog HDL Always Construct warning at control.v(73): inferring latch(es) for variable \"opsel\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1425946165638 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "baddr control.v(73) " "Verilog HDL Always Construct warning at control.v(73): inferring latch(es) for variable \"baddr\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1425946165638 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aaddr control.v(73) " "Verilog HDL Always Construct warning at control.v(73): inferring latch(es) for variable \"aaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1425946165638 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aaddr\[0\] control.v(81) " "Inferred latch for \"aaddr\[0\]\" at control.v(81)" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1425946165638 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aaddr\[1\] control.v(81) " "Inferred latch for \"aaddr\[1\]\" at control.v(81)" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1425946165639 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baddr\[0\] control.v(81) " "Inferred latch for \"baddr\[0\]\" at control.v(81)" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1425946165639 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baddr\[1\] control.v(81) " "Inferred latch for \"baddr\[1\]\" at control.v(81)" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1425946165639 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opsel\[0\] control.v(81) " "Inferred latch for \"opsel\[0\]\" at control.v(81)" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1425946165639 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opsel\[1\] control.v(81) " "Inferred latch for \"opsel\[1\]\" at control.v(81)" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1425946165639 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shctl\[0\] control.v(81) " "Inferred latch for \"shctl\[0\]\" at control.v(81)" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1425946165639 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shctl\[1\] control.v(81) " "Inferred latch for \"shctl\[1\]\" at control.v(81)" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1425946165639 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddr\[0\] control.v(81) " "Inferred latch for \"waddr\[0\]\" at control.v(81)" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1425946165639 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddr\[1\] control.v(81) " "Inferred latch for \"waddr\[1\]\" at control.v(81)" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1425946165639 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] control.v(81) " "Inferred latch for \"opcode\[0\]\" at control.v(81)" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1425946165640 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] control.v(81) " "Inferred latch for \"opcode\[1\]\" at control.v(81)" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1425946165640 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] control.v(81) " "Inferred latch for \"opcode\[2\]\" at control.v(81)" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1425946165640 "|control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:I1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:I1\"" {  } { { "control.v" "I1" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425946165645 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "L\[0\] VCC " "Pin \"L\[0\]\" is stuck at VCC" {  } { { "control.v" "" { Text "/nfs/ug/homes-2/u/umarghul/ece451/lab4/control.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425946166718 "|control|L[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1425946166718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1425946167278 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1425946167278 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1425946167546 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1425946167546 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1425946167546 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1425946167546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1425946167684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  9 20:09:27 2015 " "Processing ended: Mon Mar  9 20:09:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1425946167684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1425946167684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1425946167684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1425946167684 ""}
