
OPTIGA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010118  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000658  080102b8  080102b8  000112b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010910  08010910  000125bc  2**0
                  CONTENTS
  4 .ARM          00000008  08010910  08010910  00011910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010918  08010918  000125bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010918  08010918  00011918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801091c  0801091c  0001191c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000005bc  20000000  08010920  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d94  200005bc  08010edc  000125bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001350  08010edc  00013350  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000125bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021848  00000000  00000000  000125ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005377  00000000  00000000  00033e34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c40  00000000  00000000  000391b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015bb  00000000  00000000  0003adf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c877  00000000  00000000  0003c3ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025ac7  00000000  00000000  00058c22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e506  00000000  00000000  0007e6e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011cbef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007bb4  00000000  00000000  0011cc34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  001247e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200005bc 	.word	0x200005bc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080102a0 	.word	0x080102a0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200005c0 	.word	0x200005c0
 80001dc:	080102a0 	.word	0x080102a0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <etx_ota_download_and_flash>:
  * @brief Download the application from UART and flash it.
  * @param None
  * @retval ETX_OTA_EX_
  */
ETX_OTA_EX_ etx_ota_download_and_flash( void )
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
  ETX_OTA_EX_ ret  = ETX_OTA_EX_OK;
 8000576:	2300      	movs	r3, #0
 8000578:	71fb      	strb	r3, [r7, #7]
  uint16_t    len;

  printf("Waiting for the OTA data...\r\n");
 800057a:	481f      	ldr	r0, [pc, #124]	@ (80005f8 <etx_ota_download_and_flash+0x88>)
 800057c:	f00f f8bc 	bl	800f6f8 <puts>

  /* Reset the variables */
  ota_fw_total_size    = 0u;
 8000580:	4b1e      	ldr	r3, [pc, #120]	@ (80005fc <etx_ota_download_and_flash+0x8c>)
 8000582:	2200      	movs	r2, #0
 8000584:	601a      	str	r2, [r3, #0]
  ota_fw_received_size = 0u;
 8000586:	4b1e      	ldr	r3, [pc, #120]	@ (8000600 <etx_ota_download_and_flash+0x90>)
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
  ota_fw_crc           = 0u;
 800058c:	4b1d      	ldr	r3, [pc, #116]	@ (8000604 <etx_ota_download_and_flash+0x94>)
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
  ota_state            = ETX_OTA_STATE_START;
 8000592:	4b1d      	ldr	r3, [pc, #116]	@ (8000608 <etx_ota_download_and_flash+0x98>)
 8000594:	2201      	movs	r2, #1
 8000596:	701a      	strb	r2, [r3, #0]

  do
  {
    //clear the buffer
    memset( Rx_Buffer, 0, ETX_OTA_PACKET_MAX_SIZE );
 8000598:	f240 4209 	movw	r2, #1033	@ 0x409
 800059c:	2100      	movs	r1, #0
 800059e:	481b      	ldr	r0, [pc, #108]	@ (800060c <etx_ota_download_and_flash+0x9c>)
 80005a0:	f00f f8c2 	bl	800f728 <memset>

    len = etx_receive_chunk( Rx_Buffer, ETX_OTA_PACKET_MAX_SIZE );
 80005a4:	f240 4109 	movw	r1, #1033	@ 0x409
 80005a8:	4818      	ldr	r0, [pc, #96]	@ (800060c <etx_ota_download_and_flash+0x9c>)
 80005aa:	f000 f905 	bl	80007b8 <etx_receive_chunk>
 80005ae:	4603      	mov	r3, r0
 80005b0:	80bb      	strh	r3, [r7, #4]

    if( len != 0u )
 80005b2:	88bb      	ldrh	r3, [r7, #4]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d007      	beq.n	80005c8 <etx_ota_download_and_flash+0x58>
    {
      ret = etx_process_data( Rx_Buffer, len );
 80005b8:	88bb      	ldrh	r3, [r7, #4]
 80005ba:	4619      	mov	r1, r3
 80005bc:	4813      	ldr	r0, [pc, #76]	@ (800060c <etx_ota_download_and_flash+0x9c>)
 80005be:	f000 f829 	bl	8000614 <etx_process_data>
 80005c2:	4603      	mov	r3, r0
 80005c4:	71fb      	strb	r3, [r7, #7]
 80005c6:	e001      	b.n	80005cc <etx_ota_download_and_flash+0x5c>
    }
    else
    {
      //didn't received data. break.
      ret = ETX_OTA_EX_ERR;
 80005c8:	2301      	movs	r3, #1
 80005ca:	71fb      	strb	r3, [r7, #7]
    }

    //Send ACK or NACK
    if( ret != ETX_OTA_EX_OK )
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d006      	beq.n	80005e0 <etx_ota_download_and_flash+0x70>
    {
      printf("Sending NACK\r\n");
 80005d2:	480f      	ldr	r0, [pc, #60]	@ (8000610 <etx_ota_download_and_flash+0xa0>)
 80005d4:	f00f f890 	bl	800f6f8 <puts>
      etx_ota_send_resp( ETX_OTA_NACK );
 80005d8:	2001      	movs	r0, #1
 80005da:	f000 f9a9 	bl	8000930 <etx_ota_send_resp>
      break;
 80005de:	e006      	b.n	80005ee <etx_ota_download_and_flash+0x7e>
    }
    else
    {
      //printf("Sending ACK\r\n");
      etx_ota_send_resp( ETX_OTA_ACK );
 80005e0:	2000      	movs	r0, #0
 80005e2:	f000 f9a5 	bl	8000930 <etx_ota_send_resp>
    }

  }while( ota_state != ETX_OTA_STATE_IDLE );
 80005e6:	4b08      	ldr	r3, [pc, #32]	@ (8000608 <etx_ota_download_and_flash+0x98>)
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d1d4      	bne.n	8000598 <etx_ota_download_and_flash+0x28>

  return ret;
 80005ee:	79fb      	ldrb	r3, [r7, #7]
}
 80005f0:	4618      	mov	r0, r3
 80005f2:	3708      	adds	r7, #8
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	080102b8 	.word	0x080102b8
 80005fc:	200009e4 	.word	0x200009e4
 8000600:	200009ec 	.word	0x200009ec
 8000604:	200009e8 	.word	0x200009e8
 8000608:	200009e1 	.word	0x200009e1
 800060c:	200005d8 	.word	0x200005d8
 8000610:	080102d8 	.word	0x080102d8

08000614 <etx_process_data>:
  * @param buf buffer to store the received data
  * @param max_len maximum length to receive
  * @retval ETX_OTA_EX_
  */
static ETX_OTA_EX_ etx_process_data( uint8_t *buf, uint16_t len )
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b08a      	sub	sp, #40	@ 0x28
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
 800061c:	460b      	mov	r3, r1
 800061e:	807b      	strh	r3, [r7, #2]
  ETX_OTA_EX_ ret = ETX_OTA_EX_ERR;
 8000620:	2301      	movs	r3, #1
 8000622:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  do
  {
    if( ( buf == NULL ) || ( len == 0u) )
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2b00      	cmp	r3, #0
 800062a:	f000 80ad 	beq.w	8000788 <etx_process_data+0x174>
 800062e:	887b      	ldrh	r3, [r7, #2]
 8000630:	2b00      	cmp	r3, #0
 8000632:	f000 80a9 	beq.w	8000788 <etx_process_data+0x174>
    {
      break;
    }

    //Check we received OTA Abort command
    ETX_OTA_COMMAND_ *cmd = (ETX_OTA_COMMAND_*)buf;
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	623b      	str	r3, [r7, #32]
    if( cmd->packet_type == ETX_OTA_PACKET_TYPE_CMD )
 800063a:	6a3b      	ldr	r3, [r7, #32]
 800063c:	785b      	ldrb	r3, [r3, #1]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d104      	bne.n	800064c <etx_process_data+0x38>
    {
      if( cmd->cmd == ETX_OTA_CMD_ABORT )
 8000642:	6a3b      	ldr	r3, [r7, #32]
 8000644:	791b      	ldrb	r3, [r3, #4]
 8000646:	2b02      	cmp	r3, #2
 8000648:	f000 8095 	beq.w	8000776 <etx_process_data+0x162>
        //received OTA Abort command. Stop the process
        break;
      }
    }

    switch( ota_state )
 800064c:	4b51      	ldr	r3, [pc, #324]	@ (8000794 <etx_process_data+0x180>)
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	2b04      	cmp	r3, #4
 8000652:	f200 808c 	bhi.w	800076e <etx_process_data+0x15a>
 8000656:	a201      	add	r2, pc, #4	@ (adr r2, 800065c <etx_process_data+0x48>)
 8000658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800065c:	08000671 	.word	0x08000671
 8000660:	0800067f 	.word	0x0800067f
 8000664:	080006a7 	.word	0x080006a7
 8000668:	080006dd 	.word	0x080006dd
 800066c:	08000747 	.word	0x08000747
    {
      case ETX_OTA_STATE_IDLE:
      {
        printf("ETX_OTA_STATE_IDLE...\r\n");
 8000670:	4849      	ldr	r0, [pc, #292]	@ (8000798 <etx_process_data+0x184>)
 8000672:	f00f f841 	bl	800f6f8 <puts>
        ret = ETX_OTA_EX_OK;
 8000676:	2300      	movs	r3, #0
 8000678:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 800067c:	e084      	b.n	8000788 <etx_process_data+0x174>

      case ETX_OTA_STATE_START:
      {
        ETX_OTA_COMMAND_ *cmd = (ETX_OTA_COMMAND_*)buf;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	60fb      	str	r3, [r7, #12]

        if( cmd->packet_type == ETX_OTA_PACKET_TYPE_CMD )
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	785b      	ldrb	r3, [r3, #1]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d177      	bne.n	800077a <etx_process_data+0x166>
        {
          if( cmd->cmd == ETX_OTA_CMD_START )
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	791b      	ldrb	r3, [r3, #4]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d173      	bne.n	800077a <etx_process_data+0x166>
          {
            printf("Received OTA START Command\r\n");
 8000692:	4842      	ldr	r0, [pc, #264]	@ (800079c <etx_process_data+0x188>)
 8000694:	f00f f830 	bl	800f6f8 <puts>
            ota_state = ETX_OTA_STATE_HEADER;
 8000698:	4b3e      	ldr	r3, [pc, #248]	@ (8000794 <etx_process_data+0x180>)
 800069a:	2202      	movs	r2, #2
 800069c:	701a      	strb	r2, [r3, #0]
            ret = ETX_OTA_EX_OK;
 800069e:	2300      	movs	r3, #0
 80006a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          }
        }
      }
      break;
 80006a4:	e069      	b.n	800077a <etx_process_data+0x166>

      case ETX_OTA_STATE_HEADER:
      {
        ETX_OTA_HEADER_ *header = (ETX_OTA_HEADER_*)buf;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	613b      	str	r3, [r7, #16]
        if( header->packet_type == ETX_OTA_PACKET_TYPE_HEADER )
 80006aa:	693b      	ldr	r3, [r7, #16]
 80006ac:	785b      	ldrb	r3, [r3, #1]
 80006ae:	2b02      	cmp	r3, #2
 80006b0:	d165      	bne.n	800077e <etx_process_data+0x16a>
        {
          ota_fw_total_size = header->meta_data.package_size;
 80006b2:	693b      	ldr	r3, [r7, #16]
 80006b4:	685b      	ldr	r3, [r3, #4]
 80006b6:	4a3a      	ldr	r2, [pc, #232]	@ (80007a0 <etx_process_data+0x18c>)
 80006b8:	6013      	str	r3, [r2, #0]
          ota_fw_crc        = header->meta_data.package_crc;
 80006ba:	693b      	ldr	r3, [r7, #16]
 80006bc:	689b      	ldr	r3, [r3, #8]
 80006be:	4a39      	ldr	r2, [pc, #228]	@ (80007a4 <etx_process_data+0x190>)
 80006c0:	6013      	str	r3, [r2, #0]
          printf("Received OTA Header. FW Size = %ld\r\n", ota_fw_total_size);
 80006c2:	4b37      	ldr	r3, [pc, #220]	@ (80007a0 <etx_process_data+0x18c>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4619      	mov	r1, r3
 80006c8:	4837      	ldr	r0, [pc, #220]	@ (80007a8 <etx_process_data+0x194>)
 80006ca:	f00e ffad 	bl	800f628 <iprintf>
          ota_state = ETX_OTA_STATE_DATA;
 80006ce:	4b31      	ldr	r3, [pc, #196]	@ (8000794 <etx_process_data+0x180>)
 80006d0:	2203      	movs	r2, #3
 80006d2:	701a      	strb	r2, [r3, #0]
          ret = ETX_OTA_EX_OK;
 80006d4:	2300      	movs	r3, #0
 80006d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }
      }
      break;
 80006da:	e050      	b.n	800077e <etx_process_data+0x16a>

      case ETX_OTA_STATE_DATA:
      {
        ETX_OTA_DATA_     *data     = (ETX_OTA_DATA_*)buf;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	61bb      	str	r3, [r7, #24]
        uint16_t          data_len = data->data_len;
 80006e0:	69bb      	ldr	r3, [r7, #24]
 80006e2:	789a      	ldrb	r2, [r3, #2]
 80006e4:	78db      	ldrb	r3, [r3, #3]
 80006e6:	021b      	lsls	r3, r3, #8
 80006e8:	4313      	orrs	r3, r2
 80006ea:	82fb      	strh	r3, [r7, #22]
        HAL_StatusTypeDef ex;

        if( data->packet_type == ETX_OTA_PACKET_TYPE_DATA )
 80006ec:	69bb      	ldr	r3, [r7, #24]
 80006ee:	785b      	ldrb	r3, [r3, #1]
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d146      	bne.n	8000782 <etx_process_data+0x16e>
        {
          /* write the chunk to the Flash (App location) */
          ex = write_data_to_flash_app( buf+4, data_len, ( ota_fw_received_size == 0) );
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	1d18      	adds	r0, r3, #4
 80006f8:	4b2c      	ldr	r3, [pc, #176]	@ (80007ac <etx_process_data+0x198>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	bf0c      	ite	eq
 8000700:	2301      	moveq	r3, #1
 8000702:	2300      	movne	r3, #0
 8000704:	b2da      	uxtb	r2, r3
 8000706:	8afb      	ldrh	r3, [r7, #22]
 8000708:	4619      	mov	r1, r3
 800070a:	f000 f937 	bl	800097c <write_data_to_flash_app>
 800070e:	4603      	mov	r3, r0
 8000710:	757b      	strb	r3, [r7, #21]

          if( ex == HAL_OK )
 8000712:	7d7b      	ldrb	r3, [r7, #21]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d134      	bne.n	8000782 <etx_process_data+0x16e>
          {
            printf("[%ld/%ld]\r\n", ota_fw_received_size/ETX_OTA_DATA_MAX_SIZE, ota_fw_total_size/ETX_OTA_DATA_MAX_SIZE);
 8000718:	4b24      	ldr	r3, [pc, #144]	@ (80007ac <etx_process_data+0x198>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	0a99      	lsrs	r1, r3, #10
 800071e:	4b20      	ldr	r3, [pc, #128]	@ (80007a0 <etx_process_data+0x18c>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	0a9b      	lsrs	r3, r3, #10
 8000724:	461a      	mov	r2, r3
 8000726:	4822      	ldr	r0, [pc, #136]	@ (80007b0 <etx_process_data+0x19c>)
 8000728:	f00e ff7e 	bl	800f628 <iprintf>
            if( ota_fw_received_size >= ota_fw_total_size )
 800072c:	4b1f      	ldr	r3, [pc, #124]	@ (80007ac <etx_process_data+0x198>)
 800072e:	681a      	ldr	r2, [r3, #0]
 8000730:	4b1b      	ldr	r3, [pc, #108]	@ (80007a0 <etx_process_data+0x18c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	429a      	cmp	r2, r3
 8000736:	d302      	bcc.n	800073e <etx_process_data+0x12a>
            {
              //received the full data. So, move to end
              ota_state = ETX_OTA_STATE_END;
 8000738:	4b16      	ldr	r3, [pc, #88]	@ (8000794 <etx_process_data+0x180>)
 800073a:	2204      	movs	r2, #4
 800073c:	701a      	strb	r2, [r3, #0]
            }
            ret = ETX_OTA_EX_OK;
 800073e:	2300      	movs	r3, #0
 8000740:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          }
        }
      }
      break;
 8000744:	e01d      	b.n	8000782 <etx_process_data+0x16e>

      case ETX_OTA_STATE_END:
      {

        ETX_OTA_COMMAND_ *cmd = (ETX_OTA_COMMAND_*)buf;
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	61fb      	str	r3, [r7, #28]

        if( cmd->packet_type == ETX_OTA_PACKET_TYPE_CMD )
 800074a:	69fb      	ldr	r3, [r7, #28]
 800074c:	785b      	ldrb	r3, [r3, #1]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d119      	bne.n	8000786 <etx_process_data+0x172>
        {
          if( cmd->cmd == ETX_OTA_CMD_END )
 8000752:	69fb      	ldr	r3, [r7, #28]
 8000754:	791b      	ldrb	r3, [r3, #4]
 8000756:	2b01      	cmp	r3, #1
 8000758:	d115      	bne.n	8000786 <etx_process_data+0x172>
          {
            printf("Received OTA END Command\r\n");
 800075a:	4816      	ldr	r0, [pc, #88]	@ (80007b4 <etx_process_data+0x1a0>)
 800075c:	f00e ffcc 	bl	800f6f8 <puts>

            //TODO: Very full package CRC

            ota_state = ETX_OTA_STATE_IDLE;
 8000760:	4b0c      	ldr	r3, [pc, #48]	@ (8000794 <etx_process_data+0x180>)
 8000762:	2200      	movs	r2, #0
 8000764:	701a      	strb	r2, [r3, #0]
            ret = ETX_OTA_EX_OK;
 8000766:	2300      	movs	r3, #0
 8000768:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          }
        }
      }
      break;
 800076c:	e00b      	b.n	8000786 <etx_process_data+0x172>

      default:
      {
        /* Should not come here */
        ret = ETX_OTA_EX_ERR;
 800076e:	2301      	movs	r3, #1
 8000770:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8000774:	e008      	b.n	8000788 <etx_process_data+0x174>
        break;
 8000776:	bf00      	nop
 8000778:	e006      	b.n	8000788 <etx_process_data+0x174>
      break;
 800077a:	bf00      	nop
 800077c:	e004      	b.n	8000788 <etx_process_data+0x174>
      break;
 800077e:	bf00      	nop
 8000780:	e002      	b.n	8000788 <etx_process_data+0x174>
      break;
 8000782:	bf00      	nop
 8000784:	e000      	b.n	8000788 <etx_process_data+0x174>
      break;
 8000786:	bf00      	nop
    };
  }while( false );

  return ret;
 8000788:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800078c:	4618      	mov	r0, r3
 800078e:	3728      	adds	r7, #40	@ 0x28
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	200009e1 	.word	0x200009e1
 8000798:	080102e8 	.word	0x080102e8
 800079c:	08010300 	.word	0x08010300
 80007a0:	200009e4 	.word	0x200009e4
 80007a4:	200009e8 	.word	0x200009e8
 80007a8:	0801031c 	.word	0x0801031c
 80007ac:	200009ec 	.word	0x200009ec
 80007b0:	08010344 	.word	0x08010344
 80007b4:	08010350 	.word	0x08010350

080007b8 <etx_receive_chunk>:
  * @param buf buffer to store the received data
  * @param max_len maximum length to receive
  * @retval ETX_OTA_EX_
  */
static uint16_t etx_receive_chunk( uint8_t *buf, uint16_t max_len )
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
 80007c0:	460b      	mov	r3, r1
 80007c2:	807b      	strh	r3, [r7, #2]
  int16_t  ret;
  uint16_t index     = 0u;
 80007c4:	2300      	movs	r3, #0
 80007c6:	81bb      	strh	r3, [r7, #12]
  uint16_t data_len;

  do
  {
    //receive SOF byte (1byte)
    ret = HAL_UART_Receive( &huart2, &buf[index], 1, HAL_MAX_DELAY );
 80007c8:	89bb      	ldrh	r3, [r7, #12]
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	18d1      	adds	r1, r2, r3
 80007ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007d2:	2201      	movs	r2, #1
 80007d4:	4854      	ldr	r0, [pc, #336]	@ (8000928 <etx_receive_chunk+0x170>)
 80007d6:	f00d fdc0 	bl	800e35a <HAL_UART_Receive>
 80007da:	4603      	mov	r3, r0
 80007dc:	81fb      	strh	r3, [r7, #14]
    if( ret != HAL_OK )
 80007de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d17f      	bne.n	80008e6 <etx_receive_chunk+0x12e>
    {
      break;
    }

    if( buf[index++] != ETX_OTA_SOF )
 80007e6:	89bb      	ldrh	r3, [r7, #12]
 80007e8:	1c5a      	adds	r2, r3, #1
 80007ea:	81ba      	strh	r2, [r7, #12]
 80007ec:	461a      	mov	r2, r3
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	4413      	add	r3, r2
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	2baa      	cmp	r3, #170	@ 0xaa
 80007f6:	d002      	beq.n	80007fe <etx_receive_chunk+0x46>
    {
      //Not received start of frame
      ret = ETX_OTA_EX_ERR;
 80007f8:	2301      	movs	r3, #1
 80007fa:	81fb      	strh	r3, [r7, #14]
      break;
 80007fc:	e07c      	b.n	80008f8 <etx_receive_chunk+0x140>
    }

    //Receive the packet type (1byte).
    ret = HAL_UART_Receive( &huart2, &buf[index++], 1, HAL_MAX_DELAY );
 80007fe:	89bb      	ldrh	r3, [r7, #12]
 8000800:	1c5a      	adds	r2, r3, #1
 8000802:	81ba      	strh	r2, [r7, #12]
 8000804:	461a      	mov	r2, r3
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	1899      	adds	r1, r3, r2
 800080a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800080e:	2201      	movs	r2, #1
 8000810:	4845      	ldr	r0, [pc, #276]	@ (8000928 <etx_receive_chunk+0x170>)
 8000812:	f00d fda2 	bl	800e35a <HAL_UART_Receive>
 8000816:	4603      	mov	r3, r0
 8000818:	81fb      	strh	r3, [r7, #14]
    if( ret != HAL_OK )
 800081a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d163      	bne.n	80008ea <etx_receive_chunk+0x132>
    {
      break;
    }

    //Get the data length (2bytes).
    ret = HAL_UART_Receive( &huart2, &buf[index], 2, HAL_MAX_DELAY );
 8000822:	89bb      	ldrh	r3, [r7, #12]
 8000824:	687a      	ldr	r2, [r7, #4]
 8000826:	18d1      	adds	r1, r2, r3
 8000828:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800082c:	2202      	movs	r2, #2
 800082e:	483e      	ldr	r0, [pc, #248]	@ (8000928 <etx_receive_chunk+0x170>)
 8000830:	f00d fd93 	bl	800e35a <HAL_UART_Receive>
 8000834:	4603      	mov	r3, r0
 8000836:	81fb      	strh	r3, [r7, #14]
    if( ret != HAL_OK )
 8000838:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d156      	bne.n	80008ee <etx_receive_chunk+0x136>
    {
      break;
    }
    data_len = *(uint16_t *)&buf[index];
 8000840:	89bb      	ldrh	r3, [r7, #12]
 8000842:	687a      	ldr	r2, [r7, #4]
 8000844:	4413      	add	r3, r2
 8000846:	881b      	ldrh	r3, [r3, #0]
 8000848:	813b      	strh	r3, [r7, #8]
    index += 2u;
 800084a:	89bb      	ldrh	r3, [r7, #12]
 800084c:	3302      	adds	r3, #2
 800084e:	81bb      	strh	r3, [r7, #12]

    for( uint16_t i = 0u; i < data_len; i++ )
 8000850:	2300      	movs	r3, #0
 8000852:	817b      	strh	r3, [r7, #10]
 8000854:	e014      	b.n	8000880 <etx_receive_chunk+0xc8>
    {
      ret = HAL_UART_Receive( &huart2, &buf[index++], 1, HAL_MAX_DELAY );
 8000856:	89bb      	ldrh	r3, [r7, #12]
 8000858:	1c5a      	adds	r2, r3, #1
 800085a:	81ba      	strh	r2, [r7, #12]
 800085c:	461a      	mov	r2, r3
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	1899      	adds	r1, r3, r2
 8000862:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000866:	2201      	movs	r2, #1
 8000868:	482f      	ldr	r0, [pc, #188]	@ (8000928 <etx_receive_chunk+0x170>)
 800086a:	f00d fd76 	bl	800e35a <HAL_UART_Receive>
 800086e:	4603      	mov	r3, r0
 8000870:	81fb      	strh	r3, [r7, #14]
      if( ret != HAL_OK )
 8000872:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d107      	bne.n	800088a <etx_receive_chunk+0xd2>
    for( uint16_t i = 0u; i < data_len; i++ )
 800087a:	897b      	ldrh	r3, [r7, #10]
 800087c:	3301      	adds	r3, #1
 800087e:	817b      	strh	r3, [r7, #10]
 8000880:	897a      	ldrh	r2, [r7, #10]
 8000882:	893b      	ldrh	r3, [r7, #8]
 8000884:	429a      	cmp	r2, r3
 8000886:	d3e6      	bcc.n	8000856 <etx_receive_chunk+0x9e>
 8000888:	e000      	b.n	800088c <etx_receive_chunk+0xd4>
      {
        break;
 800088a:	bf00      	nop
      }
    }

    //Get the CRC.
    ret = HAL_UART_Receive( &huart2, &buf[index], 4, HAL_MAX_DELAY );
 800088c:	89bb      	ldrh	r3, [r7, #12]
 800088e:	687a      	ldr	r2, [r7, #4]
 8000890:	18d1      	adds	r1, r2, r3
 8000892:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000896:	2204      	movs	r2, #4
 8000898:	4823      	ldr	r0, [pc, #140]	@ (8000928 <etx_receive_chunk+0x170>)
 800089a:	f00d fd5e 	bl	800e35a <HAL_UART_Receive>
 800089e:	4603      	mov	r3, r0
 80008a0:	81fb      	strh	r3, [r7, #14]
    if( ret != HAL_OK )
 80008a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d123      	bne.n	80008f2 <etx_receive_chunk+0x13a>
    {
      break;
    }
    index += 4u;
 80008aa:	89bb      	ldrh	r3, [r7, #12]
 80008ac:	3304      	adds	r3, #4
 80008ae:	81bb      	strh	r3, [r7, #12]

    //TODO: Add CRC verification

    //receive EOF byte (1byte)
    ret = HAL_UART_Receive( &huart2, &buf[index], 1, HAL_MAX_DELAY );
 80008b0:	89bb      	ldrh	r3, [r7, #12]
 80008b2:	687a      	ldr	r2, [r7, #4]
 80008b4:	18d1      	adds	r1, r2, r3
 80008b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008ba:	2201      	movs	r2, #1
 80008bc:	481a      	ldr	r0, [pc, #104]	@ (8000928 <etx_receive_chunk+0x170>)
 80008be:	f00d fd4c 	bl	800e35a <HAL_UART_Receive>
 80008c2:	4603      	mov	r3, r0
 80008c4:	81fb      	strh	r3, [r7, #14]
    if( ret != HAL_OK )
 80008c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d113      	bne.n	80008f6 <etx_receive_chunk+0x13e>
    {
      break;
    }

    if( buf[index++] != ETX_OTA_EOF )
 80008ce:	89bb      	ldrh	r3, [r7, #12]
 80008d0:	1c5a      	adds	r2, r3, #1
 80008d2:	81ba      	strh	r2, [r7, #12]
 80008d4:	461a      	mov	r2, r3
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4413      	add	r3, r2
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	2bbb      	cmp	r3, #187	@ 0xbb
 80008de:	d00b      	beq.n	80008f8 <etx_receive_chunk+0x140>
    {
      //Not received end of frame
      ret = ETX_OTA_EX_ERR;
 80008e0:	2301      	movs	r3, #1
 80008e2:	81fb      	strh	r3, [r7, #14]
      break;
 80008e4:	e008      	b.n	80008f8 <etx_receive_chunk+0x140>
      break;
 80008e6:	bf00      	nop
 80008e8:	e006      	b.n	80008f8 <etx_receive_chunk+0x140>
      break;
 80008ea:	bf00      	nop
 80008ec:	e004      	b.n	80008f8 <etx_receive_chunk+0x140>
      break;
 80008ee:	bf00      	nop
 80008f0:	e002      	b.n	80008f8 <etx_receive_chunk+0x140>
      break;
 80008f2:	bf00      	nop
 80008f4:	e000      	b.n	80008f8 <etx_receive_chunk+0x140>
      break;
 80008f6:	bf00      	nop
    }

  }while( false );

  if( ret != HAL_OK )
 80008f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <etx_receive_chunk+0x14c>
  {
    //clear the index if error
    index = 0u;
 8000900:	2300      	movs	r3, #0
 8000902:	81bb      	strh	r3, [r7, #12]
  }

  if( max_len < index )
 8000904:	887a      	ldrh	r2, [r7, #2]
 8000906:	89bb      	ldrh	r3, [r7, #12]
 8000908:	429a      	cmp	r2, r3
 800090a:	d207      	bcs.n	800091c <etx_receive_chunk+0x164>
  {
    printf("Received more data than expected. Expected = %d, Received = %d\r\n",
 800090c:	887b      	ldrh	r3, [r7, #2]
 800090e:	89ba      	ldrh	r2, [r7, #12]
 8000910:	4619      	mov	r1, r3
 8000912:	4806      	ldr	r0, [pc, #24]	@ (800092c <etx_receive_chunk+0x174>)
 8000914:	f00e fe88 	bl	800f628 <iprintf>
                                                              max_len, index );
    index = 0u;
 8000918:	2300      	movs	r3, #0
 800091a:	81bb      	strh	r3, [r7, #12]
  }

  return index;
 800091c:	89bb      	ldrh	r3, [r7, #12]
}
 800091e:	4618      	mov	r0, r3
 8000920:	3710      	adds	r7, #16
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	20000a8c 	.word	0x20000a8c
 800092c:	0801036c 	.word	0x0801036c

08000930 <etx_ota_send_resp>:
  * @brief Send the response.
  * @param type ACK or NACK
  * @retval none
  */
static void etx_ota_send_resp( uint8_t type )
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b086      	sub	sp, #24
 8000934:	af00      	add	r7, sp, #0
 8000936:	4603      	mov	r3, r0
 8000938:	71fb      	strb	r3, [r7, #7]
  ETX_OTA_RESP_ rsp =
 800093a:	23aa      	movs	r3, #170	@ 0xaa
 800093c:	733b      	strb	r3, [r7, #12]
 800093e:	2303      	movs	r3, #3
 8000940:	737b      	strb	r3, [r7, #13]
 8000942:	2301      	movs	r3, #1
 8000944:	81fb      	strh	r3, [r7, #14]
 8000946:	79fb      	ldrb	r3, [r7, #7]
 8000948:	743b      	strb	r3, [r7, #16]
 800094a:	2300      	movs	r3, #0
 800094c:	747b      	strb	r3, [r7, #17]
 800094e:	2300      	movs	r3, #0
 8000950:	74bb      	strb	r3, [r7, #18]
 8000952:	2300      	movs	r3, #0
 8000954:	74fb      	strb	r3, [r7, #19]
 8000956:	2300      	movs	r3, #0
 8000958:	753b      	strb	r3, [r7, #20]
 800095a:	23bb      	movs	r3, #187	@ 0xbb
 800095c:	757b      	strb	r3, [r7, #21]
    .crc         = 0u,                //TODO: Add CRC
    .eof         = ETX_OTA_EOF
  };

  //send response
  HAL_UART_Transmit(&huart2, (uint8_t *)&rsp, sizeof(ETX_OTA_RESP_), HAL_MAX_DELAY);
 800095e:	f107 010c 	add.w	r1, r7, #12
 8000962:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000966:	220a      	movs	r2, #10
 8000968:	4803      	ldr	r0, [pc, #12]	@ (8000978 <etx_ota_send_resp+0x48>)
 800096a:	f00d fc6b 	bl	800e244 <HAL_UART_Transmit>
}
 800096e:	bf00      	nop
 8000970:	3718      	adds	r7, #24
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000a8c 	.word	0x20000a8c

0800097c <write_data_to_flash_app>:
  * @is_first_block true - if this is first block, false - not first block
  * @retval HAL_StatusTypeDef
  */
static HAL_StatusTypeDef write_data_to_flash_app( uint8_t *data,
                                        uint16_t data_len, bool is_first_block )
{
 800097c:	b5b0      	push	{r4, r5, r7, lr}
 800097e:	b08a      	sub	sp, #40	@ 0x28
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
 8000984:	460b      	mov	r3, r1
 8000986:	807b      	strh	r3, [r7, #2]
 8000988:	4613      	mov	r3, r2
 800098a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret;

  do
  {
    ret = HAL_FLASH_Unlock();
 800098c:	f008 ffdc 	bl	8009948 <HAL_FLASH_Unlock>
 8000990:	4603      	mov	r3, r0
 8000992:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( ret != HAL_OK )
 8000996:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800099a:	2b00      	cmp	r3, #0
 800099c:	d157      	bne.n	8000a4e <write_data_to_flash_app+0xd2>
    {
      break;
    }

    //No need to erase every time. Erase only the first time.
    if( is_first_block )
 800099e:	787b      	ldrb	r3, [r7, #1]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d019      	beq.n	80009d8 <write_data_to_flash_app+0x5c>
    {

      printf("Erasing the Flash memory...\r\n");
 80009a4:	482f      	ldr	r0, [pc, #188]	@ (8000a64 <write_data_to_flash_app+0xe8>)
 80009a6:	f00e fea7 	bl	800f6f8 <puts>
      //Erase the Flash
      FLASH_EraseInitTypeDef EraseInitStruct;
      uint32_t SectorError;

      EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 80009aa:	2300      	movs	r3, #0
 80009ac:	60fb      	str	r3, [r7, #12]
      EraseInitStruct.Sector        = FLASH_SECTOR_5;
 80009ae:	2305      	movs	r3, #5
 80009b0:	617b      	str	r3, [r7, #20]
      EraseInitStruct.NbSectors     = 2;                    //erase 2 sectors(5,6)
 80009b2:	2302      	movs	r3, #2
 80009b4:	61bb      	str	r3, [r7, #24]
      EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 80009b6:	2302      	movs	r3, #2
 80009b8:	61fb      	str	r3, [r7, #28]

      ret = HAL_FLASHEx_Erase( &EraseInitStruct, &SectorError );
 80009ba:	f107 0208 	add.w	r2, r7, #8
 80009be:	f107 030c 	add.w	r3, r7, #12
 80009c2:	4611      	mov	r1, r2
 80009c4:	4618      	mov	r0, r3
 80009c6:	f009 f931 	bl	8009c2c <HAL_FLASHEx_Erase>
 80009ca:	4603      	mov	r3, r0
 80009cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      if( ret != HAL_OK )
 80009d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d13c      	bne.n	8000a52 <write_data_to_flash_app+0xd6>
      {
        break;
      }
    }

    for(int i = 0; i < data_len; i++ )
 80009d8:	2300      	movs	r3, #0
 80009da:	623b      	str	r3, [r7, #32]
 80009dc:	e026      	b.n	8000a2c <write_data_to_flash_app+0xb0>
    {
      ret = HAL_FLASH_Program( FLASH_TYPEPROGRAM_BYTE,
 80009de:	4b22      	ldr	r3, [pc, #136]	@ (8000a68 <write_data_to_flash_app+0xec>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	f103 6100 	add.w	r1, r3, #134217728	@ 0x8000000
 80009e6:	f501 3100 	add.w	r1, r1, #131072	@ 0x20000
                               (ETX_APP_FLASH_ADDR + ota_fw_received_size),
                               data[i]
 80009ea:	6a3b      	ldr	r3, [r7, #32]
 80009ec:	687a      	ldr	r2, [r7, #4]
 80009ee:	4413      	add	r3, r2
 80009f0:	781b      	ldrb	r3, [r3, #0]
      ret = HAL_FLASH_Program( FLASH_TYPEPROGRAM_BYTE,
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	2200      	movs	r2, #0
 80009f6:	461c      	mov	r4, r3
 80009f8:	4615      	mov	r5, r2
 80009fa:	4622      	mov	r2, r4
 80009fc:	462b      	mov	r3, r5
 80009fe:	2000      	movs	r0, #0
 8000a00:	f008 ff50 	bl	80098a4 <HAL_FLASH_Program>
 8000a04:	4603      	mov	r3, r0
 8000a06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                             );
      if( ret == HAL_OK )
 8000a0a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d105      	bne.n	8000a1e <write_data_to_flash_app+0xa2>
      {
        //update the data count
        ota_fw_received_size += 1;
 8000a12:	4b15      	ldr	r3, [pc, #84]	@ (8000a68 <write_data_to_flash_app+0xec>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	3301      	adds	r3, #1
 8000a18:	4a13      	ldr	r2, [pc, #76]	@ (8000a68 <write_data_to_flash_app+0xec>)
 8000a1a:	6013      	str	r3, [r2, #0]
 8000a1c:	e003      	b.n	8000a26 <write_data_to_flash_app+0xaa>
      }
      else
      {
        printf("Flash Write Error\r\n");
 8000a1e:	4813      	ldr	r0, [pc, #76]	@ (8000a6c <write_data_to_flash_app+0xf0>)
 8000a20:	f00e fe6a 	bl	800f6f8 <puts>
        break;
 8000a24:	e006      	b.n	8000a34 <write_data_to_flash_app+0xb8>
    for(int i = 0; i < data_len; i++ )
 8000a26:	6a3b      	ldr	r3, [r7, #32]
 8000a28:	3301      	adds	r3, #1
 8000a2a:	623b      	str	r3, [r7, #32]
 8000a2c:	887b      	ldrh	r3, [r7, #2]
 8000a2e:	6a3a      	ldr	r2, [r7, #32]
 8000a30:	429a      	cmp	r2, r3
 8000a32:	dbd4      	blt.n	80009de <write_data_to_flash_app+0x62>
      }
    }

    if( ret != HAL_OK )
 8000a34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d10c      	bne.n	8000a56 <write_data_to_flash_app+0xda>
    {
      break;
    }

    ret = HAL_FLASH_Lock();
 8000a3c:	f008 ffa6 	bl	800998c <HAL_FLASH_Lock>
 8000a40:	4603      	mov	r3, r0
 8000a42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( ret != HAL_OK )
 8000a46:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	e004      	b.n	8000a58 <write_data_to_flash_app+0xdc>
      break;
 8000a4e:	bf00      	nop
 8000a50:	e002      	b.n	8000a58 <write_data_to_flash_app+0xdc>
        break;
 8000a52:	bf00      	nop
 8000a54:	e000      	b.n	8000a58 <write_data_to_flash_app+0xdc>
      break;
 8000a56:	bf00      	nop
    {
      break;
    }
  }while( false );

  return ret;
 8000a58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3728      	adds	r7, #40	@ 0x28
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bdb0      	pop	{r4, r5, r7, pc}
 8000a64:	080103b0 	.word	0x080103b0
 8000a68:	200009ec 	.word	0x200009ec
 8000a6c:	080103d0 	.word	0x080103d0

08000a70 <ifx_i2c_open>:
                                                          uint8_t slave_address,
                                                          uint8_t storage_type);
/// @endcond

optiga_lib_status_t ifx_i2c_open(ifx_i2c_context_t * p_ctx)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
 8000a78:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000a7c:	81fb      	strh	r3, [r7, #14]

    //If api status is not busy, proceed
    if ((IFX_I2C_STATUS_BUSY != p_ctx->status))
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8000a84:	2b03      	cmp	r3, #3
 8000a86:	d027      	beq.n	8000ad8 <ifx_i2c_open+0x68>
    {
        do
        {
            p_ctx->p_pal_i2c_ctx->p_upper_layer_ctx = p_ctx;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8000a8e:	687a      	ldr	r2, [r7, #4]
 8000a90:	605a      	str	r2, [r3, #4]
            p_ctx->reset_type = OPTIGA_COMMS_DEFAULT_RESET_TYPE;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	2200      	movs	r2, #0
 8000a96:	f883 24be 	strb.w	r2, [r3, #1214]	@ 0x4be
            if(p_ctx->reset_type > (uint8_t)IFX_I2C_WARM_RESET)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
 8000aa0:	2b02      	cmp	r3, #2
 8000aa2:	d818      	bhi.n	8000ad6 <ifx_i2c_open+0x66>
            {
                break;
            }
            p_ctx->reset_state = IFX_I2C_STATE_RESET_PIN_LOW;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	22b1      	movs	r2, #177	@ 0xb1
 8000aa8:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
            p_ctx->do_pal_init = TRUE;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2201      	movs	r2, #1
 8000ab0:	f883 24bf 	strb.w	r2, [r3, #1215]	@ 0x4bf
            p_ctx->state = IFX_I2C_STATE_UNINIT;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	f883 24bb 	strb.w	r2, [r3, #1211]	@ 0x4bb

            api_status = ifx_i2c_init(p_ctx);
 8000abc:	6878      	ldr	r0, [r7, #4]
 8000abe:	f000 f8f5 	bl	8000cac <ifx_i2c_init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	81fb      	strh	r3, [r7, #14]
            if (IFX_I2C_STACK_SUCCESS == api_status)
 8000ac6:	89fb      	ldrh	r3, [r7, #14]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d105      	bne.n	8000ad8 <ifx_i2c_open+0x68>
            {
                p_ctx->status = IFX_I2C_STATUS_BUSY;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2203      	movs	r2, #3
 8000ad0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
 8000ad4:	e000      	b.n	8000ad8 <ifx_i2c_open+0x68>
                break;
 8000ad6:	bf00      	nop
            }
        }while(FALSE);
    }
    return (api_status);
 8000ad8:	89fb      	ldrh	r3, [r7, #14]
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	3710      	adds	r7, #16
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <ifx_i2c_transceive>:
optiga_lib_status_t ifx_i2c_transceive(ifx_i2c_context_t * p_ctx,
                                       const uint8_t * p_tx_data,
                                       uint16_t tx_data_length,
                                       uint8_t * p_rx_buffer,
                                       uint16_t * p_rx_buffer_len)
{
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b088      	sub	sp, #32
 8000ae6:	af02      	add	r7, sp, #8
 8000ae8:	60f8      	str	r0, [r7, #12]
 8000aea:	60b9      	str	r1, [r7, #8]
 8000aec:	603b      	str	r3, [r7, #0]
 8000aee:	4613      	mov	r3, r2
 8000af0:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
 8000af2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000af6:	82fb      	strh	r3, [r7, #22]
    // Proceed, if not busy and in idle state
    if ((IFX_I2C_STATE_IDLE == p_ctx->state) && (IFX_I2C_STATUS_BUSY != p_ctx->status))
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	f893 34bb 	ldrb.w	r3, [r3, #1211]	@ 0x4bb
 8000afe:	2b02      	cmp	r3, #2
 8000b00:	d122      	bne.n	8000b48 <ifx_i2c_transceive+0x66>
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8000b08:	2b03      	cmp	r3, #3
 8000b0a:	d01d      	beq.n	8000b48 <ifx_i2c_transceive+0x66>
    {
        p_ctx->p_upper_layer_rx_buffer = p_rx_buffer;
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	683a      	ldr	r2, [r7, #0]
 8000b10:	f8c3 227c 	str.w	r2, [r3, #636]	@ 0x27c
        p_ctx->p_upper_layer_rx_buffer_len = p_rx_buffer_len;
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	6a3a      	ldr	r2, [r7, #32]
 8000b18:	f8c3 2280 	str.w	r2, [r3, #640]	@ 0x280
        if (IFX_I2C_STACK_SUCCESS == api_status)
        {
            p_ctx->status = IFX_I2C_STATUS_BUSY;
        }
#else
        api_status = ifx_i2c_prl_transceive(p_ctx,
 8000b1c:	88fa      	ldrh	r2, [r7, #6]
 8000b1e:	6a3b      	ldr	r3, [r7, #32]
 8000b20:	9300      	str	r3, [sp, #0]
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	68b9      	ldr	r1, [r7, #8]
 8000b26:	68f8      	ldr	r0, [r7, #12]
 8000b28:	f001 fb00 	bl	800212c <ifx_i2c_prl_transceive>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	82fb      	strh	r3, [r7, #22]
                                         (uint8_t * )p_tx_data,
                                         tx_data_length,
                                         (uint8_t * )p_rx_buffer,
                                         p_rx_buffer_len);
#endif
        if ((IFX_I2C_STACK_SUCCESS == api_status) && (IFX_I2C_STACK_SUCCESS == p_ctx->close_state))
 8000b30:	8afb      	ldrh	r3, [r7, #22]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d108      	bne.n	8000b48 <ifx_i2c_transceive+0x66>
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d103      	bne.n	8000b48 <ifx_i2c_transceive+0x66>
        {
            p_ctx->status = IFX_I2C_STATUS_BUSY;
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	2203      	movs	r2, #3
 8000b44:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
        }
    }
    return (api_status);
 8000b48:	8afb      	ldrh	r3, [r7, #22]
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3718      	adds	r7, #24
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
	...

08000b54 <ifx_i2c_close>:


optiga_lib_status_t ifx_i2c_close(ifx_i2c_context_t * p_ctx)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
 8000b5c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000b60:	81fb      	strh	r3, [r7, #14]
    // Proceed, if not busy and in idle state
    if (IFX_I2C_STATUS_BUSY != p_ctx->status)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8000b68:	2b03      	cmp	r3, #3
 8000b6a:	d02a      	beq.n	8000bc2 <ifx_i2c_close+0x6e>
    {
        api_status = IFX_I2C_STACK_SUCCESS;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	81fb      	strh	r3, [r7, #14]

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        p_ctx->close_state = IFX_I2C_STACK_ERROR;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8000b76:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
        p_ctx->state = IFX_I2C_STATE_UNINIT;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	f883 24bb 	strb.w	r2, [r3, #1211]	@ 0x4bb
        //lint --e{838} suppress "Previous value of api_status is needed for scenario when shielded connection is disabled"
        api_status = ifx_i2c_prl_close(p_ctx, ifx_i2c_prl_close_event_handler);
 8000b82:	4912      	ldr	r1, [pc, #72]	@ (8000bcc <ifx_i2c_close+0x78>)
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f001 fa8f 	bl	80020a8 <ifx_i2c_prl_close>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	81fb      	strh	r3, [r7, #14]
        if (IFX_I2C_STACK_ERROR == api_status)
 8000b8e:	89fb      	ldrh	r3, [r7, #14]
 8000b90:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8000b94:	d115      	bne.n	8000bc2 <ifx_i2c_close+0x6e>
        {
            //lint --e{534} suppress "Error handling is not required so return value is not checked"
            pal_i2c_deinit(p_ctx->p_pal_i2c_ctx);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f005 ff5a 	bl	8006a56 <pal_i2c_deinit>
            // Also power off the device
            pal_gpio_set_low(p_ctx->p_slave_vdd_pin);
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f005 fef4 	bl	8006996 <pal_gpio_set_low>
            pal_gpio_set_low(p_ctx->p_slave_reset_pin);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f005 feee 	bl	8006996 <pal_gpio_set_low>
            p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	2204      	movs	r2, #4
 8000bbe:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
        p_ctx->state = IFX_I2C_STATE_UNINIT;
        p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
#endif

    }
    return (api_status);
 8000bc2:	89fb      	ldrh	r3, [r7, #14]
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	3710      	adds	r7, #16
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	08000c39 	.word	0x08000c39

08000bd0 <ifx_i2c_tl_event_handler>:
//                        but as per the function signature those 2 parameter should be passed"
void ifx_i2c_tl_event_handler(ifx_i2c_context_t * p_ctx,
                              optiga_lib_status_t event,
                              const uint8_t * p_data,
                              uint16_t data_len)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	60f8      	str	r0, [r7, #12]
 8000bd8:	607a      	str	r2, [r7, #4]
 8000bda:	461a      	mov	r2, r3
 8000bdc:	460b      	mov	r3, r1
 8000bde:	817b      	strh	r3, [r7, #10]
 8000be0:	4613      	mov	r3, r2
 8000be2:	813b      	strh	r3, [r7, #8]
    // If there is no upper layer handler, don't do anything and return
    if (NULL != p_ctx->upper_layer_event_handler)
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d008      	beq.n	8000c00 <ifx_i2c_tl_event_handler+0x30>
    {
        p_ctx->upper_layer_event_handler(p_ctx->p_upper_layer_ctx, event);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
 8000bf4:	68fa      	ldr	r2, [r7, #12]
 8000bf6:	f8d2 2278 	ldr.w	r2, [r2, #632]	@ 0x278
 8000bfa:	8979      	ldrh	r1, [r7, #10]
 8000bfc:	4610      	mov	r0, r2
 8000bfe:	4798      	blx	r3
    }
    p_ctx->close_state = event;
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	897a      	ldrh	r2, [r7, #10]
 8000c04:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
    p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	2204      	movs	r2, #4
 8000c0c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
    switch (p_ctx->state)
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	f893 34bb 	ldrb.w	r3, [r3, #1211]	@ 0x4bb
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	d107      	bne.n	8000c2a <ifx_i2c_tl_event_handler+0x5a>
    {
        case IFX_I2C_STATE_UNINIT:
        {
            if (IFX_I2C_STACK_SUCCESS == event)
 8000c1a:	897b      	ldrh	r3, [r7, #10]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d106      	bne.n	8000c2e <ifx_i2c_tl_event_handler+0x5e>
            {
                p_ctx->state = IFX_I2C_STATE_IDLE;
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	2202      	movs	r2, #2
 8000c24:	f883 24bb 	strb.w	r2, [r3, #1211]	@ 0x4bb
            }
            break;
 8000c28:	e001      	b.n	8000c2e <ifx_i2c_tl_event_handler+0x5e>
        }
        default:
            break;
 8000c2a:	bf00      	nop
 8000c2c:	e000      	b.n	8000c30 <ifx_i2c_tl_event_handler+0x60>
            break;
 8000c2e:	bf00      	nop
    }
}
 8000c30:	bf00      	nop
 8000c32:	3710      	adds	r7, #16
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <ifx_i2c_prl_close_event_handler>:
//                        but as per the function signature those 2 parameter should be passed"
_STATIC_H void ifx_i2c_prl_close_event_handler(ifx_i2c_context_t * p_ctx,
                                               optiga_lib_status_t event,
                                               const uint8_t * p_data,
                                               uint16_t data_len)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	60f8      	str	r0, [r7, #12]
 8000c40:	607a      	str	r2, [r7, #4]
 8000c42:	461a      	mov	r2, r3
 8000c44:	460b      	mov	r3, r1
 8000c46:	817b      	strh	r3, [r7, #10]
 8000c48:	4613      	mov	r3, r2
 8000c4a:	813b      	strh	r3, [r7, #8]
    p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	2204      	movs	r2, #4
 8000c50:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
    switch (p_ctx->state)
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	f893 34bb 	ldrb.w	r3, [r3, #1211]	@ 0x4bb
 8000c5a:	2b01      	cmp	r3, #1
 8000c5c:	d112      	bne.n	8000c84 <ifx_i2c_prl_close_event_handler+0x4c>
    {
        case IFX_I2C_STATE_UNINIT:
        {
            //lint --e{534} suppress "Error handling is not required so return value is not checked"
            pal_i2c_deinit(p_ctx->p_pal_i2c_ctx);
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8000c64:	4618      	mov	r0, r3
 8000c66:	f005 fef6 	bl	8006a56 <pal_i2c_deinit>
            // Also power off the device
            pal_gpio_set_low(p_ctx->p_slave_vdd_pin);
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8000c70:	4618      	mov	r0, r3
 8000c72:	f005 fe90 	bl	8006996 <pal_gpio_set_low>
            pal_gpio_set_low(p_ctx->p_slave_reset_pin);
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f005 fe8a 	bl	8006996 <pal_gpio_set_low>
            break;
 8000c82:	e000      	b.n	8000c86 <ifx_i2c_prl_close_event_handler+0x4e>
        }
        default:
            break;
 8000c84:	bf00      	nop
    }
    // If there is no upper layer handler, don't do anything and return
    if (NULL != p_ctx->upper_layer_event_handler)
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d008      	beq.n	8000ca2 <ifx_i2c_prl_close_event_handler+0x6a>
    {
        p_ctx->upper_layer_event_handler(p_ctx->p_upper_layer_ctx, event);
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
 8000c96:	68fa      	ldr	r2, [r7, #12]
 8000c98:	f8d2 2278 	ldr.w	r2, [r2, #632]	@ 0x278
 8000c9c:	8979      	ldrh	r1, [r7, #10]
 8000c9e:	4610      	mov	r0, r2
 8000ca0:	4798      	blx	r3
    }
}
 8000ca2:	bf00      	nop
 8000ca4:	3710      	adds	r7, #16
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
	...

08000cac <ifx_i2c_init>:
#endif
_STATIC_H optiga_lib_status_t ifx_i2c_init(ifx_i2c_context_t * p_ifx_i2c_context)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b084      	sub	sp, #16
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t api_status = IFX_I2C_STACK_ERROR;
 8000cb4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000cb8:	81fb      	strh	r3, [r7, #14]

    if (((uint8_t)IFX_I2C_WARM_RESET == p_ifx_i2c_context->reset_type) ||
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
 8000cc0:	2b02      	cmp	r3, #2
 8000cc2:	d004      	beq.n	8000cce <ifx_i2c_init+0x22>
        ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type))
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
    if (((uint8_t)IFX_I2C_WARM_RESET == p_ifx_i2c_context->reset_type) ||
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d156      	bne.n	8000d7c <ifx_i2c_init+0xd0>
    {
        switch (p_ifx_i2c_context->reset_state)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8000cd4:	2bb3      	cmp	r3, #179	@ 0xb3
 8000cd6:	d048      	beq.n	8000d6a <ifx_i2c_init+0xbe>
 8000cd8:	2bb3      	cmp	r3, #179	@ 0xb3
 8000cda:	dc4d      	bgt.n	8000d78 <ifx_i2c_init+0xcc>
 8000cdc:	2bb1      	cmp	r3, #177	@ 0xb1
 8000cde:	d002      	beq.n	8000ce6 <ifx_i2c_init+0x3a>
 8000ce0:	2bb2      	cmp	r3, #178	@ 0xb2
 8000ce2:	d021      	beq.n	8000d28 <ifx_i2c_init+0x7c>
                api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
#endif
                break;
            }
            default:
                break;
 8000ce4:	e048      	b.n	8000d78 <ifx_i2c_init+0xcc>
                if ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d105      	bne.n	8000cfc <ifx_i2c_init+0x50>
                    pal_gpio_set_low(p_ifx_i2c_context->p_slave_vdd_pin);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f005 fe4d 	bl	8006996 <pal_gpio_set_low>
                pal_gpio_set_low(p_ifx_i2c_context->p_slave_reset_pin);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8000d02:	4618      	mov	r0, r3
 8000d04:	f005 fe47 	bl	8006996 <pal_gpio_set_low>
                p_ifx_i2c_context->reset_state = IFX_I2C_STATE_RESET_PIN_HIGH;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	22b2      	movs	r2, #178	@ 0xb2
 8000d0c:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
                pal_os_event_register_callback_oneshot(p_ifx_i2c_context->pal_os_event_ctx,
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8000d16:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000d1a:	687a      	ldr	r2, [r7, #4]
 8000d1c:	4923      	ldr	r1, [pc, #140]	@ (8000dac <ifx_i2c_init+0x100>)
 8000d1e:	f006 f873 	bl	8006e08 <pal_os_event_register_callback_oneshot>
                api_status = IFX_I2C_STACK_SUCCESS;
 8000d22:	2300      	movs	r3, #0
 8000d24:	81fb      	strh	r3, [r7, #14]
                break;
 8000d26:	e028      	b.n	8000d7a <ifx_i2c_init+0xce>
                if ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d105      	bne.n	8000d3e <ifx_i2c_init+0x92>
                    pal_gpio_set_high(p_ifx_i2c_context->p_slave_vdd_pin);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f005 fe1c 	bl	8006976 <pal_gpio_set_high>
                pal_gpio_set_high(p_ifx_i2c_context->p_slave_reset_pin);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8000d44:	4618      	mov	r0, r3
 8000d46:	f005 fe16 	bl	8006976 <pal_gpio_set_high>
                p_ifx_i2c_context->reset_state = IFX_I2C_STATE_RESET_INIT;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	22b3      	movs	r2, #179	@ 0xb3
 8000d4e:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
                pal_os_event_register_callback_oneshot(p_ifx_i2c_context->pal_os_event_ctx,
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8000d58:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8000d5c:	687a      	ldr	r2, [r7, #4]
 8000d5e:	4913      	ldr	r1, [pc, #76]	@ (8000dac <ifx_i2c_init+0x100>)
 8000d60:	f006 f852 	bl	8006e08 <pal_os_event_register_callback_oneshot>
                api_status = IFX_I2C_STACK_SUCCESS;
 8000d64:	2300      	movs	r3, #0
 8000d66:	81fb      	strh	r3, [r7, #14]
                break;
 8000d68:	e007      	b.n	8000d7a <ifx_i2c_init+0xce>
                api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
 8000d6a:	4911      	ldr	r1, [pc, #68]	@ (8000db0 <ifx_i2c_init+0x104>)
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f001 f953 	bl	8002018 <ifx_i2c_prl_init>
 8000d72:	4603      	mov	r3, r0
 8000d74:	81fb      	strh	r3, [r7, #14]
                break;
 8000d76:	e000      	b.n	8000d7a <ifx_i2c_init+0xce>
                break;
 8000d78:	bf00      	nop
        switch (p_ifx_i2c_context->reset_state)
 8000d7a:	e009      	b.n	8000d90 <ifx_i2c_init+0xe4>
        }
    }
    //soft reset
    else
    {
        p_ifx_i2c_context->pl.request_soft_reset = (uint8_t)TRUE;    //Soft reset
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2201      	movs	r2, #1
 8000d80:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
#ifndef OPTIGA_COMMS_SHIELDED_CONNECTION
        api_status = ifx_i2c_tl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
#else
        api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
 8000d84:	490a      	ldr	r1, [pc, #40]	@ (8000db0 <ifx_i2c_init+0x104>)
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f001 f946 	bl	8002018 <ifx_i2c_prl_init>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	81fb      	strh	r3, [r7, #14]
#endif
    }
    if (api_status != IFX_I2C_STACK_SUCCESS)
 8000d90:	89fb      	ldrh	r3, [r7, #14]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d005      	beq.n	8000da2 <ifx_i2c_init+0xf6>
    {
        ifx_i2c_tl_event_handler(p_ifx_i2c_context, api_status, 0, 0);
 8000d96:	89f9      	ldrh	r1, [r7, #14]
 8000d98:	2300      	movs	r3, #0
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	6878      	ldr	r0, [r7, #4]
 8000d9e:	f7ff ff17 	bl	8000bd0 <ifx_i2c_tl_event_handler>
    }
    return (api_status);
 8000da2:	89fb      	ldrh	r3, [r7, #14]
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3710      	adds	r7, #16
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	08000cad 	.word	0x08000cad
 8000db0:	08000bd1 	.word	0x08000bd1

08000db4 <ifx_i2c_dl_init>:
                                        uint16_t data_len);

/// @endcond

optiga_lib_status_t ifx_i2c_dl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	6039      	str	r1, [r7, #0]
    LOG_DL("[IFX-DL]: Init\n");

    p_ctx->dl.state = DL_STATE_UNINIT;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    // Initialize Physical Layer (and register event handler)
    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_pl_init(p_ctx, ifx_i2c_pl_event_handler))
 8000dc6:	4919      	ldr	r1, [pc, #100]	@ (8000e2c <ifx_i2c_dl_init+0x78>)
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f000 fc37 	bl	800163c <ifx_i2c_pl_init>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d002      	beq.n	8000dda <ifx_i2c_dl_init+0x26>
    {
        return (IFX_I2C_STACK_ERROR);
 8000dd4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000dd8:	e024      	b.n	8000e24 <ifx_i2c_dl_init+0x70>
    }

    // Initialize internal variables
    p_ctx->dl.upper_layer_event_handler = handler;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	683a      	ldr	r2, [r7, #0]
 8000dde:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
    p_ctx->dl.state = DL_STATE_IDLE;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2201      	movs	r2, #1
 8000de6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2203      	movs	r2, #3
 8000dee:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	2203      	movs	r2, #3
 8000df6:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    p_ctx->dl.resynced = 0;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
    p_ctx->dl.error = 0;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	2200      	movs	r2, #0
 8000e06:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    p_ctx->dl.p_tx_frame_buffer = p_ctx->tx_frame_buffer;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	f203 228e 	addw	r2, r3, #654	@ 0x28e
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
    p_ctx->dl.p_rx_frame_buffer = p_ctx->rx_frame_buffer;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

    return IFX_I2C_STACK_SUCCESS;
 8000e22:	2300      	movs	r3, #0
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3708      	adds	r7, #8
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	080011d1 	.word	0x080011d1

08000e30 <ifx_i2c_dl_send_frame>:

optiga_lib_status_t ifx_i2c_dl_send_frame(ifx_i2c_context_t * p_ctx, uint16_t frame_len)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	460b      	mov	r3, r1
 8000e3a:	807b      	strh	r3, [r7, #2]
    LOG_DL("[IFX-DL]: Start TX Frame\n");
    // State must be idle and payload available
    if (p_ctx->dl.state != DL_STATE_IDLE || (0 == frame_len))
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8000e42:	2b01      	cmp	r3, #1
 8000e44:	d102      	bne.n	8000e4c <ifx_i2c_dl_send_frame+0x1c>
 8000e46:	887b      	ldrh	r3, [r7, #2]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d102      	bne.n	8000e52 <ifx_i2c_dl_send_frame+0x22>
    {
        return (IFX_I2C_STACK_ERROR);
 8000e4c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000e50:	e01a      	b.n	8000e88 <ifx_i2c_dl_send_frame+0x58>
    }

    p_ctx->dl.state = DL_STATE_TX;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2202      	movs	r2, #2
 8000e56:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    p_ctx->dl.retransmit_counter = 0;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    p_ctx->dl.action_rx_only = 0;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2200      	movs	r2, #0
 8000e66:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    p_ctx->dl.tx_buffer_size = frame_len;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	887a      	ldrh	r2, [r7, #2]
 8000e6e:	f8a3 212c 	strh.w	r2, [r3, #300]	@ 0x12c
    p_ctx->dl.data_poll_timeout = PL_TRANS_TIMEOUT_MS;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	220a      	movs	r2, #10
 8000e76:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    return (ifx_i2c_dl_send_frame_internal(p_ctx, frame_len, DL_FCTR_SEQCTR_VALUE_ACK, 0));
 8000e7a:	8879      	ldrh	r1, [r7, #2]
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	2200      	movs	r2, #0
 8000e80:	6878      	ldr	r0, [r7, #4]
 8000e82:	f000 f88a 	bl	8000f9a <ifx_i2c_dl_send_frame_internal>
 8000e86:	4603      	mov	r3, r0
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <ifx_i2c_dl_receive_frame>:

optiga_lib_status_t ifx_i2c_dl_receive_frame(ifx_i2c_context_t * p_ctx)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
    LOG_DL("[IFX-DL]: Start RX Frame\n");

    if (DL_STATE_IDLE != p_ctx->dl.state)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d002      	beq.n	8000ea8 <ifx_i2c_dl_receive_frame+0x18>
    {
        return (IFX_I2C_STACK_ERROR);
 8000ea2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000ea6:	e019      	b.n	8000edc <ifx_i2c_dl_receive_frame+0x4c>
    }

    // Set internal state
    p_ctx->dl.state = DL_STATE_RX;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2203      	movs	r2, #3
 8000eac:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    p_ctx->dl.retransmit_counter = 0;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    p_ctx->dl.action_rx_only = 1;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2201      	movs	r2, #1
 8000ebc:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    p_ctx->dl.frame_start_time = pal_os_timer_get_time_in_milliseconds();
 8000ec0:	f006 f857 	bl	8006f72 <pal_os_timer_get_time_in_milliseconds>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
    p_ctx->dl.data_poll_timeout = TL_MAX_EXIT_TIMEOUT * DL_SEC_TO_MSECS;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	4a05      	ldr	r2, [pc, #20]	@ (8000ee4 <ifx_i2c_dl_receive_frame+0x54>)
 8000ed0:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    return (ifx_i2c_pl_receive_frame(p_ctx));
 8000ed4:	6878      	ldr	r0, [r7, #4]
 8000ed6:	f000 fc2a 	bl	800172e <ifx_i2c_pl_receive_frame>
 8000eda:	4603      	mov	r3, r0
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	0002bf20 	.word	0x0002bf20

08000ee8 <ifx_i2c_dl_calc_crc_byte>:

_STATIC_H uint16_t ifx_i2c_dl_calc_crc_byte(uint16_t seed, uint8_t byte)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	460a      	mov	r2, r1
 8000ef2:	80fb      	strh	r3, [r7, #6]
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	717b      	strb	r3, [r7, #5]
    uint16_t h1;
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
 8000ef8:	797b      	ldrb	r3, [r7, #5]
 8000efa:	b29a      	uxth	r2, r3
 8000efc:	88fb      	ldrh	r3, [r7, #6]
 8000efe:	4053      	eors	r3, r2
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	81fb      	strh	r3, [r7, #14]
    h2 = h1 & 0x0F;
 8000f06:	89fb      	ldrh	r3, [r7, #14]
 8000f08:	f003 030f 	and.w	r3, r3, #15
 8000f0c:	81bb      	strh	r3, [r7, #12]
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
 8000f0e:	89bb      	ldrh	r3, [r7, #12]
 8000f10:	011b      	lsls	r3, r3, #4
 8000f12:	b29a      	uxth	r2, r3
 8000f14:	89fb      	ldrh	r3, [r7, #14]
 8000f16:	4053      	eors	r3, r2
 8000f18:	817b      	strh	r3, [r7, #10]
    h4 = h3 >> 4;
 8000f1a:	897b      	ldrh	r3, [r7, #10]
 8000f1c:	091b      	lsrs	r3, r3, #4
 8000f1e:	813b      	strh	r3, [r7, #8]

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 8000f20:	897b      	ldrh	r3, [r7, #10]
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	b29a      	uxth	r2, r3
 8000f26:	893b      	ldrh	r3, [r7, #8]
 8000f28:	4053      	eors	r3, r2
 8000f2a:	b29b      	uxth	r3, r3
 8000f2c:	011b      	lsls	r3, r3, #4
 8000f2e:	b29a      	uxth	r2, r3
 8000f30:	89bb      	ldrh	r3, [r7, #12]
 8000f32:	4053      	eors	r3, r2
 8000f34:	b29b      	uxth	r3, r3
 8000f36:	00db      	lsls	r3, r3, #3
 8000f38:	b29a      	uxth	r2, r3
 8000f3a:	893b      	ldrh	r3, [r7, #8]
 8000f3c:	4053      	eors	r3, r2
 8000f3e:	b29a      	uxth	r2, r3
 8000f40:	88fb      	ldrh	r3, [r7, #6]
 8000f42:	0a1b      	lsrs	r3, r3, #8
 8000f44:	b29b      	uxth	r3, r3
 8000f46:	4053      	eors	r3, r2
 8000f48:	b29b      	uxth	r3, r3
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3714      	adds	r7, #20
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr

08000f56 <ifx_i2c_dl_calc_crc>:

_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b084      	sub	sp, #16
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
 8000f5e:	460b      	mov	r3, r1
 8000f60:	807b      	strh	r3, [r7, #2]
    uint16_t i;
    uint16_t crc = 0;
 8000f62:	2300      	movs	r3, #0
 8000f64:	81bb      	strh	r3, [r7, #12]

    for (i = 0; i < data_len; i++)
 8000f66:	2300      	movs	r3, #0
 8000f68:	81fb      	strh	r3, [r7, #14]
 8000f6a:	e00d      	b.n	8000f88 <ifx_i2c_dl_calc_crc+0x32>
    {
        crc = ifx_i2c_dl_calc_crc_byte(crc, p_data[i]);
 8000f6c:	89fb      	ldrh	r3, [r7, #14]
 8000f6e:	687a      	ldr	r2, [r7, #4]
 8000f70:	4413      	add	r3, r2
 8000f72:	781a      	ldrb	r2, [r3, #0]
 8000f74:	89bb      	ldrh	r3, [r7, #12]
 8000f76:	4611      	mov	r1, r2
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff ffb5 	bl	8000ee8 <ifx_i2c_dl_calc_crc_byte>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < data_len; i++)
 8000f82:	89fb      	ldrh	r3, [r7, #14]
 8000f84:	3301      	adds	r3, #1
 8000f86:	81fb      	strh	r3, [r7, #14]
 8000f88:	89fa      	ldrh	r2, [r7, #14]
 8000f8a:	887b      	ldrh	r3, [r7, #2]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d3ed      	bcc.n	8000f6c <ifx_i2c_dl_calc_crc+0x16>
    }

    return (crc);
 8000f90:	89bb      	ldrh	r3, [r7, #12]
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3710      	adds	r7, #16
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <ifx_i2c_dl_send_frame_internal>:

_STATIC_H optiga_lib_status_t ifx_i2c_dl_send_frame_internal(ifx_i2c_context_t * p_ctx,
                                                             uint16_t frame_len,
                                                             uint8_t seqctr_value,
                                                             uint8_t resend)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b086      	sub	sp, #24
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
 8000fa2:	4608      	mov	r0, r1
 8000fa4:	4611      	mov	r1, r2
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	4603      	mov	r3, r0
 8000faa:	807b      	strh	r3, [r7, #2]
 8000fac:	460b      	mov	r3, r1
 8000fae:	707b      	strb	r3, [r7, #1]
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	703b      	strb	r3, [r7, #0]
    uint16_t crc;
    uint16_t ack_nr = p_ctx->dl.rx_seq_nr;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8000fba:	82fb      	strh	r3, [r7, #22]
    uint8_t * p_buffer;

    LOG_DL("[IFX-DL]: TX Frame len %d\n", frame_len);
    // In case of sending a NACK the next frame is referenced
    if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr_value)
 8000fbc:	787b      	ldrb	r3, [r7, #1]
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d107      	bne.n	8000fd2 <ifx_i2c_dl_send_frame_internal+0x38>
    {
        ack_nr = (p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8000fc8:	3301      	adds	r3, #1
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	f003 0303 	and.w	r3, r3, #3
 8000fd0:	82fb      	strh	r3, [r7, #22]
    }
    p_buffer = p_ctx->dl.p_tx_frame_buffer;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8000fd8:	613b      	str	r3, [r7, #16]
    if (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr_value)
 8000fda:	787b      	ldrb	r3, [r7, #1]
 8000fdc:	2b02      	cmp	r3, #2
 8000fde:	d105      	bne.n	8000fec <ifx_i2c_dl_send_frame_internal+0x52>
    {
        ack_nr = 0;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	82fb      	strh	r3, [r7, #22]
        // Use rx buffer to send resync
        p_buffer = p_ctx->dl.p_rx_frame_buffer;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8000fea:	613b      	str	r3, [r7, #16]
    }
    // Use tx buffer when discarding a frame and send nakc for later received frame
    if ((DL_FCTR_SEQCTR_VALUE_ACK == seqctr_value) && (DL_STATE_DISCARD == p_ctx->dl.state))
 8000fec:	787b      	ldrb	r3, [r7, #1]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d108      	bne.n	8001004 <ifx_i2c_dl_send_frame_internal+0x6a>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8000ff8:	2b09      	cmp	r3, #9
 8000ffa:	d103      	bne.n	8001004 <ifx_i2c_dl_send_frame_internal+0x6a>
    {
        p_buffer = p_ctx->dl.p_rx_frame_buffer;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001002:	613b      	str	r3, [r7, #16]
    }

    // Set sequence control value (ACK or NACK) and referenced frame number
    //lint --e{835} suppress "DL_FCTR_ACKNR_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_buffer[0] = (uint8_t)(ack_nr << DL_FCTR_ACKNR_OFFSET);
 8001004:	8afb      	ldrh	r3, [r7, #22]
 8001006:	b2da      	uxtb	r2, r3
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	701a      	strb	r2, [r3, #0]
    p_buffer[0] |= (uint8_t)(seqctr_value << DL_FCTR_SEQCTR_OFFSET);
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	781a      	ldrb	r2, [r3, #0]
 8001010:	787b      	ldrb	r3, [r7, #1]
 8001012:	015b      	lsls	r3, r3, #5
 8001014:	b2db      	uxtb	r3, r3
 8001016:	4313      	orrs	r3, r2
 8001018:	b2da      	uxtb	r2, r3
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	701a      	strb	r2, [r3, #0]

    if (0 != frame_len) // Data frame
 800101e:	887b      	ldrh	r3, [r7, #2]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d022      	beq.n	800106a <ifx_i2c_dl_send_frame_internal+0xd0>
    {
        // Increment and set frame transmit sequence number
        if ((0 == resend) || (0 != p_ctx->dl.resynced))
 8001024:	783b      	ldrb	r3, [r7, #0]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d004      	beq.n	8001034 <ifx_i2c_dl_send_frame_internal+0x9a>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8001030:	2b00      	cmp	r3, #0
 8001032:	d00a      	beq.n	800104a <ifx_i2c_dl_send_frame_internal+0xb0>
        {
            p_ctx->dl.tx_seq_nr = (p_ctx->dl.tx_seq_nr + 1) & DL_MAX_FRAME_NUM;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800103a:	3301      	adds	r3, #1
 800103c:	b2db      	uxtb	r3, r3
 800103e:	f003 0303 	and.w	r3, r3, #3
 8001042:	b2da      	uxtb	r2, r3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        }
        p_buffer[0] |= (uint8_t)(p_ctx->dl.tx_seq_nr << DL_FCTR_FRNR_OFFSET);
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	781a      	ldrb	r2, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	b2db      	uxtb	r3, r3
 8001058:	4313      	orrs	r3, r2
 800105a:	b2da      	uxtb	r2, r3
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	701a      	strb	r2, [r3, #0]
        // Reset resync received
        p_ctx->dl.resynced = 0;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2200      	movs	r2, #0
 8001064:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
 8001068:	e006      	b.n	8001078 <ifx_i2c_dl_send_frame_internal+0xde>
        OPTIGA_COMMS_LOG_MESSAGE(">>>>");
    }
    else // Control frame
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001072:	b2da      	uxtb	r2, r3
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	701a      	strb	r2, [r3, #0]
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
 8001078:	887b      	ldrh	r3, [r7, #2]
 800107a:	0a1b      	lsrs	r3, r3, #8
 800107c:	b29a      	uxth	r2, r3
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	3301      	adds	r3, #1
 8001082:	b2d2      	uxtb	r2, r2
 8001084:	701a      	strb	r2, [r3, #0]
    p_buffer[2] = (uint8_t)frame_len;
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	3302      	adds	r3, #2
 800108a:	887a      	ldrh	r2, [r7, #2]
 800108c:	b2d2      	uxtb	r2, r2
 800108e:	701a      	strb	r2, [r3, #0]

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
 8001090:	887b      	ldrh	r3, [r7, #2]
 8001092:	3303      	adds	r3, #3
 8001094:	b29b      	uxth	r3, r3
 8001096:	4619      	mov	r1, r3
 8001098:	6938      	ldr	r0, [r7, #16]
 800109a:	f7ff ff5c 	bl	8000f56 <ifx_i2c_dl_calc_crc>
 800109e:	4603      	mov	r3, r0
 80010a0:	81fb      	strh	r3, [r7, #14]
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
 80010a2:	89fb      	ldrh	r3, [r7, #14]
 80010a4:	0a1b      	lsrs	r3, r3, #8
 80010a6:	b29a      	uxth	r2, r3
 80010a8:	887b      	ldrh	r3, [r7, #2]
 80010aa:	3303      	adds	r3, #3
 80010ac:	4619      	mov	r1, r3
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	440b      	add	r3, r1
 80010b2:	b2d2      	uxtb	r2, r2
 80010b4:	701a      	strb	r2, [r3, #0]
    p_buffer[4 + frame_len] = (uint8_t)crc;
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	3304      	adds	r3, #4
 80010ba:	461a      	mov	r2, r3
 80010bc:	693b      	ldr	r3, [r7, #16]
 80010be:	4413      	add	r3, r2
 80010c0:	89fa      	ldrh	r2, [r7, #14]
 80010c2:	b2d2      	uxtb	r2, r2
 80010c4:	701a      	strb	r2, [r3, #0]

    // Transmit frame
    OPTIGA_IFXI2C_LOG_TRANSMIT_HEX_DATA(p_buffer,DL_HEADER_SIZE + frame_len,p_ctx)
    return (ifx_i2c_pl_send_frame(p_ctx, p_buffer, DL_HEADER_SIZE + frame_len));
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	3305      	adds	r3, #5
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	461a      	mov	r2, r3
 80010ce:	6939      	ldr	r1, [r7, #16]
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f000 fb03 	bl	80016dc <ifx_i2c_pl_send_frame>
 80010d6:	4603      	mov	r3, r0
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3718      	adds	r7, #24
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <ifx_i2c_dl_resync>:

_STATIC_H optiga_lib_status_t ifx_i2c_dl_resync(ifx_i2c_context_t * p_ctx)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t api_status;
    // Reset tx and rx counters
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2203      	movs	r2, #3
 80010ec:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2203      	movs	r2, #3
 80010f4:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    p_ctx->dl.resynced = 1;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2201      	movs	r2, #1
 80010fc:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
    LOG_DL("[IFX-DL]: Send Re-Sync Frame\n");
    p_ctx->dl.state = DL_STATE_RESEND;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2205      	movs	r2, #5
 8001104:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    api_status = ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_RESYNC, 0);
 8001108:	2300      	movs	r3, #0
 800110a:	2202      	movs	r2, #2
 800110c:	2100      	movs	r1, #0
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f7ff ff43 	bl	8000f9a <ifx_i2c_dl_send_frame_internal>
 8001114:	4603      	mov	r3, r0
 8001116:	81fb      	strh	r3, [r7, #14]
    return (api_status);
 8001118:	89fb      	ldrh	r3, [r7, #14]
}
 800111a:	4618      	mov	r0, r3
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
	...

08001124 <ifx_i2c_dl_resend_frame>:

_STATIC_H void ifx_i2c_dl_resend_frame(ifx_i2c_context_t * p_ctx, uint8_t seqctr_value)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	460b      	mov	r3, r1
 800112e:	70fb      	strb	r3, [r7, #3]
    optiga_lib_status_t status;
    // If exit timeout not violated
    uint32_t current_time_stamp = pal_os_timer_get_time_in_milliseconds();
 8001130:	f005 ff1f 	bl	8006f72 <pal_os_timer_get_time_in_milliseconds>
 8001134:	60f8      	str	r0, [r7, #12]
    uint32_t time_stamp_diff = current_time_stamp - p_ctx->tl.api_start_time;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800113c:	68fa      	ldr	r2, [r7, #12]
 800113e:	1ad3      	subs	r3, r2, r3
 8001140:	613b      	str	r3, [r7, #16]

    if (p_ctx->tl.api_start_time > current_time_stamp)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001148:	68fa      	ldr	r2, [r7, #12]
 800114a:	429a      	cmp	r2, r3
 800114c:	d205      	bcs.n	800115a <ifx_i2c_dl_resend_frame+0x36>
    {
        time_stamp_diff = (0xFFFFFFFF + (current_time_stamp - p_ctx->tl.api_start_time)) + 0x01;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001154:	68fa      	ldr	r2, [r7, #12]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	613b      	str	r3, [r7, #16]
    }
    if (time_stamp_diff < (TL_MAX_EXIT_TIMEOUT * DL_SEC_TO_MSECS))
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	4a1b      	ldr	r2, [pc, #108]	@ (80011cc <ifx_i2c_dl_resend_frame+0xa8>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d82c      	bhi.n	80011bc <ifx_i2c_dl_resend_frame+0x98>
    {
        if (DL_TRANS_REPEAT == p_ctx->dl.retransmit_counter)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8001168:	2b03      	cmp	r3, #3
 800116a:	d109      	bne.n	8001180 <ifx_i2c_dl_resend_frame+0x5c>
        {
            LOG_DL("[IFX-DL]: Re-Sync counters\n");
            p_ctx->dl.retransmit_counter = 0;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2200      	movs	r2, #0
 8001170:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            status = ifx_i2c_dl_resync(p_ctx);
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff ffb3 	bl	80010e0 <ifx_i2c_dl_resync>
 800117a:	4603      	mov	r3, r0
 800117c:	82fb      	strh	r3, [r7, #22]
 800117e:	e015      	b.n	80011ac <ifx_i2c_dl_resend_frame+0x88>
        }
        else
        {
            LOG_DL("[IFX-DL]: Re-TX Frame\n");
            p_ctx->dl.retransmit_counter++;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8001186:	3301      	adds	r3, #1
 8001188:	b2da      	uxtb	r2, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            p_ctx->dl.state = DL_STATE_TX;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2202      	movs	r2, #2
 8001194:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            status = ifx_i2c_dl_send_frame_internal(p_ctx, p_ctx->dl.tx_buffer_size, seqctr_value, 1);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f8b3 112c 	ldrh.w	r1, [r3, #300]	@ 0x12c
 800119e:	78fa      	ldrb	r2, [r7, #3]
 80011a0:	2301      	movs	r3, #1
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f7ff fef9 	bl	8000f9a <ifx_i2c_dl_send_frame_internal>
 80011a8:	4603      	mov	r3, r0
 80011aa:	82fb      	strh	r3, [r7, #22]
        }
        // Handle error in above case by sending NACK
        if (IFX_I2C_STACK_SUCCESS != status)
 80011ac:	8afb      	ldrh	r3, [r7, #22]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d008      	beq.n	80011c4 <ifx_i2c_dl_resend_frame+0xa0>
        {
            p_ctx->dl.state  = DL_STATE_NACK;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2206      	movs	r2, #6
 80011b6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }
    else
    {
        p_ctx->dl.state = DL_STATE_ERROR;
    }
}
 80011ba:	e003      	b.n	80011c4 <ifx_i2c_dl_resend_frame+0xa0>
        p_ctx->dl.state = DL_STATE_ERROR;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2208      	movs	r2, #8
 80011c0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
}
 80011c4:	bf00      	nop
 80011c6:	3718      	adds	r7, #24
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	0002bf1f 	.word	0x0002bf1f

080011d0 <ifx_i2c_pl_event_handler>:

_STATIC_H void ifx_i2c_pl_event_handler(ifx_i2c_context_t * p_ctx,
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
 80011d0:	b590      	push	{r4, r7, lr}
 80011d2:	b089      	sub	sp, #36	@ 0x24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	607a      	str	r2, [r7, #4]
 80011da:	461a      	mov	r2, r3
 80011dc:	460b      	mov	r3, r1
 80011de:	817b      	strh	r3, [r7, #10]
 80011e0:	4613      	mov	r3, r2
 80011e2:	813b      	strh	r3, [r7, #8]
    uint8_t fctr = 0;
 80011e4:	2300      	movs	r3, #0
 80011e6:	757b      	strb	r3, [r7, #21]
    uint8_t fr_nr = 0;
 80011e8:	2300      	movs	r3, #0
 80011ea:	77fb      	strb	r3, [r7, #31]
    uint8_t ack_nr = 0;
 80011ec:	2300      	movs	r3, #0
 80011ee:	77bb      	strb	r3, [r7, #30]
    uint8_t seqctr = 0;
 80011f0:	2300      	movs	r3, #0
 80011f2:	777b      	strb	r3, [r7, #29]
    uint8_t current_event;
    uint8_t ftype = 0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	753b      	strb	r3, [r7, #20]
    uint8_t continue_state_machine = TRUE;
 80011f8:	2301      	movs	r3, #1
 80011fa:	773b      	strb	r3, [r7, #28]
    uint16_t packet_len = 0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	837b      	strh	r3, [r7, #26]
    uint16_t crc_received = 0;
 8001200:	2300      	movs	r3, #0
 8001202:	833b      	strh	r3, [r7, #24]
    uint16_t crc_calculated = 0;
 8001204:	2300      	movs	r3, #0
 8001206:	82fb      	strh	r3, [r7, #22]
    LOG_DL("[IFX-DL]: #Enter DL Handler\n");
    do
    {
        if ((IFX_I2C_FATAL_ERROR == event) && (DL_STATE_IDLE != p_ctx->dl.state))
 8001208:	897b      	ldrh	r3, [r7, #10]
 800120a:	f5b3 7f83 	cmp.w	r3, #262	@ 0x106
 800120e:	d108      	bne.n	8001222 <ifx_i2c_pl_event_handler+0x52>
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8001216:	2b01      	cmp	r3, #1
 8001218:	d003      	beq.n	8001222 <ifx_i2c_pl_event_handler+0x52>
        {    // Exit in case of fatal error
            LOG_DL("[IFX-DL]: Fatal error received\n");
            p_ctx->dl.state = DL_STATE_ERROR;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	2208      	movs	r2, #8
 800121e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
        }
        switch (p_ctx->dl.state)
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8001228:	3b01      	subs	r3, #1
 800122a:	2b0a      	cmp	r3, #10
 800122c:	f200 81ed 	bhi.w	800160a <ifx_i2c_pl_event_handler+0x43a>
 8001230:	a201      	add	r2, pc, #4	@ (adr r2, 8001238 <ifx_i2c_pl_event_handler+0x68>)
 8001232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001236:	bf00      	nop
 8001238:	08001265 	.word	0x08001265
 800123c:	0800128b 	.word	0x0800128b
 8001240:	080012cd 	.word	0x080012cd
 8001244:	0800151f 	.word	0x0800151f
 8001248:	080015a1 	.word	0x080015a1
 800124c:	08001587 	.word	0x08001587
 8001250:	0800160b 	.word	0x0800160b
 8001254:	080015b9 	.word	0x080015b9
 8001258:	0800150b 	.word	0x0800150b
 800125c:	08001379 	.word	0x08001379
 8001260:	08001449 	.word	0x08001449
        {
            case DL_STATE_IDLE:
            {
                current_event = (event != IFX_I2C_STACK_SUCCESS) ? IFX_I2C_DL_EVENT_ERROR : IFX_I2C_DL_EVENT_TX_SUCCESS;
 8001264:	897b      	ldrh	r3, [r7, #10]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <ifx_i2c_pl_event_handler+0x9e>
 800126a:	2301      	movs	r3, #1
 800126c:	e000      	b.n	8001270 <ifx_i2c_pl_event_handler+0xa0>
 800126e:	2302      	movs	r3, #2
 8001270:	74fb      	strb	r3, [r7, #19]
                continue_state_machine = FALSE;
 8001272:	2300      	movs	r3, #0
 8001274:	773b      	strb	r3, [r7, #28]
                p_ctx->dl.upper_layer_event_handler(p_ctx,current_event, 0, 0);
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
 800127c:	7cfb      	ldrb	r3, [r7, #19]
 800127e:	b299      	uxth	r1, r3
 8001280:	2300      	movs	r3, #0
 8001282:	2200      	movs	r2, #0
 8001284:	68f8      	ldr	r0, [r7, #12]
 8001286:	47a0      	blx	r4
            }
            break;
 8001288:	e1cf      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_TX:
            {
                // If writing a frame failed retry sending
                if (IFX_I2C_STACK_ERROR == event)
 800128a:	897b      	ldrh	r3, [r7, #10]
 800128c:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001290:	d104      	bne.n	800129c <ifx_i2c_pl_event_handler+0xcc>
                {
                    p_ctx->dl.state = DL_STATE_RESEND;
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	2205      	movs	r2, #5
 8001296:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 800129a:	e1c6      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                LOG_DL("[IFX-DL]: Frame Sent\n");
                // Transmission successful, start receiving frame
                p_ctx->dl.frame_start_time = pal_os_timer_get_time_in_milliseconds();
 800129c:	f005 fe69 	bl	8006f72 <pal_os_timer_get_time_in_milliseconds>
 80012a0:	4602      	mov	r2, r0
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
                p_ctx->dl.state = DL_STATE_RX;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2203      	movs	r2, #3
 80012ac:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                if (0 != ifx_i2c_pl_receive_frame(p_ctx))
 80012b0:	68f8      	ldr	r0, [r7, #12]
 80012b2:	f000 fa3c 	bl	800172e <ifx_i2c_pl_receive_frame>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d004      	beq.n	80012c6 <ifx_i2c_pl_event_handler+0xf6>
                {
                    p_ctx->dl.state  = DL_STATE_NACK;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	2206      	movs	r2, #6
 80012c0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                else
                {
                    continue_state_machine = FALSE;
                }
            }
            break;
 80012c4:	e1b1      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                    continue_state_machine = FALSE;
 80012c6:	2300      	movs	r3, #0
 80012c8:	773b      	strb	r3, [r7, #28]
            break;
 80012ca:	e1ae      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_RX:
            {
                if (IFX_I2C_STACK_ERROR == event)
 80012cc:	897b      	ldrh	r3, [r7, #10]
 80012ce:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 80012d2:	d104      	bne.n	80012de <ifx_i2c_pl_event_handler+0x10e>
                {    // If no frame was received retry sending
                    p_ctx->dl.state = DL_STATE_RESEND;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	2205      	movs	r2, #5
 80012d8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80012dc:	e1a5      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                // Received frame from device, start analyzing
                LOG_DL("[IFX-DL]: Received Frame of length %d\n",data_len);

                if (data_len < DL_HEADER_SIZE)
 80012de:	893b      	ldrh	r3, [r7, #8]
 80012e0:	2b04      	cmp	r3, #4
 80012e2:	d804      	bhi.n	80012ee <ifx_i2c_pl_event_handler+0x11e>
                {    // Received length is less than minimum size
                    LOG_DL("[IFX-DL]: received data_len < DL_HEADER_SIZE\n");
                    p_ctx->dl.state  = DL_STATE_NACK;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2206      	movs	r2, #6
 80012e8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80012ec:	e19d      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                // Check transmit frame sequence number
                fctr = p_data[0];
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	757b      	strb	r3, [r7, #21]
                ftype = (fctr & DL_FCTR_FTYPE_MASK) >> DL_FCTR_FTYPE_OFFSET;
 80012f4:	7d7b      	ldrb	r3, [r7, #21]
 80012f6:	09db      	lsrs	r3, r3, #7
 80012f8:	753b      	strb	r3, [r7, #20]
                seqctr = (fctr & DL_FCTR_SEQCTR_MASK) >> DL_FCTR_SEQCTR_OFFSET;
 80012fa:	7d7b      	ldrb	r3, [r7, #21]
 80012fc:	115b      	asrs	r3, r3, #5
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	f003 0303 	and.w	r3, r3, #3
 8001304:	777b      	strb	r3, [r7, #29]
                //lint --e{835} suppress "DL_FCTR_ACKNR_OFFSET is defined as 0x00 and is kept for future enhancements"
                ack_nr = (fctr & DL_FCTR_ACKNR_MASK) >> DL_FCTR_ACKNR_OFFSET;
 8001306:	7d7b      	ldrb	r3, [r7, #21]
 8001308:	f003 0303 	and.w	r3, r3, #3
 800130c:	77bb      	strb	r3, [r7, #30]
                fr_nr = (fctr & DL_FCTR_FRNR_MASK) >> DL_FCTR_FRNR_OFFSET;
 800130e:	7d7b      	ldrb	r3, [r7, #21]
 8001310:	109b      	asrs	r3, r3, #2
 8001312:	b2db      	uxtb	r3, r3
 8001314:	f003 0303 	and.w	r3, r3, #3
 8001318:	77fb      	strb	r3, [r7, #31]
                packet_len = (p_data[1] << 8) | p_data[2];
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	3301      	adds	r3, #1
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	021b      	lsls	r3, r3, #8
 8001322:	b21a      	sxth	r2, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	3302      	adds	r3, #2
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	b21b      	sxth	r3, r3
 800132c:	4313      	orrs	r3, r2
 800132e:	b21b      	sxth	r3, r3
 8001330:	837b      	strh	r3, [r7, #26]

                // Check frame CRC value
                crc_received = (p_data[data_len - 2] << 8) | p_data[data_len - 1];
 8001332:	893b      	ldrh	r3, [r7, #8]
 8001334:	3b02      	subs	r3, #2
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	4413      	add	r3, r2
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	021b      	lsls	r3, r3, #8
 800133e:	b21a      	sxth	r2, r3
 8001340:	893b      	ldrh	r3, [r7, #8]
 8001342:	3b01      	subs	r3, #1
 8001344:	6879      	ldr	r1, [r7, #4]
 8001346:	440b      	add	r3, r1
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	b21b      	sxth	r3, r3
 800134c:	4313      	orrs	r3, r2
 800134e:	b21b      	sxth	r3, r3
 8001350:	833b      	strh	r3, [r7, #24]
                crc_calculated = ifx_i2c_dl_calc_crc(p_data, data_len - 2);
 8001352:	893b      	ldrh	r3, [r7, #8]
 8001354:	3b02      	subs	r3, #2
 8001356:	b29b      	uxth	r3, r3
 8001358:	4619      	mov	r1, r3
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff fdfb 	bl	8000f56 <ifx_i2c_dl_calc_crc>
 8001360:	4603      	mov	r3, r0
 8001362:	82fb      	strh	r3, [r7, #22]
                p_ctx->dl.state = (ftype == DL_FCTR_VALUE_CONTROL_FRAME) ? DL_STATE_RX_CF : DL_STATE_RX_DF;
 8001364:	7d3b      	ldrb	r3, [r7, #20]
 8001366:	2b01      	cmp	r3, #1
 8001368:	d101      	bne.n	800136e <ifx_i2c_pl_event_handler+0x19e>
 800136a:	220b      	movs	r2, #11
 800136c:	e000      	b.n	8001370 <ifx_i2c_pl_event_handler+0x1a0>
 800136e:	220a      	movs	r2, #10
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            }
            break;
 8001376:	e158      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_RX_DF:
            {
                LOG_DL("[IFX-DL]: Data Frame Received\n");
                if ((crc_received != crc_calculated) || (0 == packet_len) ||
 8001378:	8b3a      	ldrh	r2, [r7, #24]
 800137a:	8afb      	ldrh	r3, [r7, #22]
 800137c:	429a      	cmp	r2, r3
 800137e:	d10d      	bne.n	800139c <ifx_i2c_pl_event_handler+0x1cc>
 8001380:	8b7b      	ldrh	r3, [r7, #26]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d00a      	beq.n	800139c <ifx_i2c_pl_event_handler+0x1cc>
                    (data_len != (DL_HEADER_SIZE + packet_len)) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) ||
 8001386:	893a      	ldrh	r2, [r7, #8]
 8001388:	8b7b      	ldrh	r3, [r7, #26]
 800138a:	3305      	adds	r3, #5
                if ((crc_received != crc_calculated) || (0 == packet_len) ||
 800138c:	429a      	cmp	r2, r3
 800138e:	d105      	bne.n	800139c <ifx_i2c_pl_event_handler+0x1cc>
                    (data_len != (DL_HEADER_SIZE + packet_len)) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) ||
 8001390:	7f7b      	ldrb	r3, [r7, #29]
 8001392:	2b03      	cmp	r3, #3
 8001394:	d002      	beq.n	800139c <ifx_i2c_pl_event_handler+0x1cc>
 8001396:	7f7b      	ldrb	r3, [r7, #29]
 8001398:	2b02      	cmp	r3, #2
 800139a:	d104      	bne.n	80013a6 <ifx_i2c_pl_event_handler+0x1d6>
                    (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr))
                {
                    // CRC,Length of data frame is 0/ SEQCTR has RFU/Re-sync in Data frame
                    LOG_DL("[IFX-DL]: NACK for CRC error,Data frame length is not correct,RFU in SEQCTR\n");
                    p_ctx->dl.state  = DL_STATE_NACK;
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	2206      	movs	r2, #6
 80013a0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80013a4:	e141      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                if (fr_nr != ((p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM))
 80013a6:	7ffa      	ldrb	r2, [r7, #31]
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80013ae:	3301      	adds	r3, #1
 80013b0:	f003 0303 	and.w	r3, r3, #3
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d00c      	beq.n	80013d2 <ifx_i2c_pl_event_handler+0x202>
                {
                    LOG_DL("[IFX-DL]: Data frame number not expected\n");
                    p_ctx->dl.state  = DL_STATE_DISCARD;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2209      	movs	r2, #9
 80013bc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    continue_state_machine = FALSE;
 80013c0:	2300      	movs	r3, #0
 80013c2:	773b      	strb	r3, [r7, #28]
                    //lint --e{534} suppress "Error handling is not required so return value is not checked"
                    ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_ACK, 0);
 80013c4:	2300      	movs	r3, #0
 80013c6:	2200      	movs	r2, #0
 80013c8:	2100      	movs	r1, #0
 80013ca:	68f8      	ldr	r0, [r7, #12]
 80013cc:	f7ff fde5 	bl	8000f9a <ifx_i2c_dl_send_frame_internal>
                    break;
 80013d0:	e12b      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                if (ack_nr != p_ctx->dl.tx_seq_nr)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80013d8:	7fba      	ldrb	r2, [r7, #30]
 80013da:	429a      	cmp	r2, r3
 80013dc:	d004      	beq.n	80013e8 <ifx_i2c_pl_event_handler+0x218>
                {
                    // ack number error
                    LOG_DL("[IFX-DL]: Error in ack number\n");
                    //lint --e{534} suppress "Error handling is not required so return value is not checked"
                    p_ctx->dl.state = DL_STATE_DISCARD;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	2209      	movs	r2, #9
 80013e2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80013e6:	e120      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr)
 80013e8:	7f7b      	ldrb	r3, [r7, #29]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d104      	bne.n	80013f8 <ifx_i2c_pl_event_handler+0x228>
                {
                    // NACK for transmitted frame
                    LOG_DL("[IFX-DL]: NACK received in data frame\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	2205      	movs	r2, #5
 80013f2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80013f6:	e118      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                p_ctx->dl.rx_seq_nr = (p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80013fe:	3301      	adds	r3, #1
 8001400:	b2db      	uxtb	r3, r3
 8001402:	f003 0303 	and.w	r3, r3, #3
 8001406:	b2da      	uxtb	r2, r3
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
                memcpy(p_ctx->dl.p_rx_frame_buffer, p_data, data_len);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001414:	893a      	ldrh	r2, [r7, #8]
 8001416:	6879      	ldr	r1, [r7, #4]
 8001418:	4618      	mov	r0, r3
 800141a:	f00e f9ca 	bl	800f7b2 <memcpy>
                p_ctx->dl.rx_buffer_size = data_len;
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	893a      	ldrh	r2, [r7, #8]
 8001422:	f8a3 212e 	strh.w	r2, [r3, #302]	@ 0x12e

                // Send control frame to acknowledge reception of this data frame
                LOG_DL("[IFX-DL]: Read Data Frame -> Send ACK\n");
                p_ctx->dl.retransmit_counter = 0;
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	2200      	movs	r2, #0
 800142a:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
                p_ctx->dl.state = DL_STATE_ACK;
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	2204      	movs	r2, #4
 8001432:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 8001436:	2300      	movs	r3, #0
 8001438:	773b      	strb	r3, [r7, #28]

                OPTIGA_COMMS_LOG_MESSAGE("<<<<");\
                OPTIGA_IFXI2C_LOG_RECEIVE_HEX_DATA(p_data,data_len,p_ctx);
                //lint --e{534} suppress "Error handling is not required so return value is not checked"
                ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_ACK, 0);
 800143a:	2300      	movs	r3, #0
 800143c:	2200      	movs	r2, #0
 800143e:	2100      	movs	r1, #0
 8001440:	68f8      	ldr	r0, [r7, #12]
 8001442:	f7ff fdaa 	bl	8000f9a <ifx_i2c_dl_send_frame_internal>
            }
            break;
 8001446:	e0f0      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            {
                LOG_DL("[IFX-DL]: Control Frame Received\n");
                // Except Re-Sync, Discard Control frame when in receiver mode
                // Discard Re-Sync in transmission mode
                //lint --e{514} suppress "Refer the above comment for the explaination of this check"
                if ((p_ctx->dl.action_rx_only) ^ (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr))
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 800144e:	461a      	mov	r2, r3
 8001450:	7f7b      	ldrb	r3, [r7, #29]
 8001452:	2b02      	cmp	r3, #2
 8001454:	bf0c      	ite	eq
 8001456:	2301      	moveq	r3, #1
 8001458:	2300      	movne	r3, #0
 800145a:	b2db      	uxtb	r3, r3
 800145c:	429a      	cmp	r2, r3
 800145e:	d004      	beq.n	800146a <ifx_i2c_pl_event_handler+0x29a>
                {
                    //If control frame already received for data frame, ignore any received control frame
                    LOG_DL("[IFX-DL]: CF in receiver mode,Discard\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	2209      	movs	r2, #9
 8001464:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 8001468:	e0df      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                if (crc_received != crc_calculated)
 800146a:	8b3a      	ldrh	r2, [r7, #24]
 800146c:	8afb      	ldrh	r3, [r7, #22]
 800146e:	429a      	cmp	r2, r3
 8001470:	d004      	beq.n	800147c <ifx_i2c_pl_event_handler+0x2ac>
                {
                    // Re-Transmit frame in case of CF CRC error
                    LOG_DL("[IFX-DL]: Retransmit frame for CF CRC error\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	2205      	movs	r2, #5
 8001476:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 800147a:	e0d6      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                if ((data_len > DL_CONTROL_FRAME_LENGTH) || (0 != packet_len))
 800147c:	893b      	ldrh	r3, [r7, #8]
 800147e:	2b05      	cmp	r3, #5
 8001480:	d802      	bhi.n	8001488 <ifx_i2c_pl_event_handler+0x2b8>
 8001482:	8b7b      	ldrh	r3, [r7, #26]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d004      	beq.n	8001492 <ifx_i2c_pl_event_handler+0x2c2>
                {
                    // Control frame is more than 5/Control frame with non-zero FRNR/packet len is not 0
                    LOG_DL("[IFX-DL]: Errors in control frame\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2209      	movs	r2, #9
 800148c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 8001490:	e0cb      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                if (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr)
 8001492:	7f7b      	ldrb	r3, [r7, #29]
 8001494:	2b02      	cmp	r3, #2
 8001496:	d110      	bne.n	80014ba <ifx_i2c_pl_event_handler+0x2ea>
                {    // Re-sync received
                    LOG_DL("[IFX-DL]: Re-Sync received\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	2209      	movs	r2, #9
 800149c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    p_ctx->dl.resynced = 1;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	2201      	movs	r2, #1
 80014a4:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
                    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	2203      	movs	r2, #3
 80014ac:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
                    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	2203      	movs	r2, #3
 80014b4:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
                    break;
 80014b8:	e0b7      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                if ((0 != fr_nr) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) || (ack_nr != p_ctx->dl.tx_seq_nr))
 80014ba:	7ffb      	ldrb	r3, [r7, #31]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d108      	bne.n	80014d2 <ifx_i2c_pl_event_handler+0x302>
 80014c0:	7f7b      	ldrb	r3, [r7, #29]
 80014c2:	2b03      	cmp	r3, #3
 80014c4:	d005      	beq.n	80014d2 <ifx_i2c_pl_event_handler+0x302>
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80014cc:	7fba      	ldrb	r2, [r7, #30]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d004      	beq.n	80014dc <ifx_i2c_pl_event_handler+0x30c>
                {
                    // Control frame with non-zero FRNR/ ACK not received/ ack number != tx number
                    LOG_DL("[IFX-DL]: Errors in control frame\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	2209      	movs	r2, #9
 80014d6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80014da:	e0a6      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr)
 80014dc:	7f7b      	ldrb	r3, [r7, #29]
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d104      	bne.n	80014ec <ifx_i2c_pl_event_handler+0x31c>
                {
                    // NACK for transmitted frame
                    LOG_DL("[IFX-DL]: NACK received\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	2205      	movs	r2, #5
 80014e6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80014ea:	e09e      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }

                LOG_DL("[IFX-DL]: ACK received\n");
                // Report frame reception to upper layer and go in idle state
                p_ctx->dl.state = DL_STATE_IDLE;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2201      	movs	r2, #1
 80014f0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 80014f4:	2300      	movs	r3, #0
 80014f6:	773b      	strb	r3, [r7, #28]
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_TX_SUCCESS, 0, 0);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
 80014fe:	2300      	movs	r3, #0
 8001500:	2200      	movs	r2, #0
 8001502:	2102      	movs	r1, #2
 8001504:	68f8      	ldr	r0, [r7, #12]
 8001506:	47a0      	blx	r4
            }
            break;
 8001508:	e08f      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_DISCARD:
            {
                LOG_DL("[IFX-DL]: Discard frame\n");
                p_ctx->dl.state = DL_STATE_RX;
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	2203      	movs	r2, #3
 800150e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 8001512:	2300      	movs	r3, #0
 8001514:	773b      	strb	r3, [r7, #28]
                //lint --e{534} suppress "Error handling is not required so return value is not checked"
                ifx_i2c_pl_receive_frame(p_ctx);
 8001516:	68f8      	ldr	r0, [r7, #12]
 8001518:	f000 f909 	bl	800172e <ifx_i2c_pl_receive_frame>
            }
            break;
 800151c:	e085      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_ACK:
            {
                LOG_DL("[IFX-DL]: ACK sent\n");
                if (IFX_I2C_STACK_ERROR == event)
 800151e:	897b      	ldrh	r3, [r7, #10]
 8001520:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001524:	d104      	bne.n	8001530 <ifx_i2c_pl_event_handler+0x360>
                {
                    // If writing the ACK frame failed, Re-Send
                    LOG_DL("[IFX-DL]: Physical Layer error -> Resend ACK\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	2205      	movs	r2, #5
 800152a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 800152e:	e07c      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                // Control frame successful transmitted
                p_ctx->dl.state = DL_STATE_IDLE;
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	2201      	movs	r2, #1
 8001534:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 8001538:	2300      	movs	r3, #0
 800153a:	773b      	strb	r3, [r7, #28]
                if (0 != p_ctx->dl.action_rx_only)
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 8001542:	2b00      	cmp	r3, #0
 8001544:	d00f      	beq.n	8001566 <ifx_i2c_pl_event_handler+0x396>
                {
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
                                                        IFX_I2C_DL_EVENT_RX_SUCCESS,
                                                        p_ctx->dl.p_rx_frame_buffer + 3,
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001552:	1cda      	adds	r2, r3, #3
                                                        p_ctx->dl.rx_buffer_size - DL_HEADER_SIZE);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f8b3 312e 	ldrh.w	r3, [r3, #302]	@ 0x12e
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 800155a:	3b05      	subs	r3, #5
 800155c:	b29b      	uxth	r3, r3
 800155e:	2104      	movs	r1, #4
 8001560:	68f8      	ldr	r0, [r7, #12]
 8001562:	47a0      	blx	r4
                                                        IFX_I2C_DL_EVENT_TX_SUCCESS | IFX_I2C_DL_EVENT_RX_SUCCESS,
                                                        p_ctx->dl.p_rx_frame_buffer + 3,
                                                        p_ctx->dl.rx_buffer_size - DL_HEADER_SIZE);
                }
            }
            break;
 8001564:	e061      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
                                                        p_ctx->dl.p_rx_frame_buffer + 3,
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001572:	1cda      	adds	r2, r3, #3
                                                        p_ctx->dl.rx_buffer_size - DL_HEADER_SIZE);
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	f8b3 312e 	ldrh.w	r3, [r3, #302]	@ 0x12e
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 800157a:	3b05      	subs	r3, #5
 800157c:	b29b      	uxth	r3, r3
 800157e:	2106      	movs	r1, #6
 8001580:	68f8      	ldr	r0, [r7, #12]
 8001582:	47a0      	blx	r4
            break;
 8001584:	e051      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_NACK:
            {
                // Sending NACK
                LOG_DL("[IFX-DL]: Sending NACK\n");
                p_ctx->dl.state = DL_STATE_TX;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	2202      	movs	r2, #2
 800158a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 800158e:	2300      	movs	r3, #0
 8001590:	773b      	strb	r3, [r7, #28]
                //lint --e{534} suppress "Error handling is not required so return value is not checked"
                ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_NACK, 0);
 8001592:	2300      	movs	r3, #0
 8001594:	2201      	movs	r2, #1
 8001596:	2100      	movs	r1, #0
 8001598:	68f8      	ldr	r0, [r7, #12]
 800159a:	f7ff fcfe 	bl	8000f9a <ifx_i2c_dl_send_frame_internal>
            }
            break;
 800159e:	e044      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_RESEND:
            {
                //Resend frame
                ifx_i2c_dl_resend_frame(p_ctx, DL_FCTR_SEQCTR_VALUE_ACK);
 80015a0:	2100      	movs	r1, #0
 80015a2:	68f8      	ldr	r0, [r7, #12]
 80015a4:	f7ff fdbe 	bl	8001124 <ifx_i2c_dl_resend_frame>
                if (DL_STATE_ERROR != p_ctx->dl.state)
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80015ae:	2b08      	cmp	r3, #8
 80015b0:	d03a      	beq.n	8001628 <ifx_i2c_pl_event_handler+0x458>
                {
                    continue_state_machine = FALSE;
 80015b2:	2300      	movs	r3, #0
 80015b4:	773b      	strb	r3, [r7, #28]
                }
            }
            break;
 80015b6:	e037      	b.n	8001628 <ifx_i2c_pl_event_handler+0x458>
            case DL_STATE_ERROR:
            {
                if (0 == p_ctx->dl.resynced)
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d103      	bne.n	80015ca <ifx_i2c_pl_event_handler+0x3fa>
                {
                    p_ctx->dl.error = 1;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	2201      	movs	r2, #1
 80015c6:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
                }
                if (0 == p_ctx->dl.error)
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d10c      	bne.n	80015ee <ifx_i2c_pl_event_handler+0x41e>
                {
                    LOG_DL("[IFX-DL]: Exit error after fatal error\n");
                    //After sending resync, inform upper layer
                    p_ctx->dl.state = DL_STATE_IDLE;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	2201      	movs	r2, #1
 80015d8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
 80015e2:	2300      	movs	r3, #0
 80015e4:	2200      	movs	r2, #0
 80015e6:	2101      	movs	r1, #1
 80015e8:	68f8      	ldr	r0, [r7, #12]
 80015ea:	47a0      	blx	r4
 80015ec:	e00a      	b.n	8001604 <ifx_i2c_pl_event_handler+0x434>
                else
                {
                    LOG_DL("[IFX-DL]: Sending re-sync after fatal error\n");
                    // Send re-sync to slave on error
                    //lint --e{534} suppress "As this is last step, no effect of checking return code"
                    ifx_i2c_dl_resync(p_ctx);
 80015ee:	68f8      	ldr	r0, [r7, #12]
 80015f0:	f7ff fd76 	bl	80010e0 <ifx_i2c_dl_resync>
                    p_ctx->dl.state = DL_STATE_ERROR;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	2208      	movs	r2, #8
 80015f8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    p_ctx->dl.error = 0;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	2200      	movs	r2, #0
 8001600:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
                }
                continue_state_machine = FALSE;
 8001604:	2300      	movs	r3, #0
 8001606:	773b      	strb	r3, [r7, #28]
            }
            break;
 8001608:	e00f      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            default:
                LOG_DL("[IFX-DL]: Default condition occurred. Exiting with error\n");
                p_ctx->dl.state = DL_STATE_IDLE;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	2201      	movs	r2, #1
 800160e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
 8001618:	2300      	movs	r3, #0
 800161a:	2200      	movs	r2, #0
 800161c:	2101      	movs	r1, #1
 800161e:	68f8      	ldr	r0, [r7, #12]
 8001620:	47a0      	blx	r4
                continue_state_machine = FALSE;
 8001622:	2300      	movs	r3, #0
 8001624:	773b      	strb	r3, [r7, #28]
                break;
 8001626:	e000      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            break;
 8001628:	bf00      	nop
        }
    } while (TRUE == continue_state_machine);
 800162a:	7f3b      	ldrb	r3, [r7, #28]
 800162c:	2b01      	cmp	r3, #1
 800162e:	f43f adeb 	beq.w	8001208 <ifx_i2c_pl_event_handler+0x38>
    LOG_DL("[IFX-DL]: #Exiting DL Handler\n");
}
 8001632:	bf00      	nop
 8001634:	bf00      	nop
 8001636:	3724      	adds	r7, #36	@ 0x24
 8001638:	46bd      	mov	sp, r7
 800163a:	bd90      	pop	{r4, r7, pc}

0800163c <ifx_i2c_pl_init>:
_STATIC_H void ifx_i2c_pl_pal_slave_addr_event_handler(void * p_input_ctx, optiga_lib_status_t event);

/// @endcond

optiga_lib_status_t ifx_i2c_pl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
    LOG_PL("[IFX-PL]: Init\n");

    p_ctx->pl.upper_layer_event_handler = handler;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	683a      	ldr	r2, [r7, #0]
 800164a:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    p_ctx->pl.frame_state = PL_STATE_UNINIT;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2200      	movs	r2, #0
 8001652:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
    p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_DEFAULT;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	22bb      	movs	r2, #187	@ 0xbb
 800165a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
    p_ctx->p_pal_i2c_ctx->slave_address = p_ctx->slave_address;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	f892 24ba 	ldrb.w	r2, [r2, #1210]	@ 0x4ba
 800166a:	731a      	strb	r2, [r3, #12]
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler = (void *)ifx_i2c_pl_pal_event_handler;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001672:	4a19      	ldr	r2, [pc, #100]	@ (80016d8 <ifx_i2c_pl_init+0x9c>)
 8001674:	609a      	str	r2, [r3, #8]
    p_ctx->pl.retry_counter = PL_POLLING_MAX_CNT;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	22c8      	movs	r2, #200	@ 0xc8
 800167a:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    if (TRUE == p_ctx->do_pal_init)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f893 34bf 	ldrb.w	r3, [r3, #1215]	@ 0x4bf
 8001684:	2b01      	cmp	r3, #1
 8001686:	d10b      	bne.n	80016a0 <ifx_i2c_pl_init+0x64>
    {
        // Initialize I2C driver
        if (PAL_STATUS_SUCCESS != pal_i2c_init(p_ctx->p_pal_i2c_ctx))
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800168e:	4618      	mov	r0, r3
 8001690:	f005 f9d6 	bl	8006a40 <pal_i2c_init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d002      	beq.n	80016a0 <ifx_i2c_pl_init+0x64>
        {
            return (IFX_I2C_STACK_ERROR);
 800169a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800169e:	e016      	b.n	80016ce <ifx_i2c_pl_init+0x92>
        }
    }
    // Set Physical Layer internal state
    if ((uint8_t)TRUE == p_ctx->pl.request_soft_reset)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f893 3263 	ldrb.w	r3, [r3, #611]	@ 0x263
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d108      	bne.n	80016bc <ifx_i2c_pl_init+0x80>
    {
        //Set the soft reset request to initial state to read register
        p_ctx->pl.request_soft_reset = PL_INIT_GET_STATUS_REG;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2299      	movs	r2, #153	@ 0x99
 80016ae:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
        p_ctx->pl.frame_state = PL_STATE_SOFT_RESET;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2205      	movs	r2, #5
 80016b6:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 80016ba:	e003      	b.n	80016c4 <ifx_i2c_pl_init+0x88>
    }
    else
    {
        p_ctx->pl.frame_state = PL_STATE_INIT;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2201      	movs	r2, #1
 80016c0:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
    }

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 80016c4:	2100      	movs	r1, #0
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f000 fa84 	bl	8001bd4 <ifx_i2c_pl_frame_event_handler>

    return (IFX_I2C_STACK_SUCCESS);
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	08001ebd 	.word	0x08001ebd

080016dc <ifx_i2c_pl_send_frame>:

optiga_lib_status_t ifx_i2c_pl_send_frame(ifx_i2c_context_t * p_ctx, uint8_t * p_frame, uint16_t frame_len)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	60b9      	str	r1, [r7, #8]
 80016e6:	4613      	mov	r3, r2
 80016e8:	80fb      	strh	r3, [r7, #6]
    // Physical Layer must be idle, set requested action
    if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d007      	beq.n	8001704 <ifx_i2c_pl_send_frame+0x28>
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d002      	beq.n	8001704 <ifx_i2c_pl_send_frame+0x28>
    {
        return (IFX_I2C_STACK_ERROR);
 80016fe:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001702:	e010      	b.n	8001726 <ifx_i2c_pl_send_frame+0x4a>
    }
    p_ctx->pl.frame_action = PL_ACTION_WRITE_FRAME;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2201      	movs	r2, #1
 8001708:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    // Store reference to frame for sending it later
    p_ctx->pl.p_tx_frame   = p_frame;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	68ba      	ldr	r2, [r7, #8]
 8001710:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    p_ctx->pl.tx_frame_len = frame_len;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	88fa      	ldrh	r2, [r7, #6]
 8001718:	f8a3 2146 	strh.w	r2, [r3, #326]	@ 0x146

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 800171c:	2100      	movs	r1, #0
 800171e:	68f8      	ldr	r0, [r7, #12]
 8001720:	f000 fa58 	bl	8001bd4 <ifx_i2c_pl_frame_event_handler>
    return (IFX_I2C_STACK_SUCCESS);
 8001724:	2300      	movs	r3, #0
}
 8001726:	4618      	mov	r0, r3
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <ifx_i2c_pl_receive_frame>:

optiga_lib_status_t ifx_i2c_pl_receive_frame(ifx_i2c_context_t * p_ctx)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	b082      	sub	sp, #8
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
    // Physical Layer must be idle, set requested action
    if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800173c:	2b01      	cmp	r3, #1
 800173e:	d007      	beq.n	8001750 <ifx_i2c_pl_receive_frame+0x22>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8001746:	2b02      	cmp	r3, #2
 8001748:	d002      	beq.n	8001750 <ifx_i2c_pl_receive_frame+0x22>
    {
        return (IFX_I2C_STACK_ERROR);
 800174a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800174e:	e008      	b.n	8001762 <ifx_i2c_pl_receive_frame+0x34>
    }
    p_ctx->pl.frame_action = PL_ACTION_READ_FRAME;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2202      	movs	r2, #2
 8001754:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 8001758:	2100      	movs	r1, #0
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f000 fa3a 	bl	8001bd4 <ifx_i2c_pl_frame_event_handler>
    return (IFX_I2C_STACK_SUCCESS);
 8001760:	2300      	movs	r3, #0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <ifx_i2c_pl_read_register>:

    return (status);
}

_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	b082      	sub	sp, #8
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
 8001772:	460b      	mov	r3, r1
 8001774:	70fb      	strb	r3, [r7, #3]
 8001776:	4613      	mov	r3, r2
 8001778:	803b      	strh	r3, [r7, #0]
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	78fa      	ldrb	r2, [r7, #3]
 800177e:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
    p_ctx->pl.buffer_tx_len = 1;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2201      	movs	r2, #1
 8001786:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	883a      	ldrh	r2, [r7, #0]
 800178e:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2201      	movs	r2, #1
 8001796:	f883 225e 	strb.w	r2, [r3, #606]	@ 0x25e
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	22c8      	movs	r2, #200	@ 0xc8
 800179e:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2201      	movs	r2, #1
 80017a6:	f883 225f 	strb.w	r2, [r3, #607]	@ 0x25f

    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 80017bc:	461a      	mov	r2, r3
 80017be:	f005 f955 	bl	8006a6c <pal_i2c_write>
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <ifx_i2c_pl_write_register>:

_STATIC_H void ifx_i2c_pl_write_register(ifx_i2c_context_t * p_ctx,
                                         uint8_t reg_addr,
                                         uint16_t reg_len,
                                         const uint8_t * p_content)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b084      	sub	sp, #16
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	60f8      	str	r0, [r7, #12]
 80017d2:	607b      	str	r3, [r7, #4]
 80017d4:	460b      	mov	r3, r1
 80017d6:	72fb      	strb	r3, [r7, #11]
 80017d8:	4613      	mov	r3, r2
 80017da:	813b      	strh	r3, [r7, #8]
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	7afa      	ldrb	r2, [r7, #11]
 80017e0:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 80017ea:	3301      	adds	r3, #1
 80017ec:	893a      	ldrh	r2, [r7, #8]
 80017ee:	6879      	ldr	r1, [r7, #4]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f00d ffde 	bl	800f7b2 <memcpy>
    p_ctx->pl.buffer_tx_len = 1 + reg_len;
 80017f6:	893b      	ldrh	r3, [r7, #8]
 80017f8:	3301      	adds	r3, #1
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	2202      	movs	r2, #2
 8001806:	f883 225e 	strb.w	r2, [r3, #606]	@ 0x25e
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	22c8      	movs	r2, #200	@ 0xc8
 800180e:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	2201      	movs	r2, #1
 8001816:	f883 225f 	strb.w	r2, [r3, #607]	@ 0x25f
    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 800182c:	461a      	mov	r2, r3
 800182e:	f005 f91d 	bl	8006a6c <pal_i2c_write>
}
 8001832:	bf00      	nop
 8001834:	3710      	adds	r7, #16
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}

0800183a <ifx_i2c_pl_status_poll_callback>:


_STATIC_H void ifx_i2c_pl_status_poll_callback(void * p_ctx)
{
 800183a:	b580      	push	{r7, lr}
 800183c:	b082      	sub	sp, #8
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
    LOG_PL("[IFX-PL]: Status poll Timer elapsed  -> Read STATUS register\n");
    ifx_i2c_pl_read_register((ifx_i2c_context_t * )p_ctx, PL_REG_I2C_STATE, PL_REG_LEN_I2C_STATE);
 8001842:	2204      	movs	r2, #4
 8001844:	2182      	movs	r1, #130	@ 0x82
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f7ff ff8f 	bl	800176a <ifx_i2c_pl_read_register>
}
 800184c:	bf00      	nop
 800184e:	3708      	adds	r7, #8
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <ifx_i2c_pl_set_bit_rate>:

_STATIC_H optiga_lib_status_t ifx_i2c_pl_set_bit_rate(ifx_i2c_context_t * p_ctx, uint16_t bitrate)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	460b      	mov	r3, r1
 800185e:	807b      	strh	r3, [r7, #2]
    optiga_lib_status_t status;
    void* p_pal_ctx_upper_layer_handler;
    // Save upper layer context in pal
    p_pal_ctx_upper_layer_handler = p_ctx->p_pal_i2c_ctx->upper_layer_event_handler;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	60bb      	str	r3, [r7, #8]
    // Pass context as NULL to avoid callback invocation
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler  = NULL;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001870:	2200      	movs	r2, #0
 8001872:	609a      	str	r2, [r3, #8]
    status = pal_i2c_set_bitrate(p_ctx->p_pal_i2c_ctx , bitrate);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800187a:	887a      	ldrh	r2, [r7, #2]
 800187c:	4611      	mov	r1, r2
 800187e:	4618      	mov	r0, r3
 8001880:	f005 f970 	bl	8006b64 <pal_i2c_set_bitrate>
 8001884:	4603      	mov	r3, r0
 8001886:	81fb      	strh	r3, [r7, #14]
    // Restore callback
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler  = p_pal_ctx_upper_layer_handler;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800188e:	68ba      	ldr	r2, [r7, #8]
 8001890:	609a      	str	r2, [r3, #8]
    if (PAL_I2C_EVENT_SUCCESS != status)
 8001892:	89fb      	ldrh	r3, [r7, #14]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d019      	beq.n	80018cc <ifx_i2c_pl_set_bit_rate+0x78>
    {
        if (0 != (p_ctx->pl.retry_counter--))
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f8b3 3140 	ldrh.w	r3, [r3, #320]	@ 0x140
 800189e:	1e5a      	subs	r2, r3, #1
 80018a0:	b291      	uxth	r1, r2
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	f8a2 1140 	strh.w	r1, [r2, #320]	@ 0x140
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d00b      	beq.n	80018c4 <ifx_i2c_pl_set_bit_rate+0x70>
        {
            LOG_PL("[IFX-PL]: Set bit rate failed, Retry setting.\n");
            pal_os_event_register_callback_oneshot( p_ctx->pal_os_event_ctx,
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 80018b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	4908      	ldr	r1, [pc, #32]	@ (80018dc <ifx_i2c_pl_set_bit_rate+0x88>)
 80018ba:	f005 faa5 	bl	8006e08 <pal_os_event_register_callback_oneshot>
                                                    ifx_i2c_pl_negotiation_event_handler,
                                                   ((void * )p_ctx),
                                                   PL_POLLING_INVERVAL_US);
            status = IFX_I2C_STACK_BUSY;
 80018be:	2301      	movs	r3, #1
 80018c0:	81fb      	strh	r3, [r7, #14]
 80018c2:	e005      	b.n	80018d0 <ifx_i2c_pl_set_bit_rate+0x7c>
        }
        else
        {
           status = IFX_I2C_STACK_ERROR;
 80018c4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80018c8:	81fb      	strh	r3, [r7, #14]
 80018ca:	e001      	b.n	80018d0 <ifx_i2c_pl_set_bit_rate+0x7c>
        }
    }
    else
    {
        status = IFX_I2C_STACK_SUCCESS;
 80018cc:	2300      	movs	r3, #0
 80018ce:	81fb      	strh	r3, [r7, #14]
    }

    return (status);
 80018d0:	89fb      	ldrh	r3, [r7, #14]

}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3710      	adds	r7, #16
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	080018e1 	.word	0x080018e1

080018e0 <ifx_i2c_pl_negotiation_event_handler>:
_STATIC_H void ifx_i2c_pl_negotiation_event_handler(void * p_input_ctx)
{
 80018e0:	b590      	push	{r4, r7, lr}
 80018e2:	b08b      	sub	sp, #44	@ 0x2c
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t event = (optiga_lib_status_t)IFX_I2C_STACK_ERROR;
 80018e8:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80018ec:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint8_t continue_negotiation;
    ifx_i2c_context_t * p_ctx = (ifx_i2c_context_t * )p_input_ctx;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	61bb      	str	r3, [r7, #24]
    uint8_t i2c_mode_value[2];
    uint8_t max_frame_size[2] = { (uint8_t)(p_ctx->frame_size >> 8), (uint8_t)(p_ctx->frame_size) };
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80018f8:	0a1b      	lsrs	r3, r3, #8
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	733b      	strb	r3, [r7, #12]
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8001906:	b2db      	uxtb	r3, r3
 8001908:	737b      	strb	r3, [r7, #13]
    uint16_t buffer_len = 0;
 800190a:	2300      	movs	r3, #0
 800190c:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t slave_frequency;
    uint16_t slave_frame_len;
    uint8_t* p_buffer = NULL;
 800190e:	2300      	movs	r3, #0
 8001910:	61fb      	str	r3, [r7, #28]

    do
    {
        continue_negotiation = FALSE;
 8001912:	2300      	movs	r3, #0
 8001914:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        LOG_PL("[IFX-PL]: Negotiation started\n");
        switch (p_ctx->pl.negotiate_state)
 8001918:	69bb      	ldr	r3, [r7, #24]
 800191a:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800191e:	2bbb      	cmp	r3, #187	@ 0xbb
 8001920:	d031      	beq.n	8001986 <ifx_i2c_pl_negotiation_event_handler+0xa6>
 8001922:	2bbb      	cmp	r3, #187	@ 0xbb
 8001924:	f300 8145 	bgt.w	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001928:	2baa      	cmp	r3, #170	@ 0xaa
 800192a:	f000 812d 	beq.w	8001b88 <ifx_i2c_pl_negotiation_event_handler+0x2a8>
 800192e:	2baa      	cmp	r3, #170	@ 0xaa
 8001930:	f300 813f 	bgt.w	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001934:	2b88      	cmp	r3, #136	@ 0x88
 8001936:	f000 8103 	beq.w	8001b40 <ifx_i2c_pl_negotiation_event_handler+0x260>
 800193a:	2b88      	cmp	r3, #136	@ 0x88
 800193c:	f300 8139 	bgt.w	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001940:	2b77      	cmp	r3, #119	@ 0x77
 8001942:	f000 80c6 	beq.w	8001ad2 <ifx_i2c_pl_negotiation_event_handler+0x1f2>
 8001946:	2b77      	cmp	r3, #119	@ 0x77
 8001948:	f300 8133 	bgt.w	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 800194c:	2b66      	cmp	r3, #102	@ 0x66
 800194e:	f000 809d 	beq.w	8001a8c <ifx_i2c_pl_negotiation_event_handler+0x1ac>
 8001952:	2b66      	cmp	r3, #102	@ 0x66
 8001954:	f300 812d 	bgt.w	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001958:	2b55      	cmp	r3, #85	@ 0x55
 800195a:	f000 808d 	beq.w	8001a78 <ifx_i2c_pl_negotiation_event_handler+0x198>
 800195e:	2b55      	cmp	r3, #85	@ 0x55
 8001960:	f300 8127 	bgt.w	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001964:	2b44      	cmp	r3, #68	@ 0x44
 8001966:	d040      	beq.n	80019ea <ifx_i2c_pl_negotiation_event_handler+0x10a>
 8001968:	2b44      	cmp	r3, #68	@ 0x44
 800196a:	f300 8122 	bgt.w	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 800196e:	2b33      	cmp	r3, #51	@ 0x33
 8001970:	d031      	beq.n	80019d6 <ifx_i2c_pl_negotiation_event_handler+0xf6>
 8001972:	2b33      	cmp	r3, #51	@ 0x33
 8001974:	f300 811d 	bgt.w	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001978:	2b11      	cmp	r3, #17
 800197a:	f000 80cb 	beq.w	8001b14 <ifx_i2c_pl_negotiation_event_handler+0x234>
 800197e:	2b22      	cmp	r3, #34	@ 0x22
 8001980:	f000 80d4 	beq.w	8001b2c <ifx_i2c_pl_negotiation_event_handler+0x24c>
                // Negotiation between master and slave is complete
                p_ctx->pl.upper_layer_event_handler(p_ctx,event, p_buffer, buffer_len);
            }
            break;
            default:
                break;
 8001984:	e115      	b.n	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
                event = ifx_i2c_pl_set_bit_rate(p_input_ctx, PL_DEFAULT_FREQUENCY);
 8001986:	2164      	movs	r1, #100	@ 0x64
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7ff ff63 	bl	8001854 <ifx_i2c_pl_set_bit_rate>
 800198e:	4603      	mov	r3, r0
 8001990:	84fb      	strh	r3, [r7, #38]	@ 0x26
                if (IFX_I2C_STACK_SUCCESS == event)
 8001992:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001994:	2b00      	cmp	r3, #0
 8001996:	d107      	bne.n	80019a8 <ifx_i2c_pl_negotiation_event_handler+0xc8>
                    p_ctx->pl.negotiate_state = PL_INIT_GET_FREQ_REG;
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	2233      	movs	r2, #51	@ 0x33
 800199c:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    continue_negotiation = TRUE;
 80019a0:	2301      	movs	r3, #1
 80019a2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 80019a6:	e106      	b.n	8001bb6 <ifx_i2c_pl_negotiation_event_handler+0x2d6>
                else if (IFX_I2C_STACK_ERROR == event)
 80019a8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80019aa:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 80019ae:	f040 8102 	bne.w	8001bb6 <ifx_i2c_pl_negotiation_event_handler+0x2d6>
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	22aa      	movs	r2, #170	@ 0xaa
 80019b6:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    p_buffer = NULL;
 80019ba:	2300      	movs	r3, #0
 80019bc:	61fb      	str	r3, [r7, #28]
                    buffer_len = 0;
 80019be:	2300      	movs	r3, #0
 80019c0:	847b      	strh	r3, [r7, #34]	@ 0x22
                    pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,(register_callback)ifx_i2c_pl_negotiation_event_handler,
 80019c2:	69bb      	ldr	r3, [r7, #24]
 80019c4:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 80019c8:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	4980      	ldr	r1, [pc, #512]	@ (8001bd0 <ifx_i2c_pl_negotiation_event_handler+0x2f0>)
 80019d0:	f005 fa1a 	bl	8006e08 <pal_os_event_register_callback_oneshot>
            break;
 80019d4:	e0ef      	b.n	8001bb6 <ifx_i2c_pl_negotiation_event_handler+0x2d6>
                p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_REG;
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	2244      	movs	r2, #68	@ 0x44
 80019da:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                ifx_i2c_pl_read_register(p_ctx, PL_REG_MAX_SCL_FREQU, PL_REG_LEN_MAX_SCL_FREQU);
 80019de:	2204      	movs	r2, #4
 80019e0:	2184      	movs	r1, #132	@ 0x84
 80019e2:	69b8      	ldr	r0, [r7, #24]
 80019e4:	f7ff fec1 	bl	800176a <ifx_i2c_pl_read_register>
            break;
 80019e8:	e0e8      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                slave_frequency = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 80019ea:	69bb      	ldr	r3, [r7, #24]
 80019ec:	f893 314a 	ldrb.w	r3, [r3, #330]	@ 0x14a
 80019f0:	021b      	lsls	r3, r3, #8
 80019f2:	b21a      	sxth	r2, r3
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	f893 314b 	ldrb.w	r3, [r3, #331]	@ 0x14b
 80019fa:	b21b      	sxth	r3, r3
 80019fc:	4313      	orrs	r3, r2
 80019fe:	b21b      	sxth	r3, r3
 8001a00:	82bb      	strh	r3, [r7, #20]
                i2c_mode_value[0] = PL_REG_I2C_MODE_PERSISTANT;
 8001a02:	2380      	movs	r3, #128	@ 0x80
 8001a04:	743b      	strb	r3, [r7, #16]
                if ((p_ctx->frequency > PL_SM_FM_MAX_FREQUENCY) && (slave_frequency <= PL_SM_FM_MAX_FREQUENCY))
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	f8b3 3288 	ldrh.w	r3, [r3, #648]	@ 0x288
 8001a0c:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001a10:	d911      	bls.n	8001a36 <ifx_i2c_pl_negotiation_event_handler+0x156>
 8001a12:	8abb      	ldrh	r3, [r7, #20]
 8001a14:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001a18:	d80d      	bhi.n	8001a36 <ifx_i2c_pl_negotiation_event_handler+0x156>
                    i2c_mode_value[1] = PL_REG_I2C_MODE_FM_PLUS;
 8001a1a:	2304      	movs	r3, #4
 8001a1c:	747b      	strb	r3, [r7, #17]
                    p_ctx->pl.negotiate_state = PL_INIT_READ_FREQ;
 8001a1e:	69bb      	ldr	r3, [r7, #24]
 8001a20:	2255      	movs	r2, #85	@ 0x55
 8001a22:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    ifx_i2c_pl_write_register(p_ctx, PL_REG_I2C_MODE, PL_REG_LEN_I2C_MODE, i2c_mode_value);
 8001a26:	f107 0310 	add.w	r3, r7, #16
 8001a2a:	2202      	movs	r2, #2
 8001a2c:	2189      	movs	r1, #137	@ 0x89
 8001a2e:	69b8      	ldr	r0, [r7, #24]
 8001a30:	f7ff fecb 	bl	80017ca <ifx_i2c_pl_write_register>
 8001a34:	e01f      	b.n	8001a76 <ifx_i2c_pl_negotiation_event_handler+0x196>
                else if ((p_ctx->frequency <= PL_SM_FM_MAX_FREQUENCY) && (slave_frequency > PL_SM_FM_MAX_FREQUENCY))
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	f8b3 3288 	ldrh.w	r3, [r3, #648]	@ 0x288
 8001a3c:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001a40:	d811      	bhi.n	8001a66 <ifx_i2c_pl_negotiation_event_handler+0x186>
 8001a42:	8abb      	ldrh	r3, [r7, #20]
 8001a44:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001a48:	d90d      	bls.n	8001a66 <ifx_i2c_pl_negotiation_event_handler+0x186>
                    i2c_mode_value[1] = PL_REG_I2C_MODE_SM_FM;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	747b      	strb	r3, [r7, #17]
                    p_ctx->pl.negotiate_state = PL_INIT_READ_FREQ;
 8001a4e:	69bb      	ldr	r3, [r7, #24]
 8001a50:	2255      	movs	r2, #85	@ 0x55
 8001a52:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    ifx_i2c_pl_write_register(p_ctx, PL_REG_I2C_MODE, PL_REG_LEN_I2C_MODE, i2c_mode_value);
 8001a56:	f107 0310 	add.w	r3, r7, #16
 8001a5a:	2202      	movs	r2, #2
 8001a5c:	2189      	movs	r1, #137	@ 0x89
 8001a5e:	69b8      	ldr	r0, [r7, #24]
 8001a60:	f7ff feb3 	bl	80017ca <ifx_i2c_pl_write_register>
 8001a64:	e007      	b.n	8001a76 <ifx_i2c_pl_negotiation_event_handler+0x196>
                    p_ctx->pl.negotiate_state = PL_INIT_VERIFY_FREQ;
 8001a66:	69bb      	ldr	r3, [r7, #24]
 8001a68:	2266      	movs	r2, #102	@ 0x66
 8001a6a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    continue_negotiation = TRUE;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8001a74:	e0a2      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
 8001a76:	e0a1      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                p_ctx->pl.negotiate_state = PL_INIT_VERIFY_FREQ;
 8001a78:	69bb      	ldr	r3, [r7, #24]
 8001a7a:	2266      	movs	r2, #102	@ 0x66
 8001a7c:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                ifx_i2c_pl_read_register(p_ctx, PL_REG_MAX_SCL_FREQU, PL_REG_LEN_MAX_SCL_FREQU);
 8001a80:	2204      	movs	r2, #4
 8001a82:	2184      	movs	r1, #132	@ 0x84
 8001a84:	69b8      	ldr	r0, [r7, #24]
 8001a86:	f7ff fe70 	bl	800176a <ifx_i2c_pl_read_register>
            break;
 8001a8a:	e097      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                slave_frequency = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 8001a8c:	69bb      	ldr	r3, [r7, #24]
 8001a8e:	f893 314a 	ldrb.w	r3, [r3, #330]	@ 0x14a
 8001a92:	021b      	lsls	r3, r3, #8
 8001a94:	b21a      	sxth	r2, r3
 8001a96:	69bb      	ldr	r3, [r7, #24]
 8001a98:	f893 314b 	ldrb.w	r3, [r3, #331]	@ 0x14b
 8001a9c:	b21b      	sxth	r3, r3
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	b21b      	sxth	r3, r3
 8001aa2:	82bb      	strh	r3, [r7, #20]
                if (p_ctx->frequency > slave_frequency)
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	f8b3 3288 	ldrh.w	r3, [r3, #648]	@ 0x288
 8001aaa:	8aba      	ldrh	r2, [r7, #20]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d208      	bcs.n	8001ac2 <ifx_i2c_pl_negotiation_event_handler+0x1e2>
                    p_buffer = NULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	61fb      	str	r3, [r7, #28]
                    buffer_len = 0;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	847b      	strh	r3, [r7, #34]	@ 0x22
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	22aa      	movs	r2, #170	@ 0xaa
 8001abc:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8001ac0:	e003      	b.n	8001aca <ifx_i2c_pl_negotiation_event_handler+0x1ea>
                    p_ctx->pl.negotiate_state = PL_INIT_AGREE_FREQ;
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	2277      	movs	r2, #119	@ 0x77
 8001ac6:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                continue_negotiation = TRUE;
 8001aca:	2301      	movs	r3, #1
 8001acc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8001ad0:	e074      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                event = ifx_i2c_pl_set_bit_rate(p_input_ctx, p_ctx->frequency);
 8001ad2:	69bb      	ldr	r3, [r7, #24]
 8001ad4:	f8b3 3288 	ldrh.w	r3, [r3, #648]	@ 0x288
 8001ad8:	4619      	mov	r1, r3
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f7ff feba 	bl	8001854 <ifx_i2c_pl_set_bit_rate>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	84fb      	strh	r3, [r7, #38]	@ 0x26
                if (IFX_I2C_STACK_SUCCESS == event)
 8001ae4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d107      	bne.n	8001afa <ifx_i2c_pl_negotiation_event_handler+0x21a>
                    p_ctx->pl.negotiate_state = PL_INIT_SET_DATA_REG_LEN;
 8001aea:	69bb      	ldr	r3, [r7, #24]
 8001aec:	2211      	movs	r2, #17
 8001aee:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    continue_negotiation = TRUE;
 8001af2:	2301      	movs	r3, #1
 8001af4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8001af8:	e05f      	b.n	8001bba <ifx_i2c_pl_negotiation_event_handler+0x2da>
                else if (IFX_I2C_STACK_ERROR == event)
 8001afa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001afc:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001b00:	d15b      	bne.n	8001bba <ifx_i2c_pl_negotiation_event_handler+0x2da>
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8001b02:	69bb      	ldr	r3, [r7, #24]
 8001b04:	22aa      	movs	r2, #170	@ 0xaa
 8001b06:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    p_buffer = NULL;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	61fb      	str	r3, [r7, #28]
                    buffer_len = 0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	847b      	strh	r3, [r7, #34]	@ 0x22
            break;
 8001b12:	e052      	b.n	8001bba <ifx_i2c_pl_negotiation_event_handler+0x2da>
                p_ctx->pl.negotiate_state = PL_INIT_GET_DATA_REG_LEN;
 8001b14:	69bb      	ldr	r3, [r7, #24]
 8001b16:	2222      	movs	r2, #34	@ 0x22
 8001b18:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                ifx_i2c_pl_write_register(p_ctx, PL_REG_DATA_REG_LEN, sizeof(max_frame_size), max_frame_size);
 8001b1c:	f107 030c 	add.w	r3, r7, #12
 8001b20:	2202      	movs	r2, #2
 8001b22:	2181      	movs	r1, #129	@ 0x81
 8001b24:	69b8      	ldr	r0, [r7, #24]
 8001b26:	f7ff fe50 	bl	80017ca <ifx_i2c_pl_write_register>
            break;
 8001b2a:	e047      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                p_ctx->pl.negotiate_state = PL_INIT_VERIFY_DATA_REG;
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	2288      	movs	r2, #136	@ 0x88
 8001b30:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                ifx_i2c_pl_read_register(p_ctx, PL_REG_DATA_REG_LEN, PL_REG_LEN_DATA_REG_LEN);
 8001b34:	2202      	movs	r2, #2
 8001b36:	2181      	movs	r1, #129	@ 0x81
 8001b38:	69b8      	ldr	r0, [r7, #24]
 8001b3a:	f7ff fe16 	bl	800176a <ifx_i2c_pl_read_register>
            break;
 8001b3e:	e03d      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	22aa      	movs	r2, #170	@ 0xaa
 8001b44:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                slave_frame_len = (p_ctx->pl.buffer[0] << 8) | p_ctx->pl.buffer[1];
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8001b4e:	021b      	lsls	r3, r3, #8
 8001b50:	b21a      	sxth	r2, r3
 8001b52:	69bb      	ldr	r3, [r7, #24]
 8001b54:	f893 3149 	ldrb.w	r3, [r3, #329]	@ 0x149
 8001b58:	b21b      	sxth	r3, r3
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	b21b      	sxth	r3, r3
 8001b5e:	82fb      	strh	r3, [r7, #22]
                if (p_ctx->frame_size >= slave_frame_len)
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8001b66:	8afa      	ldrh	r2, [r7, #22]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d805      	bhi.n	8001b78 <ifx_i2c_pl_negotiation_event_handler+0x298>
                    p_ctx->frame_size = slave_frame_len;
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	8afa      	ldrh	r2, [r7, #22]
 8001b70:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
                    event = IFX_I2C_STACK_SUCCESS;
 8001b74:	2300      	movs	r3, #0
 8001b76:	84fb      	strh	r3, [r7, #38]	@ 0x26
                p_buffer = NULL;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	61fb      	str	r3, [r7, #28]
                buffer_len = 0;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	847b      	strh	r3, [r7, #34]	@ 0x22
                continue_negotiation = TRUE;
 8001b80:	2301      	movs	r3, #1
 8001b82:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8001b86:	e019      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                if (IFX_I2C_STACK_SUCCESS == event)
 8001b88:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d104      	bne.n	8001b98 <ifx_i2c_pl_negotiation_event_handler+0x2b8>
                    p_ctx->pl.frame_state = PL_STATE_READY;
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	2202      	movs	r2, #2
 8001b92:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 8001b96:	e003      	b.n	8001ba0 <ifx_i2c_pl_negotiation_event_handler+0x2c0>
                    p_ctx->pl.frame_state = PL_STATE_UNINIT;
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                p_ctx->pl.upper_layer_event_handler(p_ctx,event, p_buffer, buffer_len);
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001ba6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001ba8:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 8001baa:	69fa      	ldr	r2, [r7, #28]
 8001bac:	69b8      	ldr	r0, [r7, #24]
 8001bae:	47a0      	blx	r4
            break;
 8001bb0:	e004      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                break;
 8001bb2:	bf00      	nop
 8001bb4:	e002      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
            break;
 8001bb6:	bf00      	nop
 8001bb8:	e000      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
            break;
 8001bba:	bf00      	nop
        }
    } while (FALSE != continue_negotiation);
 8001bbc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	f47f aea6 	bne.w	8001912 <ifx_i2c_pl_negotiation_event_handler+0x32>
}
 8001bc6:	bf00      	nop
 8001bc8:	bf00      	nop
 8001bca:	372c      	adds	r7, #44	@ 0x2c
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd90      	pop	{r4, r7, pc}
 8001bd0:	080018e1 	.word	0x080018e1

08001bd4 <ifx_i2c_pl_frame_event_handler>:


_STATIC_H void ifx_i2c_pl_frame_event_handler(ifx_i2c_context_t * p_ctx, optiga_lib_status_t event)
{
 8001bd4:	b590      	push	{r4, r7, lr}
 8001bd6:	b087      	sub	sp, #28
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	460b      	mov	r3, r1
 8001bde:	807b      	strh	r3, [r7, #2]
    uint32_t time_stamp_diff;
    uint32_t current_time;
    uint16_t frame_size;
    if (IFX_I2C_STACK_SUCCESS != event)
 8001be0:	887b      	ldrh	r3, [r7, #2]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d00c      	beq.n	8001c00 <ifx_i2c_pl_frame_event_handler+0x2c>
    {
        p_ctx->pl.frame_state = PL_STATE_READY;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2202      	movs	r2, #2
 8001bea:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
        // I2C read or write failed, report to upper layer
        p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001bf4:	8879      	ldrh	r1, [r7, #2]
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	47a0      	blx	r4
                p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
            }
            break;
        }
    }
}
 8001bfe:	e0f0      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
        switch (p_ctx->pl.frame_state)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8001c06:	3b01      	subs	r3, #1
 8001c08:	2b04      	cmp	r3, #4
 8001c0a:	f200 80dc 	bhi.w	8001dc6 <ifx_i2c_pl_frame_event_handler+0x1f2>
 8001c0e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c14 <ifx_i2c_pl_frame_event_handler+0x40>)
 8001c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c14:	08001c31 	.word	0x08001c31
 8001c18:	08001c39 	.word	0x08001c39
 8001c1c:	08001c57 	.word	0x08001c57
 8001c20:	08001da5 	.word	0x08001da5
 8001c24:	08001c29 	.word	0x08001c29
                ifx_i2c_pl_soft_reset(p_ctx);
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f000 f983 	bl	8001f34 <ifx_i2c_pl_soft_reset>
            break;
 8001c2e:	e0d8      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
                ifx_i2c_pl_negotiation_event_handler(p_ctx);
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f7ff fe55 	bl	80018e0 <ifx_i2c_pl_negotiation_event_handler>
            break;
 8001c36:	e0d4      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
                p_ctx->pl.frame_state            = PL_STATE_DATA_AVAILABLE;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2203      	movs	r2, #3
 8001c3c:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                if (PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d105      	bne.n	8001c56 <ifx_i2c_pl_frame_event_handler+0x82>
                    ifx_i2c_pl_read_register(p_ctx, PL_REG_I2C_STATE, PL_REG_LEN_I2C_STATE);
 8001c4a:	2204      	movs	r2, #4
 8001c4c:	2182      	movs	r1, #130	@ 0x82
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f7ff fd8b 	bl	800176a <ifx_i2c_pl_read_register>
                    break;
 8001c54:	e0c5      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
                if ((PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d159      	bne.n	8001d14 <ifx_i2c_pl_frame_event_handler+0x140>
                && (0 != (p_ctx->pl.buffer[0] & PL_REG_I2C_STATE_RESPONSE_READY)))
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8001c66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d052      	beq.n	8001d14 <ifx_i2c_pl_frame_event_handler+0x140>
                    frame_size = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 314a 	ldrb.w	r3, [r3, #330]	@ 0x14a
 8001c74:	021b      	lsls	r3, r3, #8
 8001c76:	b21a      	sxth	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f893 314b 	ldrb.w	r3, [r3, #331]	@ 0x14b
 8001c7e:	b21b      	sxth	r3, r3
 8001c80:	4313      	orrs	r3, r2
 8001c82:	b21b      	sxth	r3, r3
 8001c84:	827b      	strh	r3, [r7, #18]
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8001c86:	8a7b      	ldrh	r3, [r7, #18]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d010      	beq.n	8001cae <ifx_i2c_pl_frame_event_handler+0xda>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8001c92:	8a7a      	ldrh	r2, [r7, #18]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d80a      	bhi.n	8001cae <ifx_i2c_pl_frame_event_handler+0xda>
                        p_ctx->pl.frame_state = PL_STATE_RXTX;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2204      	movs	r2, #4
 8001c9c:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                        ifx_i2c_pl_read_register(p_ctx,PL_REG_DATA, frame_size);
 8001ca0:	8a7b      	ldrh	r3, [r7, #18]
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	2180      	movs	r1, #128	@ 0x80
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f7ff fd5f 	bl	800176a <ifx_i2c_pl_read_register>
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8001cac:	e079      	b.n	8001da2 <ifx_i2c_pl_frame_event_handler+0x1ce>
                        current_time = pal_os_timer_get_time_in_milliseconds();
 8001cae:	f005 f960 	bl	8006f72 <pal_os_timer_get_time_in_milliseconds>
 8001cb2:	60f8      	str	r0, [r7, #12]
                        time_stamp_diff = (current_time - p_ctx->dl.frame_start_time);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001cba:	68fa      	ldr	r2, [r7, #12]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	617b      	str	r3, [r7, #20]
                        if (p_ctx->dl.frame_start_time > current_time)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001cc6:	68fa      	ldr	r2, [r7, #12]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d205      	bcs.n	8001cd8 <ifx_i2c_pl_frame_event_handler+0x104>
                                               p_ctx->dl.frame_start_time)) + 0x01;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
                            time_stamp_diff = (0xFFFFFFFF + (current_time -
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	617b      	str	r3, [r7, #20]
                        if (time_stamp_diff < p_ctx->dl.data_poll_timeout)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d209      	bcs.n	8001cf8 <ifx_i2c_pl_frame_event_handler+0x124>
                            pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001cea:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	493e      	ldr	r1, [pc, #248]	@ (8001dec <ifx_i2c_pl_frame_event_handler+0x218>)
 8001cf2:	f005 f889 	bl	8006e08 <pal_os_event_register_callback_oneshot>
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8001cf6:	e054      	b.n	8001da2 <ifx_i2c_pl_frame_event_handler+0x1ce>
                            p_ctx->pl.frame_state = PL_STATE_READY;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2202      	movs	r2, #2
 8001cfc:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                            p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001d06:	2300      	movs	r3, #0
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	47a0      	blx	r4
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8001d12:	e046      	b.n	8001da2 <ifx_i2c_pl_frame_event_handler+0x1ce>
                else if (PL_ACTION_WRITE_FRAME == p_ctx->pl.frame_action)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d10e      	bne.n	8001d3c <ifx_i2c_pl_frame_event_handler+0x168>
                    p_ctx->pl.frame_state = PL_STATE_RXTX;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2204      	movs	r2, #4
 8001d22:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                    ifx_i2c_pl_write_register(p_ctx,
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f8b3 2146 	ldrh.w	r2, [r3, #326]	@ 0x146
                                              (uint8_t * )p_ctx->pl.p_tx_frame);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
                    ifx_i2c_pl_write_register(p_ctx,
 8001d32:	2180      	movs	r1, #128	@ 0x80
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f7ff fd48 	bl	80017ca <ifx_i2c_pl_write_register>
            break;
 8001d3a:	e052      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
                    current_time = pal_os_timer_get_time_in_milliseconds();
 8001d3c:	f005 f919 	bl	8006f72 <pal_os_timer_get_time_in_milliseconds>
 8001d40:	60f8      	str	r0, [r7, #12]
                    time_stamp_diff = (current_time - p_ctx->dl.frame_start_time);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001d48:	68fa      	ldr	r2, [r7, #12]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	617b      	str	r3, [r7, #20]
                    if (p_ctx->dl.frame_start_time > current_time)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d205      	bcs.n	8001d66 <ifx_i2c_pl_frame_event_handler+0x192>
                                           p_ctx->dl.frame_start_time)) + 0x01;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
                        time_stamp_diff = (0xFFFFFFFF + (current_time -
 8001d60:	68fa      	ldr	r2, [r7, #12]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	617b      	str	r3, [r7, #20]
                    if (time_stamp_diff < p_ctx->dl.data_poll_timeout)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 8001d6c:	697a      	ldr	r2, [r7, #20]
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d209      	bcs.n	8001d86 <ifx_i2c_pl_frame_event_handler+0x1b2>
                        pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001d78:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	491b      	ldr	r1, [pc, #108]	@ (8001dec <ifx_i2c_pl_frame_event_handler+0x218>)
 8001d80:	f005 f842 	bl	8006e08 <pal_os_event_register_callback_oneshot>
            break;
 8001d84:	e02d      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
                        p_ctx->pl.frame_state = PL_STATE_READY;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2202      	movs	r2, #2
 8001d8a:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                        p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001d94:	2300      	movs	r3, #0
 8001d96:	2200      	movs	r2, #0
 8001d98:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	47a0      	blx	r4
            break;
 8001da0:	e01f      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
 8001da2:	e01e      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
                p_ctx->pl.frame_state = PL_STATE_READY;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2202      	movs	r2, #2
 8001da8:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                p_ctx->pl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
                                                    p_ctx->pl.buffer,
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	f503 72a4 	add.w	r2, r3, #328	@ 0x148
                p_ctx->pl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	47a0      	blx	r4
            break;
 8001dc4:	e00d      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
                p_ctx->pl.frame_state = PL_STATE_INIT;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2201      	movs	r2, #1
 8001dca:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	47a0      	blx	r4
            break;
 8001de0:	bf00      	nop
}
 8001de2:	bf00      	nop
 8001de4:	371c      	adds	r7, #28
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd90      	pop	{r4, r7, pc}
 8001dea:	bf00      	nop
 8001dec:	0800183b 	.word	0x0800183b

08001df0 <ifx_i2c_pal_poll_callback>:

_STATIC_H void ifx_i2c_pal_poll_callback(void * p_ctx)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	60fb      	str	r3, [r7, #12]
    if (PL_I2C_CMD_WRITE == p_local_ctx->pl.i2c_cmd)
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f893 325f 	ldrb.w	r3, [r3, #607]	@ 0x25f
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d10c      	bne.n	8001e20 <ifx_i2c_pal_poll_callback+0x30>
    {
        LOG_PL("[IFX-PL]: Poll Timer elapsed -> Restart TX\n");
        //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
        pal_i2c_write(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_tx_len);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 8001e18:	461a      	mov	r2, r3
 8001e1a:	f004 fe27 	bl	8006a6c <pal_i2c_write>
    {
        LOG_PL("[IFX-PL]: Poll Timer elapsed  -> Restart Read Register -> Start TX\n");
        //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
        pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_rx_len);
    }
}
 8001e1e:	e010      	b.n	8001e42 <ifx_i2c_pal_poll_callback+0x52>
    else if (PL_I2C_CMD_READ == p_local_ctx->pl.i2c_cmd)
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	f893 325f 	ldrb.w	r3, [r3, #607]	@ 0x25f
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d10b      	bne.n	8001e42 <ifx_i2c_pal_poll_callback+0x52>
        pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_rx_len);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	f004 fe53 	bl	8006ae8 <pal_i2c_read>
}
 8001e42:	bf00      	nop
 8001e44:	3710      	adds	r7, #16
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <ifx_i2c_pl_guard_time_callback>:


_STATIC_H void ifx_i2c_pl_guard_time_callback(void * p_ctx)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b084      	sub	sp, #16
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	60fb      	str	r3, [r7, #12]
    if (PL_ACTION_READ_REGISTER == p_local_ctx->pl.register_action)
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	f893 325e 	ldrb.w	r3, [r3, #606]	@ 0x25e
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d11f      	bne.n	8001ea0 <ifx_i2c_pl_guard_time_callback+0x56>
    {
        if (PL_I2C_CMD_WRITE == p_local_ctx->pl.i2c_cmd)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	f893 325f 	ldrb.w	r3, [r3, #607]	@ 0x25f
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d110      	bne.n	8001e8c <ifx_i2c_pl_guard_time_callback+0x42>
        {
            LOG_PL("[IFX-PL]: GT done-> Start RX\n");
            p_local_ctx->pl.i2c_cmd = PL_I2C_CMD_READ;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	2202      	movs	r2, #2
 8001e6e:	f883 225f 	strb.w	r2, [r3, #607]	@ 0x25f
            //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
            pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_rx_len);
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8001e84:	461a      	mov	r2, r3
 8001e86:	f004 fe2f 	bl	8006ae8 <pal_i2c_read>
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
    {
        LOG_PL("[IFX-PL]: GT done -> REG written\n");
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
    }
}
 8001e8a:	e012      	b.n	8001eb2 <ifx_i2c_pl_guard_time_callback+0x68>
        else if (PL_I2C_CMD_READ == p_local_ctx->pl.i2c_cmd)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f893 325f 	ldrb.w	r3, [r3, #607]	@ 0x25f
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d10d      	bne.n	8001eb2 <ifx_i2c_pl_guard_time_callback+0x68>
            ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
 8001e96:	2100      	movs	r1, #0
 8001e98:	68f8      	ldr	r0, [r7, #12]
 8001e9a:	f7ff fe9b 	bl	8001bd4 <ifx_i2c_pl_frame_event_handler>
}
 8001e9e:	e008      	b.n	8001eb2 <ifx_i2c_pl_guard_time_callback+0x68>
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f893 325e 	ldrb.w	r3, [r3, #606]	@ 0x25e
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d103      	bne.n	8001eb2 <ifx_i2c_pl_guard_time_callback+0x68>
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
 8001eaa:	2100      	movs	r1, #0
 8001eac:	68f8      	ldr	r0, [r7, #12]
 8001eae:	f7ff fe91 	bl	8001bd4 <ifx_i2c_pl_frame_event_handler>
}
 8001eb2:	bf00      	nop
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
	...

08001ebc <ifx_i2c_pl_pal_event_handler>:

_STATIC_H void ifx_i2c_pl_pal_event_handler(void * p_ctx, optiga_lib_status_t event)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	807b      	strh	r3, [r7, #2]
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	60fb      	str	r3, [r7, #12]
    switch (event)
 8001ecc:	887b      	ldrh	r3, [r7, #2]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d01e      	beq.n	8001f10 <ifx_i2c_pl_pal_event_handler+0x54>
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	db25      	blt.n	8001f22 <ifx_i2c_pl_pal_event_handler+0x66>
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d822      	bhi.n	8001f22 <ifx_i2c_pl_pal_event_handler+0x66>
    {
        case PAL_I2C_EVENT_ERROR:
        case PAL_I2C_EVENT_BUSY:
            // Error event usually occurs when the device is in sleep mode and needs time to wake up
            if (p_local_ctx->pl.retry_counter--)
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	f8b3 3140 	ldrh.w	r3, [r3, #320]	@ 0x140
 8001ee2:	1e5a      	subs	r2, r3, #1
 8001ee4:	b291      	uxth	r1, r2
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	f8a2 1140 	strh.w	r1, [r2, #320]	@ 0x140
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d009      	beq.n	8001f04 <ifx_i2c_pl_pal_event_handler+0x48>
            {
                LOG_PL("[IFX-PL]: PAL Error -> Continue polling\n");
                pal_os_event_register_callback_oneshot(p_local_ctx->pal_os_event_ctx,
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001ef6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001efa:	68fa      	ldr	r2, [r7, #12]
 8001efc:	490b      	ldr	r1, [pc, #44]	@ (8001f2c <ifx_i2c_pl_pal_event_handler+0x70>)
 8001efe:	f004 ff83 	bl	8006e08 <pal_os_event_register_callback_oneshot>
            else
            {
                LOG_PL("[IFX-PL]: PAL Error -> Stop\n");
                ifx_i2c_pl_frame_event_handler(p_local_ctx, IFX_I2C_FATAL_ERROR);
            }
            break;
 8001f02:	e00f      	b.n	8001f24 <ifx_i2c_pl_pal_event_handler+0x68>
                ifx_i2c_pl_frame_event_handler(p_local_ctx, IFX_I2C_FATAL_ERROR);
 8001f04:	f44f 7183 	mov.w	r1, #262	@ 0x106
 8001f08:	68f8      	ldr	r0, [r7, #12]
 8001f0a:	f7ff fe63 	bl	8001bd4 <ifx_i2c_pl_frame_event_handler>
            break;
 8001f0e:	e009      	b.n	8001f24 <ifx_i2c_pl_pal_event_handler+0x68>

        case PAL_I2C_EVENT_SUCCESS:
            LOG_PL("[IFX-PL]: PAL Success -> Wait Guard Time\n");
            pal_os_event_register_callback_oneshot(p_local_ctx->pal_os_event_ctx, ifx_i2c_pl_guard_time_callback,
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001f16:	2332      	movs	r3, #50	@ 0x32
 8001f18:	68fa      	ldr	r2, [r7, #12]
 8001f1a:	4905      	ldr	r1, [pc, #20]	@ (8001f30 <ifx_i2c_pl_pal_event_handler+0x74>)
 8001f1c:	f004 ff74 	bl	8006e08 <pal_os_event_register_callback_oneshot>
                                                    p_local_ctx,PL_GUARD_TIME_INTERVAL_US);
            break;
 8001f20:	e000      	b.n	8001f24 <ifx_i2c_pl_pal_event_handler+0x68>
        default:
            break;
 8001f22:	bf00      	nop
    }
}
 8001f24:	bf00      	nop
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	08001df1 	.word	0x08001df1
 8001f30:	08001e4b 	.word	0x08001e4b

08001f34 <ifx_i2c_pl_soft_reset>:


_STATIC_H void ifx_i2c_pl_soft_reset(ifx_i2c_context_t * p_ctx)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
    uint8_t i2c_mode_value[2] = {0};
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	81bb      	strh	r3, [r7, #12]
    switch (p_ctx->pl.request_soft_reset)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f893 3263 	ldrb.w	r3, [r3, #611]	@ 0x263
 8001f46:	3b99      	subs	r3, #153	@ 0x99
 8001f48:	2b0a      	cmp	r3, #10
 8001f4a:	d85e      	bhi.n	800200a <ifx_i2c_pl_soft_reset+0xd6>
 8001f4c:	a201      	add	r2, pc, #4	@ (adr r2, 8001f54 <ifx_i2c_pl_soft_reset+0x20>)
 8001f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f52:	bf00      	nop
 8001f54:	08001f81 	.word	0x08001f81
 8001f58:	0800200b 	.word	0x0800200b
 8001f5c:	0800200b 	.word	0x0800200b
 8001f60:	0800200b 	.word	0x0800200b
 8001f64:	0800200b 	.word	0x0800200b
 8001f68:	0800200b 	.word	0x0800200b
 8001f6c:	0800200b 	.word	0x0800200b
 8001f70:	0800200b 	.word	0x0800200b
 8001f74:	08001ff9 	.word	0x08001ff9
 8001f78:	08001f95 	.word	0x08001f95
 8001f7c:	08001fdd 	.word	0x08001fdd
    {
        case PL_INIT_GET_STATUS_REG:
        {
            p_ctx->pl.request_soft_reset = PL_RESET_WRITE;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	22a2      	movs	r2, #162	@ 0xa2
 8001f84:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
            //Read the status register to check if soft reset is supported
            ifx_i2c_pl_read_register(p_ctx, PL_REG_I2C_STATE, PL_REG_LEN_I2C_STATE);
 8001f88:	2204      	movs	r2, #4
 8001f8a:	2182      	movs	r1, #130	@ 0x82
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f7ff fbec 	bl	800176a <ifx_i2c_pl_read_register>
            break;
 8001f92:	e03b      	b.n	800200c <ifx_i2c_pl_soft_reset+0xd8>
        }
        case PL_RESET_WRITE:
        {
            //Mask for soft reset bit(5th bit) from the 1st byte of status register
            p_ctx->pl.buffer[0] &= PL_REG_I2C_STATE_SOFT_RESET;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8001f9a:	f003 0308 	and.w	r3, r3, #8
 8001f9e:	b2da      	uxtb	r2, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
            if (PL_REG_I2C_STATE_SOFT_RESET == p_ctx->pl.buffer[0])
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8001fac:	2b08      	cmp	r3, #8
 8001fae:	d10b      	bne.n	8001fc8 <ifx_i2c_pl_soft_reset+0x94>
            {
                p_ctx->pl.request_soft_reset = PL_RESET_STARTUP;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	22a3      	movs	r2, #163	@ 0xa3
 8001fb4:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
                //Write 88 register with 0 value
                ifx_i2c_pl_write_register(p_ctx, PL_REG_SOFT_RESET, PL_REG_LEN_SOFT_RESET, i2c_mode_value);
 8001fb8:	f107 030c 	add.w	r3, r7, #12
 8001fbc:	2202      	movs	r2, #2
 8001fbe:	2188      	movs	r1, #136	@ 0x88
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f7ff fc02 	bl	80017ca <ifx_i2c_pl_write_register>
            {
                //Soft reset is not supported by the slave
                p_ctx->pl.frame_state = PL_STATE_UNINIT;
                ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_ERROR);
            }
            break;
 8001fc6:	e021      	b.n	800200c <ifx_i2c_pl_soft_reset+0xd8>
                p_ctx->pl.frame_state = PL_STATE_UNINIT;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_ERROR);
 8001fd0:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f7ff fdfd 	bl	8001bd4 <ifx_i2c_pl_frame_event_handler>
            break;
 8001fda:	e017      	b.n	800200c <ifx_i2c_pl_soft_reset+0xd8>
        }
        case PL_RESET_STARTUP:
        {
            p_ctx->pl.request_soft_reset= PL_RESET_INIT;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	22a1      	movs	r2, #161	@ 0xa1
 8001fe0:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
            pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,(register_callback)ifx_i2c_pl_soft_reset,
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001fea:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	4908      	ldr	r1, [pc, #32]	@ (8002014 <ifx_i2c_pl_soft_reset+0xe0>)
 8001ff2:	f004 ff09 	bl	8006e08 <pal_os_event_register_callback_oneshot>
                                                   (void * )p_ctx,
                                                   STARTUP_TIME_MSEC);
            break;
 8001ff6:	e009      	b.n	800200c <ifx_i2c_pl_soft_reset+0xd8>
        }
        case PL_RESET_INIT:
        {
            p_ctx->pl.frame_state = PL_STATE_INIT;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
            ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 8002000:	2100      	movs	r1, #0
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f7ff fde6 	bl	8001bd4 <ifx_i2c_pl_frame_event_handler>
            break;
 8002008:	e000      	b.n	800200c <ifx_i2c_pl_soft_reset+0xd8>
        }
        default:
            break;
 800200a:	bf00      	nop
    }
}
 800200c:	bf00      	nop
 800200e:	3710      	adds	r7, #16
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	08001f35 	.word	0x08001f35

08002018 <ifx_i2c_prl_init>:
_STATIC_H optiga_lib_status_t ifx_i2c_prl_send_alert(ifx_i2c_context_t * p_ctx);
/// @endcond

optiga_lib_status_t ifx_i2c_prl_init(ifx_i2c_context_t * p_ctx,
                                     ifx_i2c_event_handler_t handler)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8002022:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002026:	81fb      	strh	r3, [r7, #14]
    LOG_PRL("[IFX-PRL]: Init\n");

    p_ctx->tl.state = PRL_STATE_UNINIT;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e

    do
    {
        // Initialize transport layer (and register event handler)
        if (IFX_I2C_STACK_SUCCESS != ifx_i2c_tl_init(p_ctx, ifx_i2c_prl_event_handler))
 8002030:	491c      	ldr	r1, [pc, #112]	@ (80020a4 <ifx_i2c_prl_init+0x8c>)
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f001 faa0 	bl	8003578 <ifx_i2c_tl_init>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d12b      	bne.n	8002096 <ifx_i2c_prl_init+0x7e>
        {
            break;
        }

        p_ctx->prl.upper_layer_event_handler = handler;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	641a      	str	r2, [r3, #64]	@ 0x40
        if (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 800204a:	2b11      	cmp	r3, #17
 800204c:	d104      	bne.n	8002058 <ifx_i2c_prl_init+0x40>
        {
            p_ctx->prl.restore_context_flag = PRL_RESTORE_NOT_DONE;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
 8002056:	e003      	b.n	8002060 <ifx_i2c_prl_init+0x48>
        }
        else
        {
            p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        }
        p_ctx->prl.state = PRL_STATE_IDLE;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2

        p_ctx->protocol_version = PROTOCOL_VERSION_PRE_SHARED_SECRET;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 24c1 	strb.w	r2, [r3, #1217]	@ 0x4c1
        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
        p_ctx->prl.hs_state = PRL_HS_SEND_HELLO;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2211      	movs	r2, #17
 8002084:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
        p_ctx->prl.alert_type = PRL_DEFAULT_ALERT;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2211      	movs	r2, #17
 800208c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        return_status = IFX_I2C_STACK_SUCCESS;
 8002090:	2300      	movs	r3, #0
 8002092:	81fb      	strh	r3, [r7, #14]
 8002094:	e000      	b.n	8002098 <ifx_i2c_prl_init+0x80>
            break;
 8002096:	bf00      	nop
    } while (FALSE);
    
    return (return_status);
 8002098:	89fb      	ldrh	r3, [r7, #14]
}
 800209a:	4618      	mov	r0, r3
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	08002c21 	.word	0x08002c21

080020a8 <ifx_i2c_prl_close>:

optiga_lib_status_t ifx_i2c_prl_close(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 80020a8:	b590      	push	{r4, r7, lr}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 80020b2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80020b6:	81fb      	strh	r3, [r7, #14]
    LOG_PRL("[IFX-PRL]: Close\n");
    do
    {
        // Presentation Layer must be idle
        if (PRL_STATE_IDLE != p_ctx->prl.state)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d12e      	bne.n	8002120 <ifx_i2c_prl_close+0x78>
        {
            break;
        }
        p_ctx->prl.upper_layer_event_handler = handler;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	683a      	ldr	r2, [r7, #0]
 80020c6:	641a      	str	r2, [r3, #64]	@ 0x40
        if (IFX_I2C_SESSION_CONTEXT_NONE == p_ctx->manage_context_operation)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 80020ce:	2b33      	cmp	r3, #51	@ 0x33
 80020d0:	d109      	bne.n	80020e6 <ifx_i2c_prl_close+0x3e>
        {
            p_ctx->prl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, 0, 0);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 80020d6:	2300      	movs	r3, #0
 80020d8:	2200      	movs	r2, #0
 80020da:	2100      	movs	r1, #0
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	47a0      	blx	r4
            return_status = IFX_I2C_STACK_SUCCESS;
 80020e0:	2300      	movs	r3, #0
 80020e2:	81fb      	strh	r3, [r7, #14]
            break;
 80020e4:	e01d      	b.n	8002122 <ifx_i2c_prl_close+0x7a>
        }

        if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) &&
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d118      	bne.n	8002122 <ifx_i2c_prl_close+0x7a>
            (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation))
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
        if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) &&
 80020f6:	2b22      	cmp	r3, #34	@ 0x22
 80020f8:	d113      	bne.n	8002122 <ifx_i2c_prl_close+0x7a>
        {
            p_ctx->prl.state = PRL_STATE_MANAGE_CONTEXT;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2208      	movs	r2, #8
 80020fe:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_TX_STATE;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2201      	movs	r2, #1
 8002106:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
            ifx_i2c_prl_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, p_ctx->prl.prl_txrx_buffer, 1);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f103 02a8 	add.w	r2, r3, #168	@ 0xa8
 8002110:	2301      	movs	r3, #1
 8002112:	2100      	movs	r1, #0
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f000 fd83 	bl	8002c20 <ifx_i2c_prl_event_handler>
            return_status = IFX_I2C_STACK_SUCCESS;
 800211a:	2300      	movs	r3, #0
 800211c:	81fb      	strh	r3, [r7, #14]
            break;
 800211e:	e000      	b.n	8002122 <ifx_i2c_prl_close+0x7a>
            break;
 8002120:	bf00      	nop
        }
    } while (FALSE);
    return (return_status);
 8002122:	89fb      	ldrh	r3, [r7, #14]
}
 8002124:	4618      	mov	r0, r3
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	bd90      	pop	{r4, r7, pc}

0800212c <ifx_i2c_prl_transceive>:
optiga_lib_status_t ifx_i2c_prl_transceive(ifx_i2c_context_t * p_ctx,
                                           uint8_t * p_tx_data,
                                           uint16_t tx_data_len,
                                           uint8_t * p_rx_data,
                                           uint16_t * p_rx_data_len)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	603b      	str	r3, [r7, #0]
 8002138:	4613      	mov	r3, r2
 800213a:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 800213c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002140:	82fb      	strh	r3, [r7, #22]
    LOG_PRL("[IFX-PRL]: Transceive txlen %d\n", tx_data_len);

    do
    {
        // Check function arguments and presentation Layer must be idle
        if ((NULL == p_tx_data) || (0 == tx_data_len) || (PRL_STATE_IDLE != p_ctx->prl.state))
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d05a      	beq.n	80021fe <ifx_i2c_prl_transceive+0xd2>
 8002148:	88fb      	ldrh	r3, [r7, #6]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d057      	beq.n	80021fe <ifx_i2c_prl_transceive+0xd2>
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8002154:	2b01      	cmp	r3, #1
 8002156:	d152      	bne.n	80021fe <ifx_i2c_prl_transceive+0xd2>
        {
            break;
        }

        if ((IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && 
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 800215e:	2b11      	cmp	r3, #17
 8002160:	d10d      	bne.n	800217e <ifx_i2c_prl_transceive+0x52>
            (PRL_RESTORE_NOT_DONE == p_ctx->prl.restore_context_flag))
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
        if ((IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && 
 8002168:	2b00      	cmp	r3, #0
 800216a:	d108      	bne.n	800217e <ifx_i2c_prl_transceive+0x52>
        {
            p_ctx->prl.state = PRL_STATE_MANAGE_CONTEXT;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2208      	movs	r2, #8
 8002170:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_TX_STATE;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
 800217c:	e003      	b.n	8002186 <ifx_i2c_prl_transceive+0x5a>
        }
        else
        {
            p_ctx->prl.state = PRL_STATE_START;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2202      	movs	r2, #2
 8002182:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
        }
        p_ctx->prl.p_actual_payload = p_tx_data;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	68ba      	ldr	r2, [r7, #8]
 800218a:	635a      	str	r2, [r3, #52]	@ 0x34
        p_ctx->prl.actual_payload_length = tx_data_len;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	88fa      	ldrh	r2, [r7, #6]
 8002190:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

        if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 800219a:	f003 0303 	and.w	r3, r3, #3
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d006      	beq.n	80021b0 <ifx_i2c_prl_transceive+0x84>
            (FULL_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)))
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 80021a8:	f003 0303 	and.w	r3, r3, #3
        if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 80021ac:	2b03      	cmp	r3, #3
 80021ae:	d103      	bne.n	80021b8 <ifx_i2c_prl_transceive+0x8c>
        {
            p_ctx->prl.p_recv_payload_buffer = p_rx_data;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	683a      	ldr	r2, [r7, #0]
 80021b4:	639a      	str	r2, [r3, #56]	@ 0x38
 80021b6:	e003      	b.n	80021c0 <ifx_i2c_prl_transceive+0x94>
        }
        else
        {
            p_ctx->prl.p_recv_payload_buffer = &p_rx_data[PRL_PLAIN_TEST_OFFSET];
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	1d1a      	adds	r2, r3, #4
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	639a      	str	r2, [r3, #56]	@ 0x38
        }
        p_ctx->prl.p_recv_payload_buffer_length = p_rx_data_len;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6a3a      	ldr	r2, [r7, #32]
 80021c4:	63da      	str	r2, [r3, #60]	@ 0x3c
        p_ctx->prl.data_retransmit_counter = 0;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2200      	movs	r2, #0
 80021ca:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
        p_ctx->prl.trans_repeat_status = FALSE;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2200      	movs	r2, #0
 80021d2:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
        p_ctx->prl.decryption_failure_counter = 0;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2200      	movs	r2, #0
 80021da:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2200      	movs	r2, #0
 80021e2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
        p_ctx->prl.alert_type = PRL_DEFAULT_ALERT;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2211      	movs	r2, #17
 80021ea:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8

        ifx_i2c_prl_event_handler(p_ctx,
 80021ee:	88fb      	ldrh	r3, [r7, #6]
 80021f0:	68ba      	ldr	r2, [r7, #8]
 80021f2:	2100      	movs	r1, #0
 80021f4:	68f8      	ldr	r0, [r7, #12]
 80021f6:	f000 fd13 	bl	8002c20 <ifx_i2c_prl_event_handler>
                                  IFX_I2C_STACK_SUCCESS,
                                  p_tx_data, tx_data_len);
        return_status = IFX_I2C_STACK_SUCCESS;
 80021fa:	2300      	movs	r3, #0
 80021fc:	82fb      	strh	r3, [r7, #22]

    } while (FALSE);
    return (return_status);
 80021fe:	8afb      	ldrh	r3, [r7, #22]
}
 8002200:	4618      	mov	r0, r3
 8002202:	3718      	adds	r7, #24
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <ifx_i2c_prl_prf>:

_STATIC_H optiga_lib_status_t ifx_i2c_prl_prf(ifx_i2c_context_t * p_ctx)
{
 8002208:	b5b0      	push	{r4, r5, r7, lr}
 800220a:	b09e      	sub	sp, #120	@ 0x78
 800220c:	af06      	add	r7, sp, #24
 800220e:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002210:	f240 1307 	movw	r3, #263	@ 0x107
 8002214:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    uint8_t label_input[] = PRL_LABEL;
 8002218:	4b24      	ldr	r3, [pc, #144]	@ (80022ac <ifx_i2c_prl_prf+0xa4>)
 800221a:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 800221e:	461d      	mov	r5, r3
 8002220:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002222:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002224:	682b      	ldr	r3, [r5, #0]
 8002226:	7023      	strb	r3, [r4, #0]
    uint8_t secret_input[OPTIGA_SHARED_SECRET_MAX_LENGTH];
    uint16_t shared_secret_length;
    do
    {
        //Reading pre-shared secret from datastore
        return_status = pal_os_datastore_read(p_ctx->ifx_i2c_datastore_config->datastore_shared_secret_id,
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 800222e:	881b      	ldrh	r3, [r3, #0]
 8002230:	f107 020a 	add.w	r2, r7, #10
 8002234:	f107 010c 	add.w	r1, r7, #12
 8002238:	4618      	mov	r0, r3
 800223a:	f004 fd1f 	bl	8006c7c <pal_os_datastore_read>
 800223e:	4603      	mov	r3, r0
 8002240:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
                                              secret_input,
                                              &shared_secret_length);
        if (PAL_STATUS_SUCCESS != return_status)
 8002244:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8002248:	2b00      	cmp	r3, #0
 800224a:	d004      	beq.n	8002256 <ifx_i2c_prl_prf+0x4e>
        {
            return_status = IFX_I2C_HANDSHAKE_ERROR;
 800224c:	f240 1307 	movw	r3, #263	@ 0x107
 8002250:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
            break;
 8002254:	e024      	b.n	80022a0 <ifx_i2c_prl_prf+0x98>
        }
        if (PAL_STATUS_SUCCESS != pal_crypt_tls_prf_sha256(NULL, secret_input,
 8002256:	8978      	ldrh	r0, [r7, #10]
                                                           shared_secret_length,
                                                           label_input,
                                                           sizeof(label_input) - 1,
                                                           p_ctx->prl.random,
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	3380      	adds	r3, #128	@ 0x80
                                                           sizeof(p_ctx->prl.random),
                                                           p_ctx->prl.session_key,
 800225c:	687a      	ldr	r2, [r7, #4]
 800225e:	3258      	adds	r2, #88	@ 0x58
        if (PAL_STATUS_SUCCESS != pal_crypt_tls_prf_sha256(NULL, secret_input,
 8002260:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8002264:	f107 010c 	add.w	r1, r7, #12
 8002268:	2528      	movs	r5, #40	@ 0x28
 800226a:	9504      	str	r5, [sp, #16]
 800226c:	9203      	str	r2, [sp, #12]
 800226e:	2220      	movs	r2, #32
 8002270:	9202      	str	r2, [sp, #8]
 8002272:	9301      	str	r3, [sp, #4]
 8002274:	2310      	movs	r3, #16
 8002276:	9300      	str	r3, [sp, #0]
 8002278:	4623      	mov	r3, r4
 800227a:	4602      	mov	r2, r0
 800227c:	2000      	movs	r0, #0
 800227e:	f004 fb12 	bl	80068a6 <pal_crypt_tls_prf_sha256>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d003      	beq.n	8002290 <ifx_i2c_prl_prf+0x88>
                                                           sizeof(p_ctx->prl.session_key)))
        {
            return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002288:	f240 1307 	movw	r3, #263	@ 0x107
 800228c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
        }
        memset(secret_input, 0, shared_secret_length);
 8002290:	897b      	ldrh	r3, [r7, #10]
 8002292:	461a      	mov	r2, r3
 8002294:	f107 030c 	add.w	r3, r7, #12
 8002298:	2100      	movs	r1, #0
 800229a:	4618      	mov	r0, r3
 800229c:	f00d fa44 	bl	800f728 <memset>

    } while (FALSE);
    return (return_status);
 80022a0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3760      	adds	r7, #96	@ 0x60
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bdb0      	pop	{r4, r5, r7, pc}
 80022ac:	080103e4 	.word	0x080103e4

080022b0 <ifx_i2c_prl_form_associated_data>:

_STATIC_H void ifx_i2c_prl_form_associated_data(ifx_i2c_context_t * p_ctx,
                                                uint16_t data_len,
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	607a      	str	r2, [r7, #4]
 80022ba:	461a      	mov	r2, r3
 80022bc:	460b      	mov	r3, r1
 80022be:	817b      	strh	r3, [r7, #10]
 80022c0:	4613      	mov	r3, r2
 80022c2:	727b      	strb	r3, [r7, #9]
    p_ctx->prl.associate_data[0] = sctr;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	7a7a      	ldrb	r2, [r7, #9]
 80022c8:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	33a1      	adds	r3, #161	@ 0xa1
 80022d0:	6879      	ldr	r1, [r7, #4]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f004 f946 	bl	8006564 <optiga_common_set_uint32>
    p_ctx->prl.associate_data[5] = p_ctx->protocol_version;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f893 24c1 	ldrb.w	r2, [r3, #1217]	@ 0x4c1
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
    optiga_common_set_uint16(&p_ctx->prl.associate_data[6], data_len);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	33a6      	adds	r3, #166	@ 0xa6
 80022e8:	897a      	ldrh	r2, [r7, #10]
 80022ea:	4611      	mov	r1, r2
 80022ec:	4618      	mov	r0, r3
 80022ee:	f004 f922 	bl	8006536 <optiga_common_set_uint16>
}
 80022f2:	bf00      	nop
 80022f4:	3710      	adds	r7, #16
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}

080022fa <ifx_i2c_prl_encrypt_msg>:
_STATIC_H optiga_lib_status_t ifx_i2c_prl_encrypt_msg(ifx_i2c_context_t * p_ctx,
                                                      uint8_t * p_data,
                                                      uint16_t data_len,
                                                      uint32_t seq_number,
                                                      uint8_t sctr)
{
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b08e      	sub	sp, #56	@ 0x38
 80022fe:	af06      	add	r7, sp, #24
 8002300:	60f8      	str	r0, [r7, #12]
 8002302:	60b9      	str	r1, [r7, #8]
 8002304:	603b      	str	r3, [r7, #0]
 8002306:	4613      	mov	r3, r2
 8002308:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 800230a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800230e:	83fb      	strh	r3, [r7, #30]
    uint8_t nonce_data[PRL_NONCE_LENGTH];
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len,seq_number,sctr);
 8002310:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002314:	88f9      	ldrh	r1, [r7, #6]
 8002316:	683a      	ldr	r2, [r7, #0]
 8002318:	68f8      	ldr	r0, [r7, #12]
 800231a:	f7ff ffc9 	bl	80022b0 <ifx_i2c_prl_form_associated_data>
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[PRL_MASTER_ENCRYPTION_NONCE_OFFSET], PRL_MASTER_NONCE_LENGTH);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	3378      	adds	r3, #120	@ 0x78
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	617b      	str	r3, [r7, #20]
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);
 8002326:	f107 0314 	add.w	r3, r7, #20
 800232a:	3304      	adds	r3, #4
 800232c:	6839      	ldr	r1, [r7, #0]
 800232e:	4618      	mov	r0, r3
 8002330:	f004 f918 	bl	8006564 <optiga_common_set_uint32>

        if (PAL_STATUS_SUCCESS != (pal_crypt_encrypt_aes128_ccm(NULL,
                                                                p_data,
                                                                data_len,
                                                                &p_ctx->prl.
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f103 0058 	add.w	r0, r3, #88	@ 0x58
                                                                session_key[PRL_MASTER_ENCRYPTION_KEY_OFFSET],
                                                                nonce_data, PRL_MASTER_NONCE_LENGTH + 
                                                                PRL_SEQ_NUMBER_LENGTH,
                                                                p_ctx->prl.associate_data,
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	33a0      	adds	r3, #160	@ 0xa0
        if (PAL_STATUS_SUCCESS != (pal_crypt_encrypt_aes128_ccm(NULL,
 800233e:	88f9      	ldrh	r1, [r7, #6]
 8002340:	68ba      	ldr	r2, [r7, #8]
 8002342:	9205      	str	r2, [sp, #20]
 8002344:	2208      	movs	r2, #8
 8002346:	9204      	str	r2, [sp, #16]
 8002348:	2208      	movs	r2, #8
 800234a:	9203      	str	r2, [sp, #12]
 800234c:	9302      	str	r3, [sp, #8]
 800234e:	2308      	movs	r3, #8
 8002350:	9301      	str	r3, [sp, #4]
 8002352:	f107 0314 	add.w	r3, r7, #20
 8002356:	9300      	str	r3, [sp, #0]
 8002358:	4603      	mov	r3, r0
 800235a:	460a      	mov	r2, r1
 800235c:	68b9      	ldr	r1, [r7, #8]
 800235e:	2000      	movs	r0, #0
 8002360:	f004 fac7 	bl	80068f2 <pal_crypt_encrypt_aes128_ccm>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d102      	bne.n	8002370 <ifx_i2c_prl_encrypt_msg+0x76>
                                                                IFX_I2C_PRL_MAC_SIZE,
                                                                p_data)))
        {
            break;
        }
        return_status = IFX_I2C_STACK_SUCCESS;
 800236a:	2300      	movs	r3, #0
 800236c:	83fb      	strh	r3, [r7, #30]
 800236e:	e000      	b.n	8002372 <ifx_i2c_prl_encrypt_msg+0x78>
            break;
 8002370:	bf00      	nop
    } while (FALSE);
    return (return_status);
 8002372:	8bfb      	ldrh	r3, [r7, #30]
}
 8002374:	4618      	mov	r0, r3
 8002376:	3720      	adds	r7, #32
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}

0800237c <ifx_i2c_prl_decrypt_msg>:
                                                      uint32_t seq_number,
                                                      uint8_t * out_data,
                                                      uint8_t decrypt_key_offset,
                                                      uint8_t decrypt_nonce_offset,
                                                      uint8_t sctr)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b08e      	sub	sp, #56	@ 0x38
 8002380:	af06      	add	r7, sp, #24
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	603b      	str	r3, [r7, #0]
 8002388:	4613      	mov	r3, r2
 800238a:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 800238c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002390:	83fb      	strh	r3, [r7, #30]
    uint8_t nonce_data[PRL_NONCE_LENGTH];
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
 8002392:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002396:	88f9      	ldrh	r1, [r7, #6]
 8002398:	683a      	ldr	r2, [r7, #0]
 800239a:	68f8      	ldr	r0, [r7, #12]
 800239c:	f7ff ff88 	bl	80022b0 <ifx_i2c_prl_form_associated_data>
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
 80023a0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80023a4:	3358      	adds	r3, #88	@ 0x58
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	4413      	add	r3, r2
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	617b      	str	r3, [r7, #20]
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);
 80023ae:	f107 0314 	add.w	r3, r7, #20
 80023b2:	3304      	adds	r3, #4
 80023b4:	6839      	ldr	r1, [r7, #0]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f004 f8d4 	bl	8006564 <optiga_common_set_uint32>

        if (PAL_STATUS_SUCCESS != (pal_crypt_decrypt_aes128_ccm(NULL,
 80023bc:	88fb      	ldrh	r3, [r7, #6]
 80023be:	3308      	adds	r3, #8
 80023c0:	b299      	uxth	r1, r3
                                                                p_data,
                                                                (data_len + IFX_I2C_PRL_MAC_SIZE),
                                                                &p_ctx->prl.session_key[decrypt_key_offset],
 80023c2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80023c6:	3358      	adds	r3, #88	@ 0x58
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	18d0      	adds	r0, r2, r3
                                                                nonce_data,
                                                                PRL_MASTER_NONCE_LENGTH + PRL_SEQ_NUMBER_LENGTH,
                                                                p_ctx->prl.associate_data,
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	33a0      	adds	r3, #160	@ 0xa0
        if (PAL_STATUS_SUCCESS != (pal_crypt_decrypt_aes128_ccm(NULL,
 80023d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80023d2:	9205      	str	r2, [sp, #20]
 80023d4:	2208      	movs	r2, #8
 80023d6:	9204      	str	r2, [sp, #16]
 80023d8:	2208      	movs	r2, #8
 80023da:	9203      	str	r2, [sp, #12]
 80023dc:	9302      	str	r3, [sp, #8]
 80023de:	2308      	movs	r3, #8
 80023e0:	9301      	str	r3, [sp, #4]
 80023e2:	f107 0314 	add.w	r3, r7, #20
 80023e6:	9300      	str	r3, [sp, #0]
 80023e8:	4603      	mov	r3, r0
 80023ea:	460a      	mov	r2, r1
 80023ec:	68b9      	ldr	r1, [r7, #8]
 80023ee:	2000      	movs	r0, #0
 80023f0:	f004 faa0 	bl	8006934 <pal_crypt_decrypt_aes128_ccm>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d102      	bne.n	8002400 <ifx_i2c_prl_decrypt_msg+0x84>
                                                                IFX_I2C_PRL_MAC_SIZE,
                                                                out_data)))
        {
            break;
        }
        return_status = IFX_I2C_STACK_SUCCESS;
 80023fa:	2300      	movs	r3, #0
 80023fc:	83fb      	strh	r3, [r7, #30]
 80023fe:	e000      	b.n	8002402 <ifx_i2c_prl_decrypt_msg+0x86>
            break;
 8002400:	bf00      	nop
    } while (FALSE);
    return (return_status);
 8002402:	8bfb      	ldrh	r3, [r7, #30]
}
 8002404:	4618      	mov	r0, r3
 8002406:	3720      	adds	r7, #32
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <ifx_i2c_prl_send_alert>:

_STATIC_H optiga_lib_status_t ifx_i2c_prl_send_alert(ifx_i2c_context_t * p_ctx)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b086      	sub	sp, #24
 8002410:	af02      	add	r7, sp, #8
 8002412:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t return_status = IFX_I2C_STACK_SUCCESS;
 8002414:	2300      	movs	r3, #0
 8002416:	81fb      	strh	r3, [r7, #14]
    do
    {
        p_ctx->prl.state = PRL_STATE_IDLE;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
        if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8002426:	2b04      	cmp	r3, #4
 8002428:	d134      	bne.n	8002494 <ifx_i2c_prl_send_alert+0x88>
        {
            p_ctx->prl.decryption_failure_counter++;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 8002430:	3301      	adds	r3, #1
 8002432:	b2da      	uxtb	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
            p_ctx->prl.state = PRL_STATE_VERIFY;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2203      	movs	r2, #3
 800243e:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            //lint --e{835} suppress "Protection bits in SCTR is set to 0 for alert message"
            FORM_SCTR_HEADER(p_ctx, PRL_ALERT_PROTOCOL, p_ctx->prl.alert_type, 0);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8002450:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002454:	b2da      	uxtb	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
            p_ctx->prl.prl_txrx_buffer[0] = p_ctx->prl.sctr;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f893 20e6 	ldrb.w	r2, [r3, #230]	@ 0xe6
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
            return_status = ifx_i2c_tl_transceive(p_ctx,
                                                  p_ctx->prl.prl_txrx_buffer,
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
            return_status = ifx_i2c_tl_transceive(p_ctx,
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	3354      	adds	r3, #84	@ 0x54
 8002476:	9300      	str	r3, [sp, #0]
 8002478:	4613      	mov	r3, r2
 800247a:	2201      	movs	r2, #1
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f001 f8a9 	bl	80035d4 <ifx_i2c_tl_transceive>
 8002482:	4603      	mov	r3, r0
 8002484:	81fb      	strh	r3, [r7, #14]
                                                  1,
                                                  p_ctx->prl.p_recv_payload_buffer,
                                                  &p_ctx->prl.prl_receive_length);
            *p_ctx->prl.p_recv_payload_buffer_length = p_ctx->prl.prl_receive_length;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	f8b2 2054 	ldrh.w	r2, [r2, #84]	@ 0x54
 8002490:	801a      	strh	r2, [r3, #0]
 8002492:	e00d      	b.n	80024b0 <ifx_i2c_prl_send_alert+0xa4>
        }
        else
        {
            p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f44f 7284 	mov.w	r2, #264	@ 0x108
 800249a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
            p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	22ff      	movs	r2, #255	@ 0xff
 80024aa:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
            break;
 80024ae:	bf00      	nop
        }

    } while (FALSE);
    return (return_status);
 80024b0:	89fb      	ldrh	r3, [r7, #14]
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <ifx_i2c_prl_do_handshake>:

_STATIC_H optiga_lib_status_t ifx_i2c_prl_do_handshake(ifx_i2c_context_t * p_ctx, const uint8_t * p_data)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b08a      	sub	sp, #40	@ 0x28
 80024be:	af04      	add	r7, sp, #16
 80024c0:	6078      	str	r0, [r7, #4]
 80024c2:	6039      	str	r1, [r7, #0]
    uint8_t sseq[4];
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 80024c4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80024c8:	82fb      	strh	r3, [r7, #22]
    uint32_t exit_machine = FALSE;
 80024ca:	2300      	movs	r3, #0
 80024cc:	613b      	str	r3, [r7, #16]
    LOG_PRL("[IFX-PRL]: Do Handshake \n");

    do
    {
        switch (p_ctx->prl.hs_state)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	f893 30e3 	ldrb.w	r3, [r3, #227]	@ 0xe3
 80024d4:	2b55      	cmp	r3, #85	@ 0x55
 80024d6:	f000 8178 	beq.w	80027ca <ifx_i2c_prl_do_handshake+0x310>
 80024da:	2b55      	cmp	r3, #85	@ 0x55
 80024dc:	f300 817f 	bgt.w	80027de <ifx_i2c_prl_do_handshake+0x324>
 80024e0:	2b44      	cmp	r3, #68	@ 0x44
 80024e2:	f000 8100 	beq.w	80026e6 <ifx_i2c_prl_do_handshake+0x22c>
 80024e6:	2b44      	cmp	r3, #68	@ 0x44
 80024e8:	f300 8179 	bgt.w	80027de <ifx_i2c_prl_do_handshake+0x324>
 80024ec:	2b33      	cmp	r3, #51	@ 0x33
 80024ee:	f000 8095 	beq.w	800261c <ifx_i2c_prl_do_handshake+0x162>
 80024f2:	2b33      	cmp	r3, #51	@ 0x33
 80024f4:	f300 8173 	bgt.w	80027de <ifx_i2c_prl_do_handshake+0x324>
 80024f8:	2b11      	cmp	r3, #17
 80024fa:	d002      	beq.n	8002502 <ifx_i2c_prl_do_handshake+0x48>
 80024fc:	2b22      	cmp	r3, #34	@ 0x22
 80024fe:	d034      	beq.n	800256a <ifx_i2c_prl_do_handshake+0xb0>
                p_ctx->prl.alert_type = PRL_INVALID_ALERT;
                exit_machine = FALSE;
            }
            break;
            default:
            break;
 8002500:	e16d      	b.n	80027de <ifx_i2c_prl_do_handshake+0x324>
                FORM_SCTR_HEADER(p_ctx,PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_HELLO_MSG, 0);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f893 20e6 	ldrb.w	r2, [r3, #230]	@ 0xe6
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                p_ctx->prl.prl_txrx_buffer[PRL_PROTOCOL_VERSION_OFFSET] = p_ctx->protocol_version;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f893 24c1 	ldrb.w	r2, [r3, #1217]	@ 0x4c1
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
                p_ctx->prl.prl_receive_length = PRL_SLAVE_HELLO_LENGTH;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2226      	movs	r2, #38	@ 0x26
 8002526:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                                                      p_ctx->prl.prl_txrx_buffer,
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
                                                      p_ctx->prl.prl_txrx_buffer,
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	f103 02a8 	add.w	r2, r3, #168	@ 0xa8
                return_status = ifx_i2c_tl_transceive(p_ctx,
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	3354      	adds	r3, #84	@ 0x54
 800253a:	9300      	str	r3, [sp, #0]
 800253c:	4613      	mov	r3, r2
 800253e:	2202      	movs	r2, #2
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f001 f847 	bl	80035d4 <ifx_i2c_tl_transceive>
 8002546:	4603      	mov	r3, r0
 8002548:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_STACK_ERROR == return_status)
 800254a:	8afb      	ldrh	r3, [r7, #22]
 800254c:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8002550:	d106      	bne.n	8002560 <ifx_i2c_prl_do_handshake+0xa6>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2255      	movs	r2, #85	@ 0x55
 8002556:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 800255a:	2301      	movs	r3, #1
 800255c:	613b      	str	r3, [r7, #16]
                    break;
 800255e:	e13f      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.hs_state = PRL_HS_VERIFY_HELLO;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2222      	movs	r2, #34	@ 0x22
 8002564:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
            break;
 8002568:	e13a      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                exit_machine = TRUE;
 800256a:	2301      	movs	r3, #1
 800256c:	613b      	str	r3, [r7, #16]
                if ((((p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) ||
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002576:	2b00      	cmp	r3, #0
 8002578:	d105      	bne.n	8002586 <ifx_i2c_prl_do_handshake+0xcc>
                    (p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) &&
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	f003 0344 	and.w	r3, r3, #68	@ 0x44
                if ((((p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) ||
 8002582:	2b00      	cmp	r3, #0
 8002584:	d00e      	beq.n	80025a4 <ifx_i2c_prl_do_handshake+0xea>
                    (1 == p_ctx->prl.prl_receive_length)))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
                    (p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) &&
 800258c:	2b01      	cmp	r3, #1
 800258e:	d109      	bne.n	80025a4 <ifx_i2c_prl_do_handshake+0xea>
                    return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002590:	f240 1307 	movw	r3, #263	@ 0x107
 8002594:	82fb      	strh	r3, [r7, #22]
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	22ff      	movs	r2, #255	@ 0xff
 800259a:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                    exit_machine = FALSE;
 800259e:	2300      	movs	r3, #0
 80025a0:	613b      	str	r3, [r7, #16]
                    break;
 80025a2:	e11d      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                if ((PRL_SLAVE_HELLO_LENGTH != p_ctx->prl.prl_receive_length) || (0 != p_data[PRL_SCTR_OFFSET]) ||
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80025aa:	2b26      	cmp	r3, #38	@ 0x26
 80025ac:	d108      	bne.n	80025c0 <ifx_i2c_prl_do_handshake+0x106>
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d104      	bne.n	80025c0 <ifx_i2c_prl_do_handshake+0x106>
                    (PROTOCOL_VERSION_PRE_SHARED_SECRET != p_data[PRL_PROTOCOL_VERSION_OFFSET]))
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	3301      	adds	r3, #1
 80025ba:	781b      	ldrb	r3, [r3, #0]
                if ((PRL_SLAVE_HELLO_LENGTH != p_ctx->prl.prl_receive_length) || (0 != p_data[PRL_SCTR_OFFSET]) ||
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d004      	beq.n	80025ca <ifx_i2c_prl_do_handshake+0x110>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2255      	movs	r2, #85	@ 0x55
 80025c4:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    break;
 80025c8:	e10a      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_data[PRL_SLAVE_HELLO_SEQ_NUMBER_OFFSET]);
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	3322      	adds	r3, #34	@ 0x22
 80025ce:	4618      	mov	r0, r3
 80025d0:	f003 ffe9 	bl	80065a6 <optiga_common_get_uint32>
 80025d4:	4602      	mov	r2, r0
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	649a      	str	r2, [r3, #72]	@ 0x48
                p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	64da      	str	r2, [r3, #76]	@ 0x4c
                memcpy(p_ctx->prl.random, &p_data[PRL_RANDOM_DATAOFFSET], PRL_RANDOM_DATA_LENGTH);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	3302      	adds	r3, #2
 80025ec:	2220      	movs	r2, #32
 80025ee:	4619      	mov	r1, r3
 80025f0:	f00d f8df 	bl	800f7b2 <memcpy>
                return_status = ifx_i2c_prl_prf(p_ctx);
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f7ff fe07 	bl	8002208 <ifx_i2c_prl_prf>
 80025fa:	4603      	mov	r3, r0
 80025fc:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_HANDSHAKE_ERROR == return_status)
 80025fe:	8afb      	ldrh	r3, [r7, #22]
 8002600:	f240 1207 	movw	r2, #263	@ 0x107
 8002604:	4293      	cmp	r3, r2
 8002606:	d104      	bne.n	8002612 <ifx_i2c_prl_do_handshake+0x158>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2255      	movs	r2, #85	@ 0x55
 800260c:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    break;
 8002610:	e0e6      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.hs_state = PRL_HS_SEND_FINISHED;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2233      	movs	r2, #51	@ 0x33
 8002616:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
            break;
 800261a:	e0e1      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                FORM_SCTR_HEADER(p_ctx, PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_FINISHED_MSG,0);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2208      	movs	r2, #8
 8002620:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
                exit_machine = FALSE;
 8002624:	2300      	movs	r3, #0
 8002626:	613b      	str	r3, [r7, #16]
                memcpy(&p_ctx->prl.prl_txrx_buffer[IFX_I2C_PRL_HEADER_SIZE] ,p_ctx->prl.random, PRL_RANDOM_DATA_LENGTH);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f103 00ad 	add.w	r0, r3, #173	@ 0xad
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	3380      	adds	r3, #128	@ 0x80
 8002632:	2220      	movs	r2, #32
 8002634:	4619      	mov	r1, r3
 8002636:	f00d f8bc 	bl	800f7b2 <memcpy>
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[PRL_RANDOM_DATA_LENGTH + IFX_I2C_PRL_HEADER_SIZE],
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f103 02cd 	add.w	r2, r3, #205	@ 0xcd
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002644:	4619      	mov	r1, r3
 8002646:	4610      	mov	r0, r2
 8002648:	f003 ff8c 	bl	8006564 <optiga_common_set_uint32>
                return_status = ifx_i2c_prl_encrypt_msg(p_ctx,
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f103 01ad 	add.w	r1, r3, #173	@ 0xad
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 800265c:	9300      	str	r3, [sp, #0]
 800265e:	4613      	mov	r3, r2
 8002660:	2224      	movs	r2, #36	@ 0x24
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f7ff fe49 	bl	80022fa <ifx_i2c_prl_encrypt_msg>
 8002668:	4603      	mov	r3, r0
 800266a:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_STACK_ERROR == return_status)
 800266c:	8afb      	ldrh	r3, [r7, #22]
 800266e:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8002672:	d106      	bne.n	8002682 <ifx_i2c_prl_do_handshake+0x1c8>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2255      	movs	r2, #85	@ 0x55
 8002678:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 800267c:	2301      	movs	r3, #1
 800267e:	613b      	str	r3, [r7, #16]
                    break;
 8002680:	e0ae      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f893 20e6 	ldrb.w	r2, [r3, #230]	@ 0xe6
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[1], p_ctx->prl.slave_sequence_number);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f103 02a9 	add.w	r2, r3, #169	@ 0xa9
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002698:	4619      	mov	r1, r3
 800269a:	4610      	mov	r0, r2
 800269c:	f003 ff62 	bl	8006564 <optiga_common_set_uint32>
                p_ctx->prl.prl_receive_length = PRL_FINISHED_DATA_LENGTH + 1;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2231      	movs	r2, #49	@ 0x31
 80026a4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                                                      p_ctx->prl.prl_txrx_buffer,
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
                                                      p_ctx->prl.prl_txrx_buffer,
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f103 02a8 	add.w	r2, r3, #168	@ 0xa8
                return_status = ifx_i2c_tl_transceive(p_ctx,
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	3354      	adds	r3, #84	@ 0x54
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	4613      	mov	r3, r2
 80026bc:	2231      	movs	r2, #49	@ 0x31
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f000 ff88 	bl	80035d4 <ifx_i2c_tl_transceive>
 80026c4:	4603      	mov	r3, r0
 80026c6:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_STACK_SUCCESS != return_status)
 80026c8:	8afb      	ldrh	r3, [r7, #22]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d006      	beq.n	80026dc <ifx_i2c_prl_do_handshake+0x222>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2255      	movs	r2, #85	@ 0x55
 80026d2:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 80026d6:	2301      	movs	r3, #1
 80026d8:	613b      	str	r3, [r7, #16]
                    break;
 80026da:	e081      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.hs_state = PRL_HS_VERIFY_FINISHED;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2244      	movs	r2, #68	@ 0x44
 80026e0:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
            break;
 80026e4:	e07c      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                if ((PRL_MASTER_FINISHED_MSG != p_data[PRL_SCTR_OFFSET]) ||
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	2b08      	cmp	r3, #8
 80026ec:	d104      	bne.n	80026f8 <ifx_i2c_prl_do_handshake+0x23e>
                    ((PRL_FINISHED_DATA_LENGTH + 1) != p_ctx->prl.prl_receive_length))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
                if ((PRL_MASTER_FINISHED_MSG != p_data[PRL_SCTR_OFFSET]) ||
 80026f4:	2b31      	cmp	r3, #49	@ 0x31
 80026f6:	d006      	beq.n	8002706 <ifx_i2c_prl_do_handshake+0x24c>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2255      	movs	r2, #85	@ 0x55
 80026fc:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 8002700:	2301      	movs	r3, #1
 8002702:	613b      	str	r3, [r7, #16]
                    break;
 8002704:	e06c      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.master_sequence_number = optiga_common_get_uint32(&p_data[1]);
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	3301      	adds	r3, #1
 800270a:	4618      	mov	r0, r3
 800270c:	f003 ff4b 	bl	80065a6 <optiga_common_get_uint32>
 8002710:	4602      	mov	r2, r0
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	645a      	str	r2, [r3, #68]	@ 0x44
                return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	1d59      	adds	r1, r3, #5
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6c58      	ldr	r0, [r3, #68]	@ 0x44
                                                        p_ctx->prl.prl_txrx_buffer,
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	33a8      	adds	r3, #168	@ 0xa8
                return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	f892 20e6 	ldrb.w	r2, [r2, #230]	@ 0xe6
 8002728:	9203      	str	r2, [sp, #12]
 800272a:	2224      	movs	r2, #36	@ 0x24
 800272c:	9202      	str	r2, [sp, #8]
 800272e:	2210      	movs	r2, #16
 8002730:	9201      	str	r2, [sp, #4]
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	4603      	mov	r3, r0
 8002736:	2224      	movs	r2, #36	@ 0x24
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f7ff fe1f 	bl	800237c <ifx_i2c_prl_decrypt_msg>
 800273e:	4603      	mov	r3, r0
 8002740:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_STACK_ERROR == return_status)
 8002742:	8afb      	ldrh	r3, [r7, #22]
 8002744:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8002748:	d106      	bne.n	8002758 <ifx_i2c_prl_do_handshake+0x29e>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2255      	movs	r2, #85	@ 0x55
 800274e:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 8002752:	2301      	movs	r3, #1
 8002754:	613b      	str	r3, [r7, #16]
                    break;
 8002756:	e043      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                optiga_common_set_uint32(sseq, p_ctx->prl.master_sequence_number);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800275c:	f107 030c 	add.w	r3, r7, #12
 8002760:	4611      	mov	r1, r2
 8002762:	4618      	mov	r0, r3
 8002764:	f003 fefe 	bl	8006564 <optiga_common_set_uint32>
                if (0 != (memcmp(p_ctx->prl.random, p_ctx->prl.prl_txrx_buffer, PRL_RANDOM_DATA_LENGTH)))
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	33a8      	adds	r3, #168	@ 0xa8
 8002772:	2220      	movs	r2, #32
 8002774:	4619      	mov	r1, r3
 8002776:	f00c ffc7 	bl	800f708 <memcmp>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d009      	beq.n	8002794 <ifx_i2c_prl_do_handshake+0x2da>
                    return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002780:	f240 1307 	movw	r3, #263	@ 0x107
 8002784:	82fb      	strh	r3, [r7, #22]
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2255      	movs	r2, #85	@ 0x55
 800278a:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 800278e:	2301      	movs	r3, #1
 8002790:	613b      	str	r3, [r7, #16]
                    break;
 8002792:	e025      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                if (0 != (memcmp(sseq, &p_ctx->prl.prl_txrx_buffer[PRL_RANDOM_DATA_LENGTH], PRL_SEQ_NUMBER_LENGTH)))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f103 01c8 	add.w	r1, r3, #200	@ 0xc8
 800279a:	f107 030c 	add.w	r3, r7, #12
 800279e:	2204      	movs	r2, #4
 80027a0:	4618      	mov	r0, r3
 80027a2:	f00c ffb1 	bl	800f708 <memcmp>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d009      	beq.n	80027c0 <ifx_i2c_prl_do_handshake+0x306>
                    return_status = IFX_I2C_HANDSHAKE_ERROR;
 80027ac:	f240 1307 	movw	r3, #263	@ 0x107
 80027b0:	82fb      	strh	r3, [r7, #22]
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2255      	movs	r2, #85	@ 0x55
 80027b6:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 80027ba:	2301      	movs	r3, #1
 80027bc:	613b      	str	r3, [r7, #16]
                    break;
 80027be:	e00f      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.negotiation_state = PRL_NEGOTIATION_DONE;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
            break;
 80027c8:	e00a      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                return_status = IFX_I2C_HANDSHAKE_ERROR;
 80027ca:	f240 1307 	movw	r3, #263	@ 0x107
 80027ce:	82fb      	strh	r3, [r7, #22]
                p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	22ff      	movs	r2, #255	@ 0xff
 80027d4:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                exit_machine = FALSE;
 80027d8:	2300      	movs	r3, #0
 80027da:	613b      	str	r3, [r7, #16]
            break;
 80027dc:	e000      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
            break;
 80027de:	bf00      	nop
        }

    } while (TRUE == exit_machine);
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	f43f ae73 	beq.w	80024ce <ifx_i2c_prl_do_handshake+0x14>

    return (return_status);
 80027e8:	8afb      	ldrh	r3, [r7, #22]
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3718      	adds	r7, #24
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <ifx_i2c_prl_do_manage_context>:

_STATIC_H optiga_lib_status_t ifx_i2c_prl_do_manage_context(ifx_i2c_context_t * p_ctx,
                                                            const uint8_t * p_data,
                                                            uint16_t data_len,
                                                            uint8_t * exit_machine)
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b094      	sub	sp, #80	@ 0x50
 80027f6:	af02      	add	r7, sp, #8
 80027f8:	60f8      	str	r0, [r7, #12]
 80027fa:	60b9      	str	r1, [r7, #8]
 80027fc:	603b      	str	r3, [r7, #0]
 80027fe:	4613      	mov	r3, r2
 8002800:	80fb      	strh	r3, [r7, #6]
    ifx_i2c_prl_manage_context_t prl_saved_ctx;
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8002802:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002806:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    uint8_t sctr;

    switch (p_ctx->prl.mc_state)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 8002810:	2b01      	cmp	r3, #1
 8002812:	d003      	beq.n	800281c <ifx_i2c_prl_do_manage_context+0x2a>
 8002814:	2b02      	cmp	r3, #2
 8002816:	f000 80eb 	beq.w	80029f0 <ifx_i2c_prl_do_manage_context+0x1fe>
 800281a:	e1df      	b.n	8002bdc <ifx_i2c_prl_do_manage_context+0x3ea>
    {
        case PRL_MANAGE_CONTEXT_TX_STATE:
        {
            LOG_PRL("[IFX-PRL]: PRL_STATE_MANAGE_CONTEXT \n");
            if (0 != (p_ctx->protection_level & RE_ESTABLISH))
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002822:	b25b      	sxtb	r3, r3
 8002824:	2b00      	cmp	r3, #0
 8002826:	da07      	bge.n	8002838 <ifx_i2c_prl_do_manage_context+0x46>
            {
                p_ctx->prl.state = PRL_STATE_START;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2202      	movs	r2, #2
 800282c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                return_status = IFX_I2C_STACK_SUCCESS;
 8002830:	2300      	movs	r3, #0
 8002832:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                break;
 8002836:	e1ed      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
            }

            if (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 800283e:	2b22      	cmp	r3, #34	@ 0x22
 8002840:	d10c      	bne.n	800285c <ifx_i2c_prl_do_manage_context+0x6a>
            {
                p_ctx->prl.prl_txrx_buffer[0] = PRL_SAVE_CONTEXT_MSG;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2260      	movs	r2, #96	@ 0x60
 8002846:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                p_ctx->prl.prl_receive_length = 1;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2201      	movs	r2, #1
 800284e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                p_ctx->prl.prl_txrx_receive_length = 1;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2201      	movs	r2, #1
 8002856:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 800285a:	e0a6      	b.n	80029aa <ifx_i2c_prl_do_manage_context+0x1b8>
            }
            else if (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 8002862:	2b11      	cmp	r3, #17
 8002864:	f040 8093 	bne.w	800298e <ifx_i2c_prl_do_manage_context+0x19c>
            {
                /// Restoring saved context from data store
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 800286e:	885b      	ldrh	r3, [r3, #2]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d033      	beq.n	80028dc <ifx_i2c_prl_do_manage_context+0xea>
                {
                    p_ctx->prl.prl_receive_length = sizeof(p_ctx->prl.prl_saved_ctx);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2234      	movs	r2, #52	@ 0x34
 8002878:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                    return_status = pal_os_datastore_read(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002882:	8858      	ldrh	r0, [r3, #2]
                                                          (uint8_t * )&p_ctx->prl.prl_saved_ctx,
 8002884:	68f9      	ldr	r1, [r7, #12]
                    return_status = pal_os_datastore_read(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	3354      	adds	r3, #84	@ 0x54
 800288a:	461a      	mov	r2, r3
 800288c:	f004 f9f6 	bl	8006c7c <pal_os_datastore_read>
 8002890:	4603      	mov	r3, r0
 8002892:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                          &p_ctx->prl.prl_receive_length);
                    if (PAL_STATUS_FAILURE == return_status)
 8002896:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800289a:	2b01      	cmp	r3, #1
 800289c:	f000 81b7 	beq.w	8002c0e <ifx_i2c_prl_do_manage_context+0x41c>
                    {
                        break;
                    }
                    p_ctx->prl.negotiation_state = p_ctx->prl.prl_saved_ctx.negotiation_state;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                    if (p_ctx->prl.prl_saved_ctx.stored_context_flag == FALSE)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d130      	bne.n	8002918 <ifx_i2c_prl_do_manage_context+0x126>
                    {
                        p_ctx->prl.state = PRL_STATE_START;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2202      	movs	r2, #2
 80028ba:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                        p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2201      	movs	r2, #1
 80028ca:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
                        *exit_machine = TRUE;
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	2201      	movs	r2, #1
 80028d2:	701a      	strb	r2, [r3, #0]
                        return_status = IFX_I2C_STACK_SUCCESS;
 80028d4:	2300      	movs	r3, #0
 80028d6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                        break;
 80028da:	e19b      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
                    }
                }
                else
                {
                    if (p_ctx->prl.prl_saved_ctx.stored_context_flag == FALSE)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d112      	bne.n	800290c <ifx_i2c_prl_do_manage_context+0x11a>
                    {
                        p_ctx->prl.state = PRL_STATE_START;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2202      	movs	r2, #2
 80028ea:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                        p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2201      	movs	r2, #1
 80028fa:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
                        *exit_machine = TRUE;
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	2201      	movs	r2, #1
 8002902:	701a      	strb	r2, [r3, #0]
                        return_status = IFX_I2C_STACK_SUCCESS;
 8002904:	2300      	movs	r3, #0
 8002906:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                        break;
 800290a:	e183      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
                    }
                    else
                    {
                        p_ctx->prl.negotiation_state = p_ctx->prl.prl_saved_ctx.negotiation_state;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                    }
                }
                ///Prepare restore message
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = PRL_RESTORE_CONTEXT_MSG;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2268      	movs	r2, #104	@ 0x68
 800291c:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[1], 
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f103 02a9 	add.w	r2, r3, #169	@ 0xa9
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	4619      	mov	r1, r3
 800292c:	4610      	mov	r0, r2
 800292e:	f003 fe19 	bl	8006564 <optiga_common_set_uint32>
                                         p_ctx->prl.prl_saved_ctx.save_slave_sequence_number);
                p_ctx->prl.prl_txrx_receive_length = 5;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2205      	movs	r2, #5
 8002936:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
                prl_saved_ctx.stored_context_flag = FALSE;
 800293a:	2300      	movs	r3, #0
 800293c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
                p_ctx->prl.prl_receive_length = 5;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2205      	movs	r2, #5
 8002944:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                p_ctx->prl.prl_saved_ctx.stored_context_flag = FALSE;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2200      	movs	r2, #0
 800294c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                ///Clearing the saved context in data store
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002956:	885b      	ldrh	r3, [r3, #2]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d026      	beq.n	80029aa <ifx_i2c_prl_do_manage_context+0x1b8>
                {
                    memset((uint8_t * )&prl_saved_ctx,0,sizeof(prl_saved_ctx));
 800295c:	f107 0310 	add.w	r3, r7, #16
 8002960:	2234      	movs	r2, #52	@ 0x34
 8002962:	2100      	movs	r1, #0
 8002964:	4618      	mov	r0, r3
 8002966:	f00c fedf 	bl	800f728 <memset>
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002970:	885b      	ldrh	r3, [r3, #2]
 8002972:	f107 0110 	add.w	r1, r7, #16
 8002976:	2234      	movs	r2, #52	@ 0x34
 8002978:	4618      	mov	r0, r3
 800297a:	f004 f901 	bl	8006b80 <pal_os_datastore_write>
 800297e:	4603      	mov	r3, r0
 8002980:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                           (uint8_t * )&prl_saved_ctx,
                                                           sizeof(prl_saved_ctx));
                    if (PAL_STATUS_FAILURE == return_status)
 8002984:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002988:	2b01      	cmp	r3, #1
 800298a:	d10e      	bne.n	80029aa <ifx_i2c_prl_do_manage_context+0x1b8>
                    {
                        break;
 800298c:	e142      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
                }
            }
            else
            {
                /// Message type invalid
                p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	22ff      	movs	r2, #255	@ 0xff
 8002992:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                p_ctx->prl.state = PRL_STATE_ERROR;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2207      	movs	r2, #7
 800299a:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80029a4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                break;
 80029a8:	e134      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
            }
            return_status = ifx_i2c_tl_transceive(p_ctx,
                                                  p_ctx->prl.prl_txrx_buffer,
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
            return_status = ifx_i2c_tl_transceive(p_ctx,
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
                                                  p_ctx->prl.prl_txrx_receive_length,
                                                  p_ctx->prl.prl_txrx_buffer,
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
            return_status = ifx_i2c_tl_transceive(p_ctx,
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	3354      	adds	r3, #84	@ 0x54
 80029c0:	9300      	str	r3, [sp, #0]
 80029c2:	4603      	mov	r3, r0
 80029c4:	68f8      	ldr	r0, [r7, #12]
 80029c6:	f000 fe05 	bl	80035d4 <ifx_i2c_tl_transceive>
 80029ca:	4603      	mov	r3, r0
 80029cc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                  &p_ctx->prl.prl_receive_length);
            if (IFX_I2C_STACK_SUCCESS != return_status)
 80029d0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	f040 811c 	bne.w	8002c12 <ifx_i2c_prl_do_manage_context+0x420>
            {
                break;
            }
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_RX_STATE;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2202      	movs	r2, #2
 80029de:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
            return_status = IFX_I2C_STACK_SUCCESS;
 80029e2:	2300      	movs	r3, #0
 80029e4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            *exit_machine = FALSE;
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	2200      	movs	r2, #0
 80029ec:	701a      	strb	r2, [r3, #0]
        }
        break;
 80029ee:	e111      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
        case PRL_MANAGE_CONTEXT_RX_STATE:
        {
            *exit_machine = TRUE;
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	2201      	movs	r2, #1
 80029f4:	701a      	strb	r2, [r3, #0]
            sctr = p_data[PRL_SCTR_OFFSET] & PRL_MANAGE_CONTEXT_MASK;
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	f023 0303 	bic.w	r3, r3, #3
 80029fe:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            if ((PRL_CONTEXT_RESTORED_MSG == sctr) &&
 8002a02:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002a06:	2b6c      	cmp	r3, #108	@ 0x6c
 8002a08:	d133      	bne.n	8002a72 <ifx_i2c_prl_do_manage_context+0x280>
                (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && (5 == data_len))
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
            if ((PRL_CONTEXT_RESTORED_MSG == sctr) &&
 8002a10:	2b11      	cmp	r3, #17
 8002a12:	d12e      	bne.n	8002a72 <ifx_i2c_prl_do_manage_context+0x280>
                (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && (5 == data_len))
 8002a14:	88fb      	ldrh	r3, [r7, #6]
 8002a16:	2b05      	cmp	r3, #5
 8002a18:	d12b      	bne.n	8002a72 <ifx_i2c_prl_do_manage_context+0x280>
            {
                ///Restore the saved context to active context structure
                COPY_MANAGE_CONTEXT_DATA(p_ctx->prl.prl_saved_ctx,p_ctx->prl);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	3308      	adds	r3, #8
 8002a24:	2228      	movs	r2, #40	@ 0x28
 8002a26:	4619      	mov	r1, r3
 8002a28:	f00c fec3 	bl	800f7b2 <memcpy>
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	645a      	str	r2, [r3, #68]	@ 0x44
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	685a      	ldr	r2, [r3, #4]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
                p_ctx->prl.state = PRL_STATE_TXRX;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2204      	movs	r2, #4
 8002a6c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002a70:	e0ac      	b.n	8002bcc <ifx_i2c_prl_do_manage_context+0x3da>
            }
            else if ((PRL_CONTEXT_SAVED_MSG == sctr) &&
 8002a72:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002a76:	2b64      	cmp	r3, #100	@ 0x64
 8002a78:	f040 808b 	bne.w	8002b92 <ifx_i2c_prl_do_manage_context+0x3a0>
                     (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation) && (1 == data_len))
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
            else if ((PRL_CONTEXT_SAVED_MSG == sctr) &&
 8002a82:	2b22      	cmp	r3, #34	@ 0x22
 8002a84:	f040 8085 	bne.w	8002b92 <ifx_i2c_prl_do_manage_context+0x3a0>
                     (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation) && (1 == data_len))
 8002a88:	88fb      	ldrh	r3, [r7, #6]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	f040 8081 	bne.w	8002b92 <ifx_i2c_prl_do_manage_context+0x3a0>
            {
                p_ctx->prl.prl_saved_ctx.stored_context_flag = TRUE;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                COPY_MANAGE_CONTEXT_DATA(p_ctx->prl, p_ctx->prl.prl_saved_ctx);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f103 0008 	add.w	r0, r3, #8
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	3358      	adds	r3, #88	@ 0x58
 8002aa2:	2228      	movs	r2, #40	@ 0x28
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	f00c fe84 	bl	800f7b2 <memcpy>
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	601a      	str	r2, [r3, #0]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	605a      	str	r2, [r3, #4]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f893 20ea 	ldrb.w	r2, [r3, #234]	@ 0xea
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	f893 20eb 	ldrb.w	r2, [r3, #235]	@ 0xeb
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f893 20e4 	ldrb.w	r2, [r3, #228]	@ 0xe4
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
                
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002ae4:	885b      	ldrh	r3, [r3, #2]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d02e      	beq.n	8002b48 <ifx_i2c_prl_do_manage_context+0x356>
                {
                    ///Store active session to data store
                    p_ctx->prl.prl_receive_length = sizeof(p_ctx->prl.prl_saved_ctx);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2234      	movs	r2, #52	@ 0x34
 8002aee:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002af8:	8858      	ldrh	r0, [r3, #2]
                                                           (uint8_t * )&p_ctx->prl.prl_saved_ctx,
 8002afa:	68f9      	ldr	r1, [r7, #12]
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002b02:	461a      	mov	r2, r3
 8002b04:	f004 f83c 	bl	8006b80 <pal_os_datastore_write>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                           p_ctx->prl.prl_receive_length);
                    if (PAL_STATUS_SUCCESS != return_status)
 8002b0e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d018      	beq.n	8002b48 <ifx_i2c_prl_do_manage_context+0x356>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,*exit_machine);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	22ff      	movs	r2, #255	@ 0xff
 8002b1a:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2207      	movs	r2, #7
 8002b22:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002b34:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	2201      	movs	r2, #1
 8002b44:	701a      	strb	r2, [r3, #0]
                        break;
 8002b46:	e065      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
                    }
                }
                ///Clearing the active session
                CLEAR_SESSION_CONTEXT(p_ctx);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	3358      	adds	r3, #88	@ 0x58
 8002b4c:	2228      	movs	r2, #40	@ 0x28
 8002b4e:	2100      	movs	r1, #0
 8002b50:	4618      	mov	r0, r3
 8002b52:	f00c fde9 	bl	800f728 <memset>
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	645a      	str	r2, [r3, #68]	@ 0x44
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	649a      	str	r2, [r3, #72]	@ 0x48
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2200      	movs	r2, #0
 8002b66:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                p_ctx->prl.state = PRL_STATE_IDLE;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002b90:	e01c      	b.n	8002bcc <ifx_i2c_prl_do_manage_context+0x3da>
            }
            else
            {
                memset((uint8_t * )&p_ctx->prl.prl_saved_ctx,0,sizeof(p_ctx->prl.prl_saved_ctx));
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2234      	movs	r2, #52	@ 0x34
 8002b96:	2100      	movs	r1, #0
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f00c fdc5 	bl	800f728 <memset>
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002ba4:	885b      	ldrh	r3, [r3, #2]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d00b      	beq.n	8002bc2 <ifx_i2c_prl_do_manage_context+0x3d0>
                {
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002bb0:	885b      	ldrh	r3, [r3, #2]
                                                           (uint8_t * )&p_ctx->prl.prl_saved_ctx,
 8002bb2:	68f9      	ldr	r1, [r7, #12]
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002bb4:	2234      	movs	r2, #52	@ 0x34
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f003 ffe2 	bl	8006b80 <pal_os_datastore_write>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                           sizeof(p_ctx->prl.prl_saved_ctx));
                }
                //lint --e{838} suppress "return_status is ignored for pal_os_datastore_write as it's an error scenario"
                return_status = IFX_I2C_STACK_ERROR;
 8002bc2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002bc6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                break;
 8002bca:	e023      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
            }
            p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            return_status = IFX_I2C_STACK_SUCCESS;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        }
        break;
 8002bda:	e01b      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
        default:
        {
            ERROR_STATE_PREPARATION(p_ctx,*exit_machine);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	22ff      	movs	r2, #255	@ 0xff
 8002be0:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2207      	movs	r2, #7
 8002be8:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002bfa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2200      	movs	r2, #0
 8002c02:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002c0c:	e002      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
                        break;
 8002c0e:	bf00      	nop
 8002c10:	e000      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
                break;
 8002c12:	bf00      	nop
    }
  return (return_status);
 8002c14:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3748      	adds	r7, #72	@ 0x48
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <ifx_i2c_prl_event_handler>:

_STATIC_H void ifx_i2c_prl_event_handler(ifx_i2c_context_t * p_ctx,
                                         optiga_lib_status_t event,
                                         const uint8_t * p_data,
                                         uint16_t data_len)
{
 8002c20:	b590      	push	{r4, r7, lr}
 8002c22:	b097      	sub	sp, #92	@ 0x5c
 8002c24:	af04      	add	r7, sp, #16
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	607a      	str	r2, [r7, #4]
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	817b      	strh	r3, [r7, #10]
 8002c30:	4613      	mov	r3, r2
 8002c32:	813b      	strh	r3, [r7, #8]
    //if handshake
    uint8_t exit_machine = TRUE;
 8002c34:	2301      	movs	r3, #1
 8002c36:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    ifx_i2c_prl_manage_context_t prl_saved_ctx;
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8002c3a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002c3e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

    LOG_PRL("[IFX-PRL]: ifx_i2c_prl_event_handler %d\n", data_len);
    if ((0 != (event & IFX_I2C_STACK_MEM_ERROR)) || (0 != (event & IFX_I2C_STACK_ERROR)))
 8002c42:	897b      	ldrh	r3, [r7, #10]
 8002c44:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d104      	bne.n	8002c56 <ifx_i2c_prl_event_handler+0x36>
 8002c4c:	897b      	ldrh	r3, [r7, #10]
 8002c4e:	f403 7381 	and.w	r3, r3, #258	@ 0x102
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d029      	beq.n	8002caa <ifx_i2c_prl_event_handler+0x8a>
    {
        p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	22ff      	movs	r2, #255	@ 0xff
 8002c5a:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        if (PRL_STATE_HANDSHAKE == p_ctx->prl.state)
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8002c64:	2b05      	cmp	r3, #5
 8002c66:	d105      	bne.n	8002c74 <ifx_i2c_prl_event_handler+0x54>
        {
            p_ctx->prl.return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f240 1207 	movw	r2, #263	@ 0x107
 8002c6e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002c72:	e016      	b.n	8002ca2 <ifx_i2c_prl_event_handler+0x82>
        }
        else if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) && (IFX_I2C_STACK_MEM_ERROR != event))
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d10d      	bne.n	8002c9a <ifx_i2c_prl_event_handler+0x7a>
 8002c7e:	897b      	ldrh	r3, [r7, #10]
 8002c80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c84:	d009      	beq.n	8002c9a <ifx_i2c_prl_event_handler+0x7a>
        {
            p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002c8c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2200      	movs	r2, #0
 8002c94:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002c98:	e003      	b.n	8002ca2 <ifx_i2c_prl_event_handler+0x82>
        }
        else
        {
            p_ctx->prl.return_status = event;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	897a      	ldrh	r2, [r7, #10]
 8002c9e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
        }
        p_ctx->prl.state = PRL_STATE_ERROR;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2207      	movs	r2, #7
 8002ca6:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
    }

    do
    {
        //exit_machine = FALSE;
        switch (p_ctx->prl.state)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	2b07      	cmp	r3, #7
 8002cb4:	f200 8445 	bhi.w	8003542 <ifx_i2c_prl_event_handler+0x922>
 8002cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8002cc0 <ifx_i2c_prl_event_handler+0xa0>)
 8002cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cbe:	bf00      	nop
 8002cc0:	08002ce1 	.word	0x08002ce1
 8002cc4:	08002d4f 	.word	0x08002d4f
 8002cc8:	08003161 	.word	0x08003161
 8002ccc:	08002e8f 	.word	0x08002e8f
 8002cd0:	08002d93 	.word	0x08002d93
 8002cd4:	080033f9 	.word	0x080033f9
 8002cd8:	08003513 	.word	0x08003513
 8002cdc:	08002cfd 	.word	0x08002cfd
        {
            case PRL_STATE_IDLE:
            {
                LOG_PRL("[IFX-PRL]: PRL_STATE_IDLE %d\n", p_ctx->prl.return_status);
                p_ctx->prl.upper_layer_event_handler(p_ctx, p_ctx->prl.return_status, 0, 0);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f8b3 1056 	ldrh.w	r1, [r3, #86]	@ 0x56
 8002cea:	2300      	movs	r3, #0
 8002cec:	2200      	movs	r2, #0
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	47a0      	blx	r4
                exit_machine = FALSE;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            }
            break;
 8002cf8:	f000 bc34 	b.w	8003564 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_MANAGE_CONTEXT:
            {
                LOG_PRL("[IFX-PRL]: PRL_STATE_MANAGE_CONTEXT \n");
                return_status = ifx_i2c_prl_do_manage_context(p_ctx, p_data,data_len,&exit_machine);
 8002cfc:	f107 0345 	add.w	r3, r7, #69	@ 0x45
 8002d00:	893a      	ldrh	r2, [r7, #8]
 8002d02:	6879      	ldr	r1, [r7, #4]
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f7ff fd74 	bl	80027f2 <ifx_i2c_prl_do_manage_context>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                if (IFX_I2C_STACK_SUCCESS != return_status)
 8002d10:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	f000 8424 	beq.w	8003562 <ifx_i2c_prl_event_handler+0x942>
                {
                  ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	22ff      	movs	r2, #255	@ 0xff
 8002d1e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2207      	movs	r2, #7
 8002d26:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002d38:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002d44:	2301      	movs	r3, #1
 8002d46:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                }
            }
            break;
 8002d4a:	f000 bc0a 	b.w	8003562 <ifx_i2c_prl_event_handler+0x942>
            case PRL_STATE_START:
            {
                if (((p_ctx->protection_level & RE_ESTABLISH) ||
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002d54:	b25b      	sxtb	r3, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	db09      	blt.n	8002d6e <ifx_i2c_prl_event_handler+0x14e>
                    ((p_ctx->protection_level != NO_PROTECTION ) &&
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
                if (((p_ctx->protection_level & RE_ESTABLISH) ||
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d011      	beq.n	8002d88 <ifx_i2c_prl_event_handler+0x168>
                    (PRL_NEGOTIATION_NOT_DONE == p_ctx->prl.negotiation_state))))
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
                    ((p_ctx->protection_level != NO_PROTECTION ) &&
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d10c      	bne.n	8002d88 <ifx_i2c_prl_event_handler+0x168>
                {
                    p_ctx->prl.state =  PRL_STATE_HANDSHAKE;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2205      	movs	r2, #5
 8002d72:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    p_ctx->prl.hs_state = PRL_HS_SEND_HELLO;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2211      	movs	r2, #17
 8002d7a:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                else
                {
                    p_ctx->prl.state =  PRL_STATE_TXRX;
                }
            }
            break;
 8002d86:	e3ed      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    p_ctx->prl.state =  PRL_STATE_TXRX;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2204      	movs	r2, #4
 8002d8c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 8002d90:	e3e8      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_HANDSHAKE:
            {
                ///Clearing the saved context in data store
                CLEAR_SAVED_SESSION_CONTEXT(p_ctx->prl.prl_saved_ctx);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	3308      	adds	r3, #8
 8002d96:	2228      	movs	r2, #40	@ 0x28
 8002d98:	2100      	movs	r1, #0
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f00c fcc4 	bl	800f728 <memset>
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	601a      	str	r2, [r3, #0]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	605a      	str	r2, [r3, #4]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                memset((uint8_t * )&prl_saved_ctx,0,sizeof(prl_saved_ctx));
 8002dcc:	f107 0310 	add.w	r3, r7, #16
 8002dd0:	2234      	movs	r2, #52	@ 0x34
 8002dd2:	2100      	movs	r1, #0
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f00c fca7 	bl	800f728 <memset>
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002de0:	885b      	ldrh	r3, [r3, #2]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d02e      	beq.n	8002e44 <ifx_i2c_prl_event_handler+0x224>
                {
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002dec:	885b      	ldrh	r3, [r3, #2]
 8002dee:	f107 0110 	add.w	r1, r7, #16
 8002df2:	2234      	movs	r2, #52	@ 0x34
 8002df4:	4618      	mov	r0, r3
 8002df6:	f003 fec3 	bl	8006b80 <pal_os_datastore_write>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                           (uint8_t * )&prl_saved_ctx,
                                                           sizeof(prl_saved_ctx));
                    if (PAL_STATUS_SUCCESS != return_status)
 8002e00:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d01d      	beq.n	8002e44 <ifx_i2c_prl_event_handler+0x224>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	22ff      	movs	r2, #255	@ 0xff
 8002e0c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2207      	movs	r2, #7
 8002e14:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002e26:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002e32:	2301      	movs	r3, #1
 8002e34:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        p_ctx->prl.return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f240 1207 	movw	r2, #263	@ 0x107
 8002e3e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                        break;
 8002e42:	e38f      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    }
                }
                return_status = ifx_i2c_prl_do_handshake(p_ctx,p_data);
 8002e44:	6879      	ldr	r1, [r7, #4]
 8002e46:	68f8      	ldr	r0, [r7, #12]
 8002e48:	f7ff fb37 	bl	80024ba <ifx_i2c_prl_do_handshake>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                if (IFX_I2C_HANDSHAKE_ERROR == return_status)
 8002e52:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002e56:	f240 1207 	movw	r2, #263	@ 0x107
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d109      	bne.n	8002e72 <ifx_i2c_prl_event_handler+0x252>
                {
                    p_ctx->prl.return_status = return_status;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8002e64:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                    p_ctx->prl.state = PRL_STATE_ERROR;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2207      	movs	r2, #7
 8002e6c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    break;
 8002e70:	e378      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                }

                if (PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d104      	bne.n	8002e86 <ifx_i2c_prl_event_handler+0x266>
                {
                    p_ctx->prl.state = PRL_STATE_TXRX;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2204      	movs	r2, #4
 8002e80:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                else
                {
                    exit_machine = FALSE;
                }
            }
            break;
 8002e84:	e36e      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    exit_machine = FALSE;
 8002e86:	2300      	movs	r3, #0
 8002e88:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            break;
 8002e8c:	e36a      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_TXRX:
            {
                //lint --e{835} suppress "Message bits in SCTR is set to 0 for record transaction"
                FORM_SCTR_HEADER(p_ctx,
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002e94:	b25b      	sxtb	r3, r3
 8002e96:	f003 0303 	and.w	r3, r3, #3
 8002e9a:	b25b      	sxtb	r3, r3
 8002e9c:	f043 0320 	orr.w	r3, r3, #32
 8002ea0:	b25b      	sxtb	r3, r3
 8002ea2:	b2da      	uxtb	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
                                 PRL_RECORD_EXCHANGE_PROTOCOL,
                                 0,
                                 (p_ctx->protection_level & PRL_PROTECTION_MASK));
                ///Preparing receive length based on the protection level
                if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002eb0:	f003 0303 	and.w	r3, r3, #3
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d006      	beq.n	8002ec6 <ifx_i2c_prl_event_handler+0x2a6>
                    (FULL_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)))
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002ebe:	f003 0303 	and.w	r3, r3, #3
                if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8002ec2:	2b03      	cmp	r3, #3
 8002ec4:	d122      	bne.n	8002f0c <ifx_i2c_prl_event_handler+0x2ec>
                {
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.save_slave_sequence_number + 1)) &&
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eca:	3301      	adds	r3, #1
 8002ecc:	f113 0f10 	cmn.w	r3, #16
 8002ed0:	d914      	bls.n	8002efc <ifx_i2c_prl_event_handler+0x2dc>
                        (FALSE == p_ctx->prl.trans_repeat_status))
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.save_slave_sequence_number + 1)) &&
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d10f      	bne.n	8002efc <ifx_i2c_prl_event_handler+0x2dc>
                    {
                        DO_NEGOTIATION(p_ctx,exit_machine);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2205      	movs	r2, #5
 8002ee8:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002eec:	2301      	movs	r3, #1
 8002eee:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2211      	movs	r2, #17
 8002ef6:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                        break;
 8002efa:	e333      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    }
                    *p_ctx->prl.p_recv_payload_buffer_length += (IFX_I2C_PRL_MAC_SIZE + IFX_I2C_PRL_HEADER_SIZE);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f00:	881a      	ldrh	r2, [r3, #0]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f06:	320d      	adds	r2, #13
 8002f08:	b292      	uxth	r2, r2
 8002f0a:	801a      	strh	r2, [r3, #0]
                }
                p_ctx->prl.saved_sctr = p_ctx->prl.sctr;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f893 20e6 	ldrb.w	r2, [r3, #230]	@ 0xe6
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7

                if ((MASTER_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002f1e:	f003 0303 	and.w	r3, r3, #3
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d007      	beq.n	8002f36 <ifx_i2c_prl_event_handler+0x316>
                    (FULL_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)))
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002f2c:	f003 0303 	and.w	r3, r3, #3
                if ((MASTER_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8002f30:	2b03      	cmp	r3, #3
 8002f32:	f040 80c2 	bne.w	80030ba <ifx_i2c_prl_event_handler+0x49a>
                {
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.master_sequence_number + 1)) &&
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	f113 0f10 	cmn.w	r3, #16
 8002f40:	d914      	bls.n	8002f6c <ifx_i2c_prl_event_handler+0x34c>
                        (FALSE == p_ctx->prl.trans_repeat_status))
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.master_sequence_number + 1)) &&
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d10f      	bne.n	8002f6c <ifx_i2c_prl_event_handler+0x34c>
                    {
                        DO_NEGOTIATION(p_ctx,exit_machine);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2205      	movs	r2, #5
 8002f58:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2211      	movs	r2, #17
 8002f66:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                        break;
 8002f6a:	e2fb      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    }
                    ///Decrypt messag to use for retansmit
                    if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8002f72:	2b04      	cmp	r3, #4
 8002f74:	d13f      	bne.n	8002ff6 <ifx_i2c_prl_event_handler+0x3d6>
                    {
                        return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
                                                                &p_ctx->prl.p_actual_payload[IFX_I2C_PRL_HEADER_SIZE],
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f7a:	1d59      	adds	r1, r3, #5
                        return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f8b3 0050 	ldrh.w	r0, [r3, #80]	@ 0x50
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
                                                                p_ctx->prl.actual_payload_length,
                                                                p_ctx->prl.master_sequence_number,
                                                                &p_ctx->prl.p_actual_payload[IFX_I2C_PRL_HEADER_SIZE],
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                        return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8002f8a:	3305      	adds	r3, #5
 8002f8c:	68fa      	ldr	r2, [r7, #12]
 8002f8e:	f892 20e7 	ldrb.w	r2, [r2, #231]	@ 0xe7
 8002f92:	9203      	str	r2, [sp, #12]
 8002f94:	2220      	movs	r2, #32
 8002f96:	9202      	str	r2, [sp, #8]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	9201      	str	r2, [sp, #4]
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	4623      	mov	r3, r4
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	68f8      	ldr	r0, [r7, #12]
 8002fa4:	f7ff f9ea 	bl	800237c <ifx_i2c_prl_decrypt_msg>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                                PRL_MASTER_ENCRYPTION_KEY_OFFSET,
                                                                PRL_MASTER_ENCRYPTION_NONCE_OFFSET,
                                                                p_ctx->prl.saved_sctr);
                        if (IFX_I2C_STACK_ERROR == return_status)
 8002fae:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002fb2:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8002fb6:	d118      	bne.n	8002fea <ifx_i2c_prl_event_handler+0x3ca>
                        {
                            ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	22ff      	movs	r2, #255	@ 0xff
 8002fbc:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2207      	movs	r2, #7
 8002fc4:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002fd6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                            break;
 8002fe8:	e2bc      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                        }
                        *p_ctx->prl.p_recv_payload_buffer_length = p_ctx->prl.prl_receive_length;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	f8b2 2054 	ldrh.w	r2, [r2, #84]	@ 0x54
 8002ff4:	801a      	strh	r2, [r3, #0]
                    }

                    p_ctx->prl.master_sequence_number += 1;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ffa:	1c5a      	adds	r2, r3, #1
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	645a      	str	r2, [r3, #68]	@ 0x44
                    p_ctx->prl.prl_header_offset = IFX_I2C_PRL_HEADER_SIZE;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2205      	movs	r2, #5
 8003004:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
                    optiga_common_set_uint32(&p_ctx->prl.p_actual_payload[1], p_ctx->prl.master_sequence_number);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800300c:	1c5a      	adds	r2, r3, #1
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003012:	4619      	mov	r1, r3
 8003014:	4610      	mov	r0, r2
 8003016:	f003 faa5 	bl	8006564 <optiga_common_set_uint32>
                    //Preparing encription data
                    return_status = ifx_i2c_prl_encrypt_msg(p_ctx,
                                                            &p_ctx->prl.p_actual_payload[IFX_I2C_PRL_HEADER_SIZE],
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                    return_status = ifx_i2c_prl_encrypt_msg(p_ctx,
 800301e:	1d59      	adds	r1, r3, #5
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8003030:	9300      	str	r3, [sp, #0]
 8003032:	4603      	mov	r3, r0
 8003034:	68f8      	ldr	r0, [r7, #12]
 8003036:	f7ff f960 	bl	80022fa <ifx_i2c_prl_encrypt_msg>
 800303a:	4603      	mov	r3, r0
 800303c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                            p_ctx->prl.actual_payload_length,
                                                            p_ctx->prl.master_sequence_number,
                                                            p_ctx->prl.saved_sctr);
                    if (IFX_I2C_STACK_ERROR == return_status)
 8003040:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003044:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8003048:	d118      	bne.n	800307c <ifx_i2c_prl_event_handler+0x45c>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	22ff      	movs	r2, #255	@ 0xff
 800304e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2207      	movs	r2, #7
 8003056:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003068:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003074:	2301      	movs	r3, #1
 8003076:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        break;
 800307a:	e273      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    }
                    p_ctx->prl.p_actual_payload[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003080:	68fa      	ldr	r2, [r7, #12]
 8003082:	f892 20e6 	ldrb.w	r2, [r2, #230]	@ 0xe6
 8003086:	701a      	strb	r2, [r3, #0]
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
                                                          p_ctx->prl.p_actual_payload,
                                                          p_ctx->prl.actual_payload_length + 
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
                                                          p_ctx->prl.prl_header_offset + IFX_I2C_PRL_MAC_SIZE,
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	f892 20e9 	ldrb.w	r2, [r2, #233]	@ 0xe9
                                                          p_ctx->prl.actual_payload_length + 
 8003098:	4413      	add	r3, r2
 800309a:	b29b      	uxth	r3, r3
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 800309c:	3308      	adds	r3, #8
 800309e:	b29a      	uxth	r2, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030a8:	9300      	str	r3, [sp, #0]
 80030aa:	4603      	mov	r3, r0
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 fa91 	bl	80035d4 <ifx_i2c_tl_transceive>
 80030b2:	4603      	mov	r3, r0
 80030b4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80030b8:	e021      	b.n	80030fe <ifx_i2c_prl_event_handler+0x4de>
                                                          p_ctx->prl.p_recv_payload_buffer_length);
                }
                else
                {
                    ///Sending plan data
                    p_ctx->prl.prl_header_offset = 1;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
                    p_ctx->prl.p_actual_payload[4] = p_ctx->prl.sctr;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030c6:	3304      	adds	r3, #4
 80030c8:	68fa      	ldr	r2, [r7, #12]
 80030ca:	f892 20e6 	ldrb.w	r2, [r2, #230]	@ 0xe6
 80030ce:	701a      	strb	r2, [r3, #0]
                    return_status = ifx_i2c_tl_transceive(p_ctx,
                                                          &p_ctx->prl.p_actual_payload[4],
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 80030d4:	1d19      	adds	r1, r3, #4
                                                          p_ctx->prl.actual_payload_length + 
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
                                                          p_ctx->prl.prl_header_offset,
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	f892 20e9 	ldrb.w	r2, [r2, #233]	@ 0xe9
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 80030e2:	4413      	add	r3, r2
 80030e4:	b29a      	uxth	r2, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ee:	9300      	str	r3, [sp, #0]
 80030f0:	4603      	mov	r3, r0
 80030f2:	68f8      	ldr	r0, [r7, #12]
 80030f4:	f000 fa6e 	bl	80035d4 <ifx_i2c_tl_transceive>
 80030f8:	4603      	mov	r3, r0
 80030fa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                          p_ctx->prl.p_recv_payload_buffer,
                                                          p_ctx->prl.p_recv_payload_buffer_length);
                }
                if (IFX_I2C_STACK_ERROR == return_status)
 80030fe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003102:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8003106:	d11d      	bne.n	8003144 <ifx_i2c_prl_event_handler+0x524>
                {
                    ERROR_STATE_PREPARATION(p_ctx,  exit_machine);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	22ff      	movs	r2, #255	@ 0xff
 800310c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2207      	movs	r2, #7
 8003114:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003126:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003132:	2301      	movs	r3, #1
 8003134:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800313e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                    break;
 8003142:	e20f      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                }
                p_ctx->prl.prl_receive_length = *p_ctx->prl.p_recv_payload_buffer_length;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003148:	881a      	ldrh	r2, [r3, #0]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                p_ctx->prl.state = PRL_STATE_VERIFY;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2203      	movs	r2, #3
 8003154:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                exit_machine = FALSE;
 8003158:	2300      	movs	r3, #0
 800315a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            }
            break;
 800315e:	e201      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_VERIFY:
            {
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_ctx->prl.p_recv_payload_buffer[1]);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003164:	3301      	adds	r3, #1
 8003166:	4618      	mov	r0, r3
 8003168:	f003 fa1d 	bl	80065a6 <optiga_common_get_uint32>
 800316c:	4602      	mov	r2, r0
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	649a      	str	r2, [r3, #72]	@ 0x48
                if (0 == data_len)
 8003172:	893b      	ldrh	r3, [r7, #8]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d118      	bne.n	80031aa <ifx_i2c_prl_event_handler+0x58a>
                {
                    ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	22ff      	movs	r2, #255	@ 0xff
 800317c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2207      	movs	r2, #7
 8003184:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003196:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 80031a2:	2301      	movs	r3, #1
 80031a4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    break;
 80031a8:	e1dc      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                }
                else if (0 != (p_data[PRL_SCTR_OFFSET] & PRL_ALERT_PROTOCOL))
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d040      	beq.n	8003238 <ifx_i2c_prl_event_handler+0x618>
                {
                    //Check invalid message
                    //lint --e{835} suppress "Macros are defined as 0x00 and is kept for future enhancements"
                    if (((p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) &&
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	781b      	ldrb	r3, [r3, #0]
 80031ba:	2b40      	cmp	r3, #64	@ 0x40
 80031bc:	d003      	beq.n	80031c6 <ifx_i2c_prl_event_handler+0x5a6>
                        (p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) ||
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	781b      	ldrb	r3, [r3, #0]
                    if (((p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) &&
 80031c2:	2b44      	cmp	r3, #68	@ 0x44
 80031c4:	d10c      	bne.n	80031e0 <ifx_i2c_prl_event_handler+0x5c0>
                        (p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) ||
 80031c6:	893b      	ldrh	r3, [r7, #8]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d004      	beq.n	80031d6 <ifx_i2c_prl_event_handler+0x5b6>
                        ((1 != data_len) && (PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state)) ||
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d004      	beq.n	80031e0 <ifx_i2c_prl_event_handler+0x5c0>
                        (PRL_TRANS_REPEAT == p_ctx->prl.data_retransmit_counter))
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
                        ((1 != data_len) && (PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state)) ||
 80031dc:	2b03      	cmp	r3, #3
 80031de:	d109      	bne.n	80031f4 <ifx_i2c_prl_event_handler+0x5d4>
                    {
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80031e6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80031f2:	e018      	b.n	8003226 <ifx_i2c_prl_event_handler+0x606>
                    }
                    //After restore operation if invalid message received
                    else if ((PRL_RESTORE_DONE == p_ctx->prl.restore_context_flag) &&
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d10e      	bne.n	800321c <ifx_i2c_prl_event_handler+0x5fc>
                             (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation))
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
                    else if ((PRL_RESTORE_DONE == p_ctx->prl.restore_context_flag) &&
 8003204:	2b11      	cmp	r3, #17
 8003206:	d109      	bne.n	800321c <ifx_i2c_prl_event_handler+0x5fc>
                    {
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2200      	movs	r2, #0
 800320c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003216:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800321a:	e004      	b.n	8003226 <ifx_i2c_prl_event_handler+0x606>
                    }
                    else
                    {
                        p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8003222:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                    }
                    p_ctx->prl.state = PRL_STATE_ALERT;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2206      	movs	r2, #6
 800322a:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	22ff      	movs	r2, #255	@ 0xff
 8003232:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                    *p_ctx->prl.p_recv_payload_buffer_length -= 1;
                    p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
                    p_ctx->prl.state = PRL_STATE_IDLE;
                }
            }
            break;
 8003236:	e195      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                else if (p_data[PRL_SCTR_OFFSET] != p_ctx->prl.saved_sctr)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	781a      	ldrb	r2, [r3, #0]
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8003242:	429a      	cmp	r2, r3
 8003244:	d018      	beq.n	8003278 <ifx_i2c_prl_event_handler+0x658>
                    ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	22ff      	movs	r2, #255	@ 0xff
 800324a:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2207      	movs	r2, #7
 8003252:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003264:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003270:	2301      	movs	r3, #1
 8003272:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    break;
 8003276:	e175      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                else if (((uint8_t)SLAVE_PROTECTION == (p_data[PRL_SCTR_OFFSET] & PRL_PROTECTION_MASK)) ||
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	f003 0303 	and.w	r3, r3, #3
 8003280:	2b02      	cmp	r3, #2
 8003282:	d006      	beq.n	8003292 <ifx_i2c_prl_event_handler+0x672>
                         ((uint8_t)FULL_PROTECTION == (p_data[PRL_SCTR_OFFSET] & PRL_PROTECTION_MASK)))
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	f003 0303 	and.w	r3, r3, #3
                else if (((uint8_t)SLAVE_PROTECTION == (p_data[PRL_SCTR_OFFSET] & PRL_PROTECTION_MASK)) ||
 800328c:	2b03      	cmp	r3, #3
 800328e:	f040 8082 	bne.w	8003396 <ifx_i2c_prl_event_handler+0x776>
                    if (data_len <= (IFX_I2C_PRL_HEADER_SIZE + IFX_I2C_PRL_MAC_SIZE))
 8003292:	893b      	ldrh	r3, [r7, #8]
 8003294:	2b0d      	cmp	r3, #13
 8003296:	d818      	bhi.n	80032ca <ifx_i2c_prl_event_handler+0x6aa>
                        ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	22ff      	movs	r2, #255	@ 0xff
 800329c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2207      	movs	r2, #7
 80032a4:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80032b6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 80032c2:	2301      	movs	r3, #1
 80032c4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        break;
 80032c8:	e14c      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    else if ((p_ctx->prl.slave_sequence_number > (p_ctx->prl.save_slave_sequence_number + PRL_TRANS_REPEAT))
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032d2:	3303      	adds	r3, #3
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d805      	bhi.n	80032e4 <ifx_i2c_prl_event_handler+0x6c4>
                             || (p_ctx->prl.slave_sequence_number <= p_ctx->prl.save_slave_sequence_number ))
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d818      	bhi.n	8003316 <ifx_i2c_prl_event_handler+0x6f6>
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	22ff      	movs	r2, #255	@ 0xff
 80032e8:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2207      	movs	r2, #7
 80032f0:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003302:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 800330e:	2301      	movs	r3, #1
 8003310:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        break;
 8003314:	e126      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	64da      	str	r2, [r3, #76]	@ 0x4c
                    *p_ctx->prl.p_recv_payload_buffer_length = *p_ctx->prl.p_recv_payload_buffer_length -
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003322:	881a      	ldrh	r2, [r3, #0]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003328:	3a0d      	subs	r2, #13
 800332a:	b292      	uxth	r2, r2
 800332c:	801a      	strh	r2, [r3, #0]
                                                            &p_ctx->prl.p_recv_payload_buffer[IFX_I2C_PRL_HEADER_SIZE],
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003332:	1d59      	adds	r1, r3, #5
                                                            (*p_ctx->prl.p_recv_payload_buffer_length),
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                    return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8003338:	8818      	ldrh	r0, [r3, #0]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
                                                            &p_ctx->prl.p_recv_payload_buffer[IFX_I2C_PRL_HEADER_SIZE],
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                    return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8003342:	3305      	adds	r3, #5
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	f892 20e7 	ldrb.w	r2, [r2, #231]	@ 0xe7
 800334a:	9203      	str	r2, [sp, #12]
 800334c:	2224      	movs	r2, #36	@ 0x24
 800334e:	9202      	str	r2, [sp, #8]
 8003350:	2210      	movs	r2, #16
 8003352:	9201      	str	r2, [sp, #4]
 8003354:	9300      	str	r3, [sp, #0]
 8003356:	4623      	mov	r3, r4
 8003358:	4602      	mov	r2, r0
 800335a:	68f8      	ldr	r0, [r7, #12]
 800335c:	f7ff f80e 	bl	800237c <ifx_i2c_prl_decrypt_msg>
 8003360:	4603      	mov	r3, r0
 8003362:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                    if (IFX_I2C_STACK_ERROR == return_status)
 8003366:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800336a:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 800336e:	d108      	bne.n	8003382 <ifx_i2c_prl_event_handler+0x762>
                        p_ctx->prl.state = PRL_STATE_ALERT;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2206      	movs	r2, #6
 8003374:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                        p_ctx->prl.alert_type = PRL_INTEGRITY_VIOLATED_ALERT_MSG;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2204      	movs	r2, #4
 800337c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                        break;
 8003380:	e0f0      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                        p_ctx->prl.state = PRL_STATE_IDLE;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2201      	movs	r2, #1
 800338e:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    if (IFX_I2C_STACK_ERROR == return_status)
 8003392:	bf00      	nop
            break;
 8003394:	e0e6      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                else if (data_len <= 1)
 8003396:	893b      	ldrh	r3, [r7, #8]
 8003398:	2b01      	cmp	r3, #1
 800339a:	d81c      	bhi.n	80033d6 <ifx_i2c_prl_event_handler+0x7b6>
                    p_ctx->prl.state = PRL_STATE_ERROR;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2207      	movs	r2, #7
 80033a0:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	22ff      	movs	r2, #255	@ 0xff
 80033a8:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                    if (PRL_NEGOTIATION_NOT_DONE == p_ctx->prl.negotiation_state)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d105      	bne.n	80033c2 <ifx_i2c_prl_event_handler+0x7a2>
                        p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80033bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            break;
 80033c0:	e0d0      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80033c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2200      	movs	r2, #0
 80033d0:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
            break;
 80033d4:	e0c6      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    *p_ctx->prl.p_recv_payload_buffer_length -= 1;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033da:	881a      	ldrh	r2, [r3, #0]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033e0:	3a01      	subs	r2, #1
 80033e2:	b292      	uxth	r2, r2
 80033e4:	801a      	strh	r2, [r3, #0]
                    p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2200      	movs	r2, #0
 80033ea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                    p_ctx->prl.state = PRL_STATE_IDLE;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2201      	movs	r2, #1
 80033f2:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 80033f6:	e0b5      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_ALERT:
            {
                if ((PRL_INTEGRITY_VIOLATED_ALERT_MSG | PRL_ALERT_PROTOCOL) == p_data[PRL_SCTR_OFFSET])
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	781b      	ldrb	r3, [r3, #0]
 80033fc:	2b44      	cmp	r3, #68	@ 0x44
 80033fe:	d166      	bne.n	80034ce <ifx_i2c_prl_event_handler+0x8ae>
                {
                    if ((1 !=  data_len) || (p_ctx->prl.data_retransmit_counter >= PRL_TRANS_REPEAT))
 8003400:	893b      	ldrh	r3, [r7, #8]
 8003402:	2b01      	cmp	r3, #1
 8003404:	d104      	bne.n	8003410 <ifx_i2c_prl_event_handler+0x7f0>
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 800340c:	2b02      	cmp	r3, #2
 800340e:	d918      	bls.n	8003442 <ifx_i2c_prl_event_handler+0x822>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	22ff      	movs	r2, #255	@ 0xff
 8003414:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2207      	movs	r2, #7
 800341c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f44f 7284 	mov.w	r2, #264	@ 0x108
 800342e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 800343a:	2301      	movs	r3, #1
 800343c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        break;
 8003440:	e090      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    }
                    else if ((MASTER_PROTECTION == p_ctx->protection_level) ||
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8003448:	2b01      	cmp	r3, #1
 800344a:	d004      	beq.n	8003456 <ifx_i2c_prl_event_handler+0x836>
                             (FULL_PROTECTION == p_ctx->protection_level))
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
                    else if ((MASTER_PROTECTION == p_ctx->protection_level) ||
 8003452:	2b03      	cmp	r3, #3
 8003454:	d136      	bne.n	80034c4 <ifx_i2c_prl_event_handler+0x8a4>
                    {
                        p_ctx->prl.data_retransmit_counter++;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 800345c:	3301      	adds	r3, #1
 800345e:	b2da      	uxtb	r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
                        p_ctx->prl.trans_repeat_status = TRUE;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
                        if (p_ctx->prl.data_retransmit_counter > PRL_TRANS_REPEAT)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 8003474:	2b03      	cmp	r3, #3
 8003476:	d91c      	bls.n	80034b2 <ifx_i2c_prl_event_handler+0x892>
                        {
                            ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	22ff      	movs	r2, #255	@ 0xff
 800347c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2207      	movs	r2, #7
 8003484:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003496:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2200      	movs	r2, #0
 800349e:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 80034a2:	2301      	movs	r3, #1
 80034a4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                            p_ctx->prl.state = PRL_STATE_IDLE;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                            break;
 80034b0:	e058      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                        }
                        p_ctx->prl.alert_type = PRL_INTEGRITY_VIOLATED_ALERT_MSG;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2204      	movs	r2, #4
 80034b6:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                        p_ctx->prl.state = PRL_STATE_TXRX;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2204      	movs	r2, #4
 80034be:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                      ERROR_STATE_PREPARATION(p_ctx, exit_machine);
                    }
                    p_ctx->prl.state = PRL_STATE_ERROR;
                }
            }
            break;
 80034c2:	e04f      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                      p_ctx->prl.state = PRL_STATE_ERROR;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2207      	movs	r2, #7
 80034c8:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 80034cc:	e04a      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    if (PRL_TRANS_REPEAT == p_ctx->prl.decryption_failure_counter)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 80034d4:	2b03      	cmp	r3, #3
 80034d6:	d117      	bne.n	8003508 <ifx_i2c_prl_event_handler+0x8e8>
                      ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	22ff      	movs	r2, #255	@ 0xff
 80034dc:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2207      	movs	r2, #7
 80034e4:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80034f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003502:	2301      	movs	r3, #1
 8003504:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    p_ctx->prl.state = PRL_STATE_ERROR;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2207      	movs	r2, #7
 800350c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 8003510:	e028      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_ERROR:
            {
                if (PRL_INVALID_ALERT != p_ctx->prl.alert_type)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8003518:	2bff      	cmp	r3, #255	@ 0xff
 800351a:	d00d      	beq.n	8003538 <ifx_i2c_prl_event_handler+0x918>
                {
                    return_status = ifx_i2c_prl_send_alert(p_ctx);
 800351c:	68f8      	ldr	r0, [r7, #12]
 800351e:	f7fe ff75 	bl	800240c <ifx_i2c_prl_send_alert>
 8003522:	4603      	mov	r3, r0
 8003524:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                    p_ctx->prl.alert_type = (uint8_t)PRL_INVALID_ALERT;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	22ff      	movs	r2, #255	@ 0xff
 800352c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                    exit_machine = FALSE;
 8003530:	2300      	movs	r3, #0
 8003532:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                else
                {
                    p_ctx->prl.state = PRL_STATE_IDLE;
                }
            }
            break;
 8003536:	e015      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    p_ctx->prl.state = PRL_STATE_IDLE;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 8003540:	e010      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
            default:
            {
                p_ctx->prl.state = PRL_STATE_IDLE;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                p_ctx->prl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 800354e:	2300      	movs	r3, #0
 8003550:	2200      	movs	r2, #0
 8003552:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8003556:	68f8      	ldr	r0, [r7, #12]
 8003558:	47a0      	blx	r4
                exit_machine = FALSE;
 800355a:	2300      	movs	r3, #0
 800355c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            }
            break;
 8003560:	e000      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
            break;
 8003562:	bf00      	nop
        }
    } while (TRUE == exit_machine);
 8003564:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8003568:	2b01      	cmp	r3, #1
 800356a:	f43f ab9e 	beq.w	8002caa <ifx_i2c_prl_event_handler+0x8a>
}
 800356e:	bf00      	nop
 8003570:	bf00      	nop
 8003572:	374c      	adds	r7, #76	@ 0x4c
 8003574:	46bd      	mov	sp, r7
 8003576:	bd90      	pop	{r4, r7, pc}

08003578 <ifx_i2c_tl_init>:
_STATIC_H uint8_t ifx_i2c_tl_calculate_pctr(const ifx_i2c_context_t * p_ctx);
_STATIC_H optiga_lib_status_t ifx_i2c_tl_check_chaining_error(uint8_t current_chaning, uint8_t previous_chaining);
/// @endcond

optiga_lib_status_t ifx_i2c_tl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
    LOG_TL("[IFX-TL]: Init\n");

    p_ctx->tl.state = TL_STATE_UNINIT;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e

    // Initialize Data Link layer (and register event handler)
    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_dl_init(p_ctx, ifx_i2c_dl_event_handler))
 800358a:	4911      	ldr	r1, [pc, #68]	@ (80035d0 <ifx_i2c_tl_init+0x58>)
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f7fd fc11 	bl	8000db4 <ifx_i2c_dl_init>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d002      	beq.n	800359e <ifx_i2c_tl_init+0x26>
    {
        return (IFX_I2C_STACK_ERROR);
 8003598:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800359c:	e014      	b.n	80035c8 <ifx_i2c_tl_init+0x50>
    }
    p_ctx->tl.initialization_state = TRUE;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2201      	movs	r2, #1
 80035a2:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    p_ctx->tl.upper_layer_event_handler = handler;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	683a      	ldr	r2, [r7, #0]
 80035aa:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
    p_ctx->tl.state = TL_STATE_IDLE;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    p_ctx->tl.max_packet_length = p_ctx->frame_size - (DL_HEADER_SIZE + TL_HEADER_SIZE);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80035bc:	3b06      	subs	r3, #6
 80035be:	b29a      	uxth	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f8a3 210a 	strh.w	r2, [r3, #266]	@ 0x10a

    return (IFX_I2C_STACK_SUCCESS);
 80035c6:	2300      	movs	r3, #0
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3708      	adds	r7, #8
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	080038b9 	.word	0x080038b9

080035d4 <ifx_i2c_tl_transceive>:
optiga_lib_status_t ifx_i2c_tl_transceive(ifx_i2c_context_t * p_ctx,
                                          uint8_t * p_packet,
                                          uint16_t packet_len,
                                          uint8_t * p_recv_packet,
                                          uint16_t * p_recv_packet_len)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b086      	sub	sp, #24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	603b      	str	r3, [r7, #0]
 80035e0:	4613      	mov	r3, r2
 80035e2:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t status = IFX_I2C_STACK_ERROR;
 80035e4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80035e8:	82fb      	strh	r3, [r7, #22]
    LOG_TL("[IFX-TL]: Transceive txlen %d\n", packet_len);

    do
    {
        // Check function arguments
        if ((NULL == p_packet) || (0 == packet_len))
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d041      	beq.n	8003674 <ifx_i2c_tl_transceive+0xa0>
 80035f0:	88fb      	ldrh	r3, [r7, #6]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d03e      	beq.n	8003674 <ifx_i2c_tl_transceive+0xa0>
        {
            break;
        }
        // Transport Layer must be idle
        if (TL_STATE_IDLE != p_ctx->tl.state)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d138      	bne.n	8003672 <ifx_i2c_tl_transceive+0x9e>
        {
            break;
        }
        p_ctx->tl.state = TL_STATE_TX;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2202      	movs	r2, #2
 8003604:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
        p_ctx->tl.api_start_time = pal_os_timer_get_time_in_milliseconds();
 8003608:	f003 fcb3 	bl	8006f72 <pal_os_timer_get_time_in_milliseconds>
 800360c:	4602      	mov	r2, r0
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        p_ctx->tl.p_actual_packet = p_packet;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	68ba      	ldr	r2, [r7, #8]
 8003618:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
        p_ctx->tl.actual_packet_length = packet_len;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	88fa      	ldrh	r2, [r7, #6]
 8003620:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
        p_ctx->tl.packet_offset = 0;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
        p_ctx->tl.p_recv_packet_buffer = p_recv_packet;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	683a      	ldr	r2, [r7, #0]
 8003630:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
        p_ctx->tl.p_recv_packet_buffer_length = p_recv_packet_len;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6a3a      	ldr	r2, [r7, #32]
 8003638:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
        p_ctx->tl.total_recv_length = 0;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2200      	movs	r2, #0
 8003640:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
        p_ctx->tl.chaining_error_count = 0;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
        p_ctx->tl.master_chaining_error_count = 0;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        p_ctx->tl.transmission_completed = 0;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2200      	movs	r2, #0
 8003658:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
        p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8003662:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
        status = ifx_i2c_tl_send_next_fragment(p_ctx);
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f000 f866 	bl	8003738 <ifx_i2c_tl_send_next_fragment>
 800366c:	4603      	mov	r3, r0
 800366e:	82fb      	strh	r3, [r7, #22]
 8003670:	e000      	b.n	8003674 <ifx_i2c_tl_transceive+0xa0>
            break;
 8003672:	bf00      	nop
    } while (FALSE);
    return (status);
 8003674:	8afb      	ldrh	r3, [r7, #22]
}
 8003676:	4618      	mov	r0, r3
 8003678:	3718      	adds	r7, #24
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <ifx_i2c_tl_resend_packets>:


_STATIC_H optiga_lib_status_t ifx_i2c_tl_resend_packets(ifx_i2c_context_t * p_ctx)
{
 800367e:	b580      	push	{r7, lr}
 8003680:	b082      	sub	sp, #8
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
    // Transport Layer must be idle
    if (TL_STATE_IDLE != p_ctx->tl.state)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 800368c:	2b01      	cmp	r3, #1
 800368e:	d002      	beq.n	8003696 <ifx_i2c_tl_resend_packets+0x18>
    {
        return (IFX_I2C_STACK_ERROR);
 8003690:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8003694:	e00f      	b.n	80036b6 <ifx_i2c_tl_resend_packets+0x38>
    }

    p_ctx->tl.packet_offset = 0;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    p_ctx->tl.total_recv_length = 0;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    p_ctx->tl.state = TL_STATE_TX;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2202      	movs	r2, #2
 80036aa:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    return (ifx_i2c_tl_send_next_fragment(p_ctx));
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f842 	bl	8003738 <ifx_i2c_tl_send_next_fragment>
 80036b4:	4603      	mov	r3, r0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3708      	adds	r7, #8
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}

080036be <ifx_i2c_tl_calculate_pctr>:

_STATIC_H uint8_t ifx_i2c_tl_calculate_pctr(const ifx_i2c_context_t * p_ctx)
{
 80036be:	b480      	push	{r7}
 80036c0:	b085      	sub	sp, #20
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
    uint8_t pctr;
    uint16_t fragment_size = p_ctx->tl.max_packet_length;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f8b3 310a 	ldrh.w	r3, [r3, #266]	@ 0x10a
 80036cc:	81bb      	strh	r3, [r7, #12]
    uint16_t remaining_data = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f8b3 2106 	ldrh.w	r2, [r3, #262]	@ 0x106
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	817b      	strh	r3, [r7, #10]
    // No chain
    if ((0 == p_ctx->tl.packet_offset) && (remaining_data <= fragment_size))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d106      	bne.n	80036f6 <ifx_i2c_tl_calculate_pctr+0x38>
 80036e8:	897a      	ldrh	r2, [r7, #10]
 80036ea:	89bb      	ldrh	r3, [r7, #12]
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d802      	bhi.n	80036f6 <ifx_i2c_tl_calculate_pctr+0x38>
    {
        pctr = TL_CHAINING_NO;
 80036f0:	2300      	movs	r3, #0
 80036f2:	73fb      	strb	r3, [r7, #15]
 80036f4:	e019      	b.n	800372a <ifx_i2c_tl_calculate_pctr+0x6c>
    }
    // First chain
    else if ((0 == p_ctx->tl.packet_offset) && (remaining_data > fragment_size))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d106      	bne.n	800370e <ifx_i2c_tl_calculate_pctr+0x50>
 8003700:	897a      	ldrh	r2, [r7, #10]
 8003702:	89bb      	ldrh	r3, [r7, #12]
 8003704:	429a      	cmp	r2, r3
 8003706:	d902      	bls.n	800370e <ifx_i2c_tl_calculate_pctr+0x50>
    {
        pctr = TL_CHAINING_FIRST;
 8003708:	2301      	movs	r3, #1
 800370a:	73fb      	strb	r3, [r7, #15]
 800370c:	e00d      	b.n	800372a <ifx_i2c_tl_calculate_pctr+0x6c>
    }
    // Intermediate chain
    else if ((0 != p_ctx->tl.packet_offset) && (remaining_data > fragment_size))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8003714:	2b00      	cmp	r3, #0
 8003716:	d006      	beq.n	8003726 <ifx_i2c_tl_calculate_pctr+0x68>
 8003718:	897a      	ldrh	r2, [r7, #10]
 800371a:	89bb      	ldrh	r3, [r7, #12]
 800371c:	429a      	cmp	r2, r3
 800371e:	d902      	bls.n	8003726 <ifx_i2c_tl_calculate_pctr+0x68>
    {
        pctr = TL_CHAINING_INTERMEDIATE;
 8003720:	2302      	movs	r3, #2
 8003722:	73fb      	strb	r3, [r7, #15]
 8003724:	e001      	b.n	800372a <ifx_i2c_tl_calculate_pctr+0x6c>
    }
    // Last chain
    else
    {
        pctr = TL_CHAINING_LAST;
 8003726:	2304      	movs	r3, #4
 8003728:	73fb      	strb	r3, [r7, #15]
    }

    return (pctr);
 800372a:	7bfb      	ldrb	r3, [r7, #15]
}
 800372c:	4618      	mov	r0, r3
 800372e:	3714      	adds	r7, #20
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <ifx_i2c_tl_send_next_fragment>:
_STATIC_H optiga_lib_status_t ifx_i2c_tl_send_next_fragment(ifx_i2c_context_t * p_ctx)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
    uint8_t pctr;
    // Calculate size of fragment (last one might be shorter)
    uint16_t tl_fragment_size = p_ctx->tl.max_packet_length;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	f8b3 310a 	ldrh.w	r3, [r3, #266]	@ 0x10a
 8003746:	81fb      	strh	r3, [r7, #14]
    pctr = ifx_i2c_tl_calculate_pctr(p_ctx);
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f7ff ffb8 	bl	80036be <ifx_i2c_tl_calculate_pctr>
 800374e:	4603      	mov	r3, r0
 8003750:	737b      	strb	r3, [r7, #13]
    if ((p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset) < tl_fragment_size)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 8003758:	461a      	mov	r2, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8003760:	1ad2      	subs	r2, r2, r3
 8003762:	89fb      	ldrh	r3, [r7, #14]
 8003764:	429a      	cmp	r2, r3
 8003766:	da07      	bge.n	8003778 <ifx_i2c_tl_send_next_fragment+0x40>
    {
        tl_fragment_size = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f8b3 2106 	ldrh.w	r2, [r3, #262]	@ 0x106
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	81fb      	strh	r3, [r7, #14]
    }
    // Assign the pctr
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = (pctr | IFX_I2C_PRESENCE_BIT);
 8003778:	7b7b      	ldrb	r3, [r7, #13]
 800377a:	f043 0308 	orr.w	r3, r3, #8
 800377e:	b2da      	uxtb	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    //copy the data
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f203 238e 	addw	r3, r3, #654	@ 0x28e
 800378c:	1d18      	adds	r0, r3, #4
           p_ctx->tl.p_actual_packet + p_ctx->tl.packet_offset,
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	f8b2 2108 	ldrh.w	r2, [r2, #264]	@ 0x108
 800379a:	4413      	add	r3, r2
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
 800379c:	89fa      	ldrh	r2, [r7, #14]
 800379e:	4619      	mov	r1, r3
 80037a0:	f00c f807 	bl	800f7b2 <memcpy>
           tl_fragment_size);
    p_ctx->tl.packet_offset += tl_fragment_size;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f8b3 2108 	ldrh.w	r2, [r3, #264]	@ 0x108
 80037aa:	89fb      	ldrh	r3, [r7, #14]
 80037ac:	4413      	add	r3, r2
 80037ae:	b29a      	uxth	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    //send the fragment to dl layer
    return (ifx_i2c_dl_send_frame(p_ctx,tl_fragment_size + 1));
 80037b6:	89fb      	ldrh	r3, [r7, #14]
 80037b8:	3301      	adds	r3, #1
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	4619      	mov	r1, r3
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f7fd fb36 	bl	8000e30 <ifx_i2c_dl_send_frame>
 80037c4:	4603      	mov	r3, r0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3710      	adds	r7, #16
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}

080037ce <ifx_i2c_tl_send_chaining_error>:

_STATIC_H optiga_lib_status_t ifx_i2c_tl_send_chaining_error(ifx_i2c_context_t * p_ctx)
{
 80037ce:	b580      	push	{r7, lr}
 80037d0:	b084      	sub	sp, #16
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
    uint16_t tl_fragment_size = 1;
 80037d6:	2301      	movs	r3, #1
 80037d8:	81fb      	strh	r3, [r7, #14]
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = 0x07;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2207      	movs	r2, #7
 80037de:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    p_ctx->tl.total_recv_length = 0;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    //send the fragment to dl layer
    return (ifx_i2c_dl_send_frame(p_ctx,tl_fragment_size));
 80037ea:	89fb      	ldrh	r3, [r7, #14]
 80037ec:	4619      	mov	r1, r3
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f7fd fb1e 	bl	8000e30 <ifx_i2c_dl_send_frame>
 80037f4:	4603      	mov	r3, r0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
	...

08003800 <ifx_i2c_tl_check_chaining_error>:

_STATIC_H optiga_lib_status_t ifx_i2c_tl_check_chaining_error(uint8_t current_chaning,
                                                              uint8_t previous_chaining)
{
 8003800:	b480      	push	{r7}
 8003802:	b085      	sub	sp, #20
 8003804:	af00      	add	r7, sp, #0
 8003806:	4603      	mov	r3, r0
 8003808:	460a      	mov	r2, r1
 800380a:	71fb      	strb	r3, [r7, #7]
 800380c:	4613      	mov	r3, r2
 800380e:	71bb      	strb	r3, [r7, #6]
    optiga_lib_status_t status = IFX_I2C_STACK_ERROR;
 8003810:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8003814:	81fb      	strh	r3, [r7, #14]
    if (((TL_CHAINING_ERROR == current_chaning) || (TL_CHAINING_NO == current_chaning) ||
 8003816:	79fb      	ldrb	r3, [r7, #7]
 8003818:	2b07      	cmp	r3, #7
 800381a:	d00b      	beq.n	8003834 <ifx_i2c_tl_check_chaining_error+0x34>
 800381c:	79fb      	ldrb	r3, [r7, #7]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d008      	beq.n	8003834 <ifx_i2c_tl_check_chaining_error+0x34>
 8003822:	79fb      	ldrb	r3, [r7, #7]
 8003824:	2b04      	cmp	r3, #4
 8003826:	d005      	beq.n	8003834 <ifx_i2c_tl_check_chaining_error+0x34>
        (TL_CHAINING_LAST == current_chaning) || (TL_CHAINING_INTERMEDIATE == current_chaning) ||
 8003828:	79fb      	ldrb	r3, [r7, #7]
 800382a:	2b02      	cmp	r3, #2
 800382c:	d002      	beq.n	8003834 <ifx_i2c_tl_check_chaining_error+0x34>
 800382e:	79fb      	ldrb	r3, [r7, #7]
 8003830:	2b01      	cmp	r3, #1
 8003832:	d110      	bne.n	8003856 <ifx_i2c_tl_check_chaining_error+0x56>
        (TL_CHAINING_FIRST == current_chaning)))
    {
        if ((g_pctr_states_table[current_chaning][0] == previous_chaining) ||
 8003834:	79fb      	ldrb	r3, [r7, #7]
 8003836:	4a0b      	ldr	r2, [pc, #44]	@ (8003864 <ifx_i2c_tl_check_chaining_error+0x64>)
 8003838:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800383c:	79ba      	ldrb	r2, [r7, #6]
 800383e:	429a      	cmp	r2, r3
 8003840:	d007      	beq.n	8003852 <ifx_i2c_tl_check_chaining_error+0x52>
            (g_pctr_states_table[current_chaning][1] == previous_chaining))
 8003842:	79fb      	ldrb	r3, [r7, #7]
 8003844:	4a07      	ldr	r2, [pc, #28]	@ (8003864 <ifx_i2c_tl_check_chaining_error+0x64>)
 8003846:	005b      	lsls	r3, r3, #1
 8003848:	4413      	add	r3, r2
 800384a:	785b      	ldrb	r3, [r3, #1]
        if ((g_pctr_states_table[current_chaning][0] == previous_chaining) ||
 800384c:	79ba      	ldrb	r2, [r7, #6]
 800384e:	429a      	cmp	r2, r3
 8003850:	d101      	bne.n	8003856 <ifx_i2c_tl_check_chaining_error+0x56>
        {
            status =  IFX_I2C_STACK_SUCCESS;
 8003852:	2300      	movs	r3, #0
 8003854:	81fb      	strh	r3, [r7, #14]
        }
    }

    return (status);
 8003856:	89fb      	ldrh	r3, [r7, #14]
}
 8003858:	4618      	mov	r0, r3
 800385a:	3714      	adds	r7, #20
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	080107a4 	.word	0x080107a4

08003868 <presence_bit_check>:
// This functionality checks for the present bit in the pctr register
_STATIC_H  optiga_lib_status_t presence_bit_check(const ifx_i2c_context_t * p_ctx,
                                                  uint8_t pctr)
{
 8003868:	b480      	push	{r7}
 800386a:	b085      	sub	sp, #20
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	460b      	mov	r3, r1
 8003872:	70fb      	strb	r3, [r7, #3]
    optiga_lib_status_t return_status= IFX_I2C_STACK_SUCCESS;
 8003874:	2300      	movs	r3, #0
 8003876:	81fb      	strh	r3, [r7, #14]
    uint8_t pctr_value;

    pctr_value = (pctr & TL_PCTR_CHANNEL_MASK);
 8003878:	78fb      	ldrb	r3, [r7, #3]
 800387a:	f023 0307 	bic.w	r3, r3, #7
 800387e:	737b      	strb	r3, [r7, #13]
    //lint --e{774} suppress "This value changes based on presentation layer macro"
    if (0 != IFX_I2C_PRESENCE_BIT_CHECK)
    {
        if ((FALSE == p_ctx->tl.initialization_state) && ((TL_CHAINING_NO == (pctr & TL_PCTR_CHAIN_MASK))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8003886:	2b00      	cmp	r3, #0
 8003888:	d10f      	bne.n	80038aa <presence_bit_check+0x42>
 800388a:	78fb      	ldrb	r3, [r7, #3]
 800388c:	f003 0307 	and.w	r3, r3, #7
 8003890:	2b00      	cmp	r3, #0
 8003892:	d004      	beq.n	800389e <presence_bit_check+0x36>
            || (TL_CHAINING_FIRST == (pctr & TL_PCTR_CHAIN_MASK))))
 8003894:	78fb      	ldrb	r3, [r7, #3]
 8003896:	f003 0307 	and.w	r3, r3, #7
 800389a:	2b01      	cmp	r3, #1
 800389c:	d105      	bne.n	80038aa <presence_bit_check+0x42>
        {
            if (IFX_I2C_PRESENCE_BIT_CHECK != pctr_value)
 800389e:	7b7b      	ldrb	r3, [r7, #13]
 80038a0:	2b08      	cmp	r3, #8
 80038a2:	d002      	beq.n	80038aa <presence_bit_check+0x42>
            {
                return_status = IFX_I2C_STACK_ERROR;
 80038a4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80038a8:	81fb      	strh	r3, [r7, #14]
            {
                return_status = IFX_I2C_STACK_ERROR;
            }
        }
    }
    return (return_status);
 80038aa:	89fb      	ldrh	r3, [r7, #14]
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3714      	adds	r7, #20
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <ifx_i2c_dl_event_handler>:
_STATIC_H void ifx_i2c_dl_event_handler(ifx_i2c_context_t * p_ctx,
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
 80038b8:	b590      	push	{r4, r7, lr}
 80038ba:	b087      	sub	sp, #28
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	607a      	str	r2, [r7, #4]
 80038c2:	461a      	mov	r2, r3
 80038c4:	460b      	mov	r3, r1
 80038c6:	817b      	strh	r3, [r7, #10]
 80038c8:	4613      	mov	r3, r2
 80038ca:	813b      	strh	r3, [r7, #8]
    uint8_t pctr = 0;
 80038cc:	2300      	movs	r3, #0
 80038ce:	75fb      	strb	r3, [r7, #23]
    uint8_t chaining = 0;
 80038d0:	2300      	movs	r3, #0
 80038d2:	75bb      	strb	r3, [r7, #22]
    uint8_t exit_machine = TRUE;
 80038d4:	2301      	movs	r3, #1
 80038d6:	757b      	strb	r3, [r7, #21]
    do
    {
        if (NULL != p_data)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d006      	beq.n	80038ec <ifx_i2c_dl_event_handler+0x34>
        {
            pctr = p_data[0];
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	75fb      	strb	r3, [r7, #23]
            chaining = pctr & TL_PCTR_CHAIN_MASK;
 80038e4:	7dfb      	ldrb	r3, [r7, #23]
 80038e6:	f003 0307 	and.w	r3, r3, #7
 80038ea:	75bb      	strb	r3, [r7, #22]
        }
        // Propagate errors to upper layer
        if (0 != (event & IFX_I2C_DL_EVENT_ERROR))
 80038ec:	897b      	ldrh	r3, [r7, #10]
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d008      	beq.n	8003908 <ifx_i2c_dl_event_handler+0x50>
        {
            p_ctx->tl.state = TL_STATE_ERROR;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2206      	movs	r2, #6
 80038fa:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
            p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8003904:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
        }
        if (0 != data_len)
 8003908:	893b      	ldrh	r3, [r7, #8]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d010      	beq.n	8003930 <ifx_i2c_dl_event_handler+0x78>
        {
            if (0 != (presence_bit_check(p_ctx,pctr)))
 800390e:	7dfb      	ldrb	r3, [r7, #23]
 8003910:	4619      	mov	r1, r3
 8003912:	68f8      	ldr	r0, [r7, #12]
 8003914:	f7ff ffa8 	bl	8003868 <presence_bit_check>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d008      	beq.n	8003930 <ifx_i2c_dl_event_handler+0x78>
            {
                p_ctx->tl.state = TL_STATE_ERROR;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2206      	movs	r2, #6
 8003922:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800392c:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
            }
        }
        p_ctx->tl.initialization_state = FALSE;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
        switch (p_ctx->tl.state)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 800393e:	3b01      	subs	r3, #1
 8003940:	2b07      	cmp	r3, #7
 8003942:	f200 81d0 	bhi.w	8003ce6 <ifx_i2c_dl_event_handler+0x42e>
 8003946:	a201      	add	r2, pc, #4	@ (adr r2, 800394c <ifx_i2c_dl_event_handler+0x94>)
 8003948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800394c:	0800396d 	.word	0x0800396d
 8003950:	08003983 	.word	0x08003983
 8003954:	08003ce7 	.word	0x08003ce7
 8003958:	08003a19 	.word	0x08003a19
 800395c:	08003b5f 	.word	0x08003b5f
 8003960:	08003cb5 	.word	0x08003cb5
 8003964:	08003c73 	.word	0x08003c73
 8003968:	08003c17 	.word	0x08003c17
        {
            case TL_STATE_IDLE:
            {
                exit_machine = FALSE;
 800396c:	2300      	movs	r3, #0
 800396e:	757b      	strb	r3, [r7, #21]
                p_ctx->tl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, 0, 0);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f8d3 40fc 	ldr.w	r4, [r3, #252]	@ 0xfc
 8003976:	2300      	movs	r3, #0
 8003978:	2200      	movs	r2, #0
 800397a:	2100      	movs	r1, #0
 800397c:	68f8      	ldr	r0, [r7, #12]
 800397e:	47a0      	blx	r4
            }
            break;
 8003980:	e1c3      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_TX:
            {
                // Frame transmission in Data Link layer complete, start receiving frames
                if (0 != (event & IFX_I2C_DL_EVENT_TX_SUCCESS))
 8003982:	897b      	ldrh	r3, [r7, #10]
 8003984:	f003 0302 	and.w	r3, r3, #2
 8003988:	2b00      	cmp	r3, #0
 800398a:	d040      	beq.n	8003a0e <ifx_i2c_dl_event_handler+0x156>
                {
                    if (p_ctx->tl.packet_offset < p_ctx->tl.actual_packet_length)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f8b3 2108 	ldrh.w	r2, [r3, #264]	@ 0x108
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 8003998:	429a      	cmp	r2, r3
 800399a:	d215      	bcs.n	80039c8 <ifx_i2c_dl_event_handler+0x110>
                    {
                        // Transmission of one fragment complete, send next fragment
                        LOG_TL("[IFX-TL]: Tx:Fragment sent,now send next\n");
                        // Chaining error from slave
                        if (TL_CHAINING_ERROR == chaining)
 800399c:	7dbb      	ldrb	r3, [r7, #22]
 800399e:	2b07      	cmp	r3, #7
 80039a0:	d104      	bne.n	80039ac <ifx_i2c_dl_event_handler+0xf4>
                        {
                            LOG_TL("[IFX-TL]: Tx:Chaining error received while Tx\n");
                            p_ctx->tl.state = TL_STATE_RESEND;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2208      	movs	r2, #8
 80039a6:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            break;
 80039aa:	e1ae      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                        }
                        // Any fragment received before complete transmission is error
                        if (0 != data_len)
 80039ac:	893b      	ldrh	r3, [r7, #8]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d004      	beq.n	80039bc <ifx_i2c_dl_event_handler+0x104>
                        {
                            LOG_TL("[IFX-TL]: Tx:Data received while Tx\n");
                            p_ctx->tl.state = TL_STATE_ERROR;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2206      	movs	r2, #6
 80039b6:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            break;
 80039ba:	e1a6      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                        }
                        exit_machine = FALSE;
 80039bc:	2300      	movs	r3, #0
 80039be:	757b      	strb	r3, [r7, #21]
                        //lint --e{534} suppress "Error handling is not required so return value is not checked"
                        ifx_i2c_tl_send_next_fragment(p_ctx);
 80039c0:	68f8      	ldr	r0, [r7, #12]
 80039c2:	f7ff feb9 	bl	8003738 <ifx_i2c_tl_send_next_fragment>
                    LOG_TL("[IFX-TL]: Tx:IFX_I2C_DL_EVENT_TX_SUCCESS is not satisfied Tx\n");
                    p_ctx->tl.state = TL_STATE_ERROR;
                    break;
                }
            }
            break;
 80039c6:	e19f      	b.n	8003d08 <ifx_i2c_dl_event_handler+0x450>
                        p_ctx->tl.state = TL_STATE_RX;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2204      	movs	r2, #4
 80039cc:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        p_ctx->tl.total_recv_length = 0;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
                        p_ctx->tl.previous_chaining = TL_CHAINING_NO;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
                        p_ctx->tl.transmission_completed = 1;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
                        if (!(event & IFX_I2C_DL_EVENT_RX_SUCCESS))
 80039e8:	897b      	ldrh	r3, [r7, #10]
 80039ea:	f003 0304 	and.w	r3, r3, #4
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	f040 818a 	bne.w	8003d08 <ifx_i2c_dl_event_handler+0x450>
                            if (0 != ifx_i2c_dl_receive_frame(p_ctx))
 80039f4:	68f8      	ldr	r0, [r7, #12]
 80039f6:	f7fd fa4b 	bl	8000e90 <ifx_i2c_dl_receive_frame>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d003      	beq.n	8003a08 <ifx_i2c_dl_event_handler+0x150>
                                p_ctx->tl.state = TL_STATE_ERROR;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2206      	movs	r2, #6
 8003a04:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            exit_machine = FALSE;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	757b      	strb	r3, [r7, #21]
            break;
 8003a0c:	e17c      	b.n	8003d08 <ifx_i2c_dl_event_handler+0x450>
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2206      	movs	r2, #6
 8003a12:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003a16:	e178      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_RX:
            {
                // Reception of frame from Data Link layer
                if (0 != (event & IFX_I2C_DL_EVENT_RX_SUCCESS))
 8003a18:	897b      	ldrh	r3, [r7, #10]
 8003a1a:	f003 0304 	and.w	r3, r3, #4
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	f000 8098 	beq.w	8003b54 <ifx_i2c_dl_event_handler+0x29c>
                {
                    // Message must contain at least the transport layer header
                    if (data_len < TL_HEADER_SIZE)
 8003a24:	893b      	ldrh	r3, [r7, #8]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d104      	bne.n	8003a34 <ifx_i2c_dl_event_handler+0x17c>
                    {
                        LOG_TL("[IFX-TL]: Rx : Data received is more than header len\n");
                        p_ctx->tl.state = TL_STATE_ERROR;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2206      	movs	r2, #6
 8003a2e:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        break;
 8003a32:	e16a      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                    }

                    if (IFX_I2C_STACK_MEM_ERROR == p_ctx->tl.error_event)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f8b3 310c 	ldrh.w	r3, [r3, #268]	@ 0x10c
 8003a3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a3e:	d114      	bne.n	8003a6a <ifx_i2c_dl_event_handler+0x1b2>
                    {
                        if ((TL_CHAINING_LAST == chaining) || (0 != ifx_i2c_dl_receive_frame(p_ctx)))
 8003a40:	7dbb      	ldrb	r3, [r7, #22]
 8003a42:	2b04      	cmp	r3, #4
 8003a44:	d005      	beq.n	8003a52 <ifx_i2c_dl_event_handler+0x19a>
 8003a46:	68f8      	ldr	r0, [r7, #12]
 8003a48:	f7fd fa22 	bl	8000e90 <ifx_i2c_dl_receive_frame>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d004      	beq.n	8003a5c <ifx_i2c_dl_event_handler+0x1a4>
                        {
                            p_ctx->tl.state = TL_STATE_ERROR;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2206      	movs	r2, #6
 8003a56:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            break;
 8003a5a:	e156      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                        }
                        p_ctx->tl.state = TL_STATE_RX;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2204      	movs	r2, #4
 8003a60:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        exit_machine = FALSE;
 8003a64:	2300      	movs	r3, #0
 8003a66:	757b      	strb	r3, [r7, #21]
                        break;
 8003a68:	e14f      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                    }

                    // If chaining error detected
                    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_tl_check_chaining_error(chaining,p_ctx->tl.previous_chaining))
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f893 2111 	ldrb.w	r2, [r3, #273]	@ 0x111
 8003a70:	7dbb      	ldrb	r3, [r7, #22]
 8003a72:	4611      	mov	r1, r2
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7ff fec3 	bl	8003800 <ifx_i2c_tl_check_chaining_error>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d004      	beq.n	8003a8a <ifx_i2c_dl_event_handler+0x1d2>
                    {
                        LOG_TL("[IFX-TL]: Rx : Chaining state is not correct\n");
                        p_ctx->tl.state = TL_STATE_RESEND;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2208      	movs	r2, #8
 8003a84:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        break;
 8003a88:	e13f      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                    }

                    p_ctx->tl.previous_chaining = chaining & 0x07;
 8003a8a:	7dbb      	ldrb	r3, [r7, #22]
 8003a8c:	f003 0307 	and.w	r3, r3, #7
 8003a90:	b2da      	uxtb	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
                    if (NULL == p_data)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d104      	bne.n	8003aa8 <ifx_i2c_dl_event_handler+0x1f0>
                    {
                        p_ctx->tl.state = TL_STATE_ERROR;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2206      	movs	r2, #6
 8003aa2:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        break;
 8003aa6:	e130      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                    }

                    // No chaining and Last
                    if ((TL_CHAINING_NO == chaining) || (TL_CHAINING_LAST == chaining))
 8003aa8:	7dbb      	ldrb	r3, [r7, #22]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d002      	beq.n	8003ab4 <ifx_i2c_dl_event_handler+0x1fc>
 8003aae:	7dbb      	ldrb	r3, [r7, #22]
 8003ab0:	2b04      	cmp	r3, #4
 8003ab2:	d14a      	bne.n	8003b4a <ifx_i2c_dl_event_handler+0x292>
                    {
                        LOG_TL("[IFX-TL]: Rx : No chain/Last chain received, Inform UL\n");
                        // Check for possible receive buffer overflow
                        if ((p_ctx->tl.total_recv_length + data_len - 1) > (*p_ctx->tl.p_recv_packet_buffer_length))
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8003aba:	461a      	mov	r2, r3
 8003abc:	893b      	ldrh	r3, [r7, #8]
 8003abe:	4413      	add	r3, r2
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	68fa      	ldr	r2, [r7, #12]
 8003ac4:	f8d2 20f8 	ldr.w	r2, [r2, #248]	@ 0xf8
 8003ac8:	8812      	ldrh	r2, [r2, #0]
 8003aca:	4293      	cmp	r3, r2
 8003acc:	dd09      	ble.n	8003ae2 <ifx_i2c_dl_event_handler+0x22a>
                        {
                            LOG_TL("[IFX-TL]: Chain : Buffer overflow\n");
                            p_ctx->tl.error_event = IFX_I2C_STACK_MEM_ERROR;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003ad4:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
                            p_ctx->tl.state = TL_STATE_ERROR;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2206      	movs	r2, #6
 8003adc:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            break;
 8003ae0:	e113      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                        }
                        exit_machine = FALSE;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	757b      	strb	r3, [r7, #21]
                        // Copy frame payload to transport layer receive buffer
                        memcpy(p_ctx->tl.p_recv_packet_buffer + p_ctx->tl.total_recv_length, p_data + 1, data_len - 1);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003aec:	68fa      	ldr	r2, [r7, #12]
 8003aee:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 8003af2:	1898      	adds	r0, r3, r2
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	1c59      	adds	r1, r3, #1
 8003af8:	893b      	ldrh	r3, [r7, #8]
 8003afa:	3b01      	subs	r3, #1
 8003afc:	461a      	mov	r2, r3
 8003afe:	f00b fe58 	bl	800f7b2 <memcpy>
                        p_ctx->tl.total_recv_length += (data_len - 1);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	f8b3 2104 	ldrh.w	r2, [r3, #260]	@ 0x104
 8003b08:	893b      	ldrh	r3, [r7, #8]
 8003b0a:	4413      	add	r3, r2
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	b29a      	uxth	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
                        // Inform upper layer that a packet has arrived
                        p_ctx->tl.state = TL_STATE_IDLE;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        *p_ctx->tl.p_recv_packet_buffer_length = p_ctx->tl.total_recv_length;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003b26:	68fa      	ldr	r2, [r7, #12]
 8003b28:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 8003b2c:	801a      	strh	r2, [r3, #0]
                        p_ctx->tl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f8d3 40fc 	ldr.w	r4, [r3, #252]	@ 0xfc
                                                            p_ctx->tl.p_recv_packet_buffer,
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
                                                            *p_ctx->tl.p_recv_packet_buffer_length);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
                        p_ctx->tl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8003b40:	881b      	ldrh	r3, [r3, #0]
 8003b42:	2100      	movs	r1, #0
 8003b44:	68f8      	ldr	r0, [r7, #12]
 8003b46:	47a0      	blx	r4
                    LOG_TL("[IFX-TL]: Tx:IFX_I2C_DL_EVENT_TX_SUCCESS is not satisfied Tx\n");
                    p_ctx->tl.state = TL_STATE_ERROR;
                    break;
                }
            }
            break;
 8003b48:	e0df      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                        p_ctx->tl.state = TL_STATE_CHAINING;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2205      	movs	r2, #5
 8003b4e:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
            break;
 8003b52:	e0da      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2206      	movs	r2, #6
 8003b58:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003b5c:	e0d5      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_CHAINING:
            {
                LOG_TL("[IFX-TL]: Chain : Chaining mode entered\n");
                // When receiving a starting fragment, fragment length must be max frame size for intermediate and last 
                // frame the buffer should not be empty
                if (data_len != (p_ctx->tl.max_packet_length + 1))
 8003b5e:	893a      	ldrh	r2, [r7, #8]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f8b3 310a 	ldrh.w	r3, [r3, #266]	@ 0x10a
 8003b66:	3301      	adds	r3, #1
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d004      	beq.n	8003b76 <ifx_i2c_dl_event_handler+0x2be>
                {
                    LOG_TL("[IFX-TL]: Chain : Data len not equal to max frame size\n");
                    p_ctx->tl.state = TL_STATE_CHAINING_ERROR;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2207      	movs	r2, #7
 8003b70:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003b74:	e0c9      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                }
                // Check for possible receive buffer overflow
                if ((p_ctx->tl.total_recv_length + data_len - 1) > (*p_ctx->tl.p_recv_packet_buffer_length))
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	893b      	ldrh	r3, [r7, #8]
 8003b80:	4413      	add	r3, r2
 8003b82:	3b01      	subs	r3, #1
 8003b84:	68fa      	ldr	r2, [r7, #12]
 8003b86:	f8d2 20f8 	ldr.w	r2, [r2, #248]	@ 0xf8
 8003b8a:	8812      	ldrh	r2, [r2, #0]
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	dd09      	ble.n	8003ba4 <ifx_i2c_dl_event_handler+0x2ec>
                {
                    LOG_TL("[IFX-TL]: Chain : Buffer overflow\n");
                    p_ctx->tl.error_event = IFX_I2C_STACK_MEM_ERROR;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003b96:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
                    p_ctx->tl.state = TL_STATE_RX;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2204      	movs	r2, #4
 8003b9e:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003ba2:	e0b2      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                }
                if (NULL == p_data)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d104      	bne.n	8003bb4 <ifx_i2c_dl_event_handler+0x2fc>
                {
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2206      	movs	r2, #6
 8003bae:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003bb2:	e0aa      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                }
                // Copy frame payload to transport layer receive buffer
                memcpy(p_ctx->tl.p_recv_packet_buffer + p_ctx->tl.total_recv_length, p_data + 1, data_len - 1);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003bba:	68fa      	ldr	r2, [r7, #12]
 8003bbc:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 8003bc0:	1898      	adds	r0, r3, r2
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	1c59      	adds	r1, r3, #1
 8003bc6:	893b      	ldrh	r3, [r7, #8]
 8003bc8:	3b01      	subs	r3, #1
 8003bca:	461a      	mov	r2, r3
 8003bcc:	f00b fdf1 	bl	800f7b2 <memcpy>
                p_ctx->tl.total_recv_length += (data_len - 1);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f8b3 2104 	ldrh.w	r2, [r3, #260]	@ 0x104
 8003bd6:	893b      	ldrh	r3, [r7, #8]
 8003bd8:	4413      	add	r3, r2
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	b29a      	uxth	r2, r3
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104

                p_ctx->tl.previous_chaining = pctr & 0x07;
 8003be6:	7dfb      	ldrb	r3, [r7, #23]
 8003be8:	f003 0307 	and.w	r3, r3, #7
 8003bec:	b2da      	uxtb	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
                LOG_TL("[IFX-TL]: Chain : Continue  in receive mode\n");
                p_ctx->tl.state = TL_STATE_RX;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2204      	movs	r2, #4
 8003bf8:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                // Continue receiving frames until packet is complete
                if (0 != ifx_i2c_dl_receive_frame(p_ctx))
 8003bfc:	68f8      	ldr	r0, [r7, #12]
 8003bfe:	f7fd f947 	bl	8000e90 <ifx_i2c_dl_receive_frame>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d003      	beq.n	8003c10 <ifx_i2c_dl_event_handler+0x358>
                {
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2206      	movs	r2, #6
 8003c0c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                }
                exit_machine = FALSE;
 8003c10:	2300      	movs	r3, #0
 8003c12:	757b      	strb	r3, [r7, #21]
            }
            break;
 8003c14:	e079      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_RESEND:
            {
                LOG_TL("[IFX-TL]: Resend Enter\n");
                // In received mode , for wrong pctr with data
                if ((data_len > 1) && (p_ctx->tl.transmission_completed == 1))
 8003c16:	893b      	ldrh	r3, [r7, #8]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d909      	bls.n	8003c30 <ifx_i2c_dl_event_handler+0x378>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d104      	bne.n	8003c30 <ifx_i2c_dl_event_handler+0x378>
                {
                    LOG_TL("[IFX-TL]: Resend : Send chaining error\n");
                    p_ctx->tl.state = TL_STATE_CHAINING_ERROR;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2207      	movs	r2, #7
 8003c2a:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003c2e:	e06c      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                }
                // Master Resend the packets,Resend only once, otherwise exit with error
                if (0 == (p_ctx->tl.chaining_error_count++))
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 8003c36:	1c5a      	adds	r2, r3, #1
 8003c38:	b2d1      	uxtb	r1, r2
 8003c3a:	68fa      	ldr	r2, [r7, #12]
 8003c3c:	f882 110f 	strb.w	r1, [r2, #271]	@ 0x10f
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d111      	bne.n	8003c68 <ifx_i2c_dl_event_handler+0x3b0>
                {
                    LOG_TL("[IFX-TL]: Resend : Resending\n");
                    p_ctx->tl.state = TL_STATE_IDLE;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    if (0 != ifx_i2c_tl_resend_packets(p_ctx))
 8003c4c:	68f8      	ldr	r0, [r7, #12]
 8003c4e:	f7ff fd16 	bl	800367e <ifx_i2c_tl_resend_packets>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d004      	beq.n	8003c62 <ifx_i2c_dl_event_handler+0x3aa>
                    {
                        p_ctx->tl.state = TL_STATE_ERROR;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2206      	movs	r2, #6
 8003c5c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                {
                    LOG_TL("[IFX-TL]: Resend : chaining_error_count exceeded\n");
                    p_ctx->tl.state = TL_STATE_ERROR;
                }
            }
            break;
 8003c60:	e053      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                        exit_machine = FALSE;
 8003c62:	2300      	movs	r3, #0
 8003c64:	757b      	strb	r3, [r7, #21]
            break;
 8003c66:	e050      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2206      	movs	r2, #6
 8003c6c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
            break;
 8003c70:	e04b      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_CHAINING_ERROR:
            {
                // Send chaining error to slave
                p_ctx->tl.state = TL_STATE_TX;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2202      	movs	r2, #2
 8003c76:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                if (0 == (p_ctx->tl.master_chaining_error_count++))
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8003c80:	1c5a      	adds	r2, r3, #1
 8003c82:	b2d1      	uxtb	r1, r2
 8003c84:	68fa      	ldr	r2, [r7, #12]
 8003c86:	f882 1110 	strb.w	r1, [r2, #272]	@ 0x110
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d10d      	bne.n	8003caa <ifx_i2c_dl_event_handler+0x3f2>
                {
                    LOG_TL("[IFX-TL]: Chain error : Sending chain error\n");
                    // Send chaining error only once
                    if (0 != ifx_i2c_tl_send_chaining_error(p_ctx))
 8003c8e:	68f8      	ldr	r0, [r7, #12]
 8003c90:	f7ff fd9d 	bl	80037ce <ifx_i2c_tl_send_chaining_error>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d004      	beq.n	8003ca4 <ifx_i2c_dl_event_handler+0x3ec>
                    {
                        p_ctx->tl.state = TL_STATE_ERROR;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2206      	movs	r2, #6
 8003c9e:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                {
                    LOG_TL("[IFX-TL]: Chain error : master_chaining_error_count exceeded\n");
                    p_ctx->tl.state = TL_STATE_ERROR;
                }
            }
            break;
 8003ca2:	e032      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                        exit_machine = FALSE;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	757b      	strb	r3, [r7, #21]
            break;
 8003ca8:	e02f      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2206      	movs	r2, #6
 8003cae:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
            break;
 8003cb2:	e02a      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_ERROR:
            {
                LOG_TL("[IFX-TL]: Error\n");
                exit_machine = FALSE;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	757b      	strb	r3, [r7, #21]
                if ((0 != (event & IFX_I2C_DL_EVENT_ERROR)) || (0 != data_len))
 8003cb8:	897b      	ldrh	r3, [r7, #10]
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d102      	bne.n	8003cc8 <ifx_i2c_dl_event_handler+0x410>
 8003cc2:	893b      	ldrh	r3, [r7, #8]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d003      	beq.n	8003cd0 <ifx_i2c_dl_event_handler+0x418>
                {
                    p_ctx->tl.state = TL_STATE_IDLE;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                }
                p_ctx->tl.upper_layer_event_handler(p_ctx, p_ctx->tl.error_event, 0u, 0u);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f8d3 40fc 	ldr.w	r4, [r3, #252]	@ 0xfc
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f8b3 110c 	ldrh.w	r1, [r3, #268]	@ 0x10c
 8003cdc:	2300      	movs	r3, #0
 8003cde:	2200      	movs	r2, #0
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	47a0      	blx	r4
            }
            break;
 8003ce4:	e011      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
            default:
            {
                LOG_TL("[IFX-TL]: Exit from default case\n");
                p_ctx->tl.state = TL_STATE_IDLE;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                exit_machine = FALSE;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	757b      	strb	r3, [r7, #21]
                p_ctx->tl.upper_layer_event_handler(p_ctx, p_ctx->tl.error_event, 0u, 0u);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f8d3 40fc 	ldr.w	r4, [r3, #252]	@ 0xfc
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f8b3 110c 	ldrh.w	r1, [r3, #268]	@ 0x10c
 8003cfe:	2300      	movs	r3, #0
 8003d00:	2200      	movs	r2, #0
 8003d02:	68f8      	ldr	r0, [r7, #12]
 8003d04:	47a0      	blx	r4
            }
            break;
 8003d06:	e000      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
            break;
 8003d08:	bf00      	nop
        }
    } while (TRUE == exit_machine);
 8003d0a:	7d7b      	ldrb	r3, [r7, #21]
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	f43f ade3 	beq.w	80038d8 <ifx_i2c_dl_event_handler+0x20>
}
 8003d12:	bf00      	nop
 8003d14:	bf00      	nop
 8003d16:	371c      	adds	r7, #28
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd90      	pop	{r4, r7, pc}

08003d1c <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#ifdef __GNUC__
int __io_putchar(int ch)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8003d24:	1d39      	adds	r1, r7, #4
 8003d26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	4803      	ldr	r0, [pc, #12]	@ (8003d3c <__io_putchar+0x20>)
 8003d2e:	f00a fa89 	bl	800e244 <HAL_UART_Transmit>
    return ch;
 8003d32:	687b      	ldr	r3, [r7, #4]
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3708      	adds	r7, #8
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	20000a8c 	.word	0x20000a8c

08003d40 <optiga_util_callback>:
extern pal_i2c_t optiga_pal_i2c_context_0;
static volatile optiga_lib_status_t optiga_lib_status = OPTIGA_LIB_SUCCESS;

// Async callback
static void optiga_util_callback(void *context, optiga_lib_status_t return_status)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	460b      	mov	r3, r1
 8003d4a:	807b      	strh	r3, [r7, #2]
    optiga_lib_status = return_status;
 8003d4c:	4a04      	ldr	r2, [pc, #16]	@ (8003d60 <optiga_util_callback+0x20>)
 8003d4e:	887b      	ldrh	r3, [r7, #2]
 8003d50:	8013      	strh	r3, [r2, #0]
}
 8003d52:	bf00      	nop
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr
 8003d5e:	bf00      	nop
 8003d60:	20000ad4 	.word	0x20000ad4

08003d64 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b082      	sub	sp, #8
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d74:	d101      	bne.n	8003d7a <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        pal_os_event_timer_tick();
 8003d76:	f003 f895 	bl	8006ea4 <pal_os_event_timer_tick>
    }
}
 8003d7a:	bf00      	nop
 8003d7c:	3708      	adds	r7, #8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
	...

08003d84 <verify_firmware_signature>:
//    printf("Bootloader hash verified.\n");
//    return true;
//}

bool verify_firmware_signature(optiga_util_t *util)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	f5ad 5d50 	sub.w	sp, sp, #13312	@ 0x3400
 8003d8a:	b08e      	sub	sp, #56	@ 0x38
 8003d8c:	af04      	add	r7, sp, #16
 8003d8e:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8003d92:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 8003d96:	6018      	str	r0, [r3, #0]
    uint8_t firmware_data[HASH_CALC_LEN];
    uint8_t calc_hash[32];
    uint8_t firmware_signature[SIGNATURE_SIZE];

    // Read firmware data from flash
    memcpy(firmware_data, (uint8_t *)BOOTLOADER_START_ADDR, HASH_CALC_LEN);
 8003d98:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8003d9c:	f5a3 733d 	sub.w	r3, r3, #756	@ 0x2f4
 8003da0:	4aa8      	ldr	r2, [pc, #672]	@ (8004044 <verify_firmware_signature+0x2c0>)
 8003da2:	4618      	mov	r0, r3
 8003da4:	4611      	mov	r1, r2
 8003da6:	f243 23e4 	movw	r3, #13028	@ 0x32e4
 8003daa:	461a      	mov	r2, r3
 8003dac:	f00b fd01 	bl	800f7b2 <memcpy>

    // Calculate SHA-256
    mbedtls_sha256_context ctx;
    mbedtls_sha256_init(&ctx);
 8003db0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003db4:	3b08      	subs	r3, #8
 8003db6:	4618      	mov	r0, r3
 8003db8:	f003 f900 	bl	8006fbc <mbedtls_sha256_init>
    mbedtls_sha256_starts_ret(&ctx, 0);  // 0 = SHA-256 (not 224)
 8003dbc:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003dc0:	3b08      	subs	r3, #8
 8003dc2:	2100      	movs	r1, #0
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f003 f917 	bl	8006ff8 <mbedtls_sha256_starts_ret>
    mbedtls_sha256_update_ret(&ctx, firmware_data, HASH_CALC_LEN);
 8003dca:	f507 71b4 	add.w	r1, r7, #360	@ 0x168
 8003dce:	3934      	subs	r1, #52	@ 0x34
 8003dd0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003dd4:	3b08      	subs	r3, #8
 8003dd6:	f243 22e4 	movw	r2, #13028	@ 0x32e4
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f004 fec0 	bl	8008b60 <mbedtls_sha256_update_ret>
    mbedtls_sha256_finish_ret(&ctx, calc_hash);
 8003de0:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8003de4:	3a14      	subs	r2, #20
 8003de6:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003dea:	3b08      	subs	r3, #8
 8003dec:	4611      	mov	r1, r2
 8003dee:	4618      	mov	r0, r3
 8003df0:	f004 ff2b 	bl	8008c4a <mbedtls_sha256_finish_ret>
    mbedtls_sha256_free(&ctx);
 8003df4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003df8:	3b08      	subs	r3, #8
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f003 f8eb 	bl	8006fd6 <mbedtls_sha256_free>

    printf("\r\n Calculated SHA-256 Hash (%d bytes):\r\n", sizeof(calc_hash));
 8003e00:	2120      	movs	r1, #32
 8003e02:	4891      	ldr	r0, [pc, #580]	@ (8004048 <verify_firmware_signature+0x2c4>)
 8003e04:	f00b fc10 	bl	800f628 <iprintf>
    for (int i = 0; i < sizeof(calc_hash); i++)
 8003e08:	2300      	movs	r3, #0
 8003e0a:	f507 5250 	add.w	r2, r7, #13312	@ 0x3400
 8003e0e:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 8003e12:	6013      	str	r3, [r2, #0]
 8003e14:	e019      	b.n	8003e4a <verify_firmware_signature+0xc6>
        printf("%02X", calc_hash[i]);
 8003e16:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8003e1a:	f5a3 7245 	sub.w	r2, r3, #788	@ 0x314
 8003e1e:	f507 5350 	add.w	r3, r7, #13312	@ 0x3400
 8003e22:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4413      	add	r3, r2
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	4887      	ldr	r0, [pc, #540]	@ (800404c <verify_firmware_signature+0x2c8>)
 8003e30:	f00b fbfa 	bl	800f628 <iprintf>
    for (int i = 0; i < sizeof(calc_hash); i++)
 8003e34:	f507 5350 	add.w	r3, r7, #13312	@ 0x3400
 8003e38:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	3301      	adds	r3, #1
 8003e40:	f507 5250 	add.w	r2, r7, #13312	@ 0x3400
 8003e44:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 8003e48:	6013      	str	r3, [r2, #0]
 8003e4a:	f507 5350 	add.w	r3, r7, #13312	@ 0x3400
 8003e4e:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2b1f      	cmp	r3, #31
 8003e56:	d9de      	bls.n	8003e16 <verify_firmware_signature+0x92>
    printf("\r\n");
 8003e58:	487d      	ldr	r0, [pc, #500]	@ (8004050 <verify_firmware_signature+0x2cc>)
 8003e5a:	f00b fc4d 	bl	800f6f8 <puts>

    // Read digital signature from flash
    memcpy(firmware_signature, (uint8_t *)(BOOTLOADER_START_ADDR + SIGNATURE_OFFSET), SIGNATURE_SIZE);
 8003e5e:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8003e62:	f5a3 7357 	sub.w	r3, r3, #860	@ 0x35c
 8003e66:	4a7b      	ldr	r2, [pc, #492]	@ (8004054 <verify_firmware_signature+0x2d0>)
 8003e68:	4618      	mov	r0, r3
 8003e6a:	4611      	mov	r1, r2
 8003e6c:	2347      	movs	r3, #71	@ 0x47
 8003e6e:	461a      	mov	r2, r3
 8003e70:	f00b fc9f 	bl	800f7b2 <memcpy>

    printf(" Firmware Signature (%d bytes):\r\n", SIGNATURE_SIZE);
 8003e74:	2147      	movs	r1, #71	@ 0x47
 8003e76:	4878      	ldr	r0, [pc, #480]	@ (8004058 <verify_firmware_signature+0x2d4>)
 8003e78:	f00b fbd6 	bl	800f628 <iprintf>
    for (int i = 0; i < SIGNATURE_SIZE; i++)
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	f507 5250 	add.w	r2, r7, #13312	@ 0x3400
 8003e82:	f102 0220 	add.w	r2, r2, #32
 8003e86:	6013      	str	r3, [r2, #0]
 8003e88:	e019      	b.n	8003ebe <verify_firmware_signature+0x13a>
        printf("%02X", firmware_signature[i]);
 8003e8a:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8003e8e:	f5a3 7257 	sub.w	r2, r3, #860	@ 0x35c
 8003e92:	f507 5350 	add.w	r3, r7, #13312	@ 0x3400
 8003e96:	f103 0320 	add.w	r3, r3, #32
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	486a      	ldr	r0, [pc, #424]	@ (800404c <verify_firmware_signature+0x2c8>)
 8003ea4:	f00b fbc0 	bl	800f628 <iprintf>
    for (int i = 0; i < SIGNATURE_SIZE; i++)
 8003ea8:	f507 5350 	add.w	r3, r7, #13312	@ 0x3400
 8003eac:	f103 0320 	add.w	r3, r3, #32
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	f507 5250 	add.w	r2, r7, #13312	@ 0x3400
 8003eb8:	f102 0220 	add.w	r2, r2, #32
 8003ebc:	6013      	str	r3, [r2, #0]
 8003ebe:	f507 5350 	add.w	r3, r7, #13312	@ 0x3400
 8003ec2:	f103 0320 	add.w	r3, r3, #32
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2b46      	cmp	r3, #70	@ 0x46
 8003eca:	ddde      	ble.n	8003e8a <verify_firmware_signature+0x106>
    printf("\r\n");
 8003ecc:	4860      	ldr	r0, [pc, #384]	@ (8004050 <verify_firmware_signature+0x2cc>)
 8003ece:	f00b fc13 	bl	800f6f8 <puts>

    // Allocate memory and read public key from OID
    uint8_t public_key[80];
    uint16_t public_key_len = sizeof(public_key);
 8003ed2:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8003ed6:	f2a3 431a 	subw	r3, r3, #1050	@ 0x41a
 8003eda:	2250      	movs	r2, #80	@ 0x50
 8003edc:	801a      	strh	r2, [r3, #0]

    optiga_lib_status = optiga_util_read_data(util, SIGNATURE_OID, 0, public_key, &public_key_len);
 8003ede:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8003ee2:	3a18      	subs	r2, #24
 8003ee4:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8003ee8:	f2a3 4024 	subw	r0, r3, #1060	@ 0x424
 8003eec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003ef0:	3b1a      	subs	r3, #26
 8003ef2:	9300      	str	r3, [sp, #0]
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f24e 01e8 	movw	r1, #57576	@ 0xe0e8
 8003efc:	6800      	ldr	r0, [r0, #0]
 8003efe:	f002 fc4f 	bl	80067a0 <optiga_util_read_data>
 8003f02:	4603      	mov	r3, r0
 8003f04:	461a      	mov	r2, r3
 8003f06:	4b55      	ldr	r3, [pc, #340]	@ (800405c <verify_firmware_signature+0x2d8>)
 8003f08:	801a      	strh	r2, [r3, #0]
    if (optiga_lib_status != OPTIGA_LIB_SUCCESS)
 8003f0a:	4b54      	ldr	r3, [pc, #336]	@ (800405c <verify_firmware_signature+0x2d8>)
 8003f0c:	881b      	ldrh	r3, [r3, #0]
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d006      	beq.n	8003f22 <verify_firmware_signature+0x19e>
    {
        printf(" Failed to read public key from OID 0x%04X\r\n", SIGNATURE_OID);
 8003f14:	f24e 01e8 	movw	r1, #57576	@ 0xe0e8
 8003f18:	4851      	ldr	r0, [pc, #324]	@ (8004060 <verify_firmware_signature+0x2dc>)
 8003f1a:	f00b fb85 	bl	800f628 <iprintf>
        return false;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	e08a      	b.n	8004038 <verify_firmware_signature+0x2b4>
    }

    printf(" Public Key (%d bytes) from OID 0x%04X:\r\n", public_key_len, SIGNATURE_OID);
 8003f22:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8003f26:	f2a3 431a 	subw	r3, r3, #1050	@ 0x41a
 8003f2a:	881b      	ldrh	r3, [r3, #0]
 8003f2c:	f24e 02e8 	movw	r2, #57576	@ 0xe0e8
 8003f30:	4619      	mov	r1, r3
 8003f32:	484c      	ldr	r0, [pc, #304]	@ (8004064 <verify_firmware_signature+0x2e0>)
 8003f34:	f00b fb78 	bl	800f628 <iprintf>
    for (int i = 0; i < public_key_len; i++)
 8003f38:	2300      	movs	r3, #0
 8003f3a:	f507 5250 	add.w	r2, r7, #13312	@ 0x3400
 8003f3e:	f102 021c 	add.w	r2, r2, #28
 8003f42:	6013      	str	r3, [r2, #0]
 8003f44:	e019      	b.n	8003f7a <verify_firmware_signature+0x1f6>
        printf("%02X", public_key[i]);
 8003f46:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8003f4a:	f5a3 6283 	sub.w	r2, r3, #1048	@ 0x418
 8003f4e:	f507 5350 	add.w	r3, r7, #13312	@ 0x3400
 8003f52:	f103 031c 	add.w	r3, r3, #28
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4413      	add	r3, r2
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	483b      	ldr	r0, [pc, #236]	@ (800404c <verify_firmware_signature+0x2c8>)
 8003f60:	f00b fb62 	bl	800f628 <iprintf>
    for (int i = 0; i < public_key_len; i++)
 8003f64:	f507 5350 	add.w	r3, r7, #13312	@ 0x3400
 8003f68:	f103 031c 	add.w	r3, r3, #28
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	3301      	adds	r3, #1
 8003f70:	f507 5250 	add.w	r2, r7, #13312	@ 0x3400
 8003f74:	f102 021c 	add.w	r2, r2, #28
 8003f78:	6013      	str	r3, [r2, #0]
 8003f7a:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8003f7e:	f2a3 431a 	subw	r3, r3, #1050	@ 0x41a
 8003f82:	881b      	ldrh	r3, [r3, #0]
 8003f84:	461a      	mov	r2, r3
 8003f86:	f507 5350 	add.w	r3, r7, #13312	@ 0x3400
 8003f8a:	f103 031c 	add.w	r3, r3, #28
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4293      	cmp	r3, r2
 8003f92:	dbd8      	blt.n	8003f46 <verify_firmware_signature+0x1c2>
    printf("\r\n");
 8003f94:	482e      	ldr	r0, [pc, #184]	@ (8004050 <verify_firmware_signature+0x2cc>)
 8003f96:	f00b fbaf 	bl	800f6f8 <puts>

    // Verify signature
    optiga_crypt_t *me_crypt = optiga_crypt_create(0, optiga_util_callback, NULL);
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	4932      	ldr	r1, [pc, #200]	@ (8004068 <verify_firmware_signature+0x2e4>)
 8003f9e:	2000      	movs	r0, #0
 8003fa0:	f002 fa44 	bl	800642c <optiga_crypt_create>
 8003fa4:	f507 5350 	add.w	r3, r7, #13312	@ 0x3400
 8003fa8:	f103 0318 	add.w	r3, r3, #24
 8003fac:	6018      	str	r0, [r3, #0]
    if (!me_crypt)
 8003fae:	f507 5350 	add.w	r3, r7, #13312	@ 0x3400
 8003fb2:	f103 0318 	add.w	r3, r3, #24
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d104      	bne.n	8003fc6 <verify_firmware_signature+0x242>
    {
        printf(" Failed to create OPTIGA crypt instance!\r\n");
 8003fbc:	482b      	ldr	r0, [pc, #172]	@ (800406c <verify_firmware_signature+0x2e8>)
 8003fbe:	f00b fb9b 	bl	800f6f8 <puts>
        return false;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	e038      	b.n	8004038 <verify_firmware_signature+0x2b4>
    }

    optiga_lib_status = OPTIGA_LIB_BUSY;
 8003fc6:	4b25      	ldr	r3, [pc, #148]	@ (800405c <verify_firmware_signature+0x2d8>)
 8003fc8:	2201      	movs	r2, #1
 8003fca:	801a      	strh	r2, [r3, #0]
    optiga_crypt_ecdsa_verify(me_crypt,
 8003fcc:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8003fd0:	3b1c      	subs	r3, #28
 8003fd2:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 8003fd6:	3914      	subs	r1, #20
 8003fd8:	f24e 02e8 	movw	r2, #57576	@ 0xe0e8
 8003fdc:	9202      	str	r2, [sp, #8]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	9201      	str	r2, [sp, #4]
 8003fe2:	2247      	movs	r2, #71	@ 0x47
 8003fe4:	9200      	str	r2, [sp, #0]
 8003fe6:	2220      	movs	r2, #32
 8003fe8:	f507 5050 	add.w	r0, r7, #13312	@ 0x3400
 8003fec:	f100 0018 	add.w	r0, r0, #24
 8003ff0:	6800      	ldr	r0, [r0, #0]
 8003ff2:	f002 fa82 	bl	80064fa <optiga_crypt_ecdsa_verify>
                               firmware_signature,
                               SIGNATURE_SIZE,
                               OPTIGA_CRYPT_OID_DATA,
                               SIGNATURE_OID);

    while (optiga_lib_status == OPTIGA_LIB_BUSY)
 8003ff6:	e001      	b.n	8003ffc <verify_firmware_signature+0x278>
        pal_os_event_trigger_registered_callback();
 8003ff8:	f002 ff32 	bl	8006e60 <pal_os_event_trigger_registered_callback>
    while (optiga_lib_status == OPTIGA_LIB_BUSY)
 8003ffc:	4b17      	ldr	r3, [pc, #92]	@ (800405c <verify_firmware_signature+0x2d8>)
 8003ffe:	881b      	ldrh	r3, [r3, #0]
 8004000:	b29b      	uxth	r3, r3
 8004002:	2b01      	cmp	r3, #1
 8004004:	d0f8      	beq.n	8003ff8 <verify_firmware_signature+0x274>

    optiga_crypt_destroy(me_crypt);
 8004006:	f507 5350 	add.w	r3, r7, #13312	@ 0x3400
 800400a:	f103 0318 	add.w	r3, r3, #24
 800400e:	6818      	ldr	r0, [r3, #0]
 8004010:	f002 fa50 	bl	80064b4 <optiga_crypt_destroy>

    if (optiga_lib_status != OPTIGA_LIB_SUCCESS)
 8004014:	4b11      	ldr	r3, [pc, #68]	@ (800405c <verify_firmware_signature+0x2d8>)
 8004016:	881b      	ldrh	r3, [r3, #0]
 8004018:	b29b      	uxth	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d008      	beq.n	8004030 <verify_firmware_signature+0x2ac>
    {
        printf(" Signature verification FAILED! Status: 0x%04X\r\n", optiga_lib_status);
 800401e:	4b0f      	ldr	r3, [pc, #60]	@ (800405c <verify_firmware_signature+0x2d8>)
 8004020:	881b      	ldrh	r3, [r3, #0]
 8004022:	b29b      	uxth	r3, r3
 8004024:	4619      	mov	r1, r3
 8004026:	4812      	ldr	r0, [pc, #72]	@ (8004070 <verify_firmware_signature+0x2ec>)
 8004028:	f00b fafe 	bl	800f628 <iprintf>
        return false;
 800402c:	2300      	movs	r3, #0
 800402e:	e003      	b.n	8004038 <verify_firmware_signature+0x2b4>
    }

    printf(" Firmware signature verified successfully.\r\n");
 8004030:	4810      	ldr	r0, [pc, #64]	@ (8004074 <verify_firmware_signature+0x2f0>)
 8004032:	f00b fb61 	bl	800f6f8 <puts>
    return true;
 8004036:	2301      	movs	r3, #1
}
 8004038:	4618      	mov	r0, r3
 800403a:	f507 5750 	add.w	r7, r7, #13312	@ 0x3400
 800403e:	3728      	adds	r7, #40	@ 0x28
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	08020000 	.word	0x08020000
 8004048:	080103f8 	.word	0x080103f8
 800404c:	08010428 	.word	0x08010428
 8004050:	08010430 	.word	0x08010430
 8004054:	080232e4 	.word	0x080232e4
 8004058:	08010434 	.word	0x08010434
 800405c:	20000ad4 	.word	0x20000ad4
 8004060:	0801045c 	.word	0x0801045c
 8004064:	0801048c 	.word	0x0801048c
 8004068:	08003d41 	.word	0x08003d41
 800406c:	080104bc 	.word	0x080104bc
 8004070:	080104ec 	.word	0x080104ec
 8004074:	08010520 	.word	0x08010520

08004078 <verify_firmware_integrity>:
/* Replace verify_bootloader_hash() with combined hash+signature check */
bool verify_firmware_integrity(optiga_util_t *util)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
    return verify_firmware_signature(util);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f7ff fe7f 	bl	8003d84 <verify_firmware_signature>
 8004086:	4603      	mov	r3, r0
}
 8004088:	4618      	mov	r0, r3
 800408a:	3708      	adds	r7, #8
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <optiga_main_logic>:
void optiga_main_logic(void)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
    optiga_util_t *me_util = NULL;
 8004096:	2300      	movs	r3, #0
 8004098:	607b      	str	r3, [r7, #4]
    optiga_lib_status_t return_status = OPTIGA_UTIL_ERROR;
 800409a:	f240 3302 	movw	r3, #770	@ 0x302
 800409e:	807b      	strh	r3, [r7, #2]

    me_util = optiga_util_create(0, optiga_util_callback, NULL);
 80040a0:	2200      	movs	r2, #0
 80040a2:	492b      	ldr	r1, [pc, #172]	@ (8004150 <optiga_main_logic+0xc0>)
 80040a4:	2000      	movs	r0, #0
 80040a6:	f002 fadf 	bl	8006668 <optiga_util_create>
 80040aa:	6078      	str	r0, [r7, #4]
    if (!me_util)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d103      	bne.n	80040ba <optiga_main_logic+0x2a>
    {
        printf("Failed to create OPTIGA util instance.\r\n");
 80040b2:	4828      	ldr	r0, [pc, #160]	@ (8004154 <optiga_main_logic+0xc4>)
 80040b4:	f00b fb20 	bl	800f6f8 <puts>
        return;
 80040b8:	e046      	b.n	8004148 <optiga_main_logic+0xb8>
    }

    // Retry loop to initialize OPTIGA
    while (1)
    {
        optiga_lib_status = OPTIGA_LIB_BUSY;
 80040ba:	4b27      	ldr	r3, [pc, #156]	@ (8004158 <optiga_main_logic+0xc8>)
 80040bc:	2201      	movs	r2, #1
 80040be:	801a      	strh	r2, [r3, #0]
        return_status = optiga_util_open_application(me_util, 0);
 80040c0:	2100      	movs	r1, #0
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f002 fb12 	bl	80066ec <optiga_util_open_application>
 80040c8:	4603      	mov	r3, r0
 80040ca:	807b      	strh	r3, [r7, #2]
        if (return_status != OPTIGA_LIB_SUCCESS)
 80040cc:	887b      	ldrh	r3, [r7, #2]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d003      	beq.n	80040da <optiga_main_logic+0x4a>
        {
            printf("optiga_util_open_application() failed immediately. Retrying...\r\n");
 80040d2:	4822      	ldr	r0, [pc, #136]	@ (800415c <optiga_main_logic+0xcc>)
 80040d4:	f00b fb10 	bl	800f6f8 <puts>
            continue;
 80040d8:	e028      	b.n	800412c <optiga_main_logic+0x9c>
        }
        HAL_Delay(100);
 80040da:	2064      	movs	r0, #100	@ 0x64
 80040dc:	f005 f9f2 	bl	80094c4 <HAL_Delay>
        while (optiga_lib_status == OPTIGA_LIB_BUSY)
 80040e0:	e001      	b.n	80040e6 <optiga_main_logic+0x56>
        {
            pal_os_event_trigger_registered_callback(); // CRUCIAL for bare metal
 80040e2:	f002 febd 	bl	8006e60 <pal_os_event_trigger_registered_callback>
        while (optiga_lib_status == OPTIGA_LIB_BUSY)
 80040e6:	4b1c      	ldr	r3, [pc, #112]	@ (8004158 <optiga_main_logic+0xc8>)
 80040e8:	881b      	ldrh	r3, [r3, #0]
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d0f8      	beq.n	80040e2 <optiga_main_logic+0x52>
        }
        HAL_Delay(100);
 80040f0:	2064      	movs	r0, #100	@ 0x64
 80040f2:	f005 f9e7 	bl	80094c4 <HAL_Delay>
        if (optiga_lib_status == OPTIGA_LIB_SUCCESS)
 80040f6:	4b18      	ldr	r3, [pc, #96]	@ (8004158 <optiga_main_logic+0xc8>)
 80040f8:	881b      	ldrh	r3, [r3, #0]
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d10a      	bne.n	8004116 <optiga_main_logic+0x86>
        {
            printf("OPTIGA Trust M initialized successfully.\r\n");
 8004100:	4817      	ldr	r0, [pc, #92]	@ (8004160 <optiga_main_logic+0xd0>)
 8004102:	f00b faf9 	bl	800f6f8 <puts>
            break;
 8004106:	bf00      	nop
            printf("OPTIGA init async failed: 0x%04X. Retrying...\r\n", optiga_lib_status);
            HAL_Delay(2000);
        }
    }

    if (verify_firmware_integrity(me_util)) {
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f7ff ffb5 	bl	8004078 <verify_firmware_integrity>
 800410e:	4603      	mov	r3, r0
 8004110:	2b00      	cmp	r3, #0
 8004112:	d00f      	beq.n	8004134 <optiga_main_logic+0xa4>
 8004114:	e00b      	b.n	800412e <optiga_main_logic+0x9e>
            printf("OPTIGA init async failed: 0x%04X. Retrying...\r\n", optiga_lib_status);
 8004116:	4b10      	ldr	r3, [pc, #64]	@ (8004158 <optiga_main_logic+0xc8>)
 8004118:	881b      	ldrh	r3, [r3, #0]
 800411a:	b29b      	uxth	r3, r3
 800411c:	4619      	mov	r1, r3
 800411e:	4811      	ldr	r0, [pc, #68]	@ (8004164 <optiga_main_logic+0xd4>)
 8004120:	f00b fa82 	bl	800f628 <iprintf>
            HAL_Delay(2000);
 8004124:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004128:	f005 f9cc 	bl	80094c4 <HAL_Delay>
        optiga_lib_status = OPTIGA_LIB_BUSY;
 800412c:	e7c5      	b.n	80040ba <optiga_main_logic+0x2a>
            goto_application();
 800412e:	f000 fa73 	bl	8004618 <goto_application>
 8004132:	e009      	b.n	8004148 <optiga_main_logic+0xb8>
        } else {
            while (1) {
                HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8004134:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004138:	480b      	ldr	r0, [pc, #44]	@ (8004168 <optiga_main_logic+0xd8>)
 800413a:	f006 f84c 	bl	800a1d6 <HAL_GPIO_TogglePin>
                HAL_Delay(500);
 800413e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004142:	f005 f9bf 	bl	80094c4 <HAL_Delay>
                HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8004146:	e7f5      	b.n	8004134 <optiga_main_logic+0xa4>
            }
        }
}
 8004148:	3708      	adds	r7, #8
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	08003d41 	.word	0x08003d41
 8004154:	08010550 	.word	0x08010550
 8004158:	20000ad4 	.word	0x20000ad4
 800415c:	08010578 	.word	0x08010578
 8004160:	080105b8 	.word	0x080105b8
 8004164:	080105e4 	.word	0x080105e4
 8004168:	40020400 	.word	0x40020400

0800416c <I2C_Scan>:


void I2C_Scan(I2C_HandleTypeDef *hi2c) {
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
    printf("Scanning I2C...\r\n");
 8004174:	4811      	ldr	r0, [pc, #68]	@ (80041bc <I2C_Scan+0x50>)
 8004176:	f00b fabf 	bl	800f6f8 <puts>
    for (uint8_t addr = 1; addr < 128; addr++) {
 800417a:	2301      	movs	r3, #1
 800417c:	73fb      	strb	r3, [r7, #15]
 800417e:	e013      	b.n	80041a8 <I2C_Scan+0x3c>
        if (HAL_I2C_IsDeviceReady(hi2c, addr << 1, 1, 10) == HAL_OK) {
 8004180:	7bfb      	ldrb	r3, [r7, #15]
 8004182:	b29b      	uxth	r3, r3
 8004184:	005b      	lsls	r3, r3, #1
 8004186:	b299      	uxth	r1, r3
 8004188:	230a      	movs	r3, #10
 800418a:	2201      	movs	r2, #1
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f006 fceb 	bl	800ab68 <HAL_I2C_IsDeviceReady>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d104      	bne.n	80041a2 <I2C_Scan+0x36>
            printf("Device found at 0x%02X\r\n", addr);
 8004198:	7bfb      	ldrb	r3, [r7, #15]
 800419a:	4619      	mov	r1, r3
 800419c:	4808      	ldr	r0, [pc, #32]	@ (80041c0 <I2C_Scan+0x54>)
 800419e:	f00b fa43 	bl	800f628 <iprintf>
    for (uint8_t addr = 1; addr < 128; addr++) {
 80041a2:	7bfb      	ldrb	r3, [r7, #15]
 80041a4:	3301      	adds	r3, #1
 80041a6:	73fb      	strb	r3, [r7, #15]
 80041a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	dae7      	bge.n	8004180 <I2C_Scan+0x14>
        }
    }
}
 80041b0:	bf00      	nop
 80041b2:	bf00      	nop
 80041b4:	3710      	adds	r7, #16
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	08010614 	.word	0x08010614
 80041c0:	08010628 	.word	0x08010628

080041c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b084      	sub	sp, #16
 80041c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80041ca:	f005 f8d3 	bl	8009374 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80041ce:	f000 f88f 	bl	80042f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80041d2:	f000 f9a9 	bl	8004528 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80041d6:	f000 f97d 	bl	80044d4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80041da:	f000 f901 	bl	80043e0 <MX_I2C1_Init>
  MX_TIM2_Init();
 80041de:	f000 f92d 	bl	800443c <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80041e2:	f000 f8f1 	bl	80043c8 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80041e6:	4834      	ldr	r0, [pc, #208]	@ (80042b8 <main+0xf4>)
 80041e8:	f009 fbf8 	bl	800d9dc <HAL_TIM_Base_Start_IT>
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80041ec:	2200      	movs	r2, #0
 80041ee:	2100      	movs	r1, #0
 80041f0:	201c      	movs	r0, #28
 80041f2:	f005 fa7c 	bl	80096ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80041f6:	201c      	movs	r0, #28
 80041f8:	f005 fa95 	bl	8009726 <HAL_NVIC_EnableIRQ>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET );    //Green LED OFF
 80041fc:	2201      	movs	r2, #1
 80041fe:	2120      	movs	r1, #32
 8004200:	482e      	ldr	r0, [pc, #184]	@ (80042bc <main+0xf8>)
 8004202:	f005 ffcf 	bl	800a1a4 <HAL_GPIO_WritePin>

  printf("Starting Bootloader(%d.%d)\r\n", BL_Version[0], BL_Version[1] );
 8004206:	2301      	movs	r3, #1
 8004208:	2203      	movs	r2, #3
 800420a:	4619      	mov	r1, r3
 800420c:	482c      	ldr	r0, [pc, #176]	@ (80042c0 <main+0xfc>)
 800420e:	f00b fa0b 	bl	800f628 <iprintf>
  GPIO_PinState OTA_Pin_state;
       uint32_t end_tick = HAL_GetTick() + 3000;   // from now to 3 Seconds
 8004212:	f005 f94b 	bl	80094ac <HAL_GetTick>
 8004216:	4603      	mov	r3, r0
 8004218:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 800421c:	60fb      	str	r3, [r7, #12]

       printf("Press the User Button PC13 to trigger OTA update...\r\n");
 800421e:	4829      	ldr	r0, [pc, #164]	@ (80042c4 <main+0x100>)
 8004220:	f00b fa6a 	bl	800f6f8 <puts>
       do
       {
         OTA_Pin_state = HAL_GPIO_ReadPin( GPIOC, GPIO_PIN_13 );
 8004224:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004228:	4827      	ldr	r0, [pc, #156]	@ (80042c8 <main+0x104>)
 800422a:	f005 ffa3 	bl	800a174 <HAL_GPIO_ReadPin>
 800422e:	4603      	mov	r3, r0
 8004230:	72fb      	strb	r3, [r7, #11]
         uint32_t current_tick = HAL_GetTick();
 8004232:	f005 f93b 	bl	80094ac <HAL_GetTick>
 8004236:	6078      	str	r0, [r7, #4]

         /* Check the button is pressed or not for 3seconds */
         if( ( OTA_Pin_state != GPIO_PIN_SET ) || ( current_tick > end_tick ) )
 8004238:	7afb      	ldrb	r3, [r7, #11]
 800423a:	2b01      	cmp	r3, #1
 800423c:	d104      	bne.n	8004248 <main+0x84>
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	429a      	cmp	r2, r3
 8004244:	d800      	bhi.n	8004248 <main+0x84>
       {
 8004246:	e7ed      	b.n	8004224 <main+0x60>
           break;
         }
       }while( 1 );

       /*Start the Firmware or Application update */
       if( OTA_Pin_state == GPIO_PIN_RESET )
 8004248:	7afb      	ldrb	r3, [r7, #11]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d111      	bne.n	8004272 <main+0xae>
       {
         printf("Starting Firmware Download!!!\r\n");
 800424e:	481f      	ldr	r0, [pc, #124]	@ (80042cc <main+0x108>)
 8004250:	f00b fa52 	bl	800f6f8 <puts>
         /* OTA Request. Receive the data from the UART4 and flash */
         if( etx_ota_download_and_flash() != ETX_OTA_EX_OK )
 8004254:	f7fc f98c 	bl	8000570 <etx_ota_download_and_flash>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d004      	beq.n	8004268 <main+0xa4>
         {
           /* Error. Don't process. */
           printf("OTA Update : ERROR!!! HALT!!!\r\n");
 800425e:	481c      	ldr	r0, [pc, #112]	@ (80042d0 <main+0x10c>)
 8004260:	f00b fa4a 	bl	800f6f8 <puts>
           while( 1 );
 8004264:	bf00      	nop
 8004266:	e7fd      	b.n	8004264 <main+0xa0>
         }
         else
         {
           /* Reset to load the new application */
           printf("Firmware update is done!!! Rebooting...\r\n");
 8004268:	481a      	ldr	r0, [pc, #104]	@ (80042d4 <main+0x110>)
 800426a:	f00b fa45 	bl	800f6f8 <puts>
           HAL_NVIC_SystemReset();
 800426e:	f005 fa68 	bl	8009742 <HAL_NVIC_SystemReset>
       }




      printf("Powering ON OPTIGA Trust M...\r\n");
 8004272:	4819      	ldr	r0, [pc, #100]	@ (80042d8 <main+0x114>)
 8004274:	f00b fa40 	bl	800f6f8 <puts>

      /* Power ON the OPTIGA Trust M chip */
      pal_gpio_set_high(&optiga_vdd_0);
 8004278:	4818      	ldr	r0, [pc, #96]	@ (80042dc <main+0x118>)
 800427a:	f002 fb7c 	bl	8006976 <pal_gpio_set_high>
      printf("Resetting OPTIGA...\r\n");
 800427e:	4818      	ldr	r0, [pc, #96]	@ (80042e0 <main+0x11c>)
 8004280:	f00b fa3a 	bl	800f6f8 <puts>
      pal_gpio_set_low(&optiga_reset_0);
 8004284:	4817      	ldr	r0, [pc, #92]	@ (80042e4 <main+0x120>)
 8004286:	f002 fb86 	bl	8006996 <pal_gpio_set_low>
      HAL_Delay(10);
 800428a:	200a      	movs	r0, #10
 800428c:	f005 f91a 	bl	80094c4 <HAL_Delay>
      pal_gpio_set_high(&optiga_reset_0);
 8004290:	4814      	ldr	r0, [pc, #80]	@ (80042e4 <main+0x120>)
 8004292:	f002 fb70 	bl	8006976 <pal_gpio_set_high>
      HAL_Delay(10);
 8004296:	200a      	movs	r0, #10
 8004298:	f005 f914 	bl	80094c4 <HAL_Delay>

      /* Optional: Scan I2C to check if device responds */
      I2C_Scan(&hi2c1);
 800429c:	4812      	ldr	r0, [pc, #72]	@ (80042e8 <main+0x124>)
 800429e:	f7ff ff65 	bl	800416c <I2C_Scan>

      printf("Starting OPTIGA Trust M logic...\r\n");
 80042a2:	4812      	ldr	r0, [pc, #72]	@ (80042ec <main+0x128>)
 80042a4:	f00b fa28 	bl	800f6f8 <puts>

      /* Execute main OPTIGA logic (write, read, LED control) */
      HAL_Delay(100);
 80042a8:	2064      	movs	r0, #100	@ 0x64
 80042aa:	f005 f90b 	bl	80094c4 <HAL_Delay>
      optiga_main_logic();
 80042ae:	f7ff feef 	bl	8004090 <optiga_main_logic>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80042b2:	bf00      	nop
 80042b4:	e7fd      	b.n	80042b2 <main+0xee>
 80042b6:	bf00      	nop
 80042b8:	20000a44 	.word	0x20000a44
 80042bc:	40020000 	.word	0x40020000
 80042c0:	08010644 	.word	0x08010644
 80042c4:	08010664 	.word	0x08010664
 80042c8:	40020800 	.word	0x40020800
 80042cc:	0801069c 	.word	0x0801069c
 80042d0:	080106bc 	.word	0x080106bc
 80042d4:	080106dc 	.word	0x080106dc
 80042d8:	08010708 	.word	0x08010708
 80042dc:	200004fc 	.word	0x200004fc
 80042e0:	08010728 	.word	0x08010728
 80042e4:	20000504 	.word	0x20000504
 80042e8:	200009f0 	.word	0x200009f0
 80042ec:	08010740 	.word	0x08010740

080042f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b094      	sub	sp, #80	@ 0x50
 80042f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80042f6:	f107 0320 	add.w	r3, r7, #32
 80042fa:	2230      	movs	r2, #48	@ 0x30
 80042fc:	2100      	movs	r1, #0
 80042fe:	4618      	mov	r0, r3
 8004300:	f00b fa12 	bl	800f728 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004304:	f107 030c 	add.w	r3, r7, #12
 8004308:	2200      	movs	r2, #0
 800430a:	601a      	str	r2, [r3, #0]
 800430c:	605a      	str	r2, [r3, #4]
 800430e:	609a      	str	r2, [r3, #8]
 8004310:	60da      	str	r2, [r3, #12]
 8004312:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004314:	2300      	movs	r3, #0
 8004316:	60bb      	str	r3, [r7, #8]
 8004318:	4b29      	ldr	r3, [pc, #164]	@ (80043c0 <SystemClock_Config+0xd0>)
 800431a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431c:	4a28      	ldr	r2, [pc, #160]	@ (80043c0 <SystemClock_Config+0xd0>)
 800431e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004322:	6413      	str	r3, [r2, #64]	@ 0x40
 8004324:	4b26      	ldr	r3, [pc, #152]	@ (80043c0 <SystemClock_Config+0xd0>)
 8004326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004328:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800432c:	60bb      	str	r3, [r7, #8]
 800432e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8004330:	2300      	movs	r3, #0
 8004332:	607b      	str	r3, [r7, #4]
 8004334:	4b23      	ldr	r3, [pc, #140]	@ (80043c4 <SystemClock_Config+0xd4>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800433c:	4a21      	ldr	r2, [pc, #132]	@ (80043c4 <SystemClock_Config+0xd4>)
 800433e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004342:	6013      	str	r3, [r2, #0]
 8004344:	4b1f      	ldr	r3, [pc, #124]	@ (80043c4 <SystemClock_Config+0xd4>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800434c:	607b      	str	r3, [r7, #4]
 800434e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004350:	2302      	movs	r3, #2
 8004352:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004354:	2301      	movs	r3, #1
 8004356:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004358:	2310      	movs	r3, #16
 800435a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800435c:	2302      	movs	r3, #2
 800435e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004360:	2300      	movs	r3, #0
 8004362:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8004364:	2310      	movs	r3, #16
 8004366:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8004368:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800436c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800436e:	2304      	movs	r3, #4
 8004370:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8004372:	2307      	movs	r3, #7
 8004374:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004376:	f107 0320 	add.w	r3, r7, #32
 800437a:	4618      	mov	r0, r3
 800437c:	f008 fd78 	bl	800ce70 <HAL_RCC_OscConfig>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8004386:	f000 f985 	bl	8004694 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800438a:	230f      	movs	r3, #15
 800438c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800438e:	2302      	movs	r3, #2
 8004390:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004392:	2300      	movs	r3, #0
 8004394:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004396:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800439a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800439c:	2300      	movs	r3, #0
 800439e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80043a0:	f107 030c 	add.w	r3, r7, #12
 80043a4:	2102      	movs	r1, #2
 80043a6:	4618      	mov	r0, r3
 80043a8:	f008 ffda 	bl	800d360 <HAL_RCC_ClockConfig>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d001      	beq.n	80043b6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80043b2:	f000 f96f 	bl	8004694 <Error_Handler>
  }
}
 80043b6:	bf00      	nop
 80043b8:	3750      	adds	r7, #80	@ 0x50
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	40023800 	.word	0x40023800
 80043c4:	40007000 	.word	0x40007000

080043c8 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	af00      	add	r7, sp, #0
  /* I2C1_EV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80043cc:	2200      	movs	r2, #0
 80043ce:	2100      	movs	r1, #0
 80043d0:	201f      	movs	r0, #31
 80043d2:	f005 f98c 	bl	80096ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80043d6:	201f      	movs	r0, #31
 80043d8:	f005 f9a5 	bl	8009726 <HAL_NVIC_EnableIRQ>
}
 80043dc:	bf00      	nop
 80043de:	bd80      	pop	{r7, pc}

080043e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80043e4:	4b12      	ldr	r3, [pc, #72]	@ (8004430 <MX_I2C1_Init+0x50>)
 80043e6:	4a13      	ldr	r2, [pc, #76]	@ (8004434 <MX_I2C1_Init+0x54>)
 80043e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80043ea:	4b11      	ldr	r3, [pc, #68]	@ (8004430 <MX_I2C1_Init+0x50>)
 80043ec:	4a12      	ldr	r2, [pc, #72]	@ (8004438 <MX_I2C1_Init+0x58>)
 80043ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80043f0:	4b0f      	ldr	r3, [pc, #60]	@ (8004430 <MX_I2C1_Init+0x50>)
 80043f2:	2200      	movs	r2, #0
 80043f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80043f6:	4b0e      	ldr	r3, [pc, #56]	@ (8004430 <MX_I2C1_Init+0x50>)
 80043f8:	2200      	movs	r2, #0
 80043fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80043fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004430 <MX_I2C1_Init+0x50>)
 80043fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004402:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004404:	4b0a      	ldr	r3, [pc, #40]	@ (8004430 <MX_I2C1_Init+0x50>)
 8004406:	2200      	movs	r2, #0
 8004408:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800440a:	4b09      	ldr	r3, [pc, #36]	@ (8004430 <MX_I2C1_Init+0x50>)
 800440c:	2200      	movs	r2, #0
 800440e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004410:	4b07      	ldr	r3, [pc, #28]	@ (8004430 <MX_I2C1_Init+0x50>)
 8004412:	2200      	movs	r2, #0
 8004414:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004416:	4b06      	ldr	r3, [pc, #24]	@ (8004430 <MX_I2C1_Init+0x50>)
 8004418:	2200      	movs	r2, #0
 800441a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800441c:	4804      	ldr	r0, [pc, #16]	@ (8004430 <MX_I2C1_Init+0x50>)
 800441e:	f005 ff19 	bl	800a254 <HAL_I2C_Init>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d001      	beq.n	800442c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004428:	f000 f934 	bl	8004694 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800442c:	bf00      	nop
 800442e:	bd80      	pop	{r7, pc}
 8004430:	200009f0 	.word	0x200009f0
 8004434:	40005400 	.word	0x40005400
 8004438:	00061a80 	.word	0x00061a80

0800443c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b086      	sub	sp, #24
 8004440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004442:	f107 0308 	add.w	r3, r7, #8
 8004446:	2200      	movs	r2, #0
 8004448:	601a      	str	r2, [r3, #0]
 800444a:	605a      	str	r2, [r3, #4]
 800444c:	609a      	str	r2, [r3, #8]
 800444e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004450:	463b      	mov	r3, r7
 8004452:	2200      	movs	r2, #0
 8004454:	601a      	str	r2, [r3, #0]
 8004456:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004458:	4b1d      	ldr	r3, [pc, #116]	@ (80044d0 <MX_TIM2_Init+0x94>)
 800445a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800445e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8004460:	4b1b      	ldr	r3, [pc, #108]	@ (80044d0 <MX_TIM2_Init+0x94>)
 8004462:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8004466:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004468:	4b19      	ldr	r3, [pc, #100]	@ (80044d0 <MX_TIM2_Init+0x94>)
 800446a:	2200      	movs	r2, #0
 800446c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800446e:	4b18      	ldr	r3, [pc, #96]	@ (80044d0 <MX_TIM2_Init+0x94>)
 8004470:	2209      	movs	r2, #9
 8004472:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004474:	4b16      	ldr	r3, [pc, #88]	@ (80044d0 <MX_TIM2_Init+0x94>)
 8004476:	2200      	movs	r2, #0
 8004478:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800447a:	4b15      	ldr	r3, [pc, #84]	@ (80044d0 <MX_TIM2_Init+0x94>)
 800447c:	2200      	movs	r2, #0
 800447e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004480:	4813      	ldr	r0, [pc, #76]	@ (80044d0 <MX_TIM2_Init+0x94>)
 8004482:	f009 fa5b 	bl	800d93c <HAL_TIM_Base_Init>
 8004486:	4603      	mov	r3, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	d001      	beq.n	8004490 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800448c:	f000 f902 	bl	8004694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004490:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004494:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004496:	f107 0308 	add.w	r3, r7, #8
 800449a:	4619      	mov	r1, r3
 800449c:	480c      	ldr	r0, [pc, #48]	@ (80044d0 <MX_TIM2_Init+0x94>)
 800449e:	f009 fbef 	bl	800dc80 <HAL_TIM_ConfigClockSource>
 80044a2:	4603      	mov	r3, r0
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d001      	beq.n	80044ac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80044a8:	f000 f8f4 	bl	8004694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80044ac:	2300      	movs	r3, #0
 80044ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80044b0:	2300      	movs	r3, #0
 80044b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80044b4:	463b      	mov	r3, r7
 80044b6:	4619      	mov	r1, r3
 80044b8:	4805      	ldr	r0, [pc, #20]	@ (80044d0 <MX_TIM2_Init+0x94>)
 80044ba:	f009 fdf1 	bl	800e0a0 <HAL_TIMEx_MasterConfigSynchronization>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d001      	beq.n	80044c8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80044c4:	f000 f8e6 	bl	8004694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80044c8:	bf00      	nop
 80044ca:	3718      	adds	r7, #24
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	20000a44 	.word	0x20000a44

080044d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80044d8:	4b11      	ldr	r3, [pc, #68]	@ (8004520 <MX_USART2_UART_Init+0x4c>)
 80044da:	4a12      	ldr	r2, [pc, #72]	@ (8004524 <MX_USART2_UART_Init+0x50>)
 80044dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80044de:	4b10      	ldr	r3, [pc, #64]	@ (8004520 <MX_USART2_UART_Init+0x4c>)
 80044e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80044e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80044e6:	4b0e      	ldr	r3, [pc, #56]	@ (8004520 <MX_USART2_UART_Init+0x4c>)
 80044e8:	2200      	movs	r2, #0
 80044ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80044ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004520 <MX_USART2_UART_Init+0x4c>)
 80044ee:	2200      	movs	r2, #0
 80044f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80044f2:	4b0b      	ldr	r3, [pc, #44]	@ (8004520 <MX_USART2_UART_Init+0x4c>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80044f8:	4b09      	ldr	r3, [pc, #36]	@ (8004520 <MX_USART2_UART_Init+0x4c>)
 80044fa:	220c      	movs	r2, #12
 80044fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80044fe:	4b08      	ldr	r3, [pc, #32]	@ (8004520 <MX_USART2_UART_Init+0x4c>)
 8004500:	2200      	movs	r2, #0
 8004502:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004504:	4b06      	ldr	r3, [pc, #24]	@ (8004520 <MX_USART2_UART_Init+0x4c>)
 8004506:	2200      	movs	r2, #0
 8004508:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800450a:	4805      	ldr	r0, [pc, #20]	@ (8004520 <MX_USART2_UART_Init+0x4c>)
 800450c:	f009 fe4a 	bl	800e1a4 <HAL_UART_Init>
 8004510:	4603      	mov	r3, r0
 8004512:	2b00      	cmp	r3, #0
 8004514:	d001      	beq.n	800451a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004516:	f000 f8bd 	bl	8004694 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800451a:	bf00      	nop
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	20000a8c 	.word	0x20000a8c
 8004524:	40004400 	.word	0x40004400

08004528 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b08a      	sub	sp, #40	@ 0x28
 800452c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800452e:	f107 0314 	add.w	r3, r7, #20
 8004532:	2200      	movs	r2, #0
 8004534:	601a      	str	r2, [r3, #0]
 8004536:	605a      	str	r2, [r3, #4]
 8004538:	609a      	str	r2, [r3, #8]
 800453a:	60da      	str	r2, [r3, #12]
 800453c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800453e:	2300      	movs	r3, #0
 8004540:	613b      	str	r3, [r7, #16]
 8004542:	4b32      	ldr	r3, [pc, #200]	@ (800460c <MX_GPIO_Init+0xe4>)
 8004544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004546:	4a31      	ldr	r2, [pc, #196]	@ (800460c <MX_GPIO_Init+0xe4>)
 8004548:	f043 0304 	orr.w	r3, r3, #4
 800454c:	6313      	str	r3, [r2, #48]	@ 0x30
 800454e:	4b2f      	ldr	r3, [pc, #188]	@ (800460c <MX_GPIO_Init+0xe4>)
 8004550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004552:	f003 0304 	and.w	r3, r3, #4
 8004556:	613b      	str	r3, [r7, #16]
 8004558:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800455a:	2300      	movs	r3, #0
 800455c:	60fb      	str	r3, [r7, #12]
 800455e:	4b2b      	ldr	r3, [pc, #172]	@ (800460c <MX_GPIO_Init+0xe4>)
 8004560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004562:	4a2a      	ldr	r2, [pc, #168]	@ (800460c <MX_GPIO_Init+0xe4>)
 8004564:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004568:	6313      	str	r3, [r2, #48]	@ 0x30
 800456a:	4b28      	ldr	r3, [pc, #160]	@ (800460c <MX_GPIO_Init+0xe4>)
 800456c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800456e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004572:	60fb      	str	r3, [r7, #12]
 8004574:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004576:	2300      	movs	r3, #0
 8004578:	60bb      	str	r3, [r7, #8]
 800457a:	4b24      	ldr	r3, [pc, #144]	@ (800460c <MX_GPIO_Init+0xe4>)
 800457c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800457e:	4a23      	ldr	r2, [pc, #140]	@ (800460c <MX_GPIO_Init+0xe4>)
 8004580:	f043 0301 	orr.w	r3, r3, #1
 8004584:	6313      	str	r3, [r2, #48]	@ 0x30
 8004586:	4b21      	ldr	r3, [pc, #132]	@ (800460c <MX_GPIO_Init+0xe4>)
 8004588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800458a:	f003 0301 	and.w	r3, r3, #1
 800458e:	60bb      	str	r3, [r7, #8]
 8004590:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004592:	2300      	movs	r3, #0
 8004594:	607b      	str	r3, [r7, #4]
 8004596:	4b1d      	ldr	r3, [pc, #116]	@ (800460c <MX_GPIO_Init+0xe4>)
 8004598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800459a:	4a1c      	ldr	r2, [pc, #112]	@ (800460c <MX_GPIO_Init+0xe4>)
 800459c:	f043 0302 	orr.w	r3, r3, #2
 80045a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80045a2:	4b1a      	ldr	r3, [pc, #104]	@ (800460c <MX_GPIO_Init+0xe4>)
 80045a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a6:	f003 0302 	and.w	r3, r3, #2
 80045aa:	607b      	str	r3, [r7, #4]
 80045ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 80045ae:	2200      	movs	r2, #0
 80045b0:	f44f 7198 	mov.w	r1, #304	@ 0x130
 80045b4:	4816      	ldr	r0, [pc, #88]	@ (8004610 <MX_GPIO_Init+0xe8>)
 80045b6:	f005 fdf5 	bl	800a1a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80045ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80045be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80045c0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80045c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045c6:	2300      	movs	r3, #0
 80045c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80045ca:	f107 0314 	add.w	r3, r7, #20
 80045ce:	4619      	mov	r1, r3
 80045d0:	4810      	ldr	r0, [pc, #64]	@ (8004614 <MX_GPIO_Init+0xec>)
 80045d2:	f005 fc4b 	bl	8009e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD2_Pin PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin|GPIO_PIN_8;
 80045d6:	f44f 7398 	mov.w	r3, #304	@ 0x130
 80045da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045dc:	2301      	movs	r3, #1
 80045de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e0:	2300      	movs	r3, #0
 80045e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045e4:	2300      	movs	r3, #0
 80045e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045e8:	f107 0314 	add.w	r3, r7, #20
 80045ec:	4619      	mov	r1, r3
 80045ee:	4808      	ldr	r0, [pc, #32]	@ (8004610 <MX_GPIO_Init+0xe8>)
 80045f0:	f005 fc3c 	bl	8009e6c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80045f4:	2200      	movs	r2, #0
 80045f6:	2100      	movs	r1, #0
 80045f8:	2028      	movs	r0, #40	@ 0x28
 80045fa:	f005 f878 	bl	80096ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80045fe:	2028      	movs	r0, #40	@ 0x28
 8004600:	f005 f891 	bl	8009726 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004604:	bf00      	nop
 8004606:	3728      	adds	r7, #40	@ 0x28
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}
 800460c:	40023800 	.word	0x40023800
 8004610:	40020000 	.word	0x40020000
 8004614:	40020800 	.word	0x40020800

08004618 <goto_application>:

/* USER CODE BEGIN 4 */
static void goto_application(void)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
    printf("Jumping to application...\r\n");
 800461e:	4817      	ldr	r0, [pc, #92]	@ (800467c <goto_application+0x64>)
 8004620:	f00b f86a 	bl	800f6f8 <puts>
    HAL_Delay(1000);
 8004624:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004628:	f004 ff4c 	bl	80094c4 <HAL_Delay>

    uint32_t app_stack = *(volatile uint32_t*)ETX_APP_FLASH_ADDR;
 800462c:	4b14      	ldr	r3, [pc, #80]	@ (8004680 <goto_application+0x68>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset_handler = *(volatile uint32_t*)(ETX_APP_FLASH_ADDR + 4);
 8004632:	4b14      	ldr	r3, [pc, #80]	@ (8004684 <goto_application+0x6c>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	60bb      	str	r3, [r7, #8]

    // Check if the app address is valid (optional safety check)
    if ((app_stack & 0x2FFE0000) != 0x20000000) {
 8004638:	68fa      	ldr	r2, [r7, #12]
 800463a:	4b13      	ldr	r3, [pc, #76]	@ (8004688 <goto_application+0x70>)
 800463c:	4013      	ands	r3, r2
 800463e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004642:	d003      	beq.n	800464c <goto_application+0x34>
        printf("Invalid application stack pointer.\r\n");
 8004644:	4811      	ldr	r0, [pc, #68]	@ (800468c <goto_application+0x74>)
 8004646:	f00b f857 	bl	800f6f8 <puts>
        return;
 800464a:	e014      	b.n	8004676 <goto_application+0x5e>
    }

    // Deinit all HAL and peripherals
    HAL_RCC_DeInit();
 800464c:	f009 f8a8 	bl	800d7a0 <HAL_RCC_DeInit>
    HAL_DeInit();
 8004650:	f004 feb2 	bl	80093b8 <HAL_DeInit>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004654:	b672      	cpsid	i
}
 8004656:	bf00      	nop
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	f383 8808 	msr	MSP, r3
}
 8004662:	bf00      	nop

    // Set main stack pointer
    __set_MSP(app_stack);

    // Set vector table location (important for interrupts to work correctly)
    SCB->VTOR = ETX_APP_FLASH_ADDR;
 8004664:	4b0a      	ldr	r3, [pc, #40]	@ (8004690 <goto_application+0x78>)
 8004666:	4a06      	ldr	r2, [pc, #24]	@ (8004680 <goto_application+0x68>)
 8004668:	609a      	str	r2, [r3, #8]

    // Jump to application reset handler
    void (*app_entry)(void) = (void (*)(void))app_reset_handler;
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	607b      	str	r3, [r7, #4]
    app_entry();
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4798      	blx	r3

    // Should never return here
    while(1);
 8004672:	bf00      	nop
 8004674:	e7fd      	b.n	8004672 <goto_application+0x5a>
}
 8004676:	3710      	adds	r7, #16
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}
 800467c:	08010764 	.word	0x08010764
 8004680:	08020000 	.word	0x08020000
 8004684:	08020004 	.word	0x08020004
 8004688:	2ffe0000 	.word	0x2ffe0000
 800468c:	08010780 	.word	0x08010780
 8004690:	e000ed00 	.word	0xe000ed00

08004694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004694:	b480      	push	{r7}
 8004696:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004698:	b672      	cpsid	i
}
 800469a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800469c:	bf00      	nop
 800469e:	e7fd      	b.n	800469c <Error_Handler+0x8>

080046a0 <optiga_cmd_set_shielded_connection_option>:
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
//lint --e{714} suppress "This function is defined here but referred from other modules"
void optiga_cmd_set_shielded_connection_option(optiga_cmd_t * me,
                                               uint8_t value,
                                               uint8_t shielded_connection_option)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	460b      	mov	r3, r1
 80046aa:	70fb      	strb	r3, [r7, #3]
 80046ac:	4613      	mov	r3, r2
 80046ae:	70bb      	strb	r3, [r7, #2]
    switch (shielded_connection_option)
 80046b0:	78bb      	ldrb	r3, [r7, #2]
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d00e      	beq.n	80046d4 <optiga_cmd_set_shielded_connection_option+0x34>
 80046b6:	2b02      	cmp	r3, #2
 80046b8:	dc10      	bgt.n	80046dc <optiga_cmd_set_shielded_connection_option+0x3c>
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d002      	beq.n	80046c4 <optiga_cmd_set_shielded_connection_option+0x24>
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d004      	beq.n	80046cc <optiga_cmd_set_shielded_connection_option+0x2c>
        {
            me->manage_context_operation = value;
        }
        break;
        default:
        break;
 80046c2:	e00b      	b.n	80046dc <optiga_cmd_set_shielded_connection_option+0x3c>
            me->protection_level = value;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	78fa      	ldrb	r2, [r7, #3]
 80046c8:	769a      	strb	r2, [r3, #26]
        break;
 80046ca:	e008      	b.n	80046de <optiga_cmd_set_shielded_connection_option+0x3e>
            me->protocol_version = value;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	78fa      	ldrb	r2, [r7, #3]
 80046d0:	76da      	strb	r2, [r3, #27]
        break;
 80046d2:	e004      	b.n	80046de <optiga_cmd_set_shielded_connection_option+0x3e>
            me->manage_context_operation = value;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	78fa      	ldrb	r2, [r7, #3]
 80046d8:	771a      	strb	r2, [r3, #28]
        break;
 80046da:	e000      	b.n	80046de <optiga_cmd_set_shielded_connection_option+0x3e>
        break;
 80046dc:	bf00      	nop
    }
}
 80046de:	bf00      	nop
 80046e0:	370c      	adds	r7, #12
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr

080046ea <optiga_cmd_prepare_apdu_header>:

//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
 80046ea:	b480      	push	{r7}
 80046ec:	b083      	sub	sp, #12
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	603b      	str	r3, [r7, #0]
 80046f2:	4603      	mov	r3, r0
 80046f4:	71fb      	strb	r3, [r7, #7]
 80046f6:	460b      	mov	r3, r1
 80046f8:	71bb      	strb	r3, [r7, #6]
 80046fa:	4613      	mov	r3, r2
 80046fc:	80bb      	strh	r3, [r7, #4]
    p_apdu_buffer [0] = cmd;
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	79fa      	ldrb	r2, [r7, #7]
 8004702:	701a      	strb	r2, [r3, #0]
    p_apdu_buffer [1] = param;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	3301      	adds	r3, #1
 8004708:	79ba      	ldrb	r2, [r7, #6]
 800470a:	701a      	strb	r2, [r3, #0]
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 800470c:	88bb      	ldrh	r3, [r7, #4]
 800470e:	0a1b      	lsrs	r3, r3, #8
 8004710:	b29a      	uxth	r2, r3
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	3302      	adds	r3, #2
 8004716:	b2d2      	uxtb	r2, r2
 8004718:	701a      	strb	r2, [r3, #0]
    p_apdu_buffer [3] = (uint8_t)(in_data_length & 0x00FF);
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	3303      	adds	r3, #3
 800471e:	88ba      	ldrh	r2, [r7, #4]
 8004720:	b2d2      	uxtb	r2, r2
 8004722:	701a      	strb	r2, [r3, #0]
}
 8004724:	bf00      	nop
 8004726:	370c      	adds	r7, #12
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <optiga_cmd_prepare_tag_header>:

_STATIC_H void optiga_cmd_prepare_tag_header(uint8_t tag,
                                             uint16_t tag_length,
                                             uint8_t * buffer,
                                             uint16_t * position)
{
 8004730:	b480      	push	{r7}
 8004732:	b087      	sub	sp, #28
 8004734:	af00      	add	r7, sp, #0
 8004736:	60ba      	str	r2, [r7, #8]
 8004738:	607b      	str	r3, [r7, #4]
 800473a:	4603      	mov	r3, r0
 800473c:	73fb      	strb	r3, [r7, #15]
 800473e:	460b      	mov	r3, r1
 8004740:	81bb      	strh	r3, [r7, #12]
    uint16_t start_position = *position;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	881b      	ldrh	r3, [r3, #0]
 8004746:	82fb      	strh	r3, [r7, #22]

    buffer[start_position++] = tag;
 8004748:	8afb      	ldrh	r3, [r7, #22]
 800474a:	1c5a      	adds	r2, r3, #1
 800474c:	82fa      	strh	r2, [r7, #22]
 800474e:	461a      	mov	r2, r3
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	4413      	add	r3, r2
 8004754:	7bfa      	ldrb	r2, [r7, #15]
 8004756:	701a      	strb	r2, [r3, #0]
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 8004758:	89bb      	ldrh	r3, [r7, #12]
 800475a:	0a1b      	lsrs	r3, r3, #8
 800475c:	b29a      	uxth	r2, r3
 800475e:	8afb      	ldrh	r3, [r7, #22]
 8004760:	1c59      	adds	r1, r3, #1
 8004762:	82f9      	strh	r1, [r7, #22]
 8004764:	4619      	mov	r1, r3
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	440b      	add	r3, r1
 800476a:	b2d2      	uxtb	r2, r2
 800476c:	701a      	strb	r2, [r3, #0]
    buffer[start_position++] = (uint8_t )(tag_length);
 800476e:	8afb      	ldrh	r3, [r7, #22]
 8004770:	1c5a      	adds	r2, r3, #1
 8004772:	82fa      	strh	r2, [r7, #22]
 8004774:	461a      	mov	r2, r3
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	4413      	add	r3, r2
 800477a:	89ba      	ldrh	r2, [r7, #12]
 800477c:	b2d2      	uxtb	r2, r2
 800477e:	701a      	strb	r2, [r3, #0]

    *position = start_position;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	8afa      	ldrh	r2, [r7, #22]
 8004784:	801a      	strh	r2, [r3, #0]
}
 8004786:	bf00      	nop
 8004788:	371c      	adds	r7, #28
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr

08004792 <optiga_cmd_event_trigger_execute>:


_STATIC_H void optiga_cmd_event_trigger_execute(void * p_ctx)
{
 8004792:	b580      	push	{r7, lr}
 8004794:	b082      	sub	sp, #8
 8004796:	af00      	add	r7, sp, #0
 8004798:	6078      	str	r0, [r7, #4]
    optiga_cmd_execute_handler(p_ctx, OPTIGA_LIB_SUCCESS);
 800479a:	2100      	movs	r1, #0
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f000 ff6f 	bl	8005680 <optiga_cmd_execute_handler>
}
 80047a2:	bf00      	nop
 80047a4:	3708      	adds	r7, #8
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}

080047aa <optiga_cmd_execute>:
                                  optiga_cmd_handler_t cmd_hdlrs,
                                  optiga_cmd_state_t start_state,
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
 80047aa:	b580      	push	{r7, lr}
 80047ac:	b084      	sub	sp, #16
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	60f8      	str	r0, [r7, #12]
 80047b2:	607a      	str	r2, [r7, #4]
 80047b4:	461a      	mov	r2, r3
 80047b6:	460b      	mov	r3, r1
 80047b8:	72fb      	strb	r3, [r7, #11]
 80047ba:	4613      	mov	r3, r2
 80047bc:	72bb      	strb	r3, [r7, #10]
    me->p_input = input;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	69fa      	ldr	r2, [r7, #28]
 80047c2:	609a      	str	r2, [r3, #8]
    me->cmd_next_execution_state = start_state;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	7aba      	ldrb	r2, [r7, #10]
 80047c8:	759a      	strb	r2, [r3, #22]
    me->cmd_sub_execution_state = sub_state;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	7e3a      	ldrb	r2, [r7, #24]
 80047ce:	75da      	strb	r2, [r3, #23]
    me->cmd_hdlrs = cmd_hdlrs;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	605a      	str	r2, [r3, #4]
    me->chaining_ongoing = FALSE;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2200      	movs	r2, #0
 80047da:	761a      	strb	r2, [r3, #24]
    me->cmd_param = cmd_param;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	7afa      	ldrb	r2, [r7, #11]
 80047e0:	765a      	strb	r2, [r3, #25]
    me->apdu_data = apdu_data;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	8c3a      	ldrh	r2, [r7, #32]
 80047e6:	849a      	strh	r2, [r3, #36]	@ 0x24
    optiga_cmd_execute_handler(me, OPTIGA_LIB_SUCCESS);
 80047e8:	2100      	movs	r1, #0
 80047ea:	68f8      	ldr	r0, [r7, #12]
 80047ec:	f000 ff48 	bl	8005680 <optiga_cmd_execute_handler>
}
 80047f0:	bf00      	nop
 80047f2:	3710      	adds	r7, #16
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <optiga_cmd_session_available>:
* Checks if optiga session is available or not
* Returns TRUE, if slot is available
* Returns FALSE, if slot is not available
*/
_STATIC_H bool_t optiga_cmd_session_available(const optiga_context_t * p_optiga)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
    uint32_t status_check;
    // Consider the array as uin32_t value and check against 0x10101010
    // where 0x10 is value of OPTIGA_CMD_SESSION_ASSIGNED
    status_check = optiga_common_get_uint32(p_optiga->sessions);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	3308      	adds	r3, #8
 8004804:	4618      	mov	r0, r3
 8004806:	f001 fece 	bl	80065a6 <optiga_common_get_uint32>
 800480a:	60f8      	str	r0, [r7, #12]
    return ((status_check < OPTIGA_CMD_ALL_SESSION_ASSIGNED)? (TRUE):(FALSE));
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f1b3 3f10 	cmp.w	r3, #269488144	@ 0x10101010
 8004812:	d201      	bcs.n	8004818 <optiga_cmd_session_available+0x20>
 8004814:	2301      	movs	r3, #1
 8004816:	e000      	b.n	800481a <optiga_cmd_session_available+0x22>
 8004818:	2300      	movs	r3, #0
}
 800481a:	4618      	mov	r0, r3
 800481c:	3710      	adds	r7, #16
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
	...

08004824 <optiga_cmd_session_assign>:

/*
* 1. If a optiga cmd instance does not have session, assigns an available session
*/
_STATIC_H void optiga_cmd_session_assign(optiga_cmd_t * me)
{
 8004824:	b480      	push	{r7}
 8004826:	b085      	sub	sp, #20
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
    uint8_t * p_optiga_sessions = me->p_optiga->sessions;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	3308      	adds	r3, #8
 8004832:	60bb      	str	r3, [r7, #8]
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID == me->session_oid)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	8a9b      	ldrh	r3, [r3, #20]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d11d      	bne.n	8004878 <optiga_cmd_session_assign+0x54>
    {
        for (count = 0; count < OPTIGA_CMD_MAX_NUMBER_OF_SESSIONS; count++)
 800483c:	2300      	movs	r3, #0
 800483e:	73fb      	strb	r3, [r7, #15]
 8004840:	e017      	b.n	8004872 <optiga_cmd_session_assign+0x4e>
        {
            if (OPTIGA_CMD_SESSION_ASSIGNED != p_optiga_sessions[count])
 8004842:	7bfb      	ldrb	r3, [r7, #15]
 8004844:	68ba      	ldr	r2, [r7, #8]
 8004846:	4413      	add	r3, r2
 8004848:	781b      	ldrb	r3, [r3, #0]
 800484a:	2b10      	cmp	r3, #16
 800484c:	d00e      	beq.n	800486c <optiga_cmd_session_assign+0x48>
            {
                me->session_oid = (OPTIGA_CMD_START_SESSION_OID | count);
 800484e:	7bfb      	ldrb	r3, [r7, #15]
 8004850:	b21a      	sxth	r2, r3
 8004852:	4b0c      	ldr	r3, [pc, #48]	@ (8004884 <optiga_cmd_session_assign+0x60>)
 8004854:	4313      	orrs	r3, r2
 8004856:	b21b      	sxth	r3, r3
 8004858:	b29a      	uxth	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	829a      	strh	r2, [r3, #20]
                p_optiga_sessions[count] = OPTIGA_CMD_SESSION_ASSIGNED;
 800485e:	7bfb      	ldrb	r3, [r7, #15]
 8004860:	68ba      	ldr	r2, [r7, #8]
 8004862:	4413      	add	r3, r2
 8004864:	2210      	movs	r2, #16
 8004866:	701a      	strb	r2, [r3, #0]
                break;
 8004868:	bf00      	nop
            }
        }
    }
}
 800486a:	e005      	b.n	8004878 <optiga_cmd_session_assign+0x54>
        for (count = 0; count < OPTIGA_CMD_MAX_NUMBER_OF_SESSIONS; count++)
 800486c:	7bfb      	ldrb	r3, [r7, #15]
 800486e:	3301      	adds	r3, #1
 8004870:	73fb      	strb	r3, [r7, #15]
 8004872:	7bfb      	ldrb	r3, [r7, #15]
 8004874:	2b03      	cmp	r3, #3
 8004876:	d9e4      	bls.n	8004842 <optiga_cmd_session_assign+0x1e>
}
 8004878:	bf00      	nop
 800487a:	3714      	adds	r7, #20
 800487c:	46bd      	mov	sp, r7
 800487e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004882:	4770      	bx	lr
 8004884:	ffffe100 	.word	0xffffe100

08004888 <optiga_cmd_session_free>:

/*
* Frees a session
*/
_STATIC_H void optiga_cmd_session_free(optiga_cmd_t * me)
{
 8004888:	b480      	push	{r7}
 800488a:	b085      	sub	sp, #20
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
    uint8_t * p_optiga_sessions = me->p_optiga->sessions;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	3308      	adds	r3, #8
 8004896:	60fb      	str	r3, [r7, #12]
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID != me->session_oid)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	8a9b      	ldrh	r3, [r3, #20]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d00d      	beq.n	80048bc <optiga_cmd_session_free+0x34>
    {
        count = me->session_oid & 0x0F;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	8a9b      	ldrh	r3, [r3, #20]
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	f003 030f 	and.w	r3, r3, #15
 80048aa:	72fb      	strb	r3, [r7, #11]
        me->session_oid = OPTIGA_CMD_NO_SESSION_OID;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	829a      	strh	r2, [r3, #20]
        p_optiga_sessions[count] = OPTIGA_CMD_SESSION_NOT_ASSIGNED;
 80048b2:	7afb      	ldrb	r3, [r7, #11]
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	4413      	add	r3, r2
 80048b8:	2200      	movs	r2, #0
 80048ba:	701a      	strb	r2, [r3, #0]
    }
}
 80048bc:	bf00      	nop
 80048be:	3714      	adds	r7, #20
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <optiga_cmd_queue_get_count_of>:
* Returns the count of number of slots with requested state
*/
_STATIC_H  uint8_t optiga_cmd_queue_get_count_of(const optiga_context_t * p_optiga,
                                                 uint8_t slot_member,
                                                 uint8_t state_to_check)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b085      	sub	sp, #20
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	460b      	mov	r3, r1
 80048d2:	70fb      	strb	r3, [r7, #3]
 80048d4:	4613      	mov	r3, r2
 80048d6:	70bb      	strb	r3, [r7, #2]
    uint8_t index;
    uint8_t count = 0;
 80048d8:	2300      	movs	r3, #0
 80048da:	73bb      	strb	r3, [r7, #14]
    uint8_t slot_value = 0;
 80048dc:	2300      	movs	r3, #0
 80048de:	737b      	strb	r3, [r7, #13]
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 80048e0:	2300      	movs	r3, #0
 80048e2:	73fb      	strb	r3, [r7, #15]
 80048e4:	e027      	b.n	8004936 <optiga_cmd_queue_get_count_of+0x6e>
    {
        switch (slot_member)
 80048e6:	78fb      	ldrb	r3, [r7, #3]
 80048e8:	2b08      	cmp	r3, #8
 80048ea:	d002      	beq.n	80048f2 <optiga_cmd_queue_get_count_of+0x2a>
 80048ec:	2b09      	cmp	r3, #9
 80048ee:	d00c      	beq.n	800490a <optiga_cmd_queue_get_count_of+0x42>
            {
                slot_value = p_optiga->optiga_cmd_execution_queue[index].state_of_entry;
            }
            break;
            default:
                break;
 80048f0:	e017      	b.n	8004922 <optiga_cmd_queue_get_count_of+0x5a>
                slot_value = p_optiga->optiga_cmd_execution_queue[index].request_type;
 80048f2:	7bfa      	ldrb	r2, [r7, #15]
 80048f4:	6879      	ldr	r1, [r7, #4]
 80048f6:	4613      	mov	r3, r2
 80048f8:	005b      	lsls	r3, r3, #1
 80048fa:	4413      	add	r3, r2
 80048fc:	009b      	lsls	r3, r3, #2
 80048fe:	440b      	add	r3, r1
 8004900:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004904:	781b      	ldrb	r3, [r3, #0]
 8004906:	737b      	strb	r3, [r7, #13]
            break;
 8004908:	e00b      	b.n	8004922 <optiga_cmd_queue_get_count_of+0x5a>
                slot_value = p_optiga->optiga_cmd_execution_queue[index].state_of_entry;
 800490a:	7bfa      	ldrb	r2, [r7, #15]
 800490c:	6879      	ldr	r1, [r7, #4]
 800490e:	4613      	mov	r3, r2
 8004910:	005b      	lsls	r3, r3, #1
 8004912:	4413      	add	r3, r2
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	440b      	add	r3, r1
 8004918:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	737b      	strb	r3, [r7, #13]
            break;
 8004920:	bf00      	nop
        }
        if (state_to_check == slot_value)
 8004922:	78ba      	ldrb	r2, [r7, #2]
 8004924:	7b7b      	ldrb	r3, [r7, #13]
 8004926:	429a      	cmp	r2, r3
 8004928:	d102      	bne.n	8004930 <optiga_cmd_queue_get_count_of+0x68>
        {
            count++;
 800492a:	7bbb      	ldrb	r3, [r7, #14]
 800492c:	3301      	adds	r3, #1
 800492e:	73bb      	strb	r3, [r7, #14]
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 8004930:	7bfb      	ldrb	r3, [r7, #15]
 8004932:	3301      	adds	r3, #1
 8004934:	73fb      	strb	r3, [r7, #15]
 8004936:	7bfb      	ldrb	r3, [r7, #15]
 8004938:	2b05      	cmp	r3, #5
 800493a:	d9d4      	bls.n	80048e6 <optiga_cmd_queue_get_count_of+0x1e>
        }
    }
    return (count);
 800493c:	7bbb      	ldrb	r3, [r7, #14]
}
 800493e:	4618      	mov	r0, r3
 8004940:	3714      	adds	r7, #20
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr

0800494a <optiga_cmd_queue_assign_slot>:

/*
* Assigns an available slot to a optiga cmd instance and marks the slot as not available for another optiga cmd instance
*/
_STATIC_H void optiga_cmd_queue_assign_slot(const optiga_cmd_t * me, uint8_t * queue_index_store)
{
 800494a:	b480      	push	{r7}
 800494c:	b085      	sub	sp, #20
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
 8004952:	6039      	str	r1, [r7, #0]
    uint8_t index;
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 8004954:	2300      	movs	r3, #0
 8004956:	73fb      	strb	r3, [r7, #15]
 8004958:	e01f      	b.n	800499a <optiga_cmd_queue_assign_slot+0x50>
    {
        if (OPTIGA_CMD_QUEUE_NOT_ASSIGNED == me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6819      	ldr	r1, [r3, #0]
 800495e:	7bfa      	ldrb	r2, [r7, #15]
 8004960:	4613      	mov	r3, r2
 8004962:	005b      	lsls	r3, r3, #1
 8004964:	4413      	add	r3, r2
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	440b      	add	r3, r1
 800496a:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 800496e:	781b      	ldrb	r3, [r3, #0]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d10f      	bne.n	8004994 <optiga_cmd_queue_assign_slot+0x4a>
        {
            * queue_index_store =  index;
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	7bfa      	ldrb	r2, [r7, #15]
 8004978:	701a      	strb	r2, [r3, #0]
            me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6819      	ldr	r1, [r3, #0]
 800497e:	7bfa      	ldrb	r2, [r7, #15]
 8004980:	4613      	mov	r3, r2
 8004982:	005b      	lsls	r3, r3, #1
 8004984:	4413      	add	r3, r2
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	440b      	add	r3, r1
 800498a:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 800498e:	2201      	movs	r2, #1
 8004990:	701a      	strb	r2, [r3, #0]
           break;
 8004992:	e006      	b.n	80049a2 <optiga_cmd_queue_assign_slot+0x58>
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 8004994:	7bfb      	ldrb	r3, [r7, #15]
 8004996:	3301      	adds	r3, #1
 8004998:	73fb      	strb	r3, [r7, #15]
 800499a:	7bfb      	ldrb	r3, [r7, #15]
 800499c:	2b05      	cmp	r3, #5
 800499e:	d9dc      	bls.n	800495a <optiga_cmd_queue_assign_slot+0x10>
        }
    }
}
 80049a0:	bf00      	nop
 80049a2:	bf00      	nop
 80049a4:	3714      	adds	r7, #20
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr

080049ae <optiga_cmd_queue_deassign_slot>:

/*
* De-assigns a slot from a optiga cmd instance and makes the slot available for next optiga cmd instance
*/
_STATIC_H void optiga_cmd_queue_deassign_slot(optiga_cmd_t * me)
{
 80049ae:	b480      	push	{r7}
 80049b0:	b083      	sub	sp, #12
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_NOT_ASSIGNED;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	7f9b      	ldrb	r3, [r3, #30]
 80049be:	4619      	mov	r1, r3
 80049c0:	460b      	mov	r3, r1
 80049c2:	005b      	lsls	r3, r3, #1
 80049c4:	440b      	add	r3, r1
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	4413      	add	r3, r2
 80049ca:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 80049ce:	2200      	movs	r2, #0
 80049d0:	701a      	strb	r2, [r3, #0]
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = OPTIGA_CMD_QUEUE_NO_REQUEST;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	7f9b      	ldrb	r3, [r3, #30]
 80049da:	4619      	mov	r1, r3
 80049dc:	460b      	mov	r3, r1
 80049de:	005b      	lsls	r3, r3, #1
 80049e0:	440b      	add	r3, r1
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	4413      	add	r3, r2
 80049e6:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 80049ea:	2200      	movs	r2, #0
 80049ec:	701a      	strb	r2, [r3, #0]
    me->queue_id = 0;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	779a      	strb	r2, [r3, #30]
}
 80049f4:	bf00      	nop
 80049f6:	370c      	adds	r7, #12
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr

08004a00 <optiga_cmd_queue_scheduler>:
* 4. The arrival time must be the earliest provided
*     a. The request type is lock
*     b. If request type is session, either session is already assigned or atleast session is available for assignment
*/
_STATIC_H void optiga_cmd_queue_scheduler(void * p_optiga)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b088      	sub	sp, #32
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
    uint32_t reference_time_stamp = 0xFFFFFFFF;
 8004a08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004a0c:	61fb      	str	r3, [r7, #28]
    optiga_cmd_queue_slot_t * p_queue_entry;
    uint8_t index;
    uint8_t prefered_index = 0xFF;
 8004a0e:	23ff      	movs	r3, #255	@ 0xff
 8004a10:	76bb      	strb	r3, [r7, #26]
    uint8_t overflow_detected = FALSE;
 8004a12:	2300      	movs	r3, #0
 8004a14:	767b      	strb	r3, [r7, #25]

    optiga_context_t * p_optiga_ctx = (optiga_context_t * )p_optiga;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	617b      	str	r3, [r7, #20]

    pal_os_event_t * my_os_event = p_optiga_ctx->p_pal_os_event_ctx;
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	f8d3 3678 	ldr.w	r3, [r3, #1656]	@ 0x678
 8004a20:	613b      	str	r3, [r7, #16]


    if (((0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_REQUEST)) &&
 8004a22:	2202      	movs	r2, #2
 8004a24:	2109      	movs	r1, #9
 8004a26:	6978      	ldr	r0, [r7, #20]
 8004a28:	f7ff ff4e 	bl	80048c8 <optiga_cmd_queue_get_count_of>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d107      	bne.n	8004a42 <optiga_cmd_queue_scheduler+0x42>
         (0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_RESUME))) ||
 8004a32:	2208      	movs	r2, #8
 8004a34:	2109      	movs	r1, #9
 8004a36:	6978      	ldr	r0, [r7, #20]
 8004a38:	f7ff ff46 	bl	80048c8 <optiga_cmd_queue_get_count_of>
 8004a3c:	4603      	mov	r3, r0
    if (((0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_REQUEST)) &&
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00f      	beq.n	8004a62 <optiga_cmd_queue_scheduler+0x62>
         ((1 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE , OPTIGA_CMD_QUEUE_PROCESSING)) &&
 8004a42:	2204      	movs	r2, #4
 8004a44:	2109      	movs	r1, #9
 8004a46:	6978      	ldr	r0, [r7, #20]
 8004a48:	f7ff ff3e 	bl	80048c8 <optiga_cmd_queue_get_count_of>
 8004a4c:	4603      	mov	r3, r0
         (0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_RESUME))) ||
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d10f      	bne.n	8004a72 <optiga_cmd_queue_scheduler+0x72>
         (0 < optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_LOCK_TYPE, OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK))))
 8004a52:	2223      	movs	r2, #35	@ 0x23
 8004a54:	2108      	movs	r1, #8
 8004a56:	6978      	ldr	r0, [r7, #20]
 8004a58:	f7ff ff36 	bl	80048c8 <optiga_cmd_queue_get_count_of>
 8004a5c:	4603      	mov	r3, r0
         ((1 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE , OPTIGA_CMD_QUEUE_PROCESSING)) &&
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d007      	beq.n	8004a72 <optiga_cmd_queue_scheduler+0x72>
    {
        // call self
        pal_os_event_register_callback_oneshot(my_os_event, optiga_cmd_queue_scheduler,
 8004a62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	496d      	ldr	r1, [pc, #436]	@ (8004c20 <optiga_cmd_queue_scheduler+0x220>)
 8004a6a:	6938      	ldr	r0, [r7, #16]
 8004a6c:	f002 f9cc 	bl	8006e08 <pal_os_event_register_callback_oneshot>
        {
            pal_os_event_register_callback_oneshot( my_os_event, optiga_cmd_queue_scheduler,
                                                    p_optiga_ctx,OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
        }
    }
}
 8004a70:	e0d2      	b.n	8004c18 <optiga_cmd_queue_scheduler+0x218>
        pal_os_event_stop(my_os_event);
 8004a72:	6938      	ldr	r0, [r7, #16]
 8004a74:	f002 f9a2 	bl	8006dbc <pal_os_event_stop>
            if(overflow_detected == TRUE)
 8004a78:	7e7b      	ldrb	r3, [r7, #25]
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d105      	bne.n	8004a8a <optiga_cmd_queue_scheduler+0x8a>
                p_optiga_ctx->last_time_stamp = 0;
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f8c3 267c 	str.w	r2, [r3, #1660]	@ 0x67c
                overflow_detected = FALSE;
 8004a86:	2300      	movs	r3, #0
 8004a88:	767b      	strb	r3, [r7, #25]
            for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS; index++)
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	76fb      	strb	r3, [r7, #27]
 8004a8e:	e05b      	b.n	8004b48 <optiga_cmd_queue_scheduler+0x148>
                p_queue_entry = &(p_optiga_ctx->optiga_cmd_execution_queue[index]);
 8004a90:	7efa      	ldrb	r2, [r7, #27]
 8004a92:	4613      	mov	r3, r2
 8004a94:	005b      	lsls	r3, r3, #1
 8004a96:	4413      	add	r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	4413      	add	r3, r2
 8004aa2:	60fb      	str	r3, [r7, #12]
                if (1 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE , OPTIGA_CMD_QUEUE_RESUME))
 8004aa4:	2208      	movs	r2, #8
 8004aa6:	2109      	movs	r1, #9
 8004aa8:	6978      	ldr	r0, [r7, #20]
 8004aaa:	f7ff ff0d 	bl	80048c8 <optiga_cmd_queue_get_count_of>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d10d      	bne.n	8004ad0 <optiga_cmd_queue_scheduler+0xd0>
                    if ((OPTIGA_CMD_QUEUE_RESUME == p_queue_entry->state_of_entry) &&
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	7a5b      	ldrb	r3, [r3, #9]
 8004ab8:	2b08      	cmp	r3, #8
 8004aba:	d142      	bne.n	8004b42 <optiga_cmd_queue_scheduler+0x142>
                        (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == p_queue_entry->request_type))
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	7a1b      	ldrb	r3, [r3, #8]
                    if ((OPTIGA_CMD_QUEUE_RESUME == p_queue_entry->state_of_entry) &&
 8004ac0:	2b23      	cmp	r3, #35	@ 0x23
 8004ac2:	d13e      	bne.n	8004b42 <optiga_cmd_queue_scheduler+0x142>
                        reference_time_stamp = p_queue_entry->arrival_time;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	61fb      	str	r3, [r7, #28]
                        prefered_index = index;
 8004aca:	7efb      	ldrb	r3, [r7, #27]
 8004acc:	76bb      	strb	r3, [r7, #26]
 8004ace:	e038      	b.n	8004b42 <optiga_cmd_queue_scheduler+0x142>
                    if (p_queue_entry->state_of_entry == OPTIGA_CMD_QUEUE_REQUEST)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	7a5b      	ldrb	r3, [r3, #9]
 8004ad4:	2b02      	cmp	r3, #2
 8004ad6:	d134      	bne.n	8004b42 <optiga_cmd_queue_scheduler+0x142>
                        if (p_queue_entry->arrival_time < p_optiga_ctx->last_time_stamp)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	685a      	ldr	r2, [r3, #4]
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	f8d3 367c 	ldr.w	r3, [r3, #1660]	@ 0x67c
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d201      	bcs.n	8004aea <optiga_cmd_queue_scheduler+0xea>
                            overflow_detected = TRUE;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	767b      	strb	r3, [r7, #25]
                        if (((p_queue_entry->arrival_time <= reference_time_stamp) && (p_queue_entry->arrival_time >= p_optiga_ctx->last_time_stamp)) &&
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	69fa      	ldr	r2, [r7, #28]
 8004af0:	429a      	cmp	r2, r3
 8004af2:	d326      	bcc.n	8004b42 <optiga_cmd_queue_scheduler+0x142>
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	685a      	ldr	r2, [r3, #4]
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	f8d3 367c 	ldr.w	r3, [r3, #1660]	@ 0x67c
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d31f      	bcc.n	8004b42 <optiga_cmd_queue_scheduler+0x142>
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	7a1b      	ldrb	r3, [r3, #8]
                        if (((p_queue_entry->arrival_time <= reference_time_stamp) && (p_queue_entry->arrival_time >= p_optiga_ctx->last_time_stamp)) &&
 8004b06:	2b22      	cmp	r3, #34	@ 0x22
 8004b08:	d105      	bne.n	8004b16 <optiga_cmd_queue_scheduler+0x116>
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
 8004b0a:	6978      	ldr	r0, [r7, #20]
 8004b0c:	f7ff fe74 	bl	80047f8 <optiga_cmd_session_available>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d010      	beq.n	8004b38 <optiga_cmd_queue_scheduler+0x138>
                            ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (OPTIGA_CMD_NO_SESSION_OID != ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid)) ||
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	7a1b      	ldrb	r3, [r3, #8]
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
 8004b1a:	2b22      	cmp	r3, #34	@ 0x22
 8004b1c:	d104      	bne.n	8004b28 <optiga_cmd_queue_scheduler+0x128>
                            ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (OPTIGA_CMD_NO_SESSION_OID != ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid)) ||
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	8a9b      	ldrh	r3, [r3, #20]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d107      	bne.n	8004b38 <optiga_cmd_queue_scheduler+0x138>
                            (OPTIGA_CMD_QUEUE_REQUEST_LOCK == p_queue_entry->request_type) ||
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	7a1b      	ldrb	r3, [r3, #8]
                            ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (OPTIGA_CMD_NO_SESSION_OID != ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid)) ||
 8004b2c:	2b21      	cmp	r3, #33	@ 0x21
 8004b2e:	d003      	beq.n	8004b38 <optiga_cmd_queue_scheduler+0x138>
                            (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == p_queue_entry->request_type)))
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	7a1b      	ldrb	r3, [r3, #8]
                            (OPTIGA_CMD_QUEUE_REQUEST_LOCK == p_queue_entry->request_type) ||
 8004b34:	2b23      	cmp	r3, #35	@ 0x23
 8004b36:	d104      	bne.n	8004b42 <optiga_cmd_queue_scheduler+0x142>
                            reference_time_stamp = p_queue_entry->arrival_time;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	61fb      	str	r3, [r7, #28]
                            prefered_index = index;
 8004b3e:	7efb      	ldrb	r3, [r7, #27]
 8004b40:	76bb      	strb	r3, [r7, #26]
            for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS; index++)
 8004b42:	7efb      	ldrb	r3, [r7, #27]
 8004b44:	3301      	adds	r3, #1
 8004b46:	76fb      	strb	r3, [r7, #27]
 8004b48:	7efb      	ldrb	r3, [r7, #27]
 8004b4a:	2b05      	cmp	r3, #5
 8004b4c:	d9a0      	bls.n	8004a90 <optiga_cmd_queue_scheduler+0x90>
        } while((0xFF == prefered_index) && (TRUE == overflow_detected));
 8004b4e:	7ebb      	ldrb	r3, [r7, #26]
 8004b50:	2bff      	cmp	r3, #255	@ 0xff
 8004b52:	d102      	bne.n	8004b5a <optiga_cmd_queue_scheduler+0x15a>
 8004b54:	7e7b      	ldrb	r3, [r7, #25]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d08e      	beq.n	8004a78 <optiga_cmd_queue_scheduler+0x78>
        if (0xFF != prefered_index)
 8004b5a:	7ebb      	ldrb	r3, [r7, #26]
 8004b5c:	2bff      	cmp	r3, #255	@ 0xff
 8004b5e:	d054      	beq.n	8004c0a <optiga_cmd_queue_scheduler+0x20a>
            p_queue_entry = &(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index]);
 8004b60:	7eba      	ldrb	r2, [r7, #26]
 8004b62:	4613      	mov	r3, r2
 8004b64:	005b      	lsls	r3, r3, #1
 8004b66:	4413      	add	r3, r2
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004b6e:	697a      	ldr	r2, [r7, #20]
 8004b70:	4413      	add	r3, r2
 8004b72:	60fb      	str	r3, [r7, #12]
            if ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].request_type) &&
 8004b74:	7eba      	ldrb	r2, [r7, #26]
 8004b76:	6979      	ldr	r1, [r7, #20]
 8004b78:	4613      	mov	r3, r2
 8004b7a:	005b      	lsls	r3, r3, #1
 8004b7c:	4413      	add	r3, r2
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	440b      	add	r3, r1
 8004b82:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004b86:	781b      	ldrb	r3, [r3, #0]
 8004b88:	2b22      	cmp	r3, #34	@ 0x22
 8004b8a:	d111      	bne.n	8004bb0 <optiga_cmd_queue_scheduler+0x1b0>
                (OPTIGA_CMD_NO_SESSION_OID == ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid))
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	8a9b      	ldrh	r3, [r3, #20]
            if ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].request_type) &&
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d10c      	bne.n	8004bb0 <optiga_cmd_queue_scheduler+0x1b0>
                optiga_cmd_session_assign((optiga_cmd_t *)(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].registered_ctx));
 8004b96:	7eba      	ldrb	r2, [r7, #26]
 8004b98:	6979      	ldr	r1, [r7, #20]
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	005b      	lsls	r3, r3, #1
 8004b9e:	4413      	add	r3, r2
 8004ba0:	009b      	lsls	r3, r3, #2
 8004ba2:	440b      	add	r3, r1
 8004ba4:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4618      	mov	r0, r3
 8004bac:	f7ff fe3a 	bl	8004824 <optiga_cmd_session_assign>
            my_os_event = ((optiga_cmd_t *)(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].registered_ctx))->p_optiga->p_pal_os_event_ctx;
 8004bb0:	7eba      	ldrb	r2, [r7, #26]
 8004bb2:	6979      	ldr	r1, [r7, #20]
 8004bb4:	4613      	mov	r3, r2
 8004bb6:	005b      	lsls	r3, r3, #1
 8004bb8:	4413      	add	r3, r2
 8004bba:	009b      	lsls	r3, r3, #2
 8004bbc:	440b      	add	r3, r1
 8004bbe:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f8d3 3678 	ldr.w	r3, [r3, #1656]	@ 0x678
 8004bca:	613b      	str	r3, [r7, #16]
            pal_os_event_register_callback_oneshot(my_os_event,
 8004bcc:	7eba      	ldrb	r2, [r7, #26]
 8004bce:	6979      	ldr	r1, [r7, #20]
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	005b      	lsls	r3, r3, #1
 8004bd4:	4413      	add	r3, r2
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	440b      	add	r3, r1
 8004bda:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	2332      	movs	r3, #50	@ 0x32
 8004be2:	4910      	ldr	r1, [pc, #64]	@ (8004c24 <optiga_cmd_queue_scheduler+0x224>)
 8004be4:	6938      	ldr	r0, [r7, #16]
 8004be6:	f002 f90f 	bl	8006e08 <pal_os_event_register_callback_oneshot>
            p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].state_of_entry = OPTIGA_CMD_QUEUE_PROCESSING;
 8004bea:	7eba      	ldrb	r2, [r7, #26]
 8004bec:	6979      	ldr	r1, [r7, #20]
 8004bee:	4613      	mov	r3, r2
 8004bf0:	005b      	lsls	r3, r3, #1
 8004bf2:	4413      	add	r3, r2
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	440b      	add	r3, r1
 8004bf8:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004bfc:	2204      	movs	r2, #4
 8004bfe:	701a      	strb	r2, [r3, #0]
            p_optiga_ctx->last_time_stamp = reference_time_stamp;
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	69fa      	ldr	r2, [r7, #28]
 8004c04:	f8c3 267c 	str.w	r2, [r3, #1660]	@ 0x67c
}
 8004c08:	e006      	b.n	8004c18 <optiga_cmd_queue_scheduler+0x218>
            pal_os_event_register_callback_oneshot( my_os_event, optiga_cmd_queue_scheduler,
 8004c0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004c0e:	697a      	ldr	r2, [r7, #20]
 8004c10:	4903      	ldr	r1, [pc, #12]	@ (8004c20 <optiga_cmd_queue_scheduler+0x220>)
 8004c12:	6938      	ldr	r0, [r7, #16]
 8004c14:	f002 f8f8 	bl	8006e08 <pal_os_event_register_callback_oneshot>
}
 8004c18:	bf00      	nop
 8004c1a:	3720      	adds	r7, #32
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	08004a01 	.word	0x08004a01
 8004c24:	08004793 	.word	0x08004793

08004c28 <optiga_cmd_queue_update_slot>:

/*
* Updates a execution queue slot
*/
_STATIC_H void optiga_cmd_queue_update_slot(optiga_cmd_t * me, uint8_t request_type)
{
 8004c28:	b5b0      	push	{r4, r5, r7, lr}
 8004c2a:	b082      	sub	sp, #8
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	460b      	mov	r3, r1
 8004c32:	70fb      	strb	r3, [r7, #3]
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	7f9b      	ldrb	r3, [r3, #30]
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	460b      	mov	r3, r1
 8004c40:	005b      	lsls	r3, r3, #1
 8004c42:	440b      	add	r3, r1
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	4413      	add	r3, r2
 8004c48:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004c4c:	781b      	ldrb	r3, [r3, #0]
 8004c4e:	2b23      	cmp	r3, #35	@ 0x23
 8004c50:	d111      	bne.n	8004c76 <optiga_cmd_queue_update_slot+0x4e>
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	7f9b      	ldrb	r3, [r3, #30]
 8004c5a:	4619      	mov	r1, r3
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	005b      	lsls	r3, r3, #1
 8004c60:	440b      	add	r3, r1
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	4413      	add	r3, r2
 8004c66:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004c6a:	781b      	ldrb	r3, [r3, #0]
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
 8004c6c:	2b23      	cmp	r3, #35	@ 0x23
 8004c6e:	d112      	bne.n	8004c96 <optiga_cmd_queue_update_slot+0x6e>
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 8004c70:	78fb      	ldrb	r3, [r7, #3]
 8004c72:	2b23      	cmp	r3, #35	@ 0x23
 8004c74:	d00f      	beq.n	8004c96 <optiga_cmd_queue_update_slot+0x6e>
       (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != request_type)))
    {
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681c      	ldr	r4, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	7f9b      	ldrb	r3, [r3, #30]
 8004c7e:	461d      	mov	r5, r3
 8004c80:	f002 f97e 	bl	8006f80 <pal_os_timer_get_time_in_microseconds>
 8004c84:	4602      	mov	r2, r0
 8004c86:	462b      	mov	r3, r5
 8004c88:	005b      	lsls	r3, r3, #1
 8004c8a:	442b      	add	r3, r5
 8004c8c:	009b      	lsls	r3, r3, #2
 8004c8e:	4423      	add	r3, r4
 8004c90:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 8004c94:	601a      	str	r2, [r3, #0]
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	7f9b      	ldrb	r3, [r3, #30]
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	005b      	lsls	r3, r3, #1
 8004ca4:	440b      	add	r3, r1
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	4413      	add	r3, r2
 8004caa:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	601a      	str	r2, [r3, #0]
    // set the state of slot to Requested state
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	7f9b      	ldrb	r3, [r3, #30]
 8004cba:	4619      	mov	r1, r3
 8004cbc:	460b      	mov	r3, r1
 8004cbe:	005b      	lsls	r3, r3, #1
 8004cc0:	440b      	add	r3, r1
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	4413      	add	r3, r2
 8004cc6:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	2b23      	cmp	r3, #35	@ 0x23
 8004cce:	d111      	bne.n	8004cf4 <optiga_cmd_queue_update_slot+0xcc>
 8004cd0:	78fb      	ldrb	r3, [r7, #3]
 8004cd2:	2b23      	cmp	r3, #35	@ 0x23
 8004cd4:	d10e      	bne.n	8004cf4 <optiga_cmd_queue_update_slot+0xcc>
        (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == request_type))
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_RESUME;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	7f9b      	ldrb	r3, [r3, #30]
 8004cde:	4619      	mov	r1, r3
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	005b      	lsls	r3, r3, #1
 8004ce4:	440b      	add	r3, r1
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	4413      	add	r3, r2
 8004cea:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004cee:	2208      	movs	r2, #8
 8004cf0:	701a      	strb	r2, [r3, #0]
 8004cf2:	e00d      	b.n	8004d10 <optiga_cmd_queue_update_slot+0xe8>
    }
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	7f9b      	ldrb	r3, [r3, #30]
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	460b      	mov	r3, r1
 8004d00:	005b      	lsls	r3, r3, #1
 8004d02:	440b      	add	r3, r1
 8004d04:	009b      	lsls	r3, r3, #2
 8004d06:	4413      	add	r3, r2
 8004d08:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004d0c:	2202      	movs	r2, #2
 8004d0e:	701a      	strb	r2, [r3, #0]
    }
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = request_type;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	7f9b      	ldrb	r3, [r3, #30]
 8004d18:	4619      	mov	r1, r3
 8004d1a:	460b      	mov	r3, r1
 8004d1c:	005b      	lsls	r3, r3, #1
 8004d1e:	440b      	add	r3, r1
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	4413      	add	r3, r2
 8004d24:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004d28:	78fa      	ldrb	r2, [r7, #3]
 8004d2a:	701a      	strb	r2, [r3, #0]
}
 8004d2c:	bf00      	nop
 8004d2e:	3708      	adds	r7, #8
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bdb0      	pop	{r4, r5, r7, pc}

08004d34 <optiga_cmd_queue_reset_slot>:

/*
* Resets a execution slot
*/
_STATIC_H void optiga_cmd_queue_reset_slot(const optiga_cmd_t * me)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	7f9b      	ldrb	r3, [r3, #30]
 8004d44:	4619      	mov	r1, r3
 8004d46:	460b      	mov	r3, r1
 8004d48:	005b      	lsls	r3, r3, #1
 8004d4a:	440b      	add	r3, r1
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	4413      	add	r3, r2
 8004d50:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 8004d54:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004d58:	601a      	str	r2, [r3, #0]
    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = NULL;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	7f9b      	ldrb	r3, [r3, #30]
 8004d62:	4619      	mov	r1, r3
 8004d64:	460b      	mov	r3, r1
 8004d66:	005b      	lsls	r3, r3, #1
 8004d68:	440b      	add	r3, r1
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	4413      	add	r3, r2
 8004d6e:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004d72:	2200      	movs	r2, #0
 8004d74:	601a      	str	r2, [r3, #0]
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	7f9b      	ldrb	r3, [r3, #30]
 8004d7e:	4619      	mov	r1, r3
 8004d80:	460b      	mov	r3, r1
 8004d82:	005b      	lsls	r3, r3, #1
 8004d84:	440b      	add	r3, r1
 8004d86:	009b      	lsls	r3, r3, #2
 8004d88:	4413      	add	r3, r2
 8004d8a:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004d8e:	2200      	movs	r2, #0
 8004d90:	701a      	strb	r2, [r3, #0]
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	7f9b      	ldrb	r3, [r3, #30]
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	460b      	mov	r3, r1
 8004d9e:	005b      	lsls	r3, r3, #1
 8004da0:	440b      	add	r3, r1
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	4413      	add	r3, r2
 8004da6:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004daa:	2201      	movs	r2, #1
 8004dac:	701a      	strb	r2, [r3, #0]
    // start the event scheduler
    pal_os_event_start(me->p_optiga->p_pal_os_event_ctx, optiga_cmd_queue_scheduler, me->p_optiga);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	461a      	mov	r2, r3
 8004dbc:	4903      	ldr	r1, [pc, #12]	@ (8004dcc <optiga_cmd_queue_reset_slot+0x98>)
 8004dbe:	f001 ffe5 	bl	8006d8c <pal_os_event_start>
}
 8004dc2:	bf00      	nop
 8004dc4:	3708      	adds	r7, #8
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	08004a01 	.word	0x08004a01

08004dd0 <optiga_cmd_release_strict_lock>:

/*
* Release the strict lock associated with instance
*/
_STATIC_H void optiga_cmd_release_strict_lock(const optiga_cmd_t * me)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b083      	sub	sp, #12
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	7f9b      	ldrb	r3, [r3, #30]
 8004de0:	4619      	mov	r1, r3
 8004de2:	460b      	mov	r3, r1
 8004de4:	005b      	lsls	r3, r3, #1
 8004de6:	440b      	add	r3, r1
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	4413      	add	r3, r2
 8004dec:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004df0:	2201      	movs	r2, #1
 8004df2:	701a      	strb	r2, [r3, #0]
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = OPTIGA_CMD_QUEUE_NO_REQUEST;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	7f9b      	ldrb	r3, [r3, #30]
 8004dfc:	4619      	mov	r1, r3
 8004dfe:	460b      	mov	r3, r1
 8004e00:	005b      	lsls	r3, r3, #1
 8004e02:	440b      	add	r3, r1
 8004e04:	009b      	lsls	r3, r3, #2
 8004e06:	4413      	add	r3, r2
 8004e08:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	701a      	strb	r2, [r3, #0]
}
 8004e10:	bf00      	nop
 8004e12:	370c      	adds	r7, #12
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <optiga_cmd_request_session>:

optiga_lib_status_t optiga_cmd_request_session(optiga_cmd_t * me)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b082      	sub	sp, #8
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
    optiga_cmd_queue_update_slot(me , OPTIGA_CMD_QUEUE_REQUEST_SESSION);
 8004e24:	2122      	movs	r1, #34	@ 0x22
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f7ff fefe 	bl	8004c28 <optiga_cmd_queue_update_slot>
    return (OPTIGA_CMD_SUCCESS);
 8004e2c:	2300      	movs	r3, #0
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3708      	adds	r7, #8
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}

08004e36 <optiga_cmd_release_session>:

optiga_lib_status_t optiga_cmd_release_session(optiga_cmd_t * me)
{
 8004e36:	b580      	push	{r7, lr}
 8004e38:	b082      	sub	sp, #8
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	6078      	str	r0, [r7, #4]
    optiga_cmd_session_free(me);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f7ff fd22 	bl	8004888 <optiga_cmd_session_free>
    return (OPTIGA_CMD_SUCCESS);
 8004e44:	2300      	movs	r3, #0
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3708      	adds	r7, #8
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}

08004e4e <optiga_cmd_request_lock>:

optiga_lib_status_t optiga_cmd_request_lock(optiga_cmd_t * me, uint8_t lock_type)
{
 8004e4e:	b580      	push	{r7, lr}
 8004e50:	b082      	sub	sp, #8
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	6078      	str	r0, [r7, #4]
 8004e56:	460b      	mov	r3, r1
 8004e58:	70fb      	strb	r3, [r7, #3]
    optiga_cmd_queue_update_slot(me , lock_type);
 8004e5a:	78fb      	ldrb	r3, [r7, #3]
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f7ff fee2 	bl	8004c28 <optiga_cmd_queue_update_slot>
    return (OPTIGA_CMD_SUCCESS);
 8004e64:	2300      	movs	r3, #0
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3708      	adds	r7, #8
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}

08004e6e <optiga_cmd_release_lock>:

optiga_lib_status_t optiga_cmd_release_lock(const optiga_cmd_t * me)
{
 8004e6e:	b580      	push	{r7, lr}
 8004e70:	b082      	sub	sp, #8
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
    optiga_cmd_queue_reset_slot(me);
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f7ff ff5c 	bl	8004d34 <optiga_cmd_queue_reset_slot>
    return (OPTIGA_CMD_SUCCESS);
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3708      	adds	r7, #8
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}

08004e86 <optiga_cmd_restore_context>:

_STATIC_H optiga_lib_status_t optiga_cmd_restore_context(const optiga_cmd_t * me)
{
 8004e86:	b580      	push	{r7, lr}
 8004e88:	b084      	sub	sp, #16
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
#define OPTIGA_CMD_OF_CONTEXT_HANDLE_4TH_BYTE         (0x04)
    uint16_t context_handle_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8004e8e:	f240 2302 	movw	r3, #514	@ 0x202
 8004e92:	81fb      	strh	r3, [r7, #14]
    do
    {
        if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d011      	beq.n	8004ec0 <optiga_cmd_restore_context+0x3a>
        {
            context_handle_length = sizeof(me->p_optiga->optiga_context_handle_buffer);
 8004e9c:	2308      	movs	r3, #8
 8004e9e:	81bb      	strh	r3, [r7, #12]
            //Reading context handle secret from datastore
            return_status = pal_os_datastore_read(me->optiga_context_datastore_id,
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	8c58      	ldrh	r0, [r3, #34]	@ 0x22
                                                  me->p_optiga->optiga_context_handle_buffer,
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
            return_status = pal_os_datastore_read(me->optiga_context_datastore_id,
 8004eac:	f107 020c 	add.w	r2, r7, #12
 8004eb0:	4619      	mov	r1, r3
 8004eb2:	f001 fee3 	bl	8006c7c <pal_os_datastore_read>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	81fb      	strh	r3, [r7, #14]
                                                  &context_handle_length);
            if (PAL_STATUS_SUCCESS != return_status)
 8004eba:	89fb      	ldrh	r3, [r7, #14]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d11a      	bne.n	8004ef6 <optiga_cmd_restore_context+0x70>
            {
                break;
            }
        }
        // Check for valid context value
        if (0 == optiga_common_get_uint32(me->p_optiga->optiga_context_handle_buffer) &&
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f001 fb6c 	bl	80065a6 <optiga_common_get_uint32>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d10d      	bne.n	8004ef0 <optiga_cmd_restore_context+0x6a>
            0 == optiga_common_get_uint32(&me->p_optiga->optiga_context_handle_buffer[OPTIGA_CMD_OF_CONTEXT_HANDLE_4TH_BYTE]))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f203 6384 	addw	r3, r3, #1668	@ 0x684
 8004edc:	4618      	mov	r0, r3
 8004ede:	f001 fb62 	bl	80065a6 <optiga_common_get_uint32>
 8004ee2:	4603      	mov	r3, r0
        if (0 == optiga_common_get_uint32(me->p_optiga->optiga_context_handle_buffer) &&
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d103      	bne.n	8004ef0 <optiga_cmd_restore_context+0x6a>
        {
            return_status = OPTIGA_CMD_ERROR;
 8004ee8:	f240 2302 	movw	r3, #514	@ 0x202
 8004eec:	81fb      	strh	r3, [r7, #14]
            break;
 8004eee:	e003      	b.n	8004ef8 <optiga_cmd_restore_context+0x72>
        }

        return_status = OPTIGA_LIB_SUCCESS;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	81fb      	strh	r3, [r7, #14]
 8004ef4:	e000      	b.n	8004ef8 <optiga_cmd_restore_context+0x72>
                break;
 8004ef6:	bf00      	nop
    } while (FALSE);
#undef OPTIGA_CMD_OFFSET_OF_NEXT_BYTE
    return (return_status);
 8004ef8:	89fb      	ldrh	r3, [r7, #14]
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3710      	adds	r7, #16
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}

08004f02 <optiga_cmd_clear_app_ctx>:
    return (return_status);
}

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
_STATIC_H void optiga_cmd_clear_app_ctx(void * p_ctx)
{
 8004f02:	b580      	push	{r7, lr}
 8004f04:	b084      	sub	sp, #16
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
    optiga_cmd_t * me = (optiga_cmd_t *)p_ctx;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	60fb      	str	r3, [r7, #12]
    /*In the case of hibernate if any low level error occurs while performing
      close application this section clears the saved application context.*/
    if ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param) &&
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	7e5b      	ldrb	r3, [r3, #25]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d029      	beq.n	8004f6a <optiga_cmd_clear_app_ctx+0x68>
        (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation))
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	7f1b      	ldrb	r3, [r3, #28]
    if ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param) &&
 8004f1a:	2b22      	cmp	r3, #34	@ 0x22
 8004f1c:	d125      	bne.n	8004f6a <optiga_cmd_clear_app_ctx+0x68>
    {
        pal_os_memset(me->p_optiga->optiga_context_handle_buffer,0,
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 8004f26:	2208      	movs	r2, #8
 8004f28:	2100      	movs	r1, #0
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f002 f810 	bl	8006f50 <pal_os_memset>
                        sizeof(me->p_optiga->optiga_context_handle_buffer));
        if ((OPTIGA_HIBERNATE_CONTEXT_ID == me->optiga_context_datastore_id) &&
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8004f34:	2b33      	cmp	r3, #51	@ 0x33
 8004f36:	d118      	bne.n	8004f6a <optiga_cmd_clear_app_ctx+0x68>
            (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id))
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
        if ((OPTIGA_HIBERNATE_CONTEXT_ID == me->optiga_context_datastore_id) &&
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d014      	beq.n	8004f6a <optiga_cmd_clear_app_ctx+0x68>
        {
            //Clearing context handle secret from datastore
            me->exit_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	8c58      	ldrh	r0, [r3, #34]	@ 0x22
                                                     me->p_optiga->optiga_context_handle_buffer,
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
            me->exit_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 8004f4c:	2208      	movs	r2, #8
 8004f4e:	4619      	mov	r1, r3
 8004f50:	f001 fe16 	bl	8006b80 <pal_os_datastore_write>
 8004f54:	4603      	mov	r3, r0
 8004f56:	461a      	mov	r2, r3
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	841a      	strh	r2, [r3, #32]
                                                     sizeof(me->p_optiga->optiga_context_handle_buffer));
            if (PAL_STATUS_SUCCESS != me->exit_status)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	8c1b      	ldrh	r3, [r3, #32]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d002      	beq.n	8004f6a <optiga_cmd_clear_app_ctx+0x68>
            {
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2204      	movs	r2, #4
 8004f68:	759a      	strb	r2, [r3, #22]
            }
        }
    }
}
 8004f6a:	bf00      	nop
 8004f6c:	3710      	adds	r7, #16
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}
	...

08004f74 <optiga_cmd_execute_comms_open>:
#endif

_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b082      	sub	sp, #8
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]
    do
    {
        *exit_loop = TRUE;
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	2201      	movs	r2, #1
 8004f82:	701a      	strb	r2, [r3, #0]
        switch (me->cmd_sub_execution_state)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	7ddb      	ldrb	r3, [r3, #23]
 8004f88:	2b02      	cmp	r3, #2
 8004f8a:	d05f      	beq.n	800504c <optiga_cmd_execute_comms_open+0xd8>
 8004f8c:	2b02      	cmp	r3, #2
 8004f8e:	dc6d      	bgt.n	800506c <optiga_cmd_execute_comms_open+0xf8>
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d002      	beq.n	8004f9a <optiga_cmd_execute_comms_open+0x26>
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d01b      	beq.n	8004fd0 <optiga_cmd_execute_comms_open+0x5c>
 8004f98:	e068      	b.n	800506c <optiga_cmd_execute_comms_open+0xf8>
        {
            case OPTIGA_CMD_EXEC_COMMS_OPEN_ACQUIRE_LOCK:
            {

                // add to queue and exit
                me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_LOCK);
 8004f9a:	2121      	movs	r1, #33	@ 0x21
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f7ff ff56 	bl	8004e4e <optiga_cmd_request_lock>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	841a      	strh	r2, [r3, #32]
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	8c1b      	ldrh	r3, [r3, #32]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d00a      	beq.n	8004fc8 <optiga_cmd_execute_comms_open+0x54>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2204      	movs	r2, #4
 8004fb6:	759a      	strb	r2, [r3, #22]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f240 2202 	movw	r2, #514	@ 0x202
 8004fbe:	841a      	strh	r2, [r3, #32]
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	701a      	strb	r2, [r3, #0]
                    break;
 8004fc6:	e05c      	b.n	8005082 <optiga_cmd_execute_comms_open+0x10e>
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_OPEN_START;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	75da      	strb	r2, [r3, #23]
                break;
 8004fce:	e058      	b.n	8005082 <optiga_cmd_execute_comms_open+0x10e>
            }
            case OPTIGA_CMD_EXEC_COMMS_OPEN_START:
            {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                me->p_optiga->p_optiga_comms->protection_level =  me->protection_level;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	7e92      	ldrb	r2, [r2, #26]
 8004fda:	749a      	strb	r2, [r3, #18]
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	687a      	ldr	r2, [r7, #4]
 8004fe4:	7ed2      	ldrb	r2, [r2, #27]
 8004fe6:	74da      	strb	r2, [r3, #19]
                me->p_optiga->p_optiga_comms->manage_context_operation = me->manage_context_operation;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	7f12      	ldrb	r2, [r2, #28]
 8004ff2:	751a      	strb	r2, [r3, #20]
                me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f8d2 2678 	ldr.w	r2, [r2, #1656]	@ 0x678
 8005002:	601a      	str	r2, [r3, #0]
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION

                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	6879      	ldr	r1, [r7, #4]
 800500c:	4618      	mov	r0, r3
 800500e:	f001 f85c 	bl	80060ca <optiga_comms_set_callback_context>
                me->exit_status = optiga_comms_open(me->p_optiga->p_optiga_comms);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4618      	mov	r0, r3
 800501a:	f001 f865 	bl	80060e8 <optiga_comms_open>
 800501e:	4603      	mov	r3, r0
 8005020:	461a      	mov	r2, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	841a      	strh	r2, [r3, #32]

                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	8c1b      	ldrh	r3, [r3, #32]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00a      	beq.n	8005044 <optiga_cmd_execute_comms_open+0xd0>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2204      	movs	r2, #4
 8005032:	759a      	strb	r2, [r3, #22]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f240 2202 	movw	r2, #514	@ 0x202
 800503a:	841a      	strh	r2, [r3, #32]
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	2200      	movs	r2, #0
 8005040:	701a      	strb	r2, [r3, #0]
                    break;
 8005042:	e01e      	b.n	8005082 <optiga_cmd_execute_comms_open+0x10e>
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_OPEN_DONE;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2202      	movs	r2, #2
 8005048:	75da      	strb	r2, [r3, #23]
                break;
 800504a:	e01a      	b.n	8005082 <optiga_cmd_execute_comms_open+0x10e>
            }
            case OPTIGA_CMD_EXEC_COMMS_OPEN_DONE:
            {
                pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8005054:	2332      	movs	r3, #50	@ 0x32
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	4910      	ldr	r1, [pc, #64]	@ (800509c <optiga_cmd_execute_comms_open+0x128>)
 800505a:	f001 fed5 	bl	8006e08 <pal_os_event_register_callback_oneshot>
                                                       (register_callback)optiga_cmd_event_trigger_execute,
                                                       me, OPTIGA_CMD_SCHEDULER_RUNNING_TIME_MS);
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2202      	movs	r2, #2
 8005062:	759a      	strb	r2, [r3, #22]
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2209      	movs	r2, #9
 8005068:	75da      	strb	r2, [r3, #23]
                break;
 800506a:	e00a      	b.n	8005082 <optiga_cmd_execute_comms_open+0x10e>
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2204      	movs	r2, #4
 8005070:	759a      	strb	r2, [r3, #22]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f240 2202 	movw	r2, #514	@ 0x202
 8005078:	841a      	strh	r2, [r3, #32]
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	2200      	movs	r2, #0
 800507e:	701a      	strb	r2, [r3, #0]
            break;
 8005080:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }

    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_COMMS_OPEN == me->cmd_next_execution_state));
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	781b      	ldrb	r3, [r3, #0]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d104      	bne.n	8005094 <optiga_cmd_execute_comms_open+0x120>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	7d9b      	ldrb	r3, [r3, #22]
 800508e:	2b00      	cmp	r3, #0
 8005090:	f43f af75 	beq.w	8004f7e <optiga_cmd_execute_comms_open+0xa>
}
 8005094:	bf00      	nop
 8005096:	3708      	adds	r7, #8
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}
 800509c:	08004793 	.word	0x08004793

080050a0 <optiga_cmd_execute_comms_close>:

_STATIC_H void optiga_cmd_execute_comms_close(optiga_cmd_t * me, uint8_t * exit_loop)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b082      	sub	sp, #8
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	6039      	str	r1, [r7, #0]
    do
    {
        *exit_loop = TRUE;
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	2201      	movs	r2, #1
 80050ae:	701a      	strb	r2, [r3, #0]
        switch (me->cmd_sub_execution_state)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	7ddb      	ldrb	r3, [r3, #23]
 80050b4:	2b03      	cmp	r3, #3
 80050b6:	d002      	beq.n	80050be <optiga_cmd_execute_comms_close+0x1e>
 80050b8:	2b04      	cmp	r3, #4
 80050ba:	d068      	beq.n	800518e <optiga_cmd_execute_comms_close+0xee>
 80050bc:	e07a      	b.n	80051b4 <optiga_cmd_execute_comms_close+0x114>
            case OPTIGA_CMD_EXEC_COMMS_CLOSE_START:
            {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // In case PRL is enabled and save context is not invoked or is PRL is not enabled,
                //change state to OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE, since it synchronous in nature
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE != me->manage_context_operation)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	7f1b      	ldrb	r3, [r3, #28]
 80050c2:	2b22      	cmp	r3, #34	@ 0x22
 80050c4:	d002      	beq.n	80050cc <optiga_cmd_execute_comms_close+0x2c>
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2204      	movs	r2, #4
 80050ca:	75da      	strb	r2, [r3, #23]
                }
                me->p_optiga->p_optiga_comms->protection_level =  me->protection_level;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	7e92      	ldrb	r2, [r2, #26]
 80050d6:	749a      	strb	r2, [r3, #18]
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	687a      	ldr	r2, [r7, #4]
 80050e0:	7ed2      	ldrb	r2, [r2, #27]
 80050e2:	74da      	strb	r2, [r3, #19]
                if (0 != me->p_optiga->protection_level_state)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f893 3688 	ldrb.w	r3, [r3, #1672]	@ 0x688
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d006      	beq.n	80050fe <optiga_cmd_execute_comms_close+0x5e>
                {
                    me->p_optiga->p_optiga_comms->manage_context_operation = me->manage_context_operation;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	7f12      	ldrb	r2, [r2, #28]
 80050fa:	751a      	strb	r2, [r3, #20]
 80050fc:	e004      	b.n	8005108 <optiga_cmd_execute_comms_close+0x68>
                }
                else
                {
                    me->p_optiga->p_optiga_comms->manage_context_operation = OPTIGA_COMMS_SESSION_CONTEXT_NONE;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2233      	movs	r2, #51	@ 0x33
 8005106:	751a      	strb	r2, [r3, #20]
                }
                me->p_optiga->protection_level_state = 0;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 2688 	strb.w	r2, [r3, #1672]	@ 0x688
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2204      	movs	r2, #4
 8005116:	75da      	strb	r2, [r3, #23]

                me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f8d2 2678 	ldr.w	r2, [r2, #1656]	@ 0x678
 8005126:	601a      	str	r2, [r3, #0]

                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	6879      	ldr	r1, [r7, #4]
 8005130:	4618      	mov	r0, r3
 8005132:	f000 ffca 	bl	80060ca <optiga_comms_set_callback_context>
                me->exit_status = optiga_comms_close(me->p_optiga->p_optiga_comms);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4618      	mov	r0, r3
 800513e:	f001 f851 	bl	80061e4 <optiga_comms_close>
 8005142:	4603      	mov	r3, r0
 8005144:	461a      	mov	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	841a      	strh	r2, [r3, #32]

                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	8c1b      	ldrh	r3, [r3, #32]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00a      	beq.n	8005168 <optiga_cmd_execute_comms_close+0xc8>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2204      	movs	r2, #4
 8005156:	759a      	strb	r2, [r3, #22]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f240 2202 	movw	r2, #514	@ 0x202
 800515e:	841a      	strh	r2, [r3, #32]
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	2200      	movs	r2, #0
 8005164:	701a      	strb	r2, [r3, #0]
                    break;
 8005166:	e031      	b.n	80051cc <optiga_cmd_execute_comms_close+0x12c>
                }

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // In case PRL is enabled and save context is requested,
                //change state to OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE, since it asynchronous in nature
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	7f1b      	ldrb	r3, [r3, #28]
 800516c:	2b22      	cmp	r3, #34	@ 0x22
 800516e:	d106      	bne.n	800517e <optiga_cmd_execute_comms_close+0xde>
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2204      	movs	r2, #4
 8005174:	75da      	strb	r2, [r3, #23]
                    *exit_loop = TRUE;
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	2201      	movs	r2, #1
 800517a:	701a      	strb	r2, [r3, #0]
                    me->exit_status = optiga_cmd_release_lock(me);
                }
#else
                me->exit_status = optiga_cmd_release_lock(me);
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                break;
 800517c:	e026      	b.n	80051cc <optiga_cmd_execute_comms_close+0x12c>
                    me->exit_status = optiga_cmd_release_lock(me);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f7ff fe75 	bl	8004e6e <optiga_cmd_release_lock>
 8005184:	4603      	mov	r3, r0
 8005186:	461a      	mov	r2, r3
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	841a      	strh	r2, [r3, #32]
                break;
 800518c:	e01e      	b.n	80051cc <optiga_cmd_execute_comms_close+0x12c>
            }
            case OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE:
            {
                me->handler(me->caller_context, OPTIGA_LIB_SUCCESS);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	691b      	ldr	r3, [r3, #16]
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	68d2      	ldr	r2, [r2, #12]
 8005196:	2100      	movs	r1, #0
 8005198:	4610      	mov	r0, r2
 800519a:	4798      	blx	r3
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // For asynchronous behavior, change state to release the lock
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	7f1b      	ldrb	r3, [r3, #28]
 80051a0:	2b22      	cmp	r3, #34	@ 0x22
 80051a2:	d112      	bne.n	80051ca <optiga_cmd_execute_comms_close+0x12a>
                {
                    me->exit_status = optiga_cmd_release_lock(me);
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	f7ff fe62 	bl	8004e6e <optiga_cmd_release_lock>
 80051aa:	4603      	mov	r3, r0
 80051ac:	461a      	mov	r2, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	841a      	strh	r2, [r3, #32]
                }
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                break;
 80051b2:	e00a      	b.n	80051ca <optiga_cmd_execute_comms_close+0x12a>
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2204      	movs	r2, #4
 80051b8:	759a      	strb	r2, [r3, #22]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f240 2202 	movw	r2, #514	@ 0x202
 80051c0:	841a      	strh	r2, [r3, #32]
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	2200      	movs	r2, #0
 80051c6:	701a      	strb	r2, [r3, #0]
            break;
 80051c8:	e000      	b.n	80051cc <optiga_cmd_execute_comms_close+0x12c>
                break;
 80051ca:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_COMMS_CLOSE == me->cmd_next_execution_state));
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	781b      	ldrb	r3, [r3, #0]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d104      	bne.n	80051de <optiga_cmd_execute_comms_close+0x13e>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	7d9b      	ldrb	r3, [r3, #22]
 80051d8:	2b01      	cmp	r3, #1
 80051da:	f43f af66 	beq.w	80050aa <optiga_cmd_execute_comms_close+0xa>
}
 80051de:	bf00      	nop
 80051e0:	3708      	adds	r7, #8
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
	...

080051e8 <optiga_cmd_execute_prepare_command>:

_STATIC_H void optiga_cmd_execute_prepare_command(optiga_cmd_t * me, uint8_t * exit_loop)
{
 80051e8:	b590      	push	{r4, r7, lr}
 80051ea:	b087      	sub	sp, #28
 80051ec:	af02      	add	r7, sp, #8
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
    optiga_cmd_handler_t optiga_cmd_handler = me->cmd_hdlrs;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	60fb      	str	r3, [r7, #12]
    do
    {
        switch (me->cmd_sub_execution_state)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	7ddb      	ldrb	r3, [r3, #23]
 80051fc:	3b05      	subs	r3, #5
 80051fe:	2b04      	cmp	r3, #4
 8005200:	f200 80d6 	bhi.w	80053b0 <optiga_cmd_execute_prepare_command+0x1c8>
 8005204:	a201      	add	r2, pc, #4	@ (adr r2, 800520c <optiga_cmd_execute_prepare_command+0x24>)
 8005206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800520a:	bf00      	nop
 800520c:	08005221 	.word	0x08005221
 8005210:	08005221 	.word	0x08005221
 8005214:	08005275 	.word	0x08005275
 8005218:	08005289 	.word	0x08005289
 800521c:	080052c5 	.word	0x080052c5
        {
            case OPTIGA_CMD_EXEC_REQUEST_LOCK:
            case OPTIGA_CMD_EXEC_REQUEST_SESSION:
            {
                *exit_loop = TRUE;
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	2201      	movs	r2, #1
 8005224:	701a      	strb	r2, [r3, #0]
                if (me->cmd_sub_execution_state == OPTIGA_CMD_EXEC_REQUEST_SESSION)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	7ddb      	ldrb	r3, [r3, #23]
 800522a:	2b05      	cmp	r3, #5
 800522c:	d107      	bne.n	800523e <optiga_cmd_execute_prepare_command+0x56>
                {
                    me->exit_status = optiga_cmd_request_session(me);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f7ff fdf4 	bl	8004e1c <optiga_cmd_request_session>
 8005234:	4603      	mov	r3, r0
 8005236:	461a      	mov	r2, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	841a      	strh	r2, [r3, #32]
 800523c:	e007      	b.n	800524e <optiga_cmd_execute_prepare_command+0x66>
                }
                else
                {
                    me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_LOCK);
 800523e:	2121      	movs	r1, #33	@ 0x21
 8005240:	6878      	ldr	r0, [r7, #4]
 8005242:	f7ff fe04 	bl	8004e4e <optiga_cmd_request_lock>
 8005246:	4603      	mov	r3, r0
 8005248:	461a      	mov	r2, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	841a      	strh	r2, [r3, #32]
                }
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	8c1b      	ldrh	r3, [r3, #32]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00a      	beq.n	800526c <optiga_cmd_execute_prepare_command+0x84>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2204      	movs	r2, #4
 800525a:	759a      	strb	r2, [r3, #22]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	f240 2202 	movw	r2, #514	@ 0x202
 8005262:	841a      	strh	r2, [r3, #32]
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	2200      	movs	r2, #0
 8005268:	701a      	strb	r2, [r3, #0]
                    break;
 800526a:	e0ac      	b.n	80053c6 <optiga_cmd_execute_prepare_command+0x1de>
                }

                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2209      	movs	r2, #9
 8005270:	75da      	strb	r2, [r3, #23]
                break;
 8005272:	e0a8      	b.n	80053c6 <optiga_cmd_execute_prepare_command+0x1de>
            }
            case OPTIGA_CMD_EXEC_RESET_STRICT_LOCK:
            {
                optiga_cmd_release_strict_lock(me);
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	f7ff fdab 	bl	8004dd0 <optiga_cmd_release_strict_lock>
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_REQUEST_STRICT_LOCK;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2208      	movs	r2, #8
 800527e:	75da      	strb	r2, [r3, #23]
                *exit_loop = FALSE;
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	2200      	movs	r2, #0
 8005284:	701a      	strb	r2, [r3, #0]
                break;
 8005286:	e09e      	b.n	80053c6 <optiga_cmd_execute_prepare_command+0x1de>
            }
            case OPTIGA_CMD_EXEC_REQUEST_STRICT_LOCK:
            {
                me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK);
 8005288:	2123      	movs	r1, #35	@ 0x23
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f7ff fddf 	bl	8004e4e <optiga_cmd_request_lock>
 8005290:	4603      	mov	r3, r0
 8005292:	461a      	mov	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	841a      	strh	r2, [r3, #32]
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	8c1b      	ldrh	r3, [r3, #32]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d00a      	beq.n	80052b6 <optiga_cmd_execute_prepare_command+0xce>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2204      	movs	r2, #4
 80052a4:	759a      	strb	r2, [r3, #22]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f240 2202 	movw	r2, #514	@ 0x202
 80052ac:	841a      	strh	r2, [r3, #32]
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	2200      	movs	r2, #0
 80052b2:	701a      	strb	r2, [r3, #0]
                    break;
 80052b4:	e087      	b.n	80053c6 <optiga_cmd_execute_prepare_command+0x1de>
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2209      	movs	r2, #9
 80052ba:	75da      	strb	r2, [r3, #23]
                *exit_loop = TRUE;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	2201      	movs	r2, #1
 80052c0:	701a      	strb	r2, [r3, #0]
                break;
 80052c2:	e080      	b.n	80053c6 <optiga_cmd_execute_prepare_command+0x1de>
            }
            case OPTIGA_CMD_EXEC_PREPARE_APDU:
            {
                *exit_loop = TRUE;
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	2201      	movs	r2, #1
 80052c8:	701a      	strb	r2, [r3, #0]
                me->exit_status = optiga_cmd_handler(me);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	4798      	blx	r3
 80052d0:	4603      	mov	r3, r0
 80052d2:	461a      	mov	r2, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	841a      	strh	r2, [r3, #32]
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	8c1b      	ldrh	r3, [r3, #32]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d006      	beq.n	80052ee <optiga_cmd_execute_prepare_command+0x106>
                {
                    me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2204      	movs	r2, #4
 80052e4:	759a      	strb	r2, [r3, #22]
                    *exit_loop = FALSE;
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	2200      	movs	r2, #0
 80052ea:	701a      	strb	r2, [r3, #0]
                    break;
 80052ec:	e06b      	b.n	80053c6 <optiga_cmd_execute_prepare_command+0x1de>
                }
                me->p_optiga->comms_rx_size = OPTIGA_CMD_TOTAL_COMMS_BUFFER_SIZE;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f240 6222 	movw	r2, #1570	@ 0x622
 80052f6:	80da      	strh	r2, [r3, #6]
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                me->p_optiga->p_optiga_comms->protection_level = me->protection_level;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	7e92      	ldrb	r2, [r2, #26]
 8005302:	749a      	strb	r2, [r3, #18]
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	687a      	ldr	r2, [r7, #4]
 800530c:	7ed2      	ldrb	r2, [r2, #27]
 800530e:	74da      	strb	r2, [r3, #19]
                me->p_optiga->protection_level_state |= me->protection_level;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f893 1688 	ldrb.w	r1, [r3, #1672]	@ 0x688
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	7e9a      	ldrb	r2, [r3, #26]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	430a      	orrs	r2, r1
 8005322:	b2d2      	uxtb	r2, r2
 8005324:	f883 2688 	strb.w	r2, [r3, #1672]	@ 0x688
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	6879      	ldr	r1, [r7, #4]
 8005330:	4618      	mov	r0, r3
 8005332:	f000 feca 	bl	80060ca <optiga_comms_set_callback_context>
                me->exit_status = optiga_comms_transceive(me->p_optiga->p_optiga_comms,
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	6818      	ldr	r0, [r3, #0]
                                                          me->p_optiga->optiga_comms_buffer,
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f103 010d 	add.w	r1, r3, #13
                                                          me->p_optiga->comms_tx_size,
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
                me->exit_status = optiga_comms_transceive(me->p_optiga->p_optiga_comms,
 8005348:	889a      	ldrh	r2, [r3, #4]
                                                          me->p_optiga->optiga_comms_buffer,
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f103 040d 	add.w	r4, r3, #13
                                                          &(me->p_optiga->comms_rx_size));
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
                me->exit_status = optiga_comms_transceive(me->p_optiga->p_optiga_comms,
 8005356:	3306      	adds	r3, #6
 8005358:	9300      	str	r3, [sp, #0]
 800535a:	4623      	mov	r3, r4
 800535c:	f000 fefc 	bl	8006158 <optiga_comms_transceive>
 8005360:	4603      	mov	r3, r0
 8005362:	461a      	mov	r2, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	841a      	strh	r2, [r3, #32]

                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	8c1b      	ldrh	r3, [r3, #32]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d00a      	beq.n	8005386 <optiga_cmd_execute_prepare_command+0x19e>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2204      	movs	r2, #4
 8005374:	759a      	strb	r2, [r3, #22]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f240 2202 	movw	r2, #514	@ 0x202
 800537c:	841a      	strh	r2, [r3, #32]
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	2200      	movs	r2, #0
 8005382:	701a      	strb	r2, [r3, #0]
                    break;
 8005384:	e01f      	b.n	80053c6 <optiga_cmd_execute_prepare_command+0x1de>
                }

                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PROCESS_RESPONSE;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2203      	movs	r2, #3
 800538a:	759a      	strb	r2, [r3, #22]
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	220a      	movs	r2, #10
 8005390:	75da      	strb	r2, [r3, #23]
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_ENTER_HANDLER_CALL);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	7f5b      	ldrb	r3, [r3, #29]
 8005396:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800539a:	b2da      	uxtb	r2, r3
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	775a      	strb	r2, [r3, #29]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	7f5b      	ldrb	r3, [r3, #29]
 80053a4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80053a8:	b2da      	uxtb	r2, r3
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	775a      	strb	r2, [r3, #29]
                break;
 80053ae:	e00a      	b.n	80053c6 <optiga_cmd_execute_prepare_command+0x1de>
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2204      	movs	r2, #4
 80053b4:	759a      	strb	r2, [r3, #22]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f240 2202 	movw	r2, #514	@ 0x202
 80053bc:	841a      	strh	r2, [r3, #32]
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	2200      	movs	r2, #0
 80053c2:	701a      	strb	r2, [r3, #0]
            break;
 80053c4:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_PREPARE_COMMAND == me->cmd_next_execution_state));
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	781b      	ldrb	r3, [r3, #0]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d104      	bne.n	80053d8 <optiga_cmd_execute_prepare_command+0x1f0>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	7d9b      	ldrb	r3, [r3, #22]
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	f43f af10 	beq.w	80051f8 <optiga_cmd_execute_prepare_command+0x10>
}
 80053d8:	bf00      	nop
 80053da:	3714      	adds	r7, #20
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd90      	pop	{r4, r7, pc}

080053e0 <optiga_cmd_execute_get_device_error>:

_STATIC_H void optiga_cmd_execute_get_device_error(optiga_cmd_t * me, uint8_t * exit_loop)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
    do
    {
        *exit_loop = TRUE;
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	2201      	movs	r2, #1
 80053ee:	701a      	strb	r2, [r3, #0]
        me->exit_status = optiga_cmd_get_error_code_handler(me);
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f000 fa69 	bl	80058c8 <optiga_cmd_get_error_code_handler>
 80053f6:	4603      	mov	r3, r0
 80053f8:	461a      	mov	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	841a      	strh	r2, [r3, #32]
        if (((OPTIGA_LIB_SUCCESS != me->exit_status) && !(OPTIGA_DEVICE_ERROR & me->exit_status)) ||
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	8c1b      	ldrh	r3, [r3, #32]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d004      	beq.n	8005410 <optiga_cmd_execute_get_device_error+0x30>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	8c1b      	ldrh	r3, [r3, #32]
 800540a:	b21b      	sxth	r3, r3
 800540c:	2b00      	cmp	r3, #0
 800540e:	da0a      	bge.n	8005426 <optiga_cmd_execute_get_device_error+0x46>
            ((OPTIGA_DEVICE_ERROR == me->exit_status) &&
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	8c1b      	ldrh	r3, [r3, #32]
        if (((OPTIGA_LIB_SUCCESS != me->exit_status) && !(OPTIGA_DEVICE_ERROR & me->exit_status)) ||
 8005414:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005418:	d10c      	bne.n	8005434 <optiga_cmd_execute_get_device_error+0x54>
            ((me->device_error_status & OPTIGA_CMD_ERROR_CODE_STATE_MASK) == OPTIGA_CMD_ERROR_CODE_RX)))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	7f5b      	ldrb	r3, [r3, #29]
 800541e:	f003 0303 	and.w	r3, r3, #3
            ((OPTIGA_DEVICE_ERROR == me->exit_status) &&
 8005422:	2b03      	cmp	r3, #3
 8005424:	d106      	bne.n	8005434 <optiga_cmd_execute_get_device_error+0x54>
        {
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2204      	movs	r2, #4
 800542a:	759a      	strb	r2, [r3, #22]
            *exit_loop = FALSE;
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	2200      	movs	r2, #0
 8005430:	701a      	strb	r2, [r3, #0]
            break;
 8005432:	bf00      	nop
        }
    } while (FALSE);
}
 8005434:	bf00      	nop
 8005436:	3708      	adds	r7, #8
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}

0800543c <optiga_cmd_execute_process_optiga_response>:

_STATIC_H void optiga_cmd_execute_process_optiga_response(optiga_cmd_t * me, uint8_t * exit_loop)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b084      	sub	sp, #16
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
 8005444:	6039      	str	r1, [r7, #0]
    optiga_cmd_handler_t optiga_cmd_handler = me->cmd_hdlrs;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	60fb      	str	r3, [r7, #12]
    do
    {
        *exit_loop = TRUE;
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	2201      	movs	r2, #1
 8005450:	701a      	strb	r2, [r3, #0]
        if (OPTIGA_CMD_ZERO_LENGTH_OR_VALUE != (me->device_error_status & OPTIGA_CMD_ENTER_HANDLER_CALL_MASK))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	7f5b      	ldrb	r3, [r3, #29]
 8005456:	b25b      	sxtb	r3, r3
 8005458:	2b00      	cmp	r3, #0
 800545a:	da0b      	bge.n	8005474 <optiga_cmd_execute_process_optiga_response+0x38>
        {
            me->exit_status = optiga_cmd_handler(me);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	4798      	blx	r3
 8005462:	4603      	mov	r3, r0
 8005464:	461a      	mov	r2, r3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	841a      	strh	r2, [r3, #32]
        {
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
            *exit_loop = FALSE;
            break;
        }
        if (OPTIGA_LIB_SUCCESS == me->exit_status)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	8c1b      	ldrh	r3, [r3, #32]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d14e      	bne.n	8005510 <optiga_cmd_execute_process_optiga_response+0xd4>
 8005472:	e006      	b.n	8005482 <optiga_cmd_execute_process_optiga_response+0x46>
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2204      	movs	r2, #4
 8005478:	759a      	strb	r2, [r3, #22]
            *exit_loop = FALSE;
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	2200      	movs	r2, #0
 800547e:	701a      	strb	r2, [r3, #0]
            break;
 8005480:	e06f      	b.n	8005562 <optiga_cmd_execute_process_optiga_response+0x126>
        {
            // After successful Close Application, change state to invoke optiga_comms_close
            if (OPTIGA_CMD_CLOSE_APPLICATION == OPTIGA_CMD_GET_APDU_CMD(me->apdu_data))
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005486:	b2db      	uxtb	r3, r3
 8005488:	2bf1      	cmp	r3, #241	@ 0xf1
 800548a:	d113      	bne.n	80054b4 <optiga_cmd_execute_process_optiga_response+0x78>
            {
                pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8005494:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	4934      	ldr	r1, [pc, #208]	@ (800556c <optiga_cmd_execute_process_optiga_response+0x130>)
 800549c:	f001 fcb4 	bl	8006e08 <pal_os_event_register_callback_oneshot>
                                                       (register_callback)optiga_cmd_event_trigger_execute,
                                                       me,
                                                       OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
                *exit_loop = TRUE;
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	2201      	movs	r2, #1
 80054a4:	701a      	strb	r2, [r3, #0]
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2201      	movs	r2, #1
 80054aa:	759a      	strb	r2, [r3, #22]
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_START;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2203      	movs	r2, #3
 80054b0:	75da      	strb	r2, [r3, #23]
                SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
                *exit_loop = FALSE;
            }
        }
    } while (FALSE);
}
 80054b2:	e056      	b.n	8005562 <optiga_cmd_execute_process_optiga_response+0x126>
                if (FALSE == me->chaining_ongoing)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	7e1b      	ldrb	r3, [r3, #24]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d10e      	bne.n	80054da <optiga_cmd_execute_process_optiga_response+0x9e>
                    if ((OPTIGA_CMD_STATE_EXIT != me->cmd_sub_execution_state) && (OPTIGA_CMD_EXEC_RELEASE_SESSION != me->cmd_sub_execution_state))
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	7ddb      	ldrb	r3, [r3, #23]
 80054c0:	2b0e      	cmp	r3, #14
 80054c2:	d006      	beq.n	80054d2 <optiga_cmd_execute_process_optiga_response+0x96>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	7ddb      	ldrb	r3, [r3, #23]
 80054c8:	2b0d      	cmp	r3, #13
 80054ca:	d002      	beq.n	80054d2 <optiga_cmd_execute_process_optiga_response+0x96>
                        me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	220c      	movs	r2, #12
 80054d0:	75da      	strb	r2, [r3, #23]
                    *exit_loop = FALSE;
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	2200      	movs	r2, #0
 80054d6:	701a      	strb	r2, [r3, #0]
                    break;
 80054d8:	e043      	b.n	8005562 <optiga_cmd_execute_process_optiga_response+0x126>
                    pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 80054e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	4920      	ldr	r1, [pc, #128]	@ (800556c <optiga_cmd_execute_process_optiga_response+0x130>)
 80054ea:	f001 fc8d 	bl	8006e08 <pal_os_event_register_callback_oneshot>
                    *exit_loop = TRUE;
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	2201      	movs	r2, #1
 80054f2:	701a      	strb	r2, [r3, #0]
                    me->protection_level &= OPTIGA_PROTECTION_LEVEL_MASK;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	7e9b      	ldrb	r3, [r3, #26]
 80054f8:	f003 0303 	and.w	r3, r3, #3
 80054fc:	b2da      	uxtb	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	769a      	strb	r2, [r3, #26]
                    me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2202      	movs	r2, #2
 8005506:	759a      	strb	r2, [r3, #22]
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2209      	movs	r2, #9
 800550c:	75da      	strb	r2, [r3, #23]
}
 800550e:	e028      	b.n	8005562 <optiga_cmd_execute_process_optiga_response+0x126>
            if (OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT == me->exit_status)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	8c1b      	ldrh	r3, [r3, #32]
 8005514:	f5b3 7f01 	cmp.w	r3, #516	@ 0x204
 8005518:	d106      	bne.n	8005528 <optiga_cmd_execute_process_optiga_response+0xec>
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	220c      	movs	r2, #12
 800551e:	75da      	strb	r2, [r3, #23]
                *exit_loop = FALSE;
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	2200      	movs	r2, #0
 8005524:	701a      	strb	r2, [r3, #0]
                break;
 8005526:	e01c      	b.n	8005562 <optiga_cmd_execute_process_optiga_response+0x126>
            else if (OPTIGA_CMD_EXEC_RELEASE_SESSION == me->cmd_sub_execution_state)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	7ddb      	ldrb	r3, [r3, #23]
 800552c:	2b0d      	cmp	r3, #13
 800552e:	d103      	bne.n	8005538 <optiga_cmd_execute_process_optiga_response+0xfc>
                *exit_loop = FALSE;
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	2200      	movs	r2, #0
 8005534:	701a      	strb	r2, [r3, #0]
}
 8005536:	e014      	b.n	8005562 <optiga_cmd_execute_process_optiga_response+0x126>
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_GET_DEVICE_ERROR;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	220b      	movs	r2, #11
 800553c:	75da      	strb	r2, [r3, #23]
                SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	7f5b      	ldrb	r3, [r3, #29]
 8005542:	f023 0303 	bic.w	r3, r3, #3
 8005546:	b2da      	uxtb	r2, r3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	775a      	strb	r2, [r3, #29]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	7f5b      	ldrb	r3, [r3, #29]
 8005550:	f043 0301 	orr.w	r3, r3, #1
 8005554:	b2da      	uxtb	r2, r3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	775a      	strb	r2, [r3, #29]
                *exit_loop = FALSE;
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	2200      	movs	r2, #0
 800555e:	701a      	strb	r2, [r3, #0]
}
 8005560:	e7ff      	b.n	8005562 <optiga_cmd_execute_process_optiga_response+0x126>
 8005562:	bf00      	nop
 8005564:	3710      	adds	r7, #16
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	08004793 	.word	0x08004793

08005570 <optiga_cmd_execute_process_response>:

_STATIC_H void optiga_cmd_execute_process_response(optiga_cmd_t * me, uint8_t * exit_loop)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b082      	sub	sp, #8
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
 8005578:	6039      	str	r1, [r7, #0]
    do
    {
        switch (me->cmd_sub_execution_state)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	7ddb      	ldrb	r3, [r3, #23]
 800557e:	3b0a      	subs	r3, #10
 8005580:	2b04      	cmp	r3, #4
 8005582:	d84d      	bhi.n	8005620 <optiga_cmd_execute_process_response+0xb0>
 8005584:	a201      	add	r2, pc, #4	@ (adr r2, 800558c <optiga_cmd_execute_process_response+0x1c>)
 8005586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800558a:	bf00      	nop
 800558c:	080055a1 	.word	0x080055a1
 8005590:	080055ab 	.word	0x080055ab
 8005594:	080055f5 	.word	0x080055f5
 8005598:	080055b5 	.word	0x080055b5
 800559c:	08005609 	.word	0x08005609
        {
            case OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE:
            {
                optiga_cmd_execute_process_optiga_response(me, exit_loop);
 80055a0:	6839      	ldr	r1, [r7, #0]
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f7ff ff4a 	bl	800543c <optiga_cmd_execute_process_optiga_response>
                break;
 80055a8:	e045      	b.n	8005636 <optiga_cmd_execute_process_response+0xc6>
            }
            case OPTIGA_CMD_EXEC_GET_DEVICE_ERROR:
            {
                optiga_cmd_execute_get_device_error(me, exit_loop);
 80055aa:	6839      	ldr	r1, [r7, #0]
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f7ff ff17 	bl	80053e0 <optiga_cmd_execute_get_device_error>
                break;
 80055b2:	e040      	b.n	8005636 <optiga_cmd_execute_process_response+0xc6>
            }
            case OPTIGA_CMD_EXEC_RELEASE_SESSION:
            {
                //lint --e{534} suppress "The return code is not checked because this is exit state."
                optiga_cmd_release_session(me);
 80055b4:	6878      	ldr	r0, [r7, #4]
 80055b6:	f7ff fc3e 	bl	8004e36 <optiga_cmd_release_session>
                if (OPTIGA_LIB_SUCCESS == me->exit_status)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	8c1b      	ldrh	r3, [r3, #32]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d103      	bne.n	80055ca <optiga_cmd_execute_process_response+0x5a>
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	220c      	movs	r2, #12
 80055c6:	75da      	strb	r2, [r3, #23]
 80055c8:	e010      	b.n	80055ec <optiga_cmd_execute_process_response+0x7c>
                }
                else
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_GET_DEVICE_ERROR;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	220b      	movs	r2, #11
 80055ce:	75da      	strb	r2, [r3, #23]
                    SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	7f5b      	ldrb	r3, [r3, #29]
 80055d4:	f023 0303 	bic.w	r3, r3, #3
 80055d8:	b2da      	uxtb	r2, r3
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	775a      	strb	r2, [r3, #29]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	7f5b      	ldrb	r3, [r3, #29]
 80055e2:	f043 0301 	orr.w	r3, r3, #1
 80055e6:	b2da      	uxtb	r2, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	775a      	strb	r2, [r3, #29]
                }
                *exit_loop = FALSE;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	2200      	movs	r2, #0
 80055f0:	701a      	strb	r2, [r3, #0]
                break;
 80055f2:	e020      	b.n	8005636 <optiga_cmd_execute_process_response+0xc6>
            }
            case OPTIGA_CMD_EXEC_RELEASE_LOCK:
            {
                //lint --e{534} suppress "The return code is not checked because this is exit state."
                optiga_cmd_release_lock(me);
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f7ff fc3a 	bl	8004e6e <optiga_cmd_release_lock>
                me->cmd_sub_execution_state = OPTIGA_CMD_STATE_EXIT;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	220e      	movs	r2, #14
 80055fe:	75da      	strb	r2, [r3, #23]
                *exit_loop = FALSE;
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	2200      	movs	r2, #0
 8005604:	701a      	strb	r2, [r3, #0]
                break;
 8005606:	e016      	b.n	8005636 <optiga_cmd_execute_process_response+0xc6>
            }
            case OPTIGA_CMD_STATE_EXIT:
            {
                me->handler(me->caller_context, me->exit_status);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	691b      	ldr	r3, [r3, #16]
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	68d0      	ldr	r0, [r2, #12]
 8005610:	687a      	ldr	r2, [r7, #4]
 8005612:	8c12      	ldrh	r2, [r2, #32]
 8005614:	4611      	mov	r1, r2
 8005616:	4798      	blx	r3
                *exit_loop = TRUE;
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	2201      	movs	r2, #1
 800561c:	701a      	strb	r2, [r3, #0]
                break;
 800561e:	e00a      	b.n	8005636 <optiga_cmd_execute_process_response+0xc6>
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2204      	movs	r2, #4
 8005624:	759a      	strb	r2, [r3, #22]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f240 2202 	movw	r2, #514	@ 0x202
 800562c:	841a      	strh	r2, [r3, #32]
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	2200      	movs	r2, #0
 8005632:	701a      	strb	r2, [r3, #0]
            break;
 8005634:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_PROCESS_RESPONSE == me->cmd_next_execution_state));
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	781b      	ldrb	r3, [r3, #0]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d103      	bne.n	8005646 <optiga_cmd_execute_process_response+0xd6>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	7d9b      	ldrb	r3, [r3, #22]
 8005642:	2b03      	cmp	r3, #3
 8005644:	d099      	beq.n	800557a <optiga_cmd_execute_process_response+0xa>
}
 8005646:	bf00      	nop
 8005648:	3708      	adds	r7, #8
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop

08005650 <optiga_cmd_execute_error_handler>:

_STATIC_H void optiga_cmd_execute_error_handler(const optiga_cmd_t * me, uint8_t * exit_loop)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]
    do
    {
        //lint --e{534} suppress "The return code is not checked because this is exit state."
        optiga_cmd_release_lock(me);
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	f7ff fc07 	bl	8004e6e <optiga_cmd_release_lock>
        me->handler(me->caller_context, me->exit_status);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	691b      	ldr	r3, [r3, #16]
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	68d0      	ldr	r0, [r2, #12]
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	8c12      	ldrh	r2, [r2, #32]
 800566c:	4611      	mov	r1, r2
 800566e:	4798      	blx	r3
        *exit_loop = TRUE;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	2201      	movs	r2, #1
 8005674:	701a      	strb	r2, [r3, #0]
    } while (FALSE);
}
 8005676:	bf00      	nop
 8005678:	3708      	adds	r7, #8
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
	...

08005680 <optiga_cmd_execute_handler>:

_STATIC_H void optiga_cmd_execute_handler(void * p_ctx, optiga_lib_status_t event)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b084      	sub	sp, #16
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	460b      	mov	r3, r1
 800568a:	807b      	strh	r3, [r7, #2]
    uint8_t exit_loop = TRUE;
 800568c:	2301      	movs	r3, #1
 800568e:	72fb      	strb	r3, [r7, #11]
    optiga_cmd_t * me = (optiga_cmd_t *)p_ctx;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	60fb      	str	r3, [r7, #12]

    // in event of no success, release lock and exit
    if (OPTIGA_LIB_SUCCESS != event)
 8005694:	887b      	ldrh	r3, [r7, #2]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d008      	beq.n	80056ac <optiga_cmd_execute_handler+0x2c>
    {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        optiga_cmd_clear_app_ctx(p_ctx);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f7ff fc31 	bl	8004f02 <optiga_cmd_clear_app_ctx>
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
        me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2204      	movs	r2, #4
 80056a4:	759a      	strb	r2, [r3, #22]
        me->exit_status = event;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	887a      	ldrh	r2, [r7, #2]
 80056aa:	841a      	strh	r2, [r3, #32]
    }

    do
    {
        switch (me->cmd_next_execution_state)
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	7d9b      	ldrb	r3, [r3, #22]
 80056b0:	2b04      	cmp	r3, #4
 80056b2:	d830      	bhi.n	8005716 <optiga_cmd_execute_handler+0x96>
 80056b4:	a201      	add	r2, pc, #4	@ (adr r2, 80056bc <optiga_cmd_execute_handler+0x3c>)
 80056b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ba:	bf00      	nop
 80056bc:	080056d1 	.word	0x080056d1
 80056c0:	080056df 	.word	0x080056df
 80056c4:	080056ed 	.word	0x080056ed
 80056c8:	080056fb 	.word	0x080056fb
 80056cc:	08005709 	.word	0x08005709
        {
            case OPTIGA_CMD_EXEC_COMMS_OPEN:
            {
                optiga_cmd_execute_comms_open(me, &exit_loop);
 80056d0:	f107 030b 	add.w	r3, r7, #11
 80056d4:	4619      	mov	r1, r3
 80056d6:	68f8      	ldr	r0, [r7, #12]
 80056d8:	f7ff fc4c 	bl	8004f74 <optiga_cmd_execute_comms_open>
                break;
 80056dc:	e01c      	b.n	8005718 <optiga_cmd_execute_handler+0x98>
            }
            case OPTIGA_CMD_EXEC_COMMS_CLOSE:
            {
                optiga_cmd_execute_comms_close(me, &exit_loop);
 80056de:	f107 030b 	add.w	r3, r7, #11
 80056e2:	4619      	mov	r1, r3
 80056e4:	68f8      	ldr	r0, [r7, #12]
 80056e6:	f7ff fcdb 	bl	80050a0 <optiga_cmd_execute_comms_close>
                break;
 80056ea:	e015      	b.n	8005718 <optiga_cmd_execute_handler+0x98>
            }
            case OPTIGA_CMD_EXEC_PREPARE_COMMAND:
            {
                optiga_cmd_execute_prepare_command(me, &exit_loop);
 80056ec:	f107 030b 	add.w	r3, r7, #11
 80056f0:	4619      	mov	r1, r3
 80056f2:	68f8      	ldr	r0, [r7, #12]
 80056f4:	f7ff fd78 	bl	80051e8 <optiga_cmd_execute_prepare_command>
                break;
 80056f8:	e00e      	b.n	8005718 <optiga_cmd_execute_handler+0x98>
            }
            case OPTIGA_CMD_EXEC_PROCESS_RESPONSE:
            {
                optiga_cmd_execute_process_response(me, &exit_loop);
 80056fa:	f107 030b 	add.w	r3, r7, #11
 80056fe:	4619      	mov	r1, r3
 8005700:	68f8      	ldr	r0, [r7, #12]
 8005702:	f7ff ff35 	bl	8005570 <optiga_cmd_execute_process_response>
                break;
 8005706:	e007      	b.n	8005718 <optiga_cmd_execute_handler+0x98>
            }
            case OPTIGA_CMD_EXEC_ERROR_HANDLER:
            {
                optiga_cmd_execute_error_handler(me, &exit_loop);
 8005708:	f107 030b 	add.w	r3, r7, #11
 800570c:	4619      	mov	r1, r3
 800570e:	68f8      	ldr	r0, [r7, #12]
 8005710:	f7ff ff9e 	bl	8005650 <optiga_cmd_execute_error_handler>
                break;
 8005714:	e000      	b.n	8005718 <optiga_cmd_execute_handler+0x98>
            }
            default :
                break;
 8005716:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while (FALSE == exit_loop);
 8005718:	7afb      	ldrb	r3, [r7, #11]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d0c6      	beq.n	80056ac <optiga_cmd_execute_handler+0x2c>
}
 800571e:	bf00      	nop
 8005720:	bf00      	nop
 8005722:	3710      	adds	r7, #16
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <optiga_cmd_create>:

optiga_cmd_t * optiga_cmd_create(uint8_t optiga_instance_id, callback_handler_t handler, void * caller_context)
{
 8005728:	b590      	push	{r4, r7, lr}
 800572a:	b087      	sub	sp, #28
 800572c:	af00      	add	r7, sp, #0
 800572e:	4603      	mov	r3, r0
 8005730:	60b9      	str	r1, [r7, #8]
 8005732:	607a      	str	r2, [r7, #4]
 8005734:	73fb      	strb	r3, [r7, #15]
    optiga_cmd_t * me = NULL;
 8005736:	2300      	movs	r3, #0
 8005738:	617b      	str	r3, [r7, #20]

    pal_os_lock_enter_critical_section();
 800573a:	f001 fbd3 	bl	8006ee4 <pal_os_lock_enter_critical_section>
    do
    {
        //lint --e{778} suppress "There is no chance of g_optiga_list become 0."
        if ( optiga_instance_id > (uint8_t)((sizeof(g_optiga_list)/sizeof(optiga_context_t *)) - 1 ) )
 800573e:	7bfb      	ldrb	r3, [r7, #15]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d15b      	bne.n	80057fc <optiga_cmd_create+0xd4>
        {
            break;
        }
        // Get number of free slots
        if (0 == optiga_cmd_queue_get_count_of(g_optiga_list[optiga_instance_id],
 8005744:	7bfb      	ldrb	r3, [r7, #15]
 8005746:	4a33      	ldr	r2, [pc, #204]	@ (8005814 <optiga_cmd_create+0xec>)
 8005748:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800574c:	2200      	movs	r2, #0
 800574e:	2109      	movs	r1, #9
 8005750:	4618      	mov	r0, r3
 8005752:	f7ff f8b9 	bl	80048c8 <optiga_cmd_queue_get_count_of>
 8005756:	4603      	mov	r3, r0
 8005758:	2b00      	cmp	r3, #0
 800575a:	d051      	beq.n	8005800 <optiga_cmd_create+0xd8>
                                               OPTIGA_CMD_QUEUE_NOT_ASSIGNED))
        {
            break;
        }

        me = (optiga_cmd_t *)pal_os_calloc(1, sizeof(optiga_cmd_t));
 800575c:	2128      	movs	r1, #40	@ 0x28
 800575e:	2001      	movs	r0, #1
 8005760:	f001 fbce 	bl	8006f00 <pal_os_calloc>
 8005764:	6178      	str	r0, [r7, #20]
        if (NULL == me)
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d04b      	beq.n	8005804 <optiga_cmd_create+0xdc>
        {
            break;
        }

        me->handler = handler;
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	68ba      	ldr	r2, [r7, #8]
 8005770:	611a      	str	r2, [r3, #16]
        me->caller_context = caller_context;
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	687a      	ldr	r2, [r7, #4]
 8005776:	60da      	str	r2, [r3, #12]

        me->p_optiga = g_optiga_list[optiga_instance_id];
 8005778:	7bfb      	ldrb	r3, [r7, #15]
 800577a:	4a26      	ldr	r2, [pc, #152]	@ (8005814 <optiga_cmd_create+0xec>)
 800577c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	601a      	str	r2, [r3, #0]
        me->optiga_context_datastore_id = g_hibernate_datastore_id_list[optiga_instance_id];
 8005784:	7bfb      	ldrb	r3, [r7, #15]
 8005786:	4a24      	ldr	r2, [pc, #144]	@ (8005818 <optiga_cmd_create+0xf0>)
 8005788:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	845a      	strh	r2, [r3, #34]	@ 0x22

        if (FALSE == me->p_optiga->instance_init_state)
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	7b1b      	ldrb	r3, [r3, #12]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d129      	bne.n	80057ee <optiga_cmd_create+0xc6>
        {
            //create pal os event
            me->p_optiga->p_pal_os_event_ctx = pal_os_event_create(optiga_cmd_queue_scheduler, me->p_optiga);
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	681c      	ldr	r4, [r3, #0]
 80057a2:	4611      	mov	r1, r2
 80057a4:	481d      	ldr	r0, [pc, #116]	@ (800581c <optiga_cmd_create+0xf4>)
 80057a6:	f001 fb17 	bl	8006dd8 <pal_os_event_create>
 80057aa:	4603      	mov	r3, r0
 80057ac:	f8c4 3678 	str.w	r3, [r4, #1656]	@ 0x678
            me->p_optiga->p_optiga_comms = optiga_comms_create(optiga_cmd_execute_handler, me);
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	681c      	ldr	r4, [r3, #0]
 80057b4:	6979      	ldr	r1, [r7, #20]
 80057b6:	481a      	ldr	r0, [pc, #104]	@ (8005820 <optiga_cmd_create+0xf8>)
 80057b8:	f000 fc4a 	bl	8006050 <optiga_comms_create>
 80057bc:	4603      	mov	r3, r0
 80057be:	6023      	str	r3, [r4, #0]
            if (NULL == me->p_optiga->p_optiga_comms)
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d105      	bne.n	80057d6 <optiga_cmd_create+0xae>
            {
                pal_os_free(me);
 80057ca:	6978      	ldr	r0, [r7, #20]
 80057cc:	f001 fba6 	bl	8006f1c <pal_os_free>
                me = NULL;
 80057d0:	2300      	movs	r3, #0
 80057d2:	617b      	str	r3, [r7, #20]
                break;
 80057d4:	e017      	b.n	8005806 <optiga_cmd_create+0xde>
            }
            me->p_optiga->instance_init_state = TRUE;
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2201      	movs	r2, #1
 80057dc:	731a      	strb	r2, [r3, #12]
            me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f8d2 2678 	ldr.w	r2, [r2, #1656]	@ 0x678
 80057ec:	601a      	str	r2, [r3, #0]
        }
        // attach optiga cmd queue entry
        optiga_cmd_queue_assign_slot(me, &(me->queue_id));
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	331e      	adds	r3, #30
 80057f2:	4619      	mov	r1, r3
 80057f4:	6978      	ldr	r0, [r7, #20]
 80057f6:	f7ff f8a8 	bl	800494a <optiga_cmd_queue_assign_slot>
 80057fa:	e004      	b.n	8005806 <optiga_cmd_create+0xde>
            break;
 80057fc:	bf00      	nop
 80057fe:	e002      	b.n	8005806 <optiga_cmd_create+0xde>
            break;
 8005800:	bf00      	nop
 8005802:	e000      	b.n	8005806 <optiga_cmd_create+0xde>
            break;
 8005804:	bf00      	nop
    } while (FALSE);

    pal_os_lock_exit_critical_section();
 8005806:	f001 fb74 	bl	8006ef2 <pal_os_lock_exit_critical_section>
    return (me);
 800580a:	697b      	ldr	r3, [r7, #20]
}
 800580c:	4618      	mov	r0, r3
 800580e:	371c      	adds	r7, #28
 8005810:	46bd      	mov	sp, r7
 8005812:	bd90      	pop	{r4, r7, pc}
 8005814:	200004cc 	.word	0x200004cc
 8005818:	200004d0 	.word	0x200004d0
 800581c:	08004a01 	.word	0x08004a01
 8005820:	08005681 	.word	0x08005681

08005824 <optiga_cmd_destroy>:

optiga_lib_status_t optiga_cmd_destroy(optiga_cmd_t * me)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b084      	sub	sp, #16
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 800582c:	f240 2302 	movw	r3, #514	@ 0x202
 8005830:	81fb      	strh	r3, [r7, #14]

    pal_os_lock_enter_critical_section();
 8005832:	f001 fb57 	bl	8006ee4 <pal_os_lock_enter_critical_section>
    do
    {
        if (NULL != me)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d03c      	beq.n	80058b6 <optiga_cmd_destroy+0x92>
        {
            return_status = optiga_cmd_release_session(me);
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f7ff fafa 	bl	8004e36 <optiga_cmd_release_session>
 8005842:	4603      	mov	r3, r0
 8005844:	81fb      	strh	r3, [r7, #14]
            // attach optiga cmd queue entry
            optiga_cmd_queue_deassign_slot(me);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f7ff f8b1 	bl	80049ae <optiga_cmd_queue_deassign_slot>
            // If all the slots are free, then destroy optiga comms and pal_os_event resources
            if (OPTIGA_CMD_MAX_REGISTRATIONS == 
               optiga_cmd_queue_get_count_of(g_optiga_list[0],
 800584c:	4b1d      	ldr	r3, [pc, #116]	@ (80058c4 <optiga_cmd_destroy+0xa0>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2200      	movs	r2, #0
 8005852:	2109      	movs	r1, #9
 8005854:	4618      	mov	r0, r3
 8005856:	f7ff f837 	bl	80048c8 <optiga_cmd_queue_get_count_of>
 800585a:	4603      	mov	r3, r0
            if (OPTIGA_CMD_MAX_REGISTRATIONS == 
 800585c:	2b06      	cmp	r3, #6
 800585e:	d125      	bne.n	80058ac <optiga_cmd_destroy+0x88>
                                             OPTIGA_CMD_QUEUE_SLOT_STATE,
                                             OPTIGA_CMD_QUEUE_NOT_ASSIGNED))
            {
                if (TRUE == me->p_optiga->instance_init_state)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	7b1b      	ldrb	r3, [r3, #12]
 8005866:	2b01      	cmp	r3, #1
 8005868:	d120      	bne.n	80058ac <optiga_cmd_destroy+0x88>
                {
                    pal_os_event_stop(me->p_optiga->p_optiga_comms->p_pal_os_event_ctx);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4618      	mov	r0, r3
 8005874:	f001 faa2 	bl	8006dbc <pal_os_event_stop>
                    me->p_optiga->instance_init_state = FALSE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2200      	movs	r2, #0
 800587e:	731a      	strb	r2, [r3, #12]
                    me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = NULL;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	2200      	movs	r2, #0
 8005888:	601a      	str	r2, [r3, #0]
                    optiga_comms_destroy(me->p_optiga->p_optiga_comms);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4618      	mov	r0, r3
 8005892:	f000 fc03 	bl	800609c <optiga_comms_destroy>
                    me->p_optiga->p_optiga_comms = NULL;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	2200      	movs	r2, #0
 800589c:	601a      	str	r2, [r3, #0]
                    pal_os_event_destroy(me->p_optiga->p_pal_os_event_ctx);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f8d3 3678 	ldr.w	r3, [r3, #1656]	@ 0x678
 80058a6:	4618      	mov	r0, r3
 80058a8:	f001 fb12 	bl	8006ed0 <pal_os_event_destroy>
                }
            }
            
            pal_os_free(me);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f001 fb35 	bl	8006f1c <pal_os_free>
            //lint --e{838} suppress "Release session API returns success. Status is checked for future enhancements"
            return_status = OPTIGA_LIB_SUCCESS;
 80058b2:	2300      	movs	r3, #0
 80058b4:	81fb      	strh	r3, [r7, #14]
        }
    } while (FALSE);
    pal_os_lock_exit_critical_section();
 80058b6:	f001 fb1c 	bl	8006ef2 <pal_os_lock_exit_critical_section>

    return (return_status);
 80058ba:	89fb      	ldrh	r3, [r7, #14]
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3710      	adds	r7, #16
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}
 80058c4:	200004cc 	.word	0x200004cc

080058c8 <optiga_cmd_get_error_code_handler>:

/*
* Last error code handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_get_error_code_handler(optiga_cmd_t * me)
{
 80058c8:	b590      	push	{r4, r7, lr}
 80058ca:	b087      	sub	sp, #28
 80058cc:	af02      	add	r7, sp, #8
 80058ce:	6078      	str	r0, [r7, #4]
    optiga_context_t * p_optiga;
    optiga_lib_status_t return_status = OPTIGA_DEVICE_ERROR;
 80058d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058d4:	81fb      	strh	r3, [r7, #14]
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
 80058d6:	2309      	movs	r3, #9
 80058d8:	81bb      	strh	r3, [r7, #12]
#define OPTIGA_CMD_OFFSET                     (0x0000)
#define OPTIGA_CMD_BYTES_TO_READ              (0x0001)
#define OPTIGA_CMD_GET_DATA_OBJECT_CMD        (0x01)
#define OPTIGA_CMD_PARAM                      (0x00)

    p_optiga = me->p_optiga;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	60bb      	str	r3, [r7, #8]

    switch (me->device_error_status & OPTIGA_CMD_ERROR_CODE_STATE_MASK)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	7f5b      	ldrb	r3, [r3, #29]
 80058e4:	f003 0303 	and.w	r3, r3, #3
 80058e8:	2b03      	cmp	r3, #3
 80058ea:	f000 8099 	beq.w	8005a20 <optiga_cmd_get_error_code_handler+0x158>
 80058ee:	2b03      	cmp	r3, #3
 80058f0:	f300 80b6 	bgt.w	8005a60 <optiga_cmd_get_error_code_handler+0x198>
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d002      	beq.n	80058fe <optiga_cmd_get_error_code_handler+0x36>
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d052      	beq.n	80059a2 <optiga_cmd_get_error_code_handler+0xda>
                                                   (register_callback)optiga_cmd_event_trigger_execute,
                                                   me, OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
        }
        break;
        default:
            break;
 80058fc:	e0b0      	b.n	8005a60 <optiga_cmd_get_error_code_handler+0x198>
            optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data), OPTIGA_CMD_LAST_ERROR_CODE);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f103 020d 	add.w	r2, r3, #13
 8005906:	89bb      	ldrh	r3, [r7, #12]
 8005908:	4413      	add	r3, r2
 800590a:	f24f 11c2 	movw	r1, #61890	@ 0xf1c2
 800590e:	4618      	mov	r0, r3
 8005910:	f000 fe11 	bl	8006536 <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005914:	89bb      	ldrh	r3, [r7, #12]
 8005916:	3302      	adds	r3, #2
 8005918:	81bb      	strh	r3, [r7, #12]
            optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data), OPTIGA_CMD_OFFSET);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f103 020d 	add.w	r2, r3, #13
 8005922:	89bb      	ldrh	r3, [r7, #12]
 8005924:	4413      	add	r3, r2
 8005926:	2100      	movs	r1, #0
 8005928:	4618      	mov	r0, r3
 800592a:	f000 fe04 	bl	8006536 <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 800592e:	89bb      	ldrh	r3, [r7, #12]
 8005930:	3302      	adds	r3, #2
 8005932:	81bb      	strh	r3, [r7, #12]
            optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data), OPTIGA_CMD_BYTES_TO_READ);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f103 020d 	add.w	r2, r3, #13
 800593c:	89bb      	ldrh	r3, [r7, #12]
 800593e:	4413      	add	r3, r2
 8005940:	2101      	movs	r1, #1
 8005942:	4618      	mov	r0, r3
 8005944:	f000 fdf7 	bl	8006536 <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005948:	89bb      	ldrh	r3, [r7, #12]
 800594a:	3302      	adds	r3, #2
 800594c:	81bb      	strh	r3, [r7, #12]
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GET_DATA_OBJECT_CMD,
 800594e:	89bb      	ldrh	r3, [r7, #12]
 8005950:	3b09      	subs	r3, #9
 8005952:	b29a      	uxth	r2, r3
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	330d      	adds	r3, #13
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GET_DATA_OBJECT_CMD,
 800595a:	3305      	adds	r3, #5
 800595c:	2100      	movs	r1, #0
 800595e:	2001      	movs	r0, #1
 8005960:	f7fe fec3 	bl	80046ea <optiga_cmd_prepare_apdu_header>
            me->p_optiga->comms_tx_size = (uint16_t)(index_for_data - OPTIGA_COMMS_DATA_OFFSET);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	89ba      	ldrh	r2, [r7, #12]
 800596a:	3a05      	subs	r2, #5
 800596c:	b292      	uxth	r2, r2
 800596e:	809a      	strh	r2, [r3, #4]
            SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_TX);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	7f5b      	ldrb	r3, [r3, #29]
 8005974:	f023 0303 	bic.w	r3, r3, #3
 8005978:	b2da      	uxtb	r2, r3
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	775a      	strb	r2, [r3, #29]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	7f5b      	ldrb	r3, [r3, #29]
 8005982:	f043 0302 	orr.w	r3, r3, #2
 8005986:	b2da      	uxtb	r2, r3
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	775a      	strb	r2, [r3, #29]
            pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8005994:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	4935      	ldr	r1, [pc, #212]	@ (8005a70 <optiga_cmd_get_error_code_handler+0x1a8>)
 800599c:	f001 fa34 	bl	8006e08 <pal_os_event_register_callback_oneshot>
        break;
 80059a0:	e061      	b.n	8005a66 <optiga_cmd_get_error_code_handler+0x19e>
            me->p_optiga->comms_rx_size = OPTIGA_CMD_TOTAL_COMMS_BUFFER_SIZE;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f240 6222 	movw	r2, #1570	@ 0x622
 80059aa:	80da      	strh	r2, [r3, #6]
            me->p_optiga->p_optiga_comms->protection_level = me->protection_level;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	7e92      	ldrb	r2, [r2, #26]
 80059b6:	749a      	strb	r2, [r3, #18]
            me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	7ed2      	ldrb	r2, [r2, #27]
 80059c2:	74da      	strb	r2, [r3, #19]
            (void)optiga_comms_set_callback_context(p_optiga->p_optiga_comms, (void*)me);
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	6879      	ldr	r1, [r7, #4]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f000 fb7d 	bl	80060ca <optiga_comms_set_callback_context>
            return_status = optiga_comms_transceive(p_optiga->p_optiga_comms,
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	6818      	ldr	r0, [r3, #0]
                                                    p_optiga->optiga_comms_buffer,
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	f103 010d 	add.w	r1, r3, #13
            return_status = optiga_comms_transceive(p_optiga->p_optiga_comms,
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	889a      	ldrh	r2, [r3, #4]
                                                    p_optiga->optiga_comms_buffer,
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	f103 040d 	add.w	r4, r3, #13
            return_status = optiga_comms_transceive(p_optiga->p_optiga_comms,
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	3306      	adds	r3, #6
 80059e8:	9300      	str	r3, [sp, #0]
 80059ea:	4623      	mov	r3, r4
 80059ec:	f000 fbb4 	bl	8006158 <optiga_comms_transceive>
 80059f0:	4603      	mov	r3, r0
 80059f2:	81fb      	strh	r3, [r7, #14]
            if (OPTIGA_COMMS_SUCCESS != return_status)
 80059f4:	89fb      	ldrh	r3, [r7, #14]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d003      	beq.n	8005a02 <optiga_cmd_get_error_code_handler+0x13a>
                return_status = OPTIGA_CMD_ERROR;
 80059fa:	f240 2302 	movw	r3, #514	@ 0x202
 80059fe:	81fb      	strh	r3, [r7, #14]
                break;
 8005a00:	e031      	b.n	8005a66 <optiga_cmd_get_error_code_handler+0x19e>
            SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_RX);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	7f5b      	ldrb	r3, [r3, #29]
 8005a06:	f023 0303 	bic.w	r3, r3, #3
 8005a0a:	b2da      	uxtb	r2, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	775a      	strb	r2, [r3, #29]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	7f5b      	ldrb	r3, [r3, #29]
 8005a14:	f043 0303 	orr.w	r3, r3, #3
 8005a18:	b2da      	uxtb	r2, r3
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	775a      	strb	r2, [r3, #29]
        break;
 8005a1e:	e022      	b.n	8005a66 <optiga_cmd_get_error_code_handler+0x19e>
            if (OPTIGA_CMD_APDU_FAILURE == me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	7c9b      	ldrb	r3, [r3, #18]
 8005a26:	2bff      	cmp	r3, #255	@ 0xff
 8005a28:	d01c      	beq.n	8005a64 <optiga_cmd_get_error_code_handler+0x19c>
            return_status = me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET];
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	7d9b      	ldrb	r3, [r3, #22]
 8005a30:	81fb      	strh	r3, [r7, #14]
            return_status = return_status | OPTIGA_DEVICE_ERROR;
 8005a32:	89fb      	ldrh	r3, [r7, #14]
 8005a34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a3c:	81fb      	strh	r3, [r7, #14]
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PROCESS_RESPONSE;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2203      	movs	r2, #3
 8005a42:	759a      	strb	r2, [r3, #22]
            me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	220a      	movs	r2, #10
 8005a48:	75da      	strb	r2, [r3, #23]
            pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8005a52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005a56:	687a      	ldr	r2, [r7, #4]
 8005a58:	4905      	ldr	r1, [pc, #20]	@ (8005a70 <optiga_cmd_get_error_code_handler+0x1a8>)
 8005a5a:	f001 f9d5 	bl	8006e08 <pal_os_event_register_callback_oneshot>
        break;
 8005a5e:	e002      	b.n	8005a66 <optiga_cmd_get_error_code_handler+0x19e>
            break;
 8005a60:	bf00      	nop
 8005a62:	e000      	b.n	8005a66 <optiga_cmd_get_error_code_handler+0x19e>
                break;
 8005a64:	bf00      	nop

#undef OPTIGA_CMD_OFFSET
#undef OPTIGA_CMD_BYTES_TO_READ
#undef OPTIGA_CMD_GET_DATA_OBJECT_CMD
#undef OPTIGA_CMD_PARAM
    return (return_status);
 8005a66:	89fb      	ldrh	r3, [r7, #14]
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3714      	adds	r7, #20
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd90      	pop	{r4, r7, pc}
 8005a70:	08004793 	.word	0x08004793

08005a74 <optiga_cmd_open_application_handler>:

/*
* Open Application handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_open_application_handler(optiga_cmd_t * me)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b084      	sub	sp, #16
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
    uint16_t total_apdu_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8005a7c:	f240 2302 	movw	r3, #514	@ 0x202
 8005a80:	81fb      	strh	r3, [r7, #14]

    switch ((uint8_t)me->cmd_next_execution_state)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	7d9b      	ldrb	r3, [r3, #22]
 8005a86:	2b02      	cmp	r3, #2
 8005a88:	d002      	beq.n	8005a90 <optiga_cmd_open_application_handler+0x1c>
 8005a8a:	2b03      	cmp	r3, #3
 8005a8c:	d075      	beq.n	8005b7a <optiga_cmd_open_application_handler+0x106>
            return_status = OPTIGA_LIB_SUCCESS;

        }
        break;
        default:
            break;
 8005a8e:	e08e      	b.n	8005bae <optiga_cmd_open_application_handler+0x13a>
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + sizeof(g_optiga_unique_application_identifier);
 8005a90:	2314      	movs	r3, #20
 8005a92:	81bb      	strh	r3, [r7, #12]
            total_apdu_length += ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT == me->cmd_param) ? (0) :
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	7e5b      	ldrb	r3, [r3, #25]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d101      	bne.n	8005aa0 <optiga_cmd_open_application_handler+0x2c>
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	e000      	b.n	8005aa2 <optiga_cmd_open_application_handler+0x2e>
 8005aa0:	2208      	movs	r2, #8
 8005aa2:	89bb      	ldrh	r3, [r7, #12]
 8005aa4:	4413      	add	r3, r2
 8005aa6:	81bb      	strh	r3, [r7, #12]
            if (OPTIGA_MAX_COMMS_BUFFER_SIZE < total_apdu_length)
 8005aa8:	89bb      	ldrh	r3, [r7, #12]
 8005aaa:	f240 6215 	movw	r2, #1557	@ 0x615
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d903      	bls.n	8005aba <optiga_cmd_open_application_handler+0x46>
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 8005ab2:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8005ab6:	81fb      	strh	r3, [r7, #14]
                break;
 8005ab8:	e079      	b.n	8005bae <optiga_cmd_open_application_handler+0x13a>
            if (OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	7e5b      	ldrb	r3, [r3, #25]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d005      	beq.n	8005ace <optiga_cmd_open_application_handler+0x5a>
                if (OPTIGA_LIB_SUCCESS != optiga_cmd_restore_context(me))
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f7ff f9df 	bl	8004e86 <optiga_cmd_restore_context>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d16e      	bne.n	8005bac <optiga_cmd_open_application_handler+0x138>
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_OPEN_APPLICATION,
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	7e59      	ldrb	r1, [r3, #25]
                                           ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT == me->cmd_param) ?
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	7e5b      	ldrb	r3, [r3, #25]
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_OPEN_APPLICATION,
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d101      	bne.n	8005ade <optiga_cmd_open_application_handler+0x6a>
 8005ada:	2210      	movs	r2, #16
 8005adc:	e000      	b.n	8005ae0 <optiga_cmd_open_application_handler+0x6c>
 8005ade:	2218      	movs	r2, #24
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	330d      	adds	r3, #13
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_OPEN_APPLICATION,
 8005ae6:	3305      	adds	r3, #5
 8005ae8:	20f0      	movs	r0, #240	@ 0xf0
 8005aea:	f7fe fdfe 	bl	80046ea <optiga_cmd_prepare_apdu_header>
            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + OPTIGA_CMD_APDU_INDATA_OFFSET,
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	330d      	adds	r3, #13
 8005af4:	3309      	adds	r3, #9
 8005af6:	2210      	movs	r2, #16
 8005af8:	492f      	ldr	r1, [pc, #188]	@ (8005bb8 <optiga_cmd_open_application_handler+0x144>)
 8005afa:	4618      	mov	r0, r3
 8005afc:	f001 fa19 	bl	8006f32 <pal_os_memcpy>
            if (OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	7e5b      	ldrb	r3, [r3, #25]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d00b      	beq.n	8005b20 <optiga_cmd_open_application_handler+0xac>
                pal_os_memcpy(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET +
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f103 0026 	add.w	r0, r3, #38	@ 0x26
                              me->p_optiga->optiga_context_handle_buffer,
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
                pal_os_memcpy(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET +
 8005b18:	2208      	movs	r2, #8
 8005b1a:	4619      	mov	r1, r3
 8005b1c:	f001 fa09 	bl	8006f32 <pal_os_memcpy>
                                           ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT == me->cmd_param) ?
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	7e5b      	ldrb	r3, [r3, #25]
            me->p_optiga->comms_tx_size = (OPTIGA_CMD_APDU_HEADER_SIZE +
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d101      	bne.n	8005b2c <optiga_cmd_open_application_handler+0xb8>
 8005b28:	2214      	movs	r2, #20
 8005b2a:	e000      	b.n	8005b2e <optiga_cmd_open_application_handler+0xba>
 8005b2c:	221c      	movs	r2, #28
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	809a      	strh	r2, [r3, #4]
            pal_os_memset(me->p_optiga->optiga_context_handle_buffer,
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 8005b3c:	2208      	movs	r2, #8
 8005b3e:	2100      	movs	r1, #0
 8005b40:	4618      	mov	r0, r3
 8005b42:	f001 fa05 	bl	8006f50 <pal_os_memset>
            if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d012      	beq.n	8005b74 <optiga_cmd_open_application_handler+0x100>
                return_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	8c58      	ldrh	r0, [r3, #34]	@ 0x22
                                                       me->p_optiga->optiga_context_handle_buffer,
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
                return_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 8005b5a:	2208      	movs	r2, #8
 8005b5c:	4619      	mov	r1, r3
 8005b5e:	f001 f80f 	bl	8006b80 <pal_os_datastore_write>
 8005b62:	4603      	mov	r3, r0
 8005b64:	81fb      	strh	r3, [r7, #14]
                if (PAL_STATUS_SUCCESS != return_status)
 8005b66:	89fb      	ldrh	r3, [r7, #14]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d003      	beq.n	8005b74 <optiga_cmd_open_application_handler+0x100>
                    return_status = OPTIGA_CMD_ERROR;
 8005b6c:	f240 2302 	movw	r3, #514	@ 0x202
 8005b70:	81fb      	strh	r3, [r7, #14]
                    break;
 8005b72:	e01c      	b.n	8005bae <optiga_cmd_open_application_handler+0x13a>
            return_status = OPTIGA_LIB_SUCCESS;
 8005b74:	2300      	movs	r3, #0
 8005b76:	81fb      	strh	r3, [r7, #14]
        break;
 8005b78:	e019      	b.n	8005bae <optiga_cmd_open_application_handler+0x13a>
            if (OPTIGA_CMD_APDU_SUCCESS != me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	7c9b      	ldrb	r3, [r3, #18]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d00b      	beq.n	8005b9c <optiga_cmd_open_application_handler+0x128>
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	7f5b      	ldrb	r3, [r3, #29]
 8005b88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b8c:	b2da      	uxtb	r2, r3
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	775a      	strb	r2, [r3, #29]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	7f5a      	ldrb	r2, [r3, #29]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	775a      	strb	r2, [r3, #29]
                break;
 8005b9a:	e008      	b.n	8005bae <optiga_cmd_open_application_handler+0x13a>
            me->p_optiga->p_optiga_comms->manage_context_operation = OPTIGA_COMMS_SESSION_CONTEXT_NONE;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2233      	movs	r2, #51	@ 0x33
 8005ba4:	751a      	strb	r2, [r3, #20]
            return_status = OPTIGA_LIB_SUCCESS;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	81fb      	strh	r3, [r7, #14]
        break;
 8005baa:	e000      	b.n	8005bae <optiga_cmd_open_application_handler+0x13a>
                    break;
 8005bac:	bf00      	nop
    }

    return (return_status);
 8005bae:	89fb      	ldrh	r3, [r7, #14]
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3710      	adds	r7, #16
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	080107b4 	.word	0x080107b4

08005bbc <optiga_cmd_open_application>:


optiga_lib_status_t optiga_cmd_open_application(optiga_cmd_t * me, uint8_t cmd_param, void * params)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b088      	sub	sp, #32
 8005bc0:	af04      	add	r7, sp, #16
 8005bc2:	60f8      	str	r0, [r7, #12]
 8005bc4:	460b      	mov	r3, r1
 8005bc6:	607a      	str	r2, [r7, #4]
 8005bc8:	72fb      	strb	r3, [r7, #11]
    OPTIGA_CMD_LOG_MESSAGE(__FUNCTION__);
    optiga_cmd_execute(me,
 8005bca:	7af9      	ldrb	r1, [r7, #11]
 8005bcc:	23f0      	movs	r3, #240	@ 0xf0
 8005bce:	9302      	str	r3, [sp, #8]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	9301      	str	r3, [sp, #4]
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	9300      	str	r3, [sp, #0]
 8005bd8:	2300      	movs	r3, #0
 8005bda:	4a04      	ldr	r2, [pc, #16]	@ (8005bec <optiga_cmd_open_application+0x30>)
 8005bdc:	68f8      	ldr	r0, [r7, #12]
 8005bde:	f7fe fde4 	bl	80047aa <optiga_cmd_execute>
                       OPTIGA_CMD_EXEC_COMMS_OPEN_ACQUIRE_LOCK,
                       params,
                       //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                       OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_OPEN_APPLICATION, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

    return (OPTIGA_LIB_SUCCESS);
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3710      	adds	r7, #16
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}
 8005bec:	08005a75 	.word	0x08005a75

08005bf0 <optiga_cmd_get_data_object_handler>:

/*
* Get Data Object handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_get_data_object_handler(optiga_cmd_t * me)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b088      	sub	sp, #32
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
    uint16_t total_apdu_length;
    optiga_get_data_object_params_t * p_optiga_read_data = (optiga_get_data_object_params_t *)me->p_input;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	617b      	str	r3, [r7, #20]
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8005bfe:	f240 2302 	movw	r3, #514	@ 0x202
 8005c02:	83fb      	strh	r3, [r7, #30]
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
 8005c04:	2309      	movs	r3, #9
 8005c06:	83bb      	strh	r3, [r7, #28]
    uint16_t size_to_read, data_read;
    uint8_t cmd = OPTIGA_CMD_GET_DATA_OBJECT;
 8005c08:	2381      	movs	r3, #129	@ 0x81
 8005c0a:	76fb      	strb	r3, [r7, #27]
    switch ((uint8_t)me->cmd_next_execution_state)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	7d9b      	ldrb	r3, [r3, #22]
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	d002      	beq.n	8005c1a <optiga_cmd_get_data_object_handler+0x2a>
 8005c14:	2b03      	cmp	r3, #3
 8005c16:	d06e      	beq.n	8005cf6 <optiga_cmd_get_data_object_handler+0x106>
                return_status = OPTIGA_LIB_SUCCESS;
            }
        }
        break;
        default:
            break;
 8005c18:	e0ec      	b.n	8005df4 <optiga_cmd_get_data_object_handler+0x204>
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + OPTIGA_CMD_UINT16_SIZE_IN_BYTES +
 8005c1a:	230a      	movs	r3, #10
 8005c1c:	823b      	strh	r3, [r7, #16]
            if (OPTIGA_MAX_COMMS_BUFFER_SIZE < total_apdu_length)
 8005c1e:	8a3b      	ldrh	r3, [r7, #16]
 8005c20:	f240 6215 	movw	r2, #1557	@ 0x615
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d907      	bls.n	8005c38 <optiga_cmd_get_data_object_handler+0x48>
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 8005c28:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8005c2c:	83fb      	strh	r3, [r7, #30]
                *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2200      	movs	r2, #0
 8005c34:	801a      	strh	r2, [r3, #0]
                break;
 8005c36:	e0dd      	b.n	8005df4 <optiga_cmd_get_data_object_handler+0x204>
            optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	8bbb      	ldrh	r3, [r7, #28]
 8005c3e:	3308      	adds	r3, #8
 8005c40:	4413      	add	r3, r2
 8005c42:	1d5a      	adds	r2, r3, #5
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	891b      	ldrh	r3, [r3, #8]
 8005c48:	4619      	mov	r1, r3
 8005c4a:	4610      	mov	r0, r2
 8005c4c:	f000 fc73 	bl	8006536 <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005c50:	8bbb      	ldrh	r3, [r7, #28]
 8005c52:	3302      	adds	r3, #2
 8005c54:	83bb      	strh	r3, [r7, #28]
            size_to_read = MIN((OPTIGA_MAX_COMMS_BUFFER_SIZE - OPTIGA_CMD_APDU_HEADER_SIZE),
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	899b      	ldrh	r3, [r3, #12]
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	89db      	ldrh	r3, [r3, #14]
 8005c60:	1ad3      	subs	r3, r2, r3
 8005c62:	f240 6211 	movw	r2, #1553	@ 0x611
 8005c66:	4293      	cmp	r3, r2
 8005c68:	bfa8      	it	ge
 8005c6a:	4613      	movge	r3, r2
 8005c6c:	81fb      	strh	r3, [r7, #14]
            if (OPTIGA_CMD_READ_DATA == p_optiga_read_data->data_or_metadata)
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	7c9b      	ldrb	r3, [r3, #18]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d11f      	bne.n	8005cb6 <optiga_cmd_get_data_object_handler+0xc6>
                optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	8bbb      	ldrh	r3, [r7, #28]
 8005c7c:	3308      	adds	r3, #8
 8005c7e:	4413      	add	r3, r2
 8005c80:	1d58      	adds	r0, r3, #5
                           (p_optiga_read_data->offset + p_optiga_read_data->accumulated_size));
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	895a      	ldrh	r2, [r3, #10]
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	89db      	ldrh	r3, [r3, #14]
                optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 8005c8a:	4413      	add	r3, r2
 8005c8c:	b29b      	uxth	r3, r3
 8005c8e:	4619      	mov	r1, r3
 8005c90:	f000 fc51 	bl	8006536 <optiga_common_set_uint16>
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005c94:	8bbb      	ldrh	r3, [r7, #28]
 8005c96:	3302      	adds	r3, #2
 8005c98:	83bb      	strh	r3, [r7, #28]
                optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681a      	ldr	r2, [r3, #0]
 8005c9e:	8bbb      	ldrh	r3, [r7, #28]
 8005ca0:	3308      	adds	r3, #8
 8005ca2:	4413      	add	r3, r2
 8005ca4:	3305      	adds	r3, #5
 8005ca6:	89fa      	ldrh	r2, [r7, #14]
 8005ca8:	4611      	mov	r1, r2
 8005caa:	4618      	mov	r0, r3
 8005cac:	f000 fc43 	bl	8006536 <optiga_common_set_uint16>
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005cb0:	8bbb      	ldrh	r3, [r7, #28]
 8005cb2:	3302      	adds	r3, #2
 8005cb4:	83bb      	strh	r3, [r7, #28]
            if (OPTIGA_CMD_LAST_ERROR_CODE == p_optiga_read_data->oid)
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	891b      	ldrh	r3, [r3, #8]
 8005cba:	f24f 12c2 	movw	r2, #61890	@ 0xf1c2
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d101      	bne.n	8005cc6 <optiga_cmd_get_data_object_handler+0xd6>
                cmd = OPTIGA_CMD_GET_DATA_OBJECT_NO_ERROR_CLEAR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	76fb      	strb	r3, [r7, #27]
            optiga_cmd_prepare_apdu_header(cmd,
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	7e59      	ldrb	r1, [r3, #25]
 8005cca:	8bbb      	ldrh	r3, [r7, #28]
 8005ccc:	3b09      	subs	r3, #9
 8005cce:	b29a      	uxth	r2, r3
                                           (me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET));
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	330d      	adds	r3, #13
            optiga_cmd_prepare_apdu_header(cmd,
 8005cd6:	3305      	adds	r3, #5
 8005cd8:	7ef8      	ldrb	r0, [r7, #27]
 8005cda:	f7fe fd06 	bl	80046ea <optiga_cmd_prepare_apdu_header>
            me->p_optiga->comms_tx_size = index_for_data - OPTIGA_COMMS_DATA_OFFSET;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	8bba      	ldrh	r2, [r7, #28]
 8005ce4:	3a05      	subs	r2, #5
 8005ce6:	b292      	uxth	r2, r2
 8005ce8:	809a      	strh	r2, [r3, #4]
            p_optiga_read_data->last_read_size = size_to_read;
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	89fa      	ldrh	r2, [r7, #14]
 8005cee:	821a      	strh	r2, [r3, #16]
            return_status = OPTIGA_LIB_SUCCESS;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	83fb      	strh	r3, [r7, #30]
        break;
 8005cf4:	e07e      	b.n	8005df4 <optiga_cmd_get_data_object_handler+0x204>
            me->chaining_ongoing = FALSE;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	761a      	strb	r2, [r3, #24]
            if (OPTIGA_CMD_APDU_SUCCESS != me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	7c9b      	ldrb	r3, [r3, #18]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d025      	beq.n	8005d52 <optiga_cmd_get_data_object_handler+0x162>
                if (OPTIGA_CMD_ZERO_LENGTH_OR_VALUE != p_optiga_read_data->accumulated_size)
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	89db      	ldrh	r3, [r3, #14]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d00e      	beq.n	8005d2c <optiga_cmd_get_data_object_handler+0x13c>
                    SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_ENTER_HANDLER_CALL);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	7f5b      	ldrb	r3, [r3, #29]
 8005d12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d16:	b2da      	uxtb	r2, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	775a      	strb	r2, [r3, #29]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	7f5b      	ldrb	r3, [r3, #29]
 8005d20:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005d24:	b2da      	uxtb	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	775a      	strb	r2, [r3, #29]
 8005d2a:	e00e      	b.n	8005d4a <optiga_cmd_get_data_object_handler+0x15a>
                    SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	7f5b      	ldrb	r3, [r3, #29]
 8005d30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d34:	b2da      	uxtb	r2, r3
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	775a      	strb	r2, [r3, #29]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	7f5a      	ldrb	r2, [r3, #29]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	775a      	strb	r2, [r3, #29]
                    *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	2200      	movs	r2, #0
 8005d48:	801a      	strh	r2, [r3, #0]
                return_status = OPTIGA_CMD_ERROR;
 8005d4a:	f240 2302 	movw	r3, #514	@ 0x202
 8005d4e:	83fb      	strh	r3, [r7, #30]
        break;
 8005d50:	e04f      	b.n	8005df2 <optiga_cmd_get_data_object_handler+0x202>
            else if (me->exit_status == (optiga_lib_status_t)(OPTIGA_CMD_OUT_OF_BOUNDARY_ERROR | OPTIGA_DEVICE_ERROR))
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	8c1b      	ldrh	r3, [r3, #32]
 8005d56:	f248 0208 	movw	r2, #32776	@ 0x8008
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d107      	bne.n	8005d6e <optiga_cmd_get_data_object_handler+0x17e>
                *(p_optiga_read_data->ref_bytes_to_read) = p_optiga_read_data->accumulated_size;
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	697a      	ldr	r2, [r7, #20]
 8005d64:	89d2      	ldrh	r2, [r2, #14]
 8005d66:	801a      	strh	r2, [r3, #0]
                return_status = OPTIGA_LIB_SUCCESS;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	83fb      	strh	r3, [r7, #30]
        break;
 8005d6c:	e041      	b.n	8005df2 <optiga_cmd_get_data_object_handler+0x202>
                data_read = me->p_optiga->comms_rx_size - OPTIGA_CMD_APDU_HEADER_SIZE;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	88db      	ldrh	r3, [r3, #6]
 8005d74:	3b04      	subs	r3, #4
 8005d76:	827b      	strh	r3, [r7, #18]
                if (p_optiga_read_data->bytes_to_read < data_read)
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	899b      	ldrh	r3, [r3, #12]
 8005d7c:	8a7a      	ldrh	r2, [r7, #18]
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d907      	bls.n	8005d92 <optiga_cmd_get_data_object_handler+0x1a2>
                    return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 8005d82:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8005d86:	83fb      	strh	r3, [r7, #30]
                    *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	801a      	strh	r2, [r3, #0]
                    break;
 8005d90:	e030      	b.n	8005df4 <optiga_cmd_get_data_object_handler+0x204>
                pal_os_memcpy(p_optiga_read_data->buffer + p_optiga_read_data->accumulated_size,
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	697a      	ldr	r2, [r7, #20]
 8005d98:	89d2      	ldrh	r2, [r2, #14]
 8005d9a:	1898      	adds	r0, r3, r2
                              me->p_optiga->optiga_comms_buffer + OPTIGA_CMD_APDU_INDATA_OFFSET,
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	330d      	adds	r3, #13
                pal_os_memcpy(p_optiga_read_data->buffer + p_optiga_read_data->accumulated_size,
 8005da2:	3309      	adds	r3, #9
 8005da4:	8a7a      	ldrh	r2, [r7, #18]
 8005da6:	4619      	mov	r1, r3
 8005da8:	f001 f8c3 	bl	8006f32 <pal_os_memcpy>
                p_optiga_read_data->accumulated_size += data_read;
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	89da      	ldrh	r2, [r3, #14]
 8005db0:	8a7b      	ldrh	r3, [r7, #18]
 8005db2:	4413      	add	r3, r2
 8005db4:	b29a      	uxth	r2, r3
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	81da      	strh	r2, [r3, #14]
                if ((p_optiga_read_data->last_read_size > data_read) ||
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	8a1b      	ldrh	r3, [r3, #16]
 8005dbe:	8a7a      	ldrh	r2, [r7, #18]
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d305      	bcc.n	8005dd0 <optiga_cmd_get_data_object_handler+0x1e0>
                    (p_optiga_read_data->accumulated_size == p_optiga_read_data->bytes_to_read))
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	89da      	ldrh	r2, [r3, #14]
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	899b      	ldrh	r3, [r3, #12]
                if ((p_optiga_read_data->last_read_size > data_read) ||
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	d10b      	bne.n	8005de8 <optiga_cmd_get_data_object_handler+0x1f8>
                    *(p_optiga_read_data->ref_bytes_to_read) = p_optiga_read_data->accumulated_size;
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	697a      	ldr	r2, [r7, #20]
 8005dd6:	89d2      	ldrh	r2, [r2, #14]
 8005dd8:	801a      	strh	r2, [r3, #0]
                    p_optiga_read_data->accumulated_size = 0;
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	81da      	strh	r2, [r3, #14]
                    p_optiga_read_data->last_read_size = 0;
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	2200      	movs	r2, #0
 8005de4:	821a      	strh	r2, [r3, #16]
 8005de6:	e002      	b.n	8005dee <optiga_cmd_get_data_object_handler+0x1fe>
                    me->chaining_ongoing = TRUE;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	761a      	strb	r2, [r3, #24]
                return_status = OPTIGA_LIB_SUCCESS;
 8005dee:	2300      	movs	r3, #0
 8005df0:	83fb      	strh	r3, [r7, #30]
        break;
 8005df2:	bf00      	nop
    }

    return (return_status);
 8005df4:	8bfb      	ldrh	r3, [r7, #30]
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	3720      	adds	r7, #32
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}
	...

08005e00 <optiga_cmd_get_data_object>:

optiga_lib_status_t optiga_cmd_get_data_object(optiga_cmd_t * me, uint8_t cmd_param,
                                               optiga_get_data_object_params_t * params)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b088      	sub	sp, #32
 8005e04:	af04      	add	r7, sp, #16
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	460b      	mov	r3, r1
 8005e0a:	607a      	str	r2, [r7, #4]
 8005e0c:	72fb      	strb	r3, [r7, #11]
    OPTIGA_CMD_LOG_MESSAGE(__FUNCTION__);
    optiga_cmd_execute(me,
 8005e0e:	7af9      	ldrb	r1, [r7, #11]
 8005e10:	2381      	movs	r3, #129	@ 0x81
 8005e12:	9302      	str	r3, [sp, #8]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	9301      	str	r3, [sp, #4]
 8005e18:	2306      	movs	r3, #6
 8005e1a:	9300      	str	r3, [sp, #0]
 8005e1c:	2302      	movs	r3, #2
 8005e1e:	4a04      	ldr	r2, [pc, #16]	@ (8005e30 <optiga_cmd_get_data_object+0x30>)
 8005e20:	68f8      	ldr	r0, [r7, #12]
 8005e22:	f7fe fcc2 	bl	80047aa <optiga_cmd_execute>
                       OPTIGA_CMD_EXEC_REQUEST_LOCK,
                       params,
                       //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                       OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_GET_DATA_OBJECT, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

    return (OPTIGA_LIB_SUCCESS);
 8005e26:	2300      	movs	r3, #0
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3710      	adds	r7, #16
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}
 8005e30:	08005bf1 	.word	0x08005bf1

08005e34 <optiga_cmd_verify_sign_handler>:
#if defined (OPTIGA_CRYPT_ECDSA_VERIFY_ENABLED) || defined (OPTIGA_CRYPT_RSA_VERIFY_ENABLED)
/*
* VerifySign handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_verify_sign_handler(optiga_cmd_t * me)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b086      	sub	sp, #24
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
    uint16_t total_apdu_length;
    optiga_verify_sign_params_t * p_optiga_verify_sign = (optiga_verify_sign_params_t *)me->p_input;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	613b      	str	r3, [r7, #16]
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
 8005e42:	2309      	movs	r3, #9
 8005e44:	81bb      	strh	r3, [r7, #12]
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8005e46:	f240 2302 	movw	r3, #514	@ 0x202
 8005e4a:	82fb      	strh	r3, [r7, #22]

    switch ((uint8_t)me->cmd_next_execution_state)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	7d9b      	ldrb	r3, [r3, #22]
 8005e50:	2b02      	cmp	r3, #2
 8005e52:	d003      	beq.n	8005e5c <optiga_cmd_verify_sign_handler+0x28>
 8005e54:	2b03      	cmp	r3, #3
 8005e56:	f000 80c7 	beq.w	8005fe8 <optiga_cmd_verify_sign_handler+0x1b4>
            OPTIGA_CMD_LOG_MESSAGE("Response of veriy sign command is processed...");
            return_status = OPTIGA_LIB_SUCCESS;
        }
        break;
        default:
            break;
 8005e5a:	e0d9      	b.n	8006010 <optiga_cmd_verify_sign_handler+0x1dc>
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + OPTIGA_CMD_TAG_LENGTH_SIZE + p_optiga_verify_sign->digest_length +
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	7c1b      	ldrb	r3, [r3, #16]
 8005e60:	461a      	mov	r2, r3
                                    OPTIGA_CMD_TAG_LENGTH_SIZE + (p_optiga_verify_sign->signature_length) +
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	899b      	ldrh	r3, [r3, #12]
 8005e66:	4413      	add	r3, r2
 8005e68:	b29a      	uxth	r2, r3
                                    (OPTIGA_CRYPT_OID_DATA == p_optiga_verify_sign->public_key_source_type ?
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	7c5b      	ldrb	r3, [r3, #17]
                                    OPTIGA_CMD_TAG_LENGTH_SIZE + (p_optiga_verify_sign->signature_length) +
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d005      	beq.n	8005e7e <optiga_cmd_verify_sign_handler+0x4a>
                                     p_optiga_verify_sign->public_key->length));
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	889b      	ldrh	r3, [r3, #4]
                                    OPTIGA_CMD_TAG_LENGTH_SIZE + (p_optiga_verify_sign->signature_length) +
 8005e78:	3309      	adds	r3, #9
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	e000      	b.n	8005e80 <optiga_cmd_verify_sign_handler+0x4c>
 8005e7e:	2305      	movs	r3, #5
 8005e80:	4413      	add	r3, r2
 8005e82:	b29b      	uxth	r3, r3
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + OPTIGA_CMD_TAG_LENGTH_SIZE + p_optiga_verify_sign->digest_length +
 8005e84:	330a      	adds	r3, #10
 8005e86:	81fb      	strh	r3, [r7, #14]
            if (OPTIGA_MAX_COMMS_BUFFER_SIZE < total_apdu_length)
 8005e88:	89fb      	ldrh	r3, [r7, #14]
 8005e8a:	f240 6215 	movw	r2, #1557	@ 0x615
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d903      	bls.n	8005e9a <optiga_cmd_verify_sign_handler+0x66>
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 8005e92:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8005e96:	82fb      	strh	r3, [r7, #22]
                break;
 8005e98:	e0ba      	b.n	8006010 <optiga_cmd_verify_sign_handler+0x1dc>
                                          p_optiga_verify_sign->digest_length,
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	7c1b      	ldrb	r3, [r3, #16]
            optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_SIGN_DIGEST_TAG,
 8005e9e:	4619      	mov	r1, r3
                                          me->p_optiga->optiga_comms_buffer,
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f103 020d 	add.w	r2, r3, #13
            optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_SIGN_DIGEST_TAG,
 8005ea8:	f107 030c 	add.w	r3, r7, #12
 8005eac:	2001      	movs	r0, #1
 8005eae:	f7fe fc3f 	bl	8004730 <optiga_cmd_prepare_tag_header>
            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	330d      	adds	r3, #13
 8005eb8:	89ba      	ldrh	r2, [r7, #12]
 8005eba:	1898      	adds	r0, r3, r2
                          p_optiga_verify_sign->p_digest,
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	6819      	ldr	r1, [r3, #0]
                          p_optiga_verify_sign->digest_length);
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	7c1b      	ldrb	r3, [r3, #16]
            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	f001 f834 	bl	8006f32 <pal_os_memcpy>
            index_for_data += p_optiga_verify_sign->digest_length;
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	7c1b      	ldrb	r3, [r3, #16]
 8005ece:	461a      	mov	r2, r3
 8005ed0:	89bb      	ldrh	r3, [r7, #12]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	81bb      	strh	r3, [r7, #12]
            optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_SIGN_SIGNATURE_TAG,
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	8999      	ldrh	r1, [r3, #12]
                                          me->p_optiga->optiga_comms_buffer,
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f103 020d 	add.w	r2, r3, #13
            optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_SIGN_SIGNATURE_TAG,
 8005ee4:	f107 030c 	add.w	r3, r7, #12
 8005ee8:	2002      	movs	r0, #2
 8005eea:	f7fe fc21 	bl	8004730 <optiga_cmd_prepare_tag_header>
            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	330d      	adds	r3, #13
 8005ef4:	89ba      	ldrh	r2, [r7, #12]
 8005ef6:	1898      	adds	r0, r3, r2
                          p_optiga_verify_sign->p_signature,
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	6859      	ldr	r1, [r3, #4]
                          p_optiga_verify_sign->signature_length);
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	899b      	ldrh	r3, [r3, #12]
            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8005f00:	461a      	mov	r2, r3
 8005f02:	f001 f816 	bl	8006f32 <pal_os_memcpy>
            index_for_data += p_optiga_verify_sign->signature_length;
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	899a      	ldrh	r2, [r3, #12]
 8005f0a:	89bb      	ldrh	r3, [r7, #12]
 8005f0c:	4413      	add	r3, r2
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	81bb      	strh	r3, [r7, #12]
            if (OPTIGA_CRYPT_OID_DATA == p_optiga_verify_sign->public_key_source_type)
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	7c5b      	ldrb	r3, [r3, #17]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d119      	bne.n	8005f4e <optiga_cmd_verify_sign_handler+0x11a>
                                              me->p_optiga->optiga_comms_buffer,
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f103 020d 	add.w	r2, r3, #13
                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_SIGN_PUB_KEY_CERT_OID_TAG,
 8005f22:	f107 030c 	add.w	r3, r7, #12
 8005f26:	2102      	movs	r1, #2
 8005f28:	2004      	movs	r0, #4
 8005f2a:	f7fe fc01 	bl	8004730 <optiga_cmd_prepare_tag_header>
                optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data),
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	330d      	adds	r3, #13
 8005f34:	89ba      	ldrh	r2, [r7, #12]
 8005f36:	441a      	add	r2, r3
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	89db      	ldrh	r3, [r3, #14]
 8005f3c:	4619      	mov	r1, r3
 8005f3e:	4610      	mov	r0, r2
 8005f40:	f000 faf9 	bl	8006536 <optiga_common_set_uint16>
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005f44:	89bb      	ldrh	r3, [r7, #12]
 8005f46:	3302      	adds	r3, #2
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	81bb      	strh	r3, [r7, #12]
 8005f4c:	e037      	b.n	8005fbe <optiga_cmd_verify_sign_handler+0x18a>
                                              me->p_optiga->optiga_comms_buffer,
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f103 020d 	add.w	r2, r3, #13
                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_ALGO_ID_TAG,
 8005f56:	f107 030c 	add.w	r3, r7, #12
 8005f5a:	2101      	movs	r1, #1
 8005f5c:	2005      	movs	r0, #5
 8005f5e:	f7fe fbe7 	bl	8004730 <optiga_cmd_prepare_tag_header>
                *(me->p_optiga->optiga_comms_buffer + index_for_data++) = (uint8_t)p_optiga_verify_sign->public_key->key_type;
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	689a      	ldr	r2, [r3, #8]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f103 010d 	add.w	r1, r3, #13
 8005f6e:	89bb      	ldrh	r3, [r7, #12]
 8005f70:	1c58      	adds	r0, r3, #1
 8005f72:	b280      	uxth	r0, r0
 8005f74:	81b8      	strh	r0, [r7, #12]
 8005f76:	440b      	add	r3, r1
 8005f78:	7992      	ldrb	r2, [r2, #6]
 8005f7a:	701a      	strb	r2, [r3, #0]
                                              p_optiga_verify_sign->public_key->length,
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	689b      	ldr	r3, [r3, #8]
                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_PUBLIC_KEY_TAG,
 8005f80:	8899      	ldrh	r1, [r3, #4]
                                              me->p_optiga->optiga_comms_buffer,
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f103 020d 	add.w	r2, r3, #13
                optiga_cmd_prepare_tag_header(OPTIGA_CMD_VERIFY_PUBLIC_KEY_TAG,
 8005f8a:	f107 030c 	add.w	r3, r7, #12
 8005f8e:	2006      	movs	r0, #6
 8005f90:	f7fe fbce 	bl	8004730 <optiga_cmd_prepare_tag_header>
                pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	330d      	adds	r3, #13
 8005f9a:	89ba      	ldrh	r2, [r7, #12]
 8005f9c:	1898      	adds	r0, r3, r2
                              p_optiga_verify_sign->public_key->public_key,
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	6819      	ldr	r1, [r3, #0]
                              p_optiga_verify_sign->public_key->length);
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	889b      	ldrh	r3, [r3, #4]
                pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8005faa:	461a      	mov	r2, r3
 8005fac:	f000 ffc1 	bl	8006f32 <pal_os_memcpy>
                index_for_data += p_optiga_verify_sign->public_key->length;
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	889a      	ldrh	r2, [r3, #4]
 8005fb6:	89bb      	ldrh	r3, [r7, #12]
 8005fb8:	4413      	add	r3, r2
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	81bb      	strh	r3, [r7, #12]
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_VERIFY_SIGN,
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	7e59      	ldrb	r1, [r3, #25]
 8005fc2:	89bb      	ldrh	r3, [r7, #12]
 8005fc4:	3b09      	subs	r3, #9
 8005fc6:	b29a      	uxth	r2, r3
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	330d      	adds	r3, #13
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_VERIFY_SIGN,
 8005fce:	3305      	adds	r3, #5
 8005fd0:	20b2      	movs	r0, #178	@ 0xb2
 8005fd2:	f7fe fb8a 	bl	80046ea <optiga_cmd_prepare_apdu_header>
            me->p_optiga->comms_tx_size = (uint16_t)(index_for_data - OPTIGA_COMMS_DATA_OFFSET);
 8005fd6:	89ba      	ldrh	r2, [r7, #12]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	3a05      	subs	r2, #5
 8005fde:	b292      	uxth	r2, r2
 8005fe0:	809a      	strh	r2, [r3, #4]
            return_status = OPTIGA_LIB_SUCCESS;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	82fb      	strh	r3, [r7, #22]
        break;
 8005fe6:	e013      	b.n	8006010 <optiga_cmd_verify_sign_handler+0x1dc>
            if (OPTIGA_CMD_APDU_FAILURE == me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	7c9b      	ldrb	r3, [r3, #18]
 8005fee:	2bff      	cmp	r3, #255	@ 0xff
 8005ff0:	d10b      	bne.n	800600a <optiga_cmd_verify_sign_handler+0x1d6>
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	7f5b      	ldrb	r3, [r3, #29]
 8005ff6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ffa:	b2da      	uxtb	r2, r3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	775a      	strb	r2, [r3, #29]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	7f5a      	ldrb	r2, [r3, #29]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	775a      	strb	r2, [r3, #29]
                break;
 8006008:	e002      	b.n	8006010 <optiga_cmd_verify_sign_handler+0x1dc>
            return_status = OPTIGA_LIB_SUCCESS;
 800600a:	2300      	movs	r3, #0
 800600c:	82fb      	strh	r3, [r7, #22]
        break;
 800600e:	bf00      	nop
    }

    return (return_status);
 8006010:	8afb      	ldrh	r3, [r7, #22]
}
 8006012:	4618      	mov	r0, r3
 8006014:	3718      	adds	r7, #24
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}
	...

0800601c <optiga_cmd_verify_sign>:

optiga_lib_status_t optiga_cmd_verify_sign(optiga_cmd_t * me,
                                           uint8_t cmd_param,
                                           optiga_verify_sign_params_t * params)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b088      	sub	sp, #32
 8006020:	af04      	add	r7, sp, #16
 8006022:	60f8      	str	r0, [r7, #12]
 8006024:	460b      	mov	r3, r1
 8006026:	607a      	str	r2, [r7, #4]
 8006028:	72fb      	strb	r3, [r7, #11]
    OPTIGA_CMD_LOG_MESSAGE(__FUNCTION__);
    optiga_cmd_execute(me,
 800602a:	7af9      	ldrb	r1, [r7, #11]
 800602c:	23b2      	movs	r3, #178	@ 0xb2
 800602e:	9302      	str	r3, [sp, #8]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	9301      	str	r3, [sp, #4]
 8006034:	2306      	movs	r3, #6
 8006036:	9300      	str	r3, [sp, #0]
 8006038:	2302      	movs	r3, #2
 800603a:	4a04      	ldr	r2, [pc, #16]	@ (800604c <optiga_cmd_verify_sign+0x30>)
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f7fe fbb4 	bl	80047aa <optiga_cmd_execute>
                       OPTIGA_CMD_EXEC_REQUEST_LOCK,
                       params,
                       //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                       OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_VERIFY_SIGN, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

    return (OPTIGA_LIB_SUCCESS);
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	3710      	adds	r7, #16
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}
 800604c:	08005e35 	.word	0x08005e35

08006050 <optiga_comms_create>:

_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t *p_ctx);
_STATIC_H void ifx_i2c_event_handler(void* p_ctx, optiga_lib_status_t event);

optiga_comms_t * optiga_comms_create(callback_handler_t callback, void * context)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]
    optiga_comms_t * p_optiga_comms = NULL;
 800605a:	2300      	movs	r3, #0
 800605c:	60fb      	str	r3, [r7, #12]

    do
    {
        p_optiga_comms = &optiga_comms;
 800605e:	4b0e      	ldr	r3, [pc, #56]	@ (8006098 <optiga_comms_create+0x48>)
 8006060:	60fb      	str	r3, [r7, #12]

        if (FALSE == p_optiga_comms->instance_init_state)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	7c1b      	ldrb	r3, [r3, #16]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d110      	bne.n	800608c <optiga_comms_create+0x3c>
        {
#ifdef OPTIGA_PAL_INIT_ENABLED
            if (PAL_STATUS_SUCCESS != pal_init())
 800606a:	f000 fc0c 	bl	8006886 <pal_init>
 800606e:	4603      	mov	r3, r0
 8006070:	2b00      	cmp	r3, #0
 8006072:	d002      	beq.n	800607a <optiga_comms_create+0x2a>
            {
                p_optiga_comms = NULL;
 8006074:	2300      	movs	r3, #0
 8006076:	60fb      	str	r3, [r7, #12]
                break;
 8006078:	e008      	b.n	800608c <optiga_comms_create+0x3c>
            }
#endif
            p_optiga_comms->upper_layer_handler = callback;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	60da      	str	r2, [r3, #12]
            p_optiga_comms->p_upper_layer_ctx = context;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	683a      	ldr	r2, [r7, #0]
 8006084:	609a      	str	r2, [r3, #8]
            p_optiga_comms->instance_init_state = TRUE;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2201      	movs	r2, #1
 800608a:	741a      	strb	r2, [r3, #16]
        }
    } while (FALSE);
    return (p_optiga_comms);
 800608c:	68fb      	ldr	r3, [r7, #12]
}
 800608e:	4618      	mov	r0, r3
 8006090:	3710      	adds	r7, #16
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}
 8006096:	bf00      	nop
 8006098:	200004d4 	.word	0x200004d4

0800609c <optiga_comms_destroy>:

//lint --e{715} suppress "p_optiga_cmd is not used here as it is placeholder for future."
//lint --e{818} suppress "Not declared as pointer as nothing needs to be updated in the pointer."
void optiga_comms_destroy(optiga_comms_t * p_optiga_cmd)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b082      	sub	sp, #8
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
    do
    {
        if (TRUE == p_optiga_cmd->instance_init_state)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	7c1b      	ldrb	r3, [r3, #16]
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d10a      	bne.n	80060c2 <optiga_comms_destroy+0x26>
        {
            p_optiga_cmd->instance_init_state = FALSE;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2200      	movs	r2, #0
 80060b0:	741a      	strb	r2, [r3, #16]
            p_optiga_cmd->p_upper_layer_ctx = NULL;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	609a      	str	r2, [r3, #8]
            p_optiga_cmd->upper_layer_handler = NULL;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	60da      	str	r2, [r3, #12]
#ifdef OPTIGA_PAL_INIT_ENABLED
            (void)pal_deinit();
 80060be:	f000 fbea 	bl	8006896 <pal_deinit>
#endif
        }
    } while (FALSE);
}
 80060c2:	bf00      	nop
 80060c4:	3708      	adds	r7, #8
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}

080060ca <optiga_comms_set_callback_context>:
    p_optiga_comms->upper_layer_handler = handler;
    return (0);
}

optiga_lib_status_t optiga_comms_set_callback_context(optiga_comms_t * p_optiga_comms, void * context)
{
 80060ca:	b480      	push	{r7}
 80060cc:	b083      	sub	sp, #12
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
 80060d2:	6039      	str	r1, [r7, #0]
    p_optiga_comms->p_upper_layer_ctx = context;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	683a      	ldr	r2, [r7, #0]
 80060d8:	609a      	str	r2, [r3, #8]
    return (0);
 80060da:	2300      	movs	r3, #0
}
 80060dc:	4618      	mov	r0, r3
 80060de:	370c      	adds	r7, #12
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr

080060e8 <optiga_comms_open>:


/// @endcond

optiga_lib_status_t optiga_comms_open(optiga_comms_t * p_ctx)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b084      	sub	sp, #16
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 80060f0:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80060f4:	81fb      	strh	r3, [r7, #14]
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 f8a6 	bl	8006248 <check_optiga_comms_state>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d122      	bne.n	8006148 <optiga_comms_open+0x60>
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	687a      	ldr	r2, [r7, #4]
 8006108:	f8c3 2278 	str.w	r2, [r3, #632]	@ 0x278
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	4a10      	ldr	r2, [pc, #64]	@ (8006154 <optiga_comms_open+0x6c>)
 8006112:	f8c3 2274 	str.w	r2, [r3, #628]	@ 0x274
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->manage_context_operation = p_ctx->manage_context_operation;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	687a      	ldr	r2, [r7, #4]
 800611c:	7d12      	ldrb	r2, [r2, #20]
 800611e:	f883 24c2 	strb.w	r2, [r3, #1218]	@ 0x4c2
#endif
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->pal_os_event_ctx = p_ctx->p_pal_os_event_ctx;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	687a      	ldr	r2, [r7, #4]
 8006128:	6812      	ldr	r2, [r2, #0]
 800612a:	f8c3 2284 	str.w	r2, [r3, #644]	@ 0x284

        status = ifx_i2c_open((ifx_i2c_context_t * )(p_ctx->p_comms_ctx));
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	4618      	mov	r0, r3
 8006134:	f7fa fc9c 	bl	8000a70 <ifx_i2c_open>
 8006138:	4603      	mov	r3, r0
 800613a:	81fb      	strh	r3, [r7, #14]
        if (IFX_I2C_STACK_SUCCESS != status)
 800613c:	89fb      	ldrh	r3, [r7, #14]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d002      	beq.n	8006148 <optiga_comms_open+0x60>
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	745a      	strb	r2, [r3, #17]
        }
    }
    return (status);
 8006148:	89fb      	ldrh	r3, [r7, #14]
}
 800614a:	4618      	mov	r0, r3
 800614c:	3710      	adds	r7, #16
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	0800627d 	.word	0x0800627d

08006158 <optiga_comms_transceive>:
optiga_lib_status_t optiga_comms_transceive(optiga_comms_t * p_ctx,
                                            const uint8_t * p_tx_data,
                                            uint16_t tx_data_length,
                                            uint8_t * p_rx_data,
                                            uint16_t * p_rx_data_len)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b088      	sub	sp, #32
 800615c:	af02      	add	r7, sp, #8
 800615e:	60f8      	str	r0, [r7, #12]
 8006160:	60b9      	str	r1, [r7, #8]
 8006162:	603b      	str	r3, [r7, #0]
 8006164:	4613      	mov	r3, r2
 8006166:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 8006168:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800616c:	82fb      	strh	r3, [r7, #22]
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
 800616e:	68f8      	ldr	r0, [r7, #12]
 8006170:	f000 f86a 	bl	8006248 <check_optiga_comms_state>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d12c      	bne.n	80061d4 <optiga_comms_transceive+0x7c>
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	68fa      	ldr	r2, [r7, #12]
 8006180:	f8c3 2278 	str.w	r2, [r3, #632]	@ 0x278
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	4a15      	ldr	r2, [pc, #84]	@ (80061e0 <optiga_comms_transceive+0x88>)
 800618a:	f8c3 2274 	str.w	r2, [r3, #628]	@ 0x274
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->protection_level = p_ctx->protection_level;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	68fa      	ldr	r2, [r7, #12]
 8006194:	7c92      	ldrb	r2, [r2, #18]
 8006196:	f883 24c0 	strb.w	r2, [r3, #1216]	@ 0x4c0
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->protocol_version = p_ctx->protocol_version;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	7cd2      	ldrb	r2, [r2, #19]
 80061a2:	f883 24c1 	strb.w	r2, [r3, #1217]	@ 0x4c1
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->manage_context_operation = p_ctx->manage_context_operation;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	68fa      	ldr	r2, [r7, #12]
 80061ac:	7d12      	ldrb	r2, [r2, #20]
 80061ae:	f883 24c2 	strb.w	r2, [r3, #1218]	@ 0x4c2
#endif
        status = (ifx_i2c_transceive((ifx_i2c_context_t * )(p_ctx->p_comms_ctx),
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	6858      	ldr	r0, [r3, #4]
 80061b6:	88fa      	ldrh	r2, [r7, #6]
 80061b8:	6a3b      	ldr	r3, [r7, #32]
 80061ba:	9300      	str	r3, [sp, #0]
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	68b9      	ldr	r1, [r7, #8]
 80061c0:	f7fa fc8f 	bl	8000ae2 <ifx_i2c_transceive>
 80061c4:	4603      	mov	r3, r0
 80061c6:	82fb      	strh	r3, [r7, #22]
                                     p_tx_data,
                                     tx_data_length,
                                     p_rx_data,
                                     p_rx_data_len));
        if (IFX_I2C_STACK_SUCCESS != status)
 80061c8:	8afb      	ldrh	r3, [r7, #22]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d002      	beq.n	80061d4 <optiga_comms_transceive+0x7c>
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2200      	movs	r2, #0
 80061d2:	745a      	strb	r2, [r3, #17]
        }
    }
    return (status);
 80061d4:	8afb      	ldrh	r3, [r7, #22]
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	3718      	adds	r7, #24
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}
 80061de:	bf00      	nop
 80061e0:	0800627d 	.word	0x0800627d

080061e4 <optiga_comms_close>:


optiga_lib_status_t optiga_comms_close(optiga_comms_t * p_ctx)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b084      	sub	sp, #16
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 80061ec:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80061f0:	81fb      	strh	r3, [r7, #14]
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 f828 	bl	8006248 <check_optiga_comms_state>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d11c      	bne.n	8006238 <optiga_comms_close+0x54>
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	f8c3 2278 	str.w	r2, [r3, #632]	@ 0x278
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	4a0d      	ldr	r2, [pc, #52]	@ (8006244 <optiga_comms_close+0x60>)
 800620e:	f8c3 2274 	str.w	r2, [r3, #628]	@ 0x274
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->manage_context_operation = p_ctx->manage_context_operation;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	7d12      	ldrb	r2, [r2, #20]
 800621a:	f883 24c2 	strb.w	r2, [r3, #1218]	@ 0x4c2
#endif
        status = ifx_i2c_close((ifx_i2c_context_t * )(p_ctx->p_comms_ctx));
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	4618      	mov	r0, r3
 8006224:	f7fa fc96 	bl	8000b54 <ifx_i2c_close>
 8006228:	4603      	mov	r3, r0
 800622a:	81fb      	strh	r3, [r7, #14]
        if (IFX_I2C_STACK_SUCCESS != status)
 800622c:	89fb      	ldrh	r3, [r7, #14]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d002      	beq.n	8006238 <optiga_comms_close+0x54>
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	745a      	strb	r2, [r3, #17]
        }
    }
    return (status);
 8006238:	89fb      	ldrh	r3, [r7, #14]
}
 800623a:	4618      	mov	r0, r3
 800623c:	3710      	adds	r7, #16
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
 8006242:	bf00      	nop
 8006244:	0800627d 	.word	0x0800627d

08006248 <check_optiga_comms_state>:

/// @cond hidden
_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t * p_ctx)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 8006250:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8006254:	81fb      	strh	r3, [r7, #14]
    if ((NULL != p_ctx) && (OPTIGA_COMMS_INUSE != p_ctx->state))
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d008      	beq.n	800626e <check_optiga_comms_state+0x26>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	7c5b      	ldrb	r3, [r3, #17]
 8006260:	2b01      	cmp	r3, #1
 8006262:	d004      	beq.n	800626e <check_optiga_comms_state+0x26>
    {
        p_ctx->state = OPTIGA_COMMS_INUSE;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	745a      	strb	r2, [r3, #17]
        status = OPTIGA_COMMS_SUCCESS;
 800626a:	2300      	movs	r3, #0
 800626c:	81fb      	strh	r3, [r7, #14]
    }
    return (status);
 800626e:	89fb      	ldrh	r3, [r7, #14]
}
 8006270:	4618      	mov	r0, r3
 8006272:	3714      	adds	r7, #20
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr

0800627c <ifx_i2c_event_handler>:

//lint --e{818} suppress "This is ignored as upper layer handler function prototype requires this argument"
_STATIC_H void ifx_i2c_event_handler(void * p_upper_layer_ctx, optiga_lib_status_t event)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b084      	sub	sp, #16
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	460b      	mov	r3, r1
 8006286:	807b      	strh	r3, [r7, #2]
    void * ctx = ((optiga_comms_t * )p_upper_layer_ctx)->p_upper_layer_ctx;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	60fb      	str	r3, [r7, #12]
    ((optiga_comms_t * )p_upper_layer_ctx)->upper_layer_handler(ctx, event);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	887a      	ldrh	r2, [r7, #2]
 8006294:	4611      	mov	r1, r2
 8006296:	68f8      	ldr	r0, [r7, #12]
 8006298:	4798      	blx	r3
    ((optiga_comms_t * )p_upper_layer_ctx)->state = OPTIGA_COMMS_FREE;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	745a      	strb	r2, [r3, #17]
}
 80062a0:	bf00      	nop
 80062a2:	3710      	adds	r7, #16
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <optiga_crypt_generic_event_handler>:

#endif

_STATIC_H void optiga_crypt_generic_event_handler(void * p_ctx,
                                                  optiga_lib_status_t event)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	460b      	mov	r3, r1
 80062b2:	807b      	strh	r3, [r7, #2]
    optiga_crypt_t * me = (optiga_crypt_t *)p_ctx;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	60fb      	str	r3, [r7, #12]

    me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2200      	movs	r2, #0
 80062bc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    me->handler(me->caller_context, event);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062c4:	68fa      	ldr	r2, [r7, #12]
 80062c6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80062c8:	8879      	ldrh	r1, [r7, #2]
 80062ca:	4610      	mov	r0, r2
 80062cc:	4798      	blx	r3
}
 80062ce:	bf00      	nop
 80062d0:	3710      	adds	r7, #16
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}

080062d6 <optiga_crypt_reset_protection_level>:

_STATIC_H void optiga_crypt_reset_protection_level(optiga_crypt_t * me)
{
 80062d6:	b580      	push	{r7, lr}
 80062d8:	b082      	sub	sp, #8
 80062da:	af00      	add	r7, sp, #0
 80062dc:	6078      	str	r0, [r7, #4]
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
    if (NULL != me)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d004      	beq.n	80062ee <optiga_crypt_reset_protection_level+0x18>
#endif
    {
        OPTIGA_CRYPT_SET_COMMS_PROTECTION_LEVEL(me, OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL);
 80062e4:	2200      	movs	r2, #0
 80062e6:	2101      	movs	r1, #1
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 f880 	bl	80063ee <optiga_crypt_set_comms_params>
    }
}
 80062ee:	bf00      	nop
 80062f0:	3708      	adds	r7, #8
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}

080062f6 <optiga_crypt_verify>:
                                                  const uint8_t * p_signature,
                                                  uint16_t signature_length,
                                                  uint8_t public_key_source_type,
                                                  const void * p_public_key,
                                                  uint16_t salt_length)
{
 80062f6:	b580      	push	{r7, lr}
 80062f8:	b086      	sub	sp, #24
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	60f8      	str	r0, [r7, #12]
 80062fe:	607a      	str	r2, [r7, #4]
 8006300:	461a      	mov	r2, r3
 8006302:	460b      	mov	r3, r1
 8006304:	72fb      	strb	r3, [r7, #11]
 8006306:	4613      	mov	r3, r2
 8006308:	72bb      	strb	r3, [r7, #10]
    optiga_verify_sign_params_t * p_params;
    optiga_lib_status_t return_value = OPTIGA_CRYPT_ERROR;
 800630a:	f240 4302 	movw	r3, #1026	@ 0x402
 800630e:	82fb      	strh	r3, [r7, #22]

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d00c      	beq.n	8006330 <optiga_crypt_verify+0x3a>
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800631a:	2b00      	cmp	r3, #0
 800631c:	d008      	beq.n	8006330 <optiga_crypt_verify+0x3a>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d005      	beq.n	8006330 <optiga_crypt_verify+0x3a>
            (NULL == p_digest) || (NULL == p_signature) || (NULL == p_public_key))
 8006324:	6a3b      	ldr	r3, [r7, #32]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d002      	beq.n	8006330 <optiga_crypt_verify+0x3a>
 800632a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800632c:	2b00      	cmp	r3, #0
 800632e:	d103      	bne.n	8006338 <optiga_crypt_verify+0x42>
        {
            return_value = OPTIGA_CRYPT_ERROR_INVALID_INPUT;
 8006330:	f240 4303 	movw	r3, #1027	@ 0x403
 8006334:	82fb      	strh	r3, [r7, #22]
            break;
 8006336:	e052      	b.n	80063de <optiga_crypt_verify+0xe8>
        }
#endif

        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800633e:	2b01      	cmp	r3, #1
 8006340:	d103      	bne.n	800634a <optiga_crypt_verify+0x54>
        {
            return_value = OPTIGA_CRYPT_ERROR_INSTANCE_IN_USE;
 8006342:	f240 4305 	movw	r3, #1029	@ 0x405
 8006346:	82fb      	strh	r3, [r7, #22]
            break;
 8006348:	e049      	b.n	80063de <optiga_crypt_verify+0xe8>
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2201      	movs	r2, #1
 800634e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
        p_params = (optiga_verify_sign_params_t *)&(me->params.optiga_verify_sign_params);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	613b      	str	r3, [r7, #16]
        pal_os_memset(&me->params,0x00,sizeof(optiga_crypt_params_t));
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2234      	movs	r2, #52	@ 0x34
 800635a:	2100      	movs	r1, #0
 800635c:	4618      	mov	r0, r3
 800635e:	f000 fdf7 	bl	8006f50 <pal_os_memset>

        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800636c:	2200      	movs	r2, #0
 800636e:	4619      	mov	r1, r3
 8006370:	f7fe f996 	bl	80046a0 <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800637e:	2201      	movs	r2, #1
 8006380:	4619      	mov	r1, r3
 8006382:	f7fe f98d 	bl	80046a0 <optiga_cmd_set_shielded_connection_option>
        p_params->p_digest = p_digest;
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	687a      	ldr	r2, [r7, #4]
 800638a:	601a      	str	r2, [r3, #0]
        p_params->digest_length = digest_length;
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	7aba      	ldrb	r2, [r7, #10]
 8006390:	741a      	strb	r2, [r3, #16]
        p_params->p_signature = p_signature;
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	6a3a      	ldr	r2, [r7, #32]
 8006396:	605a      	str	r2, [r3, #4]
        p_params->signature_length = signature_length;
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800639c:	819a      	strh	r2, [r3, #12]
        p_params->public_key_source_type = public_key_source_type;
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80063a4:	745a      	strb	r2, [r3, #17]

        if (OPTIGA_CRYPT_OID_DATA == public_key_source_type)
 80063a6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d104      	bne.n	80063b8 <optiga_crypt_verify+0xc2>
        {
            p_params->certificate_oid = *((uint16_t *)p_public_key);
 80063ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063b0:	881a      	ldrh	r2, [r3, #0]
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	81da      	strh	r2, [r3, #14]
 80063b6:	e002      	b.n	80063be <optiga_crypt_verify+0xc8>
        }
        else
        {
            p_params->public_key = (public_key_from_host_t *)p_public_key;
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063bc:	609a      	str	r2, [r3, #8]
        }

        return_value = optiga_cmd_verify_sign(me->my_cmd,
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063c2:	7af9      	ldrb	r1, [r7, #11]
 80063c4:	693a      	ldr	r2, [r7, #16]
 80063c6:	4618      	mov	r0, r3
 80063c8:	f7ff fe28 	bl	800601c <optiga_cmd_verify_sign>
 80063cc:	4603      	mov	r3, r0
 80063ce:	82fb      	strh	r3, [r7, #22]
                                             (uint8_t)cmd_param,
                                             (optiga_verify_sign_params_t *)p_params);
        if (OPTIGA_LIB_SUCCESS != return_value)
 80063d0:	8afb      	ldrh	r3, [r7, #22]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d003      	beq.n	80063de <optiga_crypt_verify+0xe8>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
        }
    } while (FALSE);
    optiga_crypt_reset_protection_level(me);
 80063de:	68f8      	ldr	r0, [r7, #12]
 80063e0:	f7ff ff79 	bl	80062d6 <optiga_crypt_reset_protection_level>

    return (return_value);
 80063e4:	8afb      	ldrh	r3, [r7, #22]
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3718      	adds	r7, #24
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <optiga_crypt_set_comms_params>:

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
void optiga_crypt_set_comms_params(optiga_crypt_t * me,
                                   uint8_t parameter_type,
                                   uint8_t value)
{
 80063ee:	b480      	push	{r7}
 80063f0:	b083      	sub	sp, #12
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
 80063f6:	460b      	mov	r3, r1
 80063f8:	70fb      	strb	r3, [r7, #3]
 80063fa:	4613      	mov	r3, r2
 80063fc:	70bb      	strb	r3, [r7, #2]
    switch (parameter_type)
 80063fe:	78fb      	ldrb	r3, [r7, #3]
 8006400:	2b01      	cmp	r3, #1
 8006402:	d002      	beq.n	800640a <optiga_crypt_set_comms_params+0x1c>
 8006404:	2b02      	cmp	r3, #2
 8006406:	d005      	beq.n	8006414 <optiga_crypt_set_comms_params+0x26>
            me->protocol_version = value;
            break;
        }
        default:
        {
            break;
 8006408:	e009      	b.n	800641e <optiga_crypt_set_comms_params+0x30>
            me->protection_level = value;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	78ba      	ldrb	r2, [r7, #2]
 800640e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            break;
 8006412:	e004      	b.n	800641e <optiga_crypt_set_comms_params+0x30>
            me->protocol_version = value;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	78ba      	ldrb	r2, [r7, #2]
 8006418:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
            break;
 800641c:	bf00      	nop
        }
    }
}
 800641e:	bf00      	nop
 8006420:	370c      	adds	r7, #12
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr
	...

0800642c <optiga_crypt_create>:
#endif

optiga_crypt_t * optiga_crypt_create(uint8_t optiga_instance_id,
                                     callback_handler_t handler,
                                     void * caller_context)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b086      	sub	sp, #24
 8006430:	af00      	add	r7, sp, #0
 8006432:	4603      	mov	r3, r0
 8006434:	60b9      	str	r1, [r7, #8]
 8006436:	607a      	str	r2, [r7, #4]
 8006438:	73fb      	strb	r3, [r7, #15]
    optiga_crypt_t * me = NULL;
 800643a:	2300      	movs	r3, #0
 800643c:	617b      	str	r3, [r7, #20]

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if (NULL == handler)
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d02c      	beq.n	800649e <optiga_crypt_create+0x72>
        {
            break;
        }
#endif
        me = (optiga_crypt_t *)pal_os_calloc(1, sizeof(optiga_crypt_t));
 8006444:	2144      	movs	r1, #68	@ 0x44
 8006446:	2001      	movs	r0, #1
 8006448:	f000 fd5a 	bl	8006f00 <pal_os_calloc>
 800644c:	6178      	str	r0, [r7, #20]
        if (NULL == me)
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d026      	beq.n	80064a2 <optiga_crypt_create+0x76>
        {
            break;
        }

        me->handler = handler;
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	68ba      	ldr	r2, [r7, #8]
 8006458:	63da      	str	r2, [r3, #60]	@ 0x3c
        me->caller_context = caller_context;
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	639a      	str	r2, [r3, #56]	@ 0x38
        me->instance_state = OPTIGA_LIB_SUCCESS;
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	2200      	movs	r2, #0
 8006464:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        me->protocol_version = OPTIGA_COMMS_PROTOCOL_VERSION_PRE_SHARED_SECRET;
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        me->protection_level = OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL;
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
#endif
        me->my_cmd = optiga_cmd_create(optiga_instance_id,
 8006478:	7bfb      	ldrb	r3, [r7, #15]
 800647a:	697a      	ldr	r2, [r7, #20]
 800647c:	490c      	ldr	r1, [pc, #48]	@ (80064b0 <optiga_crypt_create+0x84>)
 800647e:	4618      	mov	r0, r3
 8006480:	f7ff f952 	bl	8005728 <optiga_cmd_create>
 8006484:	4602      	mov	r2, r0
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	635a      	str	r2, [r3, #52]	@ 0x34
                                       optiga_crypt_generic_event_handler,
                                       me);
        if (NULL == me->my_cmd)
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800648e:	2b00      	cmp	r3, #0
 8006490:	d108      	bne.n	80064a4 <optiga_crypt_create+0x78>
        {
            pal_os_free(me);
 8006492:	6978      	ldr	r0, [r7, #20]
 8006494:	f000 fd42 	bl	8006f1c <pal_os_free>
            me = NULL;
 8006498:	2300      	movs	r3, #0
 800649a:	617b      	str	r3, [r7, #20]
 800649c:	e002      	b.n	80064a4 <optiga_crypt_create+0x78>
            break;
 800649e:	bf00      	nop
 80064a0:	e000      	b.n	80064a4 <optiga_crypt_create+0x78>
            break;
 80064a2:	bf00      	nop
        }

    } while (FALSE);

    return (me);
 80064a4:	697b      	ldr	r3, [r7, #20]
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3718      	adds	r7, #24
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bd80      	pop	{r7, pc}
 80064ae:	bf00      	nop
 80064b0:	080062a9 	.word	0x080062a9

080064b4 <optiga_crypt_destroy>:

optiga_lib_status_t optiga_crypt_destroy(optiga_crypt_t * me)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t return_value;

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if (NULL == me)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d103      	bne.n	80064ca <optiga_crypt_destroy+0x16>
        {
            return_value = OPTIGA_CRYPT_ERROR_INVALID_INPUT;
 80064c2:	f240 4303 	movw	r3, #1027	@ 0x403
 80064c6:	81fb      	strh	r3, [r7, #14]
            break;
 80064c8:	e012      	b.n	80064f0 <optiga_crypt_destroy+0x3c>
        }
#endif
        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d103      	bne.n	80064dc <optiga_crypt_destroy+0x28>
        {
            return_value = OPTIGA_CRYPT_ERROR_INSTANCE_IN_USE;
 80064d4:	f240 4305 	movw	r3, #1029	@ 0x405
 80064d8:	81fb      	strh	r3, [r7, #14]
            break;
 80064da:	e009      	b.n	80064f0 <optiga_crypt_destroy+0x3c>
        }
        return_value = optiga_cmd_destroy(me->my_cmd);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064e0:	4618      	mov	r0, r3
 80064e2:	f7ff f99f 	bl	8005824 <optiga_cmd_destroy>
 80064e6:	4603      	mov	r3, r0
 80064e8:	81fb      	strh	r3, [r7, #14]
        pal_os_free(me);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f000 fd16 	bl	8006f1c <pal_os_free>

    } while (FALSE);
    return (return_value);
 80064f0:	89fb      	ldrh	r3, [r7, #14]
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3710      	adds	r7, #16
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}

080064fa <optiga_crypt_ecdsa_verify>:
                                              uint8_t digest_length,
                                              const uint8_t * signature,
                                              uint16_t signature_length,
                                              uint8_t public_key_source_type,
                                              const void * public_key)
{
 80064fa:	b580      	push	{r7, lr}
 80064fc:	b08a      	sub	sp, #40	@ 0x28
 80064fe:	af06      	add	r7, sp, #24
 8006500:	60f8      	str	r0, [r7, #12]
 8006502:	60b9      	str	r1, [r7, #8]
 8006504:	603b      	str	r3, [r7, #0]
 8006506:	4613      	mov	r3, r2
 8006508:	71fb      	strb	r3, [r7, #7]
    OPTIGA_CRYPT_LOG_MESSAGE(__FUNCTION__);
    return (optiga_crypt_verify(me,
 800650a:	79fa      	ldrb	r2, [r7, #7]
 800650c:	2300      	movs	r3, #0
 800650e:	9304      	str	r3, [sp, #16]
 8006510:	6a3b      	ldr	r3, [r7, #32]
 8006512:	9303      	str	r3, [sp, #12]
 8006514:	7f3b      	ldrb	r3, [r7, #28]
 8006516:	9302      	str	r3, [sp, #8]
 8006518:	8b3b      	ldrh	r3, [r7, #24]
 800651a:	9301      	str	r3, [sp, #4]
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	9300      	str	r3, [sp, #0]
 8006520:	4613      	mov	r3, r2
 8006522:	68ba      	ldr	r2, [r7, #8]
 8006524:	2111      	movs	r1, #17
 8006526:	68f8      	ldr	r0, [r7, #12]
 8006528:	f7ff fee5 	bl	80062f6 <optiga_crypt_verify>
 800652c:	4603      	mov	r3, r0
                                signature,
                                signature_length,
                                public_key_source_type,
                                public_key,
                                0x0000));
}
 800652e:	4618      	mov	r0, r3
 8006530:	3710      	adds	r7, #16
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}

08006536 <optiga_common_set_uint16>:

#include "optiga/common/optiga_lib_types.h"
#include "optiga/common/optiga_lib_common.h"

void optiga_common_set_uint16 (uint8_t * p_output_buffer,uint16_t two_byte_value)
{
 8006536:	b480      	push	{r7}
 8006538:	b083      	sub	sp, #12
 800653a:	af00      	add	r7, sp, #0
 800653c:	6078      	str	r0, [r7, #4]
 800653e:	460b      	mov	r3, r1
 8006540:	807b      	strh	r3, [r7, #2]
    *p_output_buffer = (uint8_t)(two_byte_value>>8);
 8006542:	887b      	ldrh	r3, [r7, #2]
 8006544:	0a1b      	lsrs	r3, r3, #8
 8006546:	b29b      	uxth	r3, r3
 8006548:	b2da      	uxtb	r2, r3
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	701a      	strb	r2, [r3, #0]
    *(p_output_buffer + 1) = (uint8_t)(two_byte_value);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	3301      	adds	r3, #1
 8006552:	887a      	ldrh	r2, [r7, #2]
 8006554:	b2d2      	uxtb	r2, r2
 8006556:	701a      	strb	r2, [r3, #0]
}
 8006558:	bf00      	nop
 800655a:	370c      	adds	r7, #12
 800655c:	46bd      	mov	sp, r7
 800655e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006562:	4770      	bx	lr

08006564 <optiga_common_set_uint32>:

void optiga_common_set_uint32 (uint8_t* p_output_buffer,uint32_t four_byte_value)
{
 8006564:	b480      	push	{r7}
 8006566:	b083      	sub	sp, #12
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
 800656c:	6039      	str	r1, [r7, #0]
    *(p_output_buffer) = (uint8_t)(four_byte_value>>24);
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	0e1b      	lsrs	r3, r3, #24
 8006572:	b2da      	uxtb	r2, r3
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	701a      	strb	r2, [r3, #0]
    *(p_output_buffer + 1) = (uint8_t)(four_byte_value>>16);
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	0c1a      	lsrs	r2, r3, #16
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	3301      	adds	r3, #1
 8006580:	b2d2      	uxtb	r2, r2
 8006582:	701a      	strb	r2, [r3, #0]
    *(p_output_buffer + 2) = (uint8_t)(four_byte_value>>8);
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	0a1a      	lsrs	r2, r3, #8
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	3302      	adds	r3, #2
 800658c:	b2d2      	uxtb	r2, r2
 800658e:	701a      	strb	r2, [r3, #0]
    *(p_output_buffer + 3) = (uint8_t)(four_byte_value);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	3303      	adds	r3, #3
 8006594:	683a      	ldr	r2, [r7, #0]
 8006596:	b2d2      	uxtb	r2, r2
 8006598:	701a      	strb	r2, [r3, #0]
}
 800659a:	bf00      	nop
 800659c:	370c      	adds	r7, #12
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr

080065a6 <optiga_common_get_uint32>:

uint32_t optiga_common_get_uint32 (const uint8_t* p_input_buffer)
{
 80065a6:	b480      	push	{r7}
 80065a8:	b085      	sub	sp, #20
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
    uint32_t four_byte_value;
    four_byte_value = ((uint32_t)(*p_input_buffer))<< 24 | ((uint32_t)(*(p_input_buffer + 1))<< 16 |
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	781b      	ldrb	r3, [r3, #0]
 80065b2:	061a      	lsls	r2, r3, #24
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	3301      	adds	r3, #1
 80065b8:	781b      	ldrb	r3, [r3, #0]
 80065ba:	0419      	lsls	r1, r3, #16
                      ((uint32_t)(*(p_input_buffer + 2)))<< 8 | (uint32_t)(*(p_input_buffer + 3)));
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	3302      	adds	r3, #2
 80065c0:	781b      	ldrb	r3, [r3, #0]
 80065c2:	021b      	lsls	r3, r3, #8
    four_byte_value = ((uint32_t)(*p_input_buffer))<< 24 | ((uint32_t)(*(p_input_buffer + 1))<< 16 |
 80065c4:	430b      	orrs	r3, r1
                      ((uint32_t)(*(p_input_buffer + 2)))<< 8 | (uint32_t)(*(p_input_buffer + 3)));
 80065c6:	6879      	ldr	r1, [r7, #4]
 80065c8:	3103      	adds	r1, #3
 80065ca:	7809      	ldrb	r1, [r1, #0]
 80065cc:	430b      	orrs	r3, r1
    four_byte_value = ((uint32_t)(*p_input_buffer))<< 24 | ((uint32_t)(*(p_input_buffer + 1))<< 16 |
 80065ce:	4313      	orrs	r3, r2
 80065d0:	60fb      	str	r3, [r7, #12]

    return (four_byte_value);
 80065d2:	68fb      	ldr	r3, [r7, #12]
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3714      	adds	r7, #20
 80065d8:	46bd      	mov	sp, r7
 80065da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065de:	4770      	bx	lr

080065e0 <optiga_util_generic_event_handler>:



_STATIC_H void optiga_util_generic_event_handler(void * me,
                                                 optiga_lib_status_t event)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b084      	sub	sp, #16
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	460b      	mov	r3, r1
 80065ea:	807b      	strh	r3, [r7, #2]
    optiga_util_t * p_optiga_util = (optiga_util_t *)me;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	60fb      	str	r3, [r7, #12]

    p_optiga_util->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2200      	movs	r2, #0
 80065f4:	841a      	strh	r2, [r3, #32]
    p_optiga_util->handler(p_optiga_util->caller_context, event);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	69db      	ldr	r3, [r3, #28]
 80065fa:	68fa      	ldr	r2, [r7, #12]
 80065fc:	6992      	ldr	r2, [r2, #24]
 80065fe:	8879      	ldrh	r1, [r7, #2]
 8006600:	4610      	mov	r0, r2
 8006602:	4798      	blx	r3
}
 8006604:	bf00      	nop
 8006606:	3710      	adds	r7, #16
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}

0800660c <optiga_util_reset_protection_level>:

_STATIC_H void optiga_util_reset_protection_level(optiga_util_t * me)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b082      	sub	sp, #8
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
    if (NULL != me)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d004      	beq.n	8006624 <optiga_util_reset_protection_level+0x18>
#endif
    {
        OPTIGA_UTIL_SET_COMMS_PROTECTION_LEVEL(me, OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL);
 800661a:	2200      	movs	r2, #0
 800661c:	2101      	movs	r1, #1
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 f804 	bl	800662c <optiga_util_set_comms_params>
    }
}
 8006624:	bf00      	nop
 8006626:	3708      	adds	r7, #8
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}

0800662c <optiga_util_set_comms_params>:

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
void optiga_util_set_comms_params(optiga_util_t * me,
                                  uint8_t parameter_type,
                                  uint8_t value)
{
 800662c:	b480      	push	{r7}
 800662e:	b083      	sub	sp, #12
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	460b      	mov	r3, r1
 8006636:	70fb      	strb	r3, [r7, #3]
 8006638:	4613      	mov	r3, r2
 800663a:	70bb      	strb	r3, [r7, #2]
    switch (parameter_type)
 800663c:	78fb      	ldrb	r3, [r7, #3]
 800663e:	2b01      	cmp	r3, #1
 8006640:	d002      	beq.n	8006648 <optiga_util_set_comms_params+0x1c>
 8006642:	2b02      	cmp	r3, #2
 8006644:	d005      	beq.n	8006652 <optiga_util_set_comms_params+0x26>
            me->protocol_version = value;
            break;
        }
        default:
        {
            break;
 8006646:	e009      	b.n	800665c <optiga_util_set_comms_params+0x30>
            me->protection_level = value;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	78ba      	ldrb	r2, [r7, #2]
 800664c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
            break;
 8006650:	e004      	b.n	800665c <optiga_util_set_comms_params+0x30>
            me->protocol_version = value;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	78ba      	ldrb	r2, [r7, #2]
 8006656:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
            break;
 800665a:	bf00      	nop
        }
    }
}
 800665c:	bf00      	nop
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <optiga_util_create>:
#endif

optiga_util_t * optiga_util_create(uint8_t optiga_instance_id,
                                   callback_handler_t handler,
                                   void * caller_context)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b086      	sub	sp, #24
 800666c:	af00      	add	r7, sp, #0
 800666e:	4603      	mov	r3, r0
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	607a      	str	r2, [r7, #4]
 8006674:	73fb      	strb	r3, [r7, #15]
    optiga_util_t * me = NULL;
 8006676:	2300      	movs	r3, #0
 8006678:	617b      	str	r3, [r7, #20]

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if (NULL == handler)
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d02b      	beq.n	80066d8 <optiga_util_create+0x70>
        {
            break;
        }
#endif
        me = (optiga_util_t *)pal_os_calloc(1, sizeof(optiga_util_t));
 8006680:	2124      	movs	r1, #36	@ 0x24
 8006682:	2001      	movs	r0, #1
 8006684:	f000 fc3c 	bl	8006f00 <pal_os_calloc>
 8006688:	6178      	str	r0, [r7, #20]
        if (NULL == me)
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d025      	beq.n	80066dc <optiga_util_create+0x74>
        {
            break;
        }

        me->handler = handler;
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	68ba      	ldr	r2, [r7, #8]
 8006694:	61da      	str	r2, [r3, #28]
        me->caller_context = caller_context;
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	619a      	str	r2, [r3, #24]
        me->instance_state = OPTIGA_LIB_SUCCESS;
 800669c:	697b      	ldr	r3, [r7, #20]
 800669e:	2200      	movs	r2, #0
 80066a0:	841a      	strh	r2, [r3, #32]
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        me->protocol_version = OPTIGA_COMMS_PROTOCOL_VERSION_PRE_SHARED_SECRET;
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	2201      	movs	r2, #1
 80066a6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
        me->protection_level = OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL;
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
#endif
        me->my_cmd = optiga_cmd_create(optiga_instance_id, optiga_util_generic_event_handler, me);
 80066b2:	7bfb      	ldrb	r3, [r7, #15]
 80066b4:	697a      	ldr	r2, [r7, #20]
 80066b6:	490c      	ldr	r1, [pc, #48]	@ (80066e8 <optiga_util_create+0x80>)
 80066b8:	4618      	mov	r0, r3
 80066ba:	f7ff f835 	bl	8005728 <optiga_cmd_create>
 80066be:	4602      	mov	r2, r0
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	615a      	str	r2, [r3, #20]
        if (NULL == me->my_cmd)
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	695b      	ldr	r3, [r3, #20]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d108      	bne.n	80066de <optiga_util_create+0x76>
        {
            pal_os_free(me);
 80066cc:	6978      	ldr	r0, [r7, #20]
 80066ce:	f000 fc25 	bl	8006f1c <pal_os_free>
            me = NULL;
 80066d2:	2300      	movs	r3, #0
 80066d4:	617b      	str	r3, [r7, #20]
 80066d6:	e002      	b.n	80066de <optiga_util_create+0x76>
            break;
 80066d8:	bf00      	nop
 80066da:	e000      	b.n	80066de <optiga_util_create+0x76>
            break;
 80066dc:	bf00      	nop
        }
    } while (FALSE);

    return (me);
 80066de:	697b      	ldr	r3, [r7, #20]
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3718      	adds	r7, #24
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}
 80066e8:	080065e1 	.word	0x080065e1

080066ec <optiga_util_open_application>:
    return (return_value);
}

optiga_lib_status_t optiga_util_open_application(optiga_util_t * me,
                                                 bool_t perform_restore)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b084      	sub	sp, #16
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	460b      	mov	r3, r1
 80066f6:	70fb      	strb	r3, [r7, #3]
    optiga_lib_status_t return_value = OPTIGA_UTIL_ERROR;
 80066f8:	f240 3302 	movw	r3, #770	@ 0x302
 80066fc:	81fb      	strh	r3, [r7, #14]

    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd))
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d003      	beq.n	800670c <optiga_util_open_application+0x20>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	695b      	ldr	r3, [r3, #20]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d103      	bne.n	8006714 <optiga_util_open_application+0x28>
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 800670c:	f240 3303 	movw	r3, #771	@ 0x303
 8006710:	81fb      	strh	r3, [r7, #14]
            break;
 8006712:	e03d      	b.n	8006790 <optiga_util_open_application+0xa4>
        }
#endif

        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	8c1b      	ldrh	r3, [r3, #32]
 8006718:	2b01      	cmp	r3, #1
 800671a:	d103      	bne.n	8006724 <optiga_util_open_application+0x38>
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
 800671c:	f240 3305 	movw	r3, #773	@ 0x305
 8006720:	81fb      	strh	r3, [r7, #14]
            break;
 8006722:	e035      	b.n	8006790 <optiga_util_open_application+0xa4>
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	841a      	strh	r2, [r3, #32]
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6958      	ldr	r0, [r3, #20]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8006734:	2200      	movs	r2, #0
 8006736:	4619      	mov	r1, r3
 8006738:	f7fd ffb2 	bl	80046a0 <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6958      	ldr	r0, [r3, #20]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8006746:	2201      	movs	r2, #1
 8006748:	4619      	mov	r1, r3
 800674a:	f7fd ffa9 	bl	80046a0 <optiga_cmd_set_shielded_connection_option>
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        if (FALSE == perform_restore)
 800674e:	78fb      	ldrb	r3, [r7, #3]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d107      	bne.n	8006764 <optiga_util_open_application+0x78>
        {
            OPTIGA_PROTECTION_MANAGE_CONTEXT(me->my_cmd, OPTIGA_COMMS_SESSION_CONTEXT_NONE);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	695b      	ldr	r3, [r3, #20]
 8006758:	2202      	movs	r2, #2
 800675a:	2133      	movs	r1, #51	@ 0x33
 800675c:	4618      	mov	r0, r3
 800675e:	f7fd ff9f 	bl	80046a0 <optiga_cmd_set_shielded_connection_option>
 8006762:	e006      	b.n	8006772 <optiga_util_open_application+0x86>
        }
        else
        {
             OPTIGA_PROTECTION_MANAGE_CONTEXT(me->my_cmd, OPTIGA_COMMS_SESSION_CONTEXT_RESTORE);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	695b      	ldr	r3, [r3, #20]
 8006768:	2202      	movs	r2, #2
 800676a:	2111      	movs	r1, #17
 800676c:	4618      	mov	r0, r3
 800676e:	f7fd ff97 	bl	80046a0 <optiga_cmd_set_shielded_connection_option>
        }
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION

        return_value = optiga_cmd_open_application(me->my_cmd, perform_restore, NULL);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	695b      	ldr	r3, [r3, #20]
 8006776:	78f9      	ldrb	r1, [r7, #3]
 8006778:	2200      	movs	r2, #0
 800677a:	4618      	mov	r0, r3
 800677c:	f7ff fa1e 	bl	8005bbc <optiga_cmd_open_application>
 8006780:	4603      	mov	r3, r0
 8006782:	81fb      	strh	r3, [r7, #14]
        if (OPTIGA_LIB_SUCCESS != return_value)
 8006784:	89fb      	ldrh	r3, [r7, #14]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d002      	beq.n	8006790 <optiga_util_open_application+0xa4>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2200      	movs	r2, #0
 800678e:	841a      	strh	r2, [r3, #32]
        }

    } while (FALSE);
    optiga_util_reset_protection_level(me);
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f7ff ff3b 	bl	800660c <optiga_util_reset_protection_level>

    return (return_value);
 8006796:	89fb      	ldrh	r3, [r7, #14]
}
 8006798:	4618      	mov	r0, r3
 800679a:	3710      	adds	r7, #16
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <optiga_util_read_data>:
optiga_lib_status_t optiga_util_read_data(optiga_util_t * me,
                                          uint16_t optiga_oid,
                                          uint16_t offset,
                                          uint8_t * buffer,
                                          uint16_t * length)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b086      	sub	sp, #24
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	60f8      	str	r0, [r7, #12]
 80067a8:	607b      	str	r3, [r7, #4]
 80067aa:	460b      	mov	r3, r1
 80067ac:	817b      	strh	r3, [r7, #10]
 80067ae:	4613      	mov	r3, r2
 80067b0:	813b      	strh	r3, [r7, #8]
    optiga_lib_status_t return_value = OPTIGA_UTIL_ERROR;
 80067b2:	f240 3302 	movw	r3, #770	@ 0x302
 80067b6:	82fb      	strh	r3, [r7, #22]
    optiga_get_data_object_params_t * p_params;
    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d009      	beq.n	80067d2 <optiga_util_read_data+0x32>
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	695b      	ldr	r3, [r3, #20]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d005      	beq.n	80067d2 <optiga_util_read_data+0x32>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d002      	beq.n	80067d2 <optiga_util_read_data+0x32>
            (NULL == buffer) || (NULL == length))
 80067cc:	6a3b      	ldr	r3, [r7, #32]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d103      	bne.n	80067da <optiga_util_read_data+0x3a>
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 80067d2:	f240 3303 	movw	r3, #771	@ 0x303
 80067d6:	82fb      	strh	r3, [r7, #22]
            break;
 80067d8:	e04d      	b.n	8006876 <optiga_util_read_data+0xd6>
        }
#endif

        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	8c1b      	ldrh	r3, [r3, #32]
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d103      	bne.n	80067ea <optiga_util_read_data+0x4a>
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
 80067e2:	f240 3305 	movw	r3, #773	@ 0x305
 80067e6:	82fb      	strh	r3, [r7, #22]
            break;
 80067e8:	e045      	b.n	8006876 <optiga_util_read_data+0xd6>
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2201      	movs	r2, #1
 80067ee:	841a      	strh	r2, [r3, #32]
        p_params = (optiga_get_data_object_params_t *)&(me->params.optiga_get_data_object_params);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	613b      	str	r3, [r7, #16]
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2214      	movs	r2, #20
 80067f8:	2100      	movs	r1, #0
 80067fa:	4618      	mov	r0, r3
 80067fc:	f000 fba8 	bl	8006f50 <pal_os_memset>

        p_params->oid = optiga_oid;
 8006800:	693b      	ldr	r3, [r7, #16]
 8006802:	897a      	ldrh	r2, [r7, #10]
 8006804:	811a      	strh	r2, [r3, #8]
        p_params->offset = offset;
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	893a      	ldrh	r2, [r7, #8]
 800680a:	815a      	strh	r2, [r3, #10]
        // set option to read data
        p_params->data_or_metadata = 0;
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	2200      	movs	r2, #0
 8006810:	749a      	strb	r2, [r3, #18]
        p_params->buffer = buffer;
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	687a      	ldr	r2, [r7, #4]
 8006816:	605a      	str	r2, [r3, #4]
        p_params->bytes_to_read = *length;
 8006818:	6a3b      	ldr	r3, [r7, #32]
 800681a:	881a      	ldrh	r2, [r3, #0]
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	819a      	strh	r2, [r3, #12]
        p_params->ref_bytes_to_read = length;
 8006820:	693b      	ldr	r3, [r7, #16]
 8006822:	6a3a      	ldr	r2, [r7, #32]
 8006824:	601a      	str	r2, [r3, #0]
        p_params->accumulated_size = 0;
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	2200      	movs	r2, #0
 800682a:	81da      	strh	r2, [r3, #14]
        p_params->last_read_size = 0;
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	2200      	movs	r2, #0
 8006830:	821a      	strh	r2, [r3, #16]

        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	6958      	ldr	r0, [r3, #20]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800683c:	2200      	movs	r2, #0
 800683e:	4619      	mov	r1, r3
 8006840:	f7fd ff2e 	bl	80046a0 <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	6958      	ldr	r0, [r3, #20]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800684e:	2201      	movs	r2, #1
 8006850:	4619      	mov	r1, r3
 8006852:	f7fd ff25 	bl	80046a0 <optiga_cmd_set_shielded_connection_option>

        return_value = optiga_cmd_get_data_object(me->my_cmd, p_params->data_or_metadata, p_params);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	6958      	ldr	r0, [r3, #20]
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	7c9b      	ldrb	r3, [r3, #18]
 800685e:	693a      	ldr	r2, [r7, #16]
 8006860:	4619      	mov	r1, r3
 8006862:	f7ff facd 	bl	8005e00 <optiga_cmd_get_data_object>
 8006866:	4603      	mov	r3, r0
 8006868:	82fb      	strh	r3, [r7, #22]
        if (OPTIGA_LIB_SUCCESS != return_value)
 800686a:	8afb      	ldrh	r3, [r7, #22]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d002      	beq.n	8006876 <optiga_util_read_data+0xd6>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2200      	movs	r2, #0
 8006874:	841a      	strh	r2, [r3, #32]
        }

    } while (FALSE);
    optiga_util_reset_protection_level(me);
 8006876:	68f8      	ldr	r0, [r7, #12]
 8006878:	f7ff fec8 	bl	800660c <optiga_util_reset_protection_level>

    return (return_value);
 800687c:	8afb      	ldrh	r3, [r7, #22]
}
 800687e:	4618      	mov	r0, r3
 8006880:	3718      	adds	r7, #24
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}

08006886 <pal_init>:

#include "optiga/pal/pal.h"


pal_status_t pal_init(void)
{
 8006886:	b480      	push	{r7}
 8006888:	af00      	add	r7, sp, #0
    return PAL_STATUS_SUCCESS;
 800688a:	2300      	movs	r3, #0
}
 800688c:	4618      	mov	r0, r3
 800688e:	46bd      	mov	sp, r7
 8006890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006894:	4770      	bx	lr

08006896 <pal_deinit>:


pal_status_t pal_deinit(void)
{
 8006896:	b480      	push	{r7}
 8006898:	af00      	add	r7, sp, #0
    return PAL_STATUS_SUCCESS;
 800689a:	2300      	movs	r3, #0
}
 800689c:	4618      	mov	r0, r3
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr

080068a6 <pal_crypt_tls_prf_sha256>:

void pal_crypt_tls_prf_sha256(const uint8_t* secret, uint16_t secret_length,
                               const uint8_t* label, uint16_t label_length,
                               const uint8_t* seed, uint16_t seed_length,
                               uint8_t* derived_key, uint16_t* derived_key_length)
{
 80068a6:	b480      	push	{r7}
 80068a8:	b087      	sub	sp, #28
 80068aa:	af00      	add	r7, sp, #0
 80068ac:	60f8      	str	r0, [r7, #12]
 80068ae:	607a      	str	r2, [r7, #4]
 80068b0:	461a      	mov	r2, r3
 80068b2:	460b      	mov	r3, r1
 80068b4:	817b      	strh	r3, [r7, #10]
 80068b6:	4613      	mov	r3, r2
 80068b8:	813b      	strh	r3, [r7, #8]
    if (derived_key && derived_key_length)
 80068ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d012      	beq.n	80068e6 <pal_crypt_tls_prf_sha256+0x40>
 80068c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d00f      	beq.n	80068e6 <pal_crypt_tls_prf_sha256+0x40>
    {
        for (uint16_t i = 0; i < *derived_key_length; i++)
 80068c6:	2300      	movs	r3, #0
 80068c8:	82fb      	strh	r3, [r7, #22]
 80068ca:	e007      	b.n	80068dc <pal_crypt_tls_prf_sha256+0x36>
        {
            derived_key[i] = 0x00;  // Dummy output
 80068cc:	8afb      	ldrh	r3, [r7, #22]
 80068ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068d0:	4413      	add	r3, r2
 80068d2:	2200      	movs	r2, #0
 80068d4:	701a      	strb	r2, [r3, #0]
        for (uint16_t i = 0; i < *derived_key_length; i++)
 80068d6:	8afb      	ldrh	r3, [r7, #22]
 80068d8:	3301      	adds	r3, #1
 80068da:	82fb      	strh	r3, [r7, #22]
 80068dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068de:	881b      	ldrh	r3, [r3, #0]
 80068e0:	8afa      	ldrh	r2, [r7, #22]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d3f2      	bcc.n	80068cc <pal_crypt_tls_prf_sha256+0x26>
        }
    }
}
 80068e6:	bf00      	nop
 80068e8:	371c      	adds	r7, #28
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr

080068f2 <pal_crypt_encrypt_aes128_ccm>:

int pal_crypt_encrypt_aes128_ccm(const uint8_t* key, const uint8_t* nonce, uint16_t nonce_length,
                                  const uint8_t* input, uint16_t input_length,
                                  const uint8_t* aad, uint16_t aad_length,
                                  uint8_t* output, uint8_t* tag, uint16_t tag_length)
{
 80068f2:	b480      	push	{r7}
 80068f4:	b087      	sub	sp, #28
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	60f8      	str	r0, [r7, #12]
 80068fa:	60b9      	str	r1, [r7, #8]
 80068fc:	603b      	str	r3, [r7, #0]
 80068fe:	4613      	mov	r3, r2
 8006900:	80fb      	strh	r3, [r7, #6]
    for (uint16_t i = 0; i < input_length; i++)
 8006902:	2300      	movs	r3, #0
 8006904:	82fb      	strh	r3, [r7, #22]
 8006906:	e00a      	b.n	800691e <pal_crypt_encrypt_aes128_ccm+0x2c>
    {
        output[i] = input[i];  // No real encryption
 8006908:	8afb      	ldrh	r3, [r7, #22]
 800690a:	683a      	ldr	r2, [r7, #0]
 800690c:	441a      	add	r2, r3
 800690e:	8afb      	ldrh	r3, [r7, #22]
 8006910:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006912:	440b      	add	r3, r1
 8006914:	7812      	ldrb	r2, [r2, #0]
 8006916:	701a      	strb	r2, [r3, #0]
    for (uint16_t i = 0; i < input_length; i++)
 8006918:	8afb      	ldrh	r3, [r7, #22]
 800691a:	3301      	adds	r3, #1
 800691c:	82fb      	strh	r3, [r7, #22]
 800691e:	8afa      	ldrh	r2, [r7, #22]
 8006920:	8c3b      	ldrh	r3, [r7, #32]
 8006922:	429a      	cmp	r2, r3
 8006924:	d3f0      	bcc.n	8006908 <pal_crypt_encrypt_aes128_ccm+0x16>
    }
    return 0;  // Success
 8006926:	2300      	movs	r3, #0
}
 8006928:	4618      	mov	r0, r3
 800692a:	371c      	adds	r7, #28
 800692c:	46bd      	mov	sp, r7
 800692e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006932:	4770      	bx	lr

08006934 <pal_crypt_decrypt_aes128_ccm>:
int pal_crypt_decrypt_aes128_ccm(const uint8_t* key, const uint8_t* nonce, uint16_t nonce_length,
                                  const uint8_t* input, uint16_t input_length,
                                  const uint8_t* aad, uint16_t aad_length,
                                  const uint8_t* tag, uint16_t tag_length,
                                  uint8_t* output)
{
 8006934:	b480      	push	{r7}
 8006936:	b087      	sub	sp, #28
 8006938:	af00      	add	r7, sp, #0
 800693a:	60f8      	str	r0, [r7, #12]
 800693c:	60b9      	str	r1, [r7, #8]
 800693e:	603b      	str	r3, [r7, #0]
 8006940:	4613      	mov	r3, r2
 8006942:	80fb      	strh	r3, [r7, #6]
    for (uint16_t i = 0; i < input_length; i++)
 8006944:	2300      	movs	r3, #0
 8006946:	82fb      	strh	r3, [r7, #22]
 8006948:	e00a      	b.n	8006960 <pal_crypt_decrypt_aes128_ccm+0x2c>
    {
        output[i] = input[i];  // No real decryption
 800694a:	8afb      	ldrh	r3, [r7, #22]
 800694c:	683a      	ldr	r2, [r7, #0]
 800694e:	441a      	add	r2, r3
 8006950:	8afb      	ldrh	r3, [r7, #22]
 8006952:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006954:	440b      	add	r3, r1
 8006956:	7812      	ldrb	r2, [r2, #0]
 8006958:	701a      	strb	r2, [r3, #0]
    for (uint16_t i = 0; i < input_length; i++)
 800695a:	8afb      	ldrh	r3, [r7, #22]
 800695c:	3301      	adds	r3, #1
 800695e:	82fb      	strh	r3, [r7, #22]
 8006960:	8afa      	ldrh	r2, [r7, #22]
 8006962:	8c3b      	ldrh	r3, [r7, #32]
 8006964:	429a      	cmp	r2, r3
 8006966:	d3f0      	bcc.n	800694a <pal_crypt_decrypt_aes128_ccm+0x16>
    }
    return 0;  // Success
 8006968:	2300      	movs	r3, #0
}
 800696a:	4618      	mov	r0, r3
 800696c:	371c      	adds	r7, #28
 800696e:	46bd      	mov	sp, r7
 8006970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006974:	4770      	bx	lr

08006976 <pal_gpio_set_high>:
#include "stm32f4xx_hal.h" // <-- change based on your STM32 series



void pal_gpio_set_high(const pal_gpio_t * p_gpio_context)
{
 8006976:	b580      	push	{r7, lr}
 8006978:	b082      	sub	sp, #8
 800697a:	af00      	add	r7, sp, #0
 800697c:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin((GPIO_TypeDef *)p_gpio_context->p_gpio_hw,
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6818      	ldr	r0, [r3, #0]
                      p_gpio_context->pin,
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	889b      	ldrh	r3, [r3, #4]
    HAL_GPIO_WritePin((GPIO_TypeDef *)p_gpio_context->p_gpio_hw,
 8006986:	2201      	movs	r2, #1
 8006988:	4619      	mov	r1, r3
 800698a:	f003 fc0b 	bl	800a1a4 <HAL_GPIO_WritePin>
                      GPIO_PIN_SET);
}
 800698e:	bf00      	nop
 8006990:	3708      	adds	r7, #8
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}

08006996 <pal_gpio_set_low>:

void pal_gpio_set_low(const pal_gpio_t * p_gpio_context)
{
 8006996:	b580      	push	{r7, lr}
 8006998:	b082      	sub	sp, #8
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin((GPIO_TypeDef *)p_gpio_context->p_gpio_hw,
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6818      	ldr	r0, [r3, #0]
                      p_gpio_context->pin,
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	889b      	ldrh	r3, [r3, #4]
    HAL_GPIO_WritePin((GPIO_TypeDef *)p_gpio_context->p_gpio_hw,
 80069a6:	2200      	movs	r2, #0
 80069a8:	4619      	mov	r1, r3
 80069aa:	f003 fbfb 	bl	800a1a4 <HAL_GPIO_WritePin>
                      GPIO_PIN_RESET);
}
 80069ae:	bf00      	nop
 80069b0:	3708      	adds	r7, #8
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
	...

080069b8 <pal_i2c_acquire>:

static volatile uint32_t g_entry_count = 0;
static pal_i2c_t * gp_pal_i2c_current_ctx;

static pal_status_t pal_i2c_acquire(const void * p_i2c_context)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
    (void)p_i2c_context;
    if (0 == g_entry_count)
 80069c0:	4b08      	ldr	r3, [pc, #32]	@ (80069e4 <pal_i2c_acquire+0x2c>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d106      	bne.n	80069d6 <pal_i2c_acquire+0x1e>
    {
        g_entry_count++;
 80069c8:	4b06      	ldr	r3, [pc, #24]	@ (80069e4 <pal_i2c_acquire+0x2c>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	3301      	adds	r3, #1
 80069ce:	4a05      	ldr	r2, [pc, #20]	@ (80069e4 <pal_i2c_acquire+0x2c>)
 80069d0:	6013      	str	r3, [r2, #0]
        return PAL_STATUS_SUCCESS;
 80069d2:	2300      	movs	r3, #0
 80069d4:	e000      	b.n	80069d8 <pal_i2c_acquire+0x20>
    }
    return PAL_STATUS_FAILURE;
 80069d6:	2301      	movs	r3, #1
}
 80069d8:	4618      	mov	r0, r3
 80069da:	370c      	adds	r7, #12
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr
 80069e4:	20001164 	.word	0x20001164

080069e8 <pal_i2c_release>:

static void pal_i2c_release(const void * p_i2c_context)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b083      	sub	sp, #12
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
    (void)p_i2c_context;
    g_entry_count = 0;
 80069f0:	4b04      	ldr	r3, [pc, #16]	@ (8006a04 <pal_i2c_release+0x1c>)
 80069f2:	2200      	movs	r2, #0
 80069f4:	601a      	str	r2, [r3, #0]
}
 80069f6:	bf00      	nop
 80069f8:	370c      	adds	r7, #12
 80069fa:	46bd      	mov	sp, r7
 80069fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a00:	4770      	bx	lr
 8006a02:	bf00      	nop
 8006a04:	20001164 	.word	0x20001164

08006a08 <invoke_upper_layer_callback>:

static void invoke_upper_layer_callback(const pal_i2c_t * p_pal_i2c_ctx, optiga_lib_status_t event)
{
 8006a08:	b590      	push	{r4, r7, lr}
 8006a0a:	b083      	sub	sp, #12
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
 8006a10:	460b      	mov	r3, r1
 8006a12:	807b      	strh	r3, [r7, #2]
    if (p_pal_i2c_ctx->upper_layer_event_handler != NULL)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d008      	beq.n	8006a2e <invoke_upper_layer_callback+0x26>
    {
        ((upper_layer_callback_t)(p_pal_i2c_ctx->upper_layer_event_handler))(
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	461c      	mov	r4, r3
            p_pal_i2c_ctx->p_upper_layer_ctx, event);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	685b      	ldr	r3, [r3, #4]
        ((upper_layer_callback_t)(p_pal_i2c_ctx->upper_layer_event_handler))(
 8006a26:	887a      	ldrh	r2, [r7, #2]
 8006a28:	4611      	mov	r1, r2
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	47a0      	blx	r4
    }
    pal_i2c_release(p_pal_i2c_ctx->p_upper_layer_ctx);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	4618      	mov	r0, r3
 8006a34:	f7ff ffd8 	bl	80069e8 <pal_i2c_release>
}
 8006a38:	bf00      	nop
 8006a3a:	370c      	adds	r7, #12
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd90      	pop	{r4, r7, pc}

08006a40 <pal_i2c_init>:

pal_status_t pal_i2c_init(const pal_i2c_t * p_i2c_context)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b083      	sub	sp, #12
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
    // Typically handled by MX or HAL init elsewhere
    (void)p_i2c_context;
    return PAL_STATUS_SUCCESS;
 8006a48:	2300      	movs	r3, #0
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	370c      	adds	r7, #12
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr

08006a56 <pal_i2c_deinit>:

pal_status_t pal_i2c_deinit(const pal_i2c_t * p_i2c_context)
{
 8006a56:	b480      	push	{r7}
 8006a58:	b083      	sub	sp, #12
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	6078      	str	r0, [r7, #4]
    (void)p_i2c_context;
    return PAL_STATUS_SUCCESS;
 8006a5e:	2300      	movs	r3, #0
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	370c      	adds	r7, #12
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr

08006a6c <pal_i2c_write>:

pal_status_t pal_i2c_write(const pal_i2c_t * p_i2c_context, uint8_t * p_data, uint16_t length) {
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b088      	sub	sp, #32
 8006a70:	af02      	add	r7, sp, #8
 8006a72:	60f8      	str	r0, [r7, #12]
 8006a74:	60b9      	str	r1, [r7, #8]
 8006a76:	4613      	mov	r3, r2
 8006a78:	80fb      	strh	r3, [r7, #6]
    pal_status_t status = PAL_STATUS_FAILURE;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	82fb      	strh	r3, [r7, #22]

    if (PAL_STATUS_SUCCESS == pal_i2c_acquire(p_i2c_context))
 8006a7e:	68f8      	ldr	r0, [r7, #12]
 8006a80:	f7ff ff9a 	bl	80069b8 <pal_i2c_acquire>
 8006a84:	4603      	mov	r3, r0
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d120      	bne.n	8006acc <pal_i2c_write+0x60>
    {
    	gp_pal_i2c_current_ctx = (pal_i2c_t *)p_i2c_context;
 8006a8a:	4a16      	ldr	r2, [pc, #88]	@ (8006ae4 <pal_i2c_write+0x78>)
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	6013      	str	r3, [r2, #0]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Transmit(
            (I2C_HandleTypeDef *)(p_i2c_context->p_i2c_hw_config),
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6818      	ldr	r0, [r3, #0]
            (uint16_t)(p_i2c_context->slave_address << 1),
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	7b1b      	ldrb	r3, [r3, #12]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Transmit(
 8006a98:	005b      	lsls	r3, r3, #1
 8006a9a:	b299      	uxth	r1, r3
 8006a9c:	88fb      	ldrh	r3, [r7, #6]
 8006a9e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006aa2:	9200      	str	r2, [sp, #0]
 8006aa4:	68ba      	ldr	r2, [r7, #8]
 8006aa6:	f003 fd2f 	bl	800a508 <HAL_I2C_Master_Transmit>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	757b      	strb	r3, [r7, #21]
            p_data,
            length,
            HAL_MAX_DELAY);

        if (hal_status == HAL_OK)
 8006aae:	7d7b      	ldrb	r3, [r7, #21]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d106      	bne.n	8006ac2 <pal_i2c_write+0x56>
        {
            invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_SUCCESS);
 8006ab4:	2100      	movs	r1, #0
 8006ab6:	68f8      	ldr	r0, [r7, #12]
 8006ab8:	f7ff ffa6 	bl	8006a08 <invoke_upper_layer_callback>
            status = PAL_STATUS_SUCCESS;
 8006abc:	2300      	movs	r3, #0
 8006abe:	82fb      	strh	r3, [r7, #22]
 8006ac0:	e00a      	b.n	8006ad8 <pal_i2c_write+0x6c>
        }
        else
        {
            invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_ERROR);
 8006ac2:	2101      	movs	r1, #1
 8006ac4:	68f8      	ldr	r0, [r7, #12]
 8006ac6:	f7ff ff9f 	bl	8006a08 <invoke_upper_layer_callback>
 8006aca:	e005      	b.n	8006ad8 <pal_i2c_write+0x6c>
        }
    }
    else
    {
        status = PAL_STATUS_I2C_BUSY;
 8006acc:	2302      	movs	r3, #2
 8006ace:	82fb      	strh	r3, [r7, #22]
        invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_BUSY);
 8006ad0:	2102      	movs	r1, #2
 8006ad2:	68f8      	ldr	r0, [r7, #12]
 8006ad4:	f7ff ff98 	bl	8006a08 <invoke_upper_layer_callback>
    }

    return status;
 8006ad8:	8afb      	ldrh	r3, [r7, #22]
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3718      	adds	r7, #24
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop
 8006ae4:	20001168 	.word	0x20001168

08006ae8 <pal_i2c_read>:

pal_status_t pal_i2c_read(const pal_i2c_t * p_i2c_context, uint8_t * p_data, uint16_t length)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b088      	sub	sp, #32
 8006aec:	af02      	add	r7, sp, #8
 8006aee:	60f8      	str	r0, [r7, #12]
 8006af0:	60b9      	str	r1, [r7, #8]
 8006af2:	4613      	mov	r3, r2
 8006af4:	80fb      	strh	r3, [r7, #6]
    pal_status_t status = PAL_STATUS_FAILURE;
 8006af6:	2301      	movs	r3, #1
 8006af8:	82fb      	strh	r3, [r7, #22]

    if (PAL_STATUS_SUCCESS == pal_i2c_acquire(p_i2c_context))
 8006afa:	68f8      	ldr	r0, [r7, #12]
 8006afc:	f7ff ff5c 	bl	80069b8 <pal_i2c_acquire>
 8006b00:	4603      	mov	r3, r0
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d120      	bne.n	8006b48 <pal_i2c_read+0x60>
    {
    	gp_pal_i2c_current_ctx = (pal_i2c_t *)p_i2c_context;
 8006b06:	4a16      	ldr	r2, [pc, #88]	@ (8006b60 <pal_i2c_read+0x78>)
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6013      	str	r3, [r2, #0]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Receive(
            (I2C_HandleTypeDef *)(p_i2c_context->p_i2c_hw_config),
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	6818      	ldr	r0, [r3, #0]
            (uint16_t)(p_i2c_context->slave_address << 1),
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	7b1b      	ldrb	r3, [r3, #12]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Receive(
 8006b14:	005b      	lsls	r3, r3, #1
 8006b16:	b299      	uxth	r1, r3
 8006b18:	88fb      	ldrh	r3, [r7, #6]
 8006b1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006b1e:	9200      	str	r2, [sp, #0]
 8006b20:	68ba      	ldr	r2, [r7, #8]
 8006b22:	f003 fdef 	bl	800a704 <HAL_I2C_Master_Receive>
 8006b26:	4603      	mov	r3, r0
 8006b28:	757b      	strb	r3, [r7, #21]
            p_data,
            length,
            HAL_MAX_DELAY);

        if (hal_status == HAL_OK)
 8006b2a:	7d7b      	ldrb	r3, [r7, #21]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d106      	bne.n	8006b3e <pal_i2c_read+0x56>
        {
            invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_SUCCESS);
 8006b30:	2100      	movs	r1, #0
 8006b32:	68f8      	ldr	r0, [r7, #12]
 8006b34:	f7ff ff68 	bl	8006a08 <invoke_upper_layer_callback>
            status = PAL_STATUS_SUCCESS;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	82fb      	strh	r3, [r7, #22]
 8006b3c:	e00a      	b.n	8006b54 <pal_i2c_read+0x6c>
        }
        else
        {
            invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_ERROR);
 8006b3e:	2101      	movs	r1, #1
 8006b40:	68f8      	ldr	r0, [r7, #12]
 8006b42:	f7ff ff61 	bl	8006a08 <invoke_upper_layer_callback>
 8006b46:	e005      	b.n	8006b54 <pal_i2c_read+0x6c>
        }
    }
    else
    {
        status = PAL_STATUS_I2C_BUSY;
 8006b48:	2302      	movs	r3, #2
 8006b4a:	82fb      	strh	r3, [r7, #22]
        invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_BUSY);
 8006b4c:	2102      	movs	r1, #2
 8006b4e:	68f8      	ldr	r0, [r7, #12]
 8006b50:	f7ff ff5a 	bl	8006a08 <invoke_upper_layer_callback>
    }

    return status;
 8006b54:	8afb      	ldrh	r3, [r7, #22]
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3718      	adds	r7, #24
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}
 8006b5e:	bf00      	nop
 8006b60:	20001168 	.word	0x20001168

08006b64 <pal_i2c_set_bitrate>:

pal_status_t pal_i2c_set_bitrate(const pal_i2c_t * p_i2c_context, uint16_t bitrate)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
 8006b6c:	460b      	mov	r3, r1
 8006b6e:	807b      	strh	r3, [r7, #2]
    // Not applicable for STM32 HAL  config is done via CubeMX
    (void)p_i2c_context;
    (void)bitrate;
    return PAL_STATUS_SUCCESS;
 8006b70:	2300      	movs	r3, #0
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	370c      	adds	r7, #12
 8006b76:	46bd      	mov	sp, r7
 8006b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7c:	4770      	bx	lr
	...

08006b80 <pal_os_datastore_write>:


pal_status_t pal_os_datastore_write(uint16_t datastore_id,
                                    const uint8_t * p_buffer,
                                    uint16_t length)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b084      	sub	sp, #16
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	4603      	mov	r3, r0
 8006b88:	6039      	str	r1, [r7, #0]
 8006b8a:	80fb      	strh	r3, [r7, #6]
 8006b8c:	4613      	mov	r3, r2
 8006b8e:	80bb      	strh	r3, [r7, #4]
    pal_status_t return_status = PAL_STATUS_FAILURE;
 8006b90:	2301      	movs	r3, #1
 8006b92:	81fb      	strh	r3, [r7, #14]
    uint8_t offset = 0;
 8006b94:	2300      	movs	r3, #0
 8006b96:	737b      	strb	r3, [r7, #13]

    switch(datastore_id)
 8006b98:	88fb      	ldrh	r3, [r7, #6]
 8006b9a:	2b33      	cmp	r3, #51	@ 0x33
 8006b9c:	d043      	beq.n	8006c26 <pal_os_datastore_write+0xa6>
 8006b9e:	2b33      	cmp	r3, #51	@ 0x33
 8006ba0:	dc5e      	bgt.n	8006c60 <pal_os_datastore_write+0xe0>
 8006ba2:	2b11      	cmp	r3, #17
 8006ba4:	d002      	beq.n	8006bac <pal_os_datastore_write+0x2c>
 8006ba6:	2b22      	cmp	r3, #34	@ 0x22
 8006ba8:	d020      	beq.n	8006bec <pal_os_datastore_write+0x6c>
            return_status = PAL_STATUS_SUCCESS;
            break;
        }
        default:
        {
            break;
 8006baa:	e059      	b.n	8006c60 <pal_os_datastore_write+0xe0>
            if (length <= OPTIGA_SHARED_SECRET_MAX_LENGTH)
 8006bac:	88bb      	ldrh	r3, [r7, #4]
 8006bae:	2b40      	cmp	r3, #64	@ 0x40
 8006bb0:	d858      	bhi.n	8006c64 <pal_os_datastore_write+0xe4>
                optiga_platform_binding_shared_secret[offset++] = (uint8_t)(length>>8);
 8006bb2:	88bb      	ldrh	r3, [r7, #4]
 8006bb4:	0a1b      	lsrs	r3, r3, #8
 8006bb6:	b299      	uxth	r1, r3
 8006bb8:	7b7b      	ldrb	r3, [r7, #13]
 8006bba:	1c5a      	adds	r2, r3, #1
 8006bbc:	737a      	strb	r2, [r7, #13]
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	b2c9      	uxtb	r1, r1
 8006bc2:	4b2b      	ldr	r3, [pc, #172]	@ (8006c70 <pal_os_datastore_write+0xf0>)
 8006bc4:	5499      	strb	r1, [r3, r2]
                optiga_platform_binding_shared_secret[offset++] = (uint8_t)(length);
 8006bc6:	7b7b      	ldrb	r3, [r7, #13]
 8006bc8:	1c5a      	adds	r2, r3, #1
 8006bca:	737a      	strb	r2, [r7, #13]
 8006bcc:	461a      	mov	r2, r3
 8006bce:	88bb      	ldrh	r3, [r7, #4]
 8006bd0:	b2d9      	uxtb	r1, r3
 8006bd2:	4b27      	ldr	r3, [pc, #156]	@ (8006c70 <pal_os_datastore_write+0xf0>)
 8006bd4:	5499      	strb	r1, [r3, r2]
                memcpy(&optiga_platform_binding_shared_secret[offset], p_buffer, length);
 8006bd6:	7b7b      	ldrb	r3, [r7, #13]
 8006bd8:	4a25      	ldr	r2, [pc, #148]	@ (8006c70 <pal_os_datastore_write+0xf0>)
 8006bda:	4413      	add	r3, r2
 8006bdc:	88ba      	ldrh	r2, [r7, #4]
 8006bde:	6839      	ldr	r1, [r7, #0]
 8006be0:	4618      	mov	r0, r3
 8006be2:	f008 fde6 	bl	800f7b2 <memcpy>
                return_status = PAL_STATUS_SUCCESS;
 8006be6:	2300      	movs	r3, #0
 8006be8:	81fb      	strh	r3, [r7, #14]
            break;
 8006bea:	e03b      	b.n	8006c64 <pal_os_datastore_write+0xe4>
            data_store_manage_context_buffer[offset++] = (uint8_t)(length>>8);
 8006bec:	88bb      	ldrh	r3, [r7, #4]
 8006bee:	0a1b      	lsrs	r3, r3, #8
 8006bf0:	b299      	uxth	r1, r3
 8006bf2:	7b7b      	ldrb	r3, [r7, #13]
 8006bf4:	1c5a      	adds	r2, r3, #1
 8006bf6:	737a      	strb	r2, [r7, #13]
 8006bf8:	461a      	mov	r2, r3
 8006bfa:	b2c9      	uxtb	r1, r1
 8006bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8006c74 <pal_os_datastore_write+0xf4>)
 8006bfe:	5499      	strb	r1, [r3, r2]
            data_store_manage_context_buffer[offset++] = (uint8_t)(length);
 8006c00:	7b7b      	ldrb	r3, [r7, #13]
 8006c02:	1c5a      	adds	r2, r3, #1
 8006c04:	737a      	strb	r2, [r7, #13]
 8006c06:	461a      	mov	r2, r3
 8006c08:	88bb      	ldrh	r3, [r7, #4]
 8006c0a:	b2d9      	uxtb	r1, r3
 8006c0c:	4b19      	ldr	r3, [pc, #100]	@ (8006c74 <pal_os_datastore_write+0xf4>)
 8006c0e:	5499      	strb	r1, [r3, r2]
            memcpy(&data_store_manage_context_buffer[offset],p_buffer,length);
 8006c10:	7b7b      	ldrb	r3, [r7, #13]
 8006c12:	4a18      	ldr	r2, [pc, #96]	@ (8006c74 <pal_os_datastore_write+0xf4>)
 8006c14:	4413      	add	r3, r2
 8006c16:	88ba      	ldrh	r2, [r7, #4]
 8006c18:	6839      	ldr	r1, [r7, #0]
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f008 fdc9 	bl	800f7b2 <memcpy>
            return_status = PAL_STATUS_SUCCESS;
 8006c20:	2300      	movs	r3, #0
 8006c22:	81fb      	strh	r3, [r7, #14]
            break;
 8006c24:	e01f      	b.n	8006c66 <pal_os_datastore_write+0xe6>
            data_store_app_context_buffer[offset++] = (uint8_t)(length>>8);
 8006c26:	88bb      	ldrh	r3, [r7, #4]
 8006c28:	0a1b      	lsrs	r3, r3, #8
 8006c2a:	b299      	uxth	r1, r3
 8006c2c:	7b7b      	ldrb	r3, [r7, #13]
 8006c2e:	1c5a      	adds	r2, r3, #1
 8006c30:	737a      	strb	r2, [r7, #13]
 8006c32:	461a      	mov	r2, r3
 8006c34:	b2c9      	uxtb	r1, r1
 8006c36:	4b10      	ldr	r3, [pc, #64]	@ (8006c78 <pal_os_datastore_write+0xf8>)
 8006c38:	5499      	strb	r1, [r3, r2]
            data_store_app_context_buffer[offset++] = (uint8_t)(length);
 8006c3a:	7b7b      	ldrb	r3, [r7, #13]
 8006c3c:	1c5a      	adds	r2, r3, #1
 8006c3e:	737a      	strb	r2, [r7, #13]
 8006c40:	461a      	mov	r2, r3
 8006c42:	88bb      	ldrh	r3, [r7, #4]
 8006c44:	b2d9      	uxtb	r1, r3
 8006c46:	4b0c      	ldr	r3, [pc, #48]	@ (8006c78 <pal_os_datastore_write+0xf8>)
 8006c48:	5499      	strb	r1, [r3, r2]
            memcpy(&data_store_app_context_buffer[offset],p_buffer,length);
 8006c4a:	7b7b      	ldrb	r3, [r7, #13]
 8006c4c:	4a0a      	ldr	r2, [pc, #40]	@ (8006c78 <pal_os_datastore_write+0xf8>)
 8006c4e:	4413      	add	r3, r2
 8006c50:	88ba      	ldrh	r2, [r7, #4]
 8006c52:	6839      	ldr	r1, [r7, #0]
 8006c54:	4618      	mov	r0, r3
 8006c56:	f008 fdac 	bl	800f7b2 <memcpy>
            return_status = PAL_STATUS_SUCCESS;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	81fb      	strh	r3, [r7, #14]
            break;
 8006c5e:	e002      	b.n	8006c66 <pal_os_datastore_write+0xe6>
            break;
 8006c60:	bf00      	nop
 8006c62:	e000      	b.n	8006c66 <pal_os_datastore_write+0xe6>
            break;
 8006c64:	bf00      	nop
        }
    }
    return return_status;
 8006c66:	89fb      	ldrh	r3, [r7, #14]
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	3710      	adds	r7, #16
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}
 8006c70:	2000050c 	.word	0x2000050c
 8006c74:	2000116c 	.word	0x2000116c
 8006c78:	200011b0 	.word	0x200011b0

08006c7c <pal_os_datastore_read>:


pal_status_t pal_os_datastore_read(uint16_t datastore_id, 
                                   uint8_t * p_buffer, 
                                   uint16_t * p_buffer_length)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b086      	sub	sp, #24
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	4603      	mov	r3, r0
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	607a      	str	r2, [r7, #4]
 8006c88:	81fb      	strh	r3, [r7, #14]
    pal_status_t return_status = PAL_STATUS_FAILURE;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	82fb      	strh	r3, [r7, #22]
    uint16_t data_length;
    uint8_t offset = 0;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	757b      	strb	r3, [r7, #21]

    switch(datastore_id)
 8006c92:	89fb      	ldrh	r3, [r7, #14]
 8006c94:	2b33      	cmp	r3, #51	@ 0x33
 8006c96:	d049      	beq.n	8006d2c <pal_os_datastore_read+0xb0>
 8006c98:	2b33      	cmp	r3, #51	@ 0x33
 8006c9a:	dc67      	bgt.n	8006d6c <pal_os_datastore_read+0xf0>
 8006c9c:	2b11      	cmp	r3, #17
 8006c9e:	d002      	beq.n	8006ca6 <pal_os_datastore_read+0x2a>
 8006ca0:	2b22      	cmp	r3, #34	@ 0x22
 8006ca2:	d023      	beq.n	8006cec <pal_os_datastore_read+0x70>
 8006ca4:	e062      	b.n	8006d6c <pal_os_datastore_read+0xf0>
            // This has to be enhanced by user only,
            // if the platform binding shared secret is stored in non-volatile 
            // memory with a specific location and not as a context segment 
            // else updating the share secret content is good enough.

            data_length = (uint16_t) (optiga_platform_binding_shared_secret[offset++] << 8);
 8006ca6:	7d7b      	ldrb	r3, [r7, #21]
 8006ca8:	1c5a      	adds	r2, r3, #1
 8006caa:	757a      	strb	r2, [r7, #21]
 8006cac:	461a      	mov	r2, r3
 8006cae:	4b34      	ldr	r3, [pc, #208]	@ (8006d80 <pal_os_datastore_read+0x104>)
 8006cb0:	5c9b      	ldrb	r3, [r3, r2]
 8006cb2:	021b      	lsls	r3, r3, #8
 8006cb4:	827b      	strh	r3, [r7, #18]
            data_length |= (uint16_t)(optiga_platform_binding_shared_secret[offset++]);
 8006cb6:	7d7b      	ldrb	r3, [r7, #21]
 8006cb8:	1c5a      	adds	r2, r3, #1
 8006cba:	757a      	strb	r2, [r7, #21]
 8006cbc:	461a      	mov	r2, r3
 8006cbe:	4b30      	ldr	r3, [pc, #192]	@ (8006d80 <pal_os_datastore_read+0x104>)
 8006cc0:	5c9b      	ldrb	r3, [r3, r2]
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	8a7b      	ldrh	r3, [r7, #18]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	827b      	strh	r3, [r7, #18]
            if (data_length <= OPTIGA_SHARED_SECRET_MAX_LENGTH)
 8006cca:	8a7b      	ldrh	r3, [r7, #18]
 8006ccc:	2b40      	cmp	r3, #64	@ 0x40
 8006cce:	d851      	bhi.n	8006d74 <pal_os_datastore_read+0xf8>
            {
                memcpy(p_buffer,&optiga_platform_binding_shared_secret[offset], data_length);
 8006cd0:	7d7b      	ldrb	r3, [r7, #21]
 8006cd2:	4a2b      	ldr	r2, [pc, #172]	@ (8006d80 <pal_os_datastore_read+0x104>)
 8006cd4:	4413      	add	r3, r2
 8006cd6:	8a7a      	ldrh	r2, [r7, #18]
 8006cd8:	4619      	mov	r1, r3
 8006cda:	68b8      	ldr	r0, [r7, #8]
 8006cdc:	f008 fd69 	bl	800f7b2 <memcpy>
                *p_buffer_length = data_length;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	8a7a      	ldrh	r2, [r7, #18]
 8006ce4:	801a      	strh	r2, [r3, #0]
                return_status = PAL_STATUS_SUCCESS;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	82fb      	strh	r3, [r7, #22]
            }
            break;
 8006cea:	e043      	b.n	8006d74 <pal_os_datastore_read+0xf8>
        {
            // !!!OPTIGA_LIB_PORTING_REQUIRED
            // This has to be enhanced by user only,
            // if manage context information is stored in NVM during the hibernate, 
            // else this is not required to be enhanced.
            data_length = (uint16_t) (data_store_manage_context_buffer[offset++] << 8);
 8006cec:	7d7b      	ldrb	r3, [r7, #21]
 8006cee:	1c5a      	adds	r2, r3, #1
 8006cf0:	757a      	strb	r2, [r7, #21]
 8006cf2:	461a      	mov	r2, r3
 8006cf4:	4b23      	ldr	r3, [pc, #140]	@ (8006d84 <pal_os_datastore_read+0x108>)
 8006cf6:	5c9b      	ldrb	r3, [r3, r2]
 8006cf8:	021b      	lsls	r3, r3, #8
 8006cfa:	827b      	strh	r3, [r7, #18]
            data_length |= (uint16_t)(data_store_manage_context_buffer[offset++]);
 8006cfc:	7d7b      	ldrb	r3, [r7, #21]
 8006cfe:	1c5a      	adds	r2, r3, #1
 8006d00:	757a      	strb	r2, [r7, #21]
 8006d02:	461a      	mov	r2, r3
 8006d04:	4b1f      	ldr	r3, [pc, #124]	@ (8006d84 <pal_os_datastore_read+0x108>)
 8006d06:	5c9b      	ldrb	r3, [r3, r2]
 8006d08:	461a      	mov	r2, r3
 8006d0a:	8a7b      	ldrh	r3, [r7, #18]
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	827b      	strh	r3, [r7, #18]
            memcpy(p_buffer, &data_store_manage_context_buffer[offset], data_length);
 8006d10:	7d7b      	ldrb	r3, [r7, #21]
 8006d12:	4a1c      	ldr	r2, [pc, #112]	@ (8006d84 <pal_os_datastore_read+0x108>)
 8006d14:	4413      	add	r3, r2
 8006d16:	8a7a      	ldrh	r2, [r7, #18]
 8006d18:	4619      	mov	r1, r3
 8006d1a:	68b8      	ldr	r0, [r7, #8]
 8006d1c:	f008 fd49 	bl	800f7b2 <memcpy>
            *p_buffer_length = data_length;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	8a7a      	ldrh	r2, [r7, #18]
 8006d24:	801a      	strh	r2, [r3, #0]
            return_status = PAL_STATUS_SUCCESS;
 8006d26:	2300      	movs	r3, #0
 8006d28:	82fb      	strh	r3, [r7, #22]
            break;
 8006d2a:	e024      	b.n	8006d76 <pal_os_datastore_read+0xfa>
        {
            // !!!OPTIGA_LIB_PORTING_REQUIRED
            // This has to be enhanced by user only,
            // if application context information is stored in NVM during the hibernate, 
            // else this is not required to be enhanced.
            data_length = (uint16_t) (data_store_app_context_buffer[offset++] << 8);
 8006d2c:	7d7b      	ldrb	r3, [r7, #21]
 8006d2e:	1c5a      	adds	r2, r3, #1
 8006d30:	757a      	strb	r2, [r7, #21]
 8006d32:	461a      	mov	r2, r3
 8006d34:	4b14      	ldr	r3, [pc, #80]	@ (8006d88 <pal_os_datastore_read+0x10c>)
 8006d36:	5c9b      	ldrb	r3, [r3, r2]
 8006d38:	021b      	lsls	r3, r3, #8
 8006d3a:	827b      	strh	r3, [r7, #18]
            data_length |= (uint16_t)(data_store_app_context_buffer[offset++]);
 8006d3c:	7d7b      	ldrb	r3, [r7, #21]
 8006d3e:	1c5a      	adds	r2, r3, #1
 8006d40:	757a      	strb	r2, [r7, #21]
 8006d42:	461a      	mov	r2, r3
 8006d44:	4b10      	ldr	r3, [pc, #64]	@ (8006d88 <pal_os_datastore_read+0x10c>)
 8006d46:	5c9b      	ldrb	r3, [r3, r2]
 8006d48:	461a      	mov	r2, r3
 8006d4a:	8a7b      	ldrh	r3, [r7, #18]
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	827b      	strh	r3, [r7, #18]
            memcpy(p_buffer, &data_store_app_context_buffer[offset], data_length);
 8006d50:	7d7b      	ldrb	r3, [r7, #21]
 8006d52:	4a0d      	ldr	r2, [pc, #52]	@ (8006d88 <pal_os_datastore_read+0x10c>)
 8006d54:	4413      	add	r3, r2
 8006d56:	8a7a      	ldrh	r2, [r7, #18]
 8006d58:	4619      	mov	r1, r3
 8006d5a:	68b8      	ldr	r0, [r7, #8]
 8006d5c:	f008 fd29 	bl	800f7b2 <memcpy>
            *p_buffer_length = data_length;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	8a7a      	ldrh	r2, [r7, #18]
 8006d64:	801a      	strh	r2, [r3, #0]
            return_status = PAL_STATUS_SUCCESS;
 8006d66:	2300      	movs	r3, #0
 8006d68:	82fb      	strh	r3, [r7, #22]
            break;
 8006d6a:	e004      	b.n	8006d76 <pal_os_datastore_read+0xfa>
        }
        default:
        {
            *p_buffer_length = 0;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	801a      	strh	r2, [r3, #0]
            break;
 8006d72:	e000      	b.n	8006d76 <pal_os_datastore_read+0xfa>
            break;
 8006d74:	bf00      	nop
        }
    }

    return return_status;
 8006d76:	8afb      	ldrh	r3, [r7, #22]
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3718      	adds	r7, #24
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd80      	pop	{r7, pc}
 8006d80:	2000050c 	.word	0x2000050c
 8006d84:	2000116c 	.word	0x2000116c
 8006d88:	200011b0 	.word	0x200011b0

08006d8c <pal_os_event_start>:
static pal_os_event_t pal_os_event_0 = {0};
static uint32_t timer_expiry = 0;
static uint8_t timer_running = 0;

void pal_os_event_start(pal_os_event_t * p_pal_os_event, register_callback callback, void * callback_args)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b084      	sub	sp, #16
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	60f8      	str	r0, [r7, #12]
 8006d94:	60b9      	str	r1, [r7, #8]
 8006d96:	607a      	str	r2, [r7, #4]
    if (0 == p_pal_os_event->is_event_triggered)
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	7a1b      	ldrb	r3, [r3, #8]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d109      	bne.n	8006db4 <pal_os_event_start+0x28>
    {
        p_pal_os_event->is_event_triggered = TRUE;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2201      	movs	r2, #1
 8006da4:	721a      	strb	r2, [r3, #8]
        pal_os_event_register_callback_oneshot(p_pal_os_event,callback,callback_args,1000);
 8006da6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006daa:	687a      	ldr	r2, [r7, #4]
 8006dac:	68b9      	ldr	r1, [r7, #8]
 8006dae:	68f8      	ldr	r0, [r7, #12]
 8006db0:	f000 f82a 	bl	8006e08 <pal_os_event_register_callback_oneshot>
    }
}
 8006db4:	bf00      	nop
 8006db6:	3710      	adds	r7, #16
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}

08006dbc <pal_os_event_stop>:

void pal_os_event_stop(pal_os_event_t * p_pal_os_event)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
    p_pal_os_event->is_event_triggered = 0;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	721a      	strb	r2, [r3, #8]
}
 8006dca:	bf00      	nop
 8006dcc:	370c      	adds	r7, #12
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd4:	4770      	bx	lr
	...

08006dd8 <pal_os_event_create>:

pal_os_event_t * pal_os_event_create(register_callback callback, void * callback_args)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b082      	sub	sp, #8
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
 8006de0:	6039      	str	r1, [r7, #0]
    if (( NULL != callback )&&( NULL != callback_args ))
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d007      	beq.n	8006df8 <pal_os_event_create+0x20>
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d004      	beq.n	8006df8 <pal_os_event_create+0x20>
    {
        pal_os_event_start(&pal_os_event_0,callback,callback_args);
 8006dee:	683a      	ldr	r2, [r7, #0]
 8006df0:	6879      	ldr	r1, [r7, #4]
 8006df2:	4804      	ldr	r0, [pc, #16]	@ (8006e04 <pal_os_event_create+0x2c>)
 8006df4:	f7ff ffca 	bl	8006d8c <pal_os_event_start>
    }
    return (&pal_os_event_0);
 8006df8:	4b02      	ldr	r3, [pc, #8]	@ (8006e04 <pal_os_event_create+0x2c>)
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3708      	adds	r7, #8
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop
 8006e04:	200011bc 	.word	0x200011bc

08006e08 <pal_os_event_register_callback_oneshot>:

void pal_os_event_register_callback_oneshot(pal_os_event_t * p_pal_os_event,
                                            register_callback callback,
                                            void* callback_args,
                                            uint32_t time_us)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b086      	sub	sp, #24
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	60f8      	str	r0, [r7, #12]
 8006e10:	60b9      	str	r1, [r7, #8]
 8006e12:	607a      	str	r2, [r7, #4]
 8006e14:	603b      	str	r3, [r7, #0]
    // Convert microseconds to milliseconds
    uint32_t time_ms = time_us / 1000;
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	4a0d      	ldr	r2, [pc, #52]	@ (8006e50 <pal_os_event_register_callback_oneshot+0x48>)
 8006e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e1e:	099b      	lsrs	r3, r3, #6
 8006e20:	617b      	str	r3, [r7, #20]

    p_pal_os_event->callback_registered = callback;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	68ba      	ldr	r2, [r7, #8]
 8006e26:	615a      	str	r2, [r3, #20]
    p_pal_os_event->callback_ctx = callback_args;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	601a      	str	r2, [r3, #0]

    timer_expiry = HAL_GetTick() + time_ms;
 8006e2e:	f002 fb3d 	bl	80094ac <HAL_GetTick>
 8006e32:	4602      	mov	r2, r0
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	4413      	add	r3, r2
 8006e38:	4a06      	ldr	r2, [pc, #24]	@ (8006e54 <pal_os_event_register_callback_oneshot+0x4c>)
 8006e3a:	6013      	str	r3, [r2, #0]
    timer_running = 1;
 8006e3c:	4b06      	ldr	r3, [pc, #24]	@ (8006e58 <pal_os_event_register_callback_oneshot+0x50>)
 8006e3e:	2201      	movs	r2, #1
 8006e40:	701a      	strb	r2, [r3, #0]

    // Start TIM2 interrupt if not already started
    HAL_TIM_Base_Start_IT(&htim2);
 8006e42:	4806      	ldr	r0, [pc, #24]	@ (8006e5c <pal_os_event_register_callback_oneshot+0x54>)
 8006e44:	f006 fdca 	bl	800d9dc <HAL_TIM_Base_Start_IT>
}
 8006e48:	bf00      	nop
 8006e4a:	3718      	adds	r7, #24
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}
 8006e50:	10624dd3 	.word	0x10624dd3
 8006e54:	200011d4 	.word	0x200011d4
 8006e58:	200011d8 	.word	0x200011d8
 8006e5c:	20000a44 	.word	0x20000a44

08006e60 <pal_os_event_trigger_registered_callback>:

void pal_os_event_trigger_registered_callback(void)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b082      	sub	sp, #8
 8006e64:	af00      	add	r7, sp, #0
    if (pal_os_event_0.callback_registered)
 8006e66:	4b0d      	ldr	r3, [pc, #52]	@ (8006e9c <pal_os_event_trigger_registered_callback+0x3c>)
 8006e68:	695b      	ldr	r3, [r3, #20]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d011      	beq.n	8006e92 <pal_os_event_trigger_registered_callback+0x32>
    {
        register_callback cb = pal_os_event_0.callback_registered;
 8006e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8006e9c <pal_os_event_trigger_registered_callback+0x3c>)
 8006e70:	695b      	ldr	r3, [r3, #20]
 8006e72:	607b      	str	r3, [r7, #4]
        void* ctx = pal_os_event_0.callback_ctx;
 8006e74:	4b09      	ldr	r3, [pc, #36]	@ (8006e9c <pal_os_event_trigger_registered_callback+0x3c>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	603b      	str	r3, [r7, #0]

        // Clear timer and reset state
        pal_os_event_0.callback_registered = NULL;
 8006e7a:	4b08      	ldr	r3, [pc, #32]	@ (8006e9c <pal_os_event_trigger_registered_callback+0x3c>)
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	615a      	str	r2, [r3, #20]
        pal_os_event_0.callback_ctx = NULL;
 8006e80:	4b06      	ldr	r3, [pc, #24]	@ (8006e9c <pal_os_event_trigger_registered_callback+0x3c>)
 8006e82:	2200      	movs	r2, #0
 8006e84:	601a      	str	r2, [r3, #0]
        timer_running = 0;
 8006e86:	4b06      	ldr	r3, [pc, #24]	@ (8006ea0 <pal_os_event_trigger_registered_callback+0x40>)
 8006e88:	2200      	movs	r2, #0
 8006e8a:	701a      	strb	r2, [r3, #0]

        cb(ctx);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6838      	ldr	r0, [r7, #0]
 8006e90:	4798      	blx	r3
    }
}
 8006e92:	bf00      	nop
 8006e94:	3708      	adds	r7, #8
 8006e96:	46bd      	mov	sp, r7
 8006e98:	bd80      	pop	{r7, pc}
 8006e9a:	bf00      	nop
 8006e9c:	200011bc 	.word	0x200011bc
 8006ea0:	200011d8 	.word	0x200011d8

08006ea4 <pal_os_event_timer_tick>:

// This function should be called periodically from TIM2 ISR
void pal_os_event_timer_tick(void)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	af00      	add	r7, sp, #0
    if (timer_running && (HAL_GetTick() >= timer_expiry))
 8006ea8:	4b07      	ldr	r3, [pc, #28]	@ (8006ec8 <pal_os_event_timer_tick+0x24>)
 8006eaa:	781b      	ldrb	r3, [r3, #0]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d008      	beq.n	8006ec2 <pal_os_event_timer_tick+0x1e>
 8006eb0:	f002 fafc 	bl	80094ac <HAL_GetTick>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	4b05      	ldr	r3, [pc, #20]	@ (8006ecc <pal_os_event_timer_tick+0x28>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d301      	bcc.n	8006ec2 <pal_os_event_timer_tick+0x1e>
    {
        pal_os_event_trigger_registered_callback();
 8006ebe:	f7ff ffcf 	bl	8006e60 <pal_os_event_trigger_registered_callback>
    }
}
 8006ec2:	bf00      	nop
 8006ec4:	bd80      	pop	{r7, pc}
 8006ec6:	bf00      	nop
 8006ec8:	200011d8 	.word	0x200011d8
 8006ecc:	200011d4 	.word	0x200011d4

08006ed0 <pal_os_event_destroy>:

void pal_os_event_destroy(pal_os_event_t * pal_os_event)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b083      	sub	sp, #12
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
    (void)pal_os_event;
    // User should take care to destroy the event if it's not required
}
 8006ed8:	bf00      	nop
 8006eda:	370c      	adds	r7, #12
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr

08006ee4 <pal_os_lock_enter_critical_section>:
        p_lock->lock--;
    }
}

void pal_os_lock_enter_critical_section()
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	af00      	add	r7, sp, #0
    // For safety critical systems it is recommended to implement a critical section entry
}
 8006ee8:	bf00      	nop
 8006eea:	46bd      	mov	sp, r7
 8006eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef0:	4770      	bx	lr

08006ef2 <pal_os_lock_exit_critical_section>:

void pal_os_lock_exit_critical_section()
{
 8006ef2:	b480      	push	{r7}
 8006ef4:	af00      	add	r7, sp, #0
    // For safety critical systems it is recommended to implement a critical section exit
}
 8006ef6:	bf00      	nop
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efe:	4770      	bx	lr

08006f00 <pal_os_calloc>:
{
    return malloc(block_size);
}

void * pal_os_calloc(uint32_t number_of_blocks , uint32_t block_size)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b082      	sub	sp, #8
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
    return calloc(number_of_blocks, block_size);
 8006f0a:	6839      	ldr	r1, [r7, #0]
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f008 f9f7 	bl	800f300 <calloc>
 8006f12:	4603      	mov	r3, r0
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	3708      	adds	r7, #8
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <pal_os_free>:

void pal_os_free(void * block)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b082      	sub	sp, #8
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
    free(block);
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f008 fa07 	bl	800f338 <free>
}
 8006f2a:	bf00      	nop
 8006f2c:	3708      	adds	r7, #8
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}

08006f32 <pal_os_memcpy>:

void pal_os_memcpy(void * p_destination, const void * p_source, uint32_t size)
{
 8006f32:	b580      	push	{r7, lr}
 8006f34:	b084      	sub	sp, #16
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	60f8      	str	r0, [r7, #12]
 8006f3a:	60b9      	str	r1, [r7, #8]
 8006f3c:	607a      	str	r2, [r7, #4]
    memcpy(p_destination, p_source, size);
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	68b9      	ldr	r1, [r7, #8]
 8006f42:	68f8      	ldr	r0, [r7, #12]
 8006f44:	f008 fc35 	bl	800f7b2 <memcpy>
}
 8006f48:	bf00      	nop
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <pal_os_memset>:

void pal_os_memset(void * p_buffer, uint32_t value, uint32_t size)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	60f8      	str	r0, [r7, #12]
 8006f58:	60b9      	str	r1, [r7, #8]
 8006f5a:	607a      	str	r2, [r7, #4]
    // Since memset takes int for value and sets byte-wise, cast to unsigned char
    memset(p_buffer, (unsigned char)value, size);
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	b2db      	uxtb	r3, r3
 8006f60:	687a      	ldr	r2, [r7, #4]
 8006f62:	4619      	mov	r1, r3
 8006f64:	68f8      	ldr	r0, [r7, #12]
 8006f66:	f008 fbdf 	bl	800f728 <memset>
}
 8006f6a:	bf00      	nop
 8006f6c:	3710      	adds	r7, #16
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}

08006f72 <pal_os_timer_get_time_in_milliseconds>:
#include "optiga/pal/pal_os_timer.h"
#include "stm32f4xx_hal.h"

// Uses HAL_GetTick() (1ms resolution based on SysTick)
uint32_t pal_os_timer_get_time_in_milliseconds(void)
{
 8006f72:	b580      	push	{r7, lr}
 8006f74:	af00      	add	r7, sp, #0
    return HAL_GetTick();  // SysTick provides time since HAL_Init()
 8006f76:	f002 fa99 	bl	80094ac <HAL_GetTick>
 8006f7a:	4603      	mov	r3, r0
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	bd80      	pop	{r7, pc}

08006f80 <pal_os_timer_get_time_in_microseconds>:
{
    HAL_Delay(milliseconds);  // Blocking delay
}

uint32_t pal_os_timer_get_time_in_microseconds(void)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	af00      	add	r7, sp, #0
    // HAL tick is in ms, convert to s (multiply by 1000)
    return ((uint64_t)HAL_GetTick()) * 1000;
 8006f84:	f002 fa92 	bl	80094ac <HAL_GetTick>
 8006f88:	4603      	mov	r3, r0
 8006f8a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006f8e:	fb02 f303 	mul.w	r3, r2, r3
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	bd80      	pop	{r7, pc}
	...

08006f98 <mbedtls_platform_zeroize>:
 * platform and needs.
 */
static void * (* const volatile memset_func)( void *, int, size_t ) = memset;

void mbedtls_platform_zeroize( void *buf, size_t len )
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b082      	sub	sp, #8
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
 8006fa0:	6039      	str	r1, [r7, #0]
    memset_func( buf, 0, len );
 8006fa2:	4b05      	ldr	r3, [pc, #20]	@ (8006fb8 <mbedtls_platform_zeroize+0x20>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	683a      	ldr	r2, [r7, #0]
 8006fa8:	2100      	movs	r1, #0
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	4798      	blx	r3
}
 8006fae:	bf00      	nop
 8006fb0:	3708      	adds	r7, #8
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}
 8006fb6:	bf00      	nop
 8006fb8:	20000550 	.word	0x20000550

08006fbc <mbedtls_sha256_init>:
    (b)[(i) + 3] = (unsigned char) ( (n)       );       \
} while( 0 )
#endif

void mbedtls_sha256_init( mbedtls_sha256_context *ctx )
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b082      	sub	sp, #8
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
    SHA256_VALIDATE( ctx != NULL );

    memset( ctx, 0, sizeof( mbedtls_sha256_context ) );
 8006fc4:	226c      	movs	r2, #108	@ 0x6c
 8006fc6:	2100      	movs	r1, #0
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f008 fbad 	bl	800f728 <memset>
}
 8006fce:	bf00      	nop
 8006fd0:	3708      	adds	r7, #8
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}

08006fd6 <mbedtls_sha256_free>:

void mbedtls_sha256_free( mbedtls_sha256_context *ctx )
{
 8006fd6:	b580      	push	{r7, lr}
 8006fd8:	b082      	sub	sp, #8
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
    if( ctx == NULL )
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d004      	beq.n	8006fee <mbedtls_sha256_free+0x18>
        return;

    mbedtls_platform_zeroize( ctx, sizeof( mbedtls_sha256_context ) );
 8006fe4:	216c      	movs	r1, #108	@ 0x6c
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f7ff ffd6 	bl	8006f98 <mbedtls_platform_zeroize>
 8006fec:	e000      	b.n	8006ff0 <mbedtls_sha256_free+0x1a>
        return;
 8006fee:	bf00      	nop
}
 8006ff0:	3708      	adds	r7, #8
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}
	...

08006ff8 <mbedtls_sha256_starts_ret>:

/*
 * SHA-256 context setup
 */
int mbedtls_sha256_starts_ret( mbedtls_sha256_context *ctx, int is224 )
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b083      	sub	sp, #12
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( is224 == 0 || is224 == 1 );

    ctx->total[0] = 0;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	601a      	str	r2, [r3, #0]
    ctx->total[1] = 0;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2200      	movs	r2, #0
 800700c:	605a      	str	r2, [r3, #4]

    if( is224 == 0 )
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d118      	bne.n	8007046 <mbedtls_sha256_starts_ret+0x4e>
    {
        /* SHA-256 */
        ctx->state[0] = 0x6A09E667;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	4a1d      	ldr	r2, [pc, #116]	@ (800708c <mbedtls_sha256_starts_ret+0x94>)
 8007018:	609a      	str	r2, [r3, #8]
        ctx->state[1] = 0xBB67AE85;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a1c      	ldr	r2, [pc, #112]	@ (8007090 <mbedtls_sha256_starts_ret+0x98>)
 800701e:	60da      	str	r2, [r3, #12]
        ctx->state[2] = 0x3C6EF372;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a1c      	ldr	r2, [pc, #112]	@ (8007094 <mbedtls_sha256_starts_ret+0x9c>)
 8007024:	611a      	str	r2, [r3, #16]
        ctx->state[3] = 0xA54FF53A;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	4a1b      	ldr	r2, [pc, #108]	@ (8007098 <mbedtls_sha256_starts_ret+0xa0>)
 800702a:	615a      	str	r2, [r3, #20]
        ctx->state[4] = 0x510E527F;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	4a1b      	ldr	r2, [pc, #108]	@ (800709c <mbedtls_sha256_starts_ret+0xa4>)
 8007030:	619a      	str	r2, [r3, #24]
        ctx->state[5] = 0x9B05688C;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a1a      	ldr	r2, [pc, #104]	@ (80070a0 <mbedtls_sha256_starts_ret+0xa8>)
 8007036:	61da      	str	r2, [r3, #28]
        ctx->state[6] = 0x1F83D9AB;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a1a      	ldr	r2, [pc, #104]	@ (80070a4 <mbedtls_sha256_starts_ret+0xac>)
 800703c:	621a      	str	r2, [r3, #32]
        ctx->state[7] = 0x5BE0CD19;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	4a19      	ldr	r2, [pc, #100]	@ (80070a8 <mbedtls_sha256_starts_ret+0xb0>)
 8007042:	625a      	str	r2, [r3, #36]	@ 0x24
 8007044:	e017      	b.n	8007076 <mbedtls_sha256_starts_ret+0x7e>
    }
    else
    {
        /* SHA-224 */
        ctx->state[0] = 0xC1059ED8;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a18      	ldr	r2, [pc, #96]	@ (80070ac <mbedtls_sha256_starts_ret+0xb4>)
 800704a:	609a      	str	r2, [r3, #8]
        ctx->state[1] = 0x367CD507;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	4a18      	ldr	r2, [pc, #96]	@ (80070b0 <mbedtls_sha256_starts_ret+0xb8>)
 8007050:	60da      	str	r2, [r3, #12]
        ctx->state[2] = 0x3070DD17;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	4a17      	ldr	r2, [pc, #92]	@ (80070b4 <mbedtls_sha256_starts_ret+0xbc>)
 8007056:	611a      	str	r2, [r3, #16]
        ctx->state[3] = 0xF70E5939;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4a17      	ldr	r2, [pc, #92]	@ (80070b8 <mbedtls_sha256_starts_ret+0xc0>)
 800705c:	615a      	str	r2, [r3, #20]
        ctx->state[4] = 0xFFC00B31;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	4a16      	ldr	r2, [pc, #88]	@ (80070bc <mbedtls_sha256_starts_ret+0xc4>)
 8007062:	619a      	str	r2, [r3, #24]
        ctx->state[5] = 0x68581511;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	4a16      	ldr	r2, [pc, #88]	@ (80070c0 <mbedtls_sha256_starts_ret+0xc8>)
 8007068:	61da      	str	r2, [r3, #28]
        ctx->state[6] = 0x64F98FA7;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	4a15      	ldr	r2, [pc, #84]	@ (80070c4 <mbedtls_sha256_starts_ret+0xcc>)
 800706e:	621a      	str	r2, [r3, #32]
        ctx->state[7] = 0xBEFA4FA4;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	4a15      	ldr	r2, [pc, #84]	@ (80070c8 <mbedtls_sha256_starts_ret+0xd0>)
 8007074:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    ctx->is224 = is224;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	683a      	ldr	r2, [r7, #0]
 800707a:	669a      	str	r2, [r3, #104]	@ 0x68

    return( 0 );
 800707c:	2300      	movs	r3, #0
}
 800707e:	4618      	mov	r0, r3
 8007080:	370c      	adds	r7, #12
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr
 800708a:	bf00      	nop
 800708c:	6a09e667 	.word	0x6a09e667
 8007090:	bb67ae85 	.word	0xbb67ae85
 8007094:	3c6ef372 	.word	0x3c6ef372
 8007098:	a54ff53a 	.word	0xa54ff53a
 800709c:	510e527f 	.word	0x510e527f
 80070a0:	9b05688c 	.word	0x9b05688c
 80070a4:	1f83d9ab 	.word	0x1f83d9ab
 80070a8:	5be0cd19 	.word	0x5be0cd19
 80070ac:	c1059ed8 	.word	0xc1059ed8
 80070b0:	367cd507 	.word	0x367cd507
 80070b4:	3070dd17 	.word	0x3070dd17
 80070b8:	f70e5939 	.word	0xf70e5939
 80070bc:	ffc00b31 	.word	0xffc00b31
 80070c0:	68581511 	.word	0x68581511
 80070c4:	64f98fa7 	.word	0x64f98fa7
 80070c8:	befa4fa4 	.word	0xbefa4fa4

080070cc <mbedtls_internal_sha256_process>:
    d += temp1; h = temp1 + temp2;              \
}

int mbedtls_internal_sha256_process( mbedtls_sha256_context *ctx,
                                const unsigned char data[64] )
{
 80070cc:	b490      	push	{r4, r7}
 80070ce:	b0ce      	sub	sp, #312	@ 0x138
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80070d6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80070da:	6018      	str	r0, [r3, #0]
 80070dc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80070e0:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80070e4:	6019      	str	r1, [r3, #0]
    unsigned int i;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( (const unsigned char *)data != NULL );

    for( i = 0; i < 8; i++ )
 80070e6:	2300      	movs	r3, #0
 80070e8:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80070ec:	e016      	b.n	800711c <mbedtls_internal_sha256_process+0x50>
        A[i] = ctx->state[i];
 80070ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80070f2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80070fc:	3202      	adds	r2, #2
 80070fe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007102:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007106:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800710a:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800710e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for( i = 0; i < 8; i++ )
 8007112:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007116:	3301      	adds	r3, #1
 8007118:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800711c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007120:	2b07      	cmp	r3, #7
 8007122:	d9e4      	bls.n	80070ee <mbedtls_internal_sha256_process+0x22>

        temp1 = A[7]; A[7] = A[6]; A[6] = A[5]; A[5] = A[4]; A[4] = A[3];
        A[3] = A[2]; A[2] = A[1]; A[1] = A[0]; A[0] = temp1;
    }
#else /* MBEDTLS_SHA256_SMALLER */
    for( i = 0; i < 16; i++ )
 8007124:	2300      	movs	r3, #0
 8007126:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800712a:	e03e      	b.n	80071aa <mbedtls_internal_sha256_process+0xde>
        GET_UINT32_BE( W[i], data, 4 * i );
 800712c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007130:	009b      	lsls	r3, r3, #2
 8007132:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8007136:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800713a:	6812      	ldr	r2, [r2, #0]
 800713c:	4413      	add	r3, r2
 800713e:	781b      	ldrb	r3, [r3, #0]
 8007140:	061a      	lsls	r2, r3, #24
 8007142:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007146:	009b      	lsls	r3, r3, #2
 8007148:	3301      	adds	r3, #1
 800714a:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 800714e:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8007152:	6809      	ldr	r1, [r1, #0]
 8007154:	440b      	add	r3, r1
 8007156:	781b      	ldrb	r3, [r3, #0]
 8007158:	041b      	lsls	r3, r3, #16
 800715a:	431a      	orrs	r2, r3
 800715c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	3302      	adds	r3, #2
 8007164:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8007168:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800716c:	6809      	ldr	r1, [r1, #0]
 800716e:	440b      	add	r3, r1
 8007170:	781b      	ldrb	r3, [r3, #0]
 8007172:	021b      	lsls	r3, r3, #8
 8007174:	4313      	orrs	r3, r2
 8007176:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800717a:	0092      	lsls	r2, r2, #2
 800717c:	3203      	adds	r2, #3
 800717e:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8007182:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8007186:	6809      	ldr	r1, [r1, #0]
 8007188:	440a      	add	r2, r1
 800718a:	7812      	ldrb	r2, [r2, #0]
 800718c:	ea43 0102 	orr.w	r1, r3, r2
 8007190:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007194:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007198:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800719c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for( i = 0; i < 16; i++ )
 80071a0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80071a4:	3301      	adds	r3, #1
 80071a6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80071aa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80071ae:	2b0f      	cmp	r3, #15
 80071b0:	d9bc      	bls.n	800712c <mbedtls_internal_sha256_process+0x60>

    for( i = 0; i < 16; i += 8 )
 80071b2:	2300      	movs	r3, #0
 80071b4:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80071b8:	f000 bcba 	b.w	8007b30 <mbedtls_internal_sha256_process+0xa64>
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], W[i+0], K[i+0] );
 80071bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80071c0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80071c4:	69da      	ldr	r2, [r3, #28]
 80071c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80071ca:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80071ce:	691b      	ldr	r3, [r3, #16]
 80071d0:	ea4f 11b3 	mov.w	r1, r3, ror #6
 80071d4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80071d8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80071dc:	691b      	ldr	r3, [r3, #16]
 80071de:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80071e2:	4059      	eors	r1, r3
 80071e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80071e8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80071ec:	691b      	ldr	r3, [r3, #16]
 80071ee:	ea4f 6373 	mov.w	r3, r3, ror #25
 80071f2:	404b      	eors	r3, r1
 80071f4:	441a      	add	r2, r3
 80071f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80071fa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80071fe:	6999      	ldr	r1, [r3, #24]
 8007200:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007204:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007208:	6918      	ldr	r0, [r3, #16]
 800720a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800720e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007212:	695c      	ldr	r4, [r3, #20]
 8007214:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007218:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800721c:	699b      	ldr	r3, [r3, #24]
 800721e:	4063      	eors	r3, r4
 8007220:	4003      	ands	r3, r0
 8007222:	404b      	eors	r3, r1
 8007224:	441a      	add	r2, r3
 8007226:	49e0      	ldr	r1, [pc, #896]	@ (80075a8 <mbedtls_internal_sha256_process+0x4dc>)
 8007228:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800722c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007230:	441a      	add	r2, r3
 8007232:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007236:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800723a:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 800723e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007242:	4413      	add	r3, r2
 8007244:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8007248:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800724c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8007256:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800725a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	ea4f 3373 	mov.w	r3, r3, ror #13
 8007264:	405a      	eors	r2, r3
 8007266:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800726a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8007274:	405a      	eors	r2, r3
 8007276:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800727a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800727e:	6819      	ldr	r1, [r3, #0]
 8007280:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007284:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	4019      	ands	r1, r3
 800728c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007290:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007294:	6898      	ldr	r0, [r3, #8]
 8007296:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800729a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800729e:	681c      	ldr	r4, [r3, #0]
 80072a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80072a4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	4323      	orrs	r3, r4
 80072ac:	4003      	ands	r3, r0
 80072ae:	430b      	orrs	r3, r1
 80072b0:	4413      	add	r3, r2
 80072b2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80072b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80072ba:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80072be:	68da      	ldr	r2, [r3, #12]
 80072c0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80072c4:	441a      	add	r2, r3
 80072c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80072ca:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80072ce:	60da      	str	r2, [r3, #12]
 80072d0:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80072d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80072d8:	441a      	add	r2, r3
 80072da:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80072de:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80072e2:	61da      	str	r2, [r3, #28]
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], W[i+1], K[i+1] );
 80072e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80072e8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80072ec:	699a      	ldr	r2, [r3, #24]
 80072ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80072f2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80072f6:	68db      	ldr	r3, [r3, #12]
 80072f8:	ea4f 11b3 	mov.w	r1, r3, ror #6
 80072fc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007300:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007304:	68db      	ldr	r3, [r3, #12]
 8007306:	ea4f 23f3 	mov.w	r3, r3, ror #11
 800730a:	4059      	eors	r1, r3
 800730c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007310:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	ea4f 6373 	mov.w	r3, r3, ror #25
 800731a:	404b      	eors	r3, r1
 800731c:	441a      	add	r2, r3
 800731e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007322:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007326:	6959      	ldr	r1, [r3, #20]
 8007328:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800732c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007330:	68d8      	ldr	r0, [r3, #12]
 8007332:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007336:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800733a:	691c      	ldr	r4, [r3, #16]
 800733c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007340:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007344:	695b      	ldr	r3, [r3, #20]
 8007346:	4063      	eors	r3, r4
 8007348:	4003      	ands	r3, r0
 800734a:	404b      	eors	r3, r1
 800734c:	441a      	add	r2, r3
 800734e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007352:	3301      	adds	r3, #1
 8007354:	4994      	ldr	r1, [pc, #592]	@ (80075a8 <mbedtls_internal_sha256_process+0x4dc>)
 8007356:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800735a:	441a      	add	r2, r3
 800735c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007360:	1c59      	adds	r1, r3, #1
 8007362:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007366:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800736a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800736e:	4413      	add	r3, r2
 8007370:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8007374:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007378:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800737c:	69db      	ldr	r3, [r3, #28]
 800737e:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8007382:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007386:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800738a:	69db      	ldr	r3, [r3, #28]
 800738c:	ea4f 3373 	mov.w	r3, r3, ror #13
 8007390:	405a      	eors	r2, r3
 8007392:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007396:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800739a:	69db      	ldr	r3, [r3, #28]
 800739c:	ea4f 53b3 	mov.w	r3, r3, ror #22
 80073a0:	405a      	eors	r2, r3
 80073a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80073a6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80073aa:	69d9      	ldr	r1, [r3, #28]
 80073ac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80073b0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	4019      	ands	r1, r3
 80073b8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80073bc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80073c0:	6858      	ldr	r0, [r3, #4]
 80073c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80073c6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80073ca:	69dc      	ldr	r4, [r3, #28]
 80073cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80073d0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4323      	orrs	r3, r4
 80073d8:	4003      	ands	r3, r0
 80073da:	430b      	orrs	r3, r1
 80073dc:	4413      	add	r3, r2
 80073de:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80073e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80073e6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80073ea:	689a      	ldr	r2, [r3, #8]
 80073ec:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80073f0:	441a      	add	r2, r3
 80073f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80073f6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80073fa:	609a      	str	r2, [r3, #8]
 80073fc:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8007400:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8007404:	441a      	add	r2, r3
 8007406:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800740a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800740e:	619a      	str	r2, [r3, #24]
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], W[i+2], K[i+2] );
 8007410:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007414:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007418:	695a      	ldr	r2, [r3, #20]
 800741a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800741e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8007428:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800742c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8007436:	4059      	eors	r1, r3
 8007438:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800743c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	ea4f 6373 	mov.w	r3, r3, ror #25
 8007446:	404b      	eors	r3, r1
 8007448:	441a      	add	r2, r3
 800744a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800744e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007452:	6919      	ldr	r1, [r3, #16]
 8007454:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007458:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800745c:	6898      	ldr	r0, [r3, #8]
 800745e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007462:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007466:	68dc      	ldr	r4, [r3, #12]
 8007468:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800746c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007470:	691b      	ldr	r3, [r3, #16]
 8007472:	4063      	eors	r3, r4
 8007474:	4003      	ands	r3, r0
 8007476:	404b      	eors	r3, r1
 8007478:	441a      	add	r2, r3
 800747a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800747e:	3302      	adds	r3, #2
 8007480:	4949      	ldr	r1, [pc, #292]	@ (80075a8 <mbedtls_internal_sha256_process+0x4dc>)
 8007482:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007486:	441a      	add	r2, r3
 8007488:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800748c:	1c99      	adds	r1, r3, #2
 800748e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007492:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007496:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800749a:	4413      	add	r3, r2
 800749c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80074a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80074a4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80074a8:	699b      	ldr	r3, [r3, #24]
 80074aa:	ea4f 02b3 	mov.w	r2, r3, ror #2
 80074ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80074b2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80074b6:	699b      	ldr	r3, [r3, #24]
 80074b8:	ea4f 3373 	mov.w	r3, r3, ror #13
 80074bc:	405a      	eors	r2, r3
 80074be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80074c2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80074c6:	699b      	ldr	r3, [r3, #24]
 80074c8:	ea4f 53b3 	mov.w	r3, r3, ror #22
 80074cc:	405a      	eors	r2, r3
 80074ce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80074d2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80074d6:	6999      	ldr	r1, [r3, #24]
 80074d8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80074dc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80074e0:	69db      	ldr	r3, [r3, #28]
 80074e2:	4019      	ands	r1, r3
 80074e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80074e8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80074ec:	6818      	ldr	r0, [r3, #0]
 80074ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80074f2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80074f6:	699c      	ldr	r4, [r3, #24]
 80074f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80074fc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007500:	69db      	ldr	r3, [r3, #28]
 8007502:	4323      	orrs	r3, r4
 8007504:	4003      	ands	r3, r0
 8007506:	430b      	orrs	r3, r1
 8007508:	4413      	add	r3, r2
 800750a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800750e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007512:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007516:	685a      	ldr	r2, [r3, #4]
 8007518:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800751c:	441a      	add	r2, r3
 800751e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007522:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007526:	605a      	str	r2, [r3, #4]
 8007528:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800752c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8007530:	441a      	add	r2, r3
 8007532:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007536:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800753a:	615a      	str	r2, [r3, #20]
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], W[i+3], K[i+3] );
 800753c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007540:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007544:	691a      	ldr	r2, [r3, #16]
 8007546:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800754a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8007554:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007558:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8007562:	4059      	eors	r1, r3
 8007564:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007568:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	ea4f 6373 	mov.w	r3, r3, ror #25
 8007572:	404b      	eors	r3, r1
 8007574:	441a      	add	r2, r3
 8007576:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800757a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800757e:	68d9      	ldr	r1, [r3, #12]
 8007580:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007584:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007588:	6858      	ldr	r0, [r3, #4]
 800758a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800758e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007592:	689c      	ldr	r4, [r3, #8]
 8007594:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007598:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800759c:	68db      	ldr	r3, [r3, #12]
 800759e:	4063      	eors	r3, r4
 80075a0:	4003      	ands	r3, r0
 80075a2:	404b      	eors	r3, r1
 80075a4:	441a      	add	r2, r3
 80075a6:	e001      	b.n	80075ac <mbedtls_internal_sha256_process+0x4e0>
 80075a8:	080107c4 	.word	0x080107c4
 80075ac:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80075b0:	3303      	adds	r3, #3
 80075b2:	49e0      	ldr	r1, [pc, #896]	@ (8007934 <mbedtls_internal_sha256_process+0x868>)
 80075b4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80075b8:	441a      	add	r2, r3
 80075ba:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80075be:	1cd9      	adds	r1, r3, #3
 80075c0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80075c4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80075c8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80075cc:	4413      	add	r3, r2
 80075ce:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80075d2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80075d6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80075da:	695b      	ldr	r3, [r3, #20]
 80075dc:	ea4f 02b3 	mov.w	r2, r3, ror #2
 80075e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80075e4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80075e8:	695b      	ldr	r3, [r3, #20]
 80075ea:	ea4f 3373 	mov.w	r3, r3, ror #13
 80075ee:	405a      	eors	r2, r3
 80075f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80075f4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80075f8:	695b      	ldr	r3, [r3, #20]
 80075fa:	ea4f 53b3 	mov.w	r3, r3, ror #22
 80075fe:	405a      	eors	r2, r3
 8007600:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007604:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007608:	6959      	ldr	r1, [r3, #20]
 800760a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800760e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007612:	699b      	ldr	r3, [r3, #24]
 8007614:	4019      	ands	r1, r3
 8007616:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800761a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800761e:	69d8      	ldr	r0, [r3, #28]
 8007620:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007624:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007628:	695c      	ldr	r4, [r3, #20]
 800762a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800762e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007632:	699b      	ldr	r3, [r3, #24]
 8007634:	4323      	orrs	r3, r4
 8007636:	4003      	ands	r3, r0
 8007638:	430b      	orrs	r3, r1
 800763a:	4413      	add	r3, r2
 800763c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8007640:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007644:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007648:	681a      	ldr	r2, [r3, #0]
 800764a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800764e:	441a      	add	r2, r3
 8007650:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007654:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007658:	601a      	str	r2, [r3, #0]
 800765a:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800765e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8007662:	441a      	add	r2, r3
 8007664:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007668:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800766c:	611a      	str	r2, [r3, #16]
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], W[i+4], K[i+4] );
 800766e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007672:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007676:	68da      	ldr	r2, [r3, #12]
 8007678:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800767c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8007686:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800768a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8007694:	4059      	eors	r1, r3
 8007696:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800769a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	ea4f 6373 	mov.w	r3, r3, ror #25
 80076a4:	404b      	eors	r3, r1
 80076a6:	441a      	add	r2, r3
 80076a8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80076ac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80076b0:	6899      	ldr	r1, [r3, #8]
 80076b2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80076b6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80076ba:	6818      	ldr	r0, [r3, #0]
 80076bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80076c0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80076c4:	685c      	ldr	r4, [r3, #4]
 80076c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80076ca:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	4063      	eors	r3, r4
 80076d2:	4003      	ands	r3, r0
 80076d4:	404b      	eors	r3, r1
 80076d6:	441a      	add	r2, r3
 80076d8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80076dc:	3304      	adds	r3, #4
 80076de:	4995      	ldr	r1, [pc, #596]	@ (8007934 <mbedtls_internal_sha256_process+0x868>)
 80076e0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80076e4:	441a      	add	r2, r3
 80076e6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80076ea:	1d19      	adds	r1, r3, #4
 80076ec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80076f0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80076f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80076f8:	4413      	add	r3, r2
 80076fa:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80076fe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007702:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007706:	691b      	ldr	r3, [r3, #16]
 8007708:	ea4f 02b3 	mov.w	r2, r3, ror #2
 800770c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007710:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007714:	691b      	ldr	r3, [r3, #16]
 8007716:	ea4f 3373 	mov.w	r3, r3, ror #13
 800771a:	405a      	eors	r2, r3
 800771c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007720:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007724:	691b      	ldr	r3, [r3, #16]
 8007726:	ea4f 53b3 	mov.w	r3, r3, ror #22
 800772a:	405a      	eors	r2, r3
 800772c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007730:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007734:	6919      	ldr	r1, [r3, #16]
 8007736:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800773a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800773e:	695b      	ldr	r3, [r3, #20]
 8007740:	4019      	ands	r1, r3
 8007742:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007746:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800774a:	6998      	ldr	r0, [r3, #24]
 800774c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007750:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007754:	691c      	ldr	r4, [r3, #16]
 8007756:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800775a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800775e:	695b      	ldr	r3, [r3, #20]
 8007760:	4323      	orrs	r3, r4
 8007762:	4003      	ands	r3, r0
 8007764:	430b      	orrs	r3, r1
 8007766:	4413      	add	r3, r2
 8007768:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800776c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007770:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007774:	69da      	ldr	r2, [r3, #28]
 8007776:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800777a:	441a      	add	r2, r3
 800777c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007780:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007784:	61da      	str	r2, [r3, #28]
 8007786:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800778a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800778e:	441a      	add	r2, r3
 8007790:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007794:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007798:	60da      	str	r2, [r3, #12]
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], W[i+5], K[i+5] );
 800779a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800779e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80077a2:	689a      	ldr	r2, [r3, #8]
 80077a4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80077a8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80077ac:	69db      	ldr	r3, [r3, #28]
 80077ae:	ea4f 11b3 	mov.w	r1, r3, ror #6
 80077b2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80077b6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80077ba:	69db      	ldr	r3, [r3, #28]
 80077bc:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80077c0:	4059      	eors	r1, r3
 80077c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80077c6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80077ca:	69db      	ldr	r3, [r3, #28]
 80077cc:	ea4f 6373 	mov.w	r3, r3, ror #25
 80077d0:	404b      	eors	r3, r1
 80077d2:	441a      	add	r2, r3
 80077d4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80077d8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80077dc:	6859      	ldr	r1, [r3, #4]
 80077de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80077e2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80077e6:	69d8      	ldr	r0, [r3, #28]
 80077e8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80077ec:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80077f0:	681c      	ldr	r4, [r3, #0]
 80077f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80077f6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	4063      	eors	r3, r4
 80077fe:	4003      	ands	r3, r0
 8007800:	404b      	eors	r3, r1
 8007802:	441a      	add	r2, r3
 8007804:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007808:	3305      	adds	r3, #5
 800780a:	494a      	ldr	r1, [pc, #296]	@ (8007934 <mbedtls_internal_sha256_process+0x868>)
 800780c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007810:	441a      	add	r2, r3
 8007812:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007816:	1d59      	adds	r1, r3, #5
 8007818:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800781c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007820:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007824:	4413      	add	r3, r2
 8007826:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800782a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800782e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007832:	68db      	ldr	r3, [r3, #12]
 8007834:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8007838:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800783c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007840:	68db      	ldr	r3, [r3, #12]
 8007842:	ea4f 3373 	mov.w	r3, r3, ror #13
 8007846:	405a      	eors	r2, r3
 8007848:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800784c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007850:	68db      	ldr	r3, [r3, #12]
 8007852:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8007856:	405a      	eors	r2, r3
 8007858:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800785c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007860:	68d9      	ldr	r1, [r3, #12]
 8007862:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007866:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800786a:	691b      	ldr	r3, [r3, #16]
 800786c:	4019      	ands	r1, r3
 800786e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007872:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007876:	6958      	ldr	r0, [r3, #20]
 8007878:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800787c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007880:	68dc      	ldr	r4, [r3, #12]
 8007882:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007886:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800788a:	691b      	ldr	r3, [r3, #16]
 800788c:	4323      	orrs	r3, r4
 800788e:	4003      	ands	r3, r0
 8007890:	430b      	orrs	r3, r1
 8007892:	4413      	add	r3, r2
 8007894:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8007898:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800789c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80078a0:	699a      	ldr	r2, [r3, #24]
 80078a2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80078a6:	441a      	add	r2, r3
 80078a8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80078ac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80078b0:	619a      	str	r2, [r3, #24]
 80078b2:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80078b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80078ba:	441a      	add	r2, r3
 80078bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80078c0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80078c4:	609a      	str	r2, [r3, #8]
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], W[i+6], K[i+6] );
 80078c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80078ca:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80078ce:	685a      	ldr	r2, [r3, #4]
 80078d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80078d4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80078d8:	699b      	ldr	r3, [r3, #24]
 80078da:	ea4f 11b3 	mov.w	r1, r3, ror #6
 80078de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80078e2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80078e6:	699b      	ldr	r3, [r3, #24]
 80078e8:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80078ec:	4059      	eors	r1, r3
 80078ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80078f2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80078f6:	699b      	ldr	r3, [r3, #24]
 80078f8:	ea4f 6373 	mov.w	r3, r3, ror #25
 80078fc:	404b      	eors	r3, r1
 80078fe:	441a      	add	r2, r3
 8007900:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007904:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007908:	6819      	ldr	r1, [r3, #0]
 800790a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800790e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007912:	6998      	ldr	r0, [r3, #24]
 8007914:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007918:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800791c:	69dc      	ldr	r4, [r3, #28]
 800791e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007922:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	4063      	eors	r3, r4
 800792a:	4003      	ands	r3, r0
 800792c:	404b      	eors	r3, r1
 800792e:	441a      	add	r2, r3
 8007930:	e002      	b.n	8007938 <mbedtls_internal_sha256_process+0x86c>
 8007932:	bf00      	nop
 8007934:	080107c4 	.word	0x080107c4
 8007938:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800793c:	3306      	adds	r3, #6
 800793e:	4981      	ldr	r1, [pc, #516]	@ (8007b44 <mbedtls_internal_sha256_process+0xa78>)
 8007940:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007944:	441a      	add	r2, r3
 8007946:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800794a:	1d99      	adds	r1, r3, #6
 800794c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007950:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007954:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007958:	4413      	add	r3, r2
 800795a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800795e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007962:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007966:	689b      	ldr	r3, [r3, #8]
 8007968:	ea4f 02b3 	mov.w	r2, r3, ror #2
 800796c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007970:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007974:	689b      	ldr	r3, [r3, #8]
 8007976:	ea4f 3373 	mov.w	r3, r3, ror #13
 800797a:	405a      	eors	r2, r3
 800797c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007980:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	ea4f 53b3 	mov.w	r3, r3, ror #22
 800798a:	405a      	eors	r2, r3
 800798c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007990:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007994:	6899      	ldr	r1, [r3, #8]
 8007996:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800799a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800799e:	68db      	ldr	r3, [r3, #12]
 80079a0:	4019      	ands	r1, r3
 80079a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80079a6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80079aa:	6918      	ldr	r0, [r3, #16]
 80079ac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80079b0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80079b4:	689c      	ldr	r4, [r3, #8]
 80079b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80079ba:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80079be:	68db      	ldr	r3, [r3, #12]
 80079c0:	4323      	orrs	r3, r4
 80079c2:	4003      	ands	r3, r0
 80079c4:	430b      	orrs	r3, r1
 80079c6:	4413      	add	r3, r2
 80079c8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80079cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80079d0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80079d4:	695a      	ldr	r2, [r3, #20]
 80079d6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80079da:	441a      	add	r2, r3
 80079dc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80079e0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80079e4:	615a      	str	r2, [r3, #20]
 80079e6:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80079ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80079ee:	441a      	add	r2, r3
 80079f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80079f4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80079f8:	605a      	str	r2, [r3, #4]
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
 80079fa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80079fe:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a02:	681a      	ldr	r2, [r3, #0]
 8007a04:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a08:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a0c:	695b      	ldr	r3, [r3, #20]
 8007a0e:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8007a12:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a16:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a1a:	695b      	ldr	r3, [r3, #20]
 8007a1c:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8007a20:	4059      	eors	r1, r3
 8007a22:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a26:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a2a:	695b      	ldr	r3, [r3, #20]
 8007a2c:	ea4f 6373 	mov.w	r3, r3, ror #25
 8007a30:	404b      	eors	r3, r1
 8007a32:	441a      	add	r2, r3
 8007a34:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a38:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a3c:	69d9      	ldr	r1, [r3, #28]
 8007a3e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a42:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a46:	6958      	ldr	r0, [r3, #20]
 8007a48:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a4c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a50:	699c      	ldr	r4, [r3, #24]
 8007a52:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a56:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a5a:	69db      	ldr	r3, [r3, #28]
 8007a5c:	4063      	eors	r3, r4
 8007a5e:	4003      	ands	r3, r0
 8007a60:	404b      	eors	r3, r1
 8007a62:	441a      	add	r2, r3
 8007a64:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007a68:	3307      	adds	r3, #7
 8007a6a:	4936      	ldr	r1, [pc, #216]	@ (8007b44 <mbedtls_internal_sha256_process+0xa78>)
 8007a6c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007a70:	441a      	add	r2, r3
 8007a72:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007a76:	1dd9      	adds	r1, r3, #7
 8007a78:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a7c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007a80:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007a84:	4413      	add	r3, r2
 8007a86:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8007a8a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a8e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a92:	685b      	ldr	r3, [r3, #4]
 8007a94:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8007a98:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a9c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	ea4f 3373 	mov.w	r3, r3, ror #13
 8007aa6:	405a      	eors	r2, r3
 8007aa8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007aac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8007ab6:	405a      	eors	r2, r3
 8007ab8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007abc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ac0:	6859      	ldr	r1, [r3, #4]
 8007ac2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ac6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007aca:	689b      	ldr	r3, [r3, #8]
 8007acc:	4019      	ands	r1, r3
 8007ace:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ad2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ad6:	68d8      	ldr	r0, [r3, #12]
 8007ad8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007adc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ae0:	685c      	ldr	r4, [r3, #4]
 8007ae2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ae6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007aea:	689b      	ldr	r3, [r3, #8]
 8007aec:	4323      	orrs	r3, r4
 8007aee:	4003      	ands	r3, r0
 8007af0:	430b      	orrs	r3, r1
 8007af2:	4413      	add	r3, r2
 8007af4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8007af8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007afc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007b00:	691a      	ldr	r2, [r3, #16]
 8007b02:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8007b06:	441a      	add	r2, r3
 8007b08:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007b0c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007b10:	611a      	str	r2, [r3, #16]
 8007b12:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8007b16:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8007b1a:	441a      	add	r2, r3
 8007b1c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007b20:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007b24:	601a      	str	r2, [r3, #0]
    for( i = 0; i < 16; i += 8 )
 8007b26:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007b2a:	3308      	adds	r3, #8
 8007b2c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8007b30:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007b34:	2b0f      	cmp	r3, #15
 8007b36:	f67f ab41 	bls.w	80071bc <mbedtls_internal_sha256_process+0xf0>
    }

    for( i = 16; i < 64; i += 8 )
 8007b3a:	2310      	movs	r3, #16
 8007b3c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8007b40:	f000 bfd5 	b.w	8008aee <mbedtls_internal_sha256_process+0x1a22>
 8007b44:	080107c4 	.word	0x080107c4
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
 8007b48:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007b4c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007b50:	69da      	ldr	r2, [r3, #28]
 8007b52:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007b56:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007b5a:	691b      	ldr	r3, [r3, #16]
 8007b5c:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8007b60:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007b64:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007b68:	691b      	ldr	r3, [r3, #16]
 8007b6a:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8007b6e:	4059      	eors	r1, r3
 8007b70:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007b74:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007b78:	691b      	ldr	r3, [r3, #16]
 8007b7a:	ea4f 6373 	mov.w	r3, r3, ror #25
 8007b7e:	404b      	eors	r3, r1
 8007b80:	441a      	add	r2, r3
 8007b82:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007b86:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007b8a:	6999      	ldr	r1, [r3, #24]
 8007b8c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007b90:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007b94:	6918      	ldr	r0, [r3, #16]
 8007b96:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007b9a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007b9e:	695c      	ldr	r4, [r3, #20]
 8007ba0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ba4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ba8:	699b      	ldr	r3, [r3, #24]
 8007baa:	4063      	eors	r3, r4
 8007bac:	4003      	ands	r3, r0
 8007bae:	404b      	eors	r3, r1
 8007bb0:	441a      	add	r2, r3
 8007bb2:	49ec      	ldr	r1, [pc, #944]	@ (8007f64 <mbedtls_internal_sha256_process+0xe98>)
 8007bb4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007bb8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007bbc:	441a      	add	r2, r3
 8007bbe:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007bc2:	1e99      	subs	r1, r3, #2
 8007bc4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007bc8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007bcc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007bd0:	ea4f 4173 	mov.w	r1, r3, ror #17
 8007bd4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007bd8:	1e98      	subs	r0, r3, #2
 8007bda:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007bde:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007be2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007be6:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8007bea:	4059      	eors	r1, r3
 8007bec:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007bf0:	1e98      	subs	r0, r3, #2
 8007bf2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007bf6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007bfa:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007bfe:	0a9b      	lsrs	r3, r3, #10
 8007c00:	4059      	eors	r1, r3
 8007c02:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007c06:	1fd8      	subs	r0, r3, #7
 8007c08:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c0c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007c10:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007c14:	4419      	add	r1, r3
 8007c16:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007c1a:	f1a3 000f 	sub.w	r0, r3, #15
 8007c1e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c22:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007c26:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007c2a:	ea4f 10f3 	mov.w	r0, r3, ror #7
 8007c2e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007c32:	f1a3 040f 	sub.w	r4, r3, #15
 8007c36:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c3a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007c3e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007c42:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8007c46:	4058      	eors	r0, r3
 8007c48:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007c4c:	f1a3 040f 	sub.w	r4, r3, #15
 8007c50:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c54:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007c58:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007c5c:	08db      	lsrs	r3, r3, #3
 8007c5e:	4043      	eors	r3, r0
 8007c60:	4419      	add	r1, r3
 8007c62:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007c66:	f1a3 0010 	sub.w	r0, r3, #16
 8007c6a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c6e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007c72:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007c76:	18c8      	adds	r0, r1, r3
 8007c78:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c7c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007c80:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 8007c84:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
 8007c88:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c8c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007c90:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 8007c94:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007c98:	4413      	add	r3, r2
 8007c9a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8007c9e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ca2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8007cac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007cb0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	ea4f 3373 	mov.w	r3, r3, ror #13
 8007cba:	405a      	eors	r2, r3
 8007cbc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007cc0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8007cca:	405a      	eors	r2, r3
 8007ccc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007cd0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007cd4:	6819      	ldr	r1, [r3, #0]
 8007cd6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007cda:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	4019      	ands	r1, r3
 8007ce2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ce6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007cea:	6898      	ldr	r0, [r3, #8]
 8007cec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007cf0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007cf4:	681c      	ldr	r4, [r3, #0]
 8007cf6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007cfa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	4323      	orrs	r3, r4
 8007d02:	4003      	ands	r3, r0
 8007d04:	430b      	orrs	r3, r1
 8007d06:	4413      	add	r3, r2
 8007d08:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8007d0c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d10:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007d14:	68da      	ldr	r2, [r3, #12]
 8007d16:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8007d1a:	441a      	add	r2, r3
 8007d1c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d20:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007d24:	60da      	str	r2, [r3, #12]
 8007d26:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8007d2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8007d2e:	441a      	add	r2, r3
 8007d30:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d34:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007d38:	61da      	str	r2, [r3, #28]
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 8007d3a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d3e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007d42:	699a      	ldr	r2, [r3, #24]
 8007d44:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d48:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007d4c:	68db      	ldr	r3, [r3, #12]
 8007d4e:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8007d52:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d56:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007d5a:	68db      	ldr	r3, [r3, #12]
 8007d5c:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8007d60:	4059      	eors	r1, r3
 8007d62:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d66:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007d6a:	68db      	ldr	r3, [r3, #12]
 8007d6c:	ea4f 6373 	mov.w	r3, r3, ror #25
 8007d70:	404b      	eors	r3, r1
 8007d72:	441a      	add	r2, r3
 8007d74:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d78:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007d7c:	6959      	ldr	r1, [r3, #20]
 8007d7e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d82:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007d86:	68d8      	ldr	r0, [r3, #12]
 8007d88:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d8c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007d90:	691c      	ldr	r4, [r3, #16]
 8007d92:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d96:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007d9a:	695b      	ldr	r3, [r3, #20]
 8007d9c:	4063      	eors	r3, r4
 8007d9e:	4003      	ands	r3, r0
 8007da0:	404b      	eors	r3, r1
 8007da2:	441a      	add	r2, r3
 8007da4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007da8:	3301      	adds	r3, #1
 8007daa:	496e      	ldr	r1, [pc, #440]	@ (8007f64 <mbedtls_internal_sha256_process+0xe98>)
 8007dac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007db0:	441a      	add	r2, r3
 8007db2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007db6:	1e59      	subs	r1, r3, #1
 8007db8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007dbc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007dc0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007dc4:	ea4f 4173 	mov.w	r1, r3, ror #17
 8007dc8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007dcc:	1e58      	subs	r0, r3, #1
 8007dce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007dd2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007dd6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007dda:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8007dde:	4059      	eors	r1, r3
 8007de0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007de4:	1e58      	subs	r0, r3, #1
 8007de6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007dea:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007dee:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007df2:	0a9b      	lsrs	r3, r3, #10
 8007df4:	4059      	eors	r1, r3
 8007df6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007dfa:	1f98      	subs	r0, r3, #6
 8007dfc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e00:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007e04:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007e08:	4419      	add	r1, r3
 8007e0a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007e0e:	f1a3 000e 	sub.w	r0, r3, #14
 8007e12:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e16:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007e1a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007e1e:	ea4f 10f3 	mov.w	r0, r3, ror #7
 8007e22:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007e26:	f1a3 040e 	sub.w	r4, r3, #14
 8007e2a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e2e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007e32:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007e36:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8007e3a:	4058      	eors	r0, r3
 8007e3c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007e40:	f1a3 040e 	sub.w	r4, r3, #14
 8007e44:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e48:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007e4c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007e50:	08db      	lsrs	r3, r3, #3
 8007e52:	4043      	eors	r3, r0
 8007e54:	18c8      	adds	r0, r1, r3
 8007e56:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007e5a:	f1a3 010f 	sub.w	r1, r3, #15
 8007e5e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e62:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007e66:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8007e6a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007e6e:	3301      	adds	r3, #1
 8007e70:	4408      	add	r0, r1
 8007e72:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8007e76:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8007e7a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8007e7e:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8007e82:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8007e86:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007e8a:	4413      	add	r3, r2
 8007e8c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8007e90:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e94:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007e98:	69db      	ldr	r3, [r3, #28]
 8007e9a:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8007e9e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ea2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ea6:	69db      	ldr	r3, [r3, #28]
 8007ea8:	ea4f 3373 	mov.w	r3, r3, ror #13
 8007eac:	405a      	eors	r2, r3
 8007eae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007eb2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007eb6:	69db      	ldr	r3, [r3, #28]
 8007eb8:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8007ebc:	405a      	eors	r2, r3
 8007ebe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ec2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ec6:	69d9      	ldr	r1, [r3, #28]
 8007ec8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ecc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4019      	ands	r1, r3
 8007ed4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ed8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007edc:	6858      	ldr	r0, [r3, #4]
 8007ede:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ee2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ee6:	69dc      	ldr	r4, [r3, #28]
 8007ee8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007eec:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4323      	orrs	r3, r4
 8007ef4:	4003      	ands	r3, r0
 8007ef6:	430b      	orrs	r3, r1
 8007ef8:	4413      	add	r3, r2
 8007efa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8007efe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f02:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007f06:	689a      	ldr	r2, [r3, #8]
 8007f08:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8007f0c:	441a      	add	r2, r3
 8007f0e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f12:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007f16:	609a      	str	r2, [r3, #8]
 8007f18:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8007f1c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8007f20:	441a      	add	r2, r3
 8007f22:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f26:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007f2a:	619a      	str	r2, [r3, #24]
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 8007f2c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f30:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007f34:	695a      	ldr	r2, [r3, #20]
 8007f36:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f3a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8007f44:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f48:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8007f52:	4059      	eors	r1, r3
 8007f54:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f58:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007f5c:	689b      	ldr	r3, [r3, #8]
 8007f5e:	ea4f 6373 	mov.w	r3, r3, ror #25
 8007f62:	e001      	b.n	8007f68 <mbedtls_internal_sha256_process+0xe9c>
 8007f64:	080107c4 	.word	0x080107c4
 8007f68:	404b      	eors	r3, r1
 8007f6a:	441a      	add	r2, r3
 8007f6c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f70:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007f74:	6919      	ldr	r1, [r3, #16]
 8007f76:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f7a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007f7e:	6898      	ldr	r0, [r3, #8]
 8007f80:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f84:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007f88:	68dc      	ldr	r4, [r3, #12]
 8007f8a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f8e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007f92:	691b      	ldr	r3, [r3, #16]
 8007f94:	4063      	eors	r3, r4
 8007f96:	4003      	ands	r3, r0
 8007f98:	404b      	eors	r3, r1
 8007f9a:	441a      	add	r2, r3
 8007f9c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007fa0:	3302      	adds	r3, #2
 8007fa2:	49ec      	ldr	r1, [pc, #944]	@ (8008354 <mbedtls_internal_sha256_process+0x1288>)
 8007fa4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007fa8:	441a      	add	r2, r3
 8007faa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007fae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007fb2:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 8007fb6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007fba:	ea4f 4173 	mov.w	r1, r3, ror #17
 8007fbe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007fc2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007fc6:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 8007fca:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007fce:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8007fd2:	4059      	eors	r1, r3
 8007fd4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007fd8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007fdc:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 8007fe0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007fe4:	0a9b      	lsrs	r3, r3, #10
 8007fe6:	4059      	eors	r1, r3
 8007fe8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007fec:	1f58      	subs	r0, r3, #5
 8007fee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ff2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007ff6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007ffa:	4419      	add	r1, r3
 8007ffc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008000:	f1a3 000d 	sub.w	r0, r3, #13
 8008004:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008008:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800800c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8008010:	ea4f 10f3 	mov.w	r0, r3, ror #7
 8008014:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008018:	f1a3 040d 	sub.w	r4, r3, #13
 800801c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008020:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8008024:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008028:	ea4f 43b3 	mov.w	r3, r3, ror #18
 800802c:	4058      	eors	r0, r3
 800802e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008032:	f1a3 040d 	sub.w	r4, r3, #13
 8008036:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800803a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800803e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008042:	08db      	lsrs	r3, r3, #3
 8008044:	4043      	eors	r3, r0
 8008046:	18c8      	adds	r0, r1, r3
 8008048:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800804c:	f1a3 010e 	sub.w	r1, r3, #14
 8008050:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008054:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8008058:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 800805c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008060:	3302      	adds	r3, #2
 8008062:	4408      	add	r0, r1
 8008064:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8008068:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 800806c:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8008070:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8008074:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8008078:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800807c:	4413      	add	r3, r2
 800807e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8008082:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008086:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800808a:	699b      	ldr	r3, [r3, #24]
 800808c:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8008090:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008094:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008098:	699b      	ldr	r3, [r3, #24]
 800809a:	ea4f 3373 	mov.w	r3, r3, ror #13
 800809e:	405a      	eors	r2, r3
 80080a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80080a4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80080a8:	699b      	ldr	r3, [r3, #24]
 80080aa:	ea4f 53b3 	mov.w	r3, r3, ror #22
 80080ae:	405a      	eors	r2, r3
 80080b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80080b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80080b8:	6999      	ldr	r1, [r3, #24]
 80080ba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80080be:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80080c2:	69db      	ldr	r3, [r3, #28]
 80080c4:	4019      	ands	r1, r3
 80080c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80080ca:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80080ce:	6818      	ldr	r0, [r3, #0]
 80080d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80080d4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80080d8:	699c      	ldr	r4, [r3, #24]
 80080da:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80080de:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80080e2:	69db      	ldr	r3, [r3, #28]
 80080e4:	4323      	orrs	r3, r4
 80080e6:	4003      	ands	r3, r0
 80080e8:	430b      	orrs	r3, r1
 80080ea:	4413      	add	r3, r2
 80080ec:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80080f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80080f4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80080f8:	685a      	ldr	r2, [r3, #4]
 80080fa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80080fe:	441a      	add	r2, r3
 8008100:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008104:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008108:	605a      	str	r2, [r3, #4]
 800810a:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800810e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008112:	441a      	add	r2, r3
 8008114:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008118:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800811c:	615a      	str	r2, [r3, #20]
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 800811e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008122:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008126:	691a      	ldr	r2, [r3, #16]
 8008128:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800812c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8008136:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800813a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8008144:	4059      	eors	r1, r3
 8008146:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800814a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800814e:	685b      	ldr	r3, [r3, #4]
 8008150:	ea4f 6373 	mov.w	r3, r3, ror #25
 8008154:	404b      	eors	r3, r1
 8008156:	441a      	add	r2, r3
 8008158:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800815c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008160:	68d9      	ldr	r1, [r3, #12]
 8008162:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008166:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800816a:	6858      	ldr	r0, [r3, #4]
 800816c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008170:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008174:	689c      	ldr	r4, [r3, #8]
 8008176:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800817a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800817e:	68db      	ldr	r3, [r3, #12]
 8008180:	4063      	eors	r3, r4
 8008182:	4003      	ands	r3, r0
 8008184:	404b      	eors	r3, r1
 8008186:	441a      	add	r2, r3
 8008188:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800818c:	3303      	adds	r3, #3
 800818e:	4971      	ldr	r1, [pc, #452]	@ (8008354 <mbedtls_internal_sha256_process+0x1288>)
 8008190:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8008194:	441a      	add	r2, r3
 8008196:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800819a:	1c59      	adds	r1, r3, #1
 800819c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80081a0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80081a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80081a8:	ea4f 4173 	mov.w	r1, r3, ror #17
 80081ac:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80081b0:	1c58      	adds	r0, r3, #1
 80081b2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80081b6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80081ba:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80081be:	ea4f 43f3 	mov.w	r3, r3, ror #19
 80081c2:	4059      	eors	r1, r3
 80081c4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80081c8:	1c58      	adds	r0, r3, #1
 80081ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80081ce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80081d2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80081d6:	0a9b      	lsrs	r3, r3, #10
 80081d8:	4059      	eors	r1, r3
 80081da:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80081de:	1f18      	subs	r0, r3, #4
 80081e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80081e4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80081e8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80081ec:	4419      	add	r1, r3
 80081ee:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80081f2:	f1a3 000c 	sub.w	r0, r3, #12
 80081f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80081fa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80081fe:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8008202:	ea4f 10f3 	mov.w	r0, r3, ror #7
 8008206:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800820a:	f1a3 040c 	sub.w	r4, r3, #12
 800820e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008212:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8008216:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800821a:	ea4f 43b3 	mov.w	r3, r3, ror #18
 800821e:	4058      	eors	r0, r3
 8008220:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008224:	f1a3 040c 	sub.w	r4, r3, #12
 8008228:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800822c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8008230:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008234:	08db      	lsrs	r3, r3, #3
 8008236:	4043      	eors	r3, r0
 8008238:	18c8      	adds	r0, r1, r3
 800823a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800823e:	f1a3 010d 	sub.w	r1, r3, #13
 8008242:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008246:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800824a:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 800824e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008252:	3303      	adds	r3, #3
 8008254:	4408      	add	r0, r1
 8008256:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 800825a:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 800825e:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8008262:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8008266:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 800826a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800826e:	4413      	add	r3, r2
 8008270:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8008274:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008278:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800827c:	695b      	ldr	r3, [r3, #20]
 800827e:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8008282:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008286:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800828a:	695b      	ldr	r3, [r3, #20]
 800828c:	ea4f 3373 	mov.w	r3, r3, ror #13
 8008290:	405a      	eors	r2, r3
 8008292:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008296:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800829a:	695b      	ldr	r3, [r3, #20]
 800829c:	ea4f 53b3 	mov.w	r3, r3, ror #22
 80082a0:	405a      	eors	r2, r3
 80082a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80082a6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80082aa:	6959      	ldr	r1, [r3, #20]
 80082ac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80082b0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80082b4:	699b      	ldr	r3, [r3, #24]
 80082b6:	4019      	ands	r1, r3
 80082b8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80082bc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80082c0:	69d8      	ldr	r0, [r3, #28]
 80082c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80082c6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80082ca:	695c      	ldr	r4, [r3, #20]
 80082cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80082d0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80082d4:	699b      	ldr	r3, [r3, #24]
 80082d6:	4323      	orrs	r3, r4
 80082d8:	4003      	ands	r3, r0
 80082da:	430b      	orrs	r3, r1
 80082dc:	4413      	add	r3, r2
 80082de:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80082e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80082e6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80082ea:	681a      	ldr	r2, [r3, #0]
 80082ec:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80082f0:	441a      	add	r2, r3
 80082f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80082f6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80082fa:	601a      	str	r2, [r3, #0]
 80082fc:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8008300:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008304:	441a      	add	r2, r3
 8008306:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800830a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800830e:	611a      	str	r2, [r3, #16]
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
 8008310:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008314:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008318:	68da      	ldr	r2, [r3, #12]
 800831a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800831e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8008328:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800832c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8008336:	4059      	eors	r1, r3
 8008338:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800833c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	ea4f 6373 	mov.w	r3, r3, ror #25
 8008346:	404b      	eors	r3, r1
 8008348:	441a      	add	r2, r3
 800834a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800834e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008352:	e001      	b.n	8008358 <mbedtls_internal_sha256_process+0x128c>
 8008354:	080107c4 	.word	0x080107c4
 8008358:	6899      	ldr	r1, [r3, #8]
 800835a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800835e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008362:	6818      	ldr	r0, [r3, #0]
 8008364:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008368:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800836c:	685c      	ldr	r4, [r3, #4]
 800836e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008372:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	4063      	eors	r3, r4
 800837a:	4003      	ands	r3, r0
 800837c:	404b      	eors	r3, r1
 800837e:	441a      	add	r2, r3
 8008380:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008384:	3304      	adds	r3, #4
 8008386:	49ec      	ldr	r1, [pc, #944]	@ (8008738 <mbedtls_internal_sha256_process+0x166c>)
 8008388:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800838c:	441a      	add	r2, r3
 800838e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008392:	1c99      	adds	r1, r3, #2
 8008394:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008398:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800839c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80083a0:	ea4f 4173 	mov.w	r1, r3, ror #17
 80083a4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80083a8:	1c98      	adds	r0, r3, #2
 80083aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80083ae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80083b2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80083b6:	ea4f 43f3 	mov.w	r3, r3, ror #19
 80083ba:	4059      	eors	r1, r3
 80083bc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80083c0:	1c98      	adds	r0, r3, #2
 80083c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80083c6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80083ca:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80083ce:	0a9b      	lsrs	r3, r3, #10
 80083d0:	4059      	eors	r1, r3
 80083d2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80083d6:	1ed8      	subs	r0, r3, #3
 80083d8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80083dc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80083e0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80083e4:	4419      	add	r1, r3
 80083e6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80083ea:	f1a3 000b 	sub.w	r0, r3, #11
 80083ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80083f2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80083f6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80083fa:	ea4f 10f3 	mov.w	r0, r3, ror #7
 80083fe:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008402:	f1a3 040b 	sub.w	r4, r3, #11
 8008406:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800840a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800840e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008412:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8008416:	4058      	eors	r0, r3
 8008418:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800841c:	f1a3 040b 	sub.w	r4, r3, #11
 8008420:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008424:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8008428:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800842c:	08db      	lsrs	r3, r3, #3
 800842e:	4043      	eors	r3, r0
 8008430:	18c8      	adds	r0, r1, r3
 8008432:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008436:	f1a3 010c 	sub.w	r1, r3, #12
 800843a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800843e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8008442:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8008446:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800844a:	3304      	adds	r3, #4
 800844c:	4408      	add	r0, r1
 800844e:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8008452:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8008456:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 800845a:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 800845e:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8008462:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8008466:	4413      	add	r3, r2
 8008468:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800846c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008470:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008474:	691b      	ldr	r3, [r3, #16]
 8008476:	ea4f 02b3 	mov.w	r2, r3, ror #2
 800847a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800847e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008482:	691b      	ldr	r3, [r3, #16]
 8008484:	ea4f 3373 	mov.w	r3, r3, ror #13
 8008488:	405a      	eors	r2, r3
 800848a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800848e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008492:	691b      	ldr	r3, [r3, #16]
 8008494:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8008498:	405a      	eors	r2, r3
 800849a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800849e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80084a2:	6919      	ldr	r1, [r3, #16]
 80084a4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80084a8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80084ac:	695b      	ldr	r3, [r3, #20]
 80084ae:	4019      	ands	r1, r3
 80084b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80084b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80084b8:	6998      	ldr	r0, [r3, #24]
 80084ba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80084be:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80084c2:	691c      	ldr	r4, [r3, #16]
 80084c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80084c8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80084cc:	695b      	ldr	r3, [r3, #20]
 80084ce:	4323      	orrs	r3, r4
 80084d0:	4003      	ands	r3, r0
 80084d2:	430b      	orrs	r3, r1
 80084d4:	4413      	add	r3, r2
 80084d6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80084da:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80084de:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80084e2:	69da      	ldr	r2, [r3, #28]
 80084e4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80084e8:	441a      	add	r2, r3
 80084ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80084ee:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80084f2:	61da      	str	r2, [r3, #28]
 80084f4:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80084f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80084fc:	441a      	add	r2, r3
 80084fe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008502:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008506:	60da      	str	r2, [r3, #12]
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 8008508:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800850c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008510:	689a      	ldr	r2, [r3, #8]
 8008512:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008516:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800851a:	69db      	ldr	r3, [r3, #28]
 800851c:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8008520:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008524:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008528:	69db      	ldr	r3, [r3, #28]
 800852a:	ea4f 23f3 	mov.w	r3, r3, ror #11
 800852e:	4059      	eors	r1, r3
 8008530:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008534:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008538:	69db      	ldr	r3, [r3, #28]
 800853a:	ea4f 6373 	mov.w	r3, r3, ror #25
 800853e:	404b      	eors	r3, r1
 8008540:	441a      	add	r2, r3
 8008542:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008546:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800854a:	6859      	ldr	r1, [r3, #4]
 800854c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008550:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008554:	69d8      	ldr	r0, [r3, #28]
 8008556:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800855a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800855e:	681c      	ldr	r4, [r3, #0]
 8008560:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008564:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008568:	685b      	ldr	r3, [r3, #4]
 800856a:	4063      	eors	r3, r4
 800856c:	4003      	ands	r3, r0
 800856e:	404b      	eors	r3, r1
 8008570:	441a      	add	r2, r3
 8008572:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008576:	3305      	adds	r3, #5
 8008578:	496f      	ldr	r1, [pc, #444]	@ (8008738 <mbedtls_internal_sha256_process+0x166c>)
 800857a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800857e:	441a      	add	r2, r3
 8008580:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008584:	1cd9      	adds	r1, r3, #3
 8008586:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800858a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800858e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008592:	ea4f 4173 	mov.w	r1, r3, ror #17
 8008596:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800859a:	1cd8      	adds	r0, r3, #3
 800859c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80085a0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80085a4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80085a8:	ea4f 43f3 	mov.w	r3, r3, ror #19
 80085ac:	4059      	eors	r1, r3
 80085ae:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80085b2:	1cd8      	adds	r0, r3, #3
 80085b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80085b8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80085bc:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80085c0:	0a9b      	lsrs	r3, r3, #10
 80085c2:	4059      	eors	r1, r3
 80085c4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80085c8:	1e98      	subs	r0, r3, #2
 80085ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80085ce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80085d2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80085d6:	4419      	add	r1, r3
 80085d8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80085dc:	f1a3 000a 	sub.w	r0, r3, #10
 80085e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80085e4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80085e8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80085ec:	ea4f 10f3 	mov.w	r0, r3, ror #7
 80085f0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80085f4:	f1a3 040a 	sub.w	r4, r3, #10
 80085f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80085fc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8008600:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008604:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8008608:	4058      	eors	r0, r3
 800860a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800860e:	f1a3 040a 	sub.w	r4, r3, #10
 8008612:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008616:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800861a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800861e:	08db      	lsrs	r3, r3, #3
 8008620:	4043      	eors	r3, r0
 8008622:	18c8      	adds	r0, r1, r3
 8008624:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008628:	f1a3 010b 	sub.w	r1, r3, #11
 800862c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008630:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8008634:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8008638:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800863c:	3305      	adds	r3, #5
 800863e:	4408      	add	r0, r1
 8008640:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8008644:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8008648:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 800864c:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8008650:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8008654:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8008658:	4413      	add	r3, r2
 800865a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800865e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008662:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008666:	68db      	ldr	r3, [r3, #12]
 8008668:	ea4f 02b3 	mov.w	r2, r3, ror #2
 800866c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008670:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008674:	68db      	ldr	r3, [r3, #12]
 8008676:	ea4f 3373 	mov.w	r3, r3, ror #13
 800867a:	405a      	eors	r2, r3
 800867c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008680:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008684:	68db      	ldr	r3, [r3, #12]
 8008686:	ea4f 53b3 	mov.w	r3, r3, ror #22
 800868a:	405a      	eors	r2, r3
 800868c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008690:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008694:	68d9      	ldr	r1, [r3, #12]
 8008696:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800869a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800869e:	691b      	ldr	r3, [r3, #16]
 80086a0:	4019      	ands	r1, r3
 80086a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80086a6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80086aa:	6958      	ldr	r0, [r3, #20]
 80086ac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80086b0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80086b4:	68dc      	ldr	r4, [r3, #12]
 80086b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80086ba:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80086be:	691b      	ldr	r3, [r3, #16]
 80086c0:	4323      	orrs	r3, r4
 80086c2:	4003      	ands	r3, r0
 80086c4:	430b      	orrs	r3, r1
 80086c6:	4413      	add	r3, r2
 80086c8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80086cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80086d0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80086d4:	699a      	ldr	r2, [r3, #24]
 80086d6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80086da:	441a      	add	r2, r3
 80086dc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80086e0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80086e4:	619a      	str	r2, [r3, #24]
 80086e6:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80086ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80086ee:	441a      	add	r2, r3
 80086f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80086f4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80086f8:	609a      	str	r2, [r3, #8]
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 80086fa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80086fe:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008702:	685a      	ldr	r2, [r3, #4]
 8008704:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008708:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800870c:	699b      	ldr	r3, [r3, #24]
 800870e:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8008712:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008716:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800871a:	699b      	ldr	r3, [r3, #24]
 800871c:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8008720:	4059      	eors	r1, r3
 8008722:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008726:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800872a:	699b      	ldr	r3, [r3, #24]
 800872c:	ea4f 6373 	mov.w	r3, r3, ror #25
 8008730:	404b      	eors	r3, r1
 8008732:	441a      	add	r2, r3
 8008734:	e002      	b.n	800873c <mbedtls_internal_sha256_process+0x1670>
 8008736:	bf00      	nop
 8008738:	080107c4 	.word	0x080107c4
 800873c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008740:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008744:	6819      	ldr	r1, [r3, #0]
 8008746:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800874a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800874e:	6998      	ldr	r0, [r3, #24]
 8008750:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008754:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008758:	69dc      	ldr	r4, [r3, #28]
 800875a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800875e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4063      	eors	r3, r4
 8008766:	4003      	ands	r3, r0
 8008768:	404b      	eors	r3, r1
 800876a:	441a      	add	r2, r3
 800876c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008770:	3306      	adds	r3, #6
 8008772:	49e3      	ldr	r1, [pc, #908]	@ (8008b00 <mbedtls_internal_sha256_process+0x1a34>)
 8008774:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8008778:	441a      	add	r2, r3
 800877a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800877e:	1d19      	adds	r1, r3, #4
 8008780:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008784:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8008788:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800878c:	ea4f 4173 	mov.w	r1, r3, ror #17
 8008790:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008794:	1d18      	adds	r0, r3, #4
 8008796:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800879a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800879e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80087a2:	ea4f 43f3 	mov.w	r3, r3, ror #19
 80087a6:	4059      	eors	r1, r3
 80087a8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80087ac:	1d18      	adds	r0, r3, #4
 80087ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80087b2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80087b6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80087ba:	0a9b      	lsrs	r3, r3, #10
 80087bc:	4059      	eors	r1, r3
 80087be:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80087c2:	1e58      	subs	r0, r3, #1
 80087c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80087c8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80087cc:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80087d0:	4419      	add	r1, r3
 80087d2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80087d6:	f1a3 0009 	sub.w	r0, r3, #9
 80087da:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80087de:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80087e2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80087e6:	ea4f 10f3 	mov.w	r0, r3, ror #7
 80087ea:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80087ee:	f1a3 0409 	sub.w	r4, r3, #9
 80087f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80087f6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80087fa:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80087fe:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8008802:	4058      	eors	r0, r3
 8008804:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008808:	f1a3 0409 	sub.w	r4, r3, #9
 800880c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008810:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8008814:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008818:	08db      	lsrs	r3, r3, #3
 800881a:	4043      	eors	r3, r0
 800881c:	18c8      	adds	r0, r1, r3
 800881e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008822:	f1a3 010a 	sub.w	r1, r3, #10
 8008826:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800882a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800882e:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8008832:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008836:	3306      	adds	r3, #6
 8008838:	4408      	add	r0, r1
 800883a:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 800883e:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8008842:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8008846:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 800884a:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 800884e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8008852:	4413      	add	r3, r2
 8008854:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8008858:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800885c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008860:	689b      	ldr	r3, [r3, #8]
 8008862:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8008866:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800886a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800886e:	689b      	ldr	r3, [r3, #8]
 8008870:	ea4f 3373 	mov.w	r3, r3, ror #13
 8008874:	405a      	eors	r2, r3
 8008876:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800887a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800887e:	689b      	ldr	r3, [r3, #8]
 8008880:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8008884:	405a      	eors	r2, r3
 8008886:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800888a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800888e:	6899      	ldr	r1, [r3, #8]
 8008890:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008894:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008898:	68db      	ldr	r3, [r3, #12]
 800889a:	4019      	ands	r1, r3
 800889c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80088a0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80088a4:	6918      	ldr	r0, [r3, #16]
 80088a6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80088aa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80088ae:	689c      	ldr	r4, [r3, #8]
 80088b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80088b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80088b8:	68db      	ldr	r3, [r3, #12]
 80088ba:	4323      	orrs	r3, r4
 80088bc:	4003      	ands	r3, r0
 80088be:	430b      	orrs	r3, r1
 80088c0:	4413      	add	r3, r2
 80088c2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80088c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80088ca:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80088ce:	695a      	ldr	r2, [r3, #20]
 80088d0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80088d4:	441a      	add	r2, r3
 80088d6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80088da:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80088de:	615a      	str	r2, [r3, #20]
 80088e0:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80088e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80088e8:	441a      	add	r2, r3
 80088ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80088ee:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80088f2:	605a      	str	r2, [r3, #4]
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
 80088f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80088f8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80088fc:	681a      	ldr	r2, [r3, #0]
 80088fe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008902:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008906:	695b      	ldr	r3, [r3, #20]
 8008908:	ea4f 11b3 	mov.w	r1, r3, ror #6
 800890c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008910:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008914:	695b      	ldr	r3, [r3, #20]
 8008916:	ea4f 23f3 	mov.w	r3, r3, ror #11
 800891a:	4059      	eors	r1, r3
 800891c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008920:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008924:	695b      	ldr	r3, [r3, #20]
 8008926:	ea4f 6373 	mov.w	r3, r3, ror #25
 800892a:	404b      	eors	r3, r1
 800892c:	441a      	add	r2, r3
 800892e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008932:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008936:	69d9      	ldr	r1, [r3, #28]
 8008938:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800893c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008940:	6958      	ldr	r0, [r3, #20]
 8008942:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008946:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800894a:	699c      	ldr	r4, [r3, #24]
 800894c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008950:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008954:	69db      	ldr	r3, [r3, #28]
 8008956:	4063      	eors	r3, r4
 8008958:	4003      	ands	r3, r0
 800895a:	404b      	eors	r3, r1
 800895c:	441a      	add	r2, r3
 800895e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008962:	3307      	adds	r3, #7
 8008964:	4966      	ldr	r1, [pc, #408]	@ (8008b00 <mbedtls_internal_sha256_process+0x1a34>)
 8008966:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800896a:	441a      	add	r2, r3
 800896c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008970:	1d59      	adds	r1, r3, #5
 8008972:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008976:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800897a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800897e:	ea4f 4173 	mov.w	r1, r3, ror #17
 8008982:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008986:	1d58      	adds	r0, r3, #5
 8008988:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800898c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8008990:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8008994:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8008998:	4059      	eors	r1, r3
 800899a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800899e:	1d58      	adds	r0, r3, #5
 80089a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80089a4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80089a8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80089ac:	0a9b      	lsrs	r3, r3, #10
 80089ae:	4059      	eors	r1, r3
 80089b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80089b4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80089b8:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 80089bc:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80089c0:	4419      	add	r1, r3
 80089c2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80089c6:	f1a3 0008 	sub.w	r0, r3, #8
 80089ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80089ce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80089d2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80089d6:	ea4f 10f3 	mov.w	r0, r3, ror #7
 80089da:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80089de:	f1a3 0408 	sub.w	r4, r3, #8
 80089e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80089e6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80089ea:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80089ee:	ea4f 43b3 	mov.w	r3, r3, ror #18
 80089f2:	4058      	eors	r0, r3
 80089f4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80089f8:	f1a3 0408 	sub.w	r4, r3, #8
 80089fc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008a00:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8008a04:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008a08:	08db      	lsrs	r3, r3, #3
 8008a0a:	4043      	eors	r3, r0
 8008a0c:	18c8      	adds	r0, r1, r3
 8008a0e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008a12:	f1a3 0109 	sub.w	r1, r3, #9
 8008a16:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008a1a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8008a1e:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8008a22:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008a26:	3307      	adds	r3, #7
 8008a28:	4408      	add	r0, r1
 8008a2a:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8008a2e:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8008a32:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8008a36:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8008a3a:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8008a3e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8008a42:	4413      	add	r3, r2
 8008a44:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8008a48:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008a4c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008a50:	685b      	ldr	r3, [r3, #4]
 8008a52:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8008a56:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008a5a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008a5e:	685b      	ldr	r3, [r3, #4]
 8008a60:	ea4f 3373 	mov.w	r3, r3, ror #13
 8008a64:	405a      	eors	r2, r3
 8008a66:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008a6a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008a6e:	685b      	ldr	r3, [r3, #4]
 8008a70:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8008a74:	405a      	eors	r2, r3
 8008a76:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008a7a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008a7e:	6859      	ldr	r1, [r3, #4]
 8008a80:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008a84:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008a88:	689b      	ldr	r3, [r3, #8]
 8008a8a:	4019      	ands	r1, r3
 8008a8c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008a90:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008a94:	68d8      	ldr	r0, [r3, #12]
 8008a96:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008a9a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008a9e:	685c      	ldr	r4, [r3, #4]
 8008aa0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008aa4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008aa8:	689b      	ldr	r3, [r3, #8]
 8008aaa:	4323      	orrs	r3, r4
 8008aac:	4003      	ands	r3, r0
 8008aae:	430b      	orrs	r3, r1
 8008ab0:	4413      	add	r3, r2
 8008ab2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8008ab6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008aba:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008abe:	691a      	ldr	r2, [r3, #16]
 8008ac0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8008ac4:	441a      	add	r2, r3
 8008ac6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008aca:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008ace:	611a      	str	r2, [r3, #16]
 8008ad0:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8008ad4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008ad8:	441a      	add	r2, r3
 8008ada:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008ade:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008ae2:	601a      	str	r2, [r3, #0]
    for( i = 16; i < 64; i += 8 )
 8008ae4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008ae8:	3308      	adds	r3, #8
 8008aea:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8008aee:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008af2:	2b3f      	cmp	r3, #63	@ 0x3f
 8008af4:	f67f a828 	bls.w	8007b48 <mbedtls_internal_sha256_process+0xa7c>
    }
#endif /* MBEDTLS_SHA256_SMALLER */

    for( i = 0; i < 8; i++ )
 8008af8:	2300      	movs	r3, #0
 8008afa:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8008afe:	e023      	b.n	8008b48 <mbedtls_internal_sha256_process+0x1a7c>
 8008b00:	080107c4 	.word	0x080107c4
        ctx->state[i] += A[i];
 8008b04:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008b08:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8008b12:	3202      	adds	r2, #2
 8008b14:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008b18:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008b1c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008b20:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 8008b24:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008b28:	18d1      	adds	r1, r2, r3
 8008b2a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008b2e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8008b38:	3202      	adds	r2, #2
 8008b3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for( i = 0; i < 8; i++ )
 8008b3e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008b42:	3301      	adds	r3, #1
 8008b44:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8008b48:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008b4c:	2b07      	cmp	r3, #7
 8008b4e:	d9d9      	bls.n	8008b04 <mbedtls_internal_sha256_process+0x1a38>

    return( 0 );
 8008b50:	2300      	movs	r3, #0
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	bc90      	pop	{r4, r7}
 8008b5c:	4770      	bx	lr
 8008b5e:	bf00      	nop

08008b60 <mbedtls_sha256_update_ret>:
 * SHA-256 process buffer
 */
int mbedtls_sha256_update_ret( mbedtls_sha256_context *ctx,
                               const unsigned char *input,
                               size_t ilen )
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b088      	sub	sp, #32
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	60f8      	str	r0, [r7, #12]
 8008b68:	60b9      	str	r1, [r7, #8]
 8008b6a:	607a      	str	r2, [r7, #4]
    uint32_t left;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( ilen == 0 || input != NULL );

    if( ilen == 0 )
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d101      	bne.n	8008b76 <mbedtls_sha256_update_ret+0x16>
        return( 0 );
 8008b72:	2300      	movs	r3, #0
 8008b74:	e065      	b.n	8008c42 <mbedtls_sha256_update_ret+0xe2>

    left = ctx->total[0] & 0x3F;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008b7e:	61fb      	str	r3, [r7, #28]
    fill = 64 - left;
 8008b80:	69fb      	ldr	r3, [r7, #28]
 8008b82:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8008b86:	61bb      	str	r3, [r7, #24]

    ctx->total[0] += (uint32_t) ilen;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681a      	ldr	r2, [r3, #0]
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	441a      	add	r2, r3
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	601a      	str	r2, [r3, #0]
    ctx->total[0] &= 0xFFFFFFFF;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681a      	ldr	r2, [r3, #0]
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	601a      	str	r2, [r3, #0]

    if( ctx->total[0] < (uint32_t) ilen )
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	687a      	ldr	r2, [r7, #4]
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d904      	bls.n	8008bb0 <mbedtls_sha256_update_ret+0x50>
        ctx->total[1]++;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	1c5a      	adds	r2, r3, #1
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	605a      	str	r2, [r3, #4]

    if( left && ilen >= fill )
 8008bb0:	69fb      	ldr	r3, [r7, #28]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d034      	beq.n	8008c20 <mbedtls_sha256_update_ret+0xc0>
 8008bb6:	687a      	ldr	r2, [r7, #4]
 8008bb8:	69bb      	ldr	r3, [r7, #24]
 8008bba:	429a      	cmp	r2, r3
 8008bbc:	d330      	bcc.n	8008c20 <mbedtls_sha256_update_ret+0xc0>
    {
        memcpy( (void *) (ctx->buffer + left), input, fill );
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8008bc4:	69fb      	ldr	r3, [r7, #28]
 8008bc6:	4413      	add	r3, r2
 8008bc8:	69ba      	ldr	r2, [r7, #24]
 8008bca:	68b9      	ldr	r1, [r7, #8]
 8008bcc:	4618      	mov	r0, r3
 8008bce:	f006 fdf0 	bl	800f7b2 <memcpy>

        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	3328      	adds	r3, #40	@ 0x28
 8008bd6:	4619      	mov	r1, r3
 8008bd8:	68f8      	ldr	r0, [r7, #12]
 8008bda:	f7fe fa77 	bl	80070cc <mbedtls_internal_sha256_process>
 8008bde:	6178      	str	r0, [r7, #20]
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d001      	beq.n	8008bea <mbedtls_sha256_update_ret+0x8a>
            return( ret );
 8008be6:	697b      	ldr	r3, [r7, #20]
 8008be8:	e02b      	b.n	8008c42 <mbedtls_sha256_update_ret+0xe2>

        input += fill;
 8008bea:	68ba      	ldr	r2, [r7, #8]
 8008bec:	69bb      	ldr	r3, [r7, #24]
 8008bee:	4413      	add	r3, r2
 8008bf0:	60bb      	str	r3, [r7, #8]
        ilen  -= fill;
 8008bf2:	687a      	ldr	r2, [r7, #4]
 8008bf4:	69bb      	ldr	r3, [r7, #24]
 8008bf6:	1ad3      	subs	r3, r2, r3
 8008bf8:	607b      	str	r3, [r7, #4]
        left = 0;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	61fb      	str	r3, [r7, #28]
    }

    while( ilen >= 64 )
 8008bfe:	e00f      	b.n	8008c20 <mbedtls_sha256_update_ret+0xc0>
    {
        if( ( ret = mbedtls_internal_sha256_process( ctx, input ) ) != 0 )
 8008c00:	68b9      	ldr	r1, [r7, #8]
 8008c02:	68f8      	ldr	r0, [r7, #12]
 8008c04:	f7fe fa62 	bl	80070cc <mbedtls_internal_sha256_process>
 8008c08:	6178      	str	r0, [r7, #20]
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d001      	beq.n	8008c14 <mbedtls_sha256_update_ret+0xb4>
            return( ret );
 8008c10:	697b      	ldr	r3, [r7, #20]
 8008c12:	e016      	b.n	8008c42 <mbedtls_sha256_update_ret+0xe2>

        input += 64;
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	3340      	adds	r3, #64	@ 0x40
 8008c18:	60bb      	str	r3, [r7, #8]
        ilen  -= 64;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	3b40      	subs	r3, #64	@ 0x40
 8008c1e:	607b      	str	r3, [r7, #4]
    while( ilen >= 64 )
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2b3f      	cmp	r3, #63	@ 0x3f
 8008c24:	d8ec      	bhi.n	8008c00 <mbedtls_sha256_update_ret+0xa0>
    }

    if( ilen > 0 )
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d009      	beq.n	8008c40 <mbedtls_sha256_update_ret+0xe0>
        memcpy( (void *) (ctx->buffer + left), input, ilen );
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8008c32:	69fb      	ldr	r3, [r7, #28]
 8008c34:	4413      	add	r3, r2
 8008c36:	687a      	ldr	r2, [r7, #4]
 8008c38:	68b9      	ldr	r1, [r7, #8]
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f006 fdb9 	bl	800f7b2 <memcpy>

    return( 0 );
 8008c40:	2300      	movs	r3, #0
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3720      	adds	r7, #32
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}

08008c4a <mbedtls_sha256_finish_ret>:
/*
 * SHA-256 final digest
 */
int mbedtls_sha256_finish_ret( mbedtls_sha256_context *ctx,
                               unsigned char output[32] )
{
 8008c4a:	b580      	push	{r7, lr}
 8008c4c:	b086      	sub	sp, #24
 8008c4e:	af00      	add	r7, sp, #0
 8008c50:	6078      	str	r0, [r7, #4]
 8008c52:	6039      	str	r1, [r7, #0]
    SHA256_VALIDATE_RET( (unsigned char *)output != NULL );

    /*
     * Add padding: 0x80 then 0x00 until 8 bytes remain for the length
     */
    used = ctx->total[0] & 0x3F;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008c5c:	617b      	str	r3, [r7, #20]

    ctx->buffer[used++] = 0x80;
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	1c5a      	adds	r2, r3, #1
 8008c62:	617a      	str	r2, [r7, #20]
 8008c64:	687a      	ldr	r2, [r7, #4]
 8008c66:	4413      	add	r3, r2
 8008c68:	2280      	movs	r2, #128	@ 0x80
 8008c6a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    if( used <= 56 )
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	2b38      	cmp	r3, #56	@ 0x38
 8008c72:	d80c      	bhi.n	8008c8e <mbedtls_sha256_finish_ret+0x44>
    {
        /* Enough room for padding + length in current block */
        memset( ctx->buffer + used, 0, 56 - used );
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	18d0      	adds	r0, r2, r3
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008c84:	461a      	mov	r2, r3
 8008c86:	2100      	movs	r1, #0
 8008c88:	f006 fd4e 	bl	800f728 <memset>
 8008c8c:	e01e      	b.n	8008ccc <mbedtls_sha256_finish_ret+0x82>
    }
    else
    {
        /* We'll need an extra block */
        memset( ctx->buffer + used, 0, 64 - used );
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8008c94:	697b      	ldr	r3, [r7, #20]
 8008c96:	18d0      	adds	r0, r2, r3
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8008c9e:	461a      	mov	r2, r3
 8008ca0:	2100      	movs	r1, #0
 8008ca2:	f006 fd41 	bl	800f728 <memset>

        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	3328      	adds	r3, #40	@ 0x28
 8008caa:	4619      	mov	r1, r3
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f7fe fa0d 	bl	80070cc <mbedtls_internal_sha256_process>
 8008cb2:	6138      	str	r0, [r7, #16]
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d001      	beq.n	8008cbe <mbedtls_sha256_finish_ret+0x74>
            return( ret );
 8008cba:	693b      	ldr	r3, [r7, #16]
 8008cbc:	e128      	b.n	8008f10 <mbedtls_sha256_finish_ret+0x2c6>

        memset( ctx->buffer, 0, 56 );
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	3328      	adds	r3, #40	@ 0x28
 8008cc2:	2238      	movs	r2, #56	@ 0x38
 8008cc4:	2100      	movs	r1, #0
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f006 fd2e 	bl	800f728 <memset>
    }

    /*
     * Add message length
     */
    high = ( ctx->total[0] >> 29 )
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	0f5a      	lsrs	r2, r3, #29
         | ( ctx->total[1] <<  3 );
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	685b      	ldr	r3, [r3, #4]
 8008cd6:	00db      	lsls	r3, r3, #3
    high = ( ctx->total[0] >> 29 )
 8008cd8:	4313      	orrs	r3, r2
 8008cda:	60fb      	str	r3, [r7, #12]
    low  = ( ctx->total[0] <<  3 );
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	00db      	lsls	r3, r3, #3
 8008ce2:	60bb      	str	r3, [r7, #8]

    PUT_UINT32_BE( high, ctx->buffer, 56 );
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	0e1b      	lsrs	r3, r3, #24
 8008ce8:	b2da      	uxtb	r2, r3
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	0c1b      	lsrs	r3, r3, #16
 8008cf4:	b2da      	uxtb	r2, r3
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	0a1b      	lsrs	r3, r3, #8
 8008d00:	b2da      	uxtb	r2, r3
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	b2da      	uxtb	r2, r3
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
    PUT_UINT32_BE( low,  ctx->buffer, 60 );
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	0e1b      	lsrs	r3, r3, #24
 8008d16:	b2da      	uxtb	r2, r3
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	0c1b      	lsrs	r3, r3, #16
 8008d22:	b2da      	uxtb	r2, r3
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	0a1b      	lsrs	r3, r3, #8
 8008d2e:	b2da      	uxtb	r2, r3
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	b2da      	uxtb	r2, r3
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67

    if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	3328      	adds	r3, #40	@ 0x28
 8008d44:	4619      	mov	r1, r3
 8008d46:	6878      	ldr	r0, [r7, #4]
 8008d48:	f7fe f9c0 	bl	80070cc <mbedtls_internal_sha256_process>
 8008d4c:	6138      	str	r0, [r7, #16]
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d001      	beq.n	8008d58 <mbedtls_sha256_finish_ret+0x10e>
        return( ret );
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	e0db      	b.n	8008f10 <mbedtls_sha256_finish_ret+0x2c6>

    /*
     * Output final state
     */
    PUT_UINT32_BE( ctx->state[0], output,  0 );
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	0e1b      	lsrs	r3, r3, #24
 8008d5e:	b2da      	uxtb	r2, r3
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	701a      	strb	r2, [r3, #0]
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	689b      	ldr	r3, [r3, #8]
 8008d68:	0c1a      	lsrs	r2, r3, #16
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	3301      	adds	r3, #1
 8008d6e:	b2d2      	uxtb	r2, r2
 8008d70:	701a      	strb	r2, [r3, #0]
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	689b      	ldr	r3, [r3, #8]
 8008d76:	0a1a      	lsrs	r2, r3, #8
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	3302      	adds	r3, #2
 8008d7c:	b2d2      	uxtb	r2, r2
 8008d7e:	701a      	strb	r2, [r3, #0]
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	689a      	ldr	r2, [r3, #8]
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	3303      	adds	r3, #3
 8008d88:	b2d2      	uxtb	r2, r2
 8008d8a:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_BE( ctx->state[1], output,  4 );
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	68db      	ldr	r3, [r3, #12]
 8008d90:	0e1a      	lsrs	r2, r3, #24
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	3304      	adds	r3, #4
 8008d96:	b2d2      	uxtb	r2, r2
 8008d98:	701a      	strb	r2, [r3, #0]
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	68db      	ldr	r3, [r3, #12]
 8008d9e:	0c1a      	lsrs	r2, r3, #16
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	3305      	adds	r3, #5
 8008da4:	b2d2      	uxtb	r2, r2
 8008da6:	701a      	strb	r2, [r3, #0]
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	68db      	ldr	r3, [r3, #12]
 8008dac:	0a1a      	lsrs	r2, r3, #8
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	3306      	adds	r3, #6
 8008db2:	b2d2      	uxtb	r2, r2
 8008db4:	701a      	strb	r2, [r3, #0]
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	68da      	ldr	r2, [r3, #12]
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	3307      	adds	r3, #7
 8008dbe:	b2d2      	uxtb	r2, r2
 8008dc0:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_BE( ctx->state[2], output,  8 );
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	691b      	ldr	r3, [r3, #16]
 8008dc6:	0e1a      	lsrs	r2, r3, #24
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	3308      	adds	r3, #8
 8008dcc:	b2d2      	uxtb	r2, r2
 8008dce:	701a      	strb	r2, [r3, #0]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	691b      	ldr	r3, [r3, #16]
 8008dd4:	0c1a      	lsrs	r2, r3, #16
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	3309      	adds	r3, #9
 8008dda:	b2d2      	uxtb	r2, r2
 8008ddc:	701a      	strb	r2, [r3, #0]
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	691b      	ldr	r3, [r3, #16]
 8008de2:	0a1a      	lsrs	r2, r3, #8
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	330a      	adds	r3, #10
 8008de8:	b2d2      	uxtb	r2, r2
 8008dea:	701a      	strb	r2, [r3, #0]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	691a      	ldr	r2, [r3, #16]
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	330b      	adds	r3, #11
 8008df4:	b2d2      	uxtb	r2, r2
 8008df6:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_BE( ctx->state[3], output, 12 );
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	695b      	ldr	r3, [r3, #20]
 8008dfc:	0e1a      	lsrs	r2, r3, #24
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	330c      	adds	r3, #12
 8008e02:	b2d2      	uxtb	r2, r2
 8008e04:	701a      	strb	r2, [r3, #0]
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	695b      	ldr	r3, [r3, #20]
 8008e0a:	0c1a      	lsrs	r2, r3, #16
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	330d      	adds	r3, #13
 8008e10:	b2d2      	uxtb	r2, r2
 8008e12:	701a      	strb	r2, [r3, #0]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	695b      	ldr	r3, [r3, #20]
 8008e18:	0a1a      	lsrs	r2, r3, #8
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	330e      	adds	r3, #14
 8008e1e:	b2d2      	uxtb	r2, r2
 8008e20:	701a      	strb	r2, [r3, #0]
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	695a      	ldr	r2, [r3, #20]
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	330f      	adds	r3, #15
 8008e2a:	b2d2      	uxtb	r2, r2
 8008e2c:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_BE( ctx->state[4], output, 16 );
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	699b      	ldr	r3, [r3, #24]
 8008e32:	0e1a      	lsrs	r2, r3, #24
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	3310      	adds	r3, #16
 8008e38:	b2d2      	uxtb	r2, r2
 8008e3a:	701a      	strb	r2, [r3, #0]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	699b      	ldr	r3, [r3, #24]
 8008e40:	0c1a      	lsrs	r2, r3, #16
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	3311      	adds	r3, #17
 8008e46:	b2d2      	uxtb	r2, r2
 8008e48:	701a      	strb	r2, [r3, #0]
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	699b      	ldr	r3, [r3, #24]
 8008e4e:	0a1a      	lsrs	r2, r3, #8
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	3312      	adds	r3, #18
 8008e54:	b2d2      	uxtb	r2, r2
 8008e56:	701a      	strb	r2, [r3, #0]
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	699a      	ldr	r2, [r3, #24]
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	3313      	adds	r3, #19
 8008e60:	b2d2      	uxtb	r2, r2
 8008e62:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_BE( ctx->state[5], output, 20 );
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	69db      	ldr	r3, [r3, #28]
 8008e68:	0e1a      	lsrs	r2, r3, #24
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	3314      	adds	r3, #20
 8008e6e:	b2d2      	uxtb	r2, r2
 8008e70:	701a      	strb	r2, [r3, #0]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	69db      	ldr	r3, [r3, #28]
 8008e76:	0c1a      	lsrs	r2, r3, #16
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	3315      	adds	r3, #21
 8008e7c:	b2d2      	uxtb	r2, r2
 8008e7e:	701a      	strb	r2, [r3, #0]
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	69db      	ldr	r3, [r3, #28]
 8008e84:	0a1a      	lsrs	r2, r3, #8
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	3316      	adds	r3, #22
 8008e8a:	b2d2      	uxtb	r2, r2
 8008e8c:	701a      	strb	r2, [r3, #0]
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	69da      	ldr	r2, [r3, #28]
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	3317      	adds	r3, #23
 8008e96:	b2d2      	uxtb	r2, r2
 8008e98:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_BE( ctx->state[6], output, 24 );
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6a1b      	ldr	r3, [r3, #32]
 8008e9e:	0e1a      	lsrs	r2, r3, #24
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	3318      	adds	r3, #24
 8008ea4:	b2d2      	uxtb	r2, r2
 8008ea6:	701a      	strb	r2, [r3, #0]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	6a1b      	ldr	r3, [r3, #32]
 8008eac:	0c1a      	lsrs	r2, r3, #16
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	3319      	adds	r3, #25
 8008eb2:	b2d2      	uxtb	r2, r2
 8008eb4:	701a      	strb	r2, [r3, #0]
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6a1b      	ldr	r3, [r3, #32]
 8008eba:	0a1a      	lsrs	r2, r3, #8
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	331a      	adds	r3, #26
 8008ec0:	b2d2      	uxtb	r2, r2
 8008ec2:	701a      	strb	r2, [r3, #0]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6a1a      	ldr	r2, [r3, #32]
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	331b      	adds	r3, #27
 8008ecc:	b2d2      	uxtb	r2, r2
 8008ece:	701a      	strb	r2, [r3, #0]

    if( ctx->is224 == 0 )
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d11a      	bne.n	8008f0e <mbedtls_sha256_finish_ret+0x2c4>
        PUT_UINT32_BE( ctx->state[7], output, 28 );
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008edc:	0e1a      	lsrs	r2, r3, #24
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	331c      	adds	r3, #28
 8008ee2:	b2d2      	uxtb	r2, r2
 8008ee4:	701a      	strb	r2, [r3, #0]
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eea:	0c1a      	lsrs	r2, r3, #16
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	331d      	adds	r3, #29
 8008ef0:	b2d2      	uxtb	r2, r2
 8008ef2:	701a      	strb	r2, [r3, #0]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ef8:	0a1a      	lsrs	r2, r3, #8
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	331e      	adds	r3, #30
 8008efe:	b2d2      	uxtb	r2, r2
 8008f00:	701a      	strb	r2, [r3, #0]
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	331f      	adds	r3, #31
 8008f0a:	b2d2      	uxtb	r2, r2
 8008f0c:	701a      	strb	r2, [r3, #0]

    return( 0 );
 8008f0e:	2300      	movs	r3, #0
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3718      	adds	r7, #24
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}

08008f18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b083      	sub	sp, #12
 8008f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008f1e:	2300      	movs	r3, #0
 8008f20:	607b      	str	r3, [r7, #4]
 8008f22:	4b10      	ldr	r3, [pc, #64]	@ (8008f64 <HAL_MspInit+0x4c>)
 8008f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f26:	4a0f      	ldr	r2, [pc, #60]	@ (8008f64 <HAL_MspInit+0x4c>)
 8008f28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008f2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8008f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8008f64 <HAL_MspInit+0x4c>)
 8008f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008f36:	607b      	str	r3, [r7, #4]
 8008f38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	603b      	str	r3, [r7, #0]
 8008f3e:	4b09      	ldr	r3, [pc, #36]	@ (8008f64 <HAL_MspInit+0x4c>)
 8008f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f42:	4a08      	ldr	r2, [pc, #32]	@ (8008f64 <HAL_MspInit+0x4c>)
 8008f44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f48:	6413      	str	r3, [r2, #64]	@ 0x40
 8008f4a:	4b06      	ldr	r3, [pc, #24]	@ (8008f64 <HAL_MspInit+0x4c>)
 8008f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f52:	603b      	str	r3, [r7, #0]
 8008f54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008f56:	bf00      	nop
 8008f58:	370c      	adds	r7, #12
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f60:	4770      	bx	lr
 8008f62:	bf00      	nop
 8008f64:	40023800 	.word	0x40023800

08008f68 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b08a      	sub	sp, #40	@ 0x28
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008f70:	f107 0314 	add.w	r3, r7, #20
 8008f74:	2200      	movs	r2, #0
 8008f76:	601a      	str	r2, [r3, #0]
 8008f78:	605a      	str	r2, [r3, #4]
 8008f7a:	609a      	str	r2, [r3, #8]
 8008f7c:	60da      	str	r2, [r3, #12]
 8008f7e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	4a1d      	ldr	r2, [pc, #116]	@ (8008ffc <HAL_I2C_MspInit+0x94>)
 8008f86:	4293      	cmp	r3, r2
 8008f88:	d134      	bne.n	8008ff4 <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	613b      	str	r3, [r7, #16]
 8008f8e:	4b1c      	ldr	r3, [pc, #112]	@ (8009000 <HAL_I2C_MspInit+0x98>)
 8008f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f92:	4a1b      	ldr	r2, [pc, #108]	@ (8009000 <HAL_I2C_MspInit+0x98>)
 8008f94:	f043 0302 	orr.w	r3, r3, #2
 8008f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8008f9a:	4b19      	ldr	r3, [pc, #100]	@ (8009000 <HAL_I2C_MspInit+0x98>)
 8008f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f9e:	f003 0302 	and.w	r3, r3, #2
 8008fa2:	613b      	str	r3, [r7, #16]
 8008fa4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8008fa6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8008faa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008fac:	2312      	movs	r3, #18
 8008fae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008fb4:	2303      	movs	r3, #3
 8008fb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8008fb8:	2304      	movs	r3, #4
 8008fba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008fbc:	f107 0314 	add.w	r3, r7, #20
 8008fc0:	4619      	mov	r1, r3
 8008fc2:	4810      	ldr	r0, [pc, #64]	@ (8009004 <HAL_I2C_MspInit+0x9c>)
 8008fc4:	f000 ff52 	bl	8009e6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8008fc8:	2300      	movs	r3, #0
 8008fca:	60fb      	str	r3, [r7, #12]
 8008fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8009000 <HAL_I2C_MspInit+0x98>)
 8008fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fd0:	4a0b      	ldr	r2, [pc, #44]	@ (8009000 <HAL_I2C_MspInit+0x98>)
 8008fd2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008fd6:	6413      	str	r3, [r2, #64]	@ 0x40
 8008fd8:	4b09      	ldr	r3, [pc, #36]	@ (8009000 <HAL_I2C_MspInit+0x98>)
 8008fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fdc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008fe0:	60fb      	str	r3, [r7, #12]
 8008fe2:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	2100      	movs	r1, #0
 8008fe8:	2020      	movs	r0, #32
 8008fea:	f000 fb80 	bl	80096ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8008fee:	2020      	movs	r0, #32
 8008ff0:	f000 fb99 	bl	8009726 <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8008ff4:	bf00      	nop
 8008ff6:	3728      	adds	r7, #40	@ 0x28
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	bd80      	pop	{r7, pc}
 8008ffc:	40005400 	.word	0x40005400
 8009000:	40023800 	.word	0x40023800
 8009004:	40020400 	.word	0x40020400

08009008 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b084      	sub	sp, #16
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009018:	d115      	bne.n	8009046 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800901a:	2300      	movs	r3, #0
 800901c:	60fb      	str	r3, [r7, #12]
 800901e:	4b0c      	ldr	r3, [pc, #48]	@ (8009050 <HAL_TIM_Base_MspInit+0x48>)
 8009020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009022:	4a0b      	ldr	r2, [pc, #44]	@ (8009050 <HAL_TIM_Base_MspInit+0x48>)
 8009024:	f043 0301 	orr.w	r3, r3, #1
 8009028:	6413      	str	r3, [r2, #64]	@ 0x40
 800902a:	4b09      	ldr	r3, [pc, #36]	@ (8009050 <HAL_TIM_Base_MspInit+0x48>)
 800902c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800902e:	f003 0301 	and.w	r3, r3, #1
 8009032:	60fb      	str	r3, [r7, #12]
 8009034:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8009036:	2200      	movs	r2, #0
 8009038:	2100      	movs	r1, #0
 800903a:	201c      	movs	r0, #28
 800903c:	f000 fb57 	bl	80096ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8009040:	201c      	movs	r0, #28
 8009042:	f000 fb70 	bl	8009726 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8009046:	bf00      	nop
 8009048:	3710      	adds	r7, #16
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	40023800 	.word	0x40023800

08009054 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b08a      	sub	sp, #40	@ 0x28
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800905c:	f107 0314 	add.w	r3, r7, #20
 8009060:	2200      	movs	r2, #0
 8009062:	601a      	str	r2, [r3, #0]
 8009064:	605a      	str	r2, [r3, #4]
 8009066:	609a      	str	r2, [r3, #8]
 8009068:	60da      	str	r2, [r3, #12]
 800906a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	4a1d      	ldr	r2, [pc, #116]	@ (80090e8 <HAL_UART_MspInit+0x94>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d133      	bne.n	80090de <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8009076:	2300      	movs	r3, #0
 8009078:	613b      	str	r3, [r7, #16]
 800907a:	4b1c      	ldr	r3, [pc, #112]	@ (80090ec <HAL_UART_MspInit+0x98>)
 800907c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800907e:	4a1b      	ldr	r2, [pc, #108]	@ (80090ec <HAL_UART_MspInit+0x98>)
 8009080:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009084:	6413      	str	r3, [r2, #64]	@ 0x40
 8009086:	4b19      	ldr	r3, [pc, #100]	@ (80090ec <HAL_UART_MspInit+0x98>)
 8009088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800908a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800908e:	613b      	str	r3, [r7, #16]
 8009090:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009092:	2300      	movs	r3, #0
 8009094:	60fb      	str	r3, [r7, #12]
 8009096:	4b15      	ldr	r3, [pc, #84]	@ (80090ec <HAL_UART_MspInit+0x98>)
 8009098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800909a:	4a14      	ldr	r2, [pc, #80]	@ (80090ec <HAL_UART_MspInit+0x98>)
 800909c:	f043 0301 	orr.w	r3, r3, #1
 80090a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80090a2:	4b12      	ldr	r3, [pc, #72]	@ (80090ec <HAL_UART_MspInit+0x98>)
 80090a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090a6:	f003 0301 	and.w	r3, r3, #1
 80090aa:	60fb      	str	r3, [r7, #12]
 80090ac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80090ae:	230c      	movs	r3, #12
 80090b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80090b2:	2302      	movs	r3, #2
 80090b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80090b6:	2300      	movs	r3, #0
 80090b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80090ba:	2300      	movs	r3, #0
 80090bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80090be:	2307      	movs	r3, #7
 80090c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80090c2:	f107 0314 	add.w	r3, r7, #20
 80090c6:	4619      	mov	r1, r3
 80090c8:	4809      	ldr	r0, [pc, #36]	@ (80090f0 <HAL_UART_MspInit+0x9c>)
 80090ca:	f000 fecf 	bl	8009e6c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80090ce:	2200      	movs	r2, #0
 80090d0:	2100      	movs	r1, #0
 80090d2:	2026      	movs	r0, #38	@ 0x26
 80090d4:	f000 fb0b 	bl	80096ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80090d8:	2026      	movs	r0, #38	@ 0x26
 80090da:	f000 fb24 	bl	8009726 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80090de:	bf00      	nop
 80090e0:	3728      	adds	r7, #40	@ 0x28
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}
 80090e6:	bf00      	nop
 80090e8:	40004400 	.word	0x40004400
 80090ec:	40023800 	.word	0x40023800
 80090f0:	40020000 	.word	0x40020000

080090f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80090f4:	b480      	push	{r7}
 80090f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80090f8:	bf00      	nop
 80090fa:	e7fd      	b.n	80090f8 <NMI_Handler+0x4>

080090fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80090fc:	b480      	push	{r7}
 80090fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009100:	bf00      	nop
 8009102:	e7fd      	b.n	8009100 <HardFault_Handler+0x4>

08009104 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009104:	b480      	push	{r7}
 8009106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009108:	bf00      	nop
 800910a:	e7fd      	b.n	8009108 <MemManage_Handler+0x4>

0800910c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800910c:	b480      	push	{r7}
 800910e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009110:	bf00      	nop
 8009112:	e7fd      	b.n	8009110 <BusFault_Handler+0x4>

08009114 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009114:	b480      	push	{r7}
 8009116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009118:	bf00      	nop
 800911a:	e7fd      	b.n	8009118 <UsageFault_Handler+0x4>

0800911c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800911c:	b480      	push	{r7}
 800911e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009120:	bf00      	nop
 8009122:	46bd      	mov	sp, r7
 8009124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009128:	4770      	bx	lr

0800912a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800912a:	b480      	push	{r7}
 800912c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800912e:	bf00      	nop
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr

08009138 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8009138:	b480      	push	{r7}
 800913a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800913c:	bf00      	nop
 800913e:	46bd      	mov	sp, r7
 8009140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009144:	4770      	bx	lr

08009146 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009146:	b580      	push	{r7, lr}
 8009148:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800914a:	f000 f99b 	bl	8009484 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800914e:	bf00      	nop
 8009150:	bd80      	pop	{r7, pc}
	...

08009154 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8009158:	4802      	ldr	r0, [pc, #8]	@ (8009164 <TIM2_IRQHandler+0x10>)
 800915a:	f004 fca1 	bl	800daa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800915e:	bf00      	nop
 8009160:	bd80      	pop	{r7, pc}
 8009162:	bf00      	nop
 8009164:	20000a44 	.word	0x20000a44

08009168 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800916c:	4802      	ldr	r0, [pc, #8]	@ (8009178 <I2C1_EV_IRQHandler+0x10>)
 800916e:	f001 fe29 	bl	800adc4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8009172:	bf00      	nop
 8009174:	bd80      	pop	{r7, pc}
 8009176:	bf00      	nop
 8009178:	200009f0 	.word	0x200009f0

0800917c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8009180:	4802      	ldr	r0, [pc, #8]	@ (800918c <I2C1_ER_IRQHandler+0x10>)
 8009182:	f001 ff72 	bl	800b06a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8009186:	bf00      	nop
 8009188:	bd80      	pop	{r7, pc}
 800918a:	bf00      	nop
 800918c:	200009f0 	.word	0x200009f0

08009190 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8009194:	4802      	ldr	r0, [pc, #8]	@ (80091a0 <USART2_IRQHandler+0x10>)
 8009196:	f005 f977 	bl	800e488 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800919a:	bf00      	nop
 800919c:	bd80      	pop	{r7, pc}
 800919e:	bf00      	nop
 80091a0:	20000a8c 	.word	0x20000a8c

080091a4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80091a8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80091ac:	f001 f82e 	bl	800a20c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80091b0:	bf00      	nop
 80091b2:	bd80      	pop	{r7, pc}

080091b4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b086      	sub	sp, #24
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	60f8      	str	r0, [r7, #12]
 80091bc:	60b9      	str	r1, [r7, #8]
 80091be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80091c0:	2300      	movs	r3, #0
 80091c2:	617b      	str	r3, [r7, #20]
 80091c4:	e00a      	b.n	80091dc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80091c6:	f3af 8000 	nop.w
 80091ca:	4601      	mov	r1, r0
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	1c5a      	adds	r2, r3, #1
 80091d0:	60ba      	str	r2, [r7, #8]
 80091d2:	b2ca      	uxtb	r2, r1
 80091d4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	3301      	adds	r3, #1
 80091da:	617b      	str	r3, [r7, #20]
 80091dc:	697a      	ldr	r2, [r7, #20]
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	429a      	cmp	r2, r3
 80091e2:	dbf0      	blt.n	80091c6 <_read+0x12>
  }

  return len;
 80091e4:	687b      	ldr	r3, [r7, #4]
}
 80091e6:	4618      	mov	r0, r3
 80091e8:	3718      	adds	r7, #24
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}

080091ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80091ee:	b580      	push	{r7, lr}
 80091f0:	b086      	sub	sp, #24
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	60f8      	str	r0, [r7, #12]
 80091f6:	60b9      	str	r1, [r7, #8]
 80091f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80091fa:	2300      	movs	r3, #0
 80091fc:	617b      	str	r3, [r7, #20]
 80091fe:	e009      	b.n	8009214 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	1c5a      	adds	r2, r3, #1
 8009204:	60ba      	str	r2, [r7, #8]
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	4618      	mov	r0, r3
 800920a:	f7fa fd87 	bl	8003d1c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800920e:	697b      	ldr	r3, [r7, #20]
 8009210:	3301      	adds	r3, #1
 8009212:	617b      	str	r3, [r7, #20]
 8009214:	697a      	ldr	r2, [r7, #20]
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	429a      	cmp	r2, r3
 800921a:	dbf1      	blt.n	8009200 <_write+0x12>
  }
  return len;
 800921c:	687b      	ldr	r3, [r7, #4]
}
 800921e:	4618      	mov	r0, r3
 8009220:	3718      	adds	r7, #24
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}

08009226 <_close>:

int _close(int file)
{
 8009226:	b480      	push	{r7}
 8009228:	b083      	sub	sp, #12
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800922e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8009232:	4618      	mov	r0, r3
 8009234:	370c      	adds	r7, #12
 8009236:	46bd      	mov	sp, r7
 8009238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923c:	4770      	bx	lr

0800923e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800923e:	b480      	push	{r7}
 8009240:	b083      	sub	sp, #12
 8009242:	af00      	add	r7, sp, #0
 8009244:	6078      	str	r0, [r7, #4]
 8009246:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800924e:	605a      	str	r2, [r3, #4]
  return 0;
 8009250:	2300      	movs	r3, #0
}
 8009252:	4618      	mov	r0, r3
 8009254:	370c      	adds	r7, #12
 8009256:	46bd      	mov	sp, r7
 8009258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925c:	4770      	bx	lr

0800925e <_isatty>:

int _isatty(int file)
{
 800925e:	b480      	push	{r7}
 8009260:	b083      	sub	sp, #12
 8009262:	af00      	add	r7, sp, #0
 8009264:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8009266:	2301      	movs	r3, #1
}
 8009268:	4618      	mov	r0, r3
 800926a:	370c      	adds	r7, #12
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr

08009274 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009274:	b480      	push	{r7}
 8009276:	b085      	sub	sp, #20
 8009278:	af00      	add	r7, sp, #0
 800927a:	60f8      	str	r0, [r7, #12]
 800927c:	60b9      	str	r1, [r7, #8]
 800927e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8009280:	2300      	movs	r3, #0
}
 8009282:	4618      	mov	r0, r3
 8009284:	3714      	adds	r7, #20
 8009286:	46bd      	mov	sp, r7
 8009288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928c:	4770      	bx	lr
	...

08009290 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b086      	sub	sp, #24
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009298:	4a14      	ldr	r2, [pc, #80]	@ (80092ec <_sbrk+0x5c>)
 800929a:	4b15      	ldr	r3, [pc, #84]	@ (80092f0 <_sbrk+0x60>)
 800929c:	1ad3      	subs	r3, r2, r3
 800929e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80092a4:	4b13      	ldr	r3, [pc, #76]	@ (80092f4 <_sbrk+0x64>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d102      	bne.n	80092b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80092ac:	4b11      	ldr	r3, [pc, #68]	@ (80092f4 <_sbrk+0x64>)
 80092ae:	4a12      	ldr	r2, [pc, #72]	@ (80092f8 <_sbrk+0x68>)
 80092b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80092b2:	4b10      	ldr	r3, [pc, #64]	@ (80092f4 <_sbrk+0x64>)
 80092b4:	681a      	ldr	r2, [r3, #0]
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	4413      	add	r3, r2
 80092ba:	693a      	ldr	r2, [r7, #16]
 80092bc:	429a      	cmp	r2, r3
 80092be:	d207      	bcs.n	80092d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80092c0:	f006 fa4a 	bl	800f758 <__errno>
 80092c4:	4603      	mov	r3, r0
 80092c6:	220c      	movs	r2, #12
 80092c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80092ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80092ce:	e009      	b.n	80092e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80092d0:	4b08      	ldr	r3, [pc, #32]	@ (80092f4 <_sbrk+0x64>)
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80092d6:	4b07      	ldr	r3, [pc, #28]	@ (80092f4 <_sbrk+0x64>)
 80092d8:	681a      	ldr	r2, [r3, #0]
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	4413      	add	r3, r2
 80092de:	4a05      	ldr	r2, [pc, #20]	@ (80092f4 <_sbrk+0x64>)
 80092e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80092e2:	68fb      	ldr	r3, [r7, #12]
}
 80092e4:	4618      	mov	r0, r3
 80092e6:	3718      	adds	r7, #24
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}
 80092ec:	20018000 	.word	0x20018000
 80092f0:	00000400 	.word	0x00000400
 80092f4:	200011dc 	.word	0x200011dc
 80092f8:	20001350 	.word	0x20001350

080092fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80092fc:	b480      	push	{r7}
 80092fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009300:	4b06      	ldr	r3, [pc, #24]	@ (800931c <SystemInit+0x20>)
 8009302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009306:	4a05      	ldr	r2, [pc, #20]	@ (800931c <SystemInit+0x20>)
 8009308:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800930c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8009310:	bf00      	nop
 8009312:	46bd      	mov	sp, r7
 8009314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009318:	4770      	bx	lr
 800931a:	bf00      	nop
 800931c:	e000ed00 	.word	0xe000ed00

08009320 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8009320:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8009358 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8009324:	f7ff ffea 	bl	80092fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8009328:	480c      	ldr	r0, [pc, #48]	@ (800935c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800932a:	490d      	ldr	r1, [pc, #52]	@ (8009360 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800932c:	4a0d      	ldr	r2, [pc, #52]	@ (8009364 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800932e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009330:	e002      	b.n	8009338 <LoopCopyDataInit>

08009332 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009332:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009334:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009336:	3304      	adds	r3, #4

08009338 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009338:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800933a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800933c:	d3f9      	bcc.n	8009332 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800933e:	4a0a      	ldr	r2, [pc, #40]	@ (8009368 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8009340:	4c0a      	ldr	r4, [pc, #40]	@ (800936c <LoopFillZerobss+0x22>)
  movs r3, #0
 8009342:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009344:	e001      	b.n	800934a <LoopFillZerobss>

08009346 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009346:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009348:	3204      	adds	r2, #4

0800934a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800934a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800934c:	d3fb      	bcc.n	8009346 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800934e:	f006 fa09 	bl	800f764 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009352:	f7fa ff37 	bl	80041c4 <main>
  bx  lr    
 8009356:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8009358:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800935c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009360:	200005bc 	.word	0x200005bc
  ldr r2, =_sidata
 8009364:	08010920 	.word	0x08010920
  ldr r2, =_sbss
 8009368:	200005bc 	.word	0x200005bc
  ldr r4, =_ebss
 800936c:	20001350 	.word	0x20001350

08009370 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009370:	e7fe      	b.n	8009370 <ADC_IRQHandler>
	...

08009374 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8009378:	4b0e      	ldr	r3, [pc, #56]	@ (80093b4 <HAL_Init+0x40>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	4a0d      	ldr	r2, [pc, #52]	@ (80093b4 <HAL_Init+0x40>)
 800937e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009382:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8009384:	4b0b      	ldr	r3, [pc, #44]	@ (80093b4 <HAL_Init+0x40>)
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	4a0a      	ldr	r2, [pc, #40]	@ (80093b4 <HAL_Init+0x40>)
 800938a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800938e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009390:	4b08      	ldr	r3, [pc, #32]	@ (80093b4 <HAL_Init+0x40>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	4a07      	ldr	r2, [pc, #28]	@ (80093b4 <HAL_Init+0x40>)
 8009396:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800939a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800939c:	2003      	movs	r0, #3
 800939e:	f000 f99b 	bl	80096d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80093a2:	2000      	movs	r0, #0
 80093a4:	f000 f83e 	bl	8009424 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80093a8:	f7ff fdb6 	bl	8008f18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80093ac:	2300      	movs	r3, #0
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	bd80      	pop	{r7, pc}
 80093b2:	bf00      	nop
 80093b4:	40023c00 	.word	0x40023c00

080093b8 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 80093bc:	4b11      	ldr	r3, [pc, #68]	@ (8009404 <HAL_DeInit+0x4c>)
 80093be:	4a12      	ldr	r2, [pc, #72]	@ (8009408 <HAL_DeInit+0x50>)
 80093c0:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 80093c2:	4b10      	ldr	r3, [pc, #64]	@ (8009404 <HAL_DeInit+0x4c>)
 80093c4:	2200      	movs	r2, #0
 80093c6:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 80093c8:	4b0e      	ldr	r3, [pc, #56]	@ (8009404 <HAL_DeInit+0x4c>)
 80093ca:	4a10      	ldr	r2, [pc, #64]	@ (800940c <HAL_DeInit+0x54>)
 80093cc:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 80093ce:	4b0d      	ldr	r3, [pc, #52]	@ (8009404 <HAL_DeInit+0x4c>)
 80093d0:	2200      	movs	r2, #0
 80093d2:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 80093d4:	4b0b      	ldr	r3, [pc, #44]	@ (8009404 <HAL_DeInit+0x4c>)
 80093d6:	4a0e      	ldr	r2, [pc, #56]	@ (8009410 <HAL_DeInit+0x58>)
 80093d8:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 80093da:	4b0a      	ldr	r3, [pc, #40]	@ (8009404 <HAL_DeInit+0x4c>)
 80093dc:	2200      	movs	r2, #0
 80093de:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 80093e0:	4b08      	ldr	r3, [pc, #32]	@ (8009404 <HAL_DeInit+0x4c>)
 80093e2:	2280      	movs	r2, #128	@ 0x80
 80093e4:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80093e6:	4b07      	ldr	r3, [pc, #28]	@ (8009404 <HAL_DeInit+0x4c>)
 80093e8:	2200      	movs	r2, #0
 80093ea:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 80093ec:	4b05      	ldr	r3, [pc, #20]	@ (8009404 <HAL_DeInit+0x4c>)
 80093ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80093f2:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80093f4:	4b03      	ldr	r3, [pc, #12]	@ (8009404 <HAL_DeInit+0x4c>)
 80093f6:	2200      	movs	r2, #0
 80093f8:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80093fa:	f000 f80b 	bl	8009414 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 80093fe:	2300      	movs	r3, #0
}
 8009400:	4618      	mov	r0, r3
 8009402:	bd80      	pop	{r7, pc}
 8009404:	40023800 	.word	0x40023800
 8009408:	10e2c80f 	.word	0x10e2c80f
 800940c:	00077931 	.word	0x00077931
 8009410:	0060109f 	.word	0x0060109f

08009414 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8009414:	b480      	push	{r7}
 8009416:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8009418:	bf00      	nop
 800941a:	46bd      	mov	sp, r7
 800941c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009420:	4770      	bx	lr
	...

08009424 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b082      	sub	sp, #8
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800942c:	4b12      	ldr	r3, [pc, #72]	@ (8009478 <HAL_InitTick+0x54>)
 800942e:	681a      	ldr	r2, [r3, #0]
 8009430:	4b12      	ldr	r3, [pc, #72]	@ (800947c <HAL_InitTick+0x58>)
 8009432:	781b      	ldrb	r3, [r3, #0]
 8009434:	4619      	mov	r1, r3
 8009436:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800943a:	fbb3 f3f1 	udiv	r3, r3, r1
 800943e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009442:	4618      	mov	r0, r3
 8009444:	f000 f981 	bl	800974a <HAL_SYSTICK_Config>
 8009448:	4603      	mov	r3, r0
 800944a:	2b00      	cmp	r3, #0
 800944c:	d001      	beq.n	8009452 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800944e:	2301      	movs	r3, #1
 8009450:	e00e      	b.n	8009470 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2b0f      	cmp	r3, #15
 8009456:	d80a      	bhi.n	800946e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009458:	2200      	movs	r2, #0
 800945a:	6879      	ldr	r1, [r7, #4]
 800945c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009460:	f000 f945 	bl	80096ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8009464:	4a06      	ldr	r2, [pc, #24]	@ (8009480 <HAL_InitTick+0x5c>)
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800946a:	2300      	movs	r3, #0
 800946c:	e000      	b.n	8009470 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800946e:	2301      	movs	r3, #1
}
 8009470:	4618      	mov	r0, r3
 8009472:	3708      	adds	r7, #8
 8009474:	46bd      	mov	sp, r7
 8009476:	bd80      	pop	{r7, pc}
 8009478:	20000554 	.word	0x20000554
 800947c:	2000055c 	.word	0x2000055c
 8009480:	20000558 	.word	0x20000558

08009484 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009484:	b480      	push	{r7}
 8009486:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8009488:	4b06      	ldr	r3, [pc, #24]	@ (80094a4 <HAL_IncTick+0x20>)
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	461a      	mov	r2, r3
 800948e:	4b06      	ldr	r3, [pc, #24]	@ (80094a8 <HAL_IncTick+0x24>)
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	4413      	add	r3, r2
 8009494:	4a04      	ldr	r2, [pc, #16]	@ (80094a8 <HAL_IncTick+0x24>)
 8009496:	6013      	str	r3, [r2, #0]
}
 8009498:	bf00      	nop
 800949a:	46bd      	mov	sp, r7
 800949c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a0:	4770      	bx	lr
 80094a2:	bf00      	nop
 80094a4:	2000055c 	.word	0x2000055c
 80094a8:	200011e0 	.word	0x200011e0

080094ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80094ac:	b480      	push	{r7}
 80094ae:	af00      	add	r7, sp, #0
  return uwTick;
 80094b0:	4b03      	ldr	r3, [pc, #12]	@ (80094c0 <HAL_GetTick+0x14>)
 80094b2:	681b      	ldr	r3, [r3, #0]
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	46bd      	mov	sp, r7
 80094b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094bc:	4770      	bx	lr
 80094be:	bf00      	nop
 80094c0:	200011e0 	.word	0x200011e0

080094c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b084      	sub	sp, #16
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80094cc:	f7ff ffee 	bl	80094ac <HAL_GetTick>
 80094d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80094dc:	d005      	beq.n	80094ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80094de:	4b0a      	ldr	r3, [pc, #40]	@ (8009508 <HAL_Delay+0x44>)
 80094e0:	781b      	ldrb	r3, [r3, #0]
 80094e2:	461a      	mov	r2, r3
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	4413      	add	r3, r2
 80094e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80094ea:	bf00      	nop
 80094ec:	f7ff ffde 	bl	80094ac <HAL_GetTick>
 80094f0:	4602      	mov	r2, r0
 80094f2:	68bb      	ldr	r3, [r7, #8]
 80094f4:	1ad3      	subs	r3, r2, r3
 80094f6:	68fa      	ldr	r2, [r7, #12]
 80094f8:	429a      	cmp	r2, r3
 80094fa:	d8f7      	bhi.n	80094ec <HAL_Delay+0x28>
  {
  }
}
 80094fc:	bf00      	nop
 80094fe:	bf00      	nop
 8009500:	3710      	adds	r7, #16
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}
 8009506:	bf00      	nop
 8009508:	2000055c 	.word	0x2000055c

0800950c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800950c:	b480      	push	{r7}
 800950e:	b085      	sub	sp, #20
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	f003 0307 	and.w	r3, r3, #7
 800951a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800951c:	4b0c      	ldr	r3, [pc, #48]	@ (8009550 <__NVIC_SetPriorityGrouping+0x44>)
 800951e:	68db      	ldr	r3, [r3, #12]
 8009520:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009522:	68ba      	ldr	r2, [r7, #8]
 8009524:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009528:	4013      	ands	r3, r2
 800952a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009534:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8009538:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800953c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800953e:	4a04      	ldr	r2, [pc, #16]	@ (8009550 <__NVIC_SetPriorityGrouping+0x44>)
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	60d3      	str	r3, [r2, #12]
}
 8009544:	bf00      	nop
 8009546:	3714      	adds	r7, #20
 8009548:	46bd      	mov	sp, r7
 800954a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954e:	4770      	bx	lr
 8009550:	e000ed00 	.word	0xe000ed00

08009554 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009554:	b480      	push	{r7}
 8009556:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009558:	4b04      	ldr	r3, [pc, #16]	@ (800956c <__NVIC_GetPriorityGrouping+0x18>)
 800955a:	68db      	ldr	r3, [r3, #12]
 800955c:	0a1b      	lsrs	r3, r3, #8
 800955e:	f003 0307 	and.w	r3, r3, #7
}
 8009562:	4618      	mov	r0, r3
 8009564:	46bd      	mov	sp, r7
 8009566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956a:	4770      	bx	lr
 800956c:	e000ed00 	.word	0xe000ed00

08009570 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009570:	b480      	push	{r7}
 8009572:	b083      	sub	sp, #12
 8009574:	af00      	add	r7, sp, #0
 8009576:	4603      	mov	r3, r0
 8009578:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800957a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800957e:	2b00      	cmp	r3, #0
 8009580:	db0b      	blt.n	800959a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009582:	79fb      	ldrb	r3, [r7, #7]
 8009584:	f003 021f 	and.w	r2, r3, #31
 8009588:	4907      	ldr	r1, [pc, #28]	@ (80095a8 <__NVIC_EnableIRQ+0x38>)
 800958a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800958e:	095b      	lsrs	r3, r3, #5
 8009590:	2001      	movs	r0, #1
 8009592:	fa00 f202 	lsl.w	r2, r0, r2
 8009596:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800959a:	bf00      	nop
 800959c:	370c      	adds	r7, #12
 800959e:	46bd      	mov	sp, r7
 80095a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a4:	4770      	bx	lr
 80095a6:	bf00      	nop
 80095a8:	e000e100 	.word	0xe000e100

080095ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80095ac:	b480      	push	{r7}
 80095ae:	b083      	sub	sp, #12
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	4603      	mov	r3, r0
 80095b4:	6039      	str	r1, [r7, #0]
 80095b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80095b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	db0a      	blt.n	80095d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	b2da      	uxtb	r2, r3
 80095c4:	490c      	ldr	r1, [pc, #48]	@ (80095f8 <__NVIC_SetPriority+0x4c>)
 80095c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80095ca:	0112      	lsls	r2, r2, #4
 80095cc:	b2d2      	uxtb	r2, r2
 80095ce:	440b      	add	r3, r1
 80095d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80095d4:	e00a      	b.n	80095ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	b2da      	uxtb	r2, r3
 80095da:	4908      	ldr	r1, [pc, #32]	@ (80095fc <__NVIC_SetPriority+0x50>)
 80095dc:	79fb      	ldrb	r3, [r7, #7]
 80095de:	f003 030f 	and.w	r3, r3, #15
 80095e2:	3b04      	subs	r3, #4
 80095e4:	0112      	lsls	r2, r2, #4
 80095e6:	b2d2      	uxtb	r2, r2
 80095e8:	440b      	add	r3, r1
 80095ea:	761a      	strb	r2, [r3, #24]
}
 80095ec:	bf00      	nop
 80095ee:	370c      	adds	r7, #12
 80095f0:	46bd      	mov	sp, r7
 80095f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f6:	4770      	bx	lr
 80095f8:	e000e100 	.word	0xe000e100
 80095fc:	e000ed00 	.word	0xe000ed00

08009600 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009600:	b480      	push	{r7}
 8009602:	b089      	sub	sp, #36	@ 0x24
 8009604:	af00      	add	r7, sp, #0
 8009606:	60f8      	str	r0, [r7, #12]
 8009608:	60b9      	str	r1, [r7, #8]
 800960a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	f003 0307 	and.w	r3, r3, #7
 8009612:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009614:	69fb      	ldr	r3, [r7, #28]
 8009616:	f1c3 0307 	rsb	r3, r3, #7
 800961a:	2b04      	cmp	r3, #4
 800961c:	bf28      	it	cs
 800961e:	2304      	movcs	r3, #4
 8009620:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009622:	69fb      	ldr	r3, [r7, #28]
 8009624:	3304      	adds	r3, #4
 8009626:	2b06      	cmp	r3, #6
 8009628:	d902      	bls.n	8009630 <NVIC_EncodePriority+0x30>
 800962a:	69fb      	ldr	r3, [r7, #28]
 800962c:	3b03      	subs	r3, #3
 800962e:	e000      	b.n	8009632 <NVIC_EncodePriority+0x32>
 8009630:	2300      	movs	r3, #0
 8009632:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009634:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009638:	69bb      	ldr	r3, [r7, #24]
 800963a:	fa02 f303 	lsl.w	r3, r2, r3
 800963e:	43da      	mvns	r2, r3
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	401a      	ands	r2, r3
 8009644:	697b      	ldr	r3, [r7, #20]
 8009646:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009648:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800964c:	697b      	ldr	r3, [r7, #20]
 800964e:	fa01 f303 	lsl.w	r3, r1, r3
 8009652:	43d9      	mvns	r1, r3
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009658:	4313      	orrs	r3, r2
         );
}
 800965a:	4618      	mov	r0, r3
 800965c:	3724      	adds	r7, #36	@ 0x24
 800965e:	46bd      	mov	sp, r7
 8009660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009664:	4770      	bx	lr
	...

08009668 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8009668:	b480      	push	{r7}
 800966a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800966c:	f3bf 8f4f 	dsb	sy
}
 8009670:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8009672:	4b06      	ldr	r3, [pc, #24]	@ (800968c <__NVIC_SystemReset+0x24>)
 8009674:	68db      	ldr	r3, [r3, #12]
 8009676:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800967a:	4904      	ldr	r1, [pc, #16]	@ (800968c <__NVIC_SystemReset+0x24>)
 800967c:	4b04      	ldr	r3, [pc, #16]	@ (8009690 <__NVIC_SystemReset+0x28>)
 800967e:	4313      	orrs	r3, r2
 8009680:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8009682:	f3bf 8f4f 	dsb	sy
}
 8009686:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8009688:	bf00      	nop
 800968a:	e7fd      	b.n	8009688 <__NVIC_SystemReset+0x20>
 800968c:	e000ed00 	.word	0xe000ed00
 8009690:	05fa0004 	.word	0x05fa0004

08009694 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009694:	b580      	push	{r7, lr}
 8009696:	b082      	sub	sp, #8
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	3b01      	subs	r3, #1
 80096a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80096a4:	d301      	bcc.n	80096aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80096a6:	2301      	movs	r3, #1
 80096a8:	e00f      	b.n	80096ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80096aa:	4a0a      	ldr	r2, [pc, #40]	@ (80096d4 <SysTick_Config+0x40>)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	3b01      	subs	r3, #1
 80096b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80096b2:	210f      	movs	r1, #15
 80096b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80096b8:	f7ff ff78 	bl	80095ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80096bc:	4b05      	ldr	r3, [pc, #20]	@ (80096d4 <SysTick_Config+0x40>)
 80096be:	2200      	movs	r2, #0
 80096c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80096c2:	4b04      	ldr	r3, [pc, #16]	@ (80096d4 <SysTick_Config+0x40>)
 80096c4:	2207      	movs	r2, #7
 80096c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80096c8:	2300      	movs	r3, #0
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	3708      	adds	r7, #8
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
 80096d2:	bf00      	nop
 80096d4:	e000e010 	.word	0xe000e010

080096d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b082      	sub	sp, #8
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f7ff ff13 	bl	800950c <__NVIC_SetPriorityGrouping>
}
 80096e6:	bf00      	nop
 80096e8:	3708      	adds	r7, #8
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}

080096ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80096ee:	b580      	push	{r7, lr}
 80096f0:	b086      	sub	sp, #24
 80096f2:	af00      	add	r7, sp, #0
 80096f4:	4603      	mov	r3, r0
 80096f6:	60b9      	str	r1, [r7, #8]
 80096f8:	607a      	str	r2, [r7, #4]
 80096fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80096fc:	2300      	movs	r3, #0
 80096fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8009700:	f7ff ff28 	bl	8009554 <__NVIC_GetPriorityGrouping>
 8009704:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009706:	687a      	ldr	r2, [r7, #4]
 8009708:	68b9      	ldr	r1, [r7, #8]
 800970a:	6978      	ldr	r0, [r7, #20]
 800970c:	f7ff ff78 	bl	8009600 <NVIC_EncodePriority>
 8009710:	4602      	mov	r2, r0
 8009712:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009716:	4611      	mov	r1, r2
 8009718:	4618      	mov	r0, r3
 800971a:	f7ff ff47 	bl	80095ac <__NVIC_SetPriority>
}
 800971e:	bf00      	nop
 8009720:	3718      	adds	r7, #24
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}

08009726 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009726:	b580      	push	{r7, lr}
 8009728:	b082      	sub	sp, #8
 800972a:	af00      	add	r7, sp, #0
 800972c:	4603      	mov	r3, r0
 800972e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009734:	4618      	mov	r0, r3
 8009736:	f7ff ff1b 	bl	8009570 <__NVIC_EnableIRQ>
}
 800973a:	bf00      	nop
 800973c:	3708      	adds	r7, #8
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}

08009742 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8009742:	b580      	push	{r7, lr}
 8009744:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8009746:	f7ff ff8f 	bl	8009668 <__NVIC_SystemReset>

0800974a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800974a:	b580      	push	{r7, lr}
 800974c:	b082      	sub	sp, #8
 800974e:	af00      	add	r7, sp, #0
 8009750:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f7ff ff9e 	bl	8009694 <SysTick_Config>
 8009758:	4603      	mov	r3, r0
}
 800975a:	4618      	mov	r0, r3
 800975c:	3708      	adds	r7, #8
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}

08009762 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009762:	b580      	push	{r7, lr}
 8009764:	b084      	sub	sp, #16
 8009766:	af00      	add	r7, sp, #0
 8009768:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800976e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8009770:	f7ff fe9c 	bl	80094ac <HAL_GetTick>
 8009774:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800977c:	b2db      	uxtb	r3, r3
 800977e:	2b02      	cmp	r3, #2
 8009780:	d008      	beq.n	8009794 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2280      	movs	r2, #128	@ 0x80
 8009786:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2200      	movs	r2, #0
 800978c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8009790:	2301      	movs	r3, #1
 8009792:	e052      	b.n	800983a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	681a      	ldr	r2, [r3, #0]
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f022 0216 	bic.w	r2, r2, #22
 80097a2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	695a      	ldr	r2, [r3, #20]
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80097b2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d103      	bne.n	80097c4 <HAL_DMA_Abort+0x62>
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d007      	beq.n	80097d4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	681a      	ldr	r2, [r3, #0]
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f022 0208 	bic.w	r2, r2, #8
 80097d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	681a      	ldr	r2, [r3, #0]
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f022 0201 	bic.w	r2, r2, #1
 80097e2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80097e4:	e013      	b.n	800980e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80097e6:	f7ff fe61 	bl	80094ac <HAL_GetTick>
 80097ea:	4602      	mov	r2, r0
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	1ad3      	subs	r3, r2, r3
 80097f0:	2b05      	cmp	r3, #5
 80097f2:	d90c      	bls.n	800980e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2220      	movs	r2, #32
 80097f8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2203      	movs	r2, #3
 80097fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	2200      	movs	r2, #0
 8009806:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800980a:	2303      	movs	r3, #3
 800980c:	e015      	b.n	800983a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f003 0301 	and.w	r3, r3, #1
 8009818:	2b00      	cmp	r3, #0
 800981a:	d1e4      	bne.n	80097e6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009820:	223f      	movs	r2, #63	@ 0x3f
 8009822:	409a      	lsls	r2, r3
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2201      	movs	r2, #1
 800982c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2200      	movs	r2, #0
 8009834:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8009838:	2300      	movs	r3, #0
}
 800983a:	4618      	mov	r0, r3
 800983c:	3710      	adds	r7, #16
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}

08009842 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009842:	b480      	push	{r7}
 8009844:	b083      	sub	sp, #12
 8009846:	af00      	add	r7, sp, #0
 8009848:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009850:	b2db      	uxtb	r3, r3
 8009852:	2b02      	cmp	r3, #2
 8009854:	d004      	beq.n	8009860 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2280      	movs	r2, #128	@ 0x80
 800985a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800985c:	2301      	movs	r3, #1
 800985e:	e00c      	b.n	800987a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2205      	movs	r2, #5
 8009864:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	681a      	ldr	r2, [r3, #0]
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f022 0201 	bic.w	r2, r2, #1
 8009876:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8009878:	2300      	movs	r3, #0
}
 800987a:	4618      	mov	r0, r3
 800987c:	370c      	adds	r7, #12
 800987e:	46bd      	mov	sp, r7
 8009880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009884:	4770      	bx	lr

08009886 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8009886:	b480      	push	{r7}
 8009888:	b083      	sub	sp, #12
 800988a:	af00      	add	r7, sp, #0
 800988c:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009894:	b2db      	uxtb	r3, r3
}
 8009896:	4618      	mov	r0, r3
 8009898:	370c      	adds	r7, #12
 800989a:	46bd      	mov	sp, r7
 800989c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a0:	4770      	bx	lr
	...

080098a4 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b086      	sub	sp, #24
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	60f8      	str	r0, [r7, #12]
 80098ac:	60b9      	str	r1, [r7, #8]
 80098ae:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80098b2:	4b23      	ldr	r3, [pc, #140]	@ (8009940 <HAL_FLASH_Program+0x9c>)
 80098b4:	7e1b      	ldrb	r3, [r3, #24]
 80098b6:	2b01      	cmp	r3, #1
 80098b8:	d101      	bne.n	80098be <HAL_FLASH_Program+0x1a>
 80098ba:	2302      	movs	r3, #2
 80098bc:	e03b      	b.n	8009936 <HAL_FLASH_Program+0x92>
 80098be:	4b20      	ldr	r3, [pc, #128]	@ (8009940 <HAL_FLASH_Program+0x9c>)
 80098c0:	2201      	movs	r2, #1
 80098c2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80098c4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80098c8:	f000 f870 	bl	80099ac <FLASH_WaitForLastOperation>
 80098cc:	4603      	mov	r3, r0
 80098ce:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80098d0:	7dfb      	ldrb	r3, [r7, #23]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d12b      	bne.n	800992e <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d105      	bne.n	80098e8 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80098dc:	783b      	ldrb	r3, [r7, #0]
 80098de:	4619      	mov	r1, r3
 80098e0:	68b8      	ldr	r0, [r7, #8]
 80098e2:	f000 f91b 	bl	8009b1c <FLASH_Program_Byte>
 80098e6:	e016      	b.n	8009916 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	2b01      	cmp	r3, #1
 80098ec:	d105      	bne.n	80098fa <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80098ee:	883b      	ldrh	r3, [r7, #0]
 80098f0:	4619      	mov	r1, r3
 80098f2:	68b8      	ldr	r0, [r7, #8]
 80098f4:	f000 f8ee 	bl	8009ad4 <FLASH_Program_HalfWord>
 80098f8:	e00d      	b.n	8009916 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	2b02      	cmp	r3, #2
 80098fe:	d105      	bne.n	800990c <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	4619      	mov	r1, r3
 8009904:	68b8      	ldr	r0, [r7, #8]
 8009906:	f000 f8c3 	bl	8009a90 <FLASH_Program_Word>
 800990a:	e004      	b.n	8009916 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800990c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009910:	68b8      	ldr	r0, [r7, #8]
 8009912:	f000 f88b 	bl	8009a2c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009916:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800991a:	f000 f847 	bl	80099ac <FLASH_WaitForLastOperation>
 800991e:	4603      	mov	r3, r0
 8009920:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8009922:	4b08      	ldr	r3, [pc, #32]	@ (8009944 <HAL_FLASH_Program+0xa0>)
 8009924:	691b      	ldr	r3, [r3, #16]
 8009926:	4a07      	ldr	r2, [pc, #28]	@ (8009944 <HAL_FLASH_Program+0xa0>)
 8009928:	f023 0301 	bic.w	r3, r3, #1
 800992c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800992e:	4b04      	ldr	r3, [pc, #16]	@ (8009940 <HAL_FLASH_Program+0x9c>)
 8009930:	2200      	movs	r2, #0
 8009932:	761a      	strb	r2, [r3, #24]

  return status;
 8009934:	7dfb      	ldrb	r3, [r7, #23]
}
 8009936:	4618      	mov	r0, r3
 8009938:	3718      	adds	r7, #24
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}
 800993e:	bf00      	nop
 8009940:	200011e4 	.word	0x200011e4
 8009944:	40023c00 	.word	0x40023c00

08009948 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8009948:	b480      	push	{r7}
 800994a:	b083      	sub	sp, #12
 800994c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800994e:	2300      	movs	r3, #0
 8009950:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8009952:	4b0b      	ldr	r3, [pc, #44]	@ (8009980 <HAL_FLASH_Unlock+0x38>)
 8009954:	691b      	ldr	r3, [r3, #16]
 8009956:	2b00      	cmp	r3, #0
 8009958:	da0b      	bge.n	8009972 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800995a:	4b09      	ldr	r3, [pc, #36]	@ (8009980 <HAL_FLASH_Unlock+0x38>)
 800995c:	4a09      	ldr	r2, [pc, #36]	@ (8009984 <HAL_FLASH_Unlock+0x3c>)
 800995e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8009960:	4b07      	ldr	r3, [pc, #28]	@ (8009980 <HAL_FLASH_Unlock+0x38>)
 8009962:	4a09      	ldr	r2, [pc, #36]	@ (8009988 <HAL_FLASH_Unlock+0x40>)
 8009964:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8009966:	4b06      	ldr	r3, [pc, #24]	@ (8009980 <HAL_FLASH_Unlock+0x38>)
 8009968:	691b      	ldr	r3, [r3, #16]
 800996a:	2b00      	cmp	r3, #0
 800996c:	da01      	bge.n	8009972 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800996e:	2301      	movs	r3, #1
 8009970:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8009972:	79fb      	ldrb	r3, [r7, #7]
}
 8009974:	4618      	mov	r0, r3
 8009976:	370c      	adds	r7, #12
 8009978:	46bd      	mov	sp, r7
 800997a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997e:	4770      	bx	lr
 8009980:	40023c00 	.word	0x40023c00
 8009984:	45670123 	.word	0x45670123
 8009988:	cdef89ab 	.word	0xcdef89ab

0800998c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800998c:	b480      	push	{r7}
 800998e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8009990:	4b05      	ldr	r3, [pc, #20]	@ (80099a8 <HAL_FLASH_Lock+0x1c>)
 8009992:	691b      	ldr	r3, [r3, #16]
 8009994:	4a04      	ldr	r2, [pc, #16]	@ (80099a8 <HAL_FLASH_Lock+0x1c>)
 8009996:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800999a:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800999c:	2300      	movs	r3, #0
}
 800999e:	4618      	mov	r0, r3
 80099a0:	46bd      	mov	sp, r7
 80099a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a6:	4770      	bx	lr
 80099a8:	40023c00 	.word	0x40023c00

080099ac <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b084      	sub	sp, #16
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80099b4:	2300      	movs	r3, #0
 80099b6:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80099b8:	4b1a      	ldr	r3, [pc, #104]	@ (8009a24 <FLASH_WaitForLastOperation+0x78>)
 80099ba:	2200      	movs	r2, #0
 80099bc:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80099be:	f7ff fd75 	bl	80094ac <HAL_GetTick>
 80099c2:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80099c4:	e010      	b.n	80099e8 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80099cc:	d00c      	beq.n	80099e8 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d007      	beq.n	80099e4 <FLASH_WaitForLastOperation+0x38>
 80099d4:	f7ff fd6a 	bl	80094ac <HAL_GetTick>
 80099d8:	4602      	mov	r2, r0
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	1ad3      	subs	r3, r2, r3
 80099de:	687a      	ldr	r2, [r7, #4]
 80099e0:	429a      	cmp	r2, r3
 80099e2:	d201      	bcs.n	80099e8 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80099e4:	2303      	movs	r3, #3
 80099e6:	e019      	b.n	8009a1c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80099e8:	4b0f      	ldr	r3, [pc, #60]	@ (8009a28 <FLASH_WaitForLastOperation+0x7c>)
 80099ea:	68db      	ldr	r3, [r3, #12]
 80099ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d1e8      	bne.n	80099c6 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80099f4:	4b0c      	ldr	r3, [pc, #48]	@ (8009a28 <FLASH_WaitForLastOperation+0x7c>)
 80099f6:	68db      	ldr	r3, [r3, #12]
 80099f8:	f003 0301 	and.w	r3, r3, #1
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d002      	beq.n	8009a06 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8009a00:	4b09      	ldr	r3, [pc, #36]	@ (8009a28 <FLASH_WaitForLastOperation+0x7c>)
 8009a02:	2201      	movs	r2, #1
 8009a04:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8009a06:	4b08      	ldr	r3, [pc, #32]	@ (8009a28 <FLASH_WaitForLastOperation+0x7c>)
 8009a08:	68db      	ldr	r3, [r3, #12]
 8009a0a:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d003      	beq.n	8009a1a <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8009a12:	f000 f8a5 	bl	8009b60 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8009a16:	2301      	movs	r3, #1
 8009a18:	e000      	b.n	8009a1c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8009a1a:	2300      	movs	r3, #0

}
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	3710      	adds	r7, #16
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}
 8009a24:	200011e4 	.word	0x200011e4
 8009a28:	40023c00 	.word	0x40023c00

08009a2c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b085      	sub	sp, #20
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	60f8      	str	r0, [r7, #12]
 8009a34:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8009a38:	4b14      	ldr	r3, [pc, #80]	@ (8009a8c <FLASH_Program_DoubleWord+0x60>)
 8009a3a:	691b      	ldr	r3, [r3, #16]
 8009a3c:	4a13      	ldr	r2, [pc, #76]	@ (8009a8c <FLASH_Program_DoubleWord+0x60>)
 8009a3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a42:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8009a44:	4b11      	ldr	r3, [pc, #68]	@ (8009a8c <FLASH_Program_DoubleWord+0x60>)
 8009a46:	691b      	ldr	r3, [r3, #16]
 8009a48:	4a10      	ldr	r2, [pc, #64]	@ (8009a8c <FLASH_Program_DoubleWord+0x60>)
 8009a4a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009a4e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8009a50:	4b0e      	ldr	r3, [pc, #56]	@ (8009a8c <FLASH_Program_DoubleWord+0x60>)
 8009a52:	691b      	ldr	r3, [r3, #16]
 8009a54:	4a0d      	ldr	r2, [pc, #52]	@ (8009a8c <FLASH_Program_DoubleWord+0x60>)
 8009a56:	f043 0301 	orr.w	r3, r3, #1
 8009a5a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	683a      	ldr	r2, [r7, #0]
 8009a60:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8009a62:	f3bf 8f6f 	isb	sy
}
 8009a66:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8009a68:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009a6c:	f04f 0200 	mov.w	r2, #0
 8009a70:	f04f 0300 	mov.w	r3, #0
 8009a74:	000a      	movs	r2, r1
 8009a76:	2300      	movs	r3, #0
 8009a78:	68f9      	ldr	r1, [r7, #12]
 8009a7a:	3104      	adds	r1, #4
 8009a7c:	4613      	mov	r3, r2
 8009a7e:	600b      	str	r3, [r1, #0]
}
 8009a80:	bf00      	nop
 8009a82:	3714      	adds	r7, #20
 8009a84:	46bd      	mov	sp, r7
 8009a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8a:	4770      	bx	lr
 8009a8c:	40023c00 	.word	0x40023c00

08009a90 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8009a90:	b480      	push	{r7}
 8009a92:	b083      	sub	sp, #12
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
 8009a98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8009a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8009ad0 <FLASH_Program_Word+0x40>)
 8009a9c:	691b      	ldr	r3, [r3, #16]
 8009a9e:	4a0c      	ldr	r2, [pc, #48]	@ (8009ad0 <FLASH_Program_Word+0x40>)
 8009aa0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009aa4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8009aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8009ad0 <FLASH_Program_Word+0x40>)
 8009aa8:	691b      	ldr	r3, [r3, #16]
 8009aaa:	4a09      	ldr	r2, [pc, #36]	@ (8009ad0 <FLASH_Program_Word+0x40>)
 8009aac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009ab0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8009ab2:	4b07      	ldr	r3, [pc, #28]	@ (8009ad0 <FLASH_Program_Word+0x40>)
 8009ab4:	691b      	ldr	r3, [r3, #16]
 8009ab6:	4a06      	ldr	r2, [pc, #24]	@ (8009ad0 <FLASH_Program_Word+0x40>)
 8009ab8:	f043 0301 	orr.w	r3, r3, #1
 8009abc:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	683a      	ldr	r2, [r7, #0]
 8009ac2:	601a      	str	r2, [r3, #0]
}
 8009ac4:	bf00      	nop
 8009ac6:	370c      	adds	r7, #12
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ace:	4770      	bx	lr
 8009ad0:	40023c00 	.word	0x40023c00

08009ad4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8009ad4:	b480      	push	{r7}
 8009ad6:	b083      	sub	sp, #12
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
 8009adc:	460b      	mov	r3, r1
 8009ade:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8009ae0:	4b0d      	ldr	r3, [pc, #52]	@ (8009b18 <FLASH_Program_HalfWord+0x44>)
 8009ae2:	691b      	ldr	r3, [r3, #16]
 8009ae4:	4a0c      	ldr	r2, [pc, #48]	@ (8009b18 <FLASH_Program_HalfWord+0x44>)
 8009ae6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009aea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8009aec:	4b0a      	ldr	r3, [pc, #40]	@ (8009b18 <FLASH_Program_HalfWord+0x44>)
 8009aee:	691b      	ldr	r3, [r3, #16]
 8009af0:	4a09      	ldr	r2, [pc, #36]	@ (8009b18 <FLASH_Program_HalfWord+0x44>)
 8009af2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009af6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8009af8:	4b07      	ldr	r3, [pc, #28]	@ (8009b18 <FLASH_Program_HalfWord+0x44>)
 8009afa:	691b      	ldr	r3, [r3, #16]
 8009afc:	4a06      	ldr	r2, [pc, #24]	@ (8009b18 <FLASH_Program_HalfWord+0x44>)
 8009afe:	f043 0301 	orr.w	r3, r3, #1
 8009b02:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	887a      	ldrh	r2, [r7, #2]
 8009b08:	801a      	strh	r2, [r3, #0]
}
 8009b0a:	bf00      	nop
 8009b0c:	370c      	adds	r7, #12
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b14:	4770      	bx	lr
 8009b16:	bf00      	nop
 8009b18:	40023c00 	.word	0x40023c00

08009b1c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8009b1c:	b480      	push	{r7}
 8009b1e:	b083      	sub	sp, #12
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
 8009b24:	460b      	mov	r3, r1
 8009b26:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8009b28:	4b0c      	ldr	r3, [pc, #48]	@ (8009b5c <FLASH_Program_Byte+0x40>)
 8009b2a:	691b      	ldr	r3, [r3, #16]
 8009b2c:	4a0b      	ldr	r2, [pc, #44]	@ (8009b5c <FLASH_Program_Byte+0x40>)
 8009b2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009b32:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8009b34:	4b09      	ldr	r3, [pc, #36]	@ (8009b5c <FLASH_Program_Byte+0x40>)
 8009b36:	4a09      	ldr	r2, [pc, #36]	@ (8009b5c <FLASH_Program_Byte+0x40>)
 8009b38:	691b      	ldr	r3, [r3, #16]
 8009b3a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8009b3c:	4b07      	ldr	r3, [pc, #28]	@ (8009b5c <FLASH_Program_Byte+0x40>)
 8009b3e:	691b      	ldr	r3, [r3, #16]
 8009b40:	4a06      	ldr	r2, [pc, #24]	@ (8009b5c <FLASH_Program_Byte+0x40>)
 8009b42:	f043 0301 	orr.w	r3, r3, #1
 8009b46:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	78fa      	ldrb	r2, [r7, #3]
 8009b4c:	701a      	strb	r2, [r3, #0]
}
 8009b4e:	bf00      	nop
 8009b50:	370c      	adds	r7, #12
 8009b52:	46bd      	mov	sp, r7
 8009b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b58:	4770      	bx	lr
 8009b5a:	bf00      	nop
 8009b5c:	40023c00 	.word	0x40023c00

08009b60 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8009b60:	b480      	push	{r7}
 8009b62:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8009b64:	4b2f      	ldr	r3, [pc, #188]	@ (8009c24 <FLASH_SetErrorCode+0xc4>)
 8009b66:	68db      	ldr	r3, [r3, #12]
 8009b68:	f003 0310 	and.w	r3, r3, #16
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d008      	beq.n	8009b82 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8009b70:	4b2d      	ldr	r3, [pc, #180]	@ (8009c28 <FLASH_SetErrorCode+0xc8>)
 8009b72:	69db      	ldr	r3, [r3, #28]
 8009b74:	f043 0310 	orr.w	r3, r3, #16
 8009b78:	4a2b      	ldr	r2, [pc, #172]	@ (8009c28 <FLASH_SetErrorCode+0xc8>)
 8009b7a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8009b7c:	4b29      	ldr	r3, [pc, #164]	@ (8009c24 <FLASH_SetErrorCode+0xc4>)
 8009b7e:	2210      	movs	r2, #16
 8009b80:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8009b82:	4b28      	ldr	r3, [pc, #160]	@ (8009c24 <FLASH_SetErrorCode+0xc4>)
 8009b84:	68db      	ldr	r3, [r3, #12]
 8009b86:	f003 0320 	and.w	r3, r3, #32
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d008      	beq.n	8009ba0 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8009b8e:	4b26      	ldr	r3, [pc, #152]	@ (8009c28 <FLASH_SetErrorCode+0xc8>)
 8009b90:	69db      	ldr	r3, [r3, #28]
 8009b92:	f043 0308 	orr.w	r3, r3, #8
 8009b96:	4a24      	ldr	r2, [pc, #144]	@ (8009c28 <FLASH_SetErrorCode+0xc8>)
 8009b98:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8009b9a:	4b22      	ldr	r3, [pc, #136]	@ (8009c24 <FLASH_SetErrorCode+0xc4>)
 8009b9c:	2220      	movs	r2, #32
 8009b9e:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8009ba0:	4b20      	ldr	r3, [pc, #128]	@ (8009c24 <FLASH_SetErrorCode+0xc4>)
 8009ba2:	68db      	ldr	r3, [r3, #12]
 8009ba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d008      	beq.n	8009bbe <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8009bac:	4b1e      	ldr	r3, [pc, #120]	@ (8009c28 <FLASH_SetErrorCode+0xc8>)
 8009bae:	69db      	ldr	r3, [r3, #28]
 8009bb0:	f043 0304 	orr.w	r3, r3, #4
 8009bb4:	4a1c      	ldr	r2, [pc, #112]	@ (8009c28 <FLASH_SetErrorCode+0xc8>)
 8009bb6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8009bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8009c24 <FLASH_SetErrorCode+0xc4>)
 8009bba:	2240      	movs	r2, #64	@ 0x40
 8009bbc:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8009bbe:	4b19      	ldr	r3, [pc, #100]	@ (8009c24 <FLASH_SetErrorCode+0xc4>)
 8009bc0:	68db      	ldr	r3, [r3, #12]
 8009bc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d008      	beq.n	8009bdc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8009bca:	4b17      	ldr	r3, [pc, #92]	@ (8009c28 <FLASH_SetErrorCode+0xc8>)
 8009bcc:	69db      	ldr	r3, [r3, #28]
 8009bce:	f043 0302 	orr.w	r3, r3, #2
 8009bd2:	4a15      	ldr	r2, [pc, #84]	@ (8009c28 <FLASH_SetErrorCode+0xc8>)
 8009bd4:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8009bd6:	4b13      	ldr	r3, [pc, #76]	@ (8009c24 <FLASH_SetErrorCode+0xc4>)
 8009bd8:	2280      	movs	r2, #128	@ 0x80
 8009bda:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8009bdc:	4b11      	ldr	r3, [pc, #68]	@ (8009c24 <FLASH_SetErrorCode+0xc4>)
 8009bde:	68db      	ldr	r3, [r3, #12]
 8009be0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d009      	beq.n	8009bfc <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8009be8:	4b0f      	ldr	r3, [pc, #60]	@ (8009c28 <FLASH_SetErrorCode+0xc8>)
 8009bea:	69db      	ldr	r3, [r3, #28]
 8009bec:	f043 0301 	orr.w	r3, r3, #1
 8009bf0:	4a0d      	ldr	r2, [pc, #52]	@ (8009c28 <FLASH_SetErrorCode+0xc8>)
 8009bf2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8009bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8009c24 <FLASH_SetErrorCode+0xc4>)
 8009bf6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009bfa:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8009bfc:	4b09      	ldr	r3, [pc, #36]	@ (8009c24 <FLASH_SetErrorCode+0xc4>)
 8009bfe:	68db      	ldr	r3, [r3, #12]
 8009c00:	f003 0302 	and.w	r3, r3, #2
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d008      	beq.n	8009c1a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8009c08:	4b07      	ldr	r3, [pc, #28]	@ (8009c28 <FLASH_SetErrorCode+0xc8>)
 8009c0a:	69db      	ldr	r3, [r3, #28]
 8009c0c:	f043 0320 	orr.w	r3, r3, #32
 8009c10:	4a05      	ldr	r2, [pc, #20]	@ (8009c28 <FLASH_SetErrorCode+0xc8>)
 8009c12:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8009c14:	4b03      	ldr	r3, [pc, #12]	@ (8009c24 <FLASH_SetErrorCode+0xc4>)
 8009c16:	2202      	movs	r2, #2
 8009c18:	60da      	str	r2, [r3, #12]
  }
}
 8009c1a:	bf00      	nop
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c22:	4770      	bx	lr
 8009c24:	40023c00 	.word	0x40023c00
 8009c28:	200011e4 	.word	0x200011e4

08009c2c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b084      	sub	sp, #16
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
 8009c34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8009c36:	2300      	movs	r3, #0
 8009c38:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8009c3a:	4b31      	ldr	r3, [pc, #196]	@ (8009d00 <HAL_FLASHEx_Erase+0xd4>)
 8009c3c:	7e1b      	ldrb	r3, [r3, #24]
 8009c3e:	2b01      	cmp	r3, #1
 8009c40:	d101      	bne.n	8009c46 <HAL_FLASHEx_Erase+0x1a>
 8009c42:	2302      	movs	r3, #2
 8009c44:	e058      	b.n	8009cf8 <HAL_FLASHEx_Erase+0xcc>
 8009c46:	4b2e      	ldr	r3, [pc, #184]	@ (8009d00 <HAL_FLASHEx_Erase+0xd4>)
 8009c48:	2201      	movs	r2, #1
 8009c4a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009c4c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8009c50:	f7ff feac 	bl	80099ac <FLASH_WaitForLastOperation>
 8009c54:	4603      	mov	r3, r0
 8009c56:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8009c58:	7bfb      	ldrb	r3, [r7, #15]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d148      	bne.n	8009cf0 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009c64:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	2b01      	cmp	r3, #1
 8009c6c:	d115      	bne.n	8009c9a <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	691b      	ldr	r3, [r3, #16]
 8009c72:	b2da      	uxtb	r2, r3
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	685b      	ldr	r3, [r3, #4]
 8009c78:	4619      	mov	r1, r3
 8009c7a:	4610      	mov	r0, r2
 8009c7c:	f000 f844 	bl	8009d08 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009c80:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8009c84:	f7ff fe92 	bl	80099ac <FLASH_WaitForLastOperation>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8009c8c:	4b1d      	ldr	r3, [pc, #116]	@ (8009d04 <HAL_FLASHEx_Erase+0xd8>)
 8009c8e:	691b      	ldr	r3, [r3, #16]
 8009c90:	4a1c      	ldr	r2, [pc, #112]	@ (8009d04 <HAL_FLASHEx_Erase+0xd8>)
 8009c92:	f023 0304 	bic.w	r3, r3, #4
 8009c96:	6113      	str	r3, [r2, #16]
 8009c98:	e028      	b.n	8009cec <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	60bb      	str	r3, [r7, #8]
 8009ca0:	e01c      	b.n	8009cdc <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	691b      	ldr	r3, [r3, #16]
 8009ca6:	b2db      	uxtb	r3, r3
 8009ca8:	4619      	mov	r1, r3
 8009caa:	68b8      	ldr	r0, [r7, #8]
 8009cac:	f000 f850 	bl	8009d50 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009cb0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8009cb4:	f7ff fe7a 	bl	80099ac <FLASH_WaitForLastOperation>
 8009cb8:	4603      	mov	r3, r0
 8009cba:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8009cbc:	4b11      	ldr	r3, [pc, #68]	@ (8009d04 <HAL_FLASHEx_Erase+0xd8>)
 8009cbe:	691b      	ldr	r3, [r3, #16]
 8009cc0:	4a10      	ldr	r2, [pc, #64]	@ (8009d04 <HAL_FLASHEx_Erase+0xd8>)
 8009cc2:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8009cc6:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8009cc8:	7bfb      	ldrb	r3, [r7, #15]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d003      	beq.n	8009cd6 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	68ba      	ldr	r2, [r7, #8]
 8009cd2:	601a      	str	r2, [r3, #0]
          break;
 8009cd4:	e00a      	b.n	8009cec <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	3301      	adds	r3, #1
 8009cda:	60bb      	str	r3, [r7, #8]
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	68da      	ldr	r2, [r3, #12]
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	689b      	ldr	r3, [r3, #8]
 8009ce4:	4413      	add	r3, r2
 8009ce6:	68ba      	ldr	r2, [r7, #8]
 8009ce8:	429a      	cmp	r2, r3
 8009cea:	d3da      	bcc.n	8009ca2 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8009cec:	f000 f878 	bl	8009de0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8009cf0:	4b03      	ldr	r3, [pc, #12]	@ (8009d00 <HAL_FLASHEx_Erase+0xd4>)
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	761a      	strb	r2, [r3, #24]

  return status;
 8009cf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	3710      	adds	r7, #16
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	bd80      	pop	{r7, pc}
 8009d00:	200011e4 	.word	0x200011e4
 8009d04:	40023c00 	.word	0x40023c00

08009d08 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b083      	sub	sp, #12
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	4603      	mov	r3, r0
 8009d10:	6039      	str	r1, [r7, #0]
 8009d12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8009d14:	4b0d      	ldr	r3, [pc, #52]	@ (8009d4c <FLASH_MassErase+0x44>)
 8009d16:	691b      	ldr	r3, [r3, #16]
 8009d18:	4a0c      	ldr	r2, [pc, #48]	@ (8009d4c <FLASH_MassErase+0x44>)
 8009d1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d1e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8009d20:	4b0a      	ldr	r3, [pc, #40]	@ (8009d4c <FLASH_MassErase+0x44>)
 8009d22:	691b      	ldr	r3, [r3, #16]
 8009d24:	4a09      	ldr	r2, [pc, #36]	@ (8009d4c <FLASH_MassErase+0x44>)
 8009d26:	f043 0304 	orr.w	r3, r3, #4
 8009d2a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8009d2c:	4b07      	ldr	r3, [pc, #28]	@ (8009d4c <FLASH_MassErase+0x44>)
 8009d2e:	691a      	ldr	r2, [r3, #16]
 8009d30:	79fb      	ldrb	r3, [r7, #7]
 8009d32:	021b      	lsls	r3, r3, #8
 8009d34:	4313      	orrs	r3, r2
 8009d36:	4a05      	ldr	r2, [pc, #20]	@ (8009d4c <FLASH_MassErase+0x44>)
 8009d38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009d3c:	6113      	str	r3, [r2, #16]
}
 8009d3e:	bf00      	nop
 8009d40:	370c      	adds	r7, #12
 8009d42:	46bd      	mov	sp, r7
 8009d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d48:	4770      	bx	lr
 8009d4a:	bf00      	nop
 8009d4c:	40023c00 	.word	0x40023c00

08009d50 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b085      	sub	sp, #20
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
 8009d58:	460b      	mov	r3, r1
 8009d5a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8009d60:	78fb      	ldrb	r3, [r7, #3]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d102      	bne.n	8009d6c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8009d66:	2300      	movs	r3, #0
 8009d68:	60fb      	str	r3, [r7, #12]
 8009d6a:	e010      	b.n	8009d8e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8009d6c:	78fb      	ldrb	r3, [r7, #3]
 8009d6e:	2b01      	cmp	r3, #1
 8009d70:	d103      	bne.n	8009d7a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8009d72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009d76:	60fb      	str	r3, [r7, #12]
 8009d78:	e009      	b.n	8009d8e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8009d7a:	78fb      	ldrb	r3, [r7, #3]
 8009d7c:	2b02      	cmp	r3, #2
 8009d7e:	d103      	bne.n	8009d88 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8009d80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009d84:	60fb      	str	r3, [r7, #12]
 8009d86:	e002      	b.n	8009d8e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8009d88:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8009d8c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8009d8e:	4b13      	ldr	r3, [pc, #76]	@ (8009ddc <FLASH_Erase_Sector+0x8c>)
 8009d90:	691b      	ldr	r3, [r3, #16]
 8009d92:	4a12      	ldr	r2, [pc, #72]	@ (8009ddc <FLASH_Erase_Sector+0x8c>)
 8009d94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d98:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8009d9a:	4b10      	ldr	r3, [pc, #64]	@ (8009ddc <FLASH_Erase_Sector+0x8c>)
 8009d9c:	691a      	ldr	r2, [r3, #16]
 8009d9e:	490f      	ldr	r1, [pc, #60]	@ (8009ddc <FLASH_Erase_Sector+0x8c>)
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	4313      	orrs	r3, r2
 8009da4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8009da6:	4b0d      	ldr	r3, [pc, #52]	@ (8009ddc <FLASH_Erase_Sector+0x8c>)
 8009da8:	691b      	ldr	r3, [r3, #16]
 8009daa:	4a0c      	ldr	r2, [pc, #48]	@ (8009ddc <FLASH_Erase_Sector+0x8c>)
 8009dac:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009db0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8009db2:	4b0a      	ldr	r3, [pc, #40]	@ (8009ddc <FLASH_Erase_Sector+0x8c>)
 8009db4:	691a      	ldr	r2, [r3, #16]
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	00db      	lsls	r3, r3, #3
 8009dba:	4313      	orrs	r3, r2
 8009dbc:	4a07      	ldr	r2, [pc, #28]	@ (8009ddc <FLASH_Erase_Sector+0x8c>)
 8009dbe:	f043 0302 	orr.w	r3, r3, #2
 8009dc2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8009dc4:	4b05      	ldr	r3, [pc, #20]	@ (8009ddc <FLASH_Erase_Sector+0x8c>)
 8009dc6:	691b      	ldr	r3, [r3, #16]
 8009dc8:	4a04      	ldr	r2, [pc, #16]	@ (8009ddc <FLASH_Erase_Sector+0x8c>)
 8009dca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009dce:	6113      	str	r3, [r2, #16]
}
 8009dd0:	bf00      	nop
 8009dd2:	3714      	adds	r7, #20
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dda:	4770      	bx	lr
 8009ddc:	40023c00 	.word	0x40023c00

08009de0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8009de0:	b480      	push	{r7}
 8009de2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8009de4:	4b20      	ldr	r3, [pc, #128]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d017      	beq.n	8009e20 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8009df0:	4b1d      	ldr	r3, [pc, #116]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	4a1c      	ldr	r2, [pc, #112]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009df6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009dfa:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8009dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	4a19      	ldr	r2, [pc, #100]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009e02:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009e06:	6013      	str	r3, [r2, #0]
 8009e08:	4b17      	ldr	r3, [pc, #92]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	4a16      	ldr	r2, [pc, #88]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009e0e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009e12:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8009e14:	4b14      	ldr	r3, [pc, #80]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	4a13      	ldr	r2, [pc, #76]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009e1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009e1e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8009e20:	4b11      	ldr	r3, [pc, #68]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d017      	beq.n	8009e5c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8009e2c:	4b0e      	ldr	r3, [pc, #56]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	4a0d      	ldr	r2, [pc, #52]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009e32:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009e36:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8009e38:	4b0b      	ldr	r3, [pc, #44]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	4a0a      	ldr	r2, [pc, #40]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009e3e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009e42:	6013      	str	r3, [r2, #0]
 8009e44:	4b08      	ldr	r3, [pc, #32]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	4a07      	ldr	r2, [pc, #28]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009e4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009e4e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8009e50:	4b05      	ldr	r3, [pc, #20]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	4a04      	ldr	r2, [pc, #16]	@ (8009e68 <FLASH_FlushCaches+0x88>)
 8009e56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009e5a:	6013      	str	r3, [r2, #0]
  }
}
 8009e5c:	bf00      	nop
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e64:	4770      	bx	lr
 8009e66:	bf00      	nop
 8009e68:	40023c00 	.word	0x40023c00

08009e6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009e6c:	b480      	push	{r7}
 8009e6e:	b089      	sub	sp, #36	@ 0x24
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
 8009e74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8009e76:	2300      	movs	r3, #0
 8009e78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8009e7e:	2300      	movs	r3, #0
 8009e80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009e82:	2300      	movs	r3, #0
 8009e84:	61fb      	str	r3, [r7, #28]
 8009e86:	e159      	b.n	800a13c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8009e88:	2201      	movs	r2, #1
 8009e8a:	69fb      	ldr	r3, [r7, #28]
 8009e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8009e90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	697a      	ldr	r2, [r7, #20]
 8009e98:	4013      	ands	r3, r2
 8009e9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8009e9c:	693a      	ldr	r2, [r7, #16]
 8009e9e:	697b      	ldr	r3, [r7, #20]
 8009ea0:	429a      	cmp	r2, r3
 8009ea2:	f040 8148 	bne.w	800a136 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	685b      	ldr	r3, [r3, #4]
 8009eaa:	f003 0303 	and.w	r3, r3, #3
 8009eae:	2b01      	cmp	r3, #1
 8009eb0:	d005      	beq.n	8009ebe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	685b      	ldr	r3, [r3, #4]
 8009eb6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009eba:	2b02      	cmp	r3, #2
 8009ebc:	d130      	bne.n	8009f20 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	689b      	ldr	r3, [r3, #8]
 8009ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009ec4:	69fb      	ldr	r3, [r7, #28]
 8009ec6:	005b      	lsls	r3, r3, #1
 8009ec8:	2203      	movs	r2, #3
 8009eca:	fa02 f303 	lsl.w	r3, r2, r3
 8009ece:	43db      	mvns	r3, r3
 8009ed0:	69ba      	ldr	r2, [r7, #24]
 8009ed2:	4013      	ands	r3, r2
 8009ed4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	68da      	ldr	r2, [r3, #12]
 8009eda:	69fb      	ldr	r3, [r7, #28]
 8009edc:	005b      	lsls	r3, r3, #1
 8009ede:	fa02 f303 	lsl.w	r3, r2, r3
 8009ee2:	69ba      	ldr	r2, [r7, #24]
 8009ee4:	4313      	orrs	r3, r2
 8009ee6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	69ba      	ldr	r2, [r7, #24]
 8009eec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	685b      	ldr	r3, [r3, #4]
 8009ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009ef4:	2201      	movs	r2, #1
 8009ef6:	69fb      	ldr	r3, [r7, #28]
 8009ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8009efc:	43db      	mvns	r3, r3
 8009efe:	69ba      	ldr	r2, [r7, #24]
 8009f00:	4013      	ands	r3, r2
 8009f02:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	685b      	ldr	r3, [r3, #4]
 8009f08:	091b      	lsrs	r3, r3, #4
 8009f0a:	f003 0201 	and.w	r2, r3, #1
 8009f0e:	69fb      	ldr	r3, [r7, #28]
 8009f10:	fa02 f303 	lsl.w	r3, r2, r3
 8009f14:	69ba      	ldr	r2, [r7, #24]
 8009f16:	4313      	orrs	r3, r2
 8009f18:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	69ba      	ldr	r2, [r7, #24]
 8009f1e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	685b      	ldr	r3, [r3, #4]
 8009f24:	f003 0303 	and.w	r3, r3, #3
 8009f28:	2b03      	cmp	r3, #3
 8009f2a:	d017      	beq.n	8009f5c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	68db      	ldr	r3, [r3, #12]
 8009f30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8009f32:	69fb      	ldr	r3, [r7, #28]
 8009f34:	005b      	lsls	r3, r3, #1
 8009f36:	2203      	movs	r2, #3
 8009f38:	fa02 f303 	lsl.w	r3, r2, r3
 8009f3c:	43db      	mvns	r3, r3
 8009f3e:	69ba      	ldr	r2, [r7, #24]
 8009f40:	4013      	ands	r3, r2
 8009f42:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	689a      	ldr	r2, [r3, #8]
 8009f48:	69fb      	ldr	r3, [r7, #28]
 8009f4a:	005b      	lsls	r3, r3, #1
 8009f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8009f50:	69ba      	ldr	r2, [r7, #24]
 8009f52:	4313      	orrs	r3, r2
 8009f54:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	69ba      	ldr	r2, [r7, #24]
 8009f5a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	685b      	ldr	r3, [r3, #4]
 8009f60:	f003 0303 	and.w	r3, r3, #3
 8009f64:	2b02      	cmp	r3, #2
 8009f66:	d123      	bne.n	8009fb0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009f68:	69fb      	ldr	r3, [r7, #28]
 8009f6a:	08da      	lsrs	r2, r3, #3
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	3208      	adds	r2, #8
 8009f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f74:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8009f76:	69fb      	ldr	r3, [r7, #28]
 8009f78:	f003 0307 	and.w	r3, r3, #7
 8009f7c:	009b      	lsls	r3, r3, #2
 8009f7e:	220f      	movs	r2, #15
 8009f80:	fa02 f303 	lsl.w	r3, r2, r3
 8009f84:	43db      	mvns	r3, r3
 8009f86:	69ba      	ldr	r2, [r7, #24]
 8009f88:	4013      	ands	r3, r2
 8009f8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	691a      	ldr	r2, [r3, #16]
 8009f90:	69fb      	ldr	r3, [r7, #28]
 8009f92:	f003 0307 	and.w	r3, r3, #7
 8009f96:	009b      	lsls	r3, r3, #2
 8009f98:	fa02 f303 	lsl.w	r3, r2, r3
 8009f9c:	69ba      	ldr	r2, [r7, #24]
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009fa2:	69fb      	ldr	r3, [r7, #28]
 8009fa4:	08da      	lsrs	r2, r3, #3
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	3208      	adds	r2, #8
 8009faa:	69b9      	ldr	r1, [r7, #24]
 8009fac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8009fb6:	69fb      	ldr	r3, [r7, #28]
 8009fb8:	005b      	lsls	r3, r3, #1
 8009fba:	2203      	movs	r2, #3
 8009fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8009fc0:	43db      	mvns	r3, r3
 8009fc2:	69ba      	ldr	r2, [r7, #24]
 8009fc4:	4013      	ands	r3, r2
 8009fc6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009fc8:	683b      	ldr	r3, [r7, #0]
 8009fca:	685b      	ldr	r3, [r3, #4]
 8009fcc:	f003 0203 	and.w	r2, r3, #3
 8009fd0:	69fb      	ldr	r3, [r7, #28]
 8009fd2:	005b      	lsls	r3, r3, #1
 8009fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8009fd8:	69ba      	ldr	r2, [r7, #24]
 8009fda:	4313      	orrs	r3, r2
 8009fdc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	69ba      	ldr	r2, [r7, #24]
 8009fe2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	685b      	ldr	r3, [r3, #4]
 8009fe8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	f000 80a2 	beq.w	800a136 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	60fb      	str	r3, [r7, #12]
 8009ff6:	4b57      	ldr	r3, [pc, #348]	@ (800a154 <HAL_GPIO_Init+0x2e8>)
 8009ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ffa:	4a56      	ldr	r2, [pc, #344]	@ (800a154 <HAL_GPIO_Init+0x2e8>)
 8009ffc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a000:	6453      	str	r3, [r2, #68]	@ 0x44
 800a002:	4b54      	ldr	r3, [pc, #336]	@ (800a154 <HAL_GPIO_Init+0x2e8>)
 800a004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a006:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a00a:	60fb      	str	r3, [r7, #12]
 800a00c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a00e:	4a52      	ldr	r2, [pc, #328]	@ (800a158 <HAL_GPIO_Init+0x2ec>)
 800a010:	69fb      	ldr	r3, [r7, #28]
 800a012:	089b      	lsrs	r3, r3, #2
 800a014:	3302      	adds	r3, #2
 800a016:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a01a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800a01c:	69fb      	ldr	r3, [r7, #28]
 800a01e:	f003 0303 	and.w	r3, r3, #3
 800a022:	009b      	lsls	r3, r3, #2
 800a024:	220f      	movs	r2, #15
 800a026:	fa02 f303 	lsl.w	r3, r2, r3
 800a02a:	43db      	mvns	r3, r3
 800a02c:	69ba      	ldr	r2, [r7, #24]
 800a02e:	4013      	ands	r3, r2
 800a030:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	4a49      	ldr	r2, [pc, #292]	@ (800a15c <HAL_GPIO_Init+0x2f0>)
 800a036:	4293      	cmp	r3, r2
 800a038:	d019      	beq.n	800a06e <HAL_GPIO_Init+0x202>
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	4a48      	ldr	r2, [pc, #288]	@ (800a160 <HAL_GPIO_Init+0x2f4>)
 800a03e:	4293      	cmp	r3, r2
 800a040:	d013      	beq.n	800a06a <HAL_GPIO_Init+0x1fe>
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	4a47      	ldr	r2, [pc, #284]	@ (800a164 <HAL_GPIO_Init+0x2f8>)
 800a046:	4293      	cmp	r3, r2
 800a048:	d00d      	beq.n	800a066 <HAL_GPIO_Init+0x1fa>
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	4a46      	ldr	r2, [pc, #280]	@ (800a168 <HAL_GPIO_Init+0x2fc>)
 800a04e:	4293      	cmp	r3, r2
 800a050:	d007      	beq.n	800a062 <HAL_GPIO_Init+0x1f6>
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	4a45      	ldr	r2, [pc, #276]	@ (800a16c <HAL_GPIO_Init+0x300>)
 800a056:	4293      	cmp	r3, r2
 800a058:	d101      	bne.n	800a05e <HAL_GPIO_Init+0x1f2>
 800a05a:	2304      	movs	r3, #4
 800a05c:	e008      	b.n	800a070 <HAL_GPIO_Init+0x204>
 800a05e:	2307      	movs	r3, #7
 800a060:	e006      	b.n	800a070 <HAL_GPIO_Init+0x204>
 800a062:	2303      	movs	r3, #3
 800a064:	e004      	b.n	800a070 <HAL_GPIO_Init+0x204>
 800a066:	2302      	movs	r3, #2
 800a068:	e002      	b.n	800a070 <HAL_GPIO_Init+0x204>
 800a06a:	2301      	movs	r3, #1
 800a06c:	e000      	b.n	800a070 <HAL_GPIO_Init+0x204>
 800a06e:	2300      	movs	r3, #0
 800a070:	69fa      	ldr	r2, [r7, #28]
 800a072:	f002 0203 	and.w	r2, r2, #3
 800a076:	0092      	lsls	r2, r2, #2
 800a078:	4093      	lsls	r3, r2
 800a07a:	69ba      	ldr	r2, [r7, #24]
 800a07c:	4313      	orrs	r3, r2
 800a07e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a080:	4935      	ldr	r1, [pc, #212]	@ (800a158 <HAL_GPIO_Init+0x2ec>)
 800a082:	69fb      	ldr	r3, [r7, #28]
 800a084:	089b      	lsrs	r3, r3, #2
 800a086:	3302      	adds	r3, #2
 800a088:	69ba      	ldr	r2, [r7, #24]
 800a08a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800a08e:	4b38      	ldr	r3, [pc, #224]	@ (800a170 <HAL_GPIO_Init+0x304>)
 800a090:	689b      	ldr	r3, [r3, #8]
 800a092:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a094:	693b      	ldr	r3, [r7, #16]
 800a096:	43db      	mvns	r3, r3
 800a098:	69ba      	ldr	r2, [r7, #24]
 800a09a:	4013      	ands	r3, r2
 800a09c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	685b      	ldr	r3, [r3, #4]
 800a0a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d003      	beq.n	800a0b2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800a0aa:	69ba      	ldr	r2, [r7, #24]
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	4313      	orrs	r3, r2
 800a0b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800a0b2:	4a2f      	ldr	r2, [pc, #188]	@ (800a170 <HAL_GPIO_Init+0x304>)
 800a0b4:	69bb      	ldr	r3, [r7, #24]
 800a0b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800a0b8:	4b2d      	ldr	r3, [pc, #180]	@ (800a170 <HAL_GPIO_Init+0x304>)
 800a0ba:	68db      	ldr	r3, [r3, #12]
 800a0bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a0be:	693b      	ldr	r3, [r7, #16]
 800a0c0:	43db      	mvns	r3, r3
 800a0c2:	69ba      	ldr	r2, [r7, #24]
 800a0c4:	4013      	ands	r3, r2
 800a0c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	685b      	ldr	r3, [r3, #4]
 800a0cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d003      	beq.n	800a0dc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800a0d4:	69ba      	ldr	r2, [r7, #24]
 800a0d6:	693b      	ldr	r3, [r7, #16]
 800a0d8:	4313      	orrs	r3, r2
 800a0da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800a0dc:	4a24      	ldr	r2, [pc, #144]	@ (800a170 <HAL_GPIO_Init+0x304>)
 800a0de:	69bb      	ldr	r3, [r7, #24]
 800a0e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800a0e2:	4b23      	ldr	r3, [pc, #140]	@ (800a170 <HAL_GPIO_Init+0x304>)
 800a0e4:	685b      	ldr	r3, [r3, #4]
 800a0e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a0e8:	693b      	ldr	r3, [r7, #16]
 800a0ea:	43db      	mvns	r3, r3
 800a0ec:	69ba      	ldr	r2, [r7, #24]
 800a0ee:	4013      	ands	r3, r2
 800a0f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	685b      	ldr	r3, [r3, #4]
 800a0f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d003      	beq.n	800a106 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800a0fe:	69ba      	ldr	r2, [r7, #24]
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	4313      	orrs	r3, r2
 800a104:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800a106:	4a1a      	ldr	r2, [pc, #104]	@ (800a170 <HAL_GPIO_Init+0x304>)
 800a108:	69bb      	ldr	r3, [r7, #24]
 800a10a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800a10c:	4b18      	ldr	r3, [pc, #96]	@ (800a170 <HAL_GPIO_Init+0x304>)
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a112:	693b      	ldr	r3, [r7, #16]
 800a114:	43db      	mvns	r3, r3
 800a116:	69ba      	ldr	r2, [r7, #24]
 800a118:	4013      	ands	r3, r2
 800a11a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	685b      	ldr	r3, [r3, #4]
 800a120:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a124:	2b00      	cmp	r3, #0
 800a126:	d003      	beq.n	800a130 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800a128:	69ba      	ldr	r2, [r7, #24]
 800a12a:	693b      	ldr	r3, [r7, #16]
 800a12c:	4313      	orrs	r3, r2
 800a12e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800a130:	4a0f      	ldr	r2, [pc, #60]	@ (800a170 <HAL_GPIO_Init+0x304>)
 800a132:	69bb      	ldr	r3, [r7, #24]
 800a134:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a136:	69fb      	ldr	r3, [r7, #28]
 800a138:	3301      	adds	r3, #1
 800a13a:	61fb      	str	r3, [r7, #28]
 800a13c:	69fb      	ldr	r3, [r7, #28]
 800a13e:	2b0f      	cmp	r3, #15
 800a140:	f67f aea2 	bls.w	8009e88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800a144:	bf00      	nop
 800a146:	bf00      	nop
 800a148:	3724      	adds	r7, #36	@ 0x24
 800a14a:	46bd      	mov	sp, r7
 800a14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a150:	4770      	bx	lr
 800a152:	bf00      	nop
 800a154:	40023800 	.word	0x40023800
 800a158:	40013800 	.word	0x40013800
 800a15c:	40020000 	.word	0x40020000
 800a160:	40020400 	.word	0x40020400
 800a164:	40020800 	.word	0x40020800
 800a168:	40020c00 	.word	0x40020c00
 800a16c:	40021000 	.word	0x40021000
 800a170:	40013c00 	.word	0x40013c00

0800a174 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a174:	b480      	push	{r7}
 800a176:	b085      	sub	sp, #20
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
 800a17c:	460b      	mov	r3, r1
 800a17e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	691a      	ldr	r2, [r3, #16]
 800a184:	887b      	ldrh	r3, [r7, #2]
 800a186:	4013      	ands	r3, r2
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d002      	beq.n	800a192 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a18c:	2301      	movs	r3, #1
 800a18e:	73fb      	strb	r3, [r7, #15]
 800a190:	e001      	b.n	800a196 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a192:	2300      	movs	r3, #0
 800a194:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a196:	7bfb      	ldrb	r3, [r7, #15]
}
 800a198:	4618      	mov	r0, r3
 800a19a:	3714      	adds	r7, #20
 800a19c:	46bd      	mov	sp, r7
 800a19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a2:	4770      	bx	lr

0800a1a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b083      	sub	sp, #12
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
 800a1ac:	460b      	mov	r3, r1
 800a1ae:	807b      	strh	r3, [r7, #2]
 800a1b0:	4613      	mov	r3, r2
 800a1b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800a1b4:	787b      	ldrb	r3, [r7, #1]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d003      	beq.n	800a1c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a1ba:	887a      	ldrh	r2, [r7, #2]
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800a1c0:	e003      	b.n	800a1ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800a1c2:	887b      	ldrh	r3, [r7, #2]
 800a1c4:	041a      	lsls	r2, r3, #16
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	619a      	str	r2, [r3, #24]
}
 800a1ca:	bf00      	nop
 800a1cc:	370c      	adds	r7, #12
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d4:	4770      	bx	lr

0800a1d6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a1d6:	b480      	push	{r7}
 800a1d8:	b085      	sub	sp, #20
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	6078      	str	r0, [r7, #4]
 800a1de:	460b      	mov	r3, r1
 800a1e0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	695b      	ldr	r3, [r3, #20]
 800a1e6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800a1e8:	887a      	ldrh	r2, [r7, #2]
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	4013      	ands	r3, r2
 800a1ee:	041a      	lsls	r2, r3, #16
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	43d9      	mvns	r1, r3
 800a1f4:	887b      	ldrh	r3, [r7, #2]
 800a1f6:	400b      	ands	r3, r1
 800a1f8:	431a      	orrs	r2, r3
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	619a      	str	r2, [r3, #24]
}
 800a1fe:	bf00      	nop
 800a200:	3714      	adds	r7, #20
 800a202:	46bd      	mov	sp, r7
 800a204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a208:	4770      	bx	lr
	...

0800a20c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b082      	sub	sp, #8
 800a210:	af00      	add	r7, sp, #0
 800a212:	4603      	mov	r3, r0
 800a214:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800a216:	4b08      	ldr	r3, [pc, #32]	@ (800a238 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a218:	695a      	ldr	r2, [r3, #20]
 800a21a:	88fb      	ldrh	r3, [r7, #6]
 800a21c:	4013      	ands	r3, r2
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d006      	beq.n	800a230 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a222:	4a05      	ldr	r2, [pc, #20]	@ (800a238 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a224:	88fb      	ldrh	r3, [r7, #6]
 800a226:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a228:	88fb      	ldrh	r3, [r7, #6]
 800a22a:	4618      	mov	r0, r3
 800a22c:	f000 f806 	bl	800a23c <HAL_GPIO_EXTI_Callback>
  }
}
 800a230:	bf00      	nop
 800a232:	3708      	adds	r7, #8
 800a234:	46bd      	mov	sp, r7
 800a236:	bd80      	pop	{r7, pc}
 800a238:	40013c00 	.word	0x40013c00

0800a23c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800a23c:	b480      	push	{r7}
 800a23e:	b083      	sub	sp, #12
 800a240:	af00      	add	r7, sp, #0
 800a242:	4603      	mov	r3, r0
 800a244:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800a246:	bf00      	nop
 800a248:	370c      	adds	r7, #12
 800a24a:	46bd      	mov	sp, r7
 800a24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a250:	4770      	bx	lr
	...

0800a254 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b084      	sub	sp, #16
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d101      	bne.n	800a266 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a262:	2301      	movs	r3, #1
 800a264:	e12b      	b.n	800a4be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a26c:	b2db      	uxtb	r3, r3
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d106      	bne.n	800a280 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2200      	movs	r2, #0
 800a276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f7fe fe74 	bl	8008f68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2224      	movs	r2, #36	@ 0x24
 800a284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	681a      	ldr	r2, [r3, #0]
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f022 0201 	bic.w	r2, r2, #1
 800a296:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	681a      	ldr	r2, [r3, #0]
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a2a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	681a      	ldr	r2, [r3, #0]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a2b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800a2b8:	f003 fa4a 	bl	800d750 <HAL_RCC_GetPCLK1Freq>
 800a2bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	685b      	ldr	r3, [r3, #4]
 800a2c2:	4a81      	ldr	r2, [pc, #516]	@ (800a4c8 <HAL_I2C_Init+0x274>)
 800a2c4:	4293      	cmp	r3, r2
 800a2c6:	d807      	bhi.n	800a2d8 <HAL_I2C_Init+0x84>
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	4a80      	ldr	r2, [pc, #512]	@ (800a4cc <HAL_I2C_Init+0x278>)
 800a2cc:	4293      	cmp	r3, r2
 800a2ce:	bf94      	ite	ls
 800a2d0:	2301      	movls	r3, #1
 800a2d2:	2300      	movhi	r3, #0
 800a2d4:	b2db      	uxtb	r3, r3
 800a2d6:	e006      	b.n	800a2e6 <HAL_I2C_Init+0x92>
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	4a7d      	ldr	r2, [pc, #500]	@ (800a4d0 <HAL_I2C_Init+0x27c>)
 800a2dc:	4293      	cmp	r3, r2
 800a2de:	bf94      	ite	ls
 800a2e0:	2301      	movls	r3, #1
 800a2e2:	2300      	movhi	r3, #0
 800a2e4:	b2db      	uxtb	r3, r3
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d001      	beq.n	800a2ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	e0e7      	b.n	800a4be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	4a78      	ldr	r2, [pc, #480]	@ (800a4d4 <HAL_I2C_Init+0x280>)
 800a2f2:	fba2 2303 	umull	r2, r3, r2, r3
 800a2f6:	0c9b      	lsrs	r3, r3, #18
 800a2f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	685b      	ldr	r3, [r3, #4]
 800a300:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	68ba      	ldr	r2, [r7, #8]
 800a30a:	430a      	orrs	r2, r1
 800a30c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	6a1b      	ldr	r3, [r3, #32]
 800a314:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	685b      	ldr	r3, [r3, #4]
 800a31c:	4a6a      	ldr	r2, [pc, #424]	@ (800a4c8 <HAL_I2C_Init+0x274>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	d802      	bhi.n	800a328 <HAL_I2C_Init+0xd4>
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	3301      	adds	r3, #1
 800a326:	e009      	b.n	800a33c <HAL_I2C_Init+0xe8>
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800a32e:	fb02 f303 	mul.w	r3, r2, r3
 800a332:	4a69      	ldr	r2, [pc, #420]	@ (800a4d8 <HAL_I2C_Init+0x284>)
 800a334:	fba2 2303 	umull	r2, r3, r2, r3
 800a338:	099b      	lsrs	r3, r3, #6
 800a33a:	3301      	adds	r3, #1
 800a33c:	687a      	ldr	r2, [r7, #4]
 800a33e:	6812      	ldr	r2, [r2, #0]
 800a340:	430b      	orrs	r3, r1
 800a342:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	69db      	ldr	r3, [r3, #28]
 800a34a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800a34e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	685b      	ldr	r3, [r3, #4]
 800a356:	495c      	ldr	r1, [pc, #368]	@ (800a4c8 <HAL_I2C_Init+0x274>)
 800a358:	428b      	cmp	r3, r1
 800a35a:	d819      	bhi.n	800a390 <HAL_I2C_Init+0x13c>
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	1e59      	subs	r1, r3, #1
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	685b      	ldr	r3, [r3, #4]
 800a364:	005b      	lsls	r3, r3, #1
 800a366:	fbb1 f3f3 	udiv	r3, r1, r3
 800a36a:	1c59      	adds	r1, r3, #1
 800a36c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800a370:	400b      	ands	r3, r1
 800a372:	2b00      	cmp	r3, #0
 800a374:	d00a      	beq.n	800a38c <HAL_I2C_Init+0x138>
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	1e59      	subs	r1, r3, #1
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	685b      	ldr	r3, [r3, #4]
 800a37e:	005b      	lsls	r3, r3, #1
 800a380:	fbb1 f3f3 	udiv	r3, r1, r3
 800a384:	3301      	adds	r3, #1
 800a386:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a38a:	e051      	b.n	800a430 <HAL_I2C_Init+0x1dc>
 800a38c:	2304      	movs	r3, #4
 800a38e:	e04f      	b.n	800a430 <HAL_I2C_Init+0x1dc>
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	689b      	ldr	r3, [r3, #8]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d111      	bne.n	800a3bc <HAL_I2C_Init+0x168>
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	1e58      	subs	r0, r3, #1
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	6859      	ldr	r1, [r3, #4]
 800a3a0:	460b      	mov	r3, r1
 800a3a2:	005b      	lsls	r3, r3, #1
 800a3a4:	440b      	add	r3, r1
 800a3a6:	fbb0 f3f3 	udiv	r3, r0, r3
 800a3aa:	3301      	adds	r3, #1
 800a3ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	bf0c      	ite	eq
 800a3b4:	2301      	moveq	r3, #1
 800a3b6:	2300      	movne	r3, #0
 800a3b8:	b2db      	uxtb	r3, r3
 800a3ba:	e012      	b.n	800a3e2 <HAL_I2C_Init+0x18e>
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	1e58      	subs	r0, r3, #1
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6859      	ldr	r1, [r3, #4]
 800a3c4:	460b      	mov	r3, r1
 800a3c6:	009b      	lsls	r3, r3, #2
 800a3c8:	440b      	add	r3, r1
 800a3ca:	0099      	lsls	r1, r3, #2
 800a3cc:	440b      	add	r3, r1
 800a3ce:	fbb0 f3f3 	udiv	r3, r0, r3
 800a3d2:	3301      	adds	r3, #1
 800a3d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	bf0c      	ite	eq
 800a3dc:	2301      	moveq	r3, #1
 800a3de:	2300      	movne	r3, #0
 800a3e0:	b2db      	uxtb	r3, r3
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d001      	beq.n	800a3ea <HAL_I2C_Init+0x196>
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	e022      	b.n	800a430 <HAL_I2C_Init+0x1dc>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	689b      	ldr	r3, [r3, #8]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d10e      	bne.n	800a410 <HAL_I2C_Init+0x1bc>
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	1e58      	subs	r0, r3, #1
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	6859      	ldr	r1, [r3, #4]
 800a3fa:	460b      	mov	r3, r1
 800a3fc:	005b      	lsls	r3, r3, #1
 800a3fe:	440b      	add	r3, r1
 800a400:	fbb0 f3f3 	udiv	r3, r0, r3
 800a404:	3301      	adds	r3, #1
 800a406:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a40a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a40e:	e00f      	b.n	800a430 <HAL_I2C_Init+0x1dc>
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	1e58      	subs	r0, r3, #1
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	6859      	ldr	r1, [r3, #4]
 800a418:	460b      	mov	r3, r1
 800a41a:	009b      	lsls	r3, r3, #2
 800a41c:	440b      	add	r3, r1
 800a41e:	0099      	lsls	r1, r3, #2
 800a420:	440b      	add	r3, r1
 800a422:	fbb0 f3f3 	udiv	r3, r0, r3
 800a426:	3301      	adds	r3, #1
 800a428:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a42c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a430:	6879      	ldr	r1, [r7, #4]
 800a432:	6809      	ldr	r1, [r1, #0]
 800a434:	4313      	orrs	r3, r2
 800a436:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	69da      	ldr	r2, [r3, #28]
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	6a1b      	ldr	r3, [r3, #32]
 800a44a:	431a      	orrs	r2, r3
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	430a      	orrs	r2, r1
 800a452:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	689b      	ldr	r3, [r3, #8]
 800a45a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800a45e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a462:	687a      	ldr	r2, [r7, #4]
 800a464:	6911      	ldr	r1, [r2, #16]
 800a466:	687a      	ldr	r2, [r7, #4]
 800a468:	68d2      	ldr	r2, [r2, #12]
 800a46a:	4311      	orrs	r1, r2
 800a46c:	687a      	ldr	r2, [r7, #4]
 800a46e:	6812      	ldr	r2, [r2, #0]
 800a470:	430b      	orrs	r3, r1
 800a472:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	68db      	ldr	r3, [r3, #12]
 800a47a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	695a      	ldr	r2, [r3, #20]
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	699b      	ldr	r3, [r3, #24]
 800a486:	431a      	orrs	r2, r3
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	430a      	orrs	r2, r1
 800a48e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	681a      	ldr	r2, [r3, #0]
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f042 0201 	orr.w	r2, r2, #1
 800a49e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2200      	movs	r2, #0
 800a4a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	2220      	movs	r2, #32
 800a4aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800a4bc:	2300      	movs	r3, #0
}
 800a4be:	4618      	mov	r0, r3
 800a4c0:	3710      	adds	r7, #16
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	bd80      	pop	{r7, pc}
 800a4c6:	bf00      	nop
 800a4c8:	000186a0 	.word	0x000186a0
 800a4cc:	001e847f 	.word	0x001e847f
 800a4d0:	003d08ff 	.word	0x003d08ff
 800a4d4:	431bde83 	.word	0x431bde83
 800a4d8:	10624dd3 	.word	0x10624dd3

0800a4dc <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800a4dc:	b480      	push	{r7}
 800a4de:	b083      	sub	sp, #12
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	695b      	ldr	r3, [r3, #20]
 800a4ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4ee:	2b80      	cmp	r3, #128	@ 0x80
 800a4f0:	d103      	bne.n	800a4fa <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	611a      	str	r2, [r3, #16]
  }
}
 800a4fa:	bf00      	nop
 800a4fc:	370c      	adds	r7, #12
 800a4fe:	46bd      	mov	sp, r7
 800a500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a504:	4770      	bx	lr
	...

0800a508 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b088      	sub	sp, #32
 800a50c:	af02      	add	r7, sp, #8
 800a50e:	60f8      	str	r0, [r7, #12]
 800a510:	607a      	str	r2, [r7, #4]
 800a512:	461a      	mov	r2, r3
 800a514:	460b      	mov	r3, r1
 800a516:	817b      	strh	r3, [r7, #10]
 800a518:	4613      	mov	r3, r2
 800a51a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a51c:	f7fe ffc6 	bl	80094ac <HAL_GetTick>
 800a520:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a528:	b2db      	uxtb	r3, r3
 800a52a:	2b20      	cmp	r3, #32
 800a52c:	f040 80e0 	bne.w	800a6f0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a530:	697b      	ldr	r3, [r7, #20]
 800a532:	9300      	str	r3, [sp, #0]
 800a534:	2319      	movs	r3, #25
 800a536:	2201      	movs	r2, #1
 800a538:	4970      	ldr	r1, [pc, #448]	@ (800a6fc <HAL_I2C_Master_Transmit+0x1f4>)
 800a53a:	68f8      	ldr	r0, [r7, #12]
 800a53c:	f002 fa14 	bl	800c968 <I2C_WaitOnFlagUntilTimeout>
 800a540:	4603      	mov	r3, r0
 800a542:	2b00      	cmp	r3, #0
 800a544:	d001      	beq.n	800a54a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800a546:	2302      	movs	r3, #2
 800a548:	e0d3      	b.n	800a6f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a550:	2b01      	cmp	r3, #1
 800a552:	d101      	bne.n	800a558 <HAL_I2C_Master_Transmit+0x50>
 800a554:	2302      	movs	r3, #2
 800a556:	e0cc      	b.n	800a6f2 <HAL_I2C_Master_Transmit+0x1ea>
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	2201      	movs	r2, #1
 800a55c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	f003 0301 	and.w	r3, r3, #1
 800a56a:	2b01      	cmp	r3, #1
 800a56c:	d007      	beq.n	800a57e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	681a      	ldr	r2, [r3, #0]
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	f042 0201 	orr.w	r2, r2, #1
 800a57c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	681a      	ldr	r2, [r3, #0]
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a58c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	2221      	movs	r2, #33	@ 0x21
 800a592:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	2210      	movs	r2, #16
 800a59a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	687a      	ldr	r2, [r7, #4]
 800a5a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	893a      	ldrh	r2, [r7, #8]
 800a5ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a5b4:	b29a      	uxth	r2, r3
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	4a50      	ldr	r2, [pc, #320]	@ (800a700 <HAL_I2C_Master_Transmit+0x1f8>)
 800a5be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800a5c0:	8979      	ldrh	r1, [r7, #10]
 800a5c2:	697b      	ldr	r3, [r7, #20]
 800a5c4:	6a3a      	ldr	r2, [r7, #32]
 800a5c6:	68f8      	ldr	r0, [r7, #12]
 800a5c8:	f001 ffd6 	bl	800c578 <I2C_MasterRequestWrite>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d001      	beq.n	800a5d6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800a5d2:	2301      	movs	r3, #1
 800a5d4:	e08d      	b.n	800a6f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	613b      	str	r3, [r7, #16]
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	695b      	ldr	r3, [r3, #20]
 800a5e0:	613b      	str	r3, [r7, #16]
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	699b      	ldr	r3, [r3, #24]
 800a5e8:	613b      	str	r3, [r7, #16]
 800a5ea:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800a5ec:	e066      	b.n	800a6bc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a5ee:	697a      	ldr	r2, [r7, #20]
 800a5f0:	6a39      	ldr	r1, [r7, #32]
 800a5f2:	68f8      	ldr	r0, [r7, #12]
 800a5f4:	f002 fad2 	bl	800cb9c <I2C_WaitOnTXEFlagUntilTimeout>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d00d      	beq.n	800a61a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a602:	2b04      	cmp	r3, #4
 800a604:	d107      	bne.n	800a616 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	681a      	ldr	r2, [r3, #0]
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a614:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a616:	2301      	movs	r3, #1
 800a618:	e06b      	b.n	800a6f2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a61e:	781a      	ldrb	r2, [r3, #0]
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a62a:	1c5a      	adds	r2, r3, #1
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a634:	b29b      	uxth	r3, r3
 800a636:	3b01      	subs	r3, #1
 800a638:	b29a      	uxth	r2, r3
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a642:	3b01      	subs	r3, #1
 800a644:	b29a      	uxth	r2, r3
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	695b      	ldr	r3, [r3, #20]
 800a650:	f003 0304 	and.w	r3, r3, #4
 800a654:	2b04      	cmp	r3, #4
 800a656:	d11b      	bne.n	800a690 <HAL_I2C_Master_Transmit+0x188>
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d017      	beq.n	800a690 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a664:	781a      	ldrb	r2, [r3, #0]
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a670:	1c5a      	adds	r2, r3, #1
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a67a:	b29b      	uxth	r3, r3
 800a67c:	3b01      	subs	r3, #1
 800a67e:	b29a      	uxth	r2, r3
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a688:	3b01      	subs	r3, #1
 800a68a:	b29a      	uxth	r2, r3
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a690:	697a      	ldr	r2, [r7, #20]
 800a692:	6a39      	ldr	r1, [r7, #32]
 800a694:	68f8      	ldr	r0, [r7, #12]
 800a696:	f002 fac9 	bl	800cc2c <I2C_WaitOnBTFFlagUntilTimeout>
 800a69a:	4603      	mov	r3, r0
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d00d      	beq.n	800a6bc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6a4:	2b04      	cmp	r3, #4
 800a6a6:	d107      	bne.n	800a6b8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	681a      	ldr	r2, [r3, #0]
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a6b6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	e01a      	b.n	800a6f2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d194      	bne.n	800a5ee <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	681a      	ldr	r2, [r3, #0]
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a6d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	2220      	movs	r2, #32
 800a6d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	2200      	movs	r2, #0
 800a6e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	e000      	b.n	800a6f2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800a6f0:	2302      	movs	r3, #2
  }
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3718      	adds	r7, #24
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd80      	pop	{r7, pc}
 800a6fa:	bf00      	nop
 800a6fc:	00100002 	.word	0x00100002
 800a700:	ffff0000 	.word	0xffff0000

0800a704 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b08c      	sub	sp, #48	@ 0x30
 800a708:	af02      	add	r7, sp, #8
 800a70a:	60f8      	str	r0, [r7, #12]
 800a70c:	607a      	str	r2, [r7, #4]
 800a70e:	461a      	mov	r2, r3
 800a710:	460b      	mov	r3, r1
 800a712:	817b      	strh	r3, [r7, #10]
 800a714:	4613      	mov	r3, r2
 800a716:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a718:	f7fe fec8 	bl	80094ac <HAL_GetTick>
 800a71c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a724:	b2db      	uxtb	r3, r3
 800a726:	2b20      	cmp	r3, #32
 800a728:	f040 8217 	bne.w	800ab5a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a72c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a72e:	9300      	str	r3, [sp, #0]
 800a730:	2319      	movs	r3, #25
 800a732:	2201      	movs	r2, #1
 800a734:	497c      	ldr	r1, [pc, #496]	@ (800a928 <HAL_I2C_Master_Receive+0x224>)
 800a736:	68f8      	ldr	r0, [r7, #12]
 800a738:	f002 f916 	bl	800c968 <I2C_WaitOnFlagUntilTimeout>
 800a73c:	4603      	mov	r3, r0
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d001      	beq.n	800a746 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800a742:	2302      	movs	r3, #2
 800a744:	e20a      	b.n	800ab5c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a74c:	2b01      	cmp	r3, #1
 800a74e:	d101      	bne.n	800a754 <HAL_I2C_Master_Receive+0x50>
 800a750:	2302      	movs	r3, #2
 800a752:	e203      	b.n	800ab5c <HAL_I2C_Master_Receive+0x458>
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	2201      	movs	r2, #1
 800a758:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	f003 0301 	and.w	r3, r3, #1
 800a766:	2b01      	cmp	r3, #1
 800a768:	d007      	beq.n	800a77a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	681a      	ldr	r2, [r3, #0]
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f042 0201 	orr.w	r2, r2, #1
 800a778:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	681a      	ldr	r2, [r3, #0]
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a788:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	2222      	movs	r2, #34	@ 0x22
 800a78e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	2210      	movs	r2, #16
 800a796:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	2200      	movs	r2, #0
 800a79e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	687a      	ldr	r2, [r7, #4]
 800a7a4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	893a      	ldrh	r2, [r7, #8]
 800a7aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7b0:	b29a      	uxth	r2, r3
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	4a5c      	ldr	r2, [pc, #368]	@ (800a92c <HAL_I2C_Master_Receive+0x228>)
 800a7ba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800a7bc:	8979      	ldrh	r1, [r7, #10]
 800a7be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7c2:	68f8      	ldr	r0, [r7, #12]
 800a7c4:	f001 ff5a 	bl	800c67c <I2C_MasterRequestRead>
 800a7c8:	4603      	mov	r3, r0
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d001      	beq.n	800a7d2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800a7ce:	2301      	movs	r3, #1
 800a7d0:	e1c4      	b.n	800ab5c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d113      	bne.n	800a802 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a7da:	2300      	movs	r3, #0
 800a7dc:	623b      	str	r3, [r7, #32]
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	695b      	ldr	r3, [r3, #20]
 800a7e4:	623b      	str	r3, [r7, #32]
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	699b      	ldr	r3, [r3, #24]
 800a7ec:	623b      	str	r3, [r7, #32]
 800a7ee:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	681a      	ldr	r2, [r3, #0]
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a7fe:	601a      	str	r2, [r3, #0]
 800a800:	e198      	b.n	800ab34 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a806:	2b01      	cmp	r3, #1
 800a808:	d11b      	bne.n	800a842 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	681a      	ldr	r2, [r3, #0]
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a818:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a81a:	2300      	movs	r3, #0
 800a81c:	61fb      	str	r3, [r7, #28]
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	695b      	ldr	r3, [r3, #20]
 800a824:	61fb      	str	r3, [r7, #28]
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	699b      	ldr	r3, [r3, #24]
 800a82c:	61fb      	str	r3, [r7, #28]
 800a82e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	681a      	ldr	r2, [r3, #0]
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a83e:	601a      	str	r2, [r3, #0]
 800a840:	e178      	b.n	800ab34 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a846:	2b02      	cmp	r3, #2
 800a848:	d11b      	bne.n	800a882 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	681a      	ldr	r2, [r3, #0]
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a858:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	681a      	ldr	r2, [r3, #0]
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a868:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a86a:	2300      	movs	r3, #0
 800a86c:	61bb      	str	r3, [r7, #24]
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	695b      	ldr	r3, [r3, #20]
 800a874:	61bb      	str	r3, [r7, #24]
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	699b      	ldr	r3, [r3, #24]
 800a87c:	61bb      	str	r3, [r7, #24]
 800a87e:	69bb      	ldr	r3, [r7, #24]
 800a880:	e158      	b.n	800ab34 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	681a      	ldr	r2, [r3, #0]
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a890:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a892:	2300      	movs	r3, #0
 800a894:	617b      	str	r3, [r7, #20]
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	695b      	ldr	r3, [r3, #20]
 800a89c:	617b      	str	r3, [r7, #20]
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	699b      	ldr	r3, [r3, #24]
 800a8a4:	617b      	str	r3, [r7, #20]
 800a8a6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800a8a8:	e144      	b.n	800ab34 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a8ae:	2b03      	cmp	r3, #3
 800a8b0:	f200 80f1 	bhi.w	800aa96 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a8b8:	2b01      	cmp	r3, #1
 800a8ba:	d123      	bne.n	800a904 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a8bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8be:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a8c0:	68f8      	ldr	r0, [r7, #12]
 800a8c2:	f002 fa2d 	bl	800cd20 <I2C_WaitOnRXNEFlagUntilTimeout>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d001      	beq.n	800a8d0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800a8cc:	2301      	movs	r3, #1
 800a8ce:	e145      	b.n	800ab5c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	691a      	ldr	r2, [r3, #16]
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8da:	b2d2      	uxtb	r2, r2
 800a8dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8e2:	1c5a      	adds	r2, r3, #1
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a8ec:	3b01      	subs	r3, #1
 800a8ee:	b29a      	uxth	r2, r3
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8f8:	b29b      	uxth	r3, r3
 800a8fa:	3b01      	subs	r3, #1
 800a8fc:	b29a      	uxth	r2, r3
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a902:	e117      	b.n	800ab34 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a908:	2b02      	cmp	r3, #2
 800a90a:	d14e      	bne.n	800a9aa <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800a90c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a90e:	9300      	str	r3, [sp, #0]
 800a910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a912:	2200      	movs	r2, #0
 800a914:	4906      	ldr	r1, [pc, #24]	@ (800a930 <HAL_I2C_Master_Receive+0x22c>)
 800a916:	68f8      	ldr	r0, [r7, #12]
 800a918:	f002 f826 	bl	800c968 <I2C_WaitOnFlagUntilTimeout>
 800a91c:	4603      	mov	r3, r0
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d008      	beq.n	800a934 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800a922:	2301      	movs	r3, #1
 800a924:	e11a      	b.n	800ab5c <HAL_I2C_Master_Receive+0x458>
 800a926:	bf00      	nop
 800a928:	00100002 	.word	0x00100002
 800a92c:	ffff0000 	.word	0xffff0000
 800a930:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	681a      	ldr	r2, [r3, #0]
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a942:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	691a      	ldr	r2, [r3, #16]
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a94e:	b2d2      	uxtb	r2, r2
 800a950:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a956:	1c5a      	adds	r2, r3, #1
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a960:	3b01      	subs	r3, #1
 800a962:	b29a      	uxth	r2, r3
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a96c:	b29b      	uxth	r3, r3
 800a96e:	3b01      	subs	r3, #1
 800a970:	b29a      	uxth	r2, r3
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	691a      	ldr	r2, [r3, #16]
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a980:	b2d2      	uxtb	r2, r2
 800a982:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a988:	1c5a      	adds	r2, r3, #1
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a992:	3b01      	subs	r3, #1
 800a994:	b29a      	uxth	r2, r3
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a99e:	b29b      	uxth	r3, r3
 800a9a0:	3b01      	subs	r3, #1
 800a9a2:	b29a      	uxth	r2, r3
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a9a8:	e0c4      	b.n	800ab34 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800a9aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ac:	9300      	str	r3, [sp, #0]
 800a9ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	496c      	ldr	r1, [pc, #432]	@ (800ab64 <HAL_I2C_Master_Receive+0x460>)
 800a9b4:	68f8      	ldr	r0, [r7, #12]
 800a9b6:	f001 ffd7 	bl	800c968 <I2C_WaitOnFlagUntilTimeout>
 800a9ba:	4603      	mov	r3, r0
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d001      	beq.n	800a9c4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800a9c0:	2301      	movs	r3, #1
 800a9c2:	e0cb      	b.n	800ab5c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	681a      	ldr	r2, [r3, #0]
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a9d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	691a      	ldr	r2, [r3, #16]
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9de:	b2d2      	uxtb	r2, r2
 800a9e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9e6:	1c5a      	adds	r2, r3, #1
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a9f0:	3b01      	subs	r3, #1
 800a9f2:	b29a      	uxth	r2, r3
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9fc:	b29b      	uxth	r3, r3
 800a9fe:	3b01      	subs	r3, #1
 800aa00:	b29a      	uxth	r2, r3
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800aa06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa08:	9300      	str	r3, [sp, #0]
 800aa0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	4955      	ldr	r1, [pc, #340]	@ (800ab64 <HAL_I2C_Master_Receive+0x460>)
 800aa10:	68f8      	ldr	r0, [r7, #12]
 800aa12:	f001 ffa9 	bl	800c968 <I2C_WaitOnFlagUntilTimeout>
 800aa16:	4603      	mov	r3, r0
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d001      	beq.n	800aa20 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800aa1c:	2301      	movs	r3, #1
 800aa1e:	e09d      	b.n	800ab5c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	681a      	ldr	r2, [r3, #0]
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aa2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	691a      	ldr	r2, [r3, #16]
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa3a:	b2d2      	uxtb	r2, r2
 800aa3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa42:	1c5a      	adds	r2, r3, #1
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa4c:	3b01      	subs	r3, #1
 800aa4e:	b29a      	uxth	r2, r3
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa58:	b29b      	uxth	r3, r3
 800aa5a:	3b01      	subs	r3, #1
 800aa5c:	b29a      	uxth	r2, r3
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	691a      	ldr	r2, [r3, #16]
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa6c:	b2d2      	uxtb	r2, r2
 800aa6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa74:	1c5a      	adds	r2, r3, #1
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa7e:	3b01      	subs	r3, #1
 800aa80:	b29a      	uxth	r2, r3
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa8a:	b29b      	uxth	r3, r3
 800aa8c:	3b01      	subs	r3, #1
 800aa8e:	b29a      	uxth	r2, r3
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800aa94:	e04e      	b.n	800ab34 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aa96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa98:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800aa9a:	68f8      	ldr	r0, [r7, #12]
 800aa9c:	f002 f940 	bl	800cd20 <I2C_WaitOnRXNEFlagUntilTimeout>
 800aaa0:	4603      	mov	r3, r0
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d001      	beq.n	800aaaa <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800aaa6:	2301      	movs	r3, #1
 800aaa8:	e058      	b.n	800ab5c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	691a      	ldr	r2, [r3, #16]
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aab4:	b2d2      	uxtb	r2, r2
 800aab6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aabc:	1c5a      	adds	r2, r3, #1
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aac6:	3b01      	subs	r3, #1
 800aac8:	b29a      	uxth	r2, r3
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aad2:	b29b      	uxth	r3, r3
 800aad4:	3b01      	subs	r3, #1
 800aad6:	b29a      	uxth	r2, r3
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	695b      	ldr	r3, [r3, #20]
 800aae2:	f003 0304 	and.w	r3, r3, #4
 800aae6:	2b04      	cmp	r3, #4
 800aae8:	d124      	bne.n	800ab34 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aaee:	2b03      	cmp	r3, #3
 800aaf0:	d107      	bne.n	800ab02 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	681a      	ldr	r2, [r3, #0]
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ab00:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	691a      	ldr	r2, [r3, #16]
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab0c:	b2d2      	uxtb	r2, r2
 800ab0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab14:	1c5a      	adds	r2, r3, #1
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab1e:	3b01      	subs	r3, #1
 800ab20:	b29a      	uxth	r2, r3
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab2a:	b29b      	uxth	r3, r3
 800ab2c:	3b01      	subs	r3, #1
 800ab2e:	b29a      	uxth	r2, r3
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	f47f aeb6 	bne.w	800a8aa <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	2220      	movs	r2, #32
 800ab42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	2200      	movs	r2, #0
 800ab4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	2200      	movs	r2, #0
 800ab52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800ab56:	2300      	movs	r3, #0
 800ab58:	e000      	b.n	800ab5c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800ab5a:	2302      	movs	r3, #2
  }
}
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	3728      	adds	r7, #40	@ 0x28
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}
 800ab64:	00010004 	.word	0x00010004

0800ab68 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b08a      	sub	sp, #40	@ 0x28
 800ab6c:	af02      	add	r7, sp, #8
 800ab6e:	60f8      	str	r0, [r7, #12]
 800ab70:	607a      	str	r2, [r7, #4]
 800ab72:	603b      	str	r3, [r7, #0]
 800ab74:	460b      	mov	r3, r1
 800ab76:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800ab78:	f7fe fc98 	bl	80094ac <HAL_GetTick>
 800ab7c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800ab7e:	2300      	movs	r3, #0
 800ab80:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ab88:	b2db      	uxtb	r3, r3
 800ab8a:	2b20      	cmp	r3, #32
 800ab8c:	f040 8111 	bne.w	800adb2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800ab90:	69fb      	ldr	r3, [r7, #28]
 800ab92:	9300      	str	r3, [sp, #0]
 800ab94:	2319      	movs	r3, #25
 800ab96:	2201      	movs	r2, #1
 800ab98:	4988      	ldr	r1, [pc, #544]	@ (800adbc <HAL_I2C_IsDeviceReady+0x254>)
 800ab9a:	68f8      	ldr	r0, [r7, #12]
 800ab9c:	f001 fee4 	bl	800c968 <I2C_WaitOnFlagUntilTimeout>
 800aba0:	4603      	mov	r3, r0
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d001      	beq.n	800abaa <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800aba6:	2302      	movs	r3, #2
 800aba8:	e104      	b.n	800adb4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800abb0:	2b01      	cmp	r3, #1
 800abb2:	d101      	bne.n	800abb8 <HAL_I2C_IsDeviceReady+0x50>
 800abb4:	2302      	movs	r3, #2
 800abb6:	e0fd      	b.n	800adb4 <HAL_I2C_IsDeviceReady+0x24c>
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	2201      	movs	r2, #1
 800abbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f003 0301 	and.w	r3, r3, #1
 800abca:	2b01      	cmp	r3, #1
 800abcc:	d007      	beq.n	800abde <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	681a      	ldr	r2, [r3, #0]
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f042 0201 	orr.w	r2, r2, #1
 800abdc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	681a      	ldr	r2, [r3, #0]
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800abec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	2224      	movs	r2, #36	@ 0x24
 800abf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	2200      	movs	r2, #0
 800abfa:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	4a70      	ldr	r2, [pc, #448]	@ (800adc0 <HAL_I2C_IsDeviceReady+0x258>)
 800ac00:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	681a      	ldr	r2, [r3, #0]
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ac10:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800ac12:	69fb      	ldr	r3, [r7, #28]
 800ac14:	9300      	str	r3, [sp, #0]
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	2200      	movs	r2, #0
 800ac1a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800ac1e:	68f8      	ldr	r0, [r7, #12]
 800ac20:	f001 fea2 	bl	800c968 <I2C_WaitOnFlagUntilTimeout>
 800ac24:	4603      	mov	r3, r0
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d00d      	beq.n	800ac46 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac38:	d103      	bne.n	800ac42 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ac40:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800ac42:	2303      	movs	r3, #3
 800ac44:	e0b6      	b.n	800adb4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800ac46:	897b      	ldrh	r3, [r7, #10]
 800ac48:	b2db      	uxtb	r3, r3
 800ac4a:	461a      	mov	r2, r3
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800ac54:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800ac56:	f7fe fc29 	bl	80094ac <HAL_GetTick>
 800ac5a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	695b      	ldr	r3, [r3, #20]
 800ac62:	f003 0302 	and.w	r3, r3, #2
 800ac66:	2b02      	cmp	r3, #2
 800ac68:	bf0c      	ite	eq
 800ac6a:	2301      	moveq	r3, #1
 800ac6c:	2300      	movne	r3, #0
 800ac6e:	b2db      	uxtb	r3, r3
 800ac70:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	695b      	ldr	r3, [r3, #20]
 800ac78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ac7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ac80:	bf0c      	ite	eq
 800ac82:	2301      	moveq	r3, #1
 800ac84:	2300      	movne	r3, #0
 800ac86:	b2db      	uxtb	r3, r3
 800ac88:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800ac8a:	e025      	b.n	800acd8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800ac8c:	f7fe fc0e 	bl	80094ac <HAL_GetTick>
 800ac90:	4602      	mov	r2, r0
 800ac92:	69fb      	ldr	r3, [r7, #28]
 800ac94:	1ad3      	subs	r3, r2, r3
 800ac96:	683a      	ldr	r2, [r7, #0]
 800ac98:	429a      	cmp	r2, r3
 800ac9a:	d302      	bcc.n	800aca2 <HAL_I2C_IsDeviceReady+0x13a>
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d103      	bne.n	800acaa <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	22a0      	movs	r2, #160	@ 0xa0
 800aca6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	695b      	ldr	r3, [r3, #20]
 800acb0:	f003 0302 	and.w	r3, r3, #2
 800acb4:	2b02      	cmp	r3, #2
 800acb6:	bf0c      	ite	eq
 800acb8:	2301      	moveq	r3, #1
 800acba:	2300      	movne	r3, #0
 800acbc:	b2db      	uxtb	r3, r3
 800acbe:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	695b      	ldr	r3, [r3, #20]
 800acc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800acca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800acce:	bf0c      	ite	eq
 800acd0:	2301      	moveq	r3, #1
 800acd2:	2300      	movne	r3, #0
 800acd4:	b2db      	uxtb	r3, r3
 800acd6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800acde:	b2db      	uxtb	r3, r3
 800ace0:	2ba0      	cmp	r3, #160	@ 0xa0
 800ace2:	d005      	beq.n	800acf0 <HAL_I2C_IsDeviceReady+0x188>
 800ace4:	7dfb      	ldrb	r3, [r7, #23]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d102      	bne.n	800acf0 <HAL_I2C_IsDeviceReady+0x188>
 800acea:	7dbb      	ldrb	r3, [r7, #22]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d0cd      	beq.n	800ac8c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	2220      	movs	r2, #32
 800acf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	695b      	ldr	r3, [r3, #20]
 800acfe:	f003 0302 	and.w	r3, r3, #2
 800ad02:	2b02      	cmp	r3, #2
 800ad04:	d129      	bne.n	800ad5a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	681a      	ldr	r2, [r3, #0]
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ad14:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ad16:	2300      	movs	r3, #0
 800ad18:	613b      	str	r3, [r7, #16]
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	695b      	ldr	r3, [r3, #20]
 800ad20:	613b      	str	r3, [r7, #16]
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	699b      	ldr	r3, [r3, #24]
 800ad28:	613b      	str	r3, [r7, #16]
 800ad2a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800ad2c:	69fb      	ldr	r3, [r7, #28]
 800ad2e:	9300      	str	r3, [sp, #0]
 800ad30:	2319      	movs	r3, #25
 800ad32:	2201      	movs	r2, #1
 800ad34:	4921      	ldr	r1, [pc, #132]	@ (800adbc <HAL_I2C_IsDeviceReady+0x254>)
 800ad36:	68f8      	ldr	r0, [r7, #12]
 800ad38:	f001 fe16 	bl	800c968 <I2C_WaitOnFlagUntilTimeout>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d001      	beq.n	800ad46 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800ad42:	2301      	movs	r3, #1
 800ad44:	e036      	b.n	800adb4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	2220      	movs	r2, #32
 800ad4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	2200      	movs	r2, #0
 800ad52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800ad56:	2300      	movs	r3, #0
 800ad58:	e02c      	b.n	800adb4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	681a      	ldr	r2, [r3, #0]
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ad68:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800ad72:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800ad74:	69fb      	ldr	r3, [r7, #28]
 800ad76:	9300      	str	r3, [sp, #0]
 800ad78:	2319      	movs	r3, #25
 800ad7a:	2201      	movs	r2, #1
 800ad7c:	490f      	ldr	r1, [pc, #60]	@ (800adbc <HAL_I2C_IsDeviceReady+0x254>)
 800ad7e:	68f8      	ldr	r0, [r7, #12]
 800ad80:	f001 fdf2 	bl	800c968 <I2C_WaitOnFlagUntilTimeout>
 800ad84:	4603      	mov	r3, r0
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d001      	beq.n	800ad8e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800ad8a:	2301      	movs	r3, #1
 800ad8c:	e012      	b.n	800adb4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800ad8e:	69bb      	ldr	r3, [r7, #24]
 800ad90:	3301      	adds	r3, #1
 800ad92:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800ad94:	69ba      	ldr	r2, [r7, #24]
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	429a      	cmp	r2, r3
 800ad9a:	f4ff af32 	bcc.w	800ac02 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	2220      	movs	r2, #32
 800ada2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	2200      	movs	r2, #0
 800adaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800adae:	2301      	movs	r3, #1
 800adb0:	e000      	b.n	800adb4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800adb2:	2302      	movs	r3, #2
  }
}
 800adb4:	4618      	mov	r0, r3
 800adb6:	3720      	adds	r7, #32
 800adb8:	46bd      	mov	sp, r7
 800adba:	bd80      	pop	{r7, pc}
 800adbc:	00100002 	.word	0x00100002
 800adc0:	ffff0000 	.word	0xffff0000

0800adc4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b088      	sub	sp, #32
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800adcc:	2300      	movs	r3, #0
 800adce:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	685b      	ldr	r3, [r3, #4]
 800add6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800addc:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ade4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800adec:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800adee:	7bfb      	ldrb	r3, [r7, #15]
 800adf0:	2b10      	cmp	r3, #16
 800adf2:	d003      	beq.n	800adfc <HAL_I2C_EV_IRQHandler+0x38>
 800adf4:	7bfb      	ldrb	r3, [r7, #15]
 800adf6:	2b40      	cmp	r3, #64	@ 0x40
 800adf8:	f040 80b1 	bne.w	800af5e <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	699b      	ldr	r3, [r3, #24]
 800ae02:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	695b      	ldr	r3, [r3, #20]
 800ae0a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800ae0c:	69fb      	ldr	r3, [r7, #28]
 800ae0e:	f003 0301 	and.w	r3, r3, #1
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d10d      	bne.n	800ae32 <HAL_I2C_EV_IRQHandler+0x6e>
 800ae16:	693b      	ldr	r3, [r7, #16]
 800ae18:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800ae1c:	d003      	beq.n	800ae26 <HAL_I2C_EV_IRQHandler+0x62>
 800ae1e:	693b      	ldr	r3, [r7, #16]
 800ae20:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800ae24:	d101      	bne.n	800ae2a <HAL_I2C_EV_IRQHandler+0x66>
 800ae26:	2301      	movs	r3, #1
 800ae28:	e000      	b.n	800ae2c <HAL_I2C_EV_IRQHandler+0x68>
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	2b01      	cmp	r3, #1
 800ae2e:	f000 8114 	beq.w	800b05a <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800ae32:	69fb      	ldr	r3, [r7, #28]
 800ae34:	f003 0301 	and.w	r3, r3, #1
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d00b      	beq.n	800ae54 <HAL_I2C_EV_IRQHandler+0x90>
 800ae3c:	697b      	ldr	r3, [r7, #20]
 800ae3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d006      	beq.n	800ae54 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800ae46:	6878      	ldr	r0, [r7, #4]
 800ae48:	f001 fff6 	bl	800ce38 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800ae4c:	6878      	ldr	r0, [r7, #4]
 800ae4e:	f000 fd76 	bl	800b93e <I2C_Master_SB>
 800ae52:	e083      	b.n	800af5c <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800ae54:	69fb      	ldr	r3, [r7, #28]
 800ae56:	f003 0308 	and.w	r3, r3, #8
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d008      	beq.n	800ae70 <HAL_I2C_EV_IRQHandler+0xac>
 800ae5e:	697b      	ldr	r3, [r7, #20]
 800ae60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d003      	beq.n	800ae70 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	f000 fdee 	bl	800ba4a <I2C_Master_ADD10>
 800ae6e:	e075      	b.n	800af5c <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800ae70:	69fb      	ldr	r3, [r7, #28]
 800ae72:	f003 0302 	and.w	r3, r3, #2
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d008      	beq.n	800ae8c <HAL_I2C_EV_IRQHandler+0xc8>
 800ae7a:	697b      	ldr	r3, [r7, #20]
 800ae7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d003      	beq.n	800ae8c <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 800ae84:	6878      	ldr	r0, [r7, #4]
 800ae86:	f000 fe0a 	bl	800ba9e <I2C_Master_ADDR>
 800ae8a:	e067      	b.n	800af5c <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800ae8c:	69bb      	ldr	r3, [r7, #24]
 800ae8e:	f003 0304 	and.w	r3, r3, #4
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d036      	beq.n	800af04 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	685b      	ldr	r3, [r3, #4]
 800ae9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aea0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aea4:	f000 80db 	beq.w	800b05e <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800aea8:	69fb      	ldr	r3, [r7, #28]
 800aeaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d00d      	beq.n	800aece <HAL_I2C_EV_IRQHandler+0x10a>
 800aeb2:	697b      	ldr	r3, [r7, #20]
 800aeb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d008      	beq.n	800aece <HAL_I2C_EV_IRQHandler+0x10a>
 800aebc:	69fb      	ldr	r3, [r7, #28]
 800aebe:	f003 0304 	and.w	r3, r3, #4
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d103      	bne.n	800aece <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800aec6:	6878      	ldr	r0, [r7, #4]
 800aec8:	f000 f9d6 	bl	800b278 <I2C_MasterTransmit_TXE>
 800aecc:	e046      	b.n	800af5c <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800aece:	69fb      	ldr	r3, [r7, #28]
 800aed0:	f003 0304 	and.w	r3, r3, #4
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	f000 80c2 	beq.w	800b05e <HAL_I2C_EV_IRQHandler+0x29a>
 800aeda:	697b      	ldr	r3, [r7, #20]
 800aedc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	f000 80bc 	beq.w	800b05e <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800aee6:	7bbb      	ldrb	r3, [r7, #14]
 800aee8:	2b21      	cmp	r3, #33	@ 0x21
 800aeea:	d103      	bne.n	800aef4 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800aeec:	6878      	ldr	r0, [r7, #4]
 800aeee:	f000 fa5f 	bl	800b3b0 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800aef2:	e0b4      	b.n	800b05e <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800aef4:	7bfb      	ldrb	r3, [r7, #15]
 800aef6:	2b40      	cmp	r3, #64	@ 0x40
 800aef8:	f040 80b1 	bne.w	800b05e <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800aefc:	6878      	ldr	r0, [r7, #4]
 800aefe:	f000 facd 	bl	800b49c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800af02:	e0ac      	b.n	800b05e <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	685b      	ldr	r3, [r3, #4]
 800af0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800af0e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af12:	f000 80a4 	beq.w	800b05e <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800af16:	69fb      	ldr	r3, [r7, #28]
 800af18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d00d      	beq.n	800af3c <HAL_I2C_EV_IRQHandler+0x178>
 800af20:	697b      	ldr	r3, [r7, #20]
 800af22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800af26:	2b00      	cmp	r3, #0
 800af28:	d008      	beq.n	800af3c <HAL_I2C_EV_IRQHandler+0x178>
 800af2a:	69fb      	ldr	r3, [r7, #28]
 800af2c:	f003 0304 	and.w	r3, r3, #4
 800af30:	2b00      	cmp	r3, #0
 800af32:	d103      	bne.n	800af3c <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800af34:	6878      	ldr	r0, [r7, #4]
 800af36:	f000 fb49 	bl	800b5cc <I2C_MasterReceive_RXNE>
 800af3a:	e00f      	b.n	800af5c <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800af3c:	69fb      	ldr	r3, [r7, #28]
 800af3e:	f003 0304 	and.w	r3, r3, #4
 800af42:	2b00      	cmp	r3, #0
 800af44:	f000 808b 	beq.w	800b05e <HAL_I2C_EV_IRQHandler+0x29a>
 800af48:	697b      	ldr	r3, [r7, #20]
 800af4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800af4e:	2b00      	cmp	r3, #0
 800af50:	f000 8085 	beq.w	800b05e <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 800af54:	6878      	ldr	r0, [r7, #4]
 800af56:	f000 fc01 	bl	800b75c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800af5a:	e080      	b.n	800b05e <HAL_I2C_EV_IRQHandler+0x29a>
 800af5c:	e07f      	b.n	800b05e <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af62:	2b00      	cmp	r3, #0
 800af64:	d004      	beq.n	800af70 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	695b      	ldr	r3, [r3, #20]
 800af6c:	61fb      	str	r3, [r7, #28]
 800af6e:	e007      	b.n	800af80 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	699b      	ldr	r3, [r3, #24]
 800af76:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	695b      	ldr	r3, [r3, #20]
 800af7e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800af80:	69fb      	ldr	r3, [r7, #28]
 800af82:	f003 0302 	and.w	r3, r3, #2
 800af86:	2b00      	cmp	r3, #0
 800af88:	d011      	beq.n	800afae <HAL_I2C_EV_IRQHandler+0x1ea>
 800af8a:	697b      	ldr	r3, [r7, #20]
 800af8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800af90:	2b00      	cmp	r3, #0
 800af92:	d00c      	beq.n	800afae <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d003      	beq.n	800afa4 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	699b      	ldr	r3, [r3, #24]
 800afa2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800afa4:	69b9      	ldr	r1, [r7, #24]
 800afa6:	6878      	ldr	r0, [r7, #4]
 800afa8:	f000 ffc8 	bl	800bf3c <I2C_Slave_ADDR>
 800afac:	e05a      	b.n	800b064 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800afae:	69fb      	ldr	r3, [r7, #28]
 800afb0:	f003 0310 	and.w	r3, r3, #16
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d008      	beq.n	800afca <HAL_I2C_EV_IRQHandler+0x206>
 800afb8:	697b      	ldr	r3, [r7, #20]
 800afba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d003      	beq.n	800afca <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 800afc2:	6878      	ldr	r0, [r7, #4]
 800afc4:	f001 f802 	bl	800bfcc <I2C_Slave_STOPF>
 800afc8:	e04c      	b.n	800b064 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800afca:	7bbb      	ldrb	r3, [r7, #14]
 800afcc:	2b21      	cmp	r3, #33	@ 0x21
 800afce:	d002      	beq.n	800afd6 <HAL_I2C_EV_IRQHandler+0x212>
 800afd0:	7bbb      	ldrb	r3, [r7, #14]
 800afd2:	2b29      	cmp	r3, #41	@ 0x29
 800afd4:	d120      	bne.n	800b018 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800afd6:	69fb      	ldr	r3, [r7, #28]
 800afd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d00d      	beq.n	800affc <HAL_I2C_EV_IRQHandler+0x238>
 800afe0:	697b      	ldr	r3, [r7, #20]
 800afe2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d008      	beq.n	800affc <HAL_I2C_EV_IRQHandler+0x238>
 800afea:	69fb      	ldr	r3, [r7, #28]
 800afec:	f003 0304 	and.w	r3, r3, #4
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d103      	bne.n	800affc <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800aff4:	6878      	ldr	r0, [r7, #4]
 800aff6:	f000 fee3 	bl	800bdc0 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800affa:	e032      	b.n	800b062 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800affc:	69fb      	ldr	r3, [r7, #28]
 800affe:	f003 0304 	and.w	r3, r3, #4
 800b002:	2b00      	cmp	r3, #0
 800b004:	d02d      	beq.n	800b062 <HAL_I2C_EV_IRQHandler+0x29e>
 800b006:	697b      	ldr	r3, [r7, #20]
 800b008:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d028      	beq.n	800b062 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800b010:	6878      	ldr	r0, [r7, #4]
 800b012:	f000 ff12 	bl	800be3a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800b016:	e024      	b.n	800b062 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800b018:	69fb      	ldr	r3, [r7, #28]
 800b01a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d00d      	beq.n	800b03e <HAL_I2C_EV_IRQHandler+0x27a>
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d008      	beq.n	800b03e <HAL_I2C_EV_IRQHandler+0x27a>
 800b02c:	69fb      	ldr	r3, [r7, #28]
 800b02e:	f003 0304 	and.w	r3, r3, #4
 800b032:	2b00      	cmp	r3, #0
 800b034:	d103      	bne.n	800b03e <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	f000 ff20 	bl	800be7c <I2C_SlaveReceive_RXNE>
 800b03c:	e012      	b.n	800b064 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800b03e:	69fb      	ldr	r3, [r7, #28]
 800b040:	f003 0304 	and.w	r3, r3, #4
 800b044:	2b00      	cmp	r3, #0
 800b046:	d00d      	beq.n	800b064 <HAL_I2C_EV_IRQHandler+0x2a0>
 800b048:	697b      	ldr	r3, [r7, #20]
 800b04a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d008      	beq.n	800b064 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f000 ff50 	bl	800bef8 <I2C_SlaveReceive_BTF>
 800b058:	e004      	b.n	800b064 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 800b05a:	bf00      	nop
 800b05c:	e002      	b.n	800b064 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800b05e:	bf00      	nop
 800b060:	e000      	b.n	800b064 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800b062:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800b064:	3720      	adds	r7, #32
 800b066:	46bd      	mov	sp, r7
 800b068:	bd80      	pop	{r7, pc}

0800b06a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800b06a:	b580      	push	{r7, lr}
 800b06c:	b08a      	sub	sp, #40	@ 0x28
 800b06e:	af00      	add	r7, sp, #0
 800b070:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	695b      	ldr	r3, [r3, #20]
 800b078:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	685b      	ldr	r3, [r3, #4]
 800b080:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800b082:	2300      	movs	r3, #0
 800b084:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b08c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800b08e:	6a3b      	ldr	r3, [r7, #32]
 800b090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b094:	2b00      	cmp	r3, #0
 800b096:	d00d      	beq.n	800b0b4 <HAL_I2C_ER_IRQHandler+0x4a>
 800b098:	69fb      	ldr	r3, [r7, #28]
 800b09a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d008      	beq.n	800b0b4 <HAL_I2C_ER_IRQHandler+0x4a>
  {
    error |= HAL_I2C_ERROR_BERR;
 800b0a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0a4:	f043 0301 	orr.w	r3, r3, #1
 800b0a8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b0b2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800b0b4:	6a3b      	ldr	r3, [r7, #32]
 800b0b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d00d      	beq.n	800b0da <HAL_I2C_ER_IRQHandler+0x70>
 800b0be:	69fb      	ldr	r3, [r7, #28]
 800b0c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d008      	beq.n	800b0da <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800b0c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ca:	f043 0302 	orr.w	r3, r3, #2
 800b0ce:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 800b0d8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800b0da:	6a3b      	ldr	r3, [r7, #32]
 800b0dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d03e      	beq.n	800b162 <HAL_I2C_ER_IRQHandler+0xf8>
 800b0e4:	69fb      	ldr	r3, [r7, #28]
 800b0e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d039      	beq.n	800b162 <HAL_I2C_ER_IRQHandler+0xf8>
  {
    tmp1 = CurrentMode;
 800b0ee:	7efb      	ldrb	r3, [r7, #27]
 800b0f0:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0f6:	b29b      	uxth	r3, r3
 800b0f8:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b100:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b106:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800b108:	7ebb      	ldrb	r3, [r7, #26]
 800b10a:	2b20      	cmp	r3, #32
 800b10c:	d112      	bne.n	800b134 <HAL_I2C_ER_IRQHandler+0xca>
 800b10e:	697b      	ldr	r3, [r7, #20]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d10f      	bne.n	800b134 <HAL_I2C_ER_IRQHandler+0xca>
 800b114:	7cfb      	ldrb	r3, [r7, #19]
 800b116:	2b21      	cmp	r3, #33	@ 0x21
 800b118:	d008      	beq.n	800b12c <HAL_I2C_ER_IRQHandler+0xc2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800b11a:	7cfb      	ldrb	r3, [r7, #19]
 800b11c:	2b29      	cmp	r3, #41	@ 0x29
 800b11e:	d005      	beq.n	800b12c <HAL_I2C_ER_IRQHandler+0xc2>
 800b120:	7cfb      	ldrb	r3, [r7, #19]
 800b122:	2b28      	cmp	r3, #40	@ 0x28
 800b124:	d106      	bne.n	800b134 <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	2b21      	cmp	r3, #33	@ 0x21
 800b12a:	d103      	bne.n	800b134 <HAL_I2C_ER_IRQHandler+0xca>
    {
      I2C_Slave_AF(hi2c);
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f001 f87d 	bl	800c22c <I2C_Slave_AF>
 800b132:	e016      	b.n	800b162 <HAL_I2C_ER_IRQHandler+0xf8>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800b13c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800b13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b140:	f043 0304 	orr.w	r3, r3, #4
 800b144:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800b146:	7efb      	ldrb	r3, [r7, #27]
 800b148:	2b10      	cmp	r3, #16
 800b14a:	d002      	beq.n	800b152 <HAL_I2C_ER_IRQHandler+0xe8>
 800b14c:	7efb      	ldrb	r3, [r7, #27]
 800b14e:	2b40      	cmp	r3, #64	@ 0x40
 800b150:	d107      	bne.n	800b162 <HAL_I2C_ER_IRQHandler+0xf8>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	681a      	ldr	r2, [r3, #0]
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b160:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800b162:	6a3b      	ldr	r3, [r7, #32]
 800b164:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d00d      	beq.n	800b188 <HAL_I2C_ER_IRQHandler+0x11e>
 800b16c:	69fb      	ldr	r3, [r7, #28]
 800b16e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b172:	2b00      	cmp	r3, #0
 800b174:	d008      	beq.n	800b188 <HAL_I2C_ER_IRQHandler+0x11e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800b176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b178:	f043 0308 	orr.w	r3, r3, #8
 800b17c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800b186:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800b188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d008      	beq.n	800b1a0 <HAL_I2C_ER_IRQHandler+0x136>
  {
    hi2c->ErrorCode |= error;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b194:	431a      	orrs	r2, r3
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800b19a:	6878      	ldr	r0, [r7, #4]
 800b19c:	f001 f8ba 	bl	800c314 <I2C_ITError>
  }
}
 800b1a0:	bf00      	nop
 800b1a2:	3728      	adds	r7, #40	@ 0x28
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	bd80      	pop	{r7, pc}

0800b1a8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b1a8:	b480      	push	{r7}
 800b1aa:	b083      	sub	sp, #12
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800b1b0:	bf00      	nop
 800b1b2:	370c      	adds	r7, #12
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ba:	4770      	bx	lr

0800b1bc <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b1bc:	b480      	push	{r7}
 800b1be:	b083      	sub	sp, #12
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800b1c4:	bf00      	nop
 800b1c6:	370c      	adds	r7, #12
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ce:	4770      	bx	lr

0800b1d0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b1d0:	b480      	push	{r7}
 800b1d2:	b083      	sub	sp, #12
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800b1d8:	bf00      	nop
 800b1da:	370c      	adds	r7, #12
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e2:	4770      	bx	lr

0800b1e4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	b083      	sub	sp, #12
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800b1ec:	bf00      	nop
 800b1ee:	370c      	adds	r7, #12
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f6:	4770      	bx	lr

0800b1f8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800b1f8:	b480      	push	{r7}
 800b1fa:	b083      	sub	sp, #12
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
 800b200:	460b      	mov	r3, r1
 800b202:	70fb      	strb	r3, [r7, #3]
 800b204:	4613      	mov	r3, r2
 800b206:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800b208:	bf00      	nop
 800b20a:	370c      	adds	r7, #12
 800b20c:	46bd      	mov	sp, r7
 800b20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b212:	4770      	bx	lr

0800b214 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b214:	b480      	push	{r7}
 800b216:	b083      	sub	sp, #12
 800b218:	af00      	add	r7, sp, #0
 800b21a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800b21c:	bf00      	nop
 800b21e:	370c      	adds	r7, #12
 800b220:	46bd      	mov	sp, r7
 800b222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b226:	4770      	bx	lr

0800b228 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b228:	b480      	push	{r7}
 800b22a:	b083      	sub	sp, #12
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800b230:	bf00      	nop
 800b232:	370c      	adds	r7, #12
 800b234:	46bd      	mov	sp, r7
 800b236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23a:	4770      	bx	lr

0800b23c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b23c:	b480      	push	{r7}
 800b23e:	b083      	sub	sp, #12
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800b244:	bf00      	nop
 800b246:	370c      	adds	r7, #12
 800b248:	46bd      	mov	sp, r7
 800b24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24e:	4770      	bx	lr

0800b250 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800b250:	b480      	push	{r7}
 800b252:	b083      	sub	sp, #12
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800b258:	bf00      	nop
 800b25a:	370c      	adds	r7, #12
 800b25c:	46bd      	mov	sp, r7
 800b25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b262:	4770      	bx	lr

0800b264 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b264:	b480      	push	{r7}
 800b266:	b083      	sub	sp, #12
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800b26c:	bf00      	nop
 800b26e:	370c      	adds	r7, #12
 800b270:	46bd      	mov	sp, r7
 800b272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b276:	4770      	bx	lr

0800b278 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800b278:	b580      	push	{r7, lr}
 800b27a:	b084      	sub	sp, #16
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b286:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b28e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b294:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d150      	bne.n	800b340 <I2C_MasterTransmit_TXE+0xc8>
 800b29e:	7bfb      	ldrb	r3, [r7, #15]
 800b2a0:	2b21      	cmp	r3, #33	@ 0x21
 800b2a2:	d14d      	bne.n	800b340 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800b2a4:	68bb      	ldr	r3, [r7, #8]
 800b2a6:	2b08      	cmp	r3, #8
 800b2a8:	d01d      	beq.n	800b2e6 <I2C_MasterTransmit_TXE+0x6e>
 800b2aa:	68bb      	ldr	r3, [r7, #8]
 800b2ac:	2b20      	cmp	r3, #32
 800b2ae:	d01a      	beq.n	800b2e6 <I2C_MasterTransmit_TXE+0x6e>
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b2b6:	d016      	beq.n	800b2e6 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	685a      	ldr	r2, [r3, #4]
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b2c6:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	2211      	movs	r2, #17
 800b2cc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	2220      	movs	r2, #32
 800b2da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800b2de:	6878      	ldr	r0, [r7, #4]
 800b2e0:	f7ff ff62 	bl	800b1a8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800b2e4:	e060      	b.n	800b3a8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	685a      	ldr	r2, [r3, #4]
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b2f4:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	681a      	ldr	r2, [r3, #0]
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b304:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	2200      	movs	r2, #0
 800b30a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2220      	movs	r2, #32
 800b310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b31a:	b2db      	uxtb	r3, r3
 800b31c:	2b40      	cmp	r3, #64	@ 0x40
 800b31e:	d107      	bne.n	800b330 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2200      	movs	r2, #0
 800b324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800b328:	6878      	ldr	r0, [r7, #4]
 800b32a:	f7ff ff7d 	bl	800b228 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800b32e:	e03b      	b.n	800b3a8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	2200      	movs	r2, #0
 800b334:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800b338:	6878      	ldr	r0, [r7, #4]
 800b33a:	f7ff ff35 	bl	800b1a8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800b33e:	e033      	b.n	800b3a8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800b340:	7bfb      	ldrb	r3, [r7, #15]
 800b342:	2b21      	cmp	r3, #33	@ 0x21
 800b344:	d005      	beq.n	800b352 <I2C_MasterTransmit_TXE+0xda>
 800b346:	7bbb      	ldrb	r3, [r7, #14]
 800b348:	2b40      	cmp	r3, #64	@ 0x40
 800b34a:	d12d      	bne.n	800b3a8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800b34c:	7bfb      	ldrb	r3, [r7, #15]
 800b34e:	2b22      	cmp	r3, #34	@ 0x22
 800b350:	d12a      	bne.n	800b3a8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b356:	b29b      	uxth	r3, r3
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d108      	bne.n	800b36e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	685a      	ldr	r2, [r3, #4]
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b36a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800b36c:	e01c      	b.n	800b3a8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b374:	b2db      	uxtb	r3, r3
 800b376:	2b40      	cmp	r3, #64	@ 0x40
 800b378:	d103      	bne.n	800b382 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800b37a:	6878      	ldr	r0, [r7, #4]
 800b37c:	f000 f88e 	bl	800b49c <I2C_MemoryTransmit_TXE_BTF>
}
 800b380:	e012      	b.n	800b3a8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b386:	781a      	ldrb	r2, [r3, #0]
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b392:	1c5a      	adds	r2, r3, #1
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b39c:	b29b      	uxth	r3, r3
 800b39e:	3b01      	subs	r3, #1
 800b3a0:	b29a      	uxth	r2, r3
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800b3a6:	e7ff      	b.n	800b3a8 <I2C_MasterTransmit_TXE+0x130>
 800b3a8:	bf00      	nop
 800b3aa:	3710      	adds	r7, #16
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	bd80      	pop	{r7, pc}

0800b3b0 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b084      	sub	sp, #16
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3bc:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b3c4:	b2db      	uxtb	r3, r3
 800b3c6:	2b21      	cmp	r3, #33	@ 0x21
 800b3c8:	d164      	bne.n	800b494 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3ce:	b29b      	uxth	r3, r3
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d012      	beq.n	800b3fa <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3d8:	781a      	ldrb	r2, [r3, #0]
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3e4:	1c5a      	adds	r2, r3, #1
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3ee:	b29b      	uxth	r3, r3
 800b3f0:	3b01      	subs	r3, #1
 800b3f2:	b29a      	uxth	r2, r3
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800b3f8:	e04c      	b.n	800b494 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	2b08      	cmp	r3, #8
 800b3fe:	d01d      	beq.n	800b43c <I2C_MasterTransmit_BTF+0x8c>
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	2b20      	cmp	r3, #32
 800b404:	d01a      	beq.n	800b43c <I2C_MasterTransmit_BTF+0x8c>
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b40c:	d016      	beq.n	800b43c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	685a      	ldr	r2, [r3, #4]
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b41c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	2211      	movs	r2, #17
 800b422:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	2200      	movs	r2, #0
 800b428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2220      	movs	r2, #32
 800b430:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800b434:	6878      	ldr	r0, [r7, #4]
 800b436:	f7ff feb7 	bl	800b1a8 <HAL_I2C_MasterTxCpltCallback>
}
 800b43a:	e02b      	b.n	800b494 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	685a      	ldr	r2, [r3, #4]
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b44a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	681a      	ldr	r2, [r3, #0]
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b45a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2200      	movs	r2, #0
 800b460:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	2220      	movs	r2, #32
 800b466:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b470:	b2db      	uxtb	r3, r3
 800b472:	2b40      	cmp	r3, #64	@ 0x40
 800b474:	d107      	bne.n	800b486 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	2200      	movs	r2, #0
 800b47a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	f7ff fed2 	bl	800b228 <HAL_I2C_MemTxCpltCallback>
}
 800b484:	e006      	b.n	800b494 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	2200      	movs	r2, #0
 800b48a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800b48e:	6878      	ldr	r0, [r7, #4]
 800b490:	f7ff fe8a 	bl	800b1a8 <HAL_I2C_MasterTxCpltCallback>
}
 800b494:	bf00      	nop
 800b496:	3710      	adds	r7, #16
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}

0800b49c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b084      	sub	sp, #16
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b4aa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d11d      	bne.n	800b4f0 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b4b8:	2b01      	cmp	r3, #1
 800b4ba:	d10b      	bne.n	800b4d4 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b4c0:	b2da      	uxtb	r2, r3
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4cc:	1c9a      	adds	r2, r3, #2
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800b4d2:	e077      	b.n	800b5c4 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b4d8:	b29b      	uxth	r3, r3
 800b4da:	121b      	asrs	r3, r3, #8
 800b4dc:	b2da      	uxtb	r2, r3
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4e8:	1c5a      	adds	r2, r3, #1
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800b4ee:	e069      	b.n	800b5c4 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4f4:	2b01      	cmp	r3, #1
 800b4f6:	d10b      	bne.n	800b510 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b4fc:	b2da      	uxtb	r2, r3
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b508:	1c5a      	adds	r2, r3, #1
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800b50e:	e059      	b.n	800b5c4 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b514:	2b02      	cmp	r3, #2
 800b516:	d152      	bne.n	800b5be <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800b518:	7bfb      	ldrb	r3, [r7, #15]
 800b51a:	2b22      	cmp	r3, #34	@ 0x22
 800b51c:	d10d      	bne.n	800b53a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	681a      	ldr	r2, [r3, #0]
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b52c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b532:	1c5a      	adds	r2, r3, #1
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800b538:	e044      	b.n	800b5c4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b53e:	b29b      	uxth	r3, r3
 800b540:	2b00      	cmp	r3, #0
 800b542:	d015      	beq.n	800b570 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800b544:	7bfb      	ldrb	r3, [r7, #15]
 800b546:	2b21      	cmp	r3, #33	@ 0x21
 800b548:	d112      	bne.n	800b570 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b54e:	781a      	ldrb	r2, [r3, #0]
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b55a:	1c5a      	adds	r2, r3, #1
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b564:	b29b      	uxth	r3, r3
 800b566:	3b01      	subs	r3, #1
 800b568:	b29a      	uxth	r2, r3
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800b56e:	e029      	b.n	800b5c4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b574:	b29b      	uxth	r3, r3
 800b576:	2b00      	cmp	r3, #0
 800b578:	d124      	bne.n	800b5c4 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800b57a:	7bfb      	ldrb	r3, [r7, #15]
 800b57c:	2b21      	cmp	r3, #33	@ 0x21
 800b57e:	d121      	bne.n	800b5c4 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	685a      	ldr	r2, [r3, #4]
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b58e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	681a      	ldr	r2, [r3, #0]
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b59e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	2220      	movs	r2, #32
 800b5aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800b5b6:	6878      	ldr	r0, [r7, #4]
 800b5b8:	f7ff fe36 	bl	800b228 <HAL_I2C_MemTxCpltCallback>
}
 800b5bc:	e002      	b.n	800b5c4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800b5be:	6878      	ldr	r0, [r7, #4]
 800b5c0:	f7fe ff8c 	bl	800a4dc <I2C_Flush_DR>
}
 800b5c4:	bf00      	nop
 800b5c6:	3710      	adds	r7, #16
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	bd80      	pop	{r7, pc}

0800b5cc <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b084      	sub	sp, #16
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b5da:	b2db      	uxtb	r3, r3
 800b5dc:	2b22      	cmp	r3, #34	@ 0x22
 800b5de:	f040 80b9 	bne.w	800b754 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5e6:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b5ec:	b29b      	uxth	r3, r3
 800b5ee:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800b5f0:	68bb      	ldr	r3, [r7, #8]
 800b5f2:	2b03      	cmp	r3, #3
 800b5f4:	d921      	bls.n	800b63a <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	691a      	ldr	r2, [r3, #16]
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b600:	b2d2      	uxtb	r2, r2
 800b602:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b608:	1c5a      	adds	r2, r3, #1
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b612:	b29b      	uxth	r3, r3
 800b614:	3b01      	subs	r3, #1
 800b616:	b29a      	uxth	r2, r3
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b620:	b29b      	uxth	r3, r3
 800b622:	2b03      	cmp	r3, #3
 800b624:	f040 8096 	bne.w	800b754 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	685a      	ldr	r2, [r3, #4]
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b636:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800b638:	e08c      	b.n	800b754 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b63e:	2b02      	cmp	r3, #2
 800b640:	d07f      	beq.n	800b742 <I2C_MasterReceive_RXNE+0x176>
 800b642:	68bb      	ldr	r3, [r7, #8]
 800b644:	2b01      	cmp	r3, #1
 800b646:	d002      	beq.n	800b64e <I2C_MasterReceive_RXNE+0x82>
 800b648:	68bb      	ldr	r3, [r7, #8]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d179      	bne.n	800b742 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800b64e:	6878      	ldr	r0, [r7, #4]
 800b650:	f001 fb34 	bl	800ccbc <I2C_WaitOnSTOPRequestThroughIT>
 800b654:	4603      	mov	r3, r0
 800b656:	2b00      	cmp	r3, #0
 800b658:	d14c      	bne.n	800b6f4 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	681a      	ldr	r2, [r3, #0]
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b668:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	685a      	ldr	r2, [r3, #4]
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b678:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	691a      	ldr	r2, [r3, #16]
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b684:	b2d2      	uxtb	r2, r2
 800b686:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b68c:	1c5a      	adds	r2, r3, #1
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b696:	b29b      	uxth	r3, r3
 800b698:	3b01      	subs	r3, #1
 800b69a:	b29a      	uxth	r2, r3
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	2220      	movs	r2, #32
 800b6a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b6ae:	b2db      	uxtb	r3, r3
 800b6b0:	2b40      	cmp	r3, #64	@ 0x40
 800b6b2:	d10a      	bne.n	800b6ca <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	2200      	movs	r2, #0
 800b6c0:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800b6c2:	6878      	ldr	r0, [r7, #4]
 800b6c4:	f7ff fdba 	bl	800b23c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800b6c8:	e044      	b.n	800b754 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	2b08      	cmp	r3, #8
 800b6d6:	d002      	beq.n	800b6de <I2C_MasterReceive_RXNE+0x112>
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	2b20      	cmp	r3, #32
 800b6dc:	d103      	bne.n	800b6e6 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	631a      	str	r2, [r3, #48]	@ 0x30
 800b6e4:	e002      	b.n	800b6ec <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	2212      	movs	r2, #18
 800b6ea:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800b6ec:	6878      	ldr	r0, [r7, #4]
 800b6ee:	f7ff fd65 	bl	800b1bc <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800b6f2:	e02f      	b.n	800b754 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	685a      	ldr	r2, [r3, #4]
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b702:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	691a      	ldr	r2, [r3, #16]
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b70e:	b2d2      	uxtb	r2, r2
 800b710:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b716:	1c5a      	adds	r2, r3, #1
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b720:	b29b      	uxth	r3, r3
 800b722:	3b01      	subs	r3, #1
 800b724:	b29a      	uxth	r2, r3
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2220      	movs	r2, #32
 800b72e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2200      	movs	r2, #0
 800b736:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800b73a:	6878      	ldr	r0, [r7, #4]
 800b73c:	f7ff fd88 	bl	800b250 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800b740:	e008      	b.n	800b754 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	685a      	ldr	r2, [r3, #4]
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b750:	605a      	str	r2, [r3, #4]
}
 800b752:	e7ff      	b.n	800b754 <I2C_MasterReceive_RXNE+0x188>
 800b754:	bf00      	nop
 800b756:	3710      	adds	r7, #16
 800b758:	46bd      	mov	sp, r7
 800b75a:	bd80      	pop	{r7, pc}

0800b75c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b084      	sub	sp, #16
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b768:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b76e:	b29b      	uxth	r3, r3
 800b770:	2b04      	cmp	r3, #4
 800b772:	d11b      	bne.n	800b7ac <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	685a      	ldr	r2, [r3, #4]
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b782:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	691a      	ldr	r2, [r3, #16]
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b78e:	b2d2      	uxtb	r2, r2
 800b790:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b796:	1c5a      	adds	r2, r3, #1
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b7a0:	b29b      	uxth	r3, r3
 800b7a2:	3b01      	subs	r3, #1
 800b7a4:	b29a      	uxth	r2, r3
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800b7aa:	e0c4      	b.n	800b936 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b7b0:	b29b      	uxth	r3, r3
 800b7b2:	2b03      	cmp	r3, #3
 800b7b4:	d129      	bne.n	800b80a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	685a      	ldr	r2, [r3, #4]
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b7c4:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	2b04      	cmp	r3, #4
 800b7ca:	d00a      	beq.n	800b7e2 <I2C_MasterReceive_BTF+0x86>
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	2b02      	cmp	r3, #2
 800b7d0:	d007      	beq.n	800b7e2 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	681a      	ldr	r2, [r3, #0]
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b7e0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	691a      	ldr	r2, [r3, #16]
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7ec:	b2d2      	uxtb	r2, r2
 800b7ee:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7f4:	1c5a      	adds	r2, r3, #1
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b7fe:	b29b      	uxth	r3, r3
 800b800:	3b01      	subs	r3, #1
 800b802:	b29a      	uxth	r2, r3
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800b808:	e095      	b.n	800b936 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b80e:	b29b      	uxth	r3, r3
 800b810:	2b02      	cmp	r3, #2
 800b812:	d17d      	bne.n	800b910 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	2b01      	cmp	r3, #1
 800b818:	d002      	beq.n	800b820 <I2C_MasterReceive_BTF+0xc4>
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	2b10      	cmp	r3, #16
 800b81e:	d108      	bne.n	800b832 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	681a      	ldr	r2, [r3, #0]
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b82e:	601a      	str	r2, [r3, #0]
 800b830:	e016      	b.n	800b860 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	2b04      	cmp	r3, #4
 800b836:	d002      	beq.n	800b83e <I2C_MasterReceive_BTF+0xe2>
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	2b02      	cmp	r3, #2
 800b83c:	d108      	bne.n	800b850 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	681a      	ldr	r2, [r3, #0]
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b84c:	601a      	str	r2, [r3, #0]
 800b84e:	e007      	b.n	800b860 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	681a      	ldr	r2, [r3, #0]
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b85e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	691a      	ldr	r2, [r3, #16]
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b86a:	b2d2      	uxtb	r2, r2
 800b86c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b872:	1c5a      	adds	r2, r3, #1
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b87c:	b29b      	uxth	r3, r3
 800b87e:	3b01      	subs	r3, #1
 800b880:	b29a      	uxth	r2, r3
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	691a      	ldr	r2, [r3, #16]
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b890:	b2d2      	uxtb	r2, r2
 800b892:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b898:	1c5a      	adds	r2, r3, #1
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8a2:	b29b      	uxth	r3, r3
 800b8a4:	3b01      	subs	r3, #1
 800b8a6:	b29a      	uxth	r2, r3
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	685a      	ldr	r2, [r3, #4]
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800b8ba:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2220      	movs	r2, #32
 800b8c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b8ca:	b2db      	uxtb	r3, r3
 800b8cc:	2b40      	cmp	r3, #64	@ 0x40
 800b8ce:	d10a      	bne.n	800b8e6 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2200      	movs	r2, #0
 800b8dc:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800b8de:	6878      	ldr	r0, [r7, #4]
 800b8e0:	f7ff fcac 	bl	800b23c <HAL_I2C_MemRxCpltCallback>
}
 800b8e4:	e027      	b.n	800b936 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	2b08      	cmp	r3, #8
 800b8f2:	d002      	beq.n	800b8fa <I2C_MasterReceive_BTF+0x19e>
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	2b20      	cmp	r3, #32
 800b8f8:	d103      	bne.n	800b902 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	631a      	str	r2, [r3, #48]	@ 0x30
 800b900:	e002      	b.n	800b908 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	2212      	movs	r2, #18
 800b906:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800b908:	6878      	ldr	r0, [r7, #4]
 800b90a:	f7ff fc57 	bl	800b1bc <HAL_I2C_MasterRxCpltCallback>
}
 800b90e:	e012      	b.n	800b936 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	691a      	ldr	r2, [r3, #16]
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b91a:	b2d2      	uxtb	r2, r2
 800b91c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b922:	1c5a      	adds	r2, r3, #1
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b92c:	b29b      	uxth	r3, r3
 800b92e:	3b01      	subs	r3, #1
 800b930:	b29a      	uxth	r2, r3
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800b936:	bf00      	nop
 800b938:	3710      	adds	r7, #16
 800b93a:	46bd      	mov	sp, r7
 800b93c:	bd80      	pop	{r7, pc}

0800b93e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800b93e:	b480      	push	{r7}
 800b940:	b083      	sub	sp, #12
 800b942:	af00      	add	r7, sp, #0
 800b944:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b94c:	b2db      	uxtb	r3, r3
 800b94e:	2b40      	cmp	r3, #64	@ 0x40
 800b950:	d117      	bne.n	800b982 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b956:	2b00      	cmp	r3, #0
 800b958:	d109      	bne.n	800b96e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b95e:	b2db      	uxtb	r3, r3
 800b960:	461a      	mov	r2, r3
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800b96a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800b96c:	e067      	b.n	800ba3e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b972:	b2db      	uxtb	r3, r3
 800b974:	f043 0301 	orr.w	r3, r3, #1
 800b978:	b2da      	uxtb	r2, r3
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	611a      	str	r2, [r3, #16]
}
 800b980:	e05d      	b.n	800ba3e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	691b      	ldr	r3, [r3, #16]
 800b986:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b98a:	d133      	bne.n	800b9f4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b992:	b2db      	uxtb	r3, r3
 800b994:	2b21      	cmp	r3, #33	@ 0x21
 800b996:	d109      	bne.n	800b9ac <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b99c:	b2db      	uxtb	r3, r3
 800b99e:	461a      	mov	r2, r3
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800b9a8:	611a      	str	r2, [r3, #16]
 800b9aa:	e008      	b.n	800b9be <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b9b0:	b2db      	uxtb	r3, r3
 800b9b2:	f043 0301 	orr.w	r3, r3, #1
 800b9b6:	b2da      	uxtb	r2, r3
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d004      	beq.n	800b9d0 <I2C_Master_SB+0x92>
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b9ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d108      	bne.n	800b9e2 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d032      	beq.n	800ba3e <I2C_Master_SB+0x100>
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d02d      	beq.n	800ba3e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	685a      	ldr	r2, [r3, #4]
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b9f0:	605a      	str	r2, [r3, #4]
}
 800b9f2:	e024      	b.n	800ba3e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d10e      	bne.n	800ba1a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba00:	b29b      	uxth	r3, r3
 800ba02:	11db      	asrs	r3, r3, #7
 800ba04:	b2db      	uxtb	r3, r3
 800ba06:	f003 0306 	and.w	r3, r3, #6
 800ba0a:	b2db      	uxtb	r3, r3
 800ba0c:	f063 030f 	orn	r3, r3, #15
 800ba10:	b2da      	uxtb	r2, r3
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	611a      	str	r2, [r3, #16]
}
 800ba18:	e011      	b.n	800ba3e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba1e:	2b01      	cmp	r3, #1
 800ba20:	d10d      	bne.n	800ba3e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba26:	b29b      	uxth	r3, r3
 800ba28:	11db      	asrs	r3, r3, #7
 800ba2a:	b2db      	uxtb	r3, r3
 800ba2c:	f003 0306 	and.w	r3, r3, #6
 800ba30:	b2db      	uxtb	r3, r3
 800ba32:	f063 030e 	orn	r3, r3, #14
 800ba36:	b2da      	uxtb	r2, r3
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	611a      	str	r2, [r3, #16]
}
 800ba3e:	bf00      	nop
 800ba40:	370c      	adds	r7, #12
 800ba42:	46bd      	mov	sp, r7
 800ba44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba48:	4770      	bx	lr

0800ba4a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800ba4a:	b480      	push	{r7}
 800ba4c:	b083      	sub	sp, #12
 800ba4e:	af00      	add	r7, sp, #0
 800ba50:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba56:	b2da      	uxtb	r2, r3
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d004      	beq.n	800ba70 <I2C_Master_ADD10+0x26>
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d108      	bne.n	800ba82 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d00c      	beq.n	800ba92 <I2C_Master_ADD10+0x48>
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d007      	beq.n	800ba92 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	685a      	ldr	r2, [r3, #4]
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ba90:	605a      	str	r2, [r3, #4]
  }
}
 800ba92:	bf00      	nop
 800ba94:	370c      	adds	r7, #12
 800ba96:	46bd      	mov	sp, r7
 800ba98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9c:	4770      	bx	lr

0800ba9e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800ba9e:	b480      	push	{r7}
 800baa0:	b091      	sub	sp, #68	@ 0x44
 800baa2:	af00      	add	r7, sp, #0
 800baa4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800baac:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bab4:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800baba:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bac2:	b2db      	uxtb	r3, r3
 800bac4:	2b22      	cmp	r3, #34	@ 0x22
 800bac6:	f040 8169 	bne.w	800bd9c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d10f      	bne.n	800baf2 <I2C_Master_ADDR+0x54>
 800bad2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800bad6:	2b40      	cmp	r3, #64	@ 0x40
 800bad8:	d10b      	bne.n	800baf2 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bada:	2300      	movs	r3, #0
 800badc:	633b      	str	r3, [r7, #48]	@ 0x30
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	695b      	ldr	r3, [r3, #20]
 800bae4:	633b      	str	r3, [r7, #48]	@ 0x30
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	699b      	ldr	r3, [r3, #24]
 800baec:	633b      	str	r3, [r7, #48]	@ 0x30
 800baee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baf0:	e160      	b.n	800bdb4 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d11d      	bne.n	800bb36 <I2C_Master_ADDR+0x98>
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	691b      	ldr	r3, [r3, #16]
 800bafe:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800bb02:	d118      	bne.n	800bb36 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bb04:	2300      	movs	r3, #0
 800bb06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	695b      	ldr	r3, [r3, #20]
 800bb0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	699b      	ldr	r3, [r3, #24]
 800bb16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bb18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	681a      	ldr	r2, [r3, #0]
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bb28:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb2e:	1c5a      	adds	r2, r3, #1
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	651a      	str	r2, [r3, #80]	@ 0x50
 800bb34:	e13e      	b.n	800bdb4 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bb3a:	b29b      	uxth	r3, r3
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d113      	bne.n	800bb68 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bb40:	2300      	movs	r3, #0
 800bb42:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	695b      	ldr	r3, [r3, #20]
 800bb4a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	699b      	ldr	r3, [r3, #24]
 800bb52:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bb54:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	681a      	ldr	r2, [r3, #0]
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bb64:	601a      	str	r2, [r3, #0]
 800bb66:	e115      	b.n	800bd94 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bb6c:	b29b      	uxth	r3, r3
 800bb6e:	2b01      	cmp	r3, #1
 800bb70:	f040 808a 	bne.w	800bc88 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800bb74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb76:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800bb7a:	d137      	bne.n	800bbec <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	681a      	ldr	r2, [r3, #0]
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bb8a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	685b      	ldr	r3, [r3, #4]
 800bb92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bb96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bb9a:	d113      	bne.n	800bbc4 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	681a      	ldr	r2, [r3, #0]
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bbaa:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bbac:	2300      	movs	r3, #0
 800bbae:	627b      	str	r3, [r7, #36]	@ 0x24
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	695b      	ldr	r3, [r3, #20]
 800bbb6:	627b      	str	r3, [r7, #36]	@ 0x24
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	699b      	ldr	r3, [r3, #24]
 800bbbe:	627b      	str	r3, [r7, #36]	@ 0x24
 800bbc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbc2:	e0e7      	b.n	800bd94 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	623b      	str	r3, [r7, #32]
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	695b      	ldr	r3, [r3, #20]
 800bbce:	623b      	str	r3, [r7, #32]
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	699b      	ldr	r3, [r3, #24]
 800bbd6:	623b      	str	r3, [r7, #32]
 800bbd8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	681a      	ldr	r2, [r3, #0]
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bbe8:	601a      	str	r2, [r3, #0]
 800bbea:	e0d3      	b.n	800bd94 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800bbec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbee:	2b08      	cmp	r3, #8
 800bbf0:	d02e      	beq.n	800bc50 <I2C_Master_ADDR+0x1b2>
 800bbf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbf4:	2b20      	cmp	r3, #32
 800bbf6:	d02b      	beq.n	800bc50 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800bbf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbfa:	2b12      	cmp	r3, #18
 800bbfc:	d102      	bne.n	800bc04 <I2C_Master_ADDR+0x166>
 800bbfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc00:	2b01      	cmp	r3, #1
 800bc02:	d125      	bne.n	800bc50 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800bc04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc06:	2b04      	cmp	r3, #4
 800bc08:	d00e      	beq.n	800bc28 <I2C_Master_ADDR+0x18a>
 800bc0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc0c:	2b02      	cmp	r3, #2
 800bc0e:	d00b      	beq.n	800bc28 <I2C_Master_ADDR+0x18a>
 800bc10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc12:	2b10      	cmp	r3, #16
 800bc14:	d008      	beq.n	800bc28 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	681a      	ldr	r2, [r3, #0]
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bc24:	601a      	str	r2, [r3, #0]
 800bc26:	e007      	b.n	800bc38 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	681a      	ldr	r2, [r3, #0]
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800bc36:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bc38:	2300      	movs	r3, #0
 800bc3a:	61fb      	str	r3, [r7, #28]
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	695b      	ldr	r3, [r3, #20]
 800bc42:	61fb      	str	r3, [r7, #28]
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	699b      	ldr	r3, [r3, #24]
 800bc4a:	61fb      	str	r3, [r7, #28]
 800bc4c:	69fb      	ldr	r3, [r7, #28]
 800bc4e:	e0a1      	b.n	800bd94 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	681a      	ldr	r2, [r3, #0]
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bc5e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bc60:	2300      	movs	r3, #0
 800bc62:	61bb      	str	r3, [r7, #24]
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	695b      	ldr	r3, [r3, #20]
 800bc6a:	61bb      	str	r3, [r7, #24]
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	699b      	ldr	r3, [r3, #24]
 800bc72:	61bb      	str	r3, [r7, #24]
 800bc74:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	681a      	ldr	r2, [r3, #0]
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bc84:	601a      	str	r2, [r3, #0]
 800bc86:	e085      	b.n	800bd94 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bc8c:	b29b      	uxth	r3, r3
 800bc8e:	2b02      	cmp	r3, #2
 800bc90:	d14d      	bne.n	800bd2e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800bc92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc94:	2b04      	cmp	r3, #4
 800bc96:	d016      	beq.n	800bcc6 <I2C_Master_ADDR+0x228>
 800bc98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc9a:	2b02      	cmp	r3, #2
 800bc9c:	d013      	beq.n	800bcc6 <I2C_Master_ADDR+0x228>
 800bc9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bca0:	2b10      	cmp	r3, #16
 800bca2:	d010      	beq.n	800bcc6 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	681a      	ldr	r2, [r3, #0]
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bcb2:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	681a      	ldr	r2, [r3, #0]
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bcc2:	601a      	str	r2, [r3, #0]
 800bcc4:	e007      	b.n	800bcd6 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	681a      	ldr	r2, [r3, #0]
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800bcd4:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	685b      	ldr	r3, [r3, #4]
 800bcdc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bce0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bce4:	d117      	bne.n	800bd16 <I2C_Master_ADDR+0x278>
 800bce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bce8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800bcec:	d00b      	beq.n	800bd06 <I2C_Master_ADDR+0x268>
 800bcee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcf0:	2b01      	cmp	r3, #1
 800bcf2:	d008      	beq.n	800bd06 <I2C_Master_ADDR+0x268>
 800bcf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcf6:	2b08      	cmp	r3, #8
 800bcf8:	d005      	beq.n	800bd06 <I2C_Master_ADDR+0x268>
 800bcfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcfc:	2b10      	cmp	r3, #16
 800bcfe:	d002      	beq.n	800bd06 <I2C_Master_ADDR+0x268>
 800bd00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd02:	2b20      	cmp	r3, #32
 800bd04:	d107      	bne.n	800bd16 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	685a      	ldr	r2, [r3, #4]
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800bd14:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bd16:	2300      	movs	r3, #0
 800bd18:	617b      	str	r3, [r7, #20]
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	695b      	ldr	r3, [r3, #20]
 800bd20:	617b      	str	r3, [r7, #20]
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	699b      	ldr	r3, [r3, #24]
 800bd28:	617b      	str	r3, [r7, #20]
 800bd2a:	697b      	ldr	r3, [r7, #20]
 800bd2c:	e032      	b.n	800bd94 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	681a      	ldr	r2, [r3, #0]
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800bd3c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	685b      	ldr	r3, [r3, #4]
 800bd44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bd48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bd4c:	d117      	bne.n	800bd7e <I2C_Master_ADDR+0x2e0>
 800bd4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd50:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800bd54:	d00b      	beq.n	800bd6e <I2C_Master_ADDR+0x2d0>
 800bd56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd58:	2b01      	cmp	r3, #1
 800bd5a:	d008      	beq.n	800bd6e <I2C_Master_ADDR+0x2d0>
 800bd5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd5e:	2b08      	cmp	r3, #8
 800bd60:	d005      	beq.n	800bd6e <I2C_Master_ADDR+0x2d0>
 800bd62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd64:	2b10      	cmp	r3, #16
 800bd66:	d002      	beq.n	800bd6e <I2C_Master_ADDR+0x2d0>
 800bd68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd6a:	2b20      	cmp	r3, #32
 800bd6c:	d107      	bne.n	800bd7e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	685a      	ldr	r2, [r3, #4]
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800bd7c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bd7e:	2300      	movs	r3, #0
 800bd80:	613b      	str	r3, [r7, #16]
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	695b      	ldr	r3, [r3, #20]
 800bd88:	613b      	str	r3, [r7, #16]
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	699b      	ldr	r3, [r3, #24]
 800bd90:	613b      	str	r3, [r7, #16]
 800bd92:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	2200      	movs	r2, #0
 800bd98:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800bd9a:	e00b      	b.n	800bdb4 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	60fb      	str	r3, [r7, #12]
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	695b      	ldr	r3, [r3, #20]
 800bda6:	60fb      	str	r3, [r7, #12]
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	699b      	ldr	r3, [r3, #24]
 800bdae:	60fb      	str	r3, [r7, #12]
 800bdb0:	68fb      	ldr	r3, [r7, #12]
}
 800bdb2:	e7ff      	b.n	800bdb4 <I2C_Master_ADDR+0x316>
 800bdb4:	bf00      	nop
 800bdb6:	3744      	adds	r7, #68	@ 0x44
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdbe:	4770      	bx	lr

0800bdc0 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b084      	sub	sp, #16
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bdce:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bdd4:	b29b      	uxth	r3, r3
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d02b      	beq.n	800be32 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdde:	781a      	ldrb	r2, [r3, #0]
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdea:	1c5a      	adds	r2, r3, #1
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bdf4:	b29b      	uxth	r3, r3
 800bdf6:	3b01      	subs	r3, #1
 800bdf8:	b29a      	uxth	r2, r3
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800be02:	b29b      	uxth	r3, r3
 800be04:	2b00      	cmp	r3, #0
 800be06:	d114      	bne.n	800be32 <I2C_SlaveTransmit_TXE+0x72>
 800be08:	7bfb      	ldrb	r3, [r7, #15]
 800be0a:	2b29      	cmp	r3, #41	@ 0x29
 800be0c:	d111      	bne.n	800be32 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	685a      	ldr	r2, [r3, #4]
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800be1c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	2221      	movs	r2, #33	@ 0x21
 800be22:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	2228      	movs	r2, #40	@ 0x28
 800be28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800be2c:	6878      	ldr	r0, [r7, #4]
 800be2e:	f7ff f9cf 	bl	800b1d0 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800be32:	bf00      	nop
 800be34:	3710      	adds	r7, #16
 800be36:	46bd      	mov	sp, r7
 800be38:	bd80      	pop	{r7, pc}

0800be3a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800be3a:	b480      	push	{r7}
 800be3c:	b083      	sub	sp, #12
 800be3e:	af00      	add	r7, sp, #0
 800be40:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800be46:	b29b      	uxth	r3, r3
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d011      	beq.n	800be70 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be50:	781a      	ldrb	r2, [r3, #0]
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be5c:	1c5a      	adds	r2, r3, #1
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800be66:	b29b      	uxth	r3, r3
 800be68:	3b01      	subs	r3, #1
 800be6a:	b29a      	uxth	r2, r3
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800be70:	bf00      	nop
 800be72:	370c      	adds	r7, #12
 800be74:	46bd      	mov	sp, r7
 800be76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7a:	4770      	bx	lr

0800be7c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b084      	sub	sp, #16
 800be80:	af00      	add	r7, sp, #0
 800be82:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800be8a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800be90:	b29b      	uxth	r3, r3
 800be92:	2b00      	cmp	r3, #0
 800be94:	d02c      	beq.n	800bef0 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	691a      	ldr	r2, [r3, #16]
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bea0:	b2d2      	uxtb	r2, r2
 800bea2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bea8:	1c5a      	adds	r2, r3, #1
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800beb2:	b29b      	uxth	r3, r3
 800beb4:	3b01      	subs	r3, #1
 800beb6:	b29a      	uxth	r2, r3
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bec0:	b29b      	uxth	r3, r3
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d114      	bne.n	800bef0 <I2C_SlaveReceive_RXNE+0x74>
 800bec6:	7bfb      	ldrb	r3, [r7, #15]
 800bec8:	2b2a      	cmp	r3, #42	@ 0x2a
 800beca:	d111      	bne.n	800bef0 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	685a      	ldr	r2, [r3, #4]
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800beda:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2222      	movs	r2, #34	@ 0x22
 800bee0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	2228      	movs	r2, #40	@ 0x28
 800bee6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800beea:	6878      	ldr	r0, [r7, #4]
 800beec:	f7ff f97a 	bl	800b1e4 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800bef0:	bf00      	nop
 800bef2:	3710      	adds	r7, #16
 800bef4:	46bd      	mov	sp, r7
 800bef6:	bd80      	pop	{r7, pc}

0800bef8 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800bef8:	b480      	push	{r7}
 800befa:	b083      	sub	sp, #12
 800befc:	af00      	add	r7, sp, #0
 800befe:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bf04:	b29b      	uxth	r3, r3
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d012      	beq.n	800bf30 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	691a      	ldr	r2, [r3, #16]
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf14:	b2d2      	uxtb	r2, r2
 800bf16:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf1c:	1c5a      	adds	r2, r3, #1
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bf26:	b29b      	uxth	r3, r3
 800bf28:	3b01      	subs	r3, #1
 800bf2a:	b29a      	uxth	r2, r3
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800bf30:	bf00      	nop
 800bf32:	370c      	adds	r7, #12
 800bf34:	46bd      	mov	sp, r7
 800bf36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3a:	4770      	bx	lr

0800bf3c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b084      	sub	sp, #16
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
 800bf44:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800bf46:	2300      	movs	r3, #0
 800bf48:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bf50:	b2db      	uxtb	r3, r3
 800bf52:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800bf56:	2b28      	cmp	r3, #40	@ 0x28
 800bf58:	d125      	bne.n	800bfa6 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	685a      	ldr	r2, [r3, #4]
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bf68:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800bf6a:	683b      	ldr	r3, [r7, #0]
 800bf6c:	f003 0304 	and.w	r3, r3, #4
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d101      	bne.n	800bf78 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800bf74:	2301      	movs	r3, #1
 800bf76:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800bf78:	683b      	ldr	r3, [r7, #0]
 800bf7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d103      	bne.n	800bf8a <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	68db      	ldr	r3, [r3, #12]
 800bf86:	81bb      	strh	r3, [r7, #12]
 800bf88:	e002      	b.n	800bf90 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	699b      	ldr	r3, [r3, #24]
 800bf8e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	2200      	movs	r2, #0
 800bf94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800bf98:	89ba      	ldrh	r2, [r7, #12]
 800bf9a:	7bfb      	ldrb	r3, [r7, #15]
 800bf9c:	4619      	mov	r1, r3
 800bf9e:	6878      	ldr	r0, [r7, #4]
 800bfa0:	f7ff f92a 	bl	800b1f8 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800bfa4:	e00e      	b.n	800bfc4 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	60bb      	str	r3, [r7, #8]
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	695b      	ldr	r3, [r3, #20]
 800bfb0:	60bb      	str	r3, [r7, #8]
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	699b      	ldr	r3, [r3, #24]
 800bfb8:	60bb      	str	r3, [r7, #8]
 800bfba:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800bfc4:	bf00      	nop
 800bfc6:	3710      	adds	r7, #16
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	bd80      	pop	{r7, pc}

0800bfcc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b084      	sub	sp, #16
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bfda:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	685a      	ldr	r2, [r3, #4]
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800bfea:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800bfec:	2300      	movs	r3, #0
 800bfee:	60bb      	str	r3, [r7, #8]
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	695b      	ldr	r3, [r3, #20]
 800bff6:	60bb      	str	r3, [r7, #8]
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	681a      	ldr	r2, [r3, #0]
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	f042 0201 	orr.w	r2, r2, #1
 800c006:	601a      	str	r2, [r3, #0]
 800c008:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	681a      	ldr	r2, [r3, #0]
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c018:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	685b      	ldr	r3, [r3, #4]
 800c020:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c024:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c028:	d172      	bne.n	800c110 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800c02a:	7bfb      	ldrb	r3, [r7, #15]
 800c02c:	2b22      	cmp	r3, #34	@ 0x22
 800c02e:	d002      	beq.n	800c036 <I2C_Slave_STOPF+0x6a>
 800c030:	7bfb      	ldrb	r3, [r7, #15]
 800c032:	2b2a      	cmp	r3, #42	@ 0x2a
 800c034:	d135      	bne.n	800c0a2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	685b      	ldr	r3, [r3, #4]
 800c03e:	b29a      	uxth	r2, r3
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c048:	b29b      	uxth	r3, r3
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d005      	beq.n	800c05a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c052:	f043 0204 	orr.w	r2, r3, #4
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	685a      	ldr	r2, [r3, #4]
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c068:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c06e:	4618      	mov	r0, r3
 800c070:	f7fd fc09 	bl	8009886 <HAL_DMA_GetState>
 800c074:	4603      	mov	r3, r0
 800c076:	2b01      	cmp	r3, #1
 800c078:	d049      	beq.n	800c10e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c07e:	4a69      	ldr	r2, [pc, #420]	@ (800c224 <I2C_Slave_STOPF+0x258>)
 800c080:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c086:	4618      	mov	r0, r3
 800c088:	f7fd fbdb 	bl	8009842 <HAL_DMA_Abort_IT>
 800c08c:	4603      	mov	r3, r0
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d03d      	beq.n	800c10e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c096:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c098:	687a      	ldr	r2, [r7, #4]
 800c09a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800c09c:	4610      	mov	r0, r2
 800c09e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c0a0:	e035      	b.n	800c10e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	685b      	ldr	r3, [r3, #4]
 800c0aa:	b29a      	uxth	r2, r3
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c0b4:	b29b      	uxth	r3, r3
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d005      	beq.n	800c0c6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c0be:	f043 0204 	orr.w	r2, r3, #4
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	685a      	ldr	r2, [r3, #4]
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c0d4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0da:	4618      	mov	r0, r3
 800c0dc:	f7fd fbd3 	bl	8009886 <HAL_DMA_GetState>
 800c0e0:	4603      	mov	r3, r0
 800c0e2:	2b01      	cmp	r3, #1
 800c0e4:	d014      	beq.n	800c110 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0ea:	4a4e      	ldr	r2, [pc, #312]	@ (800c224 <I2C_Slave_STOPF+0x258>)
 800c0ec:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	f7fd fba5 	bl	8009842 <HAL_DMA_Abort_IT>
 800c0f8:	4603      	mov	r3, r0
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d008      	beq.n	800c110 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c102:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c104:	687a      	ldr	r2, [r7, #4]
 800c106:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800c108:	4610      	mov	r0, r2
 800c10a:	4798      	blx	r3
 800c10c:	e000      	b.n	800c110 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c10e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c114:	b29b      	uxth	r3, r3
 800c116:	2b00      	cmp	r3, #0
 800c118:	d03e      	beq.n	800c198 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	695b      	ldr	r3, [r3, #20]
 800c120:	f003 0304 	and.w	r3, r3, #4
 800c124:	2b04      	cmp	r3, #4
 800c126:	d112      	bne.n	800c14e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	691a      	ldr	r2, [r3, #16]
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c132:	b2d2      	uxtb	r2, r2
 800c134:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c13a:	1c5a      	adds	r2, r3, #1
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c144:	b29b      	uxth	r3, r3
 800c146:	3b01      	subs	r3, #1
 800c148:	b29a      	uxth	r2, r3
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	695b      	ldr	r3, [r3, #20]
 800c154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c158:	2b40      	cmp	r3, #64	@ 0x40
 800c15a:	d112      	bne.n	800c182 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	691a      	ldr	r2, [r3, #16]
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c166:	b2d2      	uxtb	r2, r2
 800c168:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c16e:	1c5a      	adds	r2, r3, #1
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c178:	b29b      	uxth	r3, r3
 800c17a:	3b01      	subs	r3, #1
 800c17c:	b29a      	uxth	r2, r3
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c186:	b29b      	uxth	r3, r3
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d005      	beq.n	800c198 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c190:	f043 0204 	orr.w	r2, r3, #4
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d003      	beq.n	800c1a8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800c1a0:	6878      	ldr	r0, [r7, #4]
 800c1a2:	f000 f8b7 	bl	800c314 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800c1a6:	e039      	b.n	800c21c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800c1a8:	7bfb      	ldrb	r3, [r7, #15]
 800c1aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800c1ac:	d109      	bne.n	800c1c2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	2228      	movs	r2, #40	@ 0x28
 800c1b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800c1bc:	6878      	ldr	r0, [r7, #4]
 800c1be:	f7ff f811 	bl	800b1e4 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c1c8:	b2db      	uxtb	r3, r3
 800c1ca:	2b28      	cmp	r3, #40	@ 0x28
 800c1cc:	d111      	bne.n	800c1f2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	4a15      	ldr	r2, [pc, #84]	@ (800c228 <I2C_Slave_STOPF+0x25c>)
 800c1d2:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2220      	movs	r2, #32
 800c1de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800c1ea:	6878      	ldr	r0, [r7, #4]
 800c1ec:	f7ff f812 	bl	800b214 <HAL_I2C_ListenCpltCallback>
}
 800c1f0:	e014      	b.n	800c21c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c1f6:	2b22      	cmp	r3, #34	@ 0x22
 800c1f8:	d002      	beq.n	800c200 <I2C_Slave_STOPF+0x234>
 800c1fa:	7bfb      	ldrb	r3, [r7, #15]
 800c1fc:	2b22      	cmp	r3, #34	@ 0x22
 800c1fe:	d10d      	bne.n	800c21c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2200      	movs	r2, #0
 800c204:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	2220      	movs	r2, #32
 800c20a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	2200      	movs	r2, #0
 800c212:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800c216:	6878      	ldr	r0, [r7, #4]
 800c218:	f7fe ffe4 	bl	800b1e4 <HAL_I2C_SlaveRxCpltCallback>
}
 800c21c:	bf00      	nop
 800c21e:	3710      	adds	r7, #16
 800c220:	46bd      	mov	sp, r7
 800c222:	bd80      	pop	{r7, pc}
 800c224:	0800c819 	.word	0x0800c819
 800c228:	ffff0000 	.word	0xffff0000

0800c22c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800c22c:	b580      	push	{r7, lr}
 800c22e:	b084      	sub	sp, #16
 800c230:	af00      	add	r7, sp, #0
 800c232:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c23a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c240:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800c242:	68bb      	ldr	r3, [r7, #8]
 800c244:	2b08      	cmp	r3, #8
 800c246:	d002      	beq.n	800c24e <I2C_Slave_AF+0x22>
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	2b20      	cmp	r3, #32
 800c24c:	d129      	bne.n	800c2a2 <I2C_Slave_AF+0x76>
 800c24e:	7bfb      	ldrb	r3, [r7, #15]
 800c250:	2b28      	cmp	r3, #40	@ 0x28
 800c252:	d126      	bne.n	800c2a2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	4a2e      	ldr	r2, [pc, #184]	@ (800c310 <I2C_Slave_AF+0xe4>)
 800c258:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	685a      	ldr	r2, [r3, #4]
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800c268:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800c272:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	681a      	ldr	r2, [r3, #0]
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c282:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	2200      	movs	r2, #0
 800c288:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	2220      	movs	r2, #32
 800c28e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	2200      	movs	r2, #0
 800c296:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800c29a:	6878      	ldr	r0, [r7, #4]
 800c29c:	f7fe ffba 	bl	800b214 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800c2a0:	e031      	b.n	800c306 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800c2a2:	7bfb      	ldrb	r3, [r7, #15]
 800c2a4:	2b21      	cmp	r3, #33	@ 0x21
 800c2a6:	d129      	bne.n	800c2fc <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	4a19      	ldr	r2, [pc, #100]	@ (800c310 <I2C_Slave_AF+0xe4>)
 800c2ac:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	2221      	movs	r2, #33	@ 0x21
 800c2b2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	2220      	movs	r2, #32
 800c2b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	2200      	movs	r2, #0
 800c2c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	685a      	ldr	r2, [r3, #4]
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800c2d2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800c2dc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	681a      	ldr	r2, [r3, #0]
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c2ec:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800c2ee:	6878      	ldr	r0, [r7, #4]
 800c2f0:	f7fe f8f4 	bl	800a4dc <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800c2f4:	6878      	ldr	r0, [r7, #4]
 800c2f6:	f7fe ff6b 	bl	800b1d0 <HAL_I2C_SlaveTxCpltCallback>
}
 800c2fa:	e004      	b.n	800c306 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800c304:	615a      	str	r2, [r3, #20]
}
 800c306:	bf00      	nop
 800c308:	3710      	adds	r7, #16
 800c30a:	46bd      	mov	sp, r7
 800c30c:	bd80      	pop	{r7, pc}
 800c30e:	bf00      	nop
 800c310:	ffff0000 	.word	0xffff0000

0800c314 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800c314:	b580      	push	{r7, lr}
 800c316:	b084      	sub	sp, #16
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c322:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c32a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800c32c:	7bbb      	ldrb	r3, [r7, #14]
 800c32e:	2b10      	cmp	r3, #16
 800c330:	d002      	beq.n	800c338 <I2C_ITError+0x24>
 800c332:	7bbb      	ldrb	r3, [r7, #14]
 800c334:	2b40      	cmp	r3, #64	@ 0x40
 800c336:	d10a      	bne.n	800c34e <I2C_ITError+0x3a>
 800c338:	7bfb      	ldrb	r3, [r7, #15]
 800c33a:	2b22      	cmp	r3, #34	@ 0x22
 800c33c:	d107      	bne.n	800c34e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	681a      	ldr	r2, [r3, #0]
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c34c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800c34e:	7bfb      	ldrb	r3, [r7, #15]
 800c350:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c354:	2b28      	cmp	r3, #40	@ 0x28
 800c356:	d107      	bne.n	800c368 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	2200      	movs	r2, #0
 800c35c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2228      	movs	r2, #40	@ 0x28
 800c362:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800c366:	e015      	b.n	800c394 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	685b      	ldr	r3, [r3, #4]
 800c36e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c372:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c376:	d00a      	beq.n	800c38e <I2C_ITError+0x7a>
 800c378:	7bfb      	ldrb	r3, [r7, #15]
 800c37a:	2b60      	cmp	r3, #96	@ 0x60
 800c37c:	d007      	beq.n	800c38e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	2220      	movs	r2, #32
 800c382:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	2200      	movs	r2, #0
 800c38a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	2200      	movs	r2, #0
 800c392:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	685b      	ldr	r3, [r3, #4]
 800c39a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c39e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c3a2:	d162      	bne.n	800c46a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	685a      	ldr	r2, [r3, #4]
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c3b2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800c3bc:	b2db      	uxtb	r3, r3
 800c3be:	2b01      	cmp	r3, #1
 800c3c0:	d020      	beq.n	800c404 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3c6:	4a6a      	ldr	r2, [pc, #424]	@ (800c570 <I2C_ITError+0x25c>)
 800c3c8:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	f7fd fa37 	bl	8009842 <HAL_DMA_Abort_IT>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	f000 8089 	beq.w	800c4ee <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	681a      	ldr	r2, [r3, #0]
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	f022 0201 	bic.w	r2, r2, #1
 800c3ea:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2220      	movs	r2, #32
 800c3f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c3fa:	687a      	ldr	r2, [r7, #4]
 800c3fc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800c3fe:	4610      	mov	r0, r2
 800c400:	4798      	blx	r3
 800c402:	e074      	b.n	800c4ee <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c408:	4a59      	ldr	r2, [pc, #356]	@ (800c570 <I2C_ITError+0x25c>)
 800c40a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c410:	4618      	mov	r0, r3
 800c412:	f7fd fa16 	bl	8009842 <HAL_DMA_Abort_IT>
 800c416:	4603      	mov	r3, r0
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d068      	beq.n	800c4ee <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	695b      	ldr	r3, [r3, #20]
 800c422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c426:	2b40      	cmp	r3, #64	@ 0x40
 800c428:	d10b      	bne.n	800c442 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	691a      	ldr	r2, [r3, #16]
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c434:	b2d2      	uxtb	r2, r2
 800c436:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c43c:	1c5a      	adds	r2, r3, #1
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	681a      	ldr	r2, [r3, #0]
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	f022 0201 	bic.w	r2, r2, #1
 800c450:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	2220      	movs	r2, #32
 800c456:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c45e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c460:	687a      	ldr	r2, [r7, #4]
 800c462:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800c464:	4610      	mov	r0, r2
 800c466:	4798      	blx	r3
 800c468:	e041      	b.n	800c4ee <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c470:	b2db      	uxtb	r3, r3
 800c472:	2b60      	cmp	r3, #96	@ 0x60
 800c474:	d125      	bne.n	800c4c2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	2220      	movs	r2, #32
 800c47a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	2200      	movs	r2, #0
 800c482:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	695b      	ldr	r3, [r3, #20]
 800c48a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c48e:	2b40      	cmp	r3, #64	@ 0x40
 800c490:	d10b      	bne.n	800c4aa <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	691a      	ldr	r2, [r3, #16]
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c49c:	b2d2      	uxtb	r2, r2
 800c49e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4a4:	1c5a      	adds	r2, r3, #1
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	681a      	ldr	r2, [r3, #0]
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	f022 0201 	bic.w	r2, r2, #1
 800c4b8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800c4ba:	6878      	ldr	r0, [r7, #4]
 800c4bc:	f7fe fed2 	bl	800b264 <HAL_I2C_AbortCpltCallback>
 800c4c0:	e015      	b.n	800c4ee <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	695b      	ldr	r3, [r3, #20]
 800c4c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c4cc:	2b40      	cmp	r3, #64	@ 0x40
 800c4ce:	d10b      	bne.n	800c4e8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	691a      	ldr	r2, [r3, #16]
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4da:	b2d2      	uxtb	r2, r2
 800c4dc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4e2:	1c5a      	adds	r2, r3, #1
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800c4e8:	6878      	ldr	r0, [r7, #4]
 800c4ea:	f7fe feb1 	bl	800b250 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4f2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800c4f4:	68bb      	ldr	r3, [r7, #8]
 800c4f6:	f003 0301 	and.w	r3, r3, #1
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d10e      	bne.n	800c51c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800c4fe:	68bb      	ldr	r3, [r7, #8]
 800c500:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800c504:	2b00      	cmp	r3, #0
 800c506:	d109      	bne.n	800c51c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800c508:	68bb      	ldr	r3, [r7, #8]
 800c50a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d104      	bne.n	800c51c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800c512:	68bb      	ldr	r3, [r7, #8]
 800c514:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d007      	beq.n	800c52c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	685a      	ldr	r2, [r3, #4]
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800c52a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c532:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c538:	f003 0304 	and.w	r3, r3, #4
 800c53c:	2b04      	cmp	r3, #4
 800c53e:	d113      	bne.n	800c568 <I2C_ITError+0x254>
 800c540:	7bfb      	ldrb	r3, [r7, #15]
 800c542:	2b28      	cmp	r3, #40	@ 0x28
 800c544:	d110      	bne.n	800c568 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	4a0a      	ldr	r2, [pc, #40]	@ (800c574 <I2C_ITError+0x260>)
 800c54a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	2200      	movs	r2, #0
 800c550:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	2220      	movs	r2, #32
 800c556:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	2200      	movs	r2, #0
 800c55e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800c562:	6878      	ldr	r0, [r7, #4]
 800c564:	f7fe fe56 	bl	800b214 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800c568:	bf00      	nop
 800c56a:	3710      	adds	r7, #16
 800c56c:	46bd      	mov	sp, r7
 800c56e:	bd80      	pop	{r7, pc}
 800c570:	0800c819 	.word	0x0800c819
 800c574:	ffff0000 	.word	0xffff0000

0800c578 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b088      	sub	sp, #32
 800c57c:	af02      	add	r7, sp, #8
 800c57e:	60f8      	str	r0, [r7, #12]
 800c580:	607a      	str	r2, [r7, #4]
 800c582:	603b      	str	r3, [r7, #0]
 800c584:	460b      	mov	r3, r1
 800c586:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c58c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800c58e:	697b      	ldr	r3, [r7, #20]
 800c590:	2b08      	cmp	r3, #8
 800c592:	d006      	beq.n	800c5a2 <I2C_MasterRequestWrite+0x2a>
 800c594:	697b      	ldr	r3, [r7, #20]
 800c596:	2b01      	cmp	r3, #1
 800c598:	d003      	beq.n	800c5a2 <I2C_MasterRequestWrite+0x2a>
 800c59a:	697b      	ldr	r3, [r7, #20]
 800c59c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800c5a0:	d108      	bne.n	800c5b4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	681a      	ldr	r2, [r3, #0]
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c5b0:	601a      	str	r2, [r3, #0]
 800c5b2:	e00b      	b.n	800c5cc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5b8:	2b12      	cmp	r3, #18
 800c5ba:	d107      	bne.n	800c5cc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	681a      	ldr	r2, [r3, #0]
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c5ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800c5cc:	683b      	ldr	r3, [r7, #0]
 800c5ce:	9300      	str	r3, [sp, #0]
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800c5d8:	68f8      	ldr	r0, [r7, #12]
 800c5da:	f000 f9c5 	bl	800c968 <I2C_WaitOnFlagUntilTimeout>
 800c5de:	4603      	mov	r3, r0
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d00d      	beq.n	800c600 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c5ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c5f2:	d103      	bne.n	800c5fc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c5fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800c5fc:	2303      	movs	r3, #3
 800c5fe:	e035      	b.n	800c66c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	691b      	ldr	r3, [r3, #16]
 800c604:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c608:	d108      	bne.n	800c61c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800c60a:	897b      	ldrh	r3, [r7, #10]
 800c60c:	b2db      	uxtb	r3, r3
 800c60e:	461a      	mov	r2, r3
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800c618:	611a      	str	r2, [r3, #16]
 800c61a:	e01b      	b.n	800c654 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800c61c:	897b      	ldrh	r3, [r7, #10]
 800c61e:	11db      	asrs	r3, r3, #7
 800c620:	b2db      	uxtb	r3, r3
 800c622:	f003 0306 	and.w	r3, r3, #6
 800c626:	b2db      	uxtb	r3, r3
 800c628:	f063 030f 	orn	r3, r3, #15
 800c62c:	b2da      	uxtb	r2, r3
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800c634:	683b      	ldr	r3, [r7, #0]
 800c636:	687a      	ldr	r2, [r7, #4]
 800c638:	490e      	ldr	r1, [pc, #56]	@ (800c674 <I2C_MasterRequestWrite+0xfc>)
 800c63a:	68f8      	ldr	r0, [r7, #12]
 800c63c:	f000 fa0e 	bl	800ca5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800c640:	4603      	mov	r3, r0
 800c642:	2b00      	cmp	r3, #0
 800c644:	d001      	beq.n	800c64a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800c646:	2301      	movs	r3, #1
 800c648:	e010      	b.n	800c66c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800c64a:	897b      	ldrh	r3, [r7, #10]
 800c64c:	b2da      	uxtb	r2, r3
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800c654:	683b      	ldr	r3, [r7, #0]
 800c656:	687a      	ldr	r2, [r7, #4]
 800c658:	4907      	ldr	r1, [pc, #28]	@ (800c678 <I2C_MasterRequestWrite+0x100>)
 800c65a:	68f8      	ldr	r0, [r7, #12]
 800c65c:	f000 f9fe 	bl	800ca5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800c660:	4603      	mov	r3, r0
 800c662:	2b00      	cmp	r3, #0
 800c664:	d001      	beq.n	800c66a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800c666:	2301      	movs	r3, #1
 800c668:	e000      	b.n	800c66c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800c66a:	2300      	movs	r3, #0
}
 800c66c:	4618      	mov	r0, r3
 800c66e:	3718      	adds	r7, #24
 800c670:	46bd      	mov	sp, r7
 800c672:	bd80      	pop	{r7, pc}
 800c674:	00010008 	.word	0x00010008
 800c678:	00010002 	.word	0x00010002

0800c67c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800c67c:	b580      	push	{r7, lr}
 800c67e:	b088      	sub	sp, #32
 800c680:	af02      	add	r7, sp, #8
 800c682:	60f8      	str	r0, [r7, #12]
 800c684:	607a      	str	r2, [r7, #4]
 800c686:	603b      	str	r3, [r7, #0]
 800c688:	460b      	mov	r3, r1
 800c68a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c690:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	681a      	ldr	r2, [r3, #0]
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c6a0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800c6a2:	697b      	ldr	r3, [r7, #20]
 800c6a4:	2b08      	cmp	r3, #8
 800c6a6:	d006      	beq.n	800c6b6 <I2C_MasterRequestRead+0x3a>
 800c6a8:	697b      	ldr	r3, [r7, #20]
 800c6aa:	2b01      	cmp	r3, #1
 800c6ac:	d003      	beq.n	800c6b6 <I2C_MasterRequestRead+0x3a>
 800c6ae:	697b      	ldr	r3, [r7, #20]
 800c6b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800c6b4:	d108      	bne.n	800c6c8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	681a      	ldr	r2, [r3, #0]
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c6c4:	601a      	str	r2, [r3, #0]
 800c6c6:	e00b      	b.n	800c6e0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6cc:	2b11      	cmp	r3, #17
 800c6ce:	d107      	bne.n	800c6e0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	681a      	ldr	r2, [r3, #0]
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c6de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800c6e0:	683b      	ldr	r3, [r7, #0]
 800c6e2:	9300      	str	r3, [sp, #0]
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800c6ec:	68f8      	ldr	r0, [r7, #12]
 800c6ee:	f000 f93b 	bl	800c968 <I2C_WaitOnFlagUntilTimeout>
 800c6f2:	4603      	mov	r3, r0
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d00d      	beq.n	800c714 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c702:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c706:	d103      	bne.n	800c710 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c70e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800c710:	2303      	movs	r3, #3
 800c712:	e079      	b.n	800c808 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	691b      	ldr	r3, [r3, #16]
 800c718:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c71c:	d108      	bne.n	800c730 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800c71e:	897b      	ldrh	r3, [r7, #10]
 800c720:	b2db      	uxtb	r3, r3
 800c722:	f043 0301 	orr.w	r3, r3, #1
 800c726:	b2da      	uxtb	r2, r3
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	611a      	str	r2, [r3, #16]
 800c72e:	e05f      	b.n	800c7f0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800c730:	897b      	ldrh	r3, [r7, #10]
 800c732:	11db      	asrs	r3, r3, #7
 800c734:	b2db      	uxtb	r3, r3
 800c736:	f003 0306 	and.w	r3, r3, #6
 800c73a:	b2db      	uxtb	r3, r3
 800c73c:	f063 030f 	orn	r3, r3, #15
 800c740:	b2da      	uxtb	r2, r3
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800c748:	683b      	ldr	r3, [r7, #0]
 800c74a:	687a      	ldr	r2, [r7, #4]
 800c74c:	4930      	ldr	r1, [pc, #192]	@ (800c810 <I2C_MasterRequestRead+0x194>)
 800c74e:	68f8      	ldr	r0, [r7, #12]
 800c750:	f000 f984 	bl	800ca5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800c754:	4603      	mov	r3, r0
 800c756:	2b00      	cmp	r3, #0
 800c758:	d001      	beq.n	800c75e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800c75a:	2301      	movs	r3, #1
 800c75c:	e054      	b.n	800c808 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800c75e:	897b      	ldrh	r3, [r7, #10]
 800c760:	b2da      	uxtb	r2, r3
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800c768:	683b      	ldr	r3, [r7, #0]
 800c76a:	687a      	ldr	r2, [r7, #4]
 800c76c:	4929      	ldr	r1, [pc, #164]	@ (800c814 <I2C_MasterRequestRead+0x198>)
 800c76e:	68f8      	ldr	r0, [r7, #12]
 800c770:	f000 f974 	bl	800ca5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800c774:	4603      	mov	r3, r0
 800c776:	2b00      	cmp	r3, #0
 800c778:	d001      	beq.n	800c77e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800c77a:	2301      	movs	r3, #1
 800c77c:	e044      	b.n	800c808 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c77e:	2300      	movs	r3, #0
 800c780:	613b      	str	r3, [r7, #16]
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	695b      	ldr	r3, [r3, #20]
 800c788:	613b      	str	r3, [r7, #16]
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	699b      	ldr	r3, [r3, #24]
 800c790:	613b      	str	r3, [r7, #16]
 800c792:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	681a      	ldr	r2, [r3, #0]
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c7a2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	9300      	str	r3, [sp, #0]
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	2200      	movs	r2, #0
 800c7ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800c7b0:	68f8      	ldr	r0, [r7, #12]
 800c7b2:	f000 f8d9 	bl	800c968 <I2C_WaitOnFlagUntilTimeout>
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d00d      	beq.n	800c7d8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c7c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c7ca:	d103      	bne.n	800c7d4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c7d2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800c7d4:	2303      	movs	r3, #3
 800c7d6:	e017      	b.n	800c808 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800c7d8:	897b      	ldrh	r3, [r7, #10]
 800c7da:	11db      	asrs	r3, r3, #7
 800c7dc:	b2db      	uxtb	r3, r3
 800c7de:	f003 0306 	and.w	r3, r3, #6
 800c7e2:	b2db      	uxtb	r3, r3
 800c7e4:	f063 030e 	orn	r3, r3, #14
 800c7e8:	b2da      	uxtb	r2, r3
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	687a      	ldr	r2, [r7, #4]
 800c7f4:	4907      	ldr	r1, [pc, #28]	@ (800c814 <I2C_MasterRequestRead+0x198>)
 800c7f6:	68f8      	ldr	r0, [r7, #12]
 800c7f8:	f000 f930 	bl	800ca5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800c7fc:	4603      	mov	r3, r0
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d001      	beq.n	800c806 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800c802:	2301      	movs	r3, #1
 800c804:	e000      	b.n	800c808 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800c806:	2300      	movs	r3, #0
}
 800c808:	4618      	mov	r0, r3
 800c80a:	3718      	adds	r7, #24
 800c80c:	46bd      	mov	sp, r7
 800c80e:	bd80      	pop	{r7, pc}
 800c810:	00010008 	.word	0x00010008
 800c814:	00010002 	.word	0x00010002

0800c818 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800c818:	b580      	push	{r7, lr}
 800c81a:	b086      	sub	sp, #24
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c820:	2300      	movs	r3, #0
 800c822:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c828:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800c82a:	697b      	ldr	r3, [r7, #20]
 800c82c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c830:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800c832:	4b4b      	ldr	r3, [pc, #300]	@ (800c960 <I2C_DMAAbort+0x148>)
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	08db      	lsrs	r3, r3, #3
 800c838:	4a4a      	ldr	r2, [pc, #296]	@ (800c964 <I2C_DMAAbort+0x14c>)
 800c83a:	fba2 2303 	umull	r2, r3, r2, r3
 800c83e:	0a1a      	lsrs	r2, r3, #8
 800c840:	4613      	mov	r3, r2
 800c842:	009b      	lsls	r3, r3, #2
 800c844:	4413      	add	r3, r2
 800c846:	00da      	lsls	r2, r3, #3
 800c848:	1ad3      	subs	r3, r2, r3
 800c84a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d106      	bne.n	800c860 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c852:	697b      	ldr	r3, [r7, #20]
 800c854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c856:	f043 0220 	orr.w	r2, r3, #32
 800c85a:	697b      	ldr	r3, [r7, #20]
 800c85c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800c85e:	e00a      	b.n	800c876 <I2C_DMAAbort+0x5e>
    }
    count--;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	3b01      	subs	r3, #1
 800c864:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800c866:	697b      	ldr	r3, [r7, #20]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c870:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c874:	d0ea      	beq.n	800c84c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800c876:	697b      	ldr	r3, [r7, #20]
 800c878:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d003      	beq.n	800c886 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800c87e:	697b      	ldr	r3, [r7, #20]
 800c880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c882:	2200      	movs	r2, #0
 800c884:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800c886:	697b      	ldr	r3, [r7, #20]
 800c888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d003      	beq.n	800c896 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800c88e:	697b      	ldr	r3, [r7, #20]
 800c890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c892:	2200      	movs	r2, #0
 800c894:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c896:	697b      	ldr	r3, [r7, #20]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	681a      	ldr	r2, [r3, #0]
 800c89c:	697b      	ldr	r3, [r7, #20]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c8a4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800c8a6:	697b      	ldr	r3, [r7, #20]
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800c8ac:	697b      	ldr	r3, [r7, #20]
 800c8ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d003      	beq.n	800c8bc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800c8b4:	697b      	ldr	r3, [r7, #20]
 800c8b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c8b8:	2200      	movs	r2, #0
 800c8ba:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800c8bc:	697b      	ldr	r3, [r7, #20]
 800c8be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d003      	beq.n	800c8cc <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800c8c4:	697b      	ldr	r3, [r7, #20]
 800c8c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8c8:	2200      	movs	r2, #0
 800c8ca:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800c8cc:	697b      	ldr	r3, [r7, #20]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	681a      	ldr	r2, [r3, #0]
 800c8d2:	697b      	ldr	r3, [r7, #20]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	f022 0201 	bic.w	r2, r2, #1
 800c8da:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800c8dc:	697b      	ldr	r3, [r7, #20]
 800c8de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c8e2:	b2db      	uxtb	r3, r3
 800c8e4:	2b60      	cmp	r3, #96	@ 0x60
 800c8e6:	d10e      	bne.n	800c906 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800c8e8:	697b      	ldr	r3, [r7, #20]
 800c8ea:	2220      	movs	r2, #32
 800c8ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800c8f0:	697b      	ldr	r3, [r7, #20]
 800c8f2:	2200      	movs	r2, #0
 800c8f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800c8f8:	697b      	ldr	r3, [r7, #20]
 800c8fa:	2200      	movs	r2, #0
 800c8fc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800c8fe:	6978      	ldr	r0, [r7, #20]
 800c900:	f7fe fcb0 	bl	800b264 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800c904:	e027      	b.n	800c956 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800c906:	7cfb      	ldrb	r3, [r7, #19]
 800c908:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c90c:	2b28      	cmp	r3, #40	@ 0x28
 800c90e:	d117      	bne.n	800c940 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800c910:	697b      	ldr	r3, [r7, #20]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	681a      	ldr	r2, [r3, #0]
 800c916:	697b      	ldr	r3, [r7, #20]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	f042 0201 	orr.w	r2, r2, #1
 800c91e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c920:	697b      	ldr	r3, [r7, #20]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	681a      	ldr	r2, [r3, #0]
 800c926:	697b      	ldr	r3, [r7, #20]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c92e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800c930:	697b      	ldr	r3, [r7, #20]
 800c932:	2200      	movs	r2, #0
 800c934:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800c936:	697b      	ldr	r3, [r7, #20]
 800c938:	2228      	movs	r2, #40	@ 0x28
 800c93a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800c93e:	e007      	b.n	800c950 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800c940:	697b      	ldr	r3, [r7, #20]
 800c942:	2220      	movs	r2, #32
 800c944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c948:	697b      	ldr	r3, [r7, #20]
 800c94a:	2200      	movs	r2, #0
 800c94c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800c950:	6978      	ldr	r0, [r7, #20]
 800c952:	f7fe fc7d 	bl	800b250 <HAL_I2C_ErrorCallback>
}
 800c956:	bf00      	nop
 800c958:	3718      	adds	r7, #24
 800c95a:	46bd      	mov	sp, r7
 800c95c:	bd80      	pop	{r7, pc}
 800c95e:	bf00      	nop
 800c960:	20000554 	.word	0x20000554
 800c964:	14f8b589 	.word	0x14f8b589

0800c968 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b084      	sub	sp, #16
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	60f8      	str	r0, [r7, #12]
 800c970:	60b9      	str	r1, [r7, #8]
 800c972:	603b      	str	r3, [r7, #0]
 800c974:	4613      	mov	r3, r2
 800c976:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c978:	e048      	b.n	800ca0c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c97a:	683b      	ldr	r3, [r7, #0]
 800c97c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c980:	d044      	beq.n	800ca0c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c982:	f7fc fd93 	bl	80094ac <HAL_GetTick>
 800c986:	4602      	mov	r2, r0
 800c988:	69bb      	ldr	r3, [r7, #24]
 800c98a:	1ad3      	subs	r3, r2, r3
 800c98c:	683a      	ldr	r2, [r7, #0]
 800c98e:	429a      	cmp	r2, r3
 800c990:	d302      	bcc.n	800c998 <I2C_WaitOnFlagUntilTimeout+0x30>
 800c992:	683b      	ldr	r3, [r7, #0]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d139      	bne.n	800ca0c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800c998:	68bb      	ldr	r3, [r7, #8]
 800c99a:	0c1b      	lsrs	r3, r3, #16
 800c99c:	b2db      	uxtb	r3, r3
 800c99e:	2b01      	cmp	r3, #1
 800c9a0:	d10d      	bne.n	800c9be <I2C_WaitOnFlagUntilTimeout+0x56>
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	695b      	ldr	r3, [r3, #20]
 800c9a8:	43da      	mvns	r2, r3
 800c9aa:	68bb      	ldr	r3, [r7, #8]
 800c9ac:	4013      	ands	r3, r2
 800c9ae:	b29b      	uxth	r3, r3
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	bf0c      	ite	eq
 800c9b4:	2301      	moveq	r3, #1
 800c9b6:	2300      	movne	r3, #0
 800c9b8:	b2db      	uxtb	r3, r3
 800c9ba:	461a      	mov	r2, r3
 800c9bc:	e00c      	b.n	800c9d8 <I2C_WaitOnFlagUntilTimeout+0x70>
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	699b      	ldr	r3, [r3, #24]
 800c9c4:	43da      	mvns	r2, r3
 800c9c6:	68bb      	ldr	r3, [r7, #8]
 800c9c8:	4013      	ands	r3, r2
 800c9ca:	b29b      	uxth	r3, r3
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	bf0c      	ite	eq
 800c9d0:	2301      	moveq	r3, #1
 800c9d2:	2300      	movne	r3, #0
 800c9d4:	b2db      	uxtb	r3, r3
 800c9d6:	461a      	mov	r2, r3
 800c9d8:	79fb      	ldrb	r3, [r7, #7]
 800c9da:	429a      	cmp	r2, r3
 800c9dc:	d116      	bne.n	800ca0c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	2200      	movs	r2, #0
 800c9e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	2220      	movs	r2, #32
 800c9e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9f8:	f043 0220 	orr.w	r2, r3, #32
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	2200      	movs	r2, #0
 800ca04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800ca08:	2301      	movs	r3, #1
 800ca0a:	e023      	b.n	800ca54 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ca0c:	68bb      	ldr	r3, [r7, #8]
 800ca0e:	0c1b      	lsrs	r3, r3, #16
 800ca10:	b2db      	uxtb	r3, r3
 800ca12:	2b01      	cmp	r3, #1
 800ca14:	d10d      	bne.n	800ca32 <I2C_WaitOnFlagUntilTimeout+0xca>
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	695b      	ldr	r3, [r3, #20]
 800ca1c:	43da      	mvns	r2, r3
 800ca1e:	68bb      	ldr	r3, [r7, #8]
 800ca20:	4013      	ands	r3, r2
 800ca22:	b29b      	uxth	r3, r3
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	bf0c      	ite	eq
 800ca28:	2301      	moveq	r3, #1
 800ca2a:	2300      	movne	r3, #0
 800ca2c:	b2db      	uxtb	r3, r3
 800ca2e:	461a      	mov	r2, r3
 800ca30:	e00c      	b.n	800ca4c <I2C_WaitOnFlagUntilTimeout+0xe4>
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	699b      	ldr	r3, [r3, #24]
 800ca38:	43da      	mvns	r2, r3
 800ca3a:	68bb      	ldr	r3, [r7, #8]
 800ca3c:	4013      	ands	r3, r2
 800ca3e:	b29b      	uxth	r3, r3
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	bf0c      	ite	eq
 800ca44:	2301      	moveq	r3, #1
 800ca46:	2300      	movne	r3, #0
 800ca48:	b2db      	uxtb	r3, r3
 800ca4a:	461a      	mov	r2, r3
 800ca4c:	79fb      	ldrb	r3, [r7, #7]
 800ca4e:	429a      	cmp	r2, r3
 800ca50:	d093      	beq.n	800c97a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ca52:	2300      	movs	r3, #0
}
 800ca54:	4618      	mov	r0, r3
 800ca56:	3710      	adds	r7, #16
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	bd80      	pop	{r7, pc}

0800ca5c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b084      	sub	sp, #16
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	60f8      	str	r0, [r7, #12]
 800ca64:	60b9      	str	r1, [r7, #8]
 800ca66:	607a      	str	r2, [r7, #4]
 800ca68:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800ca6a:	e071      	b.n	800cb50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	695b      	ldr	r3, [r3, #20]
 800ca72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ca76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ca7a:	d123      	bne.n	800cac4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	681a      	ldr	r2, [r3, #0]
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ca8a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800ca94:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	2200      	movs	r2, #0
 800ca9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	2220      	movs	r2, #32
 800caa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	2200      	movs	r2, #0
 800caa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cab0:	f043 0204 	orr.w	r2, r3, #4
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	2200      	movs	r2, #0
 800cabc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800cac0:	2301      	movs	r3, #1
 800cac2:	e067      	b.n	800cb94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800caca:	d041      	beq.n	800cb50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cacc:	f7fc fcee 	bl	80094ac <HAL_GetTick>
 800cad0:	4602      	mov	r2, r0
 800cad2:	683b      	ldr	r3, [r7, #0]
 800cad4:	1ad3      	subs	r3, r2, r3
 800cad6:	687a      	ldr	r2, [r7, #4]
 800cad8:	429a      	cmp	r2, r3
 800cada:	d302      	bcc.n	800cae2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d136      	bne.n	800cb50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800cae2:	68bb      	ldr	r3, [r7, #8]
 800cae4:	0c1b      	lsrs	r3, r3, #16
 800cae6:	b2db      	uxtb	r3, r3
 800cae8:	2b01      	cmp	r3, #1
 800caea:	d10c      	bne.n	800cb06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	695b      	ldr	r3, [r3, #20]
 800caf2:	43da      	mvns	r2, r3
 800caf4:	68bb      	ldr	r3, [r7, #8]
 800caf6:	4013      	ands	r3, r2
 800caf8:	b29b      	uxth	r3, r3
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	bf14      	ite	ne
 800cafe:	2301      	movne	r3, #1
 800cb00:	2300      	moveq	r3, #0
 800cb02:	b2db      	uxtb	r3, r3
 800cb04:	e00b      	b.n	800cb1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	699b      	ldr	r3, [r3, #24]
 800cb0c:	43da      	mvns	r2, r3
 800cb0e:	68bb      	ldr	r3, [r7, #8]
 800cb10:	4013      	ands	r3, r2
 800cb12:	b29b      	uxth	r3, r3
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	bf14      	ite	ne
 800cb18:	2301      	movne	r3, #1
 800cb1a:	2300      	moveq	r3, #0
 800cb1c:	b2db      	uxtb	r3, r3
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d016      	beq.n	800cb50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	2200      	movs	r2, #0
 800cb26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	2220      	movs	r2, #32
 800cb2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	2200      	movs	r2, #0
 800cb34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb3c:	f043 0220 	orr.w	r2, r3, #32
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	2200      	movs	r2, #0
 800cb48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800cb4c:	2301      	movs	r3, #1
 800cb4e:	e021      	b.n	800cb94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800cb50:	68bb      	ldr	r3, [r7, #8]
 800cb52:	0c1b      	lsrs	r3, r3, #16
 800cb54:	b2db      	uxtb	r3, r3
 800cb56:	2b01      	cmp	r3, #1
 800cb58:	d10c      	bne.n	800cb74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	695b      	ldr	r3, [r3, #20]
 800cb60:	43da      	mvns	r2, r3
 800cb62:	68bb      	ldr	r3, [r7, #8]
 800cb64:	4013      	ands	r3, r2
 800cb66:	b29b      	uxth	r3, r3
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	bf14      	ite	ne
 800cb6c:	2301      	movne	r3, #1
 800cb6e:	2300      	moveq	r3, #0
 800cb70:	b2db      	uxtb	r3, r3
 800cb72:	e00b      	b.n	800cb8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	699b      	ldr	r3, [r3, #24]
 800cb7a:	43da      	mvns	r2, r3
 800cb7c:	68bb      	ldr	r3, [r7, #8]
 800cb7e:	4013      	ands	r3, r2
 800cb80:	b29b      	uxth	r3, r3
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	bf14      	ite	ne
 800cb86:	2301      	movne	r3, #1
 800cb88:	2300      	moveq	r3, #0
 800cb8a:	b2db      	uxtb	r3, r3
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	f47f af6d 	bne.w	800ca6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800cb92:	2300      	movs	r3, #0
}
 800cb94:	4618      	mov	r0, r3
 800cb96:	3710      	adds	r7, #16
 800cb98:	46bd      	mov	sp, r7
 800cb9a:	bd80      	pop	{r7, pc}

0800cb9c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800cb9c:	b580      	push	{r7, lr}
 800cb9e:	b084      	sub	sp, #16
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	60f8      	str	r0, [r7, #12]
 800cba4:	60b9      	str	r1, [r7, #8]
 800cba6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800cba8:	e034      	b.n	800cc14 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800cbaa:	68f8      	ldr	r0, [r7, #12]
 800cbac:	f000 f915 	bl	800cdda <I2C_IsAcknowledgeFailed>
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d001      	beq.n	800cbba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800cbb6:	2301      	movs	r3, #1
 800cbb8:	e034      	b.n	800cc24 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cbba:	68bb      	ldr	r3, [r7, #8]
 800cbbc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cbc0:	d028      	beq.n	800cc14 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cbc2:	f7fc fc73 	bl	80094ac <HAL_GetTick>
 800cbc6:	4602      	mov	r2, r0
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	1ad3      	subs	r3, r2, r3
 800cbcc:	68ba      	ldr	r2, [r7, #8]
 800cbce:	429a      	cmp	r2, r3
 800cbd0:	d302      	bcc.n	800cbd8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800cbd2:	68bb      	ldr	r3, [r7, #8]
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d11d      	bne.n	800cc14 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	695b      	ldr	r3, [r3, #20]
 800cbde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cbe2:	2b80      	cmp	r3, #128	@ 0x80
 800cbe4:	d016      	beq.n	800cc14 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	2200      	movs	r2, #0
 800cbea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	2220      	movs	r2, #32
 800cbf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc00:	f043 0220 	orr.w	r2, r3, #32
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	2200      	movs	r2, #0
 800cc0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800cc10:	2301      	movs	r3, #1
 800cc12:	e007      	b.n	800cc24 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	695b      	ldr	r3, [r3, #20]
 800cc1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc1e:	2b80      	cmp	r3, #128	@ 0x80
 800cc20:	d1c3      	bne.n	800cbaa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800cc22:	2300      	movs	r3, #0
}
 800cc24:	4618      	mov	r0, r3
 800cc26:	3710      	adds	r7, #16
 800cc28:	46bd      	mov	sp, r7
 800cc2a:	bd80      	pop	{r7, pc}

0800cc2c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800cc2c:	b580      	push	{r7, lr}
 800cc2e:	b084      	sub	sp, #16
 800cc30:	af00      	add	r7, sp, #0
 800cc32:	60f8      	str	r0, [r7, #12]
 800cc34:	60b9      	str	r1, [r7, #8]
 800cc36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800cc38:	e034      	b.n	800cca4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800cc3a:	68f8      	ldr	r0, [r7, #12]
 800cc3c:	f000 f8cd 	bl	800cdda <I2C_IsAcknowledgeFailed>
 800cc40:	4603      	mov	r3, r0
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d001      	beq.n	800cc4a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800cc46:	2301      	movs	r3, #1
 800cc48:	e034      	b.n	800ccb4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cc4a:	68bb      	ldr	r3, [r7, #8]
 800cc4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cc50:	d028      	beq.n	800cca4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cc52:	f7fc fc2b 	bl	80094ac <HAL_GetTick>
 800cc56:	4602      	mov	r2, r0
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	1ad3      	subs	r3, r2, r3
 800cc5c:	68ba      	ldr	r2, [r7, #8]
 800cc5e:	429a      	cmp	r2, r3
 800cc60:	d302      	bcc.n	800cc68 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800cc62:	68bb      	ldr	r3, [r7, #8]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d11d      	bne.n	800cca4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	695b      	ldr	r3, [r3, #20]
 800cc6e:	f003 0304 	and.w	r3, r3, #4
 800cc72:	2b04      	cmp	r3, #4
 800cc74:	d016      	beq.n	800cca4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	2200      	movs	r2, #0
 800cc7a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	2220      	movs	r2, #32
 800cc80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	2200      	movs	r2, #0
 800cc88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc90:	f043 0220 	orr.w	r2, r3, #32
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800cca0:	2301      	movs	r3, #1
 800cca2:	e007      	b.n	800ccb4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	695b      	ldr	r3, [r3, #20]
 800ccaa:	f003 0304 	and.w	r3, r3, #4
 800ccae:	2b04      	cmp	r3, #4
 800ccb0:	d1c3      	bne.n	800cc3a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800ccb2:	2300      	movs	r3, #0
}
 800ccb4:	4618      	mov	r0, r3
 800ccb6:	3710      	adds	r7, #16
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	bd80      	pop	{r7, pc}

0800ccbc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800ccbc:	b480      	push	{r7}
 800ccbe:	b085      	sub	sp, #20
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800ccc8:	4b13      	ldr	r3, [pc, #76]	@ (800cd18 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	08db      	lsrs	r3, r3, #3
 800ccce:	4a13      	ldr	r2, [pc, #76]	@ (800cd1c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800ccd0:	fba2 2303 	umull	r2, r3, r2, r3
 800ccd4:	0a1a      	lsrs	r2, r3, #8
 800ccd6:	4613      	mov	r3, r2
 800ccd8:	009b      	lsls	r3, r3, #2
 800ccda:	4413      	add	r3, r2
 800ccdc:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	3b01      	subs	r3, #1
 800cce2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d107      	bne.n	800ccfa <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ccee:	f043 0220 	orr.w	r2, r3, #32
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800ccf6:	2301      	movs	r3, #1
 800ccf8:	e008      	b.n	800cd0c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cd04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cd08:	d0e9      	beq.n	800ccde <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800cd0a:	2300      	movs	r3, #0
}
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	3714      	adds	r7, #20
 800cd10:	46bd      	mov	sp, r7
 800cd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd16:	4770      	bx	lr
 800cd18:	20000554 	.word	0x20000554
 800cd1c:	14f8b589 	.word	0x14f8b589

0800cd20 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800cd20:	b580      	push	{r7, lr}
 800cd22:	b084      	sub	sp, #16
 800cd24:	af00      	add	r7, sp, #0
 800cd26:	60f8      	str	r0, [r7, #12]
 800cd28:	60b9      	str	r1, [r7, #8]
 800cd2a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800cd2c:	e049      	b.n	800cdc2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	695b      	ldr	r3, [r3, #20]
 800cd34:	f003 0310 	and.w	r3, r3, #16
 800cd38:	2b10      	cmp	r3, #16
 800cd3a:	d119      	bne.n	800cd70 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	f06f 0210 	mvn.w	r2, #16
 800cd44:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	2200      	movs	r2, #0
 800cd4a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	2220      	movs	r2, #32
 800cd50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	2200      	movs	r2, #0
 800cd58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	2200      	movs	r2, #0
 800cd68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800cd6c:	2301      	movs	r3, #1
 800cd6e:	e030      	b.n	800cdd2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cd70:	f7fc fb9c 	bl	80094ac <HAL_GetTick>
 800cd74:	4602      	mov	r2, r0
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	1ad3      	subs	r3, r2, r3
 800cd7a:	68ba      	ldr	r2, [r7, #8]
 800cd7c:	429a      	cmp	r2, r3
 800cd7e:	d302      	bcc.n	800cd86 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800cd80:	68bb      	ldr	r3, [r7, #8]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d11d      	bne.n	800cdc2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	695b      	ldr	r3, [r3, #20]
 800cd8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd90:	2b40      	cmp	r3, #64	@ 0x40
 800cd92:	d016      	beq.n	800cdc2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	2200      	movs	r2, #0
 800cd98:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	2220      	movs	r2, #32
 800cd9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	2200      	movs	r2, #0
 800cda6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cdae:	f043 0220 	orr.w	r2, r3, #32
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	2200      	movs	r2, #0
 800cdba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800cdbe:	2301      	movs	r3, #1
 800cdc0:	e007      	b.n	800cdd2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	695b      	ldr	r3, [r3, #20]
 800cdc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cdcc:	2b40      	cmp	r3, #64	@ 0x40
 800cdce:	d1ae      	bne.n	800cd2e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800cdd0:	2300      	movs	r3, #0
}
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	3710      	adds	r7, #16
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	bd80      	pop	{r7, pc}

0800cdda <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800cdda:	b480      	push	{r7}
 800cddc:	b083      	sub	sp, #12
 800cdde:	af00      	add	r7, sp, #0
 800cde0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	695b      	ldr	r3, [r3, #20]
 800cde8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cdec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cdf0:	d11b      	bne.n	800ce2a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800cdfa:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	2200      	movs	r2, #0
 800ce00:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	2220      	movs	r2, #32
 800ce06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce16:	f043 0204 	orr.w	r2, r3, #4
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	2200      	movs	r2, #0
 800ce22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800ce26:	2301      	movs	r3, #1
 800ce28:	e000      	b.n	800ce2c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800ce2a:	2300      	movs	r3, #0
}
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	370c      	adds	r7, #12
 800ce30:	46bd      	mov	sp, r7
 800ce32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce36:	4770      	bx	lr

0800ce38 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800ce38:	b480      	push	{r7}
 800ce3a:	b083      	sub	sp, #12
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce44:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800ce48:	d103      	bne.n	800ce52 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	2201      	movs	r2, #1
 800ce4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800ce50:	e007      	b.n	800ce62 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce56:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800ce5a:	d102      	bne.n	800ce62 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	2208      	movs	r2, #8
 800ce60:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800ce62:	bf00      	nop
 800ce64:	370c      	adds	r7, #12
 800ce66:	46bd      	mov	sp, r7
 800ce68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce6c:	4770      	bx	lr
	...

0800ce70 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b086      	sub	sp, #24
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d101      	bne.n	800ce82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ce7e:	2301      	movs	r3, #1
 800ce80:	e267      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	f003 0301 	and.w	r3, r3, #1
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d075      	beq.n	800cf7a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800ce8e:	4b88      	ldr	r3, [pc, #544]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800ce90:	689b      	ldr	r3, [r3, #8]
 800ce92:	f003 030c 	and.w	r3, r3, #12
 800ce96:	2b04      	cmp	r3, #4
 800ce98:	d00c      	beq.n	800ceb4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ce9a:	4b85      	ldr	r3, [pc, #532]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800ce9c:	689b      	ldr	r3, [r3, #8]
 800ce9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800cea2:	2b08      	cmp	r3, #8
 800cea4:	d112      	bne.n	800cecc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cea6:	4b82      	ldr	r3, [pc, #520]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cea8:	685b      	ldr	r3, [r3, #4]
 800ceaa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ceae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ceb2:	d10b      	bne.n	800cecc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ceb4:	4b7e      	ldr	r3, [pc, #504]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d05b      	beq.n	800cf78 <HAL_RCC_OscConfig+0x108>
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	685b      	ldr	r3, [r3, #4]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d157      	bne.n	800cf78 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800cec8:	2301      	movs	r3, #1
 800ceca:	e242      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	685b      	ldr	r3, [r3, #4]
 800ced0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ced4:	d106      	bne.n	800cee4 <HAL_RCC_OscConfig+0x74>
 800ced6:	4b76      	ldr	r3, [pc, #472]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	4a75      	ldr	r2, [pc, #468]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cedc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cee0:	6013      	str	r3, [r2, #0]
 800cee2:	e01d      	b.n	800cf20 <HAL_RCC_OscConfig+0xb0>
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	685b      	ldr	r3, [r3, #4]
 800cee8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ceec:	d10c      	bne.n	800cf08 <HAL_RCC_OscConfig+0x98>
 800ceee:	4b70      	ldr	r3, [pc, #448]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	4a6f      	ldr	r2, [pc, #444]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cef4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800cef8:	6013      	str	r3, [r2, #0]
 800cefa:	4b6d      	ldr	r3, [pc, #436]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	4a6c      	ldr	r2, [pc, #432]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cf00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cf04:	6013      	str	r3, [r2, #0]
 800cf06:	e00b      	b.n	800cf20 <HAL_RCC_OscConfig+0xb0>
 800cf08:	4b69      	ldr	r3, [pc, #420]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	4a68      	ldr	r2, [pc, #416]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cf0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cf12:	6013      	str	r3, [r2, #0]
 800cf14:	4b66      	ldr	r3, [pc, #408]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	4a65      	ldr	r2, [pc, #404]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cf1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800cf1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	685b      	ldr	r3, [r3, #4]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d013      	beq.n	800cf50 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800cf28:	f7fc fac0 	bl	80094ac <HAL_GetTick>
 800cf2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cf2e:	e008      	b.n	800cf42 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cf30:	f7fc fabc 	bl	80094ac <HAL_GetTick>
 800cf34:	4602      	mov	r2, r0
 800cf36:	693b      	ldr	r3, [r7, #16]
 800cf38:	1ad3      	subs	r3, r2, r3
 800cf3a:	2b64      	cmp	r3, #100	@ 0x64
 800cf3c:	d901      	bls.n	800cf42 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800cf3e:	2303      	movs	r3, #3
 800cf40:	e207      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cf42:	4b5b      	ldr	r3, [pc, #364]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d0f0      	beq.n	800cf30 <HAL_RCC_OscConfig+0xc0>
 800cf4e:	e014      	b.n	800cf7a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800cf50:	f7fc faac 	bl	80094ac <HAL_GetTick>
 800cf54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800cf56:	e008      	b.n	800cf6a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cf58:	f7fc faa8 	bl	80094ac <HAL_GetTick>
 800cf5c:	4602      	mov	r2, r0
 800cf5e:	693b      	ldr	r3, [r7, #16]
 800cf60:	1ad3      	subs	r3, r2, r3
 800cf62:	2b64      	cmp	r3, #100	@ 0x64
 800cf64:	d901      	bls.n	800cf6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800cf66:	2303      	movs	r3, #3
 800cf68:	e1f3      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800cf6a:	4b51      	ldr	r3, [pc, #324]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d1f0      	bne.n	800cf58 <HAL_RCC_OscConfig+0xe8>
 800cf76:	e000      	b.n	800cf7a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cf78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	f003 0302 	and.w	r3, r3, #2
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d063      	beq.n	800d04e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800cf86:	4b4a      	ldr	r3, [pc, #296]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cf88:	689b      	ldr	r3, [r3, #8]
 800cf8a:	f003 030c 	and.w	r3, r3, #12
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d00b      	beq.n	800cfaa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800cf92:	4b47      	ldr	r3, [pc, #284]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cf94:	689b      	ldr	r3, [r3, #8]
 800cf96:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800cf9a:	2b08      	cmp	r3, #8
 800cf9c:	d11c      	bne.n	800cfd8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800cf9e:	4b44      	ldr	r3, [pc, #272]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cfa0:	685b      	ldr	r3, [r3, #4]
 800cfa2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d116      	bne.n	800cfd8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800cfaa:	4b41      	ldr	r3, [pc, #260]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	f003 0302 	and.w	r3, r3, #2
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d005      	beq.n	800cfc2 <HAL_RCC_OscConfig+0x152>
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	68db      	ldr	r3, [r3, #12]
 800cfba:	2b01      	cmp	r3, #1
 800cfbc:	d001      	beq.n	800cfc2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800cfbe:	2301      	movs	r3, #1
 800cfc0:	e1c7      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cfc2:	4b3b      	ldr	r3, [pc, #236]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	691b      	ldr	r3, [r3, #16]
 800cfce:	00db      	lsls	r3, r3, #3
 800cfd0:	4937      	ldr	r1, [pc, #220]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800cfd2:	4313      	orrs	r3, r2
 800cfd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800cfd6:	e03a      	b.n	800d04e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	68db      	ldr	r3, [r3, #12]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d020      	beq.n	800d022 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800cfe0:	4b34      	ldr	r3, [pc, #208]	@ (800d0b4 <HAL_RCC_OscConfig+0x244>)
 800cfe2:	2201      	movs	r2, #1
 800cfe4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cfe6:	f7fc fa61 	bl	80094ac <HAL_GetTick>
 800cfea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cfec:	e008      	b.n	800d000 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cfee:	f7fc fa5d 	bl	80094ac <HAL_GetTick>
 800cff2:	4602      	mov	r2, r0
 800cff4:	693b      	ldr	r3, [r7, #16]
 800cff6:	1ad3      	subs	r3, r2, r3
 800cff8:	2b02      	cmp	r3, #2
 800cffa:	d901      	bls.n	800d000 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800cffc:	2303      	movs	r3, #3
 800cffe:	e1a8      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d000:	4b2b      	ldr	r3, [pc, #172]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	f003 0302 	and.w	r3, r3, #2
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d0f0      	beq.n	800cfee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d00c:	4b28      	ldr	r3, [pc, #160]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	691b      	ldr	r3, [r3, #16]
 800d018:	00db      	lsls	r3, r3, #3
 800d01a:	4925      	ldr	r1, [pc, #148]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800d01c:	4313      	orrs	r3, r2
 800d01e:	600b      	str	r3, [r1, #0]
 800d020:	e015      	b.n	800d04e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d022:	4b24      	ldr	r3, [pc, #144]	@ (800d0b4 <HAL_RCC_OscConfig+0x244>)
 800d024:	2200      	movs	r2, #0
 800d026:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d028:	f7fc fa40 	bl	80094ac <HAL_GetTick>
 800d02c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d02e:	e008      	b.n	800d042 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d030:	f7fc fa3c 	bl	80094ac <HAL_GetTick>
 800d034:	4602      	mov	r2, r0
 800d036:	693b      	ldr	r3, [r7, #16]
 800d038:	1ad3      	subs	r3, r2, r3
 800d03a:	2b02      	cmp	r3, #2
 800d03c:	d901      	bls.n	800d042 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800d03e:	2303      	movs	r3, #3
 800d040:	e187      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d042:	4b1b      	ldr	r3, [pc, #108]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	f003 0302 	and.w	r3, r3, #2
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d1f0      	bne.n	800d030 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	f003 0308 	and.w	r3, r3, #8
 800d056:	2b00      	cmp	r3, #0
 800d058:	d036      	beq.n	800d0c8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	695b      	ldr	r3, [r3, #20]
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d016      	beq.n	800d090 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d062:	4b15      	ldr	r3, [pc, #84]	@ (800d0b8 <HAL_RCC_OscConfig+0x248>)
 800d064:	2201      	movs	r2, #1
 800d066:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d068:	f7fc fa20 	bl	80094ac <HAL_GetTick>
 800d06c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d06e:	e008      	b.n	800d082 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d070:	f7fc fa1c 	bl	80094ac <HAL_GetTick>
 800d074:	4602      	mov	r2, r0
 800d076:	693b      	ldr	r3, [r7, #16]
 800d078:	1ad3      	subs	r3, r2, r3
 800d07a:	2b02      	cmp	r3, #2
 800d07c:	d901      	bls.n	800d082 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800d07e:	2303      	movs	r3, #3
 800d080:	e167      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d082:	4b0b      	ldr	r3, [pc, #44]	@ (800d0b0 <HAL_RCC_OscConfig+0x240>)
 800d084:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d086:	f003 0302 	and.w	r3, r3, #2
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d0f0      	beq.n	800d070 <HAL_RCC_OscConfig+0x200>
 800d08e:	e01b      	b.n	800d0c8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d090:	4b09      	ldr	r3, [pc, #36]	@ (800d0b8 <HAL_RCC_OscConfig+0x248>)
 800d092:	2200      	movs	r2, #0
 800d094:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d096:	f7fc fa09 	bl	80094ac <HAL_GetTick>
 800d09a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d09c:	e00e      	b.n	800d0bc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d09e:	f7fc fa05 	bl	80094ac <HAL_GetTick>
 800d0a2:	4602      	mov	r2, r0
 800d0a4:	693b      	ldr	r3, [r7, #16]
 800d0a6:	1ad3      	subs	r3, r2, r3
 800d0a8:	2b02      	cmp	r3, #2
 800d0aa:	d907      	bls.n	800d0bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800d0ac:	2303      	movs	r3, #3
 800d0ae:	e150      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
 800d0b0:	40023800 	.word	0x40023800
 800d0b4:	42470000 	.word	0x42470000
 800d0b8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d0bc:	4b88      	ldr	r3, [pc, #544]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d0be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d0c0:	f003 0302 	and.w	r3, r3, #2
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d1ea      	bne.n	800d09e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	f003 0304 	and.w	r3, r3, #4
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	f000 8097 	beq.w	800d204 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d0da:	4b81      	ldr	r3, [pc, #516]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d0dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d10f      	bne.n	800d106 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	60bb      	str	r3, [r7, #8]
 800d0ea:	4b7d      	ldr	r3, [pc, #500]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d0ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0ee:	4a7c      	ldr	r2, [pc, #496]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d0f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d0f4:	6413      	str	r3, [r2, #64]	@ 0x40
 800d0f6:	4b7a      	ldr	r3, [pc, #488]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d0f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d0fe:	60bb      	str	r3, [r7, #8]
 800d100:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d102:	2301      	movs	r3, #1
 800d104:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d106:	4b77      	ldr	r3, [pc, #476]	@ (800d2e4 <HAL_RCC_OscConfig+0x474>)
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d118      	bne.n	800d144 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800d112:	4b74      	ldr	r3, [pc, #464]	@ (800d2e4 <HAL_RCC_OscConfig+0x474>)
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	4a73      	ldr	r2, [pc, #460]	@ (800d2e4 <HAL_RCC_OscConfig+0x474>)
 800d118:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d11c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d11e:	f7fc f9c5 	bl	80094ac <HAL_GetTick>
 800d122:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d124:	e008      	b.n	800d138 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d126:	f7fc f9c1 	bl	80094ac <HAL_GetTick>
 800d12a:	4602      	mov	r2, r0
 800d12c:	693b      	ldr	r3, [r7, #16]
 800d12e:	1ad3      	subs	r3, r2, r3
 800d130:	2b02      	cmp	r3, #2
 800d132:	d901      	bls.n	800d138 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800d134:	2303      	movs	r3, #3
 800d136:	e10c      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d138:	4b6a      	ldr	r3, [pc, #424]	@ (800d2e4 <HAL_RCC_OscConfig+0x474>)
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d140:	2b00      	cmp	r3, #0
 800d142:	d0f0      	beq.n	800d126 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	689b      	ldr	r3, [r3, #8]
 800d148:	2b01      	cmp	r3, #1
 800d14a:	d106      	bne.n	800d15a <HAL_RCC_OscConfig+0x2ea>
 800d14c:	4b64      	ldr	r3, [pc, #400]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d14e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d150:	4a63      	ldr	r2, [pc, #396]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d152:	f043 0301 	orr.w	r3, r3, #1
 800d156:	6713      	str	r3, [r2, #112]	@ 0x70
 800d158:	e01c      	b.n	800d194 <HAL_RCC_OscConfig+0x324>
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	689b      	ldr	r3, [r3, #8]
 800d15e:	2b05      	cmp	r3, #5
 800d160:	d10c      	bne.n	800d17c <HAL_RCC_OscConfig+0x30c>
 800d162:	4b5f      	ldr	r3, [pc, #380]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d164:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d166:	4a5e      	ldr	r2, [pc, #376]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d168:	f043 0304 	orr.w	r3, r3, #4
 800d16c:	6713      	str	r3, [r2, #112]	@ 0x70
 800d16e:	4b5c      	ldr	r3, [pc, #368]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d170:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d172:	4a5b      	ldr	r2, [pc, #364]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d174:	f043 0301 	orr.w	r3, r3, #1
 800d178:	6713      	str	r3, [r2, #112]	@ 0x70
 800d17a:	e00b      	b.n	800d194 <HAL_RCC_OscConfig+0x324>
 800d17c:	4b58      	ldr	r3, [pc, #352]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d17e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d180:	4a57      	ldr	r2, [pc, #348]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d182:	f023 0301 	bic.w	r3, r3, #1
 800d186:	6713      	str	r3, [r2, #112]	@ 0x70
 800d188:	4b55      	ldr	r3, [pc, #340]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d18a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d18c:	4a54      	ldr	r2, [pc, #336]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d18e:	f023 0304 	bic.w	r3, r3, #4
 800d192:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	689b      	ldr	r3, [r3, #8]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d015      	beq.n	800d1c8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d19c:	f7fc f986 	bl	80094ac <HAL_GetTick>
 800d1a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d1a2:	e00a      	b.n	800d1ba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d1a4:	f7fc f982 	bl	80094ac <HAL_GetTick>
 800d1a8:	4602      	mov	r2, r0
 800d1aa:	693b      	ldr	r3, [r7, #16]
 800d1ac:	1ad3      	subs	r3, r2, r3
 800d1ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d1b2:	4293      	cmp	r3, r2
 800d1b4:	d901      	bls.n	800d1ba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800d1b6:	2303      	movs	r3, #3
 800d1b8:	e0cb      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d1ba:	4b49      	ldr	r3, [pc, #292]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d1bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d1be:	f003 0302 	and.w	r3, r3, #2
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d0ee      	beq.n	800d1a4 <HAL_RCC_OscConfig+0x334>
 800d1c6:	e014      	b.n	800d1f2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d1c8:	f7fc f970 	bl	80094ac <HAL_GetTick>
 800d1cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d1ce:	e00a      	b.n	800d1e6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d1d0:	f7fc f96c 	bl	80094ac <HAL_GetTick>
 800d1d4:	4602      	mov	r2, r0
 800d1d6:	693b      	ldr	r3, [r7, #16]
 800d1d8:	1ad3      	subs	r3, r2, r3
 800d1da:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d1de:	4293      	cmp	r3, r2
 800d1e0:	d901      	bls.n	800d1e6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800d1e2:	2303      	movs	r3, #3
 800d1e4:	e0b5      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d1e6:	4b3e      	ldr	r3, [pc, #248]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d1e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d1ea:	f003 0302 	and.w	r3, r3, #2
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d1ee      	bne.n	800d1d0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d1f2:	7dfb      	ldrb	r3, [r7, #23]
 800d1f4:	2b01      	cmp	r3, #1
 800d1f6:	d105      	bne.n	800d204 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d1f8:	4b39      	ldr	r3, [pc, #228]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d1fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1fc:	4a38      	ldr	r2, [pc, #224]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d1fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d202:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	699b      	ldr	r3, [r3, #24]
 800d208:	2b00      	cmp	r3, #0
 800d20a:	f000 80a1 	beq.w	800d350 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d20e:	4b34      	ldr	r3, [pc, #208]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d210:	689b      	ldr	r3, [r3, #8]
 800d212:	f003 030c 	and.w	r3, r3, #12
 800d216:	2b08      	cmp	r3, #8
 800d218:	d05c      	beq.n	800d2d4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	699b      	ldr	r3, [r3, #24]
 800d21e:	2b02      	cmp	r3, #2
 800d220:	d141      	bne.n	800d2a6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d222:	4b31      	ldr	r3, [pc, #196]	@ (800d2e8 <HAL_RCC_OscConfig+0x478>)
 800d224:	2200      	movs	r2, #0
 800d226:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d228:	f7fc f940 	bl	80094ac <HAL_GetTick>
 800d22c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d22e:	e008      	b.n	800d242 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d230:	f7fc f93c 	bl	80094ac <HAL_GetTick>
 800d234:	4602      	mov	r2, r0
 800d236:	693b      	ldr	r3, [r7, #16]
 800d238:	1ad3      	subs	r3, r2, r3
 800d23a:	2b02      	cmp	r3, #2
 800d23c:	d901      	bls.n	800d242 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800d23e:	2303      	movs	r3, #3
 800d240:	e087      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d242:	4b27      	ldr	r3, [pc, #156]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d1f0      	bne.n	800d230 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	69da      	ldr	r2, [r3, #28]
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	6a1b      	ldr	r3, [r3, #32]
 800d256:	431a      	orrs	r2, r3
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d25c:	019b      	lsls	r3, r3, #6
 800d25e:	431a      	orrs	r2, r3
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d264:	085b      	lsrs	r3, r3, #1
 800d266:	3b01      	subs	r3, #1
 800d268:	041b      	lsls	r3, r3, #16
 800d26a:	431a      	orrs	r2, r3
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d270:	061b      	lsls	r3, r3, #24
 800d272:	491b      	ldr	r1, [pc, #108]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d274:	4313      	orrs	r3, r2
 800d276:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d278:	4b1b      	ldr	r3, [pc, #108]	@ (800d2e8 <HAL_RCC_OscConfig+0x478>)
 800d27a:	2201      	movs	r2, #1
 800d27c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d27e:	f7fc f915 	bl	80094ac <HAL_GetTick>
 800d282:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d284:	e008      	b.n	800d298 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d286:	f7fc f911 	bl	80094ac <HAL_GetTick>
 800d28a:	4602      	mov	r2, r0
 800d28c:	693b      	ldr	r3, [r7, #16]
 800d28e:	1ad3      	subs	r3, r2, r3
 800d290:	2b02      	cmp	r3, #2
 800d292:	d901      	bls.n	800d298 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800d294:	2303      	movs	r3, #3
 800d296:	e05c      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d298:	4b11      	ldr	r3, [pc, #68]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d0f0      	beq.n	800d286 <HAL_RCC_OscConfig+0x416>
 800d2a4:	e054      	b.n	800d350 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d2a6:	4b10      	ldr	r3, [pc, #64]	@ (800d2e8 <HAL_RCC_OscConfig+0x478>)
 800d2a8:	2200      	movs	r2, #0
 800d2aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d2ac:	f7fc f8fe 	bl	80094ac <HAL_GetTick>
 800d2b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d2b2:	e008      	b.n	800d2c6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d2b4:	f7fc f8fa 	bl	80094ac <HAL_GetTick>
 800d2b8:	4602      	mov	r2, r0
 800d2ba:	693b      	ldr	r3, [r7, #16]
 800d2bc:	1ad3      	subs	r3, r2, r3
 800d2be:	2b02      	cmp	r3, #2
 800d2c0:	d901      	bls.n	800d2c6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800d2c2:	2303      	movs	r3, #3
 800d2c4:	e045      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d2c6:	4b06      	ldr	r3, [pc, #24]	@ (800d2e0 <HAL_RCC_OscConfig+0x470>)
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d1f0      	bne.n	800d2b4 <HAL_RCC_OscConfig+0x444>
 800d2d2:	e03d      	b.n	800d350 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	699b      	ldr	r3, [r3, #24]
 800d2d8:	2b01      	cmp	r3, #1
 800d2da:	d107      	bne.n	800d2ec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800d2dc:	2301      	movs	r3, #1
 800d2de:	e038      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
 800d2e0:	40023800 	.word	0x40023800
 800d2e4:	40007000 	.word	0x40007000
 800d2e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800d2ec:	4b1b      	ldr	r3, [pc, #108]	@ (800d35c <HAL_RCC_OscConfig+0x4ec>)
 800d2ee:	685b      	ldr	r3, [r3, #4]
 800d2f0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	699b      	ldr	r3, [r3, #24]
 800d2f6:	2b01      	cmp	r3, #1
 800d2f8:	d028      	beq.n	800d34c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d304:	429a      	cmp	r2, r3
 800d306:	d121      	bne.n	800d34c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d312:	429a      	cmp	r2, r3
 800d314:	d11a      	bne.n	800d34c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800d316:	68fa      	ldr	r2, [r7, #12]
 800d318:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800d31c:	4013      	ands	r3, r2
 800d31e:	687a      	ldr	r2, [r7, #4]
 800d320:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d322:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800d324:	4293      	cmp	r3, r2
 800d326:	d111      	bne.n	800d34c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d332:	085b      	lsrs	r3, r3, #1
 800d334:	3b01      	subs	r3, #1
 800d336:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800d338:	429a      	cmp	r2, r3
 800d33a:	d107      	bne.n	800d34c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d346:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800d348:	429a      	cmp	r2, r3
 800d34a:	d001      	beq.n	800d350 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800d34c:	2301      	movs	r3, #1
 800d34e:	e000      	b.n	800d352 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800d350:	2300      	movs	r3, #0
}
 800d352:	4618      	mov	r0, r3
 800d354:	3718      	adds	r7, #24
 800d356:	46bd      	mov	sp, r7
 800d358:	bd80      	pop	{r7, pc}
 800d35a:	bf00      	nop
 800d35c:	40023800 	.word	0x40023800

0800d360 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d360:	b580      	push	{r7, lr}
 800d362:	b084      	sub	sp, #16
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
 800d368:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d101      	bne.n	800d374 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d370:	2301      	movs	r3, #1
 800d372:	e0cc      	b.n	800d50e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d374:	4b68      	ldr	r3, [pc, #416]	@ (800d518 <HAL_RCC_ClockConfig+0x1b8>)
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	f003 0307 	and.w	r3, r3, #7
 800d37c:	683a      	ldr	r2, [r7, #0]
 800d37e:	429a      	cmp	r2, r3
 800d380:	d90c      	bls.n	800d39c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d382:	4b65      	ldr	r3, [pc, #404]	@ (800d518 <HAL_RCC_ClockConfig+0x1b8>)
 800d384:	683a      	ldr	r2, [r7, #0]
 800d386:	b2d2      	uxtb	r2, r2
 800d388:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d38a:	4b63      	ldr	r3, [pc, #396]	@ (800d518 <HAL_RCC_ClockConfig+0x1b8>)
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	f003 0307 	and.w	r3, r3, #7
 800d392:	683a      	ldr	r2, [r7, #0]
 800d394:	429a      	cmp	r2, r3
 800d396:	d001      	beq.n	800d39c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800d398:	2301      	movs	r3, #1
 800d39a:	e0b8      	b.n	800d50e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	f003 0302 	and.w	r3, r3, #2
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d020      	beq.n	800d3ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	f003 0304 	and.w	r3, r3, #4
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d005      	beq.n	800d3c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d3b4:	4b59      	ldr	r3, [pc, #356]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d3b6:	689b      	ldr	r3, [r3, #8]
 800d3b8:	4a58      	ldr	r2, [pc, #352]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d3ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800d3be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	f003 0308 	and.w	r3, r3, #8
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d005      	beq.n	800d3d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800d3cc:	4b53      	ldr	r3, [pc, #332]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d3ce:	689b      	ldr	r3, [r3, #8]
 800d3d0:	4a52      	ldr	r2, [pc, #328]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d3d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800d3d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d3d8:	4b50      	ldr	r3, [pc, #320]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d3da:	689b      	ldr	r3, [r3, #8]
 800d3dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	689b      	ldr	r3, [r3, #8]
 800d3e4:	494d      	ldr	r1, [pc, #308]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d3e6:	4313      	orrs	r3, r2
 800d3e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	f003 0301 	and.w	r3, r3, #1
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d044      	beq.n	800d480 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	685b      	ldr	r3, [r3, #4]
 800d3fa:	2b01      	cmp	r3, #1
 800d3fc:	d107      	bne.n	800d40e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d3fe:	4b47      	ldr	r3, [pc, #284]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d406:	2b00      	cmp	r3, #0
 800d408:	d119      	bne.n	800d43e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d40a:	2301      	movs	r3, #1
 800d40c:	e07f      	b.n	800d50e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	685b      	ldr	r3, [r3, #4]
 800d412:	2b02      	cmp	r3, #2
 800d414:	d003      	beq.n	800d41e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d41a:	2b03      	cmp	r3, #3
 800d41c:	d107      	bne.n	800d42e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d41e:	4b3f      	ldr	r3, [pc, #252]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d426:	2b00      	cmp	r3, #0
 800d428:	d109      	bne.n	800d43e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d42a:	2301      	movs	r3, #1
 800d42c:	e06f      	b.n	800d50e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d42e:	4b3b      	ldr	r3, [pc, #236]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	f003 0302 	and.w	r3, r3, #2
 800d436:	2b00      	cmp	r3, #0
 800d438:	d101      	bne.n	800d43e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d43a:	2301      	movs	r3, #1
 800d43c:	e067      	b.n	800d50e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800d43e:	4b37      	ldr	r3, [pc, #220]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d440:	689b      	ldr	r3, [r3, #8]
 800d442:	f023 0203 	bic.w	r2, r3, #3
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	685b      	ldr	r3, [r3, #4]
 800d44a:	4934      	ldr	r1, [pc, #208]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d44c:	4313      	orrs	r3, r2
 800d44e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800d450:	f7fc f82c 	bl	80094ac <HAL_GetTick>
 800d454:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d456:	e00a      	b.n	800d46e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d458:	f7fc f828 	bl	80094ac <HAL_GetTick>
 800d45c:	4602      	mov	r2, r0
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	1ad3      	subs	r3, r2, r3
 800d462:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d466:	4293      	cmp	r3, r2
 800d468:	d901      	bls.n	800d46e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800d46a:	2303      	movs	r3, #3
 800d46c:	e04f      	b.n	800d50e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d46e:	4b2b      	ldr	r3, [pc, #172]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d470:	689b      	ldr	r3, [r3, #8]
 800d472:	f003 020c 	and.w	r2, r3, #12
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	685b      	ldr	r3, [r3, #4]
 800d47a:	009b      	lsls	r3, r3, #2
 800d47c:	429a      	cmp	r2, r3
 800d47e:	d1eb      	bne.n	800d458 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d480:	4b25      	ldr	r3, [pc, #148]	@ (800d518 <HAL_RCC_ClockConfig+0x1b8>)
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	f003 0307 	and.w	r3, r3, #7
 800d488:	683a      	ldr	r2, [r7, #0]
 800d48a:	429a      	cmp	r2, r3
 800d48c:	d20c      	bcs.n	800d4a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d48e:	4b22      	ldr	r3, [pc, #136]	@ (800d518 <HAL_RCC_ClockConfig+0x1b8>)
 800d490:	683a      	ldr	r2, [r7, #0]
 800d492:	b2d2      	uxtb	r2, r2
 800d494:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d496:	4b20      	ldr	r3, [pc, #128]	@ (800d518 <HAL_RCC_ClockConfig+0x1b8>)
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	f003 0307 	and.w	r3, r3, #7
 800d49e:	683a      	ldr	r2, [r7, #0]
 800d4a0:	429a      	cmp	r2, r3
 800d4a2:	d001      	beq.n	800d4a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800d4a4:	2301      	movs	r3, #1
 800d4a6:	e032      	b.n	800d50e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	f003 0304 	and.w	r3, r3, #4
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d008      	beq.n	800d4c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d4b4:	4b19      	ldr	r3, [pc, #100]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d4b6:	689b      	ldr	r3, [r3, #8]
 800d4b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	68db      	ldr	r3, [r3, #12]
 800d4c0:	4916      	ldr	r1, [pc, #88]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d4c2:	4313      	orrs	r3, r2
 800d4c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	f003 0308 	and.w	r3, r3, #8
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d009      	beq.n	800d4e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d4d2:	4b12      	ldr	r3, [pc, #72]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d4d4:	689b      	ldr	r3, [r3, #8]
 800d4d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	691b      	ldr	r3, [r3, #16]
 800d4de:	00db      	lsls	r3, r3, #3
 800d4e0:	490e      	ldr	r1, [pc, #56]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d4e2:	4313      	orrs	r3, r2
 800d4e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800d4e6:	f000 f821 	bl	800d52c <HAL_RCC_GetSysClockFreq>
 800d4ea:	4602      	mov	r2, r0
 800d4ec:	4b0b      	ldr	r3, [pc, #44]	@ (800d51c <HAL_RCC_ClockConfig+0x1bc>)
 800d4ee:	689b      	ldr	r3, [r3, #8]
 800d4f0:	091b      	lsrs	r3, r3, #4
 800d4f2:	f003 030f 	and.w	r3, r3, #15
 800d4f6:	490a      	ldr	r1, [pc, #40]	@ (800d520 <HAL_RCC_ClockConfig+0x1c0>)
 800d4f8:	5ccb      	ldrb	r3, [r1, r3]
 800d4fa:	fa22 f303 	lsr.w	r3, r2, r3
 800d4fe:	4a09      	ldr	r2, [pc, #36]	@ (800d524 <HAL_RCC_ClockConfig+0x1c4>)
 800d500:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800d502:	4b09      	ldr	r3, [pc, #36]	@ (800d528 <HAL_RCC_ClockConfig+0x1c8>)
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	4618      	mov	r0, r3
 800d508:	f7fb ff8c 	bl	8009424 <HAL_InitTick>

  return HAL_OK;
 800d50c:	2300      	movs	r3, #0
}
 800d50e:	4618      	mov	r0, r3
 800d510:	3710      	adds	r7, #16
 800d512:	46bd      	mov	sp, r7
 800d514:	bd80      	pop	{r7, pc}
 800d516:	bf00      	nop
 800d518:	40023c00 	.word	0x40023c00
 800d51c:	40023800 	.word	0x40023800
 800d520:	080108c4 	.word	0x080108c4
 800d524:	20000554 	.word	0x20000554
 800d528:	20000558 	.word	0x20000558

0800d52c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d52c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d530:	b094      	sub	sp, #80	@ 0x50
 800d532:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800d534:	2300      	movs	r3, #0
 800d536:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800d538:	2300      	movs	r3, #0
 800d53a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800d53c:	2300      	movs	r3, #0
 800d53e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800d540:	2300      	movs	r3, #0
 800d542:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d544:	4b79      	ldr	r3, [pc, #484]	@ (800d72c <HAL_RCC_GetSysClockFreq+0x200>)
 800d546:	689b      	ldr	r3, [r3, #8]
 800d548:	f003 030c 	and.w	r3, r3, #12
 800d54c:	2b08      	cmp	r3, #8
 800d54e:	d00d      	beq.n	800d56c <HAL_RCC_GetSysClockFreq+0x40>
 800d550:	2b08      	cmp	r3, #8
 800d552:	f200 80e1 	bhi.w	800d718 <HAL_RCC_GetSysClockFreq+0x1ec>
 800d556:	2b00      	cmp	r3, #0
 800d558:	d002      	beq.n	800d560 <HAL_RCC_GetSysClockFreq+0x34>
 800d55a:	2b04      	cmp	r3, #4
 800d55c:	d003      	beq.n	800d566 <HAL_RCC_GetSysClockFreq+0x3a>
 800d55e:	e0db      	b.n	800d718 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800d560:	4b73      	ldr	r3, [pc, #460]	@ (800d730 <HAL_RCC_GetSysClockFreq+0x204>)
 800d562:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800d564:	e0db      	b.n	800d71e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800d566:	4b73      	ldr	r3, [pc, #460]	@ (800d734 <HAL_RCC_GetSysClockFreq+0x208>)
 800d568:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800d56a:	e0d8      	b.n	800d71e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800d56c:	4b6f      	ldr	r3, [pc, #444]	@ (800d72c <HAL_RCC_GetSysClockFreq+0x200>)
 800d56e:	685b      	ldr	r3, [r3, #4]
 800d570:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d574:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800d576:	4b6d      	ldr	r3, [pc, #436]	@ (800d72c <HAL_RCC_GetSysClockFreq+0x200>)
 800d578:	685b      	ldr	r3, [r3, #4]
 800d57a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d063      	beq.n	800d64a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d582:	4b6a      	ldr	r3, [pc, #424]	@ (800d72c <HAL_RCC_GetSysClockFreq+0x200>)
 800d584:	685b      	ldr	r3, [r3, #4]
 800d586:	099b      	lsrs	r3, r3, #6
 800d588:	2200      	movs	r2, #0
 800d58a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d58c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800d58e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d590:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d594:	633b      	str	r3, [r7, #48]	@ 0x30
 800d596:	2300      	movs	r3, #0
 800d598:	637b      	str	r3, [r7, #52]	@ 0x34
 800d59a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800d59e:	4622      	mov	r2, r4
 800d5a0:	462b      	mov	r3, r5
 800d5a2:	f04f 0000 	mov.w	r0, #0
 800d5a6:	f04f 0100 	mov.w	r1, #0
 800d5aa:	0159      	lsls	r1, r3, #5
 800d5ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800d5b0:	0150      	lsls	r0, r2, #5
 800d5b2:	4602      	mov	r2, r0
 800d5b4:	460b      	mov	r3, r1
 800d5b6:	4621      	mov	r1, r4
 800d5b8:	1a51      	subs	r1, r2, r1
 800d5ba:	6139      	str	r1, [r7, #16]
 800d5bc:	4629      	mov	r1, r5
 800d5be:	eb63 0301 	sbc.w	r3, r3, r1
 800d5c2:	617b      	str	r3, [r7, #20]
 800d5c4:	f04f 0200 	mov.w	r2, #0
 800d5c8:	f04f 0300 	mov.w	r3, #0
 800d5cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800d5d0:	4659      	mov	r1, fp
 800d5d2:	018b      	lsls	r3, r1, #6
 800d5d4:	4651      	mov	r1, sl
 800d5d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800d5da:	4651      	mov	r1, sl
 800d5dc:	018a      	lsls	r2, r1, #6
 800d5de:	4651      	mov	r1, sl
 800d5e0:	ebb2 0801 	subs.w	r8, r2, r1
 800d5e4:	4659      	mov	r1, fp
 800d5e6:	eb63 0901 	sbc.w	r9, r3, r1
 800d5ea:	f04f 0200 	mov.w	r2, #0
 800d5ee:	f04f 0300 	mov.w	r3, #0
 800d5f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d5f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d5fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d5fe:	4690      	mov	r8, r2
 800d600:	4699      	mov	r9, r3
 800d602:	4623      	mov	r3, r4
 800d604:	eb18 0303 	adds.w	r3, r8, r3
 800d608:	60bb      	str	r3, [r7, #8]
 800d60a:	462b      	mov	r3, r5
 800d60c:	eb49 0303 	adc.w	r3, r9, r3
 800d610:	60fb      	str	r3, [r7, #12]
 800d612:	f04f 0200 	mov.w	r2, #0
 800d616:	f04f 0300 	mov.w	r3, #0
 800d61a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800d61e:	4629      	mov	r1, r5
 800d620:	024b      	lsls	r3, r1, #9
 800d622:	4621      	mov	r1, r4
 800d624:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800d628:	4621      	mov	r1, r4
 800d62a:	024a      	lsls	r2, r1, #9
 800d62c:	4610      	mov	r0, r2
 800d62e:	4619      	mov	r1, r3
 800d630:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d632:	2200      	movs	r2, #0
 800d634:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d636:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d638:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800d63c:	f7f2 fe20 	bl	8000280 <__aeabi_uldivmod>
 800d640:	4602      	mov	r2, r0
 800d642:	460b      	mov	r3, r1
 800d644:	4613      	mov	r3, r2
 800d646:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d648:	e058      	b.n	800d6fc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d64a:	4b38      	ldr	r3, [pc, #224]	@ (800d72c <HAL_RCC_GetSysClockFreq+0x200>)
 800d64c:	685b      	ldr	r3, [r3, #4]
 800d64e:	099b      	lsrs	r3, r3, #6
 800d650:	2200      	movs	r2, #0
 800d652:	4618      	mov	r0, r3
 800d654:	4611      	mov	r1, r2
 800d656:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800d65a:	623b      	str	r3, [r7, #32]
 800d65c:	2300      	movs	r3, #0
 800d65e:	627b      	str	r3, [r7, #36]	@ 0x24
 800d660:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800d664:	4642      	mov	r2, r8
 800d666:	464b      	mov	r3, r9
 800d668:	f04f 0000 	mov.w	r0, #0
 800d66c:	f04f 0100 	mov.w	r1, #0
 800d670:	0159      	lsls	r1, r3, #5
 800d672:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800d676:	0150      	lsls	r0, r2, #5
 800d678:	4602      	mov	r2, r0
 800d67a:	460b      	mov	r3, r1
 800d67c:	4641      	mov	r1, r8
 800d67e:	ebb2 0a01 	subs.w	sl, r2, r1
 800d682:	4649      	mov	r1, r9
 800d684:	eb63 0b01 	sbc.w	fp, r3, r1
 800d688:	f04f 0200 	mov.w	r2, #0
 800d68c:	f04f 0300 	mov.w	r3, #0
 800d690:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800d694:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800d698:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800d69c:	ebb2 040a 	subs.w	r4, r2, sl
 800d6a0:	eb63 050b 	sbc.w	r5, r3, fp
 800d6a4:	f04f 0200 	mov.w	r2, #0
 800d6a8:	f04f 0300 	mov.w	r3, #0
 800d6ac:	00eb      	lsls	r3, r5, #3
 800d6ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d6b2:	00e2      	lsls	r2, r4, #3
 800d6b4:	4614      	mov	r4, r2
 800d6b6:	461d      	mov	r5, r3
 800d6b8:	4643      	mov	r3, r8
 800d6ba:	18e3      	adds	r3, r4, r3
 800d6bc:	603b      	str	r3, [r7, #0]
 800d6be:	464b      	mov	r3, r9
 800d6c0:	eb45 0303 	adc.w	r3, r5, r3
 800d6c4:	607b      	str	r3, [r7, #4]
 800d6c6:	f04f 0200 	mov.w	r2, #0
 800d6ca:	f04f 0300 	mov.w	r3, #0
 800d6ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 800d6d2:	4629      	mov	r1, r5
 800d6d4:	028b      	lsls	r3, r1, #10
 800d6d6:	4621      	mov	r1, r4
 800d6d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800d6dc:	4621      	mov	r1, r4
 800d6de:	028a      	lsls	r2, r1, #10
 800d6e0:	4610      	mov	r0, r2
 800d6e2:	4619      	mov	r1, r3
 800d6e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d6e6:	2200      	movs	r2, #0
 800d6e8:	61bb      	str	r3, [r7, #24]
 800d6ea:	61fa      	str	r2, [r7, #28]
 800d6ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d6f0:	f7f2 fdc6 	bl	8000280 <__aeabi_uldivmod>
 800d6f4:	4602      	mov	r2, r0
 800d6f6:	460b      	mov	r3, r1
 800d6f8:	4613      	mov	r3, r2
 800d6fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800d6fc:	4b0b      	ldr	r3, [pc, #44]	@ (800d72c <HAL_RCC_GetSysClockFreq+0x200>)
 800d6fe:	685b      	ldr	r3, [r3, #4]
 800d700:	0c1b      	lsrs	r3, r3, #16
 800d702:	f003 0303 	and.w	r3, r3, #3
 800d706:	3301      	adds	r3, #1
 800d708:	005b      	lsls	r3, r3, #1
 800d70a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800d70c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d70e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d710:	fbb2 f3f3 	udiv	r3, r2, r3
 800d714:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800d716:	e002      	b.n	800d71e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800d718:	4b05      	ldr	r3, [pc, #20]	@ (800d730 <HAL_RCC_GetSysClockFreq+0x204>)
 800d71a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800d71c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800d71e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800d720:	4618      	mov	r0, r3
 800d722:	3750      	adds	r7, #80	@ 0x50
 800d724:	46bd      	mov	sp, r7
 800d726:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d72a:	bf00      	nop
 800d72c:	40023800 	.word	0x40023800
 800d730:	00f42400 	.word	0x00f42400
 800d734:	007a1200 	.word	0x007a1200

0800d738 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d738:	b480      	push	{r7}
 800d73a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d73c:	4b03      	ldr	r3, [pc, #12]	@ (800d74c <HAL_RCC_GetHCLKFreq+0x14>)
 800d73e:	681b      	ldr	r3, [r3, #0]
}
 800d740:	4618      	mov	r0, r3
 800d742:	46bd      	mov	sp, r7
 800d744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d748:	4770      	bx	lr
 800d74a:	bf00      	nop
 800d74c:	20000554 	.word	0x20000554

0800d750 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d750:	b580      	push	{r7, lr}
 800d752:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800d754:	f7ff fff0 	bl	800d738 <HAL_RCC_GetHCLKFreq>
 800d758:	4602      	mov	r2, r0
 800d75a:	4b05      	ldr	r3, [pc, #20]	@ (800d770 <HAL_RCC_GetPCLK1Freq+0x20>)
 800d75c:	689b      	ldr	r3, [r3, #8]
 800d75e:	0a9b      	lsrs	r3, r3, #10
 800d760:	f003 0307 	and.w	r3, r3, #7
 800d764:	4903      	ldr	r1, [pc, #12]	@ (800d774 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d766:	5ccb      	ldrb	r3, [r1, r3]
 800d768:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d76c:	4618      	mov	r0, r3
 800d76e:	bd80      	pop	{r7, pc}
 800d770:	40023800 	.word	0x40023800
 800d774:	080108d4 	.word	0x080108d4

0800d778 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d778:	b580      	push	{r7, lr}
 800d77a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800d77c:	f7ff ffdc 	bl	800d738 <HAL_RCC_GetHCLKFreq>
 800d780:	4602      	mov	r2, r0
 800d782:	4b05      	ldr	r3, [pc, #20]	@ (800d798 <HAL_RCC_GetPCLK2Freq+0x20>)
 800d784:	689b      	ldr	r3, [r3, #8]
 800d786:	0b5b      	lsrs	r3, r3, #13
 800d788:	f003 0307 	and.w	r3, r3, #7
 800d78c:	4903      	ldr	r1, [pc, #12]	@ (800d79c <HAL_RCC_GetPCLK2Freq+0x24>)
 800d78e:	5ccb      	ldrb	r3, [r1, r3]
 800d790:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d794:	4618      	mov	r0, r3
 800d796:	bd80      	pop	{r7, pc}
 800d798:	40023800 	.word	0x40023800
 800d79c:	080108d4 	.word	0x080108d4

0800d7a0 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 800d7a0:	b580      	push	{r7, lr}
 800d7a2:	b082      	sub	sp, #8
 800d7a4:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800d7a6:	f7fb fe81 	bl	80094ac <HAL_GetTick>
 800d7aa:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800d7ac:	4b5d      	ldr	r3, [pc, #372]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	4a5c      	ldr	r2, [pc, #368]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d7b2:	f043 0301 	orr.w	r3, r3, #1
 800d7b6:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800d7b8:	e008      	b.n	800d7cc <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d7ba:	f7fb fe77 	bl	80094ac <HAL_GetTick>
 800d7be:	4602      	mov	r2, r0
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	1ad3      	subs	r3, r2, r3
 800d7c4:	2b02      	cmp	r3, #2
 800d7c6:	d901      	bls.n	800d7cc <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 800d7c8:	2303      	movs	r3, #3
 800d7ca:	e0a7      	b.n	800d91c <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800d7cc:	4b55      	ldr	r3, [pc, #340]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	f003 0302 	and.w	r3, r3, #2
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d0f0      	beq.n	800d7ba <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 800d7d8:	4b52      	ldr	r3, [pc, #328]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	4a51      	ldr	r2, [pc, #324]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d7de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7e2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800d7e4:	f7fb fe62 	bl	80094ac <HAL_GetTick>
 800d7e8:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 800d7ea:	4b4e      	ldr	r3, [pc, #312]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800d7f0:	e00a      	b.n	800d808 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d7f2:	f7fb fe5b 	bl	80094ac <HAL_GetTick>
 800d7f6:	4602      	mov	r2, r0
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	1ad3      	subs	r3, r2, r3
 800d7fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d800:	4293      	cmp	r3, r2
 800d802:	d901      	bls.n	800d808 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 800d804:	2303      	movs	r3, #3
 800d806:	e089      	b.n	800d91c <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800d808:	4b46      	ldr	r3, [pc, #280]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d80a:	689b      	ldr	r3, [r3, #8]
 800d80c:	f003 030c 	and.w	r3, r3, #12
 800d810:	2b00      	cmp	r3, #0
 800d812:	d1ee      	bne.n	800d7f2 <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800d814:	f7fb fe4a 	bl	80094ac <HAL_GetTick>
 800d818:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 800d81a:	4b42      	ldr	r3, [pc, #264]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	4a41      	ldr	r2, [pc, #260]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d820:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 800d824:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800d826:	e008      	b.n	800d83a <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d828:	f7fb fe40 	bl	80094ac <HAL_GetTick>
 800d82c:	4602      	mov	r2, r0
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	1ad3      	subs	r3, r2, r3
 800d832:	2b64      	cmp	r3, #100	@ 0x64
 800d834:	d901      	bls.n	800d83a <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 800d836:	2303      	movs	r3, #3
 800d838:	e070      	b.n	800d91c <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800d83a:	4b3a      	ldr	r3, [pc, #232]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d842:	2b00      	cmp	r3, #0
 800d844:	d1f0      	bne.n	800d828 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800d846:	f7fb fe31 	bl	80094ac <HAL_GetTick>
 800d84a:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800d84c:	4b35      	ldr	r3, [pc, #212]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	4a34      	ldr	r2, [pc, #208]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d852:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d856:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800d858:	e008      	b.n	800d86c <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d85a:	f7fb fe27 	bl	80094ac <HAL_GetTick>
 800d85e:	4602      	mov	r2, r0
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	1ad3      	subs	r3, r2, r3
 800d864:	2b02      	cmp	r3, #2
 800d866:	d901      	bls.n	800d86c <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 800d868:	2303      	movs	r3, #3
 800d86a:	e057      	b.n	800d91c <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800d86c:	4b2d      	ldr	r3, [pc, #180]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d874:	2b00      	cmp	r3, #0
 800d876:	d1f0      	bne.n	800d85a <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800d878:	f7fb fe18 	bl	80094ac <HAL_GetTick>
 800d87c:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 800d87e:	4b29      	ldr	r3, [pc, #164]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	4a28      	ldr	r2, [pc, #160]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d884:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d888:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800d88a:	e008      	b.n	800d89e <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800d88c:	f7fb fe0e 	bl	80094ac <HAL_GetTick>
 800d890:	4602      	mov	r2, r0
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	1ad3      	subs	r3, r2, r3
 800d896:	2b02      	cmp	r3, #2
 800d898:	d901      	bls.n	800d89e <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 800d89a:	2303      	movs	r3, #3
 800d89c:	e03e      	b.n	800d91c <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800d89e:	4b21      	ldr	r3, [pc, #132]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d1f0      	bne.n	800d88c <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 800d8aa:	4b1e      	ldr	r3, [pc, #120]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d8ac:	4a1e      	ldr	r2, [pc, #120]	@ (800d928 <HAL_RCC_DeInit+0x188>)
 800d8ae:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 800d8b0:	4b1c      	ldr	r3, [pc, #112]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d8b2:	4a1e      	ldr	r2, [pc, #120]	@ (800d92c <HAL_RCC_DeInit+0x18c>)
 800d8b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 800d8b8:	4b1a      	ldr	r3, [pc, #104]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d8ba:	68db      	ldr	r3, [r3, #12]
 800d8bc:	4a19      	ldr	r2, [pc, #100]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d8be:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 800d8c2:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 800d8c4:	4b17      	ldr	r3, [pc, #92]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d8c6:	68db      	ldr	r3, [r3, #12]
 800d8c8:	4a16      	ldr	r2, [pc, #88]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d8ca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d8ce:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
 800d8d0:	4b14      	ldr	r3, [pc, #80]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d8d2:	68db      	ldr	r3, [r3, #12]
 800d8d4:	4a13      	ldr	r2, [pc, #76]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d8d6:	f443 031f 	orr.w	r3, r3, #10420224	@ 0x9f0000
 800d8da:	60d3      	str	r3, [r2, #12]
          RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 800d8dc:	4b11      	ldr	r3, [pc, #68]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d8de:	68db      	ldr	r3, [r3, #12]
 800d8e0:	4a10      	ldr	r2, [pc, #64]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d8e2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d8e6:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800d8e8:	4b0e      	ldr	r3, [pc, #56]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d8ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d8ec:	4a0d      	ldr	r2, [pc, #52]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d8ee:	f023 0301 	bic.w	r3, r3, #1
 800d8f2:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 800d8f4:	4b0b      	ldr	r3, [pc, #44]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d8f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d8f8:	4a0a      	ldr	r2, [pc, #40]	@ (800d924 <HAL_RCC_DeInit+0x184>)
 800d8fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d8fe:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 800d900:	4b0b      	ldr	r3, [pc, #44]	@ (800d930 <HAL_RCC_DeInit+0x190>)
 800d902:	4a0c      	ldr	r2, [pc, #48]	@ (800d934 <HAL_RCC_DeInit+0x194>)
 800d904:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d906:	4b0c      	ldr	r3, [pc, #48]	@ (800d938 <HAL_RCC_DeInit+0x198>)
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	4618      	mov	r0, r3
 800d90c:	f7fb fd8a 	bl	8009424 <HAL_InitTick>
 800d910:	4603      	mov	r3, r0
 800d912:	2b00      	cmp	r3, #0
 800d914:	d001      	beq.n	800d91a <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 800d916:	2301      	movs	r3, #1
 800d918:	e000      	b.n	800d91c <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 800d91a:	2300      	movs	r3, #0
  }
}
 800d91c:	4618      	mov	r0, r3
 800d91e:	3708      	adds	r7, #8
 800d920:	46bd      	mov	sp, r7
 800d922:	bd80      	pop	{r7, pc}
 800d924:	40023800 	.word	0x40023800
 800d928:	04003010 	.word	0x04003010
 800d92c:	20003000 	.word	0x20003000
 800d930:	20000554 	.word	0x20000554
 800d934:	00f42400 	.word	0x00f42400
 800d938:	20000558 	.word	0x20000558

0800d93c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d93c:	b580      	push	{r7, lr}
 800d93e:	b082      	sub	sp, #8
 800d940:	af00      	add	r7, sp, #0
 800d942:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d101      	bne.n	800d94e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d94a:	2301      	movs	r3, #1
 800d94c:	e041      	b.n	800d9d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d954:	b2db      	uxtb	r3, r3
 800d956:	2b00      	cmp	r3, #0
 800d958:	d106      	bne.n	800d968 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	2200      	movs	r2, #0
 800d95e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d962:	6878      	ldr	r0, [r7, #4]
 800d964:	f7fb fb50 	bl	8009008 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	2202      	movs	r2, #2
 800d96c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	681a      	ldr	r2, [r3, #0]
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	3304      	adds	r3, #4
 800d978:	4619      	mov	r1, r3
 800d97a:	4610      	mov	r0, r2
 800d97c:	f000 fa70 	bl	800de60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	2201      	movs	r2, #1
 800d984:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	2201      	movs	r2, #1
 800d98c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	2201      	movs	r2, #1
 800d994:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	2201      	movs	r2, #1
 800d99c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	2201      	movs	r2, #1
 800d9a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	2201      	movs	r2, #1
 800d9ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	2201      	movs	r2, #1
 800d9b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	2201      	movs	r2, #1
 800d9bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	2201      	movs	r2, #1
 800d9c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	2201      	movs	r2, #1
 800d9cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d9d0:	2300      	movs	r3, #0
}
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	3708      	adds	r7, #8
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	bd80      	pop	{r7, pc}
	...

0800d9dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d9dc:	b480      	push	{r7}
 800d9de:	b085      	sub	sp, #20
 800d9e0:	af00      	add	r7, sp, #0
 800d9e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d9ea:	b2db      	uxtb	r3, r3
 800d9ec:	2b01      	cmp	r3, #1
 800d9ee:	d001      	beq.n	800d9f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d9f0:	2301      	movs	r3, #1
 800d9f2:	e044      	b.n	800da7e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	2202      	movs	r2, #2
 800d9f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	68da      	ldr	r2, [r3, #12]
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	f042 0201 	orr.w	r2, r2, #1
 800da0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	4a1e      	ldr	r2, [pc, #120]	@ (800da8c <HAL_TIM_Base_Start_IT+0xb0>)
 800da12:	4293      	cmp	r3, r2
 800da14:	d018      	beq.n	800da48 <HAL_TIM_Base_Start_IT+0x6c>
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da1e:	d013      	beq.n	800da48 <HAL_TIM_Base_Start_IT+0x6c>
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	4a1a      	ldr	r2, [pc, #104]	@ (800da90 <HAL_TIM_Base_Start_IT+0xb4>)
 800da26:	4293      	cmp	r3, r2
 800da28:	d00e      	beq.n	800da48 <HAL_TIM_Base_Start_IT+0x6c>
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	4a19      	ldr	r2, [pc, #100]	@ (800da94 <HAL_TIM_Base_Start_IT+0xb8>)
 800da30:	4293      	cmp	r3, r2
 800da32:	d009      	beq.n	800da48 <HAL_TIM_Base_Start_IT+0x6c>
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	4a17      	ldr	r2, [pc, #92]	@ (800da98 <HAL_TIM_Base_Start_IT+0xbc>)
 800da3a:	4293      	cmp	r3, r2
 800da3c:	d004      	beq.n	800da48 <HAL_TIM_Base_Start_IT+0x6c>
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	4a16      	ldr	r2, [pc, #88]	@ (800da9c <HAL_TIM_Base_Start_IT+0xc0>)
 800da44:	4293      	cmp	r3, r2
 800da46:	d111      	bne.n	800da6c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	689b      	ldr	r3, [r3, #8]
 800da4e:	f003 0307 	and.w	r3, r3, #7
 800da52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	2b06      	cmp	r3, #6
 800da58:	d010      	beq.n	800da7c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	681a      	ldr	r2, [r3, #0]
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	f042 0201 	orr.w	r2, r2, #1
 800da68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da6a:	e007      	b.n	800da7c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	681a      	ldr	r2, [r3, #0]
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	f042 0201 	orr.w	r2, r2, #1
 800da7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800da7c:	2300      	movs	r3, #0
}
 800da7e:	4618      	mov	r0, r3
 800da80:	3714      	adds	r7, #20
 800da82:	46bd      	mov	sp, r7
 800da84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da88:	4770      	bx	lr
 800da8a:	bf00      	nop
 800da8c:	40010000 	.word	0x40010000
 800da90:	40000400 	.word	0x40000400
 800da94:	40000800 	.word	0x40000800
 800da98:	40000c00 	.word	0x40000c00
 800da9c:	40014000 	.word	0x40014000

0800daa0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800daa0:	b580      	push	{r7, lr}
 800daa2:	b084      	sub	sp, #16
 800daa4:	af00      	add	r7, sp, #0
 800daa6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	68db      	ldr	r3, [r3, #12]
 800daae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	691b      	ldr	r3, [r3, #16]
 800dab6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800dab8:	68bb      	ldr	r3, [r7, #8]
 800daba:	f003 0302 	and.w	r3, r3, #2
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d020      	beq.n	800db04 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	f003 0302 	and.w	r3, r3, #2
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d01b      	beq.n	800db04 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	f06f 0202 	mvn.w	r2, #2
 800dad4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	2201      	movs	r2, #1
 800dada:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	699b      	ldr	r3, [r3, #24]
 800dae2:	f003 0303 	and.w	r3, r3, #3
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d003      	beq.n	800daf2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800daea:	6878      	ldr	r0, [r7, #4]
 800daec:	f000 f999 	bl	800de22 <HAL_TIM_IC_CaptureCallback>
 800daf0:	e005      	b.n	800dafe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800daf2:	6878      	ldr	r0, [r7, #4]
 800daf4:	f000 f98b 	bl	800de0e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800daf8:	6878      	ldr	r0, [r7, #4]
 800dafa:	f000 f99c 	bl	800de36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	2200      	movs	r2, #0
 800db02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800db04:	68bb      	ldr	r3, [r7, #8]
 800db06:	f003 0304 	and.w	r3, r3, #4
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d020      	beq.n	800db50 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	f003 0304 	and.w	r3, r3, #4
 800db14:	2b00      	cmp	r3, #0
 800db16:	d01b      	beq.n	800db50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	f06f 0204 	mvn.w	r2, #4
 800db20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	2202      	movs	r2, #2
 800db26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	699b      	ldr	r3, [r3, #24]
 800db2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800db32:	2b00      	cmp	r3, #0
 800db34:	d003      	beq.n	800db3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800db36:	6878      	ldr	r0, [r7, #4]
 800db38:	f000 f973 	bl	800de22 <HAL_TIM_IC_CaptureCallback>
 800db3c:	e005      	b.n	800db4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800db3e:	6878      	ldr	r0, [r7, #4]
 800db40:	f000 f965 	bl	800de0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800db44:	6878      	ldr	r0, [r7, #4]
 800db46:	f000 f976 	bl	800de36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	2200      	movs	r2, #0
 800db4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800db50:	68bb      	ldr	r3, [r7, #8]
 800db52:	f003 0308 	and.w	r3, r3, #8
 800db56:	2b00      	cmp	r3, #0
 800db58:	d020      	beq.n	800db9c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	f003 0308 	and.w	r3, r3, #8
 800db60:	2b00      	cmp	r3, #0
 800db62:	d01b      	beq.n	800db9c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	f06f 0208 	mvn.w	r2, #8
 800db6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	2204      	movs	r2, #4
 800db72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	69db      	ldr	r3, [r3, #28]
 800db7a:	f003 0303 	and.w	r3, r3, #3
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d003      	beq.n	800db8a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800db82:	6878      	ldr	r0, [r7, #4]
 800db84:	f000 f94d 	bl	800de22 <HAL_TIM_IC_CaptureCallback>
 800db88:	e005      	b.n	800db96 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800db8a:	6878      	ldr	r0, [r7, #4]
 800db8c:	f000 f93f 	bl	800de0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800db90:	6878      	ldr	r0, [r7, #4]
 800db92:	f000 f950 	bl	800de36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	2200      	movs	r2, #0
 800db9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800db9c:	68bb      	ldr	r3, [r7, #8]
 800db9e:	f003 0310 	and.w	r3, r3, #16
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d020      	beq.n	800dbe8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	f003 0310 	and.w	r3, r3, #16
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d01b      	beq.n	800dbe8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	f06f 0210 	mvn.w	r2, #16
 800dbb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	2208      	movs	r2, #8
 800dbbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	69db      	ldr	r3, [r3, #28]
 800dbc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d003      	beq.n	800dbd6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dbce:	6878      	ldr	r0, [r7, #4]
 800dbd0:	f000 f927 	bl	800de22 <HAL_TIM_IC_CaptureCallback>
 800dbd4:	e005      	b.n	800dbe2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dbd6:	6878      	ldr	r0, [r7, #4]
 800dbd8:	f000 f919 	bl	800de0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dbdc:	6878      	ldr	r0, [r7, #4]
 800dbde:	f000 f92a 	bl	800de36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	2200      	movs	r2, #0
 800dbe6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800dbe8:	68bb      	ldr	r3, [r7, #8]
 800dbea:	f003 0301 	and.w	r3, r3, #1
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d00c      	beq.n	800dc0c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	f003 0301 	and.w	r3, r3, #1
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d007      	beq.n	800dc0c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	f06f 0201 	mvn.w	r2, #1
 800dc04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dc06:	6878      	ldr	r0, [r7, #4]
 800dc08:	f7f6 f8ac 	bl	8003d64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800dc0c:	68bb      	ldr	r3, [r7, #8]
 800dc0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d00c      	beq.n	800dc30 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d007      	beq.n	800dc30 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800dc28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dc2a:	6878      	ldr	r0, [r7, #4]
 800dc2c:	f000 fab0 	bl	800e190 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800dc30:	68bb      	ldr	r3, [r7, #8]
 800dc32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d00c      	beq.n	800dc54 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d007      	beq.n	800dc54 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800dc4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dc4e:	6878      	ldr	r0, [r7, #4]
 800dc50:	f000 f8fb 	bl	800de4a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800dc54:	68bb      	ldr	r3, [r7, #8]
 800dc56:	f003 0320 	and.w	r3, r3, #32
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d00c      	beq.n	800dc78 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	f003 0320 	and.w	r3, r3, #32
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d007      	beq.n	800dc78 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	f06f 0220 	mvn.w	r2, #32
 800dc70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800dc72:	6878      	ldr	r0, [r7, #4]
 800dc74:	f000 fa82 	bl	800e17c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dc78:	bf00      	nop
 800dc7a:	3710      	adds	r7, #16
 800dc7c:	46bd      	mov	sp, r7
 800dc7e:	bd80      	pop	{r7, pc}

0800dc80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800dc80:	b580      	push	{r7, lr}
 800dc82:	b084      	sub	sp, #16
 800dc84:	af00      	add	r7, sp, #0
 800dc86:	6078      	str	r0, [r7, #4]
 800dc88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800dc8a:	2300      	movs	r3, #0
 800dc8c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dc94:	2b01      	cmp	r3, #1
 800dc96:	d101      	bne.n	800dc9c <HAL_TIM_ConfigClockSource+0x1c>
 800dc98:	2302      	movs	r3, #2
 800dc9a:	e0b4      	b.n	800de06 <HAL_TIM_ConfigClockSource+0x186>
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	2201      	movs	r2, #1
 800dca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	2202      	movs	r2, #2
 800dca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	689b      	ldr	r3, [r3, #8]
 800dcb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800dcb4:	68bb      	ldr	r3, [r7, #8]
 800dcb6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800dcba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dcbc:	68bb      	ldr	r3, [r7, #8]
 800dcbe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800dcc2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	68ba      	ldr	r2, [r7, #8]
 800dcca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800dccc:	683b      	ldr	r3, [r7, #0]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dcd4:	d03e      	beq.n	800dd54 <HAL_TIM_ConfigClockSource+0xd4>
 800dcd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dcda:	f200 8087 	bhi.w	800ddec <HAL_TIM_ConfigClockSource+0x16c>
 800dcde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dce2:	f000 8086 	beq.w	800ddf2 <HAL_TIM_ConfigClockSource+0x172>
 800dce6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dcea:	d87f      	bhi.n	800ddec <HAL_TIM_ConfigClockSource+0x16c>
 800dcec:	2b70      	cmp	r3, #112	@ 0x70
 800dcee:	d01a      	beq.n	800dd26 <HAL_TIM_ConfigClockSource+0xa6>
 800dcf0:	2b70      	cmp	r3, #112	@ 0x70
 800dcf2:	d87b      	bhi.n	800ddec <HAL_TIM_ConfigClockSource+0x16c>
 800dcf4:	2b60      	cmp	r3, #96	@ 0x60
 800dcf6:	d050      	beq.n	800dd9a <HAL_TIM_ConfigClockSource+0x11a>
 800dcf8:	2b60      	cmp	r3, #96	@ 0x60
 800dcfa:	d877      	bhi.n	800ddec <HAL_TIM_ConfigClockSource+0x16c>
 800dcfc:	2b50      	cmp	r3, #80	@ 0x50
 800dcfe:	d03c      	beq.n	800dd7a <HAL_TIM_ConfigClockSource+0xfa>
 800dd00:	2b50      	cmp	r3, #80	@ 0x50
 800dd02:	d873      	bhi.n	800ddec <HAL_TIM_ConfigClockSource+0x16c>
 800dd04:	2b40      	cmp	r3, #64	@ 0x40
 800dd06:	d058      	beq.n	800ddba <HAL_TIM_ConfigClockSource+0x13a>
 800dd08:	2b40      	cmp	r3, #64	@ 0x40
 800dd0a:	d86f      	bhi.n	800ddec <HAL_TIM_ConfigClockSource+0x16c>
 800dd0c:	2b30      	cmp	r3, #48	@ 0x30
 800dd0e:	d064      	beq.n	800ddda <HAL_TIM_ConfigClockSource+0x15a>
 800dd10:	2b30      	cmp	r3, #48	@ 0x30
 800dd12:	d86b      	bhi.n	800ddec <HAL_TIM_ConfigClockSource+0x16c>
 800dd14:	2b20      	cmp	r3, #32
 800dd16:	d060      	beq.n	800ddda <HAL_TIM_ConfigClockSource+0x15a>
 800dd18:	2b20      	cmp	r3, #32
 800dd1a:	d867      	bhi.n	800ddec <HAL_TIM_ConfigClockSource+0x16c>
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d05c      	beq.n	800ddda <HAL_TIM_ConfigClockSource+0x15a>
 800dd20:	2b10      	cmp	r3, #16
 800dd22:	d05a      	beq.n	800ddda <HAL_TIM_ConfigClockSource+0x15a>
 800dd24:	e062      	b.n	800ddec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800dd2e:	683b      	ldr	r3, [r7, #0]
 800dd30:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800dd32:	683b      	ldr	r3, [r7, #0]
 800dd34:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800dd36:	f000 f993 	bl	800e060 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	689b      	ldr	r3, [r3, #8]
 800dd40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800dd42:	68bb      	ldr	r3, [r7, #8]
 800dd44:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800dd48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	68ba      	ldr	r2, [r7, #8]
 800dd50:	609a      	str	r2, [r3, #8]
      break;
 800dd52:	e04f      	b.n	800ddf4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800dd58:	683b      	ldr	r3, [r7, #0]
 800dd5a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800dd5c:	683b      	ldr	r3, [r7, #0]
 800dd5e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800dd60:	683b      	ldr	r3, [r7, #0]
 800dd62:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800dd64:	f000 f97c 	bl	800e060 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	689a      	ldr	r2, [r3, #8]
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800dd76:	609a      	str	r2, [r3, #8]
      break;
 800dd78:	e03c      	b.n	800ddf4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dd7e:	683b      	ldr	r3, [r7, #0]
 800dd80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dd82:	683b      	ldr	r3, [r7, #0]
 800dd84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800dd86:	461a      	mov	r2, r3
 800dd88:	f000 f8f0 	bl	800df6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	2150      	movs	r1, #80	@ 0x50
 800dd92:	4618      	mov	r0, r3
 800dd94:	f000 f949 	bl	800e02a <TIM_ITRx_SetConfig>
      break;
 800dd98:	e02c      	b.n	800ddf4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dd9e:	683b      	ldr	r3, [r7, #0]
 800dda0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dda2:	683b      	ldr	r3, [r7, #0]
 800dda4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800dda6:	461a      	mov	r2, r3
 800dda8:	f000 f90f 	bl	800dfca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	2160      	movs	r1, #96	@ 0x60
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	f000 f939 	bl	800e02a <TIM_ITRx_SetConfig>
      break;
 800ddb8:	e01c      	b.n	800ddf4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ddbe:	683b      	ldr	r3, [r7, #0]
 800ddc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ddc2:	683b      	ldr	r3, [r7, #0]
 800ddc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ddc6:	461a      	mov	r2, r3
 800ddc8:	f000 f8d0 	bl	800df6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	2140      	movs	r1, #64	@ 0x40
 800ddd2:	4618      	mov	r0, r3
 800ddd4:	f000 f929 	bl	800e02a <TIM_ITRx_SetConfig>
      break;
 800ddd8:	e00c      	b.n	800ddf4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	681a      	ldr	r2, [r3, #0]
 800ddde:	683b      	ldr	r3, [r7, #0]
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	4619      	mov	r1, r3
 800dde4:	4610      	mov	r0, r2
 800dde6:	f000 f920 	bl	800e02a <TIM_ITRx_SetConfig>
      break;
 800ddea:	e003      	b.n	800ddf4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800ddec:	2301      	movs	r3, #1
 800ddee:	73fb      	strb	r3, [r7, #15]
      break;
 800ddf0:	e000      	b.n	800ddf4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800ddf2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	2201      	movs	r2, #1
 800ddf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	2200      	movs	r2, #0
 800de00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800de04:	7bfb      	ldrb	r3, [r7, #15]
}
 800de06:	4618      	mov	r0, r3
 800de08:	3710      	adds	r7, #16
 800de0a:	46bd      	mov	sp, r7
 800de0c:	bd80      	pop	{r7, pc}

0800de0e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800de0e:	b480      	push	{r7}
 800de10:	b083      	sub	sp, #12
 800de12:	af00      	add	r7, sp, #0
 800de14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800de16:	bf00      	nop
 800de18:	370c      	adds	r7, #12
 800de1a:	46bd      	mov	sp, r7
 800de1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de20:	4770      	bx	lr

0800de22 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800de22:	b480      	push	{r7}
 800de24:	b083      	sub	sp, #12
 800de26:	af00      	add	r7, sp, #0
 800de28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800de2a:	bf00      	nop
 800de2c:	370c      	adds	r7, #12
 800de2e:	46bd      	mov	sp, r7
 800de30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de34:	4770      	bx	lr

0800de36 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800de36:	b480      	push	{r7}
 800de38:	b083      	sub	sp, #12
 800de3a:	af00      	add	r7, sp, #0
 800de3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800de3e:	bf00      	nop
 800de40:	370c      	adds	r7, #12
 800de42:	46bd      	mov	sp, r7
 800de44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de48:	4770      	bx	lr

0800de4a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800de4a:	b480      	push	{r7}
 800de4c:	b083      	sub	sp, #12
 800de4e:	af00      	add	r7, sp, #0
 800de50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800de52:	bf00      	nop
 800de54:	370c      	adds	r7, #12
 800de56:	46bd      	mov	sp, r7
 800de58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de5c:	4770      	bx	lr
	...

0800de60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800de60:	b480      	push	{r7}
 800de62:	b085      	sub	sp, #20
 800de64:	af00      	add	r7, sp, #0
 800de66:	6078      	str	r0, [r7, #4]
 800de68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	4a37      	ldr	r2, [pc, #220]	@ (800df50 <TIM_Base_SetConfig+0xf0>)
 800de74:	4293      	cmp	r3, r2
 800de76:	d00f      	beq.n	800de98 <TIM_Base_SetConfig+0x38>
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800de7e:	d00b      	beq.n	800de98 <TIM_Base_SetConfig+0x38>
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	4a34      	ldr	r2, [pc, #208]	@ (800df54 <TIM_Base_SetConfig+0xf4>)
 800de84:	4293      	cmp	r3, r2
 800de86:	d007      	beq.n	800de98 <TIM_Base_SetConfig+0x38>
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	4a33      	ldr	r2, [pc, #204]	@ (800df58 <TIM_Base_SetConfig+0xf8>)
 800de8c:	4293      	cmp	r3, r2
 800de8e:	d003      	beq.n	800de98 <TIM_Base_SetConfig+0x38>
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	4a32      	ldr	r2, [pc, #200]	@ (800df5c <TIM_Base_SetConfig+0xfc>)
 800de94:	4293      	cmp	r3, r2
 800de96:	d108      	bne.n	800deaa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800dea0:	683b      	ldr	r3, [r7, #0]
 800dea2:	685b      	ldr	r3, [r3, #4]
 800dea4:	68fa      	ldr	r2, [r7, #12]
 800dea6:	4313      	orrs	r3, r2
 800dea8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	4a28      	ldr	r2, [pc, #160]	@ (800df50 <TIM_Base_SetConfig+0xf0>)
 800deae:	4293      	cmp	r3, r2
 800deb0:	d01b      	beq.n	800deea <TIM_Base_SetConfig+0x8a>
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800deb8:	d017      	beq.n	800deea <TIM_Base_SetConfig+0x8a>
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	4a25      	ldr	r2, [pc, #148]	@ (800df54 <TIM_Base_SetConfig+0xf4>)
 800debe:	4293      	cmp	r3, r2
 800dec0:	d013      	beq.n	800deea <TIM_Base_SetConfig+0x8a>
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	4a24      	ldr	r2, [pc, #144]	@ (800df58 <TIM_Base_SetConfig+0xf8>)
 800dec6:	4293      	cmp	r3, r2
 800dec8:	d00f      	beq.n	800deea <TIM_Base_SetConfig+0x8a>
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	4a23      	ldr	r2, [pc, #140]	@ (800df5c <TIM_Base_SetConfig+0xfc>)
 800dece:	4293      	cmp	r3, r2
 800ded0:	d00b      	beq.n	800deea <TIM_Base_SetConfig+0x8a>
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	4a22      	ldr	r2, [pc, #136]	@ (800df60 <TIM_Base_SetConfig+0x100>)
 800ded6:	4293      	cmp	r3, r2
 800ded8:	d007      	beq.n	800deea <TIM_Base_SetConfig+0x8a>
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	4a21      	ldr	r2, [pc, #132]	@ (800df64 <TIM_Base_SetConfig+0x104>)
 800dede:	4293      	cmp	r3, r2
 800dee0:	d003      	beq.n	800deea <TIM_Base_SetConfig+0x8a>
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	4a20      	ldr	r2, [pc, #128]	@ (800df68 <TIM_Base_SetConfig+0x108>)
 800dee6:	4293      	cmp	r3, r2
 800dee8:	d108      	bne.n	800defc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800def0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800def2:	683b      	ldr	r3, [r7, #0]
 800def4:	68db      	ldr	r3, [r3, #12]
 800def6:	68fa      	ldr	r2, [r7, #12]
 800def8:	4313      	orrs	r3, r2
 800defa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800df02:	683b      	ldr	r3, [r7, #0]
 800df04:	695b      	ldr	r3, [r3, #20]
 800df06:	4313      	orrs	r3, r2
 800df08:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800df0a:	683b      	ldr	r3, [r7, #0]
 800df0c:	689a      	ldr	r2, [r3, #8]
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800df12:	683b      	ldr	r3, [r7, #0]
 800df14:	681a      	ldr	r2, [r3, #0]
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	4a0c      	ldr	r2, [pc, #48]	@ (800df50 <TIM_Base_SetConfig+0xf0>)
 800df1e:	4293      	cmp	r3, r2
 800df20:	d103      	bne.n	800df2a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800df22:	683b      	ldr	r3, [r7, #0]
 800df24:	691a      	ldr	r2, [r3, #16]
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	f043 0204 	orr.w	r2, r3, #4
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	2201      	movs	r2, #1
 800df3a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	68fa      	ldr	r2, [r7, #12]
 800df40:	601a      	str	r2, [r3, #0]
}
 800df42:	bf00      	nop
 800df44:	3714      	adds	r7, #20
 800df46:	46bd      	mov	sp, r7
 800df48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df4c:	4770      	bx	lr
 800df4e:	bf00      	nop
 800df50:	40010000 	.word	0x40010000
 800df54:	40000400 	.word	0x40000400
 800df58:	40000800 	.word	0x40000800
 800df5c:	40000c00 	.word	0x40000c00
 800df60:	40014000 	.word	0x40014000
 800df64:	40014400 	.word	0x40014400
 800df68:	40014800 	.word	0x40014800

0800df6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800df6c:	b480      	push	{r7}
 800df6e:	b087      	sub	sp, #28
 800df70:	af00      	add	r7, sp, #0
 800df72:	60f8      	str	r0, [r7, #12]
 800df74:	60b9      	str	r1, [r7, #8]
 800df76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	6a1b      	ldr	r3, [r3, #32]
 800df7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	6a1b      	ldr	r3, [r3, #32]
 800df82:	f023 0201 	bic.w	r2, r3, #1
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	699b      	ldr	r3, [r3, #24]
 800df8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800df90:	693b      	ldr	r3, [r7, #16]
 800df92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800df96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	011b      	lsls	r3, r3, #4
 800df9c:	693a      	ldr	r2, [r7, #16]
 800df9e:	4313      	orrs	r3, r2
 800dfa0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800dfa2:	697b      	ldr	r3, [r7, #20]
 800dfa4:	f023 030a 	bic.w	r3, r3, #10
 800dfa8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800dfaa:	697a      	ldr	r2, [r7, #20]
 800dfac:	68bb      	ldr	r3, [r7, #8]
 800dfae:	4313      	orrs	r3, r2
 800dfb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	693a      	ldr	r2, [r7, #16]
 800dfb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	697a      	ldr	r2, [r7, #20]
 800dfbc:	621a      	str	r2, [r3, #32]
}
 800dfbe:	bf00      	nop
 800dfc0:	371c      	adds	r7, #28
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc8:	4770      	bx	lr

0800dfca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dfca:	b480      	push	{r7}
 800dfcc:	b087      	sub	sp, #28
 800dfce:	af00      	add	r7, sp, #0
 800dfd0:	60f8      	str	r0, [r7, #12]
 800dfd2:	60b9      	str	r1, [r7, #8]
 800dfd4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	6a1b      	ldr	r3, [r3, #32]
 800dfda:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	6a1b      	ldr	r3, [r3, #32]
 800dfe0:	f023 0210 	bic.w	r2, r3, #16
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	699b      	ldr	r3, [r3, #24]
 800dfec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800dfee:	693b      	ldr	r3, [r7, #16]
 800dff0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800dff4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	031b      	lsls	r3, r3, #12
 800dffa:	693a      	ldr	r2, [r7, #16]
 800dffc:	4313      	orrs	r3, r2
 800dffe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e000:	697b      	ldr	r3, [r7, #20]
 800e002:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e006:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e008:	68bb      	ldr	r3, [r7, #8]
 800e00a:	011b      	lsls	r3, r3, #4
 800e00c:	697a      	ldr	r2, [r7, #20]
 800e00e:	4313      	orrs	r3, r2
 800e010:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	693a      	ldr	r2, [r7, #16]
 800e016:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	697a      	ldr	r2, [r7, #20]
 800e01c:	621a      	str	r2, [r3, #32]
}
 800e01e:	bf00      	nop
 800e020:	371c      	adds	r7, #28
 800e022:	46bd      	mov	sp, r7
 800e024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e028:	4770      	bx	lr

0800e02a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e02a:	b480      	push	{r7}
 800e02c:	b085      	sub	sp, #20
 800e02e:	af00      	add	r7, sp, #0
 800e030:	6078      	str	r0, [r7, #4]
 800e032:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	689b      	ldr	r3, [r3, #8]
 800e038:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e040:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e042:	683a      	ldr	r2, [r7, #0]
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	4313      	orrs	r3, r2
 800e048:	f043 0307 	orr.w	r3, r3, #7
 800e04c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	68fa      	ldr	r2, [r7, #12]
 800e052:	609a      	str	r2, [r3, #8]
}
 800e054:	bf00      	nop
 800e056:	3714      	adds	r7, #20
 800e058:	46bd      	mov	sp, r7
 800e05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e05e:	4770      	bx	lr

0800e060 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e060:	b480      	push	{r7}
 800e062:	b087      	sub	sp, #28
 800e064:	af00      	add	r7, sp, #0
 800e066:	60f8      	str	r0, [r7, #12]
 800e068:	60b9      	str	r1, [r7, #8]
 800e06a:	607a      	str	r2, [r7, #4]
 800e06c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	689b      	ldr	r3, [r3, #8]
 800e072:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e074:	697b      	ldr	r3, [r7, #20]
 800e076:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e07a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e07c:	683b      	ldr	r3, [r7, #0]
 800e07e:	021a      	lsls	r2, r3, #8
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	431a      	orrs	r2, r3
 800e084:	68bb      	ldr	r3, [r7, #8]
 800e086:	4313      	orrs	r3, r2
 800e088:	697a      	ldr	r2, [r7, #20]
 800e08a:	4313      	orrs	r3, r2
 800e08c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	697a      	ldr	r2, [r7, #20]
 800e092:	609a      	str	r2, [r3, #8]
}
 800e094:	bf00      	nop
 800e096:	371c      	adds	r7, #28
 800e098:	46bd      	mov	sp, r7
 800e09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e09e:	4770      	bx	lr

0800e0a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e0a0:	b480      	push	{r7}
 800e0a2:	b085      	sub	sp, #20
 800e0a4:	af00      	add	r7, sp, #0
 800e0a6:	6078      	str	r0, [r7, #4]
 800e0a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e0b0:	2b01      	cmp	r3, #1
 800e0b2:	d101      	bne.n	800e0b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e0b4:	2302      	movs	r3, #2
 800e0b6:	e050      	b.n	800e15a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	2201      	movs	r2, #1
 800e0bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	2202      	movs	r2, #2
 800e0c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	685b      	ldr	r3, [r3, #4]
 800e0ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	689b      	ldr	r3, [r3, #8]
 800e0d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e0de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e0e0:	683b      	ldr	r3, [r7, #0]
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	68fa      	ldr	r2, [r7, #12]
 800e0e6:	4313      	orrs	r3, r2
 800e0e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	68fa      	ldr	r2, [r7, #12]
 800e0f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	4a1c      	ldr	r2, [pc, #112]	@ (800e168 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800e0f8:	4293      	cmp	r3, r2
 800e0fa:	d018      	beq.n	800e12e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e104:	d013      	beq.n	800e12e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	4a18      	ldr	r2, [pc, #96]	@ (800e16c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800e10c:	4293      	cmp	r3, r2
 800e10e:	d00e      	beq.n	800e12e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	4a16      	ldr	r2, [pc, #88]	@ (800e170 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800e116:	4293      	cmp	r3, r2
 800e118:	d009      	beq.n	800e12e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	4a15      	ldr	r2, [pc, #84]	@ (800e174 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800e120:	4293      	cmp	r3, r2
 800e122:	d004      	beq.n	800e12e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	4a13      	ldr	r2, [pc, #76]	@ (800e178 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800e12a:	4293      	cmp	r3, r2
 800e12c:	d10c      	bne.n	800e148 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e12e:	68bb      	ldr	r3, [r7, #8]
 800e130:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e134:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	685b      	ldr	r3, [r3, #4]
 800e13a:	68ba      	ldr	r2, [r7, #8]
 800e13c:	4313      	orrs	r3, r2
 800e13e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	68ba      	ldr	r2, [r7, #8]
 800e146:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	2201      	movs	r2, #1
 800e14c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	2200      	movs	r2, #0
 800e154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e158:	2300      	movs	r3, #0
}
 800e15a:	4618      	mov	r0, r3
 800e15c:	3714      	adds	r7, #20
 800e15e:	46bd      	mov	sp, r7
 800e160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e164:	4770      	bx	lr
 800e166:	bf00      	nop
 800e168:	40010000 	.word	0x40010000
 800e16c:	40000400 	.word	0x40000400
 800e170:	40000800 	.word	0x40000800
 800e174:	40000c00 	.word	0x40000c00
 800e178:	40014000 	.word	0x40014000

0800e17c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e17c:	b480      	push	{r7}
 800e17e:	b083      	sub	sp, #12
 800e180:	af00      	add	r7, sp, #0
 800e182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e184:	bf00      	nop
 800e186:	370c      	adds	r7, #12
 800e188:	46bd      	mov	sp, r7
 800e18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e18e:	4770      	bx	lr

0800e190 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e190:	b480      	push	{r7}
 800e192:	b083      	sub	sp, #12
 800e194:	af00      	add	r7, sp, #0
 800e196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e198:	bf00      	nop
 800e19a:	370c      	adds	r7, #12
 800e19c:	46bd      	mov	sp, r7
 800e19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a2:	4770      	bx	lr

0800e1a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e1a4:	b580      	push	{r7, lr}
 800e1a6:	b082      	sub	sp, #8
 800e1a8:	af00      	add	r7, sp, #0
 800e1aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d101      	bne.n	800e1b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e1b2:	2301      	movs	r3, #1
 800e1b4:	e042      	b.n	800e23c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e1bc:	b2db      	uxtb	r3, r3
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d106      	bne.n	800e1d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	2200      	movs	r2, #0
 800e1c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e1ca:	6878      	ldr	r0, [r7, #4]
 800e1cc:	f7fa ff42 	bl	8009054 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	2224      	movs	r2, #36	@ 0x24
 800e1d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	68da      	ldr	r2, [r3, #12]
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e1e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800e1e8:	6878      	ldr	r0, [r7, #4]
 800e1ea:	f000 fe15 	bl	800ee18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	691a      	ldr	r2, [r3, #16]
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e1fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	695a      	ldr	r2, [r3, #20]
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e20c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	68da      	ldr	r2, [r3, #12]
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e21c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	2200      	movs	r2, #0
 800e222:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	2220      	movs	r2, #32
 800e228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	2220      	movs	r2, #32
 800e230:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	2200      	movs	r2, #0
 800e238:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800e23a:	2300      	movs	r3, #0
}
 800e23c:	4618      	mov	r0, r3
 800e23e:	3708      	adds	r7, #8
 800e240:	46bd      	mov	sp, r7
 800e242:	bd80      	pop	{r7, pc}

0800e244 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e244:	b580      	push	{r7, lr}
 800e246:	b08a      	sub	sp, #40	@ 0x28
 800e248:	af02      	add	r7, sp, #8
 800e24a:	60f8      	str	r0, [r7, #12]
 800e24c:	60b9      	str	r1, [r7, #8]
 800e24e:	603b      	str	r3, [r7, #0]
 800e250:	4613      	mov	r3, r2
 800e252:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800e254:	2300      	movs	r3, #0
 800e256:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e25e:	b2db      	uxtb	r3, r3
 800e260:	2b20      	cmp	r3, #32
 800e262:	d175      	bne.n	800e350 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800e264:	68bb      	ldr	r3, [r7, #8]
 800e266:	2b00      	cmp	r3, #0
 800e268:	d002      	beq.n	800e270 <HAL_UART_Transmit+0x2c>
 800e26a:	88fb      	ldrh	r3, [r7, #6]
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d101      	bne.n	800e274 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800e270:	2301      	movs	r3, #1
 800e272:	e06e      	b.n	800e352 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	2200      	movs	r2, #0
 800e278:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	2221      	movs	r2, #33	@ 0x21
 800e27e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e282:	f7fb f913 	bl	80094ac <HAL_GetTick>
 800e286:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	88fa      	ldrh	r2, [r7, #6]
 800e28c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	88fa      	ldrh	r2, [r7, #6]
 800e292:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	689b      	ldr	r3, [r3, #8]
 800e298:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e29c:	d108      	bne.n	800e2b0 <HAL_UART_Transmit+0x6c>
 800e29e:	68fb      	ldr	r3, [r7, #12]
 800e2a0:	691b      	ldr	r3, [r3, #16]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d104      	bne.n	800e2b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800e2a6:	2300      	movs	r3, #0
 800e2a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800e2aa:	68bb      	ldr	r3, [r7, #8]
 800e2ac:	61bb      	str	r3, [r7, #24]
 800e2ae:	e003      	b.n	800e2b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800e2b0:	68bb      	ldr	r3, [r7, #8]
 800e2b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e2b4:	2300      	movs	r3, #0
 800e2b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800e2b8:	e02e      	b.n	800e318 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e2ba:	683b      	ldr	r3, [r7, #0]
 800e2bc:	9300      	str	r3, [sp, #0]
 800e2be:	697b      	ldr	r3, [r7, #20]
 800e2c0:	2200      	movs	r2, #0
 800e2c2:	2180      	movs	r1, #128	@ 0x80
 800e2c4:	68f8      	ldr	r0, [r7, #12]
 800e2c6:	f000 fbb3 	bl	800ea30 <UART_WaitOnFlagUntilTimeout>
 800e2ca:	4603      	mov	r3, r0
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d005      	beq.n	800e2dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	2220      	movs	r2, #32
 800e2d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800e2d8:	2303      	movs	r3, #3
 800e2da:	e03a      	b.n	800e352 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800e2dc:	69fb      	ldr	r3, [r7, #28]
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d10b      	bne.n	800e2fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e2e2:	69bb      	ldr	r3, [r7, #24]
 800e2e4:	881b      	ldrh	r3, [r3, #0]
 800e2e6:	461a      	mov	r2, r3
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e2f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800e2f2:	69bb      	ldr	r3, [r7, #24]
 800e2f4:	3302      	adds	r3, #2
 800e2f6:	61bb      	str	r3, [r7, #24]
 800e2f8:	e007      	b.n	800e30a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800e2fa:	69fb      	ldr	r3, [r7, #28]
 800e2fc:	781a      	ldrb	r2, [r3, #0]
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800e304:	69fb      	ldr	r3, [r7, #28]
 800e306:	3301      	adds	r3, #1
 800e308:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800e30e:	b29b      	uxth	r3, r3
 800e310:	3b01      	subs	r3, #1
 800e312:	b29a      	uxth	r2, r3
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800e31c:	b29b      	uxth	r3, r3
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d1cb      	bne.n	800e2ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e322:	683b      	ldr	r3, [r7, #0]
 800e324:	9300      	str	r3, [sp, #0]
 800e326:	697b      	ldr	r3, [r7, #20]
 800e328:	2200      	movs	r2, #0
 800e32a:	2140      	movs	r1, #64	@ 0x40
 800e32c:	68f8      	ldr	r0, [r7, #12]
 800e32e:	f000 fb7f 	bl	800ea30 <UART_WaitOnFlagUntilTimeout>
 800e332:	4603      	mov	r3, r0
 800e334:	2b00      	cmp	r3, #0
 800e336:	d005      	beq.n	800e344 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	2220      	movs	r2, #32
 800e33c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800e340:	2303      	movs	r3, #3
 800e342:	e006      	b.n	800e352 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	2220      	movs	r2, #32
 800e348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800e34c:	2300      	movs	r3, #0
 800e34e:	e000      	b.n	800e352 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800e350:	2302      	movs	r3, #2
  }
}
 800e352:	4618      	mov	r0, r3
 800e354:	3720      	adds	r7, #32
 800e356:	46bd      	mov	sp, r7
 800e358:	bd80      	pop	{r7, pc}

0800e35a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e35a:	b580      	push	{r7, lr}
 800e35c:	b08a      	sub	sp, #40	@ 0x28
 800e35e:	af02      	add	r7, sp, #8
 800e360:	60f8      	str	r0, [r7, #12]
 800e362:	60b9      	str	r1, [r7, #8]
 800e364:	603b      	str	r3, [r7, #0]
 800e366:	4613      	mov	r3, r2
 800e368:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800e36a:	2300      	movs	r3, #0
 800e36c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e374:	b2db      	uxtb	r3, r3
 800e376:	2b20      	cmp	r3, #32
 800e378:	f040 8081 	bne.w	800e47e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800e37c:	68bb      	ldr	r3, [r7, #8]
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d002      	beq.n	800e388 <HAL_UART_Receive+0x2e>
 800e382:	88fb      	ldrh	r3, [r7, #6]
 800e384:	2b00      	cmp	r3, #0
 800e386:	d101      	bne.n	800e38c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800e388:	2301      	movs	r3, #1
 800e38a:	e079      	b.n	800e480 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	2200      	movs	r2, #0
 800e390:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	2222      	movs	r2, #34	@ 0x22
 800e396:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	2200      	movs	r2, #0
 800e39e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e3a0:	f7fb f884 	bl	80094ac <HAL_GetTick>
 800e3a4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	88fa      	ldrh	r2, [r7, #6]
 800e3aa:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	88fa      	ldrh	r2, [r7, #6]
 800e3b0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	689b      	ldr	r3, [r3, #8]
 800e3b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e3ba:	d108      	bne.n	800e3ce <HAL_UART_Receive+0x74>
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	691b      	ldr	r3, [r3, #16]
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d104      	bne.n	800e3ce <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800e3c8:	68bb      	ldr	r3, [r7, #8]
 800e3ca:	61bb      	str	r3, [r7, #24]
 800e3cc:	e003      	b.n	800e3d6 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800e3ce:	68bb      	ldr	r3, [r7, #8]
 800e3d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800e3d6:	e047      	b.n	800e468 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800e3d8:	683b      	ldr	r3, [r7, #0]
 800e3da:	9300      	str	r3, [sp, #0]
 800e3dc:	697b      	ldr	r3, [r7, #20]
 800e3de:	2200      	movs	r2, #0
 800e3e0:	2120      	movs	r1, #32
 800e3e2:	68f8      	ldr	r0, [r7, #12]
 800e3e4:	f000 fb24 	bl	800ea30 <UART_WaitOnFlagUntilTimeout>
 800e3e8:	4603      	mov	r3, r0
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d005      	beq.n	800e3fa <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	2220      	movs	r2, #32
 800e3f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800e3f6:	2303      	movs	r3, #3
 800e3f8:	e042      	b.n	800e480 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800e3fa:	69fb      	ldr	r3, [r7, #28]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d10c      	bne.n	800e41a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	685b      	ldr	r3, [r3, #4]
 800e406:	b29b      	uxth	r3, r3
 800e408:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e40c:	b29a      	uxth	r2, r3
 800e40e:	69bb      	ldr	r3, [r7, #24]
 800e410:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800e412:	69bb      	ldr	r3, [r7, #24]
 800e414:	3302      	adds	r3, #2
 800e416:	61bb      	str	r3, [r7, #24]
 800e418:	e01f      	b.n	800e45a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	689b      	ldr	r3, [r3, #8]
 800e41e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e422:	d007      	beq.n	800e434 <HAL_UART_Receive+0xda>
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	689b      	ldr	r3, [r3, #8]
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d10a      	bne.n	800e442 <HAL_UART_Receive+0xe8>
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	691b      	ldr	r3, [r3, #16]
 800e430:	2b00      	cmp	r3, #0
 800e432:	d106      	bne.n	800e442 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	685b      	ldr	r3, [r3, #4]
 800e43a:	b2da      	uxtb	r2, r3
 800e43c:	69fb      	ldr	r3, [r7, #28]
 800e43e:	701a      	strb	r2, [r3, #0]
 800e440:	e008      	b.n	800e454 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	685b      	ldr	r3, [r3, #4]
 800e448:	b2db      	uxtb	r3, r3
 800e44a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e44e:	b2da      	uxtb	r2, r3
 800e450:	69fb      	ldr	r3, [r7, #28]
 800e452:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800e454:	69fb      	ldr	r3, [r7, #28]
 800e456:	3301      	adds	r3, #1
 800e458:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e45e:	b29b      	uxth	r3, r3
 800e460:	3b01      	subs	r3, #1
 800e462:	b29a      	uxth	r2, r3
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e46c:	b29b      	uxth	r3, r3
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d1b2      	bne.n	800e3d8 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	2220      	movs	r2, #32
 800e476:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800e47a:	2300      	movs	r3, #0
 800e47c:	e000      	b.n	800e480 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800e47e:	2302      	movs	r3, #2
  }
}
 800e480:	4618      	mov	r0, r3
 800e482:	3720      	adds	r7, #32
 800e484:	46bd      	mov	sp, r7
 800e486:	bd80      	pop	{r7, pc}

0800e488 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e488:	b580      	push	{r7, lr}
 800e48a:	b0ba      	sub	sp, #232	@ 0xe8
 800e48c:	af00      	add	r7, sp, #0
 800e48e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	68db      	ldr	r3, [r3, #12]
 800e4a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	695b      	ldr	r3, [r3, #20]
 800e4aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800e4b4:	2300      	movs	r3, #0
 800e4b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800e4ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e4be:	f003 030f 	and.w	r3, r3, #15
 800e4c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800e4c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d10f      	bne.n	800e4ee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800e4ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e4d2:	f003 0320 	and.w	r3, r3, #32
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d009      	beq.n	800e4ee <HAL_UART_IRQHandler+0x66>
 800e4da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e4de:	f003 0320 	and.w	r3, r3, #32
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d003      	beq.n	800e4ee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800e4e6:	6878      	ldr	r0, [r7, #4]
 800e4e8:	f000 fbd7 	bl	800ec9a <UART_Receive_IT>
      return;
 800e4ec:	e273      	b.n	800e9d6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800e4ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	f000 80de 	beq.w	800e6b4 <HAL_UART_IRQHandler+0x22c>
 800e4f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e4fc:	f003 0301 	and.w	r3, r3, #1
 800e500:	2b00      	cmp	r3, #0
 800e502:	d106      	bne.n	800e512 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800e504:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e508:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	f000 80d1 	beq.w	800e6b4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800e512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e516:	f003 0301 	and.w	r3, r3, #1
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d00b      	beq.n	800e536 <HAL_UART_IRQHandler+0xae>
 800e51e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e522:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e526:	2b00      	cmp	r3, #0
 800e528:	d005      	beq.n	800e536 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e52e:	f043 0201 	orr.w	r2, r3, #1
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800e536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e53a:	f003 0304 	and.w	r3, r3, #4
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d00b      	beq.n	800e55a <HAL_UART_IRQHandler+0xd2>
 800e542:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e546:	f003 0301 	and.w	r3, r3, #1
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d005      	beq.n	800e55a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e552:	f043 0202 	orr.w	r2, r3, #2
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800e55a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e55e:	f003 0302 	and.w	r3, r3, #2
 800e562:	2b00      	cmp	r3, #0
 800e564:	d00b      	beq.n	800e57e <HAL_UART_IRQHandler+0xf6>
 800e566:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e56a:	f003 0301 	and.w	r3, r3, #1
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d005      	beq.n	800e57e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e576:	f043 0204 	orr.w	r2, r3, #4
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800e57e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e582:	f003 0308 	and.w	r3, r3, #8
 800e586:	2b00      	cmp	r3, #0
 800e588:	d011      	beq.n	800e5ae <HAL_UART_IRQHandler+0x126>
 800e58a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e58e:	f003 0320 	and.w	r3, r3, #32
 800e592:	2b00      	cmp	r3, #0
 800e594:	d105      	bne.n	800e5a2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800e596:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e59a:	f003 0301 	and.w	r3, r3, #1
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d005      	beq.n	800e5ae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e5a6:	f043 0208 	orr.w	r2, r3, #8
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	f000 820a 	beq.w	800e9cc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800e5b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e5bc:	f003 0320 	and.w	r3, r3, #32
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d008      	beq.n	800e5d6 <HAL_UART_IRQHandler+0x14e>
 800e5c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e5c8:	f003 0320 	and.w	r3, r3, #32
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d002      	beq.n	800e5d6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800e5d0:	6878      	ldr	r0, [r7, #4]
 800e5d2:	f000 fb62 	bl	800ec9a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	695b      	ldr	r3, [r3, #20]
 800e5dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5e0:	2b40      	cmp	r3, #64	@ 0x40
 800e5e2:	bf0c      	ite	eq
 800e5e4:	2301      	moveq	r3, #1
 800e5e6:	2300      	movne	r3, #0
 800e5e8:	b2db      	uxtb	r3, r3
 800e5ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e5f2:	f003 0308 	and.w	r3, r3, #8
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d103      	bne.n	800e602 <HAL_UART_IRQHandler+0x17a>
 800e5fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d04f      	beq.n	800e6a2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e602:	6878      	ldr	r0, [r7, #4]
 800e604:	f000 fa6d 	bl	800eae2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	695b      	ldr	r3, [r3, #20]
 800e60e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e612:	2b40      	cmp	r3, #64	@ 0x40
 800e614:	d141      	bne.n	800e69a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	3314      	adds	r3, #20
 800e61c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e620:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e624:	e853 3f00 	ldrex	r3, [r3]
 800e628:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800e62c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e630:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e634:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	3314      	adds	r3, #20
 800e63e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e642:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e646:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e64a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e64e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e652:	e841 2300 	strex	r3, r2, [r1]
 800e656:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800e65a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d1d9      	bne.n	800e616 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e666:	2b00      	cmp	r3, #0
 800e668:	d013      	beq.n	800e692 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e66e:	4a8a      	ldr	r2, [pc, #552]	@ (800e898 <HAL_UART_IRQHandler+0x410>)
 800e670:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e676:	4618      	mov	r0, r3
 800e678:	f7fb f8e3 	bl	8009842 <HAL_DMA_Abort_IT>
 800e67c:	4603      	mov	r3, r0
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d016      	beq.n	800e6b0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e686:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e688:	687a      	ldr	r2, [r7, #4]
 800e68a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800e68c:	4610      	mov	r0, r2
 800e68e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e690:	e00e      	b.n	800e6b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e692:	6878      	ldr	r0, [r7, #4]
 800e694:	f000 f9b6 	bl	800ea04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e698:	e00a      	b.n	800e6b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e69a:	6878      	ldr	r0, [r7, #4]
 800e69c:	f000 f9b2 	bl	800ea04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e6a0:	e006      	b.n	800e6b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e6a2:	6878      	ldr	r0, [r7, #4]
 800e6a4:	f000 f9ae 	bl	800ea04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	2200      	movs	r2, #0
 800e6ac:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800e6ae:	e18d      	b.n	800e9cc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e6b0:	bf00      	nop
    return;
 800e6b2:	e18b      	b.n	800e9cc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e6b8:	2b01      	cmp	r3, #1
 800e6ba:	f040 8167 	bne.w	800e98c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800e6be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e6c2:	f003 0310 	and.w	r3, r3, #16
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	f000 8160 	beq.w	800e98c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800e6cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e6d0:	f003 0310 	and.w	r3, r3, #16
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	f000 8159 	beq.w	800e98c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800e6da:	2300      	movs	r3, #0
 800e6dc:	60bb      	str	r3, [r7, #8]
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	60bb      	str	r3, [r7, #8]
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	685b      	ldr	r3, [r3, #4]
 800e6ec:	60bb      	str	r3, [r7, #8]
 800e6ee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	695b      	ldr	r3, [r3, #20]
 800e6f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e6fa:	2b40      	cmp	r3, #64	@ 0x40
 800e6fc:	f040 80ce 	bne.w	800e89c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	685b      	ldr	r3, [r3, #4]
 800e708:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e70c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800e710:	2b00      	cmp	r3, #0
 800e712:	f000 80a9 	beq.w	800e868 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e71a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e71e:	429a      	cmp	r2, r3
 800e720:	f080 80a2 	bcs.w	800e868 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e72a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e730:	69db      	ldr	r3, [r3, #28]
 800e732:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e736:	f000 8088 	beq.w	800e84a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	330c      	adds	r3, #12
 800e740:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e744:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e748:	e853 3f00 	ldrex	r3, [r3]
 800e74c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800e750:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e754:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e758:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	330c      	adds	r3, #12
 800e762:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800e766:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800e76a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e76e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800e772:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e776:	e841 2300 	strex	r3, r2, [r1]
 800e77a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800e77e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e782:	2b00      	cmp	r3, #0
 800e784:	d1d9      	bne.n	800e73a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	3314      	adds	r3, #20
 800e78c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e78e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e790:	e853 3f00 	ldrex	r3, [r3]
 800e794:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e796:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e798:	f023 0301 	bic.w	r3, r3, #1
 800e79c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	3314      	adds	r3, #20
 800e7a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e7aa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800e7ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7b0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e7b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e7b6:	e841 2300 	strex	r3, r2, [r1]
 800e7ba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e7bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d1e1      	bne.n	800e786 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	3314      	adds	r3, #20
 800e7c8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e7cc:	e853 3f00 	ldrex	r3, [r3]
 800e7d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e7d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e7d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e7d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	3314      	adds	r3, #20
 800e7e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e7e6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e7e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7ea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e7ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e7ee:	e841 2300 	strex	r3, r2, [r1]
 800e7f2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e7f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d1e3      	bne.n	800e7c2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	2220      	movs	r2, #32
 800e7fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	2200      	movs	r2, #0
 800e806:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	330c      	adds	r3, #12
 800e80e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e810:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e812:	e853 3f00 	ldrex	r3, [r3]
 800e816:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e818:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e81a:	f023 0310 	bic.w	r3, r3, #16
 800e81e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	330c      	adds	r3, #12
 800e828:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800e82c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800e82e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e830:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e832:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e834:	e841 2300 	strex	r3, r2, [r1]
 800e838:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e83a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d1e3      	bne.n	800e808 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e844:	4618      	mov	r0, r3
 800e846:	f7fa ff8c 	bl	8009762 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	2202      	movs	r2, #2
 800e84e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e858:	b29b      	uxth	r3, r3
 800e85a:	1ad3      	subs	r3, r2, r3
 800e85c:	b29b      	uxth	r3, r3
 800e85e:	4619      	mov	r1, r3
 800e860:	6878      	ldr	r0, [r7, #4]
 800e862:	f000 f8d9 	bl	800ea18 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800e866:	e0b3      	b.n	800e9d0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e86c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e870:	429a      	cmp	r2, r3
 800e872:	f040 80ad 	bne.w	800e9d0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e87a:	69db      	ldr	r3, [r3, #28]
 800e87c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e880:	f040 80a6 	bne.w	800e9d0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	2202      	movs	r2, #2
 800e888:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e88e:	4619      	mov	r1, r3
 800e890:	6878      	ldr	r0, [r7, #4]
 800e892:	f000 f8c1 	bl	800ea18 <HAL_UARTEx_RxEventCallback>
      return;
 800e896:	e09b      	b.n	800e9d0 <HAL_UART_IRQHandler+0x548>
 800e898:	0800eba9 	.word	0x0800eba9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e8a4:	b29b      	uxth	r3, r3
 800e8a6:	1ad3      	subs	r3, r2, r3
 800e8a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e8b0:	b29b      	uxth	r3, r3
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	f000 808e 	beq.w	800e9d4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800e8b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	f000 8089 	beq.w	800e9d4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	330c      	adds	r3, #12
 800e8c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8cc:	e853 3f00 	ldrex	r3, [r3]
 800e8d0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e8d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e8d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e8d8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	330c      	adds	r3, #12
 800e8e2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800e8e6:	647a      	str	r2, [r7, #68]	@ 0x44
 800e8e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e8ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e8ee:	e841 2300 	strex	r3, r2, [r1]
 800e8f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e8f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d1e3      	bne.n	800e8c2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	3314      	adds	r3, #20
 800e900:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e904:	e853 3f00 	ldrex	r3, [r3]
 800e908:	623b      	str	r3, [r7, #32]
   return(result);
 800e90a:	6a3b      	ldr	r3, [r7, #32]
 800e90c:	f023 0301 	bic.w	r3, r3, #1
 800e910:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	681b      	ldr	r3, [r3, #0]
 800e918:	3314      	adds	r3, #20
 800e91a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e91e:	633a      	str	r2, [r7, #48]	@ 0x30
 800e920:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e922:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e924:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e926:	e841 2300 	strex	r3, r2, [r1]
 800e92a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e92c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d1e3      	bne.n	800e8fa <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	2220      	movs	r2, #32
 800e936:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	2200      	movs	r2, #0
 800e93e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	330c      	adds	r3, #12
 800e946:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e948:	693b      	ldr	r3, [r7, #16]
 800e94a:	e853 3f00 	ldrex	r3, [r3]
 800e94e:	60fb      	str	r3, [r7, #12]
   return(result);
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	f023 0310 	bic.w	r3, r3, #16
 800e956:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	330c      	adds	r3, #12
 800e960:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800e964:	61fa      	str	r2, [r7, #28]
 800e966:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e968:	69b9      	ldr	r1, [r7, #24]
 800e96a:	69fa      	ldr	r2, [r7, #28]
 800e96c:	e841 2300 	strex	r3, r2, [r1]
 800e970:	617b      	str	r3, [r7, #20]
   return(result);
 800e972:	697b      	ldr	r3, [r7, #20]
 800e974:	2b00      	cmp	r3, #0
 800e976:	d1e3      	bne.n	800e940 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	2202      	movs	r2, #2
 800e97c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e97e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e982:	4619      	mov	r1, r3
 800e984:	6878      	ldr	r0, [r7, #4]
 800e986:	f000 f847 	bl	800ea18 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800e98a:	e023      	b.n	800e9d4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800e98c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e990:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e994:	2b00      	cmp	r3, #0
 800e996:	d009      	beq.n	800e9ac <HAL_UART_IRQHandler+0x524>
 800e998:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e99c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d003      	beq.n	800e9ac <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800e9a4:	6878      	ldr	r0, [r7, #4]
 800e9a6:	f000 f910 	bl	800ebca <UART_Transmit_IT>
    return;
 800e9aa:	e014      	b.n	800e9d6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800e9ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e9b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d00e      	beq.n	800e9d6 <HAL_UART_IRQHandler+0x54e>
 800e9b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e9bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d008      	beq.n	800e9d6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800e9c4:	6878      	ldr	r0, [r7, #4]
 800e9c6:	f000 f950 	bl	800ec6a <UART_EndTransmit_IT>
    return;
 800e9ca:	e004      	b.n	800e9d6 <HAL_UART_IRQHandler+0x54e>
    return;
 800e9cc:	bf00      	nop
 800e9ce:	e002      	b.n	800e9d6 <HAL_UART_IRQHandler+0x54e>
      return;
 800e9d0:	bf00      	nop
 800e9d2:	e000      	b.n	800e9d6 <HAL_UART_IRQHandler+0x54e>
      return;
 800e9d4:	bf00      	nop
  }
}
 800e9d6:	37e8      	adds	r7, #232	@ 0xe8
 800e9d8:	46bd      	mov	sp, r7
 800e9da:	bd80      	pop	{r7, pc}

0800e9dc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e9dc:	b480      	push	{r7}
 800e9de:	b083      	sub	sp, #12
 800e9e0:	af00      	add	r7, sp, #0
 800e9e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800e9e4:	bf00      	nop
 800e9e6:	370c      	adds	r7, #12
 800e9e8:	46bd      	mov	sp, r7
 800e9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ee:	4770      	bx	lr

0800e9f0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800e9f0:	b480      	push	{r7}
 800e9f2:	b083      	sub	sp, #12
 800e9f4:	af00      	add	r7, sp, #0
 800e9f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800e9f8:	bf00      	nop
 800e9fa:	370c      	adds	r7, #12
 800e9fc:	46bd      	mov	sp, r7
 800e9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea02:	4770      	bx	lr

0800ea04 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ea04:	b480      	push	{r7}
 800ea06:	b083      	sub	sp, #12
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ea0c:	bf00      	nop
 800ea0e:	370c      	adds	r7, #12
 800ea10:	46bd      	mov	sp, r7
 800ea12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea16:	4770      	bx	lr

0800ea18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ea18:	b480      	push	{r7}
 800ea1a:	b083      	sub	sp, #12
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	6078      	str	r0, [r7, #4]
 800ea20:	460b      	mov	r3, r1
 800ea22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ea24:	bf00      	nop
 800ea26:	370c      	adds	r7, #12
 800ea28:	46bd      	mov	sp, r7
 800ea2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2e:	4770      	bx	lr

0800ea30 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	b086      	sub	sp, #24
 800ea34:	af00      	add	r7, sp, #0
 800ea36:	60f8      	str	r0, [r7, #12]
 800ea38:	60b9      	str	r1, [r7, #8]
 800ea3a:	603b      	str	r3, [r7, #0]
 800ea3c:	4613      	mov	r3, r2
 800ea3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ea40:	e03b      	b.n	800eaba <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ea42:	6a3b      	ldr	r3, [r7, #32]
 800ea44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ea48:	d037      	beq.n	800eaba <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ea4a:	f7fa fd2f 	bl	80094ac <HAL_GetTick>
 800ea4e:	4602      	mov	r2, r0
 800ea50:	683b      	ldr	r3, [r7, #0]
 800ea52:	1ad3      	subs	r3, r2, r3
 800ea54:	6a3a      	ldr	r2, [r7, #32]
 800ea56:	429a      	cmp	r2, r3
 800ea58:	d302      	bcc.n	800ea60 <UART_WaitOnFlagUntilTimeout+0x30>
 800ea5a:	6a3b      	ldr	r3, [r7, #32]
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d101      	bne.n	800ea64 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ea60:	2303      	movs	r3, #3
 800ea62:	e03a      	b.n	800eada <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	68db      	ldr	r3, [r3, #12]
 800ea6a:	f003 0304 	and.w	r3, r3, #4
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d023      	beq.n	800eaba <UART_WaitOnFlagUntilTimeout+0x8a>
 800ea72:	68bb      	ldr	r3, [r7, #8]
 800ea74:	2b80      	cmp	r3, #128	@ 0x80
 800ea76:	d020      	beq.n	800eaba <UART_WaitOnFlagUntilTimeout+0x8a>
 800ea78:	68bb      	ldr	r3, [r7, #8]
 800ea7a:	2b40      	cmp	r3, #64	@ 0x40
 800ea7c:	d01d      	beq.n	800eaba <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	f003 0308 	and.w	r3, r3, #8
 800ea88:	2b08      	cmp	r3, #8
 800ea8a:	d116      	bne.n	800eaba <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800ea8c:	2300      	movs	r3, #0
 800ea8e:	617b      	str	r3, [r7, #20]
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	617b      	str	r3, [r7, #20]
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	685b      	ldr	r3, [r3, #4]
 800ea9e:	617b      	str	r3, [r7, #20]
 800eaa0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800eaa2:	68f8      	ldr	r0, [r7, #12]
 800eaa4:	f000 f81d 	bl	800eae2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	2208      	movs	r2, #8
 800eaac:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	2200      	movs	r2, #0
 800eab2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800eab6:	2301      	movs	r3, #1
 800eab8:	e00f      	b.n	800eada <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	681a      	ldr	r2, [r3, #0]
 800eac0:	68bb      	ldr	r3, [r7, #8]
 800eac2:	4013      	ands	r3, r2
 800eac4:	68ba      	ldr	r2, [r7, #8]
 800eac6:	429a      	cmp	r2, r3
 800eac8:	bf0c      	ite	eq
 800eaca:	2301      	moveq	r3, #1
 800eacc:	2300      	movne	r3, #0
 800eace:	b2db      	uxtb	r3, r3
 800ead0:	461a      	mov	r2, r3
 800ead2:	79fb      	ldrb	r3, [r7, #7]
 800ead4:	429a      	cmp	r2, r3
 800ead6:	d0b4      	beq.n	800ea42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ead8:	2300      	movs	r3, #0
}
 800eada:	4618      	mov	r0, r3
 800eadc:	3718      	adds	r7, #24
 800eade:	46bd      	mov	sp, r7
 800eae0:	bd80      	pop	{r7, pc}

0800eae2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800eae2:	b480      	push	{r7}
 800eae4:	b095      	sub	sp, #84	@ 0x54
 800eae6:	af00      	add	r7, sp, #0
 800eae8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	330c      	adds	r3, #12
 800eaf0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eaf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eaf4:	e853 3f00 	ldrex	r3, [r3]
 800eaf8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800eafa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eafc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800eb00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	330c      	adds	r3, #12
 800eb08:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800eb0a:	643a      	str	r2, [r7, #64]	@ 0x40
 800eb0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb0e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800eb10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800eb12:	e841 2300 	strex	r3, r2, [r1]
 800eb16:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800eb18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d1e5      	bne.n	800eaea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	3314      	adds	r3, #20
 800eb24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb26:	6a3b      	ldr	r3, [r7, #32]
 800eb28:	e853 3f00 	ldrex	r3, [r3]
 800eb2c:	61fb      	str	r3, [r7, #28]
   return(result);
 800eb2e:	69fb      	ldr	r3, [r7, #28]
 800eb30:	f023 0301 	bic.w	r3, r3, #1
 800eb34:	64bb      	str	r3, [r7, #72]	@ 0x48
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	3314      	adds	r3, #20
 800eb3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800eb3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800eb40:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eb44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eb46:	e841 2300 	strex	r3, r2, [r1]
 800eb4a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800eb4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d1e5      	bne.n	800eb1e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb56:	2b01      	cmp	r3, #1
 800eb58:	d119      	bne.n	800eb8e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	330c      	adds	r3, #12
 800eb60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	e853 3f00 	ldrex	r3, [r3]
 800eb68:	60bb      	str	r3, [r7, #8]
   return(result);
 800eb6a:	68bb      	ldr	r3, [r7, #8]
 800eb6c:	f023 0310 	bic.w	r3, r3, #16
 800eb70:	647b      	str	r3, [r7, #68]	@ 0x44
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	330c      	adds	r3, #12
 800eb78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800eb7a:	61ba      	str	r2, [r7, #24]
 800eb7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb7e:	6979      	ldr	r1, [r7, #20]
 800eb80:	69ba      	ldr	r2, [r7, #24]
 800eb82:	e841 2300 	strex	r3, r2, [r1]
 800eb86:	613b      	str	r3, [r7, #16]
   return(result);
 800eb88:	693b      	ldr	r3, [r7, #16]
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	d1e5      	bne.n	800eb5a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	2220      	movs	r2, #32
 800eb92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	2200      	movs	r2, #0
 800eb9a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800eb9c:	bf00      	nop
 800eb9e:	3754      	adds	r7, #84	@ 0x54
 800eba0:	46bd      	mov	sp, r7
 800eba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eba6:	4770      	bx	lr

0800eba8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800eba8:	b580      	push	{r7, lr}
 800ebaa:	b084      	sub	sp, #16
 800ebac:	af00      	add	r7, sp, #0
 800ebae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ebb4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	2200      	movs	r2, #0
 800ebba:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ebbc:	68f8      	ldr	r0, [r7, #12]
 800ebbe:	f7ff ff21 	bl	800ea04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ebc2:	bf00      	nop
 800ebc4:	3710      	adds	r7, #16
 800ebc6:	46bd      	mov	sp, r7
 800ebc8:	bd80      	pop	{r7, pc}

0800ebca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ebca:	b480      	push	{r7}
 800ebcc:	b085      	sub	sp, #20
 800ebce:	af00      	add	r7, sp, #0
 800ebd0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ebd8:	b2db      	uxtb	r3, r3
 800ebda:	2b21      	cmp	r3, #33	@ 0x21
 800ebdc:	d13e      	bne.n	800ec5c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	689b      	ldr	r3, [r3, #8]
 800ebe2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ebe6:	d114      	bne.n	800ec12 <UART_Transmit_IT+0x48>
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	691b      	ldr	r3, [r3, #16]
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d110      	bne.n	800ec12 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	6a1b      	ldr	r3, [r3, #32]
 800ebf4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	881b      	ldrh	r3, [r3, #0]
 800ebfa:	461a      	mov	r2, r3
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ec04:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	6a1b      	ldr	r3, [r3, #32]
 800ec0a:	1c9a      	adds	r2, r3, #2
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	621a      	str	r2, [r3, #32]
 800ec10:	e008      	b.n	800ec24 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	6a1b      	ldr	r3, [r3, #32]
 800ec16:	1c59      	adds	r1, r3, #1
 800ec18:	687a      	ldr	r2, [r7, #4]
 800ec1a:	6211      	str	r1, [r2, #32]
 800ec1c:	781a      	ldrb	r2, [r3, #0]
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ec28:	b29b      	uxth	r3, r3
 800ec2a:	3b01      	subs	r3, #1
 800ec2c:	b29b      	uxth	r3, r3
 800ec2e:	687a      	ldr	r2, [r7, #4]
 800ec30:	4619      	mov	r1, r3
 800ec32:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d10f      	bne.n	800ec58 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	68da      	ldr	r2, [r3, #12]
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ec46:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	68da      	ldr	r2, [r3, #12]
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ec56:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ec58:	2300      	movs	r3, #0
 800ec5a:	e000      	b.n	800ec5e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800ec5c:	2302      	movs	r3, #2
  }
}
 800ec5e:	4618      	mov	r0, r3
 800ec60:	3714      	adds	r7, #20
 800ec62:	46bd      	mov	sp, r7
 800ec64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec68:	4770      	bx	lr

0800ec6a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ec6a:	b580      	push	{r7, lr}
 800ec6c:	b082      	sub	sp, #8
 800ec6e:	af00      	add	r7, sp, #0
 800ec70:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	68da      	ldr	r2, [r3, #12]
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ec80:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	2220      	movs	r2, #32
 800ec86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ec8a:	6878      	ldr	r0, [r7, #4]
 800ec8c:	f7ff fea6 	bl	800e9dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ec90:	2300      	movs	r3, #0
}
 800ec92:	4618      	mov	r0, r3
 800ec94:	3708      	adds	r7, #8
 800ec96:	46bd      	mov	sp, r7
 800ec98:	bd80      	pop	{r7, pc}

0800ec9a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ec9a:	b580      	push	{r7, lr}
 800ec9c:	b08c      	sub	sp, #48	@ 0x30
 800ec9e:	af00      	add	r7, sp, #0
 800eca0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800eca2:	2300      	movs	r3, #0
 800eca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800eca6:	2300      	movs	r3, #0
 800eca8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ecb0:	b2db      	uxtb	r3, r3
 800ecb2:	2b22      	cmp	r3, #34	@ 0x22
 800ecb4:	f040 80aa 	bne.w	800ee0c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	689b      	ldr	r3, [r3, #8]
 800ecbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ecc0:	d115      	bne.n	800ecee <UART_Receive_IT+0x54>
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	691b      	ldr	r3, [r3, #16]
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d111      	bne.n	800ecee <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecce:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	685b      	ldr	r3, [r3, #4]
 800ecd6:	b29b      	uxth	r3, r3
 800ecd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ecdc:	b29a      	uxth	r2, r3
 800ecde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ece0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ece6:	1c9a      	adds	r2, r3, #2
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	629a      	str	r2, [r3, #40]	@ 0x28
 800ecec:	e024      	b.n	800ed38 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	689b      	ldr	r3, [r3, #8]
 800ecf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ecfc:	d007      	beq.n	800ed0e <UART_Receive_IT+0x74>
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	689b      	ldr	r3, [r3, #8]
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d10a      	bne.n	800ed1c <UART_Receive_IT+0x82>
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	691b      	ldr	r3, [r3, #16]
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d106      	bne.n	800ed1c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	685b      	ldr	r3, [r3, #4]
 800ed14:	b2da      	uxtb	r2, r3
 800ed16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed18:	701a      	strb	r2, [r3, #0]
 800ed1a:	e008      	b.n	800ed2e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	685b      	ldr	r3, [r3, #4]
 800ed22:	b2db      	uxtb	r3, r3
 800ed24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ed28:	b2da      	uxtb	r2, r3
 800ed2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed2c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed32:	1c5a      	adds	r2, r3, #1
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ed3c:	b29b      	uxth	r3, r3
 800ed3e:	3b01      	subs	r3, #1
 800ed40:	b29b      	uxth	r3, r3
 800ed42:	687a      	ldr	r2, [r7, #4]
 800ed44:	4619      	mov	r1, r3
 800ed46:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d15d      	bne.n	800ee08 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	68da      	ldr	r2, [r3, #12]
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	f022 0220 	bic.w	r2, r2, #32
 800ed5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	68da      	ldr	r2, [r3, #12]
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ed6a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	695a      	ldr	r2, [r3, #20]
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	f022 0201 	bic.w	r2, r2, #1
 800ed7a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	2220      	movs	r2, #32
 800ed80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	2200      	movs	r2, #0
 800ed88:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed8e:	2b01      	cmp	r3, #1
 800ed90:	d135      	bne.n	800edfe <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	2200      	movs	r2, #0
 800ed96:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	330c      	adds	r3, #12
 800ed9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eda0:	697b      	ldr	r3, [r7, #20]
 800eda2:	e853 3f00 	ldrex	r3, [r3]
 800eda6:	613b      	str	r3, [r7, #16]
   return(result);
 800eda8:	693b      	ldr	r3, [r7, #16]
 800edaa:	f023 0310 	bic.w	r3, r3, #16
 800edae:	627b      	str	r3, [r7, #36]	@ 0x24
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	330c      	adds	r3, #12
 800edb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800edb8:	623a      	str	r2, [r7, #32]
 800edba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edbc:	69f9      	ldr	r1, [r7, #28]
 800edbe:	6a3a      	ldr	r2, [r7, #32]
 800edc0:	e841 2300 	strex	r3, r2, [r1]
 800edc4:	61bb      	str	r3, [r7, #24]
   return(result);
 800edc6:	69bb      	ldr	r3, [r7, #24]
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d1e5      	bne.n	800ed98 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	f003 0310 	and.w	r3, r3, #16
 800edd6:	2b10      	cmp	r3, #16
 800edd8:	d10a      	bne.n	800edf0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800edda:	2300      	movs	r3, #0
 800eddc:	60fb      	str	r3, [r7, #12]
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	60fb      	str	r3, [r7, #12]
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	685b      	ldr	r3, [r3, #4]
 800edec:	60fb      	str	r3, [r7, #12]
 800edee:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800edf4:	4619      	mov	r1, r3
 800edf6:	6878      	ldr	r0, [r7, #4]
 800edf8:	f7ff fe0e 	bl	800ea18 <HAL_UARTEx_RxEventCallback>
 800edfc:	e002      	b.n	800ee04 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800edfe:	6878      	ldr	r0, [r7, #4]
 800ee00:	f7ff fdf6 	bl	800e9f0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ee04:	2300      	movs	r3, #0
 800ee06:	e002      	b.n	800ee0e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800ee08:	2300      	movs	r3, #0
 800ee0a:	e000      	b.n	800ee0e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800ee0c:	2302      	movs	r3, #2
  }
}
 800ee0e:	4618      	mov	r0, r3
 800ee10:	3730      	adds	r7, #48	@ 0x30
 800ee12:	46bd      	mov	sp, r7
 800ee14:	bd80      	pop	{r7, pc}
	...

0800ee18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ee18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ee1c:	b0c0      	sub	sp, #256	@ 0x100
 800ee1e:	af00      	add	r7, sp, #0
 800ee20:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ee24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	691b      	ldr	r3, [r3, #16]
 800ee2c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800ee30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ee34:	68d9      	ldr	r1, [r3, #12]
 800ee36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ee3a:	681a      	ldr	r2, [r3, #0]
 800ee3c:	ea40 0301 	orr.w	r3, r0, r1
 800ee40:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ee42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ee46:	689a      	ldr	r2, [r3, #8]
 800ee48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ee4c:	691b      	ldr	r3, [r3, #16]
 800ee4e:	431a      	orrs	r2, r3
 800ee50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ee54:	695b      	ldr	r3, [r3, #20]
 800ee56:	431a      	orrs	r2, r3
 800ee58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ee5c:	69db      	ldr	r3, [r3, #28]
 800ee5e:	4313      	orrs	r3, r2
 800ee60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800ee64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	68db      	ldr	r3, [r3, #12]
 800ee6c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800ee70:	f021 010c 	bic.w	r1, r1, #12
 800ee74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ee78:	681a      	ldr	r2, [r3, #0]
 800ee7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800ee7e:	430b      	orrs	r3, r1
 800ee80:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ee82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	695b      	ldr	r3, [r3, #20]
 800ee8a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800ee8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ee92:	6999      	ldr	r1, [r3, #24]
 800ee94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ee98:	681a      	ldr	r2, [r3, #0]
 800ee9a:	ea40 0301 	orr.w	r3, r0, r1
 800ee9e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800eea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eea4:	681a      	ldr	r2, [r3, #0]
 800eea6:	4b8f      	ldr	r3, [pc, #572]	@ (800f0e4 <UART_SetConfig+0x2cc>)
 800eea8:	429a      	cmp	r2, r3
 800eeaa:	d005      	beq.n	800eeb8 <UART_SetConfig+0xa0>
 800eeac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eeb0:	681a      	ldr	r2, [r3, #0]
 800eeb2:	4b8d      	ldr	r3, [pc, #564]	@ (800f0e8 <UART_SetConfig+0x2d0>)
 800eeb4:	429a      	cmp	r2, r3
 800eeb6:	d104      	bne.n	800eec2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800eeb8:	f7fe fc5e 	bl	800d778 <HAL_RCC_GetPCLK2Freq>
 800eebc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800eec0:	e003      	b.n	800eeca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800eec2:	f7fe fc45 	bl	800d750 <HAL_RCC_GetPCLK1Freq>
 800eec6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800eeca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eece:	69db      	ldr	r3, [r3, #28]
 800eed0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eed4:	f040 810c 	bne.w	800f0f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800eed8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800eedc:	2200      	movs	r2, #0
 800eede:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800eee2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800eee6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800eeea:	4622      	mov	r2, r4
 800eeec:	462b      	mov	r3, r5
 800eeee:	1891      	adds	r1, r2, r2
 800eef0:	65b9      	str	r1, [r7, #88]	@ 0x58
 800eef2:	415b      	adcs	r3, r3
 800eef4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800eef6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800eefa:	4621      	mov	r1, r4
 800eefc:	eb12 0801 	adds.w	r8, r2, r1
 800ef00:	4629      	mov	r1, r5
 800ef02:	eb43 0901 	adc.w	r9, r3, r1
 800ef06:	f04f 0200 	mov.w	r2, #0
 800ef0a:	f04f 0300 	mov.w	r3, #0
 800ef0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ef12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ef16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ef1a:	4690      	mov	r8, r2
 800ef1c:	4699      	mov	r9, r3
 800ef1e:	4623      	mov	r3, r4
 800ef20:	eb18 0303 	adds.w	r3, r8, r3
 800ef24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ef28:	462b      	mov	r3, r5
 800ef2a:	eb49 0303 	adc.w	r3, r9, r3
 800ef2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800ef32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ef36:	685b      	ldr	r3, [r3, #4]
 800ef38:	2200      	movs	r2, #0
 800ef3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800ef3e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800ef42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800ef46:	460b      	mov	r3, r1
 800ef48:	18db      	adds	r3, r3, r3
 800ef4a:	653b      	str	r3, [r7, #80]	@ 0x50
 800ef4c:	4613      	mov	r3, r2
 800ef4e:	eb42 0303 	adc.w	r3, r2, r3
 800ef52:	657b      	str	r3, [r7, #84]	@ 0x54
 800ef54:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800ef58:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800ef5c:	f7f1 f990 	bl	8000280 <__aeabi_uldivmod>
 800ef60:	4602      	mov	r2, r0
 800ef62:	460b      	mov	r3, r1
 800ef64:	4b61      	ldr	r3, [pc, #388]	@ (800f0ec <UART_SetConfig+0x2d4>)
 800ef66:	fba3 2302 	umull	r2, r3, r3, r2
 800ef6a:	095b      	lsrs	r3, r3, #5
 800ef6c:	011c      	lsls	r4, r3, #4
 800ef6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ef72:	2200      	movs	r2, #0
 800ef74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ef78:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800ef7c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800ef80:	4642      	mov	r2, r8
 800ef82:	464b      	mov	r3, r9
 800ef84:	1891      	adds	r1, r2, r2
 800ef86:	64b9      	str	r1, [r7, #72]	@ 0x48
 800ef88:	415b      	adcs	r3, r3
 800ef8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ef8c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800ef90:	4641      	mov	r1, r8
 800ef92:	eb12 0a01 	adds.w	sl, r2, r1
 800ef96:	4649      	mov	r1, r9
 800ef98:	eb43 0b01 	adc.w	fp, r3, r1
 800ef9c:	f04f 0200 	mov.w	r2, #0
 800efa0:	f04f 0300 	mov.w	r3, #0
 800efa4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800efa8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800efac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800efb0:	4692      	mov	sl, r2
 800efb2:	469b      	mov	fp, r3
 800efb4:	4643      	mov	r3, r8
 800efb6:	eb1a 0303 	adds.w	r3, sl, r3
 800efba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800efbe:	464b      	mov	r3, r9
 800efc0:	eb4b 0303 	adc.w	r3, fp, r3
 800efc4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800efc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800efcc:	685b      	ldr	r3, [r3, #4]
 800efce:	2200      	movs	r2, #0
 800efd0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800efd4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800efd8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800efdc:	460b      	mov	r3, r1
 800efde:	18db      	adds	r3, r3, r3
 800efe0:	643b      	str	r3, [r7, #64]	@ 0x40
 800efe2:	4613      	mov	r3, r2
 800efe4:	eb42 0303 	adc.w	r3, r2, r3
 800efe8:	647b      	str	r3, [r7, #68]	@ 0x44
 800efea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800efee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800eff2:	f7f1 f945 	bl	8000280 <__aeabi_uldivmod>
 800eff6:	4602      	mov	r2, r0
 800eff8:	460b      	mov	r3, r1
 800effa:	4611      	mov	r1, r2
 800effc:	4b3b      	ldr	r3, [pc, #236]	@ (800f0ec <UART_SetConfig+0x2d4>)
 800effe:	fba3 2301 	umull	r2, r3, r3, r1
 800f002:	095b      	lsrs	r3, r3, #5
 800f004:	2264      	movs	r2, #100	@ 0x64
 800f006:	fb02 f303 	mul.w	r3, r2, r3
 800f00a:	1acb      	subs	r3, r1, r3
 800f00c:	00db      	lsls	r3, r3, #3
 800f00e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800f012:	4b36      	ldr	r3, [pc, #216]	@ (800f0ec <UART_SetConfig+0x2d4>)
 800f014:	fba3 2302 	umull	r2, r3, r3, r2
 800f018:	095b      	lsrs	r3, r3, #5
 800f01a:	005b      	lsls	r3, r3, #1
 800f01c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800f020:	441c      	add	r4, r3
 800f022:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800f026:	2200      	movs	r2, #0
 800f028:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f02c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800f030:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800f034:	4642      	mov	r2, r8
 800f036:	464b      	mov	r3, r9
 800f038:	1891      	adds	r1, r2, r2
 800f03a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800f03c:	415b      	adcs	r3, r3
 800f03e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f040:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800f044:	4641      	mov	r1, r8
 800f046:	1851      	adds	r1, r2, r1
 800f048:	6339      	str	r1, [r7, #48]	@ 0x30
 800f04a:	4649      	mov	r1, r9
 800f04c:	414b      	adcs	r3, r1
 800f04e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f050:	f04f 0200 	mov.w	r2, #0
 800f054:	f04f 0300 	mov.w	r3, #0
 800f058:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800f05c:	4659      	mov	r1, fp
 800f05e:	00cb      	lsls	r3, r1, #3
 800f060:	4651      	mov	r1, sl
 800f062:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800f066:	4651      	mov	r1, sl
 800f068:	00ca      	lsls	r2, r1, #3
 800f06a:	4610      	mov	r0, r2
 800f06c:	4619      	mov	r1, r3
 800f06e:	4603      	mov	r3, r0
 800f070:	4642      	mov	r2, r8
 800f072:	189b      	adds	r3, r3, r2
 800f074:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f078:	464b      	mov	r3, r9
 800f07a:	460a      	mov	r2, r1
 800f07c:	eb42 0303 	adc.w	r3, r2, r3
 800f080:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f088:	685b      	ldr	r3, [r3, #4]
 800f08a:	2200      	movs	r2, #0
 800f08c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f090:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800f094:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800f098:	460b      	mov	r3, r1
 800f09a:	18db      	adds	r3, r3, r3
 800f09c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f09e:	4613      	mov	r3, r2
 800f0a0:	eb42 0303 	adc.w	r3, r2, r3
 800f0a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f0a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800f0aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800f0ae:	f7f1 f8e7 	bl	8000280 <__aeabi_uldivmod>
 800f0b2:	4602      	mov	r2, r0
 800f0b4:	460b      	mov	r3, r1
 800f0b6:	4b0d      	ldr	r3, [pc, #52]	@ (800f0ec <UART_SetConfig+0x2d4>)
 800f0b8:	fba3 1302 	umull	r1, r3, r3, r2
 800f0bc:	095b      	lsrs	r3, r3, #5
 800f0be:	2164      	movs	r1, #100	@ 0x64
 800f0c0:	fb01 f303 	mul.w	r3, r1, r3
 800f0c4:	1ad3      	subs	r3, r2, r3
 800f0c6:	00db      	lsls	r3, r3, #3
 800f0c8:	3332      	adds	r3, #50	@ 0x32
 800f0ca:	4a08      	ldr	r2, [pc, #32]	@ (800f0ec <UART_SetConfig+0x2d4>)
 800f0cc:	fba2 2303 	umull	r2, r3, r2, r3
 800f0d0:	095b      	lsrs	r3, r3, #5
 800f0d2:	f003 0207 	and.w	r2, r3, #7
 800f0d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	4422      	add	r2, r4
 800f0de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800f0e0:	e106      	b.n	800f2f0 <UART_SetConfig+0x4d8>
 800f0e2:	bf00      	nop
 800f0e4:	40011000 	.word	0x40011000
 800f0e8:	40011400 	.word	0x40011400
 800f0ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800f0f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800f0f4:	2200      	movs	r2, #0
 800f0f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f0fa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800f0fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800f102:	4642      	mov	r2, r8
 800f104:	464b      	mov	r3, r9
 800f106:	1891      	adds	r1, r2, r2
 800f108:	6239      	str	r1, [r7, #32]
 800f10a:	415b      	adcs	r3, r3
 800f10c:	627b      	str	r3, [r7, #36]	@ 0x24
 800f10e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f112:	4641      	mov	r1, r8
 800f114:	1854      	adds	r4, r2, r1
 800f116:	4649      	mov	r1, r9
 800f118:	eb43 0501 	adc.w	r5, r3, r1
 800f11c:	f04f 0200 	mov.w	r2, #0
 800f120:	f04f 0300 	mov.w	r3, #0
 800f124:	00eb      	lsls	r3, r5, #3
 800f126:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800f12a:	00e2      	lsls	r2, r4, #3
 800f12c:	4614      	mov	r4, r2
 800f12e:	461d      	mov	r5, r3
 800f130:	4643      	mov	r3, r8
 800f132:	18e3      	adds	r3, r4, r3
 800f134:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f138:	464b      	mov	r3, r9
 800f13a:	eb45 0303 	adc.w	r3, r5, r3
 800f13e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f146:	685b      	ldr	r3, [r3, #4]
 800f148:	2200      	movs	r2, #0
 800f14a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f14e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800f152:	f04f 0200 	mov.w	r2, #0
 800f156:	f04f 0300 	mov.w	r3, #0
 800f15a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800f15e:	4629      	mov	r1, r5
 800f160:	008b      	lsls	r3, r1, #2
 800f162:	4621      	mov	r1, r4
 800f164:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800f168:	4621      	mov	r1, r4
 800f16a:	008a      	lsls	r2, r1, #2
 800f16c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800f170:	f7f1 f886 	bl	8000280 <__aeabi_uldivmod>
 800f174:	4602      	mov	r2, r0
 800f176:	460b      	mov	r3, r1
 800f178:	4b60      	ldr	r3, [pc, #384]	@ (800f2fc <UART_SetConfig+0x4e4>)
 800f17a:	fba3 2302 	umull	r2, r3, r3, r2
 800f17e:	095b      	lsrs	r3, r3, #5
 800f180:	011c      	lsls	r4, r3, #4
 800f182:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800f186:	2200      	movs	r2, #0
 800f188:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f18c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800f190:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800f194:	4642      	mov	r2, r8
 800f196:	464b      	mov	r3, r9
 800f198:	1891      	adds	r1, r2, r2
 800f19a:	61b9      	str	r1, [r7, #24]
 800f19c:	415b      	adcs	r3, r3
 800f19e:	61fb      	str	r3, [r7, #28]
 800f1a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f1a4:	4641      	mov	r1, r8
 800f1a6:	1851      	adds	r1, r2, r1
 800f1a8:	6139      	str	r1, [r7, #16]
 800f1aa:	4649      	mov	r1, r9
 800f1ac:	414b      	adcs	r3, r1
 800f1ae:	617b      	str	r3, [r7, #20]
 800f1b0:	f04f 0200 	mov.w	r2, #0
 800f1b4:	f04f 0300 	mov.w	r3, #0
 800f1b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800f1bc:	4659      	mov	r1, fp
 800f1be:	00cb      	lsls	r3, r1, #3
 800f1c0:	4651      	mov	r1, sl
 800f1c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800f1c6:	4651      	mov	r1, sl
 800f1c8:	00ca      	lsls	r2, r1, #3
 800f1ca:	4610      	mov	r0, r2
 800f1cc:	4619      	mov	r1, r3
 800f1ce:	4603      	mov	r3, r0
 800f1d0:	4642      	mov	r2, r8
 800f1d2:	189b      	adds	r3, r3, r2
 800f1d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f1d8:	464b      	mov	r3, r9
 800f1da:	460a      	mov	r2, r1
 800f1dc:	eb42 0303 	adc.w	r3, r2, r3
 800f1e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f1e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f1e8:	685b      	ldr	r3, [r3, #4]
 800f1ea:	2200      	movs	r2, #0
 800f1ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f1ee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800f1f0:	f04f 0200 	mov.w	r2, #0
 800f1f4:	f04f 0300 	mov.w	r3, #0
 800f1f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800f1fc:	4649      	mov	r1, r9
 800f1fe:	008b      	lsls	r3, r1, #2
 800f200:	4641      	mov	r1, r8
 800f202:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800f206:	4641      	mov	r1, r8
 800f208:	008a      	lsls	r2, r1, #2
 800f20a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800f20e:	f7f1 f837 	bl	8000280 <__aeabi_uldivmod>
 800f212:	4602      	mov	r2, r0
 800f214:	460b      	mov	r3, r1
 800f216:	4611      	mov	r1, r2
 800f218:	4b38      	ldr	r3, [pc, #224]	@ (800f2fc <UART_SetConfig+0x4e4>)
 800f21a:	fba3 2301 	umull	r2, r3, r3, r1
 800f21e:	095b      	lsrs	r3, r3, #5
 800f220:	2264      	movs	r2, #100	@ 0x64
 800f222:	fb02 f303 	mul.w	r3, r2, r3
 800f226:	1acb      	subs	r3, r1, r3
 800f228:	011b      	lsls	r3, r3, #4
 800f22a:	3332      	adds	r3, #50	@ 0x32
 800f22c:	4a33      	ldr	r2, [pc, #204]	@ (800f2fc <UART_SetConfig+0x4e4>)
 800f22e:	fba2 2303 	umull	r2, r3, r2, r3
 800f232:	095b      	lsrs	r3, r3, #5
 800f234:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f238:	441c      	add	r4, r3
 800f23a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800f23e:	2200      	movs	r2, #0
 800f240:	673b      	str	r3, [r7, #112]	@ 0x70
 800f242:	677a      	str	r2, [r7, #116]	@ 0x74
 800f244:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800f248:	4642      	mov	r2, r8
 800f24a:	464b      	mov	r3, r9
 800f24c:	1891      	adds	r1, r2, r2
 800f24e:	60b9      	str	r1, [r7, #8]
 800f250:	415b      	adcs	r3, r3
 800f252:	60fb      	str	r3, [r7, #12]
 800f254:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800f258:	4641      	mov	r1, r8
 800f25a:	1851      	adds	r1, r2, r1
 800f25c:	6039      	str	r1, [r7, #0]
 800f25e:	4649      	mov	r1, r9
 800f260:	414b      	adcs	r3, r1
 800f262:	607b      	str	r3, [r7, #4]
 800f264:	f04f 0200 	mov.w	r2, #0
 800f268:	f04f 0300 	mov.w	r3, #0
 800f26c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800f270:	4659      	mov	r1, fp
 800f272:	00cb      	lsls	r3, r1, #3
 800f274:	4651      	mov	r1, sl
 800f276:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800f27a:	4651      	mov	r1, sl
 800f27c:	00ca      	lsls	r2, r1, #3
 800f27e:	4610      	mov	r0, r2
 800f280:	4619      	mov	r1, r3
 800f282:	4603      	mov	r3, r0
 800f284:	4642      	mov	r2, r8
 800f286:	189b      	adds	r3, r3, r2
 800f288:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f28a:	464b      	mov	r3, r9
 800f28c:	460a      	mov	r2, r1
 800f28e:	eb42 0303 	adc.w	r3, r2, r3
 800f292:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f298:	685b      	ldr	r3, [r3, #4]
 800f29a:	2200      	movs	r2, #0
 800f29c:	663b      	str	r3, [r7, #96]	@ 0x60
 800f29e:	667a      	str	r2, [r7, #100]	@ 0x64
 800f2a0:	f04f 0200 	mov.w	r2, #0
 800f2a4:	f04f 0300 	mov.w	r3, #0
 800f2a8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800f2ac:	4649      	mov	r1, r9
 800f2ae:	008b      	lsls	r3, r1, #2
 800f2b0:	4641      	mov	r1, r8
 800f2b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800f2b6:	4641      	mov	r1, r8
 800f2b8:	008a      	lsls	r2, r1, #2
 800f2ba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800f2be:	f7f0 ffdf 	bl	8000280 <__aeabi_uldivmod>
 800f2c2:	4602      	mov	r2, r0
 800f2c4:	460b      	mov	r3, r1
 800f2c6:	4b0d      	ldr	r3, [pc, #52]	@ (800f2fc <UART_SetConfig+0x4e4>)
 800f2c8:	fba3 1302 	umull	r1, r3, r3, r2
 800f2cc:	095b      	lsrs	r3, r3, #5
 800f2ce:	2164      	movs	r1, #100	@ 0x64
 800f2d0:	fb01 f303 	mul.w	r3, r1, r3
 800f2d4:	1ad3      	subs	r3, r2, r3
 800f2d6:	011b      	lsls	r3, r3, #4
 800f2d8:	3332      	adds	r3, #50	@ 0x32
 800f2da:	4a08      	ldr	r2, [pc, #32]	@ (800f2fc <UART_SetConfig+0x4e4>)
 800f2dc:	fba2 2303 	umull	r2, r3, r2, r3
 800f2e0:	095b      	lsrs	r3, r3, #5
 800f2e2:	f003 020f 	and.w	r2, r3, #15
 800f2e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	4422      	add	r2, r4
 800f2ee:	609a      	str	r2, [r3, #8]
}
 800f2f0:	bf00      	nop
 800f2f2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800f2f6:	46bd      	mov	sp, r7
 800f2f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f2fc:	51eb851f 	.word	0x51eb851f

0800f300 <calloc>:
 800f300:	4b02      	ldr	r3, [pc, #8]	@ (800f30c <calloc+0xc>)
 800f302:	460a      	mov	r2, r1
 800f304:	4601      	mov	r1, r0
 800f306:	6818      	ldr	r0, [r3, #0]
 800f308:	f000 b802 	b.w	800f310 <_calloc_r>
 800f30c:	2000056c 	.word	0x2000056c

0800f310 <_calloc_r>:
 800f310:	b570      	push	{r4, r5, r6, lr}
 800f312:	fba1 5402 	umull	r5, r4, r1, r2
 800f316:	b93c      	cbnz	r4, 800f328 <_calloc_r+0x18>
 800f318:	4629      	mov	r1, r5
 800f31a:	f000 f837 	bl	800f38c <_malloc_r>
 800f31e:	4606      	mov	r6, r0
 800f320:	b928      	cbnz	r0, 800f32e <_calloc_r+0x1e>
 800f322:	2600      	movs	r6, #0
 800f324:	4630      	mov	r0, r6
 800f326:	bd70      	pop	{r4, r5, r6, pc}
 800f328:	220c      	movs	r2, #12
 800f32a:	6002      	str	r2, [r0, #0]
 800f32c:	e7f9      	b.n	800f322 <_calloc_r+0x12>
 800f32e:	462a      	mov	r2, r5
 800f330:	4621      	mov	r1, r4
 800f332:	f000 f9f9 	bl	800f728 <memset>
 800f336:	e7f5      	b.n	800f324 <_calloc_r+0x14>

0800f338 <free>:
 800f338:	4b02      	ldr	r3, [pc, #8]	@ (800f344 <free+0xc>)
 800f33a:	4601      	mov	r1, r0
 800f33c:	6818      	ldr	r0, [r3, #0]
 800f33e:	f000 ba47 	b.w	800f7d0 <_free_r>
 800f342:	bf00      	nop
 800f344:	2000056c 	.word	0x2000056c

0800f348 <sbrk_aligned>:
 800f348:	b570      	push	{r4, r5, r6, lr}
 800f34a:	4e0f      	ldr	r6, [pc, #60]	@ (800f388 <sbrk_aligned+0x40>)
 800f34c:	460c      	mov	r4, r1
 800f34e:	6831      	ldr	r1, [r6, #0]
 800f350:	4605      	mov	r5, r0
 800f352:	b911      	cbnz	r1, 800f35a <sbrk_aligned+0x12>
 800f354:	f000 f9f0 	bl	800f738 <_sbrk_r>
 800f358:	6030      	str	r0, [r6, #0]
 800f35a:	4621      	mov	r1, r4
 800f35c:	4628      	mov	r0, r5
 800f35e:	f000 f9eb 	bl	800f738 <_sbrk_r>
 800f362:	1c43      	adds	r3, r0, #1
 800f364:	d103      	bne.n	800f36e <sbrk_aligned+0x26>
 800f366:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800f36a:	4620      	mov	r0, r4
 800f36c:	bd70      	pop	{r4, r5, r6, pc}
 800f36e:	1cc4      	adds	r4, r0, #3
 800f370:	f024 0403 	bic.w	r4, r4, #3
 800f374:	42a0      	cmp	r0, r4
 800f376:	d0f8      	beq.n	800f36a <sbrk_aligned+0x22>
 800f378:	1a21      	subs	r1, r4, r0
 800f37a:	4628      	mov	r0, r5
 800f37c:	f000 f9dc 	bl	800f738 <_sbrk_r>
 800f380:	3001      	adds	r0, #1
 800f382:	d1f2      	bne.n	800f36a <sbrk_aligned+0x22>
 800f384:	e7ef      	b.n	800f366 <sbrk_aligned+0x1e>
 800f386:	bf00      	nop
 800f388:	20001204 	.word	0x20001204

0800f38c <_malloc_r>:
 800f38c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f390:	1ccd      	adds	r5, r1, #3
 800f392:	f025 0503 	bic.w	r5, r5, #3
 800f396:	3508      	adds	r5, #8
 800f398:	2d0c      	cmp	r5, #12
 800f39a:	bf38      	it	cc
 800f39c:	250c      	movcc	r5, #12
 800f39e:	2d00      	cmp	r5, #0
 800f3a0:	4606      	mov	r6, r0
 800f3a2:	db01      	blt.n	800f3a8 <_malloc_r+0x1c>
 800f3a4:	42a9      	cmp	r1, r5
 800f3a6:	d904      	bls.n	800f3b2 <_malloc_r+0x26>
 800f3a8:	230c      	movs	r3, #12
 800f3aa:	6033      	str	r3, [r6, #0]
 800f3ac:	2000      	movs	r0, #0
 800f3ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f3b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f488 <_malloc_r+0xfc>
 800f3b6:	f000 f869 	bl	800f48c <__malloc_lock>
 800f3ba:	f8d8 3000 	ldr.w	r3, [r8]
 800f3be:	461c      	mov	r4, r3
 800f3c0:	bb44      	cbnz	r4, 800f414 <_malloc_r+0x88>
 800f3c2:	4629      	mov	r1, r5
 800f3c4:	4630      	mov	r0, r6
 800f3c6:	f7ff ffbf 	bl	800f348 <sbrk_aligned>
 800f3ca:	1c43      	adds	r3, r0, #1
 800f3cc:	4604      	mov	r4, r0
 800f3ce:	d158      	bne.n	800f482 <_malloc_r+0xf6>
 800f3d0:	f8d8 4000 	ldr.w	r4, [r8]
 800f3d4:	4627      	mov	r7, r4
 800f3d6:	2f00      	cmp	r7, #0
 800f3d8:	d143      	bne.n	800f462 <_malloc_r+0xd6>
 800f3da:	2c00      	cmp	r4, #0
 800f3dc:	d04b      	beq.n	800f476 <_malloc_r+0xea>
 800f3de:	6823      	ldr	r3, [r4, #0]
 800f3e0:	4639      	mov	r1, r7
 800f3e2:	4630      	mov	r0, r6
 800f3e4:	eb04 0903 	add.w	r9, r4, r3
 800f3e8:	f000 f9a6 	bl	800f738 <_sbrk_r>
 800f3ec:	4581      	cmp	r9, r0
 800f3ee:	d142      	bne.n	800f476 <_malloc_r+0xea>
 800f3f0:	6821      	ldr	r1, [r4, #0]
 800f3f2:	1a6d      	subs	r5, r5, r1
 800f3f4:	4629      	mov	r1, r5
 800f3f6:	4630      	mov	r0, r6
 800f3f8:	f7ff ffa6 	bl	800f348 <sbrk_aligned>
 800f3fc:	3001      	adds	r0, #1
 800f3fe:	d03a      	beq.n	800f476 <_malloc_r+0xea>
 800f400:	6823      	ldr	r3, [r4, #0]
 800f402:	442b      	add	r3, r5
 800f404:	6023      	str	r3, [r4, #0]
 800f406:	f8d8 3000 	ldr.w	r3, [r8]
 800f40a:	685a      	ldr	r2, [r3, #4]
 800f40c:	bb62      	cbnz	r2, 800f468 <_malloc_r+0xdc>
 800f40e:	f8c8 7000 	str.w	r7, [r8]
 800f412:	e00f      	b.n	800f434 <_malloc_r+0xa8>
 800f414:	6822      	ldr	r2, [r4, #0]
 800f416:	1b52      	subs	r2, r2, r5
 800f418:	d420      	bmi.n	800f45c <_malloc_r+0xd0>
 800f41a:	2a0b      	cmp	r2, #11
 800f41c:	d917      	bls.n	800f44e <_malloc_r+0xc2>
 800f41e:	1961      	adds	r1, r4, r5
 800f420:	42a3      	cmp	r3, r4
 800f422:	6025      	str	r5, [r4, #0]
 800f424:	bf18      	it	ne
 800f426:	6059      	strne	r1, [r3, #4]
 800f428:	6863      	ldr	r3, [r4, #4]
 800f42a:	bf08      	it	eq
 800f42c:	f8c8 1000 	streq.w	r1, [r8]
 800f430:	5162      	str	r2, [r4, r5]
 800f432:	604b      	str	r3, [r1, #4]
 800f434:	4630      	mov	r0, r6
 800f436:	f000 f82f 	bl	800f498 <__malloc_unlock>
 800f43a:	f104 000b 	add.w	r0, r4, #11
 800f43e:	1d23      	adds	r3, r4, #4
 800f440:	f020 0007 	bic.w	r0, r0, #7
 800f444:	1ac2      	subs	r2, r0, r3
 800f446:	bf1c      	itt	ne
 800f448:	1a1b      	subne	r3, r3, r0
 800f44a:	50a3      	strne	r3, [r4, r2]
 800f44c:	e7af      	b.n	800f3ae <_malloc_r+0x22>
 800f44e:	6862      	ldr	r2, [r4, #4]
 800f450:	42a3      	cmp	r3, r4
 800f452:	bf0c      	ite	eq
 800f454:	f8c8 2000 	streq.w	r2, [r8]
 800f458:	605a      	strne	r2, [r3, #4]
 800f45a:	e7eb      	b.n	800f434 <_malloc_r+0xa8>
 800f45c:	4623      	mov	r3, r4
 800f45e:	6864      	ldr	r4, [r4, #4]
 800f460:	e7ae      	b.n	800f3c0 <_malloc_r+0x34>
 800f462:	463c      	mov	r4, r7
 800f464:	687f      	ldr	r7, [r7, #4]
 800f466:	e7b6      	b.n	800f3d6 <_malloc_r+0x4a>
 800f468:	461a      	mov	r2, r3
 800f46a:	685b      	ldr	r3, [r3, #4]
 800f46c:	42a3      	cmp	r3, r4
 800f46e:	d1fb      	bne.n	800f468 <_malloc_r+0xdc>
 800f470:	2300      	movs	r3, #0
 800f472:	6053      	str	r3, [r2, #4]
 800f474:	e7de      	b.n	800f434 <_malloc_r+0xa8>
 800f476:	230c      	movs	r3, #12
 800f478:	6033      	str	r3, [r6, #0]
 800f47a:	4630      	mov	r0, r6
 800f47c:	f000 f80c 	bl	800f498 <__malloc_unlock>
 800f480:	e794      	b.n	800f3ac <_malloc_r+0x20>
 800f482:	6005      	str	r5, [r0, #0]
 800f484:	e7d6      	b.n	800f434 <_malloc_r+0xa8>
 800f486:	bf00      	nop
 800f488:	20001208 	.word	0x20001208

0800f48c <__malloc_lock>:
 800f48c:	4801      	ldr	r0, [pc, #4]	@ (800f494 <__malloc_lock+0x8>)
 800f48e:	f000 b98e 	b.w	800f7ae <__retarget_lock_acquire_recursive>
 800f492:	bf00      	nop
 800f494:	20001348 	.word	0x20001348

0800f498 <__malloc_unlock>:
 800f498:	4801      	ldr	r0, [pc, #4]	@ (800f4a0 <__malloc_unlock+0x8>)
 800f49a:	f000 b989 	b.w	800f7b0 <__retarget_lock_release_recursive>
 800f49e:	bf00      	nop
 800f4a0:	20001348 	.word	0x20001348

0800f4a4 <std>:
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	b510      	push	{r4, lr}
 800f4a8:	4604      	mov	r4, r0
 800f4aa:	e9c0 3300 	strd	r3, r3, [r0]
 800f4ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f4b2:	6083      	str	r3, [r0, #8]
 800f4b4:	8181      	strh	r1, [r0, #12]
 800f4b6:	6643      	str	r3, [r0, #100]	@ 0x64
 800f4b8:	81c2      	strh	r2, [r0, #14]
 800f4ba:	6183      	str	r3, [r0, #24]
 800f4bc:	4619      	mov	r1, r3
 800f4be:	2208      	movs	r2, #8
 800f4c0:	305c      	adds	r0, #92	@ 0x5c
 800f4c2:	f000 f931 	bl	800f728 <memset>
 800f4c6:	4b0d      	ldr	r3, [pc, #52]	@ (800f4fc <std+0x58>)
 800f4c8:	6263      	str	r3, [r4, #36]	@ 0x24
 800f4ca:	4b0d      	ldr	r3, [pc, #52]	@ (800f500 <std+0x5c>)
 800f4cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f4ce:	4b0d      	ldr	r3, [pc, #52]	@ (800f504 <std+0x60>)
 800f4d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f4d2:	4b0d      	ldr	r3, [pc, #52]	@ (800f508 <std+0x64>)
 800f4d4:	6323      	str	r3, [r4, #48]	@ 0x30
 800f4d6:	4b0d      	ldr	r3, [pc, #52]	@ (800f50c <std+0x68>)
 800f4d8:	6224      	str	r4, [r4, #32]
 800f4da:	429c      	cmp	r4, r3
 800f4dc:	d006      	beq.n	800f4ec <std+0x48>
 800f4de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f4e2:	4294      	cmp	r4, r2
 800f4e4:	d002      	beq.n	800f4ec <std+0x48>
 800f4e6:	33d0      	adds	r3, #208	@ 0xd0
 800f4e8:	429c      	cmp	r4, r3
 800f4ea:	d105      	bne.n	800f4f8 <std+0x54>
 800f4ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f4f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f4f4:	f000 b95a 	b.w	800f7ac <__retarget_lock_init_recursive>
 800f4f8:	bd10      	pop	{r4, pc}
 800f4fa:	bf00      	nop
 800f4fc:	0800ff5d 	.word	0x0800ff5d
 800f500:	0800ff7f 	.word	0x0800ff7f
 800f504:	0800ffb7 	.word	0x0800ffb7
 800f508:	0800ffdb 	.word	0x0800ffdb
 800f50c:	2000120c 	.word	0x2000120c

0800f510 <stdio_exit_handler>:
 800f510:	4a02      	ldr	r2, [pc, #8]	@ (800f51c <stdio_exit_handler+0xc>)
 800f512:	4903      	ldr	r1, [pc, #12]	@ (800f520 <stdio_exit_handler+0x10>)
 800f514:	4803      	ldr	r0, [pc, #12]	@ (800f524 <stdio_exit_handler+0x14>)
 800f516:	f000 b869 	b.w	800f5ec <_fwalk_sglue>
 800f51a:	bf00      	nop
 800f51c:	20000560 	.word	0x20000560
 800f520:	0800ff0d 	.word	0x0800ff0d
 800f524:	20000570 	.word	0x20000570

0800f528 <cleanup_stdio>:
 800f528:	6841      	ldr	r1, [r0, #4]
 800f52a:	4b0c      	ldr	r3, [pc, #48]	@ (800f55c <cleanup_stdio+0x34>)
 800f52c:	4299      	cmp	r1, r3
 800f52e:	b510      	push	{r4, lr}
 800f530:	4604      	mov	r4, r0
 800f532:	d001      	beq.n	800f538 <cleanup_stdio+0x10>
 800f534:	f000 fcea 	bl	800ff0c <_fflush_r>
 800f538:	68a1      	ldr	r1, [r4, #8]
 800f53a:	4b09      	ldr	r3, [pc, #36]	@ (800f560 <cleanup_stdio+0x38>)
 800f53c:	4299      	cmp	r1, r3
 800f53e:	d002      	beq.n	800f546 <cleanup_stdio+0x1e>
 800f540:	4620      	mov	r0, r4
 800f542:	f000 fce3 	bl	800ff0c <_fflush_r>
 800f546:	68e1      	ldr	r1, [r4, #12]
 800f548:	4b06      	ldr	r3, [pc, #24]	@ (800f564 <cleanup_stdio+0x3c>)
 800f54a:	4299      	cmp	r1, r3
 800f54c:	d004      	beq.n	800f558 <cleanup_stdio+0x30>
 800f54e:	4620      	mov	r0, r4
 800f550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f554:	f000 bcda 	b.w	800ff0c <_fflush_r>
 800f558:	bd10      	pop	{r4, pc}
 800f55a:	bf00      	nop
 800f55c:	2000120c 	.word	0x2000120c
 800f560:	20001274 	.word	0x20001274
 800f564:	200012dc 	.word	0x200012dc

0800f568 <global_stdio_init.part.0>:
 800f568:	b510      	push	{r4, lr}
 800f56a:	4b0b      	ldr	r3, [pc, #44]	@ (800f598 <global_stdio_init.part.0+0x30>)
 800f56c:	4c0b      	ldr	r4, [pc, #44]	@ (800f59c <global_stdio_init.part.0+0x34>)
 800f56e:	4a0c      	ldr	r2, [pc, #48]	@ (800f5a0 <global_stdio_init.part.0+0x38>)
 800f570:	601a      	str	r2, [r3, #0]
 800f572:	4620      	mov	r0, r4
 800f574:	2200      	movs	r2, #0
 800f576:	2104      	movs	r1, #4
 800f578:	f7ff ff94 	bl	800f4a4 <std>
 800f57c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f580:	2201      	movs	r2, #1
 800f582:	2109      	movs	r1, #9
 800f584:	f7ff ff8e 	bl	800f4a4 <std>
 800f588:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f58c:	2202      	movs	r2, #2
 800f58e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f592:	2112      	movs	r1, #18
 800f594:	f7ff bf86 	b.w	800f4a4 <std>
 800f598:	20001344 	.word	0x20001344
 800f59c:	2000120c 	.word	0x2000120c
 800f5a0:	0800f511 	.word	0x0800f511

0800f5a4 <__sfp_lock_acquire>:
 800f5a4:	4801      	ldr	r0, [pc, #4]	@ (800f5ac <__sfp_lock_acquire+0x8>)
 800f5a6:	f000 b902 	b.w	800f7ae <__retarget_lock_acquire_recursive>
 800f5aa:	bf00      	nop
 800f5ac:	20001349 	.word	0x20001349

0800f5b0 <__sfp_lock_release>:
 800f5b0:	4801      	ldr	r0, [pc, #4]	@ (800f5b8 <__sfp_lock_release+0x8>)
 800f5b2:	f000 b8fd 	b.w	800f7b0 <__retarget_lock_release_recursive>
 800f5b6:	bf00      	nop
 800f5b8:	20001349 	.word	0x20001349

0800f5bc <__sinit>:
 800f5bc:	b510      	push	{r4, lr}
 800f5be:	4604      	mov	r4, r0
 800f5c0:	f7ff fff0 	bl	800f5a4 <__sfp_lock_acquire>
 800f5c4:	6a23      	ldr	r3, [r4, #32]
 800f5c6:	b11b      	cbz	r3, 800f5d0 <__sinit+0x14>
 800f5c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f5cc:	f7ff bff0 	b.w	800f5b0 <__sfp_lock_release>
 800f5d0:	4b04      	ldr	r3, [pc, #16]	@ (800f5e4 <__sinit+0x28>)
 800f5d2:	6223      	str	r3, [r4, #32]
 800f5d4:	4b04      	ldr	r3, [pc, #16]	@ (800f5e8 <__sinit+0x2c>)
 800f5d6:	681b      	ldr	r3, [r3, #0]
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d1f5      	bne.n	800f5c8 <__sinit+0xc>
 800f5dc:	f7ff ffc4 	bl	800f568 <global_stdio_init.part.0>
 800f5e0:	e7f2      	b.n	800f5c8 <__sinit+0xc>
 800f5e2:	bf00      	nop
 800f5e4:	0800f529 	.word	0x0800f529
 800f5e8:	20001344 	.word	0x20001344

0800f5ec <_fwalk_sglue>:
 800f5ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f5f0:	4607      	mov	r7, r0
 800f5f2:	4688      	mov	r8, r1
 800f5f4:	4614      	mov	r4, r2
 800f5f6:	2600      	movs	r6, #0
 800f5f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f5fc:	f1b9 0901 	subs.w	r9, r9, #1
 800f600:	d505      	bpl.n	800f60e <_fwalk_sglue+0x22>
 800f602:	6824      	ldr	r4, [r4, #0]
 800f604:	2c00      	cmp	r4, #0
 800f606:	d1f7      	bne.n	800f5f8 <_fwalk_sglue+0xc>
 800f608:	4630      	mov	r0, r6
 800f60a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f60e:	89ab      	ldrh	r3, [r5, #12]
 800f610:	2b01      	cmp	r3, #1
 800f612:	d907      	bls.n	800f624 <_fwalk_sglue+0x38>
 800f614:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f618:	3301      	adds	r3, #1
 800f61a:	d003      	beq.n	800f624 <_fwalk_sglue+0x38>
 800f61c:	4629      	mov	r1, r5
 800f61e:	4638      	mov	r0, r7
 800f620:	47c0      	blx	r8
 800f622:	4306      	orrs	r6, r0
 800f624:	3568      	adds	r5, #104	@ 0x68
 800f626:	e7e9      	b.n	800f5fc <_fwalk_sglue+0x10>

0800f628 <iprintf>:
 800f628:	b40f      	push	{r0, r1, r2, r3}
 800f62a:	b507      	push	{r0, r1, r2, lr}
 800f62c:	4906      	ldr	r1, [pc, #24]	@ (800f648 <iprintf+0x20>)
 800f62e:	ab04      	add	r3, sp, #16
 800f630:	6808      	ldr	r0, [r1, #0]
 800f632:	f853 2b04 	ldr.w	r2, [r3], #4
 800f636:	6881      	ldr	r1, [r0, #8]
 800f638:	9301      	str	r3, [sp, #4]
 800f63a:	f000 f93d 	bl	800f8b8 <_vfiprintf_r>
 800f63e:	b003      	add	sp, #12
 800f640:	f85d eb04 	ldr.w	lr, [sp], #4
 800f644:	b004      	add	sp, #16
 800f646:	4770      	bx	lr
 800f648:	2000056c 	.word	0x2000056c

0800f64c <_puts_r>:
 800f64c:	6a03      	ldr	r3, [r0, #32]
 800f64e:	b570      	push	{r4, r5, r6, lr}
 800f650:	6884      	ldr	r4, [r0, #8]
 800f652:	4605      	mov	r5, r0
 800f654:	460e      	mov	r6, r1
 800f656:	b90b      	cbnz	r3, 800f65c <_puts_r+0x10>
 800f658:	f7ff ffb0 	bl	800f5bc <__sinit>
 800f65c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f65e:	07db      	lsls	r3, r3, #31
 800f660:	d405      	bmi.n	800f66e <_puts_r+0x22>
 800f662:	89a3      	ldrh	r3, [r4, #12]
 800f664:	0598      	lsls	r0, r3, #22
 800f666:	d402      	bmi.n	800f66e <_puts_r+0x22>
 800f668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f66a:	f000 f8a0 	bl	800f7ae <__retarget_lock_acquire_recursive>
 800f66e:	89a3      	ldrh	r3, [r4, #12]
 800f670:	0719      	lsls	r1, r3, #28
 800f672:	d502      	bpl.n	800f67a <_puts_r+0x2e>
 800f674:	6923      	ldr	r3, [r4, #16]
 800f676:	2b00      	cmp	r3, #0
 800f678:	d135      	bne.n	800f6e6 <_puts_r+0x9a>
 800f67a:	4621      	mov	r1, r4
 800f67c:	4628      	mov	r0, r5
 800f67e:	f000 fcef 	bl	8010060 <__swsetup_r>
 800f682:	b380      	cbz	r0, 800f6e6 <_puts_r+0x9a>
 800f684:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800f688:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f68a:	07da      	lsls	r2, r3, #31
 800f68c:	d405      	bmi.n	800f69a <_puts_r+0x4e>
 800f68e:	89a3      	ldrh	r3, [r4, #12]
 800f690:	059b      	lsls	r3, r3, #22
 800f692:	d402      	bmi.n	800f69a <_puts_r+0x4e>
 800f694:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f696:	f000 f88b 	bl	800f7b0 <__retarget_lock_release_recursive>
 800f69a:	4628      	mov	r0, r5
 800f69c:	bd70      	pop	{r4, r5, r6, pc}
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	da04      	bge.n	800f6ac <_puts_r+0x60>
 800f6a2:	69a2      	ldr	r2, [r4, #24]
 800f6a4:	429a      	cmp	r2, r3
 800f6a6:	dc17      	bgt.n	800f6d8 <_puts_r+0x8c>
 800f6a8:	290a      	cmp	r1, #10
 800f6aa:	d015      	beq.n	800f6d8 <_puts_r+0x8c>
 800f6ac:	6823      	ldr	r3, [r4, #0]
 800f6ae:	1c5a      	adds	r2, r3, #1
 800f6b0:	6022      	str	r2, [r4, #0]
 800f6b2:	7019      	strb	r1, [r3, #0]
 800f6b4:	68a3      	ldr	r3, [r4, #8]
 800f6b6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f6ba:	3b01      	subs	r3, #1
 800f6bc:	60a3      	str	r3, [r4, #8]
 800f6be:	2900      	cmp	r1, #0
 800f6c0:	d1ed      	bne.n	800f69e <_puts_r+0x52>
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	da11      	bge.n	800f6ea <_puts_r+0x9e>
 800f6c6:	4622      	mov	r2, r4
 800f6c8:	210a      	movs	r1, #10
 800f6ca:	4628      	mov	r0, r5
 800f6cc:	f000 fc89 	bl	800ffe2 <__swbuf_r>
 800f6d0:	3001      	adds	r0, #1
 800f6d2:	d0d7      	beq.n	800f684 <_puts_r+0x38>
 800f6d4:	250a      	movs	r5, #10
 800f6d6:	e7d7      	b.n	800f688 <_puts_r+0x3c>
 800f6d8:	4622      	mov	r2, r4
 800f6da:	4628      	mov	r0, r5
 800f6dc:	f000 fc81 	bl	800ffe2 <__swbuf_r>
 800f6e0:	3001      	adds	r0, #1
 800f6e2:	d1e7      	bne.n	800f6b4 <_puts_r+0x68>
 800f6e4:	e7ce      	b.n	800f684 <_puts_r+0x38>
 800f6e6:	3e01      	subs	r6, #1
 800f6e8:	e7e4      	b.n	800f6b4 <_puts_r+0x68>
 800f6ea:	6823      	ldr	r3, [r4, #0]
 800f6ec:	1c5a      	adds	r2, r3, #1
 800f6ee:	6022      	str	r2, [r4, #0]
 800f6f0:	220a      	movs	r2, #10
 800f6f2:	701a      	strb	r2, [r3, #0]
 800f6f4:	e7ee      	b.n	800f6d4 <_puts_r+0x88>
	...

0800f6f8 <puts>:
 800f6f8:	4b02      	ldr	r3, [pc, #8]	@ (800f704 <puts+0xc>)
 800f6fa:	4601      	mov	r1, r0
 800f6fc:	6818      	ldr	r0, [r3, #0]
 800f6fe:	f7ff bfa5 	b.w	800f64c <_puts_r>
 800f702:	bf00      	nop
 800f704:	2000056c 	.word	0x2000056c

0800f708 <memcmp>:
 800f708:	b510      	push	{r4, lr}
 800f70a:	3901      	subs	r1, #1
 800f70c:	4402      	add	r2, r0
 800f70e:	4290      	cmp	r0, r2
 800f710:	d101      	bne.n	800f716 <memcmp+0xe>
 800f712:	2000      	movs	r0, #0
 800f714:	e005      	b.n	800f722 <memcmp+0x1a>
 800f716:	7803      	ldrb	r3, [r0, #0]
 800f718:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f71c:	42a3      	cmp	r3, r4
 800f71e:	d001      	beq.n	800f724 <memcmp+0x1c>
 800f720:	1b18      	subs	r0, r3, r4
 800f722:	bd10      	pop	{r4, pc}
 800f724:	3001      	adds	r0, #1
 800f726:	e7f2      	b.n	800f70e <memcmp+0x6>

0800f728 <memset>:
 800f728:	4402      	add	r2, r0
 800f72a:	4603      	mov	r3, r0
 800f72c:	4293      	cmp	r3, r2
 800f72e:	d100      	bne.n	800f732 <memset+0xa>
 800f730:	4770      	bx	lr
 800f732:	f803 1b01 	strb.w	r1, [r3], #1
 800f736:	e7f9      	b.n	800f72c <memset+0x4>

0800f738 <_sbrk_r>:
 800f738:	b538      	push	{r3, r4, r5, lr}
 800f73a:	4d06      	ldr	r5, [pc, #24]	@ (800f754 <_sbrk_r+0x1c>)
 800f73c:	2300      	movs	r3, #0
 800f73e:	4604      	mov	r4, r0
 800f740:	4608      	mov	r0, r1
 800f742:	602b      	str	r3, [r5, #0]
 800f744:	f7f9 fda4 	bl	8009290 <_sbrk>
 800f748:	1c43      	adds	r3, r0, #1
 800f74a:	d102      	bne.n	800f752 <_sbrk_r+0x1a>
 800f74c:	682b      	ldr	r3, [r5, #0]
 800f74e:	b103      	cbz	r3, 800f752 <_sbrk_r+0x1a>
 800f750:	6023      	str	r3, [r4, #0]
 800f752:	bd38      	pop	{r3, r4, r5, pc}
 800f754:	2000134c 	.word	0x2000134c

0800f758 <__errno>:
 800f758:	4b01      	ldr	r3, [pc, #4]	@ (800f760 <__errno+0x8>)
 800f75a:	6818      	ldr	r0, [r3, #0]
 800f75c:	4770      	bx	lr
 800f75e:	bf00      	nop
 800f760:	2000056c 	.word	0x2000056c

0800f764 <__libc_init_array>:
 800f764:	b570      	push	{r4, r5, r6, lr}
 800f766:	4d0d      	ldr	r5, [pc, #52]	@ (800f79c <__libc_init_array+0x38>)
 800f768:	4c0d      	ldr	r4, [pc, #52]	@ (800f7a0 <__libc_init_array+0x3c>)
 800f76a:	1b64      	subs	r4, r4, r5
 800f76c:	10a4      	asrs	r4, r4, #2
 800f76e:	2600      	movs	r6, #0
 800f770:	42a6      	cmp	r6, r4
 800f772:	d109      	bne.n	800f788 <__libc_init_array+0x24>
 800f774:	4d0b      	ldr	r5, [pc, #44]	@ (800f7a4 <__libc_init_array+0x40>)
 800f776:	4c0c      	ldr	r4, [pc, #48]	@ (800f7a8 <__libc_init_array+0x44>)
 800f778:	f000 fd92 	bl	80102a0 <_init>
 800f77c:	1b64      	subs	r4, r4, r5
 800f77e:	10a4      	asrs	r4, r4, #2
 800f780:	2600      	movs	r6, #0
 800f782:	42a6      	cmp	r6, r4
 800f784:	d105      	bne.n	800f792 <__libc_init_array+0x2e>
 800f786:	bd70      	pop	{r4, r5, r6, pc}
 800f788:	f855 3b04 	ldr.w	r3, [r5], #4
 800f78c:	4798      	blx	r3
 800f78e:	3601      	adds	r6, #1
 800f790:	e7ee      	b.n	800f770 <__libc_init_array+0xc>
 800f792:	f855 3b04 	ldr.w	r3, [r5], #4
 800f796:	4798      	blx	r3
 800f798:	3601      	adds	r6, #1
 800f79a:	e7f2      	b.n	800f782 <__libc_init_array+0x1e>
 800f79c:	08010918 	.word	0x08010918
 800f7a0:	08010918 	.word	0x08010918
 800f7a4:	08010918 	.word	0x08010918
 800f7a8:	0801091c 	.word	0x0801091c

0800f7ac <__retarget_lock_init_recursive>:
 800f7ac:	4770      	bx	lr

0800f7ae <__retarget_lock_acquire_recursive>:
 800f7ae:	4770      	bx	lr

0800f7b0 <__retarget_lock_release_recursive>:
 800f7b0:	4770      	bx	lr

0800f7b2 <memcpy>:
 800f7b2:	440a      	add	r2, r1
 800f7b4:	4291      	cmp	r1, r2
 800f7b6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800f7ba:	d100      	bne.n	800f7be <memcpy+0xc>
 800f7bc:	4770      	bx	lr
 800f7be:	b510      	push	{r4, lr}
 800f7c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f7c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f7c8:	4291      	cmp	r1, r2
 800f7ca:	d1f9      	bne.n	800f7c0 <memcpy+0xe>
 800f7cc:	bd10      	pop	{r4, pc}
	...

0800f7d0 <_free_r>:
 800f7d0:	b538      	push	{r3, r4, r5, lr}
 800f7d2:	4605      	mov	r5, r0
 800f7d4:	2900      	cmp	r1, #0
 800f7d6:	d041      	beq.n	800f85c <_free_r+0x8c>
 800f7d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f7dc:	1f0c      	subs	r4, r1, #4
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	bfb8      	it	lt
 800f7e2:	18e4      	addlt	r4, r4, r3
 800f7e4:	f7ff fe52 	bl	800f48c <__malloc_lock>
 800f7e8:	4a1d      	ldr	r2, [pc, #116]	@ (800f860 <_free_r+0x90>)
 800f7ea:	6813      	ldr	r3, [r2, #0]
 800f7ec:	b933      	cbnz	r3, 800f7fc <_free_r+0x2c>
 800f7ee:	6063      	str	r3, [r4, #4]
 800f7f0:	6014      	str	r4, [r2, #0]
 800f7f2:	4628      	mov	r0, r5
 800f7f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f7f8:	f7ff be4e 	b.w	800f498 <__malloc_unlock>
 800f7fc:	42a3      	cmp	r3, r4
 800f7fe:	d908      	bls.n	800f812 <_free_r+0x42>
 800f800:	6820      	ldr	r0, [r4, #0]
 800f802:	1821      	adds	r1, r4, r0
 800f804:	428b      	cmp	r3, r1
 800f806:	bf01      	itttt	eq
 800f808:	6819      	ldreq	r1, [r3, #0]
 800f80a:	685b      	ldreq	r3, [r3, #4]
 800f80c:	1809      	addeq	r1, r1, r0
 800f80e:	6021      	streq	r1, [r4, #0]
 800f810:	e7ed      	b.n	800f7ee <_free_r+0x1e>
 800f812:	461a      	mov	r2, r3
 800f814:	685b      	ldr	r3, [r3, #4]
 800f816:	b10b      	cbz	r3, 800f81c <_free_r+0x4c>
 800f818:	42a3      	cmp	r3, r4
 800f81a:	d9fa      	bls.n	800f812 <_free_r+0x42>
 800f81c:	6811      	ldr	r1, [r2, #0]
 800f81e:	1850      	adds	r0, r2, r1
 800f820:	42a0      	cmp	r0, r4
 800f822:	d10b      	bne.n	800f83c <_free_r+0x6c>
 800f824:	6820      	ldr	r0, [r4, #0]
 800f826:	4401      	add	r1, r0
 800f828:	1850      	adds	r0, r2, r1
 800f82a:	4283      	cmp	r3, r0
 800f82c:	6011      	str	r1, [r2, #0]
 800f82e:	d1e0      	bne.n	800f7f2 <_free_r+0x22>
 800f830:	6818      	ldr	r0, [r3, #0]
 800f832:	685b      	ldr	r3, [r3, #4]
 800f834:	6053      	str	r3, [r2, #4]
 800f836:	4408      	add	r0, r1
 800f838:	6010      	str	r0, [r2, #0]
 800f83a:	e7da      	b.n	800f7f2 <_free_r+0x22>
 800f83c:	d902      	bls.n	800f844 <_free_r+0x74>
 800f83e:	230c      	movs	r3, #12
 800f840:	602b      	str	r3, [r5, #0]
 800f842:	e7d6      	b.n	800f7f2 <_free_r+0x22>
 800f844:	6820      	ldr	r0, [r4, #0]
 800f846:	1821      	adds	r1, r4, r0
 800f848:	428b      	cmp	r3, r1
 800f84a:	bf04      	itt	eq
 800f84c:	6819      	ldreq	r1, [r3, #0]
 800f84e:	685b      	ldreq	r3, [r3, #4]
 800f850:	6063      	str	r3, [r4, #4]
 800f852:	bf04      	itt	eq
 800f854:	1809      	addeq	r1, r1, r0
 800f856:	6021      	streq	r1, [r4, #0]
 800f858:	6054      	str	r4, [r2, #4]
 800f85a:	e7ca      	b.n	800f7f2 <_free_r+0x22>
 800f85c:	bd38      	pop	{r3, r4, r5, pc}
 800f85e:	bf00      	nop
 800f860:	20001208 	.word	0x20001208

0800f864 <__sfputc_r>:
 800f864:	6893      	ldr	r3, [r2, #8]
 800f866:	3b01      	subs	r3, #1
 800f868:	2b00      	cmp	r3, #0
 800f86a:	b410      	push	{r4}
 800f86c:	6093      	str	r3, [r2, #8]
 800f86e:	da08      	bge.n	800f882 <__sfputc_r+0x1e>
 800f870:	6994      	ldr	r4, [r2, #24]
 800f872:	42a3      	cmp	r3, r4
 800f874:	db01      	blt.n	800f87a <__sfputc_r+0x16>
 800f876:	290a      	cmp	r1, #10
 800f878:	d103      	bne.n	800f882 <__sfputc_r+0x1e>
 800f87a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f87e:	f000 bbb0 	b.w	800ffe2 <__swbuf_r>
 800f882:	6813      	ldr	r3, [r2, #0]
 800f884:	1c58      	adds	r0, r3, #1
 800f886:	6010      	str	r0, [r2, #0]
 800f888:	7019      	strb	r1, [r3, #0]
 800f88a:	4608      	mov	r0, r1
 800f88c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f890:	4770      	bx	lr

0800f892 <__sfputs_r>:
 800f892:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f894:	4606      	mov	r6, r0
 800f896:	460f      	mov	r7, r1
 800f898:	4614      	mov	r4, r2
 800f89a:	18d5      	adds	r5, r2, r3
 800f89c:	42ac      	cmp	r4, r5
 800f89e:	d101      	bne.n	800f8a4 <__sfputs_r+0x12>
 800f8a0:	2000      	movs	r0, #0
 800f8a2:	e007      	b.n	800f8b4 <__sfputs_r+0x22>
 800f8a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f8a8:	463a      	mov	r2, r7
 800f8aa:	4630      	mov	r0, r6
 800f8ac:	f7ff ffda 	bl	800f864 <__sfputc_r>
 800f8b0:	1c43      	adds	r3, r0, #1
 800f8b2:	d1f3      	bne.n	800f89c <__sfputs_r+0xa>
 800f8b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f8b8 <_vfiprintf_r>:
 800f8b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8bc:	460d      	mov	r5, r1
 800f8be:	b09d      	sub	sp, #116	@ 0x74
 800f8c0:	4614      	mov	r4, r2
 800f8c2:	4698      	mov	r8, r3
 800f8c4:	4606      	mov	r6, r0
 800f8c6:	b118      	cbz	r0, 800f8d0 <_vfiprintf_r+0x18>
 800f8c8:	6a03      	ldr	r3, [r0, #32]
 800f8ca:	b90b      	cbnz	r3, 800f8d0 <_vfiprintf_r+0x18>
 800f8cc:	f7ff fe76 	bl	800f5bc <__sinit>
 800f8d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f8d2:	07d9      	lsls	r1, r3, #31
 800f8d4:	d405      	bmi.n	800f8e2 <_vfiprintf_r+0x2a>
 800f8d6:	89ab      	ldrh	r3, [r5, #12]
 800f8d8:	059a      	lsls	r2, r3, #22
 800f8da:	d402      	bmi.n	800f8e2 <_vfiprintf_r+0x2a>
 800f8dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f8de:	f7ff ff66 	bl	800f7ae <__retarget_lock_acquire_recursive>
 800f8e2:	89ab      	ldrh	r3, [r5, #12]
 800f8e4:	071b      	lsls	r3, r3, #28
 800f8e6:	d501      	bpl.n	800f8ec <_vfiprintf_r+0x34>
 800f8e8:	692b      	ldr	r3, [r5, #16]
 800f8ea:	b99b      	cbnz	r3, 800f914 <_vfiprintf_r+0x5c>
 800f8ec:	4629      	mov	r1, r5
 800f8ee:	4630      	mov	r0, r6
 800f8f0:	f000 fbb6 	bl	8010060 <__swsetup_r>
 800f8f4:	b170      	cbz	r0, 800f914 <_vfiprintf_r+0x5c>
 800f8f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f8f8:	07dc      	lsls	r4, r3, #31
 800f8fa:	d504      	bpl.n	800f906 <_vfiprintf_r+0x4e>
 800f8fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f900:	b01d      	add	sp, #116	@ 0x74
 800f902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f906:	89ab      	ldrh	r3, [r5, #12]
 800f908:	0598      	lsls	r0, r3, #22
 800f90a:	d4f7      	bmi.n	800f8fc <_vfiprintf_r+0x44>
 800f90c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f90e:	f7ff ff4f 	bl	800f7b0 <__retarget_lock_release_recursive>
 800f912:	e7f3      	b.n	800f8fc <_vfiprintf_r+0x44>
 800f914:	2300      	movs	r3, #0
 800f916:	9309      	str	r3, [sp, #36]	@ 0x24
 800f918:	2320      	movs	r3, #32
 800f91a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f91e:	f8cd 800c 	str.w	r8, [sp, #12]
 800f922:	2330      	movs	r3, #48	@ 0x30
 800f924:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fad4 <_vfiprintf_r+0x21c>
 800f928:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f92c:	f04f 0901 	mov.w	r9, #1
 800f930:	4623      	mov	r3, r4
 800f932:	469a      	mov	sl, r3
 800f934:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f938:	b10a      	cbz	r2, 800f93e <_vfiprintf_r+0x86>
 800f93a:	2a25      	cmp	r2, #37	@ 0x25
 800f93c:	d1f9      	bne.n	800f932 <_vfiprintf_r+0x7a>
 800f93e:	ebba 0b04 	subs.w	fp, sl, r4
 800f942:	d00b      	beq.n	800f95c <_vfiprintf_r+0xa4>
 800f944:	465b      	mov	r3, fp
 800f946:	4622      	mov	r2, r4
 800f948:	4629      	mov	r1, r5
 800f94a:	4630      	mov	r0, r6
 800f94c:	f7ff ffa1 	bl	800f892 <__sfputs_r>
 800f950:	3001      	adds	r0, #1
 800f952:	f000 80a7 	beq.w	800faa4 <_vfiprintf_r+0x1ec>
 800f956:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f958:	445a      	add	r2, fp
 800f95a:	9209      	str	r2, [sp, #36]	@ 0x24
 800f95c:	f89a 3000 	ldrb.w	r3, [sl]
 800f960:	2b00      	cmp	r3, #0
 800f962:	f000 809f 	beq.w	800faa4 <_vfiprintf_r+0x1ec>
 800f966:	2300      	movs	r3, #0
 800f968:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f96c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f970:	f10a 0a01 	add.w	sl, sl, #1
 800f974:	9304      	str	r3, [sp, #16]
 800f976:	9307      	str	r3, [sp, #28]
 800f978:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f97c:	931a      	str	r3, [sp, #104]	@ 0x68
 800f97e:	4654      	mov	r4, sl
 800f980:	2205      	movs	r2, #5
 800f982:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f986:	4853      	ldr	r0, [pc, #332]	@ (800fad4 <_vfiprintf_r+0x21c>)
 800f988:	f7f0 fc2a 	bl	80001e0 <memchr>
 800f98c:	9a04      	ldr	r2, [sp, #16]
 800f98e:	b9d8      	cbnz	r0, 800f9c8 <_vfiprintf_r+0x110>
 800f990:	06d1      	lsls	r1, r2, #27
 800f992:	bf44      	itt	mi
 800f994:	2320      	movmi	r3, #32
 800f996:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f99a:	0713      	lsls	r3, r2, #28
 800f99c:	bf44      	itt	mi
 800f99e:	232b      	movmi	r3, #43	@ 0x2b
 800f9a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f9a4:	f89a 3000 	ldrb.w	r3, [sl]
 800f9a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800f9aa:	d015      	beq.n	800f9d8 <_vfiprintf_r+0x120>
 800f9ac:	9a07      	ldr	r2, [sp, #28]
 800f9ae:	4654      	mov	r4, sl
 800f9b0:	2000      	movs	r0, #0
 800f9b2:	f04f 0c0a 	mov.w	ip, #10
 800f9b6:	4621      	mov	r1, r4
 800f9b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f9bc:	3b30      	subs	r3, #48	@ 0x30
 800f9be:	2b09      	cmp	r3, #9
 800f9c0:	d94b      	bls.n	800fa5a <_vfiprintf_r+0x1a2>
 800f9c2:	b1b0      	cbz	r0, 800f9f2 <_vfiprintf_r+0x13a>
 800f9c4:	9207      	str	r2, [sp, #28]
 800f9c6:	e014      	b.n	800f9f2 <_vfiprintf_r+0x13a>
 800f9c8:	eba0 0308 	sub.w	r3, r0, r8
 800f9cc:	fa09 f303 	lsl.w	r3, r9, r3
 800f9d0:	4313      	orrs	r3, r2
 800f9d2:	9304      	str	r3, [sp, #16]
 800f9d4:	46a2      	mov	sl, r4
 800f9d6:	e7d2      	b.n	800f97e <_vfiprintf_r+0xc6>
 800f9d8:	9b03      	ldr	r3, [sp, #12]
 800f9da:	1d19      	adds	r1, r3, #4
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	9103      	str	r1, [sp, #12]
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	bfbb      	ittet	lt
 800f9e4:	425b      	neglt	r3, r3
 800f9e6:	f042 0202 	orrlt.w	r2, r2, #2
 800f9ea:	9307      	strge	r3, [sp, #28]
 800f9ec:	9307      	strlt	r3, [sp, #28]
 800f9ee:	bfb8      	it	lt
 800f9f0:	9204      	strlt	r2, [sp, #16]
 800f9f2:	7823      	ldrb	r3, [r4, #0]
 800f9f4:	2b2e      	cmp	r3, #46	@ 0x2e
 800f9f6:	d10a      	bne.n	800fa0e <_vfiprintf_r+0x156>
 800f9f8:	7863      	ldrb	r3, [r4, #1]
 800f9fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800f9fc:	d132      	bne.n	800fa64 <_vfiprintf_r+0x1ac>
 800f9fe:	9b03      	ldr	r3, [sp, #12]
 800fa00:	1d1a      	adds	r2, r3, #4
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	9203      	str	r2, [sp, #12]
 800fa06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fa0a:	3402      	adds	r4, #2
 800fa0c:	9305      	str	r3, [sp, #20]
 800fa0e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fae4 <_vfiprintf_r+0x22c>
 800fa12:	7821      	ldrb	r1, [r4, #0]
 800fa14:	2203      	movs	r2, #3
 800fa16:	4650      	mov	r0, sl
 800fa18:	f7f0 fbe2 	bl	80001e0 <memchr>
 800fa1c:	b138      	cbz	r0, 800fa2e <_vfiprintf_r+0x176>
 800fa1e:	9b04      	ldr	r3, [sp, #16]
 800fa20:	eba0 000a 	sub.w	r0, r0, sl
 800fa24:	2240      	movs	r2, #64	@ 0x40
 800fa26:	4082      	lsls	r2, r0
 800fa28:	4313      	orrs	r3, r2
 800fa2a:	3401      	adds	r4, #1
 800fa2c:	9304      	str	r3, [sp, #16]
 800fa2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa32:	4829      	ldr	r0, [pc, #164]	@ (800fad8 <_vfiprintf_r+0x220>)
 800fa34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fa38:	2206      	movs	r2, #6
 800fa3a:	f7f0 fbd1 	bl	80001e0 <memchr>
 800fa3e:	2800      	cmp	r0, #0
 800fa40:	d03f      	beq.n	800fac2 <_vfiprintf_r+0x20a>
 800fa42:	4b26      	ldr	r3, [pc, #152]	@ (800fadc <_vfiprintf_r+0x224>)
 800fa44:	bb1b      	cbnz	r3, 800fa8e <_vfiprintf_r+0x1d6>
 800fa46:	9b03      	ldr	r3, [sp, #12]
 800fa48:	3307      	adds	r3, #7
 800fa4a:	f023 0307 	bic.w	r3, r3, #7
 800fa4e:	3308      	adds	r3, #8
 800fa50:	9303      	str	r3, [sp, #12]
 800fa52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa54:	443b      	add	r3, r7
 800fa56:	9309      	str	r3, [sp, #36]	@ 0x24
 800fa58:	e76a      	b.n	800f930 <_vfiprintf_r+0x78>
 800fa5a:	fb0c 3202 	mla	r2, ip, r2, r3
 800fa5e:	460c      	mov	r4, r1
 800fa60:	2001      	movs	r0, #1
 800fa62:	e7a8      	b.n	800f9b6 <_vfiprintf_r+0xfe>
 800fa64:	2300      	movs	r3, #0
 800fa66:	3401      	adds	r4, #1
 800fa68:	9305      	str	r3, [sp, #20]
 800fa6a:	4619      	mov	r1, r3
 800fa6c:	f04f 0c0a 	mov.w	ip, #10
 800fa70:	4620      	mov	r0, r4
 800fa72:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fa76:	3a30      	subs	r2, #48	@ 0x30
 800fa78:	2a09      	cmp	r2, #9
 800fa7a:	d903      	bls.n	800fa84 <_vfiprintf_r+0x1cc>
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	d0c6      	beq.n	800fa0e <_vfiprintf_r+0x156>
 800fa80:	9105      	str	r1, [sp, #20]
 800fa82:	e7c4      	b.n	800fa0e <_vfiprintf_r+0x156>
 800fa84:	fb0c 2101 	mla	r1, ip, r1, r2
 800fa88:	4604      	mov	r4, r0
 800fa8a:	2301      	movs	r3, #1
 800fa8c:	e7f0      	b.n	800fa70 <_vfiprintf_r+0x1b8>
 800fa8e:	ab03      	add	r3, sp, #12
 800fa90:	9300      	str	r3, [sp, #0]
 800fa92:	462a      	mov	r2, r5
 800fa94:	4b12      	ldr	r3, [pc, #72]	@ (800fae0 <_vfiprintf_r+0x228>)
 800fa96:	a904      	add	r1, sp, #16
 800fa98:	4630      	mov	r0, r6
 800fa9a:	f3af 8000 	nop.w
 800fa9e:	4607      	mov	r7, r0
 800faa0:	1c78      	adds	r0, r7, #1
 800faa2:	d1d6      	bne.n	800fa52 <_vfiprintf_r+0x19a>
 800faa4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800faa6:	07d9      	lsls	r1, r3, #31
 800faa8:	d405      	bmi.n	800fab6 <_vfiprintf_r+0x1fe>
 800faaa:	89ab      	ldrh	r3, [r5, #12]
 800faac:	059a      	lsls	r2, r3, #22
 800faae:	d402      	bmi.n	800fab6 <_vfiprintf_r+0x1fe>
 800fab0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fab2:	f7ff fe7d 	bl	800f7b0 <__retarget_lock_release_recursive>
 800fab6:	89ab      	ldrh	r3, [r5, #12]
 800fab8:	065b      	lsls	r3, r3, #25
 800faba:	f53f af1f 	bmi.w	800f8fc <_vfiprintf_r+0x44>
 800fabe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fac0:	e71e      	b.n	800f900 <_vfiprintf_r+0x48>
 800fac2:	ab03      	add	r3, sp, #12
 800fac4:	9300      	str	r3, [sp, #0]
 800fac6:	462a      	mov	r2, r5
 800fac8:	4b05      	ldr	r3, [pc, #20]	@ (800fae0 <_vfiprintf_r+0x228>)
 800faca:	a904      	add	r1, sp, #16
 800facc:	4630      	mov	r0, r6
 800face:	f000 f879 	bl	800fbc4 <_printf_i>
 800fad2:	e7e4      	b.n	800fa9e <_vfiprintf_r+0x1e6>
 800fad4:	080108dc 	.word	0x080108dc
 800fad8:	080108e6 	.word	0x080108e6
 800fadc:	00000000 	.word	0x00000000
 800fae0:	0800f893 	.word	0x0800f893
 800fae4:	080108e2 	.word	0x080108e2

0800fae8 <_printf_common>:
 800fae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800faec:	4616      	mov	r6, r2
 800faee:	4698      	mov	r8, r3
 800faf0:	688a      	ldr	r2, [r1, #8]
 800faf2:	690b      	ldr	r3, [r1, #16]
 800faf4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800faf8:	4293      	cmp	r3, r2
 800fafa:	bfb8      	it	lt
 800fafc:	4613      	movlt	r3, r2
 800fafe:	6033      	str	r3, [r6, #0]
 800fb00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fb04:	4607      	mov	r7, r0
 800fb06:	460c      	mov	r4, r1
 800fb08:	b10a      	cbz	r2, 800fb0e <_printf_common+0x26>
 800fb0a:	3301      	adds	r3, #1
 800fb0c:	6033      	str	r3, [r6, #0]
 800fb0e:	6823      	ldr	r3, [r4, #0]
 800fb10:	0699      	lsls	r1, r3, #26
 800fb12:	bf42      	ittt	mi
 800fb14:	6833      	ldrmi	r3, [r6, #0]
 800fb16:	3302      	addmi	r3, #2
 800fb18:	6033      	strmi	r3, [r6, #0]
 800fb1a:	6825      	ldr	r5, [r4, #0]
 800fb1c:	f015 0506 	ands.w	r5, r5, #6
 800fb20:	d106      	bne.n	800fb30 <_printf_common+0x48>
 800fb22:	f104 0a19 	add.w	sl, r4, #25
 800fb26:	68e3      	ldr	r3, [r4, #12]
 800fb28:	6832      	ldr	r2, [r6, #0]
 800fb2a:	1a9b      	subs	r3, r3, r2
 800fb2c:	42ab      	cmp	r3, r5
 800fb2e:	dc26      	bgt.n	800fb7e <_printf_common+0x96>
 800fb30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fb34:	6822      	ldr	r2, [r4, #0]
 800fb36:	3b00      	subs	r3, #0
 800fb38:	bf18      	it	ne
 800fb3a:	2301      	movne	r3, #1
 800fb3c:	0692      	lsls	r2, r2, #26
 800fb3e:	d42b      	bmi.n	800fb98 <_printf_common+0xb0>
 800fb40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fb44:	4641      	mov	r1, r8
 800fb46:	4638      	mov	r0, r7
 800fb48:	47c8      	blx	r9
 800fb4a:	3001      	adds	r0, #1
 800fb4c:	d01e      	beq.n	800fb8c <_printf_common+0xa4>
 800fb4e:	6823      	ldr	r3, [r4, #0]
 800fb50:	6922      	ldr	r2, [r4, #16]
 800fb52:	f003 0306 	and.w	r3, r3, #6
 800fb56:	2b04      	cmp	r3, #4
 800fb58:	bf02      	ittt	eq
 800fb5a:	68e5      	ldreq	r5, [r4, #12]
 800fb5c:	6833      	ldreq	r3, [r6, #0]
 800fb5e:	1aed      	subeq	r5, r5, r3
 800fb60:	68a3      	ldr	r3, [r4, #8]
 800fb62:	bf0c      	ite	eq
 800fb64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fb68:	2500      	movne	r5, #0
 800fb6a:	4293      	cmp	r3, r2
 800fb6c:	bfc4      	itt	gt
 800fb6e:	1a9b      	subgt	r3, r3, r2
 800fb70:	18ed      	addgt	r5, r5, r3
 800fb72:	2600      	movs	r6, #0
 800fb74:	341a      	adds	r4, #26
 800fb76:	42b5      	cmp	r5, r6
 800fb78:	d11a      	bne.n	800fbb0 <_printf_common+0xc8>
 800fb7a:	2000      	movs	r0, #0
 800fb7c:	e008      	b.n	800fb90 <_printf_common+0xa8>
 800fb7e:	2301      	movs	r3, #1
 800fb80:	4652      	mov	r2, sl
 800fb82:	4641      	mov	r1, r8
 800fb84:	4638      	mov	r0, r7
 800fb86:	47c8      	blx	r9
 800fb88:	3001      	adds	r0, #1
 800fb8a:	d103      	bne.n	800fb94 <_printf_common+0xac>
 800fb8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fb90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fb94:	3501      	adds	r5, #1
 800fb96:	e7c6      	b.n	800fb26 <_printf_common+0x3e>
 800fb98:	18e1      	adds	r1, r4, r3
 800fb9a:	1c5a      	adds	r2, r3, #1
 800fb9c:	2030      	movs	r0, #48	@ 0x30
 800fb9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fba2:	4422      	add	r2, r4
 800fba4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fba8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fbac:	3302      	adds	r3, #2
 800fbae:	e7c7      	b.n	800fb40 <_printf_common+0x58>
 800fbb0:	2301      	movs	r3, #1
 800fbb2:	4622      	mov	r2, r4
 800fbb4:	4641      	mov	r1, r8
 800fbb6:	4638      	mov	r0, r7
 800fbb8:	47c8      	blx	r9
 800fbba:	3001      	adds	r0, #1
 800fbbc:	d0e6      	beq.n	800fb8c <_printf_common+0xa4>
 800fbbe:	3601      	adds	r6, #1
 800fbc0:	e7d9      	b.n	800fb76 <_printf_common+0x8e>
	...

0800fbc4 <_printf_i>:
 800fbc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fbc8:	7e0f      	ldrb	r7, [r1, #24]
 800fbca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fbcc:	2f78      	cmp	r7, #120	@ 0x78
 800fbce:	4691      	mov	r9, r2
 800fbd0:	4680      	mov	r8, r0
 800fbd2:	460c      	mov	r4, r1
 800fbd4:	469a      	mov	sl, r3
 800fbd6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800fbda:	d807      	bhi.n	800fbec <_printf_i+0x28>
 800fbdc:	2f62      	cmp	r7, #98	@ 0x62
 800fbde:	d80a      	bhi.n	800fbf6 <_printf_i+0x32>
 800fbe0:	2f00      	cmp	r7, #0
 800fbe2:	f000 80d2 	beq.w	800fd8a <_printf_i+0x1c6>
 800fbe6:	2f58      	cmp	r7, #88	@ 0x58
 800fbe8:	f000 80b9 	beq.w	800fd5e <_printf_i+0x19a>
 800fbec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fbf0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fbf4:	e03a      	b.n	800fc6c <_printf_i+0xa8>
 800fbf6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fbfa:	2b15      	cmp	r3, #21
 800fbfc:	d8f6      	bhi.n	800fbec <_printf_i+0x28>
 800fbfe:	a101      	add	r1, pc, #4	@ (adr r1, 800fc04 <_printf_i+0x40>)
 800fc00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fc04:	0800fc5d 	.word	0x0800fc5d
 800fc08:	0800fc71 	.word	0x0800fc71
 800fc0c:	0800fbed 	.word	0x0800fbed
 800fc10:	0800fbed 	.word	0x0800fbed
 800fc14:	0800fbed 	.word	0x0800fbed
 800fc18:	0800fbed 	.word	0x0800fbed
 800fc1c:	0800fc71 	.word	0x0800fc71
 800fc20:	0800fbed 	.word	0x0800fbed
 800fc24:	0800fbed 	.word	0x0800fbed
 800fc28:	0800fbed 	.word	0x0800fbed
 800fc2c:	0800fbed 	.word	0x0800fbed
 800fc30:	0800fd71 	.word	0x0800fd71
 800fc34:	0800fc9b 	.word	0x0800fc9b
 800fc38:	0800fd2b 	.word	0x0800fd2b
 800fc3c:	0800fbed 	.word	0x0800fbed
 800fc40:	0800fbed 	.word	0x0800fbed
 800fc44:	0800fd93 	.word	0x0800fd93
 800fc48:	0800fbed 	.word	0x0800fbed
 800fc4c:	0800fc9b 	.word	0x0800fc9b
 800fc50:	0800fbed 	.word	0x0800fbed
 800fc54:	0800fbed 	.word	0x0800fbed
 800fc58:	0800fd33 	.word	0x0800fd33
 800fc5c:	6833      	ldr	r3, [r6, #0]
 800fc5e:	1d1a      	adds	r2, r3, #4
 800fc60:	681b      	ldr	r3, [r3, #0]
 800fc62:	6032      	str	r2, [r6, #0]
 800fc64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fc68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fc6c:	2301      	movs	r3, #1
 800fc6e:	e09d      	b.n	800fdac <_printf_i+0x1e8>
 800fc70:	6833      	ldr	r3, [r6, #0]
 800fc72:	6820      	ldr	r0, [r4, #0]
 800fc74:	1d19      	adds	r1, r3, #4
 800fc76:	6031      	str	r1, [r6, #0]
 800fc78:	0606      	lsls	r6, r0, #24
 800fc7a:	d501      	bpl.n	800fc80 <_printf_i+0xbc>
 800fc7c:	681d      	ldr	r5, [r3, #0]
 800fc7e:	e003      	b.n	800fc88 <_printf_i+0xc4>
 800fc80:	0645      	lsls	r5, r0, #25
 800fc82:	d5fb      	bpl.n	800fc7c <_printf_i+0xb8>
 800fc84:	f9b3 5000 	ldrsh.w	r5, [r3]
 800fc88:	2d00      	cmp	r5, #0
 800fc8a:	da03      	bge.n	800fc94 <_printf_i+0xd0>
 800fc8c:	232d      	movs	r3, #45	@ 0x2d
 800fc8e:	426d      	negs	r5, r5
 800fc90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fc94:	4859      	ldr	r0, [pc, #356]	@ (800fdfc <_printf_i+0x238>)
 800fc96:	230a      	movs	r3, #10
 800fc98:	e011      	b.n	800fcbe <_printf_i+0xfa>
 800fc9a:	6821      	ldr	r1, [r4, #0]
 800fc9c:	6833      	ldr	r3, [r6, #0]
 800fc9e:	0608      	lsls	r0, r1, #24
 800fca0:	f853 5b04 	ldr.w	r5, [r3], #4
 800fca4:	d402      	bmi.n	800fcac <_printf_i+0xe8>
 800fca6:	0649      	lsls	r1, r1, #25
 800fca8:	bf48      	it	mi
 800fcaa:	b2ad      	uxthmi	r5, r5
 800fcac:	2f6f      	cmp	r7, #111	@ 0x6f
 800fcae:	4853      	ldr	r0, [pc, #332]	@ (800fdfc <_printf_i+0x238>)
 800fcb0:	6033      	str	r3, [r6, #0]
 800fcb2:	bf14      	ite	ne
 800fcb4:	230a      	movne	r3, #10
 800fcb6:	2308      	moveq	r3, #8
 800fcb8:	2100      	movs	r1, #0
 800fcba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800fcbe:	6866      	ldr	r6, [r4, #4]
 800fcc0:	60a6      	str	r6, [r4, #8]
 800fcc2:	2e00      	cmp	r6, #0
 800fcc4:	bfa2      	ittt	ge
 800fcc6:	6821      	ldrge	r1, [r4, #0]
 800fcc8:	f021 0104 	bicge.w	r1, r1, #4
 800fccc:	6021      	strge	r1, [r4, #0]
 800fcce:	b90d      	cbnz	r5, 800fcd4 <_printf_i+0x110>
 800fcd0:	2e00      	cmp	r6, #0
 800fcd2:	d04b      	beq.n	800fd6c <_printf_i+0x1a8>
 800fcd4:	4616      	mov	r6, r2
 800fcd6:	fbb5 f1f3 	udiv	r1, r5, r3
 800fcda:	fb03 5711 	mls	r7, r3, r1, r5
 800fcde:	5dc7      	ldrb	r7, [r0, r7]
 800fce0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800fce4:	462f      	mov	r7, r5
 800fce6:	42bb      	cmp	r3, r7
 800fce8:	460d      	mov	r5, r1
 800fcea:	d9f4      	bls.n	800fcd6 <_printf_i+0x112>
 800fcec:	2b08      	cmp	r3, #8
 800fcee:	d10b      	bne.n	800fd08 <_printf_i+0x144>
 800fcf0:	6823      	ldr	r3, [r4, #0]
 800fcf2:	07df      	lsls	r7, r3, #31
 800fcf4:	d508      	bpl.n	800fd08 <_printf_i+0x144>
 800fcf6:	6923      	ldr	r3, [r4, #16]
 800fcf8:	6861      	ldr	r1, [r4, #4]
 800fcfa:	4299      	cmp	r1, r3
 800fcfc:	bfde      	ittt	le
 800fcfe:	2330      	movle	r3, #48	@ 0x30
 800fd00:	f806 3c01 	strble.w	r3, [r6, #-1]
 800fd04:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800fd08:	1b92      	subs	r2, r2, r6
 800fd0a:	6122      	str	r2, [r4, #16]
 800fd0c:	f8cd a000 	str.w	sl, [sp]
 800fd10:	464b      	mov	r3, r9
 800fd12:	aa03      	add	r2, sp, #12
 800fd14:	4621      	mov	r1, r4
 800fd16:	4640      	mov	r0, r8
 800fd18:	f7ff fee6 	bl	800fae8 <_printf_common>
 800fd1c:	3001      	adds	r0, #1
 800fd1e:	d14a      	bne.n	800fdb6 <_printf_i+0x1f2>
 800fd20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fd24:	b004      	add	sp, #16
 800fd26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd2a:	6823      	ldr	r3, [r4, #0]
 800fd2c:	f043 0320 	orr.w	r3, r3, #32
 800fd30:	6023      	str	r3, [r4, #0]
 800fd32:	4833      	ldr	r0, [pc, #204]	@ (800fe00 <_printf_i+0x23c>)
 800fd34:	2778      	movs	r7, #120	@ 0x78
 800fd36:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800fd3a:	6823      	ldr	r3, [r4, #0]
 800fd3c:	6831      	ldr	r1, [r6, #0]
 800fd3e:	061f      	lsls	r7, r3, #24
 800fd40:	f851 5b04 	ldr.w	r5, [r1], #4
 800fd44:	d402      	bmi.n	800fd4c <_printf_i+0x188>
 800fd46:	065f      	lsls	r7, r3, #25
 800fd48:	bf48      	it	mi
 800fd4a:	b2ad      	uxthmi	r5, r5
 800fd4c:	6031      	str	r1, [r6, #0]
 800fd4e:	07d9      	lsls	r1, r3, #31
 800fd50:	bf44      	itt	mi
 800fd52:	f043 0320 	orrmi.w	r3, r3, #32
 800fd56:	6023      	strmi	r3, [r4, #0]
 800fd58:	b11d      	cbz	r5, 800fd62 <_printf_i+0x19e>
 800fd5a:	2310      	movs	r3, #16
 800fd5c:	e7ac      	b.n	800fcb8 <_printf_i+0xf4>
 800fd5e:	4827      	ldr	r0, [pc, #156]	@ (800fdfc <_printf_i+0x238>)
 800fd60:	e7e9      	b.n	800fd36 <_printf_i+0x172>
 800fd62:	6823      	ldr	r3, [r4, #0]
 800fd64:	f023 0320 	bic.w	r3, r3, #32
 800fd68:	6023      	str	r3, [r4, #0]
 800fd6a:	e7f6      	b.n	800fd5a <_printf_i+0x196>
 800fd6c:	4616      	mov	r6, r2
 800fd6e:	e7bd      	b.n	800fcec <_printf_i+0x128>
 800fd70:	6833      	ldr	r3, [r6, #0]
 800fd72:	6825      	ldr	r5, [r4, #0]
 800fd74:	6961      	ldr	r1, [r4, #20]
 800fd76:	1d18      	adds	r0, r3, #4
 800fd78:	6030      	str	r0, [r6, #0]
 800fd7a:	062e      	lsls	r6, r5, #24
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	d501      	bpl.n	800fd84 <_printf_i+0x1c0>
 800fd80:	6019      	str	r1, [r3, #0]
 800fd82:	e002      	b.n	800fd8a <_printf_i+0x1c6>
 800fd84:	0668      	lsls	r0, r5, #25
 800fd86:	d5fb      	bpl.n	800fd80 <_printf_i+0x1bc>
 800fd88:	8019      	strh	r1, [r3, #0]
 800fd8a:	2300      	movs	r3, #0
 800fd8c:	6123      	str	r3, [r4, #16]
 800fd8e:	4616      	mov	r6, r2
 800fd90:	e7bc      	b.n	800fd0c <_printf_i+0x148>
 800fd92:	6833      	ldr	r3, [r6, #0]
 800fd94:	1d1a      	adds	r2, r3, #4
 800fd96:	6032      	str	r2, [r6, #0]
 800fd98:	681e      	ldr	r6, [r3, #0]
 800fd9a:	6862      	ldr	r2, [r4, #4]
 800fd9c:	2100      	movs	r1, #0
 800fd9e:	4630      	mov	r0, r6
 800fda0:	f7f0 fa1e 	bl	80001e0 <memchr>
 800fda4:	b108      	cbz	r0, 800fdaa <_printf_i+0x1e6>
 800fda6:	1b80      	subs	r0, r0, r6
 800fda8:	6060      	str	r0, [r4, #4]
 800fdaa:	6863      	ldr	r3, [r4, #4]
 800fdac:	6123      	str	r3, [r4, #16]
 800fdae:	2300      	movs	r3, #0
 800fdb0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fdb4:	e7aa      	b.n	800fd0c <_printf_i+0x148>
 800fdb6:	6923      	ldr	r3, [r4, #16]
 800fdb8:	4632      	mov	r2, r6
 800fdba:	4649      	mov	r1, r9
 800fdbc:	4640      	mov	r0, r8
 800fdbe:	47d0      	blx	sl
 800fdc0:	3001      	adds	r0, #1
 800fdc2:	d0ad      	beq.n	800fd20 <_printf_i+0x15c>
 800fdc4:	6823      	ldr	r3, [r4, #0]
 800fdc6:	079b      	lsls	r3, r3, #30
 800fdc8:	d413      	bmi.n	800fdf2 <_printf_i+0x22e>
 800fdca:	68e0      	ldr	r0, [r4, #12]
 800fdcc:	9b03      	ldr	r3, [sp, #12]
 800fdce:	4298      	cmp	r0, r3
 800fdd0:	bfb8      	it	lt
 800fdd2:	4618      	movlt	r0, r3
 800fdd4:	e7a6      	b.n	800fd24 <_printf_i+0x160>
 800fdd6:	2301      	movs	r3, #1
 800fdd8:	4632      	mov	r2, r6
 800fdda:	4649      	mov	r1, r9
 800fddc:	4640      	mov	r0, r8
 800fdde:	47d0      	blx	sl
 800fde0:	3001      	adds	r0, #1
 800fde2:	d09d      	beq.n	800fd20 <_printf_i+0x15c>
 800fde4:	3501      	adds	r5, #1
 800fde6:	68e3      	ldr	r3, [r4, #12]
 800fde8:	9903      	ldr	r1, [sp, #12]
 800fdea:	1a5b      	subs	r3, r3, r1
 800fdec:	42ab      	cmp	r3, r5
 800fdee:	dcf2      	bgt.n	800fdd6 <_printf_i+0x212>
 800fdf0:	e7eb      	b.n	800fdca <_printf_i+0x206>
 800fdf2:	2500      	movs	r5, #0
 800fdf4:	f104 0619 	add.w	r6, r4, #25
 800fdf8:	e7f5      	b.n	800fde6 <_printf_i+0x222>
 800fdfa:	bf00      	nop
 800fdfc:	080108ed 	.word	0x080108ed
 800fe00:	080108fe 	.word	0x080108fe

0800fe04 <__sflush_r>:
 800fe04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fe08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe0c:	0716      	lsls	r6, r2, #28
 800fe0e:	4605      	mov	r5, r0
 800fe10:	460c      	mov	r4, r1
 800fe12:	d454      	bmi.n	800febe <__sflush_r+0xba>
 800fe14:	684b      	ldr	r3, [r1, #4]
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	dc02      	bgt.n	800fe20 <__sflush_r+0x1c>
 800fe1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	dd48      	ble.n	800feb2 <__sflush_r+0xae>
 800fe20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fe22:	2e00      	cmp	r6, #0
 800fe24:	d045      	beq.n	800feb2 <__sflush_r+0xae>
 800fe26:	2300      	movs	r3, #0
 800fe28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800fe2c:	682f      	ldr	r7, [r5, #0]
 800fe2e:	6a21      	ldr	r1, [r4, #32]
 800fe30:	602b      	str	r3, [r5, #0]
 800fe32:	d030      	beq.n	800fe96 <__sflush_r+0x92>
 800fe34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fe36:	89a3      	ldrh	r3, [r4, #12]
 800fe38:	0759      	lsls	r1, r3, #29
 800fe3a:	d505      	bpl.n	800fe48 <__sflush_r+0x44>
 800fe3c:	6863      	ldr	r3, [r4, #4]
 800fe3e:	1ad2      	subs	r2, r2, r3
 800fe40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fe42:	b10b      	cbz	r3, 800fe48 <__sflush_r+0x44>
 800fe44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fe46:	1ad2      	subs	r2, r2, r3
 800fe48:	2300      	movs	r3, #0
 800fe4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fe4c:	6a21      	ldr	r1, [r4, #32]
 800fe4e:	4628      	mov	r0, r5
 800fe50:	47b0      	blx	r6
 800fe52:	1c43      	adds	r3, r0, #1
 800fe54:	89a3      	ldrh	r3, [r4, #12]
 800fe56:	d106      	bne.n	800fe66 <__sflush_r+0x62>
 800fe58:	6829      	ldr	r1, [r5, #0]
 800fe5a:	291d      	cmp	r1, #29
 800fe5c:	d82b      	bhi.n	800feb6 <__sflush_r+0xb2>
 800fe5e:	4a2a      	ldr	r2, [pc, #168]	@ (800ff08 <__sflush_r+0x104>)
 800fe60:	410a      	asrs	r2, r1
 800fe62:	07d6      	lsls	r6, r2, #31
 800fe64:	d427      	bmi.n	800feb6 <__sflush_r+0xb2>
 800fe66:	2200      	movs	r2, #0
 800fe68:	6062      	str	r2, [r4, #4]
 800fe6a:	04d9      	lsls	r1, r3, #19
 800fe6c:	6922      	ldr	r2, [r4, #16]
 800fe6e:	6022      	str	r2, [r4, #0]
 800fe70:	d504      	bpl.n	800fe7c <__sflush_r+0x78>
 800fe72:	1c42      	adds	r2, r0, #1
 800fe74:	d101      	bne.n	800fe7a <__sflush_r+0x76>
 800fe76:	682b      	ldr	r3, [r5, #0]
 800fe78:	b903      	cbnz	r3, 800fe7c <__sflush_r+0x78>
 800fe7a:	6560      	str	r0, [r4, #84]	@ 0x54
 800fe7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fe7e:	602f      	str	r7, [r5, #0]
 800fe80:	b1b9      	cbz	r1, 800feb2 <__sflush_r+0xae>
 800fe82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fe86:	4299      	cmp	r1, r3
 800fe88:	d002      	beq.n	800fe90 <__sflush_r+0x8c>
 800fe8a:	4628      	mov	r0, r5
 800fe8c:	f7ff fca0 	bl	800f7d0 <_free_r>
 800fe90:	2300      	movs	r3, #0
 800fe92:	6363      	str	r3, [r4, #52]	@ 0x34
 800fe94:	e00d      	b.n	800feb2 <__sflush_r+0xae>
 800fe96:	2301      	movs	r3, #1
 800fe98:	4628      	mov	r0, r5
 800fe9a:	47b0      	blx	r6
 800fe9c:	4602      	mov	r2, r0
 800fe9e:	1c50      	adds	r0, r2, #1
 800fea0:	d1c9      	bne.n	800fe36 <__sflush_r+0x32>
 800fea2:	682b      	ldr	r3, [r5, #0]
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d0c6      	beq.n	800fe36 <__sflush_r+0x32>
 800fea8:	2b1d      	cmp	r3, #29
 800feaa:	d001      	beq.n	800feb0 <__sflush_r+0xac>
 800feac:	2b16      	cmp	r3, #22
 800feae:	d11e      	bne.n	800feee <__sflush_r+0xea>
 800feb0:	602f      	str	r7, [r5, #0]
 800feb2:	2000      	movs	r0, #0
 800feb4:	e022      	b.n	800fefc <__sflush_r+0xf8>
 800feb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800feba:	b21b      	sxth	r3, r3
 800febc:	e01b      	b.n	800fef6 <__sflush_r+0xf2>
 800febe:	690f      	ldr	r7, [r1, #16]
 800fec0:	2f00      	cmp	r7, #0
 800fec2:	d0f6      	beq.n	800feb2 <__sflush_r+0xae>
 800fec4:	0793      	lsls	r3, r2, #30
 800fec6:	680e      	ldr	r6, [r1, #0]
 800fec8:	bf08      	it	eq
 800feca:	694b      	ldreq	r3, [r1, #20]
 800fecc:	600f      	str	r7, [r1, #0]
 800fece:	bf18      	it	ne
 800fed0:	2300      	movne	r3, #0
 800fed2:	eba6 0807 	sub.w	r8, r6, r7
 800fed6:	608b      	str	r3, [r1, #8]
 800fed8:	f1b8 0f00 	cmp.w	r8, #0
 800fedc:	dde9      	ble.n	800feb2 <__sflush_r+0xae>
 800fede:	6a21      	ldr	r1, [r4, #32]
 800fee0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800fee2:	4643      	mov	r3, r8
 800fee4:	463a      	mov	r2, r7
 800fee6:	4628      	mov	r0, r5
 800fee8:	47b0      	blx	r6
 800feea:	2800      	cmp	r0, #0
 800feec:	dc08      	bgt.n	800ff00 <__sflush_r+0xfc>
 800feee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fef6:	81a3      	strh	r3, [r4, #12]
 800fef8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fefc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff00:	4407      	add	r7, r0
 800ff02:	eba8 0800 	sub.w	r8, r8, r0
 800ff06:	e7e7      	b.n	800fed8 <__sflush_r+0xd4>
 800ff08:	dfbffffe 	.word	0xdfbffffe

0800ff0c <_fflush_r>:
 800ff0c:	b538      	push	{r3, r4, r5, lr}
 800ff0e:	690b      	ldr	r3, [r1, #16]
 800ff10:	4605      	mov	r5, r0
 800ff12:	460c      	mov	r4, r1
 800ff14:	b913      	cbnz	r3, 800ff1c <_fflush_r+0x10>
 800ff16:	2500      	movs	r5, #0
 800ff18:	4628      	mov	r0, r5
 800ff1a:	bd38      	pop	{r3, r4, r5, pc}
 800ff1c:	b118      	cbz	r0, 800ff26 <_fflush_r+0x1a>
 800ff1e:	6a03      	ldr	r3, [r0, #32]
 800ff20:	b90b      	cbnz	r3, 800ff26 <_fflush_r+0x1a>
 800ff22:	f7ff fb4b 	bl	800f5bc <__sinit>
 800ff26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d0f3      	beq.n	800ff16 <_fflush_r+0xa>
 800ff2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ff30:	07d0      	lsls	r0, r2, #31
 800ff32:	d404      	bmi.n	800ff3e <_fflush_r+0x32>
 800ff34:	0599      	lsls	r1, r3, #22
 800ff36:	d402      	bmi.n	800ff3e <_fflush_r+0x32>
 800ff38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ff3a:	f7ff fc38 	bl	800f7ae <__retarget_lock_acquire_recursive>
 800ff3e:	4628      	mov	r0, r5
 800ff40:	4621      	mov	r1, r4
 800ff42:	f7ff ff5f 	bl	800fe04 <__sflush_r>
 800ff46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ff48:	07da      	lsls	r2, r3, #31
 800ff4a:	4605      	mov	r5, r0
 800ff4c:	d4e4      	bmi.n	800ff18 <_fflush_r+0xc>
 800ff4e:	89a3      	ldrh	r3, [r4, #12]
 800ff50:	059b      	lsls	r3, r3, #22
 800ff52:	d4e1      	bmi.n	800ff18 <_fflush_r+0xc>
 800ff54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ff56:	f7ff fc2b 	bl	800f7b0 <__retarget_lock_release_recursive>
 800ff5a:	e7dd      	b.n	800ff18 <_fflush_r+0xc>

0800ff5c <__sread>:
 800ff5c:	b510      	push	{r4, lr}
 800ff5e:	460c      	mov	r4, r1
 800ff60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ff64:	f000 f978 	bl	8010258 <_read_r>
 800ff68:	2800      	cmp	r0, #0
 800ff6a:	bfab      	itete	ge
 800ff6c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ff6e:	89a3      	ldrhlt	r3, [r4, #12]
 800ff70:	181b      	addge	r3, r3, r0
 800ff72:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ff76:	bfac      	ite	ge
 800ff78:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ff7a:	81a3      	strhlt	r3, [r4, #12]
 800ff7c:	bd10      	pop	{r4, pc}

0800ff7e <__swrite>:
 800ff7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff82:	461f      	mov	r7, r3
 800ff84:	898b      	ldrh	r3, [r1, #12]
 800ff86:	05db      	lsls	r3, r3, #23
 800ff88:	4605      	mov	r5, r0
 800ff8a:	460c      	mov	r4, r1
 800ff8c:	4616      	mov	r6, r2
 800ff8e:	d505      	bpl.n	800ff9c <__swrite+0x1e>
 800ff90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ff94:	2302      	movs	r3, #2
 800ff96:	2200      	movs	r2, #0
 800ff98:	f000 f94c 	bl	8010234 <_lseek_r>
 800ff9c:	89a3      	ldrh	r3, [r4, #12]
 800ff9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ffa2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ffa6:	81a3      	strh	r3, [r4, #12]
 800ffa8:	4632      	mov	r2, r6
 800ffaa:	463b      	mov	r3, r7
 800ffac:	4628      	mov	r0, r5
 800ffae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ffb2:	f000 b963 	b.w	801027c <_write_r>

0800ffb6 <__sseek>:
 800ffb6:	b510      	push	{r4, lr}
 800ffb8:	460c      	mov	r4, r1
 800ffba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ffbe:	f000 f939 	bl	8010234 <_lseek_r>
 800ffc2:	1c43      	adds	r3, r0, #1
 800ffc4:	89a3      	ldrh	r3, [r4, #12]
 800ffc6:	bf15      	itete	ne
 800ffc8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ffca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ffce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ffd2:	81a3      	strheq	r3, [r4, #12]
 800ffd4:	bf18      	it	ne
 800ffd6:	81a3      	strhne	r3, [r4, #12]
 800ffd8:	bd10      	pop	{r4, pc}

0800ffda <__sclose>:
 800ffda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ffde:	f000 b8f7 	b.w	80101d0 <_close_r>

0800ffe2 <__swbuf_r>:
 800ffe2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffe4:	460e      	mov	r6, r1
 800ffe6:	4614      	mov	r4, r2
 800ffe8:	4605      	mov	r5, r0
 800ffea:	b118      	cbz	r0, 800fff4 <__swbuf_r+0x12>
 800ffec:	6a03      	ldr	r3, [r0, #32]
 800ffee:	b90b      	cbnz	r3, 800fff4 <__swbuf_r+0x12>
 800fff0:	f7ff fae4 	bl	800f5bc <__sinit>
 800fff4:	69a3      	ldr	r3, [r4, #24]
 800fff6:	60a3      	str	r3, [r4, #8]
 800fff8:	89a3      	ldrh	r3, [r4, #12]
 800fffa:	071a      	lsls	r2, r3, #28
 800fffc:	d501      	bpl.n	8010002 <__swbuf_r+0x20>
 800fffe:	6923      	ldr	r3, [r4, #16]
 8010000:	b943      	cbnz	r3, 8010014 <__swbuf_r+0x32>
 8010002:	4621      	mov	r1, r4
 8010004:	4628      	mov	r0, r5
 8010006:	f000 f82b 	bl	8010060 <__swsetup_r>
 801000a:	b118      	cbz	r0, 8010014 <__swbuf_r+0x32>
 801000c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8010010:	4638      	mov	r0, r7
 8010012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010014:	6823      	ldr	r3, [r4, #0]
 8010016:	6922      	ldr	r2, [r4, #16]
 8010018:	1a98      	subs	r0, r3, r2
 801001a:	6963      	ldr	r3, [r4, #20]
 801001c:	b2f6      	uxtb	r6, r6
 801001e:	4283      	cmp	r3, r0
 8010020:	4637      	mov	r7, r6
 8010022:	dc05      	bgt.n	8010030 <__swbuf_r+0x4e>
 8010024:	4621      	mov	r1, r4
 8010026:	4628      	mov	r0, r5
 8010028:	f7ff ff70 	bl	800ff0c <_fflush_r>
 801002c:	2800      	cmp	r0, #0
 801002e:	d1ed      	bne.n	801000c <__swbuf_r+0x2a>
 8010030:	68a3      	ldr	r3, [r4, #8]
 8010032:	3b01      	subs	r3, #1
 8010034:	60a3      	str	r3, [r4, #8]
 8010036:	6823      	ldr	r3, [r4, #0]
 8010038:	1c5a      	adds	r2, r3, #1
 801003a:	6022      	str	r2, [r4, #0]
 801003c:	701e      	strb	r6, [r3, #0]
 801003e:	6962      	ldr	r2, [r4, #20]
 8010040:	1c43      	adds	r3, r0, #1
 8010042:	429a      	cmp	r2, r3
 8010044:	d004      	beq.n	8010050 <__swbuf_r+0x6e>
 8010046:	89a3      	ldrh	r3, [r4, #12]
 8010048:	07db      	lsls	r3, r3, #31
 801004a:	d5e1      	bpl.n	8010010 <__swbuf_r+0x2e>
 801004c:	2e0a      	cmp	r6, #10
 801004e:	d1df      	bne.n	8010010 <__swbuf_r+0x2e>
 8010050:	4621      	mov	r1, r4
 8010052:	4628      	mov	r0, r5
 8010054:	f7ff ff5a 	bl	800ff0c <_fflush_r>
 8010058:	2800      	cmp	r0, #0
 801005a:	d0d9      	beq.n	8010010 <__swbuf_r+0x2e>
 801005c:	e7d6      	b.n	801000c <__swbuf_r+0x2a>
	...

08010060 <__swsetup_r>:
 8010060:	b538      	push	{r3, r4, r5, lr}
 8010062:	4b29      	ldr	r3, [pc, #164]	@ (8010108 <__swsetup_r+0xa8>)
 8010064:	4605      	mov	r5, r0
 8010066:	6818      	ldr	r0, [r3, #0]
 8010068:	460c      	mov	r4, r1
 801006a:	b118      	cbz	r0, 8010074 <__swsetup_r+0x14>
 801006c:	6a03      	ldr	r3, [r0, #32]
 801006e:	b90b      	cbnz	r3, 8010074 <__swsetup_r+0x14>
 8010070:	f7ff faa4 	bl	800f5bc <__sinit>
 8010074:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010078:	0719      	lsls	r1, r3, #28
 801007a:	d422      	bmi.n	80100c2 <__swsetup_r+0x62>
 801007c:	06da      	lsls	r2, r3, #27
 801007e:	d407      	bmi.n	8010090 <__swsetup_r+0x30>
 8010080:	2209      	movs	r2, #9
 8010082:	602a      	str	r2, [r5, #0]
 8010084:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010088:	81a3      	strh	r3, [r4, #12]
 801008a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801008e:	e033      	b.n	80100f8 <__swsetup_r+0x98>
 8010090:	0758      	lsls	r0, r3, #29
 8010092:	d512      	bpl.n	80100ba <__swsetup_r+0x5a>
 8010094:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010096:	b141      	cbz	r1, 80100aa <__swsetup_r+0x4a>
 8010098:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801009c:	4299      	cmp	r1, r3
 801009e:	d002      	beq.n	80100a6 <__swsetup_r+0x46>
 80100a0:	4628      	mov	r0, r5
 80100a2:	f7ff fb95 	bl	800f7d0 <_free_r>
 80100a6:	2300      	movs	r3, #0
 80100a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80100aa:	89a3      	ldrh	r3, [r4, #12]
 80100ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80100b0:	81a3      	strh	r3, [r4, #12]
 80100b2:	2300      	movs	r3, #0
 80100b4:	6063      	str	r3, [r4, #4]
 80100b6:	6923      	ldr	r3, [r4, #16]
 80100b8:	6023      	str	r3, [r4, #0]
 80100ba:	89a3      	ldrh	r3, [r4, #12]
 80100bc:	f043 0308 	orr.w	r3, r3, #8
 80100c0:	81a3      	strh	r3, [r4, #12]
 80100c2:	6923      	ldr	r3, [r4, #16]
 80100c4:	b94b      	cbnz	r3, 80100da <__swsetup_r+0x7a>
 80100c6:	89a3      	ldrh	r3, [r4, #12]
 80100c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80100cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80100d0:	d003      	beq.n	80100da <__swsetup_r+0x7a>
 80100d2:	4621      	mov	r1, r4
 80100d4:	4628      	mov	r0, r5
 80100d6:	f000 f83f 	bl	8010158 <__smakebuf_r>
 80100da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80100de:	f013 0201 	ands.w	r2, r3, #1
 80100e2:	d00a      	beq.n	80100fa <__swsetup_r+0x9a>
 80100e4:	2200      	movs	r2, #0
 80100e6:	60a2      	str	r2, [r4, #8]
 80100e8:	6962      	ldr	r2, [r4, #20]
 80100ea:	4252      	negs	r2, r2
 80100ec:	61a2      	str	r2, [r4, #24]
 80100ee:	6922      	ldr	r2, [r4, #16]
 80100f0:	b942      	cbnz	r2, 8010104 <__swsetup_r+0xa4>
 80100f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80100f6:	d1c5      	bne.n	8010084 <__swsetup_r+0x24>
 80100f8:	bd38      	pop	{r3, r4, r5, pc}
 80100fa:	0799      	lsls	r1, r3, #30
 80100fc:	bf58      	it	pl
 80100fe:	6962      	ldrpl	r2, [r4, #20]
 8010100:	60a2      	str	r2, [r4, #8]
 8010102:	e7f4      	b.n	80100ee <__swsetup_r+0x8e>
 8010104:	2000      	movs	r0, #0
 8010106:	e7f7      	b.n	80100f8 <__swsetup_r+0x98>
 8010108:	2000056c 	.word	0x2000056c

0801010c <__swhatbuf_r>:
 801010c:	b570      	push	{r4, r5, r6, lr}
 801010e:	460c      	mov	r4, r1
 8010110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010114:	2900      	cmp	r1, #0
 8010116:	b096      	sub	sp, #88	@ 0x58
 8010118:	4615      	mov	r5, r2
 801011a:	461e      	mov	r6, r3
 801011c:	da0d      	bge.n	801013a <__swhatbuf_r+0x2e>
 801011e:	89a3      	ldrh	r3, [r4, #12]
 8010120:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010124:	f04f 0100 	mov.w	r1, #0
 8010128:	bf14      	ite	ne
 801012a:	2340      	movne	r3, #64	@ 0x40
 801012c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010130:	2000      	movs	r0, #0
 8010132:	6031      	str	r1, [r6, #0]
 8010134:	602b      	str	r3, [r5, #0]
 8010136:	b016      	add	sp, #88	@ 0x58
 8010138:	bd70      	pop	{r4, r5, r6, pc}
 801013a:	466a      	mov	r2, sp
 801013c:	f000 f858 	bl	80101f0 <_fstat_r>
 8010140:	2800      	cmp	r0, #0
 8010142:	dbec      	blt.n	801011e <__swhatbuf_r+0x12>
 8010144:	9901      	ldr	r1, [sp, #4]
 8010146:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801014a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801014e:	4259      	negs	r1, r3
 8010150:	4159      	adcs	r1, r3
 8010152:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010156:	e7eb      	b.n	8010130 <__swhatbuf_r+0x24>

08010158 <__smakebuf_r>:
 8010158:	898b      	ldrh	r3, [r1, #12]
 801015a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801015c:	079d      	lsls	r5, r3, #30
 801015e:	4606      	mov	r6, r0
 8010160:	460c      	mov	r4, r1
 8010162:	d507      	bpl.n	8010174 <__smakebuf_r+0x1c>
 8010164:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010168:	6023      	str	r3, [r4, #0]
 801016a:	6123      	str	r3, [r4, #16]
 801016c:	2301      	movs	r3, #1
 801016e:	6163      	str	r3, [r4, #20]
 8010170:	b003      	add	sp, #12
 8010172:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010174:	ab01      	add	r3, sp, #4
 8010176:	466a      	mov	r2, sp
 8010178:	f7ff ffc8 	bl	801010c <__swhatbuf_r>
 801017c:	9f00      	ldr	r7, [sp, #0]
 801017e:	4605      	mov	r5, r0
 8010180:	4639      	mov	r1, r7
 8010182:	4630      	mov	r0, r6
 8010184:	f7ff f902 	bl	800f38c <_malloc_r>
 8010188:	b948      	cbnz	r0, 801019e <__smakebuf_r+0x46>
 801018a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801018e:	059a      	lsls	r2, r3, #22
 8010190:	d4ee      	bmi.n	8010170 <__smakebuf_r+0x18>
 8010192:	f023 0303 	bic.w	r3, r3, #3
 8010196:	f043 0302 	orr.w	r3, r3, #2
 801019a:	81a3      	strh	r3, [r4, #12]
 801019c:	e7e2      	b.n	8010164 <__smakebuf_r+0xc>
 801019e:	89a3      	ldrh	r3, [r4, #12]
 80101a0:	6020      	str	r0, [r4, #0]
 80101a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80101a6:	81a3      	strh	r3, [r4, #12]
 80101a8:	9b01      	ldr	r3, [sp, #4]
 80101aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80101ae:	b15b      	cbz	r3, 80101c8 <__smakebuf_r+0x70>
 80101b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80101b4:	4630      	mov	r0, r6
 80101b6:	f000 f82d 	bl	8010214 <_isatty_r>
 80101ba:	b128      	cbz	r0, 80101c8 <__smakebuf_r+0x70>
 80101bc:	89a3      	ldrh	r3, [r4, #12]
 80101be:	f023 0303 	bic.w	r3, r3, #3
 80101c2:	f043 0301 	orr.w	r3, r3, #1
 80101c6:	81a3      	strh	r3, [r4, #12]
 80101c8:	89a3      	ldrh	r3, [r4, #12]
 80101ca:	431d      	orrs	r5, r3
 80101cc:	81a5      	strh	r5, [r4, #12]
 80101ce:	e7cf      	b.n	8010170 <__smakebuf_r+0x18>

080101d0 <_close_r>:
 80101d0:	b538      	push	{r3, r4, r5, lr}
 80101d2:	4d06      	ldr	r5, [pc, #24]	@ (80101ec <_close_r+0x1c>)
 80101d4:	2300      	movs	r3, #0
 80101d6:	4604      	mov	r4, r0
 80101d8:	4608      	mov	r0, r1
 80101da:	602b      	str	r3, [r5, #0]
 80101dc:	f7f9 f823 	bl	8009226 <_close>
 80101e0:	1c43      	adds	r3, r0, #1
 80101e2:	d102      	bne.n	80101ea <_close_r+0x1a>
 80101e4:	682b      	ldr	r3, [r5, #0]
 80101e6:	b103      	cbz	r3, 80101ea <_close_r+0x1a>
 80101e8:	6023      	str	r3, [r4, #0]
 80101ea:	bd38      	pop	{r3, r4, r5, pc}
 80101ec:	2000134c 	.word	0x2000134c

080101f0 <_fstat_r>:
 80101f0:	b538      	push	{r3, r4, r5, lr}
 80101f2:	4d07      	ldr	r5, [pc, #28]	@ (8010210 <_fstat_r+0x20>)
 80101f4:	2300      	movs	r3, #0
 80101f6:	4604      	mov	r4, r0
 80101f8:	4608      	mov	r0, r1
 80101fa:	4611      	mov	r1, r2
 80101fc:	602b      	str	r3, [r5, #0]
 80101fe:	f7f9 f81e 	bl	800923e <_fstat>
 8010202:	1c43      	adds	r3, r0, #1
 8010204:	d102      	bne.n	801020c <_fstat_r+0x1c>
 8010206:	682b      	ldr	r3, [r5, #0]
 8010208:	b103      	cbz	r3, 801020c <_fstat_r+0x1c>
 801020a:	6023      	str	r3, [r4, #0]
 801020c:	bd38      	pop	{r3, r4, r5, pc}
 801020e:	bf00      	nop
 8010210:	2000134c 	.word	0x2000134c

08010214 <_isatty_r>:
 8010214:	b538      	push	{r3, r4, r5, lr}
 8010216:	4d06      	ldr	r5, [pc, #24]	@ (8010230 <_isatty_r+0x1c>)
 8010218:	2300      	movs	r3, #0
 801021a:	4604      	mov	r4, r0
 801021c:	4608      	mov	r0, r1
 801021e:	602b      	str	r3, [r5, #0]
 8010220:	f7f9 f81d 	bl	800925e <_isatty>
 8010224:	1c43      	adds	r3, r0, #1
 8010226:	d102      	bne.n	801022e <_isatty_r+0x1a>
 8010228:	682b      	ldr	r3, [r5, #0]
 801022a:	b103      	cbz	r3, 801022e <_isatty_r+0x1a>
 801022c:	6023      	str	r3, [r4, #0]
 801022e:	bd38      	pop	{r3, r4, r5, pc}
 8010230:	2000134c 	.word	0x2000134c

08010234 <_lseek_r>:
 8010234:	b538      	push	{r3, r4, r5, lr}
 8010236:	4d07      	ldr	r5, [pc, #28]	@ (8010254 <_lseek_r+0x20>)
 8010238:	4604      	mov	r4, r0
 801023a:	4608      	mov	r0, r1
 801023c:	4611      	mov	r1, r2
 801023e:	2200      	movs	r2, #0
 8010240:	602a      	str	r2, [r5, #0]
 8010242:	461a      	mov	r2, r3
 8010244:	f7f9 f816 	bl	8009274 <_lseek>
 8010248:	1c43      	adds	r3, r0, #1
 801024a:	d102      	bne.n	8010252 <_lseek_r+0x1e>
 801024c:	682b      	ldr	r3, [r5, #0]
 801024e:	b103      	cbz	r3, 8010252 <_lseek_r+0x1e>
 8010250:	6023      	str	r3, [r4, #0]
 8010252:	bd38      	pop	{r3, r4, r5, pc}
 8010254:	2000134c 	.word	0x2000134c

08010258 <_read_r>:
 8010258:	b538      	push	{r3, r4, r5, lr}
 801025a:	4d07      	ldr	r5, [pc, #28]	@ (8010278 <_read_r+0x20>)
 801025c:	4604      	mov	r4, r0
 801025e:	4608      	mov	r0, r1
 8010260:	4611      	mov	r1, r2
 8010262:	2200      	movs	r2, #0
 8010264:	602a      	str	r2, [r5, #0]
 8010266:	461a      	mov	r2, r3
 8010268:	f7f8 ffa4 	bl	80091b4 <_read>
 801026c:	1c43      	adds	r3, r0, #1
 801026e:	d102      	bne.n	8010276 <_read_r+0x1e>
 8010270:	682b      	ldr	r3, [r5, #0]
 8010272:	b103      	cbz	r3, 8010276 <_read_r+0x1e>
 8010274:	6023      	str	r3, [r4, #0]
 8010276:	bd38      	pop	{r3, r4, r5, pc}
 8010278:	2000134c 	.word	0x2000134c

0801027c <_write_r>:
 801027c:	b538      	push	{r3, r4, r5, lr}
 801027e:	4d07      	ldr	r5, [pc, #28]	@ (801029c <_write_r+0x20>)
 8010280:	4604      	mov	r4, r0
 8010282:	4608      	mov	r0, r1
 8010284:	4611      	mov	r1, r2
 8010286:	2200      	movs	r2, #0
 8010288:	602a      	str	r2, [r5, #0]
 801028a:	461a      	mov	r2, r3
 801028c:	f7f8 ffaf 	bl	80091ee <_write>
 8010290:	1c43      	adds	r3, r0, #1
 8010292:	d102      	bne.n	801029a <_write_r+0x1e>
 8010294:	682b      	ldr	r3, [r5, #0]
 8010296:	b103      	cbz	r3, 801029a <_write_r+0x1e>
 8010298:	6023      	str	r3, [r4, #0]
 801029a:	bd38      	pop	{r3, r4, r5, pc}
 801029c:	2000134c 	.word	0x2000134c

080102a0 <_init>:
 80102a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102a2:	bf00      	nop
 80102a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80102a6:	bc08      	pop	{r3}
 80102a8:	469e      	mov	lr, r3
 80102aa:	4770      	bx	lr

080102ac <_fini>:
 80102ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102ae:	bf00      	nop
 80102b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80102b2:	bc08      	pop	{r3}
 80102b4:	469e      	mov	lr, r3
 80102b6:	4770      	bx	lr
