
*** Running vivado
    with args -log Top_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Module.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Top_Module.tcl -notrace
Command: synth_design -top Top_Module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1908
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2202.266 ; gain = 407.625
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/imports/four_digits.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Top_Module' [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Top_Module.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Clock_Divider.vhd:12]
	Parameter modulo bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (0#1) [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Clock_Divider.vhd:12]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/imports/Control.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Control' (0#1) [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/imports/Control.vhd:42]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/imports/vga_controller_640_60.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (0#1) [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/imports/vga_controller_640_60.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Physics' [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:39]
WARNING: [Synth 8-614] signal 'start' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:56]
WARNING: [Synth 8-614] signal 'CUR_STATE' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:86]
WARNING: [Synth 8-614] signal 'Basketball_vHorizontal' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:86]
WARNING: [Synth 8-614] signal 'Basketball_vVertical' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:86]
WARNING: [Synth 8-614] signal 'xAxis' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:86]
WARNING: [Synth 8-614] signal 'yAxis' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Physics' (0#1) [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:39]
INFO: [Synth 8-638] synthesizing module 'score' [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/score.vhd:42]
WARNING: [Synth 8-614] signal 'CY' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/score.vhd:75]
WARNING: [Synth 8-614] signal 'score' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/score.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'score' (0#1) [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/score.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Basketball' [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Basketball.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Basketball' (0#1) [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Basketball.vhd:46]
INFO: [Synth 8-638] synthesizing module 'four_digits' [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/imports/four_digits.vhd:40]
INFO: [Synth 8-638] synthesizing module 'one_digit' [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/imports/one_digit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'one_digit' (0#1) [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/imports/one_digit.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider__parameterized0' [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Clock_Divider.vhd:12]
	Parameter modulo bound to: 499999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider__parameterized0' (0#1) [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Clock_Divider.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'four_digits' (0#1) [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/imports/four_digits.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Player' [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Player.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Player' (0#1) [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Player.vhd:34]
INFO: [Synth 8-638] synthesizing module 'basketry' [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/basketry.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'basketry' (0#1) [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/basketry.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Top_Module' (0#1) [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Top_Module.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2294.695 ; gain = 500.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2312.605 ; gain = 517.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2312.605 ; gain = 517.965
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2312.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/constrs_1/imports/CE339/lab1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2425.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2425.312 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2425.312 ; gain = 630.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2425.312 ; gain = 630.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2425.312 ; gain = 630.672
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'start_reg' [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/Physics.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'sw_reg' [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/score.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'score_reg' [C:/Users/Administrator/Desktop/assignment2/assignment2.srcs/sources_1/new/score.vhd:78]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2425.312 ; gain = 630.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 11    
	   2 Input   31 Bit       Adders := 2     
	   2 Input   22 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               22 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (score/sw_reg[7]) is unused and will be removed from module Top_Module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2425.312 ; gain = 630.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2425.312 ; gain = 630.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2425.312 ; gain = 630.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Physics/CCX_reg[9]_LDC) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (Physics/CCX_reg[9]_C) is unused and will be removed from module Top_Module.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2425.312 ; gain = 630.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2425.312 ; gain = 630.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2425.312 ; gain = 630.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2425.312 ; gain = 630.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2425.312 ; gain = 630.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2425.312 ; gain = 630.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2425.312 ; gain = 630.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   412|
|3     |LUT1   |   192|
|4     |LUT2   |   426|
|5     |LUT3   |   396|
|6     |LUT4   |   252|
|7     |LUT5   |   267|
|8     |LUT6   |   653|
|9     |FDCE   |   127|
|10    |FDPE   |    26|
|11    |FDRE   |   198|
|12    |FDSE   |     6|
|13    |LD     |    14|
|14    |LDC    |    20|
|15    |IBUF   |    14|
|16    |OBUF   |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2425.312 ; gain = 630.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2425.312 ; gain = 517.965
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2425.312 ; gain = 630.672
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2425.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 446 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2425.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  LD => LDCE: 14 instances
  LDC => LDCE: 20 instances

Synth Design complete, checksum: 9f545d79
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2425.312 ; gain = 1032.152
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/assignment2/assignment2.runs/synth_1/Top_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Module_utilization_synth.rpt -pb Top_Module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 22:58:29 2023...
