Running: G:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o G:/vhdl code/fulladder_with_halfadder_sanjeev/fulladder_tb_sanjeev_isim_beh.exe -prj G:/vhdl code/fulladder_with_halfadder_sanjeev/fulladder_tb_sanjeev_beh.prj work.fulladder_tb_sanjeev 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "G:/vhdl code/fulladder_with_halfadder_sanjeev/halfadder_design_sanjeev.vhd" into library work
Parsing VHDL file "G:/vhdl code/fulladder_with_halfadder_sanjeev/fulladder_design_sanjeev.vhd" into library work
Parsing VHDL file "G:/vhdl code/fulladder_with_halfadder_sanjeev/fulladder_tb_sanjeev.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity halfadder_design_sanjeev [halfadder_design_sanjeev_default]
Compiling architecture behavioral of entity fulladder_design_sanjeev [fulladder_design_sanjeev_default]
Compiling architecture behavior of entity fulladder_tb_sanjeev
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable G:/vhdl code/fulladder_with_halfadder_sanjeev/fulladder_tb_sanjeev_isim_beh.exe
Fuse Memory Usage: 30000 KB
Fuse CPU Usage: 374 ms
