{
 "awd_id": "9010364",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "RIA: Fault Tolerance in Analog VLSI Focal Plane Processors",
 "cfda_num": "47.070",
 "org_code": "05010300",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Michael Foster",
 "awd_eff_date": "1990-07-01",
 "awd_exp_date": "1993-06-30",
 "tot_intn_awd_amt": 76250.0,
 "awd_amount": 76250.0,
 "awd_min_amd_letter_date": "1990-05-25",
 "awd_max_amd_letter_date": "1993-01-22",
 "awd_abstract_narration": "Andreou         Analog VLSI is a promising approach to the design of systems  for machine vision since it leads to distributed, data driven  architectures, that map the light stimuli directly to the crux of  computing hardware, the silicon substrate.  This emerging class  of signal processing systems is based on relatively simple  computational primitives such as logarithmic photodetectors,  aggregating resistive networks and coupled non-linear resistive  networks.  Furthermore, there are power and area efficient  features that make them attractive for wafer scale integration.   However, manufacturing of such systems at the wafer scale will  strongly depend on establishing design methodologies that make  them robust to defects in the fabrication process.  Equally  important, these must be augmented with yield estimation models  as well as testing and failure analysis procedures.  The above  issues are addressed in this research in a comprehensive program  that involves both analytical calculations and experimental  studies.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Andreas",
   "pi_last_name": "Andreou",
   "pi_mid_init": "G",
   "pi_sufx_name": "",
   "pi_full_name": "Andreas G Andreou",
   "pi_email_addr": "andreou@jhu.edu",
   "nsf_id": "000421506",
   "pi_start_date": "1990-07-01",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "Johns Hopkins University",
  "inst_street_address": "3400 N CHARLES ST",
  "inst_street_address_2": "",
  "inst_city_name": "BALTIMORE",
  "inst_state_code": "MD",
  "inst_state_name": "Maryland",
  "inst_phone_num": "4439971898",
  "inst_zip_code": "212182608",
  "inst_country_name": "United States",
  "cong_dist_code": "07",
  "st_cong_dist_code": "MD07",
  "org_lgl_bus_name": "THE JOHNS HOPKINS UNIVERSITY",
  "org_prnt_uei_num": "GS4PNKTRNKL3",
  "org_uei_num": "FTMTDMBR29C7"
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "471500",
   "pgm_ele_name": "COMPUTER SYSTEMS ARCHITECTURE"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "9215",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING SYSTEMS"
  },
  {
   "pgm_ref_code": "9251",
   "pgm_ref_txt": "REU SUPP-Res Exp for Ugrd Supp"
  },
  {
   "pgm_ref_code": "9286",
   "pgm_ref_txt": "APPLICATION SPECIF COMPUT SYST"
  }
 ],
 "app_fund": [
  {
   "app_code": "",
   "app_name": "",
   "app_symb_id": "",
   "fund_code": "",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1990,
   "fund_oblg_amt": 70000.0
  },
  {
   "fund_oblg_fiscal_yr": 1993,
   "fund_oblg_amt": 6250.0
  }
 ],
 "por": null
}