// -----------------------------------------------------------------------------
// Simulation: ic_108
// -----------------------------------------------------------------------------

// testbench
// -----------------------------------------------------------------------------
./testfixture.v
/usr/cad/designkit/digital/T13/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v

// design files
// -----------------------------------------------------------------------------
./Netlist/CONV_syn.v
