

================================================================
== Vivado HLS Report for 'subconv_1x1_16'
================================================================
* Date:           Tue Dec 11 23:30:57 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1684273|  1684273|  1684273|  1684273|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  1684272|  1684272|     70178|          -|          -|    24|    no    |
        | + Loop 1.1          |    70176|    70176|      4386|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1      |     4384|     4384|       274|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1  |      264|      264|        11|          -|          -|    24|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     320|    203|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    173|
|Register         |        -|      -|     307|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1041|   1326|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U21  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fcmpdEe_x_U23  |ShuffleNetV2_fcmpdEe  |        0|      0|   66|  239|
    |ShuffleNetV2_fmulcud_x_U22  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  414|  950|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |ci_6_fu_284_p2       |     +    |      0|  20|  10|           5|           1|
    |co_12_fu_170_p2      |     +    |      0|  20|  10|           5|           1|
    |h_12_fu_229_p2       |     +    |      0|  20|  10|           5|           1|
    |tmp_135_fu_239_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_136_fu_268_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_138_fu_306_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_139_fu_319_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_140_fu_329_p2    |     +    |      0|  38|  16|          11|          11|
    |w_12_fu_258_p2       |     +    |      0|  20|  10|           5|           1|
    |tmp_133_fu_205_p2    |     -    |      0|  38|  16|          11|          11|
    |tmp_30_fu_374_p2     |    and   |      0|   0|   2|           1|           1|
    |exitcond1_fu_252_p2  |   icmp   |      0|   0|   3|           5|           6|
    |exitcond2_fu_223_p2  |   icmp   |      0|   0|   3|           5|           6|
    |exitcond3_fu_164_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond_fu_278_p2   |   icmp   |      0|   0|   2|           5|           5|
    |notlhs_fu_356_p2     |   icmp   |      0|   0|   4|           8|           2|
    |notrhs_fu_362_p2     |   icmp   |      0|   0|  13|          23|           1|
    |tmp_28_fu_368_p2     |    or    |      0|   0|   2|           1|           1|
    |output_r_d0          |  select  |      0|   0|  32|           1|          32|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 320| 203|         144|         133|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         24|    1|         24|
    |ci_reg_139     |    9|          2|    5|         10|
    |co_reg_94      |    9|          2|    5|         10|
    |grp_fu_150_p1  |   15|          3|   32|         96|
    |h_reg_105      |    9|          2|    5|         10|
    |sum_reg_127    |    9|          2|   32|         64|
    |w_reg_116      |    9|          2|    5|         10|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  173|         37|   85|        224|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  23|   0|   23|          0|
    |bias_addr_reg_405     |   5|   0|    5|          0|
    |bias_load_reg_484     |  32|   0|   32|          0|
    |ci_6_reg_449          |   5|   0|    5|          0|
    |ci_reg_139            |   5|   0|    5|          0|
    |co_12_reg_390         |   5|   0|    5|          0|
    |co_reg_94             |   5|   0|    5|          0|
    |h_12_reg_413          |   5|   0|    5|          0|
    |h_reg_105             |   5|   0|    5|          0|
    |input_load_reg_469    |  32|   0|   32|          0|
    |output_addr_reg_441   |  13|   0|   13|          0|
    |result_reg_489        |  32|   0|   32|          0|
    |sum_reg_127           |  32|   0|   32|          0|
    |tmp_133_reg_395       |   8|   0|   11|          3|
    |tmp_206_cast_reg_400  |   5|   0|   10|          5|
    |tmp_209_cast_reg_423  |  10|   0|   14|          4|
    |tmp_29_reg_496        |   1|   0|    1|          0|
    |tmp_94_cast_reg_436   |   5|   0|   14|          9|
    |tmp_96_reg_474        |  32|   0|   32|          0|
    |tmp_cast_reg_418      |   5|   0|   10|          5|
    |w_12_reg_431          |   5|   0|    5|          0|
    |w_reg_116             |   5|   0|    5|          0|
    |weight_load_reg_464   |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 307|   0|  333|         26|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_1x1_16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_1x1_16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_1x1_16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_1x1_16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_1x1_16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_1x1_16 | return value |
|input_r_address0   | out |   13|  ap_memory |     input_r    |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r    |     array    |
|input_r_q0         |  in |   32|  ap_memory |     input_r    |     array    |
|weight_address0    | out |   10|  ap_memory |     weight     |     array    |
|weight_ce0         | out |    1|  ap_memory |     weight     |     array    |
|weight_q0          |  in |   32|  ap_memory |     weight     |     array    |
|bias_address0      | out |    5|  ap_memory |      bias      |     array    |
|bias_ce0           | out |    1|  ap_memory |      bias      |     array    |
|bias_q0            |  in |   32|  ap_memory |      bias      |     array    |
|output_r_address0  | out |   13|  ap_memory |    output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

