<paper id="1567881920"><title>Automatic Verification of Asynchronous Circuits</title><year>1983</year><authors><author org="Carnegie - Mellon University#TAB#" id="2129477832">Edmund M. Clarke</author><author org="Carnegie - Mellon University#TAB#" id="2978830017">Bud Mishra</author></authors><n_citation>25</n_citation><doc_type /><references><reference>1666015432</reference><reference>1967686058</reference><reference>2002128397</reference><reference>2054554282</reference><reference>2103976539</reference><reference>2137865376</reference></references><venue id="" type="">Proceedings of the Carnegie Mellon Workshop on Logic of Programs</venue><doi>10.1007/3-540-12896-4_358</doi><keywords><keyword weight="0.55498">Kripke structure</keyword><keyword weight="0.56043">Asynchronous communication</keyword><keyword weight="0.53469">Model checking</keyword><keyword weight="0.57754">Intelligent verification</keyword><keyword weight="0.44722">Computer science</keyword><keyword weight="0.56585">Correctness</keyword><keyword weight="0.55848">Temporal logic</keyword><keyword weight="0.60548">High-level verification</keyword><keyword weight="0.45645">Computer engineering</keyword><keyword weight="0.65364">Asynchronous circuit</keyword></keywords><publisher>Springer Verlag</publisher><abstract>Establishing the correctness of complicated asynchronous circuit is in general quite difficult because of the high degree of nondeterminism that is inherent in such devices. Nevertheless, it is also very important in view of the cost involved in design and testing of circuits. We show how to give specifications for circuits in a branching time temporal logic and how to mechanically verify them using a simple and efficient model checker. We also show how to tackle a large and complex circuit by verifying it hierarchically.</abstract></paper>