Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "D:/LPRS1_git/LPRS1/zbirka/06slozeni_digitalni_sistemi/6.3/shReg_bitParity/shReg_bitParity_tb_isim_beh.exe" -prj "D:/LPRS1_git/LPRS1/zbirka/06slozeni_digitalni_sistemi/6.3/shReg_bitParity/shReg_bitParity_tb_beh.prj" "work.shReg_bitParity_tb" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/06slozeni_digitalni_sistemi/6.3/shReg_bitParity/sh_reg.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/06slozeni_digitalni_sistemi/6.3/shReg_bitParity/parity_gen.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/06slozeni_digitalni_sistemi/6.3/shReg_bitParity/shReg_bitParity.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/06slozeni_digitalni_sistemi/6.3/shReg_bitParity/shReg_bitParity_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity sh_reg [sh_reg_default]
Compiling architecture behavioral of entity parity_gen [parity_gen_default]
Compiling architecture behavioral of entity shReg_bitParity [shreg_bitparity_default]
Compiling architecture behavior of entity shreg_bitparity_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable D:/LPRS1_git/LPRS1/zbirka/06slozeni_digitalni_sistemi/6.3/shReg_bitParity/shReg_bitParity_tb_isim_beh.exe
Fuse Memory Usage: 29516 KB
Fuse CPU Usage: 420 ms
