set moduleName fft2d_fixed_top_Pipeline_VITIS_LOOP_205_10
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set isPipelined_legacy 1
set pipeline_type loop_auto_rewind
set FunctionProtocol ap_ctrl_hs
set restart_counter_num 0
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set svuvm_can_support 1
set cdfgNum 18
set C_modelName {fft2d_fixed_top_Pipeline_VITIS_LOOP_205_10}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
dict set ap_memory_interface_dict col_buffer_real { MEM_WIDTH 32 MEM_SIZE 256 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict col_buffer_imag { MEM_WIDTH 32 MEM_SIZE 256 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict matrix_real { MEM_WIDTH 32 MEM_SIZE 49152 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict matrix_imag { MEM_WIDTH 32 MEM_SIZE 49152 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
set C_modelArgList {
	{ zext_ln206 int 8 regular  }
	{ zext_ln204 int 6 regular  }
	{ col_buffer_real int 32 regular {array 64 { 0 3 } 0 1 }  }
	{ col_buffer_imag int 32 regular {array 64 { 0 3 } 0 1 }  }
	{ matrix_real int 32 regular {array 12288 { 1 3 } 1 1 } {global 0}  }
	{ matrix_imag int 32 regular {array 12288 { 1 3 } 1 1 } {global 0}  }
}
set hasAXIMCache 0
set l_AXIML2Cache [list]
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "zext_ln206", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "zext_ln204", "interface" : "wire", "bitwidth" : 6, "direction" : "READONLY"} , 
 	{ "Name" : "col_buffer_real", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "col_buffer_imag", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "matrix_real", "interface" : "memory", "bitwidth" : 32, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "matrix_imag", "interface" : "memory", "bitwidth" : 32, "direction" : "READONLY", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 22
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ zext_ln206 sc_in sc_lv 8 signal 0 } 
	{ zext_ln204 sc_in sc_lv 6 signal 1 } 
	{ col_buffer_real_address0 sc_out sc_lv 6 signal 2 } 
	{ col_buffer_real_ce0 sc_out sc_logic 1 signal 2 } 
	{ col_buffer_real_we0 sc_out sc_logic 1 signal 2 } 
	{ col_buffer_real_d0 sc_out sc_lv 32 signal 2 } 
	{ col_buffer_imag_address0 sc_out sc_lv 6 signal 3 } 
	{ col_buffer_imag_ce0 sc_out sc_logic 1 signal 3 } 
	{ col_buffer_imag_we0 sc_out sc_logic 1 signal 3 } 
	{ col_buffer_imag_d0 sc_out sc_lv 32 signal 3 } 
	{ matrix_real_address0 sc_out sc_lv 14 signal 4 } 
	{ matrix_real_ce0 sc_out sc_logic 1 signal 4 } 
	{ matrix_real_q0 sc_in sc_lv 32 signal 4 } 
	{ matrix_imag_address0 sc_out sc_lv 14 signal 5 } 
	{ matrix_imag_ce0 sc_out sc_logic 1 signal 5 } 
	{ matrix_imag_q0 sc_in sc_lv 32 signal 5 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "zext_ln206", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "zext_ln206", "role": "default" }} , 
 	{ "name": "zext_ln204", "direction": "in", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "zext_ln204", "role": "default" }} , 
 	{ "name": "col_buffer_real_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "col_buffer_real", "role": "address0" }} , 
 	{ "name": "col_buffer_real_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_buffer_real", "role": "ce0" }} , 
 	{ "name": "col_buffer_real_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_buffer_real", "role": "we0" }} , 
 	{ "name": "col_buffer_real_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "col_buffer_real", "role": "d0" }} , 
 	{ "name": "col_buffer_imag_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":6, "type": "signal", "bundle":{"name": "col_buffer_imag", "role": "address0" }} , 
 	{ "name": "col_buffer_imag_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_buffer_imag", "role": "ce0" }} , 
 	{ "name": "col_buffer_imag_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_buffer_imag", "role": "we0" }} , 
 	{ "name": "col_buffer_imag_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "col_buffer_imag", "role": "d0" }} , 
 	{ "name": "matrix_real_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "matrix_real", "role": "address0" }} , 
 	{ "name": "matrix_real_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "matrix_real", "role": "ce0" }} , 
 	{ "name": "matrix_real_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "matrix_real", "role": "q0" }} , 
 	{ "name": "matrix_imag_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "matrix_imag", "role": "address0" }} , 
 	{ "name": "matrix_imag_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "matrix_imag", "role": "ce0" }} , 
 	{ "name": "matrix_imag_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "matrix_imag", "role": "q0" }}  ]}

set ArgLastReadFirstWriteLatency {
	fft2d_fixed_top_Pipeline_VITIS_LOOP_205_10 {
		zext_ln206 {Type I LastRead 0 FirstWrite -1}
		zext_ln204 {Type I LastRead 0 FirstWrite -1}
		col_buffer_real {Type O LastRead -1 FirstWrite 1}
		col_buffer_imag {Type O LastRead -1 FirstWrite 1}
		matrix_real {Type I LastRead 0 FirstWrite -1}
		matrix_imag {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "66", "Max" : "66"}
	, {"Name" : "Interval", "Min" : "65", "Max" : "65"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	zext_ln206 { ap_none {  { zext_ln206 in_data 0 8 } } }
	zext_ln204 { ap_none {  { zext_ln204 in_data 0 6 } } }
	col_buffer_real { ap_memory {  { col_buffer_real_address0 mem_address 1 6 }  { col_buffer_real_ce0 mem_ce 1 1 }  { col_buffer_real_we0 mem_we 1 1 }  { col_buffer_real_d0 mem_din 1 32 } } }
	col_buffer_imag { ap_memory {  { col_buffer_imag_address0 mem_address 1 6 }  { col_buffer_imag_ce0 mem_ce 1 1 }  { col_buffer_imag_we0 mem_we 1 1 }  { col_buffer_imag_d0 mem_din 1 32 } } }
	matrix_real { ap_memory {  { matrix_real_address0 mem_address 1 14 }  { matrix_real_ce0 mem_ce 1 1 }  { matrix_real_q0 mem_dout 0 32 } } }
	matrix_imag { ap_memory {  { matrix_imag_address0 mem_address 1 14 }  { matrix_imag_ce0 mem_ce 1 1 }  { matrix_imag_q0 mem_dout 0 32 } } }
}
