# bluespec_demo_examples

Example 1:
Up/down Counter 

Command to compile and run the simulation: make compile link simulate
Command to generate verilog files: make verilog
