<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>TI CC26x0 peripheral memory map</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right"
                    onsubmit="try{
                        displaySR();
                    }finally{
                            return false;
                    }">
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__cpu__specific__peripheral__memory__map.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">TI CC26x0 peripheral memory map<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Texas Instruments CC26x0 memory mappings for peripherals.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Texas Instruments CC26x0 memory mappings for peripherals. </p>
<table class="memberdecls">
<tr class="memitem:ga86392979ac6bc1d962feb18872acae14"><td class="memItemLeft" align="right" valign="top"><a id="ga86392979ac6bc1d962feb18872acae14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga86392979ac6bc1d962feb18872acae14">AUX_AIODIO0_BASE</a>&#160;&#160;&#160;0x400C1000</td></tr>
<tr class="memdesc:ga86392979ac6bc1d962feb18872acae14"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO0 base address. <br /></td></tr>
<tr class="separator:ga86392979ac6bc1d962feb18872acae14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d28957ab36a904ab150d534ddd12c3e"><td class="memItemLeft" align="right" valign="top"><a id="ga0d28957ab36a904ab150d534ddd12c3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga0d28957ab36a904ab150d534ddd12c3e">AUX_AIODIO1_BASE</a>&#160;&#160;&#160;0x400C2000</td></tr>
<tr class="memdesc:ga0d28957ab36a904ab150d534ddd12c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO1 base address. <br /></td></tr>
<tr class="separator:ga0d28957ab36a904ab150d534ddd12c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc76e17830030a637a8f7b11f5aac85"><td class="memItemLeft" align="right" valign="top"><a id="ga8dc76e17830030a637a8f7b11f5aac85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8dc76e17830030a637a8f7b11f5aac85">AUX_TDC_BASE</a>&#160;&#160;&#160;0x400C4000</td></tr>
<tr class="memdesc:ga8dc76e17830030a637a8f7b11f5aac85"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC base address. <br /></td></tr>
<tr class="separator:ga8dc76e17830030a637a8f7b11f5aac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memItemLeft" align="right" valign="top"><a id="ga541d8e0d4ecb34ad0707bf7f8d9d70f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">AUX_EVCTL_BASE</a>&#160;&#160;&#160;0x400C5000</td></tr>
<tr class="memdesc:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL base address. <br /></td></tr>
<tr class="separator:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cb87f4355a0dad0f9e395c86c8abfa"><td class="memItemLeft" align="right" valign="top"><a id="gab9cb87f4355a0dad0f9e395c86c8abfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gab9cb87f4355a0dad0f9e395c86c8abfa">AUX_WUC_BASE</a>&#160;&#160;&#160;0x400C6000</td></tr>
<tr class="memdesc:gab9cb87f4355a0dad0f9e395c86c8abfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address. <br /></td></tr>
<tr class="separator:gab9cb87f4355a0dad0f9e395c86c8abfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"><td class="memItemLeft" align="right" valign="top"><a id="ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga26ab5d0cbc8c55ad5e5063dd5e2c86cc">AUX_TIMER_BASE</a>&#160;&#160;&#160;0x400C7000</td></tr>
<tr class="memdesc:ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address. <br /></td></tr>
<tr class="separator:ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b59352af6b92cc2deb2b432939f8e68"><td class="memItemLeft" align="right" valign="top"><a id="ga4b59352af6b92cc2deb2b432939f8e68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga4b59352af6b92cc2deb2b432939f8e68">AUX_SMPH_BASE</a>&#160;&#160;&#160;0x400C8000</td></tr>
<tr class="memdesc:ga4b59352af6b92cc2deb2b432939f8e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address. <br /></td></tr>
<tr class="separator:ga4b59352af6b92cc2deb2b432939f8e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memItemLeft" align="right" valign="top"><a id="ga7a251bfa5bcb41eb55d31b223ea67645"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga7a251bfa5bcb41eb55d31b223ea67645">AUX_ANAIF_BASE</a>&#160;&#160;&#160;0x400C9000</td></tr>
<tr class="memdesc:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address. <br /></td></tr>
<tr class="separator:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3fe80dd9d6246362d13145a86fc8f40"><td class="memItemLeft" align="right" valign="top"><a id="gaa3fe80dd9d6246362d13145a86fc8f40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaa3fe80dd9d6246362d13145a86fc8f40">AUX_SMPH</a>&#160;&#160;&#160;((<a class="el" href="structaux__smph__regs__t.html">aux_smph_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga4b59352af6b92cc2deb2b432939f8e68">AUX_SMPH_BASE</a>))</td></tr>
<tr class="memdesc:gaa3fe80dd9d6246362d13145a86fc8f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SMPH register bank. <br /></td></tr>
<tr class="separator:gaa3fe80dd9d6246362d13145a86fc8f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a2abbee8038e4f5ada8a552803ba44"><td class="memItemLeft" align="right" valign="top"><a id="ga67a2abbee8038e4f5ada8a552803ba44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a>&#160;&#160;&#160;0x400CB000</td></tr>
<tr class="memdesc:ga67a2abbee8038e4f5ada8a552803ba44"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address. <br /></td></tr>
<tr class="separator:ga67a2abbee8038e4f5ada8a552803ba44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ab91625bf7a1402820586eeec74b6b"><td class="memItemLeft" align="right" valign="top"><a id="ga20ab91625bf7a1402820586eeec74b6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga20ab91625bf7a1402820586eeec74b6b">FCFG_BASE</a>&#160;&#160;&#160;0x50001000</td></tr>
<tr class="memdesc:ga20ab91625bf7a1402820586eeec74b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">base address of FCFG memory <br /></td></tr>
<tr class="separator:ga20ab91625bf7a1402820586eeec74b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ffe7c106d46fcd1c5a866aa6cee0d94"><td class="memItemLeft" align="right" valign="top"><a id="ga8ffe7c106d46fcd1c5a866aa6cee0d94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8ffe7c106d46fcd1c5a866aa6cee0d94">FCFG</a>&#160;&#160;&#160;((<a class="el" href="structfcfg__regs__t.html">fcfg_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga20ab91625bf7a1402820586eeec74b6b">FCFG_BASE</a>))</td></tr>
<tr class="memdesc:ga8ffe7c106d46fcd1c5a866aa6cee0d94"><td class="mdescLeft">&#160;</td><td class="mdescRight">FCFG register bank. <br /></td></tr>
<tr class="separator:ga8ffe7c106d46fcd1c5a866aa6cee0d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93916f09e1ed76fac22f58e8fcc4be3a"><td class="memItemLeft" align="right" valign="top"><a id="ga93916f09e1ed76fac22f58e8fcc4be3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga93916f09e1ed76fac22f58e8fcc4be3a">DDI0_OSC_BASE</a>&#160;&#160;&#160;0x400CA000</td></tr>
<tr class="memdesc:ga93916f09e1ed76fac22f58e8fcc4be3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DDI0_OSC base address. <br /></td></tr>
<tr class="separator:ga93916f09e1ed76fac22f58e8fcc4be3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc91881eb7e2bc4341cb7dcddba1dbc"><td class="memItemLeft" align="right" valign="top"><a id="ga5fc91881eb7e2bc4341cb7dcddba1dbc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga5fc91881eb7e2bc4341cb7dcddba1dbc">AON_SYSCTL_BASE</a>&#160;&#160;&#160;0x40090000</td></tr>
<tr class="memdesc:ga5fc91881eb7e2bc4341cb7dcddba1dbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_SYSCTL base address. <br /></td></tr>
<tr class="separator:ga5fc91881eb7e2bc4341cb7dcddba1dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a79f997a72da9fb5b6acc7265db515d"><td class="memItemLeft" align="right" valign="top"><a id="ga3a79f997a72da9fb5b6acc7265db515d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga3a79f997a72da9fb5b6acc7265db515d">DDI_0_OSC</a>&#160;&#160;&#160;((<a class="el" href="structddi0__osc__regs__t.html">ddi0_osc_regs_t</a> *) (<a class="el" href="group__cpu__cc26x2__cc13x2__peripheral__memory__map.html#ga93916f09e1ed76fac22f58e8fcc4be3a">DDI0_OSC_BASE</a>))</td></tr>
<tr class="memdesc:ga3a79f997a72da9fb5b6acc7265db515d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DDI_0_OSC register bank. <br /></td></tr>
<tr class="separator:ga3a79f997a72da9fb5b6acc7265db515d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga969b65d15502ebfab08a38535de3a299"><td class="memItemLeft" align="right" valign="top"><a id="ga969b65d15502ebfab08a38535de3a299"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga969b65d15502ebfab08a38535de3a299">AON_SYSCTL</a>&#160;&#160;&#160;((<a class="el" href="structaon__sysctl__regs__t.html">aon_sysctl_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga5fc91881eb7e2bc4341cb7dcddba1dbc">AON_SYSCTL_BASE</a>))</td></tr>
<tr class="memdesc:ga969b65d15502ebfab08a38535de3a299"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_SYSCTL register bank. <br /></td></tr>
<tr class="separator:ga969b65d15502ebfab08a38535de3a299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958916cf29e4c925c71d54cc18dbcd7b"><td class="memItemLeft" align="right" valign="top"><a id="ga958916cf29e4c925c71d54cc18dbcd7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga958916cf29e4c925c71d54cc18dbcd7b">MCUCLK_PWR_DWN_SRC</a>&#160;&#160;&#160;0x1 /* SCLK_LF in powerdown (no clock elsewise) */</td></tr>
<tr class="memdesc:ga958916cf29e4c925c71d54cc18dbcd7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_WUC register values. <br /></td></tr>
<tr class="separator:ga958916cf29e4c925c71d54cc18dbcd7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga167e49775d87a2d4651c7282d342b219"><td class="memItemLeft" align="right" valign="top"><a id="ga167e49775d87a2d4651c7282d342b219"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCLK_PWR_DWN_SRC_mask</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga167e49775d87a2d4651c7282d342b219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2afd3a7c4c3e8baefd6f917ff9b35a9"><td class="memItemLeft" align="right" valign="top"><a id="gad2afd3a7c4c3e8baefd6f917ff9b35a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCLK_RCOSC_HF_CAL_DONE</b>&#160;&#160;&#160;0x4 /* set by MCU bootcode. RCOSC_HF is calibrated to 48 MHz, allowing <a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a> to power up */</td></tr>
<tr class="separator:gad2afd3a7c4c3e8baefd6f917ff9b35a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c8d5bd85d14d8ed0be26cf11bb555b5"><td class="memItemLeft" align="right" valign="top"><a id="ga4c8d5bd85d14d8ed0be26cf11bb555b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCLK_SRC_HF</b>&#160;&#160;&#160;0x1 /* SCLK for AUX */</td></tr>
<tr class="separator:ga4c8d5bd85d14d8ed0be26cf11bb555b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a45abe2945f7602b45acffa57a77d0"><td class="memItemLeft" align="right" valign="top"><a id="ga48a45abe2945f7602b45acffa57a77d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCLK_SRC_LF</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga48a45abe2945f7602b45acffa57a77d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60181577a0de7a90673fa70d2e0c427c"><td class="memItemLeft" align="right" valign="top"><a id="ga60181577a0de7a90673fa70d2e0c427c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCLK_SRC_mask</b>&#160;&#160;&#160;0x7 /* guaranteed to be glitchless */</td></tr>
<tr class="separator:ga60181577a0de7a90673fa70d2e0c427c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e61dd043a224e851718368ef1ec2805"><td class="memItemLeft" align="right" valign="top"><a id="ga2e61dd043a224e851718368ef1ec2805"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCLK_SCLK_HF_DIV_pos</b>&#160;&#160;&#160;8 /* don't set while SCLK_HF active for AUX */</td></tr>
<tr class="separator:ga2e61dd043a224e851718368ef1ec2805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf1db0eaed9e65ffbf80fd75058223a"><td class="memItemLeft" align="right" valign="top"><a id="ga8cf1db0eaed9e65ffbf80fd75058223a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCLK_SCLK_HF_DIV_mask</b>&#160;&#160;&#160;0x700 /* divisor will be 2^(value+1) */</td></tr>
<tr class="separator:ga8cf1db0eaed9e65ffbf80fd75058223a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa697a074a507b5979f600220fddb3775"><td class="memItemLeft" align="right" valign="top"><a id="gaa697a074a507b5979f600220fddb3775"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCLK_PWR_DWN_SRC_pos</b>&#160;&#160;&#160;11 /* SCLK_LF in powerdown when SCLK_HF is source (no clock elsewise?!)  */</td></tr>
<tr class="separator:gaa697a074a507b5979f600220fddb3775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2331997b4ceeff1b010db0715d1e8965"><td class="memItemLeft" align="right" valign="top"><a id="ga2331997b4ceeff1b010db0715d1e8965"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCLK_PWR_DWN_SRC_mask</b>&#160;&#160;&#160;0x1800 /* datasheet is confusing.. */</td></tr>
<tr class="separator:ga2331997b4ceeff1b010db0715d1e8965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef5e66ad6352ae8158e6462bbc1fdaf"><td class="memItemLeft" align="right" valign="top"><a id="gaaef5e66ad6352ae8158e6462bbc1fdaf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCFG_SRAM_RET_OFF</b>&#160;&#160;&#160;0x0 /* no retention for any SRAM-bank */</td></tr>
<tr class="separator:gaaef5e66ad6352ae8158e6462bbc1fdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d514e1f4b4b24ce1fd50913f0805ae"><td class="memItemLeft" align="right" valign="top"><a id="ga00d514e1f4b4b24ce1fd50913f0805ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCFG_SRAM_RET_B0</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga00d514e1f4b4b24ce1fd50913f0805ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad905144b0e9bfba4c27b935b187a493a"><td class="memItemLeft" align="right" valign="top"><a id="gad905144b0e9bfba4c27b935b187a493a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCFG_SRAM_RET_B01</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gad905144b0e9bfba4c27b935b187a493a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70916de5085d0d7c7088576b09ee3c6f"><td class="memItemLeft" align="right" valign="top"><a id="ga70916de5085d0d7c7088576b09ee3c6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCFG_SRAM_RET_B012</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga70916de5085d0d7c7088576b09ee3c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7afb41de73e38fd0e8a3deac6cf0df8b"><td class="memItemLeft" align="right" valign="top"><a id="ga7afb41de73e38fd0e8a3deac6cf0df8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCFG_SRAM_RET_B0124</b>&#160;&#160;&#160;0xF /* retention for banks 0, 1, 2, and 3 */</td></tr>
<tr class="separator:ga7afb41de73e38fd0e8a3deac6cf0df8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c35947f10e5a57552fc14143710a26d"><td class="memItemLeft" align="right" valign="top"><a id="ga6c35947f10e5a57552fc14143710a26d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCFG_SRAM_FIXED_WU_EN</b>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:ga6c35947f10e5a57552fc14143710a26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589178080f46d283149fc1a458bd5f43"><td class="memItemLeft" align="right" valign="top"><a id="ga589178080f46d283149fc1a458bd5f43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCFG_SRAM_VIRT_OFF</b>&#160;&#160;&#160;0x200</td></tr>
<tr class="separator:ga589178080f46d283149fc1a458bd5f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc75a75b1f141618717e057a74cdd51"><td class="memItemLeft" align="right" valign="top"><a id="ga6cc75a75b1f141618717e057a74cdd51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCFG_RAM_RET_EN</b>&#160;&#160;&#160;0x1 /* retention for AUX_RAM bank 0. is off when otherwise in retention mode */</td></tr>
<tr class="separator:ga6cc75a75b1f141618717e057a74cdd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff6fb2a1a31908dcf9469fac39a76d9e"><td class="memItemLeft" align="right" valign="top"><a id="gaff6fb2a1a31908dcf9469fac39a76d9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCTL_AUX_FORCE_ON</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaff6fb2a1a31908dcf9469fac39a76d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga643beb181b84bce67d120241aae6fcb3"><td class="memItemLeft" align="right" valign="top"><a id="ga643beb181b84bce67d120241aae6fcb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCTL_SWEV</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga643beb181b84bce67d120241aae6fcb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0888e23a317a7f856ee8e5e92a6ee3e"><td class="memItemLeft" align="right" valign="top"><a id="gab0888e23a317a7f856ee8e5e92a6ee3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCTL_SCE_RUN_EN</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gab0888e23a317a7f856ee8e5e92a6ee3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cfe3914a3dc487e0a1e46c0c787a046"><td class="memItemLeft" align="right" valign="top"><a id="ga8cfe3914a3dc487e0a1e46c0c787a046"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCTL_RESET_REQ</b>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ga8cfe3914a3dc487e0a1e46c0c787a046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3800bbe23b5d0976955cd77e32dc97a"><td class="memItemLeft" align="right" valign="top"><a id="gac3800bbe23b5d0976955cd77e32dc97a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWRSTAT_AUX_RESET_DONE</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gac3800bbe23b5d0976955cd77e32dc97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12dd2300cd1cbe9b9570ca142d1c5c5f"><td class="memItemLeft" align="right" valign="top"><a id="ga12dd2300cd1cbe9b9570ca142d1c5c5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWRSTAT_AUX_BUS_CONNECTED</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga12dd2300cd1cbe9b9570ca142d1c5c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5161630786af75aa1f5a5aad3e4fbeb6"><td class="memItemLeft" align="right" valign="top"><a id="ga5161630786af75aa1f5a5aad3e4fbeb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWRSTAT_MCU_PD_ON</b>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga5161630786af75aa1f5a5aad3e4fbeb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5097619f11f213030d0455fa51d832"><td class="memItemLeft" align="right" valign="top"><a id="ga6b5097619f11f213030d0455fa51d832"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWRSTAT_AUX_PD_ON</b>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ga6b5097619f11f213030d0455fa51d832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb4aab4713a727cbf7fc1ab19dcf6be"><td class="memItemLeft" align="right" valign="top"><a id="gaecb4aab4713a727cbf7fc1ab19dcf6be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWRSTAT_JTAG_PD_ON</b>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:gaecb4aab4713a727cbf7fc1ab19dcf6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a29f6e467f38cc3fb7eb074ce9db6d"><td class="memItemLeft" align="right" valign="top"><a id="gac0a29f6e467f38cc3fb7eb074ce9db6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWRSTAT_AUX_PWR_DNW</b>&#160;&#160;&#160;0x200</td></tr>
<tr class="separator:gac0a29f6e467f38cc3fb7eb074ce9db6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e658e1a7c6519ebdc988832c78d886"><td class="memItemLeft" align="right" valign="top"><a id="gad3e658e1a7c6519ebdc988832c78d886"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SHUTDOWN_EN</b>&#160;&#160;&#160;0x1 /* register/cancel shutdown request */</td></tr>
<tr class="separator:gad3e658e1a7c6519ebdc988832c78d886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128a0110e3f6892a723690f008d1e3e8"><td class="memItemLeft" align="right" valign="top"><a id="ga128a0110e3f6892a723690f008d1e3e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AONWUC_CTL0_MCU_SRAM_ERASE</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga128a0110e3f6892a723690f008d1e3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00243c93a40ff0736a940a6b8c8080e"><td class="memItemLeft" align="right" valign="top"><a id="gae00243c93a40ff0736a940a6b8c8080e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AONWUC_CTL0_AUX_SRAM_ERASE</b>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:gae00243c93a40ff0736a940a6b8c8080e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46587e9446e536bc330b3f212d702343"><td class="memItemLeft" align="right" valign="top"><a id="ga46587e9446e536bc330b3f212d702343"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AONWUC_CTL0_PWR_DWN_DIS</b>&#160;&#160;&#160;0x10 /* disable powerdown on request */</td></tr>
<tr class="separator:ga46587e9446e536bc330b3f212d702343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga072a84a9eb1eae76351634e2f6ebf183"><td class="memItemLeft" align="right" valign="top"><a id="ga072a84a9eb1eae76351634e2f6ebf183"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AONWUC_CTL1_MCU_WARM_RESET</b>&#160;&#160;&#160;0x1 /* last MCU reset was a warm reset */</td></tr>
<tr class="separator:ga072a84a9eb1eae76351634e2f6ebf183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bfa209b143b7289a46a5871c6b3fbd9"><td class="memItemLeft" align="right" valign="top"><a id="ga1bfa209b143b7289a46a5871c6b3fbd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AONWUC_CTL1_MCU_RESET_SRC</b>&#160;&#160;&#160;0x2 /* JTAG was source of last reset (MCU SW elsewise) */</td></tr>
<tr class="separator:ga1bfa209b143b7289a46a5871c6b3fbd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b99a9e40aba7420d1a1f09c7968a0ac"><td class="memItemLeft" align="right" valign="top"><a id="ga6b99a9e40aba7420d1a1f09c7968a0ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGECFG_PER_E_mask</b>&#160;&#160;&#160;0x00000007 /* number of 32KHz clocks between activation of recharge controller: */</td></tr>
<tr class="separator:ga6b99a9e40aba7420d1a1f09c7968a0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1cbe714eae41e2e35dfdebcb03dda6a"><td class="memItemLeft" align="right" valign="top"><a id="gae1cbe714eae41e2e35dfdebcb03dda6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGECFG_PER_M_mask</b>&#160;&#160;&#160;0x000000F8 /* computed as follows: PERIOD = (PER_M*16+15) * 2^(PER_E) */</td></tr>
<tr class="separator:gae1cbe714eae41e2e35dfdebcb03dda6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a241769dbf448649dd86cc09cbba7f"><td class="memItemLeft" align="right" valign="top"><a id="ga35a241769dbf448649dd86cc09cbba7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGECFG_MAX_PER_E_mask</b>&#160;&#160;&#160;0x00000700 /* maximum period the recharge algorithm <a class="el" href="structcan.html">can</a> take */</td></tr>
<tr class="separator:ga35a241769dbf448649dd86cc09cbba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc8d3750d1143c169ad7aee32c37536"><td class="memItemLeft" align="right" valign="top"><a id="ga0fc8d3750d1143c169ad7aee32c37536"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGECFG_MAX_PER_M_mask</b>&#160;&#160;&#160;0x0000F800 /* computed as follows: MAXCYCLES = (MAX_PER_M*16+15) * 2^(MAX_PER_E) */</td></tr>
<tr class="separator:ga0fc8d3750d1143c169ad7aee32c37536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1d275d7bb69de1110fa0bded2d246b"><td class="memItemLeft" align="right" valign="top"><a id="ga3b1d275d7bb69de1110fa0bded2d246b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGECFG_C1_mask</b>&#160;&#160;&#160;0x000F0000 /* i resign */</td></tr>
<tr class="separator:ga3b1d275d7bb69de1110fa0bded2d246b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75dc05fd49f3b7bde4eb7d1fc83cbb6b"><td class="memItemLeft" align="right" valign="top"><a id="ga75dc05fd49f3b7bde4eb7d1fc83cbb6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGECFG_C2_mask</b>&#160;&#160;&#160;0x000F0000</td></tr>
<tr class="separator:ga75dc05fd49f3b7bde4eb7d1fc83cbb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae375aa8396e32e3620dc63d3800c4707"><td class="memItemLeft" align="right" valign="top"><a id="gae375aa8396e32e3620dc63d3800c4707"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGECFG_ADAPTIVE_EN</b>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:gae375aa8396e32e3620dc63d3800c4707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f541d273ced99827a8809f87d99338"><td class="memItemLeft" align="right" valign="top"><a id="gae9f541d273ced99827a8809f87d99338"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGESTAT_MAX_USED_PER_mask</b>&#160;&#160;&#160;0x0FFFF</td></tr>
<tr class="separator:gae9f541d273ced99827a8809f87d99338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62a2ca3b07dda7e63208fe1cb846642"><td class="memItemLeft" align="right" valign="top"><a id="gaa62a2ca3b07dda7e63208fe1cb846642"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGESTAT_VDDR_SMPLS_mask</b>&#160;&#160;&#160;0xF0000</td></tr>
<tr class="separator:gaa62a2ca3b07dda7e63208fe1cb846642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0fd8073b582c482a7bb256663345ba"><td class="memItemLeft" align="right" valign="top"><a id="ga0d0fd8073b582c482a7bb256663345ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OSCCFG_PER_E_mask</b>&#160;&#160;&#160;0x07 /* number of 32KHz clocks between oscillator amplitude callibrations */</td></tr>
<tr class="separator:ga0d0fd8073b582c482a7bb256663345ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fec729e619a4a299acf4f75ebfb7009"><td class="memItemLeft" align="right" valign="top"><a id="ga2fec729e619a4a299acf4f75ebfb7009"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OSCCFG_PER_M_mask</b>&#160;&#160;&#160;0xF8 /* computed as follows: PERIOD = (PER_M*16+15) * 2^(PER_E) */</td></tr>
<tr class="separator:ga2fec729e619a4a299acf4f75ebfb7009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga071750ebc347b84a0ec6e8ac535fa279"><td class="memItemLeft" align="right" valign="top"><a id="ga071750ebc347b84a0ec6e8ac535fa279"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>JTAGCFG_JTAG_PD_FORCE_ON</b>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga071750ebc347b84a0ec6e8ac535fa279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03743ab9ca81436b10f01fe4042960d1"><td class="memItemLeft" align="right" valign="top"><a id="ga03743ab9ca81436b10f01fe4042960d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga03743ab9ca81436b10f01fe4042960d1">AON_WUC_BASE</a>&#160;&#160;&#160;0x40091000</td></tr>
<tr class="memdesc:ga03743ab9ca81436b10f01fe4042960d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_WUC base address. <br /></td></tr>
<tr class="separator:ga03743ab9ca81436b10f01fe4042960d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970a2d6a2505152440e60300ca212d93"><td class="memItemLeft" align="right" valign="top"><a id="ga970a2d6a2505152440e60300ca212d93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga970a2d6a2505152440e60300ca212d93">AON_RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x92000)</td></tr>
<tr class="memdesc:ga970a2d6a2505152440e60300ca212d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_RTC base address. <br /></td></tr>
<tr class="separator:ga970a2d6a2505152440e60300ca212d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01abe504ce01417f3853a5992dad00ff"><td class="memItemLeft" align="right" valign="top"><a id="ga01abe504ce01417f3853a5992dad00ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga01abe504ce01417f3853a5992dad00ff">AON_WUC</a>&#160;&#160;&#160;((<a class="el" href="structaon__wuc__regs__t.html">aon_wuc_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga03743ab9ca81436b10f01fe4042960d1">AON_WUC_BASE</a>))</td></tr>
<tr class="memdesc:ga01abe504ce01417f3853a5992dad00ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_WUC register bank. <br /></td></tr>
<tr class="separator:ga01abe504ce01417f3853a5992dad00ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a4ae444a34de27ca96c196ac211b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gab3a4ae444a34de27ca96c196ac211b43">AON_RTC_CTL_RTC_UPD_EN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gab3a4ae444a34de27ca96c196ac211b43"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC_UPD is a 16 KHz signal used to sync up the radio timer.  <a href="group__cpu__specific__peripheral__memory__map.html#gab3a4ae444a34de27ca96c196ac211b43">More...</a><br /></td></tr>
<tr class="separator:gab3a4ae444a34de27ca96c196ac211b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401543253f69d73c52bf17b98f52bca9"><td class="memItemLeft" align="right" valign="top"><a id="ga401543253f69d73c52bf17b98f52bca9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga401543253f69d73c52bf17b98f52bca9">PRCM_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x82000)</td></tr>
<tr class="memdesc:ga401543253f69d73c52bf17b98f52bca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM base address. <br /></td></tr>
<tr class="separator:ga401543253f69d73c52bf17b98f52bca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd6361f5594f825e030d77ed3758742"><td class="memItemLeft" align="right" valign="top"><a id="ga3bd6361f5594f825e030d77ed3758742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga3bd6361f5594f825e030d77ed3758742">PRCM_BASE_NONBUF</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x82000)</td></tr>
<tr class="memdesc:ga3bd6361f5594f825e030d77ed3758742"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM base address (nonbuf) <br /></td></tr>
<tr class="separator:ga3bd6361f5594f825e030d77ed3758742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5ef2ff679b3b7fc3cf80ba81efd141"><td class="memItemLeft" align="right" valign="top"><a id="gadb5ef2ff679b3b7fc3cf80ba81efd141"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gadb5ef2ff679b3b7fc3cf80ba81efd141">PRCM</a>&#160;&#160;&#160;((<a class="el" href="structprcm__regs__t.html">prcm_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga401543253f69d73c52bf17b98f52bca9">PRCM_BASE</a>))</td></tr>
<tr class="memdesc:gadb5ef2ff679b3b7fc3cf80ba81efd141"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM register bank. <br /></td></tr>
<tr class="separator:gadb5ef2ff679b3b7fc3cf80ba81efd141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae072130ff8a8b76c0c713ea7a298021"><td class="memItemLeft" align="right" valign="top"><a id="gaae072130ff8a8b76c0c713ea7a298021"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaae072130ff8a8b76c0c713ea7a298021">PRCM_NONBUF</a>&#160;&#160;&#160;((<a class="el" href="structprcm__regs__t.html">prcm_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga3bd6361f5594f825e030d77ed3758742">PRCM_BASE_NONBUF</a>))</td></tr>
<tr class="memdesc:gaae072130ff8a8b76c0c713ea7a298021"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM register bank (nonbuf) <br /></td></tr>
<tr class="separator:gaae072130ff8a8b76c0c713ea7a298021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86392979ac6bc1d962feb18872acae14"><td class="memItemLeft" align="right" valign="top"><a id="ga86392979ac6bc1d962feb18872acae14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga86392979ac6bc1d962feb18872acae14">AUX_AIODIO0_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCC000)</td></tr>
<tr class="memdesc:ga86392979ac6bc1d962feb18872acae14"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO0 base address. <br /></td></tr>
<tr class="separator:ga86392979ac6bc1d962feb18872acae14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d28957ab36a904ab150d534ddd12c3e"><td class="memItemLeft" align="right" valign="top"><a id="ga0d28957ab36a904ab150d534ddd12c3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga0d28957ab36a904ab150d534ddd12c3e">AUX_AIODIO1_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCD000)</td></tr>
<tr class="memdesc:ga0d28957ab36a904ab150d534ddd12c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO1 base address. <br /></td></tr>
<tr class="separator:ga0d28957ab36a904ab150d534ddd12c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d046ea722b185a9d5b17648307de30"><td class="memItemLeft" align="right" valign="top"><a id="gae2d046ea722b185a9d5b17648307de30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gae2d046ea722b185a9d5b17648307de30">AUX_AIODIO2_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCE000)</td></tr>
<tr class="memdesc:gae2d046ea722b185a9d5b17648307de30"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO2 base address. <br /></td></tr>
<tr class="separator:gae2d046ea722b185a9d5b17648307de30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07350972639c37aab5da3fd7578b0545"><td class="memItemLeft" align="right" valign="top"><a id="ga07350972639c37aab5da3fd7578b0545"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga07350972639c37aab5da3fd7578b0545">AUX_AIODIO3_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCF000)</td></tr>
<tr class="memdesc:ga07350972639c37aab5da3fd7578b0545"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO3 base address. <br /></td></tr>
<tr class="separator:ga07350972639c37aab5da3fd7578b0545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc76e17830030a637a8f7b11f5aac85"><td class="memItemLeft" align="right" valign="top"><a id="ga8dc76e17830030a637a8f7b11f5aac85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8dc76e17830030a637a8f7b11f5aac85">AUX_TDC_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC4000)</td></tr>
<tr class="memdesc:ga8dc76e17830030a637a8f7b11f5aac85"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC base address. <br /></td></tr>
<tr class="separator:ga8dc76e17830030a637a8f7b11f5aac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memItemLeft" align="right" valign="top"><a id="ga541d8e0d4ecb34ad0707bf7f8d9d70f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">AUX_EVCTL_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC5000)</td></tr>
<tr class="memdesc:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL base address. <br /></td></tr>
<tr class="separator:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a788770a0ff4fb86e4e215e826e48f"><td class="memItemLeft" align="right" valign="top"><a id="ga66a788770a0ff4fb86e4e215e826e48f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga66a788770a0ff4fb86e4e215e826e48f">AUX_SYSIF_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC6000)</td></tr>
<tr class="memdesc:ga66a788770a0ff4fb86e4e215e826e48f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SYSIF base address. <br /></td></tr>
<tr class="separator:ga66a788770a0ff4fb86e4e215e826e48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8057afd8ee41c1fbab1989bfdfef87"><td class="memItemLeft" align="right" valign="top"><a id="gabb8057afd8ee41c1fbab1989bfdfef87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gabb8057afd8ee41c1fbab1989bfdfef87">AUX_TIMER01_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC7000)</td></tr>
<tr class="memdesc:gabb8057afd8ee41c1fbab1989bfdfef87"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER01 base address. <br /></td></tr>
<tr class="separator:gabb8057afd8ee41c1fbab1989bfdfef87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="memItemLeft" align="right" valign="top"><a id="gaf07a9ad2f64e9dbd35b9d63fff3985a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaf07a9ad2f64e9dbd35b9d63fff3985a4">AUX_TIMER2_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC3000)</td></tr>
<tr class="memdesc:gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER2 base address. <br /></td></tr>
<tr class="separator:gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b59352af6b92cc2deb2b432939f8e68"><td class="memItemLeft" align="right" valign="top"><a id="ga4b59352af6b92cc2deb2b432939f8e68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga4b59352af6b92cc2deb2b432939f8e68">AUX_SMPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC8000)</td></tr>
<tr class="memdesc:ga4b59352af6b92cc2deb2b432939f8e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SMPH base address. <br /></td></tr>
<tr class="separator:ga4b59352af6b92cc2deb2b432939f8e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memItemLeft" align="right" valign="top"><a id="ga7a251bfa5bcb41eb55d31b223ea67645"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga7a251bfa5bcb41eb55d31b223ea67645">AUX_ANAIF_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC9000)</td></tr>
<tr class="memdesc:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_ANAIF base address. <br /></td></tr>
<tr class="separator:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a2abbee8038e4f5ada8a552803ba44"><td class="memItemLeft" align="right" valign="top"><a id="ga67a2abbee8038e4f5ada8a552803ba44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCB000)</td></tr>
<tr class="memdesc:ga67a2abbee8038e4f5ada8a552803ba44"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX base address. <br /></td></tr>
<tr class="separator:ga67a2abbee8038e4f5ada8a552803ba44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989f631a559bcca8d1847d63bb4916b7"><td class="memItemLeft" align="right" valign="top"><a id="ga989f631a559bcca8d1847d63bb4916b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga989f631a559bcca8d1847d63bb4916b7">ADI_4_AUX_BASE_M8</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a> + ADI_MASK8B)</td></tr>
<tr class="memdesc:ga989f631a559bcca8d1847d63bb4916b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX base address for masked 8-bit access. <br /></td></tr>
<tr class="separator:ga989f631a559bcca8d1847d63bb4916b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ab91625bf7a1402820586eeec74b6b"><td class="memItemLeft" align="right" valign="top"><a id="ga20ab91625bf7a1402820586eeec74b6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga20ab91625bf7a1402820586eeec74b6b">FCFG_BASE</a>&#160;&#160;&#160;(0x50001000)</td></tr>
<tr class="memdesc:ga20ab91625bf7a1402820586eeec74b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FCFG1 base address. <br /></td></tr>
<tr class="separator:ga20ab91625bf7a1402820586eeec74b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f79dda55435a04105558f3fb022b9e6"><td class="memItemLeft" align="right" valign="top"><a id="ga9f79dda55435a04105558f3fb022b9e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9f79dda55435a04105558f3fb022b9e6">AON_PMCTL_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x90000)</td></tr>
<tr class="memdesc:ga9f79dda55435a04105558f3fb022b9e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_PMCTL base address. <br /></td></tr>
<tr class="separator:ga9f79dda55435a04105558f3fb022b9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970a2d6a2505152440e60300ca212d93"><td class="memItemLeft" align="right" valign="top"><a id="ga970a2d6a2505152440e60300ca212d93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga970a2d6a2505152440e60300ca212d93">AON_RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x92000)</td></tr>
<tr class="memdesc:ga970a2d6a2505152440e60300ca212d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_RTC base address. <br /></td></tr>
<tr class="separator:ga970a2d6a2505152440e60300ca212d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401543253f69d73c52bf17b98f52bca9"><td class="memItemLeft" align="right" valign="top"><a id="ga401543253f69d73c52bf17b98f52bca9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga401543253f69d73c52bf17b98f52bca9">PRCM_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x82000)</td></tr>
<tr class="memdesc:ga401543253f69d73c52bf17b98f52bca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM base address. <br /></td></tr>
<tr class="separator:ga401543253f69d73c52bf17b98f52bca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd6361f5594f825e030d77ed3758742"><td class="memItemLeft" align="right" valign="top"><a id="ga3bd6361f5594f825e030d77ed3758742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga3bd6361f5594f825e030d77ed3758742">PRCM_BASE_NONBUF</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x82000)</td></tr>
<tr class="memdesc:ga3bd6361f5594f825e030d77ed3758742"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM base address (nonbuf) <br /></td></tr>
<tr class="separator:ga3bd6361f5594f825e030d77ed3758742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5ef2ff679b3b7fc3cf80ba81efd141"><td class="memItemLeft" align="right" valign="top"><a id="gadb5ef2ff679b3b7fc3cf80ba81efd141"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gadb5ef2ff679b3b7fc3cf80ba81efd141">PRCM</a>&#160;&#160;&#160;((<a class="el" href="structprcm__regs__t.html">prcm_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga401543253f69d73c52bf17b98f52bca9">PRCM_BASE</a>))</td></tr>
<tr class="memdesc:gadb5ef2ff679b3b7fc3cf80ba81efd141"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM register bank. <br /></td></tr>
<tr class="separator:gadb5ef2ff679b3b7fc3cf80ba81efd141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae072130ff8a8b76c0c713ea7a298021"><td class="memItemLeft" align="right" valign="top"><a id="gaae072130ff8a8b76c0c713ea7a298021"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaae072130ff8a8b76c0c713ea7a298021">PRCM_NONBUF</a>&#160;&#160;&#160;((<a class="el" href="structprcm__regs__t.html">prcm_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga3bd6361f5594f825e030d77ed3758742">PRCM_BASE_NONBUF</a>))</td></tr>
<tr class="memdesc:gaae072130ff8a8b76c0c713ea7a298021"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM register bank (nonbuf) <br /></td></tr>
<tr class="separator:gaae072130ff8a8b76c0c713ea7a298021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMSIS includes.  <a href="group__cpu__specific__peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">More...</a><br /></td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dff333cc2c6ac71ba30ac96e2e40c1e"><td class="memItemLeft" align="right" valign="top"><a id="ga3dff333cc2c6ac71ba30ac96e2e40c1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x86200)</td></tr>
<tr class="memdesc:ga3dff333cc2c6ac71ba30ac96e2e40c1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI3 base address. <br /></td></tr>
<tr class="separator:ga3dff333cc2c6ac71ba30ac96e2e40c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37cd7de356ee8a0a3ade1f05717d003e"><td class="memItemLeft" align="right" valign="top"><a id="ga37cd7de356ee8a0a3ade1f05717d003e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga37cd7de356ee8a0a3ade1f05717d003e">ADI_3_REFSYS_BASE_SET</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a> + ADI_SET)</td></tr>
<tr class="memdesc:ga37cd7de356ee8a0a3ade1f05717d003e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI3 base address for SET instruction. <br /></td></tr>
<tr class="separator:ga37cd7de356ee8a0a3ade1f05717d003e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3145214e738742acb47f5505ce33a8f"><td class="memItemLeft" align="right" valign="top"><a id="gad3145214e738742acb47f5505ce33a8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gad3145214e738742acb47f5505ce33a8f">ADI_3_REFSYS_BASE_CLR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a> + ADI_CLR)</td></tr>
<tr class="memdesc:gad3145214e738742acb47f5505ce33a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI3 base address for CLR instruction. <br /></td></tr>
<tr class="separator:gad3145214e738742acb47f5505ce33a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22cf1419ae1aae9eb5e38fa625076f6"><td class="memItemLeft" align="right" valign="top"><a id="gac22cf1419ae1aae9eb5e38fa625076f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gac22cf1419ae1aae9eb5e38fa625076f6">ADI_3_REFSYS_BASE_M4</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a> + ADI_MASK4B)</td></tr>
<tr class="memdesc:gac22cf1419ae1aae9eb5e38fa625076f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI3 base address for 4-bit masked access. <br /></td></tr>
<tr class="separator:gac22cf1419ae1aae9eb5e38fa625076f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e40af1e869b349ac9b42ec2178e7f07"><td class="memItemLeft" align="right" valign="top"><a id="ga5e40af1e869b349ac9b42ec2178e7f07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga5e40af1e869b349ac9b42ec2178e7f07">CCFG_BASE</a>&#160;&#160;&#160;(0x50003000)</td></tr>
<tr class="memdesc:ga5e40af1e869b349ac9b42ec2178e7f07"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCFG base address. <br /></td></tr>
<tr class="separator:ga5e40af1e869b349ac9b42ec2178e7f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="memItemLeft" align="right" valign="top"><a id="gacce3b8a909ed8b957b4e411dfb7cbd91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a>&#160;&#160;&#160;(0x40022000)</td></tr>
<tr class="memdesc:gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO base address. <br /></td></tr>
<tr class="separator:gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee5d64af207612578a7c77b58f1dd33"><td class="memItemLeft" align="right" valign="top"><a id="ga7ee5d64af207612578a7c77b58f1dd33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga7ee5d64af207612578a7c77b58f1dd33">I2C_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x2000)</td></tr>
<tr class="memdesc:ga7ee5d64af207612578a7c77b58f1dd33"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C base address. <br /></td></tr>
<tr class="separator:ga7ee5d64af207612578a7c77b58f1dd33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8591947958646fc6b92e53b5d65f0e3a"><td class="memItemLeft" align="right" valign="top"><a id="ga8591947958646fc6b92e53b5d65f0e3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8591947958646fc6b92e53b5d65f0e3a">MCU_IOC_BASE</a>&#160;&#160;&#160;(0x40081000)</td></tr>
<tr class="memdesc:ga8591947958646fc6b92e53b5d65f0e3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IOC (MCU) base address. <br /></td></tr>
<tr class="separator:ga8591947958646fc6b92e53b5d65f0e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a96c41f92b56bc02992fb3c147fc949"><td class="memItemLeft" align="right" valign="top"><a id="ga8a96c41f92b56bc02992fb3c147fc949"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8a96c41f92b56bc02992fb3c147fc949">AON_IOC_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x94000)</td></tr>
<tr class="memdesc:ga8a96c41f92b56bc02992fb3c147fc949"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_IOC base address. <br /></td></tr>
<tr class="separator:ga8a96c41f92b56bc02992fb3c147fc949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba94279bbfdf3772165d4207fbb6e6cf"><td class="memItemLeft" align="right" valign="top"><a id="gaba94279bbfdf3772165d4207fbb6e6cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaba94279bbfdf3772165d4207fbb6e6cf">RFC_DBELL_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x41000)</td></tr>
<tr class="memdesc:gaba94279bbfdf3772165d4207fbb6e6cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_DBELL base address. <br /></td></tr>
<tr class="separator:gaba94279bbfdf3772165d4207fbb6e6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950dd7b50c760e14904e09a8d3cdab20"><td class="memItemLeft" align="right" valign="top"><a id="ga950dd7b50c760e14904e09a8d3cdab20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga950dd7b50c760e14904e09a8d3cdab20">RFC_DBELL_BASE_NONBUF</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x41000)</td></tr>
<tr class="memdesc:ga950dd7b50c760e14904e09a8d3cdab20"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_DBELL base address. <br /></td></tr>
<tr class="separator:ga950dd7b50c760e14904e09a8d3cdab20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756236964ac76416d556c1dd8fe20e5f"><td class="memItemLeft" align="right" valign="top"><a id="ga756236964ac76416d556c1dd8fe20e5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga756236964ac76416d556c1dd8fe20e5f">RFC_PWR_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x40000)</td></tr>
<tr class="memdesc:ga756236964ac76416d556c1dd8fe20e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_PWR base address. <br /></td></tr>
<tr class="separator:ga756236964ac76416d556c1dd8fe20e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95633d7f77ae5ffcb9d7e32c573b10f6"><td class="memItemLeft" align="right" valign="top"><a id="ga95633d7f77ae5ffcb9d7e32c573b10f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga95633d7f77ae5ffcb9d7e32c573b10f6">RFC_PWR_BASE_NONBUF</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x40000)</td></tr>
<tr class="memdesc:ga95633d7f77ae5ffcb9d7e32c573b10f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_PWR base address. <br /></td></tr>
<tr class="separator:ga95633d7f77ae5ffcb9d7e32c573b10f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a07348b4332ff6b88abf6092347deba"><td class="memItemLeft" align="right" valign="top"><a id="ga7a07348b4332ff6b88abf6092347deba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x1000)</td></tr>
<tr class="memdesc:ga7a07348b4332ff6b88abf6092347deba"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 base address. <br /></td></tr>
<tr class="separator:ga7a07348b4332ff6b88abf6092347deba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memItemLeft" align="right" valign="top"><a id="ga383bf0c4670c3a7fa72df80f66331a46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xB000)</td></tr>
<tr class="memdesc:ga383bf0c4670c3a7fa72df80f66331a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 base address. <br /></td></tr>
<tr class="separator:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6863e7094aca292453684fa2af16686"><td class="memItemLeft" align="right" valign="top"><a id="gaf6863e7094aca292453684fa2af16686"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaf6863e7094aca292453684fa2af16686">FLASH_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x30000)</td></tr>
<tr class="memdesc:gaf6863e7094aca292453684fa2af16686"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH base address. <br /></td></tr>
<tr class="separator:gaf6863e7094aca292453684fa2af16686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43ff60bcb712a7544e8f4ad483a5649"><td class="memItemLeft" align="right" valign="top"><a id="gad43ff60bcb712a7544e8f4ad483a5649"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gad43ff60bcb712a7544e8f4ad483a5649">VIMS_BASE</a>&#160;&#160;&#160;(<a class="el" href="cc26xx__cc13xx_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x34000)</td></tr>
<tr class="memdesc:gad43ff60bcb712a7544e8f4ad483a5649"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIMS base address. <br /></td></tr>
<tr class="separator:gad43ff60bcb712a7544e8f4ad483a5649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memItemLeft" align="right" valign="top"><a id="ga844ea28ba1e0a5a0e497f16b61ea306b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>&#160;&#160;&#160;((<a class="el" href="structflash__regs__t.html">flash_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaf6863e7094aca292453684fa2af16686">FLASH_BASEADDR</a>))</td></tr>
<tr class="memdesc:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH register bank. <br /></td></tr>
<tr class="separator:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2097ced0314f7cdd8a3ce52603bd32bd"><td class="memItemLeft" align="right" valign="top"><a id="ga2097ced0314f7cdd8a3ce52603bd32bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga2097ced0314f7cdd8a3ce52603bd32bd">VIMS</a>&#160;&#160;&#160;((<a class="el" href="structvims__regs__t.html">vims_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#gad43ff60bcb712a7544e8f4ad483a5649">VIMS_BASE</a>))</td></tr>
<tr class="memdesc:ga2097ced0314f7cdd8a3ce52603bd32bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIMS register bank. <br /></td></tr>
<tr class="separator:ga2097ced0314f7cdd8a3ce52603bd32bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c663efb14c21c81ce802976c3b41dc"><td class="memItemLeft" align="right" valign="top"><a id="ga70c663efb14c21c81ce802976c3b41dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga70c663efb14c21c81ce802976c3b41dc">VIMS_CTL_STATS_CLR</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga70c663efb14c21c81ce802976c3b41dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIMS register values. <br /></td></tr>
<tr class="separator:ga70c663efb14c21c81ce802976c3b41dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga927b2ca8cd85857b4813cb6bdc119a53"><td class="memItemLeft" align="right" valign="top"><a id="ga927b2ca8cd85857b4813cb6bdc119a53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_STATS_CLR_m</b>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ga927b2ca8cd85857b4813cb6bdc119a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf269769e08c5158f38944b312ea0ca9"><td class="memItemLeft" align="right" valign="top"><a id="gacf269769e08c5158f38944b312ea0ca9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_STATS_EN</b>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:gacf269769e08c5158f38944b312ea0ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5679ad635d55a1a9b607fcaa2df6d02e"><td class="memItemLeft" align="right" valign="top"><a id="ga5679ad635d55a1a9b607fcaa2df6d02e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_STATS_EN_m</b>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:ga5679ad635d55a1a9b607fcaa2df6d02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ada49f8ecca2020f910ea0bacd0fd45"><td class="memItemLeft" align="right" valign="top"><a id="ga1ada49f8ecca2020f910ea0bacd0fd45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_DYN_CG_EN</b>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:ga1ada49f8ecca2020f910ea0bacd0fd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ac92d6028e6418ebe42f3edfcb9d58"><td class="memItemLeft" align="right" valign="top"><a id="ga66ac92d6028e6418ebe42f3edfcb9d58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_DYN_CG_EN_m</b>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:ga66ac92d6028e6418ebe42f3edfcb9d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf938d9f32a6ede54993f8d4e944cf154"><td class="memItemLeft" align="right" valign="top"><a id="gaf938d9f32a6ede54993f8d4e944cf154"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_IDCODE_LB_DIS</b>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gaf938d9f32a6ede54993f8d4e944cf154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa8f08593c4914591b971b0f40336b9"><td class="memItemLeft" align="right" valign="top"><a id="ga8fa8f08593c4914591b971b0f40336b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_IDCODE_LB_DIS_m</b>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga8fa8f08593c4914591b971b0f40336b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048a769b77432947f6450cce5c46fac5"><td class="memItemLeft" align="right" valign="top"><a id="ga048a769b77432947f6450cce5c46fac5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_SYSBUS_LB_DIS</b>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga048a769b77432947f6450cce5c46fac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95de3c55538b14a4c0d715598ebd53b"><td class="memItemLeft" align="right" valign="top"><a id="gae95de3c55538b14a4c0d715598ebd53b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_SYSBUS_LB_DIS_m</b>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:gae95de3c55538b14a4c0d715598ebd53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878145fd49cadab88a80b5a8e4546ccb"><td class="memItemLeft" align="right" valign="top"><a id="ga878145fd49cadab88a80b5a8e4546ccb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_ARB_CFG</b>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga878145fd49cadab88a80b5a8e4546ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4efab9cfaffbbff580a5347fea3b63a4"><td class="memItemLeft" align="right" valign="top"><a id="ga4efab9cfaffbbff580a5347fea3b63a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_ARB_CFG_m</b>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga4efab9cfaffbbff580a5347fea3b63a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb7e8cebe7b6f5dc72bfcf91a798495"><td class="memItemLeft" align="right" valign="top"><a id="gabbb7e8cebe7b6f5dc72bfcf91a798495"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_PREF_EN</b>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gabbb7e8cebe7b6f5dc72bfcf91a798495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e2d8b08869842574ac83ebd7d20017"><td class="memItemLeft" align="right" valign="top"><a id="gaf5e2d8b08869842574ac83ebd7d20017"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_PREF_EN_m</b>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gaf5e2d8b08869842574ac83ebd7d20017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d7906be803075128c956960fefca88"><td class="memItemLeft" align="right" valign="top"><a id="gad7d7906be803075128c956960fefca88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_MODE_GPRAM</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gad7d7906be803075128c956960fefca88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga814f39e98b6a8d95686ba4183bac9dd7"><td class="memItemLeft" align="right" valign="top"><a id="ga814f39e98b6a8d95686ba4183bac9dd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_MODE_CACHE</b>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga814f39e98b6a8d95686ba4183bac9dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6793955d26ff5e760c809e902785e9e9"><td class="memItemLeft" align="right" valign="top"><a id="ga6793955d26ff5e760c809e902785e9e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_MODE_SPLIT</b>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga6793955d26ff5e760c809e902785e9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed167d0be5c72ce8845a1d067390ccb"><td class="memItemLeft" align="right" valign="top"><a id="gaaed167d0be5c72ce8845a1d067390ccb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_MODE_OFF</b>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="separator:gaaed167d0be5c72ce8845a1d067390ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dbb36f29f9aaa769e6be394ab9c24b8"><td class="memItemLeft" align="right" valign="top"><a id="ga6dbb36f29f9aaa769e6be394ab9c24b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_CTL_MODE_m</b>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="separator:ga6dbb36f29f9aaa769e6be394ab9c24b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ba260222d0e3c61b7300fbfc3b79e7"><td class="memItemLeft" align="right" valign="top"><a id="ga92ba260222d0e3c61b7300fbfc3b79e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_STAT_MODE_CHANGING</b>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga92ba260222d0e3c61b7300fbfc3b79e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf99229879e6e3249a0ab9bcefcaf208b"><td class="memItemLeft" align="right" valign="top"><a id="gaf99229879e6e3249a0ab9bcefcaf208b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaf99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a>&#160;&#160;&#160;0x40080000</td></tr>
<tr class="memdesc:gaf99229879e6e3249a0ab9bcefcaf208b"><td class="mdescLeft">&#160;</td><td class="mdescRight">WDT base address. <br /></td></tr>
<tr class="separator:gaf99229879e6e3249a0ab9bcefcaf208b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9646f603341e1ee220bf5d9948f05cb0"><td class="memItemLeft" align="right" valign="top"><a id="ga9646f603341e1ee220bf5d9948f05cb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9646f603341e1ee220bf5d9948f05cb0">WDT</a>&#160;&#160;&#160;((<a class="el" href="structwdt__regs__t.html">wdt_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaf99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a>))</td></tr>
<tr class="memdesc:ga9646f603341e1ee220bf5d9948f05cb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">WDT register bank. <br /></td></tr>
<tr class="separator:ga9646f603341e1ee220bf5d9948f05cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gab3a4ae444a34de27ca96c196ac211b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3a4ae444a34de27ca96c196ac211b43">&#9670;&nbsp;</a></span>AON_RTC_CTL_RTC_UPD_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_RTC_CTL_RTC_UPD_EN&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC_UPD is a 16 KHz signal used to sync up the radio timer. </p>
<p>The 16 Khz is SCLK_LF divided by 2</p>
<p>0h = RTC_UPD signal is forced to 0 1h = RTC_UPD signal is toggling @16 kHz </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__prcm_8h_source.html#l00219">219</a> of file <a class="el" href="cc26x0__prcm_8h_source.html">cc26x0_prcm.h</a>.</p>

</div>
</div>
<a id="ga23a9099a5f8fc9c6e253c0eecb2be8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a9099a5f8fc9c6e253c0eecb2be8db">&#9670;&nbsp;</a></span>FLASH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_BASE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CMSIS includes. </p>
<p>FLASH base address </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx_8h_source.html#l00144">144</a> of file <a class="el" href="cc26xx__cc13xx_8h_source.html">cc26xx_cc13xx.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Tue Nov 24 2020 19:46:59 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.17</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
