---
title: 形式验证
date: 2019-04-17 11:15:24
tags: [SystemVerilog,ABV,FV]
categories: 验证
---
## 1.什么时候需要使用形式验证（Formal Verification：FV）

1.1 **FV FOR COMPLETE COVERAGE：**

	When you want to get complete coverage of design behaviors, consider using FV as your primary validation method.
	注释：
		当你需要100%覆盖功能时。例如：32bit * 32bit 乘法器，需要每个数字都要进行cover。
	

1.2 **FV for Bug Hunting：**

	When you have a design with nontrivial logic and are worried that you will not be able to get sufficient coverage with simulation tests, think about FV as a supplement to simulation.
	注释：
		担心无法获得足够的仿真测试覆盖时，可以考虑将FV作为补充，增强tapout信心。

1.3 **FV for Exploring Designs：**

	When you have a design where you can easily specify interesting states or outputs, but it is difficult or time-consuming to specify the sequence of inputs needed to get there, think about using FV.
	注释：
		虽然设计简单，如一些MUX组合，但很难或费时地指定需要的输入序列，可以考虑使用FV。
