#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Dec 21 14:13:54 2024
# Process ID: 7860
# Current directory: D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19668 D:\VerlilogCode\ComputerStructure\exp6\Pipelined_Processer\Pipelined_Processer.xpr
# Log file: D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/vivado.log
# Journal file: D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_PipeLinedProcesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_PipeLinedProcesser_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d4747128847c466b8f66c9125655a02d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_PipeLinedProcesser_behav xil_defaultlib.sim_PipeLinedProcesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port WriteReg [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:111]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port ALUControl_in [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:144]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ALUControl [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:178]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port Address [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:208]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port WriteReg_out [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:228]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port WriteRegW [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:235]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ForwardAE [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:240]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ForwardBE [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:241]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_PipeLinedProcesser_behav -key {Behavioral:sim_1:Functional:sim_PipeLinedProcesser} -tclbatch {sim_PipeLinedProcesser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_PipeLinedProcesser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_PipeLinedProcesser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_PipeLinedProcesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_PipeLinedProcesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ALU_noclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_noclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/CU_completed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_completed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/EX_MA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/FI_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FI_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/HazardControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/MA_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Processer
INFO: [VRFC 10-2458] undeclared symbol RegWriteW, assumed default net type wire [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sim_1/new/sim_PipeLinedProcesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_PipeLinedProcesser
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d4747128847c466b8f66c9125655a02d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_PipeLinedProcesser_behav xil_defaultlib.sim_PipeLinedProcesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port WriteReg [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:111]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port ALUControl_in [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:144]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ALUControl [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:178]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port Address [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:208]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port WriteReg_out [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:228]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port WriteRegW [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:235]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ForwardAE [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:240]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ForwardBE [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:241]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.FI_ID
Compiling module xil_defaultlib.CU_completed
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_noclk
Compiling module xil_defaultlib.EX_MA
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MA_WB
Compiling module xil_defaultlib.HazardControlUnit
Compiling module xil_defaultlib.Pipelined_Processer
Compiling module xil_defaultlib.sim_PipeLinedProcesser
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_PipeLinedProcesser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_PipeLinedProcesser_behav -key {Behavioral:sim_1:Functional:sim_PipeLinedProcesser} -tclbatch {sim_PipeLinedProcesser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_PipeLinedProcesser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_PipeLinedProcesser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_PipeLinedProcesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_PipeLinedProcesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ALU_noclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_noclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/CU_completed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_completed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/EX_MA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/FI_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FI_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/HazardControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/MA_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Processer
INFO: [VRFC 10-2458] undeclared symbol RegWriteW, assumed default net type wire [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sim_1/new/sim_PipeLinedProcesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_PipeLinedProcesser
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d4747128847c466b8f66c9125655a02d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_PipeLinedProcesser_behav xil_defaultlib.sim_PipeLinedProcesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port WriteReg [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:111]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port Address [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:208]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port WriteReg_out [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:228]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port WriteRegW [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:235]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ForwardAE [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:240]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ForwardBE [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:241]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.FI_ID
Compiling module xil_defaultlib.CU_completed
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_noclk
Compiling module xil_defaultlib.EX_MA
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MA_WB
Compiling module xil_defaultlib.HazardControlUnit
Compiling module xil_defaultlib.Pipelined_Processer
Compiling module xil_defaultlib.sim_PipeLinedProcesser
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_PipeLinedProcesser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_PipeLinedProcesser_behav -key {Behavioral:sim_1:Functional:sim_PipeLinedProcesser} -tclbatch {sim_PipeLinedProcesser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_PipeLinedProcesser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_PipeLinedProcesser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_PipeLinedProcesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_PipeLinedProcesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ALU_noclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_noclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/CU_completed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_completed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/EX_MA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/FI_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FI_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/HazardControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/MA_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Processer
INFO: [VRFC 10-2458] undeclared symbol RegWriteW, assumed default net type wire [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sim_1/new/sim_PipeLinedProcesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_PipeLinedProcesser
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d4747128847c466b8f66c9125655a02d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_PipeLinedProcesser_behav xil_defaultlib.sim_PipeLinedProcesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port WriteReg [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:111]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port Address [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:208]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port WriteReg_out [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:228]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port WriteRegW [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:235]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ForwardAE [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:240]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ForwardBE [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:241]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.FI_ID
Compiling module xil_defaultlib.CU_completed
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_noclk
Compiling module xil_defaultlib.EX_MA
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MA_WB
Compiling module xil_defaultlib.HazardControlUnit
Compiling module xil_defaultlib.Pipelined_Processer
Compiling module xil_defaultlib.sim_PipeLinedProcesser
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_PipeLinedProcesser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_PipeLinedProcesser_behav -key {Behavioral:sim_1:Functional:sim_PipeLinedProcesser} -tclbatch {sim_PipeLinedProcesser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_PipeLinedProcesser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_PipeLinedProcesser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 ns
run 25 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_PipeLinedProcesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_PipeLinedProcesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ALU_noclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_noclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/CU_completed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_completed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/EX_MA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/FI_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FI_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/HazardControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/MA_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Processer
INFO: [VRFC 10-2458] undeclared symbol RegWriteW, assumed default net type wire [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sim_1/new/sim_PipeLinedProcesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_PipeLinedProcesser
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d4747128847c466b8f66c9125655a02d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_PipeLinedProcesser_behav xil_defaultlib.sim_PipeLinedProcesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port WriteReg [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:111]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port Address [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:208]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port WriteReg_out [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:228]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port WriteRegW [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:235]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ForwardAE [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:240]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ForwardBE [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:241]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.FI_ID
Compiling module xil_defaultlib.CU_completed
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_noclk
Compiling module xil_defaultlib.EX_MA
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MA_WB
Compiling module xil_defaultlib.HazardControlUnit
Compiling module xil_defaultlib.Pipelined_Processer
Compiling module xil_defaultlib.sim_PipeLinedProcesser
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_PipeLinedProcesser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 ns
run 25 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_PipeLinedProcesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_PipeLinedProcesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ALU_noclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_noclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/CU_completed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_completed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/EX_MA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/FI_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FI_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/HazardControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/MA_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Processer
INFO: [VRFC 10-2458] undeclared symbol RegWriteW, assumed default net type wire [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sim_1/new/sim_PipeLinedProcesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_PipeLinedProcesser
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d4747128847c466b8f66c9125655a02d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_PipeLinedProcesser_behav xil_defaultlib.sim_PipeLinedProcesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port WriteReg [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:111]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port Address [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:208]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port WriteReg_out [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:228]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port WriteRegW [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:235]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ForwardAE [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:240]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ForwardBE [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:241]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.FI_ID
Compiling module xil_defaultlib.CU_completed
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_noclk
Compiling module xil_defaultlib.EX_MA
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MA_WB
Compiling module xil_defaultlib.HazardControlUnit
Compiling module xil_defaultlib.Pipelined_Processer
Compiling module xil_defaultlib.sim_PipeLinedProcesser
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_PipeLinedProcesser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_PipeLinedProcesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_PipeLinedProcesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ALU_noclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_noclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/CU_completed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_completed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/EX_MA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/FI_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FI_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/HazardControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/MA_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Processer
INFO: [VRFC 10-2458] undeclared symbol RegWriteW, assumed default net type wire [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sim_1/new/sim_PipeLinedProcesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_PipeLinedProcesser
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d4747128847c466b8f66c9125655a02d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_PipeLinedProcesser_behav xil_defaultlib.sim_PipeLinedProcesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port Address [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:208]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ForwardAE [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:240]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ForwardBE [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:241]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.FI_ID
Compiling module xil_defaultlib.CU_completed
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_noclk
Compiling module xil_defaultlib.EX_MA
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MA_WB
Compiling module xil_defaultlib.HazardControlUnit
Compiling module xil_defaultlib.Pipelined_Processer
Compiling module xil_defaultlib.sim_PipeLinedProcesser
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_PipeLinedProcesser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_PipeLinedProcesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_PipeLinedProcesser_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d4747128847c466b8f66c9125655a02d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_PipeLinedProcesser_behav xil_defaultlib.sim_PipeLinedProcesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port Address [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:208]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ForwardAE [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:240]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ForwardBE [D:/VerlilogCode/ComputerStructure/exp6/Pipelined_Processer/Pipelined_Processer.srcs/sources_1/new/Pipelined_Processer.v:241]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run 25 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 15:44:31 2024...
