#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul 20 18:29:10 2020
# Process ID: 3928
# Current directory: C:/Users/unicornt/Desktop/ass4/OoO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9996 C:\Users\unicornt\Desktop\ass4\OoO\Pipeline.xpr
# Log file: C:/Users/unicornt/Desktop/ass4/OoO/vivado.log
# Journal file: C:/Users/unicornt/Desktop/ass4/OoO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -view {C:/Users/unicornt/Desktop/ass4/OoO/cpu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/unicornt/Desktop/ass4/OoO/cpu_tb_behav.wcfg
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
35 instructions in total
========== In runtime checker ==========
00000060 [0x0000007c]=0x00000005
0000005c [0x00000078]=0x00000010
00000060 [0x00000074]=0x00000004
0000005c [0x00000070]=0x00000070
00000060 [0x0000006c]=0x00000003
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
0000005c [0x00000068]=0x00000070
00000060 [0x00000064]=0x00000002
0000005c [0x00000060]=0x00000070
00000060 [0x0000005c]=0x00000001
0000005c [0x00000058]=0x00000070
00000094 [0x00000000]=0x00000001
00000094 [0x00000004]=0x00000003
00000094 [0x00000008]=0x00000006
00000094 [0x0000000c]=0x0000000a
00000028 [0x00000010]=0x0000000f
successfully pass runtime checker
========== In memory judge ==========
FAILURE: dmem 0x58 expect 0x54 but get 0x70
FAILURE: dmem 0x60 expect 0x54 but get 0x70
FAILURE: dmem 0x68 expect 0x54 but get 0x70
FAILURE: dmem 0x70 expect 0x54 but get 0x70
successfully pass memory judge
Find 4 error(s)
[Done]

CPI = 1.521739

$finish called at time : 2940 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 204
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
35 instructions in total
========== In runtime checker ==========
00000060 [0x0000007c]=0x00000005
0000005c [0x00000078]=0x00000010
00000060 [0x00000074]=0x00000004
0000005c [0x00000070]=0x00000070
00000060 [0x0000006c]=0x00000003
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
35 instructions in total
========== In runtime checker ==========
00000060 [0x0000007c]=0x00000005
0000005c [0x00000078]=0x00000010
00000060 [0x00000074]=0x00000004
0000005c [0x00000070]=0x00000070
00000060 [0x0000006c]=0x00000003
run all
0000005c [0x00000068]=0x00000070
00000060 [0x00000064]=0x00000002
0000005c [0x00000060]=0x00000070
00000060 [0x0000005c]=0x00000001
0000005c [0x00000058]=0x00000070
00000094 [0x00000000]=0x00000001
00000094 [0x00000004]=0x00000003
00000094 [0x00000008]=0x00000006
00000094 [0x0000000c]=0x0000000a
00000028 [0x00000010]=0x0000000f
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] factorial

[Done]

CPI = 1.521739

$finish called at time : 2940 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 204
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 148. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 20 18:50:17 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: bubble sort ==========
========== In init ==========
25 instructions in total
========== In runtime checker ==========
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 773.688 ; gain = 0.000
run all
00000048 [0x0000007c]=0x0000004a
[Error] PC: 0x00000048 Cycle: 252	Expected: [0x0000007c]=0x0000005f, Got: [0x0000007c]=0x0000004a
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: bubble sort ==========
========== In init ==========
25 instructions in total
========== In runtime checker ==========
run all
00000048 [0x0000007c]=0x0000004a
[Error] PC: 0x00000048 Cycle: 252	Expected: [0x0000007c]=0x0000005f, Got: [0x0000007c]=0x0000004a
run all
00000010 [0x0000007c]=0xxxxxxxxx
[Error] PC: 0x00000010 Cycle: 254	Expected: [0x00000008]=0x0000004a, Got: [0x0000007c]=0xxxxxxxxx
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: bubble sort ==========
========== In init ==========
25 instructions in total
========== In runtime checker ==========
run all
00000048 [0x0000007c]=0x0000004a
[Error] PC: 0x00000048 Cycle: 252	Expected: [0x0000007c]=0x0000005f, Got: [0x0000007c]=0x0000004a
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 148. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: bubble sort ==========
========== In init ==========
25 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 148. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: bubble sort ==========
========== In init ==========
25 instructions in total
========== In runtime checker ==========
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 788.574 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 148. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: bubble sort ==========
========== In init ==========
25 instructions in total
========== In runtime checker ==========
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 788.574 ; gain = 0.000
run all
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 1 ms : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 123
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 148. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: bubble sort ==========
========== In init ==========
25 instructions in total
========== In runtime checker ==========
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 788.574 ; gain = 0.000
run all
00000048 [0x0000007c]=0x0000004a
[Error] PC: 0x00000048 Cycle: 252	Expected: [0x0000007c]=0x0000005f, Got: [0x0000007c]=0x0000004a
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 148. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: bubble sort ==========
========== In init ==========
25 instructions in total
========== In runtime checker ==========
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 788.574 ; gain = 0.000
run all
00000048 [0x0000007c]=0x0000004a
[Error] PC: 0x00000048 Cycle: 254	Expected: [0x0000007c]=0x0000005f, Got: [0x0000007c]=0x0000004a
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 148. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: bubble sort ==========
========== In init ==========
25 instructions in total
========== In runtime checker ==========
run all
00000008 [0x0000007c]=0x0000005f
0000000c [0x00000008]=0x0000004a
00000008 [0x00000078]=0x00000052
0000000c [0x0000000c]=0x00000026
00000008 [0x00000074]=0x00000051
0000000c [0x00000020]=0x00000024
00000008 [0x00000070]=0x0000004b
0000000c [0x00000058]=0x00000008
00000008 [0x0000006c]=0x0000004b
0000000c [0x00000050]=0x0000000d
00000008 [0x00000068]=0x0000004a
0000000c [0x00000010]=0x00000012
00000008 [0x00000064]=0x0000004a
0000000c [0x00000008]=0x0000003e
00000008 [0x00000060]=0x00000049
0000000c [0x00000034]=0x00000028
00000008 [0x0000005c]=0x00000046
0000000c [0x00000040]=0x00000007
00000008 [0x00000058]=0x00000044
0000000c [0x00000044]=0x00000008
00000008 [0x00000054]=0x00000042
0000000c [0x00000014]=0x00000030
00000008 [0x00000050]=0x0000003e
0000000c [0x00000008]=0x0000000d
00000008 [0x0000004c]=0x00000034
0000000c [0x00000004]=0x0000002c
00000008 [0x00000048]=0x00000030
0000000c [0x00000014]=0x00000019
00000008 [0x00000044]=0x0000002c
0000000c [0x00000004]=0x00000008
00000008 [0x00000040]=0x00000028
0000000c [0x00000034]=0x00000007
00000008 [0x0000003c]=0x00000027
0000000c [0x0000003c]=0x00000027
00000008 [0x00000038]=0x00000026
0000000c [0x0000000c]=0x0000001d
00000008 [0x00000034]=0x00000024
0000000c [0x00000020]=0x00000007
00000008 [0x00000030]=0x0000001f
0000000c [0x00000030]=0x0000001f
00000008 [0x0000002c]=0x0000001d
0000000c [0x0000000c]=0x0000001c
00000008 [0x00000028]=0x0000001c
0000000c [0x0000000c]=0x00000002
00000008 [0x00000024]=0x0000001b
0000000c [0x0000001c]=0x00000009
00000008 [0x00000020]=0x00000019
0000000c [0x00000014]=0x00000007
00000008 [0x0000001c]=0x00000012
0000000c [0x00000010]=0x00000009
00000008 [0x00000018]=0x0000000d
0000000c [0x00000008]=0x00000001
00000008 [0x00000014]=0x00000009
0000000c [0x00000010]=0x00000007
00000008 [0x00000010]=0x00000008
0000000c [0x00000004]=0x00000007
00000008 [0x0000000c]=0x00000007
0000000c [0x00000004]=0x00000002
00000008 [0x00000008]=0x00000007
0000000c [0x00000000]=0x00000001
00000008 [0x00000004]=0x00000002
0000000c [0x00000004]=0x00000002
00000050 [0x00000000]=0x00000001
00000054 [0x00000000]=0x00000001
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bubble sort

[Done]

CPI = 1.920939

$finish called at time : 212940 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 204
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 148. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: gcd ==========
WARNING: file ../../../../benchtest/gcd/gcd.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
00000024 [0x00000000]=0x000000bd
00000028 [0x00000004]=0x0000011f
00000024 [0x00000008]=0x00000062
00000028 [0x0000000c]=0x000000bd
00000024 [0x00000010]=0x0000005b
00000028 [0x00000014]=0x00000062
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: gcd ==========
WARNING: file ../../../../benchtest/gcd/gcd.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
00000024 [0x00000000]=0x000000bd
00000028 [0x00000004]=0x0000011f
00000024 [0x00000008]=0x00000062
00000028 [0x0000000c]=0x000000bd
00000024 [0x00000010]=0x0000005b
00000028 [0x00000014]=0x00000062
run all
00000024 [0x00000018]=0x00000007
00000028 [0x0000001c]=0x0000005b
00000024 [0x00000020]=0x00000054
00000028 [0x00000024]=0x00000007
00000024 [0x00000028]=0x0000004d
00000028 [0x0000002c]=0x00000007
00000024 [0x00000030]=0x00000046
00000028 [0x00000034]=0x00000007
00000024 [0x00000038]=0x0000003f
00000028 [0x0000003c]=0x00000007
00000024 [0x00000040]=0x00000038
00000028 [0x00000044]=0x00000007
00000024 [0x00000048]=0x00000031
00000028 [0x0000004c]=0x00000007
00000024 [0x00000050]=0x0000002a
00000028 [0x00000054]=0x00000007
00000024 [0x00000058]=0x00000023
00000028 [0x0000005c]=0x00000007
00000024 [0x00000060]=0x0000001c
00000028 [0x00000064]=0x00000007
00000024 [0x00000068]=0x00000015
00000028 [0x0000006c]=0x00000007
00000024 [0x00000070]=0x0000000e
00000028 [0x00000074]=0x00000007
00000038 [0x00000078]=0x00000007
0000003c [0x0000007c]=0x00000007
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] gcd

[Done]

CPI = 1.512195

$finish called at time : 5100 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 204
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 148. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: quick multiply ==========
WARNING: file ../../../../benchtest/quick multiply/quick multiply.data could not be opened
========== In init ==========
21 instructions in total
========== In runtime checker ==========
00000038 [0x00000000]=0x00000063
00000038 [0x00000004]=0x000001ef
run all
00000038 [0x00000008]=0x00000e4f
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] quick multiply

[Done]

CPI = 1.535714

$finish called at time : 1980 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 204
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 148. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: bisection ==========
========== In init ==========
26 instructions in total
========== In runtime checker ==========
00000030 [0x00000080]=0x0000000f
00000030 [0x00000084]=0x00000017
run all
00000030 [0x00000088]=0x00000013
00000030 [0x0000008c]=0x00000011
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bisection

[Done]

CPI = 1.478261

$finish called at time : 1700 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 204
add_bp {C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv} 194
remove_bps -file {C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv} -line 194
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 148. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: en & clear ==========
WARNING: file ../../../../benchtest/en & clear/en & clear.data could not be opened
========== In init ==========
16 instructions in total
========== In runtime checker ==========
run all
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 1 ms : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 123
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: en & clear ==========
WARNING: file ../../../../benchtest/en & clear/en & clear.data could not be opened
========== In init ==========
18 instructions in total
========== In runtime checker ==========
00000038 [0x00000004]=0x0000000b
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] en & clear

[Done]

CPI = 1.285714

$finish called at time : 420 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 204
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 148. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: i-type ==========
WARNING: file ../../../../benchtest/i-type/i-type.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
00000024 [0x00000000]=0x00000000
0000002c [0x00000004]=0x00000001
00000034 [0x00000008]=0x0000f81c
0000003c [0x0000000c]=0x0000781c
00000044 [0x00000010]=0x0000fff9
0000004c [0x00000014]=0xfffffffc
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] i-type

[Done]

CPI = 1.000000

$finish called at time : 420 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 204
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 148. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: mutual recursion ==========
WARNING: file ../../../../benchtest/mutual recursion/mutual recursion.data could not be opened
========== In init ==========
59 instructions in total
========== In runtime checker ==========
00000020 [0x00000000]=0x00000066
00000028 [0x00000004]=0x00000067
00000030 [0x00000008]=0x00000066
00000038 [0x0000000c]=0x00000067
0000004c [0x00000010]=0x00000061
run all
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 1 ms : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 123
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: mutual recursion ==========
WARNING: file ../../../../benchtest/mutual recursion/mutual recursion.data could not be opened
========== In init ==========
59 instructions in total
========== In runtime checker ==========
00000020 [0x00000000]=0x00000066
00000028 [0x00000004]=0x00000067
00000030 [0x00000008]=0x00000066
00000038 [0x0000000c]=0x00000067
0000004c [0x00000010]=0x00000061
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: mutual recursion ==========
WARNING: file ../../../../benchtest/mutual recursion/mutual recursion.data could not be opened
========== In init ==========
59 instructions in total
========== In runtime checker ==========
00000020 [0x00000000]=0x00000066
00000028 [0x00000004]=0x00000067
00000030 [0x00000008]=0x00000066
00000038 [0x0000000c]=0x00000067
0000005c [0x00000010]=0x00000061
00000078 [0x0000007c]=0x00000000
0000007c [0x00000078]=0x00000038
run all
000000c8 [0x00000074]=0x00000001
000000cc [0x00000070]=0x00000094
[Error] PC: 0x000000cc Cycle: 26	Expected: [0x00000070]=0x00000084, Got: [0x00000070]=0x00000094
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: mutual recursion ==========
WARNING: file ../../../../benchtest/mutual recursion/mutual recursion.data could not be opened
========== In init ==========
59 instructions in total
========== In runtime checker ==========
00000020 [0x00000000]=0x00000066
00000028 [0x00000004]=0x00000067
00000030 [0x00000008]=0x00000066
00000038 [0x0000000c]=0x00000067
0000005c [0x00000010]=0x00000061
00000078 [0x0000007c]=0x00000000
0000007c [0x00000078]=0x00000038
run all
000000c8 [0x00000074]=0x00000001
000000cc [0x00000070]=0x00000094
[Error] PC: 0x000000cc Cycle: 26	Expected: [0x00000070]=0x00000084, Got: [0x00000070]=0x00000094
run all
00000078 [0x0000006c]=0x00000002
0000007c [0x00000068]=0x000000d4
[Error] PC: 0x0000007c Cycle: 36	Expected: [0x00000068]=0x000000c4, Got: [0x00000068]=0x000000d4
run all
000000c8 [0x00000064]=0x00000003
000000cc [0x00000060]=0x00000094
[Error] PC: 0x000000cc Cycle: 50	Expected: [0x00000060]=0x00000084, Got: [0x00000060]=0x00000094
run all
00000078 [0x0000005c]=0x00000004
0000007c [0x00000058]=0x000000d4
[Error] PC: 0x0000007c Cycle: 60	Expected: [0x00000058]=0x000000c4, Got: [0x00000058]=0x000000d4
run all
successfully pass runtime checker
========== In memory judge ==========
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 1 ms : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 123
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: mutual recursion ==========
WARNING: file ../../../../benchtest/mutual recursion/mutual recursion.data could not be opened
========== In init ==========
59 instructions in total
========== In runtime checker ==========
00000020 [0x00000000]=0x00000066
00000028 [0x00000004]=0x00000067
00000030 [0x00000008]=0x00000066
00000038 [0x0000000c]=0x00000067
0000005c [0x00000010]=0x00000061
00000078 [0x0000007c]=0x00000000
0000007c [0x00000078]=0x00000038
run all
000000c8 [0x00000074]=0x00000001
000000cc [0x00000070]=0x00000094
00000078 [0x0000006c]=0x00000002
0000007c [0x00000068]=0x000000d4
000000c8 [0x00000064]=0x00000003
000000cc [0x00000060]=0x00000094
00000078 [0x0000005c]=0x00000004
0000007c [0x00000058]=0x000000d4
successfully pass runtime checker
========== In memory judge ==========
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 1 ms : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 123
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 139. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 149. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 167. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: mutual recursion ==========
WARNING: file ../../../../benchtest/mutual recursion/mutual recursion.data could not be opened
========== In init ==========
59 instructions in total
========== In runtime checker ==========
00000020 [0x00000000]=0x00000066
00000028 [0x00000004]=0x00000067
00000030 [0x00000008]=0x00000066
00000038 [0x0000000c]=0x00000067
0000005c [0x00000010]=0x00000061
00000078 [0x0000007c]=0x00000000
0000007c [0x00000078]=0x00000038
run all
000000c8 [0x00000074]=0x00000001
000000cc [0x00000070]=0x00000094
00000078 [0x0000006c]=0x00000002
0000007c [0x00000068]=0x000000d4
000000c8 [0x00000064]=0x00000003
000000cc [0x00000060]=0x00000094
00000078 [0x0000005c]=0x00000004
0000007c [0x00000058]=0x000000d4
successfully pass runtime checker
========== In memory judge ==========
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 1 ms : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 124
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: mutual recursion ==========
WARNING: file ../../../../benchtest/mutual recursion/mutual recursion.data could not be opened
========== In init ==========
59 instructions in total
========== In runtime checker ==========
00000020 [0x00000000]=0x00000066
00000028 [0x00000004]=0x00000067
00000030 [0x00000008]=0x00000066
00000038 [0x0000000c]=0x00000067
0000005c [0x00000010]=0x00000061
00000078 [0x0000007c]=0x00000000
0000007c [0x00000078]=0x00000038
run all
000000c8 [0x00000074]=0x00000001
000000cc [0x00000070]=0x00000094
00000078 [0x0000006c]=0x00000002
0000007c [0x00000068]=0x000000d4
000000c8 [0x00000064]=0x00000003
000000cc [0x00000060]=0x00000094
00000078 [0x0000005c]=0x00000004
0000007c [0x00000058]=0x000000d4
successfully pass runtime checker
========== In memory judge ==========
00000000
00000004
00000008
0000000c
00000010
00000014
00000018
0000001c
00000020
00000024
00000028
0000002c
00000030
00000034
00000038
0000003c
00000040
00000044
00000048
0000004c
00000050
00000054
00000058
FAILURE: dmem 0x58 expect 0xc4 but get 0xd4
0000005c
00000060
FAILURE: dmem 0x60 expect 0x84 but get 0x94
00000064
00000068
FAILURE: dmem 0x68 expect 0xc4 but get 0xd4
0000006c
00000070
FAILURE: dmem 0x70 expect 0x84 but get 0x94
00000074
00000078
0000007c
00000080
successfully pass memory judge
Find 4 error(s)
[Done]

CPI = 1.578947

$finish called at time : 4340 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 205
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 139. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 149. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 167. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: testjr ==========
WARNING: file ../../../../benchtest/testjr/testjr.data could not be opened
========== In init ==========
68 instructions in total
========== In runtime checker ==========
00000030 [0x00000040]=0x0000000a
[Error] PC: 0x00000030 Cycle: 7	Expected: [0x00000040]=0x00000064, Got: [0x00000040]=0x0000000a
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: testjr ==========
WARNING: file ../../../../benchtest/testjr/testjr.data could not be opened
========== In init ==========
68 instructions in total
========== In runtime checker ==========
00000030 [0x00000040]=0x0000000a
[Error] PC: 0x00000030 Cycle: 7	Expected: [0x00000040]=0x00000064, Got: [0x00000040]=0x0000000a
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 139. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 149. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 167. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: testjr ==========
WARNING: file ../../../../benchtest/testjr/testjr.data could not be opened
========== In init ==========
68 instructions in total
========== In runtime checker ==========
0000003c [0x00000040]=0x00000064
00000058 [0x00000038]=0x00000064
00000064 [0x00000000]=0x00000064
00000060 [0x00000008]=0x0000006c
run all
00000084 [0x00000030]=0x00000064
00000090 [0x00000010]=0x00000090
000000a8 [0x00000028]=0x00000064
000000b0 [0x00000000]=0x00000006
000000c8 [0x00000004]=0x0000000c
000000d0 [0x00000000]=0x000000dc
000000d8 [0x00000004]=0x000000f0
000000dc [0x00000018]=0x00000000
00000104 [0x0000000c]=0x000000ec
successfully pass runtime checker
========== In memory judge ==========
00000000
00000004
00000008
0000000c
00000010
00000014
00000018
0000001c
00000020
00000024
00000028
0000002c
00000030
00000034
00000038
0000003c
00000040
00000044
00000048
0000004c
00000050
00000054
00000058
successfully pass memory judge
[OK] testjr

[Done]

CPI = 1.764706

$finish called at time : 2460 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 205
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 139. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 149. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 167. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
26 instructions in total
========== In runtime checker ==========
00000040 [0x00000050]=0x00000007
0000005c [0x00000054]=0x00000001
[Error] PC: 0x0000005c Cycle: 17	Expected: [0x00000054]=0x00000007, Got: [0x00000054]=0x00000001
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 855.023 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 139. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 149. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 167. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
26 instructions in total
========== In runtime checker ==========
00000040 [0x00000050]=0x00000007
0000005c [0x00000054]=0x00000001
[Error] PC: 0x0000005c Cycle: 17	Expected: [0x00000054]=0x00000007, Got: [0x00000054]=0x00000001
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 855.023 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 139. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 149. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 167. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
26 instructions in total
========== In runtime checker ==========
00000040 [0x00000050]=0x00000007
0000005c [0x00000054]=0x00000007
successfully pass runtime checker
========== In memory judge ==========
00000000
00000004
00000008
0000000c
00000010
00000014
00000018
0000001c
00000020
00000024
00000028
0000002c
00000030
00000034
00000038
0000003c
00000040
00000044
00000048
0000004c
00000050
00000054
successfully pass memory judge
[OK] ad hoc

[Done]

CPI = 1.416667

$finish called at time : 740 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 205
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 139. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 149. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 167. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
26 instructions in total
========== In runtime checker ==========
00000040 [0x00000050]=0x00000007
0000005c [0x00000054]=0x00000007
successfully pass runtime checker
========== In memory judge ==========
00000000
00000004
00000008
0000000c
00000010
00000014
00000018
0000001c
00000020
00000024
00000028
0000002c
00000030
00000034
00000038
0000003c
00000040
00000044
00000048
0000004c
00000050
00000054
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
35 instructions in total
========== In runtime checker ==========
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 855.023 ; gain = 0.000
run all
00000060 [0x0000007c]=0x00000005
0000005c [0x00000078]=0x00000010
00000060 [0x00000074]=0x00000004
0000005c [0x00000070]=0x00000070
00000060 [0x0000006c]=0x00000003
0000005c [0x00000068]=0x00000070
00000060 [0x00000064]=0x00000002
0000005c [0x00000060]=0x00000070
00000060 [0x0000005c]=0x00000001
0000005c [0x00000058]=0x00000070
00000094 [0x00000000]=0x00000001
00000094 [0x00000004]=0x00000003
00000094 [0x00000008]=0x00000006
00000094 [0x0000000c]=0x0000000a
00000028 [0x00000010]=0x0000000f
successfully pass runtime checker
========== In memory judge ==========
00000000
00000004
00000008
0000000c
00000010
00000014
00000018
0000001c
00000020
00000024
00000028
0000002c
00000030
00000034
00000038
0000003c
00000040
00000044
00000048
0000004c
00000050
00000054
00000058
0000005c
00000060
00000064
00000068
0000006c
00000070
00000074
00000078
0000007c
00000080
successfully pass memory judge
[OK] factorial

========== Test: bubble sort ==========
========== In init ==========
25 instructions in total
========== In runtime checker ==========
00000008 [0x0000007c]=0x0000005f
0000000c [0x00000008]=0x0000004a
00000008 [0x00000078]=0x00000052
0000000c [0x0000000c]=0x00000026
00000008 [0x00000074]=0x00000051
0000000c [0x00000020]=0x00000024
00000008 [0x00000070]=0x0000004b
0000000c [0x00000058]=0x00000008
00000008 [0x0000006c]=0x0000004b
0000000c [0x00000050]=0x0000000d
00000008 [0x00000068]=0x0000004a
0000000c [0x00000010]=0x00000012
00000008 [0x00000064]=0x0000004a
0000000c [0x00000008]=0x0000003e
00000008 [0x00000060]=0x00000049
0000000c [0x00000034]=0x00000028
00000008 [0x0000005c]=0x00000046
0000000c [0x00000040]=0x00000007
00000008 [0x00000058]=0x00000044
0000000c [0x00000044]=0x00000008
00000008 [0x00000054]=0x00000042
0000000c [0x00000014]=0x00000030
00000008 [0x00000050]=0x0000003e
0000000c [0x00000008]=0x0000000d
00000008 [0x0000004c]=0x00000034
0000000c [0x00000004]=0x0000002c
00000008 [0x00000048]=0x00000030
0000000c [0x00000014]=0x00000019
00000008 [0x00000044]=0x0000002c
0000000c [0x00000004]=0x00000008
00000008 [0x00000040]=0x00000028
0000000c [0x00000034]=0x00000007
00000008 [0x0000003c]=0x00000027
0000000c [0x0000003c]=0x00000027
00000008 [0x00000038]=0x00000026
0000000c [0x0000000c]=0x0000001d
00000008 [0x00000034]=0x00000024
0000000c [0x00000020]=0x00000007
00000008 [0x00000030]=0x0000001f
0000000c [0x00000030]=0x0000001f
00000008 [0x0000002c]=0x0000001d
0000000c [0x0000000c]=0x0000001c
00000008 [0x00000028]=0x0000001c
0000000c [0x0000000c]=0x00000002
00000008 [0x00000024]=0x0000001b
0000000c [0x0000001c]=0x00000009
00000008 [0x00000020]=0x00000019
0000000c [0x00000014]=0x00000007
00000008 [0x0000001c]=0x00000012
0000000c [0x00000010]=0x00000009
00000008 [0x00000018]=0x0000000d
0000000c [0x00000008]=0x00000001
00000008 [0x00000014]=0x00000009
0000000c [0x00000010]=0x00000007
00000008 [0x00000010]=0x00000008
0000000c [0x00000004]=0x00000007
00000008 [0x0000000c]=0x00000007
0000000c [0x00000004]=0x00000002
00000008 [0x00000008]=0x00000007
0000000c [0x00000000]=0x00000001
00000008 [0x00000004]=0x00000002
0000000c [0x00000004]=0x00000002
00000050 [0x00000000]=0x00000001
00000054 [0x00000000]=0x00000001
successfully pass runtime checker
========== In memory judge ==========
00000000
00000004
00000008
0000000c
00000010
00000014
00000018
0000001c
00000020
00000024
00000028
0000002c
00000030
00000034
00000038
0000003c
00000040
00000044
00000048
0000004c
00000050
00000054
00000058
0000005c
00000060
00000064
00000068
0000006c
00000070
00000074
00000078
0000007c
successfully pass memory judge
[OK] bubble sort

========== Test: gcd ==========
WARNING: file ../../../../benchtest/gcd/gcd.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
00000024 [0x00000000]=0x000000bd
00000028 [0x00000004]=0x0000011f
00000024 [0x00000008]=0x00000062
00000028 [0x0000000c]=0x000000bd
00000024 [0x00000010]=0x0000005b
00000028 [0x00000014]=0x00000062
00000024 [0x00000018]=0x00000007
00000028 [0x0000001c]=0x0000005b
00000024 [0x00000020]=0x00000054
00000028 [0x00000024]=0x00000007
00000024 [0x00000028]=0x0000004d
00000028 [0x0000002c]=0x00000007
00000024 [0x00000030]=0x00000046
00000028 [0x00000034]=0x00000007
00000024 [0x00000038]=0x0000003f
00000028 [0x0000003c]=0x00000007
00000024 [0x00000040]=0x00000038
00000028 [0x00000044]=0x00000007
00000024 [0x00000048]=0x00000031
00000028 [0x0000004c]=0x00000007
00000024 [0x00000050]=0x0000002a
00000028 [0x00000054]=0x00000007
00000024 [0x00000058]=0x00000023
00000028 [0x0000005c]=0x00000007
00000024 [0x00000060]=0x0000001c
00000028 [0x00000064]=0x00000007
00000024 [0x00000068]=0x00000015
00000028 [0x0000006c]=0x00000007
00000024 [0x00000070]=0x0000000e
00000028 [0x00000074]=0x00000007
00000038 [0x00000078]=0x00000007
0000003c [0x0000007c]=0x00000007
successfully pass runtime checker
========== In memory judge ==========
00000000
00000004
00000008
0000000c
00000010
00000014
00000018
0000001c
00000020
00000024
00000028
0000002c
00000030
00000034
00000038
0000003c
00000040
00000044
00000048
0000004c
00000050
00000054
00000058
0000005c
00000060
00000064
00000068
0000006c
00000070
00000074
00000078
0000007c
successfully pass memory judge
[OK] gcd

========== Test: quick multiply ==========
WARNING: file ../../../../benchtest/quick multiply/quick multiply.data could not be opened
========== In init ==========
21 instructions in total
========== In runtime checker ==========
00000038 [0x00000000]=0x00000063
00000038 [0x00000004]=0x000001ef
00000038 [0x00000008]=0x00000e4f
successfully pass runtime checker
========== In memory judge ==========
00000000
00000004
00000008
successfully pass memory judge
[OK] quick multiply

========== Test: bisection ==========
========== In init ==========
26 instructions in total
========== In runtime checker ==========
00000030 [0x00000080]=0x0000000f
00000030 [0x00000084]=0x00000017
00000030 [0x00000088]=0x00000013
00000030 [0x0000008c]=0x00000011
successfully pass runtime checker
========== In memory judge ==========
00000000
00000004
00000008
0000000c
00000010
00000014
00000018
0000001c
00000020
00000024
00000028
0000002c
00000030
00000034
00000038
0000003c
00000040
00000044
00000048
0000004c
00000050
00000054
00000058
0000005c
00000060
00000064
00000068
0000006c
00000070
00000074
00000078
0000007c
00000080
00000084
00000088
0000008c
successfully pass memory judge
[OK] bisection

========== Test: en & clear ==========
WARNING: file ../../../../benchtest/en & clear/en & clear.data could not be opened
========== In init ==========
18 instructions in total
========== In runtime checker ==========
00000038 [0x00000004]=0x0000000b
successfully pass runtime checker
========== In memory judge ==========
00000000
00000004
successfully pass memory judge
[OK] en & clear

========== Test: i-type ==========
WARNING: file ../../../../benchtest/i-type/i-type.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
00000024 [0x00000000]=0x00000000
0000002c [0x00000004]=0x00000001
00000034 [0x00000008]=0x0000f81c
0000003c [0x0000000c]=0x0000781c
00000044 [0x00000010]=0x0000fff9
0000004c [0x00000014]=0xfffffffc
successfully pass runtime checker
========== In memory judge ==========
00000000
00000004
00000008
0000000c
00000010
00000014
successfully pass memory judge
[OK] i-type

========== Test: mutual recursion ==========
WARNING: file ../../../../benchtest/mutual recursion/mutual recursion.data could not be opened
========== In init ==========
59 instructions in total
========== In runtime checker ==========
00000020 [0x00000000]=0x00000066
00000028 [0x00000004]=0x00000067
00000030 [0x00000008]=0x00000066
00000038 [0x0000000c]=0x00000067
0000005c [0x00000010]=0x00000061
00000078 [0x0000007c]=0x00000000
0000007c [0x00000078]=0x00000038
000000c8 [0x00000074]=0x00000001
000000cc [0x00000070]=0x00000094
00000078 [0x0000006c]=0x00000002
0000007c [0x00000068]=0x000000d4
000000c8 [0x00000064]=0x00000003
000000cc [0x00000060]=0x00000094
00000078 [0x0000005c]=0x00000004
0000007c [0x00000058]=0x000000d4
successfully pass runtime checker
========== In memory judge ==========
00000000
00000004
00000008
0000000c
00000010
00000014
00000018
0000001c
00000020
00000024
00000028
0000002c
00000030
00000034
00000038
0000003c
00000040
00000044
00000048
0000004c
00000050
00000054
00000058
FAILURE: dmem 0x58 expect 0xc4 but get 0xd4
0000005c
00000060
FAILURE: dmem 0x60 expect 0x84 but get 0x94
00000064
00000068
FAILURE: dmem 0x68 expect 0xc4 but get 0xd4
0000006c
00000070
FAILURE: dmem 0x70 expect 0x84 but get 0x94
00000074
00000078
0000007c
00000080
successfully pass memory judge
Find 4 error(s)
========== Test: testjr ==========
WARNING: file ../../../../benchtest/testjr/testjr.data could not be opened
========== In init ==========
68 instructions in total
========== In runtime checker ==========
0000003c [0x00000040]=0x00000064
00000058 [0x00000038]=0x00000064
00000064 [0x00000000]=0x00000064
00000060 [0x00000008]=0x0000006c
00000084 [0x00000030]=0x00000064
00000090 [0x00000010]=0x00000090
000000a8 [0x00000028]=0x00000064
000000b0 [0x00000000]=0x00000006
000000c8 [0x00000004]=0x0000000c
000000d0 [0x00000000]=0x000000dc
000000d8 [0x00000004]=0x000000f0
000000dc [0x00000018]=0x00000000
00000104 [0x0000000c]=0x000000ec
successfully pass runtime checker
========== In memory judge ==========
00000000
00000004
00000008
0000000c
00000010
00000014
00000018
0000001c
00000020
00000024
00000028
0000002c
00000030
00000034
00000038
0000003c
00000040
00000044
00000048
0000004c
00000050
00000054
00000058
successfully pass memory judge
[OK] testjr

[Done]

CPI = 1.883121

$finish called at time : 233700 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 205
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 139. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 149. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 167. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
26 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
35 instructions in total
========== In runtime checker ==========
run all
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] factorial

========== Test: bubble sort ==========
========== In init ==========
25 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bubble sort

========== Test: gcd ==========
WARNING: file ../../../../benchtest/gcd/gcd.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] gcd

========== Test: quick multiply ==========
WARNING: file ../../../../benchtest/quick multiply/quick multiply.data could not be opened
========== In init ==========
21 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] quick multiply

========== Test: bisection ==========
========== In init ==========
26 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bisection

========== Test: en & clear ==========
WARNING: file ../../../../benchtest/en & clear/en & clear.data could not be opened
========== In init ==========
18 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] en & clear

========== Test: i-type ==========
WARNING: file ../../../../benchtest/i-type/i-type.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] i-type

========== Test: mutual recursion ==========
WARNING: file ../../../../benchtest/mutual recursion/mutual recursion.data could not be opened
========== In init ==========
59 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
FAILURE: dmem 0x58 expect 0xc4 but get 0xd4
FAILURE: dmem 0x60 expect 0x84 but get 0x94
FAILURE: dmem 0x68 expect 0xc4 but get 0xd4
FAILURE: dmem 0x70 expect 0x84 but get 0x94
successfully pass memory judge
Find 4 error(s)
========== Test: testjr ==========
WARNING: file ../../../../benchtest/testjr/testjr.data could not be opened
========== In init ==========
68 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] testjr

[Done]

CPI = 1.883121

$finish called at time : 233700 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 205
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
26 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
35 instructions in total
========== In runtime checker ==========
run all
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] factorial

========== Test: bubble sort ==========
========== In init ==========
25 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bubble sort

========== Test: gcd ==========
WARNING: file ../../../../benchtest/gcd/gcd.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] gcd

========== Test: quick multiply ==========
WARNING: file ../../../../benchtest/quick multiply/quick multiply.data could not be opened
========== In init ==========
21 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] quick multiply

========== Test: bisection ==========
========== In init ==========
26 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bisection

========== Test: en & clear ==========
WARNING: file ../../../../benchtest/en & clear/en & clear.data could not be opened
========== In init ==========
18 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] en & clear

========== Test: i-type ==========
WARNING: file ../../../../benchtest/i-type/i-type.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] i-type

========== Test: mutual recursion ==========
WARNING: file ../../../../benchtest/mutual recursion/mutual recursion.data could not be opened
========== In init ==========
59 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
FAILURE: dmem 0x58 expect 0xc4 but get 0xd4
FAILURE: dmem 0x60 expect 0x84 but get 0x94
FAILURE: dmem 0x68 expect 0xc4 but get 0xd4
FAILURE: dmem 0x70 expect 0x84 but get 0x94
successfully pass memory judge
Find 4 error(s)
========== Test: testjr ==========
WARNING: file ../../../../benchtest/testjr/testjr.data could not be opened
========== In init ==========
68 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] testjr

[Done]

CPI = 1.883121

$finish called at time : 233700 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 205
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
26 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
35 instructions in total
========== In runtime checker ==========
run all
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] factorial

========== Test: bubble sort ==========
========== In init ==========
25 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bubble sort

========== Test: gcd ==========
WARNING: file ../../../../benchtest/gcd/gcd.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] gcd

========== Test: quick multiply ==========
WARNING: file ../../../../benchtest/quick multiply/quick multiply.data could not be opened
========== In init ==========
21 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] quick multiply

========== Test: bisection ==========
========== In init ==========
26 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bisection

========== Test: en & clear ==========
WARNING: file ../../../../benchtest/en & clear/en & clear.data could not be opened
========== In init ==========
18 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] en & clear

========== Test: i-type ==========
WARNING: file ../../../../benchtest/i-type/i-type.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] i-type

========== Test: mutual recursion ==========
WARNING: file ../../../../benchtest/mutual recursion/mutual recursion.data could not be opened
========== In init ==========
59 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] mutual recursion

========== Test: testjr ==========
WARNING: file ../../../../benchtest/testjr/testjr.data could not be opened
========== In init ==========
68 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] testjr

[Done]

CPI = 1.883121

$finish called at time : 233700 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 205
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 139. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 149. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 167. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
26 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
35 instructions in total
========== In runtime checker ==========
run all
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] factorial

========== Test: bubble sort ==========
========== In init ==========
25 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bubble sort

========== Test: gcd ==========
WARNING: file ../../../../benchtest/gcd/gcd.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] gcd

========== Test: quick multiply ==========
WARNING: file ../../../../benchtest/quick multiply/quick multiply.data could not be opened
========== In init ==========
21 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] quick multiply

========== Test: bisection ==========
========== In init ==========
26 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bisection

========== Test: en & clear ==========
WARNING: file ../../../../benchtest/en & clear/en & clear.data could not be opened
========== In init ==========
18 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] en & clear

========== Test: i-type ==========
WARNING: file ../../../../benchtest/i-type/i-type.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] i-type

========== Test: mutual recursion ==========
WARNING: file ../../../../benchtest/mutual recursion/mutual recursion.data could not be opened
========== In init ==========
59 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] mutual recursion

========== Test: testjr ==========
WARNING: file ../../../../benchtest/testjr/testjr.data could not be opened
========== In init ==========
68 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] testjr

========== Test: random write ==========
WARNING: file ../../../../benchtest/random write/random write.data could not be opened
========== In init ==========
21 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] random write

[Done]

CPI = 1.791780

$finish called at time : 292700 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 206
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 140. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 150. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 168. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
26 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
35 instructions in total
========== In runtime checker ==========
run all
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] factorial

========== Test: bubble sort ==========
========== In init ==========
25 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bubble sort

========== Test: gcd ==========
WARNING: file ../../../../benchtest/gcd/gcd.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] gcd

========== Test: quick multiply ==========
WARNING: file ../../../../benchtest/quick multiply/quick multiply.data could not be opened
========== In init ==========
21 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] quick multiply

========== Test: bisection ==========
========== In init ==========
26 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bisection

========== Test: en & clear ==========
WARNING: file ../../../../benchtest/en & clear/en & clear.data could not be opened
========== In init ==========
18 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] en & clear

========== Test: i-type ==========
WARNING: file ../../../../benchtest/i-type/i-type.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] i-type

========== Test: mutual recursion ==========
WARNING: file ../../../../benchtest/mutual recursion/mutual recursion.data could not be opened
========== In init ==========
59 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] mutual recursion

========== Test: testjr ==========
WARNING: file ../../../../benchtest/testjr/testjr.data could not be opened
========== In init ==========
68 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] testjr

========== Test: random write ==========
WARNING: file ../../../../benchtest/random write/random write.data could not be opened
========== In init ==========
21 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] random write

[Done]

CPI = 0.895890

$finish called at time : 292700 ns : File "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 207
save_wave_config {C:/Users/unicornt/Desktop/ass4/OoO/cpu_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 21 02:36:44 2020...
