// Seed: 4079176530
module module_0 ();
  wire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ;
  module_2 modCall_1 (
      id_21,
      id_2,
      id_15,
      id_15,
      id_18,
      id_18,
      id_2,
      id_25,
      id_24,
      id_9,
      id_24,
      id_9,
      id_24,
      id_20,
      id_11
  );
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input supply0 id_2
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    module_2,
    id_14
);
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    assert (1);
  end
  wire id_16, id_17;
  assign id_15 = 1'b0;
endmodule
