---
title: "[CA] Chapter 7-2: Processor(2-2)"

categories: [CS, Computer Architecture, CA, Assembly language]
tags:
  - [CS, c, cpp, Computer Architecture, CA, Assembly language, binary code]
toc: true
toc_sticky: true

date: 2025-04-29
last_modified_at: 2025-04-29
---
âš™ **Computer Architecture ê³µë¶€**

## Execution of Store
---
![alt text](../assets/img/Architecture/Execution_of_Store1.png)

`sw $s1, 30($t5)` â†’ $s1 ë ˆì§€ìŠ¤í„°ì˜ ê°’ì„ $t5 ë ˆì§€ìŠ¤í„°ì˜ ê°’ì— 30ì„ ë”í•œ ë©”ëª¨ë¦¬ ì£¼ì†Œì— ì €ì¥

âœ…**ì‹¤í–‰ ë‹¨ê³„:**  
1. **ëª…ë ¹ì–´ í•´ì„**:
  * `Read register 1`: base address ë ˆì§€ìŠ¤í„°(`$t5`)
  * `Immediate value`: offset(30)
  * `Write register`: ëª©ì ì§€ ë ˆì§€ìŠ¤í„°(`$s1`)

2. **ë ˆì§€ìŠ¤í„° ê°’ ì½ê¸°**:
  * `Read data 1`: `$t5`ì˜ ê°’
  * `Read data 2`: `$s1`ì˜ ê°’

3. **ì˜¤í”„ì…‹ ë¶€í˜¸ í™•ì¥**:
  * 16bits offsetì„ 32bitsë¡œ ë¶€í˜¸ í™•ì¥
  * `Sign-extend`: 32(16bits) â†’ 32(32bits)

4. **address ê³„ì‚°**:
  * `ALUSrc = 1`: ALUì˜ ë‘ ë²ˆì§¸ ì…ë ¥ìœ¼ë¡œ **ë¶€í˜¸ í™•ì¥ëœ offset(30)ì„ ì„ íƒ**
  * `ALU operation = 0010`: **add ì—°ì‚°ì„ ìˆ˜í–‰**
  * ALUì—ì„œ **base address(Read data 1, $t5ì˜ ê°’)ì™€ ë¶€í˜¸ í™•ì¥ëœ offset(30)ì„ ë”í•´ ë©”ëª¨ë¦¬ ì£¼ì†Œë¥¼ ê³„ì‚°**

5. **ë©”ëª¨ë¦¬ì— ë°ì´í„° ì“°ê¸°**:
  * `Memwrite = 1`: ê³„ì‚°ëœ ì£¼ì†Œì— ë°ì´í„°ë¥¼ ì“°ê¸°ë¥¼ í™œì„±í™”
  * ê³„ì‚°ëœ ì£¼ì†Œ(ALU result)ëŠ” ë°ì´í„° ë©”ëª¨ë¦¬ì˜ Address ì…ë ¥ìœ¼ë¡œ ì „ë‹¬ë¨
  * `$s1`ì˜ ê°’(Read data 2)ì€ ë°ì´í„° ë©”ëª¨ë¦¬ì˜ `Write data input`ìœ¼ë¡œ ì§ì ‘ ì „ë‹¬ë¨
  * `$s1` ë ˆì§€ìŠ¤í„° ê°’ì´ ê³„ì‚°ëœ ë©”ëª¨ë¦¬ ì£¼ì†Œ(`$t5 + 30`)ì— ì €ì¥ë¨

ğŸ“**ì •ë¦¬:**  
1. Rs, Rt, offset
* `Rs(Source Register)`: `$t5` - ë©”ëª¨ë¦¬ ì£¼ì†Œì˜ ê¸°ë³¸ê°’ì„ ì œê³µí•˜ëŠ” ë ˆì§€ìŠ¤í„°
* `Rt (Target Register)`: `$s1` - ë©”ëª¨ë¦¬ì— ì €ì¥í•  ë°ì´í„°ë¥¼ í¬í•¨í•˜ëŠ” ë ˆì§€ìŠ¤í„°
* `Offset`: `30` - ë©”ëª¨ë¦¬ ì£¼ì†Œ ê³„ì‚°ì— ì‚¬ìš©ë˜ëŠ” ìƒìˆ˜ê°’

2. ALUSrc? ALU operation?
* `ALUSrc: 1` - ALUì˜ ë‘ ë²ˆì§¸ ì…ë ¥ìœ¼ë¡œ **ë¶€í˜¸ í™•ì¥ëœ ìƒìˆ˜(30)ë¥¼ ì‚¬ìš©**
* `ALU operation`: `0010(add)` - **ë§ì…ˆ ì—°ì‚°**ì„ ìˆ˜í–‰

3. MemWrite? MemRead? RegWrite?
* `MemWrite: 1` - **ë©”ëª¨ë¦¬ ì“°ê¸°** í™œì„±í™”
* `MemRead: 0 `- ë©”ëª¨ë¦¬ ì½ê¸° ë¹„í™œì„±í™”
* `RegWrite: 0` - ë ˆì§€ìŠ¤í„° ì“°ê¸° ë¹„í™œì„±í™”

4. MemtoReg?
* `MemtoReg: X` (Don't care) - **ë ˆì§€ìŠ¤í„°ì— ì“°ê¸°ë¥¼ í•˜ì§€ ì•Šìœ¼ë¯€ë¡œ ì¤‘ìš”í•˜ì§€ ì•ŠìŒ**