==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.2
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 6.66667ns.
@I [HLS-10] Analyzing design file 'top.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'hls::Mat<1080, 1920, 32>::init' into 'hls::Mat<1080, 1920, 32>::Mat.1' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_core.h:587).
@I [XFORM-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 1080, 1920, 32>' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_io.h:92).
@I [XFORM-603] Inlining function 'hls::Mat<1080, 1920, 32>::write' into 'hls::Mat<1080, 1920, 32>::operator<<' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_core.h:662).
@I [XFORM-603] Inlining function 'hls::Mat<1080, 1920, 32>::operator<<' into 'hls::AXIvideo2Mat<32, 1080, 1920, 32>' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_io.h:94).
@I [XFORM-603] Inlining function 'hls::Mat<1080, 1920, 32>::operator<<' into 'image_filter' (top.cpp:74).
@I [XFORM-603] Inlining function 'hls::Mat<1080, 1920, 32>::read' into 'hls::Mat<1080, 1920, 32>::operator>>' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_core.h:656).
@I [XFORM-603] Inlining function 'hls::Mat<1080, 1920, 32>::operator>>' into 'hls::Mat2AXIvideo<32, 1080, 1920, 32>' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_io.h:140).
@I [XFORM-603] Inlining function 'hls::Mat<1080, 1920, 32>::operator>>' into 'image_filter' (top.cpp:70).
@I [XFORM-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 1080, 1920, 32>' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_io.h:143).
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] /opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@W [XFORM-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (top.cpp:58).
@W [XFORM-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (top.cpp:57).
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' (top.cpp:66) in function 'image_filter' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'loop_width' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_io.h:70) in function 'hls::AXIvideo2Mat<32, 1080, 1920, 32>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'loop_width' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_io.h:125) in function 'hls::Mat2AXIvideo<32, 1080, 1920, 32>' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'image_filter' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'image_filter' completely.
@I [XFORM-501] Unrolling loop 'loop_channels' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 1080, 1920, 32>' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.2' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::AXIvideo2Mat<32, 1080, 1920, 32>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat2AXIvideo<32, 1080, 1920, 32>' completely.
@I [XFORM-501] Unrolling loop 'loop_channels' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 1080, 1920, 32>' completely.
@I [XFORM-102] Partitioning array 's.val.assign' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
@I [XFORM-102] Partitioning array 's.val.assign.1' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
@I [XFORM-102] Automatically partitioning streamed array 'img_0.data_stream.V' (top.cpp:57) .
@I [XFORM-102] Automatically partitioning streamed array 'img_1.data_stream.V' (top.cpp:58) .
@I [XFORM-101] Partitioning array 'p.val' (top.cpp:69) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'scl.val' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pix.val' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_io.h:54) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pix.val' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'scl.val' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_0.data_stream.V' (top.cpp:57) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_1.data_stream.V' (top.cpp:58) in dimension 1 completely.
@I [XFORM-721] Changing loop 'Loop_1_proc' (top.cpp:64) to a process function for dataflow in function 'image_filter'.
@I [XFORM-712] Applying dataflow to function 'image_filter' (top.cpp:45), detected/extracted 4 process function(s):
	 'Block_Mat.exit653_proc'
	 'hls::AXIvideo2Mat<32, 1080, 1920, 32>'
	 'Loop_1_proc'
	 'hls::Mat2AXIvideo<32, 1080, 1920, 32>'.
@W [XFORM-631] Renaming function 'hls::AXIvideo2Mat<32, 1080, 1920, 32>' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_io.h:49:9) into AXIvideo2Mat.
@W [XFORM-631] Renaming function 'hls::Mat2AXIvideo<32, 1080, 1920, 32>' (/opt/Xilinx/Vivado_HLS/2015.2/common/technology/autopilot/hls/hls_video_io.h:72:50) into Mat2AXIvideo.
@I [HLS-111] Elapsed time: 5.60814 seconds; current memory usage: 251 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'image_filter' ...
@W [SYN-103] Legalizing function name 'image_filter_Block_Mat.exit653_proc' to 'image_filter_Block_Mat_exit653_proc'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'image_filter_Block_Mat_exit653_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.016137 seconds; current memory usage: 251 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'image_filter_Block_Mat_exit653_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.004981 seconds; current memory usage: 251 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'image_filter_AXIvideo2Mat' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'loop_wait_for_start'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'loop_width'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'loop_wait_for_eol'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.065908 seconds; current memory usage: 251 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'image_filter_AXIvideo2Mat' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.018718 seconds; current memory usage: 252 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'image_filter_Loop_1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.093744 seconds; current memory usage: 252 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'image_filter_Loop_1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.010709 seconds; current memory usage: 252 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'image_filter_Mat2AXIvideo' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'loop_width'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.052449 seconds; current memory usage: 252 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'image_filter_Mat2AXIvideo' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.009491 seconds; current memory usage: 252 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'image_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.017231 seconds; current memory usage: 252 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'image_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.019801 seconds; current memory usage: 253 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'image_filter_Block_Mat_exit653_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'image_filter_Block_Mat_exit653_proc'.
@I [HLS-111] Elapsed time: 0.024185 seconds; current memory usage: 253 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'image_filter_AXIvideo2Mat' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'image_filter_AXIvideo2Mat'.
@I [HLS-111] Elapsed time: 0.026792 seconds; current memory usage: 254 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'image_filter_Loop_1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'image_filter_Loop_1_proc'.
@I [HLS-111] Elapsed time: 0.059017 seconds; current memory usage: 255 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'image_filter_Mat2AXIvideo' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'image_filter_Mat2AXIvideo'.
@I [HLS-111] Elapsed time: 0.034863 seconds; current memory usage: 256 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'image_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/rows' to 'ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/cols' to 'ap_stable'.
@I [RTGEN-500] Setting interface mode on function 'image_filter' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'image_filter'.
@I [HLS-111] Elapsed time: 0.034316 seconds; current memory usage: 257 MB.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_0_rows_V_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_0_cols_V_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_1_rows_V_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_1_cols_V_channel' using Shift Registers.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'image_filter'.
@I [WVHDL-304] Generating RTL VHDL for 'image_filter'.
@I [WVLOG-307] Generating RTL Verilog for 'image_filter'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 65.71 seconds; peak memory usage: 257 MB.
@I [LIC-101] Checked in feature [HLS]
